<!-- HTML header for doxygen 1.8.13-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>MTB CAT1 Peripheral driver library: Enumerated Types</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen_style.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><a href="http://www.cypress.com/"><img alt="Logo" src="IFXCYP_one-line.png"/></a></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">MTB CAT1 Peripheral driver library</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group__group__autanalog__sar__enums.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#enum-members">Enumerations</a>  </div>
  <div class="headertitle">
<div class="title">Enumerated Types<div class="ingroups"><a class="el" href="group__group__autanalog.html">AUTONOMOUS ANALOG (Autonomous Analog Block)</a> &raquo; <a class="el" href="group__group__autanalog__sar.html">SAR ADC (Successive-Approximation Register Analog to Digital Converter)</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">General Description</h2>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:ga609b54d9b08c92a2e16218cfa2f1cba9"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__autanalog__sar__enums.html#ga609b54d9b08c92a2e16218cfa2f1cba9">cy_en_autanalog_sar_input_t</a> { <br />
&#160;&#160;<a class="el" href="group__group__autanalog__sar__enums.html#gga609b54d9b08c92a2e16218cfa2f1cba9a8850a7f7b4f49cde72a33c2cf4dc268b">CY_AUTANALOG_SAR_INPUT_GPIO</a> = 0U, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__sar__enums.html#gga609b54d9b08c92a2e16218cfa2f1cba9afc2fd164070a0f9f2305f9e397ba51e4">CY_AUTANALOG_SAR_INPUT_MUX</a> = 1U
<br />
 }<tr class="memdesc:ga609b54d9b08c92a2e16218cfa2f1cba9"><td class="mdescLeft">&#160;</td><td class="mdescRight">The ADC input type, for more details, refer to the device Architecture Technical Reference Manual.  <a href="group__group__autanalog__sar__enums.html#ga609b54d9b08c92a2e16218cfa2f1cba9">More...</a><br /></td></tr>
</td></tr>
<tr class="separator:ga609b54d9b08c92a2e16218cfa2f1cba9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b65500e6e16c746c426ffa80fc6f45c"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__autanalog__sar__enums.html#ga2b65500e6e16c746c426ffa80fc6f45c">cy_en_autanalog_sar_pin_hs_t</a> { <br />
&#160;&#160;<a class="el" href="group__group__autanalog__sar__enums.html#gga2b65500e6e16c746c426ffa80fc6f45ca00359b72e3e19a2a6584364205481384">CY_AUTANALOG_SAR_PIN_GPIO0</a> = 0UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__sar__enums.html#gga2b65500e6e16c746c426ffa80fc6f45caacd5b6290b98a8418dfc770ca9981793">CY_AUTANALOG_SAR_PIN_GPIO1</a> = 1UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__sar__enums.html#gga2b65500e6e16c746c426ffa80fc6f45ca50ef056cfdf9c926a04a46585f63de86">CY_AUTANALOG_SAR_PIN_GPIO2</a> = 2UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__sar__enums.html#gga2b65500e6e16c746c426ffa80fc6f45cad15b56af9aa82f2ff217facd0b03c5c9">CY_AUTANALOG_SAR_PIN_GPIO3</a> = 3UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__sar__enums.html#gga2b65500e6e16c746c426ffa80fc6f45cad4723e8f8177dedf480877054b30f5e4">CY_AUTANALOG_SAR_PIN_GPIO4</a> = 4UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__sar__enums.html#gga2b65500e6e16c746c426ffa80fc6f45ca8aae1da201cb9a7800c8a72ef002eae7">CY_AUTANALOG_SAR_PIN_GPIO5</a> = 5UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__sar__enums.html#gga2b65500e6e16c746c426ffa80fc6f45caf781e8a50fe231ca7522bccd935a2928">CY_AUTANALOG_SAR_PIN_GPIO6</a> = 6UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__sar__enums.html#gga2b65500e6e16c746c426ffa80fc6f45ca9f51d32f28efd514eba815783a5201d2">CY_AUTANALOG_SAR_PIN_GPIO7</a> = 7UL
<br />
 }<tr class="memdesc:ga2b65500e6e16c746c426ffa80fc6f45c"><td class="mdescLeft">&#160;</td><td class="mdescRight">The channel input assignment in ADC HS operating mode, for more details, refer to the device Architecture Technical Reference Manual.  <a href="group__group__autanalog__sar__enums.html#ga2b65500e6e16c746c426ffa80fc6f45c">More...</a><br /></td></tr>
</td></tr>
<tr class="separator:ga2b65500e6e16c746c426ffa80fc6f45c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaeb0350dff62f4033b50c0fdf5066163"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__autanalog__sar__enums.html#gaaeb0350dff62f4033b50c0fdf5066163">cy_en_autanalog_sar_pin_mux_t</a> { <br />
&#160;&#160;<a class="el" href="group__group__autanalog__sar__enums.html#ggaaeb0350dff62f4033b50c0fdf5066163ad3eed10151832ab5710409fbce41b246">CY_AUTANALOG_SAR_PIN_MUX_COREIO0</a> = 0UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__sar__enums.html#ggaaeb0350dff62f4033b50c0fdf5066163a00ab40755c6b4e2071eff139142cf5c0">CY_AUTANALOG_SAR_PIN_MUX_COREIO1</a> = 1UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__sar__enums.html#ggaaeb0350dff62f4033b50c0fdf5066163ac275c8def649089114eddd693ad99f30">CY_AUTANALOG_SAR_PIN_MUX_COREIO2</a> = 2UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__sar__enums.html#ggaaeb0350dff62f4033b50c0fdf5066163a0c0fefb9498f3dad30a7f688d77129b9">CY_AUTANALOG_SAR_PIN_MUX_COREIO3</a> = 3UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__sar__enums.html#ggaaeb0350dff62f4033b50c0fdf5066163aeebab55dafb8b400505354cd1579266a">CY_AUTANALOG_SAR_PIN_MUX_COREIO4</a> = 4UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__sar__enums.html#ggaaeb0350dff62f4033b50c0fdf5066163a0646fdbe07d29c4d08074d7233da7083">CY_AUTANALOG_SAR_PIN_MUX_COREIO5</a> = 5UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__sar__enums.html#ggaaeb0350dff62f4033b50c0fdf5066163affe55fe45c53e21b5d0e40af5024d08e">CY_AUTANALOG_SAR_PIN_MUX_COREIO6</a> = 6UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__sar__enums.html#ggaaeb0350dff62f4033b50c0fdf5066163a7a28848ab8b5fe44b436b3e1c398df12">CY_AUTANALOG_SAR_PIN_MUX_COREIO7</a> = 7UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__sar__enums.html#ggaaeb0350dff62f4033b50c0fdf5066163ad0541091704102e44943e7e5934a06bb">CY_AUTANALOG_SAR_PIN_MUX_CTBL0_OA0</a> = 8UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__sar__enums.html#ggaaeb0350dff62f4033b50c0fdf5066163aa3aef47d4ef3f30c0572abd4a2f74a15">CY_AUTANALOG_SAR_PIN_MUX_CTBL0_OA1</a> = 9UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__sar__enums.html#ggaaeb0350dff62f4033b50c0fdf5066163a1285c79f158c8cd885e6b181466f0159">CY_AUTANALOG_SAR_PIN_MUX_CTBL1_OA0</a> = 10UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__sar__enums.html#ggaaeb0350dff62f4033b50c0fdf5066163a222597c629f9adb3ddbb780c106b8a0b">CY_AUTANALOG_SAR_PIN_MUX_CTBL1_OA1</a> = 11UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__sar__enums.html#ggaaeb0350dff62f4033b50c0fdf5066163a235516d36e14e7a747e5105c16db029b">CY_AUTANALOG_SAR_PIN_MUX_VREF0</a> = 12UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__sar__enums.html#ggaaeb0350dff62f4033b50c0fdf5066163a6ceed3841708e93aa05faace7ca92f36">CY_AUTANALOG_SAR_PIN_MUX_VREF1</a> = 13UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__sar__enums.html#ggaaeb0350dff62f4033b50c0fdf5066163a166a03aeba3d7474b21f47749fa5ec19">CY_AUTANALOG_SAR_PIN_MUX_TEMP_SENSOR</a> = 14UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__sar__enums.html#ggaaeb0350dff62f4033b50c0fdf5066163ab7abc5c1f268a47c59ddc8204afe885a">CY_AUTANALOG_SAR_PIN_MUX_GPIO0</a> = 15UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__sar__enums.html#ggaaeb0350dff62f4033b50c0fdf5066163a9c232a26e0a602cc83169bfef59e97e4">CY_AUTANALOG_SAR_PIN_MUX_GPIO1</a> = 16UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__sar__enums.html#ggaaeb0350dff62f4033b50c0fdf5066163ade69692bbd5c9cb207c488ad9411ae8b">CY_AUTANALOG_SAR_PIN_MUX_GPIO2</a> = 17UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__sar__enums.html#ggaaeb0350dff62f4033b50c0fdf5066163a57b7ef36829db3535529bb2d2856491a">CY_AUTANALOG_SAR_PIN_MUX_GPIO3</a> = 18UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__sar__enums.html#ggaaeb0350dff62f4033b50c0fdf5066163af206653fe34945bf3776c15ddff78b87">CY_AUTANALOG_SAR_PIN_MUX_GPIO4</a> = 19UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__sar__enums.html#ggaaeb0350dff62f4033b50c0fdf5066163a2ac46fc7e1eb272b5661731a261e60fe">CY_AUTANALOG_SAR_PIN_MUX_GPIO5</a> = 20UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__sar__enums.html#ggaaeb0350dff62f4033b50c0fdf5066163aa2f9224561ebbdabce26020dba8e08be">CY_AUTANALOG_SAR_PIN_MUX_GPIO6</a> = 21UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__sar__enums.html#ggaaeb0350dff62f4033b50c0fdf5066163aa32c171d1463d8337623b33bfacdf858">CY_AUTANALOG_SAR_PIN_MUX_GPIO7</a> = 22UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__sar__enums.html#ggaaeb0350dff62f4033b50c0fdf5066163ad3f435bcb51f42d3c1042d5efa322202">CY_AUTANALOG_SAR_PIN_MUX_VSSA_KELVIN</a> = 25UL
<br />
 }<tr class="memdesc:gaaeb0350dff62f4033b50c0fdf5066163"><td class="mdescLeft">&#160;</td><td class="mdescRight">The channel input assignment in the ADC HS/LP operating mode, for more details, refer to the device Architecture Technical Reference Manual.  <a href="group__group__autanalog__sar__enums.html#gaaeb0350dff62f4033b50c0fdf5066163">More...</a><br /></td></tr>
</td></tr>
<tr class="separator:gaaeb0350dff62f4033b50c0fdf5066163"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga045911209f6103437e61e2d06bd4031f"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__autanalog__sar__enums.html#ga045911209f6103437e61e2d06bd4031f">cy_en_autanalog_sar_limit_t</a> { <br />
&#160;&#160;<a class="el" href="group__group__autanalog__sar__enums.html#gga045911209f6103437e61e2d06bd4031fa31ad2aeaeb819fc8b40bd2dca0981483">CY_AUTANALOG_SAR_LIMIT_STATUS_DISABLED</a> = 0UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__sar__enums.html#gga045911209f6103437e61e2d06bd4031fa454fdbea8d44e8ab218506a8c0a890f0">CY_AUTANALOG_SAR_LIMIT_STATUS_STC0</a> = 1UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__sar__enums.html#gga045911209f6103437e61e2d06bd4031face5f423a0d303d29af17e6e97d4ffb0f">CY_AUTANALOG_SAR_LIMIT_STATUS_STC1</a> = 2UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__sar__enums.html#gga045911209f6103437e61e2d06bd4031fa5adda77038a0bcecb8cbd73f3ee49881">CY_AUTANALOG_SAR_LIMIT_STATUS_STC2</a> = 3UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__sar__enums.html#gga045911209f6103437e61e2d06bd4031fa09e9daf6830f417c96800228d3690d5b">CY_AUTANALOG_SAR_LIMIT_STATUS_STC3</a> = 4UL
<br />
 }<tr class="memdesc:ga045911209f6103437e61e2d06bd4031f"><td class="mdescLeft">&#160;</td><td class="mdescRight">The ADC range status selection, defines the selected range conditions for the ADC result.  <a href="group__group__autanalog__sar__enums.html#ga045911209f6103437e61e2d06bd4031f">More...</a><br /></td></tr>
</td></tr>
<tr class="separator:ga045911209f6103437e61e2d06bd4031f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6403875e85a1b833cb96491779c5dd92"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__autanalog__sar__enums.html#ga6403875e85a1b833cb96491779c5dd92">cy_en_autanalog_sar_cond_t</a> { <br />
&#160;&#160;<a class="el" href="group__group__autanalog__sar__enums.html#gga6403875e85a1b833cb96491779c5dd92a412ed7bb667668ab9f5363ca2be95887">CY_AUTANALOG_SAR_COND_BELOW</a> = 0UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__sar__enums.html#gga6403875e85a1b833cb96491779c5dd92a7fbc06f4ea3605a3691e20772319333b">CY_AUTANALOG_SAR_COND_INSIDE</a> = 1UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__sar__enums.html#gga6403875e85a1b833cb96491779c5dd92a2c53e6f6b55327929824a83f6ee29ee0">CY_AUTANALOG_SAR_COND_ABOVE</a> = 2UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__sar__enums.html#gga6403875e85a1b833cb96491779c5dd92a37103107dd3a943349e3fc1f9fa4b03a">CY_AUTANALOG_SAR_COND_OUTSIDE</a> = 3UL
<br />
 }<tr class="memdesc:ga6403875e85a1b833cb96491779c5dd92"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the range detection conditions for the ADC result, refer to <a class="el" href="structcy__stc__autanalog__sar__limit__t.html" title="The channel range detection configuration structure. ">cy_stc_autanalog_sar_limit_t</a>.  <a href="group__group__autanalog__sar__enums.html#ga6403875e85a1b833cb96491779c5dd92">More...</a><br /></td></tr>
</td></tr>
<tr class="separator:ga6403875e85a1b833cb96491779c5dd92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga117bccdf177de846ea768926dbd2d9b1"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__autanalog__sar__enums.html#ga117bccdf177de846ea768926dbd2d9b1">cy_en_autanalog_sar_ch_coeff_t</a> { <br />
&#160;&#160;<a class="el" href="group__group__autanalog__sar__enums.html#gga117bccdf177de846ea768926dbd2d9b1a23a2005208102e16f42cb35fc0652e1a">CY_AUTANALOG_SAR_CH_COEFF_DISABLED</a> = 0UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__sar__enums.html#gga117bccdf177de846ea768926dbd2d9b1a7f063bae8668b84893bf8e297244d456">CY_AUTANALOG_SAR_CH_COEFF0</a> = 1UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__sar__enums.html#gga117bccdf177de846ea768926dbd2d9b1a8e006834aed576e9abae83e9cc736f4a">CY_AUTANALOG_SAR_CH_COEFF1</a> = 2UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__sar__enums.html#gga117bccdf177de846ea768926dbd2d9b1a69810964c0770712b27cc71015f5eb2b">CY_AUTANALOG_SAR_CH_COEFF2</a> = 3UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__sar__enums.html#gga117bccdf177de846ea768926dbd2d9b1a2fd1fef45ec58b82d9de49c2388e1aba">CY_AUTANALOG_SAR_CH_COEFF3</a> = 4UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__sar__enums.html#gga117bccdf177de846ea768926dbd2d9b1af21de9027510cf20384a254b4dcc05c7">CY_AUTANALOG_SAR_CH_COEFF4</a> = 5UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__sar__enums.html#gga117bccdf177de846ea768926dbd2d9b1aec8a3f0add177bc77685bf1051f2c0ed">CY_AUTANALOG_SAR_CH_COEFF5</a> = 6UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__sar__enums.html#gga117bccdf177de846ea768926dbd2d9b1a4abec33298aa759beac42df34eba4f66">CY_AUTANALOG_SAR_CH_COEFF6</a> = 7UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__sar__enums.html#gga117bccdf177de846ea768926dbd2d9b1a31bf445f53805a124e8b570d0767c5cd">CY_AUTANALOG_SAR_CH_COEFF7</a> = 8UL
<br />
 }<tr class="memdesc:ga117bccdf177de846ea768926dbd2d9b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">The ADC channel correction coefficient, for more details, refer to the device Architecture Technical Reference Manual.  <a href="group__group__autanalog__sar__enums.html#ga117bccdf177de846ea768926dbd2d9b1">More...</a><br /></td></tr>
</td></tr>
<tr class="separator:ga117bccdf177de846ea768926dbd2d9b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85cf0c31b737247c6e0d1f96bbb1d6db"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__autanalog__sar__enums.html#ga85cf0c31b737247c6e0d1f96bbb1d6db">cy_en_autanalog_sar_vref_t</a> { <br />
&#160;&#160;<a class="el" href="group__group__autanalog__sar__enums.html#gga85cf0c31b737247c6e0d1f96bbb1d6dba7adb7ec544869e5e714f7cae10c9aacd">CY_AUTANALOG_SAR_VREF_VDDA</a> = 0UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__sar__enums.html#gga85cf0c31b737247c6e0d1f96bbb1d6dba566c3c2293acea766ed9043a404f8205">CY_AUTANALOG_SAR_VREF_EXT</a> = 1UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__sar__enums.html#gga85cf0c31b737247c6e0d1f96bbb1d6dbab18c5d2ce181b43150cbddd3ac166311">CY_AUTANALOG_SAR_VREF_VBGR</a> = 2UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__sar__enums.html#gga85cf0c31b737247c6e0d1f96bbb1d6dba80c2a6854194de3173f6afd2ecc21b8f">CY_AUTANALOG_SAR_VREF_VDDA_BY_2</a> = 3UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__sar__enums.html#gga85cf0c31b737247c6e0d1f96bbb1d6dba93e4243ade8002b5f56cdcfc98836800">CY_AUTANALOG_SAR_VREF_PRB_VREF0</a> = 4UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__sar__enums.html#gga85cf0c31b737247c6e0d1f96bbb1d6dba612366823d39cf985b20dfdcc5983b97">CY_AUTANALOG_SAR_VREF_PRB_VREF1</a> = 5UL
<br />
 }<tr class="memdesc:ga85cf0c31b737247c6e0d1f96bbb1d6db"><td class="mdescLeft">&#160;</td><td class="mdescRight">The ADC reference voltage, for more details, refer to the device Architecture Technical Reference Manual.  <a href="group__group__autanalog__sar__enums.html#ga85cf0c31b737247c6e0d1f96bbb1d6db">More...</a><br /></td></tr>
</td></tr>
<tr class="separator:ga85cf0c31b737247c6e0d1f96bbb1d6db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3dc7624dada9f328d2433e351932fed"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__autanalog__sar__enums.html#gae3dc7624dada9f328d2433e351932fed">cy_en_autanalog_sar_buf_pwr_t</a> { <br />
&#160;&#160;<a class="el" href="group__group__autanalog__sar__enums.html#ggae3dc7624dada9f328d2433e351932feda7e5a3b5bdd8e086eab7d8f7522e947fc">CY_AUTANALOG_SAR_BUF_PWR_OFF</a> = 0UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__sar__enums.html#ggae3dc7624dada9f328d2433e351932feda3c6e12f3eabec1d81c5b6f5bacb12758">CY_AUTANALOG_SAR_BUF_PWR_ULTRA_LOW</a> = 1UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__sar__enums.html#ggae3dc7624dada9f328d2433e351932fedaf06e9b6e196975cd4f27e26ac651c39e">CY_AUTANALOG_SAR_BUF_PWR_ULTRA_LOW_RAIL</a> = 2UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__sar__enums.html#ggae3dc7624dada9f328d2433e351932feda8933b50b995e67a1bd795cb15e23f87e">CY_AUTANALOG_SAR_BUF_PWR_LOW_RAIL</a> = 4UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__sar__enums.html#ggae3dc7624dada9f328d2433e351932feda86a8c8d5a905cbd2d0a5a46fef547b5f">CY_AUTANALOG_SAR_BUF_PWR_MEDIUM_RAIL</a> = 6UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__sar__enums.html#ggae3dc7624dada9f328d2433e351932fedaa60714be87f454c275c9c769c0d444da">CY_AUTANALOG_SAR_BUF_PWR_HIGH_RAIL</a> = 8UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__sar__enums.html#ggae3dc7624dada9f328d2433e351932feda7d6323a9360b53e86153e9087ef46970">CY_AUTANALOG_SAR_BUF_PWR_ULTRA_HIGH_RAIL</a> = 10UL
<br />
 }<tr class="memdesc:gae3dc7624dada9f328d2433e351932fed"><td class="mdescLeft">&#160;</td><td class="mdescRight">The power modes of the ADC buffers.  <a href="group__group__autanalog__sar__enums.html#gae3dc7624dada9f328d2433e351932fed">More...</a><br /></td></tr>
</td></tr>
<tr class="separator:gae3dc7624dada9f328d2433e351932fed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbd21753b59d57c356648e8fedcd7b7a"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__autanalog__sar__enums.html#gadbd21753b59d57c356648e8fedcd7b7a">cy_en_autanalog_sar_acc_mode_t</a> { <br />
&#160;&#160;<a class="el" href="group__group__autanalog__sar__enums.html#ggadbd21753b59d57c356648e8fedcd7b7aaed99b55782e9a02a43ecacdd881741f6">CY_AUTANALOG_SAR_ACC_DISABLED</a> = 0UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__sar__enums.html#ggadbd21753b59d57c356648e8fedcd7b7aa132b92c5609b4a0dfd8db80f3022214b">CY_AUTANALOG_SAR_ACC_ACCUNDUMP</a> = 1UL
<br />
 }<tr class="memdesc:gadbd21753b59d57c356648e8fedcd7b7a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Averaging mode applied to all channels in a scan with averaging enabled, for more details, refer to the device Architecture Technical Reference Manual.  <a href="group__group__autanalog__sar__enums.html#gadbd21753b59d57c356648e8fedcd7b7a">More...</a><br /></td></tr>
</td></tr>
<tr class="separator:gadbd21753b59d57c356648e8fedcd7b7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabad9bf21a30e85f9cf41cfb57d7ce061"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__autanalog__sar__enums.html#gabad9bf21a30e85f9cf41cfb57d7ce061">cy_en_autanalog_sar_acc_cnt_t</a> { <br />
&#160;&#160;<a class="el" href="group__group__autanalog__sar__enums.html#ggabad9bf21a30e85f9cf41cfb57d7ce061ae2b40d51f58a724ca96c4bca021308ce">CY_AUTANALOG_SAR_ACC_CNT2</a> = 0UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__sar__enums.html#ggabad9bf21a30e85f9cf41cfb57d7ce061aebba2c301bea11a2be8084bd1a499d21">CY_AUTANALOG_SAR_ACC_CNT4</a> = 1UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__sar__enums.html#ggabad9bf21a30e85f9cf41cfb57d7ce061a790e1bbaba2dfae16f7c4bc58e212992">CY_AUTANALOG_SAR_ACC_CNT8</a> = 2UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__sar__enums.html#ggabad9bf21a30e85f9cf41cfb57d7ce061ac0d47c82f6109a8217106c5edecfefd1">CY_AUTANALOG_SAR_ACC_CNT16</a> = 3UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__sar__enums.html#ggabad9bf21a30e85f9cf41cfb57d7ce061a40e5fd1006513a6a03b6da41298381a9">CY_AUTANALOG_SAR_ACC_CNT32</a> = 4UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__sar__enums.html#ggabad9bf21a30e85f9cf41cfb57d7ce061a87b2cf4e43a4a21e53769ddc4a565099">CY_AUTANALOG_SAR_ACC_CNT64</a> = 5UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__sar__enums.html#ggabad9bf21a30e85f9cf41cfb57d7ce061a4bacd2579a3e808958ee3346bfe0ba13">CY_AUTANALOG_SAR_ACC_CNT128</a> = 6UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__sar__enums.html#ggabad9bf21a30e85f9cf41cfb57d7ce061abe0ed1cb69ee03af6a980e85f3da8d32">CY_AUTANALOG_SAR_ACC_CNT256</a> = 7UL
<br />
 }<tr class="memdesc:gabad9bf21a30e85f9cf41cfb57d7ce061"><td class="mdescLeft">&#160;</td><td class="mdescRight">The number of samples for averaging, for more details, refer to the device Architecture Technical Reference Manual.  <a href="group__group__autanalog__sar__enums.html#gabad9bf21a30e85f9cf41cfb57d7ce061">More...</a><br /></td></tr>
</td></tr>
<tr class="separator:gabad9bf21a30e85f9cf41cfb57d7ce061"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87853f85d87da1f3a28d195994fc3d45"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__autanalog__sar__enums.html#ga87853f85d87da1f3a28d195994fc3d45">cy_en_autanalog_sar_sample_time_t</a> { <br />
&#160;&#160;<a class="el" href="group__group__autanalog__sar__enums.html#gga87853f85d87da1f3a28d195994fc3d45afb4f2a03ed97c683b908f9e268b92ddb">CY_AUTANALOG_SAR_SAMPLE_TIME0</a> = 0U, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__sar__enums.html#gga87853f85d87da1f3a28d195994fc3d45af629268f5399526fee98801dc57f9c86">CY_AUTANALOG_SAR_SAMPLE_TIME1</a> = 1U, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__sar__enums.html#gga87853f85d87da1f3a28d195994fc3d45a13903d1a9679fa6a96dfd6b90b44724c">CY_AUTANALOG_SAR_SAMPLE_TIME2</a> = 2U, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__sar__enums.html#gga87853f85d87da1f3a28d195994fc3d45a8a66bc014b26f261cad147778c914a7a">CY_AUTANALOG_SAR_SAMPLE_TIME3</a> = 3U
<br />
 }<tr class="memdesc:ga87853f85d87da1f3a28d195994fc3d45"><td class="mdescLeft">&#160;</td><td class="mdescRight">The ADC sampling timer, for more details, refer to the device Architecture Technical Reference Manual.  <a href="group__group__autanalog__sar__enums.html#ga87853f85d87da1f3a28d195994fc3d45">More...</a><br /></td></tr>
</td></tr>
<tr class="separator:ga87853f85d87da1f3a28d195994fc3d45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad05092f9ad337d26b7f11a0ce6275b83"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__autanalog__sar__enums.html#gad05092f9ad337d26b7f11a0ce6275b83">cy_en_autanalog_sar_calibrate_t</a> { <br />
&#160;&#160;<a class="el" href="group__group__autanalog__sar__enums.html#ggad05092f9ad337d26b7f11a0ce6275b83a2a574891c3c19beaece0bc70f414aa0d">CY_AUTANALOG_SAR_CAL_DISABLED</a> = 0UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__sar__enums.html#ggad05092f9ad337d26b7f11a0ce6275b83ab425522b84061b889cd53e7bd6c3fb8d">CY_AUTANALOG_SAR_CAL_BOTH</a> = 1UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__sar__enums.html#ggad05092f9ad337d26b7f11a0ce6275b83a8e0eead2af8811ddb34283ec23b0bbdb">CY_AUTANALOG_SAR_CAL_OFFSET</a> = 2UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__sar__enums.html#ggad05092f9ad337d26b7f11a0ce6275b83a59bb23223c9c6140eb60e88198018045">CY_AUTANALOG_SAR_CAL_LINEARITY</a> = 3UL
<br />
 }<tr class="memdesc:gad05092f9ad337d26b7f11a0ce6275b83"><td class="mdescLeft">&#160;</td><td class="mdescRight">The ADC calibration, for more details, refer to the device Architecture Technical Reference Manual.  <a href="group__group__autanalog__sar__enums.html#gad05092f9ad337d26b7f11a0ce6275b83">More...</a><br /></td></tr>
</td></tr>
<tr class="separator:gad05092f9ad337d26b7f11a0ce6275b83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b4e10fdf0583ff0a0196e633b0c8bb9"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__autanalog__sar__enums.html#ga1b4e10fdf0583ff0a0196e633b0c8bb9">cy_en_autanalog_sar_next_act_t</a> { <br />
&#160;&#160;<a class="el" href="group__group__autanalog__sar__enums.html#gga1b4e10fdf0583ff0a0196e633b0c8bb9a8f4089aff4ea5156ad382b230f832baa">CY_AUTANALOG_SAR_NEXT_ACTION_STATE_STOP</a> = 0UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__sar__enums.html#gga1b4e10fdf0583ff0a0196e633b0c8bb9a24c48069873d161155dfd495144dcbda">CY_AUTANALOG_SAR_NEXT_ACTION_GO_TO_ENTRY_ADDR</a> = 1UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__sar__enums.html#gga1b4e10fdf0583ff0a0196e633b0c8bb9ac171fe78dcd5eb63f05d005c215fc957">CY_AUTANALOG_SAR_NEXT_ACTION_GO_TO_NEXT</a> = 2UL
<br />
 }<tr class="memdesc:ga1b4e10fdf0583ff0a0196e633b0c8bb9"><td class="mdescLeft">&#160;</td><td class="mdescRight">The Next State for the ADC sequencer while scanning, for more details, refer to the device Architecture Technical Reference Manual.  <a href="group__group__autanalog__sar__enums.html#ga1b4e10fdf0583ff0a0196e633b0c8bb9">More...</a><br /></td></tr>
</td></tr>
<tr class="separator:ga1b4e10fdf0583ff0a0196e633b0c8bb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6360bad9e095154a1ff40eabb54d518"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__autanalog__sar__enums.html#gab6360bad9e095154a1ff40eabb54d518">cy_en_autanalog_sar_fir_channel_t</a> { <br />
&#160;&#160;<a class="el" href="group__group__autanalog__sar__enums.html#ggab6360bad9e095154a1ff40eabb54d518acfe1a77e640e63d53637926be042d176">CY_AUTANALOG_SAR_FIR_CH_DISABLED</a> = 0UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__sar__enums.html#ggab6360bad9e095154a1ff40eabb54d518a245449161c5c2c9451e3704bb23bd143">CY_AUTANALOG_SAR_FIR_CH_GPIO0</a> = 1UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__sar__enums.html#ggab6360bad9e095154a1ff40eabb54d518a4d77217548762ae7762533ae88fb8353">CY_AUTANALOG_SAR_FIR_CH_GPIO1</a> = 2UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__sar__enums.html#ggab6360bad9e095154a1ff40eabb54d518a39132addb38a115084c6c42f660af295">CY_AUTANALOG_SAR_FIR_CH_GPIO2</a> = 3UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__sar__enums.html#ggab6360bad9e095154a1ff40eabb54d518a4f179b1e6ce541ebd289878d9e2386bf">CY_AUTANALOG_SAR_FIR_CH_GPIO3</a> = 4UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__sar__enums.html#ggab6360bad9e095154a1ff40eabb54d518a6a949f3445fb74d22889761b92ebaf46">CY_AUTANALOG_SAR_FIR_CH_GPIO4</a> = 5UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__sar__enums.html#ggab6360bad9e095154a1ff40eabb54d518a1e2411fb19b673c4f5ed66e2db206e30">CY_AUTANALOG_SAR_FIR_CH_GPIO5</a> = 6UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__sar__enums.html#ggab6360bad9e095154a1ff40eabb54d518ae87385f153ca6cd9a70a5258be22f170">CY_AUTANALOG_SAR_FIR_CH_GPIO6</a> = 7UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__sar__enums.html#ggab6360bad9e095154a1ff40eabb54d518a84d51363c4db37a5372d95111996256f">CY_AUTANALOG_SAR_FIR_CH_GPIO7</a> = 8UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__sar__enums.html#ggab6360bad9e095154a1ff40eabb54d518a932f68871eb9926415e2e67237004f17">CY_AUTANALOG_SAR_FIR_CH_MUX0</a> = 9UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__sar__enums.html#ggab6360bad9e095154a1ff40eabb54d518a2d9998e14c0ccd52925a9a696bb367b7">CY_AUTANALOG_SAR_FIR_CH_MUX1</a> = 10UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__sar__enums.html#ggab6360bad9e095154a1ff40eabb54d518a7841c0f5ca932a2c5df8bc1ee87baa27">CY_AUTANALOG_SAR_FIR_CH_MUX2</a> = 11UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__sar__enums.html#ggab6360bad9e095154a1ff40eabb54d518a337081cbd86d4341243424c114ddf06a">CY_AUTANALOG_SAR_FIR_CH_MUX3</a> = 12UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__sar__enums.html#ggab6360bad9e095154a1ff40eabb54d518ad7c732f450da092323700f236d88a4bc">CY_AUTANALOG_SAR_FIR_CH_MUX4</a> = 13UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__sar__enums.html#ggab6360bad9e095154a1ff40eabb54d518a7d166b96316a1479a04dda4de7fb3612">CY_AUTANALOG_SAR_FIR_CH_MUX5</a> = 14UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__sar__enums.html#ggab6360bad9e095154a1ff40eabb54d518ac2f9ba409b80847f071126b4b7ef1a9b">CY_AUTANALOG_SAR_FIR_CH_MUX6</a> = 15UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__sar__enums.html#ggab6360bad9e095154a1ff40eabb54d518a4a098f7a3bf8e6b7ac10d6d1ea1c12d6">CY_AUTANALOG_SAR_FIR_CH_MUX7</a> = 16UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__sar__enums.html#ggab6360bad9e095154a1ff40eabb54d518ae8b4b41dd3f0bd89d5de22a1804682e9">CY_AUTANALOG_SAR_FIR_CH_MUX8</a> = 17UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__sar__enums.html#ggab6360bad9e095154a1ff40eabb54d518aa4f655797467e2890e46fd35898c0808">CY_AUTANALOG_SAR_FIR_CH_MUX9</a> = 18UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__sar__enums.html#ggab6360bad9e095154a1ff40eabb54d518a29213bf705f273d12ca94617ecf49f84">CY_AUTANALOG_SAR_FIR_CH_MUX10</a> = 19UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__sar__enums.html#ggab6360bad9e095154a1ff40eabb54d518a1a407104f3779d3c546251d344e6622b">CY_AUTANALOG_SAR_FIR_CH_MUX11</a> = 20UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__sar__enums.html#ggab6360bad9e095154a1ff40eabb54d518a4af4193ef9a7d8401bab737d5ed650ea">CY_AUTANALOG_SAR_FIR_CH_MUX12</a> = 21UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__sar__enums.html#ggab6360bad9e095154a1ff40eabb54d518a64f4183860b61b9deede3dd4b4c07dfb">CY_AUTANALOG_SAR_FIR_CH_MUX13</a> = 22UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__sar__enums.html#ggab6360bad9e095154a1ff40eabb54d518ac48e7c5690529b9cbb337c4838b547fe">CY_AUTANALOG_SAR_FIR_CH_MUX14</a> = 23UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__sar__enums.html#ggab6360bad9e095154a1ff40eabb54d518addfc223f65aa41f30b5a5710f4dfb8c4">CY_AUTANALOG_SAR_FIR_CH_MUX15</a> = 24UL
<br />
 }<tr class="memdesc:gab6360bad9e095154a1ff40eabb54d518"><td class="mdescLeft">&#160;</td><td class="mdescRight">The FIR filter input channel selection, for more details, refer to the device Architecture Technical Reference Manual.  <a href="group__group__autanalog__sar__enums.html#gab6360bad9e095154a1ff40eabb54d518">More...</a><br /></td></tr>
</td></tr>
<tr class="separator:gab6360bad9e095154a1ff40eabb54d518"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9c90c4de44df83ac695f2a96eea9ce0"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__autanalog__sar__enums.html#gaa9c90c4de44df83ac695f2a96eea9ce0">cy_en_autanalog_sar_fir_fifo_t</a> { <br />
&#160;&#160;<a class="el" href="group__group__autanalog__sar__enums.html#ggaa9c90c4de44df83ac695f2a96eea9ce0a25db9f07910c78ee3be8f29e5a46cbde">CY_AUTANALOG_SAR_FIR_FIFO_DISABLED</a> = 0UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__sar__enums.html#ggaa9c90c4de44df83ac695f2a96eea9ce0adc27cfdf5e686a54b4c353f7cc11afee">CY_AUTANALOG_SAR_FIR_FIFO0</a> = 1UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__sar__enums.html#ggaa9c90c4de44df83ac695f2a96eea9ce0afdb967ff679f1fda38eb96c9855a8145">CY_AUTANALOG_SAR_FIR_FIFO1</a> = 2UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__sar__enums.html#ggaa9c90c4de44df83ac695f2a96eea9ce0ac8e929e8f033adb21a8c588bb05a451d">CY_AUTANALOG_SAR_FIR_FIFO2</a> = 3UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__sar__enums.html#ggaa9c90c4de44df83ac695f2a96eea9ce0a94911702ab324981946bd0a9bf1d3e15">CY_AUTANALOG_SAR_FIR_FIFO3</a> = 4UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__sar__enums.html#ggaa9c90c4de44df83ac695f2a96eea9ce0ade5cb6899ad011a4109cbf31ca1532ae">CY_AUTANALOG_SAR_FIR_FIFO4</a> = 5UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__sar__enums.html#ggaa9c90c4de44df83ac695f2a96eea9ce0aa8e7367634b4bc7b05cc7d82de027e13">CY_AUTANALOG_SAR_FIR_FIFO5</a> = 6UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__sar__enums.html#ggaa9c90c4de44df83ac695f2a96eea9ce0a3d19cbc3c3dd2caabe18eb5ca1c3542a">CY_AUTANALOG_SAR_FIR_FIFO6</a> = 7UL, 
<br />
&#160;&#160;<a class="el" href="group__group__autanalog__sar__enums.html#ggaa9c90c4de44df83ac695f2a96eea9ce0a65db5f3486246c0e715a9a89e1f91490">CY_AUTANALOG_SAR_FIR_FIFO7</a> = 8UL
<br />
 }<tr class="memdesc:gaa9c90c4de44df83ac695f2a96eea9ce0"><td class="mdescLeft">&#160;</td><td class="mdescRight">The FIFO selection for FIR filter results, for more details, refer to the device Architecture Technical Reference Manual.  <a href="group__group__autanalog__sar__enums.html#gaa9c90c4de44df83ac695f2a96eea9ce0">More...</a><br /></td></tr>
</td></tr>
<tr class="separator:gaa9c90c4de44df83ac695f2a96eea9ce0"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a id="ga609b54d9b08c92a2e16218cfa2f1cba9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga609b54d9b08c92a2e16218cfa2f1cba9">&#9670;&nbsp;</a></span>cy_en_autanalog_sar_input_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__group__autanalog__sar__enums.html#ga609b54d9b08c92a2e16218cfa2f1cba9">cy_en_autanalog_sar_input_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The ADC input type, for more details, refer to the device Architecture Technical Reference Manual. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga609b54d9b08c92a2e16218cfa2f1cba9a8850a7f7b4f49cde72a33c2cf4dc268b"></a>CY_AUTANALOG_SAR_INPUT_GPIO&#160;</td><td class="fielddoc"><p>The GPIO channels. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga609b54d9b08c92a2e16218cfa2f1cba9afc2fd164070a0f9f2305f9e397ba51e4"></a>CY_AUTANALOG_SAR_INPUT_MUX&#160;</td><td class="fielddoc"><p>The MUX channels. </p>
</td></tr>
</table>

</div>
</div>
<a id="ga2b65500e6e16c746c426ffa80fc6f45c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2b65500e6e16c746c426ffa80fc6f45c">&#9670;&nbsp;</a></span>cy_en_autanalog_sar_pin_hs_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__group__autanalog__sar__enums.html#ga2b65500e6e16c746c426ffa80fc6f45c">cy_en_autanalog_sar_pin_hs_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The channel input assignment in ADC HS operating mode, for more details, refer to the device Architecture Technical Reference Manual. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga2b65500e6e16c746c426ffa80fc6f45ca00359b72e3e19a2a6584364205481384"></a>CY_AUTANALOG_SAR_PIN_GPIO0&#160;</td><td class="fielddoc"><p>The GPIO pin 0. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga2b65500e6e16c746c426ffa80fc6f45caacd5b6290b98a8418dfc770ca9981793"></a>CY_AUTANALOG_SAR_PIN_GPIO1&#160;</td><td class="fielddoc"><p>The GPIO pin 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga2b65500e6e16c746c426ffa80fc6f45ca50ef056cfdf9c926a04a46585f63de86"></a>CY_AUTANALOG_SAR_PIN_GPIO2&#160;</td><td class="fielddoc"><p>The GPIO pin 2. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga2b65500e6e16c746c426ffa80fc6f45cad15b56af9aa82f2ff217facd0b03c5c9"></a>CY_AUTANALOG_SAR_PIN_GPIO3&#160;</td><td class="fielddoc"><p>The GPIO pin 3. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga2b65500e6e16c746c426ffa80fc6f45cad4723e8f8177dedf480877054b30f5e4"></a>CY_AUTANALOG_SAR_PIN_GPIO4&#160;</td><td class="fielddoc"><p>The GPIO pin 4. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga2b65500e6e16c746c426ffa80fc6f45ca8aae1da201cb9a7800c8a72ef002eae7"></a>CY_AUTANALOG_SAR_PIN_GPIO5&#160;</td><td class="fielddoc"><p>The GPIO pin 5. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga2b65500e6e16c746c426ffa80fc6f45caf781e8a50fe231ca7522bccd935a2928"></a>CY_AUTANALOG_SAR_PIN_GPIO6&#160;</td><td class="fielddoc"><p>The GPIO pin 6. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga2b65500e6e16c746c426ffa80fc6f45ca9f51d32f28efd514eba815783a5201d2"></a>CY_AUTANALOG_SAR_PIN_GPIO7&#160;</td><td class="fielddoc"><p>The GPIO pin 7. </p>
</td></tr>
</table>

</div>
</div>
<a id="gaaeb0350dff62f4033b50c0fdf5066163"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaeb0350dff62f4033b50c0fdf5066163">&#9670;&nbsp;</a></span>cy_en_autanalog_sar_pin_mux_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__group__autanalog__sar__enums.html#gaaeb0350dff62f4033b50c0fdf5066163">cy_en_autanalog_sar_pin_mux_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The channel input assignment in the ADC HS/LP operating mode, for more details, refer to the device Architecture Technical Reference Manual. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggaaeb0350dff62f4033b50c0fdf5066163ad3eed10151832ab5710409fbce41b246"></a>CY_AUTANALOG_SAR_PIN_MUX_COREIO0&#160;</td><td class="fielddoc"><p>The CTBL0 GPIO pin 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaaeb0350dff62f4033b50c0fdf5066163a00ab40755c6b4e2071eff139142cf5c0"></a>CY_AUTANALOG_SAR_PIN_MUX_COREIO1&#160;</td><td class="fielddoc"><p>The CTBL0 GPIO pin 4. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaaeb0350dff62f4033b50c0fdf5066163ac275c8def649089114eddd693ad99f30"></a>CY_AUTANALOG_SAR_PIN_MUX_COREIO2&#160;</td><td class="fielddoc"><p>The CTBL0 GPIO pin 6. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaaeb0350dff62f4033b50c0fdf5066163a0c0fefb9498f3dad30a7f688d77129b9"></a>CY_AUTANALOG_SAR_PIN_MUX_COREIO3&#160;</td><td class="fielddoc"><p>The CTBL0 GPIO pin 7. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaaeb0350dff62f4033b50c0fdf5066163aeebab55dafb8b400505354cd1579266a"></a>CY_AUTANALOG_SAR_PIN_MUX_COREIO4&#160;</td><td class="fielddoc"><p>The CTBL1 GPIO pin 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaaeb0350dff62f4033b50c0fdf5066163a0646fdbe07d29c4d08074d7233da7083"></a>CY_AUTANALOG_SAR_PIN_MUX_COREIO5&#160;</td><td class="fielddoc"><p>The CTBL1 GPIO pin 4. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaaeb0350dff62f4033b50c0fdf5066163affe55fe45c53e21b5d0e40af5024d08e"></a>CY_AUTANALOG_SAR_PIN_MUX_COREIO6&#160;</td><td class="fielddoc"><p>The CTBL1 GPIO pin 6. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaaeb0350dff62f4033b50c0fdf5066163a7a28848ab8b5fe44b436b3e1c398df12"></a>CY_AUTANALOG_SAR_PIN_MUX_COREIO7&#160;</td><td class="fielddoc"><p>The CTBL1 GPIO pin 7. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaaeb0350dff62f4033b50c0fdf5066163ad0541091704102e44943e7e5934a06bb"></a>CY_AUTANALOG_SAR_PIN_MUX_CTBL0_OA0&#160;</td><td class="fielddoc"><p>The CTBL0 OpAmp0 output. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaaeb0350dff62f4033b50c0fdf5066163aa3aef47d4ef3f30c0572abd4a2f74a15"></a>CY_AUTANALOG_SAR_PIN_MUX_CTBL0_OA1&#160;</td><td class="fielddoc"><p>The CTBL0 OpAmp1 output. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaaeb0350dff62f4033b50c0fdf5066163a1285c79f158c8cd885e6b181466f0159"></a>CY_AUTANALOG_SAR_PIN_MUX_CTBL1_OA0&#160;</td><td class="fielddoc"><p>The CTBL1 OpAmp0 output. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaaeb0350dff62f4033b50c0fdf5066163a222597c629f9adb3ddbb780c106b8a0b"></a>CY_AUTANALOG_SAR_PIN_MUX_CTBL1_OA1&#160;</td><td class="fielddoc"><p>The CTBL1 OpAmp1 output. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaaeb0350dff62f4033b50c0fdf5066163a235516d36e14e7a747e5105c16db029b"></a>CY_AUTANALOG_SAR_PIN_MUX_VREF0&#160;</td><td class="fielddoc"><p>The DAC0 output. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaaeb0350dff62f4033b50c0fdf5066163a6ceed3841708e93aa05faace7ca92f36"></a>CY_AUTANALOG_SAR_PIN_MUX_VREF1&#160;</td><td class="fielddoc"><p>The DAC1 output. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaaeb0350dff62f4033b50c0fdf5066163a166a03aeba3d7474b21f47749fa5ec19"></a>CY_AUTANALOG_SAR_PIN_MUX_TEMP_SENSOR&#160;</td><td class="fielddoc"><p>Temperature sensor. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaaeb0350dff62f4033b50c0fdf5066163ab7abc5c1f268a47c59ddc8204afe885a"></a>CY_AUTANALOG_SAR_PIN_MUX_GPIO0&#160;</td><td class="fielddoc"><p>The GPIO 0. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaaeb0350dff62f4033b50c0fdf5066163a9c232a26e0a602cc83169bfef59e97e4"></a>CY_AUTANALOG_SAR_PIN_MUX_GPIO1&#160;</td><td class="fielddoc"><p>The GPIO 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaaeb0350dff62f4033b50c0fdf5066163ade69692bbd5c9cb207c488ad9411ae8b"></a>CY_AUTANALOG_SAR_PIN_MUX_GPIO2&#160;</td><td class="fielddoc"><p>The GPIO 2. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaaeb0350dff62f4033b50c0fdf5066163a57b7ef36829db3535529bb2d2856491a"></a>CY_AUTANALOG_SAR_PIN_MUX_GPIO3&#160;</td><td class="fielddoc"><p>The GPIO 3. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaaeb0350dff62f4033b50c0fdf5066163af206653fe34945bf3776c15ddff78b87"></a>CY_AUTANALOG_SAR_PIN_MUX_GPIO4&#160;</td><td class="fielddoc"><p>The GPIO 4. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaaeb0350dff62f4033b50c0fdf5066163a2ac46fc7e1eb272b5661731a261e60fe"></a>CY_AUTANALOG_SAR_PIN_MUX_GPIO5&#160;</td><td class="fielddoc"><p>The GPIO 5. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaaeb0350dff62f4033b50c0fdf5066163aa2f9224561ebbdabce26020dba8e08be"></a>CY_AUTANALOG_SAR_PIN_MUX_GPIO6&#160;</td><td class="fielddoc"><p>The GPIO 6. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaaeb0350dff62f4033b50c0fdf5066163aa32c171d1463d8337623b33bfacdf858"></a>CY_AUTANALOG_SAR_PIN_MUX_GPIO7&#160;</td><td class="fielddoc"><p>The GPIO 7. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaaeb0350dff62f4033b50c0fdf5066163ad3f435bcb51f42d3c1042d5efa322202"></a>CY_AUTANALOG_SAR_PIN_MUX_VSSA_KELVIN&#160;</td><td class="fielddoc"><p>The ADC ground. </p>
</td></tr>
</table>

</div>
</div>
<a id="ga045911209f6103437e61e2d06bd4031f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga045911209f6103437e61e2d06bd4031f">&#9670;&nbsp;</a></span>cy_en_autanalog_sar_limit_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__group__autanalog__sar__enums.html#ga045911209f6103437e61e2d06bd4031f">cy_en_autanalog_sar_limit_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The ADC range status selection, defines the selected range conditions for the ADC result. </p>
<p>For more details, refer to the device Architecture Technical Reference Manual. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga045911209f6103437e61e2d06bd4031fa31ad2aeaeb819fc8b40bd2dca0981483"></a>CY_AUTANALOG_SAR_LIMIT_STATUS_DISABLED&#160;</td><td class="fielddoc"><p>The limit status is not used. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga045911209f6103437e61e2d06bd4031fa454fdbea8d44e8ab218506a8c0a890f0"></a>CY_AUTANALOG_SAR_LIMIT_STATUS_STC0&#160;</td><td class="fielddoc"><p>The limit status configuration 0. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga045911209f6103437e61e2d06bd4031face5f423a0d303d29af17e6e97d4ffb0f"></a>CY_AUTANALOG_SAR_LIMIT_STATUS_STC1&#160;</td><td class="fielddoc"><p>The limit status configuration 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga045911209f6103437e61e2d06bd4031fa5adda77038a0bcecb8cbd73f3ee49881"></a>CY_AUTANALOG_SAR_LIMIT_STATUS_STC2&#160;</td><td class="fielddoc"><p>The limit status configuration 2. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga045911209f6103437e61e2d06bd4031fa09e9daf6830f417c96800228d3690d5b"></a>CY_AUTANALOG_SAR_LIMIT_STATUS_STC3&#160;</td><td class="fielddoc"><p>The limit status configuration 3. </p>
</td></tr>
</table>

</div>
</div>
<a id="ga6403875e85a1b833cb96491779c5dd92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6403875e85a1b833cb96491779c5dd92">&#9670;&nbsp;</a></span>cy_en_autanalog_sar_cond_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__group__autanalog__sar__enums.html#ga6403875e85a1b833cb96491779c5dd92">cy_en_autanalog_sar_cond_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines the range detection conditions for the ADC result, refer to <a class="el" href="structcy__stc__autanalog__sar__limit__t.html" title="The channel range detection configuration structure. ">cy_stc_autanalog_sar_limit_t</a>. </p>
<p>For more details, refer to the device Architecture Technical Reference Manual. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga6403875e85a1b833cb96491779c5dd92a412ed7bb667668ab9f5363ca2be95887"></a>CY_AUTANALOG_SAR_COND_BELOW&#160;</td><td class="fielddoc"><p>result &lt; <a class="el" href="structcy__stc__autanalog__sar__limit__t.html#af91aac843d36e027fab55be3ef8b629d" title="Low threshold for range detection. ">cy_stc_autanalog_sar_limit_t::low</a> </p>
</td></tr>
<tr><td class="fieldname"><a id="gga6403875e85a1b833cb96491779c5dd92a7fbc06f4ea3605a3691e20772319333b"></a>CY_AUTANALOG_SAR_COND_INSIDE&#160;</td><td class="fielddoc"><p><a class="el" href="structcy__stc__autanalog__sar__limit__t.html#af91aac843d36e027fab55be3ef8b629d" title="Low threshold for range detection. ">cy_stc_autanalog_sar_limit_t::low</a> &lt;= result AND result &lt; <a class="el" href="structcy__stc__autanalog__sar__limit__t.html#a168746f76870ee50a220424cd63370f3" title="High threshold for range detection. ">cy_stc_autanalog_sar_limit_t::high</a> </p>
</td></tr>
<tr><td class="fieldname"><a id="gga6403875e85a1b833cb96491779c5dd92a2c53e6f6b55327929824a83f6ee29ee0"></a>CY_AUTANALOG_SAR_COND_ABOVE&#160;</td><td class="fielddoc"><p>result &gt; <a class="el" href="structcy__stc__autanalog__sar__limit__t.html#a168746f76870ee50a220424cd63370f3" title="High threshold for range detection. ">cy_stc_autanalog_sar_limit_t::high</a> </p>
</td></tr>
<tr><td class="fieldname"><a id="gga6403875e85a1b833cb96491779c5dd92a37103107dd3a943349e3fc1f9fa4b03a"></a>CY_AUTANALOG_SAR_COND_OUTSIDE&#160;</td><td class="fielddoc"><p>result &lt; <a class="el" href="structcy__stc__autanalog__sar__limit__t.html#af91aac843d36e027fab55be3ef8b629d" title="Low threshold for range detection. ">cy_stc_autanalog_sar_limit_t::low</a> OR result &gt;= <a class="el" href="structcy__stc__autanalog__sar__limit__t.html#a168746f76870ee50a220424cd63370f3" title="High threshold for range detection. ">cy_stc_autanalog_sar_limit_t::high</a> </p>
</td></tr>
</table>

</div>
</div>
<a id="ga117bccdf177de846ea768926dbd2d9b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga117bccdf177de846ea768926dbd2d9b1">&#9670;&nbsp;</a></span>cy_en_autanalog_sar_ch_coeff_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__group__autanalog__sar__enums.html#ga117bccdf177de846ea768926dbd2d9b1">cy_en_autanalog_sar_ch_coeff_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The ADC channel correction coefficient, for more details, refer to the device Architecture Technical Reference Manual. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga117bccdf177de846ea768926dbd2d9b1a23a2005208102e16f42cb35fc0652e1a"></a>CY_AUTANALOG_SAR_CH_COEFF_DISABLED&#160;</td><td class="fielddoc"><p>The channel correction coefficient not used. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga117bccdf177de846ea768926dbd2d9b1a7f063bae8668b84893bf8e297244d456"></a>CY_AUTANALOG_SAR_CH_COEFF0&#160;</td><td class="fielddoc"><p>The channel correction coefficient configuration 0. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga117bccdf177de846ea768926dbd2d9b1a8e006834aed576e9abae83e9cc736f4a"></a>CY_AUTANALOG_SAR_CH_COEFF1&#160;</td><td class="fielddoc"><p>The channel correction coefficient configuration 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga117bccdf177de846ea768926dbd2d9b1a69810964c0770712b27cc71015f5eb2b"></a>CY_AUTANALOG_SAR_CH_COEFF2&#160;</td><td class="fielddoc"><p>The channel correction coefficient configuration 2. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga117bccdf177de846ea768926dbd2d9b1a2fd1fef45ec58b82d9de49c2388e1aba"></a>CY_AUTANALOG_SAR_CH_COEFF3&#160;</td><td class="fielddoc"><p>The channel correction coefficient configuration 3. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga117bccdf177de846ea768926dbd2d9b1af21de9027510cf20384a254b4dcc05c7"></a>CY_AUTANALOG_SAR_CH_COEFF4&#160;</td><td class="fielddoc"><p>The channel correction coefficient configuration 4. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga117bccdf177de846ea768926dbd2d9b1aec8a3f0add177bc77685bf1051f2c0ed"></a>CY_AUTANALOG_SAR_CH_COEFF5&#160;</td><td class="fielddoc"><p>The channel correction coefficient configuration 5. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga117bccdf177de846ea768926dbd2d9b1a4abec33298aa759beac42df34eba4f66"></a>CY_AUTANALOG_SAR_CH_COEFF6&#160;</td><td class="fielddoc"><p>The channel correction coefficient configuration 6. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga117bccdf177de846ea768926dbd2d9b1a31bf445f53805a124e8b570d0767c5cd"></a>CY_AUTANALOG_SAR_CH_COEFF7&#160;</td><td class="fielddoc"><p>The channel correction coefficient configuration 7. </p>
</td></tr>
</table>

</div>
</div>
<a id="ga85cf0c31b737247c6e0d1f96bbb1d6db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga85cf0c31b737247c6e0d1f96bbb1d6db">&#9670;&nbsp;</a></span>cy_en_autanalog_sar_vref_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__group__autanalog__sar__enums.html#ga85cf0c31b737247c6e0d1f96bbb1d6db">cy_en_autanalog_sar_vref_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The ADC reference voltage, for more details, refer to the device Architecture Technical Reference Manual. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga85cf0c31b737247c6e0d1f96bbb1d6dba7adb7ec544869e5e714f7cae10c9aacd"></a>CY_AUTANALOG_SAR_VREF_VDDA&#160;</td><td class="fielddoc"><p>The ADC reference is Vdda. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga85cf0c31b737247c6e0d1f96bbb1d6dba566c3c2293acea766ed9043a404f8205"></a>CY_AUTANALOG_SAR_VREF_EXT&#160;</td><td class="fielddoc"><p>The ADC reference is External. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga85cf0c31b737247c6e0d1f96bbb1d6dbab18c5d2ce181b43150cbddd3ac166311"></a>CY_AUTANALOG_SAR_VREF_VBGR&#160;</td><td class="fielddoc"><p>The ADC reference is VBGR. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga85cf0c31b737247c6e0d1f96bbb1d6dba80c2a6854194de3173f6afd2ecc21b8f"></a>CY_AUTANALOG_SAR_VREF_VDDA_BY_2&#160;</td><td class="fielddoc"><p>The ADC reference is Vdda/2. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga85cf0c31b737247c6e0d1f96bbb1d6dba93e4243ade8002b5f56cdcfc98836800"></a>CY_AUTANALOG_SAR_VREF_PRB_VREF0&#160;</td><td class="fielddoc"><p>The ADC reference is Vref0 from the PRB. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga85cf0c31b737247c6e0d1f96bbb1d6dba612366823d39cf985b20dfdcc5983b97"></a>CY_AUTANALOG_SAR_VREF_PRB_VREF1&#160;</td><td class="fielddoc"><p>The ADC reference is Vref1 from the PRB. </p>
</td></tr>
</table>

</div>
</div>
<a id="gae3dc7624dada9f328d2433e351932fed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae3dc7624dada9f328d2433e351932fed">&#9670;&nbsp;</a></span>cy_en_autanalog_sar_buf_pwr_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__group__autanalog__sar__enums.html#gae3dc7624dada9f328d2433e351932fed">cy_en_autanalog_sar_buf_pwr_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The power modes of the ADC buffers. </p>
<p>Each power setting consumes different levels of the current and supports a different input range and gain bandwidth. The charge pump is used to increase the input range to the rails. For more details, refer to the device Architecture Technical Reference Manual. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggae3dc7624dada9f328d2433e351932feda7e5a3b5bdd8e086eab7d8f7522e947fc"></a>CY_AUTANALOG_SAR_BUF_PWR_OFF&#160;</td><td class="fielddoc"><p>The power mode for the buffer is OFF,<br />
 the buffer is disabled. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggae3dc7624dada9f328d2433e351932feda3c6e12f3eabec1d81c5b6f5bacb12758"></a>CY_AUTANALOG_SAR_BUF_PWR_ULTRA_LOW&#160;</td><td class="fielddoc"><p>The power mode for the buffer is ULTRA LOW,<br />
 the charge pump is OFF. </p>
<p>The buffer quiescent current is 15uA and the gain bandwidth is 30kHz; </p>
</td></tr>
<tr><td class="fieldname"><a id="ggae3dc7624dada9f328d2433e351932fedaf06e9b6e196975cd4f27e26ac651c39e"></a>CY_AUTANALOG_SAR_BUF_PWR_ULTRA_LOW_RAIL&#160;</td><td class="fielddoc"><p>The power mode for the buffer is ULTRA LOW,<br />
 the charge pump is ON. </p>
<p>The buffer quiescent current is 35uA and the gain bandwidth is 30kHz; </p>
</td></tr>
<tr><td class="fieldname"><a id="ggae3dc7624dada9f328d2433e351932feda8933b50b995e67a1bd795cb15e23f87e"></a>CY_AUTANALOG_SAR_BUF_PWR_LOW_RAIL&#160;</td><td class="fielddoc"><p>The power mode for the buffer is LOW,<br />
 the charge pump is ON. </p>
<p>The buffer quiescent current is 150uA and the gain bandwidth is 350kHz; </p>
</td></tr>
<tr><td class="fieldname"><a id="ggae3dc7624dada9f328d2433e351932feda86a8c8d5a905cbd2d0a5a46fef547b5f"></a>CY_AUTANALOG_SAR_BUF_PWR_MEDIUM_RAIL&#160;</td><td class="fielddoc"><p>The power mode for the buffer is MEDIUM,<br />
 the charge pump is ON. </p>
<p>The buffer quiescent current is 200uA and the gain bandwidth is 700kHz; </p>
</td></tr>
<tr><td class="fieldname"><a id="ggae3dc7624dada9f328d2433e351932fedaa60714be87f454c275c9c769c0d444da"></a>CY_AUTANALOG_SAR_BUF_PWR_HIGH_RAIL&#160;</td><td class="fielddoc"><p>The power mode for the buffer is HIGH,<br />
 the charge pump is ON. </p>
<p>The buffer quiescent current is 600uA and the gain bandwidth is 1.75MHz; </p>
</td></tr>
<tr><td class="fieldname"><a id="ggae3dc7624dada9f328d2433e351932feda7d6323a9360b53e86153e9087ef46970"></a>CY_AUTANALOG_SAR_BUF_PWR_ULTRA_HIGH_RAIL&#160;</td><td class="fielddoc"><p>The power mode for the buffer is ULTRA HIGH,<br />
 the charge pump is ON. </p>
<p>The buffer quiescent current is 800uA and the gain bandwidth is 2.8MHz; </p>
</td></tr>
</table>

</div>
</div>
<a id="gadbd21753b59d57c356648e8fedcd7b7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadbd21753b59d57c356648e8fedcd7b7a">&#9670;&nbsp;</a></span>cy_en_autanalog_sar_acc_mode_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__group__autanalog__sar__enums.html#gadbd21753b59d57c356648e8fedcd7b7a">cy_en_autanalog_sar_acc_mode_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Averaging mode applied to all channels in a scan with averaging enabled, for more details, refer to the device Architecture Technical Reference Manual. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggadbd21753b59d57c356648e8fedcd7b7aaed99b55782e9a02a43ecacdd881741f6"></a>CY_AUTANALOG_SAR_ACC_DISABLED&#160;</td><td class="fielddoc"><p>Average disabled. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggadbd21753b59d57c356648e8fedcd7b7aa132b92c5609b4a0dfd8db80f3022214b"></a>CY_AUTANALOG_SAR_ACC_ACCUNDUMP&#160;</td><td class="fielddoc"><p>Average mode: Accumulate and Dump:<br />
 channels are sampled and accumulated back-to-back. </p>
</td></tr>
</table>

</div>
</div>
<a id="gabad9bf21a30e85f9cf41cfb57d7ce061"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabad9bf21a30e85f9cf41cfb57d7ce061">&#9670;&nbsp;</a></span>cy_en_autanalog_sar_acc_cnt_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__group__autanalog__sar__enums.html#gabad9bf21a30e85f9cf41cfb57d7ce061">cy_en_autanalog_sar_acc_cnt_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The number of samples for averaging, for more details, refer to the device Architecture Technical Reference Manual. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggabad9bf21a30e85f9cf41cfb57d7ce061ae2b40d51f58a724ca96c4bca021308ce"></a>CY_AUTANALOG_SAR_ACC_CNT2&#160;</td><td class="fielddoc"><p>Set samples averaged to 2. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggabad9bf21a30e85f9cf41cfb57d7ce061aebba2c301bea11a2be8084bd1a499d21"></a>CY_AUTANALOG_SAR_ACC_CNT4&#160;</td><td class="fielddoc"><p>Set samples averaged to 4. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggabad9bf21a30e85f9cf41cfb57d7ce061a790e1bbaba2dfae16f7c4bc58e212992"></a>CY_AUTANALOG_SAR_ACC_CNT8&#160;</td><td class="fielddoc"><p>Set samples averaged to 8. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggabad9bf21a30e85f9cf41cfb57d7ce061ac0d47c82f6109a8217106c5edecfefd1"></a>CY_AUTANALOG_SAR_ACC_CNT16&#160;</td><td class="fielddoc"><p>Set samples averaged to 16. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggabad9bf21a30e85f9cf41cfb57d7ce061a40e5fd1006513a6a03b6da41298381a9"></a>CY_AUTANALOG_SAR_ACC_CNT32&#160;</td><td class="fielddoc"><p>Set samples averaged to 32. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggabad9bf21a30e85f9cf41cfb57d7ce061a87b2cf4e43a4a21e53769ddc4a565099"></a>CY_AUTANALOG_SAR_ACC_CNT64&#160;</td><td class="fielddoc"><p>Set samples averaged to 64. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggabad9bf21a30e85f9cf41cfb57d7ce061a4bacd2579a3e808958ee3346bfe0ba13"></a>CY_AUTANALOG_SAR_ACC_CNT128&#160;</td><td class="fielddoc"><p>Set samples averaged to 128. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggabad9bf21a30e85f9cf41cfb57d7ce061abe0ed1cb69ee03af6a980e85f3da8d32"></a>CY_AUTANALOG_SAR_ACC_CNT256&#160;</td><td class="fielddoc"><p>Set samples averaged to 256. </p>
</td></tr>
</table>

</div>
</div>
<a id="ga87853f85d87da1f3a28d195994fc3d45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga87853f85d87da1f3a28d195994fc3d45">&#9670;&nbsp;</a></span>cy_en_autanalog_sar_sample_time_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__group__autanalog__sar__enums.html#ga87853f85d87da1f3a28d195994fc3d45">cy_en_autanalog_sar_sample_time_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The ADC sampling timer, for more details, refer to the device Architecture Technical Reference Manual. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga87853f85d87da1f3a28d195994fc3d45afb4f2a03ed97c683b908f9e268b92ddb"></a>CY_AUTANALOG_SAR_SAMPLE_TIME0&#160;</td><td class="fielddoc"><p>Sampling Timer 0. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga87853f85d87da1f3a28d195994fc3d45af629268f5399526fee98801dc57f9c86"></a>CY_AUTANALOG_SAR_SAMPLE_TIME1&#160;</td><td class="fielddoc"><p>Sampling Timer 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga87853f85d87da1f3a28d195994fc3d45a13903d1a9679fa6a96dfd6b90b44724c"></a>CY_AUTANALOG_SAR_SAMPLE_TIME2&#160;</td><td class="fielddoc"><p>Sampling Timer 2. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga87853f85d87da1f3a28d195994fc3d45a8a66bc014b26f261cad147778c914a7a"></a>CY_AUTANALOG_SAR_SAMPLE_TIME3&#160;</td><td class="fielddoc"><p>Sampling Timer 3. </p>
</td></tr>
</table>

</div>
</div>
<a id="gad05092f9ad337d26b7f11a0ce6275b83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad05092f9ad337d26b7f11a0ce6275b83">&#9670;&nbsp;</a></span>cy_en_autanalog_sar_calibrate_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__group__autanalog__sar__enums.html#gad05092f9ad337d26b7f11a0ce6275b83">cy_en_autanalog_sar_calibrate_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The ADC calibration, for more details, refer to the device Architecture Technical Reference Manual. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggad05092f9ad337d26b7f11a0ce6275b83a2a574891c3c19beaece0bc70f414aa0d"></a>CY_AUTANALOG_SAR_CAL_DISABLED&#160;</td><td class="fielddoc"><p>Calibration disabled. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggad05092f9ad337d26b7f11a0ce6275b83ab425522b84061b889cd53e7bd6c3fb8d"></a>CY_AUTANALOG_SAR_CAL_BOTH&#160;</td><td class="fielddoc"><p>Calibrate both Offset and Linearity. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggad05092f9ad337d26b7f11a0ce6275b83a8e0eead2af8811ddb34283ec23b0bbdb"></a>CY_AUTANALOG_SAR_CAL_OFFSET&#160;</td><td class="fielddoc"><p>Calibrate Offset only. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggad05092f9ad337d26b7f11a0ce6275b83a59bb23223c9c6140eb60e88198018045"></a>CY_AUTANALOG_SAR_CAL_LINEARITY&#160;</td><td class="fielddoc"><p>Calibrate Linearity only. </p>
</td></tr>
</table>

</div>
</div>
<a id="ga1b4e10fdf0583ff0a0196e633b0c8bb9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1b4e10fdf0583ff0a0196e633b0c8bb9">&#9670;&nbsp;</a></span>cy_en_autanalog_sar_next_act_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__group__autanalog__sar__enums.html#ga1b4e10fdf0583ff0a0196e633b0c8bb9">cy_en_autanalog_sar_next_act_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The Next State for the ADC sequencer while scanning, for more details, refer to the device Architecture Technical Reference Manual. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga1b4e10fdf0583ff0a0196e633b0c8bb9a8f4089aff4ea5156ad382b230f832baa"></a>CY_AUTANALOG_SAR_NEXT_ACTION_STATE_STOP&#160;</td><td class="fielddoc"><p>Stop, send SAR_EOS and SAR_DONE events and idle. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga1b4e10fdf0583ff0a0196e633b0c8bb9a24c48069873d161155dfd495144dcbda"></a>CY_AUTANALOG_SAR_NEXT_ACTION_GO_TO_ENTRY_ADDR&#160;</td><td class="fielddoc"><p>Continuous mode, send SAR_EOS event and return to start. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga1b4e10fdf0583ff0a0196e633b0c8bb9ac171fe78dcd5eb63f05d005c215fc957"></a>CY_AUTANALOG_SAR_NEXT_ACTION_GO_TO_NEXT&#160;</td><td class="fielddoc"><p>Continue to a next state in a given scan. </p>
</td></tr>
</table>

</div>
</div>
<a id="gab6360bad9e095154a1ff40eabb54d518"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab6360bad9e095154a1ff40eabb54d518">&#9670;&nbsp;</a></span>cy_en_autanalog_sar_fir_channel_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__group__autanalog__sar__enums.html#gab6360bad9e095154a1ff40eabb54d518">cy_en_autanalog_sar_fir_channel_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The FIR filter input channel selection, for more details, refer to the device Architecture Technical Reference Manual. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggab6360bad9e095154a1ff40eabb54d518acfe1a77e640e63d53637926be042d176"></a>CY_AUTANALOG_SAR_FIR_CH_DISABLED&#160;</td><td class="fielddoc"><p>The FIR filter input is disabled. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggab6360bad9e095154a1ff40eabb54d518a245449161c5c2c9451e3704bb23bd143"></a>CY_AUTANALOG_SAR_FIR_CH_GPIO0&#160;</td><td class="fielddoc"><p>The GPIO channel 0. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggab6360bad9e095154a1ff40eabb54d518a4d77217548762ae7762533ae88fb8353"></a>CY_AUTANALOG_SAR_FIR_CH_GPIO1&#160;</td><td class="fielddoc"><p>The GPIO channel 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggab6360bad9e095154a1ff40eabb54d518a39132addb38a115084c6c42f660af295"></a>CY_AUTANALOG_SAR_FIR_CH_GPIO2&#160;</td><td class="fielddoc"><p>The GPIO channel 2. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggab6360bad9e095154a1ff40eabb54d518a4f179b1e6ce541ebd289878d9e2386bf"></a>CY_AUTANALOG_SAR_FIR_CH_GPIO3&#160;</td><td class="fielddoc"><p>The GPIO channel 3. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggab6360bad9e095154a1ff40eabb54d518a6a949f3445fb74d22889761b92ebaf46"></a>CY_AUTANALOG_SAR_FIR_CH_GPIO4&#160;</td><td class="fielddoc"><p>The GPIO channel 4. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggab6360bad9e095154a1ff40eabb54d518a1e2411fb19b673c4f5ed66e2db206e30"></a>CY_AUTANALOG_SAR_FIR_CH_GPIO5&#160;</td><td class="fielddoc"><p>The GPIO channel 5. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggab6360bad9e095154a1ff40eabb54d518ae87385f153ca6cd9a70a5258be22f170"></a>CY_AUTANALOG_SAR_FIR_CH_GPIO6&#160;</td><td class="fielddoc"><p>The GPIO channel 6. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggab6360bad9e095154a1ff40eabb54d518a84d51363c4db37a5372d95111996256f"></a>CY_AUTANALOG_SAR_FIR_CH_GPIO7&#160;</td><td class="fielddoc"><p>The GPIO channel 7. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggab6360bad9e095154a1ff40eabb54d518a932f68871eb9926415e2e67237004f17"></a>CY_AUTANALOG_SAR_FIR_CH_MUX0&#160;</td><td class="fielddoc"><p>The MUX channel 0. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggab6360bad9e095154a1ff40eabb54d518a2d9998e14c0ccd52925a9a696bb367b7"></a>CY_AUTANALOG_SAR_FIR_CH_MUX1&#160;</td><td class="fielddoc"><p>The MUX channel 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggab6360bad9e095154a1ff40eabb54d518a7841c0f5ca932a2c5df8bc1ee87baa27"></a>CY_AUTANALOG_SAR_FIR_CH_MUX2&#160;</td><td class="fielddoc"><p>The MUX channel 2. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggab6360bad9e095154a1ff40eabb54d518a337081cbd86d4341243424c114ddf06a"></a>CY_AUTANALOG_SAR_FIR_CH_MUX3&#160;</td><td class="fielddoc"><p>The MUX channel 3. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggab6360bad9e095154a1ff40eabb54d518ad7c732f450da092323700f236d88a4bc"></a>CY_AUTANALOG_SAR_FIR_CH_MUX4&#160;</td><td class="fielddoc"><p>The MUX channel 4. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggab6360bad9e095154a1ff40eabb54d518a7d166b96316a1479a04dda4de7fb3612"></a>CY_AUTANALOG_SAR_FIR_CH_MUX5&#160;</td><td class="fielddoc"><p>The MUX channel 5. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggab6360bad9e095154a1ff40eabb54d518ac2f9ba409b80847f071126b4b7ef1a9b"></a>CY_AUTANALOG_SAR_FIR_CH_MUX6&#160;</td><td class="fielddoc"><p>The MUX channel 6. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggab6360bad9e095154a1ff40eabb54d518a4a098f7a3bf8e6b7ac10d6d1ea1c12d6"></a>CY_AUTANALOG_SAR_FIR_CH_MUX7&#160;</td><td class="fielddoc"><p>The MUX channel 7. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggab6360bad9e095154a1ff40eabb54d518ae8b4b41dd3f0bd89d5de22a1804682e9"></a>CY_AUTANALOG_SAR_FIR_CH_MUX8&#160;</td><td class="fielddoc"><p>The MUX channel 8. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggab6360bad9e095154a1ff40eabb54d518aa4f655797467e2890e46fd35898c0808"></a>CY_AUTANALOG_SAR_FIR_CH_MUX9&#160;</td><td class="fielddoc"><p>The MUX channel 9. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggab6360bad9e095154a1ff40eabb54d518a29213bf705f273d12ca94617ecf49f84"></a>CY_AUTANALOG_SAR_FIR_CH_MUX10&#160;</td><td class="fielddoc"><p>The MUX channel 10. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggab6360bad9e095154a1ff40eabb54d518a1a407104f3779d3c546251d344e6622b"></a>CY_AUTANALOG_SAR_FIR_CH_MUX11&#160;</td><td class="fielddoc"><p>The MUX channel 11. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggab6360bad9e095154a1ff40eabb54d518a4af4193ef9a7d8401bab737d5ed650ea"></a>CY_AUTANALOG_SAR_FIR_CH_MUX12&#160;</td><td class="fielddoc"><p>The MUX channel 12. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggab6360bad9e095154a1ff40eabb54d518a64f4183860b61b9deede3dd4b4c07dfb"></a>CY_AUTANALOG_SAR_FIR_CH_MUX13&#160;</td><td class="fielddoc"><p>The MUX channel 13. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggab6360bad9e095154a1ff40eabb54d518ac48e7c5690529b9cbb337c4838b547fe"></a>CY_AUTANALOG_SAR_FIR_CH_MUX14&#160;</td><td class="fielddoc"><p>The MUX channel 14. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggab6360bad9e095154a1ff40eabb54d518addfc223f65aa41f30b5a5710f4dfb8c4"></a>CY_AUTANALOG_SAR_FIR_CH_MUX15&#160;</td><td class="fielddoc"><p>The MUX channel 15. </p>
</td></tr>
</table>

</div>
</div>
<a id="gaa9c90c4de44df83ac695f2a96eea9ce0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa9c90c4de44df83ac695f2a96eea9ce0">&#9670;&nbsp;</a></span>cy_en_autanalog_sar_fir_fifo_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__group__autanalog__sar__enums.html#gaa9c90c4de44df83ac695f2a96eea9ce0">cy_en_autanalog_sar_fir_fifo_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The FIFO selection for FIR filter results, for more details, refer to the device Architecture Technical Reference Manual. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggaa9c90c4de44df83ac695f2a96eea9ce0a25db9f07910c78ee3be8f29e5a46cbde"></a>CY_AUTANALOG_SAR_FIR_FIFO_DISABLED&#160;</td><td class="fielddoc"><p>The FIFO is not used. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaa9c90c4de44df83ac695f2a96eea9ce0adc27cfdf5e686a54b4c353f7cc11afee"></a>CY_AUTANALOG_SAR_FIR_FIFO0&#160;</td><td class="fielddoc"><p>The FIFO 0. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaa9c90c4de44df83ac695f2a96eea9ce0afdb967ff679f1fda38eb96c9855a8145"></a>CY_AUTANALOG_SAR_FIR_FIFO1&#160;</td><td class="fielddoc"><p>The FIFO 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaa9c90c4de44df83ac695f2a96eea9ce0ac8e929e8f033adb21a8c588bb05a451d"></a>CY_AUTANALOG_SAR_FIR_FIFO2&#160;</td><td class="fielddoc"><p>The FIFO 2. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaa9c90c4de44df83ac695f2a96eea9ce0a94911702ab324981946bd0a9bf1d3e15"></a>CY_AUTANALOG_SAR_FIR_FIFO3&#160;</td><td class="fielddoc"><p>The FIFO 3. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaa9c90c4de44df83ac695f2a96eea9ce0ade5cb6899ad011a4109cbf31ca1532ae"></a>CY_AUTANALOG_SAR_FIR_FIFO4&#160;</td><td class="fielddoc"><p>The FIFO 4. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaa9c90c4de44df83ac695f2a96eea9ce0aa8e7367634b4bc7b05cc7d82de027e13"></a>CY_AUTANALOG_SAR_FIR_FIFO5&#160;</td><td class="fielddoc"><p>The FIFO 5. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaa9c90c4de44df83ac695f2a96eea9ce0a3d19cbc3c3dd2caabe18eb5ca1c3542a"></a>CY_AUTANALOG_SAR_FIR_FIFO6&#160;</td><td class="fielddoc"><p>The FIFO 6. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaa9c90c4de44df83ac695f2a96eea9ce0a65db5f3486246c0e715a9a89e1f91490"></a>CY_AUTANALOG_SAR_FIR_FIFO7&#160;</td><td class="fielddoc"><p>The FIFO 7. </p>
</td></tr>
</table>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part
<div id="nav-path" class="navpath">
    <ul>
        <li class="footer">
            Generated for <b>MTB CAT1 Peripheral driver library</b> by <b>Cypress Semiconductor Corporation</b>.
            All rights reserved.
        </li>
    </ul>
</div>
-->
</body>
</html>
