
Loading design for application trce from file projetolaser_impl1.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE5U-45F
Package:     CABGA381
Performance: 6
Loading device for application trce from file 'sa5p45.nph' in environment: C:/lscc/diamond/3.14/ispfpga.
Package Status:                     Final          Version 1.50.
Performance Hardware Data Status:   Final          Version 55.1.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.14.0.75.2
Tue Sep 30 15:54:53 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o ProjetoLaser_impl1.twr -gui -msgset C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase2/PlacaFPGA/Projetos/ProjetoLaser/promote.xml ProjetoLaser_impl1.ncd ProjetoLaser_impl1.prf 
Design file:     projetolaser_impl1.ncd
Preference file: projetolaser_impl1.prf
Device,speed:    LFE5U-45F,6
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY PORT "fastclk" 25.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 26.668ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              gap__i14  (from fastclk_c +)
   Destination:    FF         Data in        gap__i22  (to fastclk_c +)

   Delay:              13.592ns  (20.0% logic, 80.0% route), 14 logic levels.

 Constraint Details:

     13.592ns physical path delay SLICE_83 to SLICE_87 meets
     40.000ns delay constraint less
      0.000ns skew and
     -0.260ns DIN_SET requirement (totaling 40.260ns) by 26.668ns

 Physical Path Details:

      Data path SLICE_83 to SLICE_87:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R25C64B.CLK to     R25C64B.Q0 SLICE_83 (from fastclk_c)
ROUTE         3     1.942     R25C64B.Q0 to     R23C61C.B1 gap_14
C1TOFCO_DE  ---     0.447     R23C61C.B1 to    R23C61C.FCO SLICE_59
ROUTE         1     0.000    R23C61C.FCO to    R23C61D.FCI n4632
FCITOFCO_D  ---     0.071    R23C61D.FCI to    R23C61D.FCO SLICE_58
ROUTE         1     0.000    R23C61D.FCO to    R23C62A.FCI n4633
FCITOFCO_D  ---     0.071    R23C62A.FCI to    R23C62A.FCO SLICE_51
ROUTE         1     0.000    R23C62A.FCO to    R23C62B.FCI n4634
FCITOFCO_D  ---     0.071    R23C62B.FCI to    R23C62B.FCO SLICE_48
ROUTE         1     0.000    R23C62B.FCO to    R23C62C.FCI n4635
FCITOFCO_D  ---     0.071    R23C62C.FCI to    R23C62C.FCO SLICE_45
ROUTE         1     0.000    R23C62C.FCO to    R23C62D.FCI n4636
FCITOFCO_D  ---     0.071    R23C62D.FCI to    R23C62D.FCO SLICE_44
ROUTE         1     0.000    R23C62D.FCO to    R23C63A.FCI n4637
FCITOFCO_D  ---     0.071    R23C63A.FCI to    R23C63A.FCO SLICE_43
ROUTE         1     0.000    R23C63A.FCO to    R23C63B.FCI n4638
FCITOFCO_D  ---     0.071    R23C63B.FCI to    R23C63B.FCO SLICE_42
ROUTE         1     0.000    R23C63B.FCO to    R23C63C.FCI n4639
FCITOFCO_D  ---     0.071    R23C63C.FCI to    R23C63C.FCO SLICE_41
ROUTE         1     0.000    R23C63C.FCO to    R23C63D.FCI n4640
FCITOF1_DE  ---     0.474    R23C63D.FCI to     R23C63D.F1 SLICE_40
ROUTE         9     3.864     R23C63D.F1 to     R54C66C.A1 n2145
CTOF_DEL    ---     0.236     R54C66C.A1 to     R54C66C.F1 SLICE_161
ROUTE         4     1.292     R54C66C.F1 to     R51C69C.A0 n13
CTOF_DEL    ---     0.236     R51C69C.A0 to     R51C69C.F0 SLICE_163
ROUTE        32     3.772     R51C69C.F0 to     R25C65D.B0 n3632
CTOF_DEL    ---     0.236     R25C65D.B0 to     R25C65D.F0 SLICE_87
ROUTE         1     0.000     R25C65D.F0 to    R25C65D.DI0 n1880 (to fastclk_c)
                  --------
                   13.592   (20.0% logic, 80.0% route), 14 logic levels.

 Clock Skew Details: 

      Source Clock Path fastclk to SLICE_83:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        47     2.627       P3.PADDI to    R25C64B.CLK fastclk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path fastclk to SLICE_87:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        47     2.627       P3.PADDI to    R25C65D.CLK fastclk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 26.668ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              gap__i14  (from fastclk_c +)
   Destination:    FF         Data in        gap__i28  (to fastclk_c +)

   Delay:              13.592ns  (20.0% logic, 80.0% route), 14 logic levels.

 Constraint Details:

     13.592ns physical path delay SLICE_83 to SLICE_90 meets
     40.000ns delay constraint less
      0.000ns skew and
     -0.260ns DIN_SET requirement (totaling 40.260ns) by 26.668ns

 Physical Path Details:

      Data path SLICE_83 to SLICE_90:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R25C64B.CLK to     R25C64B.Q0 SLICE_83 (from fastclk_c)
ROUTE         3     1.942     R25C64B.Q0 to     R23C61C.B1 gap_14
C1TOFCO_DE  ---     0.447     R23C61C.B1 to    R23C61C.FCO SLICE_59
ROUTE         1     0.000    R23C61C.FCO to    R23C61D.FCI n4632
FCITOFCO_D  ---     0.071    R23C61D.FCI to    R23C61D.FCO SLICE_58
ROUTE         1     0.000    R23C61D.FCO to    R23C62A.FCI n4633
FCITOFCO_D  ---     0.071    R23C62A.FCI to    R23C62A.FCO SLICE_51
ROUTE         1     0.000    R23C62A.FCO to    R23C62B.FCI n4634
FCITOFCO_D  ---     0.071    R23C62B.FCI to    R23C62B.FCO SLICE_48
ROUTE         1     0.000    R23C62B.FCO to    R23C62C.FCI n4635
FCITOFCO_D  ---     0.071    R23C62C.FCI to    R23C62C.FCO SLICE_45
ROUTE         1     0.000    R23C62C.FCO to    R23C62D.FCI n4636
FCITOFCO_D  ---     0.071    R23C62D.FCI to    R23C62D.FCO SLICE_44
ROUTE         1     0.000    R23C62D.FCO to    R23C63A.FCI n4637
FCITOFCO_D  ---     0.071    R23C63A.FCI to    R23C63A.FCO SLICE_43
ROUTE         1     0.000    R23C63A.FCO to    R23C63B.FCI n4638
FCITOFCO_D  ---     0.071    R23C63B.FCI to    R23C63B.FCO SLICE_42
ROUTE         1     0.000    R23C63B.FCO to    R23C63C.FCI n4639
FCITOFCO_D  ---     0.071    R23C63C.FCI to    R23C63C.FCO SLICE_41
ROUTE         1     0.000    R23C63C.FCO to    R23C63D.FCI n4640
FCITOF1_DE  ---     0.474    R23C63D.FCI to     R23C63D.F1 SLICE_40
ROUTE         9     3.864     R23C63D.F1 to     R54C66C.A1 n2145
CTOF_DEL    ---     0.236     R54C66C.A1 to     R54C66C.F1 SLICE_161
ROUTE         4     1.292     R54C66C.F1 to     R51C69C.A0 n13
CTOF_DEL    ---     0.236     R51C69C.A0 to     R51C69C.F0 SLICE_163
ROUTE        32     3.772     R51C69C.F0 to     R25C65A.B0 n3632
CTOF_DEL    ---     0.236     R25C65A.B0 to     R25C65A.F0 SLICE_90
ROUTE         1     0.000     R25C65A.F0 to    R25C65A.DI0 n1886 (to fastclk_c)
                  --------
                   13.592   (20.0% logic, 80.0% route), 14 logic levels.

 Clock Skew Details: 

      Source Clock Path fastclk to SLICE_83:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        47     2.627       P3.PADDI to    R25C64B.CLK fastclk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path fastclk to SLICE_90:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        47     2.627       P3.PADDI to    R25C65A.CLK fastclk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 26.674ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              gap__i14  (from fastclk_c +)
   Destination:    FF         Data in        gap__i23  (to fastclk_c +)

   Delay:              13.592ns  (20.0% logic, 80.0% route), 14 logic levels.

 Constraint Details:

     13.592ns physical path delay SLICE_83 to SLICE_87 meets
     40.000ns delay constraint less
      0.000ns skew and
     -0.266ns DIN_SET requirement (totaling 40.266ns) by 26.674ns

 Physical Path Details:

      Data path SLICE_83 to SLICE_87:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R25C64B.CLK to     R25C64B.Q0 SLICE_83 (from fastclk_c)
ROUTE         3     1.942     R25C64B.Q0 to     R23C61C.B1 gap_14
C1TOFCO_DE  ---     0.447     R23C61C.B1 to    R23C61C.FCO SLICE_59
ROUTE         1     0.000    R23C61C.FCO to    R23C61D.FCI n4632
FCITOFCO_D  ---     0.071    R23C61D.FCI to    R23C61D.FCO SLICE_58
ROUTE         1     0.000    R23C61D.FCO to    R23C62A.FCI n4633
FCITOFCO_D  ---     0.071    R23C62A.FCI to    R23C62A.FCO SLICE_51
ROUTE         1     0.000    R23C62A.FCO to    R23C62B.FCI n4634
FCITOFCO_D  ---     0.071    R23C62B.FCI to    R23C62B.FCO SLICE_48
ROUTE         1     0.000    R23C62B.FCO to    R23C62C.FCI n4635
FCITOFCO_D  ---     0.071    R23C62C.FCI to    R23C62C.FCO SLICE_45
ROUTE         1     0.000    R23C62C.FCO to    R23C62D.FCI n4636
FCITOFCO_D  ---     0.071    R23C62D.FCI to    R23C62D.FCO SLICE_44
ROUTE         1     0.000    R23C62D.FCO to    R23C63A.FCI n4637
FCITOFCO_D  ---     0.071    R23C63A.FCI to    R23C63A.FCO SLICE_43
ROUTE         1     0.000    R23C63A.FCO to    R23C63B.FCI n4638
FCITOFCO_D  ---     0.071    R23C63B.FCI to    R23C63B.FCO SLICE_42
ROUTE         1     0.000    R23C63B.FCO to    R23C63C.FCI n4639
FCITOFCO_D  ---     0.071    R23C63C.FCI to    R23C63C.FCO SLICE_41
ROUTE         1     0.000    R23C63C.FCO to    R23C63D.FCI n4640
FCITOF1_DE  ---     0.474    R23C63D.FCI to     R23C63D.F1 SLICE_40
ROUTE         9     3.864     R23C63D.F1 to     R54C66C.A1 n2145
CTOF_DEL    ---     0.236     R54C66C.A1 to     R54C66C.F1 SLICE_161
ROUTE         4     1.292     R54C66C.F1 to     R51C69C.A0 n13
CTOF_DEL    ---     0.236     R51C69C.A0 to     R51C69C.F0 SLICE_163
ROUTE        32     3.772     R51C69C.F0 to     R25C65D.B1 n3632
CTOF_DEL    ---     0.236     R25C65D.B1 to     R25C65D.F1 SLICE_87
ROUTE         1     0.000     R25C65D.F1 to    R25C65D.DI1 n1881 (to fastclk_c)
                  --------
                   13.592   (20.0% logic, 80.0% route), 14 logic levels.

 Clock Skew Details: 

      Source Clock Path fastclk to SLICE_83:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        47     2.627       P3.PADDI to    R25C64B.CLK fastclk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path fastclk to SLICE_87:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        47     2.627       P3.PADDI to    R25C65D.CLK fastclk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 26.674ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              gap__i14  (from fastclk_c +)
   Destination:    FF         Data in        gap__i29  (to fastclk_c +)

   Delay:              13.592ns  (20.0% logic, 80.0% route), 14 logic levels.

 Constraint Details:

     13.592ns physical path delay SLICE_83 to SLICE_90 meets
     40.000ns delay constraint less
      0.000ns skew and
     -0.266ns DIN_SET requirement (totaling 40.266ns) by 26.674ns

 Physical Path Details:

      Data path SLICE_83 to SLICE_90:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R25C64B.CLK to     R25C64B.Q0 SLICE_83 (from fastclk_c)
ROUTE         3     1.942     R25C64B.Q0 to     R23C61C.B1 gap_14
C1TOFCO_DE  ---     0.447     R23C61C.B1 to    R23C61C.FCO SLICE_59
ROUTE         1     0.000    R23C61C.FCO to    R23C61D.FCI n4632
FCITOFCO_D  ---     0.071    R23C61D.FCI to    R23C61D.FCO SLICE_58
ROUTE         1     0.000    R23C61D.FCO to    R23C62A.FCI n4633
FCITOFCO_D  ---     0.071    R23C62A.FCI to    R23C62A.FCO SLICE_51
ROUTE         1     0.000    R23C62A.FCO to    R23C62B.FCI n4634
FCITOFCO_D  ---     0.071    R23C62B.FCI to    R23C62B.FCO SLICE_48
ROUTE         1     0.000    R23C62B.FCO to    R23C62C.FCI n4635
FCITOFCO_D  ---     0.071    R23C62C.FCI to    R23C62C.FCO SLICE_45
ROUTE         1     0.000    R23C62C.FCO to    R23C62D.FCI n4636
FCITOFCO_D  ---     0.071    R23C62D.FCI to    R23C62D.FCO SLICE_44
ROUTE         1     0.000    R23C62D.FCO to    R23C63A.FCI n4637
FCITOFCO_D  ---     0.071    R23C63A.FCI to    R23C63A.FCO SLICE_43
ROUTE         1     0.000    R23C63A.FCO to    R23C63B.FCI n4638
FCITOFCO_D  ---     0.071    R23C63B.FCI to    R23C63B.FCO SLICE_42
ROUTE         1     0.000    R23C63B.FCO to    R23C63C.FCI n4639
FCITOFCO_D  ---     0.071    R23C63C.FCI to    R23C63C.FCO SLICE_41
ROUTE         1     0.000    R23C63C.FCO to    R23C63D.FCI n4640
FCITOF1_DE  ---     0.474    R23C63D.FCI to     R23C63D.F1 SLICE_40
ROUTE         9     3.864     R23C63D.F1 to     R54C66C.A1 n2145
CTOF_DEL    ---     0.236     R54C66C.A1 to     R54C66C.F1 SLICE_161
ROUTE         4     1.292     R54C66C.F1 to     R51C69C.A0 n13
CTOF_DEL    ---     0.236     R51C69C.A0 to     R51C69C.F0 SLICE_163
ROUTE        32     3.772     R51C69C.F0 to     R25C65A.B1 n3632
CTOF_DEL    ---     0.236     R25C65A.B1 to     R25C65A.F1 SLICE_90
ROUTE         1     0.000     R25C65A.F1 to    R25C65A.DI1 n1887 (to fastclk_c)
                  --------
                   13.592   (20.0% logic, 80.0% route), 14 logic levels.

 Clock Skew Details: 

      Source Clock Path fastclk to SLICE_83:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        47     2.627       P3.PADDI to    R25C64B.CLK fastclk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path fastclk to SLICE_90:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        47     2.627       P3.PADDI to    R25C65A.CLK fastclk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 26.731ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              gap__i16  (from fastclk_c +)
   Destination:    FF         Data in        gap__i22  (to fastclk_c +)

   Delay:              13.529ns  (19.6% logic, 80.4% route), 13 logic levels.

 Constraint Details:

     13.529ns physical path delay SLICE_84 to SLICE_87 meets
     40.000ns delay constraint less
      0.000ns skew and
     -0.260ns DIN_SET requirement (totaling 40.260ns) by 26.731ns

 Physical Path Details:

      Data path SLICE_84 to SLICE_87:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R25C64D.CLK to     R25C64D.Q0 SLICE_84 (from fastclk_c)
ROUTE         3     1.950     R25C64D.Q0 to     R23C61D.A1 gap_16
C1TOFCO_DE  ---     0.447     R23C61D.A1 to    R23C61D.FCO SLICE_58
ROUTE         1     0.000    R23C61D.FCO to    R23C62A.FCI n4633
FCITOFCO_D  ---     0.071    R23C62A.FCI to    R23C62A.FCO SLICE_51
ROUTE         1     0.000    R23C62A.FCO to    R23C62B.FCI n4634
FCITOFCO_D  ---     0.071    R23C62B.FCI to    R23C62B.FCO SLICE_48
ROUTE         1     0.000    R23C62B.FCO to    R23C62C.FCI n4635
FCITOFCO_D  ---     0.071    R23C62C.FCI to    R23C62C.FCO SLICE_45
ROUTE         1     0.000    R23C62C.FCO to    R23C62D.FCI n4636
FCITOFCO_D  ---     0.071    R23C62D.FCI to    R23C62D.FCO SLICE_44
ROUTE         1     0.000    R23C62D.FCO to    R23C63A.FCI n4637
FCITOFCO_D  ---     0.071    R23C63A.FCI to    R23C63A.FCO SLICE_43
ROUTE         1     0.000    R23C63A.FCO to    R23C63B.FCI n4638
FCITOFCO_D  ---     0.071    R23C63B.FCI to    R23C63B.FCO SLICE_42
ROUTE         1     0.000    R23C63B.FCO to    R23C63C.FCI n4639
FCITOFCO_D  ---     0.071    R23C63C.FCI to    R23C63C.FCO SLICE_41
ROUTE         1     0.000    R23C63C.FCO to    R23C63D.FCI n4640
FCITOF1_DE  ---     0.474    R23C63D.FCI to     R23C63D.F1 SLICE_40
ROUTE         9     3.864     R23C63D.F1 to     R54C66C.A1 n2145
CTOF_DEL    ---     0.236     R54C66C.A1 to     R54C66C.F1 SLICE_161
ROUTE         4     1.292     R54C66C.F1 to     R51C69C.A0 n13
CTOF_DEL    ---     0.236     R51C69C.A0 to     R51C69C.F0 SLICE_163
ROUTE        32     3.772     R51C69C.F0 to     R25C65D.B0 n3632
CTOF_DEL    ---     0.236     R25C65D.B0 to     R25C65D.F0 SLICE_87
ROUTE         1     0.000     R25C65D.F0 to    R25C65D.DI0 n1880 (to fastclk_c)
                  --------
                   13.529   (19.6% logic, 80.4% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path fastclk to SLICE_84:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        47     2.627       P3.PADDI to    R25C64D.CLK fastclk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path fastclk to SLICE_87:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        47     2.627       P3.PADDI to    R25C65D.CLK fastclk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 26.731ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              gap__i16  (from fastclk_c +)
   Destination:    FF         Data in        gap__i28  (to fastclk_c +)

   Delay:              13.529ns  (19.6% logic, 80.4% route), 13 logic levels.

 Constraint Details:

     13.529ns physical path delay SLICE_84 to SLICE_90 meets
     40.000ns delay constraint less
      0.000ns skew and
     -0.260ns DIN_SET requirement (totaling 40.260ns) by 26.731ns

 Physical Path Details:

      Data path SLICE_84 to SLICE_90:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R25C64D.CLK to     R25C64D.Q0 SLICE_84 (from fastclk_c)
ROUTE         3     1.950     R25C64D.Q0 to     R23C61D.A1 gap_16
C1TOFCO_DE  ---     0.447     R23C61D.A1 to    R23C61D.FCO SLICE_58
ROUTE         1     0.000    R23C61D.FCO to    R23C62A.FCI n4633
FCITOFCO_D  ---     0.071    R23C62A.FCI to    R23C62A.FCO SLICE_51
ROUTE         1     0.000    R23C62A.FCO to    R23C62B.FCI n4634
FCITOFCO_D  ---     0.071    R23C62B.FCI to    R23C62B.FCO SLICE_48
ROUTE         1     0.000    R23C62B.FCO to    R23C62C.FCI n4635
FCITOFCO_D  ---     0.071    R23C62C.FCI to    R23C62C.FCO SLICE_45
ROUTE         1     0.000    R23C62C.FCO to    R23C62D.FCI n4636
FCITOFCO_D  ---     0.071    R23C62D.FCI to    R23C62D.FCO SLICE_44
ROUTE         1     0.000    R23C62D.FCO to    R23C63A.FCI n4637
FCITOFCO_D  ---     0.071    R23C63A.FCI to    R23C63A.FCO SLICE_43
ROUTE         1     0.000    R23C63A.FCO to    R23C63B.FCI n4638
FCITOFCO_D  ---     0.071    R23C63B.FCI to    R23C63B.FCO SLICE_42
ROUTE         1     0.000    R23C63B.FCO to    R23C63C.FCI n4639
FCITOFCO_D  ---     0.071    R23C63C.FCI to    R23C63C.FCO SLICE_41
ROUTE         1     0.000    R23C63C.FCO to    R23C63D.FCI n4640
FCITOF1_DE  ---     0.474    R23C63D.FCI to     R23C63D.F1 SLICE_40
ROUTE         9     3.864     R23C63D.F1 to     R54C66C.A1 n2145
CTOF_DEL    ---     0.236     R54C66C.A1 to     R54C66C.F1 SLICE_161
ROUTE         4     1.292     R54C66C.F1 to     R51C69C.A0 n13
CTOF_DEL    ---     0.236     R51C69C.A0 to     R51C69C.F0 SLICE_163
ROUTE        32     3.772     R51C69C.F0 to     R25C65A.B0 n3632
CTOF_DEL    ---     0.236     R25C65A.B0 to     R25C65A.F0 SLICE_90
ROUTE         1     0.000     R25C65A.F0 to    R25C65A.DI0 n1886 (to fastclk_c)
                  --------
                   13.529   (19.6% logic, 80.4% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path fastclk to SLICE_84:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        47     2.627       P3.PADDI to    R25C64D.CLK fastclk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path fastclk to SLICE_90:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        47     2.627       P3.PADDI to    R25C65A.CLK fastclk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 26.737ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              gap__i16  (from fastclk_c +)
   Destination:    FF         Data in        gap__i23  (to fastclk_c +)

   Delay:              13.529ns  (19.6% logic, 80.4% route), 13 logic levels.

 Constraint Details:

     13.529ns physical path delay SLICE_84 to SLICE_87 meets
     40.000ns delay constraint less
      0.000ns skew and
     -0.266ns DIN_SET requirement (totaling 40.266ns) by 26.737ns

 Physical Path Details:

      Data path SLICE_84 to SLICE_87:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R25C64D.CLK to     R25C64D.Q0 SLICE_84 (from fastclk_c)
ROUTE         3     1.950     R25C64D.Q0 to     R23C61D.A1 gap_16
C1TOFCO_DE  ---     0.447     R23C61D.A1 to    R23C61D.FCO SLICE_58
ROUTE         1     0.000    R23C61D.FCO to    R23C62A.FCI n4633
FCITOFCO_D  ---     0.071    R23C62A.FCI to    R23C62A.FCO SLICE_51
ROUTE         1     0.000    R23C62A.FCO to    R23C62B.FCI n4634
FCITOFCO_D  ---     0.071    R23C62B.FCI to    R23C62B.FCO SLICE_48
ROUTE         1     0.000    R23C62B.FCO to    R23C62C.FCI n4635
FCITOFCO_D  ---     0.071    R23C62C.FCI to    R23C62C.FCO SLICE_45
ROUTE         1     0.000    R23C62C.FCO to    R23C62D.FCI n4636
FCITOFCO_D  ---     0.071    R23C62D.FCI to    R23C62D.FCO SLICE_44
ROUTE         1     0.000    R23C62D.FCO to    R23C63A.FCI n4637
FCITOFCO_D  ---     0.071    R23C63A.FCI to    R23C63A.FCO SLICE_43
ROUTE         1     0.000    R23C63A.FCO to    R23C63B.FCI n4638
FCITOFCO_D  ---     0.071    R23C63B.FCI to    R23C63B.FCO SLICE_42
ROUTE         1     0.000    R23C63B.FCO to    R23C63C.FCI n4639
FCITOFCO_D  ---     0.071    R23C63C.FCI to    R23C63C.FCO SLICE_41
ROUTE         1     0.000    R23C63C.FCO to    R23C63D.FCI n4640
FCITOF1_DE  ---     0.474    R23C63D.FCI to     R23C63D.F1 SLICE_40
ROUTE         9     3.864     R23C63D.F1 to     R54C66C.A1 n2145
CTOF_DEL    ---     0.236     R54C66C.A1 to     R54C66C.F1 SLICE_161
ROUTE         4     1.292     R54C66C.F1 to     R51C69C.A0 n13
CTOF_DEL    ---     0.236     R51C69C.A0 to     R51C69C.F0 SLICE_163
ROUTE        32     3.772     R51C69C.F0 to     R25C65D.B1 n3632
CTOF_DEL    ---     0.236     R25C65D.B1 to     R25C65D.F1 SLICE_87
ROUTE         1     0.000     R25C65D.F1 to    R25C65D.DI1 n1881 (to fastclk_c)
                  --------
                   13.529   (19.6% logic, 80.4% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path fastclk to SLICE_84:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        47     2.627       P3.PADDI to    R25C64D.CLK fastclk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path fastclk to SLICE_87:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        47     2.627       P3.PADDI to    R25C65D.CLK fastclk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 26.737ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              gap__i16  (from fastclk_c +)
   Destination:    FF         Data in        gap__i29  (to fastclk_c +)

   Delay:              13.529ns  (19.6% logic, 80.4% route), 13 logic levels.

 Constraint Details:

     13.529ns physical path delay SLICE_84 to SLICE_90 meets
     40.000ns delay constraint less
      0.000ns skew and
     -0.266ns DIN_SET requirement (totaling 40.266ns) by 26.737ns

 Physical Path Details:

      Data path SLICE_84 to SLICE_90:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R25C64D.CLK to     R25C64D.Q0 SLICE_84 (from fastclk_c)
ROUTE         3     1.950     R25C64D.Q0 to     R23C61D.A1 gap_16
C1TOFCO_DE  ---     0.447     R23C61D.A1 to    R23C61D.FCO SLICE_58
ROUTE         1     0.000    R23C61D.FCO to    R23C62A.FCI n4633
FCITOFCO_D  ---     0.071    R23C62A.FCI to    R23C62A.FCO SLICE_51
ROUTE         1     0.000    R23C62A.FCO to    R23C62B.FCI n4634
FCITOFCO_D  ---     0.071    R23C62B.FCI to    R23C62B.FCO SLICE_48
ROUTE         1     0.000    R23C62B.FCO to    R23C62C.FCI n4635
FCITOFCO_D  ---     0.071    R23C62C.FCI to    R23C62C.FCO SLICE_45
ROUTE         1     0.000    R23C62C.FCO to    R23C62D.FCI n4636
FCITOFCO_D  ---     0.071    R23C62D.FCI to    R23C62D.FCO SLICE_44
ROUTE         1     0.000    R23C62D.FCO to    R23C63A.FCI n4637
FCITOFCO_D  ---     0.071    R23C63A.FCI to    R23C63A.FCO SLICE_43
ROUTE         1     0.000    R23C63A.FCO to    R23C63B.FCI n4638
FCITOFCO_D  ---     0.071    R23C63B.FCI to    R23C63B.FCO SLICE_42
ROUTE         1     0.000    R23C63B.FCO to    R23C63C.FCI n4639
FCITOFCO_D  ---     0.071    R23C63C.FCI to    R23C63C.FCO SLICE_41
ROUTE         1     0.000    R23C63C.FCO to    R23C63D.FCI n4640
FCITOF1_DE  ---     0.474    R23C63D.FCI to     R23C63D.F1 SLICE_40
ROUTE         9     3.864     R23C63D.F1 to     R54C66C.A1 n2145
CTOF_DEL    ---     0.236     R54C66C.A1 to     R54C66C.F1 SLICE_161
ROUTE         4     1.292     R54C66C.F1 to     R51C69C.A0 n13
CTOF_DEL    ---     0.236     R51C69C.A0 to     R51C69C.F0 SLICE_163
ROUTE        32     3.772     R51C69C.F0 to     R25C65A.B1 n3632
CTOF_DEL    ---     0.236     R25C65A.B1 to     R25C65A.F1 SLICE_90
ROUTE         1     0.000     R25C65A.F1 to    R25C65A.DI1 n1887 (to fastclk_c)
                  --------
                   13.529   (19.6% logic, 80.4% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path fastclk to SLICE_84:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        47     2.627       P3.PADDI to    R25C64D.CLK fastclk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path fastclk to SLICE_90:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        47     2.627       P3.PADDI to    R25C65A.CLK fastclk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 26.912ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              gap__i2  (from fastclk_c +)
   Destination:    FF         Data in        gap__i22  (to fastclk_c +)

   Delay:              13.348ns  (23.6% logic, 76.4% route), 20 logic levels.

 Constraint Details:

     13.348ns physical path delay SLICE_77 to SLICE_87 meets
     40.000ns delay constraint less
      0.000ns skew and
     -0.260ns DIN_SET requirement (totaling 40.260ns) by 26.912ns

 Physical Path Details:

      Data path SLICE_77 to SLICE_87:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R24C61A.CLK to     R24C61A.Q0 SLICE_77 (from fastclk_c)
ROUTE         2     1.272     R24C61A.Q0 to     R23C60A.A1 gap_2
C1TOFCO_DE  ---     0.447     R23C60A.A1 to    R23C60A.FCO SLICE_27
ROUTE         1     0.000    R23C60A.FCO to    R23C60B.FCI n4626
FCITOFCO_D  ---     0.071    R23C60B.FCI to    R23C60B.FCO SLICE_19
ROUTE         1     0.000    R23C60B.FCO to    R23C60C.FCI n4627
FCITOFCO_D  ---     0.071    R23C60C.FCI to    R23C60C.FCO SLICE_18
ROUTE         1     0.000    R23C60C.FCO to    R23C60D.FCI n4628
FCITOFCO_D  ---     0.071    R23C60D.FCI to    R23C60D.FCO SLICE_10
ROUTE         1     0.000    R23C60D.FCO to    R23C61A.FCI n4629
FCITOFCO_D  ---     0.071    R23C61A.FCI to    R23C61A.FCO SLICE_9
ROUTE         1     0.000    R23C61A.FCO to    R23C61B.FCI n4630
FCITOFCO_D  ---     0.071    R23C61B.FCI to    R23C61B.FCO SLICE_3
ROUTE         1     0.000    R23C61B.FCO to    R23C61C.FCI n4631
FCITOFCO_D  ---     0.071    R23C61C.FCI to    R23C61C.FCO SLICE_59
ROUTE         1     0.000    R23C61C.FCO to    R23C61D.FCI n4632
FCITOFCO_D  ---     0.071    R23C61D.FCI to    R23C61D.FCO SLICE_58
ROUTE         1     0.000    R23C61D.FCO to    R23C62A.FCI n4633
FCITOFCO_D  ---     0.071    R23C62A.FCI to    R23C62A.FCO SLICE_51
ROUTE         1     0.000    R23C62A.FCO to    R23C62B.FCI n4634
FCITOFCO_D  ---     0.071    R23C62B.FCI to    R23C62B.FCO SLICE_48
ROUTE         1     0.000    R23C62B.FCO to    R23C62C.FCI n4635
FCITOFCO_D  ---     0.071    R23C62C.FCI to    R23C62C.FCO SLICE_45
ROUTE         1     0.000    R23C62C.FCO to    R23C62D.FCI n4636
FCITOFCO_D  ---     0.071    R23C62D.FCI to    R23C62D.FCO SLICE_44
ROUTE         1     0.000    R23C62D.FCO to    R23C63A.FCI n4637
FCITOFCO_D  ---     0.071    R23C63A.FCI to    R23C63A.FCO SLICE_43
ROUTE         1     0.000    R23C63A.FCO to    R23C63B.FCI n4638
FCITOFCO_D  ---     0.071    R23C63B.FCI to    R23C63B.FCO SLICE_42
ROUTE         1     0.000    R23C63B.FCO to    R23C63C.FCI n4639
FCITOFCO_D  ---     0.071    R23C63C.FCI to    R23C63C.FCO SLICE_41
ROUTE         1     0.000    R23C63C.FCO to    R23C63D.FCI n4640
FCITOF1_DE  ---     0.474    R23C63D.FCI to     R23C63D.F1 SLICE_40
ROUTE         9     3.864     R23C63D.F1 to     R54C66C.A1 n2145
CTOF_DEL    ---     0.236     R54C66C.A1 to     R54C66C.F1 SLICE_161
ROUTE         4     1.292     R54C66C.F1 to     R51C69C.A0 n13
CTOF_DEL    ---     0.236     R51C69C.A0 to     R51C69C.F0 SLICE_163
ROUTE        32     3.772     R51C69C.F0 to     R25C65D.B0 n3632
CTOF_DEL    ---     0.236     R25C65D.B0 to     R25C65D.F0 SLICE_87
ROUTE         1     0.000     R25C65D.F0 to    R25C65D.DI0 n1880 (to fastclk_c)
                  --------
                   13.348   (23.6% logic, 76.4% route), 20 logic levels.

 Clock Skew Details: 

      Source Clock Path fastclk to SLICE_77:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        47     2.627       P3.PADDI to    R24C61A.CLK fastclk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path fastclk to SLICE_87:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        47     2.627       P3.PADDI to    R25C65D.CLK fastclk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 26.912ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              gap__i2  (from fastclk_c +)
   Destination:    FF         Data in        gap__i28  (to fastclk_c +)

   Delay:              13.348ns  (23.6% logic, 76.4% route), 20 logic levels.

 Constraint Details:

     13.348ns physical path delay SLICE_77 to SLICE_90 meets
     40.000ns delay constraint less
      0.000ns skew and
     -0.260ns DIN_SET requirement (totaling 40.260ns) by 26.912ns

 Physical Path Details:

      Data path SLICE_77 to SLICE_90:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R24C61A.CLK to     R24C61A.Q0 SLICE_77 (from fastclk_c)
ROUTE         2     1.272     R24C61A.Q0 to     R23C60A.A1 gap_2
C1TOFCO_DE  ---     0.447     R23C60A.A1 to    R23C60A.FCO SLICE_27
ROUTE         1     0.000    R23C60A.FCO to    R23C60B.FCI n4626
FCITOFCO_D  ---     0.071    R23C60B.FCI to    R23C60B.FCO SLICE_19
ROUTE         1     0.000    R23C60B.FCO to    R23C60C.FCI n4627
FCITOFCO_D  ---     0.071    R23C60C.FCI to    R23C60C.FCO SLICE_18
ROUTE         1     0.000    R23C60C.FCO to    R23C60D.FCI n4628
FCITOFCO_D  ---     0.071    R23C60D.FCI to    R23C60D.FCO SLICE_10
ROUTE         1     0.000    R23C60D.FCO to    R23C61A.FCI n4629
FCITOFCO_D  ---     0.071    R23C61A.FCI to    R23C61A.FCO SLICE_9
ROUTE         1     0.000    R23C61A.FCO to    R23C61B.FCI n4630
FCITOFCO_D  ---     0.071    R23C61B.FCI to    R23C61B.FCO SLICE_3
ROUTE         1     0.000    R23C61B.FCO to    R23C61C.FCI n4631
FCITOFCO_D  ---     0.071    R23C61C.FCI to    R23C61C.FCO SLICE_59
ROUTE         1     0.000    R23C61C.FCO to    R23C61D.FCI n4632
FCITOFCO_D  ---     0.071    R23C61D.FCI to    R23C61D.FCO SLICE_58
ROUTE         1     0.000    R23C61D.FCO to    R23C62A.FCI n4633
FCITOFCO_D  ---     0.071    R23C62A.FCI to    R23C62A.FCO SLICE_51
ROUTE         1     0.000    R23C62A.FCO to    R23C62B.FCI n4634
FCITOFCO_D  ---     0.071    R23C62B.FCI to    R23C62B.FCO SLICE_48
ROUTE         1     0.000    R23C62B.FCO to    R23C62C.FCI n4635
FCITOFCO_D  ---     0.071    R23C62C.FCI to    R23C62C.FCO SLICE_45
ROUTE         1     0.000    R23C62C.FCO to    R23C62D.FCI n4636
FCITOFCO_D  ---     0.071    R23C62D.FCI to    R23C62D.FCO SLICE_44
ROUTE         1     0.000    R23C62D.FCO to    R23C63A.FCI n4637
FCITOFCO_D  ---     0.071    R23C63A.FCI to    R23C63A.FCO SLICE_43
ROUTE         1     0.000    R23C63A.FCO to    R23C63B.FCI n4638
FCITOFCO_D  ---     0.071    R23C63B.FCI to    R23C63B.FCO SLICE_42
ROUTE         1     0.000    R23C63B.FCO to    R23C63C.FCI n4639
FCITOFCO_D  ---     0.071    R23C63C.FCI to    R23C63C.FCO SLICE_41
ROUTE         1     0.000    R23C63C.FCO to    R23C63D.FCI n4640
FCITOF1_DE  ---     0.474    R23C63D.FCI to     R23C63D.F1 SLICE_40
ROUTE         9     3.864     R23C63D.F1 to     R54C66C.A1 n2145
CTOF_DEL    ---     0.236     R54C66C.A1 to     R54C66C.F1 SLICE_161
ROUTE         4     1.292     R54C66C.F1 to     R51C69C.A0 n13
CTOF_DEL    ---     0.236     R51C69C.A0 to     R51C69C.F0 SLICE_163
ROUTE        32     3.772     R51C69C.F0 to     R25C65A.B0 n3632
CTOF_DEL    ---     0.236     R25C65A.B0 to     R25C65A.F0 SLICE_90
ROUTE         1     0.000     R25C65A.F0 to    R25C65A.DI0 n1886 (to fastclk_c)
                  --------
                   13.348   (23.6% logic, 76.4% route), 20 logic levels.

 Clock Skew Details: 

      Source Clock Path fastclk to SLICE_77:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        47     2.627       P3.PADDI to    R24C61A.CLK fastclk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path fastclk to SLICE_90:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        47     2.627       P3.PADDI to    R25C65A.CLK fastclk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.

Report:   75.008MHz is the maximum frequency for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "fastclk" 25.000000 MHz  |             |             |
;                                       |   25.000 MHz|   75.008 MHz|  14  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 1 clocks:

Clock Domain: fastclk_c   Source: fastclk.PAD   Loads: 47
   Covered under: FREQUENCY PORT "fastclk" 25.000000 MHz ;


Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 9333 paths, 1 nets, and 1176 connections (99.41% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.14.0.75.2
Tue Sep 30 15:54:54 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o ProjetoLaser_impl1.twr -gui -msgset C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase2/PlacaFPGA/Projetos/ProjetoLaser/promote.xml ProjetoLaser_impl1.ncd ProjetoLaser_impl1.prf 
Design file:     projetolaser_impl1.ncd
Preference file: projetolaser_impl1.prf
Device,speed:    LFE5U-45F,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY PORT "fastclk" 25.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.193ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              state_FSM_i11  (from fastclk_c +)
   Destination:    FF         Data in        state_FSM_i11  (to fastclk_c +)

   Delay:               0.312ns  (76.9% logic, 23.1% route), 2 logic levels.

 Constraint Details:

      0.312ns physical path delay SLICE_92 to SLICE_92 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.193ns

 Physical Path Details:

      Data path SLICE_92 to SLICE_92:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R52C65D.CLK to     R52C65D.Q0 SLICE_92 (from fastclk_c)
ROUTE         8     0.072     R52C65D.Q0 to     R52C65D.C0 n1408
CTOF_DEL    ---     0.076     R52C65D.C0 to     R52C65D.F0 SLICE_92
ROUTE         1     0.000     R52C65D.F0 to    R52C65D.DI0 n2760 (to fastclk_c)
                  --------
                    0.312   (76.9% logic, 23.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path fastclk to SLICE_92:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        47     0.787       P3.PADDI to    R52C65D.CLK fastclk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path fastclk to SLICE_92:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        47     0.787       P3.PADDI to    R52C65D.CLK fastclk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.193ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              state_FSM_i6  (from fastclk_c +)
   Destination:    FF         Data in        state_FSM_i6  (to fastclk_c +)

   Delay:               0.312ns  (76.9% logic, 23.1% route), 2 logic levels.

 Constraint Details:

      0.312ns physical path delay SLICE_95 to SLICE_95 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.193ns

 Physical Path Details:

      Data path SLICE_95 to SLICE_95:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R53C68C.CLK to     R53C68C.Q0 SLICE_95 (from fastclk_c)
ROUTE        15     0.072     R53C68C.Q0 to     R53C68C.C0 n1413
CTOF_DEL    ---     0.076     R53C68C.C0 to     R53C68C.F0 SLICE_95
ROUTE         1     0.000     R53C68C.F0 to    R53C68C.DI0 n5314 (to fastclk_c)
                  --------
                    0.312   (76.9% logic, 23.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path fastclk to SLICE_95:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        47     0.787       P3.PADDI to    R53C68C.CLK fastclk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path fastclk to SLICE_95:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        47     0.787       P3.PADDI to    R53C68C.CLK fastclk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.194ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              state_FSM_i1  (from fastclk_c +)
   Destination:    FF         Data in        state_FSM_i1  (to fastclk_c +)

   Delay:               0.313ns  (76.7% logic, 23.3% route), 2 logic levels.

 Constraint Details:

      0.313ns physical path delay SLICE_98 to SLICE_98 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.194ns

 Physical Path Details:

      Data path SLICE_98 to SLICE_98:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R51C65D.CLK to     R51C65D.Q0 SLICE_98 (from fastclk_c)
ROUTE         9     0.073     R51C65D.Q0 to     R51C65D.C0 n1418
CTOF_DEL    ---     0.076     R51C65D.C0 to     R51C65D.F0 SLICE_98
ROUTE         1     0.000     R51C65D.F0 to    R51C65D.DI0 n2740 (to fastclk_c)
                  --------
                    0.313   (76.7% logic, 23.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path fastclk to SLICE_98:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        47     0.787       P3.PADDI to    R51C65D.CLK fastclk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path fastclk to SLICE_98:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        47     0.787       P3.PADDI to    R51C65D.CLK fastclk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.255ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              state_FSM_i11  (from fastclk_c +)
   Destination:    FF         Data in        state_FSM_i1  (to fastclk_c +)

   Delay:               0.374ns  (64.2% logic, 35.8% route), 2 logic levels.

 Constraint Details:

      0.374ns physical path delay SLICE_92 to SLICE_98 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.255ns

 Physical Path Details:

      Data path SLICE_92 to SLICE_98:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R52C65D.CLK to     R52C65D.Q0 SLICE_92 (from fastclk_c)
ROUTE         8     0.134     R52C65D.Q0 to     R51C65D.D0 n1408
CTOF_DEL    ---     0.076     R51C65D.D0 to     R51C65D.F0 SLICE_98
ROUTE         1     0.000     R51C65D.F0 to    R51C65D.DI0 n2740 (to fastclk_c)
                  --------
                    0.374   (64.2% logic, 35.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path fastclk to SLICE_92:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        47     0.787       P3.PADDI to    R52C65D.CLK fastclk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path fastclk to SLICE_98:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        47     0.787       P3.PADDI to    R51C65D.CLK fastclk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.256ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              state_FSM_i2  (from fastclk_c +)
   Destination:    FF         Data in        state_FSM_i2  (to fastclk_c +)

   Delay:               0.375ns  (63.7% logic, 36.3% route), 2 logic levels.

 Constraint Details:

      0.375ns physical path delay SLICE_97 to SLICE_97 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.256ns

 Physical Path Details:

      Data path SLICE_97 to SLICE_97:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R51C66A.CLK to     R51C66A.Q1 SLICE_97 (from fastclk_c)
ROUTE         8     0.136     R51C66A.Q1 to     R51C66A.C1 n1417
CTOF_DEL    ---     0.076     R51C66A.C1 to     R51C66A.F1 SLICE_97
ROUTE         1     0.000     R51C66A.F1 to    R51C66A.DI1 n2742 (to fastclk_c)
                  --------
                    0.375   (63.7% logic, 36.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path fastclk to SLICE_97:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        47     0.787       P3.PADDI to    R51C66A.CLK fastclk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path fastclk to SLICE_97:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        47     0.787       P3.PADDI to    R51C66A.CLK fastclk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.274ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              state_FSM_i4  (from fastclk_c +)
   Destination:    FF         Data in        state_FSM_i5  (to fastclk_c +)

   Delay:               0.393ns  (61.1% logic, 38.9% route), 2 logic levels.

 Constraint Details:

      0.393ns physical path delay SLICE_174 to SLICE_95 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.274ns

 Physical Path Details:

      Data path SLICE_174 to SLICE_95:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R54C68C.CLK to     R54C68C.Q0 SLICE_174 (from fastclk_c)
ROUTE         5     0.153     R54C68C.Q0 to     R53C68C.C1 n1415
CTOF_DEL    ---     0.076     R53C68C.C1 to     R53C68C.F1 SLICE_95
ROUTE         1     0.000     R53C68C.F1 to    R53C68C.DI1 n4997 (to fastclk_c)
                  --------
                    0.393   (61.1% logic, 38.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path fastclk to SLICE_174:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        47     0.787       P3.PADDI to    R54C68C.CLK fastclk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path fastclk to SLICE_95:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        47     0.787       P3.PADDI to    R53C68C.CLK fastclk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.276ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              por_602__i14  (from fastclk_c +)
   Destination:    FF         Data in        por_602__i14  (to fastclk_c +)

   Delay:               0.395ns  (60.5% logic, 39.5% route), 2 logic levels.

 Constraint Details:

      0.395ns physical path delay SLICE_36 to SLICE_36 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.276ns

 Physical Path Details:

      Data path SLICE_36 to SLICE_36:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R55C72D.CLK to     R55C72D.Q1 SLICE_36 (from fastclk_c)
ROUTE         5     0.156     R55C72D.Q1 to     R55C72D.A1 por_14
CTOF_DEL    ---     0.076     R55C72D.A1 to     R55C72D.F1 SLICE_36
ROUTE         1     0.000     R55C72D.F1 to    R55C72D.DI1 n71_adj_14 (to fastclk_c)
                  --------
                    0.395   (60.5% logic, 39.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path fastclk to SLICE_36:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        47     0.787       P3.PADDI to    R55C72D.CLK fastclk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path fastclk to SLICE_36:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        47     0.787       P3.PADDI to    R55C72D.CLK fastclk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.276ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              por_602__i12  (from fastclk_c +)
   Destination:    FF         Data in        por_602__i12  (to fastclk_c +)

   Delay:               0.395ns  (60.5% logic, 39.5% route), 2 logic levels.

 Constraint Details:

      0.395ns physical path delay SLICE_46 to SLICE_46 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.276ns

 Physical Path Details:

      Data path SLICE_46 to SLICE_46:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R55C72C.CLK to     R55C72C.Q1 SLICE_46 (from fastclk_c)
ROUTE         5     0.156     R55C72C.Q1 to     R55C72C.A1 por_12
CTOF_DEL    ---     0.076     R55C72C.A1 to     R55C72C.F1 SLICE_46
ROUTE         1     0.000     R55C72C.F1 to    R55C72C.DI1 n73 (to fastclk_c)
                  --------
                    0.395   (60.5% logic, 39.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path fastclk to SLICE_46:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        47     0.787       P3.PADDI to    R55C72C.CLK fastclk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path fastclk to SLICE_46:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        47     0.787       P3.PADDI to    R55C72C.CLK fastclk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.276ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              por_602__i6  (from fastclk_c +)
   Destination:    FF         Data in        por_602__i6  (to fastclk_c +)

   Delay:               0.395ns  (60.5% logic, 39.5% route), 2 logic levels.

 Constraint Details:

      0.395ns physical path delay SLICE_52 to SLICE_52 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.276ns

 Physical Path Details:

      Data path SLICE_52 to SLICE_52:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R55C71D.CLK to     R55C71D.Q1 SLICE_52 (from fastclk_c)
ROUTE         5     0.156     R55C71D.Q1 to     R55C71D.A1 por_6
CTOF_DEL    ---     0.076     R55C71D.A1 to     R55C71D.F1 SLICE_52
ROUTE         1     0.000     R55C71D.F1 to    R55C71D.DI1 n79 (to fastclk_c)
                  --------
                    0.395   (60.5% logic, 39.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path fastclk to SLICE_52:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        47     0.787       P3.PADDI to    R55C71D.CLK fastclk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path fastclk to SLICE_52:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        47     0.787       P3.PADDI to    R55C71D.CLK fastclk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.276ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              por_602__i4  (from fastclk_c +)
   Destination:    FF         Data in        por_602__i4  (to fastclk_c +)

   Delay:               0.395ns  (60.5% logic, 39.5% route), 2 logic levels.

 Constraint Details:

      0.395ns physical path delay SLICE_54 to SLICE_54 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.276ns

 Physical Path Details:

      Data path SLICE_54 to SLICE_54:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R55C71C.CLK to     R55C71C.Q1 SLICE_54 (from fastclk_c)
ROUTE         5     0.156     R55C71C.Q1 to     R55C71C.A1 por_4
CTOF_DEL    ---     0.076     R55C71C.A1 to     R55C71C.F1 SLICE_54
ROUTE         1     0.000     R55C71C.F1 to    R55C71C.DI1 n81_adj_7 (to fastclk_c)
                  --------
                    0.395   (60.5% logic, 39.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path fastclk to SLICE_54:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        47     0.787       P3.PADDI to    R55C71C.CLK fastclk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path fastclk to SLICE_54:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        47     0.787       P3.PADDI to    R55C71C.CLK fastclk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "fastclk" 25.000000 MHz  |             |             |
;                                       |            -|            -|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 1 clocks:

Clock Domain: fastclk_c   Source: fastclk.PAD   Loads: 47
   Covered under: FREQUENCY PORT "fastclk" 25.000000 MHz ;


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 9333 paths, 1 nets, and 1176 connections (99.41% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

