<root><simulation><result_generated_time />2023-05-12 16:53:38<layer><layer_spec />{'B': 1, 'K': 96, 'C': 384, 'OY': 14, 'OX': 14, 'IY': 14, 'IX': 14, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />7225344<total_data_size_element />{'W': 36864, 'I': 75264, 'O': 18816}<total_data_reuse />{'W': 196, 'I': 96.0, 'O': 384}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />7/56</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />20160</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [16, 1, 1], 'I': [196, 1, 1], 'O': [196, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 7)], [('OX', 7)]], [[('K', 4)], [('C', 4)]], [], []]<I />[[[('K', 4)], []], [[('OY', 7)], [('OX', 7), ('C', 4)]], [], []]<O />[[[], [('C', 4)]], [[('OY', 7), ('K', 4)], [('OX', 7)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 2), ('K', 4), ('OX', 2)], [('C', 4), ('C', 6), ('K', 3), ('OY', 2), ('C', 4)], []]<I />[[('K', 2), ('K', 4), ('OX', 2), ('C', 4), ('C', 6), ('K', 3)], [('OY', 2), ('C', 4)], []]<O />[[('K', 2), ('K', 4), ('OX', 2), ('C', 4), ('C', 6)], [('K', 3), ('OY', 2), ('C', 4)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [49.0, 2, 2, 1], 'I': [4.0, 24.0, 1.0, 1.0], 'O': [4.0, 24, 4, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [64, 294912, 294912], 'I': [384, 602112, 602112], 'O': [128, 150528, 150528], 'O_partial': [128, 150528, 0], 'O_final': [0, 0, 150528]}<actual_mem_utilization_individual />{'W': [0.12, 0.01, 0.0], 'I': [0.75, 0.02, 0.0], 'O': [0.25, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.12, 0.03, 0.0], 'I': [0.75, 0.03, 0.0], 'O': [0.25, 0.03, 0.0]}<effective_mem_size_bit />{'W': [64, 73728, 294912], 'I': [384, 150528, 602112], 'O': [128, 150528, 150528], 'O_partial': [128, 150528, 0], 'O_final': [0, 0, 150528]}<total_unit_count />{'W': [784, 16, 1, 1], 'I': [784, 196, 1, 1], 'O': [784, 196, 1, 1]}<unique_unit_count />{'W': [16, 16, 1, 1], 'I': [196, 196, 1, 1], 'O': [196, 196, 1, 1]}<duplicate_unit_count />{'W': [49.0, 1.0, 1.0, 1.0], 'I': [4.0, 1.0, 1.0, 1.0], 'O': [4.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[147456, 73728], [73728, 36864], [36864, 0]]<I />[[225792, 75264], [75264, 75264], [75264, 0]]<O />[[(1787520, 1806336), (75264, 56448)], [(56448, 75264), (18816, 0)], [(0, 18816), (0, 0)]]<O_partial />[[(1787520, 1806336), (75264, 56448)], [(56448, 75264), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (18816, 0)], [(0, 18816), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[18432, 9216], [1152, 576], [144, 0]]<I />[[28224, 9408], [1176, 1176], [294, 0]]<O />[[(223440, 225792), (9408, 7056)], [(882, 1176), (294, 0)], [(0, 74), (0, 0)]]<O_partial />[([223440, 225792], [9408, 7056]), ([882, 1176], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [294, 0]), ([0, 74], [0, 0])]</mem_access_count_word><mac_count><active />7225344<idle />2211840</mac_count></basic_info><energy><total_energy />15906701.8<mem_energy_breakdown><W />[9.6, 174.8, 191.8]<I />[12.9, 233.1, 391.6]<O />[163.1, 233.1, 97.9]</mem_energy_breakdown><MAC_energy><active_MAC />15794602.0<idle_MAC />110592.0<total />15905194.0</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.6432<utilization_without_data_loading />0.7656<utilization_spatial />0.7656<utilization_temporal_with_data_loading />0.8401<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />10970<latency_cycle_without_data_loading />9216<ideal_computing_cycle />9216<data_loading><load_cycle_total />1754<load_cycle_individual />{'W': [2, 576, 0], 'I': [147, 1176, 0]}<load_cycle_combined />{'W': 576, 'I': 1176}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-9215], [-8625, -8050], [-9216, -9216]], 'I': [[-9215], [-2646, -1659], [-9216, -9216]], 'O': [[-9216], [-9168, -8040], [-8922, -9142]]}<mem_stall_cycle_shared />{'W': [[-9215], [-8625, 0], [0, 0]], 'I': [[-9215], [-2646, 0], [0, 0]], 'O': [[-9216], [-9168, -8040], [-8922, -9142]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [64, 294912, 294912], 'I': [384, 602112, 602112], 'O': [128, 150528, 150528], 'O_partial': [128, 150528, 0], 'O_final': [0, 0, 150528]}<data_size_each_level_total />{'W': [1024, 294912, 294912], 'I': [75264, 602112, 602112], 'O': [25088, 150528, 150528]}<loop_cycles_each_level />{'W': [16, 9216, 9216], 'I': [1152, 9216, 9216], 'O': [384, 9216, 9216]}<top_ir_loop_size />{'W': [2, 1, 1], 'I': [3, 1, 1], 'O': [24, 4, 1]}<req_aver_mem_bw />{'W': [[8.0, 4.0], [64.0, 32.0], [32.0, 32.0]], 'I': [[8.0, 0.3], [65.3, 65.3], [65.3, 65.3]], 'O': [[8.0, 0.3], [65.3, 16.3], [16.3, 16.3]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [128.0, 32.0], [32.0, 32.0]], 'I': [[8.0, 1.0], [196.0, 65.3], [65.3, 65.3]], 'O': [[8.0, 8.0], [1568.0, 65.3], [65.3, 16.3]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 4.0], [64.0, 32.0], [32.0, 0]], 'I': [[8.0, 1.0], [196.0, 65.3], [65.3, 0]], 'O': [[8.0, 0.3], [65.3, 16.3], [16.3, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 4.0], [341.7, 162.7], [97.3, 16.3]], 'I': [[8.0, 1.0], [341.7, 162.7], [97.3, 16.3]], 'O': [[8.0, 0.3], [341.7, 162.7], [97.3, 16.3]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 9216], [16, 16, 576], [9216, 9216, 1]], 'I': [[1, 1, 9216], [384, 1152, 8], [9216, 9216, 1]], 'O': [[1, 1, 9216], [384, 384, 24], [9216, 9216, 1]]}<trans_time_real />{'W': [[0, 1, 9216], [[1, 16, 576], [2, 16, 576]], [[576, 9216, 1], [144, 9216, 1]]], 'I': [[0, 1, 9216], [[6, 1152, 8], [147, 1152, 8]], [[1176, 9216, 1], [294, 9216, 1]]], 'O': [[0, 1, 9216], [[2, 384, 24], [49, 384, 24]], [[294, 9216, 1], [74, 9216, 1]]]}<single_stall_cycle />{'W': [[-1], [-15, -14], [-8640, -9072]], 'I': [[-1], [-378, -237], [-8040, -8922]], 'O': [[-1], [-382, -335], [-8922, -9142]]}<single_stall_count />{'W': [9215, 575, 0], 'I': [9215, 7, 0], 'O': [9216, 24, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [1150, 0], 'I': [1029, 0], 'O': [1176, 294]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [294, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-5861, -9216], [-8040, -8922]], 1: [[-9216, -9216], [-8922, -9216]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />120.7<mem_area />120.6<mem_area_percentage />99.9 %</area></results><elapsed_time_second />1</simulation></root>