THC63LVD1022_Rev.1.02_E
                                         THC63LVD1022
                         30Bit Color/150Mpps Dual-Link LVDS to LVCMOS converter
General Description                                              Features
The THC63LVD1022 LVDS (Low Voltage Differential                  ･20MHz to 75MHz 30bits/pixel dual-Link LVDS input
Signaling) converter is designed to support pixel data           ･Up to 150MHz 30bit s/pixel single port LVCMOS output
transmission between Host and Flat Panel Display up to           ･Operating Temperature Range : 0 to 85°C
Full-HD 1080p resolutions.
                                                                 ･LVDS input skew margin: ±400ps at 75MHz
The THC63LVD1022 receives dual channel LVDS data stream
and transmits LVTTL/LVCMOS data through Dual Pixel Link          ･Dual input / Single output mode [clkout = 2x clkin]
Input / Single Link output conversion.                           ･Output Enable / Disable mode supported
At a transmit data of 150Mpixel/sec, 30bits/pixel and 5bits of   ･No Special Start-up Sequence Required
timing and control data (HSYNC, VSYNC, DE) are received at       ･100pin TQFP Package
an effective rate of 525Mbps per LVDS channel.                   ･3.3V single voltage power supply.
                                                                 ･PLL requires no external components.
Application                                                      ･Environmental laws and regulations compliance
･Security Camera / Industrial Camera                              (ex. EU RoHS)
･Medium and Small Size Panel
･Tablet PC / Notebook PC
･Multi Function Printer
･Industrial Equipment
･Medical Equipment Monitor
Block Diagram
                                                 Figure 1. Block Diagram
Copyright©2013 THine Electronics, Inc.                         1                                    THine Electronics, Inc.


THC63LVD1022_Rev.1.02_E
Pin Diagram
                                            THC63LVD1022
                            CLKOUT
                          VCC
                           GND
                          TEST
                           MLSB
                          VCC
                           GND
                          CAP
                          G9
                          G8
                          G7
                           GND
                          VCC
                           MAP2
                          G6
                          G5
                          G4
                          CAP
                           GND
                          VCC
                           MAP1
                          G3
                          G2
                          G1
                          G0
                          75
                          74
                          73
                          72
                          71
                          70
                          69
                          68
                          67
                          66
                          65
                          64
                          63
                          62
                          61
                          60
                          59
                          58
                          57
                          56
                          55
                          54
                          53
                          52
                          51
           GND       76                                             50      GND
           VCC       77                                             49      VCC
            B0       78                                             48      R9
            B1       79                                             47      R8
            B2       80                                             46      R7
            B3       81                                             45      GND
           GND       82                                             44      VCC
           VCC       83                                             43      TEST2
            B4       84                                             42      R6
            B5       85                                             41      R5
            B6       86                                             40      R4
           CAP       87                                             39      CAP
           GND       88                                             38      GND
           VCC       89                                             37      VCC
            B7       90                                             36      R3
            B8       91                                             35      R2
            B9       92                                             34      R1
           GND       93                                             33      R0
           VCC       94                                             32      GND
         HSYNC       95                                             31      VCC
         VSYNC       96                                             30      MAP0
            DE       97                                             29      OE
           CAP       98                                             28      CAP
           GND       99                                             27      GND
           VCC      100                                             26      VCC
                           1
                           2
                           3
                           4
                           5
                           6
                           7
                           8
                           9
                          10
                          11
                          12
                          13
                          14
                          15
                          16
                          17
                          18
                          19
                          20
                          21
                          22
                          23
                          24
                          25
                            RA1-
                            RA1+
                            RB1-
                            RB1+
                            RC1-
                            RC1+
                          RCLK1-
                          RCLK1+
                            RD1-
                            RD1+
                            RE1-
                            RE1+
                             GND
                            RA2-
                            RA2+
                            RB2-
                            RB2+
                            RC2-
                            RC2+
                          RCLK2-
                          RCLK2+
                            RD2-
                            RD2+
                            RE2-
                            RE2+
                                         Figure 2. Pin Diagram
Copyright©2013 THine Electronics, Inc.             2             THine Electronics, Inc.


    THC63LVD1022_Rev.1.02_E
    Pin Description
   Pin Name               Pin #            Direction       Type                           Description
  RA1+, RA1-                2, 1
  RB1+, RB1-                4, 3
  RC1+, RC1-                6, 5                                     LVDS 1st Link Data In.
  RD1+, RD1-               10, 9
  RE1+, RE1-              12, 11
RCLK1+,RCLK1-               8, 7                                     LVDS Clock Input for 1st Link.
                                                           LVDS
  RA2+, RA2-              15, 14
  RB2+, RB2-              17, 16
  RC2+, RC2-              19, 18                                     LVDS 2nd Link Data In.
  RD2+, RD2-              23, 22
  RE2+, RE2-              25, 24
RCLK2+,RCLK2-             21, 20                                     LVDS Clock Input for 2nd Link.
 TEST, TEST2              72, 43                                     Reserved
                                                                     L: Normal Operation
                                                                     (Table. 10)
      OE                    29                                       Output Enable
                                             Input                   H: Normal Operation
                                                                     L: Fix Output signals(Hold the previous logic value)
    MLSB                     71                                      Output bit order selection
                                                                     H: MSB = 9 / LSB = 0
                                                                     L: MSB = 0 / LSB = 9
   MAP2 ~ 0             62, 55, 30                                   Output color mapping selection
                                                          LVTTL                                     RGB
                                                                               MAP0:1:2
                                                                                             Rch     Gch      Bch
                                                                                 HHH          R       G         B
                                                                                 HHL          R       B         G
                                                                                 HLH          B       R         G
                                                                                 HLL          B       G         R
                                                                                 LHH          G       R         B
                                                                                 LHL          G       B         R
                                                                                 LLH          R       G         B
                                                                                 LLL          R       G         B
                                                 Table 1. Pin Description
    Copyright©2013 THine Electronics, Inc.                   3                                THine Electronics, Inc.


 THC63LVD1022_Rev.1.02_E
 Pin Description (Continued)
Pin Name               Pin #            Direction       Type                         Description
   DE                    97                                       Data Enable Output
 VSYNC                   96                                       Vsync Output
 HSYNC                   95                                       Hsync Output
 R9 ~ 0          48, 47, 46, 42, 41,
                                                                  Pixel Data Output(Rch)
                 40, 36, 35, 34, 33      Output      LVCMOS
 G9 ~ 0          67, 66, 65, 61, 60,
                                                                  Pixel Data Output(Gch)
                 59, 54, 53, 52, 51
 B9 ~ 0          92, 91, 90, 86, 85,
                                                                  Pixel Data Output(Bch)
                 84, 81, 80, 79, 78
CLKOUT                   75                                       Clock Output
  VCC            26, 31, 37, 44, 49,
                 56, 63, 70, 74, 77,                              Power Supply Pins
                  83, 89, 94, 100
  GND            13, 27, 32, 38, 45,
                                                   -
                 50, 57, 64, 69, 73,                              Ground Pins
                 76, 82, 88, 93, 99
  CAP            28, 39, 58, 68, 87,                              Decoupling cap.
                         98                                       External 0.1uF or more capacitance required.
                                              Table 2. Pin Description
 Copyright©2013 THine Electronics, Inc.                   4                              THine Electronics, Inc.


THC63LVD1022_Rev.1.02_E
Absolute Maximum Ratings
                     Parameter                                Min               Max               Unit
Supply Voltage (VCC)                                          -0.3              +4.0               V
LVCMOS/TTL Input Voltage                                      -0.3         VCC + 0.3               V
LVDS Input Pin                                                -0.3         VCC + 0.3               V
Junction Temperature                                            -              +125               °C
Storage Temperature                                           -55              +125               °C
                                           Table 3. Absolute Maximum Rating
Recommended Operating Conditions
 Symbol                           Parameter                        Min      Typ       Max            Unit
     -        All Supply Voltage                                   3.0      3.3        3.6             V
    Ta        Operating Ambient Temperature                         0        25       +85             °C
                                    LVDS Input                     20         -        75
     -        Clock Frequency                                                                        MHz
                                    LVCMOS Output                  40         -       150
                                     Table 4. Recommended Operating Conditions
“Absolute Maximum Ratings” are those valued beyond which the safety of the device can not be guaranteed.
They are not meant to imply that the device should be operated at these limits. The tables of “Electrical
Characteristics” specify conditions for device operation.
“Absolute Maximum Rating” values also include behavior of overshooting and undershooting.
Equivalent LVDS Input Schematic Diagram
                                     Figure 3. LVDS Input Schematic Diagram
Copyright©2013 THine Electronics, Inc.                    5                          THine Electronics, Inc.


THC63LVD1022_Rev.1.02_E
Power Consumption
                     Over recommended operating supply and temperature range unless otherwise specified
 Symbol              Parameter                         Conditions                 Typ*         Max         Unit
            LVDS Receiver
            Operating Current
                                         RL=100Ω, CL=5pF, RCLK=75MHz               139           -          mA
            Gray Scale Pattern
            (Fig.4)
  IRCCW
            LVDS Receiver
            Operating Current
                                         RL=100Ω, CL=5pF, RCLK=75MHz                 -           -          mA
            Worst Case Pattern
            (Fig.5)
* Typ values are at the conditions of VCC=3.3V and Ta = +25ºC
                                           Table 5. Power Consumption
Grayscale Pattern
                                         Figure 4. Grayscale Pattern
Copyright©2013 THine Electronics, Inc.                6                                THine Electronics, Inc.


   THC63LVD1022_Rev.1.02_E
   Worst Case Pattern
            CLKOUT
            Rn, Gn, Bn
            (n = 0～9）
            HSYNC, VSYNC
            DE
                                              Figure 5. Worst Case Pattern
   Electrical Characteristics
     LVCMOS/TTL DC Specifications
                              Over recommended operating supply and temperature range unless otherwise specified
Symbol                 Parameter                        Conditions             Min     Typ*       Max            Unit
   VIH      High Level Input Voltage           RS=VCC or GND                   2.0       -        VCC             V
   VIL      Low Level Input Voltage            RS=VCC or GND                  GND        -         0.8            V
 VOH        High Level Output Voltage          IOH=12mA(Data), 16mA(Clk)       2.4       -           -            V
 VOL        Low Level Output Voltage           IOH=12mA(Data), 16mA(Clk)        -        -         0.4            V
    IIL     Input Leakage Current                                               -        -          ±1           μA
    PD      Power Dissipation                                                   -      0.46          -            W
   * Typ values are at the conditions of VCC=3.3V and Ta = +25ºC
                                        Table 6. LVCMOS/TTL DC Specifications
     LVDS Receiver DC Specifications
                              Over recommended operating supply and temperature range unless otherwise specified
Symbol                      Parameter                     Conditions       Min        Typ*        Max            Unit
   VIC      Differential Input Common Voltage                               0.6         1.2        1.8            V
  |VID|     Differential Voltage                                            100          -         600           mV
  VTH       Differential Input High Threshold             VIC = 1.2V         -           -         100           mV
   VTL      Differential Input Low Threshold              VIC = 1.2V       -100          -           -           mV
IINLVDS     LVDS Input Current                                               -           -        ±20            μA
   *Typ values are at the conditions of VCC=3.3V and Ta = +25ºC
                                        Table 7. LVDS Receiver DC Specifications
   Copyright©2013 THine Electronics, Inc.                   7                            THine Electronics, Inc.


THC63LVD1022_Rev.1.02_E
    LVCMOS/TTL & LVDS Receiver AC Specifications
                           Over recommended operating supply and temperature range unless otherwise specified
Symbol                       Parameter                       Min            Typ            Max            Unit
                                    RCLK1/2                  13.3            -              50
   tRCP    CLK Period                                                                                      ns
                                    CLKOUT                    6.6            -              25
  tRCH     CLKOUT High Time                                2/7 TRCP      4/7 TRCP        5/7 TRCP          ns
   tRCL    CLKOUT Low Time                                 5/7 TRCP      3/7 TRCP        2/7 TRCP          ns
 tDOUT     LVCMOS Data OUT Period                             6.6            -              25             ns
    tRS    LVCMOS Data Setup to CLKOUT                        2.0            -              4.6            ns
    tRH    LVCMOS Data Hold to CLKOUT                         2.0            -              4.6            ns
    tSK    Receiver Skew Margin                              -400            -             400             ps
  tRIP1    Input Data Position0                              - tSK           0             + tSK           ns
  tRIP0    Input Data Position1                          tRCIP /7- tSK    tRCIP /7     tRCIP /7+ tSK       ns
  tRIP6    Input Data Position2                          2tRCIP /7- tSK  2tRCIP /7    2tRCIP /7+ tSK       ns
  tRIP5    Input Data Position3                          3tRCIP /7- tSK  3tRCIP /7    3tRCIP /7+ tSK       ns
  tRIP4    Input Data Position4                          4tRCIP /7- tSK  4tRCIP /7    4tRCIP /7+ tSK       ns
  tRIP3    Input Data Position5                          5tRCIP /7- tSK  5tRCIP /7    5tRCIP /7+ tSK       ns
  tRIP2    Input Data Position6                          6tRCIP /7- tSK  6tRCIP /7    6tRCIP /7+ tSK       ns
  tRPLL    Phase Lock Loop Set                                 -             -                1            ms
* Typ values are at the conditions of VCC=3.3V and Ta = +25ºC
                         Table 8. LVCMOS/TTL & LVDS Receiver AC Specifications
Copyright©2013 THine Electronics, Inc.                8                               THine Electronics, Inc.


THC63LVD1022_Rev.1.02_E
AC Timing Diagrams
 LVCMOS Output
                                       Figure 6. CLKOUT Transmission Time
                           Figure 7. CLKOUT Period, High/Low Time, Setup/Hold Timing
Copyright©2013 THine Electronics, Inc.                 9                        THine Electronics, Inc.


THC63LVD1022_Rev.1.02_E
  LVDS Input Data Position
                                       Figure 8. LVDS Input Data Position
  Phase Lock Loop Set Time
                                       Figure 9. PLL Lock Set Time
Copyright©2013 THine Electronics, Inc.               10                   THine Electronics, Inc.


THC63LVD1022_Rev.1.02_E
  LVDS Data Timing Diagram
                                    Figure 10. LVDS Data Timing Diagram
                           LVDS Input Data Mapping (MLSB=High, MAP[2:0]=High)
                          LVDS                                LVDS
                       Input Data          1st pix data     Input Data   2nd pix data
                       st                                  nd
                    (1 Pixel Data)                      (2 Pixel Data)
                          RA10                R4 (n)          RA20        R4 (n+1)
                          RA11                R5 (n)          RA21        R5 (n+1)
                          RA12                R6 (n)          RA22        R6 (n+1)
                          RA13                R7 (n)          RA23        R7 (n+1)
                          RA14                R8 (n)          RA24        R8 (n+1)
                          RA15                R9 (n)          RA25        R9 (n+1)
                          RA16                G4 (n)          RA26        G4 (n+1)
                          RB10                G5 (n)          RB20        G5 (n+1)
                          RB11                G6 (n)          RB21        G6 (n+1)
                          RB12                G7 (n)          RB22        G7 (n+1)
                          RB13                G8 (n)          RB23        G8 (n+1)
                          RB14                G9 (n)          RB24        G9 (n+1)
                          RB15                B4 (n)          RB25        B4 (n+1)
                          RB16                B5 (n)          RB26        B5 (n+1)
                          RC10                B6 (n)          RC20        B6 (n+1)
                          RC11                B7 (n)          RC21        B7 (n+1)
                          RC12                B8 (n)          RC22        B8 (n+1)
                          RC13                B9 (n)          RC23        B9 (n+1)
                          RC14              HSYNC             RC24             -
                          RC15              VSYNC             RC25             -
                          RC16                  DE            RC26             -
                          RD10                R2 (n)          RD20        R2 (n+1)
                          RD11                R3 (n)          RD21        R3 (n+1)
                          RD12                G2 (n)          RD22        G2 (n+1)
                          RD13                G3 (n)          RD23        G3 (n+1)
                          RD14                B2 (n)          RD24        B2 (n+1)
                          RD15                B3 (n)          RD25        B3 (n+1)
                          RD16                   -            RD26             -
                          RE10                R0 (n)          RE20        R0 (n+1)
                          RE11                R1 (n)          RE21        R1 (n+1)
                          RE12                G0 (n)          RE22        G0 (n+1)
                          RE13                G1 (n)          RE23        G1 (n+1)
                          RE14                B0 (n)          RE24        B0 (n+1)
                          RE15                B1 (n)          RE25        B1 (n+1)
                          RE16                   -            RE26             -
                                        Table 9. LVDS Input Data Mapping
Copyright©2013 THine Electronics, Inc.                  11                           THine Electronics, Inc.


THC63LVD1022_Rev.1.02_E
  Output Disable Mode
                 Input Signal            Normal Mode Setting       Output Disable Mode Setting
                      OE                          H                             L
                    TEST                          L                             H
                   TEST2                          L                             L
                    MAP0                          X                             H
                    MAP1                          X                             H
                    MAP2                          X                             H
             Other Input Signals                  X                             X
                                       Table 10. Output Disable Mode Setting
                         Output Signal           Normal Mode       Output Disable Mode
                               B9                                            L
                                               Normal Operation
                    Other Output Signals                                   Hi-Z
                                       Table 11. Output Disable Mode Signal Definition
Copyright©2013 THine Electronics, Inc.                 12                              THine Electronics, Inc.


THC63LVD1022_Rev.1.02_E
Typical Connection
                                     Figure 11. Typical Connection Diagram
Copyright©2013 THine Electronics, Inc.                    13               THine Electronics, Inc.


THC63LVD1022_Rev.1.02_E
Notes
1) Cable Connection and Disconnection
    Do not connect and disconnect the LVDS cable, when the power is supplied to the system.
2) GND Connection
   Connect each GND of the PCB which THC63LVD1022 and LVDS-Tx on it.           It is better for EMI reduction
   to place GND cable as close to LVDS cable as possible.
3) Multi Drop Connection
   Multi drop connection is not recommended.
                                                  TCLK+
                                  LVDS-Tx                        THC63LVD1022
                                                  TCLK-
                                                                 THC63LVD1022
                                       Figure 12. Multi Drop Connection
4) Asynchronous use
   Asynchronous using such as following system is not recommended.
                                       Figure 13. Asynchronous Use
Copyright©2013 THine Electronics, Inc.                  14                             THine Electronics, Inc.


THC63LVD1022_Rev.1.02_E
Package
                                       Figure 14. Package Diagram
Copyright©2013 THine Electronics, Inc.               15           THine Electronics, Inc.


THC63LVD1022_Rev.1.02_E
Reference of Land Pattern
                                          CY1= 17.34
                                             HD=16.000                                          e= 0.500
                                             D= 14.00
   Ttyp.=0.60
                    1.15                     Gmin= 14.40                                           b= 0.200
                                                                                        Xmax=
                                             Zmax= 16.70                                    0.370
                           Zmax/2
                                                                                                   Unit : [mm]
                                          Figure 15. Reference of Land Pattern
                    The recommendation mounting method of THine device is reflow soldering.
                   The reference pattern is using the calculation result on condition of reflow soldering.
Notes
This land pattern design is a calculated value based on JEITA ET-7501.
Please take into consideration in an actual substrate design about enough the ease of mounting, the intensity of
connection, the density of mounting, and the solder paste used, etc…        The optimal land pattern size changes
with these parameters. Please use the value shown by the land pattern as reference data.
Copyright©2013 THine Electronics, Inc.                   16                                  THine Electronics, Inc.


THC63LVD1022_Rev.1.02_E
Notices and Requests
1. The product specifications described in this material are subject to change without prior notice.
2. The circuit diagrams described in this material are examples of the application which may not always apply to
    the customer's design. We are not responsible for possible errors and omissions in this material. Please note if
    errors or omissions should be found in this material, we may not be able to correct them immediately.
3. This material contains our copyright, know-how or other proprietary. Copying or disclosing to third parties
    the contents of this material without our prior permission is prohibited.
4. Note that if infringement of any third party's industrial ownership should occur by using this product, we will
    be exempted from the responsibility unless it directly relates to the production process or functions of the
    product.
5. This product is presumed to be used for general electric equipment, not for the applications which require
    very high reliability (including medical equipment directly concerning people's life, aerospace equipment, or
    nuclear control equipment). Also, when using this product for the equipment concerned with the control and
    safety of the transportation means, the traffic signal equipment, or various Types of safety equipment, please
    do it after applying appropriate measures to the product.
6. Despite our utmost efforts to improve the quality and reliability of the product, faults will occur with a certain
    small probability, which is inevitable to a semi-conductor product. Therefore, you are encouraged to have
    sufficiently redundant or error preventive design applied to the use of the product so as not to have our
    product cause any social or public damage.
7. Please note that this product is not designed to be radiation-proof.
8. Customers are asked, if required, to judge by themselves if this product falls under the category of strategic
    goods under the Foreign Exchange and Foreign Trade Control Law.
THine Electronics, Inc.
sales@thine.co.jp
Copyright©2013 THine Electronics, Inc.                     17                                THine Electronics, Inc.


Mouser Electronics
Authorized Distributor
Click to View Pricing, Inventory, Delivery & Lifecycle Information:
CEL:
 THC63LVD1022
