(function() {var implementors = {};
implementors["aligned"] = [{"text":"impl Unpin for A2","synthetic":true,"types":[]},{"text":"impl Unpin for A4","synthetic":true,"types":[]},{"text":"impl Unpin for A8","synthetic":true,"types":[]},{"text":"impl Unpin for A16","synthetic":true,"types":[]},{"text":"impl&lt;A, T:&nbsp;?Sized&gt; Unpin for Aligned&lt;A, T&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;A: Unpin,<br>&nbsp;&nbsp;&nbsp;&nbsp;T: Unpin,&nbsp;</span>","synthetic":true,"types":[]}];
implementors["bare_metal"] = [{"text":"impl&lt;T&gt; Unpin for Peripheral&lt;T&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for CriticalSection","synthetic":true,"types":[]},{"text":"impl&lt;T&gt; Unpin for Mutex&lt;T&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;T: Unpin,&nbsp;</span>","synthetic":true,"types":[]}];
implementors["byteorder"] = [{"text":"impl Unpin for BigEndian","synthetic":true,"types":[]},{"text":"impl Unpin for LittleEndian","synthetic":true,"types":[]}];
implementors["cast"] = [{"text":"impl Unpin for Error","synthetic":true,"types":[]}];
implementors["cortex_m"] = [{"text":"impl Unpin for Peripherals","synthetic":true,"types":[]},{"text":"impl Unpin for CBP","synthetic":true,"types":[]},{"text":"impl Unpin for MPU","synthetic":true,"types":[]},{"text":"impl Unpin for NVIC","synthetic":true,"types":[]},{"text":"impl Unpin for SCB","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for SystemHandler","synthetic":true,"types":[]}];
implementors["cortex_m_rt"] = [{"text":"impl Unpin for ExceptionFrame","synthetic":true,"types":[]}];
implementors["dcdriver"] = [{"text":"impl Unpin for ADC","synthetic":true,"types":[]},{"text":"impl Unpin for RxPDO1","synthetic":true,"types":[]},{"text":"impl Unpin for TxPDO1","synthetic":true,"types":[]},{"text":"impl Unpin for TxPDO2","synthetic":true,"types":[]},{"text":"impl Unpin for Bridge","synthetic":true,"types":[]},{"text":"impl Unpin for CANBus","synthetic":true,"types":[]},{"text":"impl Unpin for CANFrame","synthetic":true,"types":[]},{"text":"impl Unpin for Event","synthetic":true,"types":[]},{"text":"impl Unpin for CANError","synthetic":true,"types":[]},{"text":"impl Unpin for NMTRequestedState","synthetic":true,"types":[]},{"text":"impl Unpin for NMTState","synthetic":true,"types":[]},{"text":"impl Unpin for PDO","synthetic":true,"types":[]},{"text":"impl Unpin for RxCANMessage","synthetic":true,"types":[]},{"text":"impl Unpin for TxCANMessage","synthetic":true,"types":[]},{"text":"impl Unpin for Controller","synthetic":true,"types":[]},{"text":"impl Unpin for Encoder","synthetic":true,"types":[]}];
implementors["defmt"] = [{"text":"impl Unpin for Str","synthetic":true,"types":[]},{"text":"impl Unpin for Formatter","synthetic":true,"types":[]},{"text":"impl&lt;'a, N&gt; Unpin for Debug2Format&lt;'a, N&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;N: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;'a, N&gt; Unpin for Display2Format&lt;'a, N&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;N: Unpin,&nbsp;</span>","synthetic":true,"types":[]}];
implementors["embedded_hal"] = [{"text":"impl Unpin for Direction","synthetic":true,"types":[]},{"text":"impl&lt;T&gt; Unpin for OldOutputPin&lt;T&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;T: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;T&gt; Unpin for OldInputPin&lt;T&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;T: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Unpin for Mode","synthetic":true,"types":[]},{"text":"impl Unpin for Polarity","synthetic":true,"types":[]},{"text":"impl Unpin for Phase","synthetic":true,"types":[]}];
implementors["generic_array"] = [{"text":"impl&lt;T, U&gt; Unpin for GenericArray&lt;T, U&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;&lt;U as ArrayLength&lt;T&gt;&gt;::ArrayType: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;T, N&gt; Unpin for GenericArrayIter&lt;T, N&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;&lt;N as ArrayLength&lt;T&gt;&gt;::ArrayType: Unpin,&nbsp;</span>","synthetic":true,"types":[]}];
implementors["hash32"] = [{"text":"impl Unpin for Hasher","synthetic":true,"types":[]},{"text":"impl Unpin for Hasher","synthetic":true,"types":[]},{"text":"impl&lt;H&gt; Unpin for BuildHasherDefault&lt;H&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;H: Unpin,&nbsp;</span>","synthetic":true,"types":[]}];
implementors["heapless"] = [{"text":"impl&lt;K, V, N, S&gt; Unpin for IndexMap&lt;K, V, N, S&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;S: Unpin,<br>&nbsp;&nbsp;&nbsp;&nbsp;&lt;N as ArrayLength&lt;Bucket&lt;K, V&gt;&gt;&gt;::ArrayType: Unpin,<br>&nbsp;&nbsp;&nbsp;&nbsp;&lt;N as ArrayLength&lt;Option&lt;Pos&gt;&gt;&gt;::ArrayType: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;T, N, S&gt; Unpin for IndexSet&lt;T, N, S&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;S: Unpin,<br>&nbsp;&nbsp;&nbsp;&nbsp;&lt;N as ArrayLength&lt;Bucket&lt;T, ()&gt;&gt;&gt;::ArrayType: Unpin,<br>&nbsp;&nbsp;&nbsp;&nbsp;&lt;N as ArrayLength&lt;Option&lt;Pos&gt;&gt;&gt;::ArrayType: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;K, V, N&gt; Unpin for LinearMap&lt;K, V, N&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;&lt;N as ArrayLength&lt;(K, V)&gt;&gt;::ArrayType: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;N&gt; Unpin for String&lt;N&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;&lt;N as ArrayLength&lt;u8&gt;&gt;::ArrayType: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;T, N&gt; Unpin for Vec&lt;T, N&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;&lt;N as ArrayLength&lt;T&gt;&gt;::ArrayType: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;T, N&gt; Unpin for HistoryBuffer&lt;T, N&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;&lt;N as ArrayLength&lt;T&gt;&gt;::ArrayType: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;T, N, KIND&gt; Unpin for BinaryHeap&lt;T, N, KIND&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;KIND: Unpin,<br>&nbsp;&nbsp;&nbsp;&nbsp;&lt;N as ArrayLength&lt;T&gt;&gt;::ArrayType: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;'a, T, N, K&gt; Unpin for PeekMut&lt;'a, T, N, K&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for Min","synthetic":true,"types":[]},{"text":"impl Unpin for Max","synthetic":true,"types":[]},{"text":"impl&lt;A, K&gt; Unpin for BinaryHeap&lt;A, K&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;A: Unpin,<br>&nbsp;&nbsp;&nbsp;&nbsp;K: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;A&gt; Unpin for LinearMap&lt;A&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;A: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;A, U, C&gt; Unpin for Queue&lt;A, U, C&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;A: Unpin,<br>&nbsp;&nbsp;&nbsp;&nbsp;C: Unpin,<br>&nbsp;&nbsp;&nbsp;&nbsp;U: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;A&gt; Unpin for String&lt;A&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;A: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;A&gt; Unpin for Vec&lt;A&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;A: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;'a, T, N, U, C&gt; Unpin for Consumer&lt;'a, T, N, U, C&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a, T, N, U, C&gt; Unpin for Producer&lt;'a, T, N, U, C&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for MultiCore","synthetic":true,"types":[]},{"text":"impl Unpin for SingleCore","synthetic":true,"types":[]},{"text":"impl&lt;T, N, U, C&gt; Unpin for Queue&lt;T, N, U, C&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;C: Unpin,<br>&nbsp;&nbsp;&nbsp;&nbsp;U: Unpin,<br>&nbsp;&nbsp;&nbsp;&nbsp;&lt;N as ArrayLength&lt;T&gt;&gt;::ArrayType: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;'a, T, N, U, C&gt; Unpin for Iter&lt;'a, T, N, U, C&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a, T, N, U, C&gt; Unpin for IterMut&lt;'a, T, N, U, C&gt;","synthetic":true,"types":[]}];
implementors["main"] = [{"text":"impl Unpin for initLateResources","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for mainResources&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for dma_handlerResources&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for nmtResources&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for process_can_messageResources&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for control_loop_tickResources&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for adc_conversion_completeResources&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for Context","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for Context&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for adc&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for Context&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for Context&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for Context&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for Context&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for Context&lt;'a&gt;","synthetic":true,"types":[]}];
implementors["nb"] = [{"text":"impl&lt;E&gt; Unpin for Error&lt;E&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;E: Unpin,&nbsp;</span>","synthetic":true,"types":[]}];
implementors["rtic"] = [{"text":"impl Unpin for Peripherals","synthetic":true,"types":[]},{"text":"impl Unpin for Fraction","synthetic":true,"types":[]}];
implementors["rtic_core"] = [{"text":"impl&lt;'a, T&gt; Unpin for Exclusive&lt;'a, T&gt;","synthetic":true,"types":[]}];
implementors["stm32f0"] = [{"text":"impl&lt;U, REG&gt; Unpin for Reg&lt;U, REG&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;REG: Unpin,<br>&nbsp;&nbsp;&nbsp;&nbsp;U: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;U, T&gt; Unpin for R&lt;U, T&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;T: Unpin,<br>&nbsp;&nbsp;&nbsp;&nbsp;U: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;U, REG&gt; Unpin for W&lt;U, REG&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;REG: Unpin,<br>&nbsp;&nbsp;&nbsp;&nbsp;U: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;U, T&gt; Unpin for Variant&lt;U, T&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;T: Unpin,<br>&nbsp;&nbsp;&nbsp;&nbsp;U: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Unpin for CRC","synthetic":true,"types":[]},{"text":"impl Unpin for GPIOF","synthetic":true,"types":[]},{"text":"impl Unpin for GPIOD","synthetic":true,"types":[]},{"text":"impl Unpin for GPIOC","synthetic":true,"types":[]},{"text":"impl Unpin for GPIOB","synthetic":true,"types":[]},{"text":"impl Unpin for GPIOE","synthetic":true,"types":[]},{"text":"impl Unpin for GPIOA","synthetic":true,"types":[]},{"text":"impl Unpin for SPI1","synthetic":true,"types":[]},{"text":"impl Unpin for SPI2","synthetic":true,"types":[]},{"text":"impl Unpin for PWR","synthetic":true,"types":[]},{"text":"impl Unpin for I2C1","synthetic":true,"types":[]},{"text":"impl Unpin for I2C2","synthetic":true,"types":[]},{"text":"impl Unpin for IWDG","synthetic":true,"types":[]},{"text":"impl Unpin for WWDG","synthetic":true,"types":[]},{"text":"impl Unpin for TIM1","synthetic":true,"types":[]},{"text":"impl Unpin for TIM2","synthetic":true,"types":[]},{"text":"impl Unpin for TIM14","synthetic":true,"types":[]},{"text":"impl Unpin for TIM6","synthetic":true,"types":[]},{"text":"impl Unpin for TIM7","synthetic":true,"types":[]},{"text":"impl Unpin for EXTI","synthetic":true,"types":[]},{"text":"impl Unpin for DMA1","synthetic":true,"types":[]},{"text":"impl Unpin for DMA2","synthetic":true,"types":[]},{"text":"impl Unpin for RCC","synthetic":true,"types":[]},{"text":"impl Unpin for SYSCFG","synthetic":true,"types":[]},{"text":"impl Unpin for ADC","synthetic":true,"types":[]},{"text":"impl Unpin for USART1","synthetic":true,"types":[]},{"text":"impl Unpin for USART2","synthetic":true,"types":[]},{"text":"impl Unpin for USART3","synthetic":true,"types":[]},{"text":"impl Unpin for USART4","synthetic":true,"types":[]},{"text":"impl Unpin for USART6","synthetic":true,"types":[]},{"text":"impl Unpin for USART7","synthetic":true,"types":[]},{"text":"impl Unpin for USART8","synthetic":true,"types":[]},{"text":"impl Unpin for USART5","synthetic":true,"types":[]},{"text":"impl Unpin for RTC","synthetic":true,"types":[]},{"text":"impl Unpin for TIM15","synthetic":true,"types":[]},{"text":"impl Unpin for TIM16","synthetic":true,"types":[]},{"text":"impl Unpin for TIM17","synthetic":true,"types":[]},{"text":"impl Unpin for TSC","synthetic":true,"types":[]},{"text":"impl Unpin for CEC","synthetic":true,"types":[]},{"text":"impl Unpin for FLASH","synthetic":true,"types":[]},{"text":"impl Unpin for DBGMCU","synthetic":true,"types":[]},{"text":"impl Unpin for USB","synthetic":true,"types":[]},{"text":"impl Unpin for CRS","synthetic":true,"types":[]},{"text":"impl Unpin for CAN","synthetic":true,"types":[]},{"text":"impl Unpin for DAC","synthetic":true,"types":[]},{"text":"impl Unpin for STK","synthetic":true,"types":[]},{"text":"impl Unpin for TIM3","synthetic":true,"types":[]},{"text":"impl Unpin for COMP","synthetic":true,"types":[]},{"text":"impl Unpin for Peripherals","synthetic":true,"types":[]},{"text":"impl Unpin for Interrupt","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for IDR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RESET_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for POLYSIZE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for REV_IN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for REV_OUT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for RESET_A","synthetic":true,"types":[]},{"text":"impl Unpin for POLYSIZE_A","synthetic":true,"types":[]},{"text":"impl Unpin for REV_IN_A","synthetic":true,"types":[]},{"text":"impl Unpin for REV_OUT_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for INIT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MODER15_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MODER14_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MODER13_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MODER12_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MODER11_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MODER10_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MODER9_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MODER8_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MODER7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MODER6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MODER5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MODER4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MODER3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MODER2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MODER1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MODER0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for MODER15_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OT15_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OT14_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OT13_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OT12_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OT11_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OT10_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OT9_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OT8_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OT7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OT6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OT5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OT4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OT3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OT2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OT1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OT0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OT15_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OSPEEDR15_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OSPEEDR14_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OSPEEDR13_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OSPEEDR12_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OSPEEDR11_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OSPEEDR10_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OSPEEDR9_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OSPEEDR8_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OSPEEDR7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OSPEEDR6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OSPEEDR5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OSPEEDR4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OSPEEDR3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OSPEEDR2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OSPEEDR1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OSPEEDR0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OSPEEDR15_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PUPDR15_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PUPDR14_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PUPDR13_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PUPDR12_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PUPDR11_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PUPDR10_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PUPDR9_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PUPDR8_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PUPDR7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PUPDR6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PUPDR5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PUPDR4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PUPDR3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PUPDR2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PUPDR1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PUPDR0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PUPDR15_A","synthetic":true,"types":[]},{"text":"impl Unpin for IDR15_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ODR15_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ODR14_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ODR13_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ODR12_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ODR11_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ODR10_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ODR9_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ODR8_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ODR7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ODR6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ODR5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ODR4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ODR3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ODR2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ODR1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ODR0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ODR15_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BR15_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BR14_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BR13_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BR12_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BR11_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BR10_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BR9_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BR8_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BR7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BR6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BR5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BR4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BR3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BR2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BR1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BR0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BS15_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BS14_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BS13_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BS12_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BS11_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BS10_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BS9_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BS8_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BS7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BS6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BS5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BS4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BS3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BS2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BS1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BS0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for BR15_AW","synthetic":true,"types":[]},{"text":"impl Unpin for BS15_AW","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for LCKK_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for LCK15_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for LCK14_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for LCK13_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for LCK12_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for LCK11_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for LCK10_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for LCK9_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for LCK8_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for LCK7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for LCK6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for LCK5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for LCK4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for LCK3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for LCK2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for LCK1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for LCK0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for LCKK_A","synthetic":true,"types":[]},{"text":"impl Unpin for LCK15_A","synthetic":true,"types":[]},{"text":"impl Unpin for LCK9_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for AFRL7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for AFRL6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for AFRL5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for AFRL4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for AFRL3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for AFRL2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for AFRL1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for AFRL0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for AFRL7_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for AFRH15_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for AFRH14_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for AFRH13_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for AFRH12_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for AFRH11_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for AFRH10_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for AFRH9_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for AFRH8_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for AFRH15_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BR0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BR1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BR2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BR3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BR4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BR5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BR6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BR7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BR8_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BR9_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BR10_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BR11_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BR12_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BR13_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BR14_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BR15_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for BR0_AW","synthetic":true,"types":[]},{"text":"impl Unpin for BR10_AW","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MODER15_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MODER14_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MODER13_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MODER12_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MODER11_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MODER10_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MODER9_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MODER8_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MODER7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MODER6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MODER5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MODER4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MODER3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MODER2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MODER1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MODER0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for MODER15_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OT15_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OT14_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OT13_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OT12_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OT11_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OT10_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OT9_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OT8_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OT7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OT6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OT5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OT4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OT3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OT2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OT1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OT0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OT15_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OSPEEDR15_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OSPEEDR14_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OSPEEDR13_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OSPEEDR12_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OSPEEDR11_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OSPEEDR10_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OSPEEDR9_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OSPEEDR8_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OSPEEDR7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OSPEEDR6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OSPEEDR5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OSPEEDR4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OSPEEDR3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OSPEEDR2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OSPEEDR1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OSPEEDR0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OSPEEDR15_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PUPDR15_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PUPDR14_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PUPDR13_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PUPDR12_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PUPDR11_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PUPDR10_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PUPDR9_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PUPDR8_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PUPDR7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PUPDR6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PUPDR5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PUPDR4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PUPDR3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PUPDR2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PUPDR1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PUPDR0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PUPDR15_A","synthetic":true,"types":[]},{"text":"impl Unpin for IDR15_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ODR15_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ODR14_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ODR13_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ODR12_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ODR11_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ODR10_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ODR9_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ODR8_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ODR7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ODR6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ODR5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ODR4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ODR3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ODR2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ODR1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ODR0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ODR15_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BR15_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BR14_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BR13_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BR12_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BR11_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BR10_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BR9_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BR8_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BR7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BR6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BR5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BR4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BR3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BR2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BR1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BR0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BS15_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BS14_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BS13_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BS12_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BS11_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BS10_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BS9_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BS8_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BS7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BS6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BS5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BS4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BS3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BS2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BS1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BS0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for BR15_AW","synthetic":true,"types":[]},{"text":"impl Unpin for BS15_AW","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for LCKK_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for LCK15_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for LCK14_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for LCK13_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for LCK12_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for LCK11_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for LCK10_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for LCK9_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for LCK8_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for LCK7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for LCK6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for LCK5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for LCK4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for LCK3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for LCK2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for LCK1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for LCK0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for LCKK_A","synthetic":true,"types":[]},{"text":"impl Unpin for LCK15_A","synthetic":true,"types":[]},{"text":"impl Unpin for LCK9_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for AFRL7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for AFRL6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for AFRL5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for AFRL4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for AFRL3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for AFRL2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for AFRL1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for AFRL0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for AFRL7_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for AFRH15_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for AFRH14_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for AFRH13_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for AFRH12_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for AFRH11_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for AFRH10_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for AFRH9_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for AFRH8_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for AFRH15_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BR0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BR1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BR2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BR3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BR4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BR5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BR6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BR7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BR8_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BR9_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BR10_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BR11_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BR12_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BR13_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BR14_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BR15_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for BR0_AW","synthetic":true,"types":[]},{"text":"impl Unpin for BR10_AW","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BIDIMODE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BIDIOE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CRCEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CRCNEXT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CRCL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RXONLY_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SSM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SSI_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for LSBFIRST_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SPE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MSTR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CPOL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CPHA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for BIDIMODE_A","synthetic":true,"types":[]},{"text":"impl Unpin for BIDIOE_A","synthetic":true,"types":[]},{"text":"impl Unpin for CRCEN_A","synthetic":true,"types":[]},{"text":"impl Unpin for CRCNEXT_A","synthetic":true,"types":[]},{"text":"impl Unpin for CRCL_A","synthetic":true,"types":[]},{"text":"impl Unpin for RXONLY_A","synthetic":true,"types":[]},{"text":"impl Unpin for SSM_A","synthetic":true,"types":[]},{"text":"impl Unpin for SSI_A","synthetic":true,"types":[]},{"text":"impl Unpin for LSBFIRST_A","synthetic":true,"types":[]},{"text":"impl Unpin for SPE_A","synthetic":true,"types":[]},{"text":"impl Unpin for BR_A","synthetic":true,"types":[]},{"text":"impl Unpin for MSTR_A","synthetic":true,"types":[]},{"text":"impl Unpin for CPOL_A","synthetic":true,"types":[]},{"text":"impl Unpin for CPHA_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RXDMAEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TXDMAEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SSOE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for NSSP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FRF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ERRIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RXNEIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TXEIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FRXTH_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for LDMA_RX_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for LDMA_TX_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for RXDMAEN_A","synthetic":true,"types":[]},{"text":"impl Unpin for TXDMAEN_A","synthetic":true,"types":[]},{"text":"impl Unpin for SSOE_A","synthetic":true,"types":[]},{"text":"impl Unpin for NSSP_A","synthetic":true,"types":[]},{"text":"impl Unpin for FRF_A","synthetic":true,"types":[]},{"text":"impl Unpin for ERRIE_A","synthetic":true,"types":[]},{"text":"impl Unpin for RXNEIE_A","synthetic":true,"types":[]},{"text":"impl Unpin for TXEIE_A","synthetic":true,"types":[]},{"text":"impl Unpin for DS_A","synthetic":true,"types":[]},{"text":"impl Unpin for FRXTH_A","synthetic":true,"types":[]},{"text":"impl Unpin for LDMA_RX_A","synthetic":true,"types":[]},{"text":"impl Unpin for LDMA_TX_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CRCERR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for RXNE_A","synthetic":true,"types":[]},{"text":"impl Unpin for TXE_A","synthetic":true,"types":[]},{"text":"impl Unpin for CHSIDE_A","synthetic":true,"types":[]},{"text":"impl Unpin for UDR_A","synthetic":true,"types":[]},{"text":"impl Unpin for CRCERR_A","synthetic":true,"types":[]},{"text":"impl Unpin for MODF_A","synthetic":true,"types":[]},{"text":"impl Unpin for OVR_A","synthetic":true,"types":[]},{"text":"impl Unpin for BSY_A","synthetic":true,"types":[]},{"text":"impl Unpin for FRE_A","synthetic":true,"types":[]},{"text":"impl Unpin for FRLVL_A","synthetic":true,"types":[]},{"text":"impl Unpin for FTLVL_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CRCPOLY_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for I2SMOD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for I2SE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for I2SCFG_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PCMSYNC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for I2SSTD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CKPOL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DATLEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CHLEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for I2SMOD_A","synthetic":true,"types":[]},{"text":"impl Unpin for I2SE_A","synthetic":true,"types":[]},{"text":"impl Unpin for I2SCFG_A","synthetic":true,"types":[]},{"text":"impl Unpin for PCMSYNC_A","synthetic":true,"types":[]},{"text":"impl Unpin for I2SSTD_A","synthetic":true,"types":[]},{"text":"impl Unpin for CKPOL_A","synthetic":true,"types":[]},{"text":"impl Unpin for DATLEN_A","synthetic":true,"types":[]},{"text":"impl Unpin for CHLEN_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MCKOE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ODD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for I2SDIV_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for MCKOE_A","synthetic":true,"types":[]},{"text":"impl Unpin for ODD_A","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DBP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PLS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PVDE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CSBF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CWUF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PDDS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for LPDS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PDDS_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EWUP1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EWUP2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EWUP3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EWUP4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EWUP5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EWUP6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EWUP7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EWUP8_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TXIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RXIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADDRIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for NACKIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for STOPIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TCIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ERRIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DNF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ANFOFF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SWRST_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TXDMAEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RXDMAEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SBC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for NOSTRETCH_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WUPEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for GCEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SMBHEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SMBDEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ALERTEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PECEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PE_A","synthetic":true,"types":[]},{"text":"impl Unpin for TXIE_A","synthetic":true,"types":[]},{"text":"impl Unpin for RXIE_A","synthetic":true,"types":[]},{"text":"impl Unpin for ADDRIE_A","synthetic":true,"types":[]},{"text":"impl Unpin for NACKIE_A","synthetic":true,"types":[]},{"text":"impl Unpin for STOPIE_A","synthetic":true,"types":[]},{"text":"impl Unpin for TCIE_A","synthetic":true,"types":[]},{"text":"impl Unpin for ERRIE_A","synthetic":true,"types":[]},{"text":"impl Unpin for DNF_A","synthetic":true,"types":[]},{"text":"impl Unpin for ANFOFF_A","synthetic":true,"types":[]},{"text":"impl Unpin for TXDMAEN_A","synthetic":true,"types":[]},{"text":"impl Unpin for RXDMAEN_A","synthetic":true,"types":[]},{"text":"impl Unpin for SBC_A","synthetic":true,"types":[]},{"text":"impl Unpin for NOSTRETCH_A","synthetic":true,"types":[]},{"text":"impl Unpin for WUPEN_A","synthetic":true,"types":[]},{"text":"impl Unpin for GCEN_A","synthetic":true,"types":[]},{"text":"impl Unpin for SMBHEN_A","synthetic":true,"types":[]},{"text":"impl Unpin for SMBDEN_A","synthetic":true,"types":[]},{"text":"impl Unpin for ALERTEN_A","synthetic":true,"types":[]},{"text":"impl Unpin for PECEN_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PECBYTE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for AUTOEND_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RELOAD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for NBYTES_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for NACK_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for STOP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for START_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for HEAD10R_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADD10_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RD_WRN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SADD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PECBYTE_A","synthetic":true,"types":[]},{"text":"impl Unpin for AUTOEND_A","synthetic":true,"types":[]},{"text":"impl Unpin for RELOAD_A","synthetic":true,"types":[]},{"text":"impl Unpin for NACK_A","synthetic":true,"types":[]},{"text":"impl Unpin for STOP_A","synthetic":true,"types":[]},{"text":"impl Unpin for START_A","synthetic":true,"types":[]},{"text":"impl Unpin for HEAD10R_A","synthetic":true,"types":[]},{"text":"impl Unpin for ADD10_A","synthetic":true,"types":[]},{"text":"impl Unpin for RD_WRN_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OA1MODE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OA1EN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OA1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OA1MODE_A","synthetic":true,"types":[]},{"text":"impl Unpin for OA1EN_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OA2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OA2MSK_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OA2EN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OA2MSK_A","synthetic":true,"types":[]},{"text":"impl Unpin for OA2EN_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SCLL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SCLH_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SDADEL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SCLDEL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PRESC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TIMEOUTA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TIDLE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TIMOUTEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TIMEOUTB_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TEXTEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TIDLE_A","synthetic":true,"types":[]},{"text":"impl Unpin for TIMOUTEN_A","synthetic":true,"types":[]},{"text":"impl Unpin for TEXTEN_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TXIS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TXE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for DIR_A","synthetic":true,"types":[]},{"text":"impl Unpin for BUSY_A","synthetic":true,"types":[]},{"text":"impl Unpin for ALERT_A","synthetic":true,"types":[]},{"text":"impl Unpin for TIMEOUT_A","synthetic":true,"types":[]},{"text":"impl Unpin for PECERR_A","synthetic":true,"types":[]},{"text":"impl Unpin for OVR_A","synthetic":true,"types":[]},{"text":"impl Unpin for ARLO_A","synthetic":true,"types":[]},{"text":"impl Unpin for BERR_A","synthetic":true,"types":[]},{"text":"impl Unpin for TCR_A","synthetic":true,"types":[]},{"text":"impl Unpin for TC_A","synthetic":true,"types":[]},{"text":"impl Unpin for STOPF_A","synthetic":true,"types":[]},{"text":"impl Unpin for NACKF_A","synthetic":true,"types":[]},{"text":"impl Unpin for ADDR_A","synthetic":true,"types":[]},{"text":"impl Unpin for RXNE_A","synthetic":true,"types":[]},{"text":"impl Unpin for TXIS_A","synthetic":true,"types":[]},{"text":"impl Unpin for TXE_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ALERTCF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TIMOUTCF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PECCF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OVRCF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ARLOCF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BERRCF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for STOPCF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for NACKCF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADDRCF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ALERTCF_AW","synthetic":true,"types":[]},{"text":"impl Unpin for TIMOUTCF_AW","synthetic":true,"types":[]},{"text":"impl Unpin for PECCF_AW","synthetic":true,"types":[]},{"text":"impl Unpin for OVRCF_AW","synthetic":true,"types":[]},{"text":"impl Unpin for ARLOCF_AW","synthetic":true,"types":[]},{"text":"impl Unpin for BERRCF_AW","synthetic":true,"types":[]},{"text":"impl Unpin for STOPCF_AW","synthetic":true,"types":[]},{"text":"impl Unpin for NACKCF_AW","synthetic":true,"types":[]},{"text":"impl Unpin for ADDRCF_AW","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TXDATA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for KEY_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for KEY_AW","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PR_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WIN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WDGA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for T_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for WDGA_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EWI_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for W_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WDGTB_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for EWI_A","synthetic":true,"types":[]},{"text":"impl Unpin for WDGTB_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EWIF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for EWIF_A","synthetic":true,"types":[]},{"text":"impl Unpin for EWIF_AW","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CKD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ARPE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CMS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DIR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OPM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for URS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for UDIS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for CKD_A","synthetic":true,"types":[]},{"text":"impl Unpin for ARPE_A","synthetic":true,"types":[]},{"text":"impl Unpin for CMS_A","synthetic":true,"types":[]},{"text":"impl Unpin for DIR_A","synthetic":true,"types":[]},{"text":"impl Unpin for OPM_A","synthetic":true,"types":[]},{"text":"impl Unpin for URS_A","synthetic":true,"types":[]},{"text":"impl Unpin for UDIS_A","synthetic":true,"types":[]},{"text":"impl Unpin for CEN_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OIS4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OIS3N_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OIS3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OIS2N_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OIS2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OIS1N_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OIS1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TI1S_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MMS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CCDS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CCUS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CCPC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TI1S_A","synthetic":true,"types":[]},{"text":"impl Unpin for MMS_A","synthetic":true,"types":[]},{"text":"impl Unpin for CCDS_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ETP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ECE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ETPS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ETF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MSM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SMS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ETP_A","synthetic":true,"types":[]},{"text":"impl Unpin for ECE_A","synthetic":true,"types":[]},{"text":"impl Unpin for ETPS_A","synthetic":true,"types":[]},{"text":"impl Unpin for ETF_A","synthetic":true,"types":[]},{"text":"impl Unpin for MSM_A","synthetic":true,"types":[]},{"text":"impl Unpin for TS_A","synthetic":true,"types":[]},{"text":"impl Unpin for SMS_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TDE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for COMDE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC4DE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC3DE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC2DE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC1DE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for UDE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for COMIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC4IE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC3IE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC2IE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC1IE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for UIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TDE_A","synthetic":true,"types":[]},{"text":"impl Unpin for CC4DE_A","synthetic":true,"types":[]},{"text":"impl Unpin for UDE_A","synthetic":true,"types":[]},{"text":"impl Unpin for TIE_A","synthetic":true,"types":[]},{"text":"impl Unpin for CC4IE_A","synthetic":true,"types":[]},{"text":"impl Unpin for UIE_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC4OF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC3OF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC2OF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC1OF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BIF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TIF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for COMIF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC4IF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC3IF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC2IF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC1IF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for UIF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for CC4OF_A","synthetic":true,"types":[]},{"text":"impl Unpin for CC4OF_AW","synthetic":true,"types":[]},{"text":"impl Unpin for TIF_A","synthetic":true,"types":[]},{"text":"impl Unpin for TIF_AW","synthetic":true,"types":[]},{"text":"impl Unpin for CC4IF_A","synthetic":true,"types":[]},{"text":"impl Unpin for CC4IF_AW","synthetic":true,"types":[]},{"text":"impl Unpin for UIF_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BG_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TG_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for COMG_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC4G_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC3G_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC2G_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC1G_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for UG_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TG_AW","synthetic":true,"types":[]},{"text":"impl Unpin for CC4G_AW","synthetic":true,"types":[]},{"text":"impl Unpin for UG_AW","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OC2CE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OC2M_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OC2PE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OC2FE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC2S_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OC1CE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OC1M_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OC1PE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OC1FE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC1S_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OC2M_A","synthetic":true,"types":[]},{"text":"impl Unpin for OC2PE_A","synthetic":true,"types":[]},{"text":"impl Unpin for CC2S_A","synthetic":true,"types":[]},{"text":"impl Unpin for OC1PE_A","synthetic":true,"types":[]},{"text":"impl Unpin for CC1S_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for IC2F_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for IC2PSC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC2S_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for IC1F_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for IC1PSC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC1S_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for CC2S_A","synthetic":true,"types":[]},{"text":"impl Unpin for IC1F_A","synthetic":true,"types":[]},{"text":"impl Unpin for CC1S_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OC4CE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OC4M_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OC4PE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OC4FE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC4S_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OC3CE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OC3M_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OC3PE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OC3FE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC3S_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OC4M_A","synthetic":true,"types":[]},{"text":"impl Unpin for OC4PE_A","synthetic":true,"types":[]},{"text":"impl Unpin for CC4S_A","synthetic":true,"types":[]},{"text":"impl Unpin for OC3PE_A","synthetic":true,"types":[]},{"text":"impl Unpin for CC3S_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for IC4F_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for IC4PSC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC4S_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for IC3F_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for IC3PSC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC3S_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for CC4S_A","synthetic":true,"types":[]},{"text":"impl Unpin for CC3S_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC4P_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC4E_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC3NP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC3NE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC3P_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC3E_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC2NP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC2NE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC2P_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC2E_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC1NP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC1NE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC1P_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC1E_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CNT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PSC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ARR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for REP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CCR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MOE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for AOE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BKP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BKE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OSSR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OSSI_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for LOCK_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DTG_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for MOE_A","synthetic":true,"types":[]},{"text":"impl Unpin for OSSR_A","synthetic":true,"types":[]},{"text":"impl Unpin for OSSI_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DBL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DBA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DMAB_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CKD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ARPE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CMS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DIR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OPM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for URS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for UDIS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for CKD_A","synthetic":true,"types":[]},{"text":"impl Unpin for ARPE_A","synthetic":true,"types":[]},{"text":"impl Unpin for CMS_A","synthetic":true,"types":[]},{"text":"impl Unpin for DIR_A","synthetic":true,"types":[]},{"text":"impl Unpin for OPM_A","synthetic":true,"types":[]},{"text":"impl Unpin for URS_A","synthetic":true,"types":[]},{"text":"impl Unpin for UDIS_A","synthetic":true,"types":[]},{"text":"impl Unpin for CEN_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TI1S_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MMS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CCDS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TI1S_A","synthetic":true,"types":[]},{"text":"impl Unpin for MMS_A","synthetic":true,"types":[]},{"text":"impl Unpin for CCDS_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ETP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ECE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ETPS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ETF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MSM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SMS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ETP_A","synthetic":true,"types":[]},{"text":"impl Unpin for ECE_A","synthetic":true,"types":[]},{"text":"impl Unpin for ETPS_A","synthetic":true,"types":[]},{"text":"impl Unpin for ETF_A","synthetic":true,"types":[]},{"text":"impl Unpin for MSM_A","synthetic":true,"types":[]},{"text":"impl Unpin for TS_A","synthetic":true,"types":[]},{"text":"impl Unpin for SMS_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TDE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for COMDE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC4DE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC3DE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC2DE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC1DE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for UDE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC4IE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC3IE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC2IE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC1IE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for UIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TDE_A","synthetic":true,"types":[]},{"text":"impl Unpin for CC4DE_A","synthetic":true,"types":[]},{"text":"impl Unpin for UDE_A","synthetic":true,"types":[]},{"text":"impl Unpin for TIE_A","synthetic":true,"types":[]},{"text":"impl Unpin for CC4IE_A","synthetic":true,"types":[]},{"text":"impl Unpin for UIE_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC4OF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC3OF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC2OF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC1OF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TIF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC4IF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC3IF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC2IF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC1IF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for UIF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for CC4OF_A","synthetic":true,"types":[]},{"text":"impl Unpin for CC4OF_AW","synthetic":true,"types":[]},{"text":"impl Unpin for TIF_A","synthetic":true,"types":[]},{"text":"impl Unpin for TIF_AW","synthetic":true,"types":[]},{"text":"impl Unpin for CC4IF_A","synthetic":true,"types":[]},{"text":"impl Unpin for CC4IF_AW","synthetic":true,"types":[]},{"text":"impl Unpin for UIF_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TG_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC4G_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC3G_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC2G_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC1G_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for UG_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TG_AW","synthetic":true,"types":[]},{"text":"impl Unpin for CC4G_AW","synthetic":true,"types":[]},{"text":"impl Unpin for UG_AW","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OC2CE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OC2M_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OC2PE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OC2FE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC2S_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OC1CE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OC1M_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OC1PE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OC1FE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC1S_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OC2M_A","synthetic":true,"types":[]},{"text":"impl Unpin for OC2PE_A","synthetic":true,"types":[]},{"text":"impl Unpin for CC2S_A","synthetic":true,"types":[]},{"text":"impl Unpin for OC1PE_A","synthetic":true,"types":[]},{"text":"impl Unpin for CC1S_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for IC2F_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for IC2PSC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC2S_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for IC1F_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for IC1PSC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC1S_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for CC2S_A","synthetic":true,"types":[]},{"text":"impl Unpin for IC1F_A","synthetic":true,"types":[]},{"text":"impl Unpin for CC1S_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OC4CE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OC4M_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OC4PE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OC4FE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC4S_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OC3CE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OC3M_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OC3PE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OC3FE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC3S_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OC4M_A","synthetic":true,"types":[]},{"text":"impl Unpin for OC4PE_A","synthetic":true,"types":[]},{"text":"impl Unpin for CC4S_A","synthetic":true,"types":[]},{"text":"impl Unpin for OC3PE_A","synthetic":true,"types":[]},{"text":"impl Unpin for CC3S_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for IC4F_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for IC4PSC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC4S_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for IC3F_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for IC3PSC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC3S_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for CC4S_A","synthetic":true,"types":[]},{"text":"impl Unpin for CC3S_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC4NP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC4P_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC4E_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC3NP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC3P_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC3E_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC2NP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC2P_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC2E_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC1NP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC1P_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC1E_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CNT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PSC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ARR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CCR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DBL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DBA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DMAR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CKD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ARPE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for URS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for UDIS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for CKD_A","synthetic":true,"types":[]},{"text":"impl Unpin for ARPE_A","synthetic":true,"types":[]},{"text":"impl Unpin for URS_A","synthetic":true,"types":[]},{"text":"impl Unpin for UDIS_A","synthetic":true,"types":[]},{"text":"impl Unpin for CEN_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC1IE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for UIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for UIE_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC1OF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC1IF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for UIF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for UIF_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC1G_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for UG_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for UG_AW","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC1S_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OC1FE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OC1PE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OC1M_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for IC1F_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for IC1PSC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC1S_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC1NP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC1P_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC1E_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CNT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PSC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ARR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CCR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RMP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ARPE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OPM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for URS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for UDIS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ARPE_A","synthetic":true,"types":[]},{"text":"impl Unpin for OPM_A","synthetic":true,"types":[]},{"text":"impl Unpin for URS_A","synthetic":true,"types":[]},{"text":"impl Unpin for UDIS_A","synthetic":true,"types":[]},{"text":"impl Unpin for CEN_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MMS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for MMS_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for UDE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for UIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for UDE_A","synthetic":true,"types":[]},{"text":"impl Unpin for UIE_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for UIF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for UIF_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for UG_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for UG_AW","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CNT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PSC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ARR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MR0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MR1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MR2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MR3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MR4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MR5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MR6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MR7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MR8_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MR9_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MR10_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MR11_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MR12_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MR13_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MR14_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MR15_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MR16_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MR17_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MR18_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MR19_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MR20_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MR21_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MR22_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MR23_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MR24_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MR25_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MR26_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MR27_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for MR0_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MR0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MR1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MR2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MR3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MR4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MR5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MR6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MR7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MR8_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MR9_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MR10_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MR11_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MR12_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MR13_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MR14_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MR15_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MR16_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MR17_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MR18_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MR19_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MR20_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MR21_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MR22_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MR23_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MR24_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MR25_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MR26_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MR27_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for MR0_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TR0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TR1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TR2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TR3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TR4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TR5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TR6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TR7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TR8_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TR9_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TR10_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TR11_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TR12_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TR13_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TR14_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TR15_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TR16_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TR17_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TR19_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TR0_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TR0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TR1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TR2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TR3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TR4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TR5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TR6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TR7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TR8_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TR9_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TR10_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TR11_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TR12_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TR13_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TR14_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TR15_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TR16_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TR17_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TR19_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TR0_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SWIER0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SWIER1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SWIER2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SWIER3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SWIER4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SWIER5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SWIER6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SWIER7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SWIER8_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SWIER9_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SWIER10_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SWIER11_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SWIER12_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SWIER13_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SWIER14_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SWIER15_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SWIER16_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SWIER17_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SWIER19_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for SWIER0_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PR0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PR1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PR2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PR3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PR4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PR5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PR6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PR7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PR8_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PR9_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PR10_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PR11_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PR12_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PR13_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PR14_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PR15_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PR16_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PR17_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PR19_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PR0_A","synthetic":true,"types":[]},{"text":"impl Unpin for PR0_AW","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for CH","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TCIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for HTIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TEIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DIR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CIRC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PINC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MINC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PSIZE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MSIZE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MEM2MEM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for EN_A","synthetic":true,"types":[]},{"text":"impl Unpin for TCIE_A","synthetic":true,"types":[]},{"text":"impl Unpin for HTIE_A","synthetic":true,"types":[]},{"text":"impl Unpin for TEIE_A","synthetic":true,"types":[]},{"text":"impl Unpin for DIR_A","synthetic":true,"types":[]},{"text":"impl Unpin for CIRC_A","synthetic":true,"types":[]},{"text":"impl Unpin for PINC_A","synthetic":true,"types":[]},{"text":"impl Unpin for PSIZE_A","synthetic":true,"types":[]},{"text":"impl Unpin for PL_A","synthetic":true,"types":[]},{"text":"impl Unpin for MEM2MEM_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for NDT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for GIF1_A","synthetic":true,"types":[]},{"text":"impl Unpin for TCIF1_A","synthetic":true,"types":[]},{"text":"impl Unpin for HTIF1_A","synthetic":true,"types":[]},{"text":"impl Unpin for TEIF1_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CGIF1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CTCIF1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CHTIF1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CTEIF1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CGIF2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CTCIF2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CHTIF2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CTEIF2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CGIF3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CTCIF3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CHTIF3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CTEIF3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CGIF4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CTCIF4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CHTIF4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CTEIF4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CGIF5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CTCIF5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CHTIF5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CTEIF5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CGIF6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CTCIF6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CHTIF6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CTEIF6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CGIF7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CTCIF7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CHTIF7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CTEIF7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for CGIF1_AW","synthetic":true,"types":[]},{"text":"impl Unpin for CTCIF1_AW","synthetic":true,"types":[]},{"text":"impl Unpin for CHTIF1_AW","synthetic":true,"types":[]},{"text":"impl Unpin for CTEIF1_AW","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for HSION_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for HSITRIM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for HSEON_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for HSEBYP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CSSON_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PLLON_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for HSION_A","synthetic":true,"types":[]},{"text":"impl Unpin for HSIRDY_A","synthetic":true,"types":[]},{"text":"impl Unpin for HSEBYP_A","synthetic":true,"types":[]},{"text":"impl Unpin for CSSON_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SW_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for HPRE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PPRE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADCPRE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PLLSRC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PLLXTPRE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PLLMUL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MCO_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MCOPRE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PLLNODIV_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for SW_A","synthetic":true,"types":[]},{"text":"impl Unpin for SWS_A","synthetic":true,"types":[]},{"text":"impl Unpin for HPRE_A","synthetic":true,"types":[]},{"text":"impl Unpin for PPRE_A","synthetic":true,"types":[]},{"text":"impl Unpin for PLLSRC_A","synthetic":true,"types":[]},{"text":"impl Unpin for PLLXTPRE_A","synthetic":true,"types":[]},{"text":"impl Unpin for PLLMUL_A","synthetic":true,"types":[]},{"text":"impl Unpin for MCO_A","synthetic":true,"types":[]},{"text":"impl Unpin for MCOPRE_A","synthetic":true,"types":[]},{"text":"impl Unpin for PLLNODIV_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for LSIRDYIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for LSERDYIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for HSIRDYIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for HSERDYIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PLLRDYIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for HSI14RDYIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for HSI48RDYIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for LSIRDYC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for LSERDYC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for HSIRDYC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for HSERDYC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PLLRDYC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for HSI14RDYC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for HSI48RDYC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CSSC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for LSIRDYF_A","synthetic":true,"types":[]},{"text":"impl Unpin for CSSF_A","synthetic":true,"types":[]},{"text":"impl Unpin for LSIRDYIE_A","synthetic":true,"types":[]},{"text":"impl Unpin for LSIRDYC_AW","synthetic":true,"types":[]},{"text":"impl Unpin for CSSC_AW","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SYSCFGRST_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADCRST_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TIM1RST_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SPI1RST_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for USART1RST_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TIM15RST_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TIM16RST_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TIM17RST_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DBGMCURST_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for USART6RST_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for USART8RST_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for USART7RST_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for SYSCFGRST_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TIM2RST_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TIM3RST_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TIM6RST_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TIM7RST_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TIM14RST_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WWDGRST_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SPI2RST_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for USART2RST_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for USART3RST_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for USART4RST_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for USART5RST_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for I2C1RST_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for I2C2RST_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for USBRST_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CANRST_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CRSRST_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PWRRST_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DACRST_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CECRST_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TIM2RST_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DMA1EN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DMA2EN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SRAMEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FLITFEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CRCEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for IOPAEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for IOPBEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for IOPCEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for IOPDEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for IOPFEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TSCEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for IOPEEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DMAEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for DMA1EN_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SYSCFGEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADCEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TIM1EN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SPI1EN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for USART1EN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TIM15EN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TIM16EN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TIM17EN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DBGMCUEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for USART6EN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for USART8EN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for USART7EN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for SYSCFGEN_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TIM2EN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TIM3EN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TIM6EN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TIM7EN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TIM14EN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WWDGEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SPI2EN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for USART2EN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for USART3EN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for USART4EN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for USART5EN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for I2C1EN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for I2C2EN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for USBEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CANEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CRSEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PWREN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DACEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CECEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TIM2EN_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for LSEON_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for LSEBYP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for LSEDRV_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RTCSEL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RTCEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BDRST_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for LSEON_A","synthetic":true,"types":[]},{"text":"impl Unpin for LSERDY_A","synthetic":true,"types":[]},{"text":"impl Unpin for LSEBYP_A","synthetic":true,"types":[]},{"text":"impl Unpin for LSEDRV_A","synthetic":true,"types":[]},{"text":"impl Unpin for RTCSEL_A","synthetic":true,"types":[]},{"text":"impl Unpin for RTCEN_A","synthetic":true,"types":[]},{"text":"impl Unpin for BDRST_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for LSION_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RMVF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OBLRSTF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PINRSTF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PORRSTF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SFTRSTF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for IWDGRSTF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WWDGRSTF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for LPWRRSTF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for V18PWRRSTF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for LSION_A","synthetic":true,"types":[]},{"text":"impl Unpin for LSIRDY_A","synthetic":true,"types":[]},{"text":"impl Unpin for RMVF_A","synthetic":true,"types":[]},{"text":"impl Unpin for OBLRSTF_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for IOPARST_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for IOPBRST_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for IOPCRST_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for IOPDRST_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for IOPFRST_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TSCRST_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for IOPERST_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for IOPARST_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PREDIV_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PREDIV_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for USART1SW_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for I2C1SW_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CECSW_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for USBSW_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADCSW_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for USART2SW_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for USART3SW_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for USART1SW_A","synthetic":true,"types":[]},{"text":"impl Unpin for I2C1SW_A","synthetic":true,"types":[]},{"text":"impl Unpin for CECSW_A","synthetic":true,"types":[]},{"text":"impl Unpin for USBSW_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for HSI14ON_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for HSI14DIS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for HSI14TRIM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for HSI48ON_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for HSI14ON_A","synthetic":true,"types":[]},{"text":"impl Unpin for HSI14RDY_A","synthetic":true,"types":[]},{"text":"impl Unpin for HSI14DIS_A","synthetic":true,"types":[]},{"text":"impl Unpin for HSI48ON_A","synthetic":true,"types":[]},{"text":"impl Unpin for HSI48RDY_A","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MEM_MODE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADC_DMA_RMP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for USART1_TX_DMA_RMP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for USART1_RX_DMA_RMP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TIM16_DMA_RMP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TIM17_DMA_RMP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for I2C_PB6_FMP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for I2C_PB7_FMP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for I2C_PB8_FMP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for I2C_PB9_FMP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for I2C1_FMP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for I2C2_FMP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SPI2_DMA_RMP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for USART2_DMA_RMP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for USART3_DMA_RMP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for I2C1_DMA_RMP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TIM1_DMA_RMP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TIM2_DMA_RMP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TIM3_DMA_RMP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for IR_MOD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TIM16_DMA_RMP2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TIM17_DMA_RMP2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PA11_PA12_RMP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for I2C_PA9_FMP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for I2C_PA10_FMP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for MEM_MODE_A","synthetic":true,"types":[]},{"text":"impl Unpin for ADC_DMA_RMP_A","synthetic":true,"types":[]},{"text":"impl Unpin for USART1_TX_DMA_RMP_A","synthetic":true,"types":[]},{"text":"impl Unpin for USART1_RX_DMA_RMP_A","synthetic":true,"types":[]},{"text":"impl Unpin for TIM16_DMA_RMP_A","synthetic":true,"types":[]},{"text":"impl Unpin for TIM17_DMA_RMP_A","synthetic":true,"types":[]},{"text":"impl Unpin for I2C_PB6_FMP_A","synthetic":true,"types":[]},{"text":"impl Unpin for I2C_PB7_FMP_A","synthetic":true,"types":[]},{"text":"impl Unpin for I2C_PB8_FMP_A","synthetic":true,"types":[]},{"text":"impl Unpin for I2C_PB9_FMP_A","synthetic":true,"types":[]},{"text":"impl Unpin for I2C1_FMP_A","synthetic":true,"types":[]},{"text":"impl Unpin for I2C2_FMP_A","synthetic":true,"types":[]},{"text":"impl Unpin for SPI2_DMA_RMP_A","synthetic":true,"types":[]},{"text":"impl Unpin for USART2_DMA_RMP_A","synthetic":true,"types":[]},{"text":"impl Unpin for USART3_DMA_RMP_A","synthetic":true,"types":[]},{"text":"impl Unpin for I2C1_DMA_RMP_A","synthetic":true,"types":[]},{"text":"impl Unpin for TIM1_DMA_RMP_A","synthetic":true,"types":[]},{"text":"impl Unpin for TIM2_DMA_RMP_A","synthetic":true,"types":[]},{"text":"impl Unpin for TIM3_DMA_RMP_A","synthetic":true,"types":[]},{"text":"impl Unpin for IR_MOD_A","synthetic":true,"types":[]},{"text":"impl Unpin for TIM16_DMA_RMP2_A","synthetic":true,"types":[]},{"text":"impl Unpin for TIM17_DMA_RMP2_A","synthetic":true,"types":[]},{"text":"impl Unpin for PA11_PA12_RMP_A","synthetic":true,"types":[]},{"text":"impl Unpin for I2C_PA9_FMP_A","synthetic":true,"types":[]},{"text":"impl Unpin for I2C_PA10_FMP_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EXTI3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EXTI2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EXTI1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EXTI0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for EXTI3_A","synthetic":true,"types":[]},{"text":"impl Unpin for EXTI2_A","synthetic":true,"types":[]},{"text":"impl Unpin for EXTI1_A","synthetic":true,"types":[]},{"text":"impl Unpin for EXTI0_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EXTI7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EXTI6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EXTI5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EXTI4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for EXTI7_A","synthetic":true,"types":[]},{"text":"impl Unpin for EXTI6_A","synthetic":true,"types":[]},{"text":"impl Unpin for EXTI5_A","synthetic":true,"types":[]},{"text":"impl Unpin for EXTI4_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EXTI11_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EXTI10_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EXTI9_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EXTI8_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for EXTI11_A","synthetic":true,"types":[]},{"text":"impl Unpin for EXTI10_A","synthetic":true,"types":[]},{"text":"impl Unpin for EXTI9_A","synthetic":true,"types":[]},{"text":"impl Unpin for EXTI8_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EXTI15_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EXTI14_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EXTI13_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EXTI12_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for EXTI15_A","synthetic":true,"types":[]},{"text":"impl Unpin for EXTI14_A","synthetic":true,"types":[]},{"text":"impl Unpin for EXTI13_A","synthetic":true,"types":[]},{"text":"impl Unpin for EXTI12_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SRAM_PEF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PVD_LOCK_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SRAM_PARITY_LOCK_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for LOCKUP_LOCK_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for SRAM_PEF_A","synthetic":true,"types":[]},{"text":"impl Unpin for PVD_LOCK_A","synthetic":true,"types":[]},{"text":"impl Unpin for SRAM_PARITY_LOCK_A","synthetic":true,"types":[]},{"text":"impl Unpin for LOCKUP_LOCK_A","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for AWD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OVR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EOSEQ_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EOC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EOSMP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADRDY_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for AWD_A","synthetic":true,"types":[]},{"text":"impl Unpin for AWD_AW","synthetic":true,"types":[]},{"text":"impl Unpin for OVR_A","synthetic":true,"types":[]},{"text":"impl Unpin for OVR_AW","synthetic":true,"types":[]},{"text":"impl Unpin for EOSEQ_A","synthetic":true,"types":[]},{"text":"impl Unpin for EOSEQ_AW","synthetic":true,"types":[]},{"text":"impl Unpin for EOC_A","synthetic":true,"types":[]},{"text":"impl Unpin for EOC_AW","synthetic":true,"types":[]},{"text":"impl Unpin for EOSMP_A","synthetic":true,"types":[]},{"text":"impl Unpin for EOSMP_AW","synthetic":true,"types":[]},{"text":"impl Unpin for ADRDY_A","synthetic":true,"types":[]},{"text":"impl Unpin for ADRDY_AW","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for AWDIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OVRIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EOSEQIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EOCIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EOSMPIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADRDYIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for AWDIE_A","synthetic":true,"types":[]},{"text":"impl Unpin for OVRIE_A","synthetic":true,"types":[]},{"text":"impl Unpin for EOSEQIE_A","synthetic":true,"types":[]},{"text":"impl Unpin for EOCIE_A","synthetic":true,"types":[]},{"text":"impl Unpin for EOSMPIE_A","synthetic":true,"types":[]},{"text":"impl Unpin for ADRDYIE_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADCAL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADSTP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADSTART_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADDIS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ADCAL_A","synthetic":true,"types":[]},{"text":"impl Unpin for ADCAL_AW","synthetic":true,"types":[]},{"text":"impl Unpin for ADSTP_A","synthetic":true,"types":[]},{"text":"impl Unpin for ADSTP_AW","synthetic":true,"types":[]},{"text":"impl Unpin for ADSTART_A","synthetic":true,"types":[]},{"text":"impl Unpin for ADSTART_AW","synthetic":true,"types":[]},{"text":"impl Unpin for ADDIS_A","synthetic":true,"types":[]},{"text":"impl Unpin for ADDIS_AW","synthetic":true,"types":[]},{"text":"impl Unpin for ADEN_A","synthetic":true,"types":[]},{"text":"impl Unpin for ADEN_AW","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for AWDCH_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for AWDEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for AWDSGL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DISCEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for AUTOFF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for AUTDLY_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CONT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OVRMOD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EXTEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EXTSEL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ALIGN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RES_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SCANDIR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DMACFG_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DMAEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WAIT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for AWDEN_A","synthetic":true,"types":[]},{"text":"impl Unpin for AWDSGL_A","synthetic":true,"types":[]},{"text":"impl Unpin for DISCEN_A","synthetic":true,"types":[]},{"text":"impl Unpin for AUTOFF_A","synthetic":true,"types":[]},{"text":"impl Unpin for CONT_A","synthetic":true,"types":[]},{"text":"impl Unpin for OVRMOD_A","synthetic":true,"types":[]},{"text":"impl Unpin for EXTEN_A","synthetic":true,"types":[]},{"text":"impl Unpin for EXTSEL_A","synthetic":true,"types":[]},{"text":"impl Unpin for ALIGN_A","synthetic":true,"types":[]},{"text":"impl Unpin for RES_A","synthetic":true,"types":[]},{"text":"impl Unpin for SCANDIR_A","synthetic":true,"types":[]},{"text":"impl Unpin for DMACFG_A","synthetic":true,"types":[]},{"text":"impl Unpin for DMAEN_A","synthetic":true,"types":[]},{"text":"impl Unpin for WAIT_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CKMODE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for CKMODE_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SMP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for SMP_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for HT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for LT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CHSEL18_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CHSEL17_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CHSEL16_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CHSEL15_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CHSEL14_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CHSEL13_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CHSEL12_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CHSEL11_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CHSEL10_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CHSEL9_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CHSEL8_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CHSEL7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CHSEL6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CHSEL5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CHSEL4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CHSEL3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CHSEL2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CHSEL1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CHSEL0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for CHSEL18_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for VBATEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TSEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for VREFEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for VBATEN_A","synthetic":true,"types":[]},{"text":"impl Unpin for TSEN_A","synthetic":true,"types":[]},{"text":"impl Unpin for VREFEN_A","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for UE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for UESM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for IDLEIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RXNEIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TCIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TXEIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PEIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PCE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WAKE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for M0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MME_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CMIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OVER8_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DEDT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DEAT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RTOIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EOBIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for M1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for UE_A","synthetic":true,"types":[]},{"text":"impl Unpin for UESM_A","synthetic":true,"types":[]},{"text":"impl Unpin for RE_A","synthetic":true,"types":[]},{"text":"impl Unpin for TE_A","synthetic":true,"types":[]},{"text":"impl Unpin for IDLEIE_A","synthetic":true,"types":[]},{"text":"impl Unpin for RXNEIE_A","synthetic":true,"types":[]},{"text":"impl Unpin for TCIE_A","synthetic":true,"types":[]},{"text":"impl Unpin for TXEIE_A","synthetic":true,"types":[]},{"text":"impl Unpin for PEIE_A","synthetic":true,"types":[]},{"text":"impl Unpin for PS_A","synthetic":true,"types":[]},{"text":"impl Unpin for PCE_A","synthetic":true,"types":[]},{"text":"impl Unpin for WAKE_A","synthetic":true,"types":[]},{"text":"impl Unpin for M0_A","synthetic":true,"types":[]},{"text":"impl Unpin for MME_A","synthetic":true,"types":[]},{"text":"impl Unpin for CMIE_A","synthetic":true,"types":[]},{"text":"impl Unpin for OVER8_A","synthetic":true,"types":[]},{"text":"impl Unpin for RTOIE_A","synthetic":true,"types":[]},{"text":"impl Unpin for EOBIE_A","synthetic":true,"types":[]},{"text":"impl Unpin for M1_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RTOEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ABRMOD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ABREN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MSBFIRST_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DATAINV_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TXINV_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RXINV_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SWAP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for LINEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for STOP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CLKEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CPOL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CPHA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for LBCL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for LBDIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for LBDL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADDM7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for RTOEN_A","synthetic":true,"types":[]},{"text":"impl Unpin for ABRMOD_A","synthetic":true,"types":[]},{"text":"impl Unpin for ABREN_A","synthetic":true,"types":[]},{"text":"impl Unpin for MSBFIRST_A","synthetic":true,"types":[]},{"text":"impl Unpin for DATAINV_A","synthetic":true,"types":[]},{"text":"impl Unpin for TXINV_A","synthetic":true,"types":[]},{"text":"impl Unpin for RXINV_A","synthetic":true,"types":[]},{"text":"impl Unpin for SWAP_A","synthetic":true,"types":[]},{"text":"impl Unpin for LINEN_A","synthetic":true,"types":[]},{"text":"impl Unpin for STOP_A","synthetic":true,"types":[]},{"text":"impl Unpin for CLKEN_A","synthetic":true,"types":[]},{"text":"impl Unpin for CPOL_A","synthetic":true,"types":[]},{"text":"impl Unpin for CPHA_A","synthetic":true,"types":[]},{"text":"impl Unpin for LBCL_A","synthetic":true,"types":[]},{"text":"impl Unpin for LBDIE_A","synthetic":true,"types":[]},{"text":"impl Unpin for LBDL_A","synthetic":true,"types":[]},{"text":"impl Unpin for ADDM7_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WUFIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WUS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SCARCNT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DEP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DEM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DDRE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OVRDIS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ONEBIT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CTSIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CTSE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RTSE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DMAT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DMAR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SCEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for NACK_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for HDSEL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for IRLP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for IREN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for WUFIE_A","synthetic":true,"types":[]},{"text":"impl Unpin for WUS_A","synthetic":true,"types":[]},{"text":"impl Unpin for DEP_A","synthetic":true,"types":[]},{"text":"impl Unpin for DEM_A","synthetic":true,"types":[]},{"text":"impl Unpin for DDRE_A","synthetic":true,"types":[]},{"text":"impl Unpin for OVRDIS_A","synthetic":true,"types":[]},{"text":"impl Unpin for ONEBIT_A","synthetic":true,"types":[]},{"text":"impl Unpin for CTSIE_A","synthetic":true,"types":[]},{"text":"impl Unpin for CTSE_A","synthetic":true,"types":[]},{"text":"impl Unpin for RTSE_A","synthetic":true,"types":[]},{"text":"impl Unpin for DMAT_A","synthetic":true,"types":[]},{"text":"impl Unpin for DMAR_A","synthetic":true,"types":[]},{"text":"impl Unpin for SCEN_A","synthetic":true,"types":[]},{"text":"impl Unpin for NACK_A","synthetic":true,"types":[]},{"text":"impl Unpin for HDSEL_A","synthetic":true,"types":[]},{"text":"impl Unpin for IRLP_A","synthetic":true,"types":[]},{"text":"impl Unpin for IREN_A","synthetic":true,"types":[]},{"text":"impl Unpin for EIE_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BRR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for GT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PSC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BLEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RTO_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TXFRQ_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RXFRQ_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MMRQ_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SBKRQ_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ABRRQ_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TXFRQ_A","synthetic":true,"types":[]},{"text":"impl Unpin for RXFRQ_A","synthetic":true,"types":[]},{"text":"impl Unpin for MMRQ_A","synthetic":true,"types":[]},{"text":"impl Unpin for SBKRQ_A","synthetic":true,"types":[]},{"text":"impl Unpin for ABRRQ_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WUCF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CMCF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EOBCF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RTOCF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CTSCF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for LBDCF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TCCF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for IDLECF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ORECF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for NCF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FECF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PECF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for WUCF_A","synthetic":true,"types":[]},{"text":"impl Unpin for CMCF_A","synthetic":true,"types":[]},{"text":"impl Unpin for EOBCF_A","synthetic":true,"types":[]},{"text":"impl Unpin for RTOCF_A","synthetic":true,"types":[]},{"text":"impl Unpin for CTSCF_A","synthetic":true,"types":[]},{"text":"impl Unpin for LBDCF_A","synthetic":true,"types":[]},{"text":"impl Unpin for TCCF_A","synthetic":true,"types":[]},{"text":"impl Unpin for IDLECF_A","synthetic":true,"types":[]},{"text":"impl Unpin for ORECF_A","synthetic":true,"types":[]},{"text":"impl Unpin for NCF_A","synthetic":true,"types":[]},{"text":"impl Unpin for FECF_A","synthetic":true,"types":[]},{"text":"impl Unpin for PECF_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TDR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for HT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for HU_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MNT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MNU_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ST_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SU_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for YT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for YU_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WDU_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MU_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DU_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TSEDGE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for REFCKON_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BYPSHAD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FMT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ALRAE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TSE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ALRAIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TSIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADD1H_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SUB1H_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BKP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for COSEL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for POL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OSEL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for COE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SHPF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RSF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for INIT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ALRAF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TSF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TSOVF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TAMP1F_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TAMP2F_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PREDIV_A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PREDIV_S_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MSK4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WDSEL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DU_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MSK3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for HT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for HU_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MSK2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MNT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MNU_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MSK1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ST_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SU_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for KEY_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADD1S_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SUBFS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CALP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CALW8_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CALW16_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CALM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PC15MODE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PC15VALUE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PC14MODE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PC14VALUE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PC13MODE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PC13VALUE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TAMP_PUDIS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TAMP_PRCH_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TAMPFLT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TAMPFREQ_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TAMPTS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TAMP2_TRG_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TAMP2E_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TAMPIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TAMP1TRG_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TAMP1E_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MASKSS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BKP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CKD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ARPE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OPM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for URS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for UDIS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for CKD_A","synthetic":true,"types":[]},{"text":"impl Unpin for ARPE_A","synthetic":true,"types":[]},{"text":"impl Unpin for URS_A","synthetic":true,"types":[]},{"text":"impl Unpin for UDIS_A","synthetic":true,"types":[]},{"text":"impl Unpin for CEN_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OIS2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OIS1N_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OIS1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MMS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CCDS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CCUS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CCPC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MSM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SMS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TDE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC2DE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC1DE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for UDE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for COMIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC2IE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC1IE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for UIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for UIE_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC2OF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC1OF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BIF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TIF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for COMIF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC2IF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC1IF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for UIF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for UIF_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BG_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TG_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for COMG_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC2G_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC1G_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for UG_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for UG_AW","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OC2M_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OC2PE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OC2FE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC2S_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OC1M_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OC1PE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OC1FE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC1S_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for IC2F_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for IC2PSC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC2S_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for IC1F_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for IC1PSC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC1S_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC2NP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC2P_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC2E_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC1NP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC1NE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC1P_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC1E_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CNT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PSC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ARR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for REP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CCR1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CCR2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MOE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for AOE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BKP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BKE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OSSR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OSSI_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for LOCK_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DTG_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DBL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DBA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DMAB_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CKD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ARPE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OPM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for URS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for UDIS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for CKD_A","synthetic":true,"types":[]},{"text":"impl Unpin for ARPE_A","synthetic":true,"types":[]},{"text":"impl Unpin for OPM_A","synthetic":true,"types":[]},{"text":"impl Unpin for URS_A","synthetic":true,"types":[]},{"text":"impl Unpin for UDIS_A","synthetic":true,"types":[]},{"text":"impl Unpin for CEN_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OIS1N_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OIS1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CCDS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CCUS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CCPC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OIS1N_A","synthetic":true,"types":[]},{"text":"impl Unpin for OIS1_A","synthetic":true,"types":[]},{"text":"impl Unpin for CCDS_A","synthetic":true,"types":[]},{"text":"impl Unpin for CCUS_A","synthetic":true,"types":[]},{"text":"impl Unpin for CCPC_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TDE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC1DE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for UDE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for COMIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC1IE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for UIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for CC1DE_A","synthetic":true,"types":[]},{"text":"impl Unpin for BIE_A","synthetic":true,"types":[]},{"text":"impl Unpin for COMIE_A","synthetic":true,"types":[]},{"text":"impl Unpin for CC1IE_A","synthetic":true,"types":[]},{"text":"impl Unpin for UIE_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC1OF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BIF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TIF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for COMIF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC1IF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for UIF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for UIF_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BG_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TG_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for COMG_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC1G_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for UG_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for UG_AW","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OC1M_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OC1PE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OC1FE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC1S_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for IC1F_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for IC1PSC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC1S_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC1NP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC1NE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC1P_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC1E_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CNT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PSC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ARR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for REP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CCR1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MOE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for AOE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BKP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BKE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OSSR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OSSI_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for LOCK_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DTG_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DBL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DBA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DMAB_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CTPH_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CTPL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SSD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SSE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SSPSC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PGPSC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MCV_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for IODEF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SYNCPOL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for AM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for START_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TSCE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MCEIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EOAIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MCEIC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EOAIC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MCEF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EOAF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for G6_IO4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for G6_IO3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for G6_IO2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for G6_IO1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for G5_IO4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for G5_IO3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for G5_IO2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for G5_IO1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for G4_IO4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for G4_IO3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for G4_IO2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for G4_IO1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for G3_IO4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for G3_IO3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for G3_IO2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for G3_IO1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for G2_IO4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for G2_IO3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for G2_IO2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for G2_IO1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for G1_IO4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for G1_IO3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for G1_IO2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for G1_IO1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for G6_IO4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for G6_IO3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for G6_IO2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for G6_IO1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for G5_IO4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for G5_IO3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for G5_IO2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for G5_IO1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for G4_IO4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for G4_IO3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for G4_IO2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for G4_IO1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for G3_IO4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for G3_IO3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for G3_IO2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for G3_IO1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for G2_IO4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for G2_IO3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for G2_IO2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for G2_IO1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for G1_IO4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for G1_IO3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for G1_IO2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for G1_IO1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for G6_IO4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for G6_IO3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for G6_IO2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for G6_IO1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for G5_IO4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for G5_IO3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for G5_IO2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for G5_IO1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for G4_IO4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for G4_IO3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for G4_IO2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for G4_IO1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for G3_IO4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for G3_IO3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for G3_IO2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for G3_IO1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for G2_IO4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for G2_IO3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for G2_IO2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for G2_IO1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for G1_IO4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for G1_IO3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for G1_IO2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for G1_IO1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for G6_IO4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for G6_IO3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for G6_IO2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for G6_IO1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for G5_IO4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for G5_IO3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for G5_IO2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for G5_IO1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for G4_IO4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for G4_IO3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for G4_IO2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for G4_IO1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for G3_IO4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for G3_IO3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for G3_IO2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for G3_IO1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for G2_IO4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for G2_IO3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for G2_IO2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for G2_IO1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for G1_IO4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for G1_IO3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for G1_IO2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for G1_IO1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for G8S_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for G7S_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for G8E_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for G7E_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for G6E_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for G5E_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for G4E_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for G3E_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for G2E_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for G1E_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TXEOM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TXSOM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CECEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for LBPEGEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BREGEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BRESTP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RXTOL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SFT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for LSTN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OAR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TXD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TXACKE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TXERR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TXUDR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TXEND_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TXBR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ARBLST_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RXACKE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for LBPE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SBPE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BRE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RXOVR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RXEND_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RXBR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TXACKIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TXERRIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TXUDRIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TXENDIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TXBRIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ARBLSTIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RXACKIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for LBPEIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SBPEIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BREIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RXOVRIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RXENDIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RXBRIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for LATENCY_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PRFTBE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for LATENCY_A","synthetic":true,"types":[]},{"text":"impl Unpin for PRFTBE_A","synthetic":true,"types":[]},{"text":"impl Unpin for PRFTBS_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FKEYR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OPTKEYR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EOP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WRPRT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PGERR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for EOP_A","synthetic":true,"types":[]},{"text":"impl Unpin for WRPRT_A","synthetic":true,"types":[]},{"text":"impl Unpin for PGERR_A","synthetic":true,"types":[]},{"text":"impl Unpin for BSY_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FORCE_OPTLOAD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EOPIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ERRIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OPTWRE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for LOCK_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for STRT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OPTER_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OPTPG_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MER_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PER_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PG_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for FORCE_OPTLOAD_A","synthetic":true,"types":[]},{"text":"impl Unpin for EOPIE_A","synthetic":true,"types":[]},{"text":"impl Unpin for ERRIE_A","synthetic":true,"types":[]},{"text":"impl Unpin for OPTWRE_A","synthetic":true,"types":[]},{"text":"impl Unpin for LOCK_A","synthetic":true,"types":[]},{"text":"impl Unpin for STRT_A","synthetic":true,"types":[]},{"text":"impl Unpin for OPTER_A","synthetic":true,"types":[]},{"text":"impl Unpin for OPTPG_A","synthetic":true,"types":[]},{"text":"impl Unpin for MER_A","synthetic":true,"types":[]},{"text":"impl Unpin for PER_A","synthetic":true,"types":[]},{"text":"impl Unpin for PG_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FAR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OPTERR_A","synthetic":true,"types":[]},{"text":"impl Unpin for RDPRT_A","synthetic":true,"types":[]},{"text":"impl Unpin for WDG_SW_A","synthetic":true,"types":[]},{"text":"impl Unpin for NRST_STOP_A","synthetic":true,"types":[]},{"text":"impl Unpin for NRST_STDBY_A","synthetic":true,"types":[]},{"text":"impl Unpin for NBOOT0_A","synthetic":true,"types":[]},{"text":"impl Unpin for NBOOT1_A","synthetic":true,"types":[]},{"text":"impl Unpin for VDDA_MONITOR_A","synthetic":true,"types":[]},{"text":"impl Unpin for RAM_PARITY_CHECK_A","synthetic":true,"types":[]},{"text":"impl Unpin for BOOT_SEL_A","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DBG_STOP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DBG_STANDBY_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DBG_TIM2_STOP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DBG_TIM3_STOP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TIM3_COUNTER_STOPPED_WHEN_CORE_IS_HALTED_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DBG_TIM7_STOP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DBG_TIM14_STOP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DBG_RTC_STOP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DBG_WWDG_STOP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DBG_IWDG_STOP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DBG_I2C1_SMBUS_TIMEOUT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DBG_CAN_STOP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DBG_TIM1_STOP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DBG_TIM15_STOP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DBG_TIM16_STOP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DBG_TIM17_STOP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for STAT_TX_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DTOG_TX_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CTR_TX_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EP_KIND_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EP_TYPE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SETUP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for STAT_RX_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DTOG_RX_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CTR_RX_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for STAT_TX_A","synthetic":true,"types":[]},{"text":"impl Unpin for EP_TYPE_A","synthetic":true,"types":[]},{"text":"impl Unpin for STAT_RX_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for STAT_TX_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DTOG_TX_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CTR_TX_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EP_KIND_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EP_TYPE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SETUP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for STAT_RX_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DTOG_RX_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CTR_RX_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for STAT_TX_A","synthetic":true,"types":[]},{"text":"impl Unpin for EP_TYPE_A","synthetic":true,"types":[]},{"text":"impl Unpin for STAT_RX_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for STAT_TX_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DTOG_TX_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CTR_TX_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EP_KIND_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EP_TYPE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SETUP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for STAT_RX_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DTOG_RX_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CTR_RX_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for STAT_TX_A","synthetic":true,"types":[]},{"text":"impl Unpin for EP_TYPE_A","synthetic":true,"types":[]},{"text":"impl Unpin for STAT_RX_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for STAT_TX_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DTOG_TX_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CTR_TX_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EP_KIND_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EP_TYPE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SETUP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for STAT_RX_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DTOG_RX_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CTR_RX_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for STAT_TX_A","synthetic":true,"types":[]},{"text":"impl Unpin for EP_TYPE_A","synthetic":true,"types":[]},{"text":"impl Unpin for STAT_RX_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for STAT_TX_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DTOG_TX_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CTR_TX_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EP_KIND_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EP_TYPE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SETUP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for STAT_RX_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DTOG_RX_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CTR_RX_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for STAT_TX_A","synthetic":true,"types":[]},{"text":"impl Unpin for EP_TYPE_A","synthetic":true,"types":[]},{"text":"impl Unpin for STAT_RX_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for STAT_TX_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DTOG_TX_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CTR_TX_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EP_KIND_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EP_TYPE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SETUP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for STAT_RX_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DTOG_RX_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CTR_RX_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for STAT_TX_A","synthetic":true,"types":[]},{"text":"impl Unpin for EP_TYPE_A","synthetic":true,"types":[]},{"text":"impl Unpin for STAT_RX_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for STAT_TX_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DTOG_TX_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CTR_TX_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EP_KIND_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EP_TYPE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SETUP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for STAT_RX_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DTOG_RX_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CTR_RX_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for STAT_TX_A","synthetic":true,"types":[]},{"text":"impl Unpin for EP_TYPE_A","synthetic":true,"types":[]},{"text":"impl Unpin for STAT_RX_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for STAT_TX_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DTOG_TX_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CTR_TX_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EP_KIND_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EP_TYPE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SETUP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for STAT_RX_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DTOG_RX_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CTR_RX_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for STAT_TX_A","synthetic":true,"types":[]},{"text":"impl Unpin for EP_TYPE_A","synthetic":true,"types":[]},{"text":"impl Unpin for STAT_RX_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FRES_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PDWN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for LPMODE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FSUSP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RESUME_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for L1RESUME_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for L1REQM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ESOFM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SOFM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RESETM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SUSPM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WKUPM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ERRM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PMAOVRM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CTRM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for FRES_A","synthetic":true,"types":[]},{"text":"impl Unpin for PDWN_A","synthetic":true,"types":[]},{"text":"impl Unpin for LPMODE_A","synthetic":true,"types":[]},{"text":"impl Unpin for FSUSP_A","synthetic":true,"types":[]},{"text":"impl Unpin for RESUME_A","synthetic":true,"types":[]},{"text":"impl Unpin for L1RESUME_A","synthetic":true,"types":[]},{"text":"impl Unpin for L1REQM_A","synthetic":true,"types":[]},{"text":"impl Unpin for ESOFM_A","synthetic":true,"types":[]},{"text":"impl Unpin for SOFM_A","synthetic":true,"types":[]},{"text":"impl Unpin for RESETM_A","synthetic":true,"types":[]},{"text":"impl Unpin for SUSPM_A","synthetic":true,"types":[]},{"text":"impl Unpin for WKUPM_A","synthetic":true,"types":[]},{"text":"impl Unpin for ERRM_A","synthetic":true,"types":[]},{"text":"impl Unpin for PMAOVRM_A","synthetic":true,"types":[]},{"text":"impl Unpin for CTRM_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for L1REQ_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ESOF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SOF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RESET_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SUSP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WKUP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ERR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PMAOVR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for DIR_A","synthetic":true,"types":[]},{"text":"impl Unpin for L1REQ_A","synthetic":true,"types":[]},{"text":"impl Unpin for ESOF_A","synthetic":true,"types":[]},{"text":"impl Unpin for SOF_A","synthetic":true,"types":[]},{"text":"impl Unpin for RESET_A","synthetic":true,"types":[]},{"text":"impl Unpin for SUSP_A","synthetic":true,"types":[]},{"text":"impl Unpin for WKUP_A","synthetic":true,"types":[]},{"text":"impl Unpin for ERR_A","synthetic":true,"types":[]},{"text":"impl Unpin for PMAOVR_A","synthetic":true,"types":[]},{"text":"impl Unpin for CTR_A","synthetic":true,"types":[]},{"text":"impl Unpin for LCK_A","synthetic":true,"types":[]},{"text":"impl Unpin for RXDM_A","synthetic":true,"types":[]},{"text":"impl Unpin for RXDP_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for EF_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BTABLE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for LPMEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for LPMACK_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for LPMEN_A","synthetic":true,"types":[]},{"text":"impl Unpin for LPMACK_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BCDEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DCDEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PDEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SDEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DPPU_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for BCDEN_A","synthetic":true,"types":[]},{"text":"impl Unpin for DCDEN_A","synthetic":true,"types":[]},{"text":"impl Unpin for PDEN_A","synthetic":true,"types":[]},{"text":"impl Unpin for SDEN_A","synthetic":true,"types":[]},{"text":"impl Unpin for DCDET_A","synthetic":true,"types":[]},{"text":"impl Unpin for PDET_A","synthetic":true,"types":[]},{"text":"impl Unpin for SDET_A","synthetic":true,"types":[]},{"text":"impl Unpin for PS2DET_A","synthetic":true,"types":[]},{"text":"impl Unpin for DPPU_A","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TRIM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SWSYNC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for AUTOTRIMEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ESYNCIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ERRIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SYNCWARNIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SYNCOKIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SYNCPOL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SYNCSRC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SYNCDIV_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FELIM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RELOAD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ESYNCC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ERRC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SYNCWARNC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SYNCOKC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for TX","synthetic":true,"types":[]},{"text":"impl Unpin for RX","synthetic":true,"types":[]},{"text":"impl Unpin for FB","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for STID_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EXID_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for IDE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RTR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TXRQ_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for IDE_A","synthetic":true,"types":[]},{"text":"impl Unpin for RTR_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TIME_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TGT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DLC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DATA3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DATA2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DATA1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DATA0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DATA7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DATA6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DATA5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DATA4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for IDE_A","synthetic":true,"types":[]},{"text":"impl Unpin for RTR_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FB0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FB1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FB2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FB3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FB4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FB5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FB6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FB7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FB8_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FB9_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FB10_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FB11_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FB12_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FB13_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FB14_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FB15_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FB16_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FB17_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FB18_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FB19_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FB20_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FB21_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FB22_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FB23_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FB24_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FB25_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FB26_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FB27_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FB28_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FB29_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FB30_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FB31_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FB0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FB1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FB2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FB3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FB4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FB5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FB6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FB7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FB8_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FB9_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FB10_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FB11_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FB12_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FB13_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FB14_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FB15_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FB16_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FB17_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FB18_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FB19_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FB20_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FB21_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FB22_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FB23_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FB24_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FB25_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FB26_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FB27_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FB28_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FB29_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FB30_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FB31_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DBF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RESET_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TTCM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ABOM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for AWUM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for NART_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RFLM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TXFP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SLEEP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for INRQ_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SLAKI_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WKUI_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ERRI_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ABRQ2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TERR2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ALST2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TXOK2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RQCP2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ABRQ1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TERR1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ALST1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TXOK1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RQCP1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ABRQ0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TERR0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ALST0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TXOK0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RQCP0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RFOM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FOVR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FULL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for RFOM_A","synthetic":true,"types":[]},{"text":"impl Unpin for FOVR_A","synthetic":true,"types":[]},{"text":"impl Unpin for FOVR_AW","synthetic":true,"types":[]},{"text":"impl Unpin for FULL_A","synthetic":true,"types":[]},{"text":"impl Unpin for FULL_AW","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SLKIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WKUIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ERRIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for LECIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BOFIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EPVIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EWGIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FOVIE1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FFIE1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FMPIE1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FOVIE0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FFIE0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FMPIE0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TMEIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for SLKIE_A","synthetic":true,"types":[]},{"text":"impl Unpin for WKUIE_A","synthetic":true,"types":[]},{"text":"impl Unpin for ERRIE_A","synthetic":true,"types":[]},{"text":"impl Unpin for LECIE_A","synthetic":true,"types":[]},{"text":"impl Unpin for BOFIE_A","synthetic":true,"types":[]},{"text":"impl Unpin for EPVIE_A","synthetic":true,"types":[]},{"text":"impl Unpin for EWGIE_A","synthetic":true,"types":[]},{"text":"impl Unpin for FOVIE1_A","synthetic":true,"types":[]},{"text":"impl Unpin for FFIE1_A","synthetic":true,"types":[]},{"text":"impl Unpin for FMPIE1_A","synthetic":true,"types":[]},{"text":"impl Unpin for FOVIE0_A","synthetic":true,"types":[]},{"text":"impl Unpin for FFIE0_A","synthetic":true,"types":[]},{"text":"impl Unpin for FMPIE0_A","synthetic":true,"types":[]},{"text":"impl Unpin for TMEIE_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for LEC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for LEC_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SILM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for LBKM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SJW_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TS2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TS1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BRP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for SILM_A","synthetic":true,"types":[]},{"text":"impl Unpin for LBKM_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CAN2SB_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FINIT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FBM0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FBM1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FBM2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FBM3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FBM4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FBM5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FBM6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FBM7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FBM8_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FBM9_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FBM10_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FBM11_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FBM12_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FBM13_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FBM14_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FBM15_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FBM16_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FBM17_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FBM18_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FBM19_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FBM20_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FBM21_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FBM22_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FBM23_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FBM24_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FBM25_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FBM26_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FBM27_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FSC0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FSC1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FSC2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FSC3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FSC4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FSC5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FSC6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FSC7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FSC8_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FSC9_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FSC10_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FSC11_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FSC12_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FSC13_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FSC14_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FSC15_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FSC16_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FSC17_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FSC18_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FSC19_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FSC20_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FSC21_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FSC22_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FSC23_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FSC24_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FSC25_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FSC26_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FSC27_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FFA0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FFA1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FFA2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FFA3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FFA4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FFA5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FFA6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FFA7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FFA8_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FFA9_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FFA10_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FFA11_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FFA12_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FFA13_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FFA14_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FFA15_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FFA16_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FFA17_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FFA18_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FFA19_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FFA20_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FFA21_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FFA22_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FFA23_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FFA24_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FFA25_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FFA26_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FFA27_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FACT0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FACT1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FACT2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FACT3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FACT4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FACT5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FACT6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FACT7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FACT8_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FACT9_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FACT10_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FACT11_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FACT12_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FACT13_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FACT14_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FACT15_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FACT16_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FACT17_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FACT18_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FACT19_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FACT20_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FACT21_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FACT22_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FACT23_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FACT24_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FACT25_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FACT26_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FACT27_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EN1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BOFF1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TEN1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TSEL1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WAVE1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MAMP1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DMAEN1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DMAUDRIE1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EN2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BOFF2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TEN2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TSEL2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WAVE2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MAMP2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DMAEN2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DMAUDRIE2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for EN1_A","synthetic":true,"types":[]},{"text":"impl Unpin for BOFF1_A","synthetic":true,"types":[]},{"text":"impl Unpin for TEN1_A","synthetic":true,"types":[]},{"text":"impl Unpin for TSEL1_A","synthetic":true,"types":[]},{"text":"impl Unpin for WAVE1_A","synthetic":true,"types":[]},{"text":"impl Unpin for DMAEN1_A","synthetic":true,"types":[]},{"text":"impl Unpin for DMAUDRIE1_A","synthetic":true,"types":[]},{"text":"impl Unpin for TSEL2_A","synthetic":true,"types":[]},{"text":"impl Unpin for WAVE2_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SWTRIG1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SWTRIG2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for SWTRIG1_AW","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DACC1DHR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DACC1DHR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DACC1DHR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DMAUDR2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DMAUDR1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for DMAUDR2_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DACC2DHR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DACC2DHR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DACC2DHR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DACC1DHR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DACC2DHR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DACC1DHR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DACC2DHR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DACC2DHR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DACC1DHR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ENABLE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TICKINT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CLKSOURCE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for COUNTFLAG_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RELOAD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CURRENT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TENMS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SKEW_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for NOREF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CKD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ARPE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CMS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DIR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OPM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for URS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for UDIS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for CKD_A","synthetic":true,"types":[]},{"text":"impl Unpin for ARPE_A","synthetic":true,"types":[]},{"text":"impl Unpin for CMS_A","synthetic":true,"types":[]},{"text":"impl Unpin for DIR_A","synthetic":true,"types":[]},{"text":"impl Unpin for OPM_A","synthetic":true,"types":[]},{"text":"impl Unpin for URS_A","synthetic":true,"types":[]},{"text":"impl Unpin for UDIS_A","synthetic":true,"types":[]},{"text":"impl Unpin for CEN_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TI1S_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MMS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CCDS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TI1S_A","synthetic":true,"types":[]},{"text":"impl Unpin for MMS_A","synthetic":true,"types":[]},{"text":"impl Unpin for CCDS_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ETP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ECE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ETPS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ETF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MSM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SMS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ETP_A","synthetic":true,"types":[]},{"text":"impl Unpin for ECE_A","synthetic":true,"types":[]},{"text":"impl Unpin for ETPS_A","synthetic":true,"types":[]},{"text":"impl Unpin for ETF_A","synthetic":true,"types":[]},{"text":"impl Unpin for MSM_A","synthetic":true,"types":[]},{"text":"impl Unpin for TS_A","synthetic":true,"types":[]},{"text":"impl Unpin for SMS_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TDE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for COMDE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC4DE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC3DE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC2DE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC1DE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for UDE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC4IE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC3IE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC2IE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC1IE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for UIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TDE_A","synthetic":true,"types":[]},{"text":"impl Unpin for CC4DE_A","synthetic":true,"types":[]},{"text":"impl Unpin for UDE_A","synthetic":true,"types":[]},{"text":"impl Unpin for TIE_A","synthetic":true,"types":[]},{"text":"impl Unpin for CC4IE_A","synthetic":true,"types":[]},{"text":"impl Unpin for UIE_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC4OF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC3OF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC2OF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC1OF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TIF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC4IF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC3IF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC2IF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC1IF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for UIF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for CC4OF_A","synthetic":true,"types":[]},{"text":"impl Unpin for CC4OF_AW","synthetic":true,"types":[]},{"text":"impl Unpin for TIF_A","synthetic":true,"types":[]},{"text":"impl Unpin for TIF_AW","synthetic":true,"types":[]},{"text":"impl Unpin for CC4IF_A","synthetic":true,"types":[]},{"text":"impl Unpin for CC4IF_AW","synthetic":true,"types":[]},{"text":"impl Unpin for UIF_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TG_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC4G_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC3G_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC2G_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC1G_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for UG_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TG_AW","synthetic":true,"types":[]},{"text":"impl Unpin for CC4G_AW","synthetic":true,"types":[]},{"text":"impl Unpin for UG_AW","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OC2CE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OC2M_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OC2PE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OC2FE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC2S_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OC1CE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OC1M_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OC1PE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OC1FE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC1S_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OC2M_A","synthetic":true,"types":[]},{"text":"impl Unpin for OC2PE_A","synthetic":true,"types":[]},{"text":"impl Unpin for CC2S_A","synthetic":true,"types":[]},{"text":"impl Unpin for OC1PE_A","synthetic":true,"types":[]},{"text":"impl Unpin for CC1S_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for IC2F_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for IC2PSC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC2S_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for IC1F_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for IC1PSC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC1S_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for CC2S_A","synthetic":true,"types":[]},{"text":"impl Unpin for IC1F_A","synthetic":true,"types":[]},{"text":"impl Unpin for CC1S_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OC4CE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OC4M_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OC4PE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OC4FE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC4S_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OC3CE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OC3M_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OC3PE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OC3FE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC3S_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OC4M_A","synthetic":true,"types":[]},{"text":"impl Unpin for OC4PE_A","synthetic":true,"types":[]},{"text":"impl Unpin for CC4S_A","synthetic":true,"types":[]},{"text":"impl Unpin for OC3PE_A","synthetic":true,"types":[]},{"text":"impl Unpin for CC3S_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for IC4F_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for IC4PSC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC4S_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for IC3F_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for IC3PSC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC3S_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for CC4S_A","synthetic":true,"types":[]},{"text":"impl Unpin for CC3S_A","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC4NP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC4P_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC4E_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC3NP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC3P_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC3E_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC2NP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC2P_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC2E_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC1NP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC1P_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CC1E_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CNT_H_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CNT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PSC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ARR_H_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ARR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CCR1_H_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CCR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DBL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DBA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DMAR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for COMP1EN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for COMP1MODE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for COMP1INSEL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for COMP1OUTSEL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for COMP1POL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for COMP1HYST_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for COMP1LOCK_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for COMP2EN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for COMP2MODE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for COMP2INSEL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WNDWEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for COMP2OUTSEL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for COMP2POL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for COMP2HYST_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for COMP2LOCK_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for COMP1SW1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for COMP1EN_A","synthetic":true,"types":[]},{"text":"impl Unpin for COMP1MODE_A","synthetic":true,"types":[]},{"text":"impl Unpin for COMP1INSEL_A","synthetic":true,"types":[]},{"text":"impl Unpin for COMP1OUTSEL_A","synthetic":true,"types":[]},{"text":"impl Unpin for COMP1POL_A","synthetic":true,"types":[]},{"text":"impl Unpin for COMP1HYST_A","synthetic":true,"types":[]},{"text":"impl Unpin for COMP1OUT_A","synthetic":true,"types":[]},{"text":"impl Unpin for COMP1LOCK_A","synthetic":true,"types":[]},{"text":"impl Unpin for COMP2EN_A","synthetic":true,"types":[]},{"text":"impl Unpin for COMP2MODE_A","synthetic":true,"types":[]},{"text":"impl Unpin for COMP2INSEL_A","synthetic":true,"types":[]},{"text":"impl Unpin for WNDWEN_A","synthetic":true,"types":[]},{"text":"impl Unpin for COMP2OUTSEL_A","synthetic":true,"types":[]},{"text":"impl Unpin for COMP2POL_A","synthetic":true,"types":[]},{"text":"impl Unpin for COMP2HYST_A","synthetic":true,"types":[]},{"text":"impl Unpin for COMP2OUT_A","synthetic":true,"types":[]},{"text":"impl Unpin for COMP2LOCK_A","synthetic":true,"types":[]},{"text":"impl Unpin for COMP1SW1_A","synthetic":true,"types":[]}];
implementors["stm32f0xx_hal"] = [{"text":"impl Unpin for Adc","synthetic":true,"types":[]},{"text":"impl Unpin for VTemp","synthetic":true,"types":[]},{"text":"impl Unpin for VRef","synthetic":true,"types":[]},{"text":"impl Unpin for VBat","synthetic":true,"types":[]},{"text":"impl Unpin for StoredConfig","synthetic":true,"types":[]},{"text":"impl Unpin for AdcSampleTime","synthetic":true,"types":[]},{"text":"impl Unpin for AdcAlign","synthetic":true,"types":[]},{"text":"impl Unpin for AdcPrecision","synthetic":true,"types":[]},{"text":"impl Unpin for C1","synthetic":true,"types":[]},{"text":"impl Unpin for C2","synthetic":true,"types":[]},{"text":"impl Unpin for Delay","synthetic":true,"types":[]},{"text":"impl Unpin for AF0","synthetic":true,"types":[]},{"text":"impl Unpin for AF1","synthetic":true,"types":[]},{"text":"impl Unpin for AF2","synthetic":true,"types":[]},{"text":"impl Unpin for AF3","synthetic":true,"types":[]},{"text":"impl Unpin for AF4","synthetic":true,"types":[]},{"text":"impl Unpin for AF5","synthetic":true,"types":[]},{"text":"impl Unpin for AF6","synthetic":true,"types":[]},{"text":"impl Unpin for AF7","synthetic":true,"types":[]},{"text":"impl&lt;AF&gt; Unpin for Alternate&lt;AF&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;AF: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for Input&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Unpin for Floating","synthetic":true,"types":[]},{"text":"impl Unpin for PullDown","synthetic":true,"types":[]},{"text":"impl Unpin for PullUp","synthetic":true,"types":[]},{"text":"impl Unpin for OpenDrain","synthetic":true,"types":[]},{"text":"impl Unpin for Analog","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for Output&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Unpin for PushPull","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for Pin&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Unpin for Parts","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PA0&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PA1&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PA2&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PA3&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PA4&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PA5&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PA6&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PA7&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PA8&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PA9&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PA10&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PA11&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PA12&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PA13&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PA14&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PA15&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Unpin for Parts","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PB0&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PB1&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PB2&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PB3&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PB4&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PB5&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PB6&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PB7&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PB8&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PB9&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PB10&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PB11&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PB12&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PB13&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PB14&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PB15&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Unpin for Parts","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PC0&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PC1&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PC2&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PC3&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PC4&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PC5&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PC6&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PC7&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PC8&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PC9&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PC10&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PC11&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PC12&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PC13&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PC14&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PC15&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Unpin for Parts","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PD0&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PD1&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PD2&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PD3&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PD4&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PD5&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PD6&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PD7&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PD8&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PD9&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PD10&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PD11&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PD12&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PD13&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PD14&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PD15&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Unpin for Parts","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PE0&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PE1&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PE2&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PE3&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PE4&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PE5&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PE6&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PE7&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PE8&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PE9&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PE10&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PE11&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PE12&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PE13&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PE14&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PE15&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Unpin for Parts","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PF0&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PF1&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PF2&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PF3&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PF6&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PF9&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PF10&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;I2C, SCLPIN, SDAPIN&gt; Unpin for I2c&lt;I2C, SCLPIN, SDAPIN&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;I2C: Unpin,<br>&nbsp;&nbsp;&nbsp;&nbsp;SCLPIN: Unpin,<br>&nbsp;&nbsp;&nbsp;&nbsp;SDAPIN: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Unpin for Error","synthetic":true,"types":[]},{"text":"impl Unpin for Rcc","synthetic":true,"types":[]},{"text":"impl Unpin for CFGR","synthetic":true,"types":[]},{"text":"impl Unpin for Clocks","synthetic":true,"types":[]},{"text":"impl Unpin for HSEBypassMode","synthetic":true,"types":[]},{"text":"impl&lt;USART, TXPIN, RXPIN&gt; Unpin for Serial&lt;USART, TXPIN, RXPIN&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;RXPIN: Unpin,<br>&nbsp;&nbsp;&nbsp;&nbsp;TXPIN: Unpin,<br>&nbsp;&nbsp;&nbsp;&nbsp;USART: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;USART&gt; Unpin for Rx&lt;USART&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;USART: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;USART&gt; Unpin for Tx&lt;USART&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;USART: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Unpin for Error","synthetic":true,"types":[]},{"text":"impl Unpin for Event","synthetic":true,"types":[]},{"text":"impl Unpin for EightBit","synthetic":true,"types":[]},{"text":"impl Unpin for SixteenBit","synthetic":true,"types":[]},{"text":"impl&lt;SPI, SCKPIN, MISOPIN, MOSIPIN, WIDTH&gt; Unpin for Spi&lt;SPI, SCKPIN, MISOPIN, MOSIPIN, WIDTH&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MISOPIN: Unpin,<br>&nbsp;&nbsp;&nbsp;&nbsp;MOSIPIN: Unpin,<br>&nbsp;&nbsp;&nbsp;&nbsp;SCKPIN: Unpin,<br>&nbsp;&nbsp;&nbsp;&nbsp;SPI: Unpin,<br>&nbsp;&nbsp;&nbsp;&nbsp;WIDTH: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Unpin for Error","synthetic":true,"types":[]},{"text":"impl Unpin for Bps","synthetic":true,"types":[]},{"text":"impl Unpin for Hertz","synthetic":true,"types":[]},{"text":"impl Unpin for KiloHertz","synthetic":true,"types":[]},{"text":"impl Unpin for MegaHertz","synthetic":true,"types":[]},{"text":"impl&lt;TIM&gt; Unpin for Timer&lt;TIM&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;TIM: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Unpin for Event","synthetic":true,"types":[]},{"text":"impl Unpin for Tsc","synthetic":true,"types":[]},{"text":"impl Unpin for Config","synthetic":true,"types":[]},{"text":"impl Unpin for Event","synthetic":true,"types":[]},{"text":"impl Unpin for Error","synthetic":true,"types":[]},{"text":"impl Unpin for ClockPrescaler","synthetic":true,"types":[]},{"text":"impl Unpin for MaxCount","synthetic":true,"types":[]},{"text":"impl Unpin for ChargeDischargeTime","synthetic":true,"types":[]},{"text":"impl Unpin for Watchdog","synthetic":true,"types":[]},{"text":"impl Unpin for IwdgTimeout","synthetic":true,"types":[]}];
implementors["typenum"] = [{"text":"impl Unpin for Greater","synthetic":true,"types":[]},{"text":"impl Unpin for Less","synthetic":true,"types":[]},{"text":"impl Unpin for Equal","synthetic":true,"types":[]},{"text":"impl Unpin for B0","synthetic":true,"types":[]},{"text":"impl Unpin for B1","synthetic":true,"types":[]},{"text":"impl&lt;U&gt; Unpin for PInt&lt;U&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;U: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;U&gt; Unpin for NInt&lt;U&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;U: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Unpin for Z0","synthetic":true,"types":[]},{"text":"impl Unpin for UTerm","synthetic":true,"types":[]},{"text":"impl&lt;U, B&gt; Unpin for UInt&lt;U, B&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;B: Unpin,<br>&nbsp;&nbsp;&nbsp;&nbsp;U: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Unpin for ATerm","synthetic":true,"types":[]},{"text":"impl&lt;V, A&gt; Unpin for TArr&lt;V, A&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;A: Unpin,<br>&nbsp;&nbsp;&nbsp;&nbsp;V: Unpin,&nbsp;</span>","synthetic":true,"types":[]}];
implementors["vcell"] = [{"text":"impl&lt;T&gt; Unpin for VolatileCell&lt;T&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;T: Unpin,&nbsp;</span>","synthetic":true,"types":[]}];
implementors["void"] = [{"text":"impl Unpin for Void","synthetic":true,"types":[]}];
implementors["volatile_register"] = [{"text":"impl&lt;T&gt; Unpin for RO&lt;T&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;T: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;T&gt; Unpin for RW&lt;T&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;T: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;T&gt; Unpin for WO&lt;T&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;T: Unpin,&nbsp;</span>","synthetic":true,"types":[]}];
if (window.register_implementors) {window.register_implementors(implementors);} else {window.pending_implementors = implementors;}})()