<def f='llvm/llvm/include/llvm/CodeGen/MachineRegisterInfo.h' l='474' ll='477' type='iterator_range&lt;use_instr_iterator&gt; llvm::MachineRegisterInfo::use_instructions(unsigned int Reg) const'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/CombinerHelper.cpp' l='213' u='c' c='_ZN4llvm14CombinerHelper26matchCombineExtendingLoadsERNS_12MachineInstrERNS_14PreferredTupleE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/GISelChangeObserver.cpp' l='20' u='c' c='_ZN4llvm19GISelChangeObserver20changingAllUsesOfRegERKNS_19MachineRegisterInfoEj'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/LegalizationArtifactCombiner.h' l='342' u='c' c='_ZN4llvm28LegalizationArtifactCombiner21tryCombineInstructionERNS_12MachineInstrERNS_15SmallVectorImplIPS1_EERNS_20GISelObserverWrapperE'/>
<use f='llvm/llvm/lib/CodeGen/MachineLICM.cpp' l='776' u='c' c='_ZN12_GLOBAL__N_115MachineLICMBase12SinkIntoLoopEv'/>
<use f='llvm/llvm/lib/CodeGen/MachineLICM.cpp' l='970' u='c' c='_ZL27isCopyFeedingInvariantStoreRKN4llvm12MachineInstrEPKNS_19MachineRegisterInfoEPKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/CodeGen/MachineLICM.cpp' l='1067' u='c' c='_ZNK12_GLOBAL__N_115MachineLICMBase13HasLoopPHIUseEPKN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/MachineRegisterInfo.cpp' l='501' u='c' c='_ZNK4llvm19MachineRegisterInfo8dumpUsesEj'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/FastISel.cpp' l='308' u='c' c='_ZN4llvm8FastISel29sinkLocalValueMaterializationERNS_12MachineInstrEjRNS0_12InstOrderMapE'/>
<use f='llvm/llvm/lib/CodeGen/TailDuplicator.cpp' l='290' u='c' c='_ZL12isDefLiveOutjPN4llvm17MachineBasicBlockEPKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp' l='669' u='c' c='_ZNK4llvm23AArch64RegisterBankInfo15getInstrMappingERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp' l='718' u='c' c='_ZNK4llvm23AArch64RegisterBankInfo15getInstrMappingERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp' l='761' u='c' c='_ZNK4llvm23AArch64RegisterBankInfo15getInstrMappingERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SILowerI1Copies.cpp' l='551' u='c' c='_ZN12_GLOBAL__N_115SILowerI1Copies9lowerPhisEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SILowerI1Copies.cpp' l='673' u='c' c='_ZN12_GLOBAL__N_115SILowerI1Copies15lowerCopiesToI1Ev'/>
<use f='llvm/llvm/lib/Target/ARM/A15SDOptimizer.cpp' l='221' u='c' c='_ZN12_GLOBAL__N_114A15SDOptimizer20eraseInstrWithNoUsesEPN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsSEISelDAGToDAG.cpp' l='111' u='c' c='_ZN4llvm18MipsSEDAGToDAGISel27replaceUsesWithCheriNullRegEPNS_19MachineRegisterInfoERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCBranchCoalescing.cpp' l='428' u='c' c='_ZNK12_GLOBAL__N_119PPCBranchCoalescing18canMoveToBeginningERKN4llvm12MachineInstrERKNS1_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCBranchCoalescing.cpp' l='539' u='c' c='_ZNK12_GLOBAL__N_119PPCBranchCoalescing8canMergeERNS0_23CoalescingCandidateInfoES2_'/>
<use f='llvm/llvm/lib/Target/SystemZ/SystemZRegisterInfo.cpp' l='99' u='c' c='_ZNK4llvm19SystemZRegisterInfo21getRegAllocationHintsEjNS_8ArrayRefItEERNS_15SmallVectorImplItEERKNS_15MachineFunctionEPKNS_10VirtRegMapEPKNS_13LiveRegMatrixE'/>
<use f='llvm/llvm/lib/Target/X86/X86CmovConversion.cpp' l='537' u='c' c='_ZN12_GLOBAL__N_120X86CmovConverterPass32checkForProfitableCmovCandidatesEN4llvm8ArrayRefIPNS1_17MachineBasicBlockEEERNS1_11SmallVectorINS6_IPNS1_12Ma287040'/>
<use f='llvm/llvm/lib/Target/X86/X86FixupSetCC.cpp' l='111' u='c' c='_ZN12_GLOBAL__N_117X86FixupSetCCPass20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/X86/X86SpeculativeLoadHardening.cpp' l='2162' u='c' c='_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass24sinkPostLoadHardenedInstERN4llvm12MachineInstrERNS1_15SmallPtrSetImplIPS2_EE'/>
