# Learn Verilog and SystemVerilog from Scratch




## References

[1].[Sutherland, Stuart, **RTL modeling with SystemVerilog for simulation and synthesis: using SystemVerilog for ASIC and FPGA design,** *Sutherland HDL*, 2018.](https://www.amazon.com/RTL-Modeling-SystemVerilog-Simulation-Synthesis/dp/1546776346)

[2]. [Sutherland, Stuart, Simon Davidmann, and Peter Flake, **SystemVerilog for Design Second Edition: A Guide to Using SystemVerilog for Hardware Design and Modeling,** *Springer Science & Business Media*, 2006.](https://www.amazon.com/SystemVerilog-Design-Second-Hardware-Modeling/dp/0387333991/ref=pd_lpo_14_img_2/136-7252751-2153734?_encoding=UTF8&pd_rd_i=0387333991&pd_rd_r=ad83b4ff-b0dd-4bc1-8cc6-8da5a75987cd&pd_rd_w=dwV4m&pd_rd_wg=iQR4N&pf_rd_p=7b36d496-f366-4631-94d3-61b87b52511b&pf_rd_r=G115ZB63SE5HFTKHRNF6&psc=1&refRID=G115ZB63SE5HFTKHRNF6)

