# This is the QIP file for DSP Builder for Intel FPGAs system 'stft_v1_my_system_IFFT'

set_global_assignment -name SYSTEMVERILOG_FILE ../rtl/stft_v1/stft_v1_my_system_safe_path_ver.sv
set_global_assignment -name VHDL_FILE ../rtl/stft_v1/stft_v1_my_system_safe_path.vhd
set_global_assignment -name SYSTEMVERILOG_FILE ../rtl/stft_v1/stft_v1_my_system_IFFT.sv
