[
	{
		"original_line": "   rhoinmax = sqrt(a/(3*b));", 
		"bug_line": "   rhoinmax = sqrt(a/(3*b);",
		"error_description": "Missing closing parenthesis for the sqrt function call. The expression has unbalanced parentheses since the inner expression 'a/(3*b' lacks a closing parenthesis, causing a syntax error."
	},
	{
		"original_line": "phase shift at the 1db compression point, and a specified", 
		"bug_line": "phase shift at the 1db compression point, and a specified */ invalid",
		"error_description": "Prematurely terminated block comment with '*/' and left uncommented token 'invalid', causing syntax error due to invalid identifier outside comment scope."
	},
	{
		"original_line": "real rnf;", 
		"bug_line": "real rnf",
		"error_description": "Missing semicolon at the end of the variable declaration statement, causing a syntax error as VerilogA requires all statements to be terminated with semicolons."
	},
	{
		"original_line": "phase shift at the 1db compression point, and a specified", 
		"bug_line": "phase shift at the 1db compression point, and a specified */",
		"error_description": "Prematurely terminates the block comment with '*/', causing subsequent lines (18-19) to be interpreted as invalid Verilog code and line 20's '*/' to become an unmatched closing comment tag."
	},
	{
		"original_line": "          else  rhoout = -rhooutmax;", 
		"bug_line": "          else  rhoout = -rhooutmax",
		"error_description": "Missing semicolon at the end of the assignment statement, causing a syntax error as the parser expects either a semicolon or new statement delimiter before the next line."
	},
	{
		"original_line": "phase shift at Vin->infinity. "n" is selected by the user", 
		"bug_line": "phase shift at Vin->infinity. "n" is selected by the user */",
		"error_description": "Prematurely terminates the multi-line comment with '*/', causing subsequent lines (originally within the comment block) to be uncommented and interpreted as invalid code syntax."
	},
	{
		"original_line": "rhooutmax = (2*a/3)*rhoinmax;", 
		"bug_line": "rhooutmax = (2*a/3)*rhoinmax",
		"error_description": "Missing semicolon at the end of the statement"
	},
	{
		"original_line": "  I(in) <+ V(in)/rin;", 
		"bug_line": "  I(in) <+ V(in/rin;",
		"error_description": "Unmatched parenthesis: Missing closing parenthesis for voltage function V()"
	},
	{
		"original_line": "phase shift at the 1db compression point, and a specified", 
		"bug_line": "*/ phase shift at the 1db compression point, and a specified",
		"error_description": "Prematurely terminates the block comment with '*/', causing subsequent text to be interpreted as invalid VerilogA syntax (unexpected tokens)."
	},
	{
		"original_line": "a = sqrt(pow(10,gain/10)*rout/rin);", 
		"bug_line": "a = sqrt(pow(10,gain/10)*rout/rin)",
		"error_description": "Missing semicolon at the end of the assignment statement."
	},
	{
		"original_line": "This model contains only third order non-linear amplitude", 
		"bug_line": "This model contains only third order non-linear amplitude */",
		"error_description": "Prematurely terminates the block comment with '*/', exposing subsequent lines (10-21) as uncommented code, which contain invalid VerilogA syntax."
	},
	{
		"original_line": "inout in;", 
		"bug_line": "inot in;",
		"error_description": "Misspelled keyword 'inout' as 'inot' - unrecognized port direction type"
	},
	{
		"original_line": "a = sqrt(pow(10,gain/10)*rout/rin);", 
		"bug_line": "a = sqrt(pow(10,gain/10)*rout/rin;",
		"error_description": "Missing closing parenthesis for the sqrt function call. The expression inside sqrt remains unclosed, causing mismatched parentheses."
	},
	{
		"original_line": "is zero. The form of the am/pm conversion is", 
		"bug_line": "is zero. The form of the am/pm conversion is */",
		"error_description": "Prematurely terminates the block comment at line 13, exposing subsequent non-code lines (14-20) as invalid VerilogA syntax (unterminated string literals and undeclared identifiers)."
	},
	{
		"original_line": "module LNA_PB(in, out);", 
		"bug_line": "module LNA_PB(in, out;",
		"error_description": "Missing closing parenthesis for module port list. The port declaration becomes unterminated without the closing ')', causing a syntax error."
	},
	{
		"original_line": "/* ", 
		"bug_line": "//*",
		"error_description": "Changed multi-line comment start '/*' to single-line comment '//'. This causes subsequent lines of the intended block comment to be uncommented and parsed as invalid VerilogA code."
	},
	{
		"original_line": "real b;", 
		"bug_line": "real b",
		"error_description": "Missing semicolon at the end of the variable declaration statement. VerilogA requires semicolons to terminate declaration statements."
	},
	{
		"original_line": "electrical out;", 
		"bug_line": "electrical out",
		"error_description": "Missing semicolon at the end of the port declaration. VerilogA requires semicolons to terminate port type declarations."
	},
	{
		"original_line": "effects (am/am conversion). It does not include second", 
		"bug_line": "effects (am/am conversion). It does not include second;",
		"error_description": "Added a trailing semicolon inside a comment line, which is invalid syntax since semicolons terminate statements and cannot appear in unstructured comments."
	},
	{
		"original_line": "     rnf = pow(10,nf/10);", 
		"bug_line": "     rnf = pow(10,nf/10;",
		"error_description": "Missing closing parenthesis in function call for pow"
	}
]