/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Copyright (c) 2019 MediaTek Inc.
 */

#include "mtk_cpufreq_struct.h"
#include "mtk_cpufreq_config.h"

/* V8 */
/* for DVFS OPP table L */
#define CPU_DVFS_FREQ0_LL_6768		1700000		/* KHz */
#define CPU_DVFS_FREQ1_LL_6768		1625000		/* KHz */
#define CPU_DVFS_FREQ2_LL_6768		1500000		/* KHz */
#define CPU_DVFS_FREQ3_LL_6768		1450000		/* KHz */
#define CPU_DVFS_FREQ4_LL_6768		1375000		/* KHz */
#define CPU_DVFS_FREQ5_LL_6768		1325000		/* KHz */
#define CPU_DVFS_FREQ6_LL_6768		1275000		/* KHz */
#define CPU_DVFS_FREQ7_LL_6768		1175000		/* KHz */
#define CPU_DVFS_FREQ8_LL_6768		1100000		/* KHz */
#define CPU_DVFS_FREQ9_LL_6768		1050000		/* KHz */
#define CPU_DVFS_FREQ10_LL_6768		999000		/* KHz */
#define CPU_DVFS_FREQ11_LL_6768		950000		/* KHz */
#define CPU_DVFS_FREQ12_LL_6768		900000		/* KHz */
#define CPU_DVFS_FREQ13_LL_6768		850000		/* KHz */
#define CPU_DVFS_FREQ14_LL_6768		774000		/* KHz */
#define CPU_DVFS_FREQ15_LL_6768		500000		/* KHz */

/* for DVFS OPP table B */
#define CPU_DVFS_FREQ0_L_6768		2000000		/* KHz */
#define CPU_DVFS_FREQ1_L_6768		1950000		/* KHz */
#define CPU_DVFS_FREQ2_L_6768		1900000		/* KHz */
#define CPU_DVFS_FREQ3_L_6768		1850000		/* KHz */
#define CPU_DVFS_FREQ4_L_6768		1800000		/* KHz */
#define CPU_DVFS_FREQ5_L_6768		1710000		/* KHz */
#define CPU_DVFS_FREQ6_L_6768		1621000		/* KHz */
#define CPU_DVFS_FREQ7_L_6768		1532000		/* KHz */
#define CPU_DVFS_FREQ8_L_6768		1443000		/* KHz */
#define CPU_DVFS_FREQ9_L_6768		1354000		/* KHz */
#define CPU_DVFS_FREQ10_L_6768		1295000		/* KHz */
#define CPU_DVFS_FREQ11_L_6768		1176000		/* KHz */
#define CPU_DVFS_FREQ12_L_6768		1087000		/* KHz */
#define CPU_DVFS_FREQ13_L_6768		998000		/* KHz */
#define CPU_DVFS_FREQ14_L_6768		909000		/* KHz */
#define CPU_DVFS_FREQ15_L_6768		850000		/* KHz */

/* for DVFS OPP table CCI */
#define CPU_DVFS_FREQ0_CCI_6768		1187000		/* KHz */
#define CPU_DVFS_FREQ1_CCI_6768		1120000		/* KHz */
#define CPU_DVFS_FREQ2_CCI_6768		1049000		/* KHz */
#define CPU_DVFS_FREQ3_CCI_6768		1014000		/* KHz */
#define CPU_DVFS_FREQ4_CCI_6768		961000		/* KHz */
#define CPU_DVFS_FREQ5_CCI_6768		909000		/* KHz */
#define CPU_DVFS_FREQ6_CCI_6768		856000		/* KHz */
#define CPU_DVFS_FREQ7_CCI_6768		821000		/* KHz */
#define CPU_DVFS_FREQ8_CCI_6768		768000		/* KHz */
#define CPU_DVFS_FREQ9_CCI_6768		733000		/* KHz */
#define CPU_DVFS_FREQ10_CCI_6768	698000		/* KHz */
#define CPU_DVFS_FREQ11_CCI_6768	663000		/* KHz */
#define CPU_DVFS_FREQ12_CCI_6768	628000		/* KHz */
#define CPU_DVFS_FREQ13_CCI_6768	593000		/* KHz */
#define CPU_DVFS_FREQ14_CCI_6768	558000		/* KHz */
#define CPU_DVFS_FREQ15_CCI_6768	500000		/* KHz */

/* for DVFS OPP table L */
#define CPU_DVFS_VOLT0_VPROC1_6768	 96250		/* 10uV */
#define CPU_DVFS_VOLT1_VPROC1_6768	 93125		/* 10uV */
#define CPU_DVFS_VOLT2_VPROC1_6768	 89375		/* 10uV */
#define CPU_DVFS_VOLT3_VPROC1_6768	 88125		/* 10uV */
#define CPU_DVFS_VOLT4_VPROC1_6768	 85625		/* 10uV */
#define CPU_DVFS_VOLT5_VPROC1_6768	 84375		/* 10uV */
#define CPU_DVFS_VOLT6_VPROC1_6768	 83125		/* 10uV */
#define CPU_DVFS_VOLT7_VPROC1_6768	 80000		/* 10uV */
#define CPU_DVFS_VOLT8_VPROC1_6768	 77500		/* 10uV */
#define CPU_DVFS_VOLT9_VPROC1_6768	 76250		/* 10uV */
#define CPU_DVFS_VOLT10_VPROC1_6768	 74375		/* 10uV */
#define CPU_DVFS_VOLT11_VPROC1_6768	 73125		/* 10uV */
#define CPU_DVFS_VOLT12_VPROC1_6768	 71875		/* 10uV */
#define CPU_DVFS_VOLT13_VPROC1_6768	 70000		/* 10uV */
#define CPU_DVFS_VOLT14_VPROC1_6768	 67500		/* 10uV */
#define CPU_DVFS_VOLT15_VPROC1_6768	 65000		/* 10uV */

/* for DVFS OPP table B */
#define CPU_DVFS_VOLT0_VPROC2_6768	108750		/* 10uV */
#define CPU_DVFS_VOLT1_VPROC2_6768	107500		/* 10uV */
#define CPU_DVFS_VOLT2_VPROC2_6768	106250		/* 10uV */
#define CPU_DVFS_VOLT3_VPROC2_6768	105000		/* 10uV */
#define CPU_DVFS_VOLT4_VPROC2_6768	103125		/* 10uV */
#define CPU_DVFS_VOLT5_VPROC2_6768	100000		/* 10uV */
#define CPU_DVFS_VOLT6_VPROC2_6768	 96875		/* 10uV */
#define CPU_DVFS_VOLT7_VPROC2_6768	 93125		/* 10uV */
#define CPU_DVFS_VOLT8_VPROC2_6768	 90000		/* 10uV */
#define CPU_DVFS_VOLT9_VPROC2_6768	 86875		/* 10uV */
#define CPU_DVFS_VOLT10_VPROC2_6768	 84375		/* 10uV */
#define CPU_DVFS_VOLT11_VPROC2_6768	 80000		/* 10uV */
#define CPU_DVFS_VOLT12_VPROC2_6768	 76875		/* 10uV */
#define CPU_DVFS_VOLT13_VPROC2_6768	 73125		/* 10uV */
#define CPU_DVFS_VOLT14_VPROC2_6768	 70000		/* 10uV */
#define CPU_DVFS_VOLT15_VPROC2_6768	 67500		/* 10uV */

/* for DVFS OPP table CCI */
#define CPU_DVFS_VOLT0_VPROC3_6768	 94375		/* 10uV */
#define CPU_DVFS_VOLT1_VPROC3_6768	 90000		/* 10uV */
#define CPU_DVFS_VOLT2_VPROC3_6768	 87500		/* 10uV */
#define CPU_DVFS_VOLT3_VPROC3_6768	 86250		/* 10uV */
#define CPU_DVFS_VOLT4_VPROC3_6768	 83750		/* 10uV */
#define CPU_DVFS_VOLT5_VPROC3_6768	 81875		/* 10uV */
#define CPU_DVFS_VOLT6_VPROC3_6768	 80000		/* 10uV */
#define CPU_DVFS_VOLT7_VPROC3_6768	 78125		/* 10uV */
#define CPU_DVFS_VOLT8_VPROC3_6768	 76250		/* 10uV */
#define CPU_DVFS_VOLT9_VPROC3_6768	 75000		/* 10uV */
#define CPU_DVFS_VOLT10_VPROC3_6768	 73125		/* 10uV */
#define CPU_DVFS_VOLT11_VPROC3_6768	 71875		/* 10uV */
#define CPU_DVFS_VOLT12_VPROC3_6768	 70625		/* 10uV */
#define CPU_DVFS_VOLT13_VPROC3_6768	 69375		/* 10uV */
#define CPU_DVFS_VOLT14_VPROC3_6768	 67500		/* 10uV */
#define CPU_DVFS_VOLT15_VPROC3_6768	 65000		/* 10uV */

/* 6767 */
/* for DVFS OPP table L */
#define CPU_DVFS_FREQ0_LL_6767		1625000		/* KHz */
#define CPU_DVFS_FREQ1_LL_6767		1500000		/* KHz */
#define CPU_DVFS_FREQ2_LL_6767		1425000		/* KHz */
#define CPU_DVFS_FREQ3_LL_6767		1375000		/* KHz */
#define CPU_DVFS_FREQ4_LL_6767		1325000		/* KHz */
#define CPU_DVFS_FREQ5_LL_6767		1275000		/* KHz */
#define CPU_DVFS_FREQ6_LL_6767		1175000		/* KHz */
#define CPU_DVFS_FREQ7_LL_6767		1125000		/* KHz */
#define CPU_DVFS_FREQ8_LL_6767		1075000		/* KHz */
#define CPU_DVFS_FREQ9_LL_6767		1025000		/* KHz */
#define CPU_DVFS_FREQ10_LL_6767		974000		/* KHz */
#define CPU_DVFS_FREQ11_LL_6767		925000		/* KHz */
#define CPU_DVFS_FREQ12_LL_6767		875000		/* KHz */
#define CPU_DVFS_FREQ13_LL_6767		825000		/* KHz */
#define CPU_DVFS_FREQ14_LL_6767		774000		/* KHz */
#define CPU_DVFS_FREQ15_LL_6767		500000		/* KHz */

/* for DVFS OPP table B */
#define CPU_DVFS_FREQ0_L_6767		1800000		/* KHz */
#define CPU_DVFS_FREQ1_L_6767		1740000		/* KHz */
#define CPU_DVFS_FREQ2_L_6767		1681000		/* KHz */
#define CPU_DVFS_FREQ3_L_6767		1621000		/* KHz */
#define CPU_DVFS_FREQ4_L_6767		1532000		/* KHz */
#define CPU_DVFS_FREQ5_L_6767		1473000		/* KHz */
#define CPU_DVFS_FREQ6_L_6767		1414000		/* KHz */
#define CPU_DVFS_FREQ7_L_6767		1354000		/* KHz */
#define CPU_DVFS_FREQ8_L_6767		1295000		/* KHz */
#define CPU_DVFS_FREQ9_L_6767		1176000		/* KHz */
#define CPU_DVFS_FREQ10_L_6767		1117000		/* KHz */
#define CPU_DVFS_FREQ11_L_6767		1057000		/* KHz */
#define CPU_DVFS_FREQ12_L_6767		998000		/* KHz */
#define CPU_DVFS_FREQ13_L_6767		939000		/* KHz */
#define CPU_DVFS_FREQ14_L_6767		879000		/* KHz */
#define CPU_DVFS_FREQ15_L_6767		850000		/* KHz */

/* for DVFS OPP table CCI */
#define CPU_DVFS_FREQ0_CCI_6767		1136000		/* KHz */
#define CPU_DVFS_FREQ1_CCI_6767		1049000		/* KHz */
#define CPU_DVFS_FREQ2_CCI_6767		997000		/* KHz */
#define CPU_DVFS_FREQ3_CCI_6767		961000		/* KHz */
#define CPU_DVFS_FREQ4_CCI_6767		926000		/* KHz */
#define CPU_DVFS_FREQ5_CCI_6767		891000		/* KHz */
#define CPU_DVFS_FREQ6_CCI_6767		856000		/* KHz */
#define CPU_DVFS_FREQ7_CCI_6767		821000		/* KHz */
#define CPU_DVFS_FREQ8_CCI_6767		768000		/* KHz */
#define CPU_DVFS_FREQ9_CCI_6767		716000		/* KHz */
#define CPU_DVFS_FREQ10_CCI_6767	680000		/* KHz */
#define CPU_DVFS_FREQ11_CCI_6767	645000		/* KHz */
#define CPU_DVFS_FREQ12_CCI_6767	610000		/* KHz */
#define CPU_DVFS_FREQ13_CCI_6767	575000		/* KHz */
#define CPU_DVFS_FREQ14_CCI_6767	558000		/* KHz */
#define CPU_DVFS_FREQ15_CCI_6767	500000		/* KHz */

/* for DVFS OPP table L */
#define CPU_DVFS_VOLT0_VPROC1_6767	 93125		/* 10uV */
#define CPU_DVFS_VOLT1_VPROC1_6767	 89375		/* 10uV */
#define CPU_DVFS_VOLT2_VPROC1_6767	 87500		/* 10uV */
#define CPU_DVFS_VOLT3_VPROC1_6767	 85625		/* 10uV */
#define CPU_DVFS_VOLT4_VPROC1_6767	 84375		/* 10uV */
#define CPU_DVFS_VOLT5_VPROC1_6767	 83125		/* 10uV */
#define CPU_DVFS_VOLT6_VPROC1_6767	 80000		/* 10uV */
#define CPU_DVFS_VOLT7_VPROC1_6767	 78125		/* 10uV */
#define CPU_DVFS_VOLT8_VPROC1_6767	 76875		/* 10uV */
#define CPU_DVFS_VOLT9_VPROC1_6767	 75625		/* 10uV */
#define CPU_DVFS_VOLT10_VPROC1_6767	 73750		/* 10uV */
#define CPU_DVFS_VOLT11_VPROC1_6767	 72500		/* 10uV */
#define CPU_DVFS_VOLT12_VPROC1_6767	 70625		/* 10uV */
#define CPU_DVFS_VOLT13_VPROC1_6767	 69375		/* 10uV */
#define CPU_DVFS_VOLT14_VPROC1_6767	 67500		/* 10uV */
#define CPU_DVFS_VOLT15_VPROC1_6767	 65000		/* 10uV */

/* for DVFS OPP table B */
#define CPU_DVFS_VOLT0_VPROC2_6767	103125		/* 10uV */
#define CPU_DVFS_VOLT1_VPROC2_6767	101250		/* 10uV */
#define CPU_DVFS_VOLT2_VPROC2_6767	 98125		/* 10uV */
#define CPU_DVFS_VOLT3_VPROC2_6767	 96875		/* 10uV */
#define CPU_DVFS_VOLT4_VPROC2_6767	 93125		/* 10uV */
#define CPU_DVFS_VOLT5_VPROC2_6767	 91250		/* 10uV */
#define CPU_DVFS_VOLT6_VPROC2_6767	 88750		/* 10uV */
#define CPU_DVFS_VOLT7_VPROC2_6767	 86875		/* 10uV */
#define CPU_DVFS_VOLT8_VPROC2_6767	 84375		/* 10uV */
#define CPU_DVFS_VOLT9_VPROC2_6767	 80000		/* 10uV */
#define CPU_DVFS_VOLT10_VPROC2_6767	 78125		/* 10uV */
#define CPU_DVFS_VOLT11_VPROC2_6767	 75625		/* 10uV */
#define CPU_DVFS_VOLT12_VPROC2_6767	 73125		/* 10uV */
#define CPU_DVFS_VOLT13_VPROC2_6767	 71250		/* 10uV */
#define CPU_DVFS_VOLT14_VPROC2_6767	 68750		/* 10uV */
#define CPU_DVFS_VOLT15_VPROC2_6767	 67500		/* 10uV */

/* for DVFS OPP table CCI */
#define CPU_DVFS_VOLT0_VPROC3_6767	 90625		/* 10uV */
#define CPU_DVFS_VOLT1_VPROC3_6767	 87500		/* 10uV */
#define CPU_DVFS_VOLT2_VPROC3_6767	 85625		/* 10uV */
#define CPU_DVFS_VOLT3_VPROC3_6767	 83750		/* 10uV */
#define CPU_DVFS_VOLT4_VPROC3_6767	 82500		/* 10uV */
#define CPU_DVFS_VOLT5_VPROC3_6767	 81250		/* 10uV */
#define CPU_DVFS_VOLT6_VPROC3_6767	 80000		/* 10uV */
#define CPU_DVFS_VOLT7_VPROC3_6767	 78125		/* 10uV */
#define CPU_DVFS_VOLT8_VPROC3_6767	 76250		/* 10uV */
#define CPU_DVFS_VOLT9_VPROC3_6767	 74375		/* 10uV */
#define CPU_DVFS_VOLT10_VPROC3_6767	 72500		/* 10uV */
#define CPU_DVFS_VOLT11_VPROC3_6767	 71250		/* 10uV */
#define CPU_DVFS_VOLT12_VPROC3_6767	 70000		/* 10uV */
#define CPU_DVFS_VOLT13_VPROC3_6767	 68750		/* 10uV */
#define CPU_DVFS_VOLT14_VPROC3_6767	 67500		/* 10uV */
#define CPU_DVFS_VOLT15_VPROC3_6767	 65000		/* 10uV */

/* V8 */
/* for DVFS OPP table L */
#define CPU_DVFS_FREQ0_LL_PRO		2000000		/* KHz */
#define CPU_DVFS_FREQ1_LL_PRO		1950000		/* KHz */
#define CPU_DVFS_FREQ2_LL_PRO		1900000		/* KHz */
#define CPU_DVFS_FREQ3_LL_PRO		1850000		/* KHz */
#define CPU_DVFS_FREQ4_LL_PRO		1800000		/* KHz */
#define CPU_DVFS_FREQ5_LL_PRO		1700000		/* KHz */
#define CPU_DVFS_FREQ6_LL_PRO		1625000		/* KHz */
#define CPU_DVFS_FREQ7_LL_PRO		1500000		/* KHz */
#define CPU_DVFS_FREQ8_LL_PRO		1375000		/* KHz */
#define CPU_DVFS_FREQ9_LL_PRO		1275000		/* KHz */
#define CPU_DVFS_FREQ10_LL_PRO		1175000		/* KHz */
#define CPU_DVFS_FREQ11_LL_PRO		1075000		/* KHz */
#define CPU_DVFS_FREQ12_LL_PRO		974000		/* KHz */
#define CPU_DVFS_FREQ13_LL_PRO		875000		/* KHz */
#define CPU_DVFS_FREQ14_LL_PRO		774000		/* KHz */
#define CPU_DVFS_FREQ15_LL_PRO		500000		/* KHz */

/* for DVFS OPP table B */
#define CPU_DVFS_FREQ0_L_PRO		2202000		/* KHz */
#define CPU_DVFS_FREQ1_L_PRO		2133000		/* KHz */
#define CPU_DVFS_FREQ2_L_PRO		2066000		/* KHz */
#define CPU_DVFS_FREQ3_L_PRO		2000000		/* KHz */
#define CPU_DVFS_FREQ4_L_PRO		1933000		/* KHz */
#define CPU_DVFS_FREQ5_L_PRO		1866000		/* KHz */
#define CPU_DVFS_FREQ6_L_PRO		1800000		/* KHz */
#define CPU_DVFS_FREQ7_L_PRO		1681000		/* KHz */
#define CPU_DVFS_FREQ8_L_PRO		1532000		/* KHz */
#define CPU_DVFS_FREQ9_L_PRO		1473000		/* KHz */
#define CPU_DVFS_FREQ10_L_PRO		1384000		/* KHz */
#define CPU_DVFS_FREQ11_L_PRO		1295000		/* KHz */
#define CPU_DVFS_FREQ12_L_PRO		1176000		/* KHz */
#define CPU_DVFS_FREQ13_L_PRO		1057000		/* KHz */
#define CPU_DVFS_FREQ14_L_PRO		939000		/* KHz */
#define CPU_DVFS_FREQ15_L_PRO		850000		/* KHz */

/* for DVFS OPP table CCI */
#define CPU_DVFS_FREQ0_CCI_PRO		1396000		/* KHz */
#define CPU_DVFS_FREQ1_CCI_PRO		1343000		/* KHz */
#define CPU_DVFS_FREQ2_CCI_PRO		1290000		/* KHz */
#define CPU_DVFS_FREQ3_CCI_PRO		1263000		/* KHz */
#define CPU_DVFS_FREQ4_CCI_PRO		1187000		/* KHz */
#define CPU_DVFS_FREQ5_CCI_PRO		1120000		/* KHz */
#define CPU_DVFS_FREQ6_CCI_PRO		1049000		/* KHz */
#define CPU_DVFS_FREQ7_CCI_PRO		997000		/* KHz */
#define CPU_DVFS_FREQ8_CCI_PRO		944000		/* KHz */
#define CPU_DVFS_FREQ9_CCI_PRO		856000		/* KHz */
#define CPU_DVFS_FREQ10_CCI_PRO		821000		/* KHz */
#define CPU_DVFS_FREQ11_CCI_PRO		751000		/* KHz */
#define CPU_DVFS_FREQ12_CCI_PRO		680000		/* KHz */
#define CPU_DVFS_FREQ13_CCI_PRO		610000		/* KHz */
#define CPU_DVFS_FREQ14_CCI_PRO		558000		/* KHz */
#define CPU_DVFS_FREQ15_CCI_PRO		500000		/* KHz */

/* for DVFS OPP table L */
#define CPU_DVFS_VOLT0_VPROC1_PRO	108125		/* 10uV */
#define CPU_DVFS_VOLT1_VPROC1_PRO	105625		/* 10uV */
#define CPU_DVFS_VOLT2_VPROC1_PRO	103125		/* 10uV */
#define CPU_DVFS_VOLT3_VPROC1_PRO	100625		/* 10uV */
#define CPU_DVFS_VOLT4_VPROC1_PRO	 97500		/* 10uV */
#define CPU_DVFS_VOLT5_VPROC1_PRO	 92500		/* 10uV */
#define CPU_DVFS_VOLT6_VPROC1_PRO	 88125		/* 10uV */
#define CPU_DVFS_VOLT7_VPROC1_PRO	 85625		/* 10uV */
#define CPU_DVFS_VOLT8_VPROC1_PRO	 82500		/* 10uV */
#define CPU_DVFS_VOLT9_VPROC1_PRO	 80000		/* 10uV */
#define CPU_DVFS_VOLT10_VPROC1_PRO	 77500		/* 10uV */
#define CPU_DVFS_VOLT11_VPROC1_PRO	 75000		/* 10uV */
#define CPU_DVFS_VOLT12_VPROC1_PRO	 72500		/* 10uV */
#define CPU_DVFS_VOLT13_VPROC1_PRO	 70000		/* 10uV */
#define CPU_DVFS_VOLT14_VPROC1_PRO	 67500		/* 10uV */
#define CPU_DVFS_VOLT15_VPROC1_PRO	 60000		/* 10uV */

/* for DVFS OPP table B */
#define CPU_DVFS_VOLT0_VPROC2_PRO	 111875		/* 10uV */
#define CPU_DVFS_VOLT1_VPROC2_PRO	 110625		/* 10uV */
#define CPU_DVFS_VOLT2_VPROC2_PRO	 108750		/* 10uV */
#define CPU_DVFS_VOLT3_VPROC2_PRO	 107500		/* 10uV */
#define CPU_DVFS_VOLT4_VPROC2_PRO	 105625		/* 10uV */
#define CPU_DVFS_VOLT5_VPROC2_PRO	 104375		/* 10uV */
#define CPU_DVFS_VOLT6_VPROC2_PRO	 102500		/* 10uV */
#define CPU_DVFS_VOLT7_VPROC2_PRO	 98125		/* 10uV */
#define CPU_DVFS_VOLT8_VPROC2_PRO	 93125		/* 10uV */
#define CPU_DVFS_VOLT9_VPROC2_PRO	 90625		/* 10uV */
#define CPU_DVFS_VOLT10_VPROC2_PRO	 87500		/* 10uV */
#define CPU_DVFS_VOLT11_VPROC2_PRO	 84375		/* 10uV */
#define CPU_DVFS_VOLT12_VPROC2_PRO	 80000		/* 10uV */
#define CPU_DVFS_VOLT13_VPROC2_PRO	 75625		/* 10uV */
#define CPU_DVFS_VOLT14_VPROC2_PRO	 71250		/* 10uV */
#define CPU_DVFS_VOLT15_VPROC2_PRO	 67500		/* 10uV */

/* for DVFS OPP table CCI */
#define CPU_DVFS_VOLT0_VPROC3_PRO	108125		/* 10uV */
#define CPU_DVFS_VOLT1_VPROC3_PRO	105000		/* 10uV */
#define CPU_DVFS_VOLT2_VPROC3_PRO	101875		/* 10uV */
#define CPU_DVFS_VOLT3_VPROC3_PRO	100000		/* 10uV */
#define CPU_DVFS_VOLT4_VPROC3_PRO	 95000		/* 10uV */
#define CPU_DVFS_VOLT5_VPROC3_PRO	 90625		/* 10uV */
#define CPU_DVFS_VOLT6_VPROC3_PRO	 88125		/* 10uV */
#define CPU_DVFS_VOLT7_VPROC3_PRO	 85625		/* 10uV */
#define CPU_DVFS_VOLT8_VPROC3_PRO	 83750		/* 10uV */
#define CPU_DVFS_VOLT9_VPROC3_PRO	 80000		/* 10uV */
#define CPU_DVFS_VOLT10_VPROC3_PRO	 78750		/* 10uV */
#define CPU_DVFS_VOLT11_VPROC3_PRO	 75625		/* 10uV */
#define CPU_DVFS_VOLT12_VPROC3_PRO	 73125		/* 10uV */
#define CPU_DVFS_VOLT13_VPROC3_PRO	 70000		/* 10uV */
#define CPU_DVFS_VOLT14_VPROC3_PRO	 67500		/* 10uV */
#define CPU_DVFS_VOLT15_VPROC3_PRO	 60000		/* 10uV */

/* V7 */
/* for DVFS OPP table L */
#define CPU_DVFS_FREQ0_LL_6768_v7		1700000		/* KHz */
#define CPU_DVFS_FREQ1_LL_6768_v7		1625000		/* KHz */
#define CPU_DVFS_FREQ2_LL_6768_v7		1500000		/* KHz */
#define CPU_DVFS_FREQ3_LL_6768_v7		1450000		/* KHz */
#define CPU_DVFS_FREQ4_LL_6768_v7		1375000		/* KHz */
#define CPU_DVFS_FREQ5_LL_6768_v7		1325000		/* KHz */
#define CPU_DVFS_FREQ6_LL_6768_v7		1275000		/* KHz */
#define CPU_DVFS_FREQ7_LL_6768_v7		1175000		/* KHz */
#define CPU_DVFS_FREQ8_LL_6768_v7		1100000		/* KHz */
#define CPU_DVFS_FREQ9_LL_6768_v7		1050000		/* KHz */
#define CPU_DVFS_FREQ10_LL_6768_v7		999000		/* KHz */
#define CPU_DVFS_FREQ11_LL_6768_v7		950000		/* KHz */
#define CPU_DVFS_FREQ12_LL_6768_v7		900000		/* KHz */
#define CPU_DVFS_FREQ13_LL_6768_v7		850000		/* KHz */
#define CPU_DVFS_FREQ14_LL_6768_v7		774000		/* KHz */
#define CPU_DVFS_FREQ15_LL_6768_v7		500000		/* KHz */

/* for DVFS OPP table B */
#define CPU_DVFS_FREQ0_L_6768_v7		2000000		/* KHz */
#define CPU_DVFS_FREQ1_L_6768_v7		1950000		/* KHz */
#define CPU_DVFS_FREQ2_L_6768_v7		1900000		/* KHz */
#define CPU_DVFS_FREQ3_L_6768_v7		1850000		/* KHz */
#define CPU_DVFS_FREQ4_L_6768_v7		1800000		/* KHz */
#define CPU_DVFS_FREQ5_L_6768_v7		1710000		/* KHz */
#define CPU_DVFS_FREQ6_L_6768_v7		1621000		/* KHz */
#define CPU_DVFS_FREQ7_L_6768_v7		1532000		/* KHz */
#define CPU_DVFS_FREQ8_L_6768_v7		1443000		/* KHz */
#define CPU_DVFS_FREQ9_L_6768_v7		1354000		/* KHz */
#define CPU_DVFS_FREQ10_L_6768_v7		1295000		/* KHz */
#define CPU_DVFS_FREQ11_L_6768_v7		1176000		/* KHz */
#define CPU_DVFS_FREQ12_L_6768_v7		1087000		/* KHz */
#define CPU_DVFS_FREQ13_L_6768_v7		998000		/* KHz */
#define CPU_DVFS_FREQ14_L_6768_v7		909000		/* KHz */
#define CPU_DVFS_FREQ15_L_6768_v7		850000		/* KHz */

/* for DVFS OPP table CCI */
#define CPU_DVFS_FREQ0_CCI_6768_v7		1187000		/* KHz */
#define CPU_DVFS_FREQ1_CCI_6768_v7		1120000		/* KHz */
#define CPU_DVFS_FREQ2_CCI_6768_v7		1049000		/* KHz */
#define CPU_DVFS_FREQ3_CCI_6768_v7		1014000		/* KHz */
#define CPU_DVFS_FREQ4_CCI_6768_v7		961000		/* KHz */
#define CPU_DVFS_FREQ5_CCI_6768_v7		909000		/* KHz */
#define CPU_DVFS_FREQ6_CCI_6768_v7		856000		/* KHz */
#define CPU_DVFS_FREQ7_CCI_6768_v7		821000		/* KHz */
#define CPU_DVFS_FREQ8_CCI_6768_v7		768000		/* KHz */
#define CPU_DVFS_FREQ9_CCI_6768_v7		733000		/* KHz */
#define CPU_DVFS_FREQ10_CCI_6768_v7	698000		/* KHz */
#define CPU_DVFS_FREQ11_CCI_6768_v7	663000		/* KHz */
#define CPU_DVFS_FREQ12_CCI_6768_v7	628000		/* KHz */
#define CPU_DVFS_FREQ13_CCI_6768_v7	593000		/* KHz */
#define CPU_DVFS_FREQ14_CCI_6768_v7	558000		/* KHz */
#define CPU_DVFS_FREQ15_CCI_6768_v7	500000		/* KHz */

/* for DVFS OPP table L */
#define CPU_DVFS_VOLT0_VPROC1_6768_v7	 92500		/* 10uV */
#define CPU_DVFS_VOLT1_VPROC1_6768_v7	 88125		/* 10uV */
#define CPU_DVFS_VOLT2_VPROC1_6768_v7	 85625		/* 10uV */
#define CPU_DVFS_VOLT3_VPROC1_6768_v7	 84375		/* 10uV */
#define CPU_DVFS_VOLT4_VPROC1_6768_v7	 82500		/* 10uV */
#define CPU_DVFS_VOLT5_VPROC1_6768_v7	 81250		/* 10uV */
#define CPU_DVFS_VOLT6_VPROC1_6768_v7	 80000		/* 10uV */
#define CPU_DVFS_VOLT7_VPROC1_6768_v7	 77500		/* 10uV */
#define CPU_DVFS_VOLT8_VPROC1_6768_v7	 75625		/* 10uV */
#define CPU_DVFS_VOLT9_VPROC1_6768_v7	 74375		/* 10uV */
#define CPU_DVFS_VOLT10_VPROC1_6768_v7	 73125		/* 10uV */
#define CPU_DVFS_VOLT11_VPROC1_6768_v7	 71875		/* 10uV */
#define CPU_DVFS_VOLT12_VPROC1_6768_v7	 70625		/* 10uV */
#define CPU_DVFS_VOLT13_VPROC1_6768_v7	 69375		/* 10uV */
#define CPU_DVFS_VOLT14_VPROC1_6768_v7	 67500		/* 10uV */
#define CPU_DVFS_VOLT15_VPROC1_6768_v7	 65000		/* 10uV */

/* for DVFS OPP table B */
#define CPU_DVFS_VOLT0_VPROC2_6768_v7	107500		/* 10uV */
#define CPU_DVFS_VOLT1_VPROC2_6768_v7	106250		/* 10uV */
#define CPU_DVFS_VOLT2_VPROC2_6768_v7	105000		/* 10uV */
#define CPU_DVFS_VOLT3_VPROC2_6768_v7	103750		/* 10uV */
#define CPU_DVFS_VOLT4_VPROC2_6768_v7	102500		/* 10uV */
#define CPU_DVFS_VOLT5_VPROC2_6768_v7	 99375		/* 10uV */
#define CPU_DVFS_VOLT6_VPROC2_6768_v7	 96250		/* 10uV */
#define CPU_DVFS_VOLT7_VPROC2_6768_v7	 93125		/* 10uV */
#define CPU_DVFS_VOLT8_VPROC2_6768_v7	 89375		/* 10uV */
#define CPU_DVFS_VOLT9_VPROC2_6768_v7	 86250		/* 10uV */
#define CPU_DVFS_VOLT10_VPROC2_6768_v7	 84375		/* 10uV */
#define CPU_DVFS_VOLT11_VPROC2_6768_v7	 80000		/* 10uV */
#define CPU_DVFS_VOLT12_VPROC2_6768_v7	 76250		/* 10uV */
#define CPU_DVFS_VOLT13_VPROC2_6768_v7	 73125		/* 10uV */
#define CPU_DVFS_VOLT14_VPROC2_6768_v7	 70000		/* 10uV */
#define CPU_DVFS_VOLT15_VPROC2_6768_v7	 67500		/* 10uV */

/* for DVFS OPP table CCI */
#define CPU_DVFS_VOLT0_VPROC3_6768_v7	 95000		/* 10uV */
#define CPU_DVFS_VOLT1_VPROC3_6768_v7	 90625		/* 10uV */
#define CPU_DVFS_VOLT2_VPROC3_6768_v7	 88125		/* 10uV */
#define CPU_DVFS_VOLT3_VPROC3_6768_v7	 86875		/* 10uV */
#define CPU_DVFS_VOLT4_VPROC3_6768_v7	 84375		/* 10uV */
#define CPU_DVFS_VOLT5_VPROC3_6768_v7	 82500		/* 10uV */
#define CPU_DVFS_VOLT6_VPROC3_6768_v7	 80000		/* 10uV */
#define CPU_DVFS_VOLT7_VPROC3_6768_v7	 78750		/* 10uV */
#define CPU_DVFS_VOLT8_VPROC3_6768_v7	 76250		/* 10uV */
#define CPU_DVFS_VOLT9_VPROC3_6768_v7	 75000		/* 10uV */
#define CPU_DVFS_VOLT10_VPROC3_6768_v7	 73750		/* 10uV */
#define CPU_DVFS_VOLT11_VPROC3_6768_v7	 71875		/* 10uV */
#define CPU_DVFS_VOLT12_VPROC3_6768_v7	 70625		/* 10uV */
#define CPU_DVFS_VOLT13_VPROC3_6768_v7	 69375		/* 10uV */
#define CPU_DVFS_VOLT14_VPROC3_6768_v7	 67500		/* 10uV */
#define CPU_DVFS_VOLT15_VPROC3_6768_v7	 65000		/* 10uV */

/* 6767_v7 */
/* for DVFS OPP table L */
#define CPU_DVFS_FREQ0_LL_6767_v7		1625000		/* KHz */
#define CPU_DVFS_FREQ1_LL_6767_v7		1500000		/* KHz */
#define CPU_DVFS_FREQ2_LL_6767_v7		1425000		/* KHz */
#define CPU_DVFS_FREQ3_LL_6767_v7		1375000		/* KHz */
#define CPU_DVFS_FREQ4_LL_6767_v7		1325000		/* KHz */
#define CPU_DVFS_FREQ5_LL_6767_v7		1275000		/* KHz */
#define CPU_DVFS_FREQ6_LL_6767_v7		1175000		/* KHz */
#define CPU_DVFS_FREQ7_LL_6767_v7		1125000		/* KHz */
#define CPU_DVFS_FREQ8_LL_6767_v7		1075000		/* KHz */
#define CPU_DVFS_FREQ9_LL_6767_v7		1025000		/* KHz */
#define CPU_DVFS_FREQ10_LL_6767_v7		974000		/* KHz */
#define CPU_DVFS_FREQ11_LL_6767_v7		925000		/* KHz */
#define CPU_DVFS_FREQ12_LL_6767_v7		875000		/* KHz */
#define CPU_DVFS_FREQ13_LL_6767_v7		825000		/* KHz */
#define CPU_DVFS_FREQ14_LL_6767_v7		774000		/* KHz */
#define CPU_DVFS_FREQ15_LL_6767_v7		500000		/* KHz */

/* for DVFS OPP table B */
#define CPU_DVFS_FREQ0_L_6767_v7		1800000		/* KHz */
#define CPU_DVFS_FREQ1_L_6767_v7		1740000		/* KHz */
#define CPU_DVFS_FREQ2_L_6767_v7		1681000		/* KHz */
#define CPU_DVFS_FREQ3_L_6767_v7		1621000		/* KHz */
#define CPU_DVFS_FREQ4_L_6767_v7		1532000		/* KHz */
#define CPU_DVFS_FREQ5_L_6767_v7		1473000		/* KHz */
#define CPU_DVFS_FREQ6_L_6767_v7		1414000		/* KHz */
#define CPU_DVFS_FREQ7_L_6767_v7		1354000		/* KHz */
#define CPU_DVFS_FREQ8_L_6767_v7		1295000		/* KHz */
#define CPU_DVFS_FREQ9_L_6767_v7		1176000		/* KHz */
#define CPU_DVFS_FREQ10_L_6767_v7		1117000		/* KHz */
#define CPU_DVFS_FREQ11_L_6767_v7		1057000		/* KHz */
#define CPU_DVFS_FREQ12_L_6767_v7		998000		/* KHz */
#define CPU_DVFS_FREQ13_L_6767_v7		939000		/* KHz */
#define CPU_DVFS_FREQ14_L_6767_v7		879000		/* KHz */
#define CPU_DVFS_FREQ15_L_6767_v7		850000		/* KHz */

/* for DVFS OPP table CCI */
#define CPU_DVFS_FREQ0_CCI_6767_v7		1136000		/* KHz */
#define CPU_DVFS_FREQ1_CCI_6767_v7		1049000		/* KHz */
#define CPU_DVFS_FREQ2_CCI_6767_v7		997000		/* KHz */
#define CPU_DVFS_FREQ3_CCI_6767_v7		961000		/* KHz */
#define CPU_DVFS_FREQ4_CCI_6767_v7		926000		/* KHz */
#define CPU_DVFS_FREQ5_CCI_6767_v7		891000		/* KHz */
#define CPU_DVFS_FREQ6_CCI_6767_v7		856000		/* KHz */
#define CPU_DVFS_FREQ7_CCI_6767_v7		821000		/* KHz */
#define CPU_DVFS_FREQ8_CCI_6767_v7		768000		/* KHz */
#define CPU_DVFS_FREQ9_CCI_6767_v7		716000		/* KHz */
#define CPU_DVFS_FREQ10_CCI_6767_v7		680000		/* KHz */
#define CPU_DVFS_FREQ11_CCI_6767_v7		645000		/* KHz */
#define CPU_DVFS_FREQ12_CCI_6767_v7		610000		/* KHz */
#define CPU_DVFS_FREQ13_CCI_6767_v7		575000		/* KHz */
#define CPU_DVFS_FREQ14_CCI_6767_v7		558000		/* KHz */
#define CPU_DVFS_FREQ15_CCI_6767_v7		500000		/* KHz */

/* for DVFS OPP table L */
#define CPU_DVFS_VOLT0_VPROC1_6767_v7	 88125		/* 10uV */
#define CPU_DVFS_VOLT1_VPROC1_6767_v7	 85625		/* 10uV */
#define CPU_DVFS_VOLT2_VPROC1_6767_v7	 83750		/* 10uV */
#define CPU_DVFS_VOLT3_VPROC1_6767_v7	 82500		/* 10uV */
#define CPU_DVFS_VOLT4_VPROC1_6767_v7	 81250		/* 10uV */
#define CPU_DVFS_VOLT5_VPROC1_6767_v7	 80000		/* 10uV */
#define CPU_DVFS_VOLT6_VPROC1_6767_v7	 77500		/* 10uV */
#define CPU_DVFS_VOLT7_VPROC1_6767_v7	 76250		/* 10uV */
#define CPU_DVFS_VOLT8_VPROC1_6767_v7	 75000		/* 10uV */
#define CPU_DVFS_VOLT9_VPROC1_6767_v7	 73750		/* 10uV */
#define CPU_DVFS_VOLT10_VPROC1_6767_v7	 72500		/* 10uV */
#define CPU_DVFS_VOLT11_VPROC1_6767_v7	 71250		/* 10uV */
#define CPU_DVFS_VOLT12_VPROC1_6767_v7	 70000		/* 10uV */
#define CPU_DVFS_VOLT13_VPROC1_6767_v7	 68750		/* 10uV */
#define CPU_DVFS_VOLT14_VPROC1_6767_v7	 67500		/* 10uV */
#define CPU_DVFS_VOLT15_VPROC1_6767_v7	 65000		/* 10uV */

/* for DVFS OPP table B */
#define CPU_DVFS_VOLT0_VPROC2_6767_v7	102500		/* 10uV */
#define CPU_DVFS_VOLT1_VPROC2_6767_v7	100625		/* 10uV */
#define CPU_DVFS_VOLT2_VPROC2_6767_v7	 98125		/* 10uV */
#define CPU_DVFS_VOLT3_VPROC2_6767_v7	 96250		/* 10uV */
#define CPU_DVFS_VOLT4_VPROC2_6767_v7	 93125		/* 10uV */
#define CPU_DVFS_VOLT5_VPROC2_6767_v7	 90625		/* 10uV */
#define CPU_DVFS_VOLT6_VPROC2_6767_v7	 88750		/* 10uV */
#define CPU_DVFS_VOLT7_VPROC2_6767_v7	 86250		/* 10uV */
#define CPU_DVFS_VOLT8_VPROC2_6767_v7	 84375		/* 10uV */
#define CPU_DVFS_VOLT9_VPROC2_6767_v7	 80000		/* 10uV */
#define CPU_DVFS_VOLT10_VPROC2_6767_v7	 77500		/* 10uV */
#define CPU_DVFS_VOLT11_VPROC2_6767_v7	 75625		/* 10uV */
#define CPU_DVFS_VOLT12_VPROC2_6767_v7	 73125		/* 10uV */
#define CPU_DVFS_VOLT13_VPROC2_6767_v7	 71250		/* 10uV */
#define CPU_DVFS_VOLT14_VPROC2_6767_v7	 68750		/* 10uV */
#define CPU_DVFS_VOLT15_VPROC2_6767_v7	 67500		/* 10uV */

/* for DVFS OPP table CCI */
#define CPU_DVFS_VOLT0_VPROC3_6767_v7	 91250		/* 10uV */
#define CPU_DVFS_VOLT1_VPROC3_6767_v7	 88125		/* 10uV */
#define CPU_DVFS_VOLT2_VPROC3_6767_v7	 85625		/* 10uV */
#define CPU_DVFS_VOLT3_VPROC3_6767_v7	 84375		/* 10uV */
#define CPU_DVFS_VOLT4_VPROC3_6767_v7	 83125		/* 10uV */
#define CPU_DVFS_VOLT5_VPROC3_6767_v7	 81250		/* 10uV */
#define CPU_DVFS_VOLT6_VPROC3_6767_v7	 80000		/* 10uV */
#define CPU_DVFS_VOLT7_VPROC3_6767_v7	 78750		/* 10uV */
#define CPU_DVFS_VOLT8_VPROC3_6767_v7	 76250		/* 10uV */
#define CPU_DVFS_VOLT9_VPROC3_6767_v7	 74375		/* 10uV */
#define CPU_DVFS_VOLT10_VPROC3_6767_v7	 73125		/* 10uV */
#define CPU_DVFS_VOLT11_VPROC3_6767_v7	 71250		/* 10uV */
#define CPU_DVFS_VOLT12_VPROC3_6767_v7	 70000		/* 10uV */
#define CPU_DVFS_VOLT13_VPROC3_6767_v7	 68750		/* 10uV */
#define CPU_DVFS_VOLT14_VPROC3_6767_v7	 67500		/* 10uV */
#define CPU_DVFS_VOLT15_VPROC3_6767_v7	 65000		/* 10uV */

/* V7 */
/* for DVFS OPP table L */
#define CPU_DVFS_FREQ0_LL_PRO_v7	2000000		/* KHz */
#define CPU_DVFS_FREQ1_LL_PRO_v7	1950000		/* KHz */
#define CPU_DVFS_FREQ2_LL_PRO_v7	1900000		/* KHz */
#define CPU_DVFS_FREQ3_LL_PRO_v7	1850000		/* KHz */
#define CPU_DVFS_FREQ4_LL_PRO_v7	1800000		/* KHz */
#define CPU_DVFS_FREQ5_LL_PRO_v7	1700000		/* KHz */
#define CPU_DVFS_FREQ6_LL_PRO_v7	1625000		/* KHz */
#define CPU_DVFS_FREQ7_LL_PRO_v7	1500000		/* KHz */
#define CPU_DVFS_FREQ8_LL_PRO_v7	1375000		/* KHz */
#define CPU_DVFS_FREQ9_LL_PRO_v7	1275000		/* KHz */
#define CPU_DVFS_FREQ10_LL_PRO_v7	1175000		/* KHz */
#define CPU_DVFS_FREQ11_LL_PRO_v7	1075000		/* KHz */
#define CPU_DVFS_FREQ12_LL_PRO_v7	974000		/* KHz */
#define CPU_DVFS_FREQ13_LL_PRO_v7	875000		/* KHz */
#define CPU_DVFS_FREQ14_LL_PRO_v7	774000		/* KHz */
#define CPU_DVFS_FREQ15_LL_PRO_v7	500000		/* KHz */

/* for DVFS OPP table B */
#define CPU_DVFS_FREQ0_L_PRO_v7		2202000		/* KHz */
#define CPU_DVFS_FREQ1_L_PRO_v7		2133000		/* KHz */
#define CPU_DVFS_FREQ2_L_PRO_v7		2066000		/* KHz */
#define CPU_DVFS_FREQ3_L_PRO_v7		2000000		/* KHz */
#define CPU_DVFS_FREQ4_L_PRO_v7		1933000		/* KHz */
#define CPU_DVFS_FREQ5_L_PRO_v7		1866000		/* KHz */
#define CPU_DVFS_FREQ6_L_PRO_v7		1800000		/* KHz */
#define CPU_DVFS_FREQ7_L_PRO_v7		1681000		/* KHz */
#define CPU_DVFS_FREQ8_L_PRO_v7		1532000		/* KHz */
#define CPU_DVFS_FREQ9_L_PRO_v7		1473000		/* KHz */
#define CPU_DVFS_FREQ10_L_PRO_v7	1384000		/* KHz */
#define CPU_DVFS_FREQ11_L_PRO_v7	1295000		/* KHz */
#define CPU_DVFS_FREQ12_L_PRO_v7	1176000		/* KHz */
#define CPU_DVFS_FREQ13_L_PRO_v7	1057000		/* KHz */
#define CPU_DVFS_FREQ14_L_PRO_v7	939000		/* KHz */
#define CPU_DVFS_FREQ15_L_PRO_v7	850000		/* KHz */

/* for DVFS OPP table CCI */
#define CPU_DVFS_FREQ0_CCI_PRO_v7	1396000		/* KHz */
#define CPU_DVFS_FREQ1_CCI_PRO_v7	1343000		/* KHz */
#define CPU_DVFS_FREQ2_CCI_PRO_v7	1290000		/* KHz */
#define CPU_DVFS_FREQ3_CCI_PRO_v7	1263000		/* KHz */
#define CPU_DVFS_FREQ4_CCI_PRO_v7	1187000		/* KHz */
#define CPU_DVFS_FREQ5_CCI_PRO_v7	1120000		/* KHz */
#define CPU_DVFS_FREQ6_CCI_PRO_v7	1049000		/* KHz */
#define CPU_DVFS_FREQ7_CCI_PRO_v7	997000		/* KHz */
#define CPU_DVFS_FREQ8_CCI_PRO_v7	944000		/* KHz */
#define CPU_DVFS_FREQ9_CCI_PRO_v7	856000		/* KHz */
#define CPU_DVFS_FREQ10_CCI_PRO_v7	821000		/* KHz */
#define CPU_DVFS_FREQ11_CCI_PRO_v7	751000		/* KHz */
#define CPU_DVFS_FREQ12_CCI_PRO_v7	680000		/* KHz */
#define CPU_DVFS_FREQ13_CCI_PRO_v7	610000		/* KHz */
#define CPU_DVFS_FREQ14_CCI_PRO_v7	558000		/* KHz */
#define CPU_DVFS_FREQ15_CCI_PRO_v7	500000		/* KHz */

/* for DVFS OPP table L */
#define CPU_DVFS_VOLT0_VPROC1_PRO_v7	108125		/* 10uV */
#define CPU_DVFS_VOLT1_VPROC1_PRO_v7	105625		/* 10uV */
#define CPU_DVFS_VOLT2_VPROC1_PRO_v7	103125		/* 10uV */
#define CPU_DVFS_VOLT3_VPROC1_PRO_v7	100625		/* 10uV */
#define CPU_DVFS_VOLT4_VPROC1_PRO_v7	 97500		/* 10uV */
#define CPU_DVFS_VOLT5_VPROC1_PRO_v7	 92500		/* 10uV */
#define CPU_DVFS_VOLT6_VPROC1_PRO_v7	 88125		/* 10uV */
#define CPU_DVFS_VOLT7_VPROC1_PRO_v7	 85625		/* 10uV */
#define CPU_DVFS_VOLT8_VPROC1_PRO_v7	 82500		/* 10uV */
#define CPU_DVFS_VOLT9_VPROC1_PRO_v7	 80000		/* 10uV */
#define CPU_DVFS_VOLT10_VPROC1_PRO_v7	 77500		/* 10uV */
#define CPU_DVFS_VOLT11_VPROC1_PRO_v7	 75000		/* 10uV */
#define CPU_DVFS_VOLT12_VPROC1_PRO_v7	 72500		/* 10uV */
#define CPU_DVFS_VOLT13_VPROC1_PRO_v7	 70000		/* 10uV */
#define CPU_DVFS_VOLT14_VPROC1_PRO_v7	 67500		/* 10uV */
#define CPU_DVFS_VOLT15_VPROC1_PRO_v7	 65000		/* 10uV */

/* for DVFS OPP table B */
#define CPU_DVFS_VOLT0_VPROC2_PRO_v7	 111875		/* 10uV */
#define CPU_DVFS_VOLT1_VPROC2_PRO_v7	 110625		/* 10uV */
#define CPU_DVFS_VOLT2_VPROC2_PRO_v7	 108750		/* 10uV */
#define CPU_DVFS_VOLT3_VPROC2_PRO_v7	 107500		/* 10uV */
#define CPU_DVFS_VOLT4_VPROC2_PRO_v7	 105625		/* 10uV */
#define CPU_DVFS_VOLT5_VPROC2_PRO_v7	 104375		/* 10uV */
#define CPU_DVFS_VOLT6_VPROC2_PRO_v7	 102500		/* 10uV */
#define CPU_DVFS_VOLT7_VPROC2_PRO_v7	 98125		/* 10uV */
#define CPU_DVFS_VOLT8_VPROC2_PRO_v7	 93125		/* 10uV */
#define CPU_DVFS_VOLT9_VPROC2_PRO_v7	 90625		/* 10uV */
#define CPU_DVFS_VOLT10_VPROC2_PRO_v7	 87500		/* 10uV */
#define CPU_DVFS_VOLT11_VPROC2_PRO_v7	 84375		/* 10uV */
#define CPU_DVFS_VOLT12_VPROC2_PRO_v7	 80000		/* 10uV */
#define CPU_DVFS_VOLT13_VPROC2_PRO_v7	 75625		/* 10uV */
#define CPU_DVFS_VOLT14_VPROC2_PRO_v7	 71250		/* 10uV */
#define CPU_DVFS_VOLT15_VPROC2_PRO_v7	 67500		/* 10uV */

/* for DVFS OPP table CCI */
#define CPU_DVFS_VOLT0_VPROC3_PRO_v7	108125		/* 10uV */
#define CPU_DVFS_VOLT1_VPROC3_PRO_v7	105000		/* 10uV */
#define CPU_DVFS_VOLT2_VPROC3_PRO_v7	101875		/* 10uV */
#define CPU_DVFS_VOLT3_VPROC3_PRO_v7	100000		/* 10uV */
#define CPU_DVFS_VOLT4_VPROC3_PRO_v7	 95000		/* 10uV */
#define CPU_DVFS_VOLT5_VPROC3_PRO_v7	 90625		/* 10uV */
#define CPU_DVFS_VOLT6_VPROC3_PRO_v7	 88125		/* 10uV */
#define CPU_DVFS_VOLT7_VPROC3_PRO_v7	 85625		/* 10uV */
#define CPU_DVFS_VOLT8_VPROC3_PRO_v7	 83750		/* 10uV */
#define CPU_DVFS_VOLT9_VPROC3_PRO_v7	 80000		/* 10uV */
#define CPU_DVFS_VOLT10_VPROC3_PRO_v7	 78750		/* 10uV */
#define CPU_DVFS_VOLT11_VPROC3_PRO_v7	 75625		/* 10uV */
#define CPU_DVFS_VOLT12_VPROC3_PRO_v7	 73125		/* 10uV */
#define CPU_DVFS_VOLT13_VPROC3_PRO_v7	 70000		/* 10uV */
#define CPU_DVFS_VOLT14_VPROC3_PRO_v7	 67500		/* 10uV */
#define CPU_DVFS_VOLT15_VPROC3_PRO_v7	 65000		/* 10uV */

/* G75 */
/* for DVFS OPP table L */
#define CPU_DVFS_FREQ0_LL_G75		1800000		/* KHz */
#define CPU_DVFS_FREQ1_LL_G75		1625000		/* KHz */
#define CPU_DVFS_FREQ2_LL_G75		1500000		/* KHz */
#define CPU_DVFS_FREQ3_LL_G75		1450000		/* KHz */
#define CPU_DVFS_FREQ4_LL_G75		1375000		/* KHz */
#define CPU_DVFS_FREQ5_LL_G75		1325000		/* KHz */
#define CPU_DVFS_FREQ6_LL_G75		1275000		/* KHz */
#define CPU_DVFS_FREQ7_LL_G75		1175000		/* KHz */
#define CPU_DVFS_FREQ8_LL_G75		1100000		/* KHz */
#define CPU_DVFS_FREQ9_LL_G75		1050000		/* KHz */
#define CPU_DVFS_FREQ10_LL_G75		999000		/* KHz */
#define CPU_DVFS_FREQ11_LL_G75		950000		/* KHz */
#define CPU_DVFS_FREQ12_LL_G75		900000		/* KHz */
#define CPU_DVFS_FREQ13_LL_G75		850000		/* KHz */
#define CPU_DVFS_FREQ14_LL_G75		774000		/* KHz */
#define CPU_DVFS_FREQ15_LL_G75		500000		/* KHz */

/* for DVFS OPP table B */
#define CPU_DVFS_FREQ0_L_G75		2000000		/* KHz */
#define CPU_DVFS_FREQ1_L_G75		1950000		/* KHz */
#define CPU_DVFS_FREQ2_L_G75		1900000		/* KHz */
#define CPU_DVFS_FREQ3_L_G75		1850000		/* KHz */
#define CPU_DVFS_FREQ4_L_G75		1800000		/* KHz */
#define CPU_DVFS_FREQ5_L_G75		1710000		/* KHz */
#define CPU_DVFS_FREQ6_L_G75		1621000		/* KHz */
#define CPU_DVFS_FREQ7_L_G75		1532000		/* KHz */
#define CPU_DVFS_FREQ8_L_G75		1443000		/* KHz */
#define CPU_DVFS_FREQ9_L_G75		1354000		/* KHz */
#define CPU_DVFS_FREQ10_L_G75		1295000		/* KHz */
#define CPU_DVFS_FREQ11_L_G75		1176000		/* KHz */
#define CPU_DVFS_FREQ12_L_G75		1087000		/* KHz */
#define CPU_DVFS_FREQ13_L_G75		998000		/* KHz */
#define CPU_DVFS_FREQ14_L_G75		909000		/* KHz */
#define CPU_DVFS_FREQ15_L_G75		850000		/* KHz */

/* for DVFS OPP table CCI */
#define CPU_DVFS_FREQ0_CCI_G75		1277000		/* KHz */
#define CPU_DVFS_FREQ1_CCI_G75		1120000		/* KHz */
#define CPU_DVFS_FREQ2_CCI_G75		1049000		/* KHz */
#define CPU_DVFS_FREQ3_CCI_G75		1014000		/* KHz */
#define CPU_DVFS_FREQ4_CCI_G75		961000		/* KHz */
#define CPU_DVFS_FREQ5_CCI_G75		909000		/* KHz */
#define CPU_DVFS_FREQ6_CCI_G75		856000		/* KHz */
#define CPU_DVFS_FREQ7_CCI_G75		821000		/* KHz */
#define CPU_DVFS_FREQ8_CCI_G75		768000		/* KHz */
#define CPU_DVFS_FREQ9_CCI_G75		733000		/* KHz */
#define CPU_DVFS_FREQ10_CCI_G75	        698000		/* KHz */
#define CPU_DVFS_FREQ11_CCI_G75	        663000		/* KHz */
#define CPU_DVFS_FREQ12_CCI_G75	        628000		/* KHz */
#define CPU_DVFS_FREQ13_CCI_G75	        593000		/* KHz */
#define CPU_DVFS_FREQ14_CCI_G75	        558000		/* KHz */
#define CPU_DVFS_FREQ15_CCI_G75	        500000		/* KHz */

/* for DVFS OPP table L */
#define CPU_DVFS_VOLT0_VPROC1_G75	100625		/* 10uV */
#define CPU_DVFS_VOLT1_VPROC1_G75	 93125		/* 10uV */
#define CPU_DVFS_VOLT2_VPROC1_G75	 89375		/* 10uV */
#define CPU_DVFS_VOLT3_VPROC1_G75	 88125		/* 10uV */
#define CPU_DVFS_VOLT4_VPROC1_G75	 85625		/* 10uV */
#define CPU_DVFS_VOLT5_VPROC1_G75	 84375		/* 10uV */
#define CPU_DVFS_VOLT6_VPROC1_G75	 83125		/* 10uV */
#define CPU_DVFS_VOLT7_VPROC1_G75	 80000		/* 10uV */
#define CPU_DVFS_VOLT8_VPROC1_G75	 77500		/* 10uV */
#define CPU_DVFS_VOLT9_VPROC1_G75	 76250		/* 10uV */
#define CPU_DVFS_VOLT10_VPROC1_G75	 74375		/* 10uV */
#define CPU_DVFS_VOLT11_VPROC1_G75	 73125		/* 10uV */
#define CPU_DVFS_VOLT12_VPROC1_G75	 71875		/* 10uV */
#define CPU_DVFS_VOLT13_VPROC1_G75	 70000		/* 10uV */
#define CPU_DVFS_VOLT14_VPROC1_G75	 67500		/* 10uV */
#define CPU_DVFS_VOLT15_VPROC1_G75	 65000		/* 10uV */

/* for DVFS OPP table B */
#define CPU_DVFS_VOLT0_VPROC2_G75	108750		/* 10uV */
#define CPU_DVFS_VOLT1_VPROC2_G75	107500		/* 10uV */
#define CPU_DVFS_VOLT2_VPROC2_G75	106250		/* 10uV */
#define CPU_DVFS_VOLT3_VPROC2_G75	105000		/* 10uV */
#define CPU_DVFS_VOLT4_VPROC2_G75	103125		/* 10uV */
#define CPU_DVFS_VOLT5_VPROC2_G75	100000		/* 10uV */
#define CPU_DVFS_VOLT6_VPROC2_G75	 96875		/* 10uV */
#define CPU_DVFS_VOLT7_VPROC2_G75	 93125		/* 10uV */
#define CPU_DVFS_VOLT8_VPROC2_G75	 90000		/* 10uV */
#define CPU_DVFS_VOLT9_VPROC2_G75	 86875		/* 10uV */
#define CPU_DVFS_VOLT10_VPROC2_G75	 84375		/* 10uV */
#define CPU_DVFS_VOLT11_VPROC2_G75	 80000		/* 10uV */
#define CPU_DVFS_VOLT12_VPROC2_G75	 76875		/* 10uV */
#define CPU_DVFS_VOLT13_VPROC2_G75	 73125		/* 10uV */
#define CPU_DVFS_VOLT14_VPROC2_G75	 70000		/* 10uV */
#define CPU_DVFS_VOLT15_VPROC2_G75	 67500		/* 10uV */

/* for DVFS OPP table CCI */
#define CPU_DVFS_VOLT0_VPROC3_G75	100625		/* 10uV */
#define CPU_DVFS_VOLT1_VPROC3_G75	 90000		/* 10uV */
#define CPU_DVFS_VOLT2_VPROC3_G75	 87500		/* 10uV */
#define CPU_DVFS_VOLT3_VPROC3_G75	 86250		/* 10uV */
#define CPU_DVFS_VOLT4_VPROC3_G75	 83750		/* 10uV */
#define CPU_DVFS_VOLT5_VPROC3_G75	 81875		/* 10uV */
#define CPU_DVFS_VOLT6_VPROC3_G75	 80000		/* 10uV */
#define CPU_DVFS_VOLT7_VPROC3_G75	 78125		/* 10uV */
#define CPU_DVFS_VOLT8_VPROC3_G75	 76250		/* 10uV */
#define CPU_DVFS_VOLT9_VPROC3_G75	 75000		/* 10uV */
#define CPU_DVFS_VOLT10_VPROC3_G75	 73125		/* 10uV */
#define CPU_DVFS_VOLT11_VPROC3_G75	 71875		/* 10uV */
#define CPU_DVFS_VOLT12_VPROC3_G75	 70625		/* 10uV */
#define CPU_DVFS_VOLT13_VPROC3_G75	 69375		/* 10uV */
#define CPU_DVFS_VOLT14_VPROC3_G75	 67500		/* 10uV */
#define CPU_DVFS_VOLT15_VPROC3_G75	 65000		/* 10uV */

/* DVFS OPP table */
#define OPP_TBL(cluster, seg, lv, vol)	\
static struct mt_cpu_freq_info opp_tbl_##cluster##_e##lv##_0[] = {	\
	OP                                                              \
(CPU_DVFS_FREQ0_##cluster##_##seg, CPU_DVFS_VOLT0_VPROC##vol##_##seg),	\
	OP                                                              \
(CPU_DVFS_FREQ1_##cluster##_##seg, CPU_DVFS_VOLT1_VPROC##vol##_##seg),	\
	OP                                                               \
(CPU_DVFS_FREQ2_##cluster##_##seg, CPU_DVFS_VOLT2_VPROC##vol##_##seg),	\
	OP                                                               \
(CPU_DVFS_FREQ3_##cluster##_##seg, CPU_DVFS_VOLT3_VPROC##vol##_##seg),	\
	OP                                                               \
(CPU_DVFS_FREQ4_##cluster##_##seg, CPU_DVFS_VOLT4_VPROC##vol##_##seg),	\
	OP                                                               \
(CPU_DVFS_FREQ5_##cluster##_##seg, CPU_DVFS_VOLT5_VPROC##vol##_##seg),	\
	OP                                                               \
(CPU_DVFS_FREQ6_##cluster##_##seg, CPU_DVFS_VOLT6_VPROC##vol##_##seg),	\
	OP                                                               \
(CPU_DVFS_FREQ7_##cluster##_##seg, CPU_DVFS_VOLT7_VPROC##vol##_##seg),	\
	OP                                                               \
(CPU_DVFS_FREQ8_##cluster##_##seg, CPU_DVFS_VOLT8_VPROC##vol##_##seg),	\
	OP                                                               \
(CPU_DVFS_FREQ9_##cluster##_##seg, CPU_DVFS_VOLT9_VPROC##vol##_##seg),	\
	OP                                                                \
(CPU_DVFS_FREQ10_##cluster##_##seg, CPU_DVFS_VOLT10_VPROC##vol##_##seg), \
	OP                                                               \
(CPU_DVFS_FREQ11_##cluster##_##seg, CPU_DVFS_VOLT11_VPROC##vol##_##seg), \
	OP                                                               \
(CPU_DVFS_FREQ12_##cluster##_##seg, CPU_DVFS_VOLT12_VPROC##vol##_##seg), \
	OP                                                               \
(CPU_DVFS_FREQ13_##cluster##_##seg, CPU_DVFS_VOLT13_VPROC##vol##_##seg), \
	OP                                                               \
(CPU_DVFS_FREQ14_##cluster##_##seg, CPU_DVFS_VOLT14_VPROC##vol##_##seg), \
	OP                                                               \
(CPU_DVFS_FREQ15_##cluster##_##seg, CPU_DVFS_VOLT15_VPROC##vol##_##seg), \
}

/* 6768_v7 */
OPP_TBL(LL, 6768, 0, 1);
OPP_TBL(L, 6768, 0, 2);
OPP_TBL(CCI, 6768, 0, 3);
/* 6767_v7 */
OPP_TBL(LL, 6767, 1, 1);
OPP_TBL(L, 6767, 1, 2);
OPP_TBL(CCI, 6767, 1, 3);
/* PRO */
OPP_TBL(LL, PRO, 2, 1);
OPP_TBL(L, PRO, 2, 2);
OPP_TBL(CCI, PRO, 2, 3);
/* 6768_v7 */
OPP_TBL(LL, 6768_v7, 3, 1);
OPP_TBL(L, 6768_v7, 3, 2);
OPP_TBL(CCI, 6768_v7, 3, 3);
/* 6767_v7 */
OPP_TBL(LL, 6767_v7, 4, 1);
OPP_TBL(L, 6767_v7, 4, 2);
OPP_TBL(CCI, 6767_v7, 4, 3);
/* PRO */
OPP_TBL(LL, PRO_v7, 5, 1);
OPP_TBL(L, PRO_v7, 5, 2);
OPP_TBL(CCI, PRO_v7, 5, 3);
/* G75 */
OPP_TBL(LL, G75, 6, 1);
OPP_TBL(L, G75, 6, 2);
OPP_TBL(CCI, G75, 6, 3);

struct opp_tbl_info opp_tbls[NR_MT_CPU_DVFS][NUM_CPU_LEVEL] = {
	/* LL */
	{
		[CPU_LEVEL_0] = { opp_tbl_LL_e0_0,
				ARRAY_SIZE(opp_tbl_LL_e0_0) },
		[CPU_LEVEL_1] = { opp_tbl_LL_e1_0,
				ARRAY_SIZE(opp_tbl_LL_e1_0) },
		[CPU_LEVEL_2] = { opp_tbl_LL_e2_0,
				ARRAY_SIZE(opp_tbl_LL_e2_0) },
		[CPU_LEVEL_3] = { opp_tbl_LL_e3_0,
				ARRAY_SIZE(opp_tbl_LL_e3_0) },
		[CPU_LEVEL_4] = { opp_tbl_LL_e4_0,
				ARRAY_SIZE(opp_tbl_LL_e4_0) },
		[CPU_LEVEL_5] = { opp_tbl_LL_e5_0,
				ARRAY_SIZE(opp_tbl_LL_e5_0) },
		[CPU_LEVEL_6] = { opp_tbl_LL_e6_0,
				ARRAY_SIZE(opp_tbl_LL_e6_0) },
	},
	/* L */
	{
		[CPU_LEVEL_0] = { opp_tbl_L_e0_0,
				ARRAY_SIZE(opp_tbl_L_e0_0) },
		[CPU_LEVEL_1] = { opp_tbl_L_e1_0,
				ARRAY_SIZE(opp_tbl_L_e1_0) },
		[CPU_LEVEL_2] = { opp_tbl_L_e2_0,
				ARRAY_SIZE(opp_tbl_L_e2_0) },
		[CPU_LEVEL_3] = { opp_tbl_L_e3_0,
				ARRAY_SIZE(opp_tbl_L_e3_0) },
		[CPU_LEVEL_4] = { opp_tbl_L_e4_0,
				ARRAY_SIZE(opp_tbl_L_e4_0) },
		[CPU_LEVEL_5] = { opp_tbl_L_e5_0,
				ARRAY_SIZE(opp_tbl_L_e5_0) },
		[CPU_LEVEL_6] = { opp_tbl_L_e6_0,
				ARRAY_SIZE(opp_tbl_L_e6_0) },
	},
	/* CCI */
	{
		[CPU_LEVEL_0] = { opp_tbl_CCI_e0_0,
				ARRAY_SIZE(opp_tbl_CCI_e0_0) },
		[CPU_LEVEL_1] = { opp_tbl_CCI_e1_0,
				ARRAY_SIZE(opp_tbl_CCI_e1_0) },
		[CPU_LEVEL_2] = { opp_tbl_CCI_e2_0,
				ARRAY_SIZE(opp_tbl_CCI_e2_0) },
		[CPU_LEVEL_3] = { opp_tbl_CCI_e3_0,
				ARRAY_SIZE(opp_tbl_CCI_e3_0) },
		[CPU_LEVEL_4] = { opp_tbl_CCI_e4_0,
				ARRAY_SIZE(opp_tbl_CCI_e4_0) },
		[CPU_LEVEL_5] = { opp_tbl_CCI_e5_0,
				ARRAY_SIZE(opp_tbl_CCI_e5_0) },
		[CPU_LEVEL_6] = { opp_tbl_CCI_e6_0,
				ARRAY_SIZE(opp_tbl_CCI_e6_0) },
	},
};

/* 16 steps OPP table */
/* < V6 */
static struct mt_cpu_freq_method opp_tbl_method_LL_6768[] = {
	/* POS,	CLK */
	FP(2,	1),
	FP(2,	1),
	FP(2,	1),
	FP(2,	1),
	FP(2,	1),
	FP(2,	1),
	FP(2,	1),
	FP(2,	1),
	FP(2,	1),
	FP(2,	1),
	FP(2,	1),
	FP(2,	1),
	FP(2,	1),
	FP(4,	1),
	FP(4,	1),
	FP(4,	1),
};

static struct mt_cpu_freq_method opp_tbl_method_L_6768[] = {
	/* POS,	CLK */
	FP(1,	1),
	FP(1,	1),
	FP(1,	1),
	FP(1,	1),
	FP(1,	1),
	FP(1,	1),
	FP(1,	1),
	FP(2,	1),
	FP(2,	1),
	FP(2,	1),
	FP(2,	1),
	FP(2,	1),
	FP(2,	1),
	FP(2,	1),
	FP(2,	1),
	FP(2,	1),
};

static struct mt_cpu_freq_method opp_tbl_method_CCI_6768[] = {
	/* POS,	CLK */
	FP(2,	1),
	FP(2,	1),
	FP(2,	1),
	FP(2,	1),
	FP(2,	1),
	FP(2,	1),
	FP(2,	1),
	FP(2,	1),
	FP(2,	1),
	FP(4,	1),
	FP(4,	1),
	FP(4,	1),
	FP(4,	1),
	FP(4,	1),
	FP(4,	1),
	FP(4,	1),
};

/* 16 steps OPP table */
/* V6 */
static struct mt_cpu_freq_method opp_tbl_method_LL_6767[] = {
	/* POS,	CLK */
	FP(2,	1),
	FP(2,	1),
	FP(2,	1),
	FP(2,	1),
	FP(2,	1),
	FP(2,	1),
	FP(2,	1),
	FP(2,	1),
	FP(2,	1),
	FP(2,	1),
	FP(2,	1),
	FP(2,	1),
	FP(2,	1),
	FP(4,	1),
	FP(4,	1),
	FP(4,	1),
};

static struct mt_cpu_freq_method opp_tbl_method_L_6767[] = {	/* 6767 */
	/* POS,	CLK */
	FP(1,	1),
	FP(1,	1),
	FP(1,	1),
	FP(1,	1),
	FP(2,	1),
	FP(2,	1),
	FP(2,	1),
	FP(2,	1),
	FP(2,	1),
	FP(2,	1),
	FP(2,	1),
	FP(2,	1),
	FP(2,	1),
	FP(2,	1),
	FP(2,	1),
	FP(2,	1),
};

static struct mt_cpu_freq_method opp_tbl_method_CCI_6767[] = {
	/* POS,	CLK */
	FP(2,	1),
	FP(2,	1),
	FP(2,	1),
	FP(2,	1),
	FP(2,	1),
	FP(2,	1),
	FP(2,	1),
	FP(2,	1),
	FP(2,	1),
	FP(4,	1),
	FP(4,	1),
	FP(4,	1),
	FP(4,	1),
	FP(4,	1),
	FP(4,	1),
	FP(4,	1),
};

static struct mt_cpu_freq_method opp_tbl_method_LL_PRO[] = {
	/* POS,	CLK */
	FP(1,	1),
	FP(1,	1),
	FP(1,	1),
	FP(1,	1),
	FP(1,	1),
	FP(2,	1),
	FP(2,	1),
	FP(2,	1),
	FP(2,	1),
	FP(2,	1),
	FP(2,	1),
	FP(2,	1),
	FP(2,	1),
	FP(2,	1),
	FP(4,	1),
	FP(4,	1),
};

static struct mt_cpu_freq_method opp_tbl_method_L_PRO[] = {	/* PRO */
	/* POS,	CLK */
	FP(1,	1),
	FP(1,	1),
	FP(1,	1),
	FP(1,	1),
	FP(1,	1),
	FP(1,	1),
	FP(1,	1),
	FP(1,	1),
	FP(1,	1),
	FP(2,	1),
	FP(2,	1),
	FP(2,	1),
	FP(2,	1),
	FP(2,	1),
	FP(2,	1),
	FP(2,	1),
};

static struct mt_cpu_freq_method opp_tbl_method_CCI_PRO[] = {
	/* POS,	CLK */
	FP(2,	1),
	FP(2,	1),
	FP(2,	1),
	FP(2,	1),
	FP(2,	1),
	FP(2,	1),
	FP(2,	1),
	FP(2,	1),
	FP(2,	1),
	FP(2,	1),
	FP(2,	1),
	FP(2,	1),
	FP(4,	1),
	FP(4,	1),
	FP(4,	1),
	FP(4,	1),
};

static struct mt_cpu_freq_method opp_tbl_method_LL_G75[] = {
	/* POS,	CLK */
	FP(1,	1),
	FP(2,	1),
	FP(2,	1),
	FP(2,	1),
	FP(2,	1),
	FP(2,	1),
	FP(2,	1),
	FP(2,	1),
	FP(2,	1),
	FP(2,	1),
	FP(2,	1),
	FP(2,	1),
	FP(2,	1),
	FP(4,	1),
	FP(4,	1),
	FP(4,	1),
};

static struct mt_cpu_freq_method opp_tbl_method_L_G75[] = {
	/* POS,	CLK */
	FP(1,	1),
	FP(1,	1),
	FP(1,	1),
	FP(1,	1),
	FP(1,	1),
	FP(1,	1),
	FP(1,	1),
	FP(2,	1),
	FP(2,	1),
	FP(2,	1),
	FP(2,	1),
	FP(2,	1),
	FP(2,	1),
	FP(2,	1),
	FP(2,	1),
	FP(2,	1),
};

static struct mt_cpu_freq_method opp_tbl_method_CCI_G75[] = {
	/* POS,	CLK */
	FP(2,	1),
	FP(2,	1),
	FP(2,	1),
	FP(2,	1),
	FP(2,	1),
	FP(2,	1),
	FP(2,	1),
	FP(2,	1),
	FP(2,	1),
	FP(4,	1),
	FP(4,	1),
	FP(4,	1),
	FP(4,	1),
	FP(4,	1),
	FP(4,	1),
	FP(4,	1),
};

struct opp_tbl_m_info opp_tbls_m[NR_MT_CPU_DVFS][NUM_CPU_LEVEL] = {
	/* LL */
	{
		[CPU_LEVEL_0] = { opp_tbl_method_LL_6768 },
		[CPU_LEVEL_1] = { opp_tbl_method_LL_6767 },
		[CPU_LEVEL_2] = { opp_tbl_method_LL_PRO },
		[CPU_LEVEL_3] = { opp_tbl_method_LL_6768 },
		[CPU_LEVEL_4] = { opp_tbl_method_LL_6767 },
		[CPU_LEVEL_5] = { opp_tbl_method_LL_PRO },
		[CPU_LEVEL_6] = { opp_tbl_method_LL_G75 },
	},
	/* L */
	{
		[CPU_LEVEL_0] = { opp_tbl_method_L_6768 },
		[CPU_LEVEL_1] = { opp_tbl_method_L_6767 },
		[CPU_LEVEL_2] = { opp_tbl_method_L_PRO },
		[CPU_LEVEL_3] = { opp_tbl_method_L_6768 },
		[CPU_LEVEL_4] = { opp_tbl_method_L_6767 },
		[CPU_LEVEL_5] = { opp_tbl_method_L_PRO },
		[CPU_LEVEL_6] = { opp_tbl_method_L_G75 },
	},
	/* CCI */
	{
		[CPU_LEVEL_0] = { opp_tbl_method_CCI_6768 },
		[CPU_LEVEL_1] = { opp_tbl_method_CCI_6767 },
		[CPU_LEVEL_2] = { opp_tbl_method_CCI_PRO },
		[CPU_LEVEL_3] = { opp_tbl_method_CCI_6768 },
		[CPU_LEVEL_4] = { opp_tbl_method_CCI_6767 },
		[CPU_LEVEL_5] = { opp_tbl_method_CCI_PRO },
		[CPU_LEVEL_6] = { opp_tbl_method_CCI_G75 },
	},
};
