# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../integer_tpu.srcs/sources_1/new/fifo.v" \
"../../../../integer_tpu.srcs/sources_1/new/integer_mac_pe.v" \
"../../../../integer_tpu.srcs/sources_1/new/systolic_array_1x1.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
