a ram is a collection of [[register]]
but no only a simple collection
an **addressable** collection of registers
![[ram diagram.png]]
> at any moment, only one register is selected

the address (k) width is related to the number of registers (n)
$$
k=\log_{2}n
$$
