# do run.do
# QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 18:52:38 on Aug 30,2023
# vcom ../src/constants.vhd 
# -- Loading package STANDARD
# -- Compiling package CONSTANTS
# -- Compiling package body CONSTANTS
# -- Loading package CONSTANTS
# End time: 18:52:38 on Aug 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 18:52:38 on Aug 30,2023
# vcom ../src/registerfileWindowing.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package CONSTANTS
# -- Compiling entity REGISTER_FILE_WINDOWING
# -- Compiling architecture BEHAVIORAL of REGISTER_FILE_WINDOWING
# -- Compiling configuration CFG_RF_BEH
# -- Loading package CONSTANTS
# -- Loading entity REGISTER_FILE_WINDOWING
# -- Loading architecture BEHAVIORAL of REGISTER_FILE_WINDOWING
# End time: 18:52:38 on Aug 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 18:52:38 on Aug 30,2023
# vlog -F compile_sv.f 
# -- Compiling package generic_pkg
# -- Compiling package rf_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) ../tb/rf_pkg.sv(21): Using implicit +incdir+/home/fede/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Importing package generic_pkg
# -- Compiling package rf_if_sv_unit
# -- Compiling interface rf_if
# -- Compiling module rf_wrap
# -- Compiling package top_sv_unit
# -- Importing package rf_pkg
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 18:52:38 on Aug 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 18:52:38 on Aug 30,2023
# vopt top -o top_optimized "+acc" "+cover=sbfec+registerfileWindowing(src)" 
# 
# Top level modules:
# 	top
# 
# Analyzing design...
# -- Loading module top
# -- Loading package mtiUvm.questa_uvm_pkg
# -- Loading interface rf_if
# -- Loading module rf_wrap
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package CONSTANTS
# -- Loading entity REGISTER_FILE_WINDOWING
# -- Loading architecture BEHAVIORAL of REGISTER_FILE_WINDOWING
# ** Warning: (vopt-2108) Cannot find module 'registerfileWindowing' specified in +cover option.
# Incremental compilation check found 12 design-units (out of 13) may be reused.
# Optimizing 1 design-unit (inlining 0/3 module instances, 0/1 architecture instances):
# -- Optimizing package rf_pkg(fast)
# Optimized design name is top_optimized
# End time: 18:52:40 on Aug 30,2023, Elapsed time: 0:00:02
# Errors: 0, Warnings: 1
# vsim -sv_seed random top_optimized -coverage "+UVM_TESTNAME=verbose_test" "+UVM_NO_RELNOTES" 
# Start time: 18:52:40 on Aug 30,2023
# //  Questa Sim-64
# //  Version 2021.2_1 linux_x86_64 May 15 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.rf_if(fast)
# Loading work.generic_pkg(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.rf_pkg(fast)
# Loading work.top_sv_unit(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.top(fast)
# Loading work.rf_if_sv_unit(fast)
# Loading work.rf_if(fast__2)
# Loading work.rf_wrap(fast)
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.numeric_std(body)
# Loading work.constants(body)
# Loading work.register_file_windowing(behavioral)#1
# Loading /home/fede/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
# ** Warning: (vsim-8634) Code was not compiled with coverage options.
# Sv_Seed = 2054088955
# 1
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test verbose_test...
# ** Warning: (vsim-3881) ../tb/coverage.svh(43): Sign-and-Width conversion applied in bin 'cornerup' for Coverpoint 'data_cp'. Value '-1' changed to '0 (minimum)' value.
#    Time: 0 ns  Iteration: 7  Region: /uvm_pkg::uvm_phase::m_run_phases
# ** Warning: (vsim-3882) ../tb/coverage.svh(43): Out of bounds value range in bin 'cornerup' for Coverpoint 'data_cp' converted to nearest valid bounded range of [0:9223372036854775807].
#    Time: 0 ns  Iteration: 7  Region: /uvm_pkg::uvm_phase::m_run_phases
# UVM_INFO ../tb/test_seq.svh(28) @ 0: uvm_test_top.t_env.seqr@@tst [run] First, we set the RESET signal
# 
# UVM_INFO @ 21: uvm_test_top.t_env.req_prt [run] The signal reset was set, all registers are put to 0
# 
# UVM_INFO ../tb/test_seq.svh(33) @ 41: uvm_test_top.t_env.seqr@@tst [run] We are about to initialize the registers in all the windows
# UVM_INFO @ 41: uvm_test_top.t_env.req_prt [run] nop Operation, no changes
# UVM_INFO @ 61: uvm_test_top.t_env.req_prt [run] addr: 0 data (port 0): bb895446d6435fbb op: write
# UVM_INFO @ 81: uvm_test_top.t_env.req_prt [run] addr: 1 data (port 0): 750f7a87cfff1764 op: write
# UVM_INFO @ 101: uvm_test_top.t_env.req_prt [run] addr: 2 data (port 0): 1991ffe155d7d31c op: write
# UVM_INFO @ 121: uvm_test_top.t_env.req_prt [run] addr: 3 data (port 0): a721ae5a9193c26b op: write
# UVM_INFO @ 141: uvm_test_top.t_env.req_prt [run] addr: 4 data (port 0): 3055ace4dda76a39 op: write
# UVM_INFO @ 161: uvm_test_top.t_env.req_prt [run] addr: 5 data (port 0): a4b7ab0c4cf8c868 op: write
# UVM_INFO @ 181: uvm_test_top.t_env.req_prt [run] addr: 6 data (port 0): 447de092fd1613ed op: write
# UVM_INFO @ 201: uvm_test_top.t_env.req_prt [run] addr: 7 data (port 0): 7448842d928939ad op: write
# UVM_INFO @ 221: uvm_test_top.t_env.req_prt [run] addr: 8 data (port 0): 7035b74508c3ba49 op: write
# UVM_INFO @ 241: uvm_test_top.t_env.req_prt [run] addr: 9 data (port 0): 79e9df33847a85eb op: write
# UVM_INFO @ 261: uvm_test_top.t_env.req_prt [run] addr: a data (port 0): 26dc7b549464bcd8 op: write
# UVM_INFO @ 281: uvm_test_top.t_env.req_prt [run] addr: b data (port 0): 5fd69b71d9eaf096 op: write
# UVM_INFO @ 301: uvm_test_top.t_env.req_prt [run] addr: c data (port 0): e3d792f4fbf7422f op: write
# UVM_INFO @ 321: uvm_test_top.t_env.req_prt [run] addr: d data (port 0): 03b6a9c6eaa0b196 op: write
# 
# 
# UVM_INFO @ 341: uvm_test_top.t_env.req_prt [run] The signal call was set, we increase the CWP
# 
# UVM_INFO @ 361: uvm_test_top.t_env.req_prt [run] nop Operation, no changes
# UVM_INFO @ 381: uvm_test_top.t_env.req_prt [run] addr: 0 data (port 0): 70b9fe875aad3764 op: write
# UVM_INFO @ 401: uvm_test_top.t_env.req_prt [run] addr: 1 data (port 0): 7cd6cfc4abe7a88d op: write
# UVM_INFO @ 421: uvm_test_top.t_env.req_prt [run] addr: 2 data (port 0): 1320817a7c1820ff op: write
# UVM_INFO @ 441: uvm_test_top.t_env.req_prt [run] addr: 3 data (port 0): 08da1fa717165322 op: write
# UVM_INFO @ 461: uvm_test_top.t_env.req_prt [run] addr: 4 data (port 0): a542fec3a747d8f9 op: write
# UVM_INFO @ 481: uvm_test_top.t_env.req_prt [run] addr: 5 data (port 0): 975d798825c27e8a op: write
# UVM_INFO @ 501: uvm_test_top.t_env.req_prt [run] addr: 6 data (port 0): 6e4958f4617c9dec op: write
# UVM_INFO @ 521: uvm_test_top.t_env.req_prt [run] addr: 7 data (port 0): df1b2694dfeafba5 op: write
# UVM_INFO @ 541: uvm_test_top.t_env.req_prt [run] addr: 8 data (port 0): c0fc45ac99727c45 op: write
# UVM_INFO @ 561: uvm_test_top.t_env.req_prt [run] addr: 9 data (port 0): 13ece17c69395e90 op: write
# UVM_INFO @ 581: uvm_test_top.t_env.req_prt [run] addr: a data (port 0): 7f97d15e3f8040c7 op: write
# UVM_INFO @ 601: uvm_test_top.t_env.req_prt [run] addr: b data (port 0): 7258181302bb84f8 op: write
# UVM_INFO @ 621: uvm_test_top.t_env.req_prt [run] addr: c data (port 0): 1867c91c03534960 op: write
# UVM_INFO @ 641: uvm_test_top.t_env.req_prt [run] addr: d data (port 0): 6961e138a867118f op: write
# 
# 
# UVM_INFO @ 661: uvm_test_top.t_env.req_prt [run] The signal call was set, we increase the CWP
# 
# UVM_INFO @ 681: uvm_test_top.t_env.req_prt [run] nop Operation, no changes
# UVM_INFO @ 701: uvm_test_top.t_env.req_prt [run] addr: 0 data (port 0): 91193d0817d1e3ac op: write
# UVM_INFO @ 721: uvm_test_top.t_env.req_prt [run] addr: 1 data (port 0): 0408b07a817a980c op: write
# UVM_INFO @ 741: uvm_test_top.t_env.req_prt [run] addr: 2 data (port 0): 217788bdc573b122 op: write
# UVM_INFO @ 761: uvm_test_top.t_env.req_prt [run] addr: 3 data (port 0): c25db183d3e553a1 op: write
# UVM_INFO @ 781: uvm_test_top.t_env.req_prt [run] addr: 4 data (port 0): cd730b29edeefb74 op: write
# UVM_INFO @ 801: uvm_test_top.t_env.req_prt [run] addr: 5 data (port 0): 7bdcb4b777b6f002 op: write
# UVM_INFO @ 821: uvm_test_top.t_env.req_prt [run] addr: 6 data (port 0): 4a41d85741f6f4a8 op: write
# UVM_INFO @ 841: uvm_test_top.t_env.req_prt [run] addr: 7 data (port 0): 16f2f9c816cf3433 op: write
# UVM_INFO @ 861: uvm_test_top.t_env.req_prt [run] addr: 8 data (port 0): d6e62dfe3f3bfbb3 op: write
# UVM_INFO @ 881: uvm_test_top.t_env.req_prt [run] addr: 9 data (port 0): 529f97309dcbca65 op: write
# UVM_INFO @ 901: uvm_test_top.t_env.req_prt [run] addr: a data (port 0): 6d92c6e8fdb6405b op: write
# UVM_INFO @ 921: uvm_test_top.t_env.req_prt [run] addr: b data (port 0): b94b1218b8c236d9 op: write
# UVM_INFO @ 941: uvm_test_top.t_env.req_prt [run] addr: c data (port 0): 56015bbf4b54c8e6 op: write
# UVM_INFO @ 961: uvm_test_top.t_env.req_prt [run] addr: d data (port 0): 5d3de4bbd13f173b op: write
# 
# 
# UVM_INFO @ 981: uvm_test_top.t_env.req_prt [run] The signal call was set, we increase the CWP
# 
# UVM_INFO @ 1001: uvm_test_top.t_env.req_prt [run] nop Operation, no changes
# UVM_INFO @ 1021: uvm_test_top.t_env.req_prt [run] addr: 0 data (port 0): 5553e1c52adb1acb op: write
# UVM_INFO @ 1041: uvm_test_top.t_env.req_prt [run] addr: 1 data (port 0): 74bb7d1677052178 op: write
# UVM_INFO @ 1061: uvm_test_top.t_env.req_prt [run] addr: 2 data (port 0): c67f0ada0f8970c6 op: write
# UVM_INFO @ 1081: uvm_test_top.t_env.req_prt [run] addr: 3 data (port 0): 54cf7a004b2f54b0 op: write
# UVM_INFO @ 1101: uvm_test_top.t_env.req_prt [run] addr: 4 data (port 0): 044883da8d6d30a3 op: write
# UVM_INFO @ 1121: uvm_test_top.t_env.req_prt [run] addr: 5 data (port 0): 5315a610a212a392 op: write
# UVM_INFO @ 1141: uvm_test_top.t_env.req_prt [run] addr: 6 data (port 0): c39eace0403c6d65 op: write
# UVM_INFO @ 1161: uvm_test_top.t_env.req_prt [run] addr: 7 data (port 0): f58dc0a08e651b4c op: write
# UVM_INFO @ 1181: uvm_test_top.t_env.req_prt [run] addr: 8 data (port 0): 7ae0fe73e5f24eee op: write
# UVM_INFO @ 1201: uvm_test_top.t_env.req_prt [run] addr: 9 data (port 0): dc6f2026a1b18900 op: write
# UVM_INFO @ 1221: uvm_test_top.t_env.req_prt [run] addr: a data (port 0): ab6f44ffd2bdc46a op: write
# UVM_INFO @ 1241: uvm_test_top.t_env.req_prt [run] addr: b data (port 0): 4b659909ce7036b6 op: write
# UVM_INFO @ 1261: uvm_test_top.t_env.req_prt [run] addr: c data (port 0): 6529d79006cf8251 op: write
# UVM_INFO @ 1281: uvm_test_top.t_env.req_prt [run] addr: d data (port 0): 746b2973b83df670 op: write
# 
# UVM_INFO @ 1301: uvm_test_top.t_env.req_prt [run] addr: 0 data (port 0): 5553e1c52adb1acb op: read
# UVM_INFO @ 1301: uvm_test_top.t_env.cmp [run] Passed: addr: 0 data (port 0): 5553e1c52adb1acb
# UVM_INFO @ 1321: uvm_test_top.t_env.req_prt [run] addr: 1 data (port 0): 74bb7d1677052178 op: read
# UVM_INFO @ 1321: uvm_test_top.t_env.cmp [run] Passed: addr: 1 data (port 0): 74bb7d1677052178
# UVM_INFO @ 1341: uvm_test_top.t_env.req_prt [run] addr: 2 data (port 0): c67f0ada0f8970c6 op: read
# UVM_INFO @ 1341: uvm_test_top.t_env.cmp [run] Passed: addr: 2 data (port 0): c67f0ada0f8970c6
# UVM_INFO @ 1361: uvm_test_top.t_env.req_prt [run] addr: 3 data (port 0): 54cf7a004b2f54b0 op: read
# UVM_INFO @ 1361: uvm_test_top.t_env.cmp [run] Passed: addr: 3 data (port 0): 54cf7a004b2f54b0
# UVM_INFO @ 1381: uvm_test_top.t_env.req_prt [run] addr: 4 data (port 0): 044883da8d6d30a3 op: read
# UVM_INFO @ 1381: uvm_test_top.t_env.cmp [run] Passed: addr: 4 data (port 0): 044883da8d6d30a3
# UVM_INFO @ 1401: uvm_test_top.t_env.req_prt [run] addr: 5 data (port 0): 5315a610a212a392 op: read
# UVM_INFO @ 1401: uvm_test_top.t_env.cmp [run] Passed: addr: 5 data (port 0): 5315a610a212a392
# UVM_INFO @ 1421: uvm_test_top.t_env.req_prt [run] addr: 6 data (port 0): c39eace0403c6d65 op: read
# UVM_INFO @ 1421: uvm_test_top.t_env.cmp [run] Passed: addr: 6 data (port 0): c39eace0403c6d65
# UVM_INFO @ 1441: uvm_test_top.t_env.req_prt [run] addr: 7 data (port 0): f58dc0a08e651b4c op: read
# UVM_INFO @ 1441: uvm_test_top.t_env.cmp [run] Passed: addr: 7 data (port 0): f58dc0a08e651b4c
# UVM_INFO @ 1461: uvm_test_top.t_env.req_prt [run] addr: 8 data (port 0): 7ae0fe73e5f24eee op: read
# UVM_INFO @ 1461: uvm_test_top.t_env.cmp [run] Passed: addr: 8 data (port 0): 7ae0fe73e5f24eee
# UVM_INFO @ 1481: uvm_test_top.t_env.req_prt [run] addr: 9 data (port 0): dc6f2026a1b18900 op: read
# UVM_INFO @ 1481: uvm_test_top.t_env.cmp [run] Passed: addr: 9 data (port 0): dc6f2026a1b18900
# UVM_INFO @ 1501: uvm_test_top.t_env.req_prt [run] addr: a data (port 0): ab6f44ffd2bdc46a op: read
# UVM_INFO @ 1501: uvm_test_top.t_env.cmp [run] Passed: addr: a data (port 0): ab6f44ffd2bdc46a
# UVM_INFO @ 1521: uvm_test_top.t_env.req_prt [run] addr: b data (port 0): 4b659909ce7036b6 op: read
# UVM_INFO @ 1521: uvm_test_top.t_env.cmp [run] Passed: addr: b data (port 0): 4b659909ce7036b6
# UVM_INFO @ 1541: uvm_test_top.t_env.req_prt [run] addr: c data (port 0): 6529d79006cf8251 op: read
# UVM_INFO @ 1541: uvm_test_top.t_env.cmp [run] Passed: addr: c data (port 0): 6529d79006cf8251
# UVM_INFO @ 1561: uvm_test_top.t_env.req_prt [run] addr: d data (port 0): 746b2973b83df670 op: read
# UVM_INFO @ 1561: uvm_test_top.t_env.cmp [run] Passed: addr: d data (port 0): 746b2973b83df670
# 
# 
# UVM_INFO @ 1581: uvm_test_top.t_env.req_prt [run] The signal ret was set, we decrease the CWP
# 
# UVM_INFO @ 1601: uvm_test_top.t_env.req_prt [run] nop Operation, no changes
# UVM_INFO @ 1621: uvm_test_top.t_env.req_prt [run] addr: 0 data (port 0): 5553e1c52adb1acb op: read
# UVM_INFO @ 1621: uvm_test_top.t_env.cmp [run] Passed: addr: 0 data (port 0): 5553e1c52adb1acb
# UVM_INFO @ 1641: uvm_test_top.t_env.req_prt [run] addr: 1 data (port 0): 74bb7d1677052178 op: read
# UVM_INFO @ 1641: uvm_test_top.t_env.cmp [run] Passed: addr: 1 data (port 0): 74bb7d1677052178
# UVM_INFO @ 1661: uvm_test_top.t_env.req_prt [run] addr: 2 data (port 0): c67f0ada0f8970c6 op: read
# UVM_INFO @ 1661: uvm_test_top.t_env.cmp [run] Passed: addr: 2 data (port 0): c67f0ada0f8970c6
# UVM_INFO @ 1681: uvm_test_top.t_env.req_prt [run] addr: 3 data (port 0): 54cf7a004b2f54b0 op: read
# UVM_INFO @ 1681: uvm_test_top.t_env.cmp [run] Passed: addr: 3 data (port 0): 54cf7a004b2f54b0
# UVM_INFO @ 1701: uvm_test_top.t_env.req_prt [run] addr: 4 data (port 0): 044883da8d6d30a3 op: read
# UVM_INFO @ 1701: uvm_test_top.t_env.cmp [run] Passed: addr: 4 data (port 0): 044883da8d6d30a3
# UVM_INFO @ 1721: uvm_test_top.t_env.req_prt [run] addr: 5 data (port 0): 7bdcb4b777b6f002 op: read
# UVM_INFO @ 1721: uvm_test_top.t_env.cmp [run] Passed: addr: 5 data (port 0): 7bdcb4b777b6f002
# UVM_INFO @ 1741: uvm_test_top.t_env.req_prt [run] addr: 6 data (port 0): 4a41d85741f6f4a8 op: read
# UVM_INFO @ 1741: uvm_test_top.t_env.cmp [run] Passed: addr: 6 data (port 0): 4a41d85741f6f4a8
# UVM_INFO @ 1761: uvm_test_top.t_env.req_prt [run] addr: 7 data (port 0): 16f2f9c816cf3433 op: read
# UVM_INFO @ 1761: uvm_test_top.t_env.cmp [run] Passed: addr: 7 data (port 0): 16f2f9c816cf3433
# UVM_INFO @ 1781: uvm_test_top.t_env.req_prt [run] addr: 8 data (port 0): d6e62dfe3f3bfbb3 op: read
# UVM_INFO @ 1781: uvm_test_top.t_env.cmp [run] Passed: addr: 8 data (port 0): d6e62dfe3f3bfbb3
# UVM_INFO @ 1801: uvm_test_top.t_env.req_prt [run] addr: 9 data (port 0): 529f97309dcbca65 op: read
# UVM_INFO @ 1801: uvm_test_top.t_env.cmp [run] Passed: addr: 9 data (port 0): 529f97309dcbca65
# UVM_INFO @ 1821: uvm_test_top.t_env.req_prt [run] addr: a data (port 0): 6d92c6e8fdb6405b op: read
# UVM_INFO @ 1821: uvm_test_top.t_env.cmp [run] Passed: addr: a data (port 0): 6d92c6e8fdb6405b
# UVM_INFO @ 1841: uvm_test_top.t_env.req_prt [run] addr: b data (port 0): 5315a610a212a392 op: read
# UVM_INFO @ 1841: uvm_test_top.t_env.cmp [run] Passed: addr: b data (port 0): 5315a610a212a392
# UVM_INFO @ 1861: uvm_test_top.t_env.req_prt [run] addr: c data (port 0): c39eace0403c6d65 op: read
# UVM_INFO @ 1861: uvm_test_top.t_env.cmp [run] Passed: addr: c data (port 0): c39eace0403c6d65
# UVM_INFO @ 1881: uvm_test_top.t_env.req_prt [run] addr: d data (port 0): f58dc0a08e651b4c op: read
# UVM_INFO @ 1881: uvm_test_top.t_env.cmp [run] Passed: addr: d data (port 0): f58dc0a08e651b4c
# 
# 
# UVM_INFO @ 1901: uvm_test_top.t_env.req_prt [run] The signal ret was set, we decrease the CWP
# 
# UVM_INFO @ 1921: uvm_test_top.t_env.req_prt [run] nop Operation, no changes
# UVM_INFO @ 1941: uvm_test_top.t_env.req_prt [run] addr: 0 data (port 0): 5553e1c52adb1acb op: read
# UVM_INFO @ 1941: uvm_test_top.t_env.cmp [run] Passed: addr: 0 data (port 0): 5553e1c52adb1acb
# UVM_INFO @ 1961: uvm_test_top.t_env.req_prt [run] addr: 1 data (port 0): 74bb7d1677052178 op: read
# UVM_INFO @ 1961: uvm_test_top.t_env.cmp [run] Passed: addr: 1 data (port 0): 74bb7d1677052178
# UVM_INFO @ 1981: uvm_test_top.t_env.req_prt [run] addr: 2 data (port 0): c67f0ada0f8970c6 op: read
# UVM_INFO @ 1981: uvm_test_top.t_env.cmp [run] Passed: addr: 2 data (port 0): c67f0ada0f8970c6
# UVM_INFO @ 2001: uvm_test_top.t_env.req_prt [run] addr: 3 data (port 0): 54cf7a004b2f54b0 op: read
# UVM_INFO @ 2001: uvm_test_top.t_env.cmp [run] Passed: addr: 3 data (port 0): 54cf7a004b2f54b0
# UVM_INFO @ 2021: uvm_test_top.t_env.req_prt [run] addr: 4 data (port 0): 044883da8d6d30a3 op: read
# UVM_INFO @ 2021: uvm_test_top.t_env.cmp [run] Passed: addr: 4 data (port 0): 044883da8d6d30a3
# UVM_INFO @ 2041: uvm_test_top.t_env.req_prt [run] addr: 5 data (port 0): 975d798825c27e8a op: read
# UVM_INFO @ 2041: uvm_test_top.t_env.cmp [run] Passed: addr: 5 data (port 0): 975d798825c27e8a
# UVM_INFO @ 2061: uvm_test_top.t_env.req_prt [run] addr: 6 data (port 0): 6e4958f4617c9dec op: read
# UVM_INFO @ 2061: uvm_test_top.t_env.cmp [run] Passed: addr: 6 data (port 0): 6e4958f4617c9dec
# UVM_INFO @ 2081: uvm_test_top.t_env.req_prt [run] addr: 7 data (port 0): df1b2694dfeafba5 op: read
# UVM_INFO @ 2081: uvm_test_top.t_env.cmp [run] Passed: addr: 7 data (port 0): df1b2694dfeafba5
# UVM_INFO @ 2101: uvm_test_top.t_env.req_prt [run] addr: 8 data (port 0): c0fc45ac99727c45 op: read
# UVM_INFO @ 2101: uvm_test_top.t_env.cmp [run] Passed: addr: 8 data (port 0): c0fc45ac99727c45
# UVM_INFO @ 2121: uvm_test_top.t_env.req_prt [run] addr: 9 data (port 0): 13ece17c69395e90 op: read
# UVM_INFO @ 2121: uvm_test_top.t_env.cmp [run] Passed: addr: 9 data (port 0): 13ece17c69395e90
# UVM_INFO @ 2141: uvm_test_top.t_env.req_prt [run] addr: a data (port 0): 7f97d15e3f8040c7 op: read
# UVM_INFO @ 2141: uvm_test_top.t_env.cmp [run] Passed: addr: a data (port 0): 7f97d15e3f8040c7
# UVM_INFO @ 2161: uvm_test_top.t_env.req_prt [run] addr: b data (port 0): 7bdcb4b777b6f002 op: read
# UVM_INFO @ 2161: uvm_test_top.t_env.cmp [run] Passed: addr: b data (port 0): 7bdcb4b777b6f002
# UVM_INFO @ 2181: uvm_test_top.t_env.req_prt [run] addr: c data (port 0): 4a41d85741f6f4a8 op: read
# UVM_INFO @ 2181: uvm_test_top.t_env.cmp [run] Passed: addr: c data (port 0): 4a41d85741f6f4a8
# UVM_INFO @ 2201: uvm_test_top.t_env.req_prt [run] addr: d data (port 0): 16f2f9c816cf3433 op: read
# UVM_INFO @ 2201: uvm_test_top.t_env.cmp [run] Passed: addr: d data (port 0): 16f2f9c816cf3433
# 
# 
# UVM_INFO @ 2221: uvm_test_top.t_env.req_prt [run] The signal ret was set, we decrease the CWP
# 
# UVM_INFO @ 2241: uvm_test_top.t_env.req_prt [run] nop Operation, no changes
# UVM_INFO @ 2261: uvm_test_top.t_env.req_prt [run] addr: 0 data (port 0): 5553e1c52adb1acb op: read
# UVM_INFO @ 2261: uvm_test_top.t_env.cmp [run] Passed: addr: 0 data (port 0): 5553e1c52adb1acb
# UVM_INFO @ 2281: uvm_test_top.t_env.req_prt [run] addr: 1 data (port 0): 74bb7d1677052178 op: read
# UVM_INFO @ 2281: uvm_test_top.t_env.cmp [run] Passed: addr: 1 data (port 0): 74bb7d1677052178
# UVM_INFO @ 2301: uvm_test_top.t_env.req_prt [run] addr: 2 data (port 0): c67f0ada0f8970c6 op: read
# UVM_INFO @ 2301: uvm_test_top.t_env.cmp [run] Passed: addr: 2 data (port 0): c67f0ada0f8970c6
# UVM_INFO @ 2321: uvm_test_top.t_env.req_prt [run] addr: 3 data (port 0): 54cf7a004b2f54b0 op: read
# UVM_INFO @ 2321: uvm_test_top.t_env.cmp [run] Passed: addr: 3 data (port 0): 54cf7a004b2f54b0
# UVM_INFO @ 2341: uvm_test_top.t_env.req_prt [run] addr: 4 data (port 0): 044883da8d6d30a3 op: read
# UVM_INFO @ 2341: uvm_test_top.t_env.cmp [run] Passed: addr: 4 data (port 0): 044883da8d6d30a3
# UVM_INFO @ 2361: uvm_test_top.t_env.req_prt [run] addr: 5 data (port 0): a4b7ab0c4cf8c868 op: read
# UVM_INFO @ 2361: uvm_test_top.t_env.cmp [run] Passed: addr: 5 data (port 0): a4b7ab0c4cf8c868
# UVM_INFO @ 2381: uvm_test_top.t_env.req_prt [run] addr: 6 data (port 0): 447de092fd1613ed op: read
# UVM_INFO @ 2381: uvm_test_top.t_env.cmp [run] Passed: addr: 6 data (port 0): 447de092fd1613ed
# UVM_INFO @ 2401: uvm_test_top.t_env.req_prt [run] addr: 7 data (port 0): 7448842d928939ad op: read
# UVM_INFO @ 2401: uvm_test_top.t_env.cmp [run] Passed: addr: 7 data (port 0): 7448842d928939ad
# UVM_INFO @ 2421: uvm_test_top.t_env.req_prt [run] addr: 8 data (port 0): 7035b74508c3ba49 op: read
# UVM_INFO @ 2421: uvm_test_top.t_env.cmp [run] Passed: addr: 8 data (port 0): 7035b74508c3ba49
# UVM_INFO @ 2441: uvm_test_top.t_env.req_prt [run] addr: 9 data (port 0): 79e9df33847a85eb op: read
# UVM_INFO @ 2441: uvm_test_top.t_env.cmp [run] Passed: addr: 9 data (port 0): 79e9df33847a85eb
# UVM_INFO @ 2461: uvm_test_top.t_env.req_prt [run] addr: a data (port 0): 26dc7b549464bcd8 op: read
# UVM_INFO @ 2461: uvm_test_top.t_env.cmp [run] Passed: addr: a data (port 0): 26dc7b549464bcd8
# UVM_INFO @ 2481: uvm_test_top.t_env.req_prt [run] addr: b data (port 0): 975d798825c27e8a op: read
# UVM_INFO @ 2481: uvm_test_top.t_env.cmp [run] Passed: addr: b data (port 0): 975d798825c27e8a
# UVM_INFO @ 2501: uvm_test_top.t_env.req_prt [run] addr: c data (port 0): 6e4958f4617c9dec op: read
# UVM_INFO @ 2501: uvm_test_top.t_env.cmp [run] Passed: addr: c data (port 0): 6e4958f4617c9dec
# UVM_INFO @ 2521: uvm_test_top.t_env.req_prt [run] addr: d data (port 0): df1b2694dfeafba5 op: read
# UVM_INFO @ 2521: uvm_test_top.t_env.cmp [run] Passed: addr: d data (port 0): df1b2694dfeafba5
# 
# UVM_INFO ../tb/test_seq.svh(50) @ 2522: uvm_test_top.t_env.seqr@@tst [run] Now we are going to call our first subroutine and read all the registers in the window
# 
# UVM_INFO @ 2541: uvm_test_top.t_env.req_prt [run] The signal call was set, we increase the CWP
# 
# UVM_INFO @ 2561: uvm_test_top.t_env.req_prt [run] nop Operation, no changes
# UVM_INFO @ 2581: uvm_test_top.t_env.req_prt [run] addr: 0 data (port 0): 5553e1c52adb1acb op: read
# UVM_INFO @ 2581: uvm_test_top.t_env.cmp [run] Passed: addr: 0 data (port 0): 5553e1c52adb1acb
# UVM_INFO @ 2601: uvm_test_top.t_env.req_prt [run] addr: 1 data (port 0): 74bb7d1677052178 op: read
# UVM_INFO @ 2601: uvm_test_top.t_env.cmp [run] Passed: addr: 1 data (port 0): 74bb7d1677052178
# UVM_INFO @ 2621: uvm_test_top.t_env.req_prt [run] addr: 2 data (port 0): c67f0ada0f8970c6 op: read
# UVM_INFO @ 2621: uvm_test_top.t_env.cmp [run] Passed: addr: 2 data (port 0): c67f0ada0f8970c6
# UVM_INFO @ 2641: uvm_test_top.t_env.req_prt [run] addr: 3 data (port 0): 54cf7a004b2f54b0 op: read
# UVM_INFO @ 2641: uvm_test_top.t_env.cmp [run] Passed: addr: 3 data (port 0): 54cf7a004b2f54b0
# UVM_INFO @ 2661: uvm_test_top.t_env.req_prt [run] addr: 4 data (port 0): 044883da8d6d30a3 op: read
# UVM_INFO @ 2661: uvm_test_top.t_env.cmp [run] Passed: addr: 4 data (port 0): 044883da8d6d30a3
# UVM_INFO @ 2681: uvm_test_top.t_env.req_prt [run] addr: 5 data (port 0): 975d798825c27e8a op: read
# UVM_INFO @ 2681: uvm_test_top.t_env.cmp [run] Passed: addr: 5 data (port 0): 975d798825c27e8a
# UVM_INFO @ 2701: uvm_test_top.t_env.req_prt [run] addr: 6 data (port 0): 6e4958f4617c9dec op: read
# UVM_INFO @ 2701: uvm_test_top.t_env.cmp [run] Passed: addr: 6 data (port 0): 6e4958f4617c9dec
# UVM_INFO @ 2721: uvm_test_top.t_env.req_prt [run] addr: 7 data (port 0): df1b2694dfeafba5 op: read
# UVM_INFO @ 2721: uvm_test_top.t_env.cmp [run] Passed: addr: 7 data (port 0): df1b2694dfeafba5
# UVM_INFO @ 2741: uvm_test_top.t_env.req_prt [run] addr: 8 data (port 0): c0fc45ac99727c45 op: read
# UVM_INFO @ 2741: uvm_test_top.t_env.cmp [run] Passed: addr: 8 data (port 0): c0fc45ac99727c45
# UVM_INFO @ 2761: uvm_test_top.t_env.req_prt [run] addr: 9 data (port 0): 13ece17c69395e90 op: read
# UVM_INFO @ 2761: uvm_test_top.t_env.cmp [run] Passed: addr: 9 data (port 0): 13ece17c69395e90
# UVM_INFO @ 2781: uvm_test_top.t_env.req_prt [run] addr: a data (port 0): 7f97d15e3f8040c7 op: read
# UVM_INFO @ 2781: uvm_test_top.t_env.cmp [run] Passed: addr: a data (port 0): 7f97d15e3f8040c7
# UVM_INFO @ 2801: uvm_test_top.t_env.req_prt [run] addr: b data (port 0): 7bdcb4b777b6f002 op: read
# UVM_INFO @ 2801: uvm_test_top.t_env.cmp [run] Passed: addr: b data (port 0): 7bdcb4b777b6f002
# UVM_INFO @ 2821: uvm_test_top.t_env.req_prt [run] addr: c data (port 0): 4a41d85741f6f4a8 op: read
# UVM_INFO @ 2821: uvm_test_top.t_env.cmp [run] Passed: addr: c data (port 0): 4a41d85741f6f4a8
# UVM_INFO @ 2841: uvm_test_top.t_env.req_prt [run] addr: d data (port 0): 16f2f9c816cf3433 op: read
# UVM_INFO @ 2841: uvm_test_top.t_env.cmp [run] Passed: addr: d data (port 0): 16f2f9c816cf3433
# 
# UVM_INFO ../tb/test_seq.svh(53) @ 2842: uvm_test_top.t_env.seqr@@tst [run] Returning from the subroutine, SIGRETURN is set
# 
# UVM_INFO @ 2861: uvm_test_top.t_env.req_prt [run] The signal ret was set, we decrease the CWP
# 
# UVM_INFO ../tb/test_seq.svh(55) @ 2881: uvm_test_top.t_env.seqr@@tst [run] Now we are going to read all the registers in the current window
# UVM_INFO @ 2881: uvm_test_top.t_env.req_prt [run] nop Operation, no changes
# UVM_INFO @ 2901: uvm_test_top.t_env.req_prt [run] addr: 0 data (port 0): 5553e1c52adb1acb op: read
# UVM_INFO @ 2901: uvm_test_top.t_env.cmp [run] Passed: addr: 0 data (port 0): 5553e1c52adb1acb
# UVM_INFO @ 2921: uvm_test_top.t_env.req_prt [run] addr: 1 data (port 0): 74bb7d1677052178 op: read
# UVM_INFO @ 2921: uvm_test_top.t_env.cmp [run] Passed: addr: 1 data (port 0): 74bb7d1677052178
# UVM_INFO @ 2941: uvm_test_top.t_env.req_prt [run] addr: 2 data (port 0): c67f0ada0f8970c6 op: read
# UVM_INFO @ 2941: uvm_test_top.t_env.cmp [run] Passed: addr: 2 data (port 0): c67f0ada0f8970c6
# UVM_INFO @ 2961: uvm_test_top.t_env.req_prt [run] addr: 3 data (port 0): 54cf7a004b2f54b0 op: read
# UVM_INFO @ 2961: uvm_test_top.t_env.cmp [run] Passed: addr: 3 data (port 0): 54cf7a004b2f54b0
# UVM_INFO @ 2981: uvm_test_top.t_env.req_prt [run] addr: 4 data (port 0): 044883da8d6d30a3 op: read
# UVM_INFO @ 2981: uvm_test_top.t_env.cmp [run] Passed: addr: 4 data (port 0): 044883da8d6d30a3
# UVM_INFO @ 3001: uvm_test_top.t_env.req_prt [run] addr: 5 data (port 0): a4b7ab0c4cf8c868 op: read
# UVM_INFO @ 3001: uvm_test_top.t_env.cmp [run] Passed: addr: 5 data (port 0): a4b7ab0c4cf8c868
# UVM_INFO @ 3021: uvm_test_top.t_env.req_prt [run] addr: 6 data (port 0): 447de092fd1613ed op: read
# UVM_INFO @ 3021: uvm_test_top.t_env.cmp [run] Passed: addr: 6 data (port 0): 447de092fd1613ed
# UVM_INFO @ 3041: uvm_test_top.t_env.req_prt [run] addr: 7 data (port 0): 7448842d928939ad op: read
# UVM_INFO @ 3041: uvm_test_top.t_env.cmp [run] Passed: addr: 7 data (port 0): 7448842d928939ad
# UVM_INFO @ 3061: uvm_test_top.t_env.req_prt [run] addr: 8 data (port 0): 7035b74508c3ba49 op: read
# UVM_INFO @ 3061: uvm_test_top.t_env.cmp [run] Passed: addr: 8 data (port 0): 7035b74508c3ba49
# UVM_INFO @ 3081: uvm_test_top.t_env.req_prt [run] addr: 9 data (port 0): 79e9df33847a85eb op: read
# UVM_INFO @ 3081: uvm_test_top.t_env.cmp [run] Passed: addr: 9 data (port 0): 79e9df33847a85eb
# UVM_INFO @ 3101: uvm_test_top.t_env.req_prt [run] addr: a data (port 0): 26dc7b549464bcd8 op: read
# UVM_INFO @ 3101: uvm_test_top.t_env.cmp [run] Passed: addr: a data (port 0): 26dc7b549464bcd8
# UVM_INFO @ 3121: uvm_test_top.t_env.req_prt [run] addr: b data (port 0): 975d798825c27e8a op: read
# UVM_INFO @ 3121: uvm_test_top.t_env.cmp [run] Passed: addr: b data (port 0): 975d798825c27e8a
# UVM_INFO @ 3141: uvm_test_top.t_env.req_prt [run] addr: c data (port 0): 6e4958f4617c9dec op: read
# UVM_INFO @ 3141: uvm_test_top.t_env.cmp [run] Passed: addr: c data (port 0): 6e4958f4617c9dec
# UVM_INFO @ 3161: uvm_test_top.t_env.req_prt [run] addr: d data (port 0): df1b2694dfeafba5 op: read
# UVM_INFO @ 3161: uvm_test_top.t_env.cmp [run] Passed: addr: d data (port 0): df1b2694dfeafba5
# 
# 
# UVM_INFO ../tb/test_seq.svh(62) @ 3162: uvm_test_top.t_env.seqr@@tst [run] Subroutine 1
# 
# UVM_INFO @ 3181: uvm_test_top.t_env.req_prt [run] The signal call was set, we increase the CWP
# 
# UVM_INFO ../tb/test_seq.svh(64) @ 3201: uvm_test_top.t_env.seqr@@tst [run] Subroutine 2
# 
# UVM_INFO @ 3201: uvm_test_top.t_env.req_prt [run] nop Operation, no changes
# UVM_INFO @ 3221: uvm_test_top.t_env.req_prt [run] The signal call was set, we increase the CWP
# 
# UVM_INFO ../tb/test_seq.svh(66) @ 3241: uvm_test_top.t_env.seqr@@tst [run] Subroutine 3
# 
# UVM_INFO @ 3241: uvm_test_top.t_env.req_prt [run] nop Operation, no changes
# UVM_INFO @ 3261: uvm_test_top.t_env.req_prt [run] The signal call was set, we increase the CWP
# 
# UVM_INFO ../tb/test_seq.svh(69) @ 3281: uvm_test_top.t_env.seqr@@tst [run] Subroutine 4
# 
# UVM_INFO @ 3281: uvm_test_top.t_env.req_prt [run] nop Operation, no changes
# UVM_INFO ../tb/predictor.svh(79) @ 3301: uvm_test_top.t_env.pred [Monitor] Register SPILLED in memory
# UVM_INFO @ 3301: uvm_test_top.t_env.req_prt [run] The signal call was set, we increase the CWP
# 
# UVM_INFO ../tb/predictor.svh(79) @ 3321: uvm_test_top.t_env.pred [Monitor] Register SPILLED in memory
# UVM_INFO @ 3321: uvm_test_top.t_env.req_prt [run] nop Operation, no changes
# UVM_INFO ../tb/predictor.svh(79) @ 3341: uvm_test_top.t_env.pred [Monitor] Register SPILLED in memory
# UVM_INFO @ 3341: uvm_test_top.t_env.req_prt [run] nop Operation, no changes
# UVM_INFO ../tb/predictor.svh(79) @ 3361: uvm_test_top.t_env.pred [Monitor] Register SPILLED in memory
# UVM_INFO @ 3361: uvm_test_top.t_env.req_prt [run] nop Operation, no changes
# UVM_INFO ../tb/predictor.svh(79) @ 3381: uvm_test_top.t_env.pred [Monitor] Register SPILLED in memory
# UVM_INFO @ 3381: uvm_test_top.t_env.req_prt [run] nop Operation, no changes
# UVM_INFO ../tb/predictor.svh(79) @ 3401: uvm_test_top.t_env.pred [Monitor] Register SPILLED in memory
# UVM_INFO @ 3401: uvm_test_top.t_env.req_prt [run] nop Operation, no changes
# UVM_INFO ../tb/predictor.svh(79) @ 3421: uvm_test_top.t_env.pred [Monitor] Register SPILLED in memory
# UVM_INFO @ 3421: uvm_test_top.t_env.req_prt [run] nop Operation, no changes
# UVM_INFO @ 3441: uvm_test_top.t_env.req_prt [run] nop Operation, no changes
# UVM_INFO @ 3461: uvm_test_top.t_env.req_prt [run] addr: 6 data (port 0): 276352505a8d7544 op: write
# UVM_INFO @ 3481: uvm_test_top.t_env.req_prt [run] addr: 7 data (port 0): 73665056addcbc05 op: write
# UVM_INFO @ 3501: uvm_test_top.t_env.req_prt [run] addr: 8 data (port 0): acf87c0ce53efe88 op: write
# UVM_INFO @ 3521: uvm_test_top.t_env.req_prt [run] addr: 9 data (port 0): a6b4cd2f73957da8 op: write
# UVM_INFO @ 3541: uvm_test_top.t_env.req_prt [run] addr: a data (port 0): cb923b29beabd60a op: write
# UVM_INFO @ 3561: uvm_test_top.t_env.req_prt [run] addr: b data (port 0): 354f41d2628a53a6 op: write
# UVM_INFO @ 3581: uvm_test_top.t_env.req_prt [run] addr: c data (port 0): a30f486afc96a69f op: write
# UVM_INFO @ 3601: uvm_test_top.t_env.req_prt [run] addr: d data (port 0): 721ef9fd97f99ea8 op: write
# 
# UVM_INFO @ 3621: uvm_test_top.t_env.req_prt [run] addr: 0 data (port 0): 5553e1c52adb1acb op: read
# UVM_INFO @ 3621: uvm_test_top.t_env.cmp [run] Passed: addr: 0 data (port 0): 5553e1c52adb1acb
# UVM_INFO @ 3641: uvm_test_top.t_env.req_prt [run] addr: 1 data (port 0): 74bb7d1677052178 op: read
# UVM_INFO @ 3641: uvm_test_top.t_env.cmp [run] Passed: addr: 1 data (port 0): 74bb7d1677052178
# UVM_INFO @ 3661: uvm_test_top.t_env.req_prt [run] addr: 2 data (port 0): c67f0ada0f8970c6 op: read
# UVM_INFO @ 3661: uvm_test_top.t_env.cmp [run] Passed: addr: 2 data (port 0): c67f0ada0f8970c6
# UVM_INFO @ 3681: uvm_test_top.t_env.req_prt [run] addr: 3 data (port 0): 54cf7a004b2f54b0 op: read
# UVM_INFO @ 3681: uvm_test_top.t_env.cmp [run] Passed: addr: 3 data (port 0): 54cf7a004b2f54b0
# UVM_INFO @ 3701: uvm_test_top.t_env.req_prt [run] addr: 4 data (port 0): 044883da8d6d30a3 op: read
# UVM_INFO @ 3701: uvm_test_top.t_env.cmp [run] Passed: addr: 4 data (port 0): 044883da8d6d30a3
# UVM_INFO @ 3721: uvm_test_top.t_env.req_prt [run] addr: 5 data (port 0): a4b7ab0c4cf8c868 op: read
# UVM_INFO @ 3721: uvm_test_top.t_env.cmp [run] Passed: addr: 5 data (port 0): a4b7ab0c4cf8c868
# UVM_INFO @ 3741: uvm_test_top.t_env.req_prt [run] addr: 6 data (port 0): 276352505a8d7544 op: read
# UVM_INFO @ 3741: uvm_test_top.t_env.cmp [run] Passed: addr: 6 data (port 0): 276352505a8d7544
# UVM_INFO @ 3761: uvm_test_top.t_env.req_prt [run] addr: 7 data (port 0): 73665056addcbc05 op: read
# UVM_INFO @ 3761: uvm_test_top.t_env.cmp [run] Passed: addr: 7 data (port 0): 73665056addcbc05
# UVM_INFO @ 3781: uvm_test_top.t_env.req_prt [run] addr: 8 data (port 0): acf87c0ce53efe88 op: read
# UVM_INFO @ 3781: uvm_test_top.t_env.cmp [run] Passed: addr: 8 data (port 0): acf87c0ce53efe88
# UVM_INFO @ 3801: uvm_test_top.t_env.req_prt [run] addr: 9 data (port 0): a6b4cd2f73957da8 op: read
# UVM_INFO @ 3801: uvm_test_top.t_env.cmp [run] Passed: addr: 9 data (port 0): a6b4cd2f73957da8
# UVM_INFO @ 3821: uvm_test_top.t_env.req_prt [run] addr: a data (port 0): cb923b29beabd60a op: read
# UVM_INFO @ 3821: uvm_test_top.t_env.cmp [run] Passed: addr: a data (port 0): cb923b29beabd60a
# UVM_INFO @ 3841: uvm_test_top.t_env.req_prt [run] addr: b data (port 0): 354f41d2628a53a6 op: read
# UVM_INFO @ 3841: uvm_test_top.t_env.cmp [run] Passed: addr: b data (port 0): 354f41d2628a53a6
# UVM_INFO @ 3861: uvm_test_top.t_env.req_prt [run] addr: c data (port 0): a30f486afc96a69f op: read
# UVM_INFO @ 3861: uvm_test_top.t_env.cmp [run] Passed: addr: c data (port 0): a30f486afc96a69f
# UVM_INFO @ 3881: uvm_test_top.t_env.req_prt [run] addr: d data (port 0): 721ef9fd97f99ea8 op: read
# UVM_INFO @ 3881: uvm_test_top.t_env.cmp [run] Passed: addr: d data (port 0): 721ef9fd97f99ea8
# 
# 
# UVM_INFO @ 3901: uvm_test_top.t_env.req_prt [run] The signal ret was set, we decrease the CWP
# 
# UVM_INFO @ 3921: uvm_test_top.t_env.req_prt [run] nop Operation, no changes
# UVM_INFO @ 3941: uvm_test_top.t_env.req_prt [run] addr: 0 data (port 0): 5553e1c52adb1acb op: read
# UVM_INFO @ 3941: uvm_test_top.t_env.cmp [run] Passed: addr: 0 data (port 0): 5553e1c52adb1acb
# UVM_INFO @ 3961: uvm_test_top.t_env.req_prt [run] addr: 1 data (port 0): 74bb7d1677052178 op: read
# UVM_INFO @ 3961: uvm_test_top.t_env.cmp [run] Passed: addr: 1 data (port 0): 74bb7d1677052178
# UVM_INFO @ 3981: uvm_test_top.t_env.req_prt [run] addr: 2 data (port 0): c67f0ada0f8970c6 op: read
# UVM_INFO @ 3981: uvm_test_top.t_env.cmp [run] Passed: addr: 2 data (port 0): c67f0ada0f8970c6
# UVM_INFO @ 4001: uvm_test_top.t_env.req_prt [run] addr: 3 data (port 0): 54cf7a004b2f54b0 op: read
# UVM_INFO @ 4001: uvm_test_top.t_env.cmp [run] Passed: addr: 3 data (port 0): 54cf7a004b2f54b0
# UVM_INFO @ 4021: uvm_test_top.t_env.req_prt [run] addr: 4 data (port 0): 044883da8d6d30a3 op: read
# UVM_INFO @ 4021: uvm_test_top.t_env.cmp [run] Passed: addr: 4 data (port 0): 044883da8d6d30a3
# UVM_INFO @ 4041: uvm_test_top.t_env.req_prt [run] addr: 5 data (port 0): 5315a610a212a392 op: read
# UVM_INFO @ 4041: uvm_test_top.t_env.cmp [run] Passed: addr: 5 data (port 0): 5315a610a212a392
# UVM_INFO @ 4061: uvm_test_top.t_env.req_prt [run] addr: 6 data (port 0): c39eace0403c6d65 op: read
# UVM_INFO @ 4061: uvm_test_top.t_env.cmp [run] Passed: addr: 6 data (port 0): c39eace0403c6d65
# UVM_INFO @ 4081: uvm_test_top.t_env.req_prt [run] addr: 7 data (port 0): f58dc0a08e651b4c op: read
# UVM_INFO @ 4081: uvm_test_top.t_env.cmp [run] Passed: addr: 7 data (port 0): f58dc0a08e651b4c
# UVM_INFO @ 4101: uvm_test_top.t_env.req_prt [run] addr: 8 data (port 0): 7ae0fe73e5f24eee op: read
# UVM_INFO @ 4101: uvm_test_top.t_env.cmp [run] Passed: addr: 8 data (port 0): 7ae0fe73e5f24eee
# UVM_INFO @ 4121: uvm_test_top.t_env.req_prt [run] addr: 9 data (port 0): dc6f2026a1b18900 op: read
# UVM_INFO @ 4121: uvm_test_top.t_env.cmp [run] Passed: addr: 9 data (port 0): dc6f2026a1b18900
# UVM_INFO @ 4141: uvm_test_top.t_env.req_prt [run] addr: a data (port 0): ab6f44ffd2bdc46a op: read
# UVM_INFO @ 4141: uvm_test_top.t_env.cmp [run] Passed: addr: a data (port 0): ab6f44ffd2bdc46a
# UVM_INFO @ 4161: uvm_test_top.t_env.req_prt [run] addr: b data (port 0): 4b659909ce7036b6 op: read
# UVM_INFO @ 4161: uvm_test_top.t_env.cmp [run] Passed: addr: b data (port 0): 4b659909ce7036b6
# UVM_INFO @ 4181: uvm_test_top.t_env.req_prt [run] addr: c data (port 0): 6529d79006cf8251 op: read
# UVM_INFO @ 4181: uvm_test_top.t_env.cmp [run] Passed: addr: c data (port 0): 6529d79006cf8251
# UVM_INFO @ 4201: uvm_test_top.t_env.req_prt [run] addr: d data (port 0): 746b2973b83df670 op: read
# UVM_INFO @ 4201: uvm_test_top.t_env.cmp [run] Passed: addr: d data (port 0): 746b2973b83df670
# 
# 
# UVM_INFO @ 4221: uvm_test_top.t_env.req_prt [run] The signal ret was set, we decrease the CWP
# 
# UVM_INFO @ 4241: uvm_test_top.t_env.req_prt [run] nop Operation, no changes
# UVM_INFO @ 4261: uvm_test_top.t_env.req_prt [run] addr: 0 data (port 0): 5553e1c52adb1acb op: read
# UVM_INFO @ 4261: uvm_test_top.t_env.cmp [run] Passed: addr: 0 data (port 0): 5553e1c52adb1acb
# UVM_INFO @ 4281: uvm_test_top.t_env.req_prt [run] addr: 1 data (port 0): 74bb7d1677052178 op: read
# UVM_INFO @ 4281: uvm_test_top.t_env.cmp [run] Passed: addr: 1 data (port 0): 74bb7d1677052178
# UVM_INFO @ 4301: uvm_test_top.t_env.req_prt [run] addr: 2 data (port 0): c67f0ada0f8970c6 op: read
# UVM_INFO @ 4301: uvm_test_top.t_env.cmp [run] Passed: addr: 2 data (port 0): c67f0ada0f8970c6
# UVM_INFO @ 4321: uvm_test_top.t_env.req_prt [run] addr: 3 data (port 0): 54cf7a004b2f54b0 op: read
# UVM_INFO @ 4321: uvm_test_top.t_env.cmp [run] Passed: addr: 3 data (port 0): 54cf7a004b2f54b0
# UVM_INFO @ 4341: uvm_test_top.t_env.req_prt [run] addr: 4 data (port 0): 044883da8d6d30a3 op: read
# UVM_INFO @ 4341: uvm_test_top.t_env.cmp [run] Passed: addr: 4 data (port 0): 044883da8d6d30a3
# UVM_INFO @ 4361: uvm_test_top.t_env.req_prt [run] addr: 5 data (port 0): 7bdcb4b777b6f002 op: read
# UVM_INFO @ 4361: uvm_test_top.t_env.cmp [run] Passed: addr: 5 data (port 0): 7bdcb4b777b6f002
# UVM_INFO @ 4381: uvm_test_top.t_env.req_prt [run] addr: 6 data (port 0): 4a41d85741f6f4a8 op: read
# UVM_INFO @ 4381: uvm_test_top.t_env.cmp [run] Passed: addr: 6 data (port 0): 4a41d85741f6f4a8
# UVM_INFO @ 4401: uvm_test_top.t_env.req_prt [run] addr: 7 data (port 0): 16f2f9c816cf3433 op: read
# UVM_INFO @ 4401: uvm_test_top.t_env.cmp [run] Passed: addr: 7 data (port 0): 16f2f9c816cf3433
# UVM_INFO @ 4421: uvm_test_top.t_env.req_prt [run] addr: 8 data (port 0): d6e62dfe3f3bfbb3 op: read
# UVM_INFO @ 4421: uvm_test_top.t_env.cmp [run] Passed: addr: 8 data (port 0): d6e62dfe3f3bfbb3
# UVM_INFO @ 4441: uvm_test_top.t_env.req_prt [run] addr: 9 data (port 0): 529f97309dcbca65 op: read
# UVM_INFO @ 4441: uvm_test_top.t_env.cmp [run] Passed: addr: 9 data (port 0): 529f97309dcbca65
# UVM_INFO @ 4461: uvm_test_top.t_env.req_prt [run] addr: a data (port 0): 6d92c6e8fdb6405b op: read
# UVM_INFO @ 4461: uvm_test_top.t_env.cmp [run] Passed: addr: a data (port 0): 6d92c6e8fdb6405b
# UVM_INFO @ 4481: uvm_test_top.t_env.req_prt [run] addr: b data (port 0): 5315a610a212a392 op: read
# UVM_INFO @ 4481: uvm_test_top.t_env.cmp [run] Passed: addr: b data (port 0): 5315a610a212a392
# UVM_INFO @ 4501: uvm_test_top.t_env.req_prt [run] addr: c data (port 0): c39eace0403c6d65 op: read
# UVM_INFO @ 4501: uvm_test_top.t_env.cmp [run] Passed: addr: c data (port 0): c39eace0403c6d65
# UVM_INFO @ 4521: uvm_test_top.t_env.req_prt [run] addr: d data (port 0): f58dc0a08e651b4c op: read
# UVM_INFO @ 4521: uvm_test_top.t_env.cmp [run] Passed: addr: d data (port 0): f58dc0a08e651b4c
# 
# 
# UVM_INFO @ 4541: uvm_test_top.t_env.req_prt [run] The signal ret was set, we decrease the CWP
# 
# UVM_INFO @ 4561: uvm_test_top.t_env.req_prt [run] nop Operation, no changes
# UVM_INFO @ 4581: uvm_test_top.t_env.req_prt [run] addr: 0 data (port 0): 5553e1c52adb1acb op: read
# UVM_INFO @ 4581: uvm_test_top.t_env.cmp [run] Passed: addr: 0 data (port 0): 5553e1c52adb1acb
# UVM_INFO @ 4601: uvm_test_top.t_env.req_prt [run] addr: 1 data (port 0): 74bb7d1677052178 op: read
# UVM_INFO @ 4601: uvm_test_top.t_env.cmp [run] Passed: addr: 1 data (port 0): 74bb7d1677052178
# UVM_INFO @ 4621: uvm_test_top.t_env.req_prt [run] addr: 2 data (port 0): c67f0ada0f8970c6 op: read
# UVM_INFO @ 4621: uvm_test_top.t_env.cmp [run] Passed: addr: 2 data (port 0): c67f0ada0f8970c6
# UVM_INFO @ 4641: uvm_test_top.t_env.req_prt [run] addr: 3 data (port 0): 54cf7a004b2f54b0 op: read
# UVM_INFO @ 4641: uvm_test_top.t_env.cmp [run] Passed: addr: 3 data (port 0): 54cf7a004b2f54b0
# UVM_INFO @ 4661: uvm_test_top.t_env.req_prt [run] addr: 4 data (port 0): 044883da8d6d30a3 op: read
# UVM_INFO @ 4661: uvm_test_top.t_env.cmp [run] Passed: addr: 4 data (port 0): 044883da8d6d30a3
# UVM_INFO @ 4681: uvm_test_top.t_env.req_prt [run] addr: 5 data (port 0): 354f41d2628a53a6 op: read
# UVM_INFO @ 4681: uvm_test_top.t_env.cmp [run] Passed: addr: 5 data (port 0): 354f41d2628a53a6
# UVM_INFO @ 4701: uvm_test_top.t_env.req_prt [run] addr: 6 data (port 0): a30f486afc96a69f op: read
# UVM_INFO @ 4701: uvm_test_top.t_env.cmp [run] Passed: addr: 6 data (port 0): a30f486afc96a69f
# UVM_INFO @ 4721: uvm_test_top.t_env.req_prt [run] addr: 7 data (port 0): 721ef9fd97f99ea8 op: read
# UVM_INFO @ 4721: uvm_test_top.t_env.cmp [run] Passed: addr: 7 data (port 0): 721ef9fd97f99ea8
# UVM_INFO @ 4741: uvm_test_top.t_env.req_prt [run] addr: 8 data (port 0): c0fc45ac99727c45 op: read
# UVM_INFO @ 4741: uvm_test_top.t_env.cmp [run] Passed: addr: 8 data (port 0): c0fc45ac99727c45
# UVM_INFO @ 4761: uvm_test_top.t_env.req_prt [run] addr: 9 data (port 0): 13ece17c69395e90 op: read
# UVM_INFO @ 4761: uvm_test_top.t_env.cmp [run] Passed: addr: 9 data (port 0): 13ece17c69395e90
# UVM_INFO @ 4781: uvm_test_top.t_env.req_prt [run] addr: a data (port 0): 7f97d15e3f8040c7 op: read
# UVM_INFO @ 4781: uvm_test_top.t_env.cmp [run] Passed: addr: a data (port 0): 7f97d15e3f8040c7
# UVM_INFO @ 4801: uvm_test_top.t_env.req_prt [run] addr: b data (port 0): 7bdcb4b777b6f002 op: read
# UVM_INFO @ 4801: uvm_test_top.t_env.cmp [run] Passed: addr: b data (port 0): 7bdcb4b777b6f002
# UVM_INFO @ 4821: uvm_test_top.t_env.req_prt [run] addr: c data (port 0): 4a41d85741f6f4a8 op: read
# UVM_INFO @ 4821: uvm_test_top.t_env.cmp [run] Passed: addr: c data (port 0): 4a41d85741f6f4a8
# UVM_INFO @ 4841: uvm_test_top.t_env.req_prt [run] addr: d data (port 0): 16f2f9c816cf3433 op: read
# UVM_INFO @ 4841: uvm_test_top.t_env.cmp [run] Passed: addr: d data (port 0): 16f2f9c816cf3433
# 
# 
# UVM_INFO @ 4861: uvm_test_top.t_env.req_prt [run] The signal ret was set, we decrease the CWP
# 
# UVM_INFO ../tb/test_seq.svh(81) @ 4881: uvm_test_top.t_env.seqr@@tst [run] Returning to main program
# UVM_INFO @ 4881: uvm_test_top.t_env.req_prt [run] nop Operation, no changes
# UVM_INFO @ 4901: uvm_test_top.t_env.req_prt [run] nop Operation, no changes
# UVM_INFO @ 4921: uvm_test_top.t_env.req_prt [run] nop Operation, no changes
# UVM_INFO @ 4941: uvm_test_top.t_env.req_prt [run] nop Operation, no changes
# UVM_INFO @ 4961: uvm_test_top.t_env.req_prt [run] nop Operation, no changes
# UVM_INFO @ 4981: uvm_test_top.t_env.req_prt [run] nop Operation, no changes
# UVM_INFO @ 5001: uvm_test_top.t_env.req_prt [run] nop Operation, no changes
# UVM_INFO @ 5021: uvm_test_top.t_env.req_prt [run] nop Operation, no changes
# UVM_INFO @ 5041: uvm_test_top.t_env.req_prt [run] nop Operation, no changes
# UVM_INFO @ 5061: uvm_test_top.t_env.req_prt [run] nop Operation, no changes
# UVM_INFO @ 5081: uvm_test_top.t_env.req_prt [run] nop Operation, no changes
# UVM_INFO @ 5101: uvm_test_top.t_env.req_prt [run] addr: 0 data (port 0): 5553e1c52adb1acb op: read
# UVM_INFO @ 5101: uvm_test_top.t_env.cmp [run] Passed: addr: 0 data (port 0): 5553e1c52adb1acb
# UVM_INFO @ 5121: uvm_test_top.t_env.req_prt [run] addr: 1 data (port 0): 74bb7d1677052178 op: read
# UVM_INFO @ 5121: uvm_test_top.t_env.cmp [run] Passed: addr: 1 data (port 0): 74bb7d1677052178
# UVM_INFO @ 5141: uvm_test_top.t_env.req_prt [run] addr: 2 data (port 0): c67f0ada0f8970c6 op: read
# UVM_INFO @ 5141: uvm_test_top.t_env.cmp [run] Passed: addr: 2 data (port 0): c67f0ada0f8970c6
# UVM_INFO @ 5161: uvm_test_top.t_env.req_prt [run] addr: 3 data (port 0): 54cf7a004b2f54b0 op: read
# UVM_INFO @ 5161: uvm_test_top.t_env.cmp [run] Passed: addr: 3 data (port 0): 54cf7a004b2f54b0
# UVM_INFO @ 5181: uvm_test_top.t_env.req_prt [run] addr: 4 data (port 0): 044883da8d6d30a3 op: read
# UVM_INFO @ 5181: uvm_test_top.t_env.cmp [run] Passed: addr: 4 data (port 0): 044883da8d6d30a3
# UVM_INFO @ 5201: uvm_test_top.t_env.req_prt [run] addr: 5 data (port 0): a4b7ab0c4cf8c868 op: read
# UVM_INFO @ 5201: uvm_test_top.t_env.cmp [run] Passed: addr: 5 data (port 0): a4b7ab0c4cf8c868
# UVM_INFO @ 5221: uvm_test_top.t_env.req_prt [run] addr: 6 data (port 0): 447de092fd1613ed op: read
# UVM_INFO @ 5221: uvm_test_top.t_env.cmp [run] Passed: addr: 6 data (port 0): 447de092fd1613ed
# UVM_INFO @ 5241: uvm_test_top.t_env.req_prt [run] addr: 7 data (port 0): 7448842d928939ad op: read
# UVM_INFO @ 5241: uvm_test_top.t_env.cmp [run] Passed: addr: 7 data (port 0): 7448842d928939ad
# UVM_INFO @ 5261: uvm_test_top.t_env.req_prt [run] addr: 8 data (port 0): 7035b74508c3ba49 op: read
# UVM_INFO @ 5261: uvm_test_top.t_env.cmp [run] Passed: addr: 8 data (port 0): 7035b74508c3ba49
# UVM_INFO @ 5281: uvm_test_top.t_env.req_prt [run] addr: 9 data (port 0): 79e9df33847a85eb op: read
# UVM_INFO @ 5281: uvm_test_top.t_env.cmp [run] Passed: addr: 9 data (port 0): 79e9df33847a85eb
# UVM_INFO @ 5301: uvm_test_top.t_env.req_prt [run] addr: a data (port 0): 26dc7b549464bcd8 op: read
# UVM_INFO @ 5301: uvm_test_top.t_env.cmp [run] Passed: addr: a data (port 0): 26dc7b549464bcd8
# UVM_INFO @ 5321: uvm_test_top.t_env.req_prt [run] addr: b data (port 0): 354f41d2628a53a6 op: read
# UVM_INFO @ 5321: uvm_test_top.t_env.cmp [run] Passed: addr: b data (port 0): 354f41d2628a53a6
# UVM_INFO @ 5341: uvm_test_top.t_env.req_prt [run] addr: c data (port 0): a30f486afc96a69f op: read
# UVM_INFO @ 5341: uvm_test_top.t_env.cmp [run] Passed: addr: c data (port 0): a30f486afc96a69f
# UVM_INFO @ 5361: uvm_test_top.t_env.req_prt [run] addr: d data (port 0): 721ef9fd97f99ea8 op: read
# UVM_INFO @ 5361: uvm_test_top.t_env.cmp [run] Passed: addr: d data (port 0): 721ef9fd97f99ea8
# 
# UVM_INFO ../tb/test_seq.svh(95) @ 5362: uvm_test_top.t_env.seqr@@tst [run] NOW I WANT TO PERFORM 10000 RANDOM OPERATIONS WITHOUT VERBOSITY::::::::::
# 
# 
# UVM_INFO @ 5381: uvm_test_top.t_env.req_prt [run] The signal reset was set, all registers are put to 0
# 
# UVM_INFO @ 239821: uvm_test_top.t_env.req_prt [run] addr: b data (port 1): 0000000000000000 op: read
# UVM_ERROR @ 239821: uvm_test_top.t_env.cmp [run] ERROR - Expected: addr: b data (port 1): 0000000000000000, Actual: addr: d data (port 0): 0000000000000000
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 239821: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :  446
# UVM_WARNING :    0
# UVM_ERROR :    1
# UVM_FATAL :    0
# ** Report counts by id
# [Monitor]     7
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [run]   436
# ** Note: $finish    : /home/fede/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 239821 ns  Iteration: 61  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at /home/fede/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
# Stopped at /home/fede/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
# QuestaSim-64 vcover 2021.2_1 Coverage Utility 2021.05 May 15 2021
# Start time: 18:52:44 on Aug 30,2023
# vcover report verbose_test.ucdb -cvg -details 
# Coverage Report by instance with details
# 
# =================================================================================
# === Instance: /rf_pkg
# === Design Unit: work.rf_pkg
# =================================================================================
# 
# Covergroup Coverage:
#     Covergroups                      3        na        na    98.40%
#         Coverpoints/Crosses          6        na        na        na
#             Covergroup Bins        156       150         6    96.15%
# ----------------------------------------------------------------------------------------------------------
# Covergroup                                             Metric       Goal       Bins    Status               
#                                                                                                          
# ----------------------------------------------------------------------------------------------------------
#  TYPE /rf_pkg/coverage/operation_transition_cg        100.00%        100          -    Covered              
#     covered/total bins:                                    25         25          -                      
#     missing/total bins:                                     0         25          -                      
#     % Hit:                                            100.00%        100          -                      
#     Coverpoint operation_cp1                          100.00%        100          -    Covered              
#         covered/total bins:                                25         25          -                      
#         missing/total bins:                                 0         25          -                      
#         % Hit:                                        100.00%        100          -                      
#  Covergroup instance \/rf_pkg::coverage::operation_transition_cg  
#                                                       100.00%        100          -    Covered              
#     covered/total bins:                                    25         25          -                      
#     missing/total bins:                                     0         25          -                      
#     % Hit:                                            100.00%        100          -                      
#     Coverpoint operation_cp1                          100.00%        100          -    Covered              
#         covered/total bins:                                25         25          -                      
#         missing/total bins:                                 0         25          -                      
#         % Hit:                                        100.00%        100          -                      
#         bin op_transition[ret=>ret]                        88          1          -    Covered              
#         bin op_transition[ret=>call]                       70          1          -    Covered              
#         bin op_transition[ret=>reset]                      25          1          -    Covered              
#         bin op_transition[ret=>write]                     262          1          -    Covered              
#         bin op_transition[ret=>read]                      294          1          -    Covered              
#         bin op_transition[call=>ret]                       72          1          -    Covered              
#         bin op_transition[call=>call]                      65          1          -    Covered              
#         bin op_transition[call=>reset]                     25          1          -    Covered              
#         bin op_transition[call=>write]                    279          1          -    Covered              
#         bin op_transition[call=>read]                     293          1          -    Covered              
#         bin op_transition[reset=>ret]                      25          1          -    Covered              
#         bin op_transition[reset=>call]                     41          1          -    Covered              
#         bin op_transition[reset=>reset]                     5          1          -    Covered              
#         bin op_transition[reset=>write]                   102          1          -    Covered              
#         bin op_transition[reset=>read]                     93          1          -    Covered              
#         bin op_transition[write=>ret]                     274          1          -    Covered              
#         bin op_transition[write=>call]                    282          1          -    Covered              
#         bin op_transition[write=>reset]                   109          1          -    Covered              
#         bin op_transition[write=>write]                  1171          1          -    Covered              
#         bin op_transition[write=>read]                   1080          1          -    Covered              
#         bin op_transition[read=>ret]                      280          1          -    Covered              
#         bin op_transition[read=>call]                     276          1          -    Covered              
#         bin op_transition[read=>reset]                    101          1          -    Covered              
#         bin op_transition[read=>write]                   1102          1          -    Covered              
#         bin op_transition[read=>read]                    1259          1          -    Covered              
#  TYPE /rf_pkg/coverage/triple_transition_cg            95.20%        100          -    Uncovered            
#     covered/total bins:                                   119        125          -                      
#     missing/total bins:                                     6        125          -                      
#     % Hit:                                             95.20%        100          -                      
#     Coverpoint operation_cp1                           95.20%        100          -    Uncovered            
#         covered/total bins:                               119        125          -                      
#         missing/total bins:                                 6        125          -                      
#         % Hit:                                         95.20%        100          -                      
#  Covergroup instance \/rf_pkg::coverage::triple_transition_cg  
#                                                        95.20%        100          -    Uncovered            
#     covered/total bins:                                   119        125          -                      
#     missing/total bins:                                     6        125          -                      
#     % Hit:                                             95.20%        100          -                      
#     Coverpoint operation_cp1                           95.20%        100          -    Uncovered            
#         covered/total bins:                               119        125          -                      
#         missing/total bins:                                 6        125          -                      
#         % Hit:                                         95.20%        100          -                      
#         bin op_transition[ret=>ret=>ret]                    9          1          -    Covered              
#         bin op_transition[ret=>ret=>call]                   9          1          -    Covered              
#         bin op_transition[ret=>ret=>reset]                  3          1          -    Covered              
#         bin op_transition[ret=>ret=>write]                 36          1          -    Covered              
#         bin op_transition[ret=>ret=>read]                  31          1          -    Covered              
#         bin op_transition[ret=>call=>ret]                   6          1          -    Covered              
#         bin op_transition[ret=>call=>call]                  9          1          -    Covered              
#         bin op_transition[ret=>call=>reset]                 4          1          -    Covered              
#         bin op_transition[ret=>call=>write]                25          1          -    Covered              
#         bin op_transition[ret=>call=>read]                 26          1          -    Covered              
#         bin op_transition[ret=>reset=>ret]                  0          1          -    ZERO                 
#         bin op_transition[ret=>reset=>call]                 3          1          -    Covered              
#         bin op_transition[ret=>reset=>reset]                0          1          -    ZERO                 
#         bin op_transition[ret=>reset=>write]               13          1          -    Covered              
#         bin op_transition[ret=>reset=>read]                 9          1          -    Covered              
#         bin op_transition[ret=>write=>ret]                 26          1          -    Covered              
#         bin op_transition[ret=>write=>call]                25          1          -    Covered              
#         bin op_transition[ret=>write=>reset]                7          1          -    Covered              
#         bin op_transition[ret=>write=>write]              107          1          -    Covered              
#         bin op_transition[ret=>write=>read]                97          1          -    Covered              
#         bin op_transition[ret=>read=>ret]                  22          1          -    Covered              
#         bin op_transition[ret=>read=>call]                 31          1          -    Covered              
#         bin op_transition[ret=>read=>reset]                 6          1          -    Covered              
#         bin op_transition[ret=>read=>write]               115          1          -    Covered              
#         bin op_transition[ret=>read=>read]                120          1          -    Covered              
#         bin op_transition[call=>ret=>ret]                   6          1          -    Covered              
#         bin op_transition[call=>ret=>call]                  4          1          -    Covered              
#         bin op_transition[call=>ret=>reset]                 3          1          -    Covered              
#         bin op_transition[call=>ret=>write]                25          1          -    Covered              
#         bin op_transition[call=>ret=>read]                 34          1          -    Covered              
#         bin op_transition[call=>call=>ret]                  5          1          -    Covered              
#         bin op_transition[call=>call=>call]                 6          1          -    Covered              
#         bin op_transition[call=>call=>reset]                0          1          -    ZERO                 
#         bin op_transition[call=>call=>write]               16          1          -    Covered              
#         bin op_transition[call=>call=>read]                38          1          -    Covered              
#         bin op_transition[call=>reset=>ret]                 4          1          -    Covered              
#         bin op_transition[call=>reset=>call]                4          1          -    Covered              
#         bin op_transition[call=>reset=>reset]               0          1          -    ZERO                 
#         bin op_transition[call=>reset=>write]               7          1          -    Covered              
#         bin op_transition[call=>reset=>read]               10          1          -    Covered              
#         bin op_transition[call=>write=>ret]                25          1          -    Covered              
#         bin op_transition[call=>write=>call]               25          1          -    Covered              
#         bin op_transition[call=>write=>reset]               9          1          -    Covered              
#         bin op_transition[call=>write=>write]             112          1          -    Covered              
#         bin op_transition[call=>write=>read]              108          1          -    Covered              
#         bin op_transition[call=>read=>ret]                 31          1          -    Covered              
#         bin op_transition[call=>read=>call]                24          1          -    Covered              
#         bin op_transition[call=>read=>reset]               12          1          -    Covered              
#         bin op_transition[call=>read=>write]              114          1          -    Covered              
#         bin op_transition[call=>read=>read]               112          1          -    Covered              
#         bin op_transition[reset=>ret=>ret]                  5          1          -    Covered              
#         bin op_transition[reset=>ret=>call]                 5          1          -    Covered              
#         bin op_transition[reset=>ret=>reset]                1          1          -    Covered              
#         bin op_transition[reset=>ret=>write]                9          1          -    Covered              
#         bin op_transition[reset=>ret=>read]                 5          1          -    Covered              
#         bin op_transition[reset=>call=>ret]                 1          1          -    Covered              
#         bin op_transition[reset=>call=>call]                2          1          -    Covered              
#         bin op_transition[reset=>call=>reset]               1          1          -    Covered              
#         bin op_transition[reset=>call=>write]              17          1          -    Covered              
#         bin op_transition[reset=>call=>read]               20          1          -    Covered              
#         bin op_transition[reset=>reset=>ret]                0          1          -    ZERO                 
#         bin op_transition[reset=>reset=>call]               2          1          -    Covered              
#         bin op_transition[reset=>reset=>reset]              0          1          -    ZERO                 
#         bin op_transition[reset=>reset=>write]              1          1          -    Covered              
#         bin op_transition[reset=>reset=>read]               2          1          -    Covered              
#         bin op_transition[reset=>write=>ret]               12          1          -    Covered              
#         bin op_transition[reset=>write=>call]              18          1          -    Covered              
#         bin op_transition[reset=>write=>reset]              6          1          -    Covered              
#         bin op_transition[reset=>write=>write]             37          1          -    Covered              
#         bin op_transition[reset=>write=>read]              29          1          -    Covered              
#         bin op_transition[reset=>read=>ret]                 5          1          -    Covered              
#         bin op_transition[reset=>read=>call]                7          1          -    Covered              
#         bin op_transition[reset=>read=>reset]               4          1          -    Covered              
#         bin op_transition[reset=>read=>write]              34          1          -    Covered              
#         bin op_transition[reset=>read=>read]               43          1          -    Covered              
#         bin op_transition[write=>ret=>ret]                 36          1          -    Covered              
#         bin op_transition[write=>ret=>call]                24          1          -    Covered              
#         bin op_transition[write=>ret=>reset]               12          1          -    Covered              
#         bin op_transition[write=>ret=>write]               93          1          -    Covered              
#         bin op_transition[write=>ret=>read]               109          1          -    Covered              
#         bin op_transition[write=>call=>ret]                30          1          -    Covered              
#         bin op_transition[write=>call=>call]               25          1          -    Covered              
#         bin op_transition[write=>call=>reset]               9          1          -    Covered              
#         bin op_transition[write=>call=>write]             110          1          -    Covered              
#         bin op_transition[write=>call=>read]              108          1          -    Covered              
#         bin op_transition[write=>reset=>ret]                7          1          -    Covered              
#         bin op_transition[write=>reset=>call]              18          1          -    Covered              
#         bin op_transition[write=>reset=>reset]              4          1          -    Covered              
#         bin op_transition[write=>reset=>write]             41          1          -    Covered              
#         bin op_transition[write=>reset=>read]              39          1          -    Covered              
#         bin op_transition[write=>write=>ret]              105          1          -    Covered              
#         bin op_transition[write=>write=>call]             113          1          -    Covered              
#         bin op_transition[write=>write=>reset]             46          1          -    Covered              
#         bin op_transition[write=>write=>write]            481          1          -    Covered              
#         bin op_transition[write=>write=>read]             426          1          -    Covered              
#         bin op_transition[write=>read=>ret]               117          1          -    Covered              
#         bin op_transition[write=>read=>call]              104          1          -    Covered              
#         bin op_transition[write=>read=>reset]              34          1          -    Covered              
#         bin op_transition[write=>read=>write]             405          1          -    Covered              
#         bin op_transition[write=>read=>read]              419          1          -    Covered              
#         bin op_transition[read=>ret=>ret]                  32          1          -    Covered              
#         bin op_transition[read=>ret=>call]                 28          1          -    Covered              
#         bin op_transition[read=>ret=>reset]                 6          1          -    Covered              
#         bin op_transition[read=>ret=>write]                99          1          -    Covered              
#         bin op_transition[read=>ret=>read]                115          1          -    Covered              
#         bin op_transition[read=>call=>ret]                 30          1          -    Covered              
#         bin op_transition[read=>call=>call]                23          1          -    Covered              
#         bin op_transition[read=>call=>reset]               11          1          -    Covered              
#         bin op_transition[read=>call=>write]              111          1          -    Covered              
#         bin op_transition[read=>call=>read]               101          1          -    Covered              
#         bin op_transition[read=>reset=>ret]                14          1          -    Covered              
#         bin op_transition[read=>reset=>call]               14          1          -    Covered              
#         bin op_transition[read=>reset=>reset]               1          1          -    Covered              
#         bin op_transition[read=>reset=>write]              39          1          -    Covered              
#         bin op_transition[read=>reset=>read]               33          1          -    Covered              
#         bin op_transition[read=>write=>ret]               106          1          -    Covered              
#         bin op_transition[read=>write=>call]              101          1          -    Covered              
#         bin op_transition[read=>write=>reset]              41          1          -    Covered              
#         bin op_transition[read=>write=>write]             434          1          -    Covered              
#         bin op_transition[read=>write=>read]              420          1          -    Covered              
#         bin op_transition[read=>read=>ret]                105          1          -    Covered              
#         bin op_transition[read=>read=>call]               110          1          -    Covered              
#         bin op_transition[read=>read=>reset]               45          1          -    Covered              
#         bin op_transition[read=>read=>write]              434          1          -    Covered              
#         bin op_transition[read=>read=>read]               565          1          -    Covered              
#  TYPE /rf_pkg/coverage/comprehensive_rf_coverage      100.00%        100          -    Covered              
#     covered/total bins:                                     6          6          -                      
#     missing/total bins:                                     0          6          -                      
#     % Hit:                                            100.00%        100          -                      
#     Coverpoint operation_cp2                          100.00%        100          -    Covered              
#         covered/total bins:                                 1          1          -                      
#         missing/total bins:                                 0          1          -                      
#         % Hit:                                        100.00%        100          -                      
#         bin operations                                   7674          1          -    Covered              
#     Coverpoint address_cp                             100.00%        100          -    Covered              
#         covered/total bins:                                 1          1          -                      
#         missing/total bins:                                 0          1          -                      
#         % Hit:                                        100.00%        100          -                      
#         bin range_0_to_13                                7674          1          -    Covered              
#     Coverpoint port_cp                                100.00%        100          -    Covered              
#         covered/total bins:                                 2          2          -                      
#         missing/total bins:                                 0          2          -                      
#         % Hit:                                        100.00%        100          -                      
#         bin auto[0]                                      6303          1          -    Covered              
#         bin auto[1]                                      1371          1          -    Covered              
#     Coverpoint data_cp                                100.00%        100          -    Covered              
#         covered/total bins:                                 2          2          -                      
#         missing/total bins:                                 0          2          -                      
#         % Hit:                                        100.00%        100          -                      
#         bin cornerup                                     5738          1          -    Covered              
#         bin cornerlow                                    3718          1          -    Covered              
#         default bin others                               1936                     -    Occurred             
# 
# COVERGROUP COVERAGE:
# ----------------------------------------------------------------------------------------------------------
# Covergroup                                             Metric       Goal       Bins    Status               
#                                                                                                          
# ----------------------------------------------------------------------------------------------------------
#  TYPE /rf_pkg/coverage/operation_transition_cg        100.00%        100          -    Covered              
#     covered/total bins:                                    25         25          -                      
#     missing/total bins:                                     0         25          -                      
#     % Hit:                                            100.00%        100          -                      
#     Coverpoint operation_cp1                          100.00%        100          -    Covered              
#         covered/total bins:                                25         25          -                      
#         missing/total bins:                                 0         25          -                      
#         % Hit:                                        100.00%        100          -                      
#  Covergroup instance \/rf_pkg::coverage::operation_transition_cg  
#                                                       100.00%        100          -    Covered              
#     covered/total bins:                                    25         25          -                      
#     missing/total bins:                                     0         25          -                      
#     % Hit:                                            100.00%        100          -                      
#     Coverpoint operation_cp1                          100.00%        100          -    Covered              
#         covered/total bins:                                25         25          -                      
#         missing/total bins:                                 0         25          -                      
#         % Hit:                                        100.00%        100          -                      
#         bin op_transition[ret=>ret]                        88          1          -    Covered              
#         bin op_transition[ret=>call]                       70          1          -    Covered              
#         bin op_transition[ret=>reset]                      25          1          -    Covered              
#         bin op_transition[ret=>write]                     262          1          -    Covered              
#         bin op_transition[ret=>read]                      294          1          -    Covered              
#         bin op_transition[call=>ret]                       72          1          -    Covered              
#         bin op_transition[call=>call]                      65          1          -    Covered              
#         bin op_transition[call=>reset]                     25          1          -    Covered              
#         bin op_transition[call=>write]                    279          1          -    Covered              
#         bin op_transition[call=>read]                     293          1          -    Covered              
#         bin op_transition[reset=>ret]                      25          1          -    Covered              
#         bin op_transition[reset=>call]                     41          1          -    Covered              
#         bin op_transition[reset=>reset]                     5          1          -    Covered              
#         bin op_transition[reset=>write]                   102          1          -    Covered              
#         bin op_transition[reset=>read]                     93          1          -    Covered              
#         bin op_transition[write=>ret]                     274          1          -    Covered              
#         bin op_transition[write=>call]                    282          1          -    Covered              
#         bin op_transition[write=>reset]                   109          1          -    Covered              
#         bin op_transition[write=>write]                  1171          1          -    Covered              
#         bin op_transition[write=>read]                   1080          1          -    Covered              
#         bin op_transition[read=>ret]                      280          1          -    Covered              
#         bin op_transition[read=>call]                     276          1          -    Covered              
#         bin op_transition[read=>reset]                    101          1          -    Covered              
#         bin op_transition[read=>write]                   1102          1          -    Covered              
#         bin op_transition[read=>read]                    1259          1          -    Covered              
#  TYPE /rf_pkg/coverage/triple_transition_cg            95.20%        100          -    Uncovered            
#     covered/total bins:                                   119        125          -                      
#     missing/total bins:                                     6        125          -                      
#     % Hit:                                             95.20%        100          -                      
#     Coverpoint operation_cp1                           95.20%        100          -    Uncovered            
#         covered/total bins:                               119        125          -                      
#         missing/total bins:                                 6        125          -                      
#         % Hit:                                         95.20%        100          -                      
#  Covergroup instance \/rf_pkg::coverage::triple_transition_cg  
#                                                        95.20%        100          -    Uncovered            
#     covered/total bins:                                   119        125          -                      
#     missing/total bins:                                     6        125          -                      
#     % Hit:                                             95.20%        100          -                      
#     Coverpoint operation_cp1                           95.20%        100          -    Uncovered            
#         covered/total bins:                               119        125          -                      
#         missing/total bins:                                 6        125          -                      
#         % Hit:                                         95.20%        100          -                      
#         bin op_transition[ret=>ret=>ret]                    9          1          -    Covered              
#         bin op_transition[ret=>ret=>call]                   9          1          -    Covered              
#         bin op_transition[ret=>ret=>reset]                  3          1          -    Covered              
#         bin op_transition[ret=>ret=>write]                 36          1          -    Covered              
#         bin op_transition[ret=>ret=>read]                  31          1          -    Covered              
#         bin op_transition[ret=>call=>ret]                   6          1          -    Covered              
#         bin op_transition[ret=>call=>call]                  9          1          -    Covered              
#         bin op_transition[ret=>call=>reset]                 4          1          -    Covered              
#         bin op_transition[ret=>call=>write]                25          1          -    Covered              
#         bin op_transition[ret=>call=>read]                 26          1          -    Covered              
#         bin op_transition[ret=>reset=>ret]                  0          1          -    ZERO                 
#         bin op_transition[ret=>reset=>call]                 3          1          -    Covered              
#         bin op_transition[ret=>reset=>reset]                0          1          -    ZERO                 
#         bin op_transition[ret=>reset=>write]               13          1          -    Covered              
#         bin op_transition[ret=>reset=>read]                 9          1          -    Covered              
#         bin op_transition[ret=>write=>ret]                 26          1          -    Covered              
#         bin op_transition[ret=>write=>call]                25          1          -    Covered              
#         bin op_transition[ret=>write=>reset]                7          1          -    Covered              
#         bin op_transition[ret=>write=>write]              107          1          -    Covered              
#         bin op_transition[ret=>write=>read]                97          1          -    Covered              
#         bin op_transition[ret=>read=>ret]                  22          1          -    Covered              
#         bin op_transition[ret=>read=>call]                 31          1          -    Covered              
#         bin op_transition[ret=>read=>reset]                 6          1          -    Covered              
#         bin op_transition[ret=>read=>write]               115          1          -    Covered              
#         bin op_transition[ret=>read=>read]                120          1          -    Covered              
#         bin op_transition[call=>ret=>ret]                   6          1          -    Covered              
#         bin op_transition[call=>ret=>call]                  4          1          -    Covered              
#         bin op_transition[call=>ret=>reset]                 3          1          -    Covered              
#         bin op_transition[call=>ret=>write]                25          1          -    Covered              
#         bin op_transition[call=>ret=>read]                 34          1          -    Covered              
#         bin op_transition[call=>call=>ret]                  5          1          -    Covered              
#         bin op_transition[call=>call=>call]                 6          1          -    Covered              
#         bin op_transition[call=>call=>reset]                0          1          -    ZERO                 
#         bin op_transition[call=>call=>write]               16          1          -    Covered              
#         bin op_transition[call=>call=>read]                38          1          -    Covered              
#         bin op_transition[call=>reset=>ret]                 4          1          -    Covered              
#         bin op_transition[call=>reset=>call]                4          1          -    Covered              
#         bin op_transition[call=>reset=>reset]               0          1          -    ZERO                 
#         bin op_transition[call=>reset=>write]               7          1          -    Covered              
#         bin op_transition[call=>reset=>read]               10          1          -    Covered              
#         bin op_transition[call=>write=>ret]                25          1          -    Covered              
#         bin op_transition[call=>write=>call]               25          1          -    Covered              
#         bin op_transition[call=>write=>reset]               9          1          -    Covered              
#         bin op_transition[call=>write=>write]             112          1          -    Covered              
#         bin op_transition[call=>write=>read]              108          1          -    Covered              
#         bin op_transition[call=>read=>ret]                 31          1          -    Covered              
#         bin op_transition[call=>read=>call]                24          1          -    Covered              
#         bin op_transition[call=>read=>reset]               12          1          -    Covered              
#         bin op_transition[call=>read=>write]              114          1          -    Covered              
#         bin op_transition[call=>read=>read]               112          1          -    Covered              
#         bin op_transition[reset=>ret=>ret]                  5          1          -    Covered              
#         bin op_transition[reset=>ret=>call]                 5          1          -    Covered              
#         bin op_transition[reset=>ret=>reset]                1          1          -    Covered              
#         bin op_transition[reset=>ret=>write]                9          1          -    Covered              
#         bin op_transition[reset=>ret=>read]                 5          1          -    Covered              
#         bin op_transition[reset=>call=>ret]                 1          1          -    Covered              
#         bin op_transition[reset=>call=>call]                2          1          -    Covered              
#         bin op_transition[reset=>call=>reset]               1          1          -    Covered              
#         bin op_transition[reset=>call=>write]              17          1          -    Covered              
#         bin op_transition[reset=>call=>read]               20          1          -    Covered              
#         bin op_transition[reset=>reset=>ret]                0          1          -    ZERO                 
#         bin op_transition[reset=>reset=>call]               2          1          -    Covered              
#         bin op_transition[reset=>reset=>reset]              0          1          -    ZERO                 
#         bin op_transition[reset=>reset=>write]              1          1          -    Covered              
#         bin op_transition[reset=>reset=>read]               2          1          -    Covered              
#         bin op_transition[reset=>write=>ret]               12          1          -    Covered              
#         bin op_transition[reset=>write=>call]              18          1          -    Covered              
#         bin op_transition[reset=>write=>reset]              6          1          -    Covered              
#         bin op_transition[reset=>write=>write]             37          1          -    Covered              
#         bin op_transition[reset=>write=>read]              29          1          -    Covered              
#         bin op_transition[reset=>read=>ret]                 5          1          -    Covered              
#         bin op_transition[reset=>read=>call]                7          1          -    Covered              
#         bin op_transition[reset=>read=>reset]               4          1          -    Covered              
#         bin op_transition[reset=>read=>write]              34          1          -    Covered              
#         bin op_transition[reset=>read=>read]               43          1          -    Covered              
#         bin op_transition[write=>ret=>ret]                 36          1          -    Covered              
#         bin op_transition[write=>ret=>call]                24          1          -    Covered              
#         bin op_transition[write=>ret=>reset]               12          1          -    Covered              
#         bin op_transition[write=>ret=>write]               93          1          -    Covered              
#         bin op_transition[write=>ret=>read]               109          1          -    Covered              
#         bin op_transition[write=>call=>ret]                30          1          -    Covered              
#         bin op_transition[write=>call=>call]               25          1          -    Covered              
#         bin op_transition[write=>call=>reset]               9          1          -    Covered              
#         bin op_transition[write=>call=>write]             110          1          -    Covered              
#         bin op_transition[write=>call=>read]              108          1          -    Covered              
#         bin op_transition[write=>reset=>ret]                7          1          -    Covered              
#         bin op_transition[write=>reset=>call]              18          1          -    Covered              
#         bin op_transition[write=>reset=>reset]              4          1          -    Covered              
#         bin op_transition[write=>reset=>write]             41          1          -    Covered              
#         bin op_transition[write=>reset=>read]              39          1          -    Covered              
#         bin op_transition[write=>write=>ret]              105          1          -    Covered              
#         bin op_transition[write=>write=>call]             113          1          -    Covered              
#         bin op_transition[write=>write=>reset]             46          1          -    Covered              
#         bin op_transition[write=>write=>write]            481          1          -    Covered              
#         bin op_transition[write=>write=>read]             426          1          -    Covered              
#         bin op_transition[write=>read=>ret]               117          1          -    Covered              
#         bin op_transition[write=>read=>call]              104          1          -    Covered              
#         bin op_transition[write=>read=>reset]              34          1          -    Covered              
#         bin op_transition[write=>read=>write]             405          1          -    Covered              
#         bin op_transition[write=>read=>read]              419          1          -    Covered              
#         bin op_transition[read=>ret=>ret]                  32          1          -    Covered              
#         bin op_transition[read=>ret=>call]                 28          1          -    Covered              
#         bin op_transition[read=>ret=>reset]                 6          1          -    Covered              
#         bin op_transition[read=>ret=>write]                99          1          -    Covered              
#         bin op_transition[read=>ret=>read]                115          1          -    Covered              
#         bin op_transition[read=>call=>ret]                 30          1          -    Covered              
#         bin op_transition[read=>call=>call]                23          1          -    Covered              
#         bin op_transition[read=>call=>reset]               11          1          -    Covered              
#         bin op_transition[read=>call=>write]              111          1          -    Covered              
#         bin op_transition[read=>call=>read]               101          1          -    Covered              
#         bin op_transition[read=>reset=>ret]                14          1          -    Covered              
#         bin op_transition[read=>reset=>call]               14          1          -    Covered              
#         bin op_transition[read=>reset=>reset]               1          1          -    Covered              
#         bin op_transition[read=>reset=>write]              39          1          -    Covered              
#         bin op_transition[read=>reset=>read]               33          1          -    Covered              
#         bin op_transition[read=>write=>ret]               106          1          -    Covered              
#         bin op_transition[read=>write=>call]              101          1          -    Covered              
#         bin op_transition[read=>write=>reset]              41          1          -    Covered              
#         bin op_transition[read=>write=>write]             434          1          -    Covered              
#         bin op_transition[read=>write=>read]              420          1          -    Covered              
#         bin op_transition[read=>read=>ret]                105          1          -    Covered              
#         bin op_transition[read=>read=>call]               110          1          -    Covered              
#         bin op_transition[read=>read=>reset]               45          1          -    Covered              
#         bin op_transition[read=>read=>write]              434          1          -    Covered              
#         bin op_transition[read=>read=>read]               565          1          -    Covered              
#  TYPE /rf_pkg/coverage/comprehensive_rf_coverage      100.00%        100          -    Covered              
#     covered/total bins:                                     6          6          -                      
#     missing/total bins:                                     0          6          -                      
#     % Hit:                                            100.00%        100          -                      
#     Coverpoint operation_cp2                          100.00%        100          -    Covered              
#         covered/total bins:                                 1          1          -                      
#         missing/total bins:                                 0          1          -                      
#         % Hit:                                        100.00%        100          -                      
#         bin operations                                   7674          1          -    Covered              
#     Coverpoint address_cp                             100.00%        100          -    Covered              
#         covered/total bins:                                 1          1          -                      
#         missing/total bins:                                 0          1          -                      
#         % Hit:                                        100.00%        100          -                      
#         bin range_0_to_13                                7674          1          -    Covered              
#     Coverpoint port_cp                                100.00%        100          -    Covered              
#         covered/total bins:                                 2          2          -                      
#         missing/total bins:                                 0          2          -                      
#         % Hit:                                        100.00%        100          -                      
#         bin auto[0]                                      6303          1          -    Covered              
#         bin auto[1]                                      1371          1          -    Covered              
#     Coverpoint data_cp                                100.00%        100          -    Covered              
#         covered/total bins:                                 2          2          -                      
#         missing/total bins:                                 0          2          -                      
#         % Hit:                                        100.00%        100          -                      
#         bin cornerup                                     5738          1          -    Covered              
#         bin cornerlow                                    3718          1          -    Covered              
#         default bin others                               1936                     -    Occurred             
# 
# TOTAL COVERGROUP COVERAGE: 98.40%  COVERGROUP TYPES: 3
# 
# Total Coverage By Instance (filtered view): 98.40%
# 
# End time: 18:52:44 on Aug 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:52:44 on Aug 30,2023, Elapsed time: 0:00:04
# Errors: 0, Warnings: 3
