regmap	,	V_22
snd_pcm_substream	,	V_25
snd_pcm_hw_params	,	V_27
ENOMEM	,	V_105
SUN4I_I2S_CTRL_MODE_MASTER	,	V_62
SUN4I_I2S_CTRL_GL_EN	,	V_84
SUN4I_I2S_FIFO_CTRL_RX_MODE	,	F_20
dev_get_drvdata	,	F_38
sun4i_i2s_volatile_reg	,	F_36
SUN4I_I2S_CTRL_MODE_SLAVE	,	V_64
SUN4I_I2S_FIFO_TX_REG	,	V_91
SND_SOC_DAIFMT_I2S	,	V_42
SUN4I_I2S_FMT0_LRCLK_POLARITY_NORMAL	,	V_54
module_rate	,	V_11
dev	,	V_89
"Can't get our bus clock\n"	,	L_5
SUN4I_I2S_CLK_DIV_BCLK	,	F_7
wss	,	V_32
SUN4I_I2S_FMT0_WSS	,	F_15
SUN4I_I2S_FMT0_SR_MASK	,	V_39
sun4i_i2s_shutdown	,	F_29
word_size	,	V_4
addr_width	,	V_36
SUN4I_I2S_FIFO_CTRL_TX_MODE_MASK	,	V_68
ARRAY_SIZE	,	F_2
val	,	V_9
SUN4I_I2S_CLK_DIV_MCLK	,	F_8
sun4i_i2s_dai	,	V_113
SUN4I_I2S_FIFO_CTRL_FLUSH_TX	,	V_70
sun4i_i2s	,	V_1
SND_SOC_DAIFMT_IB_NF	,	V_53
SUN4I_I2S_TX_CHAN_SEL	,	F_26
params	,	V_28
SNDRV_PCM_TRIGGER_RESUME	,	V_78
SUN4I_I2S_TX_CHAN_MAP	,	F_27
sampling_rate	,	V_12
SUN4I_I2S_FIFO_RX_REG	,	V_92
sun4i_i2s_get_mclk_div	,	F_3
mdiv	,	V_14
SUN4I_I2S_CLK_DIV_REG	,	V_23
err_disable_clk	,	V_97
cmd	,	V_75
GFP_KERNEL	,	V_104
sun4i_i2s_stop_playback	,	F_22
device	,	V_88
SNDRV_PCM_TRIGGER_PAUSE_RELEASE	,	V_77
SNDRV_PCM_TRIGGER_PAUSE_PUSH	,	V_82
DMA_SLAVE_BUSWIDTH_2_BYTES	,	V_34
SUN4I_I2S_FIFO_STA_REG	,	V_93
maxburst	,	V_110
SND_SOC_DAIFMT_FORMAT_MASK	,	V_41
SUN4I_I2S_FIFO_CTRL_REG	,	V_67
snd_dmaengine_pcm_unregister	,	F_61
regcache_cache_only	,	F_40
sun4i_i2s_bclk_div	,	V_6
pm_runtime_status_suspended	,	F_58
snd_soc_dai_set_drvdata	,	F_33
SUN4I_I2S_CTRL_REG	,	V_65
SUN4I_I2S_DMA_INT_CTRL_TX_DRQ_EN	,	V_74
oversample_rate	,	V_3
sun4i_i2s_runtime_resume	,	F_37
sun4i_i2s_probe	,	F_44
pm_runtime_enabled	,	F_55
SUN4I_I2S_TX_CNT_REG	,	V_71
SNDRV_PCM_TRIGGER_START	,	V_76
SNDRV_PCM_TRIGGER_STOP	,	V_81
SUN4I_I2S_FIFO_CTRL_TX_MODE	,	F_19
stream	,	V_79
"Could not register DAI\n"	,	L_9
SUN4I_I2S_CTRL_SDO_EN_MASK	,	V_85
pm_runtime_disable	,	F_59
SUN4I_I2S_FMT0_LRCLK_POLARITY_INVERTED	,	V_52
clk_prepare_enable	,	F_28
substream	,	V_26
sr	,	V_31
SND_SOC_DAIFMT_MASTER_MASK	,	V_60
SUN4I_I2S_INT_STA_REG	,	V_94
SND_SOC_DAIFMT_INV_MASK	,	V_49
devm_ioremap_resource	,	F_48
sun4i_i2s_regmap_config	,	V_107
"Failed to sync regmap cache\n"	,	L_2
sun4i_i2s_remove	,	F_60
sun4i_i2s_wr_reg	,	F_35
i	,	V_5
SUN4I_I2S_TX_CHAN_SEL_REG	,	V_86
irq	,	V_103
sun4i_i2s_mclk_div	,	V_13
SND_SOC_DAIFMT_CBM_CFM	,	V_63
regs	,	V_102
SUN4I_I2S_TX_CHAN_MAP_REG	,	V_87
regmap_update_bits	,	F_14
EINVAL	,	V_10
width	,	V_33
SUN4I_I2S_FMT0_SR	,	F_16
mod_clk	,	V_20
SUN4I_I2S_FMT0_BCLK_POLARITY_MASK	,	V_58
platform_device	,	V_98
SND_SOC_DAIFMT_NB_NF	,	V_57
sun4i_i2s_hw_params	,	F_9
SUN4I_I2S_FMT0_FMT_I2S	,	V_43
SUN4I_I2S_CTRL_SDO_EN	,	F_25
sun4i_i2s_rd_reg	,	F_34
err_pm_disable	,	V_111
__iomem	,	T_2
playback_dma_data	,	V_35
fmt	,	V_40
dai	,	V_30
"mod"	,	L_7
sun4i_i2s_oversample_rates	,	V_21
pdev	,	V_99
SUN4I_I2S_CLK_DIV_MCLK_EN	,	V_24
SND_SOC_DAIFMT_IB_IF	,	V_50
u32	,	T_1
SND_SOC_DAIFMT_LEFT_J	,	V_44
reg	,	V_90
SUN4I_I2S_FMT0_LRCLK_POLARITY_MASK	,	V_59
regcache_mark_dirty	,	F_41
sun4i_i2s_runtime_suspend	,	F_43
params_rate	,	F_17
SUN4I_I2S_FMT0_REG	,	V_37
sun4i_i2s_set_fmt	,	F_18
"apb"	,	L_4
platform_get_irq	,	F_51
ret	,	V_19
res	,	V_101
mclk_div	,	V_18
snd_dmaengine_pcm_register	,	F_57
resource	,	V_100
bus_clk	,	V_96
i2s	,	V_2
"Can't retrieve our interrupt\n"	,	L_3
sun4i_i2s_dai_probe	,	F_31
SUN4I_I2S_RX_CNT_REG	,	V_95
SND_SOC_DAIFMT_CBS_CFS	,	V_61
PTR_ERR	,	F_50
devm_snd_soc_register_component	,	F_56
params_physical_width	,	F_12
SNDRV_PCM_STREAM_PLAYBACK	,	V_80
SUN4I_I2S_FIFO_CTRL_RX_MODE_MASK	,	V_69
platform_get_resource	,	F_47
clk_set_rate	,	F_5
params_channels	,	F_11
platform_set_drvdata	,	F_46
devm_kzalloc	,	F_45
bdiv	,	V_8
SND_SOC_DAIFMT_RIGHT_J	,	V_46
SUN4I_I2S_FMT0_BCLK_POLARITY_NORMAL	,	V_56
sun4i_i2s_start_playback	,	F_21
bclk_div	,	V_17
SUN4I_I2S_FMT0_FMT_MASK	,	V_48
"Can't get our mod clock\n"	,	L_8
SUN4I_I2S_FMT0_WSS_MASK	,	V_38
SUN4I_I2S_FMT0_FMT_LEFT_J	,	V_45
dev_err	,	F_39
devm_regmap_init_mmio	,	F_53
rate	,	V_15
SUN4I_I2S_FMT0_FMT_RIGHT_J	,	V_47
SND_SOC_DAIFMT_NB_IF	,	V_55
regmap_write	,	F_6
"Could not register PCM\n"	,	L_10
sun4i_i2s_trigger	,	F_23
IORESOURCE_MEM	,	V_106
addr	,	V_108
pm_runtime_enable	,	F_54
regcache_sync	,	F_42
devm_clk_get	,	F_52
params_width	,	F_13
sun4i_i2s_get_bclk_div	,	F_1
clk_rate	,	V_16
SUN4I_I2S_FMT0_BCLK_POLARITY_INVERTED	,	V_51
start	,	V_109
clk_disable_unprepare	,	F_30
"Failed to enable bus clock\n"	,	L_1
sun4i_i2s_set_clk_rate	,	F_4
sun4i_i2s_clk_div	,	V_7
snd_soc_dai_get_drvdata	,	F_10
SUN4I_I2S_CTRL_MODE_MASK	,	V_66
snd_soc_dai	,	V_29
SUN4I_I2S_DMA_INT_CTRL_REG	,	V_73
snd_soc_dai_init_dma_data	,	F_32
"Regmap initialisation failed\n"	,	L_6
err_suspend	,	V_114
sun4i_i2s_component	,	V_112
SNDRV_PCM_TRIGGER_SUSPEND	,	V_83
SUN4I_I2S_CTRL_TX_EN	,	V_72
sun4i_i2s_startup	,	F_24
IS_ERR	,	F_49
