// ghrd_10as066n2_emif_hps_altera_emif_a10_hps_171_or5co3i.v

// This file was auto-generated from altera_emif_a10_hps_hw.tcl.  If you edit it your changes
// will probably be lost.
// 
// Generated using ACDS version 17.1 240

`timescale 1 ps / 1 ps
module ghrd_10as066n2_emif_hps_altera_emif_a10_hps_171_or5co3i (
		input  wire          global_reset_n, // global_reset_reset_sink.reset_n
		input  wire [4095:0] hps_to_emif,    //    hps_emif_conduit_end.hps_to_emif
		output wire [4095:0] emif_to_hps,    //                        .emif_to_hps
		input  wire [1:0]    hps_to_emif_gp, //                        .gp_to_emif
		output wire [0:0]    emif_to_hps_gp, //                        .emif_to_gp
		output wire [0:0]    mem_ck,         //         mem_conduit_end.mem_ck
		output wire [0:0]    mem_ck_n,       //                        .mem_ck_n
		output wire [16:0]   mem_a,          //                        .mem_a
		output wire [0:0]    mem_act_n,      //                        .mem_act_n
		output wire [1:0]    mem_ba,         //                        .mem_ba
		output wire [0:0]    mem_bg,         //                        .mem_bg
		output wire [0:0]    mem_cke,        //                        .mem_cke
		output wire [0:0]    mem_cs_n,       //                        .mem_cs_n
		output wire [0:0]    mem_odt,        //                        .mem_odt
		output wire [0:0]    mem_reset_n,    //                        .mem_reset_n
		output wire [0:0]    mem_par,        //                        .mem_par
		input  wire [0:0]    mem_alert_n,    //                        .mem_alert_n
		inout  wire [3:0]    mem_dqs,        //                        .mem_dqs
		inout  wire [3:0]    mem_dqs_n,      //                        .mem_dqs_n
		inout  wire [31:0]   mem_dq,         //                        .mem_dq
		inout  wire [3:0]    mem_dbi_n,      //                        .mem_dbi_n
		input  wire          oct_rzqin,      //         oct_conduit_end.oct_rzqin
		input  wire          pll_ref_clk     //  pll_ref_clk_clock_sink.clk
	);

	ghrd_10as066n2_emif_hps_altera_emif_arch_nf_171_qhcayby #(
		.PROTOCOL_ENUM                              ("PROTOCOL_DDR4"),
		.PHY_TARGET_IS_ES                           (0),
		.PHY_TARGET_IS_ES2                          (0),
		.PHY_TARGET_IS_PRODUCTION                   (1),
		.PHY_CONFIG_ENUM                            ("CONFIG_PHY_AND_HARD_CTRL"),
		.PHY_PING_PONG_EN                           (0),
		.PHY_CORE_CLKS_SHARING_ENUM                 ("CORE_CLKS_SHARING_DISABLED"),
		.PHY_CALIBRATED_OCT                         (1),
		.PHY_AC_CALIBRATED_OCT                      (1),
		.PHY_CK_CALIBRATED_OCT                      (1),
		.PHY_DATA_CALIBRATED_OCT                    (1),
		.PHY_HPS_ENABLE_EARLY_RELEASE               (1),
		.PLL_NUM_OF_EXTRA_CLKS                      (0),
		.MEM_FORMAT_ENUM                            ("MEM_FORMAT_UDIMM"),
		.MEM_BURST_LENGTH                           (8),
		.MEM_DATA_MASK_EN                           (1),
		.MEM_TTL_DATA_WIDTH                         (32),
		.MEM_TTL_NUM_OF_READ_GROUPS                 (4),
		.MEM_TTL_NUM_OF_WRITE_GROUPS                (4),
		.DIAG_SIM_REGTEST_MODE                      (0),
		.DIAG_SYNTH_FOR_SIM                         (0),
		.DIAG_VERBOSE_IOAUX                         (0),
		.DIAG_ECLIPSE_DEBUG                         (0),
		.DIAG_EXPORT_VJI                            (0),
		.DIAG_INTERFACE_ID                          (0),
		.DIAG_FAST_SIM                              (1),
		.DIAG_USE_ABSTRACT_PHY                      (0),
		.SILICON_REV                                ("20nm4"),
		.IS_HPS                                     (1),
		.IS_VID                                     (0),
		.USER_CLK_RATIO                             (2),
		.C2P_P2C_CLK_RATIO                          (2),
		.PHY_HMC_CLK_RATIO                          (2),
		.DIAG_ABSTRACT_PHY_WLAT                     (5),
		.DIAG_ABSTRACT_PHY_RLAT                     (17),
		.DIAG_CPA_OUT_1_EN                          (0),
		.DIAG_USE_CPA_LOCK                          (1),
		.DQS_BUS_MODE_ENUM                          ("DQS_BUS_MODE_X8_X9"),
		.AC_PIN_MAP_SCHEME                          ("use_0_1_2_lane"),
		.NUM_OF_HMC_PORTS                           (1),
		.HMC_AVL_PROTOCOL_ENUM                      ("CTRL_AVL_PROTOCOL_ST"),
		.HMC_CTRL_DIMM_TYPE                         ("udimm"),
		.REGISTER_AFI                               (0),
		.SEQ_SYNTH_CPU_CLK_DIVIDE                   (2),
		.SEQ_SYNTH_CAL_CLK_DIVIDE                   (8),
		.SEQ_SIM_CPU_CLK_DIVIDE                     (1),
		.SEQ_SIM_CAL_CLK_DIVIDE                     (32),
		.SEQ_SYNTH_OSC_FREQ_MHZ                     (450),
		.SEQ_SIM_OSC_FREQ_MHZ                       (2123),
		.NUM_OF_RTL_TILES                           (2),
		.PRI_RDATA_TILE_INDEX                       (1),
		.PRI_RDATA_LANE_INDEX                       (0),
		.PRI_WDATA_TILE_INDEX                       (1),
		.PRI_WDATA_LANE_INDEX                       (0),
		.PRI_AC_TILE_INDEX                          (0),
		.SEC_RDATA_TILE_INDEX                       (1),
		.SEC_RDATA_LANE_INDEX                       (0),
		.SEC_WDATA_TILE_INDEX                       (1),
		.SEC_WDATA_LANE_INDEX                       (0),
		.SEC_AC_TILE_INDEX                          (0),
		.LANES_USAGE_0                              (11980873),
		.LANES_USAGE_1                              (0),
		.LANES_USAGE_2                              (0),
		.LANES_USAGE_3                              (0),
		.LANES_USAGE_AUTOGEN_WCNT                   (4),
		.PINS_USAGE_0                               (956300126),
		.PINS_USAGE_1                               (1073217595),
		.PINS_USAGE_2                               (1073737726),
		.PINS_USAGE_3                               (63),
		.PINS_USAGE_4                               (0),
		.PINS_USAGE_5                               (0),
		.PINS_USAGE_6                               (0),
		.PINS_USAGE_7                               (0),
		.PINS_USAGE_8                               (0),
		.PINS_USAGE_9                               (0),
		.PINS_USAGE_10                              (0),
		.PINS_USAGE_11                              (0),
		.PINS_USAGE_12                              (0),
		.PINS_USAGE_AUTOGEN_WCNT                    (13),
		.PINS_RATE_0                                (956299358),
		.PINS_RATE_1                                (59),
		.PINS_RATE_2                                (16777216),
		.PINS_RATE_3                                (0),
		.PINS_RATE_4                                (0),
		.PINS_RATE_5                                (0),
		.PINS_RATE_6                                (0),
		.PINS_RATE_7                                (0),
		.PINS_RATE_8                                (0),
		.PINS_RATE_9                                (0),
		.PINS_RATE_10                               (0),
		.PINS_RATE_11                               (0),
		.PINS_RATE_12                               (0),
		.PINS_RATE_AUTOGEN_WCNT                     (13),
		.PINS_WDB_0                                 (151261768),
		.PINS_WDB_1                                 (153391688),
		.PINS_WDB_2                                 (153092681),
		.PINS_WDB_3                                 (37385),
		.PINS_WDB_4                                 (805306368),
		.PINS_WDB_5                                 (920347830),
		.PINS_WDB_6                                 (920202672),
		.PINS_WDB_7                                 (910912566),
		.PINS_WDB_8                                 (316370358),
		.PINS_WDB_9                                 (224694),
		.PINS_WDB_10                                (0),
		.PINS_WDB_11                                (0),
		.PINS_WDB_12                                (0),
		.PINS_WDB_13                                (0),
		.PINS_WDB_14                                (0),
		.PINS_WDB_15                                (0),
		.PINS_WDB_16                                (0),
		.PINS_WDB_17                                (0),
		.PINS_WDB_18                                (0),
		.PINS_WDB_19                                (0),
		.PINS_WDB_20                                (0),
		.PINS_WDB_21                                (0),
		.PINS_WDB_22                                (0),
		.PINS_WDB_23                                (0),
		.PINS_WDB_24                                (0),
		.PINS_WDB_25                                (0),
		.PINS_WDB_26                                (0),
		.PINS_WDB_27                                (0),
		.PINS_WDB_28                                (0),
		.PINS_WDB_29                                (0),
		.PINS_WDB_30                                (0),
		.PINS_WDB_31                                (0),
		.PINS_WDB_32                                (0),
		.PINS_WDB_33                                (0),
		.PINS_WDB_34                                (0),
		.PINS_WDB_35                                (0),
		.PINS_WDB_36                                (0),
		.PINS_WDB_37                                (0),
		.PINS_WDB_38                                (0),
		.PINS_WDB_AUTOGEN_WCNT                      (39),
		.PINS_DATA_IN_MODE_0                        (1057231432),
		.PINS_DATA_IN_MODE_1                        (153391688),
		.PINS_DATA_IN_MODE_2                        (153092681),
		.PINS_DATA_IN_MODE_3                        (37385),
		.PINS_DATA_IN_MODE_4                        (134217728),
		.PINS_DATA_IN_MODE_5                        (153395145),
		.PINS_DATA_IN_MODE_6                        (153612872),
		.PINS_DATA_IN_MODE_7                        (167547401),
		.PINS_DATA_IN_MODE_8                        (1059361353),
		.PINS_DATA_IN_MODE_9                        (37449),
		.PINS_DATA_IN_MODE_10                       (0),
		.PINS_DATA_IN_MODE_11                       (0),
		.PINS_DATA_IN_MODE_12                       (0),
		.PINS_DATA_IN_MODE_13                       (0),
		.PINS_DATA_IN_MODE_14                       (0),
		.PINS_DATA_IN_MODE_15                       (0),
		.PINS_DATA_IN_MODE_16                       (0),
		.PINS_DATA_IN_MODE_17                       (0),
		.PINS_DATA_IN_MODE_18                       (0),
		.PINS_DATA_IN_MODE_19                       (0),
		.PINS_DATA_IN_MODE_20                       (0),
		.PINS_DATA_IN_MODE_21                       (0),
		.PINS_DATA_IN_MODE_22                       (0),
		.PINS_DATA_IN_MODE_23                       (0),
		.PINS_DATA_IN_MODE_24                       (0),
		.PINS_DATA_IN_MODE_25                       (0),
		.PINS_DATA_IN_MODE_26                       (0),
		.PINS_DATA_IN_MODE_27                       (0),
		.PINS_DATA_IN_MODE_28                       (0),
		.PINS_DATA_IN_MODE_29                       (0),
		.PINS_DATA_IN_MODE_30                       (0),
		.PINS_DATA_IN_MODE_31                       (0),
		.PINS_DATA_IN_MODE_32                       (0),
		.PINS_DATA_IN_MODE_33                       (0),
		.PINS_DATA_IN_MODE_34                       (0),
		.PINS_DATA_IN_MODE_35                       (0),
		.PINS_DATA_IN_MODE_36                       (0),
		.PINS_DATA_IN_MODE_37                       (0),
		.PINS_DATA_IN_MODE_38                       (0),
		.PINS_DATA_IN_MODE_AUTOGEN_WCNT             (39),
		.PINS_C2L_DRIVEN_0                          (0),
		.PINS_C2L_DRIVEN_1                          (1060634624),
		.PINS_C2L_DRIVEN_2                          (251457486),
		.PINS_C2L_DRIVEN_3                          (63),
		.PINS_C2L_DRIVEN_4                          (0),
		.PINS_C2L_DRIVEN_5                          (0),
		.PINS_C2L_DRIVEN_6                          (0),
		.PINS_C2L_DRIVEN_7                          (0),
		.PINS_C2L_DRIVEN_8                          (0),
		.PINS_C2L_DRIVEN_9                          (0),
		.PINS_C2L_DRIVEN_10                         (0),
		.PINS_C2L_DRIVEN_11                         (0),
		.PINS_C2L_DRIVEN_12                         (0),
		.PINS_C2L_DRIVEN_AUTOGEN_WCNT               (13),
		.PINS_DB_IN_BYPASS_0                        (956300126),
		.PINS_DB_IN_BYPASS_1                        (59),
		.PINS_DB_IN_BYPASS_2                        (16777216),
		.PINS_DB_IN_BYPASS_3                        (0),
		.PINS_DB_IN_BYPASS_4                        (0),
		.PINS_DB_IN_BYPASS_5                        (0),
		.PINS_DB_IN_BYPASS_6                        (0),
		.PINS_DB_IN_BYPASS_7                        (0),
		.PINS_DB_IN_BYPASS_8                        (0),
		.PINS_DB_IN_BYPASS_9                        (0),
		.PINS_DB_IN_BYPASS_10                       (0),
		.PINS_DB_IN_BYPASS_11                       (0),
		.PINS_DB_IN_BYPASS_12                       (0),
		.PINS_DB_IN_BYPASS_AUTOGEN_WCNT             (13),
		.PINS_DB_OUT_BYPASS_0                       (956300126),
		.PINS_DB_OUT_BYPASS_1                       (59),
		.PINS_DB_OUT_BYPASS_2                       (16777216),
		.PINS_DB_OUT_BYPASS_3                       (0),
		.PINS_DB_OUT_BYPASS_4                       (0),
		.PINS_DB_OUT_BYPASS_5                       (0),
		.PINS_DB_OUT_BYPASS_6                       (0),
		.PINS_DB_OUT_BYPASS_7                       (0),
		.PINS_DB_OUT_BYPASS_8                       (0),
		.PINS_DB_OUT_BYPASS_9                       (0),
		.PINS_DB_OUT_BYPASS_10                      (0),
		.PINS_DB_OUT_BYPASS_11                      (0),
		.PINS_DB_OUT_BYPASS_12                      (0),
		.PINS_DB_OUT_BYPASS_AUTOGEN_WCNT            (13),
		.PINS_DB_OE_BYPASS_0                        (956300126),
		.PINS_DB_OE_BYPASS_1                        (59),
		.PINS_DB_OE_BYPASS_2                        (16777216),
		.PINS_DB_OE_BYPASS_3                        (0),
		.PINS_DB_OE_BYPASS_4                        (0),
		.PINS_DB_OE_BYPASS_5                        (0),
		.PINS_DB_OE_BYPASS_6                        (0),
		.PINS_DB_OE_BYPASS_7                        (0),
		.PINS_DB_OE_BYPASS_8                        (0),
		.PINS_DB_OE_BYPASS_9                        (0),
		.PINS_DB_OE_BYPASS_10                       (0),
		.PINS_DB_OE_BYPASS_11                       (0),
		.PINS_DB_OE_BYPASS_12                       (0),
		.PINS_DB_OE_BYPASS_AUTOGEN_WCNT             (13),
		.PINS_INVERT_WR_0                           (0),
		.PINS_INVERT_WR_1                           (8388608),
		.PINS_INVERT_WR_2                           (537002016),
		.PINS_INVERT_WR_3                           (0),
		.PINS_INVERT_WR_4                           (0),
		.PINS_INVERT_WR_5                           (0),
		.PINS_INVERT_WR_6                           (0),
		.PINS_INVERT_WR_7                           (0),
		.PINS_INVERT_WR_8                           (0),
		.PINS_INVERT_WR_9                           (0),
		.PINS_INVERT_WR_10                          (0),
		.PINS_INVERT_WR_11                          (0),
		.PINS_INVERT_WR_12                          (0),
		.PINS_INVERT_WR_AUTOGEN_WCNT                (13),
		.PINS_INVERT_OE_0                           (956300126),
		.PINS_INVERT_OE_1                           (1073217595),
		.PINS_INVERT_OE_2                           (1056960510),
		.PINS_INVERT_OE_3                           (63),
		.PINS_INVERT_OE_4                           (0),
		.PINS_INVERT_OE_5                           (0),
		.PINS_INVERT_OE_6                           (0),
		.PINS_INVERT_OE_7                           (0),
		.PINS_INVERT_OE_8                           (0),
		.PINS_INVERT_OE_9                           (0),
		.PINS_INVERT_OE_10                          (0),
		.PINS_INVERT_OE_11                          (0),
		.PINS_INVERT_OE_12                          (0),
		.PINS_INVERT_OE_AUTOGEN_WCNT                (13),
		.PINS_AC_HMC_DATA_OVERRIDE_ENA_0            (768),
		.PINS_AC_HMC_DATA_OVERRIDE_ENA_1            (0),
		.PINS_AC_HMC_DATA_OVERRIDE_ENA_2            (0),
		.PINS_AC_HMC_DATA_OVERRIDE_ENA_3            (0),
		.PINS_AC_HMC_DATA_OVERRIDE_ENA_4            (0),
		.PINS_AC_HMC_DATA_OVERRIDE_ENA_5            (0),
		.PINS_AC_HMC_DATA_OVERRIDE_ENA_6            (0),
		.PINS_AC_HMC_DATA_OVERRIDE_ENA_7            (0),
		.PINS_AC_HMC_DATA_OVERRIDE_ENA_8            (0),
		.PINS_AC_HMC_DATA_OVERRIDE_ENA_9            (0),
		.PINS_AC_HMC_DATA_OVERRIDE_ENA_10           (0),
		.PINS_AC_HMC_DATA_OVERRIDE_ENA_11           (0),
		.PINS_AC_HMC_DATA_OVERRIDE_ENA_12           (0),
		.PINS_AC_HMC_DATA_OVERRIDE_ENA_AUTOGEN_WCNT (13),
		.PINS_OCT_MODE_0                            (0),
		.PINS_OCT_MODE_1                            (1073217536),
		.PINS_OCT_MODE_2                            (1056960510),
		.PINS_OCT_MODE_3                            (63),
		.PINS_OCT_MODE_4                            (0),
		.PINS_OCT_MODE_5                            (0),
		.PINS_OCT_MODE_6                            (0),
		.PINS_OCT_MODE_7                            (0),
		.PINS_OCT_MODE_8                            (0),
		.PINS_OCT_MODE_9                            (0),
		.PINS_OCT_MODE_10                           (0),
		.PINS_OCT_MODE_11                           (0),
		.PINS_OCT_MODE_12                           (0),
		.PINS_OCT_MODE_AUTOGEN_WCNT                 (13),
		.PINS_GPIO_MODE_0                           (0),
		.PINS_GPIO_MODE_1                           (0),
		.PINS_GPIO_MODE_2                           (16777216),
		.PINS_GPIO_MODE_3                           (0),
		.PINS_GPIO_MODE_4                           (0),
		.PINS_GPIO_MODE_5                           (0),
		.PINS_GPIO_MODE_6                           (0),
		.PINS_GPIO_MODE_7                           (0),
		.PINS_GPIO_MODE_8                           (0),
		.PINS_GPIO_MODE_9                           (0),
		.PINS_GPIO_MODE_10                          (0),
		.PINS_GPIO_MODE_11                          (0),
		.PINS_GPIO_MODE_12                          (0),
		.PINS_GPIO_MODE_AUTOGEN_WCNT                (13),
		.UNUSED_MEM_PINS_PINLOC_0                   (62988311),
		.UNUSED_MEM_PINS_PINLOC_1                   (48282672),
		.UNUSED_MEM_PINS_PINLOC_2                   (45133869),
		.UNUSED_MEM_PINS_PINLOC_3                   (41985066),
		.UNUSED_MEM_PINS_PINLOC_4                   (38836263),
		.UNUSED_MEM_PINS_PINLOC_5                   (27295780),
		.UNUSED_MEM_PINS_PINLOC_6                   (10510361),
		.UNUSED_MEM_PINS_PINLOC_7                   (5127),
		.UNUSED_MEM_PINS_PINLOC_8                   (0),
		.UNUSED_MEM_PINS_PINLOC_9                   (0),
		.UNUSED_MEM_PINS_PINLOC_10                  (0),
		.UNUSED_MEM_PINS_PINLOC_11                  (0),
		.UNUSED_MEM_PINS_PINLOC_12                  (0),
		.UNUSED_MEM_PINS_PINLOC_13                  (0),
		.UNUSED_MEM_PINS_PINLOC_14                  (0),
		.UNUSED_MEM_PINS_PINLOC_15                  (0),
		.UNUSED_MEM_PINS_PINLOC_16                  (0),
		.UNUSED_MEM_PINS_PINLOC_17                  (0),
		.UNUSED_MEM_PINS_PINLOC_18                  (0),
		.UNUSED_MEM_PINS_PINLOC_19                  (0),
		.UNUSED_MEM_PINS_PINLOC_20                  (0),
		.UNUSED_MEM_PINS_PINLOC_21                  (0),
		.UNUSED_MEM_PINS_PINLOC_22                  (0),
		.UNUSED_MEM_PINS_PINLOC_23                  (0),
		.UNUSED_MEM_PINS_PINLOC_24                  (0),
		.UNUSED_MEM_PINS_PINLOC_25                  (0),
		.UNUSED_MEM_PINS_PINLOC_26                  (0),
		.UNUSED_MEM_PINS_PINLOC_27                  (0),
		.UNUSED_MEM_PINS_PINLOC_28                  (0),
		.UNUSED_MEM_PINS_PINLOC_29                  (0),
		.UNUSED_MEM_PINS_PINLOC_30                  (0),
		.UNUSED_MEM_PINS_PINLOC_31                  (0),
		.UNUSED_MEM_PINS_PINLOC_32                  (0),
		.UNUSED_MEM_PINS_PINLOC_33                  (0),
		.UNUSED_MEM_PINS_PINLOC_34                  (0),
		.UNUSED_MEM_PINS_PINLOC_35                  (0),
		.UNUSED_MEM_PINS_PINLOC_36                  (0),
		.UNUSED_MEM_PINS_PINLOC_37                  (0),
		.UNUSED_MEM_PINS_PINLOC_38                  (0),
		.UNUSED_MEM_PINS_PINLOC_39                  (0),
		.UNUSED_MEM_PINS_PINLOC_40                  (0),
		.UNUSED_MEM_PINS_PINLOC_41                  (0),
		.UNUSED_MEM_PINS_PINLOC_42                  (0),
		.UNUSED_MEM_PINS_PINLOC_43                  (0),
		.UNUSED_MEM_PINS_PINLOC_44                  (0),
		.UNUSED_MEM_PINS_PINLOC_45                  (0),
		.UNUSED_MEM_PINS_PINLOC_46                  (0),
		.UNUSED_MEM_PINS_PINLOC_47                  (0),
		.UNUSED_MEM_PINS_PINLOC_48                  (0),
		.UNUSED_MEM_PINS_PINLOC_49                  (0),
		.UNUSED_MEM_PINS_PINLOC_50                  (0),
		.UNUSED_MEM_PINS_PINLOC_51                  (0),
		.UNUSED_MEM_PINS_PINLOC_52                  (0),
		.UNUSED_MEM_PINS_PINLOC_53                  (0),
		.UNUSED_MEM_PINS_PINLOC_54                  (0),
		.UNUSED_MEM_PINS_PINLOC_55                  (0),
		.UNUSED_MEM_PINS_PINLOC_56                  (0),
		.UNUSED_MEM_PINS_PINLOC_57                  (0),
		.UNUSED_MEM_PINS_PINLOC_58                  (0),
		.UNUSED_MEM_PINS_PINLOC_59                  (0),
		.UNUSED_MEM_PINS_PINLOC_60                  (0),
		.UNUSED_MEM_PINS_PINLOC_61                  (0),
		.UNUSED_MEM_PINS_PINLOC_62                  (0),
		.UNUSED_MEM_PINS_PINLOC_63                  (0),
		.UNUSED_MEM_PINS_PINLOC_64                  (0),
		.UNUSED_MEM_PINS_PINLOC_65                  (0),
		.UNUSED_MEM_PINS_PINLOC_66                  (0),
		.UNUSED_MEM_PINS_PINLOC_67                  (0),
		.UNUSED_MEM_PINS_PINLOC_68                  (0),
		.UNUSED_MEM_PINS_PINLOC_69                  (0),
		.UNUSED_MEM_PINS_PINLOC_70                  (0),
		.UNUSED_MEM_PINS_PINLOC_71                  (0),
		.UNUSED_MEM_PINS_PINLOC_72                  (0),
		.UNUSED_MEM_PINS_PINLOC_73                  (0),
		.UNUSED_MEM_PINS_PINLOC_74                  (0),
		.UNUSED_MEM_PINS_PINLOC_75                  (0),
		.UNUSED_MEM_PINS_PINLOC_76                  (0),
		.UNUSED_MEM_PINS_PINLOC_77                  (0),
		.UNUSED_MEM_PINS_PINLOC_78                  (0),
		.UNUSED_MEM_PINS_PINLOC_79                  (0),
		.UNUSED_MEM_PINS_PINLOC_80                  (0),
		.UNUSED_MEM_PINS_PINLOC_81                  (0),
		.UNUSED_MEM_PINS_PINLOC_82                  (0),
		.UNUSED_MEM_PINS_PINLOC_83                  (0),
		.UNUSED_MEM_PINS_PINLOC_84                  (0),
		.UNUSED_MEM_PINS_PINLOC_85                  (0),
		.UNUSED_MEM_PINS_PINLOC_86                  (0),
		.UNUSED_MEM_PINS_PINLOC_87                  (0),
		.UNUSED_MEM_PINS_PINLOC_88                  (0),
		.UNUSED_MEM_PINS_PINLOC_89                  (0),
		.UNUSED_MEM_PINS_PINLOC_90                  (0),
		.UNUSED_MEM_PINS_PINLOC_91                  (0),
		.UNUSED_MEM_PINS_PINLOC_92                  (0),
		.UNUSED_MEM_PINS_PINLOC_93                  (0),
		.UNUSED_MEM_PINS_PINLOC_94                  (0),
		.UNUSED_MEM_PINS_PINLOC_95                  (0),
		.UNUSED_MEM_PINS_PINLOC_96                  (0),
		.UNUSED_MEM_PINS_PINLOC_97                  (0),
		.UNUSED_MEM_PINS_PINLOC_98                  (0),
		.UNUSED_MEM_PINS_PINLOC_99                  (0),
		.UNUSED_MEM_PINS_PINLOC_100                 (0),
		.UNUSED_MEM_PINS_PINLOC_101                 (0),
		.UNUSED_MEM_PINS_PINLOC_102                 (0),
		.UNUSED_MEM_PINS_PINLOC_103                 (0),
		.UNUSED_MEM_PINS_PINLOC_104                 (0),
		.UNUSED_MEM_PINS_PINLOC_105                 (0),
		.UNUSED_MEM_PINS_PINLOC_106                 (0),
		.UNUSED_MEM_PINS_PINLOC_107                 (0),
		.UNUSED_MEM_PINS_PINLOC_108                 (0),
		.UNUSED_MEM_PINS_PINLOC_109                 (0),
		.UNUSED_MEM_PINS_PINLOC_110                 (0),
		.UNUSED_MEM_PINS_PINLOC_111                 (0),
		.UNUSED_MEM_PINS_PINLOC_112                 (0),
		.UNUSED_MEM_PINS_PINLOC_113                 (0),
		.UNUSED_MEM_PINS_PINLOC_114                 (0),
		.UNUSED_MEM_PINS_PINLOC_115                 (0),
		.UNUSED_MEM_PINS_PINLOC_116                 (0),
		.UNUSED_MEM_PINS_PINLOC_117                 (0),
		.UNUSED_MEM_PINS_PINLOC_118                 (0),
		.UNUSED_MEM_PINS_PINLOC_119                 (0),
		.UNUSED_MEM_PINS_PINLOC_120                 (0),
		.UNUSED_MEM_PINS_PINLOC_121                 (0),
		.UNUSED_MEM_PINS_PINLOC_122                 (0),
		.UNUSED_MEM_PINS_PINLOC_123                 (0),
		.UNUSED_MEM_PINS_PINLOC_124                 (0),
		.UNUSED_MEM_PINS_PINLOC_125                 (0),
		.UNUSED_MEM_PINS_PINLOC_126                 (0),
		.UNUSED_MEM_PINS_PINLOC_127                 (0),
		.UNUSED_MEM_PINS_PINLOC_128                 (0),
		.UNUSED_MEM_PINS_PINLOC_AUTOGEN_WCNT        (129),
		.UNUSED_DQS_BUSES_LANELOC_0                 (2100228),
		.UNUSED_DQS_BUSES_LANELOC_1                 (1),
		.UNUSED_DQS_BUSES_LANELOC_2                 (0),
		.UNUSED_DQS_BUSES_LANELOC_3                 (0),
		.UNUSED_DQS_BUSES_LANELOC_4                 (0),
		.UNUSED_DQS_BUSES_LANELOC_5                 (0),
		.UNUSED_DQS_BUSES_LANELOC_6                 (0),
		.UNUSED_DQS_BUSES_LANELOC_7                 (0),
		.UNUSED_DQS_BUSES_LANELOC_8                 (0),
		.UNUSED_DQS_BUSES_LANELOC_9                 (0),
		.UNUSED_DQS_BUSES_LANELOC_10                (0),
		.UNUSED_DQS_BUSES_LANELOC_AUTOGEN_WCNT      (11),
		.CENTER_TIDS_0                              (6148),
		.CENTER_TIDS_1                              (0),
		.CENTER_TIDS_2                              (0),
		.CENTER_TIDS_AUTOGEN_WCNT                   (3),
		.HMC_TIDS_0                                 (6661),
		.HMC_TIDS_1                                 (0),
		.HMC_TIDS_2                                 (0),
		.HMC_TIDS_AUTOGEN_WCNT                      (3),
		.LANE_TIDS_0                                (403177984),
		.LANE_TIDS_1                                (168067584),
		.LANE_TIDS_2                                (88),
		.LANE_TIDS_3                                (0),
		.LANE_TIDS_4                                (0),
		.LANE_TIDS_5                                (0),
		.LANE_TIDS_6                                (0),
		.LANE_TIDS_7                                (0),
		.LANE_TIDS_8                                (0),
		.LANE_TIDS_9                                (0),
		.LANE_TIDS_AUTOGEN_WCNT                     (10),
		.PREAMBLE_MODE                              ("preamble_one_cycle"),
		.DBI_WR_ENABLE                              ("false"),
		.DBI_RD_ENABLE                              ("true"),
		.CRC_EN                                     ("crc_disable"),
		.SWAP_DQS_A_B                               ("false"),
		.DQS_PACK_MODE                              ("packed"),
		.OCT_SIZE                                   (2),
		.DBC_WB_RESERVED_ENTRY                      (40),
		.DLL_MODE                                   ("ctl_dynamic"),
		.DLL_CODEWORD                               (0),
		.ABPHY_WRITE_PROTOCOL                       (0),
		.PHY_USERMODE_OCT                           (0),
		.PHY_PERIODIC_OCT_RECAL                     (0),
		.PHY_HAS_DCC                                (1),
		.PRI_HMC_CFG_ENABLE_ECC                     ("disable"),
		.PRI_HMC_CFG_REORDER_DATA                   ("enable"),
		.PRI_HMC_CFG_REORDER_READ                   ("enable"),
		.PRI_HMC_CFG_REORDER_RDATA                  ("enable"),
		.PRI_HMC_CFG_STARVE_LIMIT                   (10),
		.PRI_HMC_CFG_DQS_TRACKING_EN                ("disable"),
		.PRI_HMC_CFG_ARBITER_TYPE                   ("twot"),
		.PRI_HMC_CFG_OPEN_PAGE_EN                   ("enable"),
		.PRI_HMC_CFG_GEAR_DOWN_EN                   ("disable"),
		.PRI_HMC_CFG_RLD3_MULTIBANK_MODE            ("singlebank"),
		.PRI_HMC_CFG_PING_PONG_MODE                 ("pingpong_off"),
		.PRI_HMC_CFG_SLOT_ROTATE_EN                 (0),
		.PRI_HMC_CFG_SLOT_OFFSET                    (2),
		.PRI_HMC_CFG_COL_CMD_SLOT                   (2),
		.PRI_HMC_CFG_ROW_CMD_SLOT                   (1),
		.PRI_HMC_CFG_ENABLE_RC                      ("disable"),
		.PRI_HMC_CFG_CS_TO_CHIP_MAPPING             (33825),
		.PRI_HMC_CFG_RB_RESERVED_ENTRY              (8),
		.PRI_HMC_CFG_WB_RESERVED_ENTRY              (8),
		.PRI_HMC_CFG_TCL                            (16),
		.PRI_HMC_CFG_POWER_SAVING_EXIT_CYC          (3),
		.PRI_HMC_CFG_MEM_CLK_DISABLE_ENTRY_CYC      (14),
		.PRI_HMC_CFG_WRITE_ODT_CHIP                 (1),
		.PRI_HMC_CFG_READ_ODT_CHIP                  (0),
		.PRI_HMC_CFG_WR_ODT_ON                      (0),
		.PRI_HMC_CFG_RD_ODT_ON                      (4),
		.PRI_HMC_CFG_WR_ODT_PERIOD                  (6),
		.PRI_HMC_CFG_RD_ODT_PERIOD                  (7),
		.PRI_HMC_CFG_RLD3_REFRESH_SEQ0              (15),
		.PRI_HMC_CFG_RLD3_REFRESH_SEQ1              (240),
		.PRI_HMC_CFG_RLD3_REFRESH_SEQ2              (3840),
		.PRI_HMC_CFG_RLD3_REFRESH_SEQ3              (61440),
		.PRI_HMC_CFG_SRF_ZQCAL_DISABLE              ("disable"),
		.PRI_HMC_CFG_MPS_ZQCAL_DISABLE              ("disable"),
		.PRI_HMC_CFG_MPS_DQSTRK_DISABLE             ("disable"),
		.PRI_HMC_CFG_SHORT_DQSTRK_CTRL_EN           ("disable"),
		.PRI_HMC_CFG_PERIOD_DQSTRK_CTRL_EN          ("disable"),
		.PRI_HMC_CFG_PERIOD_DQSTRK_INTERVAL         (512),
		.PRI_HMC_CFG_DQSTRK_TO_VALID_LAST           (24),
		.PRI_HMC_CFG_DQSTRK_TO_VALID                (4),
		.PRI_HMC_CFG_RFSH_WARN_THRESHOLD            (4),
		.PRI_HMC_CFG_SB_CG_DISABLE                  ("disable"),
		.PRI_HMC_CFG_USER_RFSH_EN                   ("disable"),
		.PRI_HMC_CFG_SRF_AUTOEXIT_EN                ("enable"),
		.PRI_HMC_CFG_SRF_ENTRY_EXIT_BLOCK           ("presrfexit"),
		.PRI_HMC_CFG_SB_DDR4_MR3                    (197632),
		.PRI_HMC_CFG_SB_DDR4_MR4                    (264192),
		.PRI_HMC_CFG_SB_DDR4_MR5                    (5152),
		.PRI_HMC_CFG_DDR4_MPS_ADDR_MIRROR           (0),
		.PRI_HMC_CFG_MEM_IF_COLADDR_WIDTH           ("col_width_10"),
		.PRI_HMC_CFG_MEM_IF_ROWADDR_WIDTH           ("row_width_15"),
		.PRI_HMC_CFG_MEM_IF_BANKADDR_WIDTH          ("bank_width_2"),
		.PRI_HMC_CFG_MEM_IF_BGADDR_WIDTH            ("bg_width_1"),
		.PRI_HMC_CFG_LOCAL_IF_CS_WIDTH              ("cs_width_0"),
		.PRI_HMC_CFG_ADDR_ORDER                     ("chip_row_bank_col"),
		.PRI_HMC_CFG_ACT_TO_RDWR                    (7),
		.PRI_HMC_CFG_ACT_TO_PCH                     (18),
		.PRI_HMC_CFG_ACT_TO_ACT                     (25),
		.PRI_HMC_CFG_ACT_TO_ACT_DIFF_BANK           (4),
		.PRI_HMC_CFG_ACT_TO_ACT_DIFF_BG             (3),
		.PRI_HMC_CFG_RD_TO_RD                       (3),
		.PRI_HMC_CFG_RD_TO_RD_DIFF_CHIP             (4),
		.PRI_HMC_CFG_RD_TO_RD_DIFF_BG               (2),
		.PRI_HMC_CFG_RD_TO_WR                       (8),
		.PRI_HMC_CFG_RD_TO_WR_DIFF_CHIP             (8),
		.PRI_HMC_CFG_RD_TO_WR_DIFF_BG               (8),
		.PRI_HMC_CFG_RD_TO_PCH                      (5),
		.PRI_HMC_CFG_RD_AP_TO_VALID                 (12),
		.PRI_HMC_CFG_WR_TO_WR                       (3),
		.PRI_HMC_CFG_WR_TO_WR_DIFF_CHIP             (3),
		.PRI_HMC_CFG_WR_TO_WR_DIFF_BG               (2),
		.PRI_HMC_CFG_WR_TO_RD                       (14),
		.PRI_HMC_CFG_WR_TO_RD_DIFF_CHIP             (5),
		.PRI_HMC_CFG_WR_TO_RD_DIFF_BG               (12),
		.PRI_HMC_CFG_WR_TO_PCH                      (17),
		.PRI_HMC_CFG_WR_AP_TO_VALID                 (24),
		.PRI_HMC_CFG_PCH_TO_VALID                   (7),
		.PRI_HMC_CFG_PCH_ALL_TO_VALID               (7),
		.PRI_HMC_CFG_ARF_TO_VALID                   (140),
		.PRI_HMC_CFG_PDN_TO_VALID                   (4),
		.PRI_HMC_CFG_SRF_TO_VALID                   (513),
		.PRI_HMC_CFG_SRF_TO_ZQ_CAL                  (449),
		.PRI_HMC_CFG_ARF_PERIOD                     (4161),
		.PRI_HMC_CFG_PDN_PERIOD                     (0),
		.PRI_HMC_CFG_ZQCL_TO_VALID                  (257),
		.PRI_HMC_CFG_ZQCS_TO_VALID                  (65),
		.PRI_HMC_CFG_MRS_TO_VALID                   (7),
		.PRI_HMC_CFG_MPS_TO_VALID                   (768),
		.PRI_HMC_CFG_MRR_TO_VALID                   (0),
		.PRI_HMC_CFG_MPR_TO_VALID                   (16),
		.PRI_HMC_CFG_MPS_EXIT_CS_TO_CKE             (5),
		.PRI_HMC_CFG_MPS_EXIT_CKE_TO_CS             (6),
		.PRI_HMC_CFG_RLD3_MULTIBANK_REF_DELAY       (0),
		.PRI_HMC_CFG_MMR_CMD_TO_VALID               (16),
		.PRI_HMC_CFG_4_ACT_TO_ACT                   (15),
		.PRI_HMC_CFG_16_ACT_TO_ACT                  (0),
		.SEC_HMC_CFG_ENABLE_ECC                     ("disable"),
		.SEC_HMC_CFG_REORDER_DATA                   ("enable"),
		.SEC_HMC_CFG_REORDER_READ                   ("enable"),
		.SEC_HMC_CFG_REORDER_RDATA                  ("enable"),
		.SEC_HMC_CFG_STARVE_LIMIT                   (10),
		.SEC_HMC_CFG_DQS_TRACKING_EN                ("disable"),
		.SEC_HMC_CFG_ARBITER_TYPE                   ("twot"),
		.SEC_HMC_CFG_OPEN_PAGE_EN                   ("enable"),
		.SEC_HMC_CFG_GEAR_DOWN_EN                   ("disable"),
		.SEC_HMC_CFG_RLD3_MULTIBANK_MODE            ("singlebank"),
		.SEC_HMC_CFG_PING_PONG_MODE                 ("pingpong_off"),
		.SEC_HMC_CFG_SLOT_ROTATE_EN                 (0),
		.SEC_HMC_CFG_SLOT_OFFSET                    (2),
		.SEC_HMC_CFG_COL_CMD_SLOT                   (2),
		.SEC_HMC_CFG_ROW_CMD_SLOT                   (1),
		.SEC_HMC_CFG_ENABLE_RC                      ("disable"),
		.SEC_HMC_CFG_CS_TO_CHIP_MAPPING             (33825),
		.SEC_HMC_CFG_RB_RESERVED_ENTRY              (8),
		.SEC_HMC_CFG_WB_RESERVED_ENTRY              (8),
		.SEC_HMC_CFG_TCL                            (16),
		.SEC_HMC_CFG_POWER_SAVING_EXIT_CYC          (3),
		.SEC_HMC_CFG_MEM_CLK_DISABLE_ENTRY_CYC      (14),
		.SEC_HMC_CFG_WRITE_ODT_CHIP                 (1),
		.SEC_HMC_CFG_READ_ODT_CHIP                  (0),
		.SEC_HMC_CFG_WR_ODT_ON                      (0),
		.SEC_HMC_CFG_RD_ODT_ON                      (4),
		.SEC_HMC_CFG_WR_ODT_PERIOD                  (6),
		.SEC_HMC_CFG_RD_ODT_PERIOD                  (7),
		.SEC_HMC_CFG_RLD3_REFRESH_SEQ0              (15),
		.SEC_HMC_CFG_RLD3_REFRESH_SEQ1              (240),
		.SEC_HMC_CFG_RLD3_REFRESH_SEQ2              (3840),
		.SEC_HMC_CFG_RLD3_REFRESH_SEQ3              (61440),
		.SEC_HMC_CFG_SRF_ZQCAL_DISABLE              ("disable"),
		.SEC_HMC_CFG_MPS_ZQCAL_DISABLE              ("disable"),
		.SEC_HMC_CFG_MPS_DQSTRK_DISABLE             ("disable"),
		.SEC_HMC_CFG_SHORT_DQSTRK_CTRL_EN           ("disable"),
		.SEC_HMC_CFG_PERIOD_DQSTRK_CTRL_EN          ("disable"),
		.SEC_HMC_CFG_PERIOD_DQSTRK_INTERVAL         (512),
		.SEC_HMC_CFG_DQSTRK_TO_VALID_LAST           (24),
		.SEC_HMC_CFG_DQSTRK_TO_VALID                (4),
		.SEC_HMC_CFG_RFSH_WARN_THRESHOLD            (4),
		.SEC_HMC_CFG_SB_CG_DISABLE                  ("disable"),
		.SEC_HMC_CFG_USER_RFSH_EN                   ("disable"),
		.SEC_HMC_CFG_SRF_AUTOEXIT_EN                ("enable"),
		.SEC_HMC_CFG_SRF_ENTRY_EXIT_BLOCK           ("presrfexit"),
		.SEC_HMC_CFG_SB_DDR4_MR3                    (197632),
		.SEC_HMC_CFG_SB_DDR4_MR4                    (264192),
		.SEC_HMC_CFG_SB_DDR4_MR5                    (5152),
		.SEC_HMC_CFG_DDR4_MPS_ADDR_MIRROR           (0),
		.SEC_HMC_CFG_MEM_IF_COLADDR_WIDTH           ("col_width_10"),
		.SEC_HMC_CFG_MEM_IF_ROWADDR_WIDTH           ("row_width_15"),
		.SEC_HMC_CFG_MEM_IF_BANKADDR_WIDTH          ("bank_width_2"),
		.SEC_HMC_CFG_MEM_IF_BGADDR_WIDTH            ("bg_width_1"),
		.SEC_HMC_CFG_LOCAL_IF_CS_WIDTH              ("cs_width_0"),
		.SEC_HMC_CFG_ADDR_ORDER                     ("chip_row_bank_col"),
		.SEC_HMC_CFG_ACT_TO_RDWR                    (7),
		.SEC_HMC_CFG_ACT_TO_PCH                     (18),
		.SEC_HMC_CFG_ACT_TO_ACT                     (25),
		.SEC_HMC_CFG_ACT_TO_ACT_DIFF_BANK           (4),
		.SEC_HMC_CFG_ACT_TO_ACT_DIFF_BG             (3),
		.SEC_HMC_CFG_RD_TO_RD                       (3),
		.SEC_HMC_CFG_RD_TO_RD_DIFF_CHIP             (4),
		.SEC_HMC_CFG_RD_TO_RD_DIFF_BG               (2),
		.SEC_HMC_CFG_RD_TO_WR                       (8),
		.SEC_HMC_CFG_RD_TO_WR_DIFF_CHIP             (8),
		.SEC_HMC_CFG_RD_TO_WR_DIFF_BG               (8),
		.SEC_HMC_CFG_RD_TO_PCH                      (5),
		.SEC_HMC_CFG_RD_AP_TO_VALID                 (12),
		.SEC_HMC_CFG_WR_TO_WR                       (3),
		.SEC_HMC_CFG_WR_TO_WR_DIFF_CHIP             (3),
		.SEC_HMC_CFG_WR_TO_WR_DIFF_BG               (2),
		.SEC_HMC_CFG_WR_TO_RD                       (14),
		.SEC_HMC_CFG_WR_TO_RD_DIFF_CHIP             (5),
		.SEC_HMC_CFG_WR_TO_RD_DIFF_BG               (12),
		.SEC_HMC_CFG_WR_TO_PCH                      (17),
		.SEC_HMC_CFG_WR_AP_TO_VALID                 (24),
		.SEC_HMC_CFG_PCH_TO_VALID                   (7),
		.SEC_HMC_CFG_PCH_ALL_TO_VALID               (7),
		.SEC_HMC_CFG_ARF_TO_VALID                   (140),
		.SEC_HMC_CFG_PDN_TO_VALID                   (4),
		.SEC_HMC_CFG_SRF_TO_VALID                   (513),
		.SEC_HMC_CFG_SRF_TO_ZQ_CAL                  (449),
		.SEC_HMC_CFG_ARF_PERIOD                     (4161),
		.SEC_HMC_CFG_PDN_PERIOD                     (0),
		.SEC_HMC_CFG_ZQCL_TO_VALID                  (257),
		.SEC_HMC_CFG_ZQCS_TO_VALID                  (65),
		.SEC_HMC_CFG_MRS_TO_VALID                   (7),
		.SEC_HMC_CFG_MPS_TO_VALID                   (768),
		.SEC_HMC_CFG_MRR_TO_VALID                   (0),
		.SEC_HMC_CFG_MPR_TO_VALID                   (16),
		.SEC_HMC_CFG_MPS_EXIT_CS_TO_CKE             (5),
		.SEC_HMC_CFG_MPS_EXIT_CKE_TO_CS             (6),
		.SEC_HMC_CFG_RLD3_MULTIBANK_REF_DELAY       (0),
		.SEC_HMC_CFG_MMR_CMD_TO_VALID               (16),
		.SEC_HMC_CFG_4_ACT_TO_ACT                   (15),
		.SEC_HMC_CFG_16_ACT_TO_ACT                  (0),
		.PINS_PER_LANE                              (12),
		.LANES_PER_TILE                             (4),
		.OCT_CONTROL_WIDTH                          (16),
		.PORT_MEM_CK_WIDTH                          (1),
		.PORT_MEM_CK_PINLOC_0                       (8193),
		.PORT_MEM_CK_PINLOC_1                       (0),
		.PORT_MEM_CK_PINLOC_2                       (0),
		.PORT_MEM_CK_PINLOC_3                       (0),
		.PORT_MEM_CK_PINLOC_4                       (0),
		.PORT_MEM_CK_PINLOC_5                       (0),
		.PORT_MEM_CK_PINLOC_AUTOGEN_WCNT            (6),
		.PORT_MEM_CK_N_WIDTH                        (1),
		.PORT_MEM_CK_N_PINLOC_0                     (9217),
		.PORT_MEM_CK_N_PINLOC_1                     (0),
		.PORT_MEM_CK_N_PINLOC_2                     (0),
		.PORT_MEM_CK_N_PINLOC_3                     (0),
		.PORT_MEM_CK_N_PINLOC_4                     (0),
		.PORT_MEM_CK_N_PINLOC_5                     (0),
		.PORT_MEM_CK_N_PINLOC_AUTOGEN_WCNT          (6),
		.PORT_MEM_DK_WIDTH                          (1),
		.PORT_MEM_DK_PINLOC_0                       (0),
		.PORT_MEM_DK_PINLOC_1                       (0),
		.PORT_MEM_DK_PINLOC_2                       (0),
		.PORT_MEM_DK_PINLOC_3                       (0),
		.PORT_MEM_DK_PINLOC_4                       (0),
		.PORT_MEM_DK_PINLOC_5                       (0),
		.PORT_MEM_DK_PINLOC_AUTOGEN_WCNT            (6),
		.PORT_MEM_DK_N_WIDTH                        (1),
		.PORT_MEM_DK_N_PINLOC_0                     (0),
		.PORT_MEM_DK_N_PINLOC_1                     (0),
		.PORT_MEM_DK_N_PINLOC_2                     (0),
		.PORT_MEM_DK_N_PINLOC_3                     (0),
		.PORT_MEM_DK_N_PINLOC_4                     (0),
		.PORT_MEM_DK_N_PINLOC_5                     (0),
		.PORT_MEM_DK_N_PINLOC_AUTOGEN_WCNT          (6),
		.PORT_MEM_DKA_WIDTH                         (1),
		.PORT_MEM_DKA_PINLOC_0                      (0),
		.PORT_MEM_DKA_PINLOC_1                      (0),
		.PORT_MEM_DKA_PINLOC_2                      (0),
		.PORT_MEM_DKA_PINLOC_3                      (0),
		.PORT_MEM_DKA_PINLOC_4                      (0),
		.PORT_MEM_DKA_PINLOC_5                      (0),
		.PORT_MEM_DKA_PINLOC_AUTOGEN_WCNT           (6),
		.PORT_MEM_DKA_N_WIDTH                       (1),
		.PORT_MEM_DKA_N_PINLOC_0                    (0),
		.PORT_MEM_DKA_N_PINLOC_1                    (0),
		.PORT_MEM_DKA_N_PINLOC_2                    (0),
		.PORT_MEM_DKA_N_PINLOC_3                    (0),
		.PORT_MEM_DKA_N_PINLOC_4                    (0),
		.PORT_MEM_DKA_N_PINLOC_5                    (0),
		.PORT_MEM_DKA_N_PINLOC_AUTOGEN_WCNT         (6),
		.PORT_MEM_DKB_WIDTH                         (1),
		.PORT_MEM_DKB_PINLOC_0                      (0),
		.PORT_MEM_DKB_PINLOC_1                      (0),
		.PORT_MEM_DKB_PINLOC_2                      (0),
		.PORT_MEM_DKB_PINLOC_3                      (0),
		.PORT_MEM_DKB_PINLOC_4                      (0),
		.PORT_MEM_DKB_PINLOC_5                      (0),
		.PORT_MEM_DKB_PINLOC_AUTOGEN_WCNT           (6),
		.PORT_MEM_DKB_N_WIDTH                       (1),
		.PORT_MEM_DKB_N_PINLOC_0                    (0),
		.PORT_MEM_DKB_N_PINLOC_1                    (0),
		.PORT_MEM_DKB_N_PINLOC_2                    (0),
		.PORT_MEM_DKB_N_PINLOC_3                    (0),
		.PORT_MEM_DKB_N_PINLOC_4                    (0),
		.PORT_MEM_DKB_N_PINLOC_5                    (0),
		.PORT_MEM_DKB_N_PINLOC_AUTOGEN_WCNT         (6),
		.PORT_MEM_K_WIDTH                           (1),
		.PORT_MEM_K_PINLOC_0                        (0),
		.PORT_MEM_K_PINLOC_1                        (0),
		.PORT_MEM_K_PINLOC_2                        (0),
		.PORT_MEM_K_PINLOC_3                        (0),
		.PORT_MEM_K_PINLOC_4                        (0),
		.PORT_MEM_K_PINLOC_5                        (0),
		.PORT_MEM_K_PINLOC_AUTOGEN_WCNT             (6),
		.PORT_MEM_K_N_WIDTH                         (1),
		.PORT_MEM_K_N_PINLOC_0                      (0),
		.PORT_MEM_K_N_PINLOC_1                      (0),
		.PORT_MEM_K_N_PINLOC_2                      (0),
		.PORT_MEM_K_N_PINLOC_3                      (0),
		.PORT_MEM_K_N_PINLOC_4                      (0),
		.PORT_MEM_K_N_PINLOC_5                      (0),
		.PORT_MEM_K_N_PINLOC_AUTOGEN_WCNT           (6),
		.PORT_MEM_A_WIDTH                           (17),
		.PORT_MEM_A_PINLOC_0                        (13643793),
		.PORT_MEM_A_PINLOC_1                        (16792590),
		.PORT_MEM_A_PINLOC_2                        (19941393),
		.PORT_MEM_A_PINLOC_3                        (23090196),
		.PORT_MEM_A_PINLOC_4                        (29387799),
		.PORT_MEM_A_PINLOC_5                        (32536605),
		.PORT_MEM_A_PINLOC_6                        (0),
		.PORT_MEM_A_PINLOC_7                        (0),
		.PORT_MEM_A_PINLOC_8                        (0),
		.PORT_MEM_A_PINLOC_9                        (0),
		.PORT_MEM_A_PINLOC_10                       (0),
		.PORT_MEM_A_PINLOC_11                       (0),
		.PORT_MEM_A_PINLOC_12                       (0),
		.PORT_MEM_A_PINLOC_13                       (0),
		.PORT_MEM_A_PINLOC_14                       (0),
		.PORT_MEM_A_PINLOC_15                       (0),
		.PORT_MEM_A_PINLOC_16                       (0),
		.PORT_MEM_A_PINLOC_AUTOGEN_WCNT             (17),
		.PORT_MEM_BA_WIDTH                          (2),
		.PORT_MEM_BA_PINLOC_0                       (35685378),
		.PORT_MEM_BA_PINLOC_1                       (0),
		.PORT_MEM_BA_PINLOC_2                       (0),
		.PORT_MEM_BA_PINLOC_3                       (0),
		.PORT_MEM_BA_PINLOC_4                       (0),
		.PORT_MEM_BA_PINLOC_5                       (0),
		.PORT_MEM_BA_PINLOC_AUTOGEN_WCNT            (6),
		.PORT_MEM_BG_WIDTH                          (1),
		.PORT_MEM_BG_PINLOC_0                       (35841),
		.PORT_MEM_BG_PINLOC_1                       (0),
		.PORT_MEM_BG_PINLOC_2                       (0),
		.PORT_MEM_BG_PINLOC_3                       (0),
		.PORT_MEM_BG_PINLOC_4                       (0),
		.PORT_MEM_BG_PINLOC_5                       (0),
		.PORT_MEM_BG_PINLOC_AUTOGEN_WCNT            (6),
		.PORT_MEM_C_WIDTH                           (1),
		.PORT_MEM_C_PINLOC_0                        (0),
		.PORT_MEM_C_PINLOC_1                        (0),
		.PORT_MEM_C_PINLOC_2                        (0),
		.PORT_MEM_C_PINLOC_3                        (0),
		.PORT_MEM_C_PINLOC_4                        (0),
		.PORT_MEM_C_PINLOC_5                        (0),
		.PORT_MEM_C_PINLOC_AUTOGEN_WCNT             (6),
		.PORT_MEM_CKE_WIDTH                         (1),
		.PORT_MEM_CKE_PINLOC_0                      (6145),
		.PORT_MEM_CKE_PINLOC_1                      (0),
		.PORT_MEM_CKE_PINLOC_2                      (0),
		.PORT_MEM_CKE_PINLOC_3                      (0),
		.PORT_MEM_CKE_PINLOC_4                      (0),
		.PORT_MEM_CKE_PINLOC_5                      (0),
		.PORT_MEM_CKE_PINLOC_AUTOGEN_WCNT           (6),
		.PORT_MEM_CS_N_WIDTH                        (1),
		.PORT_MEM_CS_N_PINLOC_0                     (2049),
		.PORT_MEM_CS_N_PINLOC_1                     (0),
		.PORT_MEM_CS_N_PINLOC_2                     (0),
		.PORT_MEM_CS_N_PINLOC_3                     (0),
		.PORT_MEM_CS_N_PINLOC_4                     (0),
		.PORT_MEM_CS_N_PINLOC_5                     (0),
		.PORT_MEM_CS_N_PINLOC_AUTOGEN_WCNT          (6),
		.PORT_MEM_RM_WIDTH                          (1),
		.PORT_MEM_RM_PINLOC_0                       (0),
		.PORT_MEM_RM_PINLOC_1                       (0),
		.PORT_MEM_RM_PINLOC_2                       (0),
		.PORT_MEM_RM_PINLOC_3                       (0),
		.PORT_MEM_RM_PINLOC_4                       (0),
		.PORT_MEM_RM_PINLOC_5                       (0),
		.PORT_MEM_RM_PINLOC_AUTOGEN_WCNT            (6),
		.PORT_MEM_ODT_WIDTH                         (1),
		.PORT_MEM_ODT_PINLOC_0                      (4097),
		.PORT_MEM_ODT_PINLOC_1                      (0),
		.PORT_MEM_ODT_PINLOC_2                      (0),
		.PORT_MEM_ODT_PINLOC_3                      (0),
		.PORT_MEM_ODT_PINLOC_4                      (0),
		.PORT_MEM_ODT_PINLOC_5                      (0),
		.PORT_MEM_ODT_PINLOC_AUTOGEN_WCNT           (6),
		.PORT_MEM_RAS_N_WIDTH                       (1),
		.PORT_MEM_RAS_N_PINLOC_0                    (0),
		.PORT_MEM_RAS_N_PINLOC_1                    (0),
		.PORT_MEM_RAS_N_PINLOC_AUTOGEN_WCNT         (2),
		.PORT_MEM_CAS_N_WIDTH                       (1),
		.PORT_MEM_CAS_N_PINLOC_0                    (0),
		.PORT_MEM_CAS_N_PINLOC_1                    (0),
		.PORT_MEM_CAS_N_PINLOC_AUTOGEN_WCNT         (2),
		.PORT_MEM_WE_N_WIDTH                        (1),
		.PORT_MEM_WE_N_PINLOC_0                     (0),
		.PORT_MEM_WE_N_PINLOC_1                     (0),
		.PORT_MEM_WE_N_PINLOC_AUTOGEN_WCNT          (2),
		.PORT_MEM_RESET_N_WIDTH                     (1),
		.PORT_MEM_RESET_N_PINLOC_0                  (1025),
		.PORT_MEM_RESET_N_PINLOC_1                  (0),
		.PORT_MEM_RESET_N_PINLOC_AUTOGEN_WCNT       (2),
		.PORT_MEM_ACT_N_WIDTH                       (1),
		.PORT_MEM_ACT_N_PINLOC_0                    (3073),
		.PORT_MEM_ACT_N_PINLOC_1                    (0),
		.PORT_MEM_ACT_N_PINLOC_AUTOGEN_WCNT         (2),
		.PORT_MEM_PAR_WIDTH                         (1),
		.PORT_MEM_PAR_PINLOC_0                      (11265),
		.PORT_MEM_PAR_PINLOC_1                      (0),
		.PORT_MEM_PAR_PINLOC_AUTOGEN_WCNT           (2),
		.PORT_MEM_CA_WIDTH                          (1),
		.PORT_MEM_CA_PINLOC_0                       (0),
		.PORT_MEM_CA_PINLOC_1                       (0),
		.PORT_MEM_CA_PINLOC_2                       (0),
		.PORT_MEM_CA_PINLOC_3                       (0),
		.PORT_MEM_CA_PINLOC_4                       (0),
		.PORT_MEM_CA_PINLOC_5                       (0),
		.PORT_MEM_CA_PINLOC_6                       (0),
		.PORT_MEM_CA_PINLOC_7                       (0),
		.PORT_MEM_CA_PINLOC_8                       (0),
		.PORT_MEM_CA_PINLOC_9                       (0),
		.PORT_MEM_CA_PINLOC_10                      (0),
		.PORT_MEM_CA_PINLOC_11                      (0),
		.PORT_MEM_CA_PINLOC_12                      (0),
		.PORT_MEM_CA_PINLOC_13                      (0),
		.PORT_MEM_CA_PINLOC_14                      (0),
		.PORT_MEM_CA_PINLOC_15                      (0),
		.PORT_MEM_CA_PINLOC_16                      (0),
		.PORT_MEM_CA_PINLOC_AUTOGEN_WCNT            (17),
		.PORT_MEM_REF_N_WIDTH                       (1),
		.PORT_MEM_REF_N_PINLOC_0                    (0),
		.PORT_MEM_REF_N_PINLOC_AUTOGEN_WCNT         (1),
		.PORT_MEM_WPS_N_WIDTH                       (1),
		.PORT_MEM_WPS_N_PINLOC_0                    (0),
		.PORT_MEM_WPS_N_PINLOC_AUTOGEN_WCNT         (1),
		.PORT_MEM_RPS_N_WIDTH                       (1),
		.PORT_MEM_RPS_N_PINLOC_0                    (0),
		.PORT_MEM_RPS_N_PINLOC_AUTOGEN_WCNT         (1),
		.PORT_MEM_DOFF_N_WIDTH                      (1),
		.PORT_MEM_DOFF_N_PINLOC_0                   (0),
		.PORT_MEM_DOFF_N_PINLOC_AUTOGEN_WCNT        (1),
		.PORT_MEM_LDA_N_WIDTH                       (1),
		.PORT_MEM_LDA_N_PINLOC_0                    (0),
		.PORT_MEM_LDA_N_PINLOC_AUTOGEN_WCNT         (1),
		.PORT_MEM_LDB_N_WIDTH                       (1),
		.PORT_MEM_LDB_N_PINLOC_0                    (0),
		.PORT_MEM_LDB_N_PINLOC_AUTOGEN_WCNT         (1),
		.PORT_MEM_RWA_N_WIDTH                       (1),
		.PORT_MEM_RWA_N_PINLOC_0                    (0),
		.PORT_MEM_RWA_N_PINLOC_AUTOGEN_WCNT         (1),
		.PORT_MEM_RWB_N_WIDTH                       (1),
		.PORT_MEM_RWB_N_PINLOC_0                    (0),
		.PORT_MEM_RWB_N_PINLOC_AUTOGEN_WCNT         (1),
		.PORT_MEM_LBK0_N_WIDTH                      (1),
		.PORT_MEM_LBK0_N_PINLOC_0                   (0),
		.PORT_MEM_LBK0_N_PINLOC_AUTOGEN_WCNT        (1),
		.PORT_MEM_LBK1_N_WIDTH                      (1),
		.PORT_MEM_LBK1_N_PINLOC_0                   (0),
		.PORT_MEM_LBK1_N_PINLOC_AUTOGEN_WCNT        (1),
		.PORT_MEM_CFG_N_WIDTH                       (1),
		.PORT_MEM_CFG_N_PINLOC_0                    (0),
		.PORT_MEM_CFG_N_PINLOC_AUTOGEN_WCNT         (1),
		.PORT_MEM_AP_WIDTH                          (1),
		.PORT_MEM_AP_PINLOC_0                       (0),
		.PORT_MEM_AP_PINLOC_AUTOGEN_WCNT            (1),
		.PORT_MEM_AINV_WIDTH                        (1),
		.PORT_MEM_AINV_PINLOC_0                     (0),
		.PORT_MEM_AINV_PINLOC_AUTOGEN_WCNT          (1),
		.PORT_MEM_DM_WIDTH                          (1),
		.PORT_MEM_DM_PINLOC_0                       (0),
		.PORT_MEM_DM_PINLOC_1                       (0),
		.PORT_MEM_DM_PINLOC_2                       (0),
		.PORT_MEM_DM_PINLOC_3                       (0),
		.PORT_MEM_DM_PINLOC_4                       (0),
		.PORT_MEM_DM_PINLOC_5                       (0),
		.PORT_MEM_DM_PINLOC_6                       (0),
		.PORT_MEM_DM_PINLOC_7                       (0),
		.PORT_MEM_DM_PINLOC_8                       (0),
		.PORT_MEM_DM_PINLOC_9                       (0),
		.PORT_MEM_DM_PINLOC_10                      (0),
		.PORT_MEM_DM_PINLOC_11                      (0),
		.PORT_MEM_DM_PINLOC_12                      (0),
		.PORT_MEM_DM_PINLOC_AUTOGEN_WCNT            (13),
		.PORT_MEM_BWS_N_WIDTH                       (1),
		.PORT_MEM_BWS_N_PINLOC_0                    (0),
		.PORT_MEM_BWS_N_PINLOC_1                    (0),
		.PORT_MEM_BWS_N_PINLOC_2                    (0),
		.PORT_MEM_BWS_N_PINLOC_AUTOGEN_WCNT         (3),
		.PORT_MEM_D_WIDTH                           (1),
		.PORT_MEM_D_PINLOC_0                        (0),
		.PORT_MEM_D_PINLOC_1                        (0),
		.PORT_MEM_D_PINLOC_2                        (0),
		.PORT_MEM_D_PINLOC_3                        (0),
		.PORT_MEM_D_PINLOC_4                        (0),
		.PORT_MEM_D_PINLOC_5                        (0),
		.PORT_MEM_D_PINLOC_6                        (0),
		.PORT_MEM_D_PINLOC_7                        (0),
		.PORT_MEM_D_PINLOC_8                        (0),
		.PORT_MEM_D_PINLOC_9                        (0),
		.PORT_MEM_D_PINLOC_10                       (0),
		.PORT_MEM_D_PINLOC_11                       (0),
		.PORT_MEM_D_PINLOC_12                       (0),
		.PORT_MEM_D_PINLOC_13                       (0),
		.PORT_MEM_D_PINLOC_14                       (0),
		.PORT_MEM_D_PINLOC_15                       (0),
		.PORT_MEM_D_PINLOC_16                       (0),
		.PORT_MEM_D_PINLOC_17                       (0),
		.PORT_MEM_D_PINLOC_18                       (0),
		.PORT_MEM_D_PINLOC_19                       (0),
		.PORT_MEM_D_PINLOC_20                       (0),
		.PORT_MEM_D_PINLOC_21                       (0),
		.PORT_MEM_D_PINLOC_22                       (0),
		.PORT_MEM_D_PINLOC_23                       (0),
		.PORT_MEM_D_PINLOC_24                       (0),
		.PORT_MEM_D_PINLOC_25                       (0),
		.PORT_MEM_D_PINLOC_26                       (0),
		.PORT_MEM_D_PINLOC_27                       (0),
		.PORT_MEM_D_PINLOC_28                       (0),
		.PORT_MEM_D_PINLOC_29                       (0),
		.PORT_MEM_D_PINLOC_30                       (0),
		.PORT_MEM_D_PINLOC_31                       (0),
		.PORT_MEM_D_PINLOC_32                       (0),
		.PORT_MEM_D_PINLOC_33                       (0),
		.PORT_MEM_D_PINLOC_34                       (0),
		.PORT_MEM_D_PINLOC_35                       (0),
		.PORT_MEM_D_PINLOC_36                       (0),
		.PORT_MEM_D_PINLOC_37                       (0),
		.PORT_MEM_D_PINLOC_38                       (0),
		.PORT_MEM_D_PINLOC_39                       (0),
		.PORT_MEM_D_PINLOC_40                       (0),
		.PORT_MEM_D_PINLOC_41                       (0),
		.PORT_MEM_D_PINLOC_42                       (0),
		.PORT_MEM_D_PINLOC_43                       (0),
		.PORT_MEM_D_PINLOC_44                       (0),
		.PORT_MEM_D_PINLOC_45                       (0),
		.PORT_MEM_D_PINLOC_46                       (0),
		.PORT_MEM_D_PINLOC_47                       (0),
		.PORT_MEM_D_PINLOC_48                       (0),
		.PORT_MEM_D_PINLOC_AUTOGEN_WCNT             (49),
		.PORT_MEM_DQ_WIDTH                          (32),
		.PORT_MEM_DQ_PINLOC_0                       (52479008),
		.PORT_MEM_DQ_PINLOC_1                       (57727027),
		.PORT_MEM_DQ_PINLOC_2                       (60875832),
		.PORT_MEM_DQ_PINLOC_3                       (66123837),
		.PORT_MEM_DQ_PINLOC_4                       (71371842),
		.PORT_MEM_DQ_PINLOC_5                       (76617797),
		.PORT_MEM_DQ_PINLOC_6                       (81865802),
		.PORT_MEM_DQ_PINLOC_7                       (85016655),
		.PORT_MEM_DQ_PINLOC_8                       (90264658),
		.PORT_MEM_DQ_PINLOC_9                       (95512663),
		.PORT_MEM_DQ_PINLOC_10                      (98661468),
		.PORT_MEM_DQ_PINLOC_11                      (0),
		.PORT_MEM_DQ_PINLOC_12                      (0),
		.PORT_MEM_DQ_PINLOC_13                      (0),
		.PORT_MEM_DQ_PINLOC_14                      (0),
		.PORT_MEM_DQ_PINLOC_15                      (0),
		.PORT_MEM_DQ_PINLOC_16                      (0),
		.PORT_MEM_DQ_PINLOC_17                      (0),
		.PORT_MEM_DQ_PINLOC_18                      (0),
		.PORT_MEM_DQ_PINLOC_19                      (0),
		.PORT_MEM_DQ_PINLOC_20                      (0),
		.PORT_MEM_DQ_PINLOC_21                      (0),
		.PORT_MEM_DQ_PINLOC_22                      (0),
		.PORT_MEM_DQ_PINLOC_23                      (0),
		.PORT_MEM_DQ_PINLOC_24                      (0),
		.PORT_MEM_DQ_PINLOC_25                      (0),
		.PORT_MEM_DQ_PINLOC_26                      (0),
		.PORT_MEM_DQ_PINLOC_27                      (0),
		.PORT_MEM_DQ_PINLOC_28                      (0),
		.PORT_MEM_DQ_PINLOC_29                      (0),
		.PORT_MEM_DQ_PINLOC_30                      (0),
		.PORT_MEM_DQ_PINLOC_31                      (0),
		.PORT_MEM_DQ_PINLOC_32                      (0),
		.PORT_MEM_DQ_PINLOC_33                      (0),
		.PORT_MEM_DQ_PINLOC_34                      (0),
		.PORT_MEM_DQ_PINLOC_35                      (0),
		.PORT_MEM_DQ_PINLOC_36                      (0),
		.PORT_MEM_DQ_PINLOC_37                      (0),
		.PORT_MEM_DQ_PINLOC_38                      (0),
		.PORT_MEM_DQ_PINLOC_39                      (0),
		.PORT_MEM_DQ_PINLOC_40                      (0),
		.PORT_MEM_DQ_PINLOC_41                      (0),
		.PORT_MEM_DQ_PINLOC_42                      (0),
		.PORT_MEM_DQ_PINLOC_43                      (0),
		.PORT_MEM_DQ_PINLOC_44                      (0),
		.PORT_MEM_DQ_PINLOC_45                      (0),
		.PORT_MEM_DQ_PINLOC_46                      (0),
		.PORT_MEM_DQ_PINLOC_47                      (0),
		.PORT_MEM_DQ_PINLOC_48                      (0),
		.PORT_MEM_DQ_PINLOC_AUTOGEN_WCNT            (49),
		.PORT_MEM_DBI_N_WIDTH                       (4),
		.PORT_MEM_DBI_N_PINLOC_0                    (74509316),
		.PORT_MEM_DBI_N_PINLOC_1                    (97363),
		.PORT_MEM_DBI_N_PINLOC_2                    (0),
		.PORT_MEM_DBI_N_PINLOC_3                    (0),
		.PORT_MEM_DBI_N_PINLOC_4                    (0),
		.PORT_MEM_DBI_N_PINLOC_5                    (0),
		.PORT_MEM_DBI_N_PINLOC_6                    (0),
		.PORT_MEM_DBI_N_PINLOC_AUTOGEN_WCNT         (7),
		.PORT_MEM_DQA_WIDTH                         (1),
		.PORT_MEM_DQA_PINLOC_0                      (0),
		.PORT_MEM_DQA_PINLOC_1                      (0),
		.PORT_MEM_DQA_PINLOC_2                      (0),
		.PORT_MEM_DQA_PINLOC_3                      (0),
		.PORT_MEM_DQA_PINLOC_4                      (0),
		.PORT_MEM_DQA_PINLOC_5                      (0),
		.PORT_MEM_DQA_PINLOC_6                      (0),
		.PORT_MEM_DQA_PINLOC_7                      (0),
		.PORT_MEM_DQA_PINLOC_8                      (0),
		.PORT_MEM_DQA_PINLOC_9                      (0),
		.PORT_MEM_DQA_PINLOC_10                     (0),
		.PORT_MEM_DQA_PINLOC_11                     (0),
		.PORT_MEM_DQA_PINLOC_12                     (0),
		.PORT_MEM_DQA_PINLOC_13                     (0),
		.PORT_MEM_DQA_PINLOC_14                     (0),
		.PORT_MEM_DQA_PINLOC_15                     (0),
		.PORT_MEM_DQA_PINLOC_16                     (0),
		.PORT_MEM_DQA_PINLOC_17                     (0),
		.PORT_MEM_DQA_PINLOC_18                     (0),
		.PORT_MEM_DQA_PINLOC_19                     (0),
		.PORT_MEM_DQA_PINLOC_20                     (0),
		.PORT_MEM_DQA_PINLOC_21                     (0),
		.PORT_MEM_DQA_PINLOC_22                     (0),
		.PORT_MEM_DQA_PINLOC_23                     (0),
		.PORT_MEM_DQA_PINLOC_24                     (0),
		.PORT_MEM_DQA_PINLOC_25                     (0),
		.PORT_MEM_DQA_PINLOC_26                     (0),
		.PORT_MEM_DQA_PINLOC_27                     (0),
		.PORT_MEM_DQA_PINLOC_28                     (0),
		.PORT_MEM_DQA_PINLOC_29                     (0),
		.PORT_MEM_DQA_PINLOC_30                     (0),
		.PORT_MEM_DQA_PINLOC_31                     (0),
		.PORT_MEM_DQA_PINLOC_32                     (0),
		.PORT_MEM_DQA_PINLOC_33                     (0),
		.PORT_MEM_DQA_PINLOC_34                     (0),
		.PORT_MEM_DQA_PINLOC_35                     (0),
		.PORT_MEM_DQA_PINLOC_36                     (0),
		.PORT_MEM_DQA_PINLOC_37                     (0),
		.PORT_MEM_DQA_PINLOC_38                     (0),
		.PORT_MEM_DQA_PINLOC_39                     (0),
		.PORT_MEM_DQA_PINLOC_40                     (0),
		.PORT_MEM_DQA_PINLOC_41                     (0),
		.PORT_MEM_DQA_PINLOC_42                     (0),
		.PORT_MEM_DQA_PINLOC_43                     (0),
		.PORT_MEM_DQA_PINLOC_44                     (0),
		.PORT_MEM_DQA_PINLOC_45                     (0),
		.PORT_MEM_DQA_PINLOC_46                     (0),
		.PORT_MEM_DQA_PINLOC_47                     (0),
		.PORT_MEM_DQA_PINLOC_48                     (0),
		.PORT_MEM_DQA_PINLOC_AUTOGEN_WCNT           (49),
		.PORT_MEM_DQB_WIDTH                         (1),
		.PORT_MEM_DQB_PINLOC_0                      (0),
		.PORT_MEM_DQB_PINLOC_1                      (0),
		.PORT_MEM_DQB_PINLOC_2                      (0),
		.PORT_MEM_DQB_PINLOC_3                      (0),
		.PORT_MEM_DQB_PINLOC_4                      (0),
		.PORT_MEM_DQB_PINLOC_5                      (0),
		.PORT_MEM_DQB_PINLOC_6                      (0),
		.PORT_MEM_DQB_PINLOC_7                      (0),
		.PORT_MEM_DQB_PINLOC_8                      (0),
		.PORT_MEM_DQB_PINLOC_9                      (0),
		.PORT_MEM_DQB_PINLOC_10                     (0),
		.PORT_MEM_DQB_PINLOC_11                     (0),
		.PORT_MEM_DQB_PINLOC_12                     (0),
		.PORT_MEM_DQB_PINLOC_13                     (0),
		.PORT_MEM_DQB_PINLOC_14                     (0),
		.PORT_MEM_DQB_PINLOC_15                     (0),
		.PORT_MEM_DQB_PINLOC_16                     (0),
		.PORT_MEM_DQB_PINLOC_17                     (0),
		.PORT_MEM_DQB_PINLOC_18                     (0),
		.PORT_MEM_DQB_PINLOC_19                     (0),
		.PORT_MEM_DQB_PINLOC_20                     (0),
		.PORT_MEM_DQB_PINLOC_21                     (0),
		.PORT_MEM_DQB_PINLOC_22                     (0),
		.PORT_MEM_DQB_PINLOC_23                     (0),
		.PORT_MEM_DQB_PINLOC_24                     (0),
		.PORT_MEM_DQB_PINLOC_25                     (0),
		.PORT_MEM_DQB_PINLOC_26                     (0),
		.PORT_MEM_DQB_PINLOC_27                     (0),
		.PORT_MEM_DQB_PINLOC_28                     (0),
		.PORT_MEM_DQB_PINLOC_29                     (0),
		.PORT_MEM_DQB_PINLOC_30                     (0),
		.PORT_MEM_DQB_PINLOC_31                     (0),
		.PORT_MEM_DQB_PINLOC_32                     (0),
		.PORT_MEM_DQB_PINLOC_33                     (0),
		.PORT_MEM_DQB_PINLOC_34                     (0),
		.PORT_MEM_DQB_PINLOC_35                     (0),
		.PORT_MEM_DQB_PINLOC_36                     (0),
		.PORT_MEM_DQB_PINLOC_37                     (0),
		.PORT_MEM_DQB_PINLOC_38                     (0),
		.PORT_MEM_DQB_PINLOC_39                     (0),
		.PORT_MEM_DQB_PINLOC_40                     (0),
		.PORT_MEM_DQB_PINLOC_41                     (0),
		.PORT_MEM_DQB_PINLOC_42                     (0),
		.PORT_MEM_DQB_PINLOC_43                     (0),
		.PORT_MEM_DQB_PINLOC_44                     (0),
		.PORT_MEM_DQB_PINLOC_45                     (0),
		.PORT_MEM_DQB_PINLOC_46                     (0),
		.PORT_MEM_DQB_PINLOC_47                     (0),
		.PORT_MEM_DQB_PINLOC_48                     (0),
		.PORT_MEM_DQB_PINLOC_AUTOGEN_WCNT           (49),
		.PORT_MEM_DINVA_WIDTH                       (1),
		.PORT_MEM_DINVA_PINLOC_0                    (0),
		.PORT_MEM_DINVA_PINLOC_1                    (0),
		.PORT_MEM_DINVA_PINLOC_2                    (0),
		.PORT_MEM_DINVA_PINLOC_AUTOGEN_WCNT         (3),
		.PORT_MEM_DINVB_WIDTH                       (1),
		.PORT_MEM_DINVB_PINLOC_0                    (0),
		.PORT_MEM_DINVB_PINLOC_1                    (0),
		.PORT_MEM_DINVB_PINLOC_2                    (0),
		.PORT_MEM_DINVB_PINLOC_AUTOGEN_WCNT         (3),
		.PORT_MEM_Q_WIDTH                           (1),
		.PORT_MEM_Q_PINLOC_0                        (0),
		.PORT_MEM_Q_PINLOC_1                        (0),
		.PORT_MEM_Q_PINLOC_2                        (0),
		.PORT_MEM_Q_PINLOC_3                        (0),
		.PORT_MEM_Q_PINLOC_4                        (0),
		.PORT_MEM_Q_PINLOC_5                        (0),
		.PORT_MEM_Q_PINLOC_6                        (0),
		.PORT_MEM_Q_PINLOC_7                        (0),
		.PORT_MEM_Q_PINLOC_8                        (0),
		.PORT_MEM_Q_PINLOC_9                        (0),
		.PORT_MEM_Q_PINLOC_10                       (0),
		.PORT_MEM_Q_PINLOC_11                       (0),
		.PORT_MEM_Q_PINLOC_12                       (0),
		.PORT_MEM_Q_PINLOC_13                       (0),
		.PORT_MEM_Q_PINLOC_14                       (0),
		.PORT_MEM_Q_PINLOC_15                       (0),
		.PORT_MEM_Q_PINLOC_16                       (0),
		.PORT_MEM_Q_PINLOC_17                       (0),
		.PORT_MEM_Q_PINLOC_18                       (0),
		.PORT_MEM_Q_PINLOC_19                       (0),
		.PORT_MEM_Q_PINLOC_20                       (0),
		.PORT_MEM_Q_PINLOC_21                       (0),
		.PORT_MEM_Q_PINLOC_22                       (0),
		.PORT_MEM_Q_PINLOC_23                       (0),
		.PORT_MEM_Q_PINLOC_24                       (0),
		.PORT_MEM_Q_PINLOC_25                       (0),
		.PORT_MEM_Q_PINLOC_26                       (0),
		.PORT_MEM_Q_PINLOC_27                       (0),
		.PORT_MEM_Q_PINLOC_28                       (0),
		.PORT_MEM_Q_PINLOC_29                       (0),
		.PORT_MEM_Q_PINLOC_30                       (0),
		.PORT_MEM_Q_PINLOC_31                       (0),
		.PORT_MEM_Q_PINLOC_32                       (0),
		.PORT_MEM_Q_PINLOC_33                       (0),
		.PORT_MEM_Q_PINLOC_34                       (0),
		.PORT_MEM_Q_PINLOC_35                       (0),
		.PORT_MEM_Q_PINLOC_36                       (0),
		.PORT_MEM_Q_PINLOC_37                       (0),
		.PORT_MEM_Q_PINLOC_38                       (0),
		.PORT_MEM_Q_PINLOC_39                       (0),
		.PORT_MEM_Q_PINLOC_40                       (0),
		.PORT_MEM_Q_PINLOC_41                       (0),
		.PORT_MEM_Q_PINLOC_42                       (0),
		.PORT_MEM_Q_PINLOC_43                       (0),
		.PORT_MEM_Q_PINLOC_44                       (0),
		.PORT_MEM_Q_PINLOC_45                       (0),
		.PORT_MEM_Q_PINLOC_46                       (0),
		.PORT_MEM_Q_PINLOC_47                       (0),
		.PORT_MEM_Q_PINLOC_48                       (0),
		.PORT_MEM_Q_PINLOC_AUTOGEN_WCNT             (49),
		.PORT_MEM_DQS_WIDTH                         (4),
		.PORT_MEM_DQS_PINLOC_0                      (67162116),
		.PORT_MEM_DQS_PINLOC_1                      (90188),
		.PORT_MEM_DQS_PINLOC_2                      (0),
		.PORT_MEM_DQS_PINLOC_3                      (0),
		.PORT_MEM_DQS_PINLOC_4                      (0),
		.PORT_MEM_DQS_PINLOC_5                      (0),
		.PORT_MEM_DQS_PINLOC_6                      (0),
		.PORT_MEM_DQS_PINLOC_7                      (0),
		.PORT_MEM_DQS_PINLOC_8                      (0),
		.PORT_MEM_DQS_PINLOC_9                      (0),
		.PORT_MEM_DQS_PINLOC_10                     (0),
		.PORT_MEM_DQS_PINLOC_11                     (0),
		.PORT_MEM_DQS_PINLOC_12                     (0),
		.PORT_MEM_DQS_PINLOC_AUTOGEN_WCNT           (13),
		.PORT_MEM_DQS_N_WIDTH                       (4),
		.PORT_MEM_DQS_N_PINLOC_0                    (68211716),
		.PORT_MEM_DQS_N_PINLOC_1                    (91213),
		.PORT_MEM_DQS_N_PINLOC_2                    (0),
		.PORT_MEM_DQS_N_PINLOC_3                    (0),
		.PORT_MEM_DQS_N_PINLOC_4                    (0),
		.PORT_MEM_DQS_N_PINLOC_5                    (0),
		.PORT_MEM_DQS_N_PINLOC_6                    (0),
		.PORT_MEM_DQS_N_PINLOC_7                    (0),
		.PORT_MEM_DQS_N_PINLOC_8                    (0),
		.PORT_MEM_DQS_N_PINLOC_9                    (0),
		.PORT_MEM_DQS_N_PINLOC_10                   (0),
		.PORT_MEM_DQS_N_PINLOC_11                   (0),
		.PORT_MEM_DQS_N_PINLOC_12                   (0),
		.PORT_MEM_DQS_N_PINLOC_AUTOGEN_WCNT         (13),
		.PORT_MEM_QK_WIDTH                          (1),
		.PORT_MEM_QK_PINLOC_0                       (0),
		.PORT_MEM_QK_PINLOC_1                       (0),
		.PORT_MEM_QK_PINLOC_2                       (0),
		.PORT_MEM_QK_PINLOC_3                       (0),
		.PORT_MEM_QK_PINLOC_4                       (0),
		.PORT_MEM_QK_PINLOC_5                       (0),
		.PORT_MEM_QK_PINLOC_AUTOGEN_WCNT            (6),
		.PORT_MEM_QK_N_WIDTH                        (1),
		.PORT_MEM_QK_N_PINLOC_0                     (0),
		.PORT_MEM_QK_N_PINLOC_1                     (0),
		.PORT_MEM_QK_N_PINLOC_2                     (0),
		.PORT_MEM_QK_N_PINLOC_3                     (0),
		.PORT_MEM_QK_N_PINLOC_4                     (0),
		.PORT_MEM_QK_N_PINLOC_5                     (0),
		.PORT_MEM_QK_N_PINLOC_AUTOGEN_WCNT          (6),
		.PORT_MEM_QKA_WIDTH                         (1),
		.PORT_MEM_QKA_PINLOC_0                      (0),
		.PORT_MEM_QKA_PINLOC_1                      (0),
		.PORT_MEM_QKA_PINLOC_2                      (0),
		.PORT_MEM_QKA_PINLOC_3                      (0),
		.PORT_MEM_QKA_PINLOC_4                      (0),
		.PORT_MEM_QKA_PINLOC_5                      (0),
		.PORT_MEM_QKA_PINLOC_AUTOGEN_WCNT           (6),
		.PORT_MEM_QKA_N_WIDTH                       (1),
		.PORT_MEM_QKA_N_PINLOC_0                    (0),
		.PORT_MEM_QKA_N_PINLOC_1                    (0),
		.PORT_MEM_QKA_N_PINLOC_2                    (0),
		.PORT_MEM_QKA_N_PINLOC_3                    (0),
		.PORT_MEM_QKA_N_PINLOC_4                    (0),
		.PORT_MEM_QKA_N_PINLOC_5                    (0),
		.PORT_MEM_QKA_N_PINLOC_AUTOGEN_WCNT         (6),
		.PORT_MEM_QKB_WIDTH                         (1),
		.PORT_MEM_QKB_PINLOC_0                      (0),
		.PORT_MEM_QKB_PINLOC_1                      (0),
		.PORT_MEM_QKB_PINLOC_2                      (0),
		.PORT_MEM_QKB_PINLOC_3                      (0),
		.PORT_MEM_QKB_PINLOC_4                      (0),
		.PORT_MEM_QKB_PINLOC_5                      (0),
		.PORT_MEM_QKB_PINLOC_AUTOGEN_WCNT           (6),
		.PORT_MEM_QKB_N_WIDTH                       (1),
		.PORT_MEM_QKB_N_PINLOC_0                    (0),
		.PORT_MEM_QKB_N_PINLOC_1                    (0),
		.PORT_MEM_QKB_N_PINLOC_2                    (0),
		.PORT_MEM_QKB_N_PINLOC_3                    (0),
		.PORT_MEM_QKB_N_PINLOC_4                    (0),
		.PORT_MEM_QKB_N_PINLOC_5                    (0),
		.PORT_MEM_QKB_N_PINLOC_AUTOGEN_WCNT         (6),
		.PORT_MEM_CQ_WIDTH                          (1),
		.PORT_MEM_CQ_PINLOC_0                       (0),
		.PORT_MEM_CQ_PINLOC_1                       (0),
		.PORT_MEM_CQ_PINLOC_AUTOGEN_WCNT            (2),
		.PORT_MEM_CQ_N_WIDTH                        (1),
		.PORT_MEM_CQ_N_PINLOC_0                     (0),
		.PORT_MEM_CQ_N_PINLOC_1                     (0),
		.PORT_MEM_CQ_N_PINLOC_AUTOGEN_WCNT          (2),
		.PORT_MEM_ALERT_N_WIDTH                     (1),
		.PORT_MEM_ALERT_N_PINLOC_0                  (86017),
		.PORT_MEM_ALERT_N_PINLOC_1                  (0),
		.PORT_MEM_ALERT_N_PINLOC_AUTOGEN_WCNT       (2),
		.PORT_MEM_PE_N_WIDTH                        (1),
		.PORT_MEM_PE_N_PINLOC_0                     (0),
		.PORT_MEM_PE_N_PINLOC_1                     (0),
		.PORT_MEM_PE_N_PINLOC_AUTOGEN_WCNT          (2),
		.PORT_CLKS_SHARING_MASTER_OUT_WIDTH         (32),
		.PORT_CLKS_SHARING_SLAVE_IN_WIDTH           (32),
		.PORT_AFI_RLAT_WIDTH                        (6),
		.PORT_AFI_WLAT_WIDTH                        (6),
		.PORT_AFI_SEQ_BUSY_WIDTH                    (4),
		.PORT_AFI_ADDR_WIDTH                        (1),
		.PORT_AFI_BA_WIDTH                          (1),
		.PORT_AFI_BG_WIDTH                          (1),
		.PORT_AFI_C_WIDTH                           (1),
		.PORT_AFI_CKE_WIDTH                         (1),
		.PORT_AFI_CS_N_WIDTH                        (1),
		.PORT_AFI_RM_WIDTH                          (1),
		.PORT_AFI_ODT_WIDTH                         (1),
		.PORT_AFI_RAS_N_WIDTH                       (1),
		.PORT_AFI_CAS_N_WIDTH                       (1),
		.PORT_AFI_WE_N_WIDTH                        (1),
		.PORT_AFI_RST_N_WIDTH                       (1),
		.PORT_AFI_ACT_N_WIDTH                       (1),
		.PORT_AFI_PAR_WIDTH                         (1),
		.PORT_AFI_CA_WIDTH                          (1),
		.PORT_AFI_REF_N_WIDTH                       (1),
		.PORT_AFI_WPS_N_WIDTH                       (1),
		.PORT_AFI_RPS_N_WIDTH                       (1),
		.PORT_AFI_DOFF_N_WIDTH                      (1),
		.PORT_AFI_LD_N_WIDTH                        (1),
		.PORT_AFI_RW_N_WIDTH                        (1),
		.PORT_AFI_LBK0_N_WIDTH                      (1),
		.PORT_AFI_LBK1_N_WIDTH                      (1),
		.PORT_AFI_CFG_N_WIDTH                       (1),
		.PORT_AFI_AP_WIDTH                          (1),
		.PORT_AFI_AINV_WIDTH                        (1),
		.PORT_AFI_DM_WIDTH                          (1),
		.PORT_AFI_DM_N_WIDTH                        (1),
		.PORT_AFI_BWS_N_WIDTH                       (1),
		.PORT_AFI_RDATA_DBI_N_WIDTH                 (1),
		.PORT_AFI_WDATA_DBI_N_WIDTH                 (1),
		.PORT_AFI_RDATA_DINV_WIDTH                  (1),
		.PORT_AFI_WDATA_DINV_WIDTH                  (1),
		.PORT_AFI_DQS_BURST_WIDTH                   (1),
		.PORT_AFI_WDATA_VALID_WIDTH                 (1),
		.PORT_AFI_WDATA_WIDTH                       (1),
		.PORT_AFI_RDATA_EN_FULL_WIDTH               (1),
		.PORT_AFI_RDATA_WIDTH                       (1),
		.PORT_AFI_RDATA_VALID_WIDTH                 (1),
		.PORT_AFI_RRANK_WIDTH                       (1),
		.PORT_AFI_WRANK_WIDTH                       (1),
		.PORT_AFI_ALERT_N_WIDTH                     (1),
		.PORT_AFI_PE_N_WIDTH                        (1),
		.PORT_CTRL_AST_CMD_DATA_WIDTH               (58),
		.PORT_CTRL_AST_WR_DATA_WIDTH                (128),
		.PORT_CTRL_AST_RD_DATA_WIDTH                (128),
		.PORT_CTRL_AMM_ADDRESS_WIDTH                (1),
		.PORT_CTRL_AMM_RDATA_WIDTH                  (1),
		.PORT_CTRL_AMM_WDATA_WIDTH                  (1),
		.PORT_CTRL_AMM_BCOUNT_WIDTH                 (1),
		.PORT_CTRL_AMM_BYTEEN_WIDTH                 (1),
		.PORT_CTRL_USER_REFRESH_REQ_WIDTH           (4),
		.PORT_CTRL_USER_REFRESH_BANK_WIDTH          (16),
		.PORT_CTRL_SELF_REFRESH_REQ_WIDTH           (4),
		.PORT_CTRL_ECC_WRITE_INFO_WIDTH             (15),
		.PORT_CTRL_ECC_RDATA_ID_WIDTH               (13),
		.PORT_CTRL_ECC_READ_INFO_WIDTH              (3),
		.PORT_CTRL_ECC_CMD_INFO_WIDTH               (3),
		.PORT_CTRL_ECC_WB_POINTER_WIDTH             (12),
		.PORT_CTRL_MMR_SLAVE_ADDRESS_WIDTH          (10),
		.PORT_CTRL_MMR_SLAVE_RDATA_WIDTH            (32),
		.PORT_CTRL_MMR_SLAVE_WDATA_WIDTH            (32),
		.PORT_CTRL_MMR_SLAVE_BCOUNT_WIDTH           (2),
		.PORT_HPS_EMIF_H2E_WIDTH                    (4096),
		.PORT_HPS_EMIF_E2H_WIDTH                    (4096),
		.PORT_HPS_EMIF_H2E_GP_WIDTH                 (2),
		.PORT_HPS_EMIF_E2H_GP_WIDTH                 (1),
		.PORT_CAL_DEBUG_ADDRESS_WIDTH               (24),
		.PORT_CAL_DEBUG_RDATA_WIDTH                 (32),
		.PORT_CAL_DEBUG_WDATA_WIDTH                 (32),
		.PORT_CAL_DEBUG_BYTEEN_WIDTH                (4),
		.PORT_CAL_DEBUG_OUT_ADDRESS_WIDTH           (24),
		.PORT_CAL_DEBUG_OUT_RDATA_WIDTH             (32),
		.PORT_CAL_DEBUG_OUT_WDATA_WIDTH             (32),
		.PORT_CAL_DEBUG_OUT_BYTEEN_WIDTH            (4),
		.PORT_CAL_MASTER_ADDRESS_WIDTH              (16),
		.PORT_CAL_MASTER_RDATA_WIDTH                (32),
		.PORT_CAL_MASTER_WDATA_WIDTH                (32),
		.PORT_CAL_MASTER_BYTEEN_WIDTH               (4),
		.PORT_DFT_NF_IOAUX_PIO_IN_WIDTH             (8),
		.PORT_DFT_NF_IOAUX_PIO_OUT_WIDTH            (8),
		.PORT_DFT_NF_PA_DPRIO_REG_ADDR_WIDTH        (9),
		.PORT_DFT_NF_PA_DPRIO_WRITEDATA_WIDTH       (8),
		.PORT_DFT_NF_PA_DPRIO_READDATA_WIDTH        (8),
		.PORT_DFT_NF_PLL_CNTSEL_WIDTH               (4),
		.PORT_DFT_NF_PLL_NUM_SHIFT_WIDTH            (3),
		.PORT_DFT_NF_CORE_CLK_BUF_OUT_WIDTH         (2),
		.PORT_DFT_NF_CORE_CLK_LOCKED_WIDTH          (2),
		.PLL_VCO_FREQ_MHZ_INT                       (1067),
		.PLL_VCO_TO_MEM_CLK_FREQ_RATIO              (1),
		.PLL_PHY_CLK_VCO_PHASE                      (1),
		.PLL_VCO_FREQ_PS_STR                        ("938 ps"),
		.PLL_REF_CLK_FREQ_PS_STR                    ("7504 ps"),
		.PLL_REF_CLK_FREQ_PS                        (7504),
		.PLL_SIM_VCO_FREQ_PS                        (944),
		.PLL_SIM_PHYCLK_0_FREQ_PS                   (1888),
		.PLL_SIM_PHYCLK_1_FREQ_PS                   (1888),
		.PLL_SIM_PHYCLK_FB_FREQ_PS                  (1888),
		.PLL_SIM_PHY_CLK_VCO_PHASE_PS               (118),
		.PLL_SIM_CAL_SLAVE_CLK_FREQ_PS              (6608),
		.PLL_SIM_CAL_MASTER_CLK_FREQ_PS             (6608),
		.PLL_M_CNT_HIGH                             (4),
		.PLL_M_CNT_LOW                              (4),
		.PLL_N_CNT_HIGH                             (256),
		.PLL_N_CNT_LOW                              (256),
		.PLL_M_CNT_BYPASS_EN                        ("false"),
		.PLL_N_CNT_BYPASS_EN                        ("true"),
		.PLL_M_CNT_EVEN_DUTY_EN                     ("false"),
		.PLL_N_CNT_EVEN_DUTY_EN                     ("false"),
		.PLL_FBCLK_MUX_1                            ("pll_fbclk_mux_1_glb"),
		.PLL_FBCLK_MUX_2                            ("pll_fbclk_mux_2_m_cnt"),
		.PLL_M_CNT_IN_SRC                           ("c_m_cnt_in_src_ph_mux_clk"),
		.PLL_CP_SETTING                             ("pll_cp_setting28"),
		.PLL_BW_CTRL                                ("pll_bw_res_setting3"),
		.PLL_BW_SEL                                 ("high"),
		.PLL_C_CNT_HIGH_0                           (1),
		.PLL_C_CNT_LOW_0                            (1),
		.PLL_C_CNT_PRST_0                           (1),
		.PLL_C_CNT_PH_MUX_PRST_0                    (1),
		.PLL_C_CNT_BYPASS_EN_0                      ("false"),
		.PLL_C_CNT_EVEN_DUTY_EN_0                   ("false"),
		.PLL_C_CNT_FREQ_PS_STR_0                    ("1876 ps"),
		.PLL_C_CNT_PHASE_PS_STR_0                   ("117 ps"),
		.PLL_C_CNT_DUTY_CYCLE_0                     (50),
		.PLL_C_CNT_OUT_EN_0                         ("true"),
		.PLL_C_CNT_HIGH_1                           (1),
		.PLL_C_CNT_LOW_1                            (1),
		.PLL_C_CNT_PRST_1                           (1),
		.PLL_C_CNT_PH_MUX_PRST_1                    (1),
		.PLL_C_CNT_BYPASS_EN_1                      ("false"),
		.PLL_C_CNT_EVEN_DUTY_EN_1                   ("false"),
		.PLL_C_CNT_FREQ_PS_STR_1                    ("1876 ps"),
		.PLL_C_CNT_PHASE_PS_STR_1                   ("117 ps"),
		.PLL_C_CNT_DUTY_CYCLE_1                     (50),
		.PLL_C_CNT_OUT_EN_1                         ("true"),
		.PLL_C_CNT_HIGH_2                           (1),
		.PLL_C_CNT_LOW_2                            (1),
		.PLL_C_CNT_PRST_2                           (1),
		.PLL_C_CNT_PH_MUX_PRST_2                    (1),
		.PLL_C_CNT_BYPASS_EN_2                      ("false"),
		.PLL_C_CNT_EVEN_DUTY_EN_2                   ("false"),
		.PLL_C_CNT_FREQ_PS_STR_2                    ("1876 ps"),
		.PLL_C_CNT_PHASE_PS_STR_2                   ("117 ps"),
		.PLL_C_CNT_DUTY_CYCLE_2                     (50),
		.PLL_C_CNT_OUT_EN_2                         ("true"),
		.PLL_C_CNT_HIGH_3                           (4),
		.PLL_C_CNT_LOW_3                            (3),
		.PLL_C_CNT_PRST_3                           (1),
		.PLL_C_CNT_PH_MUX_PRST_3                    (0),
		.PLL_C_CNT_BYPASS_EN_3                      ("false"),
		.PLL_C_CNT_EVEN_DUTY_EN_3                   ("true"),
		.PLL_C_CNT_FREQ_PS_STR_3                    ("6566 ps"),
		.PLL_C_CNT_PHASE_PS_STR_3                   ("0 ps"),
		.PLL_C_CNT_DUTY_CYCLE_3                     (50),
		.PLL_C_CNT_OUT_EN_3                         ("true"),
		.PLL_C_CNT_HIGH_4                           (4),
		.PLL_C_CNT_LOW_4                            (3),
		.PLL_C_CNT_PRST_4                           (1),
		.PLL_C_CNT_PH_MUX_PRST_4                    (0),
		.PLL_C_CNT_BYPASS_EN_4                      ("false"),
		.PLL_C_CNT_EVEN_DUTY_EN_4                   ("true"),
		.PLL_C_CNT_FREQ_PS_STR_4                    ("6566 ps"),
		.PLL_C_CNT_PHASE_PS_STR_4                   ("0 ps"),
		.PLL_C_CNT_DUTY_CYCLE_4                     (50),
		.PLL_C_CNT_OUT_EN_4                         ("true"),
		.PLL_C_CNT_HIGH_5                           (256),
		.PLL_C_CNT_LOW_5                            (256),
		.PLL_C_CNT_PRST_5                           (1),
		.PLL_C_CNT_PH_MUX_PRST_5                    (0),
		.PLL_C_CNT_BYPASS_EN_5                      ("true"),
		.PLL_C_CNT_EVEN_DUTY_EN_5                   ("false"),
		.PLL_C_CNT_FREQ_PS_STR_5                    ("0.0 MHz"),
		.PLL_C_CNT_PHASE_PS_STR_5                   ("0 ps"),
		.PLL_C_CNT_DUTY_CYCLE_5                     (50),
		.PLL_C_CNT_OUT_EN_5                         ("false"),
		.PLL_C_CNT_HIGH_6                           (256),
		.PLL_C_CNT_LOW_6                            (256),
		.PLL_C_CNT_PRST_6                           (1),
		.PLL_C_CNT_PH_MUX_PRST_6                    (0),
		.PLL_C_CNT_BYPASS_EN_6                      ("true"),
		.PLL_C_CNT_EVEN_DUTY_EN_6                   ("false"),
		.PLL_C_CNT_FREQ_PS_STR_6                    ("0.0 MHz"),
		.PLL_C_CNT_PHASE_PS_STR_6                   ("0 ps"),
		.PLL_C_CNT_DUTY_CYCLE_6                     (50),
		.PLL_C_CNT_OUT_EN_6                         ("false"),
		.PLL_C_CNT_HIGH_7                           (256),
		.PLL_C_CNT_LOW_7                            (256),
		.PLL_C_CNT_PRST_7                           (1),
		.PLL_C_CNT_PH_MUX_PRST_7                    (0),
		.PLL_C_CNT_BYPASS_EN_7                      ("true"),
		.PLL_C_CNT_EVEN_DUTY_EN_7                   ("false"),
		.PLL_C_CNT_FREQ_PS_STR_7                    ("0.0 MHz"),
		.PLL_C_CNT_PHASE_PS_STR_7                   ("0 ps"),
		.PLL_C_CNT_DUTY_CYCLE_7                     (50),
		.PLL_C_CNT_OUT_EN_7                         ("false"),
		.PLL_C_CNT_HIGH_8                           (256),
		.PLL_C_CNT_LOW_8                            (256),
		.PLL_C_CNT_PRST_8                           (1),
		.PLL_C_CNT_PH_MUX_PRST_8                    (0),
		.PLL_C_CNT_BYPASS_EN_8                      ("true"),
		.PLL_C_CNT_EVEN_DUTY_EN_8                   ("false"),
		.PLL_C_CNT_FREQ_PS_STR_8                    ("0.0 MHz"),
		.PLL_C_CNT_PHASE_PS_STR_8                   ("0 ps"),
		.PLL_C_CNT_DUTY_CYCLE_8                     (50),
		.PLL_C_CNT_OUT_EN_8                         ("false")
	) arch (
		.global_reset_n                 (global_reset_n),                                                                                                                        //   input,     width = 1, global_reset_reset_sink.reset_n
		.pll_ref_clk                    (pll_ref_clk),                                                                                                                           //   input,     width = 1,  pll_ref_clk_clock_sink.clk
		.oct_rzqin                      (oct_rzqin),                                                                                                                             //   input,     width = 1,         oct_conduit_end.oct_rzqin
		.mem_ck                         (mem_ck),                                                                                                                                //  output,     width = 1,         mem_conduit_end.mem_ck
		.mem_ck_n                       (mem_ck_n),                                                                                                                              //  output,     width = 1,                        .mem_ck_n
		.mem_a                          (mem_a),                                                                                                                                 //  output,    width = 17,                        .mem_a
		.mem_act_n                      (mem_act_n),                                                                                                                             //  output,     width = 1,                        .mem_act_n
		.mem_ba                         (mem_ba),                                                                                                                                //  output,     width = 2,                        .mem_ba
		.mem_bg                         (mem_bg),                                                                                                                                //  output,     width = 1,                        .mem_bg
		.mem_cke                        (mem_cke),                                                                                                                               //  output,     width = 1,                        .mem_cke
		.mem_cs_n                       (mem_cs_n),                                                                                                                              //  output,     width = 1,                        .mem_cs_n
		.mem_odt                        (mem_odt),                                                                                                                               //  output,     width = 1,                        .mem_odt
		.mem_reset_n                    (mem_reset_n),                                                                                                                           //  output,     width = 1,                        .mem_reset_n
		.mem_par                        (mem_par),                                                                                                                               //  output,     width = 1,                        .mem_par
		.mem_alert_n                    (mem_alert_n),                                                                                                                           //   input,     width = 1,                        .mem_alert_n
		.mem_dqs                        (mem_dqs),                                                                                                                               //   inout,     width = 4,                        .mem_dqs
		.mem_dqs_n                      (mem_dqs_n),                                                                                                                             //   inout,     width = 4,                        .mem_dqs_n
		.mem_dq                         (mem_dq),                                                                                                                                //   inout,    width = 32,                        .mem_dq
		.mem_dbi_n                      (mem_dbi_n),                                                                                                                             //   inout,     width = 4,                        .mem_dbi_n
		.hps_to_emif                    (hps_to_emif),                                                                                                                           //   input,  width = 4096,    hps_emif_conduit_end.hps_to_emif
		.emif_to_hps                    (emif_to_hps),                                                                                                                           //  output,  width = 4096,                        .emif_to_hps
		.hps_to_emif_gp                 (hps_to_emif_gp),                                                                                                                        //   input,     width = 2,                        .gp_to_emif
		.emif_to_hps_gp                 (emif_to_hps_gp),                                                                                                                        //  output,     width = 1,                        .emif_to_gp
		.pll_locked                     (),                                                                                                                                      // (terminated),                                        
		.pll_extra_clk_0                (),                                                                                                                                      // (terminated),                                        
		.pll_extra_clk_1                (),                                                                                                                                      // (terminated),                                        
		.pll_extra_clk_2                (),                                                                                                                                      // (terminated),                                        
		.pll_extra_clk_3                (),                                                                                                                                      // (terminated),                                        
		.mem_c                          (),                                                                                                                                      // (terminated),                                        
		.mem_rm                         (),                                                                                                                                      // (terminated),                                        
		.mem_dk                         (),                                                                                                                                      // (terminated),                                        
		.mem_dk_n                       (),                                                                                                                                      // (terminated),                                        
		.mem_dka                        (),                                                                                                                                      // (terminated),                                        
		.mem_dka_n                      (),                                                                                                                                      // (terminated),                                        
		.mem_dkb                        (),                                                                                                                                      // (terminated),                                        
		.mem_dkb_n                      (),                                                                                                                                      // (terminated),                                        
		.mem_k                          (),                                                                                                                                      // (terminated),                                        
		.mem_k_n                        (),                                                                                                                                      // (terminated),                                        
		.mem_ras_n                      (),                                                                                                                                      // (terminated),                                        
		.mem_cas_n                      (),                                                                                                                                      // (terminated),                                        
		.mem_we_n                       (),                                                                                                                                      // (terminated),                                        
		.mem_ca                         (),                                                                                                                                      // (terminated),                                        
		.mem_ref_n                      (),                                                                                                                                      // (terminated),                                        
		.mem_wps_n                      (),                                                                                                                                      // (terminated),                                        
		.mem_rps_n                      (),                                                                                                                                      // (terminated),                                        
		.mem_doff_n                     (),                                                                                                                                      // (terminated),                                        
		.mem_lda_n                      (),                                                                                                                                      // (terminated),                                        
		.mem_ldb_n                      (),                                                                                                                                      // (terminated),                                        
		.mem_rwa_n                      (),                                                                                                                                      // (terminated),                                        
		.mem_rwb_n                      (),                                                                                                                                      // (terminated),                                        
		.mem_lbk0_n                     (),                                                                                                                                      // (terminated),                                        
		.mem_lbk1_n                     (),                                                                                                                                      // (terminated),                                        
		.mem_cfg_n                      (),                                                                                                                                      // (terminated),                                        
		.mem_ap                         (),                                                                                                                                      // (terminated),                                        
		.mem_ainv                       (),                                                                                                                                      // (terminated),                                        
		.mem_dm                         (),                                                                                                                                      // (terminated),                                        
		.mem_bws_n                      (),                                                                                                                                      // (terminated),                                        
		.mem_d                          (),                                                                                                                                      // (terminated),                                        
		.mem_dqa                        (),                                                                                                                                      // (terminated),                                        
		.mem_dqb                        (),                                                                                                                                      // (terminated),                                        
		.mem_dinva                      (),                                                                                                                                      // (terminated),                                        
		.mem_dinvb                      (),                                                                                                                                      // (terminated),                                        
		.mem_q                          (1'b0),                                                                                                                                  // (terminated),                                        
		.mem_qk                         (1'b0),                                                                                                                                  // (terminated),                                        
		.mem_qk_n                       (1'b0),                                                                                                                                  // (terminated),                                        
		.mem_qka                        (1'b0),                                                                                                                                  // (terminated),                                        
		.mem_qka_n                      (1'b0),                                                                                                                                  // (terminated),                                        
		.mem_qkb                        (1'b0),                                                                                                                                  // (terminated),                                        
		.mem_qkb_n                      (1'b0),                                                                                                                                  // (terminated),                                        
		.mem_cq                         (1'b0),                                                                                                                                  // (terminated),                                        
		.mem_cq_n                       (1'b0),                                                                                                                                  // (terminated),                                        
		.mem_pe_n                       (1'b0),                                                                                                                                  // (terminated),                                        
		.vid_cal_done_persist           (1'b0),                                                                                                                                  // (terminated),                                        
		.afi_reset_n                    (),                                                                                                                                      // (terminated),                                        
		.afi_clk                        (),                                                                                                                                      // (terminated),                                        
		.afi_half_clk                   (),                                                                                                                                      // (terminated),                                        
		.emif_usr_half_clk              (),                                                                                                                                      // (terminated),                                        
		.emif_usr_reset_n_sec           (),                                                                                                                                      // (terminated),                                        
		.emif_usr_clk_sec               (),                                                                                                                                      // (terminated),                                        
		.emif_usr_half_clk_sec          (),                                                                                                                                      // (terminated),                                        
		.cal_master_reset_n             (),                                                                                                                                      // (terminated),                                        
		.cal_master_clk                 (),                                                                                                                                      // (terminated),                                        
		.cal_slave_reset_n              (),                                                                                                                                      // (terminated),                                        
		.cal_slave_clk                  (),                                                                                                                                      // (terminated),                                        
		.cal_slave_reset_n_in           (1'b0),                                                                                                                                  // (terminated),                                        
		.cal_slave_clk_in               (1'b0),                                                                                                                                  // (terminated),                                        
		.cal_debug_reset_n              (1'b0),                                                                                                                                  // (terminated),                                        
		.cal_debug_clk                  (1'b0),                                                                                                                                  // (terminated),                                        
		.cal_debug_out_reset_n          (),                                                                                                                                      // (terminated),                                        
		.cal_debug_out_clk              (),                                                                                                                                      // (terminated),                                        
		.clks_sharing_master_out        (),                                                                                                                                      // (terminated),                                        
		.clks_sharing_slave_in          (32'b00000000000000000000000000000000),                                                                                                  // (terminated),                                        
		.afi_cal_success                (),                                                                                                                                      // (terminated),                                        
		.afi_cal_fail                   (),                                                                                                                                      // (terminated),                                        
		.afi_cal_req                    (1'b0),                                                                                                                                  // (terminated),                                        
		.afi_rlat                       (),                                                                                                                                      // (terminated),                                        
		.afi_wlat                       (),                                                                                                                                      // (terminated),                                        
		.afi_seq_busy                   (),                                                                                                                                      // (terminated),                                        
		.afi_ctl_refresh_done           (1'b0),                                                                                                                                  // (terminated),                                        
		.afi_ctl_long_idle              (1'b0),                                                                                                                                  // (terminated),                                        
		.afi_mps_req                    (1'b0),                                                                                                                                  // (terminated),                                        
		.afi_mps_ack                    (),                                                                                                                                      // (terminated),                                        
		.afi_addr                       (1'b0),                                                                                                                                  // (terminated),                                        
		.afi_ba                         (1'b0),                                                                                                                                  // (terminated),                                        
		.afi_bg                         (1'b0),                                                                                                                                  // (terminated),                                        
		.afi_c                          (1'b0),                                                                                                                                  // (terminated),                                        
		.afi_cke                        (1'b0),                                                                                                                                  // (terminated),                                        
		.afi_cs_n                       (1'b0),                                                                                                                                  // (terminated),                                        
		.afi_rm                         (1'b0),                                                                                                                                  // (terminated),                                        
		.afi_odt                        (1'b0),                                                                                                                                  // (terminated),                                        
		.afi_ras_n                      (1'b0),                                                                                                                                  // (terminated),                                        
		.afi_cas_n                      (1'b0),                                                                                                                                  // (terminated),                                        
		.afi_we_n                       (1'b0),                                                                                                                                  // (terminated),                                        
		.afi_rst_n                      (1'b0),                                                                                                                                  // (terminated),                                        
		.afi_act_n                      (1'b0),                                                                                                                                  // (terminated),                                        
		.afi_par                        (1'b0),                                                                                                                                  // (terminated),                                        
		.afi_ca                         (1'b0),                                                                                                                                  // (terminated),                                        
		.afi_ref_n                      (1'b0),                                                                                                                                  // (terminated),                                        
		.afi_wps_n                      (1'b0),                                                                                                                                  // (terminated),                                        
		.afi_rps_n                      (1'b0),                                                                                                                                  // (terminated),                                        
		.afi_doff_n                     (1'b0),                                                                                                                                  // (terminated),                                        
		.afi_ld_n                       (1'b0),                                                                                                                                  // (terminated),                                        
		.afi_rw_n                       (1'b0),                                                                                                                                  // (terminated),                                        
		.afi_lbk0_n                     (1'b0),                                                                                                                                  // (terminated),                                        
		.afi_lbk1_n                     (1'b0),                                                                                                                                  // (terminated),                                        
		.afi_cfg_n                      (1'b0),                                                                                                                                  // (terminated),                                        
		.afi_ap                         (1'b0),                                                                                                                                  // (terminated),                                        
		.afi_ainv                       (1'b0),                                                                                                                                  // (terminated),                                        
		.afi_dm                         (1'b0),                                                                                                                                  // (terminated),                                        
		.afi_dm_n                       (1'b0),                                                                                                                                  // (terminated),                                        
		.afi_bws_n                      (1'b0),                                                                                                                                  // (terminated),                                        
		.afi_rdata_dbi_n                (),                                                                                                                                      // (terminated),                                        
		.afi_wdata_dbi_n                (1'b0),                                                                                                                                  // (terminated),                                        
		.afi_rdata_dinv                 (),                                                                                                                                      // (terminated),                                        
		.afi_wdata_dinv                 (1'b0),                                                                                                                                  // (terminated),                                        
		.afi_dqs_burst                  (1'b0),                                                                                                                                  // (terminated),                                        
		.afi_wdata_valid                (1'b0),                                                                                                                                  // (terminated),                                        
		.afi_wdata                      (1'b0),                                                                                                                                  // (terminated),                                        
		.afi_rdata_en_full              (1'b0),                                                                                                                                  // (terminated),                                        
		.afi_rdata                      (),                                                                                                                                      // (terminated),                                        
		.afi_rdata_valid                (),                                                                                                                                      // (terminated),                                        
		.afi_rrank                      (1'b0),                                                                                                                                  // (terminated),                                        
		.afi_wrank                      (1'b0),                                                                                                                                  // (terminated),                                        
		.afi_alert_n                    (),                                                                                                                                      // (terminated),                                        
		.afi_pe_n                       (),                                                                                                                                      // (terminated),                                        
		.amm_ready_0                    (),                                                                                                                                      // (terminated),                                        
		.amm_read_0                     (1'b0),                                                                                                                                  // (terminated),                                        
		.amm_write_0                    (1'b0),                                                                                                                                  // (terminated),                                        
		.amm_address_0                  (1'b0),                                                                                                                                  // (terminated),                                        
		.amm_readdata_0                 (),                                                                                                                                      // (terminated),                                        
		.amm_writedata_0                (1'b0),                                                                                                                                  // (terminated),                                        
		.amm_burstcount_0               (1'b0),                                                                                                                                  // (terminated),                                        
		.amm_byteenable_0               (1'b0),                                                                                                                                  // (terminated),                                        
		.amm_beginbursttransfer_0       (1'b0),                                                                                                                                  // (terminated),                                        
		.amm_readdatavalid_0            (),                                                                                                                                      // (terminated),                                        
		.amm_ready_1                    (),                                                                                                                                      // (terminated),                                        
		.amm_read_1                     (1'b0),                                                                                                                                  // (terminated),                                        
		.amm_write_1                    (1'b0),                                                                                                                                  // (terminated),                                        
		.amm_address_1                  (1'b0),                                                                                                                                  // (terminated),                                        
		.amm_readdata_1                 (),                                                                                                                                      // (terminated),                                        
		.amm_writedata_1                (1'b0),                                                                                                                                  // (terminated),                                        
		.amm_burstcount_1               (1'b0),                                                                                                                                  // (terminated),                                        
		.amm_byteenable_1               (1'b0),                                                                                                                                  // (terminated),                                        
		.amm_beginbursttransfer_1       (1'b0),                                                                                                                                  // (terminated),                                        
		.amm_readdatavalid_1            (),                                                                                                                                      // (terminated),                                        
		.ctrl_user_priority_hi_0        (1'b0),                                                                                                                                  // (terminated),                                        
		.ctrl_user_priority_hi_1        (1'b0),                                                                                                                                  // (terminated),                                        
		.ctrl_auto_precharge_req_0      (1'b0),                                                                                                                                  // (terminated),                                        
		.ctrl_auto_precharge_req_1      (1'b0),                                                                                                                                  // (terminated),                                        
		.ctrl_user_refresh_req          (4'b0000),                                                                                                                               // (terminated),                                        
		.ctrl_user_refresh_bank         (16'b0000000000000000),                                                                                                                  // (terminated),                                        
		.ctrl_user_refresh_ack          (),                                                                                                                                      // (terminated),                                        
		.ctrl_self_refresh_req          (4'b0000),                                                                                                                               // (terminated),                                        
		.ctrl_self_refresh_ack          (),                                                                                                                                      // (terminated),                                        
		.ctrl_will_refresh              (),                                                                                                                                      // (terminated),                                        
		.ctrl_deep_power_down_req       (1'b0),                                                                                                                                  // (terminated),                                        
		.ctrl_deep_power_down_ack       (),                                                                                                                                      // (terminated),                                        
		.ctrl_power_down_ack            (),                                                                                                                                      // (terminated),                                        
		.ctrl_zq_cal_long_req           (1'b0),                                                                                                                                  // (terminated),                                        
		.ctrl_zq_cal_short_req          (1'b0),                                                                                                                                  // (terminated),                                        
		.ctrl_zq_cal_ack                (),                                                                                                                                      // (terminated),                                        
		.ctrl_ecc_write_info_0          (15'b000000000000000),                                                                                                                   // (terminated),                                        
		.ctrl_ecc_rdata_id_0            (),                                                                                                                                      // (terminated),                                        
		.ctrl_ecc_read_info_0           (),                                                                                                                                      // (terminated),                                        
		.ctrl_ecc_cmd_info_0            (),                                                                                                                                      // (terminated),                                        
		.ctrl_ecc_idle_0                (),                                                                                                                                      // (terminated),                                        
		.ctrl_ecc_wr_pointer_info_0     (),                                                                                                                                      // (terminated),                                        
		.ctrl_ecc_write_info_1          (15'b000000000000000),                                                                                                                   // (terminated),                                        
		.ctrl_ecc_rdata_id_1            (),                                                                                                                                      // (terminated),                                        
		.ctrl_ecc_read_info_1           (),                                                                                                                                      // (terminated),                                        
		.ctrl_ecc_cmd_info_1            (),                                                                                                                                      // (terminated),                                        
		.ctrl_ecc_idle_1                (),                                                                                                                                      // (terminated),                                        
		.ctrl_ecc_wr_pointer_info_1     (),                                                                                                                                      // (terminated),                                        
		.mmr_slave_waitrequest_0        (),                                                                                                                                      // (terminated),                                        
		.mmr_slave_read_0               (1'b0),                                                                                                                                  // (terminated),                                        
		.mmr_slave_write_0              (1'b0),                                                                                                                                  // (terminated),                                        
		.mmr_slave_address_0            (10'b0000000000),                                                                                                                        // (terminated),                                        
		.mmr_slave_readdata_0           (),                                                                                                                                      // (terminated),                                        
		.mmr_slave_writedata_0          (32'b00000000000000000000000000000000),                                                                                                  // (terminated),                                        
		.mmr_slave_burstcount_0         (2'b00),                                                                                                                                 // (terminated),                                        
		.mmr_slave_beginbursttransfer_0 (1'b0),                                                                                                                                  // (terminated),                                        
		.mmr_slave_readdatavalid_0      (),                                                                                                                                      // (terminated),                                        
		.mmr_slave_waitrequest_1        (),                                                                                                                                      // (terminated),                                        
		.mmr_slave_read_1               (1'b0),                                                                                                                                  // (terminated),                                        
		.mmr_slave_write_1              (1'b0),                                                                                                                                  // (terminated),                                        
		.mmr_slave_address_1            (10'b0000000000),                                                                                                                        // (terminated),                                        
		.mmr_slave_readdata_1           (),                                                                                                                                      // (terminated),                                        
		.mmr_slave_writedata_1          (32'b00000000000000000000000000000000),                                                                                                  // (terminated),                                        
		.mmr_slave_burstcount_1         (2'b00),                                                                                                                                 // (terminated),                                        
		.mmr_slave_beginbursttransfer_1 (1'b0),                                                                                                                                  // (terminated),                                        
		.mmr_slave_readdatavalid_1      (),                                                                                                                                      // (terminated),                                        
		.cal_debug_waitrequest          (),                                                                                                                                      // (terminated),                                        
		.cal_debug_read                 (1'b0),                                                                                                                                  // (terminated),                                        
		.cal_debug_write                (1'b0),                                                                                                                                  // (terminated),                                        
		.cal_debug_addr                 (24'b000000000000000000000000),                                                                                                          // (terminated),                                        
		.cal_debug_read_data            (),                                                                                                                                      // (terminated),                                        
		.cal_debug_write_data           (32'b00000000000000000000000000000000),                                                                                                  // (terminated),                                        
		.cal_debug_byteenable           (4'b0000),                                                                                                                               // (terminated),                                        
		.cal_debug_read_data_valid      (),                                                                                                                                      // (terminated),                                        
		.cal_debug_out_waitrequest      (1'b0),                                                                                                                                  // (terminated),                                        
		.cal_debug_out_read             (),                                                                                                                                      // (terminated),                                        
		.cal_debug_out_write            (),                                                                                                                                      // (terminated),                                        
		.cal_debug_out_addr             (),                                                                                                                                      // (terminated),                                        
		.cal_debug_out_read_data        (32'b00000000000000000000000000000000),                                                                                                  // (terminated),                                        
		.cal_debug_out_write_data       (),                                                                                                                                      // (terminated),                                        
		.cal_debug_out_byteenable       (),                                                                                                                                      // (terminated),                                        
		.cal_debug_out_read_data_valid  (1'b0),                                                                                                                                  // (terminated),                                        
		.cal_master_waitrequest         (1'b0),                                                                                                                                  // (terminated),                                        
		.cal_master_read                (),                                                                                                                                      // (terminated),                                        
		.cal_master_write               (),                                                                                                                                      // (terminated),                                        
		.cal_master_addr                (),                                                                                                                                      // (terminated),                                        
		.cal_master_read_data           (32'b00000000000000000000000000000000),                                                                                                  // (terminated),                                        
		.cal_master_write_data          (),                                                                                                                                      // (terminated),                                        
		.cal_master_byteenable          (),                                                                                                                                      // (terminated),                                        
		.cal_master_read_data_valid     (1'b0),                                                                                                                                  // (terminated),                                        
		.cal_master_burstcount          (),                                                                                                                                      // (terminated),                                        
		.cal_master_debugaccess         (),                                                                                                                                      // (terminated),                                        
		.ioaux_pio_in                   (8'b00000000),                                                                                                                           // (terminated),                                        
		.ioaux_pio_out                  (),                                                                                                                                      // (terminated),                                        
		.pa_dprio_clk                   (1'b0),                                                                                                                                  // (terminated),                                        
		.pa_dprio_read                  (1'b0),                                                                                                                                  // (terminated),                                        
		.pa_dprio_reg_addr              (9'b000000000),                                                                                                                          // (terminated),                                        
		.pa_dprio_rst_n                 (1'b0),                                                                                                                                  // (terminated),                                        
		.pa_dprio_write                 (1'b0),                                                                                                                                  // (terminated),                                        
		.pa_dprio_writedata             (8'b00000000),                                                                                                                           // (terminated),                                        
		.pa_dprio_block_select          (),                                                                                                                                      // (terminated),                                        
		.pa_dprio_readdata              (),                                                                                                                                      // (terminated),                                        
		.pll_phase_en                   (1'b0),                                                                                                                                  // (terminated),                                        
		.pll_up_dn                      (1'b0),                                                                                                                                  // (terminated),                                        
		.pll_cnt_sel                    (4'b0000),                                                                                                                               // (terminated),                                        
		.pll_num_phase_shifts           (3'b000),                                                                                                                                // (terminated),                                        
		.pll_phase_done                 (),                                                                                                                                      // (terminated),                                        
		.dft_core_clk_buf_out           (),                                                                                                                                      // (terminated),                                        
		.dft_core_clk_locked            (),                                                                                                                                      // (terminated),                                        
		.local_cal_success              (),                                                                                                                                      // (terminated),                                        
		.local_cal_fail                 (),                                                                                                                                      // (terminated),                                        
		.emif_usr_reset_n               (),                                                                                                                                      // (terminated),                                        
		.emif_usr_clk                   (),                                                                                                                                      // (terminated),                                        
		.ast_cmd_valid_0                (1'b0),                                                                                                                                  // (terminated),                                        
		.ast_cmd_ready_0                (),                                                                                                                                      // (terminated),                                        
		.ast_cmd_data_0                 (58'b0000000000000000000000000000000000000000000000000000000000),                                                                        // (terminated),                                        
		.ast_cmd_valid_1                (1'b0),                                                                                                                                  // (terminated),                                        
		.ast_cmd_ready_1                (),                                                                                                                                      // (terminated),                                        
		.ast_cmd_data_1                 (58'b0000000000000000000000000000000000000000000000000000000000),                                                                        // (terminated),                                        
		.ast_wr_valid_0                 (1'b0),                                                                                                                                  // (terminated),                                        
		.ast_wr_ready_0                 (),                                                                                                                                      // (terminated),                                        
		.ast_wr_data_0                  (128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), // (terminated),                                        
		.ast_wr_valid_1                 (1'b0),                                                                                                                                  // (terminated),                                        
		.ast_wr_ready_1                 (),                                                                                                                                      // (terminated),                                        
		.ast_wr_data_1                  (128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), // (terminated),                                        
		.ast_rd_valid_0                 (),                                                                                                                                      // (terminated),                                        
		.ast_rd_ready_0                 (1'b0),                                                                                                                                  // (terminated),                                        
		.ast_rd_data_0                  (),                                                                                                                                      // (terminated),                                        
		.ast_rd_valid_1                 (),                                                                                                                                      // (terminated),                                        
		.ast_rd_ready_1                 (1'b0),                                                                                                                                  // (terminated),                                        
		.ast_rd_data_1                  ()                                                                                                                                       // (terminated),                                        
	);

endmodule
