$comment
	File created using the following command:
		vcd file main.msim.vcd -direction
$end
$date
	Wed Nov 29 19:37:27 2023
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module main_vlg_vec_tst $end
$var reg 4 ! A [3:0] $end
$var reg 4 " B [3:0] $end
$var reg 3 # select [2:0] $end
$var wire 1 $ Q [3] $end
$var wire 1 % Q [2] $end
$var wire 1 & Q [1] $end
$var wire 1 ' Q [0] $end
$var wire 1 ( a $end
$var wire 1 ) b $end
$var wire 1 * c $end
$var wire 1 + d $end
$var wire 1 , e $end
$var wire 1 - f $end
$var wire 1 . g $end

$scope module i1 $end
$var wire 1 / gnd $end
$var wire 1 0 vcc $end
$var wire 1 1 unknown $end
$var tri1 1 2 devclrn $end
$var tri1 1 3 devpor $end
$var tri1 1 4 devoe $end
$var wire 1 5 Q[0]~output_o $end
$var wire 1 6 Q[1]~output_o $end
$var wire 1 7 Q[2]~output_o $end
$var wire 1 8 Q[3]~output_o $end
$var wire 1 9 a~output_o $end
$var wire 1 : b~output_o $end
$var wire 1 ; c~output_o $end
$var wire 1 < d~output_o $end
$var wire 1 = e~output_o $end
$var wire 1 > f~output_o $end
$var wire 1 ? g~output_o $end
$var wire 1 @ select[2]~input_o $end
$var wire 1 A A[0]~input_o $end
$var wire 1 B B[0]~input_o $end
$var wire 1 C select[0]~input_o $end
$var wire 1 D ula1|Add0~0_combout $end
$var wire 1 E ula1|Add0~2_cout $end
$var wire 1 F ula1|Add0~3_combout $end
$var wire 1 G select[1]~input_o $end
$var wire 1 H ula1|Mux0~3_combout $end
$var wire 1 I ula1|Mux0~4_combout $end
$var wire 1 J ula1|Mux0~2_combout $end
$var wire 1 K B[1]~input_o $end
$var wire 1 L ula1|Mult0|auto_generated|op_3~0_combout $end
$var wire 1 M ula1|Mux0~5_combout $end
$var wire 1 N B[3]~input_o $end
$var wire 1 O A[2]~input_o $end
$var wire 1 P ula1|Div0|auto_generated|divider|divider|StageOut[5]~0_combout $end
$var wire 1 Q B[2]~input_o $end
$var wire 1 R A[3]~input_o $end
$var wire 1 S ula1|Div0|auto_generated|divider|divider|StageOut[5]~1_combout $end
$var wire 1 T ula1|Div0|auto_generated|divider|divider|selnose[5]~0_combout $end
$var wire 1 U ula1|Div0|auto_generated|divider|divider|StageOut[4]~2_combout $end
$var wire 1 V A[1]~input_o $end
$var wire 1 W ula1|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~1 $end
$var wire 1 X ula1|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~3 $end
$var wire 1 Y ula1|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5 $end
$var wire 1 Z ula1|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout $end
$var wire 1 [ ula1|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~4_combout $end
$var wire 1 \ ula1|Div0|auto_generated|divider|divider|StageOut[10]~3_combout $end
$var wire 1 ] ula1|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~2_combout $end
$var wire 1 ^ ula1|Div0|auto_generated|divider|divider|StageOut[9]~4_combout $end
$var wire 1 _ ula1|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~0_combout $end
$var wire 1 ` ula1|Div0|auto_generated|divider|divider|StageOut[8]~5_combout $end
$var wire 1 a ula1|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~1_cout $end
$var wire 1 b ula1|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~3_cout $end
$var wire 1 c ula1|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~5_cout $end
$var wire 1 d ula1|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~7_cout $end
$var wire 1 e ula1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout $end
$var wire 1 f ula1|Mux0~8_combout $end
$var wire 1 g ula1|Mux4~0_combout $end
$var wire 1 h ula1|Mux4~0clkctrl_outclk $end
$var wire 1 i ula1|Mux1~4_combout $end
$var wire 1 j ula1|Add0~5_combout $end
$var wire 1 k ula1|Add0~4 $end
$var wire 1 l ula1|Add0~6_combout $end
$var wire 1 m ula1|Mux0~7_combout $end
$var wire 1 n ula1|Mux1~5_combout $end
$var wire 1 o ula1|Mult0|auto_generated|op_3~1 $end
$var wire 1 p ula1|Mult0|auto_generated|op_3~2_combout $end
$var wire 1 q ula1|Mux1~6_combout $end
$var wire 1 r ula1|Mux1~7_combout $end
$var wire 1 s ula1|Mux0~6_combout $end
$var wire 1 t ula1|Div0|auto_generated|divider|divider|selnose[5]~1_combout $end
$var wire 1 u ula1|Add0~8_combout $end
$var wire 1 v ula1|Add0~7 $end
$var wire 1 w ula1|Add0~9_combout $end
$var wire 1 x ula1|Mult0|auto_generated|cs1a[1]~0_combout $end
$var wire 1 y ula1|Mult0|auto_generated|op_1~0_combout $end
$var wire 1 z ula1|Mult0|auto_generated|op_3~3 $end
$var wire 1 { ula1|Mult0|auto_generated|op_3~4_combout $end
$var wire 1 | ula1|Mux2~0_combout $end
$var wire 1 } ula1|Mux2~1_combout $end
$var wire 1 ~ ula1|Mux2~2_combout $end
$var wire 1 !! ula1|Mux3~1_combout $end
$var wire 1 "! ula1|Mux3~2_combout $end
$var wire 1 #! ula1|Add0~11_combout $end
$var wire 1 $! ula1|Add0~10 $end
$var wire 1 %! ula1|Add0~12_combout $end
$var wire 1 &! ula1|Mult0|auto_generated|cs2a[1]~0_combout $end
$var wire 1 '! ula1|Mult0|auto_generated|op_1~1 $end
$var wire 1 (! ula1|Mult0|auto_generated|op_1~2_combout $end
$var wire 1 )! ula1|Mult0|auto_generated|op_3~5 $end
$var wire 1 *! ula1|Mult0|auto_generated|op_3~6_combout $end
$var wire 1 +! ula1|Mux3~3_combout $end
$var wire 1 ,! ula1|Mux3~0_combout $end
$var wire 1 -! ula1|Mux3~4_combout $end
$var wire 1 .! decoder|WideOr0~0_combout $end
$var wire 1 /! decoder|WideOr1~0_combout $end
$var wire 1 0! decoder|WideOr2~0_combout $end
$var wire 1 1! decoder|WideOr3~0_combout $end
$var wire 1 2! decoder|WideOr4~0_combout $end
$var wire 1 3! decoder|WideOr5~0_combout $end
$var wire 1 4! decoder|WideOr6~0_combout $end
$var wire 1 5! ula1|out [3] $end
$var wire 1 6! ula1|out [2] $end
$var wire 1 7! ula1|out [1] $end
$var wire 1 8! ula1|out [0] $end
$var wire 1 9! ula1|Mult0|auto_generated|le3a [5] $end
$var wire 1 :! ula1|Mult0|auto_generated|le3a [4] $end
$var wire 1 ;! ula1|Mult0|auto_generated|le3a [3] $end
$var wire 1 <! ula1|Mult0|auto_generated|le3a [2] $end
$var wire 1 =! ula1|Mult0|auto_generated|le3a [1] $end
$var wire 1 >! ula1|Mult0|auto_generated|le3a [0] $end
$var wire 1 ?! ula1|Mult0|auto_generated|le4a [5] $end
$var wire 1 @! ula1|Mult0|auto_generated|le4a [4] $end
$var wire 1 A! ula1|Mult0|auto_generated|le4a [3] $end
$var wire 1 B! ula1|Mult0|auto_generated|le4a [2] $end
$var wire 1 C! ula1|Mult0|auto_generated|le4a [1] $end
$var wire 1 D! ula1|Mult0|auto_generated|le4a [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b110 !
b10 "
b101 #
1'
1&
0%
0$
0(
0)
0*
0+
1,
1-
0.
0/
10
x1
12
13
14
15
16
07
08
09
0:
0;
0<
1=
1>
0?
1@
0A
0B
1C
1D
1E
0F
0G
0H
1I
1J
1K
0L
0M
0N
1O
0P
0Q
0R
0S
1T
1U
1V
1W
0X
1Y
0Z
0[
0\
0]
0^
1_
1`
1a
0b
1c
0d
0e
1f
0g
0h
0i
0j
0k
0l
1m
1n
1o
0p
0q
1r
1s
0t
1u
1v
1w
0x
0y
0z
1{
1|
1}
0~
0!!
1"!
1#!
0$!
0%!
1&!
0'!
0(!
0)!
1*!
1+!
1,!
0-!
0.!
0/!
00!
01!
12!
13!
14!
18!
17!
06!
05!
1>!
1=!
0<!
0;!
z:!
z9!
0D!
1C!
zB!
zA!
z@!
z?!
$end
#1000000
