<rss xmlns:atom="http://www.w3.org/2005/Atom" version="2.0">
    <channel>
        <title>SPI - Tag - Haifei&#39;s Home</title>
        <link>http://example.com/en/tags/spi/</link>
        <description>SPI - Tag - Haifei&#39;s Home</description>
        <generator>Hugo -- gohugo.io</generator><language>en</language><copyright>This work is licensed under a Creative Commons Attribution-NonCommercial 4.0 International License.</copyright><lastBuildDate>Sat, 01 Jul 2023 17:49:31 &#43;0800</lastBuildDate><atom:link href="http://example.com/en/tags/spi/" rel="self" type="application/rss+xml" /><item>
    <title>HW &amp; SW design of the AXI Quad SPI IP core</title>
    <link>http://example.com/en/spi/</link>
    <pubDate>Sat, 01 Jul 2023 17:49:31 &#43;0800</pubDate>
    <author>Author</author>
    <guid>http://example.com/en/spi/</guid>
    <description><![CDATA[<h3 id="1-basics">1 Basics</h3>
<p>SPI has three-wire mode and four-wire mode. The three-wire mode consists of three wires - <code>SS</code> (Slave Select), <code>SCK</code> (SPI Clock), and <code>MOSI</code> (Master-In-Slave-Out). The four wire mode has an extra line called <code>MISO</code> (Master-In-Slave-Out).</p>
<table>
  <thead>
      <tr>
          <th>Signals</th>
          <th>Full Name</th>
      </tr>
  </thead>
  <tbody>
      <tr>
          <td>SS</td>
          <td>Slave Select</td>
      </tr>
      <tr>
          <td>SCK</td>
          <td>SPI Clock</td>
      </tr>
      <tr>
          <td>MOSI</td>
          <td>Master-Out-Slave-In</td>
      </tr>
      <tr>
          <td>MISO</td>
          <td>Master-In-Slave-Out</td>
      </tr>
  </tbody>
</table>
<p>SPI clock has four modes: CPOL=0/1 and CPHA=0/1. CPOL stands for clock polarity &ndash; clock low or high when in idle. CPHA stands for clock phase &ndash; data valid at 0 degree or 180 degrees.</p>]]></description>
</item>
</channel>
</rss>
