Analysis & Synthesis report for testPattern
Mon Dec 02 14:43:51 2013
Quartus II 32-bit Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |testPattern|PS2_Controller:PS2|s_ps2_transceiver
 11. State Machine - |testPattern|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter
 12. State Machine - |testPattern|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver
 13. State Machine - |testPattern|Draw3by3:inst2|s
 14. User-Specified and Inferred Latches
 15. Registers Removed During Synthesis
 16. Removed Registers Triggering Further Register Optimizations
 17. General Register Statistics
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Source assignments for ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated
 20. Source assignments for StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated
 21. Source assignments for loseROM:inst12|altsyncram:altsyncram_component|altsyncram_to71:auto_generated
 22. Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated
 23. Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1
 24. Parameter Settings for User Entity Instance: Top-level Entity: |testPattern
 25. Parameter Settings for User Entity Instance: Draw3by3:inst2
 26. Parameter Settings for User Entity Instance: ROM:inst6|altsyncram:altsyncram_component
 27. Parameter Settings for User Entity Instance: StROM:inst9|altsyncram:altsyncram_component
 28. Parameter Settings for User Entity Instance: loseROM:inst12|altsyncram:altsyncram_component
 29. Parameter Settings for User Entity Instance: PS2_Controller:PS2
 30. Parameter Settings for User Entity Instance: PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out
 31. Parameter Settings for User Entity Instance: vga_adapter:VGA
 32. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_address_translator:user_input_translator
 33. Parameter Settings for User Entity Instance: vga_adapter:VGA|altsyncram:VideoMemory
 34. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component
 35. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller
 36. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator
 37. altsyncram Parameter Settings by Entity Instance
 38. altpll Parameter Settings by Entity Instance
 39. Port Connectivity Checks: "vga_adapter:VGA"
 40. Port Connectivity Checks: "PS2_Controller:PS2"
 41. Port Connectivity Checks: "Draw3by3:inst2"
 42. Port Connectivity Checks: "Green:inst1"
 43. Elapsed Time Per Partition
 44. Analysis & Synthesis Messages
 45. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                       ;
+------------------------------------+-----------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Dec 02 14:43:51 2013         ;
; Quartus II 32-bit Version          ; 11.1 Build 259 01/25/2012 SP 2 SJ Web Edition ;
; Revision Name                      ; testPattern                                   ;
; Top-level Entity Name              ; testPattern                                   ;
; Family                             ; Cyclone II                                    ;
; Total logic elements               ; 1,188                                         ;
;     Total combinational functions  ; 1,171                                         ;
;     Dedicated logic registers      ; 323                                           ;
; Total registers                    ; 323                                           ;
; Total pins                         ; 86                                            ;
; Total virtual pins                 ; 0                                             ;
; Total memory bits                  ; 352,512                                       ;
; Embedded Multiplier 9-bit elements ; 0                                             ;
; Total PLLs                         ; 1                                             ;
+------------------------------------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; testPattern        ; testPattern        ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                            ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------+
; testPattern.v                    ; yes             ; User Verilog HDL File                  ; C:/Users/user/Desktop/Project/testPattern/testPattern.v                 ;
; ROM.v                            ; yes             ; User Wizard-Generated File             ; C:/Users/user/Desktop/Project/testPattern/ROM.v                         ;
; StROM.v                          ; yes             ; User Wizard-Generated File             ; C:/Users/user/Desktop/Project/testPattern/StROM.v                       ;
; loseROM.v                        ; yes             ; User Wizard-Generated File             ; C:/Users/user/Desktop/Project/testPattern/loseROM.v                     ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf        ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; c:/altera/11.1sp2/quartus/libraries/megafunctions/stratix_ram_block.inc ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; c:/altera/11.1sp2/quartus/libraries/megafunctions/lpm_mux.inc           ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; c:/altera/11.1sp2/quartus/libraries/megafunctions/lpm_decode.inc        ;
; aglobal111.inc                   ; yes             ; Megafunction                           ; c:/altera/11.1sp2/quartus/libraries/megafunctions/aglobal111.inc        ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; c:/altera/11.1sp2/quartus/libraries/megafunctions/a_rdenreg.inc         ;
; altrom.inc                       ; yes             ; Megafunction                           ; c:/altera/11.1sp2/quartus/libraries/megafunctions/altrom.inc            ;
; altram.inc                       ; yes             ; Megafunction                           ; c:/altera/11.1sp2/quartus/libraries/megafunctions/altram.inc            ;
; altdpram.inc                     ; yes             ; Megafunction                           ; c:/altera/11.1sp2/quartus/libraries/megafunctions/altdpram.inc          ;
; db/altsyncram_fl71.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/user/Desktop/Project/testPattern/db/altsyncram_fl71.tdf        ;
; win.mif                          ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/user/Desktop/Project/testPattern/win.mif                       ;
; db/decode_9oa.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/Users/user/Desktop/Project/testPattern/db/decode_9oa.tdf             ;
; db/mux_kib.tdf                   ; yes             ; Auto-Generated Megafunction            ; C:/Users/user/Desktop/Project/testPattern/db/mux_kib.tdf                ;
; db/altsyncram_fs71.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/user/Desktop/Project/testPattern/db/altsyncram_fs71.tdf        ;
; start.mif                        ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/user/Desktop/Project/testPattern/start.mif                     ;
; db/altsyncram_to71.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/user/Desktop/Project/testPattern/db/altsyncram_to71.tdf        ;
; over.mif                         ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/user/Desktop/Project/testPattern/over.mif                      ;
; ps2_controller.v                 ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/user/Desktop/Project/testPattern/ps2_controller.v              ;
; altera_up_ps2_data_in.v          ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/user/Desktop/Project/testPattern/altera_up_ps2_data_in.v       ;
; altera_up_ps2_command_out.v      ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/user/Desktop/Project/testPattern/altera_up_ps2_command_out.v   ;
; vga_adapter.v                    ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/user/Desktop/Project/testPattern/vga_adapter.v                 ;
; vga_address_translator.v         ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/user/Desktop/Project/testPattern/vga_address_translator.v      ;
; db/altsyncram_ptd1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/user/Desktop/Project/testPattern/db/altsyncram_ptd1.tdf        ;
; db/altsyncram_pno1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/user/Desktop/Project/testPattern/db/altsyncram_pno1.tdf        ;
; db/decode_6oa.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/Users/user/Desktop/Project/testPattern/db/decode_6oa.tdf             ;
; db/mux_hib.tdf                   ; yes             ; Auto-Generated Megafunction            ; C:/Users/user/Desktop/Project/testPattern/db/mux_hib.tdf                ;
; vga_pll.v                        ; yes             ; Auto-Found Wizard-Generated File       ; C:/Users/user/Desktop/Project/testPattern/vga_pll.v                     ;
; altpll.tdf                       ; yes             ; Megafunction                           ; c:/altera/11.1sp2/quartus/libraries/megafunctions/altpll.tdf            ;
; stratix_pll.inc                  ; yes             ; Megafunction                           ; c:/altera/11.1sp2/quartus/libraries/megafunctions/stratix_pll.inc       ;
; stratixii_pll.inc                ; yes             ; Megafunction                           ; c:/altera/11.1sp2/quartus/libraries/megafunctions/stratixii_pll.inc     ;
; cycloneii_pll.inc                ; yes             ; Megafunction                           ; c:/altera/11.1sp2/quartus/libraries/megafunctions/cycloneii_pll.inc     ;
; vga_controller.v                 ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/user/Desktop/Project/testPattern/vga_controller.v              ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------+


+--------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary            ;
+---------------------------------------------+----------+
; Resource                                    ; Usage    ;
+---------------------------------------------+----------+
; Estimated Total logic elements              ; 1,188    ;
;                                             ;          ;
; Total combinational functions               ; 1171     ;
; Logic element usage by number of LUT inputs ;          ;
;     -- 4 input functions                    ; 442      ;
;     -- 3 input functions                    ; 297      ;
;     -- <=2 input functions                  ; 432      ;
;                                             ;          ;
; Logic elements by mode                      ;          ;
;     -- normal mode                          ; 794      ;
;     -- arithmetic mode                      ; 377      ;
;                                             ;          ;
; Total registers                             ; 323      ;
;     -- Dedicated logic registers            ; 323      ;
;     -- I/O registers                        ; 0        ;
;                                             ;          ;
; I/O pins                                    ; 86       ;
; Total memory bits                           ; 352512   ;
; Total PLLs                                  ; 1        ;
;     -- PLLs                                 ; 1        ;
;                                             ;          ;
; Maximum fan-out node                        ; CLOCK_50 ;
; Maximum fan-out                             ; 379      ;
; Total fan-out                               ; 5972     ;
; Average fan-out                             ; 3.58     ;
+---------------------------------------------+----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                     ;
+---------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                ; Library Name ;
+---------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |testPattern                                            ; 1171 (215)        ; 323 (3)      ; 352512      ; 0            ; 0       ; 0         ; 86   ; 0            ; |testPattern                                                                                                                       ;              ;
;    |Draw3by3:inst2|                                     ; 507 (507)         ; 185 (185)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testPattern|Draw3by3:inst2                                                                                                        ;              ;
;    |Green:inst1|                                        ; 99 (99)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testPattern|Green:inst1                                                                                                           ;              ;
;    |Lose:inst11|                                        ; 28 (28)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testPattern|Lose:inst11                                                                                                           ;              ;
;    |PS2_Controller:PS2|                                 ; 32 (7)            ; 30 (5)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testPattern|PS2_Controller:PS2                                                                                                    ;              ;
;       |Altera_UP_PS2_Data_In:PS2_Data_In|               ; 25 (25)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testPattern|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In                                                                  ;              ;
;    |ROM:inst6|                                          ; 20 (0)            ; 3 (0)        ; 98304       ; 0            ; 0       ; 0         ; 0    ; 0            ; |testPattern|ROM:inst6                                                                                                             ;              ;
;       |altsyncram:altsyncram_component|                 ; 20 (0)            ; 3 (0)        ; 98304       ; 0            ; 0       ; 0         ; 0    ; 0            ; |testPattern|ROM:inst6|altsyncram:altsyncram_component                                                                             ;              ;
;          |altsyncram_fl71:auto_generated|               ; 20 (0)            ; 3 (3)        ; 98304       ; 0            ; 0       ; 0         ; 0    ; 0            ; |testPattern|ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated                                              ;              ;
;             |decode_9oa:deep_decode|                    ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testPattern|ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|decode_9oa:deep_decode                       ;              ;
;             |mux_kib:mux2|                              ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testPattern|ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|mux_kib:mux2                                 ;              ;
;    |StROM:inst9|                                        ; 20 (0)            ; 3 (0)        ; 98304       ; 0            ; 0       ; 0         ; 0    ; 0            ; |testPattern|StROM:inst9                                                                                                           ;              ;
;       |altsyncram:altsyncram_component|                 ; 20 (0)            ; 3 (0)        ; 98304       ; 0            ; 0       ; 0         ; 0    ; 0            ; |testPattern|StROM:inst9|altsyncram:altsyncram_component                                                                           ;              ;
;          |altsyncram_fs71:auto_generated|               ; 20 (0)            ; 3 (3)        ; 98304       ; 0            ; 0       ; 0         ; 0    ; 0            ; |testPattern|StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated                                            ;              ;
;             |decode_9oa:deep_decode|                    ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testPattern|StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|decode_9oa:deep_decode                     ;              ;
;             |mux_kib:mux2|                              ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testPattern|StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|mux_kib:mux2                               ;              ;
;    |Start:inst8|                                        ; 33 (33)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testPattern|Start:inst8                                                                                                           ;              ;
;    |Won:inst5|                                          ; 28 (28)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testPattern|Won:inst5                                                                                                             ;              ;
;    |assignKeys:inst3|                                   ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testPattern|assignKeys:inst3                                                                                                      ;              ;
;    |getAddress:inst10|                                  ; 18 (18)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testPattern|getAddress:inst10                                                                                                     ;              ;
;    |getAddress:inst4|                                   ; 18 (18)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testPattern|getAddress:inst4                                                                                                      ;              ;
;    |getAddress:inst7|                                   ; 18 (18)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testPattern|getAddress:inst7                                                                                                      ;              ;
;    |loseROM:inst12|                                     ; 20 (0)            ; 3 (0)        ; 98304       ; 0            ; 0       ; 0         ; 0    ; 0            ; |testPattern|loseROM:inst12                                                                                                        ;              ;
;       |altsyncram:altsyncram_component|                 ; 20 (0)            ; 3 (0)        ; 98304       ; 0            ; 0       ; 0         ; 0    ; 0            ; |testPattern|loseROM:inst12|altsyncram:altsyncram_component                                                                        ;              ;
;          |altsyncram_to71:auto_generated|               ; 20 (0)            ; 3 (3)        ; 98304       ; 0            ; 0       ; 0         ; 0    ; 0            ; |testPattern|loseROM:inst12|altsyncram:altsyncram_component|altsyncram_to71:auto_generated                                         ;              ;
;             |decode_9oa:deep_decode|                    ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testPattern|loseROM:inst12|altsyncram:altsyncram_component|altsyncram_to71:auto_generated|decode_9oa:deep_decode                  ;              ;
;             |mux_kib:mux2|                              ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testPattern|loseROM:inst12|altsyncram:altsyncram_component|altsyncram_to71:auto_generated|mux_kib:mux2                            ;              ;
;    |vga_adapter:VGA|                                    ; 104 (2)           ; 32 (0)       ; 57600       ; 0            ; 0       ; 0         ; 0    ; 0            ; |testPattern|vga_adapter:VGA                                                                                                       ;              ;
;       |altsyncram:VideoMemory|                          ; 24 (0)            ; 6 (0)        ; 57600       ; 0            ; 0       ; 0         ; 0    ; 0            ; |testPattern|vga_adapter:VGA|altsyncram:VideoMemory                                                                                ;              ;
;          |altsyncram_ptd1:auto_generated|               ; 24 (0)            ; 6 (0)        ; 57600       ; 0            ; 0       ; 0         ; 0    ; 0            ; |testPattern|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated                                                 ;              ;
;             |altsyncram_pno1:altsyncram1|               ; 24 (0)            ; 6 (6)        ; 57600       ; 0            ; 0       ; 0         ; 0    ; 0            ; |testPattern|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1                     ;              ;
;                |decode_6oa:decode4|                     ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testPattern|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|decode_6oa:decode4  ;              ;
;                |decode_6oa:decode_a|                    ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testPattern|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|decode_6oa:decode_a ;              ;
;                |decode_6oa:decode_b|                    ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testPattern|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|decode_6oa:decode_b ;              ;
;                |mux_hib:mux5|                           ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testPattern|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|mux_hib:mux5        ;              ;
;       |vga_address_translator:user_input_translator|    ; 18 (18)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testPattern|vga_adapter:VGA|vga_address_translator:user_input_translator                                                          ;              ;
;       |vga_controller:controller|                       ; 60 (42)           ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testPattern|vga_adapter:VGA|vga_controller:controller                                                                             ;              ;
;          |vga_address_translator:controller_translator| ; 18 (18)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testPattern|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator                                ;              ;
;       |vga_pll:mypll|                                   ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testPattern|vga_adapter:VGA|vga_pll:mypll                                                                                         ;              ;
;          |altpll:altpll_component|                      ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testPattern|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component                                                                 ;              ;
+---------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+-----------+
; Name                                                                                                         ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF       ;
+--------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+-----------+
; ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|ALTSYNCRAM                          ; AUTO ; ROM            ; 32768        ; 3            ; --           ; --           ; 98304 ; Win.mif   ;
; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ALTSYNCRAM                        ; AUTO ; ROM            ; 32768        ; 3            ; --           ; --           ; 98304 ; Start.mif ;
; loseROM:inst12|altsyncram:altsyncram_component|altsyncram_to71:auto_generated|ALTSYNCRAM                     ; AUTO ; ROM            ; 32768        ; 3            ; --           ; --           ; 98304 ; Over.mif  ;
; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; 19200        ; 3            ; 19200        ; 3            ; 57600 ; None      ;
+--------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                            ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------+-----------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                            ; IP Include File                                     ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------+-----------------------------------------------------+
; Altera ; ROM: 1-PORT  ; 11.1    ; N/A          ; N/A          ; |testPattern|ROM:inst6                     ; C:/Users/user/Desktop/Project/testPattern/ROM.v     ;
; Altera ; ROM: 1-PORT  ; 11.1    ; N/A          ; N/A          ; |testPattern|StROM:inst9                   ; C:/Users/user/Desktop/Project/testPattern/StROM.v   ;
; Altera ; ROM: 1-PORT  ; 11.1    ; N/A          ; N/A          ; |testPattern|loseROM:inst12                ; C:/Users/user/Desktop/Project/testPattern/loseROM.v ;
; Altera ; ALTPLL       ; N/A     ; N/A          ; N/A          ; |testPattern|vga_adapter:VGA|vga_pll:mypll ; C:/Users/user/Desktop/Project/testPattern/vga_pll.v ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------+-----------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |testPattern|PS2_Controller:PS2|s_ps2_transceiver                                                                                                                                                                                            ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+
; Name                                       ; s_ps2_transceiver.PS2_STATE_3_END_TRANSFER ; s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT ; s_ps2_transceiver.PS2_STATE_1_DATA_IN ; s_ps2_transceiver.PS2_STATE_0_IDLE ; s_ps2_transceiver.PS2_STATE_4_END_DELAYED ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+
; s_ps2_transceiver.PS2_STATE_0_IDLE         ; 0                                          ; 0                                         ; 0                                     ; 0                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_1_DATA_IN      ; 0                                          ; 0                                         ; 1                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT  ; 0                                          ; 1                                         ; 0                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_3_END_TRANSFER ; 1                                          ; 0                                         ; 0                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_4_END_DELAYED  ; 0                                          ; 0                                         ; 0                                     ; 1                                  ; 1                                         ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |testPattern|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter                                                                                                                                                                                                                                                                                                                                         ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+
; Name                                                 ; s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR ; s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT ; s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT ; s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT ; s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA ; s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK ; s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION ; s_ps2_transmitter.PS2_STATE_0_IDLE ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+
; s_ps2_transmitter.PS2_STATE_0_IDLE                   ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 0                                  ;
; s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 1                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK         ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 1                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA          ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 1                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT      ; 0                                                ; 0                                              ; 0                                             ; 1                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT        ; 0                                                ; 0                                              ; 1                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT       ; 0                                                ; 1                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR     ; 1                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |testPattern|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver                                                                                                                                       ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+
; Name                                     ; s_ps2_receiver.PS2_STATE_3_PARITY_IN ; s_ps2_receiver.PS2_STATE_2_DATA_IN ; s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA ; s_ps2_receiver.PS2_STATE_0_IDLE ; s_ps2_receiver.PS2_STATE_4_STOP_IN ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+
; s_ps2_receiver.PS2_STATE_0_IDLE          ; 0                                    ; 0                                  ; 0                                        ; 0                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA ; 0                                    ; 0                                  ; 1                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_2_DATA_IN       ; 0                                    ; 1                                  ; 0                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_3_PARITY_IN     ; 1                                    ; 0                                  ; 0                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_4_STOP_IN       ; 0                                    ; 0                                  ; 0                                        ; 1                               ; 1                                  ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------+
; State Machine - |testPattern|Draw3by3:inst2|s                                                                  ;
+---------------------------+----------------+---------------------------+----------------+-------+--------------+
; Name                      ; s.changeNumber ; s.EraseNModifyCoordinates ; s.DelayPattern ; s.000 ; s.reduceTime ;
+---------------------------+----------------+---------------------------+----------------+-------+--------------+
; s.000                     ; 0              ; 0                         ; 0              ; 0     ; 0            ;
; s.DelayPattern            ; 0              ; 0                         ; 1              ; 1     ; 0            ;
; s.EraseNModifyCoordinates ; 0              ; 1                         ; 0              ; 1     ; 0            ;
; s.changeNumber            ; 1              ; 0                         ; 0              ; 1     ; 0            ;
; s.reduceTime              ; 0              ; 0                         ; 0              ; 1     ; 1            ;
+---------------------------+----------------+---------------------------+----------------+-------+--------------+


+----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                ;
+-----------------------------------------------------+---------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal ; Free of Timing Hazards ;
+-----------------------------------------------------+---------------------+------------------------+
; nReg[0]                                             ; Start:inst8|Equal0  ; yes                    ;
; nReg[1]                                             ; Start:inst8|Equal0  ; yes                    ;
; nReg[2]                                             ; Start:inst8|Equal0  ; yes                    ;
; l                                                   ; Mux21               ; yes                    ;
; w                                                   ; Mux21               ; yes                    ;
; Y[0]                                                ; Mux27               ; yes                    ;
; Y[1]                                                ; Mux27               ; yes                    ;
; Y[2]                                                ; Mux27               ; yes                    ;
; controlTimer.111_964                                ; Start:inst8|Equal0  ; yes                    ;
; controlTimer.011_970                                ; Start:inst8|Equal0  ; yes                    ;
; controlTimer.001_976                                ; Start:inst8|Equal0  ; yes                    ;
; x_[7]                                               ; Mux24               ; yes                    ;
; x_[5]                                               ; Mux24               ; yes                    ;
; x_[6]                                               ; Mux24               ; yes                    ;
; y_[3]                                               ; Mux24               ; yes                    ;
; y_[4]                                               ; Mux24               ; yes                    ;
; y_[5]                                               ; Mux24               ; yes                    ;
; y_[6]                                               ; Mux24               ; yes                    ;
; y_[2]                                               ; Mux24               ; yes                    ;
; y_[1]                                               ; Mux24               ; yes                    ;
; y_[0]                                               ; Mux24               ; yes                    ;
; color_[2]                                           ; Mux24               ; yes                    ;
; x_[0]                                               ; Mux24               ; yes                    ;
; x_[1]                                               ; Mux24               ; yes                    ;
; x_[2]                                               ; Mux24               ; yes                    ;
; x_[3]                                               ; Mux24               ; yes                    ;
; x_[4]                                               ; Mux24               ; yes                    ;
; color_[1]                                           ; Mux24               ; yes                    ;
; color_[0]                                           ; Mux24               ; yes                    ;
; lev[2]                                              ; Mux29               ; yes                    ;
; level.011_1271                                      ; Mux29               ; yes                    ;
; level.001_1284                                      ; Mux29               ; yes                    ;
; timerSpeedReg[6]                                    ; timerSpeedReg[9]    ; yes                    ;
; timerSpeedReg[7]                                    ; timerSpeedReg[9]    ; yes                    ;
; timerSpeedReg[9]                                    ; timerSpeedReg[9]    ; yes                    ;
; timerSpeedReg[10]                                   ; timerSpeedReg[9]    ; yes                    ;
; timerSpeedReg[11]                                   ; timerSpeedReg[9]    ; yes                    ;
; timerSpeedReg[13]                                   ; timerSpeedReg[9]    ; yes                    ;
; timerSpeedReg[14]                                   ; timerSpeedReg[9]    ; yes                    ;
; timerSpeedReg[15]                                   ; timerSpeedReg[9]    ; yes                    ;
; timerSpeedReg[16]                                   ; timerSpeedReg[9]    ; yes                    ;
; timerSpeedReg[17]                                   ; timerSpeedReg[9]    ; yes                    ;
; timerSpeedReg[18]                                   ; timerSpeedReg[9]    ; yes                    ;
; timerSpeedReg[21]                                   ; timerSpeedReg[9]    ; yes                    ;
; timerSpeedReg[22]                                   ; timerSpeedReg[9]    ; yes                    ;
; timerSpeedReg[23]                                   ; timerSpeedReg[9]    ; yes                    ;
; timerSpeedReg[24]                                   ; timerSpeedReg[9]    ; yes                    ;
; timerSpeedReg[25]                                   ; timerSpeedReg[9]    ; yes                    ;
; Number of user-specified and inferred latches = 48  ;                     ;                        ;
+-----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+
; Register name                                                                                                     ; Reason for Removal                                                                      ;
+-------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+
; Draw3by3:inst2|yTime[0,1]                                                                                         ; Stuck at VCC due to stuck port data_in                                                  ;
; Draw3by3:inst2|yTime[2]                                                                                           ; Stuck at GND due to stuck port data_in                                                  ;
; Draw3by3:inst2|yTime[3]                                                                                           ; Stuck at VCC due to stuck port data_in                                                  ;
; Draw3by3:inst2|yTime[4..6]                                                                                        ; Stuck at GND due to stuck port data_in                                                  ;
; PS2_Controller:PS2|idle_counter[0..7]                                                                             ; Lost fanout                                                                             ;
; Draw3by3:inst2|colorCursor[0]                                                                                     ; Stuck at GND due to stuck port data_in                                                  ;
; Green:inst1|color1[0]                                                                                             ; Stuck at GND due to stuck port data_in                                                  ;
; PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[7]                                       ; Merged with PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[0] ;
; PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[2..6]                                    ; Merged with PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[1] ;
; PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[1]                                       ; Merged with PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[0] ;
; Draw3by3:inst2|cursorSpeed[17]                                                                                    ; Merged with Draw3by3:inst2|cursorSpeed[16]                                              ;
; Draw3by3:inst2|cursorSpeed[4,7,14]                                                                                ; Merged with Draw3by3:inst2|cursorSpeed[12]                                              ;
; Draw3by3:inst2|cursorSpeed[5,8]                                                                                   ; Merged with Draw3by3:inst2|cursorSpeed[13]                                              ;
; Draw3by3:inst2|cursorSpeed[1..3,6,9..11,20..27]                                                                   ; Merged with Draw3by3:inst2|cursorSpeed[0]                                               ;
; PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[0]                                       ; Stuck at GND due to stuck port data_in                                                  ;
; Draw3by3:inst2|cursorSpeed[0]                                                                                     ; Stuck at GND due to stuck port data_in                                                  ;
; Draw3by3:inst2|yC1[0]                                                                                             ; Merged with Draw3by3:inst2|yC2[0]                                                       ;
; Draw3by3:inst2|xC1[0]                                                                                             ; Merged with Draw3by3:inst2|xC2[0]                                                       ;
; Draw3by3:inst2|color[2]                                                                                           ; Stuck at GND due to stuck port data_in                                                  ;
; Draw3by3:inst2|cursorSpeed[16]                                                                                    ; Stuck at VCC due to stuck port data_in                                                  ;
; Draw3by3:inst2|cursorSpeed[15]                                                                                    ; Merged with Draw3by3:inst2|cursorSpeed[19]                                              ;
; Draw3by3:inst2|cursorSpeed[12]                                                                                    ; Merged with Draw3by3:inst2|cursorSpeed[18]                                              ;
; PS2_Controller:PS2|s_ps2_transceiver~2                                                                            ; Lost fanout                                                                             ;
; PS2_Controller:PS2|s_ps2_transceiver~3                                                                            ; Lost fanout                                                                             ;
; PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter~2                                  ; Lost fanout                                                                             ;
; PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter~3                                  ; Lost fanout                                                                             ;
; PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter~4                                  ; Lost fanout                                                                             ;
; PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver~2                                             ; Lost fanout                                                                             ;
; PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver~3                                             ; Lost fanout                                                                             ;
; Draw3by3:inst2|s~6                                                                                                ; Lost fanout                                                                             ;
; Draw3by3:inst2|s~7                                                                                                ; Lost fanout                                                                             ;
; PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION ; Stuck at GND due to stuck port data_in                                                  ;
; PS2_Controller:PS2|s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT                                                      ; Stuck at GND due to stuck port data_in                                                  ;
; PS2_Controller:PS2|s_ps2_transceiver.PS2_STATE_4_END_DELAYED                                                      ; Stuck at GND due to stuck port data_in                                                  ;
; PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[1..13]                      ; Stuck at GND due to stuck port data_in                                                  ;
; PS2_Controller:PS2|s_ps2_transceiver.PS2_STATE_3_END_TRANSFER                                                     ; Stuck at GND due to stuck port data_in                                                  ;
; PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA                     ; Stuck at GND due to stuck port data_in                                                  ;
; PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK         ; Stuck at GND due to stuck port data_in                                                  ;
; PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[1..20]                               ; Stuck at GND due to stuck port data_in                                                  ;
; PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA          ; Stuck at GND due to stuck port data_in                                                  ;
; PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|cur_bit[0..3]                                        ; Stuck at GND due to stuck port data_in                                                  ;
; PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT      ; Stuck at GND due to stuck port data_in                                                  ;
; PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT        ; Stuck at GND due to stuck port data_in                                                  ;
; PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[1..17]                              ; Stuck at GND due to stuck port data_in                                                  ;
; PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT       ; Stuck at GND due to stuck port data_in                                                  ;
; PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR     ; Stuck at GND due to stuck port data_in                                                  ;
; PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_was_sent                                     ; Stuck at GND due to stuck port data_in                                                  ;
; PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|error_communication_timed_out                        ; Stuck at GND due to stuck port data_in                                                  ;
; Draw3by3:inst2|finished                                                                                           ; Stuck at GND due to stuck port data_in                                                  ;
; Total Number of Removed Registers = 130                                                                           ;                                                                                         ;
+-------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                   ;
+-------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                     ; Reason for Removal        ; Registers Removed due to This Register                                                                        ;
+-------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------+
; PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION ; Stuck at GND              ; PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR ;
;                                                                                                                   ; due to stuck port data_in ;                                                                                                               ;
+-------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 323   ;
; Number of registers using Synchronous Clear  ; 94    ;
; Number of registers using Synchronous Load   ; 16    ;
; Number of registers using Asynchronous Clear ; 20    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 220   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+-------------------------------------------------------------------------------------------------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered                                                                                            ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+-------------------------------------------------------------------------------------------------------+----------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; |testPattern|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|received_data[1]                    ;                            ;
; 3:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; |testPattern|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[10]        ;                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; |testPattern|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|data_shift_reg[2]                   ;                            ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; |testPattern|Draw3by3:inst2|cursorSpeed[13]                                                           ;                            ;
; 4:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; |testPattern|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[5] ;                            ;
; 4:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; |testPattern|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[14]         ;                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |testPattern|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|cur_bit[2]                  ;                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |testPattern|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|data_count[1]                       ;                            ;
; 6:1                ; 15 bits   ; 60 LEs        ; 15 LEs               ; 45 LEs                 ; |testPattern|Draw3by3:inst2|xCursor[0]                                                                ;                            ;
; 6:1                ; 26 bits   ; 104 LEs       ; 26 LEs               ; 78 LEs                 ; |testPattern|Draw3by3:inst2|cycle_count[23]                                                           ;                            ;
; 5:1                ; 7 bits    ; 21 LEs        ; 7 LEs                ; 14 LEs                 ; |testPattern|Green:inst1|y1[6]                                                                        ;                            ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; |testPattern|Draw3by3:inst2|color[2]                                                                  ;                            ;
; 8:1                ; 8 bits    ; 40 LEs        ; 8 LEs                ; 32 LEs                 ; |testPattern|Draw3by3:inst2|xTime[1]                                                                  ;                            ;
; 9:1                ; 3 bits    ; 18 LEs        ; 3 LEs                ; 15 LEs                 ; |testPattern|Draw3by3:inst2|number[0]                                                                 ;                            ;
; 9:1                ; 26 bits   ; 156 LEs       ; 26 LEs               ; 130 LEs                ; |testPattern|Draw3by3:inst2|delay[15]                                                                 ;                            ;
; 9:1                ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; |testPattern|Draw3by3:inst2|enCursor[0]                                                               ;                            ;
; 9:1                ; 3 bits    ; 18 LEs        ; 3 LEs                ; 15 LEs                 ; |testPattern|Draw3by3:inst2|countX[2]                                                                 ;                            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; |testPattern|Draw3by3:inst2|xCursorDraw[7]                                                            ;                            ;
; 10:1               ; 3 bits    ; 18 LEs        ; 3 LEs                ; 15 LEs                 ; |testPattern|Draw3by3:inst2|countY[2]                                                                 ;                            ;
; 12:1               ; 7 bits    ; 56 LEs        ; 14 LEs               ; 42 LEs                 ; |testPattern|Draw3by3:inst2|yCursorDraw[0]                                                            ;                            ;
; 20:1               ; 3 bits    ; 39 LEs        ; 9 LEs                ; 30 LEs                 ; |testPattern|Draw3by3:inst2|ct[1]                                                                     ;                            ;
; 36:1               ; 6 bits    ; 144 LEs       ; 30 LEs               ; 114 LEs                ; |testPattern|Draw3by3:inst2|xC[3]                                                                     ;                            ;
; 34:1               ; 6 bits    ; 132 LEs       ; 30 LEs               ; 102 LEs                ; |testPattern|Draw3by3:inst2|yC[4]                                                                     ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; |testPattern|Mux28                                                                                    ;                            ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; |testPattern|Mux10                                                                                    ;                            ;
; 7:1                ; 13 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; |testPattern|Mux12                                                                                    ;                            ;
; 10:1               ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; |testPattern|Mux16                                                                                    ;                            ;
; 12:1               ; 4 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; |testPattern|Draw3by3:inst2|s                                                                         ;                            ;
+--------------------+-----------+---------------+----------------------+------------------------+-------------------------------------------------------------------------------------------------------+----------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------+
; Assignment                      ; Value              ; From ; To                                ;
+---------------------------------+--------------------+------+-----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                 ;
+---------------------------------+--------------------+------+-----------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for loseROM:inst12|altsyncram:altsyncram_component|altsyncram_to71:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------+
; Assignment                      ; Value              ; From ; To                                     ;
+---------------------------------+--------------------+------+----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                      ;
+---------------------------------+--------------------+------+----------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------+
; Assignment                      ; Value              ; From ; To                             ;
+---------------------------------+--------------------+------+--------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                              ;
+---------------------------------+--------------------+------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1 ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |testPattern ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; Resetn         ; 000   ; Unsigned Binary                                    ;
; Draw           ; 001   ; Unsigned Binary                                    ;
; Compare        ; 010   ; Unsigned Binary                                    ;
; Won            ; 011   ; Unsigned Binary                                    ;
; Green          ; 100   ; Unsigned Binary                                    ;
; Lose           ; 101   ; Unsigned Binary                                    ;
; Level          ; 110   ; Unsigned Binary                                    ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Draw3by3:inst2 ;
+-------------------------+-------+---------------------------+
; Parameter Name          ; Value ; Type                      ;
+-------------------------+-------+---------------------------+
; Draw5by5                ; 000   ; Unsigned Binary           ;
; DelayPattern            ; 001   ; Unsigned Binary           ;
; EraseNModifyCoordinates ; 010   ; Unsigned Binary           ;
; changeNumber            ; 011   ; Unsigned Binary           ;
; reduceTime              ; 100   ; Unsigned Binary           ;
+-------------------------+-------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ROM:inst6|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------+
; Parameter Name                     ; Value                ; Type                       ;
+------------------------------------+----------------------+----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                    ;
; OPERATION_MODE                     ; ROM                  ; Untyped                    ;
; WIDTH_A                            ; 3                    ; Signed Integer             ;
; WIDTHAD_A                          ; 15                   ; Signed Integer             ;
; NUMWORDS_A                         ; 32768                ; Signed Integer             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WIDTH_B                            ; 1                    ; Untyped                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; INIT_FILE                          ; Win.mif              ; Untyped                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                    ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                    ;
; CBXI_PARAMETER                     ; altsyncram_fl71      ; Untyped                    ;
+------------------------------------+----------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StROM:inst9|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------+
; Parameter Name                     ; Value                ; Type                         ;
+------------------------------------+----------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                      ;
; OPERATION_MODE                     ; ROM                  ; Untyped                      ;
; WIDTH_A                            ; 3                    ; Signed Integer               ;
; WIDTHAD_A                          ; 15                   ; Signed Integer               ;
; NUMWORDS_A                         ; 32768                ; Signed Integer               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WIDTH_B                            ; 1                    ; Untyped                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; INIT_FILE                          ; Start.mif            ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_fs71      ; Untyped                      ;
+------------------------------------+----------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: loseROM:inst12|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------+
; Parameter Name                     ; Value                ; Type                            ;
+------------------------------------+----------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                         ;
; OPERATION_MODE                     ; ROM                  ; Untyped                         ;
; WIDTH_A                            ; 3                    ; Signed Integer                  ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                  ;
; NUMWORDS_A                         ; 32768                ; Signed Integer                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WIDTH_B                            ; 1                    ; Untyped                         ;
; WIDTHAD_B                          ; 1                    ; Untyped                         ;
; NUMWORDS_B                         ; 1                    ; Untyped                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; INIT_FILE                          ; Over.mif             ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                         ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_to71      ; Untyped                         ;
+------------------------------------+----------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PS2_Controller:PS2 ;
+------------------+-------+--------------------------------------+
; Parameter Name   ; Value ; Type                                 ;
+------------------+-------+--------------------------------------+
; INITIALIZE_MOUSE ; 0     ; Signed Integer                       ;
+------------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out ;
+------------------------------------+----------------------+-----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                          ;
+------------------------------------+----------------------+-----------------------------------------------+
; CLOCK_CYCLES_FOR_101US             ; 5050                 ; Signed Integer                                ;
; NUMBER_OF_BITS_FOR_101US           ; 13                   ; Signed Integer                                ;
; COUNTER_INCREMENT_FOR_101US        ; 0000000000001        ; Unsigned Binary                               ;
; CLOCK_CYCLES_FOR_15MS              ; 750000               ; Signed Integer                                ;
; NUMBER_OF_BITS_FOR_15MS            ; 20                   ; Signed Integer                                ;
; COUNTER_INCREMENT_FOR_15MS         ; 00000000000000000001 ; Unsigned Binary                               ;
; CLOCK_CYCLES_FOR_2MS               ; 100000               ; Signed Integer                                ;
; NUMBER_OF_BITS_FOR_2MS             ; 17                   ; Signed Integer                                ;
; COUNTER_INCREMENT_FOR_2MS          ; 00000000000000001    ; Unsigned Binary                               ;
; PS2_STATE_0_IDLE                   ; 000                  ; Unsigned Binary                               ;
; PS2_STATE_1_INITIATE_COMMUNICATION ; 001                  ; Unsigned Binary                               ;
; PS2_STATE_2_WAIT_FOR_CLOCK         ; 010                  ; Unsigned Binary                               ;
; PS2_STATE_3_TRANSMIT_DATA          ; 011                  ; Unsigned Binary                               ;
; PS2_STATE_4_TRANSMIT_STOP_BIT      ; 100                  ; Unsigned Binary                               ;
; PS2_STATE_5_RECEIVE_ACK_BIT        ; 101                  ; Unsigned Binary                               ;
; PS2_STATE_6_COMMAND_WAS_SENT       ; 110                  ; Unsigned Binary                               ;
; PS2_STATE_7_TRANSMISSION_ERROR     ; 111                  ; Unsigned Binary                               ;
+------------------------------------+----------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA ;
+-------------------------+---------+--------------------------+
; Parameter Name          ; Value   ; Type                     ;
+-------------------------+---------+--------------------------+
; BITS_PER_COLOUR_CHANNEL ; 1       ; Signed Integer           ;
; MONOCHROME              ; FALSE   ; String                   ;
; RESOLUTION              ; 160x120 ; String                   ;
; BACKGROUND_IMAGE        ;         ; String                   ;
+-------------------------+---------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_address_translator:user_input_translator ;
+----------------+---------+--------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                           ;
+----------------+---------+--------------------------------------------------------------------------------+
; RESOLUTION     ; 160x120 ; String                                                                         ;
+----------------+---------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|altsyncram:VideoMemory ;
+------------------------------------+----------------------+-------------------------+
; Parameter Name                     ; Value                ; Type                    ;
+------------------------------------+----------------------+-------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                 ;
; WIDTH_A                            ; 3                    ; Signed Integer          ;
; WIDTHAD_A                          ; 15                   ; Signed Integer          ;
; NUMWORDS_A                         ; 19200                ; Signed Integer          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WIDTH_B                            ; 3                    ; Signed Integer          ;
; WIDTHAD_B                          ; 15                   ; Signed Integer          ;
; NUMWORDS_B                         ; 19200                ; Signed Integer          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                 ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; INIT_FILE                          ;                      ; Untyped                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                 ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                 ;
; CBXI_PARAMETER                     ; altsyncram_ptd1      ; Untyped                 ;
+------------------------------------+----------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component ;
+-------------------------------+-------------------+------------------------------------------------+
; Parameter Name                ; Value             ; Type                                           ;
+-------------------------------+-------------------+------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                        ;
; PLL_TYPE                      ; FAST              ; Untyped                                        ;
; LPM_HINT                      ; UNUSED            ; Untyped                                        ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                        ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                        ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                        ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                        ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                                 ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                        ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                        ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                        ;
; LOCK_HIGH                     ; 1                 ; Untyped                                        ;
; LOCK_LOW                      ; 1                 ; Untyped                                        ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                        ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                        ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                        ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                        ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                        ;
; SKIP_VCO                      ; OFF               ; Untyped                                        ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                        ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                        ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                        ;
; BANDWIDTH                     ; 0                 ; Untyped                                        ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                        ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                        ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                        ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                        ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                        ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                                 ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK0_DIVIDE_BY                ; 2                 ; Signed Integer                                 ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                 ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                        ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                        ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                        ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                        ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                        ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                        ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                        ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                        ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                        ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                        ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                        ;
; VCO_MIN                       ; 0                 ; Untyped                                        ;
; VCO_MAX                       ; 0                 ; Untyped                                        ;
; VCO_CENTER                    ; 0                 ; Untyped                                        ;
; PFD_MIN                       ; 0                 ; Untyped                                        ;
; PFD_MAX                       ; 0                 ; Untyped                                        ;
; M_INITIAL                     ; 0                 ; Untyped                                        ;
; M                             ; 0                 ; Untyped                                        ;
; N                             ; 1                 ; Untyped                                        ;
; M2                            ; 1                 ; Untyped                                        ;
; N2                            ; 1                 ; Untyped                                        ;
; SS                            ; 1                 ; Untyped                                        ;
; C0_HIGH                       ; 0                 ; Untyped                                        ;
; C1_HIGH                       ; 0                 ; Untyped                                        ;
; C2_HIGH                       ; 0                 ; Untyped                                        ;
; C3_HIGH                       ; 0                 ; Untyped                                        ;
; C4_HIGH                       ; 0                 ; Untyped                                        ;
; C5_HIGH                       ; 0                 ; Untyped                                        ;
; C6_HIGH                       ; 0                 ; Untyped                                        ;
; C7_HIGH                       ; 0                 ; Untyped                                        ;
; C8_HIGH                       ; 0                 ; Untyped                                        ;
; C9_HIGH                       ; 0                 ; Untyped                                        ;
; C0_LOW                        ; 0                 ; Untyped                                        ;
; C1_LOW                        ; 0                 ; Untyped                                        ;
; C2_LOW                        ; 0                 ; Untyped                                        ;
; C3_LOW                        ; 0                 ; Untyped                                        ;
; C4_LOW                        ; 0                 ; Untyped                                        ;
; C5_LOW                        ; 0                 ; Untyped                                        ;
; C6_LOW                        ; 0                 ; Untyped                                        ;
; C7_LOW                        ; 0                 ; Untyped                                        ;
; C8_LOW                        ; 0                 ; Untyped                                        ;
; C9_LOW                        ; 0                 ; Untyped                                        ;
; C0_INITIAL                    ; 0                 ; Untyped                                        ;
; C1_INITIAL                    ; 0                 ; Untyped                                        ;
; C2_INITIAL                    ; 0                 ; Untyped                                        ;
; C3_INITIAL                    ; 0                 ; Untyped                                        ;
; C4_INITIAL                    ; 0                 ; Untyped                                        ;
; C5_INITIAL                    ; 0                 ; Untyped                                        ;
; C6_INITIAL                    ; 0                 ; Untyped                                        ;
; C7_INITIAL                    ; 0                 ; Untyped                                        ;
; C8_INITIAL                    ; 0                 ; Untyped                                        ;
; C9_INITIAL                    ; 0                 ; Untyped                                        ;
; C0_MODE                       ; BYPASS            ; Untyped                                        ;
; C1_MODE                       ; BYPASS            ; Untyped                                        ;
; C2_MODE                       ; BYPASS            ; Untyped                                        ;
; C3_MODE                       ; BYPASS            ; Untyped                                        ;
; C4_MODE                       ; BYPASS            ; Untyped                                        ;
; C5_MODE                       ; BYPASS            ; Untyped                                        ;
; C6_MODE                       ; BYPASS            ; Untyped                                        ;
; C7_MODE                       ; BYPASS            ; Untyped                                        ;
; C8_MODE                       ; BYPASS            ; Untyped                                        ;
; C9_MODE                       ; BYPASS            ; Untyped                                        ;
; C0_PH                         ; 0                 ; Untyped                                        ;
; C1_PH                         ; 0                 ; Untyped                                        ;
; C2_PH                         ; 0                 ; Untyped                                        ;
; C3_PH                         ; 0                 ; Untyped                                        ;
; C4_PH                         ; 0                 ; Untyped                                        ;
; C5_PH                         ; 0                 ; Untyped                                        ;
; C6_PH                         ; 0                 ; Untyped                                        ;
; C7_PH                         ; 0                 ; Untyped                                        ;
; C8_PH                         ; 0                 ; Untyped                                        ;
; C9_PH                         ; 0                 ; Untyped                                        ;
; L0_HIGH                       ; 1                 ; Untyped                                        ;
; L1_HIGH                       ; 1                 ; Untyped                                        ;
; G0_HIGH                       ; 1                 ; Untyped                                        ;
; G1_HIGH                       ; 1                 ; Untyped                                        ;
; G2_HIGH                       ; 1                 ; Untyped                                        ;
; G3_HIGH                       ; 1                 ; Untyped                                        ;
; E0_HIGH                       ; 1                 ; Untyped                                        ;
; E1_HIGH                       ; 1                 ; Untyped                                        ;
; E2_HIGH                       ; 1                 ; Untyped                                        ;
; E3_HIGH                       ; 1                 ; Untyped                                        ;
; L0_LOW                        ; 1                 ; Untyped                                        ;
; L1_LOW                        ; 1                 ; Untyped                                        ;
; G0_LOW                        ; 1                 ; Untyped                                        ;
; G1_LOW                        ; 1                 ; Untyped                                        ;
; G2_LOW                        ; 1                 ; Untyped                                        ;
; G3_LOW                        ; 1                 ; Untyped                                        ;
; E0_LOW                        ; 1                 ; Untyped                                        ;
; E1_LOW                        ; 1                 ; Untyped                                        ;
; E2_LOW                        ; 1                 ; Untyped                                        ;
; E3_LOW                        ; 1                 ; Untyped                                        ;
; L0_INITIAL                    ; 1                 ; Untyped                                        ;
; L1_INITIAL                    ; 1                 ; Untyped                                        ;
; G0_INITIAL                    ; 1                 ; Untyped                                        ;
; G1_INITIAL                    ; 1                 ; Untyped                                        ;
; G2_INITIAL                    ; 1                 ; Untyped                                        ;
; G3_INITIAL                    ; 1                 ; Untyped                                        ;
; E0_INITIAL                    ; 1                 ; Untyped                                        ;
; E1_INITIAL                    ; 1                 ; Untyped                                        ;
; E2_INITIAL                    ; 1                 ; Untyped                                        ;
; E3_INITIAL                    ; 1                 ; Untyped                                        ;
; L0_MODE                       ; BYPASS            ; Untyped                                        ;
; L1_MODE                       ; BYPASS            ; Untyped                                        ;
; G0_MODE                       ; BYPASS            ; Untyped                                        ;
; G1_MODE                       ; BYPASS            ; Untyped                                        ;
; G2_MODE                       ; BYPASS            ; Untyped                                        ;
; G3_MODE                       ; BYPASS            ; Untyped                                        ;
; E0_MODE                       ; BYPASS            ; Untyped                                        ;
; E1_MODE                       ; BYPASS            ; Untyped                                        ;
; E2_MODE                       ; BYPASS            ; Untyped                                        ;
; E3_MODE                       ; BYPASS            ; Untyped                                        ;
; L0_PH                         ; 0                 ; Untyped                                        ;
; L1_PH                         ; 0                 ; Untyped                                        ;
; G0_PH                         ; 0                 ; Untyped                                        ;
; G1_PH                         ; 0                 ; Untyped                                        ;
; G2_PH                         ; 0                 ; Untyped                                        ;
; G3_PH                         ; 0                 ; Untyped                                        ;
; E0_PH                         ; 0                 ; Untyped                                        ;
; E1_PH                         ; 0                 ; Untyped                                        ;
; E2_PH                         ; 0                 ; Untyped                                        ;
; E3_PH                         ; 0                 ; Untyped                                        ;
; M_PH                          ; 0                 ; Untyped                                        ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; CLK0_COUNTER                  ; G0                ; Untyped                                        ;
; CLK1_COUNTER                  ; G0                ; Untyped                                        ;
; CLK2_COUNTER                  ; G0                ; Untyped                                        ;
; CLK3_COUNTER                  ; G0                ; Untyped                                        ;
; CLK4_COUNTER                  ; G0                ; Untyped                                        ;
; CLK5_COUNTER                  ; G0                ; Untyped                                        ;
; CLK6_COUNTER                  ; E0                ; Untyped                                        ;
; CLK7_COUNTER                  ; E1                ; Untyped                                        ;
; CLK8_COUNTER                  ; E2                ; Untyped                                        ;
; CLK9_COUNTER                  ; E3                ; Untyped                                        ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                        ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                        ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                        ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                        ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                        ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                        ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                        ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                        ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                        ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                        ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                        ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                        ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                        ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                        ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                        ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                        ;
; PORT_CLKENA0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA2                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA3                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA4                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA5                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK2                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK3                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKBAD0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKBAD1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK0                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK1                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK2                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK3                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK4                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK5                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_SCANDATA                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANDATAOUT              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANDONE                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ACTIVECLOCK              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKLOSS                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_INCLK1                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_INCLK0                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_FBIN                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PLLENA                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKSWITCH                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ARESET                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PFDENA                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANCLK                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANACLR                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANREAD                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANWRITE                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_LOCKED                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                        ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                        ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; CBXI_PARAMETER                ; NOTHING           ; Untyped                                        ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                        ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                        ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                        ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                        ;
; DEVICE_FAMILY                 ; Cyclone II        ; Untyped                                        ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                        ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                        ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                 ;
+-------------------------------+-------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller ;
+-------------------------+------------+-------------------------------------------------+
; Parameter Name          ; Value      ; Type                                            ;
+-------------------------+------------+-------------------------------------------------+
; BITS_PER_COLOUR_CHANNEL ; 1          ; Signed Integer                                  ;
; MONOCHROME              ; FALSE      ; String                                          ;
; RESOLUTION              ; 160x120    ; String                                          ;
; C_VERT_NUM_PIXELS       ; 0111100000 ; Unsigned Binary                                 ;
; C_VERT_SYNC_START       ; 0111101101 ; Unsigned Binary                                 ;
; C_VERT_SYNC_END         ; 0111101110 ; Unsigned Binary                                 ;
; C_VERT_TOTAL_COUNT      ; 1000001101 ; Unsigned Binary                                 ;
; C_HORZ_NUM_PIXELS       ; 1010000000 ; Unsigned Binary                                 ;
; C_HORZ_SYNC_START       ; 1010010011 ; Unsigned Binary                                 ;
; C_HORZ_SYNC_END         ; 1011110010 ; Unsigned Binary                                 ;
; C_HORZ_TOTAL_COUNT      ; 1100100000 ; Unsigned Binary                                 ;
+-------------------------+------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                                                     ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
; RESOLUTION     ; 160x120 ; String                                                                                                   ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                           ;
+-------------------------------------------+------------------------------------------------+
; Name                                      ; Value                                          ;
+-------------------------------------------+------------------------------------------------+
; Number of entity instances                ; 4                                              ;
; Entity Instance                           ; ROM:inst6|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; ROM                                            ;
;     -- WIDTH_A                            ; 3                                              ;
;     -- NUMWORDS_A                         ; 32768                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                   ;
;     -- WIDTH_B                            ; 1                                              ;
;     -- NUMWORDS_B                         ; 1                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                      ;
; Entity Instance                           ; StROM:inst9|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; ROM                                            ;
;     -- WIDTH_A                            ; 3                                              ;
;     -- NUMWORDS_A                         ; 32768                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                   ;
;     -- WIDTH_B                            ; 1                                              ;
;     -- NUMWORDS_B                         ; 1                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                      ;
; Entity Instance                           ; loseROM:inst12|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                            ;
;     -- WIDTH_A                            ; 3                                              ;
;     -- NUMWORDS_A                         ; 32768                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                   ;
;     -- WIDTH_B                            ; 1                                              ;
;     -- NUMWORDS_B                         ; 1                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                      ;
; Entity Instance                           ; vga_adapter:VGA|altsyncram:VideoMemory         ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                      ;
;     -- WIDTH_A                            ; 3                                              ;
;     -- NUMWORDS_A                         ; 19200                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                   ;
;     -- WIDTH_B                            ; 3                                              ;
;     -- NUMWORDS_B                         ; 19200                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                         ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                      ;
+-------------------------------------------+------------------------------------------------+


+---------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                          ;
+-------------------------------+-------------------------------------------------------+
; Name                          ; Value                                                 ;
+-------------------------------+-------------------------------------------------------+
; Number of entity instances    ; 1                                                     ;
; Entity Instance               ; vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                ;
;     -- PLL_TYPE               ; FAST                                                  ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                 ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                     ;
;     -- VCO_MULTIPLY_BY        ; 0                                                     ;
;     -- VCO_DIVIDE_BY          ; 0                                                     ;
+-------------------------------+-------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_adapter:VGA"                                                                                                                                                                      ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; plot     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; plot[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PS2_Controller:PS2"                                                                                                                                                   ;
+-------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                          ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; received_data_en              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; the_command                   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; send_command                  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; command_was_sent              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; error_communication_timed_out ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Draw3by3:inst2"                                                                                                                                                                     ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                               ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; countX             ; Output ; Warning  ; Output or bidir port (3 bits) is smaller than the port expression (8 bits) it drives.  The 5 most-significant bit(s) in the port expression will be connected to GND. ;
; countY             ; Output ; Warning  ; Output or bidir port (3 bits) is smaller than the port expression (7 bits) it drives.  The 4 most-significant bit(s) in the port expression will be connected to GND. ;
; drawn              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                   ;
; ct                 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                   ;
; won                ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                   ;
; xCursorDraw        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                   ;
; yCursorDraw        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                   ;
; timerSpeed[20..19] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                          ;
; timerSpeed[27..26] ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; timerSpeed[5..0]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; timerSpeed[12]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                          ;
; timerSpeed[8]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------+
; Port Connectivity Checks: "Green:inst1"    ;
+----------+-------+----------+--------------+
; Port     ; Type  ; Severity ; Details      ;
+----------+-------+----------+--------------+
; level[0] ; Input ; Info     ; Stuck at VCC ;
+----------+-------+----------+--------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:07     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition
    Info: Processing started: Mon Dec 02 14:43:36 2013
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off testPattern -c testPattern
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 8 design units, including 8 entities, in source file testpattern.v
    Info (12023): Found entity 1: testPattern
    Info (12023): Found entity 2: Green
    Info (12023): Found entity 3: Won
    Info (12023): Found entity 4: Start
    Info (12023): Found entity 5: Lose
    Info (12023): Found entity 6: getAddress
    Info (12023): Found entity 7: Draw3by3
    Info (12023): Found entity 8: assignKeys
Warning (12019): Can't analyze file -- file LFSR.v is missing
Info (12021): Found 3 design units, including 3 entities, in source file tlfsr.v
    Info (12023): Found entity 1: tLFSR
    Info (12023): Found entity 2: lfsr
    Info (12023): Found entity 3: assignLinearFeedback
Info (12021): Found 1 design units, including 1 entities, in source file rom.v
    Info (12023): Found entity 1: ROM
Info (12021): Found 1 design units, including 1 entities, in source file strom.v
    Info (12023): Found entity 1: StROM
Info (12021): Found 1 design units, including 1 entities, in source file loserom.v
    Info (12023): Found entity 1: loseROM
Info (12021): Found 1 design units, including 1 entities, in source file timerrom.v
    Info (12023): Found entity 1: timerROM
Warning (10236): Verilog HDL Implicit Net warning at testPattern.v(389): created implicit net for "drawn"
Info (12127): Elaborating entity "testPattern" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at testPattern.v(52): object "enable" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at testPattern.v(240): truncated value with size 32 to match size of target (3)
Warning (10240): Verilog HDL Always Construct warning at testPattern.v(214): inferring latch(es) for variable "level", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at testPattern.v(214): inferring latch(es) for variable "Y", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at testPattern.v(214): inferring latch(es) for variable "x_", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at testPattern.v(214): inferring latch(es) for variable "y_", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at testPattern.v(214): inferring latch(es) for variable "color_", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at testPattern.v(214): inferring latch(es) for variable "l", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at testPattern.v(214): inferring latch(es) for variable "w", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at testPattern.v(214): inferring latch(es) for variable "controlTimer", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at testPattern.v(214): inferring latch(es) for variable "nReg", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at testPattern.v(214): inferring latch(es) for variable "timerSpeedReg", which holds its previous value in one or more paths through the always construct
Warning (10034): Output port "LEDR[15..3]" at testPattern.v(21) has no driver
Warning (10034): Output port "LEDG[7..6]" at testPattern.v(22) has no driver
Info (10041): Inferred latch for "timerSpeedReg[0]" at testPattern.v(214)
Info (10041): Inferred latch for "timerSpeedReg[1]" at testPattern.v(214)
Info (10041): Inferred latch for "timerSpeedReg[2]" at testPattern.v(214)
Info (10041): Inferred latch for "timerSpeedReg[3]" at testPattern.v(214)
Info (10041): Inferred latch for "timerSpeedReg[4]" at testPattern.v(214)
Info (10041): Inferred latch for "timerSpeedReg[5]" at testPattern.v(214)
Info (10041): Inferred latch for "timerSpeedReg[6]" at testPattern.v(214)
Info (10041): Inferred latch for "timerSpeedReg[7]" at testPattern.v(214)
Info (10041): Inferred latch for "timerSpeedReg[8]" at testPattern.v(214)
Info (10041): Inferred latch for "timerSpeedReg[9]" at testPattern.v(214)
Info (10041): Inferred latch for "timerSpeedReg[10]" at testPattern.v(214)
Info (10041): Inferred latch for "timerSpeedReg[11]" at testPattern.v(214)
Info (10041): Inferred latch for "timerSpeedReg[12]" at testPattern.v(214)
Info (10041): Inferred latch for "timerSpeedReg[13]" at testPattern.v(214)
Info (10041): Inferred latch for "timerSpeedReg[14]" at testPattern.v(214)
Info (10041): Inferred latch for "timerSpeedReg[15]" at testPattern.v(214)
Info (10041): Inferred latch for "timerSpeedReg[16]" at testPattern.v(214)
Info (10041): Inferred latch for "timerSpeedReg[17]" at testPattern.v(214)
Info (10041): Inferred latch for "timerSpeedReg[18]" at testPattern.v(214)
Info (10041): Inferred latch for "timerSpeedReg[19]" at testPattern.v(214)
Info (10041): Inferred latch for "timerSpeedReg[20]" at testPattern.v(214)
Info (10041): Inferred latch for "timerSpeedReg[21]" at testPattern.v(214)
Info (10041): Inferred latch for "timerSpeedReg[22]" at testPattern.v(214)
Info (10041): Inferred latch for "timerSpeedReg[23]" at testPattern.v(214)
Info (10041): Inferred latch for "timerSpeedReg[24]" at testPattern.v(214)
Info (10041): Inferred latch for "timerSpeedReg[25]" at testPattern.v(214)
Info (10041): Inferred latch for "timerSpeedReg[26]" at testPattern.v(214)
Info (10041): Inferred latch for "timerSpeedReg[27]" at testPattern.v(214)
Info (10041): Inferred latch for "nReg[0]" at testPattern.v(214)
Info (10041): Inferred latch for "nReg[1]" at testPattern.v(214)
Info (10041): Inferred latch for "nReg[2]" at testPattern.v(214)
Info (10041): Inferred latch for "controlTimer.111" at testPattern.v(214)
Info (10041): Inferred latch for "controlTimer.011" at testPattern.v(214)
Info (10041): Inferred latch for "controlTimer.001" at testPattern.v(214)
Info (10041): Inferred latch for "w" at testPattern.v(214)
Info (10041): Inferred latch for "l" at testPattern.v(214)
Info (10041): Inferred latch for "color_[0]" at testPattern.v(214)
Info (10041): Inferred latch for "color_[1]" at testPattern.v(214)
Info (10041): Inferred latch for "color_[2]" at testPattern.v(214)
Info (10041): Inferred latch for "y_[0]" at testPattern.v(214)
Info (10041): Inferred latch for "y_[1]" at testPattern.v(214)
Info (10041): Inferred latch for "y_[2]" at testPattern.v(214)
Info (10041): Inferred latch for "y_[3]" at testPattern.v(214)
Info (10041): Inferred latch for "y_[4]" at testPattern.v(214)
Info (10041): Inferred latch for "y_[5]" at testPattern.v(214)
Info (10041): Inferred latch for "y_[6]" at testPattern.v(214)
Info (10041): Inferred latch for "x_[0]" at testPattern.v(214)
Info (10041): Inferred latch for "x_[1]" at testPattern.v(214)
Info (10041): Inferred latch for "x_[2]" at testPattern.v(214)
Info (10041): Inferred latch for "x_[3]" at testPattern.v(214)
Info (10041): Inferred latch for "x_[4]" at testPattern.v(214)
Info (10041): Inferred latch for "x_[5]" at testPattern.v(214)
Info (10041): Inferred latch for "x_[6]" at testPattern.v(214)
Info (10041): Inferred latch for "x_[7]" at testPattern.v(214)
Info (10041): Inferred latch for "Y[0]" at testPattern.v(214)
Info (10041): Inferred latch for "Y[1]" at testPattern.v(214)
Info (10041): Inferred latch for "Y[2]" at testPattern.v(214)
Info (10041): Inferred latch for "level.111" at testPattern.v(214)
Info (10041): Inferred latch for "level.011" at testPattern.v(214)
Info (10041): Inferred latch for "level.001" at testPattern.v(214)
Info (12128): Elaborating entity "Green" for hierarchy "Green:inst1"
Warning (10230): Verilog HDL assignment warning at testPattern.v(512): truncated value with size 32 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at testPattern.v(515): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at testPattern.v(528): truncated value with size 32 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at testPattern.v(531): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at testPattern.v(545): truncated value with size 32 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at testPattern.v(548): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at testPattern.v(565): truncated value with size 32 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at testPattern.v(569): truncated value with size 32 to match size of target (8)
Info (12128): Elaborating entity "Draw3by3" for hierarchy "Draw3by3:inst2"
Warning (10036): Verilog HDL or VHDL warning at testPattern.v(768): object "shot" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at testPattern.v(776): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at testPattern.v(777): truncated value with size 32 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at testPattern.v(778): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at testPattern.v(779): truncated value with size 32 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at testPattern.v(806): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at testPattern.v(807): truncated value with size 32 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at testPattern.v(808): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at testPattern.v(809): truncated value with size 32 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at testPattern.v(858): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at testPattern.v(861): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at testPattern.v(868): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at testPattern.v(900): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at testPattern.v(909): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at testPattern.v(918): truncated value with size 32 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at testPattern.v(927): truncated value with size 32 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at testPattern.v(959): truncated value with size 32 to match size of target (26)
Warning (10230): Verilog HDL assignment warning at testPattern.v(973): truncated value with size 32 to match size of target (26)
Warning (10230): Verilog HDL assignment warning at testPattern.v(997): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at testPattern.v(1000): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at testPattern.v(1006): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at testPattern.v(1040): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at testPattern.v(1044): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at testPattern.v(1057): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at testPattern.v(1058): truncated value with size 32 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at testPattern.v(1063): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at testPattern.v(1064): truncated value with size 32 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at testPattern.v(1069): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at testPattern.v(1070): truncated value with size 32 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at testPattern.v(1074): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at testPattern.v(1076): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at testPattern.v(1086): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at testPattern.v(1089): truncated value with size 32 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at testPattern.v(1092): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at testPattern.v(1096): truncated value with size 32 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at testPattern.v(1100): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at testPattern.v(1102): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at testPattern.v(1112): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at testPattern.v(1115): truncated value with size 32 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at testPattern.v(1118): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at testPattern.v(1122): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at testPattern.v(1123): truncated value with size 32 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at testPattern.v(1129): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at testPattern.v(1130): truncated value with size 32 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at testPattern.v(1134): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at testPattern.v(1136): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at testPattern.v(1146): truncated value with size 32 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at testPattern.v(1149): truncated value with size 32 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at testPattern.v(1152): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at testPattern.v(1155): truncated value with size 32 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at testPattern.v(1158): truncated value with size 32 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at testPattern.v(1162): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at testPattern.v(1166): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at testPattern.v(1168): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at testPattern.v(1201): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at testPattern.v(1206): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at testPattern.v(1211): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at testPattern.v(1212): truncated value with size 32 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at testPattern.v(1217): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at testPattern.v(1222): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at testPattern.v(1227): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at testPattern.v(1228): truncated value with size 32 to match size of target (7)
Info (12128): Elaborating entity "assignKeys" for hierarchy "assignKeys:inst3"
Info (12128): Elaborating entity "getAddress" for hierarchy "getAddress:inst4"
Warning (10230): Verilog HDL assignment warning at testPattern.v(699): truncated value with size 32 to match size of target (15)
Info (12128): Elaborating entity "Won" for hierarchy "Won:inst5"
Warning (10230): Verilog HDL assignment warning at testPattern.v(611): truncated value with size 32 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at testPattern.v(615): truncated value with size 32 to match size of target (8)
Info (12128): Elaborating entity "ROM" for hierarchy "ROM:inst6"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ROM:inst6|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ROM:inst6|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ROM:inst6|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "Win.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32768"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fl71.tdf
    Info (12023): Found entity 1: altsyncram_fl71
Info (12128): Elaborating entity "altsyncram_fl71" for hierarchy "ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_9oa.tdf
    Info (12023): Found entity 1: decode_9oa
Info (12128): Elaborating entity "decode_9oa" for hierarchy "ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|decode_9oa:deep_decode"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_kib.tdf
    Info (12023): Found entity 1: mux_kib
Info (12128): Elaborating entity "mux_kib" for hierarchy "ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|mux_kib:mux2"
Info (12128): Elaborating entity "Start" for hierarchy "Start:inst8"
Warning (10230): Verilog HDL assignment warning at testPattern.v(640): truncated value with size 32 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at testPattern.v(644): truncated value with size 32 to match size of target (8)
Info (12128): Elaborating entity "StROM" for hierarchy "StROM:inst9"
Info (12128): Elaborating entity "altsyncram" for hierarchy "StROM:inst9|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "StROM:inst9|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "StROM:inst9|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "Start.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32768"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fs71.tdf
    Info (12023): Found entity 1: altsyncram_fs71
Info (12128): Elaborating entity "altsyncram_fs71" for hierarchy "StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated"
Info (12128): Elaborating entity "Lose" for hierarchy "Lose:inst11"
Warning (10230): Verilog HDL assignment warning at testPattern.v(672): truncated value with size 32 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at testPattern.v(676): truncated value with size 32 to match size of target (8)
Info (12128): Elaborating entity "loseROM" for hierarchy "loseROM:inst12"
Info (12128): Elaborating entity "altsyncram" for hierarchy "loseROM:inst12|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "loseROM:inst12|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "loseROM:inst12|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "Over.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32768"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_to71.tdf
    Info (12023): Found entity 1: altsyncram_to71
Info (12128): Elaborating entity "altsyncram_to71" for hierarchy "loseROM:inst12|altsyncram:altsyncram_component|altsyncram_to71:auto_generated"
Warning (12125): Using design file ps2_controller.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: PS2_Controller
Info (12128): Elaborating entity "PS2_Controller" for hierarchy "PS2_Controller:PS2"
Warning (12125): Using design file altera_up_ps2_data_in.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Altera_UP_PS2_Data_In
Info (12128): Elaborating entity "Altera_UP_PS2_Data_In" for hierarchy "PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In"
Warning (12125): Using design file altera_up_ps2_command_out.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Altera_UP_PS2_Command_Out
Info (12128): Elaborating entity "Altera_UP_PS2_Command_Out" for hierarchy "PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out"
Warning (12125): Using design file vga_adapter.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: vga_adapter
Info (12128): Elaborating entity "vga_adapter" for hierarchy "vga_adapter:VGA"
Warning (12125): Using design file vga_address_translator.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: vga_address_translator
Info (12128): Elaborating entity "vga_address_translator" for hierarchy "vga_adapter:VGA|vga_address_translator:user_input_translator"
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory"
Info (12130): Elaborated megafunction instantiation "vga_adapter:VGA|altsyncram:VideoMemory"
Info (12133): Instantiated megafunction "vga_adapter:VGA|altsyncram:VideoMemory" with the following parameter:
    Info (12134): Parameter "WIDTH_A" = "3"
    Info (12134): Parameter "WIDTH_B" = "3"
    Info (12134): Parameter "INTENDED_DEVICE_FAMILY" = "Cyclone II"
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTHAD_A" = "15"
    Info (12134): Parameter "NUMWORDS_A" = "19200"
    Info (12134): Parameter "WIDTHAD_B" = "15"
    Info (12134): Parameter "NUMWORDS_B" = "19200"
    Info (12134): Parameter "OUTDATA_REG_B" = "CLOCK1"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_A" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_B" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_OUTPUT_B" = "BYPASS"
    Info (12134): Parameter "POWER_UP_UNINITIALIZED" = "FALSE"
    Info (12134): Parameter "INIT_FILE" = ""
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ptd1.tdf
    Info (12023): Found entity 1: altsyncram_ptd1
Info (12128): Elaborating entity "altsyncram_ptd1" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pno1.tdf
    Info (12023): Found entity 1: altsyncram_pno1
Info (12128): Elaborating entity "altsyncram_pno1" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1"
Warning (287013): Variable or input pin "clocken1" is defined but never used
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_6oa.tdf
    Info (12023): Found entity 1: decode_6oa
Info (12128): Elaborating entity "decode_6oa" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|decode_6oa:decode3"
Info (12128): Elaborating entity "decode_6oa" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|decode_6oa:decode_a"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_hib.tdf
    Info (12023): Found entity 1: mux_hib
Info (12128): Elaborating entity "mux_hib" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|mux_hib:mux5"
Warning (12125): Using design file vga_pll.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: vga_pll
Info (12128): Elaborating entity "vga_pll" for hierarchy "vga_adapter:VGA|vga_pll:mypll"
Info (12128): Elaborating entity "altpll" for hierarchy "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component"
Info (12133): Instantiated megafunction "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "pll_type" = "FAST"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "primary_clock" = "INCLK0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
Warning (12125): Using design file vga_controller.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: vga_controller
Info (12128): Elaborating entity "vga_controller" for hierarchy "vga_adapter:VGA|vga_controller:controller"
Info (13005): Duplicate registers merged to single register
Info (13005): Duplicate registers merged to single register
Info (13005): Duplicate registers merged to single register
Info (13005): Duplicate registers merged to single register
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13025): Duplicate LATCH primitives merged into single LATCH primitive
    Info (13026): Duplicate LATCH primitive "timerSpeedReg[11]" merged with LATCH primitive "timerSpeedReg[6]"
    Info (13026): Duplicate LATCH primitive "timerSpeedReg[16]" merged with LATCH primitive "timerSpeedReg[6]"
    Info (13026): Duplicate LATCH primitive "timerSpeedReg[18]" merged with LATCH primitive "timerSpeedReg[6]"
    Info (13026): Duplicate LATCH primitive "timerSpeedReg[24]" merged with LATCH primitive "timerSpeedReg[6]"
    Info (13026): Duplicate LATCH primitive "timerSpeedReg[15]" merged with LATCH primitive "timerSpeedReg[7]"
    Info (13026): Duplicate LATCH primitive "timerSpeedReg[23]" merged with LATCH primitive "timerSpeedReg[7]"
    Info (13026): Duplicate LATCH primitive "timerSpeedReg[10]" merged with LATCH primitive "timerSpeedReg[9]"
    Info (13026): Duplicate LATCH primitive "timerSpeedReg[14]" merged with LATCH primitive "timerSpeedReg[13]"
    Info (13026): Duplicate LATCH primitive "timerSpeedReg[21]" merged with LATCH primitive "timerSpeedReg[13]"
    Info (13026): Duplicate LATCH primitive "timerSpeedReg[22]" merged with LATCH primitive "timerSpeedReg[13]"
    Info (13026): Duplicate LATCH primitive "timerSpeedReg[25]" merged with LATCH primitive "timerSpeedReg[17]"
Warning (13012): Latch l has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal y[1]
Warning (13012): Latch w has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal y[1]
Warning (13012): Latch Y[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal y[1]
Warning (13012): Latch Y[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal y[2]
Warning (13012): Latch Y[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal y[0]
Warning (13012): Latch x_[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal y[1]
Warning (13012): Latch x_[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal y[1]
Warning (13012): Latch x_[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal y[1]
Warning (13012): Latch y_[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal y[1]
Warning (13012): Latch y_[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal y[1]
Warning (13012): Latch y_[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal y[2]
Warning (13012): Latch y_[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal y[2]
Warning (13012): Latch y_[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal y[1]
Warning (13012): Latch y_[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal y[1]
Warning (13012): Latch y_[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal y[1]
Warning (13012): Latch color_[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal y[2]
Warning (13012): Latch x_[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal y[1]
Warning (13012): Latch x_[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal y[1]
Warning (13012): Latch x_[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal y[1]
Warning (13012): Latch x_[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal y[1]
Warning (13012): Latch x_[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal y[1]
Warning (13012): Latch color_[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal y[2]
Warning (13012): Latch color_[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal y[1]
Warning (13012): Latch lev[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controlTimer.001_976
Warning (13012): Latch level.011_1271 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controlTimer.001_976
Warning (13012): Latch level.001_1284 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal y[1]
Warning (13012): Latch timerSpeedReg[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal level.011_1271
Warning (13012): Latch timerSpeedReg[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal level.011_1271
Warning (13012): Latch timerSpeedReg[9] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal level.011_1271
Warning (13012): Latch timerSpeedReg[13] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal level.011_1271
Warning (13012): Latch timerSpeedReg[17] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal level.001_1284
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[3]" is stuck at GND
    Warning (13410): Pin "LEDR[4]" is stuck at GND
    Warning (13410): Pin "LEDR[5]" is stuck at GND
    Warning (13410): Pin "LEDR[6]" is stuck at GND
    Warning (13410): Pin "LEDR[7]" is stuck at GND
    Warning (13410): Pin "LEDR[8]" is stuck at GND
    Warning (13410): Pin "LEDR[9]" is stuck at GND
    Warning (13410): Pin "LEDR[10]" is stuck at GND
    Warning (13410): Pin "LEDR[11]" is stuck at GND
    Warning (13410): Pin "LEDR[12]" is stuck at GND
    Warning (13410): Pin "LEDR[13]" is stuck at GND
    Warning (13410): Pin "LEDR[14]" is stuck at GND
    Warning (13410): Pin "LEDR[15]" is stuck at GND
    Warning (13410): Pin "LEDG[6]" is stuck at GND
    Warning (13410): Pin "LEDG[7]" is stuck at GND
    Warning (13410): Pin "VGA_SYNC" is stuck at VCC
Info (17049): 17 registers lost all their fanouts during netlist optimizations. The first 17 are displayed below.
    Info (17050): Register "PS2_Controller:PS2|idle_counter[3]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "PS2_Controller:PS2|idle_counter[2]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "PS2_Controller:PS2|idle_counter[1]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "PS2_Controller:PS2|idle_counter[0]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "PS2_Controller:PS2|idle_counter[4]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "PS2_Controller:PS2|idle_counter[5]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "PS2_Controller:PS2|idle_counter[6]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "PS2_Controller:PS2|idle_counter[7]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "PS2_Controller:PS2|s_ps2_transceiver~2" lost all its fanouts during netlist optimizations.
    Info (17050): Register "PS2_Controller:PS2|s_ps2_transceiver~3" lost all its fanouts during netlist optimizations.
    Info (17050): Register "PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter~2" lost all its fanouts during netlist optimizations.
    Info (17050): Register "PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter~3" lost all its fanouts during netlist optimizations.
    Info (17050): Register "PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter~4" lost all its fanouts during netlist optimizations.
    Info (17050): Register "PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver~2" lost all its fanouts during netlist optimizations.
    Info (17050): Register "PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver~3" lost all its fanouts during netlist optimizations.
    Info (17050): Register "Draw3by3:inst2|s~6" lost all its fanouts during netlist optimizations.
    Info (17050): Register "Draw3by3:inst2|s~7" lost all its fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/user/Desktop/Project/testPattern/testPattern.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding node "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|pll"
Warning (21074): Design contains 19 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[1]"
    Warning (15610): No output dependent on input pin "KEY[2]"
    Warning (15610): No output dependent on input pin "KEY[3]"
    Warning (15610): No output dependent on input pin "SW[2]"
    Warning (15610): No output dependent on input pin "SW[3]"
    Warning (15610): No output dependent on input pin "SW[4]"
    Warning (15610): No output dependent on input pin "SW[5]"
    Warning (15610): No output dependent on input pin "SW[6]"
    Warning (15610): No output dependent on input pin "SW[7]"
    Warning (15610): No output dependent on input pin "SW[8]"
    Warning (15610): No output dependent on input pin "SW[9]"
    Warning (15610): No output dependent on input pin "SW[10]"
    Warning (15610): No output dependent on input pin "SW[11]"
    Warning (15610): No output dependent on input pin "SW[12]"
    Warning (15610): No output dependent on input pin "SW[13]"
    Warning (15610): No output dependent on input pin "SW[14]"
    Warning (15610): No output dependent on input pin "SW[15]"
    Warning (15610): No output dependent on input pin "SW[16]"
    Warning (15610): No output dependent on input pin "SW[17]"
Info (21057): Implemented 1383 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 23 input pins
    Info (21059): Implemented 61 output pins
    Info (21060): Implemented 2 bidirectional pins
    Info (21061): Implemented 1209 logic cells
    Info (21064): Implemented 87 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 202 warnings
    Info: Peak virtual memory: 315 megabytes
    Info: Processing ended: Mon Dec 02 14:43:51 2013
    Info: Elapsed time: 00:00:15
    Info: Total CPU time (on all processors): 00:00:11


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/user/Desktop/Project/testPattern/testPattern.map.smsg.


