AuthorID,Author,Date,Content,Attachments,Reactions
"840182560252624916","logic_anarchy","2025-12-19T15:29:14.8780000+00:00","I donâ€™t have any issues with Verilog and find it quite pleasant to work with. SystemVerilog is, of course, even better.","",""
"840182560252624916","logic_anarchy","2025-12-19T15:29:57.0430000+00:00","I started doing logic design in 2021.","",""
"1187141985530818611","ravenslofty","2025-12-19T15:36:36.9360000+00:00","VHDL doesn't have an official synthesisable subset either, which doesn't help.","","ðŸ˜® (1)"
