-- Copyright (C) 1991-2005 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.
--C1_SHIFTOUT[31] is PCM3006:inst6|SHIFTOUT[31]
--operation mode is normal

C1_SHIFTOUT[31]_lut_out = A1L20 & (A1L21 & C1_R_IN[15] # !A1L21 & (C1_SHIFTOUT[30])) # !A1L20 & (C1_SHIFTOUT[30]);
C1_SHIFTOUT[31] = DFFEAS(C1_SHIFTOUT[31]_lut_out, 12_288MHz, VCC, , C1_NEGEDGE_BCK, , , , );


--C1_COUNT[2] is PCM3006:inst6|COUNT[2]
--operation mode is normal

C1_COUNT[2]_lut_out = C1L5;
C1_COUNT[2] = DFFEAS(C1_COUNT[2]_lut_out, 12_288MHz, VCC, , , , , , );


--C1_LRCOUT_INT is PCM3006:inst6|LRCOUT_INT
--operation mode is normal

C1_LRCOUT_INT_lut_out = C1L9;
C1_LRCOUT_INT = DFFEAS(C1_LRCOUT_INT_lut_out, 12_288MHz, VCC, , , , , , );


--A1L7 is altera_internal_jtag~TDO
A1L7 = STRATIX_ELA(altera_reserved_tms, altera_reserved_tck, altera_reserved_tdi, , , !D1_hub_tdo);

--A1L8 is altera_internal_jtag~TMSUTAP
A1L8 = STRATIX_ELA(altera_reserved_tms, altera_reserved_tck, altera_reserved_tdi, , , !D1_hub_tdo);

--A1L6 is altera_internal_jtag~TCKUTAP
A1L6 = STRATIX_ELA(altera_reserved_tms, altera_reserved_tck, altera_reserved_tdi, , , !D1_hub_tdo);

--altera_internal_jtag is altera_internal_jtag
altera_internal_jtag = STRATIX_ELA(altera_reserved_tms, altera_reserved_tck, altera_reserved_tdi, , , !D1_hub_tdo);


--C1_R_IN[15] is PCM3006:inst6|R_IN[15]
--operation mode is normal

C1_R_IN[15]_lut_out = B1_SAMPLE_OUT[15];
C1_R_IN[15] = DFFEAS(C1_R_IN[15]_lut_out, 12_288MHz, VCC, , B1_READY, , , , );


--C1_SHIFTOUT[30] is PCM3006:inst6|SHIFTOUT[30]
--operation mode is normal

C1_SHIFTOUT[30]_lut_out = A1L20 & (A1L21 & C1_R_IN[14] # !A1L21 & (C1_SHIFTOUT[29])) # !A1L20 & (C1_SHIFTOUT[29]);
C1_SHIFTOUT[30] = DFFEAS(C1_SHIFTOUT[30]_lut_out, 12_288MHz, VCC, , C1_NEGEDGE_BCK, , , , );


--C1L1 is PCM3006:inst6|add~124
--operation mode is arithmetic

C1L1 = !C1_COUNT[0];

--C1L2 is PCM3006:inst6|add~126
--operation mode is arithmetic

C1L2 = CARRY(C1_COUNT[0]);


--C1L3 is PCM3006:inst6|add~129
--operation mode is arithmetic

C1L3_carry_eqn = C1L2;
C1L3 = C1_COUNT[1] $ (C1L3_carry_eqn);

--C1L4 is PCM3006:inst6|add~131
--operation mode is arithmetic

C1L4 = CARRY(!C1L2 # !C1_COUNT[1]);


--C1L5 is PCM3006:inst6|add~134
--operation mode is arithmetic

C1L5_carry_eqn = C1L4;
C1L5 = C1_COUNT[2] $ (!C1L5_carry_eqn);

--C1L6 is PCM3006:inst6|add~136
--operation mode is arithmetic

C1L6 = CARRY(C1_COUNT[2] & (!C1L4));


--C1L7 is PCM3006:inst6|add~139
--operation mode is arithmetic

C1L7_carry_eqn = C1L6;
C1L7 = C1_COUNT[3] $ (C1L7_carry_eqn);

--C1L8 is PCM3006:inst6|add~141
--operation mode is arithmetic

C1L8 = CARRY(!C1L6 # !C1_COUNT[3]);


--A1L20 is rtl~227
--operation mode is normal

A1L20 = !C1L1 & !C1L3 & !C1L5 & !C1L7;


--C1L9 is PCM3006:inst6|add~144
--operation mode is normal

C1L9_carry_eqn = C1L15;
C1L9 = C1_LRCOUT_INT $ (C1L9_carry_eqn);


--C1L10 is PCM3006:inst6|add~149
--operation mode is arithmetic

C1L10_carry_eqn = C1L8;
C1L10 = C1_COUNT[4] $ (!C1L10_carry_eqn);

--C1L11 is PCM3006:inst6|add~151
--operation mode is arithmetic

C1L11 = CARRY(C1_COUNT[4] & (!C1L8));


--C1L12 is PCM3006:inst6|add~154
--operation mode is arithmetic

C1L12_carry_eqn = C1L11;
C1L12 = C1_COUNT[5] $ (C1L12_carry_eqn);

--C1L13 is PCM3006:inst6|add~156
--operation mode is arithmetic

C1L13 = CARRY(!C1L11 # !C1_COUNT[5]);


--C1L14 is PCM3006:inst6|add~159
--operation mode is arithmetic

C1L14_carry_eqn = C1L13;
C1L14 = C1_COUNT[6] $ (!C1L14_carry_eqn);

--C1L15 is PCM3006:inst6|add~161
--operation mode is arithmetic

C1L15 = CARRY(C1_COUNT[6] & (!C1L13));


--A1L21 is rtl~228
--operation mode is normal

A1L21 = C1L9 & !C1L10 & !C1L12 & !C1L14;


--C1_NEGEDGE_BCK is PCM3006:inst6|NEGEDGE_BCK
--operation mode is normal

C1_NEGEDGE_BCK = C1_COUNT[2] & (!C1L5);


--D1_hub_tdo is sld_hub:sld_hub_inst|hub_tdo
--operation mode is normal

D1_hub_tdo = AMPP_FUNCTION(!A1L6, D1L11, D1L14, D1L16, D1L17, !AB1_state[8]);


--B1_SAMPLE_OUT[15] is FIR_core:inst|SAMPLE_OUT[15]
--operation mode is normal

B1_SAMPLE_OUT[15]_lut_out = B1_ACCU[31];
B1_SAMPLE_OUT[15] = DFFEAS(B1_SAMPLE_OUT[15]_lut_out, 12_288MHz, VCC, , B1_LAST, , , , );


--B1_READY is FIR_core:inst|READY
--operation mode is normal

B1_READY_lut_out = !B1L111 & (B1_READY # B1_LAST & !A1L24);
B1_READY = DFFEAS(B1_READY_lut_out, 12_288MHz, !SWITCH1, , , , , , );


--C1_R_IN[14] is PCM3006:inst6|R_IN[14]
--operation mode is normal

C1_R_IN[14]_lut_out = B1_SAMPLE_OUT[14];
C1_R_IN[14] = DFFEAS(C1_R_IN[14]_lut_out, 12_288MHz, VCC, , B1_READY, , , , );


--C1_SHIFTOUT[29] is PCM3006:inst6|SHIFTOUT[29]
--operation mode is normal

C1_SHIFTOUT[29]_lut_out = A1L20 & (A1L21 & C1_R_IN[13] # !A1L21 & (C1_SHIFTOUT[28])) # !A1L20 & (C1_SHIFTOUT[28]);
C1_SHIFTOUT[29] = DFFEAS(C1_SHIFTOUT[29]_lut_out, 12_288MHz, VCC, , C1_NEGEDGE_BCK, , , , );


--C1_COUNT[0] is PCM3006:inst6|COUNT[0]
--operation mode is normal

C1_COUNT[0]_lut_out = C1L1;
C1_COUNT[0] = DFFEAS(C1_COUNT[0]_lut_out, 12_288MHz, VCC, , , , , , );


--C1_COUNT[1] is PCM3006:inst6|COUNT[1]
--operation mode is normal

C1_COUNT[1]_lut_out = C1L3;
C1_COUNT[1] = DFFEAS(C1_COUNT[1]_lut_out, 12_288MHz, VCC, , , , , , );


--C1_COUNT[3] is PCM3006:inst6|COUNT[3]
--operation mode is normal

C1_COUNT[3]_lut_out = C1L7;
C1_COUNT[3] = DFFEAS(C1_COUNT[3]_lut_out, 12_288MHz, VCC, , , , , , );


--C1_COUNT[4] is PCM3006:inst6|COUNT[4]
--operation mode is normal

C1_COUNT[4]_lut_out = C1L10;
C1_COUNT[4] = DFFEAS(C1_COUNT[4]_lut_out, 12_288MHz, VCC, , , , , , );


--C1_COUNT[5] is PCM3006:inst6|COUNT[5]
--operation mode is normal

C1_COUNT[5]_lut_out = C1L12;
C1_COUNT[5] = DFFEAS(C1_COUNT[5]_lut_out, 12_288MHz, VCC, , , , , , );


--C1_COUNT[6] is PCM3006:inst6|COUNT[6]
--operation mode is normal

C1_COUNT[6]_lut_out = C1L14;
C1_COUNT[6] = DFFEAS(C1_COUNT[6]_lut_out, 12_288MHz, VCC, , , , , , );


--X8_Q[0] is sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[0]
--operation mode is normal

X8_Q[0] = AMPP_FUNCTION(A1L6, X3_Q[6], altera_internal_jtag, D1_CLRN_SIGNAL, D1L19);


--AB1_state[4] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[4]
--operation mode is normal

AB1_state[4] = AMPP_FUNCTION(A1L6, AB1_state[7], AB1_state[3], AB1_state[4], VCC, A1L8);


--AB1_state[3] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[3]
--operation mode is normal

AB1_state[3] = AMPP_FUNCTION(A1L6, AB1_state[2], A1L8, VCC);


--D1_jtag_debug_mode_usr1 is sld_hub:sld_hub_inst|jtag_debug_mode_usr1
--operation mode is normal

D1_jtag_debug_mode_usr1 = AMPP_FUNCTION(A1L6, Z1_dffs[1], A1L25, A1L26, Z1_dffs[0], AB1_state[0], AB1_state[12]);


--L1L9 is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|name_gen~33
--operation mode is normal

L1L9 = AMPP_FUNCTION(AB1_state[4], AB1_state[3], D1_jtag_debug_mode_usr1);


--M1_WORD_SR[0] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]
--operation mode is normal

M1_WORD_SR[0] = AMPP_FUNCTION(A1L6, M1_word_counter[1], M1_WORD_SR[1], M3L18, M1L20, VCC, M1L17);


--X5_Q[1] is sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[1]
--operation mode is normal

X5_Q[1] = AMPP_FUNCTION(A1L6, X7_Q[1], X3_Q[1], X2_Q[0], D1_CLRN_SIGNAL, D1L21);


--X5_Q[2] is sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[2]
--operation mode is normal

X5_Q[2] = AMPP_FUNCTION(A1L6, X7_Q[2], X3_Q[2], X2_Q[0], D1_CLRN_SIGNAL, D1L21);


--X5L5 is sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[2]~61
--operation mode is normal

X5L5 = AMPP_FUNCTION(X5_Q[1], X5_Q[2]);


--L1_bypass_reg_out is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out
--operation mode is normal

L1_bypass_reg_out = AMPP_FUNCTION(A1L6, altera_internal_jtag, L1_bypass_reg_out, D1L29, D1_CLRN_SIGNAL);


--X5_Q[0] is sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[0]
--operation mode is normal

X5_Q[0] = AMPP_FUNCTION(A1L6, X7_Q[0], X3_Q[0], X2_Q[0], D1_CLRN_SIGNAL, D1L21);


--D1L9 is sld_hub:sld_hub_inst|hub_tdo~967
--operation mode is normal

D1L9 = AMPP_FUNCTION(M1_WORD_SR[0], X5L5, L1_bypass_reg_out, X5_Q[0]);


--L1_ram_rom_data_reg[0] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]
--operation mode is normal

L1_ram_rom_data_reg[0] = AMPP_FUNCTION(A1L6, K1_q_b[0], L1_ram_rom_data_reg[1], L1L11, VCC, L1L46);


--D1L10 is sld_hub:sld_hub_inst|hub_tdo~968
--operation mode is normal

D1L10 = AMPP_FUNCTION(L1_ram_rom_data_reg[0], X5_Q[1], X5_Q[2], X5_Q[0]);


--D1L11 is sld_hub:sld_hub_inst|hub_tdo~969
--operation mode is normal

D1L11 = AMPP_FUNCTION(X8_Q[0], L1L9, D1L9, D1L10);


--X8_Q[1] is sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[1]
--operation mode is normal

X8_Q[1] = AMPP_FUNCTION(A1L6, altera_internal_jtag, X3_Q[6], D1_CLRN_SIGNAL, D1L19);


--M2_WORD_SR[0] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]
--operation mode is normal

M2_WORD_SR[0] = AMPP_FUNCTION(A1L6, M3L18, M2L19, M2L20, M2_WORD_SR[1], VCC, M2L17);


--X4_Q[1] is sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:2:IRF|Q[1]
--operation mode is normal

X4_Q[1] = AMPP_FUNCTION(A1L6, X6_Q[1], X3_Q[1], X2_Q[0], D1_CLRN_SIGNAL, D1L22);


--X4_Q[2] is sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:2:IRF|Q[2]
--operation mode is normal

X4_Q[2] = AMPP_FUNCTION(A1L6, X6_Q[2], X3_Q[2], X2_Q[0], D1_CLRN_SIGNAL, D1L22);


--X4L5 is sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:2:IRF|Q[2]~61
--operation mode is normal

X4L5 = AMPP_FUNCTION(X4_Q[1], X4_Q[2]);


--L2_bypass_reg_out is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out
--operation mode is normal

L2_bypass_reg_out = AMPP_FUNCTION(A1L6, altera_internal_jtag, L2_bypass_reg_out, D1L30, D1_CLRN_SIGNAL);


--X4_Q[0] is sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:2:IRF|Q[0]
--operation mode is normal

X4_Q[0] = AMPP_FUNCTION(A1L6, X6_Q[0], X3_Q[0], X2_Q[0], D1_CLRN_SIGNAL, D1L22);


--D1L12 is sld_hub:sld_hub_inst|hub_tdo~970
--operation mode is normal

D1L12 = AMPP_FUNCTION(M2_WORD_SR[0], X4L5, L2_bypass_reg_out, X4_Q[0]);


--L2_ram_rom_data_reg[0] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]
--operation mode is normal

L2_ram_rom_data_reg[0] = AMPP_FUNCTION(A1L6, P1_q_b[0], L2_ram_rom_data_reg[1], L2L10, VCC, L2L45);


--D1L13 is sld_hub:sld_hub_inst|hub_tdo~971
--operation mode is normal

D1L13 = AMPP_FUNCTION(L2_ram_rom_data_reg[0], X4_Q[1], X4_Q[2], X4_Q[0]);


--D1L14 is sld_hub:sld_hub_inst|hub_tdo~972
--operation mode is normal

D1L14 = AMPP_FUNCTION(L1L9, X8_Q[1], D1L12, D1L13);


--X9_Q[0] is sld_hub:sld_hub_inst|sld_dffex:IRF_ENA_0|Q[0]
--operation mode is normal

X9_Q[0] = AMPP_FUNCTION(A1L6, altera_internal_jtag, X3_Q[6], VCC, D1L19);


--M3_WORD_SR[0] is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[0]
--operation mode is normal

M3_WORD_SR[0] = AMPP_FUNCTION(A1L6, M3L18, M3L22, M3L23, M3_WORD_SR[1], VCC, M3L19);


--D1_HUB_BYPASS_REG is sld_hub:sld_hub_inst|HUB_BYPASS_REG
--operation mode is normal

D1_HUB_BYPASS_REG = AMPP_FUNCTION(A1L6, altera_internal_jtag, AB1_state[4], VCC);


--BB1_dffe1a[0] is sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_9ie:auto_generated|dffe1a[0]
--operation mode is normal

BB1_dffe1a[0] = AMPP_FUNCTION(A1L6, D1L27, X3_Q[1], X3_Q[2], X3_Q[3], D1_CLRN_SIGNAL, D1L3);


--D1L15 is sld_hub:sld_hub_inst|hub_tdo~973
--operation mode is normal

D1L15 = AMPP_FUNCTION(M3_WORD_SR[0], D1_HUB_BYPASS_REG, BB1_dffe1a[0]);


--D1L16 is sld_hub:sld_hub_inst|hub_tdo~974
--operation mode is normal

D1L16 = AMPP_FUNCTION(L1L9, X9_Q[0], D1L15);


--X3_Q[0] is sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[0]
--operation mode is normal

X3_Q[0] = AMPP_FUNCTION(A1L6, L2_is_in_use_reg, L1_is_in_use_reg, X3_Q[1], D1L18, D1_CLRN_SIGNAL, AB1_state[4], X3L4);


--AB1L18 is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state~13
--operation mode is normal

AB1L18 = AMPP_FUNCTION(AB1_state[4], AB1_state[3]);


--D1L17 is sld_hub:sld_hub_inst|hub_tdo~975
--operation mode is normal

D1L17 = AMPP_FUNCTION(X3_Q[0], D1_jtag_debug_mode_usr1, AB1L18, D1_hub_tdo);


--AB1_state[8] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[8]
--operation mode is normal

AB1_state[8] = AMPP_FUNCTION(A1L6, AB1_state[5], AB1_state[7], VCC, !A1L8);


--B1_ACCU[31] is FIR_core:inst|ACCU[31]
--operation mode is normal

B1_ACCU[31]_carry_eqn = B1L64;
B1_ACCU[31]_lut_out = B1_ACCU[31] $ W23L1 $ B1_ACCU[31]_carry_eqn;
B1_ACCU[31] = DFFEAS(B1_ACCU[31]_lut_out, 12_288MHz, VCC, , B1L35, , , B1L111, );


--B1_LAST is FIR_core:inst|LAST
--operation mode is normal

B1_LAST_lut_out = A1L22 & A1L23 & !B1_COEF_INDEX[8] & !B1L111;
B1_LAST = DFFEAS(B1_LAST_lut_out, 12_288MHz, !SWITCH1, , , , , , );


--B1_COEF_INDEX[1] is FIR_core:inst|COEF_INDEX[1]
--operation mode is arithmetic

B1_COEF_INDEX[1]_carry_eqn = B1L81;
B1_COEF_INDEX[1]_lut_out = B1_COEF_INDEX[1] $ (B1_COEF_INDEX[1]_carry_eqn);
B1_COEF_INDEX[1] = DFFEAS(B1_COEF_INDEX[1]_lut_out, 12_288MHz, !SWITCH1, , , , , B1_LAST, );

--B1L83 is FIR_core:inst|COEF_INDEX[1]~111
--operation mode is arithmetic

B1L83 = CARRY(!B1L81 # !B1_COEF_INDEX[1]);


--B1_COEF_INDEX[2] is FIR_core:inst|COEF_INDEX[2]
--operation mode is arithmetic

B1_COEF_INDEX[2]_carry_eqn = B1L83;
B1_COEF_INDEX[2]_lut_out = B1_COEF_INDEX[2] $ (!B1_COEF_INDEX[2]_carry_eqn);
B1_COEF_INDEX[2] = DFFEAS(B1_COEF_INDEX[2]_lut_out, 12_288MHz, !SWITCH1, , , , , B1_LAST, );

--B1L85 is FIR_core:inst|COEF_INDEX[2]~115
--operation mode is arithmetic

B1L85 = CARRY(B1_COEF_INDEX[2] & (!B1L83));


--B1_COEF_INDEX[3] is FIR_core:inst|COEF_INDEX[3]
--operation mode is arithmetic

B1_COEF_INDEX[3]_carry_eqn = B1L85;
B1_COEF_INDEX[3]_lut_out = B1_COEF_INDEX[3] $ (B1_COEF_INDEX[3]_carry_eqn);
B1_COEF_INDEX[3] = DFFEAS(B1_COEF_INDEX[3]_lut_out, 12_288MHz, !SWITCH1, , , , , B1_LAST, );

--B1L87 is FIR_core:inst|COEF_INDEX[3]~119
--operation mode is arithmetic

B1L87 = CARRY(!B1L85 # !B1_COEF_INDEX[3]);


--B1_COEF_INDEX[0] is FIR_core:inst|COEF_INDEX[0]
--operation mode is arithmetic

B1_COEF_INDEX[0]_lut_out = B1_COEF_INDEX[0] $ B1L35;
B1_COEF_INDEX[0] = DFFEAS(B1_COEF_INDEX[0]_lut_out, 12_288MHz, !SWITCH1, , , , , B1_LAST, );

--B1L81 is FIR_core:inst|COEF_INDEX[0]~123
--operation mode is arithmetic

B1L81 = CARRY(B1_COEF_INDEX[0] & B1L35);


--A1L22 is rtl~229
--operation mode is normal

A1L22 = B1_COEF_INDEX[1] & B1_COEF_INDEX[2] & B1_COEF_INDEX[3] & !B1_COEF_INDEX[0];


--B1_COEF_INDEX[4] is FIR_core:inst|COEF_INDEX[4]
--operation mode is arithmetic

B1_COEF_INDEX[4]_carry_eqn = B1L87;
B1_COEF_INDEX[4]_lut_out = B1_COEF_INDEX[4] $ (!B1_COEF_INDEX[4]_carry_eqn);
B1_COEF_INDEX[4] = DFFEAS(B1_COEF_INDEX[4]_lut_out, 12_288MHz, !SWITCH1, , , , , B1_LAST, );

--B1L89 is FIR_core:inst|COEF_INDEX[4]~127
--operation mode is arithmetic

B1L89 = CARRY(B1_COEF_INDEX[4] & (!B1L87));


--B1_COEF_INDEX[5] is FIR_core:inst|COEF_INDEX[5]
--operation mode is arithmetic

B1_COEF_INDEX[5]_carry_eqn = B1L89;
B1_COEF_INDEX[5]_lut_out = B1_COEF_INDEX[5] $ (B1_COEF_INDEX[5]_carry_eqn);
B1_COEF_INDEX[5] = DFFEAS(B1_COEF_INDEX[5]_lut_out, 12_288MHz, !SWITCH1, , , , , B1_LAST, );

--B1L91 is FIR_core:inst|COEF_INDEX[5]~131
--operation mode is arithmetic

B1L91 = CARRY(!B1L89 # !B1_COEF_INDEX[5]);


--B1_COEF_INDEX[6] is FIR_core:inst|COEF_INDEX[6]
--operation mode is arithmetic

B1_COEF_INDEX[6]_carry_eqn = B1L91;
B1_COEF_INDEX[6]_lut_out = B1_COEF_INDEX[6] $ (!B1_COEF_INDEX[6]_carry_eqn);
B1_COEF_INDEX[6] = DFFEAS(B1_COEF_INDEX[6]_lut_out, 12_288MHz, !SWITCH1, , , , , B1_LAST, );

--B1L93 is FIR_core:inst|COEF_INDEX[6]~135
--operation mode is arithmetic

B1L93 = CARRY(B1_COEF_INDEX[6] & (!B1L91));


--B1_COEF_INDEX[7] is FIR_core:inst|COEF_INDEX[7]
--operation mode is arithmetic

B1_COEF_INDEX[7]_carry_eqn = B1L93;
B1_COEF_INDEX[7]_lut_out = B1_COEF_INDEX[7] $ (B1_COEF_INDEX[7]_carry_eqn);
B1_COEF_INDEX[7] = DFFEAS(B1_COEF_INDEX[7]_lut_out, 12_288MHz, !SWITCH1, , , , , B1_LAST, );

--B1L95 is FIR_core:inst|COEF_INDEX[7]~139
--operation mode is arithmetic

B1L95 = CARRY(!B1L93 # !B1_COEF_INDEX[7]);


--A1L23 is rtl~230
--operation mode is normal

A1L23 = B1_COEF_INDEX[4] & B1_COEF_INDEX[5] & B1_COEF_INDEX[6] & !B1_COEF_INDEX[7];


--B1_COEF_INDEX[8] is FIR_core:inst|COEF_INDEX[8]
--operation mode is normal

B1_COEF_INDEX[8]_carry_eqn = B1L95;
B1_COEF_INDEX[8]_lut_out = B1_COEF_INDEX[8] $ (!B1_COEF_INDEX[8]_carry_eqn);
B1_COEF_INDEX[8] = DFFEAS(B1_COEF_INDEX[8]_lut_out, 12_288MHz, !SWITCH1, , , , , B1_LAST, );


--A1L24 is rtl~231
--operation mode is normal

A1L24 = A1L22 & A1L23 & (!B1_COEF_INDEX[8]);


--C1_NEW_SAMPLE is PCM3006:inst6|NEW_SAMPLE
--operation mode is normal

C1_NEW_SAMPLE_lut_out = C1L96;
C1_NEW_SAMPLE = DFFEAS(C1_NEW_SAMPLE_lut_out, 12_288MHz, VCC, , , , , , );


--B1_RUNNING is FIR_core:inst|RUNNING
--operation mode is normal

B1_RUNNING_lut_out = B1_RUNNING & (A1L24 # !B1_LAST) # !B1_RUNNING & (C1_NEW_SAMPLE);
B1_RUNNING = DFFEAS(B1_RUNNING_lut_out, 12_288MHz, !SWITCH1, , , , , , );


--B1L111 is FIR_core:inst|H_WE~0
--operation mode is normal

B1L111 = C1_NEW_SAMPLE & (!B1_RUNNING);


--B1_SAMPLE_OUT[14] is FIR_core:inst|SAMPLE_OUT[14]
--operation mode is normal

B1_SAMPLE_OUT[14]_lut_out = B1_ACCU[30];
B1_SAMPLE_OUT[14] = DFFEAS(B1_SAMPLE_OUT[14]_lut_out, 12_288MHz, VCC, , B1_LAST, , , , );


--C1_R_IN[13] is PCM3006:inst6|R_IN[13]
--operation mode is normal

C1_R_IN[13]_lut_out = B1_SAMPLE_OUT[13];
C1_R_IN[13] = DFFEAS(C1_R_IN[13]_lut_out, 12_288MHz, VCC, , B1_READY, , , , );


--C1_SHIFTOUT[28] is PCM3006:inst6|SHIFTOUT[28]
--operation mode is normal

C1_SHIFTOUT[28]_lut_out = A1L20 & (A1L21 & C1_R_IN[12] # !A1L21 & (C1_SHIFTOUT[27])) # !A1L20 & (C1_SHIFTOUT[27]);
C1_SHIFTOUT[28] = DFFEAS(C1_SHIFTOUT[28]_lut_out, 12_288MHz, VCC, , C1_NEGEDGE_BCK, , , , );


--X3_Q[6] is sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[6]
--operation mode is normal

X3_Q[6] = AMPP_FUNCTION(A1L6, altera_internal_jtag, D1_CLRN_SIGNAL, AB1_state[4], D1L23);


--D1_CLRN_SIGNAL is sld_hub:sld_hub_inst|CLRN_SIGNAL
--operation mode is normal

D1_CLRN_SIGNAL = AMPP_FUNCTION(A1L6, AB1_state[1], X1_Q[0], VCC);


--D1_OK_TO_UPDATE_IR_Q is sld_hub:sld_hub_inst|OK_TO_UPDATE_IR_Q
--operation mode is normal

D1_OK_TO_UPDATE_IR_Q = AMPP_FUNCTION(A1L6, D1_jtag_debug_mode_usr1, D1_OK_TO_UPDATE_IR_Q, AB1_state[4], AB1_state[8], VCC);


--D1L19 is sld_hub:sld_hub_inst|IRF_ENA_ENABLE~21
--operation mode is normal

D1L19 = AMPP_FUNCTION(A1L8, AB1_state[4], D1_jtag_debug_mode_usr1, D1_OK_TO_UPDATE_IR_Q);


--AB1_state[7] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[7]
--operation mode is normal

AB1_state[7] = AMPP_FUNCTION(A1L6, A1L8, AB1_state[6], VCC);


--AB1_state[2] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[2]
--operation mode is normal

AB1_state[2] = AMPP_FUNCTION(A1L6, AB1_state[8], AB1_state[1], AB1_state[15], VCC, !A1L8);


--Z1_dffs[1] is sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[1]
--operation mode is normal

Z1_dffs[1] = AMPP_FUNCTION(A1L6, Z1_dffs[2], AB1_state[0], AB1_state[11]);


--Z1_dffs[9] is sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[9]
--operation mode is normal

Z1_dffs[9] = AMPP_FUNCTION(A1L6, altera_internal_jtag, AB1_state[0], AB1_state[11]);


--Z1_dffs[8] is sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[8]
--operation mode is normal

Z1_dffs[8] = AMPP_FUNCTION(A1L6, Z1_dffs[9], AB1_state[0], AB1_state[11]);


--Z1_dffs[7] is sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[7]
--operation mode is normal

Z1_dffs[7] = AMPP_FUNCTION(A1L6, Z1_dffs[8], AB1_state[0], AB1_state[11]);


--Z1_dffs[6] is sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[6]
--operation mode is normal

Z1_dffs[6] = AMPP_FUNCTION(A1L6, Z1_dffs[7], AB1_state[0], AB1_state[11]);


--A1L25 is rtl~232
--operation mode is normal

A1L25 = !Z1_dffs[9] & !Z1_dffs[8] & !Z1_dffs[7] & !Z1_dffs[6];


--Z1_dffs[3] is sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[3]
--operation mode is normal

Z1_dffs[3] = AMPP_FUNCTION(A1L6, Z1_dffs[4], AB1_state[0], AB1_state[11]);


--Z1_dffs[2] is sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[2]
--operation mode is normal

Z1_dffs[2] = AMPP_FUNCTION(A1L6, Z1_dffs[3], AB1_state[0], AB1_state[11]);


--Z1_dffs[5] is sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[5]
--operation mode is normal

Z1_dffs[5] = AMPP_FUNCTION(A1L6, Z1_dffs[6], AB1_state[0], AB1_state[11]);


--Z1_dffs[4] is sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[4]
--operation mode is normal

Z1_dffs[4] = AMPP_FUNCTION(A1L6, Z1_dffs[5], AB1_state[0], AB1_state[11]);


--A1L26 is rtl~233
--operation mode is normal

A1L26 = Z1_dffs[3] & Z1_dffs[2] & !Z1_dffs[5] & !Z1_dffs[4];


--Z1_dffs[0] is sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[0]
--operation mode is normal

Z1_dffs[0] = AMPP_FUNCTION(A1L6, Z1_dffs[1], AB1_state[0], AB1_state[11]);


--AB1_state[0] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[0]
--operation mode is normal

AB1_state[0] = AMPP_FUNCTION(A1L6, A1L8, AB1_state[9], AB1L19, AB1_state[0], VCC);


--AB1_state[12] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[12]
--operation mode is normal

AB1_state[12] = AMPP_FUNCTION(A1L6, AB1_state[11], AB1_state[10], VCC, !A1L8);


--M1_word_counter[1] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]
--operation mode is arithmetic

M1_word_counter[1] = AMPP_FUNCTION(A1L6, M1_word_counter[1], VCC, M1L6, M1L7, M1L3);

--M1L5 is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~233
--operation mode is arithmetic

M1L5 = AMPP_FUNCTION(M1_word_counter[1], M1L3);


--M1_WORD_SR[1] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]
--operation mode is normal

M1_WORD_SR[1] = AMPP_FUNCTION(A1L6, M3L18, M1_WORD_SR[2], M1L20, M1_word_counter[1], VCC, M1L17);


--M3L18 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[1]~827
--operation mode is normal

M3L18 = AMPP_FUNCTION(AB1_state[4], AB1_state[8], D1_jtag_debug_mode_usr1);


--M1_word_counter[2] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]
--operation mode is arithmetic

M1_word_counter[2] = AMPP_FUNCTION(A1L6, M1_word_counter[2], VCC, M1L6, M1L7, M1L5);

--M1L9 is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~237
--operation mode is arithmetic

M1L9 = AMPP_FUNCTION(M1_word_counter[2], M1L5);


--M1L19 is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~888
--operation mode is normal

M1L19 = AMPP_FUNCTION(AB1_state[8], D1_jtag_debug_mode_usr1, AB1_state[4], M1_word_counter[2]);


--M1_word_counter[4] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]
--operation mode is normal

M1_word_counter[4] = AMPP_FUNCTION(A1L6, M1_word_counter[4], VCC, M1L6, M1L7, M1L11);


--M1_word_counter[3] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]
--operation mode is arithmetic

M1_word_counter[3] = AMPP_FUNCTION(A1L6, M1_word_counter[3], VCC, M1L6, M1L7, M1L9);

--M1L11 is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~245
--operation mode is arithmetic

M1L11 = AMPP_FUNCTION(M1_word_counter[3], M1L9);


--M1_word_counter[0] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]
--operation mode is arithmetic

M1_word_counter[0] = AMPP_FUNCTION(A1L6, M1_word_counter[0], VCC, M1L6, M1L7);

--M1L3 is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~249
--operation mode is arithmetic

M1L3 = AMPP_FUNCTION(M1_word_counter[0]);


--M1L20 is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~889
--operation mode is normal

M1L20 = AMPP_FUNCTION(M1L19, M1_word_counter[4], M1_word_counter[3], M1_word_counter[0]);


--M3_clear_signal is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|clear_signal
--operation mode is normal

M3_clear_signal = AMPP_FUNCTION(AB1_state[8], D1_jtag_debug_mode_usr1);


--D1_jtag_debug_mode is sld_hub:sld_hub_inst|jtag_debug_mode
--operation mode is normal

D1_jtag_debug_mode = AMPP_FUNCTION(A1L6, D1L27, D1_jtag_debug_mode, D1L28, AB1_state[15], AB1_state[0]);


--X2_Q[0] is sld_hub:sld_hub_inst|sld_dffex:BROADCAST|Q[0]
--operation mode is normal

X2_Q[0] = AMPP_FUNCTION(A1L6, X2L3, X2_Q[0], X1L3, D1L20, D1_CLRN_SIGNAL);


--D1L29 is sld_hub:sld_hub_inst|node_ena~42
--operation mode is normal

D1L29 = AMPP_FUNCTION(X8_Q[0], D1_jtag_debug_mode, X2_Q[0]);


--X7_Q[1] is sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[1]
--operation mode is normal

X7_Q[1] = AMPP_FUNCTION(A1L6, X3_Q[1], D1_CLRN_SIGNAL, D1L5);


--X3_Q[1] is sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[1]
--operation mode is normal

X3_Q[1] = AMPP_FUNCTION(A1L6, L2_ir_loaded_address_reg[0], L1_ir_loaded_address_reg[0], X3_Q[2], D1L18, D1_CLRN_SIGNAL, AB1_state[4], X3L4);


--AB1_state[5] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[5]
--operation mode is normal

AB1_state[5] = AMPP_FUNCTION(A1L6, A1L8, AB1_state[4], AB1_state[3], VCC);


--D1L6 is sld_hub:sld_hub_inst|GEN_SHADOW_IRF~18
--operation mode is normal

D1L6 = AMPP_FUNCTION(D1_OK_TO_UPDATE_IR_Q, AB1_state[5]);


--BB1_dffe1a[2] is sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_9ie:auto_generated|dffe1a[2]
--operation mode is normal

BB1_dffe1a[2] = AMPP_FUNCTION(A1L6, X3_Q[2], D1L27, X3_Q[1], X3_Q[3], D1_CLRN_SIGNAL, D1L3);


--D1L20 is sld_hub:sld_hub_inst|IRF_ENABLE[1]~111
--operation mode is normal

D1L20 = AMPP_FUNCTION(X9_Q[0], BB1_dffe1a[2]);


--D1L21 is sld_hub:sld_hub_inst|IRF_ENABLE[1]~112
--operation mode is normal

D1L21 = AMPP_FUNCTION(D1L6, D1L20, X8_Q[0], X2_Q[0]);


--X7_Q[2] is sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[2]
--operation mode is normal

X7_Q[2] = AMPP_FUNCTION(A1L6, X3_Q[2], D1_CLRN_SIGNAL, D1L5);


--X3_Q[2] is sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[2]
--operation mode is normal

X3_Q[2] = AMPP_FUNCTION(A1L6, L2_ir_loaded_address_reg[1], L1_ir_loaded_address_reg[1], X3_Q[3], D1L18, D1_CLRN_SIGNAL, AB1_state[4], X3L4);


--X7_Q[0] is sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[0]
--operation mode is normal

X7_Q[0] = AMPP_FUNCTION(A1L6, X3_Q[0], D1_CLRN_SIGNAL, D1L5);


--K1_q_a[0] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|q_a[0]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
K1_q_a[0]_PORT_A_data_in = C1_LEFT_OUT[0];
K1_q_a[0]_PORT_A_data_in_reg = DFFE(K1_q_a[0]_PORT_A_data_in, K1_q_a[0]_clock_0, , , );
K1_q_a[0]_PORT_B_data_in = L1_ram_rom_data_reg[0];
K1_q_a[0]_PORT_B_data_in_reg = DFFE(K1_q_a[0]_PORT_B_data_in, K1_q_a[0]_clock_1, , , );
K1_q_a[0]_PORT_A_address = BUS(B1_H_INDEX[0], B1_H_INDEX[1], B1_H_INDEX[2], B1_H_INDEX[3], B1_H_INDEX[4], B1_H_INDEX[5], B1_H_INDEX[6]);
K1_q_a[0]_PORT_A_address_reg = DFFE(K1_q_a[0]_PORT_A_address, K1_q_a[0]_clock_0, , , );
K1_q_a[0]_PORT_B_address = BUS(L1_ram_rom_addr_reg[0], L1_ram_rom_addr_reg[1], L1_ram_rom_addr_reg[2], L1_ram_rom_addr_reg[3], L1_ram_rom_addr_reg[4], L1_ram_rom_addr_reg[5], L1_ram_rom_addr_reg[6]);
K1_q_a[0]_PORT_B_address_reg = DFFE(K1_q_a[0]_PORT_B_address, K1_q_a[0]_clock_1, , , );
K1_q_a[0]_PORT_A_write_enable = B1L111;
K1_q_a[0]_PORT_A_write_enable_reg = DFFE(K1_q_a[0]_PORT_A_write_enable, K1_q_a[0]_clock_0, , , );
K1_q_a[0]_PORT_B_write_enable = L1L2;
K1_q_a[0]_PORT_B_write_enable_reg = DFFE(K1_q_a[0]_PORT_B_write_enable, K1_q_a[0]_clock_1, , , );
K1_q_a[0]_clock_0 = 12_288MHz;
K1_q_a[0]_clock_1 = A1L6;
K1_q_a[0]_PORT_A_data_out = MEMORY(K1_q_a[0]_PORT_A_data_in_reg, K1_q_a[0]_PORT_B_data_in_reg, K1_q_a[0]_PORT_A_address_reg, K1_q_a[0]_PORT_B_address_reg, K1_q_a[0]_PORT_A_write_enable_reg, K1_q_a[0]_PORT_B_write_enable_reg, , , K1_q_a[0]_clock_0, K1_q_a[0]_clock_1, , , , );
K1_q_a[0] = K1_q_a[0]_PORT_A_data_out[0];

--K1_q_b[0] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|q_b[0]
K1_q_b[0]_PORT_A_data_in = C1_LEFT_OUT[0];
K1_q_b[0]_PORT_A_data_in_reg = DFFE(K1_q_b[0]_PORT_A_data_in, K1_q_b[0]_clock_0, , , );
K1_q_b[0]_PORT_B_data_in = L1_ram_rom_data_reg[0];
K1_q_b[0]_PORT_B_data_in_reg = DFFE(K1_q_b[0]_PORT_B_data_in, K1_q_b[0]_clock_1, , , );
K1_q_b[0]_PORT_A_address = BUS(B1_H_INDEX[0], B1_H_INDEX[1], B1_H_INDEX[2], B1_H_INDEX[3], B1_H_INDEX[4], B1_H_INDEX[5], B1_H_INDEX[6]);
K1_q_b[0]_PORT_A_address_reg = DFFE(K1_q_b[0]_PORT_A_address, K1_q_b[0]_clock_0, , , );
K1_q_b[0]_PORT_B_address = BUS(L1_ram_rom_addr_reg[0], L1_ram_rom_addr_reg[1], L1_ram_rom_addr_reg[2], L1_ram_rom_addr_reg[3], L1_ram_rom_addr_reg[4], L1_ram_rom_addr_reg[5], L1_ram_rom_addr_reg[6]);
K1_q_b[0]_PORT_B_address_reg = DFFE(K1_q_b[0]_PORT_B_address, K1_q_b[0]_clock_1, , , );
K1_q_b[0]_PORT_A_write_enable = B1L111;
K1_q_b[0]_PORT_A_write_enable_reg = DFFE(K1_q_b[0]_PORT_A_write_enable, K1_q_b[0]_clock_0, , , );
K1_q_b[0]_PORT_B_write_enable = L1L2;
K1_q_b[0]_PORT_B_write_enable_reg = DFFE(K1_q_b[0]_PORT_B_write_enable, K1_q_b[0]_clock_1, , , );
K1_q_b[0]_clock_0 = 12_288MHz;
K1_q_b[0]_clock_1 = A1L6;
K1_q_b[0]_PORT_B_data_out = MEMORY(K1_q_b[0]_PORT_A_data_in_reg, K1_q_b[0]_PORT_B_data_in_reg, K1_q_b[0]_PORT_A_address_reg, K1_q_b[0]_PORT_B_address_reg, K1_q_b[0]_PORT_A_write_enable_reg, K1_q_b[0]_PORT_B_write_enable_reg, , , K1_q_b[0]_clock_0, K1_q_b[0]_clock_1, , , , );
K1_q_b[0] = K1_q_b[0]_PORT_B_data_out[0];


--L1_ram_rom_data_reg[1] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]
--operation mode is normal

L1_ram_rom_data_reg[1] = AMPP_FUNCTION(A1L6, K1_q_b[1], L1_ram_rom_data_reg[2], L1L11, VCC, L1L46);


--X5_Q[3] is sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[3]
--operation mode is normal

X5_Q[3] = AMPP_FUNCTION(A1L6, X7_Q[3], X3_Q[3], X2_Q[0], D1_CLRN_SIGNAL, D1L21);


--L1_ram_rom_data_shift_cntr_reg[1] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]
--operation mode is arithmetic

L1_ram_rom_data_shift_cntr_reg[1] = AMPP_FUNCTION(A1L6, L1_ram_rom_data_shift_cntr_reg[1], !X5_Q[3], L1L59, L1L49);

--L1L51 is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]~63
--operation mode is arithmetic

L1L51 = AMPP_FUNCTION(L1_ram_rom_data_shift_cntr_reg[1], L1L49);


--L1_ram_rom_data_shift_cntr_reg[0] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]
--operation mode is arithmetic

L1_ram_rom_data_shift_cntr_reg[0] = AMPP_FUNCTION(A1L6, L1_ram_rom_data_shift_cntr_reg[0], L1L12, !X5_Q[3], L1L59);

--L1L49 is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]~67
--operation mode is arithmetic

L1L49 = AMPP_FUNCTION(L1_ram_rom_data_shift_cntr_reg[0], L1L12);


--L1_ram_rom_data_shift_cntr_reg[2] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]
--operation mode is arithmetic

L1_ram_rom_data_shift_cntr_reg[2] = AMPP_FUNCTION(A1L6, L1_ram_rom_data_shift_cntr_reg[2], !X5_Q[3], L1L59, L1L51);

--L1L53 is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]~71
--operation mode is arithmetic

L1L53 = AMPP_FUNCTION(L1_ram_rom_data_shift_cntr_reg[2], L1L51);


--L1_ram_rom_data_shift_cntr_reg[3] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]
--operation mode is arithmetic

L1_ram_rom_data_shift_cntr_reg[3] = AMPP_FUNCTION(A1L6, L1_ram_rom_data_shift_cntr_reg[3], !X5_Q[3], L1L59, L1L53);

--L1L55 is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]~75
--operation mode is arithmetic

L1L55 = AMPP_FUNCTION(L1_ram_rom_data_shift_cntr_reg[3], L1L53);


--L1_ram_rom_data_shift_cntr_reg[4] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]
--operation mode is normal

L1_ram_rom_data_shift_cntr_reg[4] = AMPP_FUNCTION(A1L6, L1_ram_rom_data_shift_cntr_reg[4], !X5_Q[3], L1L59, L1L55);


--L1L60 is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|rtl~30
--operation mode is normal

L1L60 = AMPP_FUNCTION(L1_ram_rom_data_shift_cntr_reg[0], L1_ram_rom_data_shift_cntr_reg[2], L1_ram_rom_data_shift_cntr_reg[3], L1_ram_rom_data_shift_cntr_reg[4]);


--L1L11 is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|process1~1
--operation mode is normal

L1L11 = AMPP_FUNCTION(X5_Q[3], L1_ram_rom_data_shift_cntr_reg[1], X5_Q[1], L1L60);


--L1L12 is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|process1~3
--operation mode is normal

L1L12 = AMPP_FUNCTION(D1_jtag_debug_mode_usr1, X5L5, AB1_state[4], D1L29);


--L1L46 is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]~1357
--operation mode is normal

L1L46 = AMPP_FUNCTION(L1L12, L1L11);


--M2_word_counter[1] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]
--operation mode is arithmetic

M2_word_counter[1] = AMPP_FUNCTION(A1L6, M2_word_counter[1], VCC, M2L6, M2L7, M2L3);

--M2L5 is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~225
--operation mode is arithmetic

M2L5 = AMPP_FUNCTION(M2_word_counter[1], M2L3);


--M2_word_counter[4] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]
--operation mode is normal

M2_word_counter[4] = AMPP_FUNCTION(A1L6, M2_word_counter[4], VCC, M2L6, M2L7, M2L11);


--M2_word_counter[3] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]
--operation mode is arithmetic

M2_word_counter[3] = AMPP_FUNCTION(A1L6, M2_word_counter[3], VCC, M2L6, M2L7, M2L9);

--M2L11 is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~233
--operation mode is arithmetic

M2L11 = AMPP_FUNCTION(M2_word_counter[3], M2L9);


--M2_word_counter[2] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]
--operation mode is arithmetic

M2_word_counter[2] = AMPP_FUNCTION(A1L6, M2_word_counter[2], VCC, M2L6, M2L7, M2L5);

--M2L9 is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~237
--operation mode is arithmetic

M2L9 = AMPP_FUNCTION(M2_word_counter[2], M2L5);


--M2L19 is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1429
--operation mode is normal

M2L19 = AMPP_FUNCTION(M2_word_counter[1], M2_word_counter[4], M2_word_counter[3], M2_word_counter[2]);


--M2_word_counter[0] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]
--operation mode is arithmetic

M2_word_counter[0] = AMPP_FUNCTION(A1L6, M2_word_counter[0], VCC, M2L6, M2L7);

--M2L3 is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~241
--operation mode is arithmetic

M2L3 = AMPP_FUNCTION(M2_word_counter[0]);


--M2L20 is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1430
--operation mode is normal

M2L20 = AMPP_FUNCTION(AB1_state[8], D1_jtag_debug_mode_usr1, AB1_state[4], M2_word_counter[0]);


--M2_WORD_SR[1] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]
--operation mode is normal

M2_WORD_SR[1] = AMPP_FUNCTION(A1L6, M3L18, M2L20, M2L22, M2_WORD_SR[2], VCC, M2L17);


--D1L30 is sld_hub:sld_hub_inst|node_ena~43
--operation mode is normal

D1L30 = AMPP_FUNCTION(X8_Q[1], D1_jtag_debug_mode, X2_Q[0]);


--X6_Q[1] is sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:2:S_IRF|Q[1]
--operation mode is normal

X6_Q[1] = AMPP_FUNCTION(A1L6, X3_Q[1], D1_CLRN_SIGNAL, D1L4);


--D1L22 is sld_hub:sld_hub_inst|IRF_ENABLE[2]~113
--operation mode is normal

D1L22 = AMPP_FUNCTION(D1L6, D1L20, X8_Q[1], X2_Q[0]);


--X6_Q[2] is sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:2:S_IRF|Q[2]
--operation mode is normal

X6_Q[2] = AMPP_FUNCTION(A1L6, X3_Q[2], D1_CLRN_SIGNAL, D1L4);


--X6_Q[0] is sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:2:S_IRF|Q[0]
--operation mode is normal

X6_Q[0] = AMPP_FUNCTION(A1L6, X3_Q[0], D1_CLRN_SIGNAL, D1L4);


--P1_q_a[0] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|q_a[0]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
P1_q_a[0]_PORT_A_data_in = VCC;
P1_q_a[0]_PORT_A_data_in_reg = DFFE(P1_q_a[0]_PORT_A_data_in, P1_q_a[0]_clock_0, , , );
P1_q_a[0]_PORT_B_data_in = L2_ram_rom_data_reg[0];
P1_q_a[0]_PORT_B_data_in_reg = DFFE(P1_q_a[0]_PORT_B_data_in, P1_q_a[0]_clock_1, , , );
P1_q_a[0]_PORT_A_address = BUS(B1_COEF_INDEX[0], B1_COEF_INDEX[1], B1_COEF_INDEX[2], B1_COEF_INDEX[3], B1_COEF_INDEX[4], B1_COEF_INDEX[5], B1_COEF_INDEX[6]);
P1_q_a[0]_PORT_A_address_reg = DFFE(P1_q_a[0]_PORT_A_address, P1_q_a[0]_clock_0, , , );
P1_q_a[0]_PORT_B_address = BUS(L2_ram_rom_addr_reg[0], L2_ram_rom_addr_reg[1], L2_ram_rom_addr_reg[2], L2_ram_rom_addr_reg[3], L2_ram_rom_addr_reg[4], L2_ram_rom_addr_reg[5], L2_ram_rom_addr_reg[6]);
P1_q_a[0]_PORT_B_address_reg = DFFE(P1_q_a[0]_PORT_B_address, P1_q_a[0]_clock_1, , , );
P1_q_a[0]_PORT_A_write_enable = GND;
P1_q_a[0]_PORT_A_write_enable_reg = DFFE(P1_q_a[0]_PORT_A_write_enable, P1_q_a[0]_clock_0, , , );
P1_q_a[0]_PORT_B_write_enable = L2L2;
P1_q_a[0]_PORT_B_write_enable_reg = DFFE(P1_q_a[0]_PORT_B_write_enable, P1_q_a[0]_clock_1, , , );
P1_q_a[0]_clock_0 = 12_288MHz;
P1_q_a[0]_clock_1 = A1L6;
P1_q_a[0]_PORT_A_data_out = MEMORY(P1_q_a[0]_PORT_A_data_in_reg, P1_q_a[0]_PORT_B_data_in_reg, P1_q_a[0]_PORT_A_address_reg, P1_q_a[0]_PORT_B_address_reg, P1_q_a[0]_PORT_A_write_enable_reg, P1_q_a[0]_PORT_B_write_enable_reg, , , P1_q_a[0]_clock_0, P1_q_a[0]_clock_1, , , , );
P1_q_a[0] = P1_q_a[0]_PORT_A_data_out[0];

--P1_q_b[0] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|q_b[0]
P1_q_b[0]_PORT_A_data_in = VCC;
P1_q_b[0]_PORT_A_data_in_reg = DFFE(P1_q_b[0]_PORT_A_data_in, P1_q_b[0]_clock_0, , , );
P1_q_b[0]_PORT_B_data_in = L2_ram_rom_data_reg[0];
P1_q_b[0]_PORT_B_data_in_reg = DFFE(P1_q_b[0]_PORT_B_data_in, P1_q_b[0]_clock_1, , , );
P1_q_b[0]_PORT_A_address = BUS(B1_COEF_INDEX[0], B1_COEF_INDEX[1], B1_COEF_INDEX[2], B1_COEF_INDEX[3], B1_COEF_INDEX[4], B1_COEF_INDEX[5], B1_COEF_INDEX[6]);
P1_q_b[0]_PORT_A_address_reg = DFFE(P1_q_b[0]_PORT_A_address, P1_q_b[0]_clock_0, , , );
P1_q_b[0]_PORT_B_address = BUS(L2_ram_rom_addr_reg[0], L2_ram_rom_addr_reg[1], L2_ram_rom_addr_reg[2], L2_ram_rom_addr_reg[3], L2_ram_rom_addr_reg[4], L2_ram_rom_addr_reg[5], L2_ram_rom_addr_reg[6]);
P1_q_b[0]_PORT_B_address_reg = DFFE(P1_q_b[0]_PORT_B_address, P1_q_b[0]_clock_1, , , );
P1_q_b[0]_PORT_A_write_enable = GND;
P1_q_b[0]_PORT_A_write_enable_reg = DFFE(P1_q_b[0]_PORT_A_write_enable, P1_q_b[0]_clock_0, , , );
P1_q_b[0]_PORT_B_write_enable = L2L2;
P1_q_b[0]_PORT_B_write_enable_reg = DFFE(P1_q_b[0]_PORT_B_write_enable, P1_q_b[0]_clock_1, , , );
P1_q_b[0]_clock_0 = 12_288MHz;
P1_q_b[0]_clock_1 = A1L6;
P1_q_b[0]_PORT_B_data_out = MEMORY(P1_q_b[0]_PORT_A_data_in_reg, P1_q_b[0]_PORT_B_data_in_reg, P1_q_b[0]_PORT_A_address_reg, P1_q_b[0]_PORT_B_address_reg, P1_q_b[0]_PORT_A_write_enable_reg, P1_q_b[0]_PORT_B_write_enable_reg, , , P1_q_b[0]_clock_0, P1_q_b[0]_clock_1, , , , );
P1_q_b[0] = P1_q_b[0]_PORT_B_data_out[0];


--L2_ram_rom_data_reg[1] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]
--operation mode is normal

L2_ram_rom_data_reg[1] = AMPP_FUNCTION(A1L6, P1_q_b[1], L2_ram_rom_data_reg[2], L2L10, VCC, L2L45);


--X4_Q[3] is sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:2:IRF|Q[3]
--operation mode is normal

X4_Q[3] = AMPP_FUNCTION(A1L6, X6_Q[3], X3_Q[3], X2_Q[0], D1_CLRN_SIGNAL, D1L22);


--L2_ram_rom_data_shift_cntr_reg[1] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]
--operation mode is arithmetic

L2_ram_rom_data_shift_cntr_reg[1] = AMPP_FUNCTION(A1L6, L2_ram_rom_data_shift_cntr_reg[1], !X4_Q[3], L2L58, L2L48);

--L2L50 is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]~63
--operation mode is arithmetic

L2L50 = AMPP_FUNCTION(L2_ram_rom_data_shift_cntr_reg[1], L2L48);


--L2_ram_rom_data_shift_cntr_reg[0] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]
--operation mode is arithmetic

L2_ram_rom_data_shift_cntr_reg[0] = AMPP_FUNCTION(A1L6, L2_ram_rom_data_shift_cntr_reg[0], L2L11, !X4_Q[3], L2L58);

--L2L48 is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]~67
--operation mode is arithmetic

L2L48 = AMPP_FUNCTION(L2_ram_rom_data_shift_cntr_reg[0], L2L11);


--L2_ram_rom_data_shift_cntr_reg[2] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]
--operation mode is arithmetic

L2_ram_rom_data_shift_cntr_reg[2] = AMPP_FUNCTION(A1L6, L2_ram_rom_data_shift_cntr_reg[2], !X4_Q[3], L2L58, L2L50);

--L2L52 is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]~71
--operation mode is arithmetic

L2L52 = AMPP_FUNCTION(L2_ram_rom_data_shift_cntr_reg[2], L2L50);


--L2_ram_rom_data_shift_cntr_reg[3] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]
--operation mode is arithmetic

L2_ram_rom_data_shift_cntr_reg[3] = AMPP_FUNCTION(A1L6, L2_ram_rom_data_shift_cntr_reg[3], !X4_Q[3], L2L58, L2L52);

--L2L54 is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]~75
--operation mode is arithmetic

L2L54 = AMPP_FUNCTION(L2_ram_rom_data_shift_cntr_reg[3], L2L52);


--L2_ram_rom_data_shift_cntr_reg[4] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]
--operation mode is normal

L2_ram_rom_data_shift_cntr_reg[4] = AMPP_FUNCTION(A1L6, L2_ram_rom_data_shift_cntr_reg[4], !X4_Q[3], L2L58, L2L54);


--L2L59 is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|rtl~30
--operation mode is normal

L2L59 = AMPP_FUNCTION(L2_ram_rom_data_shift_cntr_reg[0], L2_ram_rom_data_shift_cntr_reg[2], L2_ram_rom_data_shift_cntr_reg[3], L2_ram_rom_data_shift_cntr_reg[4]);


--L2L10 is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|process1~1
--operation mode is normal

L2L10 = AMPP_FUNCTION(X4_Q[3], L2_ram_rom_data_shift_cntr_reg[1], X4_Q[1], L2L59);


--L2L11 is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|process1~3
--operation mode is normal

L2L11 = AMPP_FUNCTION(D1_jtag_debug_mode_usr1, X4L5, AB1_state[4], D1L30);


--L2L45 is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]~1357
--operation mode is normal

L2L45 = AMPP_FUNCTION(L2L11, L2L10);


--M3_word_counter[1] is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[1]
--operation mode is arithmetic

M3_word_counter[1] = AMPP_FUNCTION(A1L6, M3_word_counter[1], VCC, M3L7, M3L6, M3L4);

--M3L9 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[1]~257
--operation mode is arithmetic

M3L9 = AMPP_FUNCTION(M3_word_counter[1], M3L4);


--M3L22 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR~828
--operation mode is normal

M3L22 = AMPP_FUNCTION(AB1_state[8], D1_jtag_debug_mode_usr1, AB1_state[4], M3_word_counter[1]);


--M3_word_counter[2] is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[2]
--operation mode is arithmetic

M3_word_counter[2] = AMPP_FUNCTION(A1L6, M3_word_counter[2], VCC, M3L7, M3L6, M3L9);

--M3L11 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[2]~261
--operation mode is arithmetic

M3L11 = AMPP_FUNCTION(M3_word_counter[2], M3L9);


--M3_word_counter[0] is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[0]
--operation mode is arithmetic

M3_word_counter[0] = AMPP_FUNCTION(A1L6, M3_word_counter[0], VCC, M3L7, M3L6);

--M3L4 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[0]~265
--operation mode is arithmetic

M3L4 = AMPP_FUNCTION(M3_word_counter[0]);


--M3_word_counter[3] is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[3]
--operation mode is arithmetic

M3_word_counter[3] = AMPP_FUNCTION(A1L6, M3_word_counter[3], VCC, M3L7, M3L6, M3L11);

--M3L13 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[3]~269
--operation mode is arithmetic

M3L13 = AMPP_FUNCTION(M3_word_counter[3], M3L11);


--M3L23 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR~829
--operation mode is normal

M3L23 = AMPP_FUNCTION(M3_word_counter[2], M3_word_counter[0], M3_word_counter[3]);


--M3_WORD_SR[1] is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[1]
--operation mode is normal

M3_WORD_SR[1] = AMPP_FUNCTION(A1L6, M3_word_counter[1], M3L18, M3_WORD_SR[2], M3L24, VCC, M3L19);


--D1_jtag_debug_mode_usr0 is sld_hub:sld_hub_inst|jtag_debug_mode_usr0
--operation mode is normal

D1_jtag_debug_mode_usr0 = AMPP_FUNCTION(A1L6, A1L25, A1L26, Z1_dffs[1], Z1_dffs[0], AB1_state[0], AB1_state[12]);


--D1L27 is sld_hub:sld_hub_inst|jtag_debug_mode~2
--operation mode is normal

D1L27 = AMPP_FUNCTION(D1_jtag_debug_mode_usr1, D1_jtag_debug_mode_usr0);


--X3_Q[3] is sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[3]
--operation mode is normal

X3_Q[3] = AMPP_FUNCTION(A1L6, X3_Q[3], X3L4, X3L8, X3L9, D1_CLRN_SIGNAL);


--D1L2 is sld_hub:sld_hub_inst|comb~77
--operation mode is normal

D1L2 = AMPP_FUNCTION(AB1_state[4], AB1_state[3], D1_jtag_debug_mode_usr0, D1_jtag_debug_mode_usr1);


--D1L3 is sld_hub:sld_hub_inst|comb~78
--operation mode is normal

D1L3 = AMPP_FUNCTION(A1L8, D1L2, altera_internal_jtag, X3_Q[6]);


--L2_is_in_use_reg is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg
--operation mode is normal

L2_is_in_use_reg = AMPP_FUNCTION(A1L6, X4_Q[0], L2_is_in_use_reg, X4_Q[4], D1_CLRN_SIGNAL);


--L1_is_in_use_reg is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg
--operation mode is normal

L1_is_in_use_reg = AMPP_FUNCTION(A1L6, X5_Q[0], L1_is_in_use_reg, X5_Q[4], D1_CLRN_SIGNAL);


--X3_Q[5] is sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[5]
--operation mode is normal

X3_Q[5] = AMPP_FUNCTION(A1L6, X3_Q[6], X3_Q[5], AB1_state[4], D1_jtag_debug_mode_usr1, D1_CLRN_SIGNAL);


--BB1_dffe1a[3] is sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_9ie:auto_generated|dffe1a[3]
--operation mode is normal

BB1_dffe1a[3] = AMPP_FUNCTION(A1L6, X3_Q[1], X3_Q[2], D1L27, X3_Q[3], D1_CLRN_SIGNAL, D1L3);


--D1L18 is sld_hub:sld_hub_inst|IR_MUX_SEL[0]~24
--operation mode is normal

D1L18 = AMPP_FUNCTION(X3_Q[3], X3_Q[5], BB1_dffe1a[3]);


--D1L23 is sld_hub:sld_hub_inst|IRSR_ENA~24
--operation mode is normal

D1L23 = AMPP_FUNCTION(D1_jtag_debug_mode_usr1, AB1_state[4], AB1_state[3]);


--X3_Q[4] is sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[4]
--operation mode is normal

X3_Q[4] = AMPP_FUNCTION(A1L6, L2_ir_loaded_address_reg[3], L1_ir_loaded_address_reg[3], X3_Q[5], D1L18, D1_CLRN_SIGNAL, AB1_state[4], X3L4);


--X3L3 is sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[0]~586
--operation mode is normal

X3L3 = AMPP_FUNCTION(X3_Q[4], X3_Q[6], BB1_dffe1a[3]);


--X3L4 is sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[0]~587
--operation mode is normal

X3L4 = AMPP_FUNCTION(D1L23, AB1_state[4], D1L18, X3L3);


--W23L1 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~208
--operation mode is normal

W23L1_carry_eqn = W23L3;
W23L1 = W20L1 $ W17L1 $ W23L1_carry_eqn;


--B1L35 is FIR_core:inst|ACCU[16]~534
--operation mode is normal

B1L35 = B1_RUNNING # C1_NEW_SAMPLE;


--B1_ACCU[30] is FIR_core:inst|ACCU[30]
--operation mode is arithmetic

B1_ACCU[30]_carry_eqn = B1L62;
B1_ACCU[30]_lut_out = B1_ACCU[30] $ W23L2 $ !B1_ACCU[30]_carry_eqn;
B1_ACCU[30] = DFFEAS(B1_ACCU[30]_lut_out, 12_288MHz, VCC, , B1L35, , , B1L111, );

--B1L64 is FIR_core:inst|ACCU[30]~536
--operation mode is arithmetic

B1L64 = CARRY(B1_ACCU[30] & (W23L2 # !B1L62) # !B1_ACCU[30] & W23L2 & !B1L62);


--C1L96 is PCM3006:inst6|SAMPLE_OUT~0
--operation mode is normal

C1L96 = C1L9 & (!C1_LRCOUT_INT);


--B1_SAMPLE_OUT[13] is FIR_core:inst|SAMPLE_OUT[13]
--operation mode is normal

B1_SAMPLE_OUT[13]_lut_out = B1_ACCU[29];
B1_SAMPLE_OUT[13] = DFFEAS(B1_SAMPLE_OUT[13]_lut_out, 12_288MHz, VCC, , B1_LAST, , , , );


--C1_R_IN[12] is PCM3006:inst6|R_IN[12]
--operation mode is normal

C1_R_IN[12]_lut_out = B1_SAMPLE_OUT[12];
C1_R_IN[12] = DFFEAS(C1_R_IN[12]_lut_out, 12_288MHz, VCC, , B1_READY, , , , );


--C1_SHIFTOUT[27] is PCM3006:inst6|SHIFTOUT[27]
--operation mode is normal

C1_SHIFTOUT[27]_lut_out = A1L20 & (A1L21 & C1_R_IN[11] # !A1L21 & (C1_SHIFTOUT[26])) # !A1L20 & (C1_SHIFTOUT[26]);
C1_SHIFTOUT[27] = DFFEAS(C1_SHIFTOUT[27]_lut_out, 12_288MHz, VCC, , C1_NEGEDGE_BCK, , , , );


--AB1_state[1] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[1]
--operation mode is normal

AB1_state[1] = AMPP_FUNCTION(A1L6, AB1_state[0], AB1_state[8], AB1_state[1], AB1_state[15], VCC, A1L8);


--X1_Q[0] is sld_hub:sld_hub_inst|sld_dffex:RESET|Q[0]
--operation mode is normal

X1_Q[0] = AMPP_FUNCTION(A1L6, X1_Q[0], BB1_dffe1a[7], X1L3, X2_Q[0], D1_jtag_debug_mode_usr1);


--AB1_state[6] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[6]
--operation mode is normal

AB1_state[6] = AMPP_FUNCTION(A1L6, AB1_state[5], AB1_state[6], VCC, A1L8);


--AB1_state[15] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[15]
--operation mode is normal

AB1_state[15] = AMPP_FUNCTION(A1L6, AB1_state[12], AB1_state[14], VCC, !A1L8);


--AB1_state[11] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[11]
--operation mode is normal

AB1_state[11] = AMPP_FUNCTION(A1L6, AB1_state[11], AB1_state[10], AB1_state[14], VCC, A1L8);


--AB1_state[9] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[9]
--operation mode is normal

AB1_state[9] = AMPP_FUNCTION(A1L6, A1L8, AB1_state[2], VCC);


--AB1_tms_cnt[2] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[2]
--operation mode is normal

AB1_tms_cnt[2] = AMPP_FUNCTION(A1L6, AB1_tms_cnt[2], AB1_tms_cnt[1], AB1_tms_cnt[0], VCC, !A1L8);


--AB1_tms_cnt[1] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[1]
--operation mode is normal

AB1_tms_cnt[1] = AMPP_FUNCTION(A1L6, AB1_tms_cnt[1], AB1_tms_cnt[0], VCC, !A1L8);


--AB1_tms_cnt[0] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[0]
--operation mode is normal

AB1_tms_cnt[0] = AMPP_FUNCTION(A1L6, A1L8, AB1_tms_cnt[0], VCC);


--AB1L19 is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state~245
--operation mode is normal

AB1L19 = AMPP_FUNCTION(AB1_tms_cnt[2], AB1_tms_cnt[1], AB1_tms_cnt[0]);


--AB1_state[10] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[10]
--operation mode is normal

AB1_state[10] = AMPP_FUNCTION(A1L6, AB1_state[9], A1L8, VCC);


--M1L21 is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~891
--operation mode is normal

M1L21 = AMPP_FUNCTION(M1_word_counter[1], M1_word_counter[0], M1_word_counter[3]);


--M1L6 is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~252
--operation mode is normal

M1L6 = AMPP_FUNCTION(M1_word_counter[2], M1_word_counter[4], M1L21, M3_clear_signal);


--M1L7 is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~253
--operation mode is normal

M1L7 = AMPP_FUNCTION(L1L9, D1L29, AB1_state[4], M3_clear_signal);


--M1_WORD_SR[2] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]
--operation mode is normal

M1_WORD_SR[2] = AMPP_FUNCTION(A1L6, M3L18, M1L19, M1L22, M1_WORD_SR[3], VCC, M1L17);


--D1L28 is sld_hub:sld_hub_inst|jtag_debug_mode~171
--operation mode is normal

D1L28 = AMPP_FUNCTION(AB1_state[12], A1L8, AB1_state[2]);


--BB1_dffe1a[1] is sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_9ie:auto_generated|dffe1a[1]
--operation mode is normal

BB1_dffe1a[1] = AMPP_FUNCTION(A1L6, X3_Q[1], D1L27, X3_Q[2], X3_Q[3], D1_CLRN_SIGNAL, D1L3);


--X2L3 is sld_hub:sld_hub_inst|sld_dffex:BROADCAST|Q[0]~52
--operation mode is normal

X2L3 = AMPP_FUNCTION(X9_Q[0], BB1_dffe1a[1]);


--X1L3 is sld_hub:sld_hub_inst|sld_dffex:RESET|Q[0]~59
--operation mode is normal

X1L3 = AMPP_FUNCTION(AB1_state[8], D1_OK_TO_UPDATE_IR_Q);


--D1L5 is sld_hub:sld_hub_inst|GEN_SHADOW_IRF~1
--operation mode is normal

D1L5 = AMPP_FUNCTION(X8_Q[0], D1_OK_TO_UPDATE_IR_Q, AB1_state[5]);


--L2_ir_loaded_address_reg[0] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]
--operation mode is normal

L2_ir_loaded_address_reg[0] = AMPP_FUNCTION(A1L6, L2_ram_rom_addr_reg[0], !L2L12, L2L13);


--L1_ir_loaded_address_reg[0] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]
--operation mode is normal

L1_ir_loaded_address_reg[0] = AMPP_FUNCTION(A1L6, L1_ram_rom_addr_reg[0], !L1L13, L1L14);


--L2_ir_loaded_address_reg[1] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]
--operation mode is normal

L2_ir_loaded_address_reg[1] = AMPP_FUNCTION(A1L6, L2_ram_rom_addr_reg[1], !L2L12, L2L13);


--L1_ir_loaded_address_reg[1] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]
--operation mode is normal

L1_ir_loaded_address_reg[1] = AMPP_FUNCTION(A1L6, L1_ram_rom_addr_reg[1], !L1L13, L1L14);


--L1L2 is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|enable_write~11
--operation mode is normal

L1L2 = AMPP_FUNCTION(X5_Q[2], AB1_state[5], D1L29, D1_jtag_debug_mode_usr1);


--C1_LEFT_OUT[0] is PCM3006:inst6|LEFT_OUT[0]
--operation mode is normal

C1_LEFT_OUT[0]_lut_out = C1_SHIFTIN[16];
C1_LEFT_OUT[0] = DFFEAS(C1_LEFT_OUT[0]_lut_out, 12_288MHz, VCC, , C1L96, , , , );


--B1_H_INDEX[0] is FIR_core:inst|H_INDEX[0]
--operation mode is arithmetic

B1_H_INDEX[0]_lut_out = B1_H_INDEX[0] $ B1L35;
B1_H_INDEX[0] = DFFEAS(B1_H_INDEX[0]_lut_out, 12_288MHz, !SWITCH1, , , B1L66, , , B1_LAST);

--B1L99 is FIR_core:inst|H_INDEX[0]~136
--operation mode is arithmetic

B1L99 = CARRY(B1_H_INDEX[0] & B1L35);


--B1_H_INDEX[1] is FIR_core:inst|H_INDEX[1]
--operation mode is arithmetic

B1_H_INDEX[1]_carry_eqn = B1L99;
B1_H_INDEX[1]_lut_out = B1_H_INDEX[1] $ (B1_H_INDEX[1]_carry_eqn);
B1_H_INDEX[1] = DFFEAS(B1_H_INDEX[1]_lut_out, 12_288MHz, !SWITCH1, , , B1L68, , , B1_LAST);

--B1L101 is FIR_core:inst|H_INDEX[1]~140
--operation mode is arithmetic

B1L101 = CARRY(!B1L99 # !B1_H_INDEX[1]);


--B1_H_INDEX[2] is FIR_core:inst|H_INDEX[2]
--operation mode is arithmetic

B1_H_INDEX[2]_carry_eqn = B1L101;
B1_H_INDEX[2]_lut_out = B1_H_INDEX[2] $ (!B1_H_INDEX[2]_carry_eqn);
B1_H_INDEX[2] = DFFEAS(B1_H_INDEX[2]_lut_out, 12_288MHz, !SWITCH1, , , B1L70, , , B1_LAST);

--B1L103 is FIR_core:inst|H_INDEX[2]~144
--operation mode is arithmetic

B1L103 = CARRY(B1_H_INDEX[2] & (!B1L101));


--B1_H_INDEX[3] is FIR_core:inst|H_INDEX[3]
--operation mode is arithmetic

B1_H_INDEX[3]_carry_eqn = B1L103;
B1_H_INDEX[3]_lut_out = B1_H_INDEX[3] $ (B1_H_INDEX[3]_carry_eqn);
B1_H_INDEX[3] = DFFEAS(B1_H_INDEX[3]_lut_out, 12_288MHz, !SWITCH1, , , B1L72, , , B1_LAST);

--B1L105 is FIR_core:inst|H_INDEX[3]~148
--operation mode is arithmetic

B1L105 = CARRY(!B1L103 # !B1_H_INDEX[3]);


--B1_H_INDEX[4] is FIR_core:inst|H_INDEX[4]
--operation mode is arithmetic

B1_H_INDEX[4]_carry_eqn = B1L105;
B1_H_INDEX[4]_lut_out = B1_H_INDEX[4] $ (!B1_H_INDEX[4]_carry_eqn);
B1_H_INDEX[4] = DFFEAS(B1_H_INDEX[4]_lut_out, 12_288MHz, !SWITCH1, , , B1L74, , , B1_LAST);

--B1L107 is FIR_core:inst|H_INDEX[4]~152
--operation mode is arithmetic

B1L107 = CARRY(B1_H_INDEX[4] & (!B1L105));


--B1_H_INDEX[5] is FIR_core:inst|H_INDEX[5]
--operation mode is arithmetic

B1_H_INDEX[5]_carry_eqn = B1L107;
B1_H_INDEX[5]_lut_out = B1_H_INDEX[5] $ (B1_H_INDEX[5]_carry_eqn);
B1_H_INDEX[5] = DFFEAS(B1_H_INDEX[5]_lut_out, 12_288MHz, !SWITCH1, , , B1L76, , , B1_LAST);

--B1L109 is FIR_core:inst|H_INDEX[5]~156
--operation mode is arithmetic

B1L109 = CARRY(!B1L107 # !B1_H_INDEX[5]);


--B1_H_INDEX[6] is FIR_core:inst|H_INDEX[6]
--operation mode is normal

B1_H_INDEX[6]_carry_eqn = B1L109;
B1_H_INDEX[6]_lut_out = B1_H_INDEX[6] $ (!B1_H_INDEX[6]_carry_eqn);
B1_H_INDEX[6] = DFFEAS(B1_H_INDEX[6]_lut_out, 12_288MHz, !SWITCH1, , , B1L78, , , B1_LAST);


--L1_ram_rom_addr_reg[0] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]
--operation mode is arithmetic

L1_ram_rom_addr_reg[0] = AMPP_FUNCTION(A1L6, L1_ram_rom_incr_addr, L1_ram_rom_addr_reg[0], L1_ram_rom_addr_reg[1], !X5_Q[0], L1L10);

--L1L17 is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]~106
--operation mode is arithmetic

L1L17 = AMPP_FUNCTION(L1_ram_rom_incr_addr, L1_ram_rom_addr_reg[0]);


--L1_ram_rom_addr_reg[1] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]
--operation mode is arithmetic

L1_ram_rom_addr_reg[1] = AMPP_FUNCTION(A1L6, L1_ram_rom_addr_reg[1], L1_ram_rom_addr_reg[2], !X5_Q[0], L1L10, L1L17);

--L1L19 is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]~110
--operation mode is arithmetic

L1L19 = AMPP_FUNCTION(L1_ram_rom_addr_reg[1], L1L17);


--L1_ram_rom_addr_reg[2] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]
--operation mode is arithmetic

L1_ram_rom_addr_reg[2] = AMPP_FUNCTION(A1L6, L1_ram_rom_addr_reg[2], L1_ram_rom_addr_reg[3], !X5_Q[0], L1L10, L1L19);

--L1L21 is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]~114
--operation mode is arithmetic

L1L21 = AMPP_FUNCTION(L1_ram_rom_addr_reg[2], L1L19);


--L1_ram_rom_addr_reg[3] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]
--operation mode is arithmetic

L1_ram_rom_addr_reg[3] = AMPP_FUNCTION(A1L6, L1_ram_rom_addr_reg[3], L1_ram_rom_addr_reg[4], !X5_Q[0], L1L10, L1L21);

--L1L23 is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]~118
--operation mode is arithmetic

L1L23 = AMPP_FUNCTION(L1_ram_rom_addr_reg[3], L1L21);


--L1_ram_rom_addr_reg[4] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]
--operation mode is arithmetic

L1_ram_rom_addr_reg[4] = AMPP_FUNCTION(A1L6, L1_ram_rom_addr_reg[4], L1_ram_rom_addr_reg[5], !X5_Q[0], L1L10, L1L23);

--L1L25 is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]~122
--operation mode is arithmetic

L1L25 = AMPP_FUNCTION(L1_ram_rom_addr_reg[4], L1L23);


--L1_ram_rom_addr_reg[5] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]
--operation mode is arithmetic

L1_ram_rom_addr_reg[5] = AMPP_FUNCTION(A1L6, L1_ram_rom_addr_reg[5], L1_ram_rom_addr_reg[6], !X5_Q[0], L1L10, L1L25);

--L1L27 is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]~126
--operation mode is arithmetic

L1L27 = AMPP_FUNCTION(L1_ram_rom_addr_reg[5], L1L25);


--L1_ram_rom_addr_reg[6] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]
--operation mode is normal

L1_ram_rom_addr_reg[6] = AMPP_FUNCTION(A1L6, L1_ram_rom_addr_reg[6], altera_internal_jtag, !X5_Q[0], L1L10, L1L27);


--K1_q_a[1] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|q_a[1]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
K1_q_a[1]_PORT_A_data_in = C1_LEFT_OUT[1];
K1_q_a[1]_PORT_A_data_in_reg = DFFE(K1_q_a[1]_PORT_A_data_in, K1_q_a[1]_clock_0, , , );
K1_q_a[1]_PORT_B_data_in = L1_ram_rom_data_reg[1];
K1_q_a[1]_PORT_B_data_in_reg = DFFE(K1_q_a[1]_PORT_B_data_in, K1_q_a[1]_clock_1, , , );
K1_q_a[1]_PORT_A_address = BUS(B1_H_INDEX[0], B1_H_INDEX[1], B1_H_INDEX[2], B1_H_INDEX[3], B1_H_INDEX[4], B1_H_INDEX[5], B1_H_INDEX[6]);
K1_q_a[1]_PORT_A_address_reg = DFFE(K1_q_a[1]_PORT_A_address, K1_q_a[1]_clock_0, , , );
K1_q_a[1]_PORT_B_address = BUS(L1_ram_rom_addr_reg[0], L1_ram_rom_addr_reg[1], L1_ram_rom_addr_reg[2], L1_ram_rom_addr_reg[3], L1_ram_rom_addr_reg[4], L1_ram_rom_addr_reg[5], L1_ram_rom_addr_reg[6]);
K1_q_a[1]_PORT_B_address_reg = DFFE(K1_q_a[1]_PORT_B_address, K1_q_a[1]_clock_1, , , );
K1_q_a[1]_PORT_A_write_enable = B1L111;
K1_q_a[1]_PORT_A_write_enable_reg = DFFE(K1_q_a[1]_PORT_A_write_enable, K1_q_a[1]_clock_0, , , );
K1_q_a[1]_PORT_B_write_enable = L1L2;
K1_q_a[1]_PORT_B_write_enable_reg = DFFE(K1_q_a[1]_PORT_B_write_enable, K1_q_a[1]_clock_1, , , );
K1_q_a[1]_clock_0 = 12_288MHz;
K1_q_a[1]_clock_1 = A1L6;
K1_q_a[1]_PORT_A_data_out = MEMORY(K1_q_a[1]_PORT_A_data_in_reg, K1_q_a[1]_PORT_B_data_in_reg, K1_q_a[1]_PORT_A_address_reg, K1_q_a[1]_PORT_B_address_reg, K1_q_a[1]_PORT_A_write_enable_reg, K1_q_a[1]_PORT_B_write_enable_reg, , , K1_q_a[1]_clock_0, K1_q_a[1]_clock_1, , , , );
K1_q_a[1] = K1_q_a[1]_PORT_A_data_out[0];

--K1_q_b[1] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|q_b[1]
K1_q_b[1]_PORT_A_data_in = C1_LEFT_OUT[1];
K1_q_b[1]_PORT_A_data_in_reg = DFFE(K1_q_b[1]_PORT_A_data_in, K1_q_b[1]_clock_0, , , );
K1_q_b[1]_PORT_B_data_in = L1_ram_rom_data_reg[1];
K1_q_b[1]_PORT_B_data_in_reg = DFFE(K1_q_b[1]_PORT_B_data_in, K1_q_b[1]_clock_1, , , );
K1_q_b[1]_PORT_A_address = BUS(B1_H_INDEX[0], B1_H_INDEX[1], B1_H_INDEX[2], B1_H_INDEX[3], B1_H_INDEX[4], B1_H_INDEX[5], B1_H_INDEX[6]);
K1_q_b[1]_PORT_A_address_reg = DFFE(K1_q_b[1]_PORT_A_address, K1_q_b[1]_clock_0, , , );
K1_q_b[1]_PORT_B_address = BUS(L1_ram_rom_addr_reg[0], L1_ram_rom_addr_reg[1], L1_ram_rom_addr_reg[2], L1_ram_rom_addr_reg[3], L1_ram_rom_addr_reg[4], L1_ram_rom_addr_reg[5], L1_ram_rom_addr_reg[6]);
K1_q_b[1]_PORT_B_address_reg = DFFE(K1_q_b[1]_PORT_B_address, K1_q_b[1]_clock_1, , , );
K1_q_b[1]_PORT_A_write_enable = B1L111;
K1_q_b[1]_PORT_A_write_enable_reg = DFFE(K1_q_b[1]_PORT_A_write_enable, K1_q_b[1]_clock_0, , , );
K1_q_b[1]_PORT_B_write_enable = L1L2;
K1_q_b[1]_PORT_B_write_enable_reg = DFFE(K1_q_b[1]_PORT_B_write_enable, K1_q_b[1]_clock_1, , , );
K1_q_b[1]_clock_0 = 12_288MHz;
K1_q_b[1]_clock_1 = A1L6;
K1_q_b[1]_PORT_B_data_out = MEMORY(K1_q_b[1]_PORT_A_data_in_reg, K1_q_b[1]_PORT_B_data_in_reg, K1_q_b[1]_PORT_A_address_reg, K1_q_b[1]_PORT_B_address_reg, K1_q_b[1]_PORT_A_write_enable_reg, K1_q_b[1]_PORT_B_write_enable_reg, , , K1_q_b[1]_clock_0, K1_q_b[1]_clock_1, , , , );
K1_q_b[1] = K1_q_b[1]_PORT_B_data_out[0];


--L1_ram_rom_data_reg[2] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]
--operation mode is normal

L1_ram_rom_data_reg[2] = AMPP_FUNCTION(A1L6, K1_q_b[2], L1_ram_rom_data_reg[3], L1L11, VCC, L1L46);


--X7_Q[3] is sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[3]
--operation mode is normal

X7_Q[3] = AMPP_FUNCTION(A1L6, X3_Q[3], D1_CLRN_SIGNAL, D1L5);


--L1L59 is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|rtl~0
--operation mode is normal

L1L59 = AMPP_FUNCTION(L1_ram_rom_data_shift_cntr_reg[1], L1L60);


--M2L21 is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1432
--operation mode is normal

M2L21 = AMPP_FUNCTION(M2_word_counter[3], M2_word_counter[1], M2_word_counter[0]);


--M2L6 is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~244
--operation mode is normal

M2L6 = AMPP_FUNCTION(M2_word_counter[4], M2_word_counter[2], M2L21, M3_clear_signal);


--M2L7 is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~245
--operation mode is normal

M2L7 = AMPP_FUNCTION(L1L9, D1L30, AB1_state[4], M3_clear_signal);


--M2L22 is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1433
--operation mode is normal

M2L22 = AMPP_FUNCTION(M2_word_counter[4], M2_word_counter[3], M2_word_counter[2], M2_word_counter[1]);


--M2_WORD_SR[2] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]
--operation mode is normal

M2_WORD_SR[2] = AMPP_FUNCTION(A1L6, M2L23, M3L25, M2L24, M2L26, VCC, M2L17);


--D1L4 is sld_hub:sld_hub_inst|GEN_SHADOW_IRF~0
--operation mode is normal

D1L4 = AMPP_FUNCTION(X8_Q[1], D1_OK_TO_UPDATE_IR_Q, AB1_state[5]);


--L2L2 is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|enable_write~11
--operation mode is normal

L2L2 = AMPP_FUNCTION(X4_Q[2], AB1_state[5], D1L30, D1_jtag_debug_mode_usr1);


--L2_ram_rom_addr_reg[0] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]
--operation mode is arithmetic

L2_ram_rom_addr_reg[0] = AMPP_FUNCTION(A1L6, L2_ram_rom_incr_addr, L2_ram_rom_addr_reg[0], L2_ram_rom_addr_reg[1], !X4_Q[0], L2L9);

--L2L16 is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]~106
--operation mode is arithmetic

L2L16 = AMPP_FUNCTION(L2_ram_rom_incr_addr, L2_ram_rom_addr_reg[0]);


--L2_ram_rom_addr_reg[1] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]
--operation mode is arithmetic

L2_ram_rom_addr_reg[1] = AMPP_FUNCTION(A1L6, L2_ram_rom_addr_reg[1], L2_ram_rom_addr_reg[2], !X4_Q[0], L2L9, L2L16);

--L2L18 is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]~110
--operation mode is arithmetic

L2L18 = AMPP_FUNCTION(L2_ram_rom_addr_reg[1], L2L16);


--L2_ram_rom_addr_reg[2] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]
--operation mode is arithmetic

L2_ram_rom_addr_reg[2] = AMPP_FUNCTION(A1L6, L2_ram_rom_addr_reg[2], L2_ram_rom_addr_reg[3], !X4_Q[0], L2L9, L2L18);

--L2L20 is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]~114
--operation mode is arithmetic

L2L20 = AMPP_FUNCTION(L2_ram_rom_addr_reg[2], L2L18);


--L2_ram_rom_addr_reg[3] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]
--operation mode is arithmetic

L2_ram_rom_addr_reg[3] = AMPP_FUNCTION(A1L6, L2_ram_rom_addr_reg[3], L2_ram_rom_addr_reg[4], !X4_Q[0], L2L9, L2L20);

--L2L22 is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]~118
--operation mode is arithmetic

L2L22 = AMPP_FUNCTION(L2_ram_rom_addr_reg[3], L2L20);


--L2_ram_rom_addr_reg[4] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]
--operation mode is arithmetic

L2_ram_rom_addr_reg[4] = AMPP_FUNCTION(A1L6, L2_ram_rom_addr_reg[4], L2_ram_rom_addr_reg[5], !X4_Q[0], L2L9, L2L22);

--L2L24 is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]~122
--operation mode is arithmetic

L2L24 = AMPP_FUNCTION(L2_ram_rom_addr_reg[4], L2L22);


--L2_ram_rom_addr_reg[5] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]
--operation mode is arithmetic

L2_ram_rom_addr_reg[5] = AMPP_FUNCTION(A1L6, L2_ram_rom_addr_reg[5], L2_ram_rom_addr_reg[6], !X4_Q[0], L2L9, L2L24);

--L2L26 is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]~126
--operation mode is arithmetic

L2L26 = AMPP_FUNCTION(L2_ram_rom_addr_reg[5], L2L24);


--L2_ram_rom_addr_reg[6] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]
--operation mode is normal

L2_ram_rom_addr_reg[6] = AMPP_FUNCTION(A1L6, L2_ram_rom_addr_reg[6], altera_internal_jtag, !X4_Q[0], L2L9, L2L26);


--P1_q_a[1] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|q_a[1]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
P1_q_a[1]_PORT_A_data_in = VCC;
P1_q_a[1]_PORT_A_data_in_reg = DFFE(P1_q_a[1]_PORT_A_data_in, P1_q_a[1]_clock_0, , , );
P1_q_a[1]_PORT_B_data_in = L2_ram_rom_data_reg[1];
P1_q_a[1]_PORT_B_data_in_reg = DFFE(P1_q_a[1]_PORT_B_data_in, P1_q_a[1]_clock_1, , , );
P1_q_a[1]_PORT_A_address = BUS(B1_COEF_INDEX[0], B1_COEF_INDEX[1], B1_COEF_INDEX[2], B1_COEF_INDEX[3], B1_COEF_INDEX[4], B1_COEF_INDEX[5], B1_COEF_INDEX[6]);
P1_q_a[1]_PORT_A_address_reg = DFFE(P1_q_a[1]_PORT_A_address, P1_q_a[1]_clock_0, , , );
P1_q_a[1]_PORT_B_address = BUS(L2_ram_rom_addr_reg[0], L2_ram_rom_addr_reg[1], L2_ram_rom_addr_reg[2], L2_ram_rom_addr_reg[3], L2_ram_rom_addr_reg[4], L2_ram_rom_addr_reg[5], L2_ram_rom_addr_reg[6]);
P1_q_a[1]_PORT_B_address_reg = DFFE(P1_q_a[1]_PORT_B_address, P1_q_a[1]_clock_1, , , );
P1_q_a[1]_PORT_A_write_enable = GND;
P1_q_a[1]_PORT_A_write_enable_reg = DFFE(P1_q_a[1]_PORT_A_write_enable, P1_q_a[1]_clock_0, , , );
P1_q_a[1]_PORT_B_write_enable = L2L2;
P1_q_a[1]_PORT_B_write_enable_reg = DFFE(P1_q_a[1]_PORT_B_write_enable, P1_q_a[1]_clock_1, , , );
P1_q_a[1]_clock_0 = 12_288MHz;
P1_q_a[1]_clock_1 = A1L6;
P1_q_a[1]_PORT_A_data_out = MEMORY(P1_q_a[1]_PORT_A_data_in_reg, P1_q_a[1]_PORT_B_data_in_reg, P1_q_a[1]_PORT_A_address_reg, P1_q_a[1]_PORT_B_address_reg, P1_q_a[1]_PORT_A_write_enable_reg, P1_q_a[1]_PORT_B_write_enable_reg, , , P1_q_a[1]_clock_0, P1_q_a[1]_clock_1, , , , );
P1_q_a[1] = P1_q_a[1]_PORT_A_data_out[0];

--P1_q_b[1] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|q_b[1]
P1_q_b[1]_PORT_A_data_in = VCC;
P1_q_b[1]_PORT_A_data_in_reg = DFFE(P1_q_b[1]_PORT_A_data_in, P1_q_b[1]_clock_0, , , );
P1_q_b[1]_PORT_B_data_in = L2_ram_rom_data_reg[1];
P1_q_b[1]_PORT_B_data_in_reg = DFFE(P1_q_b[1]_PORT_B_data_in, P1_q_b[1]_clock_1, , , );
P1_q_b[1]_PORT_A_address = BUS(B1_COEF_INDEX[0], B1_COEF_INDEX[1], B1_COEF_INDEX[2], B1_COEF_INDEX[3], B1_COEF_INDEX[4], B1_COEF_INDEX[5], B1_COEF_INDEX[6]);
P1_q_b[1]_PORT_A_address_reg = DFFE(P1_q_b[1]_PORT_A_address, P1_q_b[1]_clock_0, , , );
P1_q_b[1]_PORT_B_address = BUS(L2_ram_rom_addr_reg[0], L2_ram_rom_addr_reg[1], L2_ram_rom_addr_reg[2], L2_ram_rom_addr_reg[3], L2_ram_rom_addr_reg[4], L2_ram_rom_addr_reg[5], L2_ram_rom_addr_reg[6]);
P1_q_b[1]_PORT_B_address_reg = DFFE(P1_q_b[1]_PORT_B_address, P1_q_b[1]_clock_1, , , );
P1_q_b[1]_PORT_A_write_enable = GND;
P1_q_b[1]_PORT_A_write_enable_reg = DFFE(P1_q_b[1]_PORT_A_write_enable, P1_q_b[1]_clock_0, , , );
P1_q_b[1]_PORT_B_write_enable = L2L2;
P1_q_b[1]_PORT_B_write_enable_reg = DFFE(P1_q_b[1]_PORT_B_write_enable, P1_q_b[1]_clock_1, , , );
P1_q_b[1]_clock_0 = 12_288MHz;
P1_q_b[1]_clock_1 = A1L6;
P1_q_b[1]_PORT_B_data_out = MEMORY(P1_q_b[1]_PORT_A_data_in_reg, P1_q_b[1]_PORT_B_data_in_reg, P1_q_b[1]_PORT_A_address_reg, P1_q_b[1]_PORT_B_address_reg, P1_q_b[1]_PORT_A_write_enable_reg, P1_q_b[1]_PORT_B_write_enable_reg, , , P1_q_b[1]_clock_0, P1_q_b[1]_clock_1, , , , );
P1_q_b[1] = P1_q_b[1]_PORT_B_data_out[0];


--L2_ram_rom_data_reg[2] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]
--operation mode is normal

L2_ram_rom_data_reg[2] = AMPP_FUNCTION(A1L6, P1_q_b[2], L2_ram_rom_data_reg[3], L2L10, VCC, L2L45);


--X6_Q[3] is sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:2:S_IRF|Q[3]
--operation mode is normal

X6_Q[3] = AMPP_FUNCTION(A1L6, X3_Q[3], D1_CLRN_SIGNAL, D1L4);


--L2L58 is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|rtl~0
--operation mode is normal

L2L58 = AMPP_FUNCTION(L2_ram_rom_data_shift_cntr_reg[1], L2L59);


--M3L5 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[0]~272
--operation mode is normal

M3L5 = AMPP_FUNCTION(M3_word_counter[1], M3_word_counter[2], M3_word_counter[0], M3_word_counter[3]);


--M3_word_counter[4] is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[4]
--operation mode is normal

M3_word_counter[4] = AMPP_FUNCTION(A1L6, M3_word_counter[4], VCC, M3L7, M3L6, M3L13);


--M3L6 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[0]~277
--operation mode is normal

M3L6 = AMPP_FUNCTION(AB1_state[4], AB1_state[3], D1_jtag_debug_mode_usr0, M3_clear_signal);


--M3_WORD_SR[2] is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[2]
--operation mode is normal

M3_WORD_SR[2] = AMPP_FUNCTION(A1L6, M3L18, M3L24, M3L26, M3_WORD_SR[3], VCC, M3L19);


--M3L24 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR~831
--operation mode is normal

M3L24 = AMPP_FUNCTION(AB1_state[8], D1_jtag_debug_mode_usr1, AB1_state[4], M3_word_counter[2]);


--L1_ir_loaded_address_reg[2] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]
--operation mode is normal

L1_ir_loaded_address_reg[2] = AMPP_FUNCTION(A1L6, L1_ram_rom_addr_reg[2], !L1L13, L1L14);


--L2_ir_loaded_address_reg[2] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]
--operation mode is normal

L2_ir_loaded_address_reg[2] = AMPP_FUNCTION(A1L6, L2_ram_rom_addr_reg[2], !L2L12, L2L13);


--X3L8 is sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[3]~588
--operation mode is normal

X3L8 = AMPP_FUNCTION(L1_ir_loaded_address_reg[2], L2_ir_loaded_address_reg[2], D1L18, AB1_state[4]);


--X3L9 is sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[3]~589
--operation mode is normal

X3L9 = AMPP_FUNCTION(AB1_state[4], X3_Q[4]);


--X4_Q[4] is sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:2:IRF|Q[4]
--operation mode is normal

X4_Q[4] = AMPP_FUNCTION(A1L6, X6_Q[4], X3_Q[4], X2_Q[0], D1_CLRN_SIGNAL, D1L22);


--X5_Q[4] is sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[4]
--operation mode is normal

X5_Q[4] = AMPP_FUNCTION(A1L6, X7_Q[4], X3_Q[4], X2_Q[0], D1_CLRN_SIGNAL, D1L21);


--L2_ir_loaded_address_reg[3] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]
--operation mode is normal

L2_ir_loaded_address_reg[3] = AMPP_FUNCTION(A1L6, L2_ram_rom_addr_reg[3], !L2L12, L2L13);


--L1_ir_loaded_address_reg[3] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]
--operation mode is normal

L1_ir_loaded_address_reg[3] = AMPP_FUNCTION(A1L6, L1_ram_rom_addr_reg[3], !L1L13, L1L14);


--W20L1 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~176
--operation mode is normal

W20L1_carry_eqn = W20L3;
W20L1 = W14L1 $ W11L1 $ W20L1_carry_eqn;


--W17L1 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~176
--operation mode is normal

W17L1_carry_eqn = W17L3;
W17L1 = W8L1 $ W5L1 $ W17L1_carry_eqn;


--W23L2 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~213
--operation mode is arithmetic

W23L2_carry_eqn = W23L5;
W23L2 = W20L1 $ W17L2 $ !W23L2_carry_eqn;

--W23L3 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~215
--operation mode is arithmetic

W23L3 = CARRY(W20L1 & (W17L2 # !W23L5) # !W20L1 & W17L2 & !W23L5);


--B1_ACCU[29] is FIR_core:inst|ACCU[29]
--operation mode is arithmetic

B1_ACCU[29]_carry_eqn = B1L60;
B1_ACCU[29]_lut_out = B1_ACCU[29] $ W23L4 $ B1_ACCU[29]_carry_eqn;
B1_ACCU[29] = DFFEAS(B1_ACCU[29]_lut_out, 12_288MHz, VCC, , B1L35, , , B1L111, );

--B1L62 is FIR_core:inst|ACCU[29]~540
--operation mode is arithmetic

B1L62 = CARRY(B1_ACCU[29] & !W23L4 & !B1L60 # !B1_ACCU[29] & (!B1L60 # !W23L4));


--B1_SAMPLE_OUT[12] is FIR_core:inst|SAMPLE_OUT[12]
--operation mode is normal

B1_SAMPLE_OUT[12]_lut_out = B1_ACCU[28];
B1_SAMPLE_OUT[12] = DFFEAS(B1_SAMPLE_OUT[12]_lut_out, 12_288MHz, VCC, , B1_LAST, , , , );


--C1_R_IN[11] is PCM3006:inst6|R_IN[11]
--operation mode is normal

C1_R_IN[11]_lut_out = B1_SAMPLE_OUT[11];
C1_R_IN[11] = DFFEAS(C1_R_IN[11]_lut_out, 12_288MHz, VCC, , B1_READY, , , , );


--C1_SHIFTOUT[26] is PCM3006:inst6|SHIFTOUT[26]
--operation mode is normal

C1_SHIFTOUT[26]_lut_out = A1L20 & (A1L21 & C1_R_IN[10] # !A1L21 & (C1_SHIFTOUT[25])) # !A1L20 & (C1_SHIFTOUT[25]);
C1_SHIFTOUT[26] = DFFEAS(C1_SHIFTOUT[26]_lut_out, 12_288MHz, VCC, , C1_NEGEDGE_BCK, , , , );


--BB1_dffe1a[7] is sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_9ie:auto_generated|dffe1a[7]
--operation mode is normal

BB1_dffe1a[7] = AMPP_FUNCTION(A1L6, X3_Q[1], X3_Q[2], X3_Q[3], D1L27, D1_CLRN_SIGNAL, D1L3);


--AB1_state[14] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[14]
--operation mode is normal

AB1_state[14] = AMPP_FUNCTION(A1L6, A1L8, AB1_state[13], VCC);


--M1L22 is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~893
--operation mode is normal

M1L22 = AMPP_FUNCTION(M1_word_counter[4], M1_word_counter[0], M1_word_counter[3], M1_word_counter[1]);


--M1_WORD_SR[3] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]
--operation mode is normal

M1_WORD_SR[3] = AMPP_FUNCTION(A1L6, M3L27, M3L25, M1L24, VCC, M1L17);


--L2L12 is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|process4~0
--operation mode is normal

L2L12 = AMPP_FUNCTION(X4_Q[0], X4_Q[4]);


--L2L13 is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|process4~24
--operation mode is normal

L2L13 = AMPP_FUNCTION(AB1_state[5], D1L30, X4_Q[3], D1_jtag_debug_mode_usr1);


--L1L13 is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|process4~0
--operation mode is normal

L1L13 = AMPP_FUNCTION(X5_Q[0], X5_Q[4]);


--L1L14 is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|process4~12
--operation mode is normal

L1L14 = AMPP_FUNCTION(AB1_state[5], D1L29, X5_Q[3], D1_jtag_debug_mode_usr1);


--C1_SHIFTIN[16] is PCM3006:inst6|SHIFTIN[16]
--operation mode is normal

C1_SHIFTIN[16]_lut_out = C1_SHIFTIN[15];
C1_SHIFTIN[16] = DFFEAS(C1_SHIFTIN[16]_lut_out, 12_288MHz, VCC, , C1_POSEDGE_BCK, , , , );


--B1L66 is FIR_core:inst|add~1701
--operation mode is arithmetic

B1L66 = !B1_START_INDEX[0];

--B1L67 is FIR_core:inst|add~1703
--operation mode is arithmetic

B1L67 = CARRY(B1_START_INDEX[0]);


--B1L68 is FIR_core:inst|add~1706
--operation mode is arithmetic

B1L68_carry_eqn = B1L67;
B1L68 = B1_START_INDEX[1] $ (!B1L68_carry_eqn);

--B1L69 is FIR_core:inst|add~1708
--operation mode is arithmetic

B1L69 = CARRY(!B1_START_INDEX[1] & (!B1L67));


--B1L70 is FIR_core:inst|add~1711
--operation mode is arithmetic

B1L70_carry_eqn = B1L69;
B1L70 = B1_START_INDEX[2] $ (B1L70_carry_eqn);

--B1L71 is FIR_core:inst|add~1713
--operation mode is arithmetic

B1L71 = CARRY(B1_START_INDEX[2] # !B1L69);


--B1L72 is FIR_core:inst|add~1716
--operation mode is arithmetic

B1L72_carry_eqn = B1L71;
B1L72 = B1_START_INDEX[3] $ (!B1L72_carry_eqn);

--B1L73 is FIR_core:inst|add~1718
--operation mode is arithmetic

B1L73 = CARRY(!B1_START_INDEX[3] & (!B1L71));


--B1L74 is FIR_core:inst|add~1721
--operation mode is arithmetic

B1L74_carry_eqn = B1L73;
B1L74 = B1_START_INDEX[4] $ (B1L74_carry_eqn);

--B1L75 is FIR_core:inst|add~1723
--operation mode is arithmetic

B1L75 = CARRY(B1_START_INDEX[4] # !B1L73);


--B1L76 is FIR_core:inst|add~1726
--operation mode is arithmetic

B1L76_carry_eqn = B1L75;
B1L76 = B1_START_INDEX[5] $ (!B1L76_carry_eqn);

--B1L77 is FIR_core:inst|add~1728
--operation mode is arithmetic

B1L77 = CARRY(!B1_START_INDEX[5] & (!B1L75));


--B1L78 is FIR_core:inst|add~1731
--operation mode is normal

B1L78_carry_eqn = B1L77;
B1L78 = B1_START_INDEX[6] $ (B1L78_carry_eqn);


--L1L58 is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_incr_addr~20
--operation mode is normal

L1L58 = AMPP_FUNCTION(AB1_state[8], X5_Q[2], D1L29, D1_jtag_debug_mode_usr1);


--L1_ram_rom_incr_addr is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_incr_addr
--operation mode is normal

L1_ram_rom_incr_addr = AMPP_FUNCTION(L1L58, X5_Q[1], L1L60, L1_ram_rom_data_shift_cntr_reg[1]);


--L1L10 is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|process0~12
--operation mode is normal

L1L10 = AMPP_FUNCTION(AB1_state[4], D1L29, X5_Q[3], D1_jtag_debug_mode_usr1);


--C1_LEFT_OUT[1] is PCM3006:inst6|LEFT_OUT[1]
--operation mode is normal

C1_LEFT_OUT[1]_lut_out = C1_SHIFTIN[17];
C1_LEFT_OUT[1] = DFFEAS(C1_LEFT_OUT[1]_lut_out, 12_288MHz, VCC, , C1L96, , , , );


--K1_q_a[2] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|q_a[2]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
K1_q_a[2]_PORT_A_data_in = C1_LEFT_OUT[2];
K1_q_a[2]_PORT_A_data_in_reg = DFFE(K1_q_a[2]_PORT_A_data_in, K1_q_a[2]_clock_0, , , );
K1_q_a[2]_PORT_B_data_in = L1_ram_rom_data_reg[2];
K1_q_a[2]_PORT_B_data_in_reg = DFFE(K1_q_a[2]_PORT_B_data_in, K1_q_a[2]_clock_1, , , );
K1_q_a[2]_PORT_A_address = BUS(B1_H_INDEX[0], B1_H_INDEX[1], B1_H_INDEX[2], B1_H_INDEX[3], B1_H_INDEX[4], B1_H_INDEX[5], B1_H_INDEX[6]);
K1_q_a[2]_PORT_A_address_reg = DFFE(K1_q_a[2]_PORT_A_address, K1_q_a[2]_clock_0, , , );
K1_q_a[2]_PORT_B_address = BUS(L1_ram_rom_addr_reg[0], L1_ram_rom_addr_reg[1], L1_ram_rom_addr_reg[2], L1_ram_rom_addr_reg[3], L1_ram_rom_addr_reg[4], L1_ram_rom_addr_reg[5], L1_ram_rom_addr_reg[6]);
K1_q_a[2]_PORT_B_address_reg = DFFE(K1_q_a[2]_PORT_B_address, K1_q_a[2]_clock_1, , , );
K1_q_a[2]_PORT_A_write_enable = B1L111;
K1_q_a[2]_PORT_A_write_enable_reg = DFFE(K1_q_a[2]_PORT_A_write_enable, K1_q_a[2]_clock_0, , , );
K1_q_a[2]_PORT_B_write_enable = L1L2;
K1_q_a[2]_PORT_B_write_enable_reg = DFFE(K1_q_a[2]_PORT_B_write_enable, K1_q_a[2]_clock_1, , , );
K1_q_a[2]_clock_0 = 12_288MHz;
K1_q_a[2]_clock_1 = A1L6;
K1_q_a[2]_PORT_A_data_out = MEMORY(K1_q_a[2]_PORT_A_data_in_reg, K1_q_a[2]_PORT_B_data_in_reg, K1_q_a[2]_PORT_A_address_reg, K1_q_a[2]_PORT_B_address_reg, K1_q_a[2]_PORT_A_write_enable_reg, K1_q_a[2]_PORT_B_write_enable_reg, , , K1_q_a[2]_clock_0, K1_q_a[2]_clock_1, , , , );
K1_q_a[2] = K1_q_a[2]_PORT_A_data_out[0];

--K1_q_b[2] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|q_b[2]
K1_q_b[2]_PORT_A_data_in = C1_LEFT_OUT[2];
K1_q_b[2]_PORT_A_data_in_reg = DFFE(K1_q_b[2]_PORT_A_data_in, K1_q_b[2]_clock_0, , , );
K1_q_b[2]_PORT_B_data_in = L1_ram_rom_data_reg[2];
K1_q_b[2]_PORT_B_data_in_reg = DFFE(K1_q_b[2]_PORT_B_data_in, K1_q_b[2]_clock_1, , , );
K1_q_b[2]_PORT_A_address = BUS(B1_H_INDEX[0], B1_H_INDEX[1], B1_H_INDEX[2], B1_H_INDEX[3], B1_H_INDEX[4], B1_H_INDEX[5], B1_H_INDEX[6]);
K1_q_b[2]_PORT_A_address_reg = DFFE(K1_q_b[2]_PORT_A_address, K1_q_b[2]_clock_0, , , );
K1_q_b[2]_PORT_B_address = BUS(L1_ram_rom_addr_reg[0], L1_ram_rom_addr_reg[1], L1_ram_rom_addr_reg[2], L1_ram_rom_addr_reg[3], L1_ram_rom_addr_reg[4], L1_ram_rom_addr_reg[5], L1_ram_rom_addr_reg[6]);
K1_q_b[2]_PORT_B_address_reg = DFFE(K1_q_b[2]_PORT_B_address, K1_q_b[2]_clock_1, , , );
K1_q_b[2]_PORT_A_write_enable = B1L111;
K1_q_b[2]_PORT_A_write_enable_reg = DFFE(K1_q_b[2]_PORT_A_write_enable, K1_q_b[2]_clock_0, , , );
K1_q_b[2]_PORT_B_write_enable = L1L2;
K1_q_b[2]_PORT_B_write_enable_reg = DFFE(K1_q_b[2]_PORT_B_write_enable, K1_q_b[2]_clock_1, , , );
K1_q_b[2]_clock_0 = 12_288MHz;
K1_q_b[2]_clock_1 = A1L6;
K1_q_b[2]_PORT_B_data_out = MEMORY(K1_q_b[2]_PORT_A_data_in_reg, K1_q_b[2]_PORT_B_data_in_reg, K1_q_b[2]_PORT_A_address_reg, K1_q_b[2]_PORT_B_address_reg, K1_q_b[2]_PORT_A_write_enable_reg, K1_q_b[2]_PORT_B_write_enable_reg, , , K1_q_b[2]_clock_0, K1_q_b[2]_clock_1, , , , );
K1_q_b[2] = K1_q_b[2]_PORT_B_data_out[0];


--L1_ram_rom_data_reg[3] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]
--operation mode is normal

L1_ram_rom_data_reg[3] = AMPP_FUNCTION(A1L6, K1_q_b[3], L1_ram_rom_data_reg[4], L1L11, VCC, L1L46);


--M2_WORD_SR[3] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]
--operation mode is normal

M2_WORD_SR[3] = AMPP_FUNCTION(A1L6, M2_word_counter[1], M3L27, M3L25, M2L27, VCC, M2L17);


--M2L23 is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1435
--operation mode is normal

M2L23 = AMPP_FUNCTION(AB1_state[4], M2_WORD_SR[3], AB1_state[8], D1_jtag_debug_mode_usr1);


--M3L25 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR~833
--operation mode is normal

M3L25 = AMPP_FUNCTION(AB1_state[8], D1_jtag_debug_mode_usr1, AB1_state[4]);


--M2L24 is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1436
--operation mode is normal

M2L24 = AMPP_FUNCTION(M2_word_counter[3], M2_word_counter[2], M2_word_counter[1], M2_word_counter[0]);


--M2L25 is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1437
--operation mode is normal

M2L25 = AMPP_FUNCTION(M2_word_counter[3], M2_word_counter[2]);


--M2L26 is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1438
--operation mode is normal

M2L26 = AMPP_FUNCTION(M2_word_counter[0], M2L25, M2_word_counter[4], M2_word_counter[1]);


--L2L57 is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_incr_addr~22
--operation mode is normal

L2L57 = AMPP_FUNCTION(AB1_state[8], X4_Q[2], D1L30, D1_jtag_debug_mode_usr1);


--L2_ram_rom_incr_addr is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_incr_addr
--operation mode is normal

L2_ram_rom_incr_addr = AMPP_FUNCTION(L2L57, X4_Q[1], L2L59, L2_ram_rom_data_shift_cntr_reg[1]);


--L2L9 is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|process0~12
--operation mode is normal

L2L9 = AMPP_FUNCTION(AB1_state[4], D1L30, X4_Q[3], D1_jtag_debug_mode_usr1);


--P1_q_a[2] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|q_a[2]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
P1_q_a[2]_PORT_A_data_in = VCC;
P1_q_a[2]_PORT_A_data_in_reg = DFFE(P1_q_a[2]_PORT_A_data_in, P1_q_a[2]_clock_0, , , );
P1_q_a[2]_PORT_B_data_in = L2_ram_rom_data_reg[2];
P1_q_a[2]_PORT_B_data_in_reg = DFFE(P1_q_a[2]_PORT_B_data_in, P1_q_a[2]_clock_1, , , );
P1_q_a[2]_PORT_A_address = BUS(B1_COEF_INDEX[0], B1_COEF_INDEX[1], B1_COEF_INDEX[2], B1_COEF_INDEX[3], B1_COEF_INDEX[4], B1_COEF_INDEX[5], B1_COEF_INDEX[6]);
P1_q_a[2]_PORT_A_address_reg = DFFE(P1_q_a[2]_PORT_A_address, P1_q_a[2]_clock_0, , , );
P1_q_a[2]_PORT_B_address = BUS(L2_ram_rom_addr_reg[0], L2_ram_rom_addr_reg[1], L2_ram_rom_addr_reg[2], L2_ram_rom_addr_reg[3], L2_ram_rom_addr_reg[4], L2_ram_rom_addr_reg[5], L2_ram_rom_addr_reg[6]);
P1_q_a[2]_PORT_B_address_reg = DFFE(P1_q_a[2]_PORT_B_address, P1_q_a[2]_clock_1, , , );
P1_q_a[2]_PORT_A_write_enable = GND;
P1_q_a[2]_PORT_A_write_enable_reg = DFFE(P1_q_a[2]_PORT_A_write_enable, P1_q_a[2]_clock_0, , , );
P1_q_a[2]_PORT_B_write_enable = L2L2;
P1_q_a[2]_PORT_B_write_enable_reg = DFFE(P1_q_a[2]_PORT_B_write_enable, P1_q_a[2]_clock_1, , , );
P1_q_a[2]_clock_0 = 12_288MHz;
P1_q_a[2]_clock_1 = A1L6;
P1_q_a[2]_PORT_A_data_out = MEMORY(P1_q_a[2]_PORT_A_data_in_reg, P1_q_a[2]_PORT_B_data_in_reg, P1_q_a[2]_PORT_A_address_reg, P1_q_a[2]_PORT_B_address_reg, P1_q_a[2]_PORT_A_write_enable_reg, P1_q_a[2]_PORT_B_write_enable_reg, , , P1_q_a[2]_clock_0, P1_q_a[2]_clock_1, , , , );
P1_q_a[2] = P1_q_a[2]_PORT_A_data_out[0];

--P1_q_b[2] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|q_b[2]
P1_q_b[2]_PORT_A_data_in = VCC;
P1_q_b[2]_PORT_A_data_in_reg = DFFE(P1_q_b[2]_PORT_A_data_in, P1_q_b[2]_clock_0, , , );
P1_q_b[2]_PORT_B_data_in = L2_ram_rom_data_reg[2];
P1_q_b[2]_PORT_B_data_in_reg = DFFE(P1_q_b[2]_PORT_B_data_in, P1_q_b[2]_clock_1, , , );
P1_q_b[2]_PORT_A_address = BUS(B1_COEF_INDEX[0], B1_COEF_INDEX[1], B1_COEF_INDEX[2], B1_COEF_INDEX[3], B1_COEF_INDEX[4], B1_COEF_INDEX[5], B1_COEF_INDEX[6]);
P1_q_b[2]_PORT_A_address_reg = DFFE(P1_q_b[2]_PORT_A_address, P1_q_b[2]_clock_0, , , );
P1_q_b[2]_PORT_B_address = BUS(L2_ram_rom_addr_reg[0], L2_ram_rom_addr_reg[1], L2_ram_rom_addr_reg[2], L2_ram_rom_addr_reg[3], L2_ram_rom_addr_reg[4], L2_ram_rom_addr_reg[5], L2_ram_rom_addr_reg[6]);
P1_q_b[2]_PORT_B_address_reg = DFFE(P1_q_b[2]_PORT_B_address, P1_q_b[2]_clock_1, , , );
P1_q_b[2]_PORT_A_write_enable = GND;
P1_q_b[2]_PORT_A_write_enable_reg = DFFE(P1_q_b[2]_PORT_A_write_enable, P1_q_b[2]_clock_0, , , );
P1_q_b[2]_PORT_B_write_enable = L2L2;
P1_q_b[2]_PORT_B_write_enable_reg = DFFE(P1_q_b[2]_PORT_B_write_enable, P1_q_b[2]_clock_1, , , );
P1_q_b[2]_clock_0 = 12_288MHz;
P1_q_b[2]_clock_1 = A1L6;
P1_q_b[2]_PORT_B_data_out = MEMORY(P1_q_b[2]_PORT_A_data_in_reg, P1_q_b[2]_PORT_B_data_in_reg, P1_q_b[2]_PORT_A_address_reg, P1_q_b[2]_PORT_B_address_reg, P1_q_b[2]_PORT_A_write_enable_reg, P1_q_b[2]_PORT_B_write_enable_reg, , , P1_q_b[2]_clock_0, P1_q_b[2]_clock_1, , , , );
P1_q_b[2] = P1_q_b[2]_PORT_B_data_out[0];


--L2_ram_rom_data_reg[3] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]
--operation mode is normal

L2_ram_rom_data_reg[3] = AMPP_FUNCTION(A1L6, P1_q_b[3], L2_ram_rom_data_reg[4], L2L10, VCC, L2L45);


--M3L26 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR~834
--operation mode is normal

M3L26 = AMPP_FUNCTION(M3_word_counter[1], M3_word_counter[0], M3_word_counter[3], M3_word_counter[4]);


--M3_WORD_SR[3] is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[3]
--operation mode is normal

M3_WORD_SR[3] = AMPP_FUNCTION(A1L6, M3L27, M3L25, M3L28, M3_word_counter[0], VCC, M3L19);


--X6_Q[4] is sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:2:S_IRF|Q[4]
--operation mode is normal

X6_Q[4] = AMPP_FUNCTION(A1L6, X3_Q[4], D1_CLRN_SIGNAL, D1L4);


--X7_Q[4] is sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[4]
--operation mode is normal

X7_Q[4] = AMPP_FUNCTION(A1L6, X3_Q[4], D1_CLRN_SIGNAL, D1L5);


--W14L1 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~160
--operation mode is normal

W14L1_carry_eqn = W14L3;
W14L1 = V1L1 $ S13L4 $ W14L1_carry_eqn;


--W11L1 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~160
--operation mode is normal

W11L1_carry_eqn = W11L3;
W11L1 = S15L4 $ S17L4 $ W11L1_carry_eqn;


--W20L2 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~181
--operation mode is arithmetic

W20L2_carry_eqn = W20L5;
W20L2 = W14L1 $ W11L2 $ !W20L2_carry_eqn;

--W20L3 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~183
--operation mode is arithmetic

W20L3 = CARRY(W14L1 & (W11L2 # !W20L5) # !W14L1 & W11L2 & !W20L5);


--W8L1 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~160
--operation mode is normal

W8L1_carry_eqn = W8L3;
W8L1 = S19L4 $ S21L4 $ W8L1_carry_eqn;


--W5L1 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~160
--operation mode is normal

W5L1_carry_eqn = W5L3;
W5L1 = S23L4 $ S25L5 $ W5L1_carry_eqn;


--W17L2 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~181
--operation mode is arithmetic

W17L2_carry_eqn = W17L5;
W17L2 = W8L1 $ W5L2 $ !W17L2_carry_eqn;

--W17L3 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~183
--operation mode is arithmetic

W17L3 = CARRY(W8L1 & (W5L2 # !W17L5) # !W8L1 & W5L2 & !W17L5);


--W23L4 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~218
--operation mode is arithmetic

W23L4_carry_eqn = W23L7;
W23L4 = W20L1 $ W17L4 $ W23L4_carry_eqn;

--W23L5 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~220
--operation mode is arithmetic

W23L5 = CARRY(W20L1 & !W17L4 & !W23L7 # !W20L1 & (!W23L7 # !W17L4));


--B1_ACCU[28] is FIR_core:inst|ACCU[28]
--operation mode is arithmetic

B1_ACCU[28]_carry_eqn = B1L58;
B1_ACCU[28]_lut_out = B1_ACCU[28] $ W23L6 $ !B1_ACCU[28]_carry_eqn;
B1_ACCU[28] = DFFEAS(B1_ACCU[28]_lut_out, 12_288MHz, VCC, , B1L35, , , B1L111, );

--B1L60 is FIR_core:inst|ACCU[28]~544
--operation mode is arithmetic

B1L60 = CARRY(B1_ACCU[28] & (W23L6 # !B1L58) # !B1_ACCU[28] & W23L6 & !B1L58);


--B1_SAMPLE_OUT[11] is FIR_core:inst|SAMPLE_OUT[11]
--operation mode is normal

B1_SAMPLE_OUT[11]_lut_out = B1_ACCU[27];
B1_SAMPLE_OUT[11] = DFFEAS(B1_SAMPLE_OUT[11]_lut_out, 12_288MHz, VCC, , B1_LAST, , , , );


--C1_R_IN[10] is PCM3006:inst6|R_IN[10]
--operation mode is normal

C1_R_IN[10]_lut_out = B1_SAMPLE_OUT[10];
C1_R_IN[10] = DFFEAS(C1_R_IN[10]_lut_out, 12_288MHz, VCC, , B1_READY, , , , );


--C1_SHIFTOUT[25] is PCM3006:inst6|SHIFTOUT[25]
--operation mode is normal

C1_SHIFTOUT[25]_lut_out = A1L20 & (A1L21 & C1_R_IN[9] # !A1L21 & (C1_SHIFTOUT[24])) # !A1L20 & (C1_SHIFTOUT[24]);
C1_SHIFTOUT[25] = DFFEAS(C1_SHIFTOUT[25]_lut_out, 12_288MHz, VCC, , C1_NEGEDGE_BCK, , , , );


--AB1_state[13] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[13]
--operation mode is normal

AB1_state[13] = AMPP_FUNCTION(A1L6, AB1_state[12], AB1_state[13], VCC, A1L8);


--M3L27 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR~836
--operation mode is normal

M3L27 = AMPP_FUNCTION(altera_internal_jtag, AB1_state[4], AB1_state[8], D1_jtag_debug_mode_usr1);


--M1L23 is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~895
--operation mode is normal

M1L23 = AMPP_FUNCTION(M1_word_counter[1], M1_word_counter[3]);


--M1L24 is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~896
--operation mode is normal

M1L24 = AMPP_FUNCTION(M1L23, M1_word_counter[2], M1_word_counter[0], M1_word_counter[4]);


--C1_SHIFTIN[15] is PCM3006:inst6|SHIFTIN[15]
--operation mode is normal

C1_SHIFTIN[15]_lut_out = C1_SHIFTIN[14];
C1_SHIFTIN[15] = DFFEAS(C1_SHIFTIN[15]_lut_out, 12_288MHz, VCC, , C1_POSEDGE_BCK, , , , );


--C1_POSEDGE_BCK is PCM3006:inst6|POSEDGE_BCK
--operation mode is normal

C1_POSEDGE_BCK = C1L5 & (!C1_COUNT[2]);


--B1_START_INDEX[0] is FIR_core:inst|START_INDEX[0]
--operation mode is normal

B1_START_INDEX[0]_lut_out = B1L66;
B1_START_INDEX[0] = DFFEAS(B1_START_INDEX[0]_lut_out, 12_288MHz, VCC, , B1L140, , , , );


--B1_START_INDEX[1] is FIR_core:inst|START_INDEX[1]
--operation mode is normal

B1_START_INDEX[1]_lut_out = B1L68;
B1_START_INDEX[1] = DFFEAS(B1_START_INDEX[1]_lut_out, 12_288MHz, VCC, , B1L140, , , , );


--B1_START_INDEX[2] is FIR_core:inst|START_INDEX[2]
--operation mode is normal

B1_START_INDEX[2]_lut_out = B1L70;
B1_START_INDEX[2] = DFFEAS(B1_START_INDEX[2]_lut_out, 12_288MHz, VCC, , B1L140, , , , );


--B1_START_INDEX[3] is FIR_core:inst|START_INDEX[3]
--operation mode is normal

B1_START_INDEX[3]_lut_out = B1L72;
B1_START_INDEX[3] = DFFEAS(B1_START_INDEX[3]_lut_out, 12_288MHz, VCC, , B1L140, , , , );


--B1_START_INDEX[4] is FIR_core:inst|START_INDEX[4]
--operation mode is normal

B1_START_INDEX[4]_lut_out = B1L74;
B1_START_INDEX[4] = DFFEAS(B1_START_INDEX[4]_lut_out, 12_288MHz, VCC, , B1L140, , , , );


--B1_START_INDEX[5] is FIR_core:inst|START_INDEX[5]
--operation mode is normal

B1_START_INDEX[5]_lut_out = B1L76;
B1_START_INDEX[5] = DFFEAS(B1_START_INDEX[5]_lut_out, 12_288MHz, VCC, , B1L140, , , , );


--B1_START_INDEX[6] is FIR_core:inst|START_INDEX[6]
--operation mode is normal

B1_START_INDEX[6]_lut_out = B1L78;
B1_START_INDEX[6] = DFFEAS(B1_START_INDEX[6]_lut_out, 12_288MHz, VCC, , B1L140, , , , );


--C1_SHIFTIN[17] is PCM3006:inst6|SHIFTIN[17]
--operation mode is normal

C1_SHIFTIN[17]_lut_out = C1_SHIFTIN[16];
C1_SHIFTIN[17] = DFFEAS(C1_SHIFTIN[17]_lut_out, 12_288MHz, VCC, , C1_POSEDGE_BCK, , , , );


--C1_LEFT_OUT[2] is PCM3006:inst6|LEFT_OUT[2]
--operation mode is normal

C1_LEFT_OUT[2]_lut_out = C1_SHIFTIN[18];
C1_LEFT_OUT[2] = DFFEAS(C1_LEFT_OUT[2]_lut_out, 12_288MHz, VCC, , C1L96, , , , );


--K1_q_a[3] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|q_a[3]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
K1_q_a[3]_PORT_A_data_in = C1_LEFT_OUT[3];
K1_q_a[3]_PORT_A_data_in_reg = DFFE(K1_q_a[3]_PORT_A_data_in, K1_q_a[3]_clock_0, , , );
K1_q_a[3]_PORT_B_data_in = L1_ram_rom_data_reg[3];
K1_q_a[3]_PORT_B_data_in_reg = DFFE(K1_q_a[3]_PORT_B_data_in, K1_q_a[3]_clock_1, , , );
K1_q_a[3]_PORT_A_address = BUS(B1_H_INDEX[0], B1_H_INDEX[1], B1_H_INDEX[2], B1_H_INDEX[3], B1_H_INDEX[4], B1_H_INDEX[5], B1_H_INDEX[6]);
K1_q_a[3]_PORT_A_address_reg = DFFE(K1_q_a[3]_PORT_A_address, K1_q_a[3]_clock_0, , , );
K1_q_a[3]_PORT_B_address = BUS(L1_ram_rom_addr_reg[0], L1_ram_rom_addr_reg[1], L1_ram_rom_addr_reg[2], L1_ram_rom_addr_reg[3], L1_ram_rom_addr_reg[4], L1_ram_rom_addr_reg[5], L1_ram_rom_addr_reg[6]);
K1_q_a[3]_PORT_B_address_reg = DFFE(K1_q_a[3]_PORT_B_address, K1_q_a[3]_clock_1, , , );
K1_q_a[3]_PORT_A_write_enable = B1L111;
K1_q_a[3]_PORT_A_write_enable_reg = DFFE(K1_q_a[3]_PORT_A_write_enable, K1_q_a[3]_clock_0, , , );
K1_q_a[3]_PORT_B_write_enable = L1L2;
K1_q_a[3]_PORT_B_write_enable_reg = DFFE(K1_q_a[3]_PORT_B_write_enable, K1_q_a[3]_clock_1, , , );
K1_q_a[3]_clock_0 = 12_288MHz;
K1_q_a[3]_clock_1 = A1L6;
K1_q_a[3]_PORT_A_data_out = MEMORY(K1_q_a[3]_PORT_A_data_in_reg, K1_q_a[3]_PORT_B_data_in_reg, K1_q_a[3]_PORT_A_address_reg, K1_q_a[3]_PORT_B_address_reg, K1_q_a[3]_PORT_A_write_enable_reg, K1_q_a[3]_PORT_B_write_enable_reg, , , K1_q_a[3]_clock_0, K1_q_a[3]_clock_1, , , , );
K1_q_a[3] = K1_q_a[3]_PORT_A_data_out[0];

--K1_q_b[3] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|q_b[3]
K1_q_b[3]_PORT_A_data_in = C1_LEFT_OUT[3];
K1_q_b[3]_PORT_A_data_in_reg = DFFE(K1_q_b[3]_PORT_A_data_in, K1_q_b[3]_clock_0, , , );
K1_q_b[3]_PORT_B_data_in = L1_ram_rom_data_reg[3];
K1_q_b[3]_PORT_B_data_in_reg = DFFE(K1_q_b[3]_PORT_B_data_in, K1_q_b[3]_clock_1, , , );
K1_q_b[3]_PORT_A_address = BUS(B1_H_INDEX[0], B1_H_INDEX[1], B1_H_INDEX[2], B1_H_INDEX[3], B1_H_INDEX[4], B1_H_INDEX[5], B1_H_INDEX[6]);
K1_q_b[3]_PORT_A_address_reg = DFFE(K1_q_b[3]_PORT_A_address, K1_q_b[3]_clock_0, , , );
K1_q_b[3]_PORT_B_address = BUS(L1_ram_rom_addr_reg[0], L1_ram_rom_addr_reg[1], L1_ram_rom_addr_reg[2], L1_ram_rom_addr_reg[3], L1_ram_rom_addr_reg[4], L1_ram_rom_addr_reg[5], L1_ram_rom_addr_reg[6]);
K1_q_b[3]_PORT_B_address_reg = DFFE(K1_q_b[3]_PORT_B_address, K1_q_b[3]_clock_1, , , );
K1_q_b[3]_PORT_A_write_enable = B1L111;
K1_q_b[3]_PORT_A_write_enable_reg = DFFE(K1_q_b[3]_PORT_A_write_enable, K1_q_b[3]_clock_0, , , );
K1_q_b[3]_PORT_B_write_enable = L1L2;
K1_q_b[3]_PORT_B_write_enable_reg = DFFE(K1_q_b[3]_PORT_B_write_enable, K1_q_b[3]_clock_1, , , );
K1_q_b[3]_clock_0 = 12_288MHz;
K1_q_b[3]_clock_1 = A1L6;
K1_q_b[3]_PORT_B_data_out = MEMORY(K1_q_b[3]_PORT_A_data_in_reg, K1_q_b[3]_PORT_B_data_in_reg, K1_q_b[3]_PORT_A_address_reg, K1_q_b[3]_PORT_B_address_reg, K1_q_b[3]_PORT_A_write_enable_reg, K1_q_b[3]_PORT_B_write_enable_reg, , , K1_q_b[3]_clock_0, K1_q_b[3]_clock_1, , , , );
K1_q_b[3] = K1_q_b[3]_PORT_B_data_out[0];


--L1_ram_rom_data_reg[4] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]
--operation mode is normal

L1_ram_rom_data_reg[4] = AMPP_FUNCTION(A1L6, K1_q_b[4], L1_ram_rom_data_reg[5], L1L11, VCC, L1L46);


--M2L27 is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1440
--operation mode is normal

M2L27 = AMPP_FUNCTION(M2_word_counter[3], M2_word_counter[2], M2_word_counter[0], M2_word_counter[4]);


--P1_q_a[3] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|q_a[3]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
P1_q_a[3]_PORT_A_data_in = VCC;
P1_q_a[3]_PORT_A_data_in_reg = DFFE(P1_q_a[3]_PORT_A_data_in, P1_q_a[3]_clock_0, , , );
P1_q_a[3]_PORT_B_data_in = L2_ram_rom_data_reg[3];
P1_q_a[3]_PORT_B_data_in_reg = DFFE(P1_q_a[3]_PORT_B_data_in, P1_q_a[3]_clock_1, , , );
P1_q_a[3]_PORT_A_address = BUS(B1_COEF_INDEX[0], B1_COEF_INDEX[1], B1_COEF_INDEX[2], B1_COEF_INDEX[3], B1_COEF_INDEX[4], B1_COEF_INDEX[5], B1_COEF_INDEX[6]);
P1_q_a[3]_PORT_A_address_reg = DFFE(P1_q_a[3]_PORT_A_address, P1_q_a[3]_clock_0, , , );
P1_q_a[3]_PORT_B_address = BUS(L2_ram_rom_addr_reg[0], L2_ram_rom_addr_reg[1], L2_ram_rom_addr_reg[2], L2_ram_rom_addr_reg[3], L2_ram_rom_addr_reg[4], L2_ram_rom_addr_reg[5], L2_ram_rom_addr_reg[6]);
P1_q_a[3]_PORT_B_address_reg = DFFE(P1_q_a[3]_PORT_B_address, P1_q_a[3]_clock_1, , , );
P1_q_a[3]_PORT_A_write_enable = GND;
P1_q_a[3]_PORT_A_write_enable_reg = DFFE(P1_q_a[3]_PORT_A_write_enable, P1_q_a[3]_clock_0, , , );
P1_q_a[3]_PORT_B_write_enable = L2L2;
P1_q_a[3]_PORT_B_write_enable_reg = DFFE(P1_q_a[3]_PORT_B_write_enable, P1_q_a[3]_clock_1, , , );
P1_q_a[3]_clock_0 = 12_288MHz;
P1_q_a[3]_clock_1 = A1L6;
P1_q_a[3]_PORT_A_data_out = MEMORY(P1_q_a[3]_PORT_A_data_in_reg, P1_q_a[3]_PORT_B_data_in_reg, P1_q_a[3]_PORT_A_address_reg, P1_q_a[3]_PORT_B_address_reg, P1_q_a[3]_PORT_A_write_enable_reg, P1_q_a[3]_PORT_B_write_enable_reg, , , P1_q_a[3]_clock_0, P1_q_a[3]_clock_1, , , , );
P1_q_a[3] = P1_q_a[3]_PORT_A_data_out[0];

--P1_q_b[3] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|q_b[3]
P1_q_b[3]_PORT_A_data_in = VCC;
P1_q_b[3]_PORT_A_data_in_reg = DFFE(P1_q_b[3]_PORT_A_data_in, P1_q_b[3]_clock_0, , , );
P1_q_b[3]_PORT_B_data_in = L2_ram_rom_data_reg[3];
P1_q_b[3]_PORT_B_data_in_reg = DFFE(P1_q_b[3]_PORT_B_data_in, P1_q_b[3]_clock_1, , , );
P1_q_b[3]_PORT_A_address = BUS(B1_COEF_INDEX[0], B1_COEF_INDEX[1], B1_COEF_INDEX[2], B1_COEF_INDEX[3], B1_COEF_INDEX[4], B1_COEF_INDEX[5], B1_COEF_INDEX[6]);
P1_q_b[3]_PORT_A_address_reg = DFFE(P1_q_b[3]_PORT_A_address, P1_q_b[3]_clock_0, , , );
P1_q_b[3]_PORT_B_address = BUS(L2_ram_rom_addr_reg[0], L2_ram_rom_addr_reg[1], L2_ram_rom_addr_reg[2], L2_ram_rom_addr_reg[3], L2_ram_rom_addr_reg[4], L2_ram_rom_addr_reg[5], L2_ram_rom_addr_reg[6]);
P1_q_b[3]_PORT_B_address_reg = DFFE(P1_q_b[3]_PORT_B_address, P1_q_b[3]_clock_1, , , );
P1_q_b[3]_PORT_A_write_enable = GND;
P1_q_b[3]_PORT_A_write_enable_reg = DFFE(P1_q_b[3]_PORT_A_write_enable, P1_q_b[3]_clock_0, , , );
P1_q_b[3]_PORT_B_write_enable = L2L2;
P1_q_b[3]_PORT_B_write_enable_reg = DFFE(P1_q_b[3]_PORT_B_write_enable, P1_q_b[3]_clock_1, , , );
P1_q_b[3]_clock_0 = 12_288MHz;
P1_q_b[3]_clock_1 = A1L6;
P1_q_b[3]_PORT_B_data_out = MEMORY(P1_q_b[3]_PORT_A_data_in_reg, P1_q_b[3]_PORT_B_data_in_reg, P1_q_b[3]_PORT_A_address_reg, P1_q_b[3]_PORT_B_address_reg, P1_q_b[3]_PORT_A_write_enable_reg, P1_q_b[3]_PORT_B_write_enable_reg, , , P1_q_b[3]_clock_0, P1_q_b[3]_clock_1, , , , );
P1_q_b[3] = P1_q_b[3]_PORT_B_data_out[0];


--L2_ram_rom_data_reg[4] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]
--operation mode is normal

L2_ram_rom_data_reg[4] = AMPP_FUNCTION(A1L6, P1_q_b[4], L2_ram_rom_data_reg[5], L2L10, VCC, L2L45);


--M3L28 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR~837
--operation mode is normal

M3L28 = AMPP_FUNCTION(M3_word_counter[1], M3_word_counter[2], M3_word_counter[3], M3_word_counter[4]);


--K1_q_a[15] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|q_a[15]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
K1_q_a[15]_PORT_A_data_in = C1_LEFT_OUT[15];
K1_q_a[15]_PORT_A_data_in_reg = DFFE(K1_q_a[15]_PORT_A_data_in, K1_q_a[15]_clock_0, , , );
K1_q_a[15]_PORT_B_data_in = L1_ram_rom_data_reg[15];
K1_q_a[15]_PORT_B_data_in_reg = DFFE(K1_q_a[15]_PORT_B_data_in, K1_q_a[15]_clock_1, , , );
K1_q_a[15]_PORT_A_address = BUS(B1_H_INDEX[0], B1_H_INDEX[1], B1_H_INDEX[2], B1_H_INDEX[3], B1_H_INDEX[4], B1_H_INDEX[5], B1_H_INDEX[6]);
K1_q_a[15]_PORT_A_address_reg = DFFE(K1_q_a[15]_PORT_A_address, K1_q_a[15]_clock_0, , , );
K1_q_a[15]_PORT_B_address = BUS(L1_ram_rom_addr_reg[0], L1_ram_rom_addr_reg[1], L1_ram_rom_addr_reg[2], L1_ram_rom_addr_reg[3], L1_ram_rom_addr_reg[4], L1_ram_rom_addr_reg[5], L1_ram_rom_addr_reg[6]);
K1_q_a[15]_PORT_B_address_reg = DFFE(K1_q_a[15]_PORT_B_address, K1_q_a[15]_clock_1, , , );
K1_q_a[15]_PORT_A_write_enable = B1L111;
K1_q_a[15]_PORT_A_write_enable_reg = DFFE(K1_q_a[15]_PORT_A_write_enable, K1_q_a[15]_clock_0, , , );
K1_q_a[15]_PORT_B_write_enable = L1L2;
K1_q_a[15]_PORT_B_write_enable_reg = DFFE(K1_q_a[15]_PORT_B_write_enable, K1_q_a[15]_clock_1, , , );
K1_q_a[15]_clock_0 = 12_288MHz;
K1_q_a[15]_clock_1 = A1L6;
K1_q_a[15]_PORT_A_data_out = MEMORY(K1_q_a[15]_PORT_A_data_in_reg, K1_q_a[15]_PORT_B_data_in_reg, K1_q_a[15]_PORT_A_address_reg, K1_q_a[15]_PORT_B_address_reg, K1_q_a[15]_PORT_A_write_enable_reg, K1_q_a[15]_PORT_B_write_enable_reg, , , K1_q_a[15]_clock_0, K1_q_a[15]_clock_1, , , , );
K1_q_a[15] = K1_q_a[15]_PORT_A_data_out[0];

--K1_q_b[15] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|q_b[15]
K1_q_b[15]_PORT_A_data_in = C1_LEFT_OUT[15];
K1_q_b[15]_PORT_A_data_in_reg = DFFE(K1_q_b[15]_PORT_A_data_in, K1_q_b[15]_clock_0, , , );
K1_q_b[15]_PORT_B_data_in = L1_ram_rom_data_reg[15];
K1_q_b[15]_PORT_B_data_in_reg = DFFE(K1_q_b[15]_PORT_B_data_in, K1_q_b[15]_clock_1, , , );
K1_q_b[15]_PORT_A_address = BUS(B1_H_INDEX[0], B1_H_INDEX[1], B1_H_INDEX[2], B1_H_INDEX[3], B1_H_INDEX[4], B1_H_INDEX[5], B1_H_INDEX[6]);
K1_q_b[15]_PORT_A_address_reg = DFFE(K1_q_b[15]_PORT_A_address, K1_q_b[15]_clock_0, , , );
K1_q_b[15]_PORT_B_address = BUS(L1_ram_rom_addr_reg[0], L1_ram_rom_addr_reg[1], L1_ram_rom_addr_reg[2], L1_ram_rom_addr_reg[3], L1_ram_rom_addr_reg[4], L1_ram_rom_addr_reg[5], L1_ram_rom_addr_reg[6]);
K1_q_b[15]_PORT_B_address_reg = DFFE(K1_q_b[15]_PORT_B_address, K1_q_b[15]_clock_1, , , );
K1_q_b[15]_PORT_A_write_enable = B1L111;
K1_q_b[15]_PORT_A_write_enable_reg = DFFE(K1_q_b[15]_PORT_A_write_enable, K1_q_b[15]_clock_0, , , );
K1_q_b[15]_PORT_B_write_enable = L1L2;
K1_q_b[15]_PORT_B_write_enable_reg = DFFE(K1_q_b[15]_PORT_B_write_enable, K1_q_b[15]_clock_1, , , );
K1_q_b[15]_clock_0 = 12_288MHz;
K1_q_b[15]_clock_1 = A1L6;
K1_q_b[15]_PORT_B_data_out = MEMORY(K1_q_b[15]_PORT_A_data_in_reg, K1_q_b[15]_PORT_B_data_in_reg, K1_q_b[15]_PORT_A_address_reg, K1_q_b[15]_PORT_B_address_reg, K1_q_b[15]_PORT_A_write_enable_reg, K1_q_b[15]_PORT_B_write_enable_reg, , , K1_q_b[15]_clock_0, K1_q_b[15]_clock_1, , , , );
K1_q_b[15] = K1_q_b[15]_PORT_B_data_out[0];


--K1_q_a[14] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|q_a[14]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
K1_q_a[14]_PORT_A_data_in = C1_LEFT_OUT[14];
K1_q_a[14]_PORT_A_data_in_reg = DFFE(K1_q_a[14]_PORT_A_data_in, K1_q_a[14]_clock_0, , , );
K1_q_a[14]_PORT_B_data_in = L1_ram_rom_data_reg[14];
K1_q_a[14]_PORT_B_data_in_reg = DFFE(K1_q_a[14]_PORT_B_data_in, K1_q_a[14]_clock_1, , , );
K1_q_a[14]_PORT_A_address = BUS(B1_H_INDEX[0], B1_H_INDEX[1], B1_H_INDEX[2], B1_H_INDEX[3], B1_H_INDEX[4], B1_H_INDEX[5], B1_H_INDEX[6]);
K1_q_a[14]_PORT_A_address_reg = DFFE(K1_q_a[14]_PORT_A_address, K1_q_a[14]_clock_0, , , );
K1_q_a[14]_PORT_B_address = BUS(L1_ram_rom_addr_reg[0], L1_ram_rom_addr_reg[1], L1_ram_rom_addr_reg[2], L1_ram_rom_addr_reg[3], L1_ram_rom_addr_reg[4], L1_ram_rom_addr_reg[5], L1_ram_rom_addr_reg[6]);
K1_q_a[14]_PORT_B_address_reg = DFFE(K1_q_a[14]_PORT_B_address, K1_q_a[14]_clock_1, , , );
K1_q_a[14]_PORT_A_write_enable = B1L111;
K1_q_a[14]_PORT_A_write_enable_reg = DFFE(K1_q_a[14]_PORT_A_write_enable, K1_q_a[14]_clock_0, , , );
K1_q_a[14]_PORT_B_write_enable = L1L2;
K1_q_a[14]_PORT_B_write_enable_reg = DFFE(K1_q_a[14]_PORT_B_write_enable, K1_q_a[14]_clock_1, , , );
K1_q_a[14]_clock_0 = 12_288MHz;
K1_q_a[14]_clock_1 = A1L6;
K1_q_a[14]_PORT_A_data_out = MEMORY(K1_q_a[14]_PORT_A_data_in_reg, K1_q_a[14]_PORT_B_data_in_reg, K1_q_a[14]_PORT_A_address_reg, K1_q_a[14]_PORT_B_address_reg, K1_q_a[14]_PORT_A_write_enable_reg, K1_q_a[14]_PORT_B_write_enable_reg, , , K1_q_a[14]_clock_0, K1_q_a[14]_clock_1, , , , );
K1_q_a[14] = K1_q_a[14]_PORT_A_data_out[0];

--K1_q_b[14] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|q_b[14]
K1_q_b[14]_PORT_A_data_in = C1_LEFT_OUT[14];
K1_q_b[14]_PORT_A_data_in_reg = DFFE(K1_q_b[14]_PORT_A_data_in, K1_q_b[14]_clock_0, , , );
K1_q_b[14]_PORT_B_data_in = L1_ram_rom_data_reg[14];
K1_q_b[14]_PORT_B_data_in_reg = DFFE(K1_q_b[14]_PORT_B_data_in, K1_q_b[14]_clock_1, , , );
K1_q_b[14]_PORT_A_address = BUS(B1_H_INDEX[0], B1_H_INDEX[1], B1_H_INDEX[2], B1_H_INDEX[3], B1_H_INDEX[4], B1_H_INDEX[5], B1_H_INDEX[6]);
K1_q_b[14]_PORT_A_address_reg = DFFE(K1_q_b[14]_PORT_A_address, K1_q_b[14]_clock_0, , , );
K1_q_b[14]_PORT_B_address = BUS(L1_ram_rom_addr_reg[0], L1_ram_rom_addr_reg[1], L1_ram_rom_addr_reg[2], L1_ram_rom_addr_reg[3], L1_ram_rom_addr_reg[4], L1_ram_rom_addr_reg[5], L1_ram_rom_addr_reg[6]);
K1_q_b[14]_PORT_B_address_reg = DFFE(K1_q_b[14]_PORT_B_address, K1_q_b[14]_clock_1, , , );
K1_q_b[14]_PORT_A_write_enable = B1L111;
K1_q_b[14]_PORT_A_write_enable_reg = DFFE(K1_q_b[14]_PORT_A_write_enable, K1_q_b[14]_clock_0, , , );
K1_q_b[14]_PORT_B_write_enable = L1L2;
K1_q_b[14]_PORT_B_write_enable_reg = DFFE(K1_q_b[14]_PORT_B_write_enable, K1_q_b[14]_clock_1, , , );
K1_q_b[14]_clock_0 = 12_288MHz;
K1_q_b[14]_clock_1 = A1L6;
K1_q_b[14]_PORT_B_data_out = MEMORY(K1_q_b[14]_PORT_A_data_in_reg, K1_q_b[14]_PORT_B_data_in_reg, K1_q_b[14]_PORT_A_address_reg, K1_q_b[14]_PORT_B_address_reg, K1_q_b[14]_PORT_A_write_enable_reg, K1_q_b[14]_PORT_B_write_enable_reg, , , K1_q_b[14]_clock_0, K1_q_b[14]_clock_1, , , , );
K1_q_b[14] = K1_q_b[14]_PORT_B_data_out[0];


--S1L15 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod|out_bit[14]~0
--operation mode is normal

S1L15 = P1_q_a[0] & (P1_q_a[1] $ K1_q_a[15]) # !P1_q_a[0] & !K1_q_a[14] & P1_q_a[1];


--K1_q_a[13] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|q_a[13]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
K1_q_a[13]_PORT_A_data_in = C1_LEFT_OUT[13];
K1_q_a[13]_PORT_A_data_in_reg = DFFE(K1_q_a[13]_PORT_A_data_in, K1_q_a[13]_clock_0, , , );
K1_q_a[13]_PORT_B_data_in = L1_ram_rom_data_reg[13];
K1_q_a[13]_PORT_B_data_in_reg = DFFE(K1_q_a[13]_PORT_B_data_in, K1_q_a[13]_clock_1, , , );
K1_q_a[13]_PORT_A_address = BUS(B1_H_INDEX[0], B1_H_INDEX[1], B1_H_INDEX[2], B1_H_INDEX[3], B1_H_INDEX[4], B1_H_INDEX[5], B1_H_INDEX[6]);
K1_q_a[13]_PORT_A_address_reg = DFFE(K1_q_a[13]_PORT_A_address, K1_q_a[13]_clock_0, , , );
K1_q_a[13]_PORT_B_address = BUS(L1_ram_rom_addr_reg[0], L1_ram_rom_addr_reg[1], L1_ram_rom_addr_reg[2], L1_ram_rom_addr_reg[3], L1_ram_rom_addr_reg[4], L1_ram_rom_addr_reg[5], L1_ram_rom_addr_reg[6]);
K1_q_a[13]_PORT_B_address_reg = DFFE(K1_q_a[13]_PORT_B_address, K1_q_a[13]_clock_1, , , );
K1_q_a[13]_PORT_A_write_enable = B1L111;
K1_q_a[13]_PORT_A_write_enable_reg = DFFE(K1_q_a[13]_PORT_A_write_enable, K1_q_a[13]_clock_0, , , );
K1_q_a[13]_PORT_B_write_enable = L1L2;
K1_q_a[13]_PORT_B_write_enable_reg = DFFE(K1_q_a[13]_PORT_B_write_enable, K1_q_a[13]_clock_1, , , );
K1_q_a[13]_clock_0 = 12_288MHz;
K1_q_a[13]_clock_1 = A1L6;
K1_q_a[13]_PORT_A_data_out = MEMORY(K1_q_a[13]_PORT_A_data_in_reg, K1_q_a[13]_PORT_B_data_in_reg, K1_q_a[13]_PORT_A_address_reg, K1_q_a[13]_PORT_B_address_reg, K1_q_a[13]_PORT_A_write_enable_reg, K1_q_a[13]_PORT_B_write_enable_reg, , , K1_q_a[13]_clock_0, K1_q_a[13]_clock_1, , , , );
K1_q_a[13] = K1_q_a[13]_PORT_A_data_out[0];

--K1_q_b[13] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|q_b[13]
K1_q_b[13]_PORT_A_data_in = C1_LEFT_OUT[13];
K1_q_b[13]_PORT_A_data_in_reg = DFFE(K1_q_b[13]_PORT_A_data_in, K1_q_b[13]_clock_0, , , );
K1_q_b[13]_PORT_B_data_in = L1_ram_rom_data_reg[13];
K1_q_b[13]_PORT_B_data_in_reg = DFFE(K1_q_b[13]_PORT_B_data_in, K1_q_b[13]_clock_1, , , );
K1_q_b[13]_PORT_A_address = BUS(B1_H_INDEX[0], B1_H_INDEX[1], B1_H_INDEX[2], B1_H_INDEX[3], B1_H_INDEX[4], B1_H_INDEX[5], B1_H_INDEX[6]);
K1_q_b[13]_PORT_A_address_reg = DFFE(K1_q_b[13]_PORT_A_address, K1_q_b[13]_clock_0, , , );
K1_q_b[13]_PORT_B_address = BUS(L1_ram_rom_addr_reg[0], L1_ram_rom_addr_reg[1], L1_ram_rom_addr_reg[2], L1_ram_rom_addr_reg[3], L1_ram_rom_addr_reg[4], L1_ram_rom_addr_reg[5], L1_ram_rom_addr_reg[6]);
K1_q_b[13]_PORT_B_address_reg = DFFE(K1_q_b[13]_PORT_B_address, K1_q_b[13]_clock_1, , , );
K1_q_b[13]_PORT_A_write_enable = B1L111;
K1_q_b[13]_PORT_A_write_enable_reg = DFFE(K1_q_b[13]_PORT_A_write_enable, K1_q_b[13]_clock_0, , , );
K1_q_b[13]_PORT_B_write_enable = L1L2;
K1_q_b[13]_PORT_B_write_enable_reg = DFFE(K1_q_b[13]_PORT_B_write_enable, K1_q_b[13]_clock_1, , , );
K1_q_b[13]_clock_0 = 12_288MHz;
K1_q_b[13]_clock_1 = A1L6;
K1_q_b[13]_PORT_B_data_out = MEMORY(K1_q_b[13]_PORT_A_data_in_reg, K1_q_b[13]_PORT_B_data_in_reg, K1_q_b[13]_PORT_A_address_reg, K1_q_b[13]_PORT_B_address_reg, K1_q_b[13]_PORT_A_write_enable_reg, K1_q_b[13]_PORT_B_write_enable_reg, , , K1_q_b[13]_clock_0, K1_q_b[13]_clock_1, , , , );
K1_q_b[13] = K1_q_b[13]_PORT_B_data_out[0];


--S1L14 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod|out_bit[13]~1
--operation mode is normal

S1L14 = P1_q_a[0] & (P1_q_a[1] $ K1_q_a[14]) # !P1_q_a[0] & !K1_q_a[13] & P1_q_a[1];


--P1_q_a[15] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|q_a[15]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
P1_q_a[15]_PORT_A_data_in = VCC;
P1_q_a[15]_PORT_A_data_in_reg = DFFE(P1_q_a[15]_PORT_A_data_in, P1_q_a[15]_clock_0, , , );
P1_q_a[15]_PORT_B_data_in = L2_ram_rom_data_reg[15];
P1_q_a[15]_PORT_B_data_in_reg = DFFE(P1_q_a[15]_PORT_B_data_in, P1_q_a[15]_clock_1, , , );
P1_q_a[15]_PORT_A_address = BUS(B1_COEF_INDEX[0], B1_COEF_INDEX[1], B1_COEF_INDEX[2], B1_COEF_INDEX[3], B1_COEF_INDEX[4], B1_COEF_INDEX[5], B1_COEF_INDEX[6]);
P1_q_a[15]_PORT_A_address_reg = DFFE(P1_q_a[15]_PORT_A_address, P1_q_a[15]_clock_0, , , );
P1_q_a[15]_PORT_B_address = BUS(L2_ram_rom_addr_reg[0], L2_ram_rom_addr_reg[1], L2_ram_rom_addr_reg[2], L2_ram_rom_addr_reg[3], L2_ram_rom_addr_reg[4], L2_ram_rom_addr_reg[5], L2_ram_rom_addr_reg[6]);
P1_q_a[15]_PORT_B_address_reg = DFFE(P1_q_a[15]_PORT_B_address, P1_q_a[15]_clock_1, , , );
P1_q_a[15]_PORT_A_write_enable = GND;
P1_q_a[15]_PORT_A_write_enable_reg = DFFE(P1_q_a[15]_PORT_A_write_enable, P1_q_a[15]_clock_0, , , );
P1_q_a[15]_PORT_B_write_enable = L2L2;
P1_q_a[15]_PORT_B_write_enable_reg = DFFE(P1_q_a[15]_PORT_B_write_enable, P1_q_a[15]_clock_1, , , );
P1_q_a[15]_clock_0 = 12_288MHz;
P1_q_a[15]_clock_1 = A1L6;
P1_q_a[15]_PORT_A_data_out = MEMORY(P1_q_a[15]_PORT_A_data_in_reg, P1_q_a[15]_PORT_B_data_in_reg, P1_q_a[15]_PORT_A_address_reg, P1_q_a[15]_PORT_B_address_reg, P1_q_a[15]_PORT_A_write_enable_reg, P1_q_a[15]_PORT_B_write_enable_reg, , , P1_q_a[15]_clock_0, P1_q_a[15]_clock_1, , , , );
P1_q_a[15] = P1_q_a[15]_PORT_A_data_out[0];

--P1_q_b[15] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|q_b[15]
P1_q_b[15]_PORT_A_data_in = VCC;
P1_q_b[15]_PORT_A_data_in_reg = DFFE(P1_q_b[15]_PORT_A_data_in, P1_q_b[15]_clock_0, , , );
P1_q_b[15]_PORT_B_data_in = L2_ram_rom_data_reg[15];
P1_q_b[15]_PORT_B_data_in_reg = DFFE(P1_q_b[15]_PORT_B_data_in, P1_q_b[15]_clock_1, , , );
P1_q_b[15]_PORT_A_address = BUS(B1_COEF_INDEX[0], B1_COEF_INDEX[1], B1_COEF_INDEX[2], B1_COEF_INDEX[3], B1_COEF_INDEX[4], B1_COEF_INDEX[5], B1_COEF_INDEX[6]);
P1_q_b[15]_PORT_A_address_reg = DFFE(P1_q_b[15]_PORT_A_address, P1_q_b[15]_clock_0, , , );
P1_q_b[15]_PORT_B_address = BUS(L2_ram_rom_addr_reg[0], L2_ram_rom_addr_reg[1], L2_ram_rom_addr_reg[2], L2_ram_rom_addr_reg[3], L2_ram_rom_addr_reg[4], L2_ram_rom_addr_reg[5], L2_ram_rom_addr_reg[6]);
P1_q_b[15]_PORT_B_address_reg = DFFE(P1_q_b[15]_PORT_B_address, P1_q_b[15]_clock_1, , , );
P1_q_b[15]_PORT_A_write_enable = GND;
P1_q_b[15]_PORT_A_write_enable_reg = DFFE(P1_q_b[15]_PORT_A_write_enable, P1_q_b[15]_clock_0, , , );
P1_q_b[15]_PORT_B_write_enable = L2L2;
P1_q_b[15]_PORT_B_write_enable_reg = DFFE(P1_q_b[15]_PORT_B_write_enable, P1_q_b[15]_clock_1, , , );
P1_q_b[15]_clock_0 = 12_288MHz;
P1_q_b[15]_clock_1 = A1L6;
P1_q_b[15]_PORT_B_data_out = MEMORY(P1_q_b[15]_PORT_A_data_in_reg, P1_q_b[15]_PORT_B_data_in_reg, P1_q_b[15]_PORT_A_address_reg, P1_q_b[15]_PORT_B_address_reg, P1_q_b[15]_PORT_A_write_enable_reg, P1_q_b[15]_PORT_B_write_enable_reg, , , P1_q_b[15]_clock_0, P1_q_b[15]_clock_1, , , , );
P1_q_b[15] = P1_q_b[15]_PORT_B_data_out[0];


--P1_q_a[13] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|q_a[13]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
P1_q_a[13]_PORT_A_data_in = VCC;
P1_q_a[13]_PORT_A_data_in_reg = DFFE(P1_q_a[13]_PORT_A_data_in, P1_q_a[13]_clock_0, , , );
P1_q_a[13]_PORT_B_data_in = L2_ram_rom_data_reg[13];
P1_q_a[13]_PORT_B_data_in_reg = DFFE(P1_q_a[13]_PORT_B_data_in, P1_q_a[13]_clock_1, , , );
P1_q_a[13]_PORT_A_address = BUS(B1_COEF_INDEX[0], B1_COEF_INDEX[1], B1_COEF_INDEX[2], B1_COEF_INDEX[3], B1_COEF_INDEX[4], B1_COEF_INDEX[5], B1_COEF_INDEX[6]);
P1_q_a[13]_PORT_A_address_reg = DFFE(P1_q_a[13]_PORT_A_address, P1_q_a[13]_clock_0, , , );
P1_q_a[13]_PORT_B_address = BUS(L2_ram_rom_addr_reg[0], L2_ram_rom_addr_reg[1], L2_ram_rom_addr_reg[2], L2_ram_rom_addr_reg[3], L2_ram_rom_addr_reg[4], L2_ram_rom_addr_reg[5], L2_ram_rom_addr_reg[6]);
P1_q_a[13]_PORT_B_address_reg = DFFE(P1_q_a[13]_PORT_B_address, P1_q_a[13]_clock_1, , , );
P1_q_a[13]_PORT_A_write_enable = GND;
P1_q_a[13]_PORT_A_write_enable_reg = DFFE(P1_q_a[13]_PORT_A_write_enable, P1_q_a[13]_clock_0, , , );
P1_q_a[13]_PORT_B_write_enable = L2L2;
P1_q_a[13]_PORT_B_write_enable_reg = DFFE(P1_q_a[13]_PORT_B_write_enable, P1_q_a[13]_clock_1, , , );
P1_q_a[13]_clock_0 = 12_288MHz;
P1_q_a[13]_clock_1 = A1L6;
P1_q_a[13]_PORT_A_data_out = MEMORY(P1_q_a[13]_PORT_A_data_in_reg, P1_q_a[13]_PORT_B_data_in_reg, P1_q_a[13]_PORT_A_address_reg, P1_q_a[13]_PORT_B_address_reg, P1_q_a[13]_PORT_A_write_enable_reg, P1_q_a[13]_PORT_B_write_enable_reg, , , P1_q_a[13]_clock_0, P1_q_a[13]_clock_1, , , , );
P1_q_a[13] = P1_q_a[13]_PORT_A_data_out[0];

--P1_q_b[13] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|q_b[13]
P1_q_b[13]_PORT_A_data_in = VCC;
P1_q_b[13]_PORT_A_data_in_reg = DFFE(P1_q_b[13]_PORT_A_data_in, P1_q_b[13]_clock_0, , , );
P1_q_b[13]_PORT_B_data_in = L2_ram_rom_data_reg[13];
P1_q_b[13]_PORT_B_data_in_reg = DFFE(P1_q_b[13]_PORT_B_data_in, P1_q_b[13]_clock_1, , , );
P1_q_b[13]_PORT_A_address = BUS(B1_COEF_INDEX[0], B1_COEF_INDEX[1], B1_COEF_INDEX[2], B1_COEF_INDEX[3], B1_COEF_INDEX[4], B1_COEF_INDEX[5], B1_COEF_INDEX[6]);
P1_q_b[13]_PORT_A_address_reg = DFFE(P1_q_b[13]_PORT_A_address, P1_q_b[13]_clock_0, , , );
P1_q_b[13]_PORT_B_address = BUS(L2_ram_rom_addr_reg[0], L2_ram_rom_addr_reg[1], L2_ram_rom_addr_reg[2], L2_ram_rom_addr_reg[3], L2_ram_rom_addr_reg[4], L2_ram_rom_addr_reg[5], L2_ram_rom_addr_reg[6]);
P1_q_b[13]_PORT_B_address_reg = DFFE(P1_q_b[13]_PORT_B_address, P1_q_b[13]_clock_1, , , );
P1_q_b[13]_PORT_A_write_enable = GND;
P1_q_b[13]_PORT_A_write_enable_reg = DFFE(P1_q_b[13]_PORT_A_write_enable, P1_q_b[13]_clock_0, , , );
P1_q_b[13]_PORT_B_write_enable = L2L2;
P1_q_b[13]_PORT_B_write_enable_reg = DFFE(P1_q_b[13]_PORT_B_write_enable, P1_q_b[13]_clock_1, , , );
P1_q_b[13]_clock_0 = 12_288MHz;
P1_q_b[13]_clock_1 = A1L6;
P1_q_b[13]_PORT_B_data_out = MEMORY(P1_q_b[13]_PORT_A_data_in_reg, P1_q_b[13]_PORT_B_data_in_reg, P1_q_b[13]_PORT_A_address_reg, P1_q_b[13]_PORT_B_address_reg, P1_q_b[13]_PORT_A_write_enable_reg, P1_q_b[13]_PORT_B_write_enable_reg, , , P1_q_b[13]_clock_0, P1_q_b[13]_clock_1, , , , );
P1_q_b[13] = P1_q_b[13]_PORT_B_data_out[0];


--P1_q_a[14] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|q_a[14]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
P1_q_a[14]_PORT_A_data_in = VCC;
P1_q_a[14]_PORT_A_data_in_reg = DFFE(P1_q_a[14]_PORT_A_data_in, P1_q_a[14]_clock_0, , , );
P1_q_a[14]_PORT_B_data_in = L2_ram_rom_data_reg[14];
P1_q_a[14]_PORT_B_data_in_reg = DFFE(P1_q_a[14]_PORT_B_data_in, P1_q_a[14]_clock_1, , , );
P1_q_a[14]_PORT_A_address = BUS(B1_COEF_INDEX[0], B1_COEF_INDEX[1], B1_COEF_INDEX[2], B1_COEF_INDEX[3], B1_COEF_INDEX[4], B1_COEF_INDEX[5], B1_COEF_INDEX[6]);
P1_q_a[14]_PORT_A_address_reg = DFFE(P1_q_a[14]_PORT_A_address, P1_q_a[14]_clock_0, , , );
P1_q_a[14]_PORT_B_address = BUS(L2_ram_rom_addr_reg[0], L2_ram_rom_addr_reg[1], L2_ram_rom_addr_reg[2], L2_ram_rom_addr_reg[3], L2_ram_rom_addr_reg[4], L2_ram_rom_addr_reg[5], L2_ram_rom_addr_reg[6]);
P1_q_a[14]_PORT_B_address_reg = DFFE(P1_q_a[14]_PORT_B_address, P1_q_a[14]_clock_1, , , );
P1_q_a[14]_PORT_A_write_enable = GND;
P1_q_a[14]_PORT_A_write_enable_reg = DFFE(P1_q_a[14]_PORT_A_write_enable, P1_q_a[14]_clock_0, , , );
P1_q_a[14]_PORT_B_write_enable = L2L2;
P1_q_a[14]_PORT_B_write_enable_reg = DFFE(P1_q_a[14]_PORT_B_write_enable, P1_q_a[14]_clock_1, , , );
P1_q_a[14]_clock_0 = 12_288MHz;
P1_q_a[14]_clock_1 = A1L6;
P1_q_a[14]_PORT_A_data_out = MEMORY(P1_q_a[14]_PORT_A_data_in_reg, P1_q_a[14]_PORT_B_data_in_reg, P1_q_a[14]_PORT_A_address_reg, P1_q_a[14]_PORT_B_address_reg, P1_q_a[14]_PORT_A_write_enable_reg, P1_q_a[14]_PORT_B_write_enable_reg, , , P1_q_a[14]_clock_0, P1_q_a[14]_clock_1, , , , );
P1_q_a[14] = P1_q_a[14]_PORT_A_data_out[0];

--P1_q_b[14] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|q_b[14]
P1_q_b[14]_PORT_A_data_in = VCC;
P1_q_b[14]_PORT_A_data_in_reg = DFFE(P1_q_b[14]_PORT_A_data_in, P1_q_b[14]_clock_0, , , );
P1_q_b[14]_PORT_B_data_in = L2_ram_rom_data_reg[14];
P1_q_b[14]_PORT_B_data_in_reg = DFFE(P1_q_b[14]_PORT_B_data_in, P1_q_b[14]_clock_1, , , );
P1_q_b[14]_PORT_A_address = BUS(B1_COEF_INDEX[0], B1_COEF_INDEX[1], B1_COEF_INDEX[2], B1_COEF_INDEX[3], B1_COEF_INDEX[4], B1_COEF_INDEX[5], B1_COEF_INDEX[6]);
P1_q_b[14]_PORT_A_address_reg = DFFE(P1_q_b[14]_PORT_A_address, P1_q_b[14]_clock_0, , , );
P1_q_b[14]_PORT_B_address = BUS(L2_ram_rom_addr_reg[0], L2_ram_rom_addr_reg[1], L2_ram_rom_addr_reg[2], L2_ram_rom_addr_reg[3], L2_ram_rom_addr_reg[4], L2_ram_rom_addr_reg[5], L2_ram_rom_addr_reg[6]);
P1_q_b[14]_PORT_B_address_reg = DFFE(P1_q_b[14]_PORT_B_address, P1_q_b[14]_clock_1, , , );
P1_q_b[14]_PORT_A_write_enable = GND;
P1_q_b[14]_PORT_A_write_enable_reg = DFFE(P1_q_b[14]_PORT_A_write_enable, P1_q_b[14]_clock_0, , , );
P1_q_b[14]_PORT_B_write_enable = L2L2;
P1_q_b[14]_PORT_B_write_enable_reg = DFFE(P1_q_b[14]_PORT_B_write_enable, P1_q_b[14]_clock_1, , , );
P1_q_b[14]_clock_0 = 12_288MHz;
P1_q_b[14]_clock_1 = A1L6;
P1_q_b[14]_PORT_B_data_out = MEMORY(P1_q_b[14]_PORT_A_data_in_reg, P1_q_b[14]_PORT_B_data_in_reg, P1_q_b[14]_PORT_A_address_reg, P1_q_b[14]_PORT_B_address_reg, P1_q_b[14]_PORT_A_write_enable_reg, P1_q_b[14]_PORT_B_write_enable_reg, , , P1_q_b[14]_clock_0, P1_q_b[14]_clock_1, , , , );
P1_q_b[14] = P1_q_b[14]_PORT_B_data_out[0];


--S25L2 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:$00061|_~224
--operation mode is normal

S25L2 = P1_q_a[13] & P1_q_a[14];


--T1L3 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|_~4
--operation mode is normal

T1L3 = S1L15 & S1L14 & P1_q_a[15] & !S25L2;


--V1L1 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:booth_adder_right|addcore:adder|unreg_res_node[0]~66
--operation mode is normal

V1L1 = !T1L3 & (P1_q_a[1] & (!K1_q_a[15]) # !P1_q_a[1] & P1_q_a[0] & K1_q_a[15]);


--S13L4 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:$00037|out_bit[0]~0
--operation mode is normal

S13L4 = K1_q_a[15] & !P1_q_a[3] & (P1_q_a[1] # P1_q_a[2]) # !K1_q_a[15] & P1_q_a[3] & (!P1_q_a[2] # !P1_q_a[1]);


--W14L2 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~165
--operation mode is arithmetic

W14L2_carry_eqn = W14L5;
W14L2 = V1L1 $ S13L4 $ !W14L2_carry_eqn;

--W14L3 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~167
--operation mode is arithmetic

W14L3 = CARRY(V1L1 & (S13L4 # !W14L5) # !V1L1 & S13L4 & !W14L5);


--P1_q_a[4] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|q_a[4]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
P1_q_a[4]_PORT_A_data_in = VCC;
P1_q_a[4]_PORT_A_data_in_reg = DFFE(P1_q_a[4]_PORT_A_data_in, P1_q_a[4]_clock_0, , , );
P1_q_a[4]_PORT_B_data_in = L2_ram_rom_data_reg[4];
P1_q_a[4]_PORT_B_data_in_reg = DFFE(P1_q_a[4]_PORT_B_data_in, P1_q_a[4]_clock_1, , , );
P1_q_a[4]_PORT_A_address = BUS(B1_COEF_INDEX[0], B1_COEF_INDEX[1], B1_COEF_INDEX[2], B1_COEF_INDEX[3], B1_COEF_INDEX[4], B1_COEF_INDEX[5], B1_COEF_INDEX[6]);
P1_q_a[4]_PORT_A_address_reg = DFFE(P1_q_a[4]_PORT_A_address, P1_q_a[4]_clock_0, , , );
P1_q_a[4]_PORT_B_address = BUS(L2_ram_rom_addr_reg[0], L2_ram_rom_addr_reg[1], L2_ram_rom_addr_reg[2], L2_ram_rom_addr_reg[3], L2_ram_rom_addr_reg[4], L2_ram_rom_addr_reg[5], L2_ram_rom_addr_reg[6]);
P1_q_a[4]_PORT_B_address_reg = DFFE(P1_q_a[4]_PORT_B_address, P1_q_a[4]_clock_1, , , );
P1_q_a[4]_PORT_A_write_enable = GND;
P1_q_a[4]_PORT_A_write_enable_reg = DFFE(P1_q_a[4]_PORT_A_write_enable, P1_q_a[4]_clock_0, , , );
P1_q_a[4]_PORT_B_write_enable = L2L2;
P1_q_a[4]_PORT_B_write_enable_reg = DFFE(P1_q_a[4]_PORT_B_write_enable, P1_q_a[4]_clock_1, , , );
P1_q_a[4]_clock_0 = 12_288MHz;
P1_q_a[4]_clock_1 = A1L6;
P1_q_a[4]_PORT_A_data_out = MEMORY(P1_q_a[4]_PORT_A_data_in_reg, P1_q_a[4]_PORT_B_data_in_reg, P1_q_a[4]_PORT_A_address_reg, P1_q_a[4]_PORT_B_address_reg, P1_q_a[4]_PORT_A_write_enable_reg, P1_q_a[4]_PORT_B_write_enable_reg, , , P1_q_a[4]_clock_0, P1_q_a[4]_clock_1, , , , );
P1_q_a[4] = P1_q_a[4]_PORT_A_data_out[0];

--P1_q_b[4] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|q_b[4]
P1_q_b[4]_PORT_A_data_in = VCC;
P1_q_b[4]_PORT_A_data_in_reg = DFFE(P1_q_b[4]_PORT_A_data_in, P1_q_b[4]_clock_0, , , );
P1_q_b[4]_PORT_B_data_in = L2_ram_rom_data_reg[4];
P1_q_b[4]_PORT_B_data_in_reg = DFFE(P1_q_b[4]_PORT_B_data_in, P1_q_b[4]_clock_1, , , );
P1_q_b[4]_PORT_A_address = BUS(B1_COEF_INDEX[0], B1_COEF_INDEX[1], B1_COEF_INDEX[2], B1_COEF_INDEX[3], B1_COEF_INDEX[4], B1_COEF_INDEX[5], B1_COEF_INDEX[6]);
P1_q_b[4]_PORT_A_address_reg = DFFE(P1_q_b[4]_PORT_A_address, P1_q_b[4]_clock_0, , , );
P1_q_b[4]_PORT_B_address = BUS(L2_ram_rom_addr_reg[0], L2_ram_rom_addr_reg[1], L2_ram_rom_addr_reg[2], L2_ram_rom_addr_reg[3], L2_ram_rom_addr_reg[4], L2_ram_rom_addr_reg[5], L2_ram_rom_addr_reg[6]);
P1_q_b[4]_PORT_B_address_reg = DFFE(P1_q_b[4]_PORT_B_address, P1_q_b[4]_clock_1, , , );
P1_q_b[4]_PORT_A_write_enable = GND;
P1_q_b[4]_PORT_A_write_enable_reg = DFFE(P1_q_b[4]_PORT_A_write_enable, P1_q_b[4]_clock_0, , , );
P1_q_b[4]_PORT_B_write_enable = L2L2;
P1_q_b[4]_PORT_B_write_enable_reg = DFFE(P1_q_b[4]_PORT_B_write_enable, P1_q_b[4]_clock_1, , , );
P1_q_b[4]_clock_0 = 12_288MHz;
P1_q_b[4]_clock_1 = A1L6;
P1_q_b[4]_PORT_B_data_out = MEMORY(P1_q_b[4]_PORT_A_data_in_reg, P1_q_b[4]_PORT_B_data_in_reg, P1_q_b[4]_PORT_A_address_reg, P1_q_b[4]_PORT_B_address_reg, P1_q_b[4]_PORT_A_write_enable_reg, P1_q_b[4]_PORT_B_write_enable_reg, , , P1_q_b[4]_clock_0, P1_q_b[4]_clock_1, , , , );
P1_q_b[4] = P1_q_b[4]_PORT_B_data_out[0];


--P1_q_a[5] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|q_a[5]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
P1_q_a[5]_PORT_A_data_in = VCC;
P1_q_a[5]_PORT_A_data_in_reg = DFFE(P1_q_a[5]_PORT_A_data_in, P1_q_a[5]_clock_0, , , );
P1_q_a[5]_PORT_B_data_in = L2_ram_rom_data_reg[5];
P1_q_a[5]_PORT_B_data_in_reg = DFFE(P1_q_a[5]_PORT_B_data_in, P1_q_a[5]_clock_1, , , );
P1_q_a[5]_PORT_A_address = BUS(B1_COEF_INDEX[0], B1_COEF_INDEX[1], B1_COEF_INDEX[2], B1_COEF_INDEX[3], B1_COEF_INDEX[4], B1_COEF_INDEX[5], B1_COEF_INDEX[6]);
P1_q_a[5]_PORT_A_address_reg = DFFE(P1_q_a[5]_PORT_A_address, P1_q_a[5]_clock_0, , , );
P1_q_a[5]_PORT_B_address = BUS(L2_ram_rom_addr_reg[0], L2_ram_rom_addr_reg[1], L2_ram_rom_addr_reg[2], L2_ram_rom_addr_reg[3], L2_ram_rom_addr_reg[4], L2_ram_rom_addr_reg[5], L2_ram_rom_addr_reg[6]);
P1_q_a[5]_PORT_B_address_reg = DFFE(P1_q_a[5]_PORT_B_address, P1_q_a[5]_clock_1, , , );
P1_q_a[5]_PORT_A_write_enable = GND;
P1_q_a[5]_PORT_A_write_enable_reg = DFFE(P1_q_a[5]_PORT_A_write_enable, P1_q_a[5]_clock_0, , , );
P1_q_a[5]_PORT_B_write_enable = L2L2;
P1_q_a[5]_PORT_B_write_enable_reg = DFFE(P1_q_a[5]_PORT_B_write_enable, P1_q_a[5]_clock_1, , , );
P1_q_a[5]_clock_0 = 12_288MHz;
P1_q_a[5]_clock_1 = A1L6;
P1_q_a[5]_PORT_A_data_out = MEMORY(P1_q_a[5]_PORT_A_data_in_reg, P1_q_a[5]_PORT_B_data_in_reg, P1_q_a[5]_PORT_A_address_reg, P1_q_a[5]_PORT_B_address_reg, P1_q_a[5]_PORT_A_write_enable_reg, P1_q_a[5]_PORT_B_write_enable_reg, , , P1_q_a[5]_clock_0, P1_q_a[5]_clock_1, , , , );
P1_q_a[5] = P1_q_a[5]_PORT_A_data_out[0];

--P1_q_b[5] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|q_b[5]
P1_q_b[5]_PORT_A_data_in = VCC;
P1_q_b[5]_PORT_A_data_in_reg = DFFE(P1_q_b[5]_PORT_A_data_in, P1_q_b[5]_clock_0, , , );
P1_q_b[5]_PORT_B_data_in = L2_ram_rom_data_reg[5];
P1_q_b[5]_PORT_B_data_in_reg = DFFE(P1_q_b[5]_PORT_B_data_in, P1_q_b[5]_clock_1, , , );
P1_q_b[5]_PORT_A_address = BUS(B1_COEF_INDEX[0], B1_COEF_INDEX[1], B1_COEF_INDEX[2], B1_COEF_INDEX[3], B1_COEF_INDEX[4], B1_COEF_INDEX[5], B1_COEF_INDEX[6]);
P1_q_b[5]_PORT_A_address_reg = DFFE(P1_q_b[5]_PORT_A_address, P1_q_b[5]_clock_0, , , );
P1_q_b[5]_PORT_B_address = BUS(L2_ram_rom_addr_reg[0], L2_ram_rom_addr_reg[1], L2_ram_rom_addr_reg[2], L2_ram_rom_addr_reg[3], L2_ram_rom_addr_reg[4], L2_ram_rom_addr_reg[5], L2_ram_rom_addr_reg[6]);
P1_q_b[5]_PORT_B_address_reg = DFFE(P1_q_b[5]_PORT_B_address, P1_q_b[5]_clock_1, , , );
P1_q_b[5]_PORT_A_write_enable = GND;
P1_q_b[5]_PORT_A_write_enable_reg = DFFE(P1_q_b[5]_PORT_A_write_enable, P1_q_b[5]_clock_0, , , );
P1_q_b[5]_PORT_B_write_enable = L2L2;
P1_q_b[5]_PORT_B_write_enable_reg = DFFE(P1_q_b[5]_PORT_B_write_enable, P1_q_b[5]_clock_1, , , );
P1_q_b[5]_clock_0 = 12_288MHz;
P1_q_b[5]_clock_1 = A1L6;
P1_q_b[5]_PORT_B_data_out = MEMORY(P1_q_b[5]_PORT_A_data_in_reg, P1_q_b[5]_PORT_B_data_in_reg, P1_q_b[5]_PORT_A_address_reg, P1_q_b[5]_PORT_B_address_reg, P1_q_b[5]_PORT_A_write_enable_reg, P1_q_b[5]_PORT_B_write_enable_reg, , , P1_q_b[5]_clock_0, P1_q_b[5]_clock_1, , , , );
P1_q_b[5] = P1_q_b[5]_PORT_B_data_out[0];


--S15L4 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:$00041|out_bit[0]~0
--operation mode is normal

S15L4 = K1_q_a[15] & !P1_q_a[5] & (P1_q_a[3] # P1_q_a[4]) # !K1_q_a[15] & P1_q_a[5] & (!P1_q_a[4] # !P1_q_a[3]);


--P1_q_a[6] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|q_a[6]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
P1_q_a[6]_PORT_A_data_in = VCC;
P1_q_a[6]_PORT_A_data_in_reg = DFFE(P1_q_a[6]_PORT_A_data_in, P1_q_a[6]_clock_0, , , );
P1_q_a[6]_PORT_B_data_in = L2_ram_rom_data_reg[6];
P1_q_a[6]_PORT_B_data_in_reg = DFFE(P1_q_a[6]_PORT_B_data_in, P1_q_a[6]_clock_1, , , );
P1_q_a[6]_PORT_A_address = BUS(B1_COEF_INDEX[0], B1_COEF_INDEX[1], B1_COEF_INDEX[2], B1_COEF_INDEX[3], B1_COEF_INDEX[4], B1_COEF_INDEX[5], B1_COEF_INDEX[6]);
P1_q_a[6]_PORT_A_address_reg = DFFE(P1_q_a[6]_PORT_A_address, P1_q_a[6]_clock_0, , , );
P1_q_a[6]_PORT_B_address = BUS(L2_ram_rom_addr_reg[0], L2_ram_rom_addr_reg[1], L2_ram_rom_addr_reg[2], L2_ram_rom_addr_reg[3], L2_ram_rom_addr_reg[4], L2_ram_rom_addr_reg[5], L2_ram_rom_addr_reg[6]);
P1_q_a[6]_PORT_B_address_reg = DFFE(P1_q_a[6]_PORT_B_address, P1_q_a[6]_clock_1, , , );
P1_q_a[6]_PORT_A_write_enable = GND;
P1_q_a[6]_PORT_A_write_enable_reg = DFFE(P1_q_a[6]_PORT_A_write_enable, P1_q_a[6]_clock_0, , , );
P1_q_a[6]_PORT_B_write_enable = L2L2;
P1_q_a[6]_PORT_B_write_enable_reg = DFFE(P1_q_a[6]_PORT_B_write_enable, P1_q_a[6]_clock_1, , , );
P1_q_a[6]_clock_0 = 12_288MHz;
P1_q_a[6]_clock_1 = A1L6;
P1_q_a[6]_PORT_A_data_out = MEMORY(P1_q_a[6]_PORT_A_data_in_reg, P1_q_a[6]_PORT_B_data_in_reg, P1_q_a[6]_PORT_A_address_reg, P1_q_a[6]_PORT_B_address_reg, P1_q_a[6]_PORT_A_write_enable_reg, P1_q_a[6]_PORT_B_write_enable_reg, , , P1_q_a[6]_clock_0, P1_q_a[6]_clock_1, , , , );
P1_q_a[6] = P1_q_a[6]_PORT_A_data_out[0];

--P1_q_b[6] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|q_b[6]
P1_q_b[6]_PORT_A_data_in = VCC;
P1_q_b[6]_PORT_A_data_in_reg = DFFE(P1_q_b[6]_PORT_A_data_in, P1_q_b[6]_clock_0, , , );
P1_q_b[6]_PORT_B_data_in = L2_ram_rom_data_reg[6];
P1_q_b[6]_PORT_B_data_in_reg = DFFE(P1_q_b[6]_PORT_B_data_in, P1_q_b[6]_clock_1, , , );
P1_q_b[6]_PORT_A_address = BUS(B1_COEF_INDEX[0], B1_COEF_INDEX[1], B1_COEF_INDEX[2], B1_COEF_INDEX[3], B1_COEF_INDEX[4], B1_COEF_INDEX[5], B1_COEF_INDEX[6]);
P1_q_b[6]_PORT_A_address_reg = DFFE(P1_q_b[6]_PORT_A_address, P1_q_b[6]_clock_0, , , );
P1_q_b[6]_PORT_B_address = BUS(L2_ram_rom_addr_reg[0], L2_ram_rom_addr_reg[1], L2_ram_rom_addr_reg[2], L2_ram_rom_addr_reg[3], L2_ram_rom_addr_reg[4], L2_ram_rom_addr_reg[5], L2_ram_rom_addr_reg[6]);
P1_q_b[6]_PORT_B_address_reg = DFFE(P1_q_b[6]_PORT_B_address, P1_q_b[6]_clock_1, , , );
P1_q_b[6]_PORT_A_write_enable = GND;
P1_q_b[6]_PORT_A_write_enable_reg = DFFE(P1_q_b[6]_PORT_A_write_enable, P1_q_b[6]_clock_0, , , );
P1_q_b[6]_PORT_B_write_enable = L2L2;
P1_q_b[6]_PORT_B_write_enable_reg = DFFE(P1_q_b[6]_PORT_B_write_enable, P1_q_b[6]_clock_1, , , );
P1_q_b[6]_clock_0 = 12_288MHz;
P1_q_b[6]_clock_1 = A1L6;
P1_q_b[6]_PORT_B_data_out = MEMORY(P1_q_b[6]_PORT_A_data_in_reg, P1_q_b[6]_PORT_B_data_in_reg, P1_q_b[6]_PORT_A_address_reg, P1_q_b[6]_PORT_B_address_reg, P1_q_b[6]_PORT_A_write_enable_reg, P1_q_b[6]_PORT_B_write_enable_reg, , , P1_q_b[6]_clock_0, P1_q_b[6]_clock_1, , , , );
P1_q_b[6] = P1_q_b[6]_PORT_B_data_out[0];


--P1_q_a[7] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|q_a[7]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
P1_q_a[7]_PORT_A_data_in = VCC;
P1_q_a[7]_PORT_A_data_in_reg = DFFE(P1_q_a[7]_PORT_A_data_in, P1_q_a[7]_clock_0, , , );
P1_q_a[7]_PORT_B_data_in = L2_ram_rom_data_reg[7];
P1_q_a[7]_PORT_B_data_in_reg = DFFE(P1_q_a[7]_PORT_B_data_in, P1_q_a[7]_clock_1, , , );
P1_q_a[7]_PORT_A_address = BUS(B1_COEF_INDEX[0], B1_COEF_INDEX[1], B1_COEF_INDEX[2], B1_COEF_INDEX[3], B1_COEF_INDEX[4], B1_COEF_INDEX[5], B1_COEF_INDEX[6]);
P1_q_a[7]_PORT_A_address_reg = DFFE(P1_q_a[7]_PORT_A_address, P1_q_a[7]_clock_0, , , );
P1_q_a[7]_PORT_B_address = BUS(L2_ram_rom_addr_reg[0], L2_ram_rom_addr_reg[1], L2_ram_rom_addr_reg[2], L2_ram_rom_addr_reg[3], L2_ram_rom_addr_reg[4], L2_ram_rom_addr_reg[5], L2_ram_rom_addr_reg[6]);
P1_q_a[7]_PORT_B_address_reg = DFFE(P1_q_a[7]_PORT_B_address, P1_q_a[7]_clock_1, , , );
P1_q_a[7]_PORT_A_write_enable = GND;
P1_q_a[7]_PORT_A_write_enable_reg = DFFE(P1_q_a[7]_PORT_A_write_enable, P1_q_a[7]_clock_0, , , );
P1_q_a[7]_PORT_B_write_enable = L2L2;
P1_q_a[7]_PORT_B_write_enable_reg = DFFE(P1_q_a[7]_PORT_B_write_enable, P1_q_a[7]_clock_1, , , );
P1_q_a[7]_clock_0 = 12_288MHz;
P1_q_a[7]_clock_1 = A1L6;
P1_q_a[7]_PORT_A_data_out = MEMORY(P1_q_a[7]_PORT_A_data_in_reg, P1_q_a[7]_PORT_B_data_in_reg, P1_q_a[7]_PORT_A_address_reg, P1_q_a[7]_PORT_B_address_reg, P1_q_a[7]_PORT_A_write_enable_reg, P1_q_a[7]_PORT_B_write_enable_reg, , , P1_q_a[7]_clock_0, P1_q_a[7]_clock_1, , , , );
P1_q_a[7] = P1_q_a[7]_PORT_A_data_out[0];

--P1_q_b[7] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|q_b[7]
P1_q_b[7]_PORT_A_data_in = VCC;
P1_q_b[7]_PORT_A_data_in_reg = DFFE(P1_q_b[7]_PORT_A_data_in, P1_q_b[7]_clock_0, , , );
P1_q_b[7]_PORT_B_data_in = L2_ram_rom_data_reg[7];
P1_q_b[7]_PORT_B_data_in_reg = DFFE(P1_q_b[7]_PORT_B_data_in, P1_q_b[7]_clock_1, , , );
P1_q_b[7]_PORT_A_address = BUS(B1_COEF_INDEX[0], B1_COEF_INDEX[1], B1_COEF_INDEX[2], B1_COEF_INDEX[3], B1_COEF_INDEX[4], B1_COEF_INDEX[5], B1_COEF_INDEX[6]);
P1_q_b[7]_PORT_A_address_reg = DFFE(P1_q_b[7]_PORT_A_address, P1_q_b[7]_clock_0, , , );
P1_q_b[7]_PORT_B_address = BUS(L2_ram_rom_addr_reg[0], L2_ram_rom_addr_reg[1], L2_ram_rom_addr_reg[2], L2_ram_rom_addr_reg[3], L2_ram_rom_addr_reg[4], L2_ram_rom_addr_reg[5], L2_ram_rom_addr_reg[6]);
P1_q_b[7]_PORT_B_address_reg = DFFE(P1_q_b[7]_PORT_B_address, P1_q_b[7]_clock_1, , , );
P1_q_b[7]_PORT_A_write_enable = GND;
P1_q_b[7]_PORT_A_write_enable_reg = DFFE(P1_q_b[7]_PORT_A_write_enable, P1_q_b[7]_clock_0, , , );
P1_q_b[7]_PORT_B_write_enable = L2L2;
P1_q_b[7]_PORT_B_write_enable_reg = DFFE(P1_q_b[7]_PORT_B_write_enable, P1_q_b[7]_clock_1, , , );
P1_q_b[7]_clock_0 = 12_288MHz;
P1_q_b[7]_clock_1 = A1L6;
P1_q_b[7]_PORT_B_data_out = MEMORY(P1_q_b[7]_PORT_A_data_in_reg, P1_q_b[7]_PORT_B_data_in_reg, P1_q_b[7]_PORT_A_address_reg, P1_q_b[7]_PORT_B_address_reg, P1_q_b[7]_PORT_A_write_enable_reg, P1_q_b[7]_PORT_B_write_enable_reg, , , P1_q_b[7]_clock_0, P1_q_b[7]_clock_1, , , , );
P1_q_b[7] = P1_q_b[7]_PORT_B_data_out[0];


--S17L4 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:$00045|out_bit[0]~0
--operation mode is normal

S17L4 = K1_q_a[15] & !P1_q_a[7] & (P1_q_a[5] # P1_q_a[6]) # !K1_q_a[15] & P1_q_a[7] & (!P1_q_a[6] # !P1_q_a[5]);


--W11L2 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~165
--operation mode is arithmetic

W11L2_carry_eqn = W11L5;
W11L2 = S15L4 $ S17L4 $ !W11L2_carry_eqn;

--W11L3 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~167
--operation mode is arithmetic

W11L3 = CARRY(S15L4 & (S17L4 # !W11L5) # !S15L4 & S17L4 & !W11L5);


--W20L4 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~186
--operation mode is arithmetic

W20L4_carry_eqn = W20L7;
W20L4 = W14L1 $ W11L4 $ W20L4_carry_eqn;

--W20L5 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~188
--operation mode is arithmetic

W20L5 = CARRY(W14L1 & !W11L4 & !W20L7 # !W14L1 & (!W20L7 # !W11L4));


--P1_q_a[8] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|q_a[8]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
P1_q_a[8]_PORT_A_data_in = VCC;
P1_q_a[8]_PORT_A_data_in_reg = DFFE(P1_q_a[8]_PORT_A_data_in, P1_q_a[8]_clock_0, , , );
P1_q_a[8]_PORT_B_data_in = L2_ram_rom_data_reg[8];
P1_q_a[8]_PORT_B_data_in_reg = DFFE(P1_q_a[8]_PORT_B_data_in, P1_q_a[8]_clock_1, , , );
P1_q_a[8]_PORT_A_address = BUS(B1_COEF_INDEX[0], B1_COEF_INDEX[1], B1_COEF_INDEX[2], B1_COEF_INDEX[3], B1_COEF_INDEX[4], B1_COEF_INDEX[5], B1_COEF_INDEX[6]);
P1_q_a[8]_PORT_A_address_reg = DFFE(P1_q_a[8]_PORT_A_address, P1_q_a[8]_clock_0, , , );
P1_q_a[8]_PORT_B_address = BUS(L2_ram_rom_addr_reg[0], L2_ram_rom_addr_reg[1], L2_ram_rom_addr_reg[2], L2_ram_rom_addr_reg[3], L2_ram_rom_addr_reg[4], L2_ram_rom_addr_reg[5], L2_ram_rom_addr_reg[6]);
P1_q_a[8]_PORT_B_address_reg = DFFE(P1_q_a[8]_PORT_B_address, P1_q_a[8]_clock_1, , , );
P1_q_a[8]_PORT_A_write_enable = GND;
P1_q_a[8]_PORT_A_write_enable_reg = DFFE(P1_q_a[8]_PORT_A_write_enable, P1_q_a[8]_clock_0, , , );
P1_q_a[8]_PORT_B_write_enable = L2L2;
P1_q_a[8]_PORT_B_write_enable_reg = DFFE(P1_q_a[8]_PORT_B_write_enable, P1_q_a[8]_clock_1, , , );
P1_q_a[8]_clock_0 = 12_288MHz;
P1_q_a[8]_clock_1 = A1L6;
P1_q_a[8]_PORT_A_data_out = MEMORY(P1_q_a[8]_PORT_A_data_in_reg, P1_q_a[8]_PORT_B_data_in_reg, P1_q_a[8]_PORT_A_address_reg, P1_q_a[8]_PORT_B_address_reg, P1_q_a[8]_PORT_A_write_enable_reg, P1_q_a[8]_PORT_B_write_enable_reg, , , P1_q_a[8]_clock_0, P1_q_a[8]_clock_1, , , , );
P1_q_a[8] = P1_q_a[8]_PORT_A_data_out[0];

--P1_q_b[8] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|q_b[8]
P1_q_b[8]_PORT_A_data_in = VCC;
P1_q_b[8]_PORT_A_data_in_reg = DFFE(P1_q_b[8]_PORT_A_data_in, P1_q_b[8]_clock_0, , , );
P1_q_b[8]_PORT_B_data_in = L2_ram_rom_data_reg[8];
P1_q_b[8]_PORT_B_data_in_reg = DFFE(P1_q_b[8]_PORT_B_data_in, P1_q_b[8]_clock_1, , , );
P1_q_b[8]_PORT_A_address = BUS(B1_COEF_INDEX[0], B1_COEF_INDEX[1], B1_COEF_INDEX[2], B1_COEF_INDEX[3], B1_COEF_INDEX[4], B1_COEF_INDEX[5], B1_COEF_INDEX[6]);
P1_q_b[8]_PORT_A_address_reg = DFFE(P1_q_b[8]_PORT_A_address, P1_q_b[8]_clock_0, , , );
P1_q_b[8]_PORT_B_address = BUS(L2_ram_rom_addr_reg[0], L2_ram_rom_addr_reg[1], L2_ram_rom_addr_reg[2], L2_ram_rom_addr_reg[3], L2_ram_rom_addr_reg[4], L2_ram_rom_addr_reg[5], L2_ram_rom_addr_reg[6]);
P1_q_b[8]_PORT_B_address_reg = DFFE(P1_q_b[8]_PORT_B_address, P1_q_b[8]_clock_1, , , );
P1_q_b[8]_PORT_A_write_enable = GND;
P1_q_b[8]_PORT_A_write_enable_reg = DFFE(P1_q_b[8]_PORT_A_write_enable, P1_q_b[8]_clock_0, , , );
P1_q_b[8]_PORT_B_write_enable = L2L2;
P1_q_b[8]_PORT_B_write_enable_reg = DFFE(P1_q_b[8]_PORT_B_write_enable, P1_q_b[8]_clock_1, , , );
P1_q_b[8]_clock_0 = 12_288MHz;
P1_q_b[8]_clock_1 = A1L6;
P1_q_b[8]_PORT_B_data_out = MEMORY(P1_q_b[8]_PORT_A_data_in_reg, P1_q_b[8]_PORT_B_data_in_reg, P1_q_b[8]_PORT_A_address_reg, P1_q_b[8]_PORT_B_address_reg, P1_q_b[8]_PORT_A_write_enable_reg, P1_q_b[8]_PORT_B_write_enable_reg, , , P1_q_b[8]_clock_0, P1_q_b[8]_clock_1, , , , );
P1_q_b[8] = P1_q_b[8]_PORT_B_data_out[0];


--P1_q_a[9] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|q_a[9]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
P1_q_a[9]_PORT_A_data_in = VCC;
P1_q_a[9]_PORT_A_data_in_reg = DFFE(P1_q_a[9]_PORT_A_data_in, P1_q_a[9]_clock_0, , , );
P1_q_a[9]_PORT_B_data_in = L2_ram_rom_data_reg[9];
P1_q_a[9]_PORT_B_data_in_reg = DFFE(P1_q_a[9]_PORT_B_data_in, P1_q_a[9]_clock_1, , , );
P1_q_a[9]_PORT_A_address = BUS(B1_COEF_INDEX[0], B1_COEF_INDEX[1], B1_COEF_INDEX[2], B1_COEF_INDEX[3], B1_COEF_INDEX[4], B1_COEF_INDEX[5], B1_COEF_INDEX[6]);
P1_q_a[9]_PORT_A_address_reg = DFFE(P1_q_a[9]_PORT_A_address, P1_q_a[9]_clock_0, , , );
P1_q_a[9]_PORT_B_address = BUS(L2_ram_rom_addr_reg[0], L2_ram_rom_addr_reg[1], L2_ram_rom_addr_reg[2], L2_ram_rom_addr_reg[3], L2_ram_rom_addr_reg[4], L2_ram_rom_addr_reg[5], L2_ram_rom_addr_reg[6]);
P1_q_a[9]_PORT_B_address_reg = DFFE(P1_q_a[9]_PORT_B_address, P1_q_a[9]_clock_1, , , );
P1_q_a[9]_PORT_A_write_enable = GND;
P1_q_a[9]_PORT_A_write_enable_reg = DFFE(P1_q_a[9]_PORT_A_write_enable, P1_q_a[9]_clock_0, , , );
P1_q_a[9]_PORT_B_write_enable = L2L2;
P1_q_a[9]_PORT_B_write_enable_reg = DFFE(P1_q_a[9]_PORT_B_write_enable, P1_q_a[9]_clock_1, , , );
P1_q_a[9]_clock_0 = 12_288MHz;
P1_q_a[9]_clock_1 = A1L6;
P1_q_a[9]_PORT_A_data_out = MEMORY(P1_q_a[9]_PORT_A_data_in_reg, P1_q_a[9]_PORT_B_data_in_reg, P1_q_a[9]_PORT_A_address_reg, P1_q_a[9]_PORT_B_address_reg, P1_q_a[9]_PORT_A_write_enable_reg, P1_q_a[9]_PORT_B_write_enable_reg, , , P1_q_a[9]_clock_0, P1_q_a[9]_clock_1, , , , );
P1_q_a[9] = P1_q_a[9]_PORT_A_data_out[0];

--P1_q_b[9] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|q_b[9]
P1_q_b[9]_PORT_A_data_in = VCC;
P1_q_b[9]_PORT_A_data_in_reg = DFFE(P1_q_b[9]_PORT_A_data_in, P1_q_b[9]_clock_0, , , );
P1_q_b[9]_PORT_B_data_in = L2_ram_rom_data_reg[9];
P1_q_b[9]_PORT_B_data_in_reg = DFFE(P1_q_b[9]_PORT_B_data_in, P1_q_b[9]_clock_1, , , );
P1_q_b[9]_PORT_A_address = BUS(B1_COEF_INDEX[0], B1_COEF_INDEX[1], B1_COEF_INDEX[2], B1_COEF_INDEX[3], B1_COEF_INDEX[4], B1_COEF_INDEX[5], B1_COEF_INDEX[6]);
P1_q_b[9]_PORT_A_address_reg = DFFE(P1_q_b[9]_PORT_A_address, P1_q_b[9]_clock_0, , , );
P1_q_b[9]_PORT_B_address = BUS(L2_ram_rom_addr_reg[0], L2_ram_rom_addr_reg[1], L2_ram_rom_addr_reg[2], L2_ram_rom_addr_reg[3], L2_ram_rom_addr_reg[4], L2_ram_rom_addr_reg[5], L2_ram_rom_addr_reg[6]);
P1_q_b[9]_PORT_B_address_reg = DFFE(P1_q_b[9]_PORT_B_address, P1_q_b[9]_clock_1, , , );
P1_q_b[9]_PORT_A_write_enable = GND;
P1_q_b[9]_PORT_A_write_enable_reg = DFFE(P1_q_b[9]_PORT_A_write_enable, P1_q_b[9]_clock_0, , , );
P1_q_b[9]_PORT_B_write_enable = L2L2;
P1_q_b[9]_PORT_B_write_enable_reg = DFFE(P1_q_b[9]_PORT_B_write_enable, P1_q_b[9]_clock_1, , , );
P1_q_b[9]_clock_0 = 12_288MHz;
P1_q_b[9]_clock_1 = A1L6;
P1_q_b[9]_PORT_B_data_out = MEMORY(P1_q_b[9]_PORT_A_data_in_reg, P1_q_b[9]_PORT_B_data_in_reg, P1_q_b[9]_PORT_A_address_reg, P1_q_b[9]_PORT_B_address_reg, P1_q_b[9]_PORT_A_write_enable_reg, P1_q_b[9]_PORT_B_write_enable_reg, , , P1_q_b[9]_clock_0, P1_q_b[9]_clock_1, , , , );
P1_q_b[9] = P1_q_b[9]_PORT_B_data_out[0];


--S19L4 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:$00049|out_bit[0]~0
--operation mode is normal

S19L4 = K1_q_a[15] & !P1_q_a[9] & (P1_q_a[7] # P1_q_a[8]) # !K1_q_a[15] & P1_q_a[9] & (!P1_q_a[8] # !P1_q_a[7]);


--P1_q_a[10] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|q_a[10]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
P1_q_a[10]_PORT_A_data_in = VCC;
P1_q_a[10]_PORT_A_data_in_reg = DFFE(P1_q_a[10]_PORT_A_data_in, P1_q_a[10]_clock_0, , , );
P1_q_a[10]_PORT_B_data_in = L2_ram_rom_data_reg[10];
P1_q_a[10]_PORT_B_data_in_reg = DFFE(P1_q_a[10]_PORT_B_data_in, P1_q_a[10]_clock_1, , , );
P1_q_a[10]_PORT_A_address = BUS(B1_COEF_INDEX[0], B1_COEF_INDEX[1], B1_COEF_INDEX[2], B1_COEF_INDEX[3], B1_COEF_INDEX[4], B1_COEF_INDEX[5], B1_COEF_INDEX[6]);
P1_q_a[10]_PORT_A_address_reg = DFFE(P1_q_a[10]_PORT_A_address, P1_q_a[10]_clock_0, , , );
P1_q_a[10]_PORT_B_address = BUS(L2_ram_rom_addr_reg[0], L2_ram_rom_addr_reg[1], L2_ram_rom_addr_reg[2], L2_ram_rom_addr_reg[3], L2_ram_rom_addr_reg[4], L2_ram_rom_addr_reg[5], L2_ram_rom_addr_reg[6]);
P1_q_a[10]_PORT_B_address_reg = DFFE(P1_q_a[10]_PORT_B_address, P1_q_a[10]_clock_1, , , );
P1_q_a[10]_PORT_A_write_enable = GND;
P1_q_a[10]_PORT_A_write_enable_reg = DFFE(P1_q_a[10]_PORT_A_write_enable, P1_q_a[10]_clock_0, , , );
P1_q_a[10]_PORT_B_write_enable = L2L2;
P1_q_a[10]_PORT_B_write_enable_reg = DFFE(P1_q_a[10]_PORT_B_write_enable, P1_q_a[10]_clock_1, , , );
P1_q_a[10]_clock_0 = 12_288MHz;
P1_q_a[10]_clock_1 = A1L6;
P1_q_a[10]_PORT_A_data_out = MEMORY(P1_q_a[10]_PORT_A_data_in_reg, P1_q_a[10]_PORT_B_data_in_reg, P1_q_a[10]_PORT_A_address_reg, P1_q_a[10]_PORT_B_address_reg, P1_q_a[10]_PORT_A_write_enable_reg, P1_q_a[10]_PORT_B_write_enable_reg, , , P1_q_a[10]_clock_0, P1_q_a[10]_clock_1, , , , );
P1_q_a[10] = P1_q_a[10]_PORT_A_data_out[0];

--P1_q_b[10] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|q_b[10]
P1_q_b[10]_PORT_A_data_in = VCC;
P1_q_b[10]_PORT_A_data_in_reg = DFFE(P1_q_b[10]_PORT_A_data_in, P1_q_b[10]_clock_0, , , );
P1_q_b[10]_PORT_B_data_in = L2_ram_rom_data_reg[10];
P1_q_b[10]_PORT_B_data_in_reg = DFFE(P1_q_b[10]_PORT_B_data_in, P1_q_b[10]_clock_1, , , );
P1_q_b[10]_PORT_A_address = BUS(B1_COEF_INDEX[0], B1_COEF_INDEX[1], B1_COEF_INDEX[2], B1_COEF_INDEX[3], B1_COEF_INDEX[4], B1_COEF_INDEX[5], B1_COEF_INDEX[6]);
P1_q_b[10]_PORT_A_address_reg = DFFE(P1_q_b[10]_PORT_A_address, P1_q_b[10]_clock_0, , , );
P1_q_b[10]_PORT_B_address = BUS(L2_ram_rom_addr_reg[0], L2_ram_rom_addr_reg[1], L2_ram_rom_addr_reg[2], L2_ram_rom_addr_reg[3], L2_ram_rom_addr_reg[4], L2_ram_rom_addr_reg[5], L2_ram_rom_addr_reg[6]);
P1_q_b[10]_PORT_B_address_reg = DFFE(P1_q_b[10]_PORT_B_address, P1_q_b[10]_clock_1, , , );
P1_q_b[10]_PORT_A_write_enable = GND;
P1_q_b[10]_PORT_A_write_enable_reg = DFFE(P1_q_b[10]_PORT_A_write_enable, P1_q_b[10]_clock_0, , , );
P1_q_b[10]_PORT_B_write_enable = L2L2;
P1_q_b[10]_PORT_B_write_enable_reg = DFFE(P1_q_b[10]_PORT_B_write_enable, P1_q_b[10]_clock_1, , , );
P1_q_b[10]_clock_0 = 12_288MHz;
P1_q_b[10]_clock_1 = A1L6;
P1_q_b[10]_PORT_B_data_out = MEMORY(P1_q_b[10]_PORT_A_data_in_reg, P1_q_b[10]_PORT_B_data_in_reg, P1_q_b[10]_PORT_A_address_reg, P1_q_b[10]_PORT_B_address_reg, P1_q_b[10]_PORT_A_write_enable_reg, P1_q_b[10]_PORT_B_write_enable_reg, , , P1_q_b[10]_clock_0, P1_q_b[10]_clock_1, , , , );
P1_q_b[10] = P1_q_b[10]_PORT_B_data_out[0];


--P1_q_a[11] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|q_a[11]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
P1_q_a[11]_PORT_A_data_in = VCC;
P1_q_a[11]_PORT_A_data_in_reg = DFFE(P1_q_a[11]_PORT_A_data_in, P1_q_a[11]_clock_0, , , );
P1_q_a[11]_PORT_B_data_in = L2_ram_rom_data_reg[11];
P1_q_a[11]_PORT_B_data_in_reg = DFFE(P1_q_a[11]_PORT_B_data_in, P1_q_a[11]_clock_1, , , );
P1_q_a[11]_PORT_A_address = BUS(B1_COEF_INDEX[0], B1_COEF_INDEX[1], B1_COEF_INDEX[2], B1_COEF_INDEX[3], B1_COEF_INDEX[4], B1_COEF_INDEX[5], B1_COEF_INDEX[6]);
P1_q_a[11]_PORT_A_address_reg = DFFE(P1_q_a[11]_PORT_A_address, P1_q_a[11]_clock_0, , , );
P1_q_a[11]_PORT_B_address = BUS(L2_ram_rom_addr_reg[0], L2_ram_rom_addr_reg[1], L2_ram_rom_addr_reg[2], L2_ram_rom_addr_reg[3], L2_ram_rom_addr_reg[4], L2_ram_rom_addr_reg[5], L2_ram_rom_addr_reg[6]);
P1_q_a[11]_PORT_B_address_reg = DFFE(P1_q_a[11]_PORT_B_address, P1_q_a[11]_clock_1, , , );
P1_q_a[11]_PORT_A_write_enable = GND;
P1_q_a[11]_PORT_A_write_enable_reg = DFFE(P1_q_a[11]_PORT_A_write_enable, P1_q_a[11]_clock_0, , , );
P1_q_a[11]_PORT_B_write_enable = L2L2;
P1_q_a[11]_PORT_B_write_enable_reg = DFFE(P1_q_a[11]_PORT_B_write_enable, P1_q_a[11]_clock_1, , , );
P1_q_a[11]_clock_0 = 12_288MHz;
P1_q_a[11]_clock_1 = A1L6;
P1_q_a[11]_PORT_A_data_out = MEMORY(P1_q_a[11]_PORT_A_data_in_reg, P1_q_a[11]_PORT_B_data_in_reg, P1_q_a[11]_PORT_A_address_reg, P1_q_a[11]_PORT_B_address_reg, P1_q_a[11]_PORT_A_write_enable_reg, P1_q_a[11]_PORT_B_write_enable_reg, , , P1_q_a[11]_clock_0, P1_q_a[11]_clock_1, , , , );
P1_q_a[11] = P1_q_a[11]_PORT_A_data_out[0];

--P1_q_b[11] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|q_b[11]
P1_q_b[11]_PORT_A_data_in = VCC;
P1_q_b[11]_PORT_A_data_in_reg = DFFE(P1_q_b[11]_PORT_A_data_in, P1_q_b[11]_clock_0, , , );
P1_q_b[11]_PORT_B_data_in = L2_ram_rom_data_reg[11];
P1_q_b[11]_PORT_B_data_in_reg = DFFE(P1_q_b[11]_PORT_B_data_in, P1_q_b[11]_clock_1, , , );
P1_q_b[11]_PORT_A_address = BUS(B1_COEF_INDEX[0], B1_COEF_INDEX[1], B1_COEF_INDEX[2], B1_COEF_INDEX[3], B1_COEF_INDEX[4], B1_COEF_INDEX[5], B1_COEF_INDEX[6]);
P1_q_b[11]_PORT_A_address_reg = DFFE(P1_q_b[11]_PORT_A_address, P1_q_b[11]_clock_0, , , );
P1_q_b[11]_PORT_B_address = BUS(L2_ram_rom_addr_reg[0], L2_ram_rom_addr_reg[1], L2_ram_rom_addr_reg[2], L2_ram_rom_addr_reg[3], L2_ram_rom_addr_reg[4], L2_ram_rom_addr_reg[5], L2_ram_rom_addr_reg[6]);
P1_q_b[11]_PORT_B_address_reg = DFFE(P1_q_b[11]_PORT_B_address, P1_q_b[11]_clock_1, , , );
P1_q_b[11]_PORT_A_write_enable = GND;
P1_q_b[11]_PORT_A_write_enable_reg = DFFE(P1_q_b[11]_PORT_A_write_enable, P1_q_b[11]_clock_0, , , );
P1_q_b[11]_PORT_B_write_enable = L2L2;
P1_q_b[11]_PORT_B_write_enable_reg = DFFE(P1_q_b[11]_PORT_B_write_enable, P1_q_b[11]_clock_1, , , );
P1_q_b[11]_clock_0 = 12_288MHz;
P1_q_b[11]_clock_1 = A1L6;
P1_q_b[11]_PORT_B_data_out = MEMORY(P1_q_b[11]_PORT_A_data_in_reg, P1_q_b[11]_PORT_B_data_in_reg, P1_q_b[11]_PORT_A_address_reg, P1_q_b[11]_PORT_B_address_reg, P1_q_b[11]_PORT_A_write_enable_reg, P1_q_b[11]_PORT_B_write_enable_reg, , , P1_q_b[11]_clock_0, P1_q_b[11]_clock_1, , , , );
P1_q_b[11] = P1_q_b[11]_PORT_B_data_out[0];


--S21L4 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:$00053|out_bit[0]~0
--operation mode is normal

S21L4 = K1_q_a[15] & !P1_q_a[11] & (P1_q_a[9] # P1_q_a[10]) # !K1_q_a[15] & P1_q_a[11] & (!P1_q_a[10] # !P1_q_a[9]);


--W8L2 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~165
--operation mode is arithmetic

W8L2_carry_eqn = W8L5;
W8L2 = S19L4 $ S21L4 $ !W8L2_carry_eqn;

--W8L3 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~167
--operation mode is arithmetic

W8L3 = CARRY(S19L4 & (S21L4 # !W8L5) # !S19L4 & S21L4 & !W8L5);


--P1_q_a[12] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|q_a[12]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
P1_q_a[12]_PORT_A_data_in = VCC;
P1_q_a[12]_PORT_A_data_in_reg = DFFE(P1_q_a[12]_PORT_A_data_in, P1_q_a[12]_clock_0, , , );
P1_q_a[12]_PORT_B_data_in = L2_ram_rom_data_reg[12];
P1_q_a[12]_PORT_B_data_in_reg = DFFE(P1_q_a[12]_PORT_B_data_in, P1_q_a[12]_clock_1, , , );
P1_q_a[12]_PORT_A_address = BUS(B1_COEF_INDEX[0], B1_COEF_INDEX[1], B1_COEF_INDEX[2], B1_COEF_INDEX[3], B1_COEF_INDEX[4], B1_COEF_INDEX[5], B1_COEF_INDEX[6]);
P1_q_a[12]_PORT_A_address_reg = DFFE(P1_q_a[12]_PORT_A_address, P1_q_a[12]_clock_0, , , );
P1_q_a[12]_PORT_B_address = BUS(L2_ram_rom_addr_reg[0], L2_ram_rom_addr_reg[1], L2_ram_rom_addr_reg[2], L2_ram_rom_addr_reg[3], L2_ram_rom_addr_reg[4], L2_ram_rom_addr_reg[5], L2_ram_rom_addr_reg[6]);
P1_q_a[12]_PORT_B_address_reg = DFFE(P1_q_a[12]_PORT_B_address, P1_q_a[12]_clock_1, , , );
P1_q_a[12]_PORT_A_write_enable = GND;
P1_q_a[12]_PORT_A_write_enable_reg = DFFE(P1_q_a[12]_PORT_A_write_enable, P1_q_a[12]_clock_0, , , );
P1_q_a[12]_PORT_B_write_enable = L2L2;
P1_q_a[12]_PORT_B_write_enable_reg = DFFE(P1_q_a[12]_PORT_B_write_enable, P1_q_a[12]_clock_1, , , );
P1_q_a[12]_clock_0 = 12_288MHz;
P1_q_a[12]_clock_1 = A1L6;
P1_q_a[12]_PORT_A_data_out = MEMORY(P1_q_a[12]_PORT_A_data_in_reg, P1_q_a[12]_PORT_B_data_in_reg, P1_q_a[12]_PORT_A_address_reg, P1_q_a[12]_PORT_B_address_reg, P1_q_a[12]_PORT_A_write_enable_reg, P1_q_a[12]_PORT_B_write_enable_reg, , , P1_q_a[12]_clock_0, P1_q_a[12]_clock_1, , , , );
P1_q_a[12] = P1_q_a[12]_PORT_A_data_out[0];

--P1_q_b[12] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|q_b[12]
P1_q_b[12]_PORT_A_data_in = VCC;
P1_q_b[12]_PORT_A_data_in_reg = DFFE(P1_q_b[12]_PORT_A_data_in, P1_q_b[12]_clock_0, , , );
P1_q_b[12]_PORT_B_data_in = L2_ram_rom_data_reg[12];
P1_q_b[12]_PORT_B_data_in_reg = DFFE(P1_q_b[12]_PORT_B_data_in, P1_q_b[12]_clock_1, , , );
P1_q_b[12]_PORT_A_address = BUS(B1_COEF_INDEX[0], B1_COEF_INDEX[1], B1_COEF_INDEX[2], B1_COEF_INDEX[3], B1_COEF_INDEX[4], B1_COEF_INDEX[5], B1_COEF_INDEX[6]);
P1_q_b[12]_PORT_A_address_reg = DFFE(P1_q_b[12]_PORT_A_address, P1_q_b[12]_clock_0, , , );
P1_q_b[12]_PORT_B_address = BUS(L2_ram_rom_addr_reg[0], L2_ram_rom_addr_reg[1], L2_ram_rom_addr_reg[2], L2_ram_rom_addr_reg[3], L2_ram_rom_addr_reg[4], L2_ram_rom_addr_reg[5], L2_ram_rom_addr_reg[6]);
P1_q_b[12]_PORT_B_address_reg = DFFE(P1_q_b[12]_PORT_B_address, P1_q_b[12]_clock_1, , , );
P1_q_b[12]_PORT_A_write_enable = GND;
P1_q_b[12]_PORT_A_write_enable_reg = DFFE(P1_q_b[12]_PORT_A_write_enable, P1_q_b[12]_clock_0, , , );
P1_q_b[12]_PORT_B_write_enable = L2L2;
P1_q_b[12]_PORT_B_write_enable_reg = DFFE(P1_q_b[12]_PORT_B_write_enable, P1_q_b[12]_clock_1, , , );
P1_q_b[12]_clock_0 = 12_288MHz;
P1_q_b[12]_clock_1 = A1L6;
P1_q_b[12]_PORT_B_data_out = MEMORY(P1_q_b[12]_PORT_A_data_in_reg, P1_q_b[12]_PORT_B_data_in_reg, P1_q_b[12]_PORT_A_address_reg, P1_q_b[12]_PORT_B_address_reg, P1_q_b[12]_PORT_A_write_enable_reg, P1_q_b[12]_PORT_B_write_enable_reg, , , P1_q_b[12]_clock_0, P1_q_b[12]_clock_1, , , , );
P1_q_b[12] = P1_q_b[12]_PORT_B_data_out[0];


--S23L4 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:$00057|out_bit[0]~0
--operation mode is normal

S23L4 = K1_q_a[15] & !P1_q_a[13] & (P1_q_a[11] # P1_q_a[12]) # !K1_q_a[15] & P1_q_a[13] & (!P1_q_a[12] # !P1_q_a[11]);


--S25L5 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:$00061|out_bit[0]~0
--operation mode is normal

S25L5 = K1_q_a[15] & !P1_q_a[15] & (P1_q_a[13] # P1_q_a[14]) # !K1_q_a[15] & P1_q_a[15] & (!P1_q_a[14] # !P1_q_a[13]);


--W5L2 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~165
--operation mode is arithmetic

W5L2_carry_eqn = W5L5;
W5L2 = S23L4 $ S25L5 $ !W5L2_carry_eqn;

--W5L3 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~167
--operation mode is arithmetic

W5L3 = CARRY(S23L4 & (S25L5 # !W5L5) # !S23L4 & S25L5 & !W5L5);


--W17L4 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~186
--operation mode is arithmetic

W17L4_carry_eqn = W17L7;
W17L4 = W8L1 $ W5L4 $ W17L4_carry_eqn;

--W17L5 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~188
--operation mode is arithmetic

W17L5 = CARRY(W8L1 & !W5L4 & !W17L7 # !W8L1 & (!W17L7 # !W5L4));


--W23L6 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~223
--operation mode is arithmetic

W23L6_carry_eqn = W23L9;
W23L6 = W20L1 $ W17L6 $ !W23L6_carry_eqn;

--W23L7 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~225
--operation mode is arithmetic

W23L7 = CARRY(W20L1 & (W17L6 # !W23L9) # !W20L1 & W17L6 & !W23L9);


--B1_ACCU[27] is FIR_core:inst|ACCU[27]
--operation mode is arithmetic

B1_ACCU[27]_carry_eqn = B1L56;
B1_ACCU[27]_lut_out = B1_ACCU[27] $ W23L8 $ B1_ACCU[27]_carry_eqn;
B1_ACCU[27] = DFFEAS(B1_ACCU[27]_lut_out, 12_288MHz, VCC, , B1L35, , , B1L111, );

--B1L58 is FIR_core:inst|ACCU[27]~548
--operation mode is arithmetic

B1L58 = CARRY(B1_ACCU[27] & !W23L8 & !B1L56 # !B1_ACCU[27] & (!B1L56 # !W23L8));


--B1_SAMPLE_OUT[10] is FIR_core:inst|SAMPLE_OUT[10]
--operation mode is normal

B1_SAMPLE_OUT[10]_lut_out = B1_ACCU[26];
B1_SAMPLE_OUT[10] = DFFEAS(B1_SAMPLE_OUT[10]_lut_out, 12_288MHz, VCC, , B1_LAST, , , , );


--C1_R_IN[9] is PCM3006:inst6|R_IN[9]
--operation mode is normal

C1_R_IN[9]_lut_out = B1_SAMPLE_OUT[9];
C1_R_IN[9] = DFFEAS(C1_R_IN[9]_lut_out, 12_288MHz, VCC, , B1_READY, , , , );


--C1_SHIFTOUT[24] is PCM3006:inst6|SHIFTOUT[24]
--operation mode is normal

C1_SHIFTOUT[24]_lut_out = A1L20 & (A1L21 & C1_R_IN[8] # !A1L21 & (C1_SHIFTOUT[23])) # !A1L20 & (C1_SHIFTOUT[23]);
C1_SHIFTOUT[24] = DFFEAS(C1_SHIFTOUT[24]_lut_out, 12_288MHz, VCC, , C1_NEGEDGE_BCK, , , , );


--C1_SHIFTIN[14] is PCM3006:inst6|SHIFTIN[14]
--operation mode is normal

C1_SHIFTIN[14]_lut_out = C1_SHIFTIN[13];
C1_SHIFTIN[14] = DFFEAS(C1_SHIFTIN[14]_lut_out, 12_288MHz, VCC, , C1_POSEDGE_BCK, , , , );


--B1L140 is FIR_core:inst|START_INDEX[8]~0
--operation mode is normal

B1L140 = B1_LAST & (!SWITCH1);


--C1_SHIFTIN[18] is PCM3006:inst6|SHIFTIN[18]
--operation mode is normal

C1_SHIFTIN[18]_lut_out = C1_SHIFTIN[17];
C1_SHIFTIN[18] = DFFEAS(C1_SHIFTIN[18]_lut_out, 12_288MHz, VCC, , C1_POSEDGE_BCK, , , , );


--C1_LEFT_OUT[3] is PCM3006:inst6|LEFT_OUT[3]
--operation mode is normal

C1_LEFT_OUT[3]_lut_out = C1_SHIFTIN[19];
C1_LEFT_OUT[3] = DFFEAS(C1_LEFT_OUT[3]_lut_out, 12_288MHz, VCC, , C1L96, , , , );


--K1_q_a[4] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|q_a[4]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
K1_q_a[4]_PORT_A_data_in = C1_LEFT_OUT[4];
K1_q_a[4]_PORT_A_data_in_reg = DFFE(K1_q_a[4]_PORT_A_data_in, K1_q_a[4]_clock_0, , , );
K1_q_a[4]_PORT_B_data_in = L1_ram_rom_data_reg[4];
K1_q_a[4]_PORT_B_data_in_reg = DFFE(K1_q_a[4]_PORT_B_data_in, K1_q_a[4]_clock_1, , , );
K1_q_a[4]_PORT_A_address = BUS(B1_H_INDEX[0], B1_H_INDEX[1], B1_H_INDEX[2], B1_H_INDEX[3], B1_H_INDEX[4], B1_H_INDEX[5], B1_H_INDEX[6]);
K1_q_a[4]_PORT_A_address_reg = DFFE(K1_q_a[4]_PORT_A_address, K1_q_a[4]_clock_0, , , );
K1_q_a[4]_PORT_B_address = BUS(L1_ram_rom_addr_reg[0], L1_ram_rom_addr_reg[1], L1_ram_rom_addr_reg[2], L1_ram_rom_addr_reg[3], L1_ram_rom_addr_reg[4], L1_ram_rom_addr_reg[5], L1_ram_rom_addr_reg[6]);
K1_q_a[4]_PORT_B_address_reg = DFFE(K1_q_a[4]_PORT_B_address, K1_q_a[4]_clock_1, , , );
K1_q_a[4]_PORT_A_write_enable = B1L111;
K1_q_a[4]_PORT_A_write_enable_reg = DFFE(K1_q_a[4]_PORT_A_write_enable, K1_q_a[4]_clock_0, , , );
K1_q_a[4]_PORT_B_write_enable = L1L2;
K1_q_a[4]_PORT_B_write_enable_reg = DFFE(K1_q_a[4]_PORT_B_write_enable, K1_q_a[4]_clock_1, , , );
K1_q_a[4]_clock_0 = 12_288MHz;
K1_q_a[4]_clock_1 = A1L6;
K1_q_a[4]_PORT_A_data_out = MEMORY(K1_q_a[4]_PORT_A_data_in_reg, K1_q_a[4]_PORT_B_data_in_reg, K1_q_a[4]_PORT_A_address_reg, K1_q_a[4]_PORT_B_address_reg, K1_q_a[4]_PORT_A_write_enable_reg, K1_q_a[4]_PORT_B_write_enable_reg, , , K1_q_a[4]_clock_0, K1_q_a[4]_clock_1, , , , );
K1_q_a[4] = K1_q_a[4]_PORT_A_data_out[0];

--K1_q_b[4] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|q_b[4]
K1_q_b[4]_PORT_A_data_in = C1_LEFT_OUT[4];
K1_q_b[4]_PORT_A_data_in_reg = DFFE(K1_q_b[4]_PORT_A_data_in, K1_q_b[4]_clock_0, , , );
K1_q_b[4]_PORT_B_data_in = L1_ram_rom_data_reg[4];
K1_q_b[4]_PORT_B_data_in_reg = DFFE(K1_q_b[4]_PORT_B_data_in, K1_q_b[4]_clock_1, , , );
K1_q_b[4]_PORT_A_address = BUS(B1_H_INDEX[0], B1_H_INDEX[1], B1_H_INDEX[2], B1_H_INDEX[3], B1_H_INDEX[4], B1_H_INDEX[5], B1_H_INDEX[6]);
K1_q_b[4]_PORT_A_address_reg = DFFE(K1_q_b[4]_PORT_A_address, K1_q_b[4]_clock_0, , , );
K1_q_b[4]_PORT_B_address = BUS(L1_ram_rom_addr_reg[0], L1_ram_rom_addr_reg[1], L1_ram_rom_addr_reg[2], L1_ram_rom_addr_reg[3], L1_ram_rom_addr_reg[4], L1_ram_rom_addr_reg[5], L1_ram_rom_addr_reg[6]);
K1_q_b[4]_PORT_B_address_reg = DFFE(K1_q_b[4]_PORT_B_address, K1_q_b[4]_clock_1, , , );
K1_q_b[4]_PORT_A_write_enable = B1L111;
K1_q_b[4]_PORT_A_write_enable_reg = DFFE(K1_q_b[4]_PORT_A_write_enable, K1_q_b[4]_clock_0, , , );
K1_q_b[4]_PORT_B_write_enable = L1L2;
K1_q_b[4]_PORT_B_write_enable_reg = DFFE(K1_q_b[4]_PORT_B_write_enable, K1_q_b[4]_clock_1, , , );
K1_q_b[4]_clock_0 = 12_288MHz;
K1_q_b[4]_clock_1 = A1L6;
K1_q_b[4]_PORT_B_data_out = MEMORY(K1_q_b[4]_PORT_A_data_in_reg, K1_q_b[4]_PORT_B_data_in_reg, K1_q_b[4]_PORT_A_address_reg, K1_q_b[4]_PORT_B_address_reg, K1_q_b[4]_PORT_A_write_enable_reg, K1_q_b[4]_PORT_B_write_enable_reg, , , K1_q_b[4]_clock_0, K1_q_b[4]_clock_1, , , , );
K1_q_b[4] = K1_q_b[4]_PORT_B_data_out[0];


--L1_ram_rom_data_reg[5] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]
--operation mode is normal

L1_ram_rom_data_reg[5] = AMPP_FUNCTION(A1L6, K1_q_b[5], L1_ram_rom_data_reg[6], L1L11, VCC, L1L46);


--L2_ram_rom_data_reg[5] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]
--operation mode is normal

L2_ram_rom_data_reg[5] = AMPP_FUNCTION(A1L6, P1_q_b[5], L2_ram_rom_data_reg[6], L2L10, VCC, L2L45);


--C1_LEFT_OUT[15] is PCM3006:inst6|LEFT_OUT[15]
--operation mode is normal

C1_LEFT_OUT[15]_lut_out = C1_SHIFTIN[31];
C1_LEFT_OUT[15] = DFFEAS(C1_LEFT_OUT[15]_lut_out, 12_288MHz, VCC, , C1L96, , , , );


--L1_ram_rom_data_reg[15] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]
--operation mode is normal

L1_ram_rom_data_reg[15] = AMPP_FUNCTION(A1L6, K1_q_b[15], altera_internal_jtag, L1L11, VCC, L1L46);


--C1_LEFT_OUT[14] is PCM3006:inst6|LEFT_OUT[14]
--operation mode is normal

C1_LEFT_OUT[14]_lut_out = C1_SHIFTIN[30];
C1_LEFT_OUT[14] = DFFEAS(C1_LEFT_OUT[14]_lut_out, 12_288MHz, VCC, , C1L96, , , , );


--L1_ram_rom_data_reg[14] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]
--operation mode is normal

L1_ram_rom_data_reg[14] = AMPP_FUNCTION(A1L6, K1_q_b[14], L1_ram_rom_data_reg[15], L1L11, VCC, L1L46);


--C1_LEFT_OUT[13] is PCM3006:inst6|LEFT_OUT[13]
--operation mode is normal

C1_LEFT_OUT[13]_lut_out = C1_SHIFTIN[29];
C1_LEFT_OUT[13] = DFFEAS(C1_LEFT_OUT[13]_lut_out, 12_288MHz, VCC, , C1L96, , , , );


--L1_ram_rom_data_reg[13] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]
--operation mode is normal

L1_ram_rom_data_reg[13] = AMPP_FUNCTION(A1L6, K1_q_b[13], L1_ram_rom_data_reg[14], L1L11, VCC, L1L46);


--L2_ram_rom_data_reg[15] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]
--operation mode is normal

L2_ram_rom_data_reg[15] = AMPP_FUNCTION(A1L6, P1_q_b[15], altera_internal_jtag, L2L10, VCC, L2L45);


--L2_ram_rom_data_reg[13] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]
--operation mode is normal

L2_ram_rom_data_reg[13] = AMPP_FUNCTION(A1L6, P1_q_b[13], L2_ram_rom_data_reg[14], L2L10, VCC, L2L45);


--L2_ram_rom_data_reg[14] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]
--operation mode is normal

L2_ram_rom_data_reg[14] = AMPP_FUNCTION(A1L6, P1_q_b[14], L2_ram_rom_data_reg[15], L2L10, VCC, L2L45);


--W14L4 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~170
--operation mode is arithmetic

W14L4_carry_eqn = W14L7;
W14L4 = V1L1 $ S9L29 $ !W14L4_carry_eqn;

--W14L5 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~172
--operation mode is arithmetic

W14L5 = CARRY(V1L1 & S9L29 & !W14L7 # !V1L1 & (S9L29 # !W14L7));


--L2_ram_rom_data_reg[6] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]
--operation mode is normal

L2_ram_rom_data_reg[6] = AMPP_FUNCTION(A1L6, P1_q_b[6], L2_ram_rom_data_reg[7], L2L10, VCC, L2L45);


--L2_ram_rom_data_reg[7] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]
--operation mode is normal

L2_ram_rom_data_reg[7] = AMPP_FUNCTION(A1L6, P1_q_b[7], L2_ram_rom_data_reg[8], L2L10, VCC, L2L45);


--W11L4 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~170
--operation mode is arithmetic

W11L4_carry_eqn = W11L7;
W11L4 = S15L4 $ S7L29 $ !W11L4_carry_eqn;

--W11L5 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~172
--operation mode is arithmetic

W11L5 = CARRY(S15L4 & S7L29 & !W11L7 # !S15L4 & (S7L29 # !W11L7));


--W20L6 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~191
--operation mode is arithmetic

W20L6_carry_eqn = W20L9;
W20L6 = W14L1 $ W11L6 $ !W20L6_carry_eqn;

--W20L7 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~193
--operation mode is arithmetic

W20L7 = CARRY(W14L1 & (W11L6 # !W20L9) # !W14L1 & W11L6 & !W20L9);


--L2_ram_rom_data_reg[8] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]
--operation mode is normal

L2_ram_rom_data_reg[8] = AMPP_FUNCTION(A1L6, P1_q_b[8], L2_ram_rom_data_reg[9], L2L10, VCC, L2L45);


--L2_ram_rom_data_reg[9] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]
--operation mode is normal

L2_ram_rom_data_reg[9] = AMPP_FUNCTION(A1L6, P1_q_b[9], L2_ram_rom_data_reg[10], L2L10, VCC, L2L45);


--L2_ram_rom_data_reg[10] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]
--operation mode is normal

L2_ram_rom_data_reg[10] = AMPP_FUNCTION(A1L6, P1_q_b[10], L2_ram_rom_data_reg[11], L2L10, VCC, L2L45);


--L2_ram_rom_data_reg[11] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]
--operation mode is normal

L2_ram_rom_data_reg[11] = AMPP_FUNCTION(A1L6, P1_q_b[11], L2_ram_rom_data_reg[12], L2L10, VCC, L2L45);


--W8L4 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~170
--operation mode is arithmetic

W8L4_carry_eqn = W8L7;
W8L4 = S19L4 $ S5L29 $ !W8L4_carry_eqn;

--W8L5 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~172
--operation mode is arithmetic

W8L5 = CARRY(S19L4 & S5L29 & !W8L7 # !S19L4 & (S5L29 # !W8L7));


--L2_ram_rom_data_reg[12] is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]
--operation mode is normal

L2_ram_rom_data_reg[12] = AMPP_FUNCTION(A1L6, P1_q_b[12], L2_ram_rom_data_reg[13], L2L10, VCC, L2L45);


--W5L4 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~170
--operation mode is arithmetic

W5L4_carry_eqn = W5L7;
W5L4 = S23L4 $ S3L29 $ !W5L4_carry_eqn;

--W5L5 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~172
--operation mode is arithmetic

W5L5 = CARRY(S23L4 & S3L29 & !W5L7 # !S23L4 & (S3L29 # !W5L7));


--W17L6 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~191
--operation mode is arithmetic

W17L6_carry_eqn = W17L9;
W17L6 = W8L1 $ W5L6 $ !W17L6_carry_eqn;

--W17L7 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~193
--operation mode is arithmetic

W17L7 = CARRY(W8L1 & (W5L6 # !W17L9) # !W8L1 & W5L6 & !W17L9);


--W23L8 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~228
--operation mode is arithmetic

W23L8_carry_eqn = W23L11;
W23L8 = W20L1 $ W17L8 $ W23L8_carry_eqn;

--W23L9 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~230
--operation mode is arithmetic

W23L9 = CARRY(W20L1 & !W17L8 & !W23L11 # !W20L1 & (!W23L11 # !W17L8));


--B1_ACCU[26] is FIR_core:inst|ACCU[26]
--operation mode is arithmetic

B1_ACCU[26]_carry_eqn = B1L54;
B1_ACCU[26]_lut_out = B1_ACCU[26] $ W23L10 $ !B1_ACCU[26]_carry_eqn;
B1_ACCU[26] = DFFEAS(B1_ACCU[26]_lut_out, 12_288MHz, VCC, , B1L35, , , B1L111, );

--B1L56 is FIR_core:inst|ACCU[26]~552
--operation mode is arithmetic

B1L56 = CARRY(B1_ACCU[26] & (W23L10 # !B1L54) # !B1_ACCU[26] & W23L10 & !B1L54);


--B1_SAMPLE_OUT[9] is FIR_core:inst|SAMPLE_OUT[9]
--operation mode is normal

B1_SAMPLE_OUT[9]_lut_out = B1_ACCU[25];
B1_SAMPLE_OUT[9] = DFFEAS(B1_SAMPLE_OUT[9]_lut_out, 12_288MHz, VCC, , B1_LAST, , , , );


--C1_R_IN[8] is PCM3006:inst6|R_IN[8]
--operation mode is normal

C1_R_IN[8]_lut_out = B1_SAMPLE_OUT[8];
C1_R_IN[8] = DFFEAS(C1_R_IN[8]_lut_out, 12_288MHz, VCC, , B1_READY, , , , );


--C1_SHIFTOUT[23] is PCM3006:inst6|SHIFTOUT[23]
--operation mode is normal

C1_SHIFTOUT[23]_lut_out = A1L20 & (A1L21 & C1_R_IN[7] # !A1L21 & (C1_SHIFTOUT[22])) # !A1L20 & (C1_SHIFTOUT[22]);
C1_SHIFTOUT[23] = DFFEAS(C1_SHIFTOUT[23]_lut_out, 12_288MHz, VCC, , C1_NEGEDGE_BCK, , , , );


--C1_SHIFTIN[13] is PCM3006:inst6|SHIFTIN[13]
--operation mode is normal

C1_SHIFTIN[13]_lut_out = C1_SHIFTIN[12];
C1_SHIFTIN[13] = DFFEAS(C1_SHIFTIN[13]_lut_out, 12_288MHz, VCC, , C1_POSEDGE_BCK, , , , );


--C1_SHIFTIN[19] is PCM3006:inst6|SHIFTIN[19]
--operation mode is normal

C1_SHIFTIN[19]_lut_out = C1_SHIFTIN[18];
C1_SHIFTIN[19] = DFFEAS(C1_SHIFTIN[19]_lut_out, 12_288MHz, VCC, , C1_POSEDGE_BCK, , , , );


--C1_LEFT_OUT[4] is PCM3006:inst6|LEFT_OUT[4]
--operation mode is normal

C1_LEFT_OUT[4]_lut_out = C1_SHIFTIN[20];
C1_LEFT_OUT[4] = DFFEAS(C1_LEFT_OUT[4]_lut_out, 12_288MHz, VCC, , C1L96, , , , );


--K1_q_a[5] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|q_a[5]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
K1_q_a[5]_PORT_A_data_in = C1_LEFT_OUT[5];
K1_q_a[5]_PORT_A_data_in_reg = DFFE(K1_q_a[5]_PORT_A_data_in, K1_q_a[5]_clock_0, , , );
K1_q_a[5]_PORT_B_data_in = L1_ram_rom_data_reg[5];
K1_q_a[5]_PORT_B_data_in_reg = DFFE(K1_q_a[5]_PORT_B_data_in, K1_q_a[5]_clock_1, , , );
K1_q_a[5]_PORT_A_address = BUS(B1_H_INDEX[0], B1_H_INDEX[1], B1_H_INDEX[2], B1_H_INDEX[3], B1_H_INDEX[4], B1_H_INDEX[5], B1_H_INDEX[6]);
K1_q_a[5]_PORT_A_address_reg = DFFE(K1_q_a[5]_PORT_A_address, K1_q_a[5]_clock_0, , , );
K1_q_a[5]_PORT_B_address = BUS(L1_ram_rom_addr_reg[0], L1_ram_rom_addr_reg[1], L1_ram_rom_addr_reg[2], L1_ram_rom_addr_reg[3], L1_ram_rom_addr_reg[4], L1_ram_rom_addr_reg[5], L1_ram_rom_addr_reg[6]);
K1_q_a[5]_PORT_B_address_reg = DFFE(K1_q_a[5]_PORT_B_address, K1_q_a[5]_clock_1, , , );
K1_q_a[5]_PORT_A_write_enable = B1L111;
K1_q_a[5]_PORT_A_write_enable_reg = DFFE(K1_q_a[5]_PORT_A_write_enable, K1_q_a[5]_clock_0, , , );
K1_q_a[5]_PORT_B_write_enable = L1L2;
K1_q_a[5]_PORT_B_write_enable_reg = DFFE(K1_q_a[5]_PORT_B_write_enable, K1_q_a[5]_clock_1, , , );
K1_q_a[5]_clock_0 = 12_288MHz;
K1_q_a[5]_clock_1 = A1L6;
K1_q_a[5]_PORT_A_data_out = MEMORY(K1_q_a[5]_PORT_A_data_in_reg, K1_q_a[5]_PORT_B_data_in_reg, K1_q_a[5]_PORT_A_address_reg, K1_q_a[5]_PORT_B_address_reg, K1_q_a[5]_PORT_A_write_enable_reg, K1_q_a[5]_PORT_B_write_enable_reg, , , K1_q_a[5]_clock_0, K1_q_a[5]_clock_1, , , , );
K1_q_a[5] = K1_q_a[5]_PORT_A_data_out[0];

--K1_q_b[5] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|q_b[5]
K1_q_b[5]_PORT_A_data_in = C1_LEFT_OUT[5];
K1_q_b[5]_PORT_A_data_in_reg = DFFE(K1_q_b[5]_PORT_A_data_in, K1_q_b[5]_clock_0, , , );
K1_q_b[5]_PORT_B_data_in = L1_ram_rom_data_reg[5];
K1_q_b[5]_PORT_B_data_in_reg = DFFE(K1_q_b[5]_PORT_B_data_in, K1_q_b[5]_clock_1, , , );
K1_q_b[5]_PORT_A_address = BUS(B1_H_INDEX[0], B1_H_INDEX[1], B1_H_INDEX[2], B1_H_INDEX[3], B1_H_INDEX[4], B1_H_INDEX[5], B1_H_INDEX[6]);
K1_q_b[5]_PORT_A_address_reg = DFFE(K1_q_b[5]_PORT_A_address, K1_q_b[5]_clock_0, , , );
K1_q_b[5]_PORT_B_address = BUS(L1_ram_rom_addr_reg[0], L1_ram_rom_addr_reg[1], L1_ram_rom_addr_reg[2], L1_ram_rom_addr_reg[3], L1_ram_rom_addr_reg[4], L1_ram_rom_addr_reg[5], L1_ram_rom_addr_reg[6]);
K1_q_b[5]_PORT_B_address_reg = DFFE(K1_q_b[5]_PORT_B_address, K1_q_b[5]_clock_1, , , );
K1_q_b[5]_PORT_A_write_enable = B1L111;
K1_q_b[5]_PORT_A_write_enable_reg = DFFE(K1_q_b[5]_PORT_A_write_enable, K1_q_b[5]_clock_0, , , );
K1_q_b[5]_PORT_B_write_enable = L1L2;
K1_q_b[5]_PORT_B_write_enable_reg = DFFE(K1_q_b[5]_PORT_B_write_enable, K1_q_b[5]_clock_1, , , );
K1_q_b[5]_clock_0 = 12_288MHz;
K1_q_b[5]_clock_1 = A1L6;
K1_q_b[5]_PORT_B_data_out = MEMORY(K1_q_b[5]_PORT_A_data_in_reg, K1_q_b[5]_PORT_B_data_in_reg, K1_q_b[5]_PORT_A_address_reg, K1_q_b[5]_PORT_B_address_reg, K1_q_b[5]_PORT_A_write_enable_reg, K1_q_b[5]_PORT_B_write_enable_reg, , , K1_q_b[5]_clock_0, K1_q_b[5]_clock_1, , , , );
K1_q_b[5] = K1_q_b[5]_PORT_B_data_out[0];


--L1_ram_rom_data_reg[6] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]
--operation mode is normal

L1_ram_rom_data_reg[6] = AMPP_FUNCTION(A1L6, K1_q_b[6], L1_ram_rom_data_reg[7], L1L11, VCC, L1L46);


--C1_SHIFTIN[31] is PCM3006:inst6|SHIFTIN[31]
--operation mode is normal

C1_SHIFTIN[31]_lut_out = C1_SHIFTIN[30];
C1_SHIFTIN[31] = DFFEAS(C1_SHIFTIN[31]_lut_out, 12_288MHz, VCC, , C1_POSEDGE_BCK, , , , );


--C1_SHIFTIN[30] is PCM3006:inst6|SHIFTIN[30]
--operation mode is normal

C1_SHIFTIN[30]_lut_out = C1_SHIFTIN[29];
C1_SHIFTIN[30] = DFFEAS(C1_SHIFTIN[30]_lut_out, 12_288MHz, VCC, , C1_POSEDGE_BCK, , , , );


--C1_SHIFTIN[29] is PCM3006:inst6|SHIFTIN[29]
--operation mode is normal

C1_SHIFTIN[29]_lut_out = C1_SHIFTIN[28];
C1_SHIFTIN[29] = DFFEAS(C1_SHIFTIN[29]_lut_out, 12_288MHz, VCC, , C1_POSEDGE_BCK, , , , );


--S13L2 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:$00037|_~224
--operation mode is normal

S13L2 = P1_q_a[3] & (!P1_q_a[1] & !P1_q_a[2]);


--S13L1 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:$00037|_~5
--operation mode is normal

S13L1 = P1_q_a[1] & P1_q_a[2] & (!P1_q_a[3]);


--S13L3 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:$00037|left_bit[0]~60
--operation mode is normal

S13L3 = P1_q_a[1] & !P1_q_a[2] & (P1_q_a[3] $ K1_q_a[15]) # !P1_q_a[1] & P1_q_a[2] & (P1_q_a[3] $ K1_q_a[15]);


--S9L29 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[1]|out_bit[14]~2021
--operation mode is normal

S9L29 = !S13L3 & (K1_q_a[14] & (!S13L1) # !K1_q_a[14] & !S13L2);


--W14L6 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~175
--operation mode is arithmetic

W14L6_carry_eqn = W14L9;
W14L6 = T1L4 $ S9L28 $ W14L6_carry_eqn;

--W14L7 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~177
--operation mode is arithmetic

W14L7 = CARRY(T1L4 & (!W14L9 # !S9L28) # !T1L4 & !S9L28 & !W14L9);


--S17L2 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:$00045|_~224
--operation mode is normal

S17L2 = P1_q_a[7] & (!P1_q_a[5] & !P1_q_a[6]);


--S17L1 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:$00045|_~5
--operation mode is normal

S17L1 = P1_q_a[5] & P1_q_a[6] & (!P1_q_a[7]);


--S17L3 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:$00045|left_bit[0]~60
--operation mode is normal

S17L3 = K1_q_a[15] & !P1_q_a[7] & (P1_q_a[5] $ P1_q_a[6]) # !K1_q_a[15] & P1_q_a[7] & (P1_q_a[5] $ P1_q_a[6]);


--S7L29 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[3]|out_bit[14]~2021
--operation mode is normal

S7L29 = !S17L3 & (K1_q_a[14] & (!S17L1) # !K1_q_a[14] & !S17L2);


--W11L6 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~175
--operation mode is arithmetic

W11L6_carry_eqn = W11L9;
W11L6 = S15L4 $ S7L28 $ W11L6_carry_eqn;

--W11L7 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~177
--operation mode is arithmetic

W11L7 = CARRY(S15L4 & (!W11L9 # !S7L28) # !S15L4 & !S7L28 & !W11L9);


--W20L8 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~196
--operation mode is arithmetic

W20L8_carry_eqn = W20L11;
W20L8 = W14L1 $ W11L8 $ W20L8_carry_eqn;

--W20L9 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~198
--operation mode is arithmetic

W20L9 = CARRY(W14L1 & !W11L8 & !W20L11 # !W14L1 & (!W20L11 # !W11L8));


--S21L2 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:$00053|_~224
--operation mode is normal

S21L2 = P1_q_a[11] & (!P1_q_a[9] & !P1_q_a[10]);


--S21L1 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:$00053|_~5
--operation mode is normal

S21L1 = P1_q_a[9] & P1_q_a[10] & (!P1_q_a[11]);


--S21L3 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:$00053|left_bit[0]~60
--operation mode is normal

S21L3 = K1_q_a[15] & !P1_q_a[11] & (P1_q_a[9] $ P1_q_a[10]) # !K1_q_a[15] & P1_q_a[11] & (P1_q_a[9] $ P1_q_a[10]);


--S5L29 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[5]|out_bit[14]~2021
--operation mode is normal

S5L29 = !S21L3 & (K1_q_a[14] & (!S21L1) # !K1_q_a[14] & !S21L2);


--W8L6 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~175
--operation mode is arithmetic

W8L6_carry_eqn = W8L9;
W8L6 = S19L4 $ S5L28 $ W8L6_carry_eqn;

--W8L7 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~177
--operation mode is arithmetic

W8L7 = CARRY(S19L4 & (!W8L9 # !S5L28) # !S19L4 & !S5L28 & !W8L9);


--S25L3 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:$00061|_~225
--operation mode is normal

S25L3 = P1_q_a[15] & (!P1_q_a[13] & !P1_q_a[14]);


--S25L1 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:$00061|_~5
--operation mode is normal

S25L1 = P1_q_a[13] & P1_q_a[14] & (!P1_q_a[15]);


--S25L4 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:$00061|left_bit[0]~60
--operation mode is normal

S25L4 = K1_q_a[15] & !P1_q_a[15] & (P1_q_a[13] $ P1_q_a[14]) # !K1_q_a[15] & P1_q_a[15] & (P1_q_a[13] $ P1_q_a[14]);


--S3L29 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[7]|out_bit[14]~1998
--operation mode is normal

S3L29 = !S25L4 & (K1_q_a[14] & (!S25L1) # !K1_q_a[14] & !S25L3);


--W5L6 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~175
--operation mode is arithmetic

W5L6_carry_eqn = W5L9;
W5L6 = S23L4 $ S3L28 $ W5L6_carry_eqn;

--W5L7 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~177
--operation mode is arithmetic

W5L7 = CARRY(S23L4 & (!W5L9 # !S3L28) # !S23L4 & !S3L28 & !W5L9);


--W17L8 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~196
--operation mode is arithmetic

W17L8_carry_eqn = W17L11;
W17L8 = W8L1 $ W5L8 $ W17L8_carry_eqn;

--W17L9 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~198
--operation mode is arithmetic

W17L9 = CARRY(W8L1 & !W5L8 & !W17L11 # !W8L1 & (!W17L11 # !W5L8));


--W23L10 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~233
--operation mode is arithmetic

W23L10_carry_eqn = W23L13;
W23L10 = W20L1 $ W17L10 $ !W23L10_carry_eqn;

--W23L11 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~235
--operation mode is arithmetic

W23L11 = CARRY(W20L1 & (W17L10 # !W23L13) # !W20L1 & W17L10 & !W23L13);


--B1_ACCU[25] is FIR_core:inst|ACCU[25]
--operation mode is arithmetic

B1_ACCU[25]_carry_eqn = B1L52;
B1_ACCU[25]_lut_out = B1_ACCU[25] $ W23L12 $ B1_ACCU[25]_carry_eqn;
B1_ACCU[25] = DFFEAS(B1_ACCU[25]_lut_out, 12_288MHz, VCC, , B1L35, , , B1L111, );

--B1L54 is FIR_core:inst|ACCU[25]~556
--operation mode is arithmetic

B1L54 = CARRY(B1_ACCU[25] & !W23L12 & !B1L52 # !B1_ACCU[25] & (!B1L52 # !W23L12));


--B1_SAMPLE_OUT[8] is FIR_core:inst|SAMPLE_OUT[8]
--operation mode is normal

B1_SAMPLE_OUT[8]_lut_out = B1_ACCU[24];
B1_SAMPLE_OUT[8] = DFFEAS(B1_SAMPLE_OUT[8]_lut_out, 12_288MHz, VCC, , B1_LAST, , , , );


--C1_R_IN[7] is PCM3006:inst6|R_IN[7]
--operation mode is normal

C1_R_IN[7]_lut_out = B1_SAMPLE_OUT[7];
C1_R_IN[7] = DFFEAS(C1_R_IN[7]_lut_out, 12_288MHz, VCC, , B1_READY, , , , );


--C1_SHIFTOUT[22] is PCM3006:inst6|SHIFTOUT[22]
--operation mode is normal

C1_SHIFTOUT[22]_lut_out = A1L20 & (A1L21 & C1_R_IN[6] # !A1L21 & (C1_SHIFTOUT[21])) # !A1L20 & (C1_SHIFTOUT[21]);
C1_SHIFTOUT[22] = DFFEAS(C1_SHIFTOUT[22]_lut_out, 12_288MHz, VCC, , C1_NEGEDGE_BCK, , , , );


--C1_SHIFTIN[12] is PCM3006:inst6|SHIFTIN[12]
--operation mode is normal

C1_SHIFTIN[12]_lut_out = C1_SHIFTIN[11];
C1_SHIFTIN[12] = DFFEAS(C1_SHIFTIN[12]_lut_out, 12_288MHz, VCC, , C1_POSEDGE_BCK, , , , );


--C1_SHIFTIN[20] is PCM3006:inst6|SHIFTIN[20]
--operation mode is normal

C1_SHIFTIN[20]_lut_out = C1_SHIFTIN[19];
C1_SHIFTIN[20] = DFFEAS(C1_SHIFTIN[20]_lut_out, 12_288MHz, VCC, , C1_POSEDGE_BCK, , , , );


--C1_LEFT_OUT[5] is PCM3006:inst6|LEFT_OUT[5]
--operation mode is normal

C1_LEFT_OUT[5]_lut_out = C1_SHIFTIN[21];
C1_LEFT_OUT[5] = DFFEAS(C1_LEFT_OUT[5]_lut_out, 12_288MHz, VCC, , C1L96, , , , );


--K1_q_a[6] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|q_a[6]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
K1_q_a[6]_PORT_A_data_in = C1_LEFT_OUT[6];
K1_q_a[6]_PORT_A_data_in_reg = DFFE(K1_q_a[6]_PORT_A_data_in, K1_q_a[6]_clock_0, , , );
K1_q_a[6]_PORT_B_data_in = L1_ram_rom_data_reg[6];
K1_q_a[6]_PORT_B_data_in_reg = DFFE(K1_q_a[6]_PORT_B_data_in, K1_q_a[6]_clock_1, , , );
K1_q_a[6]_PORT_A_address = BUS(B1_H_INDEX[0], B1_H_INDEX[1], B1_H_INDEX[2], B1_H_INDEX[3], B1_H_INDEX[4], B1_H_INDEX[5], B1_H_INDEX[6]);
K1_q_a[6]_PORT_A_address_reg = DFFE(K1_q_a[6]_PORT_A_address, K1_q_a[6]_clock_0, , , );
K1_q_a[6]_PORT_B_address = BUS(L1_ram_rom_addr_reg[0], L1_ram_rom_addr_reg[1], L1_ram_rom_addr_reg[2], L1_ram_rom_addr_reg[3], L1_ram_rom_addr_reg[4], L1_ram_rom_addr_reg[5], L1_ram_rom_addr_reg[6]);
K1_q_a[6]_PORT_B_address_reg = DFFE(K1_q_a[6]_PORT_B_address, K1_q_a[6]_clock_1, , , );
K1_q_a[6]_PORT_A_write_enable = B1L111;
K1_q_a[6]_PORT_A_write_enable_reg = DFFE(K1_q_a[6]_PORT_A_write_enable, K1_q_a[6]_clock_0, , , );
K1_q_a[6]_PORT_B_write_enable = L1L2;
K1_q_a[6]_PORT_B_write_enable_reg = DFFE(K1_q_a[6]_PORT_B_write_enable, K1_q_a[6]_clock_1, , , );
K1_q_a[6]_clock_0 = 12_288MHz;
K1_q_a[6]_clock_1 = A1L6;
K1_q_a[6]_PORT_A_data_out = MEMORY(K1_q_a[6]_PORT_A_data_in_reg, K1_q_a[6]_PORT_B_data_in_reg, K1_q_a[6]_PORT_A_address_reg, K1_q_a[6]_PORT_B_address_reg, K1_q_a[6]_PORT_A_write_enable_reg, K1_q_a[6]_PORT_B_write_enable_reg, , , K1_q_a[6]_clock_0, K1_q_a[6]_clock_1, , , , );
K1_q_a[6] = K1_q_a[6]_PORT_A_data_out[0];

--K1_q_b[6] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|q_b[6]
K1_q_b[6]_PORT_A_data_in = C1_LEFT_OUT[6];
K1_q_b[6]_PORT_A_data_in_reg = DFFE(K1_q_b[6]_PORT_A_data_in, K1_q_b[6]_clock_0, , , );
K1_q_b[6]_PORT_B_data_in = L1_ram_rom_data_reg[6];
K1_q_b[6]_PORT_B_data_in_reg = DFFE(K1_q_b[6]_PORT_B_data_in, K1_q_b[6]_clock_1, , , );
K1_q_b[6]_PORT_A_address = BUS(B1_H_INDEX[0], B1_H_INDEX[1], B1_H_INDEX[2], B1_H_INDEX[3], B1_H_INDEX[4], B1_H_INDEX[5], B1_H_INDEX[6]);
K1_q_b[6]_PORT_A_address_reg = DFFE(K1_q_b[6]_PORT_A_address, K1_q_b[6]_clock_0, , , );
K1_q_b[6]_PORT_B_address = BUS(L1_ram_rom_addr_reg[0], L1_ram_rom_addr_reg[1], L1_ram_rom_addr_reg[2], L1_ram_rom_addr_reg[3], L1_ram_rom_addr_reg[4], L1_ram_rom_addr_reg[5], L1_ram_rom_addr_reg[6]);
K1_q_b[6]_PORT_B_address_reg = DFFE(K1_q_b[6]_PORT_B_address, K1_q_b[6]_clock_1, , , );
K1_q_b[6]_PORT_A_write_enable = B1L111;
K1_q_b[6]_PORT_A_write_enable_reg = DFFE(K1_q_b[6]_PORT_A_write_enable, K1_q_b[6]_clock_0, , , );
K1_q_b[6]_PORT_B_write_enable = L1L2;
K1_q_b[6]_PORT_B_write_enable_reg = DFFE(K1_q_b[6]_PORT_B_write_enable, K1_q_b[6]_clock_1, , , );
K1_q_b[6]_clock_0 = 12_288MHz;
K1_q_b[6]_clock_1 = A1L6;
K1_q_b[6]_PORT_B_data_out = MEMORY(K1_q_b[6]_PORT_A_data_in_reg, K1_q_b[6]_PORT_B_data_in_reg, K1_q_b[6]_PORT_A_address_reg, K1_q_b[6]_PORT_B_address_reg, K1_q_b[6]_PORT_A_write_enable_reg, K1_q_b[6]_PORT_B_write_enable_reg, , , K1_q_b[6]_clock_0, K1_q_b[6]_clock_1, , , , );
K1_q_b[6] = K1_q_b[6]_PORT_B_data_out[0];


--L1_ram_rom_data_reg[7] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]
--operation mode is normal

L1_ram_rom_data_reg[7] = AMPP_FUNCTION(A1L6, K1_q_b[7], L1_ram_rom_data_reg[8], L1L11, VCC, L1L46);


--C1_SHIFTIN[28] is PCM3006:inst6|SHIFTIN[28]
--operation mode is normal

C1_SHIFTIN[28]_lut_out = C1_SHIFTIN[27];
C1_SHIFTIN[28] = DFFEAS(C1_SHIFTIN[28]_lut_out, 12_288MHz, VCC, , C1_POSEDGE_BCK, , , , );


--T1L4 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|_~5
--operation mode is normal

T1L4 = T1L3 $ (K1_q_a[15] & !P1_q_a[1] & P1_q_a[0] # !K1_q_a[15] & P1_q_a[1]);


--S9L27 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[1]|out_bit[13]~2022
--operation mode is normal

S9L27 = P1_q_a[1] & (P1_q_a[2] # P1_q_a[3] $ !K1_q_a[14]) # !P1_q_a[1] & (P1_q_a[3] $ !K1_q_a[14] # !P1_q_a[2]);


--S9L28 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[1]|out_bit[13]~2023
--operation mode is normal

S9L28 = S9L27 & (K1_q_a[13] & (!S13L1) # !K1_q_a[13] & !S13L2);


--W14L8 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~180
--operation mode is arithmetic

W14L8_carry_eqn = W14L11;
W14L8 = T1L2 $ S9L26 $ !W14L8_carry_eqn;

--W14L9 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~182
--operation mode is arithmetic

W14L9 = CARRY(T1L2 & S9L26 & !W14L11 # !T1L2 & (S9L26 # !W14L11));


--S7L27 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[3]|out_bit[13]~2022
--operation mode is normal

S7L27 = K1_q_a[14] & (P1_q_a[7] # P1_q_a[5] $ !P1_q_a[6]) # !K1_q_a[14] & (P1_q_a[5] $ !P1_q_a[6] # !P1_q_a[7]);


--S7L28 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[3]|out_bit[13]~2023
--operation mode is normal

S7L28 = S7L27 & (K1_q_a[13] & (!S17L1) # !K1_q_a[13] & !S17L2);


--W11L8 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~180
--operation mode is arithmetic

W11L8_carry_eqn = W11L11;
W11L8 = S8L28 $ S7L26 $ W11L8_carry_eqn;

--W11L9 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~182
--operation mode is arithmetic

W11L9 = CARRY(S8L28 & (S7L26 # !W11L11) # !S8L28 & S7L26 & !W11L11);


--W20L10 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~201
--operation mode is arithmetic

W20L10_carry_eqn = W20L13;
W20L10 = W14L2 $ W11L10 $ !W20L10_carry_eqn;

--W20L11 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~203
--operation mode is arithmetic

W20L11 = CARRY(W14L2 & (W11L10 # !W20L13) # !W14L2 & W11L10 & !W20L13);


--S5L27 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[5]|out_bit[13]~2022
--operation mode is normal

S5L27 = K1_q_a[14] & (P1_q_a[11] # P1_q_a[9] $ !P1_q_a[10]) # !K1_q_a[14] & (P1_q_a[9] $ !P1_q_a[10] # !P1_q_a[11]);


--S5L28 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[5]|out_bit[13]~2023
--operation mode is normal

S5L28 = S5L27 & (K1_q_a[13] & (!S21L1) # !K1_q_a[13] & !S21L2);


--W8L8 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~180
--operation mode is arithmetic

W8L8_carry_eqn = W8L11;
W8L8 = S6L28 $ S5L26 $ W8L8_carry_eqn;

--W8L9 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~182
--operation mode is arithmetic

W8L9 = CARRY(S6L28 & (S5L26 # !W8L11) # !S6L28 & S5L26 & !W8L11);


--S3L27 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[7]|out_bit[13]~1999
--operation mode is normal

S3L27 = K1_q_a[14] & (P1_q_a[15] # P1_q_a[13] $ !P1_q_a[14]) # !K1_q_a[14] & (P1_q_a[13] $ !P1_q_a[14] # !P1_q_a[15]);


--S3L28 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[7]|out_bit[13]~2000
--operation mode is normal

S3L28 = S3L27 & (K1_q_a[13] & (!S25L1) # !K1_q_a[13] & !S25L3);


--W5L8 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~180
--operation mode is arithmetic

W5L8_carry_eqn = W5L11;
W5L8 = S4L28 $ S3L26 $ W5L8_carry_eqn;

--W5L9 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~182
--operation mode is arithmetic

W5L9 = CARRY(S4L28 & (S3L26 # !W5L11) # !S4L28 & S3L26 & !W5L11);


--W17L10 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~201
--operation mode is arithmetic

W17L10_carry_eqn = W17L13;
W17L10 = W8L2 $ W5L10 $ !W17L10_carry_eqn;

--W17L11 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~203
--operation mode is arithmetic

W17L11 = CARRY(W8L2 & (W5L10 # !W17L13) # !W8L2 & W5L10 & !W17L13);


--W23L12 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~238
--operation mode is arithmetic

W23L12_carry_eqn = W23L15;
W23L12 = W20L1 $ W17L12 $ W23L12_carry_eqn;

--W23L13 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~240
--operation mode is arithmetic

W23L13 = CARRY(W20L1 & !W17L12 & !W23L15 # !W20L1 & (!W23L15 # !W17L12));


--B1_ACCU[24] is FIR_core:inst|ACCU[24]
--operation mode is arithmetic

B1_ACCU[24]_carry_eqn = B1L50;
B1_ACCU[24]_lut_out = B1_ACCU[24] $ W23L14 $ !B1_ACCU[24]_carry_eqn;
B1_ACCU[24] = DFFEAS(B1_ACCU[24]_lut_out, 12_288MHz, VCC, , B1L35, , , B1L111, );

--B1L52 is FIR_core:inst|ACCU[24]~560
--operation mode is arithmetic

B1L52 = CARRY(B1_ACCU[24] & (W23L14 # !B1L50) # !B1_ACCU[24] & W23L14 & !B1L50);


--B1_SAMPLE_OUT[7] is FIR_core:inst|SAMPLE_OUT[7]
--operation mode is normal

B1_SAMPLE_OUT[7]_lut_out = B1_ACCU[23];
B1_SAMPLE_OUT[7] = DFFEAS(B1_SAMPLE_OUT[7]_lut_out, 12_288MHz, VCC, , B1_LAST, , , , );


--C1_R_IN[6] is PCM3006:inst6|R_IN[6]
--operation mode is normal

C1_R_IN[6]_lut_out = B1_SAMPLE_OUT[6];
C1_R_IN[6] = DFFEAS(C1_R_IN[6]_lut_out, 12_288MHz, VCC, , B1_READY, , , , );


--C1_SHIFTOUT[21] is PCM3006:inst6|SHIFTOUT[21]
--operation mode is normal

C1_SHIFTOUT[21]_lut_out = A1L20 & (A1L21 & C1_R_IN[5] # !A1L21 & (C1_SHIFTOUT[20])) # !A1L20 & (C1_SHIFTOUT[20]);
C1_SHIFTOUT[21] = DFFEAS(C1_SHIFTOUT[21]_lut_out, 12_288MHz, VCC, , C1_NEGEDGE_BCK, , , , );


--C1_SHIFTIN[11] is PCM3006:inst6|SHIFTIN[11]
--operation mode is normal

C1_SHIFTIN[11]_lut_out = C1_SHIFTIN[10];
C1_SHIFTIN[11] = DFFEAS(C1_SHIFTIN[11]_lut_out, 12_288MHz, VCC, , C1_POSEDGE_BCK, , , , );


--C1_SHIFTIN[21] is PCM3006:inst6|SHIFTIN[21]
--operation mode is normal

C1_SHIFTIN[21]_lut_out = C1_SHIFTIN[20];
C1_SHIFTIN[21] = DFFEAS(C1_SHIFTIN[21]_lut_out, 12_288MHz, VCC, , C1_POSEDGE_BCK, , , , );


--C1_LEFT_OUT[6] is PCM3006:inst6|LEFT_OUT[6]
--operation mode is normal

C1_LEFT_OUT[6]_lut_out = C1_SHIFTIN[22];
C1_LEFT_OUT[6] = DFFEAS(C1_LEFT_OUT[6]_lut_out, 12_288MHz, VCC, , C1L96, , , , );


--K1_q_a[7] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|q_a[7]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
K1_q_a[7]_PORT_A_data_in = C1_LEFT_OUT[7];
K1_q_a[7]_PORT_A_data_in_reg = DFFE(K1_q_a[7]_PORT_A_data_in, K1_q_a[7]_clock_0, , , );
K1_q_a[7]_PORT_B_data_in = L1_ram_rom_data_reg[7];
K1_q_a[7]_PORT_B_data_in_reg = DFFE(K1_q_a[7]_PORT_B_data_in, K1_q_a[7]_clock_1, , , );
K1_q_a[7]_PORT_A_address = BUS(B1_H_INDEX[0], B1_H_INDEX[1], B1_H_INDEX[2], B1_H_INDEX[3], B1_H_INDEX[4], B1_H_INDEX[5], B1_H_INDEX[6]);
K1_q_a[7]_PORT_A_address_reg = DFFE(K1_q_a[7]_PORT_A_address, K1_q_a[7]_clock_0, , , );
K1_q_a[7]_PORT_B_address = BUS(L1_ram_rom_addr_reg[0], L1_ram_rom_addr_reg[1], L1_ram_rom_addr_reg[2], L1_ram_rom_addr_reg[3], L1_ram_rom_addr_reg[4], L1_ram_rom_addr_reg[5], L1_ram_rom_addr_reg[6]);
K1_q_a[7]_PORT_B_address_reg = DFFE(K1_q_a[7]_PORT_B_address, K1_q_a[7]_clock_1, , , );
K1_q_a[7]_PORT_A_write_enable = B1L111;
K1_q_a[7]_PORT_A_write_enable_reg = DFFE(K1_q_a[7]_PORT_A_write_enable, K1_q_a[7]_clock_0, , , );
K1_q_a[7]_PORT_B_write_enable = L1L2;
K1_q_a[7]_PORT_B_write_enable_reg = DFFE(K1_q_a[7]_PORT_B_write_enable, K1_q_a[7]_clock_1, , , );
K1_q_a[7]_clock_0 = 12_288MHz;
K1_q_a[7]_clock_1 = A1L6;
K1_q_a[7]_PORT_A_data_out = MEMORY(K1_q_a[7]_PORT_A_data_in_reg, K1_q_a[7]_PORT_B_data_in_reg, K1_q_a[7]_PORT_A_address_reg, K1_q_a[7]_PORT_B_address_reg, K1_q_a[7]_PORT_A_write_enable_reg, K1_q_a[7]_PORT_B_write_enable_reg, , , K1_q_a[7]_clock_0, K1_q_a[7]_clock_1, , , , );
K1_q_a[7] = K1_q_a[7]_PORT_A_data_out[0];

--K1_q_b[7] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|q_b[7]
K1_q_b[7]_PORT_A_data_in = C1_LEFT_OUT[7];
K1_q_b[7]_PORT_A_data_in_reg = DFFE(K1_q_b[7]_PORT_A_data_in, K1_q_b[7]_clock_0, , , );
K1_q_b[7]_PORT_B_data_in = L1_ram_rom_data_reg[7];
K1_q_b[7]_PORT_B_data_in_reg = DFFE(K1_q_b[7]_PORT_B_data_in, K1_q_b[7]_clock_1, , , );
K1_q_b[7]_PORT_A_address = BUS(B1_H_INDEX[0], B1_H_INDEX[1], B1_H_INDEX[2], B1_H_INDEX[3], B1_H_INDEX[4], B1_H_INDEX[5], B1_H_INDEX[6]);
K1_q_b[7]_PORT_A_address_reg = DFFE(K1_q_b[7]_PORT_A_address, K1_q_b[7]_clock_0, , , );
K1_q_b[7]_PORT_B_address = BUS(L1_ram_rom_addr_reg[0], L1_ram_rom_addr_reg[1], L1_ram_rom_addr_reg[2], L1_ram_rom_addr_reg[3], L1_ram_rom_addr_reg[4], L1_ram_rom_addr_reg[5], L1_ram_rom_addr_reg[6]);
K1_q_b[7]_PORT_B_address_reg = DFFE(K1_q_b[7]_PORT_B_address, K1_q_b[7]_clock_1, , , );
K1_q_b[7]_PORT_A_write_enable = B1L111;
K1_q_b[7]_PORT_A_write_enable_reg = DFFE(K1_q_b[7]_PORT_A_write_enable, K1_q_b[7]_clock_0, , , );
K1_q_b[7]_PORT_B_write_enable = L1L2;
K1_q_b[7]_PORT_B_write_enable_reg = DFFE(K1_q_b[7]_PORT_B_write_enable, K1_q_b[7]_clock_1, , , );
K1_q_b[7]_clock_0 = 12_288MHz;
K1_q_b[7]_clock_1 = A1L6;
K1_q_b[7]_PORT_B_data_out = MEMORY(K1_q_b[7]_PORT_A_data_in_reg, K1_q_b[7]_PORT_B_data_in_reg, K1_q_b[7]_PORT_A_address_reg, K1_q_b[7]_PORT_B_address_reg, K1_q_b[7]_PORT_A_write_enable_reg, K1_q_b[7]_PORT_B_write_enable_reg, , , K1_q_b[7]_clock_0, K1_q_b[7]_clock_1, , , , );
K1_q_b[7] = K1_q_b[7]_PORT_B_data_out[0];


--L1_ram_rom_data_reg[8] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]
--operation mode is normal

L1_ram_rom_data_reg[8] = AMPP_FUNCTION(A1L6, K1_q_b[8], L1_ram_rom_data_reg[9], L1L11, VCC, L1L46);


--C1_SHIFTIN[27] is PCM3006:inst6|SHIFTIN[27]
--operation mode is normal

C1_SHIFTIN[27]_lut_out = C1_SHIFTIN[26];
C1_SHIFTIN[27] = DFFEAS(C1_SHIFTIN[27]_lut_out, 12_288MHz, VCC, , C1_POSEDGE_BCK, , , , );


--T1L2 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|_~2
--operation mode is normal

T1L2 = S1L15 $ (!S25L2 & S1L14 & P1_q_a[15]);


--S9L25 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[1]|out_bit[12]~2024
--operation mode is normal

S9L25 = P1_q_a[1] & (P1_q_a[2] # P1_q_a[3] $ !K1_q_a[13]) # !P1_q_a[1] & (P1_q_a[3] $ !K1_q_a[13] # !P1_q_a[2]);


--K1_q_a[12] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|q_a[12]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
K1_q_a[12]_PORT_A_data_in = C1_LEFT_OUT[12];
K1_q_a[12]_PORT_A_data_in_reg = DFFE(K1_q_a[12]_PORT_A_data_in, K1_q_a[12]_clock_0, , , );
K1_q_a[12]_PORT_B_data_in = L1_ram_rom_data_reg[12];
K1_q_a[12]_PORT_B_data_in_reg = DFFE(K1_q_a[12]_PORT_B_data_in, K1_q_a[12]_clock_1, , , );
K1_q_a[12]_PORT_A_address = BUS(B1_H_INDEX[0], B1_H_INDEX[1], B1_H_INDEX[2], B1_H_INDEX[3], B1_H_INDEX[4], B1_H_INDEX[5], B1_H_INDEX[6]);
K1_q_a[12]_PORT_A_address_reg = DFFE(K1_q_a[12]_PORT_A_address, K1_q_a[12]_clock_0, , , );
K1_q_a[12]_PORT_B_address = BUS(L1_ram_rom_addr_reg[0], L1_ram_rom_addr_reg[1], L1_ram_rom_addr_reg[2], L1_ram_rom_addr_reg[3], L1_ram_rom_addr_reg[4], L1_ram_rom_addr_reg[5], L1_ram_rom_addr_reg[6]);
K1_q_a[12]_PORT_B_address_reg = DFFE(K1_q_a[12]_PORT_B_address, K1_q_a[12]_clock_1, , , );
K1_q_a[12]_PORT_A_write_enable = B1L111;
K1_q_a[12]_PORT_A_write_enable_reg = DFFE(K1_q_a[12]_PORT_A_write_enable, K1_q_a[12]_clock_0, , , );
K1_q_a[12]_PORT_B_write_enable = L1L2;
K1_q_a[12]_PORT_B_write_enable_reg = DFFE(K1_q_a[12]_PORT_B_write_enable, K1_q_a[12]_clock_1, , , );
K1_q_a[12]_clock_0 = 12_288MHz;
K1_q_a[12]_clock_1 = A1L6;
K1_q_a[12]_PORT_A_data_out = MEMORY(K1_q_a[12]_PORT_A_data_in_reg, K1_q_a[12]_PORT_B_data_in_reg, K1_q_a[12]_PORT_A_address_reg, K1_q_a[12]_PORT_B_address_reg, K1_q_a[12]_PORT_A_write_enable_reg, K1_q_a[12]_PORT_B_write_enable_reg, , , K1_q_a[12]_clock_0, K1_q_a[12]_clock_1, , , , );
K1_q_a[12] = K1_q_a[12]_PORT_A_data_out[0];

--K1_q_b[12] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|q_b[12]
K1_q_b[12]_PORT_A_data_in = C1_LEFT_OUT[12];
K1_q_b[12]_PORT_A_data_in_reg = DFFE(K1_q_b[12]_PORT_A_data_in, K1_q_b[12]_clock_0, , , );
K1_q_b[12]_PORT_B_data_in = L1_ram_rom_data_reg[12];
K1_q_b[12]_PORT_B_data_in_reg = DFFE(K1_q_b[12]_PORT_B_data_in, K1_q_b[12]_clock_1, , , );
K1_q_b[12]_PORT_A_address = BUS(B1_H_INDEX[0], B1_H_INDEX[1], B1_H_INDEX[2], B1_H_INDEX[3], B1_H_INDEX[4], B1_H_INDEX[5], B1_H_INDEX[6]);
K1_q_b[12]_PORT_A_address_reg = DFFE(K1_q_b[12]_PORT_A_address, K1_q_b[12]_clock_0, , , );
K1_q_b[12]_PORT_B_address = BUS(L1_ram_rom_addr_reg[0], L1_ram_rom_addr_reg[1], L1_ram_rom_addr_reg[2], L1_ram_rom_addr_reg[3], L1_ram_rom_addr_reg[4], L1_ram_rom_addr_reg[5], L1_ram_rom_addr_reg[6]);
K1_q_b[12]_PORT_B_address_reg = DFFE(K1_q_b[12]_PORT_B_address, K1_q_b[12]_clock_1, , , );
K1_q_b[12]_PORT_A_write_enable = B1L111;
K1_q_b[12]_PORT_A_write_enable_reg = DFFE(K1_q_b[12]_PORT_A_write_enable, K1_q_b[12]_clock_0, , , );
K1_q_b[12]_PORT_B_write_enable = L1L2;
K1_q_b[12]_PORT_B_write_enable_reg = DFFE(K1_q_b[12]_PORT_B_write_enable, K1_q_b[12]_clock_1, , , );
K1_q_b[12]_clock_0 = 12_288MHz;
K1_q_b[12]_clock_1 = A1L6;
K1_q_b[12]_PORT_B_data_out = MEMORY(K1_q_b[12]_PORT_A_data_in_reg, K1_q_b[12]_PORT_B_data_in_reg, K1_q_b[12]_PORT_A_address_reg, K1_q_b[12]_PORT_B_address_reg, K1_q_b[12]_PORT_A_write_enable_reg, K1_q_b[12]_PORT_B_write_enable_reg, , , K1_q_b[12]_clock_0, K1_q_b[12]_clock_1, , , , );
K1_q_b[12] = K1_q_b[12]_PORT_B_data_out[0];


--S9L26 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[1]|out_bit[12]~2025
--operation mode is normal

S9L26 = S9L25 & (K1_q_a[12] & (!S13L1) # !K1_q_a[12] & !S13L2);


--W14L10 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~185
--operation mode is arithmetic

W14L10_carry_eqn = W14L13;
W14L10 = T1L1 $ S9L24 $ W14L10_carry_eqn;

--W14L11 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~187
--operation mode is arithmetic

W14L11 = CARRY(T1L1 & (!W14L13 # !S9L24) # !T1L1 & !S9L24 & !W14L13);


--S15L2 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:$00041|_~218
--operation mode is normal

S15L2 = P1_q_a[5] & (!P1_q_a[3] & !P1_q_a[4]);


--S15L1 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:$00041|_~5
--operation mode is normal

S15L1 = P1_q_a[3] & P1_q_a[4] & (!P1_q_a[5]);


--S15L3 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:$00041|left_bit[0]~60
--operation mode is normal

S15L3 = P1_q_a[3] & !P1_q_a[4] & (K1_q_a[15] $ P1_q_a[5]) # !P1_q_a[3] & P1_q_a[4] & (K1_q_a[15] $ P1_q_a[5]);


--S8L28 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[2]|out_bit[14]~1887
--operation mode is normal

S8L28 = !S15L3 & (K1_q_a[14] & (!S15L1) # !K1_q_a[14] & !S15L2);


--S7L25 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[3]|out_bit[12]~2024
--operation mode is normal

S7L25 = K1_q_a[13] & (P1_q_a[7] # P1_q_a[5] $ !P1_q_a[6]) # !K1_q_a[13] & (P1_q_a[5] $ !P1_q_a[6] # !P1_q_a[7]);


--S7L26 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[3]|out_bit[12]~2025
--operation mode is normal

S7L26 = S7L25 & (K1_q_a[12] & (!S17L1) # !K1_q_a[12] & !S17L2);


--W11L10 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~185
--operation mode is arithmetic

W11L10_carry_eqn = W11L13;
W11L10 = S8L27 $ S7L24 $ !W11L10_carry_eqn;

--W11L11 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~187
--operation mode is arithmetic

W11L11 = CARRY(S8L27 & !S7L24 & !W11L13 # !S8L27 & (!W11L13 # !S7L24));


--W20L12 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~206
--operation mode is arithmetic

W20L12_carry_eqn = W20L15;
W20L12 = W14L4 $ W11L12 $ W20L12_carry_eqn;

--W20L13 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~208
--operation mode is arithmetic

W20L13 = CARRY(W14L4 & !W11L12 & !W20L15 # !W14L4 & (!W20L15 # !W11L12));


--S19L2 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:$00049|_~218
--operation mode is normal

S19L2 = P1_q_a[9] & (!P1_q_a[7] & !P1_q_a[8]);


--S19L1 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:$00049|_~5
--operation mode is normal

S19L1 = P1_q_a[7] & P1_q_a[8] & (!P1_q_a[9]);


--S19L3 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:$00049|left_bit[0]~60
--operation mode is normal

S19L3 = K1_q_a[15] & !P1_q_a[9] & (P1_q_a[7] $ P1_q_a[8]) # !K1_q_a[15] & P1_q_a[9] & (P1_q_a[7] $ P1_q_a[8]);


--S6L28 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[4]|out_bit[14]~1887
--operation mode is normal

S6L28 = !S19L3 & (K1_q_a[14] & (!S19L1) # !K1_q_a[14] & !S19L2);


--S5L25 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[5]|out_bit[12]~2024
--operation mode is normal

S5L25 = K1_q_a[13] & (P1_q_a[11] # P1_q_a[9] $ !P1_q_a[10]) # !K1_q_a[13] & (P1_q_a[9] $ !P1_q_a[10] # !P1_q_a[11]);


--S5L26 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[5]|out_bit[12]~2025
--operation mode is normal

S5L26 = S5L25 & (K1_q_a[12] & (!S21L1) # !K1_q_a[12] & !S21L2);


--W8L10 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~185
--operation mode is arithmetic

W8L10_carry_eqn = W8L13;
W8L10 = S6L27 $ S5L24 $ !W8L10_carry_eqn;

--W8L11 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~187
--operation mode is arithmetic

W8L11 = CARRY(S6L27 & !S5L24 & !W8L13 # !S6L27 & (!W8L13 # !S5L24));


--S23L2 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:$00057|_~218
--operation mode is normal

S23L2 = P1_q_a[13] & (!P1_q_a[11] & !P1_q_a[12]);


--S23L1 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:$00057|_~5
--operation mode is normal

S23L1 = P1_q_a[11] & P1_q_a[12] & (!P1_q_a[13]);


--S23L3 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:$00057|left_bit[0]~60
--operation mode is normal

S23L3 = K1_q_a[15] & !P1_q_a[13] & (P1_q_a[11] $ P1_q_a[12]) # !K1_q_a[15] & P1_q_a[13] & (P1_q_a[11] $ P1_q_a[12]);


--S4L28 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[6]|out_bit[14]~1864
--operation mode is normal

S4L28 = !S23L3 & (K1_q_a[14] & (!S23L1) # !K1_q_a[14] & !S23L2);


--S3L25 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[7]|out_bit[12]~2001
--operation mode is normal

S3L25 = K1_q_a[13] & (P1_q_a[15] # P1_q_a[13] $ !P1_q_a[14]) # !K1_q_a[13] & (P1_q_a[13] $ !P1_q_a[14] # !P1_q_a[15]);


--S3L26 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[7]|out_bit[12]~2002
--operation mode is normal

S3L26 = S3L25 & (K1_q_a[12] & (!S25L1) # !K1_q_a[12] & !S25L3);


--W5L10 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~185
--operation mode is arithmetic

W5L10_carry_eqn = W5L13;
W5L10 = S4L27 $ S3L24 $ !W5L10_carry_eqn;

--W5L11 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~187
--operation mode is arithmetic

W5L11 = CARRY(S4L27 & !S3L24 & !W5L13 # !S4L27 & (!W5L13 # !S3L24));


--W17L12 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~206
--operation mode is arithmetic

W17L12_carry_eqn = W17L15;
W17L12 = W8L4 $ W5L12 $ W17L12_carry_eqn;

--W17L13 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~208
--operation mode is arithmetic

W17L13 = CARRY(W8L4 & !W5L12 & !W17L15 # !W8L4 & (!W17L15 # !W5L12));


--W23L14 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~243
--operation mode is arithmetic

W23L14_carry_eqn = W23L17;
W23L14 = W20L1 $ W17L14 $ !W23L14_carry_eqn;

--W23L15 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~245
--operation mode is arithmetic

W23L15 = CARRY(W20L1 & (W17L14 # !W23L17) # !W20L1 & W17L14 & !W23L17);


--B1_ACCU[23] is FIR_core:inst|ACCU[23]
--operation mode is arithmetic

B1_ACCU[23]_carry_eqn = B1L48;
B1_ACCU[23]_lut_out = B1_ACCU[23] $ W23L16 $ B1_ACCU[23]_carry_eqn;
B1_ACCU[23] = DFFEAS(B1_ACCU[23]_lut_out, 12_288MHz, VCC, , B1L35, , , B1L111, );

--B1L50 is FIR_core:inst|ACCU[23]~564
--operation mode is arithmetic

B1L50 = CARRY(B1_ACCU[23] & !W23L16 & !B1L48 # !B1_ACCU[23] & (!B1L48 # !W23L16));


--B1_SAMPLE_OUT[6] is FIR_core:inst|SAMPLE_OUT[6]
--operation mode is normal

B1_SAMPLE_OUT[6]_lut_out = B1_ACCU[22];
B1_SAMPLE_OUT[6] = DFFEAS(B1_SAMPLE_OUT[6]_lut_out, 12_288MHz, VCC, , B1_LAST, , , , );


--C1_R_IN[5] is PCM3006:inst6|R_IN[5]
--operation mode is normal

C1_R_IN[5]_lut_out = B1_SAMPLE_OUT[5];
C1_R_IN[5] = DFFEAS(C1_R_IN[5]_lut_out, 12_288MHz, VCC, , B1_READY, , , , );


--C1_SHIFTOUT[20] is PCM3006:inst6|SHIFTOUT[20]
--operation mode is normal

C1_SHIFTOUT[20]_lut_out = A1L20 & (A1L21 & C1_R_IN[4] # !A1L21 & (C1_SHIFTOUT[19])) # !A1L20 & (C1_SHIFTOUT[19]);
C1_SHIFTOUT[20] = DFFEAS(C1_SHIFTOUT[20]_lut_out, 12_288MHz, VCC, , C1_NEGEDGE_BCK, , , , );


--C1_SHIFTIN[10] is PCM3006:inst6|SHIFTIN[10]
--operation mode is normal

C1_SHIFTIN[10]_lut_out = C1_SHIFTIN[9];
C1_SHIFTIN[10] = DFFEAS(C1_SHIFTIN[10]_lut_out, 12_288MHz, VCC, , C1_POSEDGE_BCK, , , , );


--C1_SHIFTIN[22] is PCM3006:inst6|SHIFTIN[22]
--operation mode is normal

C1_SHIFTIN[22]_lut_out = C1_SHIFTIN[21];
C1_SHIFTIN[22] = DFFEAS(C1_SHIFTIN[22]_lut_out, 12_288MHz, VCC, , C1_POSEDGE_BCK, , , , );


--C1_LEFT_OUT[7] is PCM3006:inst6|LEFT_OUT[7]
--operation mode is normal

C1_LEFT_OUT[7]_lut_out = C1_SHIFTIN[23];
C1_LEFT_OUT[7] = DFFEAS(C1_LEFT_OUT[7]_lut_out, 12_288MHz, VCC, , C1L96, , , , );


--K1_q_a[8] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|q_a[8]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
K1_q_a[8]_PORT_A_data_in = C1_LEFT_OUT[8];
K1_q_a[8]_PORT_A_data_in_reg = DFFE(K1_q_a[8]_PORT_A_data_in, K1_q_a[8]_clock_0, , , );
K1_q_a[8]_PORT_B_data_in = L1_ram_rom_data_reg[8];
K1_q_a[8]_PORT_B_data_in_reg = DFFE(K1_q_a[8]_PORT_B_data_in, K1_q_a[8]_clock_1, , , );
K1_q_a[8]_PORT_A_address = BUS(B1_H_INDEX[0], B1_H_INDEX[1], B1_H_INDEX[2], B1_H_INDEX[3], B1_H_INDEX[4], B1_H_INDEX[5], B1_H_INDEX[6]);
K1_q_a[8]_PORT_A_address_reg = DFFE(K1_q_a[8]_PORT_A_address, K1_q_a[8]_clock_0, , , );
K1_q_a[8]_PORT_B_address = BUS(L1_ram_rom_addr_reg[0], L1_ram_rom_addr_reg[1], L1_ram_rom_addr_reg[2], L1_ram_rom_addr_reg[3], L1_ram_rom_addr_reg[4], L1_ram_rom_addr_reg[5], L1_ram_rom_addr_reg[6]);
K1_q_a[8]_PORT_B_address_reg = DFFE(K1_q_a[8]_PORT_B_address, K1_q_a[8]_clock_1, , , );
K1_q_a[8]_PORT_A_write_enable = B1L111;
K1_q_a[8]_PORT_A_write_enable_reg = DFFE(K1_q_a[8]_PORT_A_write_enable, K1_q_a[8]_clock_0, , , );
K1_q_a[8]_PORT_B_write_enable = L1L2;
K1_q_a[8]_PORT_B_write_enable_reg = DFFE(K1_q_a[8]_PORT_B_write_enable, K1_q_a[8]_clock_1, , , );
K1_q_a[8]_clock_0 = 12_288MHz;
K1_q_a[8]_clock_1 = A1L6;
K1_q_a[8]_PORT_A_data_out = MEMORY(K1_q_a[8]_PORT_A_data_in_reg, K1_q_a[8]_PORT_B_data_in_reg, K1_q_a[8]_PORT_A_address_reg, K1_q_a[8]_PORT_B_address_reg, K1_q_a[8]_PORT_A_write_enable_reg, K1_q_a[8]_PORT_B_write_enable_reg, , , K1_q_a[8]_clock_0, K1_q_a[8]_clock_1, , , , );
K1_q_a[8] = K1_q_a[8]_PORT_A_data_out[0];

--K1_q_b[8] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|q_b[8]
K1_q_b[8]_PORT_A_data_in = C1_LEFT_OUT[8];
K1_q_b[8]_PORT_A_data_in_reg = DFFE(K1_q_b[8]_PORT_A_data_in, K1_q_b[8]_clock_0, , , );
K1_q_b[8]_PORT_B_data_in = L1_ram_rom_data_reg[8];
K1_q_b[8]_PORT_B_data_in_reg = DFFE(K1_q_b[8]_PORT_B_data_in, K1_q_b[8]_clock_1, , , );
K1_q_b[8]_PORT_A_address = BUS(B1_H_INDEX[0], B1_H_INDEX[1], B1_H_INDEX[2], B1_H_INDEX[3], B1_H_INDEX[4], B1_H_INDEX[5], B1_H_INDEX[6]);
K1_q_b[8]_PORT_A_address_reg = DFFE(K1_q_b[8]_PORT_A_address, K1_q_b[8]_clock_0, , , );
K1_q_b[8]_PORT_B_address = BUS(L1_ram_rom_addr_reg[0], L1_ram_rom_addr_reg[1], L1_ram_rom_addr_reg[2], L1_ram_rom_addr_reg[3], L1_ram_rom_addr_reg[4], L1_ram_rom_addr_reg[5], L1_ram_rom_addr_reg[6]);
K1_q_b[8]_PORT_B_address_reg = DFFE(K1_q_b[8]_PORT_B_address, K1_q_b[8]_clock_1, , , );
K1_q_b[8]_PORT_A_write_enable = B1L111;
K1_q_b[8]_PORT_A_write_enable_reg = DFFE(K1_q_b[8]_PORT_A_write_enable, K1_q_b[8]_clock_0, , , );
K1_q_b[8]_PORT_B_write_enable = L1L2;
K1_q_b[8]_PORT_B_write_enable_reg = DFFE(K1_q_b[8]_PORT_B_write_enable, K1_q_b[8]_clock_1, , , );
K1_q_b[8]_clock_0 = 12_288MHz;
K1_q_b[8]_clock_1 = A1L6;
K1_q_b[8]_PORT_B_data_out = MEMORY(K1_q_b[8]_PORT_A_data_in_reg, K1_q_b[8]_PORT_B_data_in_reg, K1_q_b[8]_PORT_A_address_reg, K1_q_b[8]_PORT_B_address_reg, K1_q_b[8]_PORT_A_write_enable_reg, K1_q_b[8]_PORT_B_write_enable_reg, , , K1_q_b[8]_clock_0, K1_q_b[8]_clock_1, , , , );
K1_q_b[8] = K1_q_b[8]_PORT_B_data_out[0];


--L1_ram_rom_data_reg[9] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]
--operation mode is normal

L1_ram_rom_data_reg[9] = AMPP_FUNCTION(A1L6, K1_q_b[9], L1_ram_rom_data_reg[10], L1L11, VCC, L1L46);


--C1_SHIFTIN[26] is PCM3006:inst6|SHIFTIN[26]
--operation mode is normal

C1_SHIFTIN[26]_lut_out = C1_SHIFTIN[25];
C1_SHIFTIN[26] = DFFEAS(C1_SHIFTIN[26]_lut_out, 12_288MHz, VCC, , C1_POSEDGE_BCK, , , , );


--C1_LEFT_OUT[12] is PCM3006:inst6|LEFT_OUT[12]
--operation mode is normal

C1_LEFT_OUT[12]_lut_out = C1_SHIFTIN[28];
C1_LEFT_OUT[12] = DFFEAS(C1_LEFT_OUT[12]_lut_out, 12_288MHz, VCC, , C1L96, , , , );


--L1_ram_rom_data_reg[12] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]
--operation mode is normal

L1_ram_rom_data_reg[12] = AMPP_FUNCTION(A1L6, K1_q_b[12], L1_ram_rom_data_reg[13], L1L11, VCC, L1L46);


--S9L23 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[1]|out_bit[11]~2026
--operation mode is normal

S9L23 = P1_q_a[1] & (P1_q_a[2] # P1_q_a[3] $ !K1_q_a[12]) # !P1_q_a[1] & (P1_q_a[3] $ !K1_q_a[12] # !P1_q_a[2]);


--K1_q_a[11] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|q_a[11]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
K1_q_a[11]_PORT_A_data_in = C1_LEFT_OUT[11];
K1_q_a[11]_PORT_A_data_in_reg = DFFE(K1_q_a[11]_PORT_A_data_in, K1_q_a[11]_clock_0, , , );
K1_q_a[11]_PORT_B_data_in = L1_ram_rom_data_reg[11];
K1_q_a[11]_PORT_B_data_in_reg = DFFE(K1_q_a[11]_PORT_B_data_in, K1_q_a[11]_clock_1, , , );
K1_q_a[11]_PORT_A_address = BUS(B1_H_INDEX[0], B1_H_INDEX[1], B1_H_INDEX[2], B1_H_INDEX[3], B1_H_INDEX[4], B1_H_INDEX[5], B1_H_INDEX[6]);
K1_q_a[11]_PORT_A_address_reg = DFFE(K1_q_a[11]_PORT_A_address, K1_q_a[11]_clock_0, , , );
K1_q_a[11]_PORT_B_address = BUS(L1_ram_rom_addr_reg[0], L1_ram_rom_addr_reg[1], L1_ram_rom_addr_reg[2], L1_ram_rom_addr_reg[3], L1_ram_rom_addr_reg[4], L1_ram_rom_addr_reg[5], L1_ram_rom_addr_reg[6]);
K1_q_a[11]_PORT_B_address_reg = DFFE(K1_q_a[11]_PORT_B_address, K1_q_a[11]_clock_1, , , );
K1_q_a[11]_PORT_A_write_enable = B1L111;
K1_q_a[11]_PORT_A_write_enable_reg = DFFE(K1_q_a[11]_PORT_A_write_enable, K1_q_a[11]_clock_0, , , );
K1_q_a[11]_PORT_B_write_enable = L1L2;
K1_q_a[11]_PORT_B_write_enable_reg = DFFE(K1_q_a[11]_PORT_B_write_enable, K1_q_a[11]_clock_1, , , );
K1_q_a[11]_clock_0 = 12_288MHz;
K1_q_a[11]_clock_1 = A1L6;
K1_q_a[11]_PORT_A_data_out = MEMORY(K1_q_a[11]_PORT_A_data_in_reg, K1_q_a[11]_PORT_B_data_in_reg, K1_q_a[11]_PORT_A_address_reg, K1_q_a[11]_PORT_B_address_reg, K1_q_a[11]_PORT_A_write_enable_reg, K1_q_a[11]_PORT_B_write_enable_reg, , , K1_q_a[11]_clock_0, K1_q_a[11]_clock_1, , , , );
K1_q_a[11] = K1_q_a[11]_PORT_A_data_out[0];

--K1_q_b[11] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|q_b[11]
K1_q_b[11]_PORT_A_data_in = C1_LEFT_OUT[11];
K1_q_b[11]_PORT_A_data_in_reg = DFFE(K1_q_b[11]_PORT_A_data_in, K1_q_b[11]_clock_0, , , );
K1_q_b[11]_PORT_B_data_in = L1_ram_rom_data_reg[11];
K1_q_b[11]_PORT_B_data_in_reg = DFFE(K1_q_b[11]_PORT_B_data_in, K1_q_b[11]_clock_1, , , );
K1_q_b[11]_PORT_A_address = BUS(B1_H_INDEX[0], B1_H_INDEX[1], B1_H_INDEX[2], B1_H_INDEX[3], B1_H_INDEX[4], B1_H_INDEX[5], B1_H_INDEX[6]);
K1_q_b[11]_PORT_A_address_reg = DFFE(K1_q_b[11]_PORT_A_address, K1_q_b[11]_clock_0, , , );
K1_q_b[11]_PORT_B_address = BUS(L1_ram_rom_addr_reg[0], L1_ram_rom_addr_reg[1], L1_ram_rom_addr_reg[2], L1_ram_rom_addr_reg[3], L1_ram_rom_addr_reg[4], L1_ram_rom_addr_reg[5], L1_ram_rom_addr_reg[6]);
K1_q_b[11]_PORT_B_address_reg = DFFE(K1_q_b[11]_PORT_B_address, K1_q_b[11]_clock_1, , , );
K1_q_b[11]_PORT_A_write_enable = B1L111;
K1_q_b[11]_PORT_A_write_enable_reg = DFFE(K1_q_b[11]_PORT_A_write_enable, K1_q_b[11]_clock_0, , , );
K1_q_b[11]_PORT_B_write_enable = L1L2;
K1_q_b[11]_PORT_B_write_enable_reg = DFFE(K1_q_b[11]_PORT_B_write_enable, K1_q_b[11]_clock_1, , , );
K1_q_b[11]_clock_0 = 12_288MHz;
K1_q_b[11]_clock_1 = A1L6;
K1_q_b[11]_PORT_B_data_out = MEMORY(K1_q_b[11]_PORT_A_data_in_reg, K1_q_b[11]_PORT_B_data_in_reg, K1_q_b[11]_PORT_A_address_reg, K1_q_b[11]_PORT_B_address_reg, K1_q_b[11]_PORT_A_write_enable_reg, K1_q_b[11]_PORT_B_write_enable_reg, , , K1_q_b[11]_clock_0, K1_q_b[11]_clock_1, , , , );
K1_q_b[11] = K1_q_b[11]_PORT_B_data_out[0];


--S9L24 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[1]|out_bit[11]~2027
--operation mode is normal

S9L24 = S9L23 & (K1_q_a[11] & (!S13L1) # !K1_q_a[11] & !S13L2);


--W14L12 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~190
--operation mode is arithmetic

W14L12_carry_eqn = W14L15;
W14L12 = S9L22 $ S1L13 $ !W14L12_carry_eqn;

--W14L13 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~192
--operation mode is arithmetic

W14L13 = CARRY(S9L22 & (!W14L15 # !S1L13) # !S9L22 & !S1L13 & !W14L15);


--S8L26 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[2]|out_bit[13]~1888
--operation mode is normal

S8L26 = P1_q_a[3] & (P1_q_a[4] # K1_q_a[14] $ !P1_q_a[5]) # !P1_q_a[3] & (K1_q_a[14] $ !P1_q_a[5] # !P1_q_a[4]);


--S8L27 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[2]|out_bit[13]~1889
--operation mode is normal

S8L27 = S8L26 & (K1_q_a[13] & (!S15L1) # !K1_q_a[13] & !S15L2);


--S7L23 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[3]|out_bit[11]~2026
--operation mode is normal

S7L23 = P1_q_a[5] & (P1_q_a[6] # P1_q_a[7] $ !K1_q_a[12]) # !P1_q_a[5] & (P1_q_a[7] $ !K1_q_a[12] # !P1_q_a[6]);


--S7L24 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[3]|out_bit[11]~2027
--operation mode is normal

S7L24 = S7L23 & (K1_q_a[11] & (!S17L1) # !K1_q_a[11] & !S17L2);


--W11L12 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~190
--operation mode is arithmetic

W11L12_carry_eqn = W11L15;
W11L12 = S8L25 $ S7L22 $ W11L12_carry_eqn;

--W11L13 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~192
--operation mode is arithmetic

W11L13 = CARRY(S8L25 & (S7L22 # !W11L15) # !S8L25 & S7L22 & !W11L15);


--W20L14 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~211
--operation mode is arithmetic

W20L14_carry_eqn = W20L17;
W20L14 = W14L6 $ W11L14 $ !W20L14_carry_eqn;

--W20L15 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~213
--operation mode is arithmetic

W20L15 = CARRY(W14L6 & (W11L14 # !W20L17) # !W14L6 & W11L14 & !W20L17);


--S6L26 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[4]|out_bit[13]~1888
--operation mode is normal

S6L26 = K1_q_a[14] & (P1_q_a[9] # P1_q_a[7] $ !P1_q_a[8]) # !K1_q_a[14] & (P1_q_a[7] $ !P1_q_a[8] # !P1_q_a[9]);


--S6L27 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[4]|out_bit[13]~1889
--operation mode is normal

S6L27 = S6L26 & (K1_q_a[13] & (!S19L1) # !K1_q_a[13] & !S19L2);


--S5L23 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[5]|out_bit[11]~2026
--operation mode is normal

S5L23 = P1_q_a[9] & (P1_q_a[10] # P1_q_a[11] $ !K1_q_a[12]) # !P1_q_a[9] & (P1_q_a[11] $ !K1_q_a[12] # !P1_q_a[10]);


--S5L24 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[5]|out_bit[11]~2027
--operation mode is normal

S5L24 = S5L23 & (K1_q_a[11] & (!S21L1) # !K1_q_a[11] & !S21L2);


--W8L12 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~190
--operation mode is arithmetic

W8L12_carry_eqn = W8L15;
W8L12 = S6L25 $ S5L22 $ W8L12_carry_eqn;

--W8L13 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~192
--operation mode is arithmetic

W8L13 = CARRY(S6L25 & (S5L22 # !W8L15) # !S6L25 & S5L22 & !W8L15);


--S4L26 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[6]|out_bit[13]~1865
--operation mode is normal

S4L26 = K1_q_a[14] & (P1_q_a[13] # P1_q_a[11] $ !P1_q_a[12]) # !K1_q_a[14] & (P1_q_a[11] $ !P1_q_a[12] # !P1_q_a[13]);


--S4L27 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[6]|out_bit[13]~1866
--operation mode is normal

S4L27 = S4L26 & (K1_q_a[13] & (!S23L1) # !K1_q_a[13] & !S23L2);


--S3L23 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[7]|out_bit[11]~2003
--operation mode is normal

S3L23 = P1_q_a[15] & (K1_q_a[12] # P1_q_a[13] $ !P1_q_a[14]) # !P1_q_a[15] & (P1_q_a[13] $ !P1_q_a[14] # !K1_q_a[12]);


--S3L24 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[7]|out_bit[11]~2004
--operation mode is normal

S3L24 = S3L23 & (K1_q_a[11] & (!S25L1) # !K1_q_a[11] & !S25L3);


--W5L12 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~190
--operation mode is arithmetic

W5L12_carry_eqn = W5L15;
W5L12 = S4L25 $ S3L22 $ W5L12_carry_eqn;

--W5L13 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~192
--operation mode is arithmetic

W5L13 = CARRY(S4L25 & (S3L22 # !W5L15) # !S4L25 & S3L22 & !W5L15);


--W17L14 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~211
--operation mode is arithmetic

W17L14_carry_eqn = W17L17;
W17L14 = W8L6 $ W5L14 $ !W17L14_carry_eqn;

--W17L15 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~213
--operation mode is arithmetic

W17L15 = CARRY(W8L6 & (W5L14 # !W17L17) # !W8L6 & W5L14 & !W17L17);


--W23L16 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~248
--operation mode is arithmetic

W23L16_carry_eqn = W23L19;
W23L16 = W20L1 $ W17L16 $ W23L16_carry_eqn;

--W23L17 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~250
--operation mode is arithmetic

W23L17 = CARRY(W20L1 & !W17L16 & !W23L19 # !W20L1 & (!W23L19 # !W17L16));


--B1_ACCU[22] is FIR_core:inst|ACCU[22]
--operation mode is arithmetic

B1_ACCU[22]_carry_eqn = B1L46;
B1_ACCU[22]_lut_out = B1_ACCU[22] $ W23L18 $ !B1_ACCU[22]_carry_eqn;
B1_ACCU[22] = DFFEAS(B1_ACCU[22]_lut_out, 12_288MHz, VCC, , B1L35, , , B1L111, );

--B1L48 is FIR_core:inst|ACCU[22]~568
--operation mode is arithmetic

B1L48 = CARRY(B1_ACCU[22] & (W23L18 # !B1L46) # !B1_ACCU[22] & W23L18 & !B1L46);


--B1_SAMPLE_OUT[5] is FIR_core:inst|SAMPLE_OUT[5]
--operation mode is normal

B1_SAMPLE_OUT[5]_lut_out = B1_ACCU[21];
B1_SAMPLE_OUT[5] = DFFEAS(B1_SAMPLE_OUT[5]_lut_out, 12_288MHz, VCC, , B1_LAST, , , , );


--C1_R_IN[4] is PCM3006:inst6|R_IN[4]
--operation mode is normal

C1_R_IN[4]_lut_out = B1_SAMPLE_OUT[4];
C1_R_IN[4] = DFFEAS(C1_R_IN[4]_lut_out, 12_288MHz, VCC, , B1_READY, , , , );


--C1_SHIFTOUT[19] is PCM3006:inst6|SHIFTOUT[19]
--operation mode is normal

C1_SHIFTOUT[19]_lut_out = A1L20 & (A1L21 & C1_R_IN[3] # !A1L21 & (C1_SHIFTOUT[18])) # !A1L20 & (C1_SHIFTOUT[18]);
C1_SHIFTOUT[19] = DFFEAS(C1_SHIFTOUT[19]_lut_out, 12_288MHz, VCC, , C1_NEGEDGE_BCK, , , , );


--C1_SHIFTIN[9] is PCM3006:inst6|SHIFTIN[9]
--operation mode is normal

C1_SHIFTIN[9]_lut_out = C1_SHIFTIN[8];
C1_SHIFTIN[9] = DFFEAS(C1_SHIFTIN[9]_lut_out, 12_288MHz, VCC, , C1_POSEDGE_BCK, , , , );


--C1_SHIFTIN[23] is PCM3006:inst6|SHIFTIN[23]
--operation mode is normal

C1_SHIFTIN[23]_lut_out = C1_SHIFTIN[22];
C1_SHIFTIN[23] = DFFEAS(C1_SHIFTIN[23]_lut_out, 12_288MHz, VCC, , C1_POSEDGE_BCK, , , , );


--C1_LEFT_OUT[8] is PCM3006:inst6|LEFT_OUT[8]
--operation mode is normal

C1_LEFT_OUT[8]_lut_out = C1_SHIFTIN[24];
C1_LEFT_OUT[8] = DFFEAS(C1_LEFT_OUT[8]_lut_out, 12_288MHz, VCC, , C1L96, , , , );


--K1_q_a[9] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|q_a[9]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
K1_q_a[9]_PORT_A_data_in = C1_LEFT_OUT[9];
K1_q_a[9]_PORT_A_data_in_reg = DFFE(K1_q_a[9]_PORT_A_data_in, K1_q_a[9]_clock_0, , , );
K1_q_a[9]_PORT_B_data_in = L1_ram_rom_data_reg[9];
K1_q_a[9]_PORT_B_data_in_reg = DFFE(K1_q_a[9]_PORT_B_data_in, K1_q_a[9]_clock_1, , , );
K1_q_a[9]_PORT_A_address = BUS(B1_H_INDEX[0], B1_H_INDEX[1], B1_H_INDEX[2], B1_H_INDEX[3], B1_H_INDEX[4], B1_H_INDEX[5], B1_H_INDEX[6]);
K1_q_a[9]_PORT_A_address_reg = DFFE(K1_q_a[9]_PORT_A_address, K1_q_a[9]_clock_0, , , );
K1_q_a[9]_PORT_B_address = BUS(L1_ram_rom_addr_reg[0], L1_ram_rom_addr_reg[1], L1_ram_rom_addr_reg[2], L1_ram_rom_addr_reg[3], L1_ram_rom_addr_reg[4], L1_ram_rom_addr_reg[5], L1_ram_rom_addr_reg[6]);
K1_q_a[9]_PORT_B_address_reg = DFFE(K1_q_a[9]_PORT_B_address, K1_q_a[9]_clock_1, , , );
K1_q_a[9]_PORT_A_write_enable = B1L111;
K1_q_a[9]_PORT_A_write_enable_reg = DFFE(K1_q_a[9]_PORT_A_write_enable, K1_q_a[9]_clock_0, , , );
K1_q_a[9]_PORT_B_write_enable = L1L2;
K1_q_a[9]_PORT_B_write_enable_reg = DFFE(K1_q_a[9]_PORT_B_write_enable, K1_q_a[9]_clock_1, , , );
K1_q_a[9]_clock_0 = 12_288MHz;
K1_q_a[9]_clock_1 = A1L6;
K1_q_a[9]_PORT_A_data_out = MEMORY(K1_q_a[9]_PORT_A_data_in_reg, K1_q_a[9]_PORT_B_data_in_reg, K1_q_a[9]_PORT_A_address_reg, K1_q_a[9]_PORT_B_address_reg, K1_q_a[9]_PORT_A_write_enable_reg, K1_q_a[9]_PORT_B_write_enable_reg, , , K1_q_a[9]_clock_0, K1_q_a[9]_clock_1, , , , );
K1_q_a[9] = K1_q_a[9]_PORT_A_data_out[0];

--K1_q_b[9] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|q_b[9]
K1_q_b[9]_PORT_A_data_in = C1_LEFT_OUT[9];
K1_q_b[9]_PORT_A_data_in_reg = DFFE(K1_q_b[9]_PORT_A_data_in, K1_q_b[9]_clock_0, , , );
K1_q_b[9]_PORT_B_data_in = L1_ram_rom_data_reg[9];
K1_q_b[9]_PORT_B_data_in_reg = DFFE(K1_q_b[9]_PORT_B_data_in, K1_q_b[9]_clock_1, , , );
K1_q_b[9]_PORT_A_address = BUS(B1_H_INDEX[0], B1_H_INDEX[1], B1_H_INDEX[2], B1_H_INDEX[3], B1_H_INDEX[4], B1_H_INDEX[5], B1_H_INDEX[6]);
K1_q_b[9]_PORT_A_address_reg = DFFE(K1_q_b[9]_PORT_A_address, K1_q_b[9]_clock_0, , , );
K1_q_b[9]_PORT_B_address = BUS(L1_ram_rom_addr_reg[0], L1_ram_rom_addr_reg[1], L1_ram_rom_addr_reg[2], L1_ram_rom_addr_reg[3], L1_ram_rom_addr_reg[4], L1_ram_rom_addr_reg[5], L1_ram_rom_addr_reg[6]);
K1_q_b[9]_PORT_B_address_reg = DFFE(K1_q_b[9]_PORT_B_address, K1_q_b[9]_clock_1, , , );
K1_q_b[9]_PORT_A_write_enable = B1L111;
K1_q_b[9]_PORT_A_write_enable_reg = DFFE(K1_q_b[9]_PORT_A_write_enable, K1_q_b[9]_clock_0, , , );
K1_q_b[9]_PORT_B_write_enable = L1L2;
K1_q_b[9]_PORT_B_write_enable_reg = DFFE(K1_q_b[9]_PORT_B_write_enable, K1_q_b[9]_clock_1, , , );
K1_q_b[9]_clock_0 = 12_288MHz;
K1_q_b[9]_clock_1 = A1L6;
K1_q_b[9]_PORT_B_data_out = MEMORY(K1_q_b[9]_PORT_A_data_in_reg, K1_q_b[9]_PORT_B_data_in_reg, K1_q_b[9]_PORT_A_address_reg, K1_q_b[9]_PORT_B_address_reg, K1_q_b[9]_PORT_A_write_enable_reg, K1_q_b[9]_PORT_B_write_enable_reg, , , K1_q_b[9]_clock_0, K1_q_b[9]_clock_1, , , , );
K1_q_b[9] = K1_q_b[9]_PORT_B_data_out[0];


--L1_ram_rom_data_reg[10] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]
--operation mode is normal

L1_ram_rom_data_reg[10] = AMPP_FUNCTION(A1L6, K1_q_b[10], L1_ram_rom_data_reg[11], L1L11, VCC, L1L46);


--C1_SHIFTIN[25] is PCM3006:inst6|SHIFTIN[25]
--operation mode is normal

C1_SHIFTIN[25]_lut_out = C1_SHIFTIN[24];
C1_SHIFTIN[25] = DFFEAS(C1_SHIFTIN[25]_lut_out, 12_288MHz, VCC, , C1_POSEDGE_BCK, , , , );


--C1_LEFT_OUT[11] is PCM3006:inst6|LEFT_OUT[11]
--operation mode is normal

C1_LEFT_OUT[11]_lut_out = C1_SHIFTIN[27];
C1_LEFT_OUT[11] = DFFEAS(C1_LEFT_OUT[11]_lut_out, 12_288MHz, VCC, , C1L96, , , , );


--L1_ram_rom_data_reg[11] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]
--operation mode is normal

L1_ram_rom_data_reg[11] = AMPP_FUNCTION(A1L6, K1_q_b[11], L1_ram_rom_data_reg[12], L1L11, VCC, L1L46);


--S9L21 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[1]|out_bit[10]~2028
--operation mode is normal

S9L21 = P1_q_a[1] & (P1_q_a[2] # P1_q_a[3] $ !K1_q_a[11]) # !P1_q_a[1] & (P1_q_a[3] $ !K1_q_a[11] # !P1_q_a[2]);


--K1_q_a[10] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|q_a[10]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
K1_q_a[10]_PORT_A_data_in = C1_LEFT_OUT[10];
K1_q_a[10]_PORT_A_data_in_reg = DFFE(K1_q_a[10]_PORT_A_data_in, K1_q_a[10]_clock_0, , , );
K1_q_a[10]_PORT_B_data_in = L1_ram_rom_data_reg[10];
K1_q_a[10]_PORT_B_data_in_reg = DFFE(K1_q_a[10]_PORT_B_data_in, K1_q_a[10]_clock_1, , , );
K1_q_a[10]_PORT_A_address = BUS(B1_H_INDEX[0], B1_H_INDEX[1], B1_H_INDEX[2], B1_H_INDEX[3], B1_H_INDEX[4], B1_H_INDEX[5], B1_H_INDEX[6]);
K1_q_a[10]_PORT_A_address_reg = DFFE(K1_q_a[10]_PORT_A_address, K1_q_a[10]_clock_0, , , );
K1_q_a[10]_PORT_B_address = BUS(L1_ram_rom_addr_reg[0], L1_ram_rom_addr_reg[1], L1_ram_rom_addr_reg[2], L1_ram_rom_addr_reg[3], L1_ram_rom_addr_reg[4], L1_ram_rom_addr_reg[5], L1_ram_rom_addr_reg[6]);
K1_q_a[10]_PORT_B_address_reg = DFFE(K1_q_a[10]_PORT_B_address, K1_q_a[10]_clock_1, , , );
K1_q_a[10]_PORT_A_write_enable = B1L111;
K1_q_a[10]_PORT_A_write_enable_reg = DFFE(K1_q_a[10]_PORT_A_write_enable, K1_q_a[10]_clock_0, , , );
K1_q_a[10]_PORT_B_write_enable = L1L2;
K1_q_a[10]_PORT_B_write_enable_reg = DFFE(K1_q_a[10]_PORT_B_write_enable, K1_q_a[10]_clock_1, , , );
K1_q_a[10]_clock_0 = 12_288MHz;
K1_q_a[10]_clock_1 = A1L6;
K1_q_a[10]_PORT_A_data_out = MEMORY(K1_q_a[10]_PORT_A_data_in_reg, K1_q_a[10]_PORT_B_data_in_reg, K1_q_a[10]_PORT_A_address_reg, K1_q_a[10]_PORT_B_address_reg, K1_q_a[10]_PORT_A_write_enable_reg, K1_q_a[10]_PORT_B_write_enable_reg, , , K1_q_a[10]_clock_0, K1_q_a[10]_clock_1, , , , );
K1_q_a[10] = K1_q_a[10]_PORT_A_data_out[0];

--K1_q_b[10] is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|q_b[10]
K1_q_b[10]_PORT_A_data_in = C1_LEFT_OUT[10];
K1_q_b[10]_PORT_A_data_in_reg = DFFE(K1_q_b[10]_PORT_A_data_in, K1_q_b[10]_clock_0, , , );
K1_q_b[10]_PORT_B_data_in = L1_ram_rom_data_reg[10];
K1_q_b[10]_PORT_B_data_in_reg = DFFE(K1_q_b[10]_PORT_B_data_in, K1_q_b[10]_clock_1, , , );
K1_q_b[10]_PORT_A_address = BUS(B1_H_INDEX[0], B1_H_INDEX[1], B1_H_INDEX[2], B1_H_INDEX[3], B1_H_INDEX[4], B1_H_INDEX[5], B1_H_INDEX[6]);
K1_q_b[10]_PORT_A_address_reg = DFFE(K1_q_b[10]_PORT_A_address, K1_q_b[10]_clock_0, , , );
K1_q_b[10]_PORT_B_address = BUS(L1_ram_rom_addr_reg[0], L1_ram_rom_addr_reg[1], L1_ram_rom_addr_reg[2], L1_ram_rom_addr_reg[3], L1_ram_rom_addr_reg[4], L1_ram_rom_addr_reg[5], L1_ram_rom_addr_reg[6]);
K1_q_b[10]_PORT_B_address_reg = DFFE(K1_q_b[10]_PORT_B_address, K1_q_b[10]_clock_1, , , );
K1_q_b[10]_PORT_A_write_enable = B1L111;
K1_q_b[10]_PORT_A_write_enable_reg = DFFE(K1_q_b[10]_PORT_A_write_enable, K1_q_b[10]_clock_0, , , );
K1_q_b[10]_PORT_B_write_enable = L1L2;
K1_q_b[10]_PORT_B_write_enable_reg = DFFE(K1_q_b[10]_PORT_B_write_enable, K1_q_b[10]_clock_1, , , );
K1_q_b[10]_clock_0 = 12_288MHz;
K1_q_b[10]_clock_1 = A1L6;
K1_q_b[10]_PORT_B_data_out = MEMORY(K1_q_b[10]_PORT_A_data_in_reg, K1_q_b[10]_PORT_B_data_in_reg, K1_q_b[10]_PORT_A_address_reg, K1_q_b[10]_PORT_B_address_reg, K1_q_b[10]_PORT_A_write_enable_reg, K1_q_b[10]_PORT_B_write_enable_reg, , , K1_q_b[10]_clock_0, K1_q_b[10]_clock_1, , , , );
K1_q_b[10] = K1_q_b[10]_PORT_B_data_out[0];


--S9L22 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[1]|out_bit[10]~2029
--operation mode is normal

S9L22 = S9L21 & (K1_q_a[10] & (!S13L1) # !K1_q_a[10] & !S13L2);


--S1L13 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod|out_bit[12]~2
--operation mode is normal

S1L13 = P1_q_a[0] & (P1_q_a[1] $ K1_q_a[13]) # !P1_q_a[0] & !K1_q_a[12] & P1_q_a[1];


--W14L14 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~195
--operation mode is arithmetic

W14L14_carry_eqn = W14L17;
W14L14 = S9L20 $ S1L12 $ W14L14_carry_eqn;

--W14L15 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~197
--operation mode is arithmetic

W14L15 = CARRY(S9L20 & S1L12 & !W14L17 # !S9L20 & (S1L12 # !W14L17));


--S8L24 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[2]|out_bit[12]~1890
--operation mode is normal

S8L24 = P1_q_a[3] & (P1_q_a[4] # K1_q_a[13] $ !P1_q_a[5]) # !P1_q_a[3] & (K1_q_a[13] $ !P1_q_a[5] # !P1_q_a[4]);


--S8L25 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[2]|out_bit[12]~1891
--operation mode is normal

S8L25 = S8L24 & (K1_q_a[12] & (!S15L1) # !K1_q_a[12] & !S15L2);


--S7L21 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[3]|out_bit[10]~2028
--operation mode is normal

S7L21 = P1_q_a[5] & (P1_q_a[6] # P1_q_a[7] $ !K1_q_a[11]) # !P1_q_a[5] & (P1_q_a[7] $ !K1_q_a[11] # !P1_q_a[6]);


--S7L22 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[3]|out_bit[10]~2029
--operation mode is normal

S7L22 = S7L21 & (K1_q_a[10] & (!S17L1) # !K1_q_a[10] & !S17L2);


--W11L14 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~195
--operation mode is arithmetic

W11L14_carry_eqn = W11L17;
W11L14 = S8L23 $ S7L20 $ !W11L14_carry_eqn;

--W11L15 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~197
--operation mode is arithmetic

W11L15 = CARRY(S8L23 & !S7L20 & !W11L17 # !S8L23 & (!W11L17 # !S7L20));


--W20L16 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~216
--operation mode is arithmetic

W20L16_carry_eqn = W20L19;
W20L16 = W14L8 $ W11L16 $ W20L16_carry_eqn;

--W20L17 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~218
--operation mode is arithmetic

W20L17 = CARRY(W14L8 & !W11L16 & !W20L19 # !W14L8 & (!W20L19 # !W11L16));


--S6L24 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[4]|out_bit[12]~1890
--operation mode is normal

S6L24 = K1_q_a[13] & (P1_q_a[9] # P1_q_a[7] $ !P1_q_a[8]) # !K1_q_a[13] & (P1_q_a[7] $ !P1_q_a[8] # !P1_q_a[9]);


--S6L25 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[4]|out_bit[12]~1891
--operation mode is normal

S6L25 = S6L24 & (K1_q_a[12] & (!S19L1) # !K1_q_a[12] & !S19L2);


--S5L21 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[5]|out_bit[10]~2028
--operation mode is normal

S5L21 = P1_q_a[9] & (P1_q_a[10] # P1_q_a[11] $ !K1_q_a[11]) # !P1_q_a[9] & (P1_q_a[11] $ !K1_q_a[11] # !P1_q_a[10]);


--S5L22 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[5]|out_bit[10]~2029
--operation mode is normal

S5L22 = S5L21 & (K1_q_a[10] & (!S21L1) # !K1_q_a[10] & !S21L2);


--W8L14 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~195
--operation mode is arithmetic

W8L14_carry_eqn = W8L17;
W8L14 = S6L23 $ S5L20 $ !W8L14_carry_eqn;

--W8L15 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~197
--operation mode is arithmetic

W8L15 = CARRY(S6L23 & !S5L20 & !W8L17 # !S6L23 & (!W8L17 # !S5L20));


--S4L24 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[6]|out_bit[12]~1867
--operation mode is normal

S4L24 = K1_q_a[13] & (P1_q_a[13] # P1_q_a[11] $ !P1_q_a[12]) # !K1_q_a[13] & (P1_q_a[11] $ !P1_q_a[12] # !P1_q_a[13]);


--S4L25 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[6]|out_bit[12]~1868
--operation mode is normal

S4L25 = S4L24 & (K1_q_a[12] & (!S23L1) # !K1_q_a[12] & !S23L2);


--S3L21 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[7]|out_bit[10]~2005
--operation mode is normal

S3L21 = P1_q_a[15] & (K1_q_a[11] # P1_q_a[13] $ !P1_q_a[14]) # !P1_q_a[15] & (P1_q_a[13] $ !P1_q_a[14] # !K1_q_a[11]);


--S3L22 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[7]|out_bit[10]~2006
--operation mode is normal

S3L22 = S3L21 & (K1_q_a[10] & (!S25L1) # !K1_q_a[10] & !S25L3);


--W5L14 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~195
--operation mode is arithmetic

W5L14_carry_eqn = W5L17;
W5L14 = S4L23 $ S3L20 $ !W5L14_carry_eqn;

--W5L15 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~197
--operation mode is arithmetic

W5L15 = CARRY(S4L23 & !S3L20 & !W5L17 # !S4L23 & (!W5L17 # !S3L20));


--W17L16 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~216
--operation mode is arithmetic

W17L16_carry_eqn = W17L19;
W17L16 = W8L8 $ W5L16 $ W17L16_carry_eqn;

--W17L17 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~218
--operation mode is arithmetic

W17L17 = CARRY(W8L8 & !W5L16 & !W17L19 # !W8L8 & (!W17L19 # !W5L16));


--W23L18 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~253
--operation mode is arithmetic

W23L18_carry_eqn = W23L21;
W23L18 = W20L2 $ W17L18 $ !W23L18_carry_eqn;

--W23L19 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~255
--operation mode is arithmetic

W23L19 = CARRY(W20L2 & (W17L18 # !W23L21) # !W20L2 & W17L18 & !W23L21);


--B1_ACCU[21] is FIR_core:inst|ACCU[21]
--operation mode is arithmetic

B1_ACCU[21]_carry_eqn = B1L44;
B1_ACCU[21]_lut_out = B1_ACCU[21] $ W23L20 $ B1_ACCU[21]_carry_eqn;
B1_ACCU[21] = DFFEAS(B1_ACCU[21]_lut_out, 12_288MHz, VCC, , B1L35, , , B1L111, );

--B1L46 is FIR_core:inst|ACCU[21]~572
--operation mode is arithmetic

B1L46 = CARRY(B1_ACCU[21] & !W23L20 & !B1L44 # !B1_ACCU[21] & (!B1L44 # !W23L20));


--B1_SAMPLE_OUT[4] is FIR_core:inst|SAMPLE_OUT[4]
--operation mode is normal

B1_SAMPLE_OUT[4]_lut_out = B1_ACCU[20];
B1_SAMPLE_OUT[4] = DFFEAS(B1_SAMPLE_OUT[4]_lut_out, 12_288MHz, VCC, , B1_LAST, , , , );


--C1_R_IN[3] is PCM3006:inst6|R_IN[3]
--operation mode is normal

C1_R_IN[3]_lut_out = B1_SAMPLE_OUT[3];
C1_R_IN[3] = DFFEAS(C1_R_IN[3]_lut_out, 12_288MHz, VCC, , B1_READY, , , , );


--C1_SHIFTOUT[18] is PCM3006:inst6|SHIFTOUT[18]
--operation mode is normal

C1_SHIFTOUT[18]_lut_out = A1L20 & (A1L21 & C1_R_IN[2] # !A1L21 & (C1_SHIFTOUT[17])) # !A1L20 & (C1_SHIFTOUT[17]);
C1_SHIFTOUT[18] = DFFEAS(C1_SHIFTOUT[18]_lut_out, 12_288MHz, VCC, , C1_NEGEDGE_BCK, , , , );


--C1_SHIFTIN[8] is PCM3006:inst6|SHIFTIN[8]
--operation mode is normal

C1_SHIFTIN[8]_lut_out = C1_SHIFTIN[7];
C1_SHIFTIN[8] = DFFEAS(C1_SHIFTIN[8]_lut_out, 12_288MHz, VCC, , C1_POSEDGE_BCK, , , , );


--C1_SHIFTIN[24] is PCM3006:inst6|SHIFTIN[24]
--operation mode is normal

C1_SHIFTIN[24]_lut_out = C1_SHIFTIN[23];
C1_SHIFTIN[24] = DFFEAS(C1_SHIFTIN[24]_lut_out, 12_288MHz, VCC, , C1_POSEDGE_BCK, , , , );


--C1_LEFT_OUT[9] is PCM3006:inst6|LEFT_OUT[9]
--operation mode is normal

C1_LEFT_OUT[9]_lut_out = C1_SHIFTIN[25];
C1_LEFT_OUT[9] = DFFEAS(C1_LEFT_OUT[9]_lut_out, 12_288MHz, VCC, , C1L96, , , , );


--C1_LEFT_OUT[10] is PCM3006:inst6|LEFT_OUT[10]
--operation mode is normal

C1_LEFT_OUT[10]_lut_out = C1_SHIFTIN[26];
C1_LEFT_OUT[10] = DFFEAS(C1_LEFT_OUT[10]_lut_out, 12_288MHz, VCC, , C1L96, , , , );


--S9L19 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[1]|out_bit[9]~2030
--operation mode is normal

S9L19 = P1_q_a[1] & (P1_q_a[2] # P1_q_a[3] $ !K1_q_a[10]) # !P1_q_a[1] & (P1_q_a[3] $ !K1_q_a[10] # !P1_q_a[2]);


--S9L20 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[1]|out_bit[9]~2031
--operation mode is normal

S9L20 = S9L19 & (K1_q_a[9] & (!S13L1) # !K1_q_a[9] & !S13L2);


--S1L12 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod|out_bit[11]~3
--operation mode is normal

S1L12 = P1_q_a[0] & (P1_q_a[1] $ K1_q_a[12]) # !P1_q_a[0] & !K1_q_a[11] & P1_q_a[1];


--W14L16 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~200
--operation mode is arithmetic

W14L16_carry_eqn = W14L19;
W14L16 = S9L18 $ S1L11 $ !W14L16_carry_eqn;

--W14L17 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~202
--operation mode is arithmetic

W14L17 = CARRY(S9L18 & (!W14L19 # !S1L11) # !S9L18 & !S1L11 & !W14L19);


--S8L22 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[2]|out_bit[11]~1892
--operation mode is normal

S8L22 = P1_q_a[3] & (P1_q_a[4] # P1_q_a[5] $ !K1_q_a[12]) # !P1_q_a[3] & (P1_q_a[5] $ !K1_q_a[12] # !P1_q_a[4]);


--S8L23 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[2]|out_bit[11]~1893
--operation mode is normal

S8L23 = S8L22 & (K1_q_a[11] & (!S15L1) # !K1_q_a[11] & !S15L2);


--S7L19 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[3]|out_bit[9]~2030
--operation mode is normal

S7L19 = P1_q_a[5] & (P1_q_a[6] # P1_q_a[7] $ !K1_q_a[10]) # !P1_q_a[5] & (P1_q_a[7] $ !K1_q_a[10] # !P1_q_a[6]);


--S7L20 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[3]|out_bit[9]~2031
--operation mode is normal

S7L20 = S7L19 & (K1_q_a[9] & (!S17L1) # !K1_q_a[9] & !S17L2);


--W11L16 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~200
--operation mode is arithmetic

W11L16_carry_eqn = W11L19;
W11L16 = S8L21 $ S7L18 $ W11L16_carry_eqn;

--W11L17 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~202
--operation mode is arithmetic

W11L17 = CARRY(S8L21 & (S7L18 # !W11L19) # !S8L21 & S7L18 & !W11L19);


--W20L18 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~221
--operation mode is arithmetic

W20L18_carry_eqn = W20L21;
W20L18 = W14L10 $ W11L18 $ !W20L18_carry_eqn;

--W20L19 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~223
--operation mode is arithmetic

W20L19 = CARRY(W14L10 & (W11L18 # !W20L21) # !W14L10 & W11L18 & !W20L21);


--S6L22 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[4]|out_bit[11]~1892
--operation mode is normal

S6L22 = P1_q_a[7] & (P1_q_a[8] # P1_q_a[9] $ !K1_q_a[12]) # !P1_q_a[7] & (P1_q_a[9] $ !K1_q_a[12] # !P1_q_a[8]);


--S6L23 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[4]|out_bit[11]~1893
--operation mode is normal

S6L23 = S6L22 & (K1_q_a[11] & (!S19L1) # !K1_q_a[11] & !S19L2);


--S5L19 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[5]|out_bit[9]~2030
--operation mode is normal

S5L19 = P1_q_a[9] & (P1_q_a[10] # P1_q_a[11] $ !K1_q_a[10]) # !P1_q_a[9] & (P1_q_a[11] $ !K1_q_a[10] # !P1_q_a[10]);


--S5L20 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[5]|out_bit[9]~2031
--operation mode is normal

S5L20 = S5L19 & (K1_q_a[9] & (!S21L1) # !K1_q_a[9] & !S21L2);


--W8L16 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~200
--operation mode is arithmetic

W8L16_carry_eqn = W8L19;
W8L16 = S6L21 $ S5L18 $ W8L16_carry_eqn;

--W8L17 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~202
--operation mode is arithmetic

W8L17 = CARRY(S6L21 & (S5L18 # !W8L19) # !S6L21 & S5L18 & !W8L19);


--S4L22 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[6]|out_bit[11]~1869
--operation mode is normal

S4L22 = P1_q_a[13] & (K1_q_a[12] # P1_q_a[11] $ !P1_q_a[12]) # !P1_q_a[13] & (P1_q_a[11] $ !P1_q_a[12] # !K1_q_a[12]);


--S4L23 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[6]|out_bit[11]~1870
--operation mode is normal

S4L23 = S4L22 & (K1_q_a[11] & (!S23L1) # !K1_q_a[11] & !S23L2);


--S3L19 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[7]|out_bit[9]~2007
--operation mode is normal

S3L19 = P1_q_a[15] & (K1_q_a[10] # P1_q_a[13] $ !P1_q_a[14]) # !P1_q_a[15] & (P1_q_a[13] $ !P1_q_a[14] # !K1_q_a[10]);


--S3L20 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[7]|out_bit[9]~2008
--operation mode is normal

S3L20 = S3L19 & (K1_q_a[9] & (!S25L1) # !K1_q_a[9] & !S25L3);


--W5L16 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~200
--operation mode is arithmetic

W5L16_carry_eqn = W5L19;
W5L16 = S4L21 $ S3L18 $ W5L16_carry_eqn;

--W5L17 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~202
--operation mode is arithmetic

W5L17 = CARRY(S4L21 & (S3L18 # !W5L19) # !S4L21 & S3L18 & !W5L19);


--W17L18 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~221
--operation mode is arithmetic

W17L18_carry_eqn = W17L21;
W17L18 = W8L10 $ W5L18 $ !W17L18_carry_eqn;

--W17L19 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~223
--operation mode is arithmetic

W17L19 = CARRY(W8L10 & (W5L18 # !W17L21) # !W8L10 & W5L18 & !W17L21);


--W23L20 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~258
--operation mode is arithmetic

W23L20_carry_eqn = W23L23;
W23L20 = W20L4 $ W17L20 $ W23L20_carry_eqn;

--W23L21 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~260
--operation mode is arithmetic

W23L21 = CARRY(W20L4 & !W17L20 & !W23L23 # !W20L4 & (!W23L23 # !W17L20));


--B1_ACCU[20] is FIR_core:inst|ACCU[20]
--operation mode is arithmetic

B1_ACCU[20]_carry_eqn = B1L42;
B1_ACCU[20]_lut_out = B1_ACCU[20] $ W23L22 $ !B1_ACCU[20]_carry_eqn;
B1_ACCU[20] = DFFEAS(B1_ACCU[20]_lut_out, 12_288MHz, VCC, , B1L35, , , B1L111, );

--B1L44 is FIR_core:inst|ACCU[20]~576
--operation mode is arithmetic

B1L44 = CARRY(B1_ACCU[20] & (W23L22 # !B1L42) # !B1_ACCU[20] & W23L22 & !B1L42);


--B1_SAMPLE_OUT[3] is FIR_core:inst|SAMPLE_OUT[3]
--operation mode is normal

B1_SAMPLE_OUT[3]_lut_out = B1_ACCU[19];
B1_SAMPLE_OUT[3] = DFFEAS(B1_SAMPLE_OUT[3]_lut_out, 12_288MHz, VCC, , B1_LAST, , , , );


--C1_R_IN[2] is PCM3006:inst6|R_IN[2]
--operation mode is normal

C1_R_IN[2]_lut_out = B1_SAMPLE_OUT[2];
C1_R_IN[2] = DFFEAS(C1_R_IN[2]_lut_out, 12_288MHz, VCC, , B1_READY, , , , );


--C1_SHIFTOUT[17] is PCM3006:inst6|SHIFTOUT[17]
--operation mode is normal

C1_SHIFTOUT[17]_lut_out = A1L20 & (A1L21 & C1_R_IN[1] # !A1L21 & (C1_SHIFTOUT[16])) # !A1L20 & (C1_SHIFTOUT[16]);
C1_SHIFTOUT[17] = DFFEAS(C1_SHIFTOUT[17]_lut_out, 12_288MHz, VCC, , C1_NEGEDGE_BCK, , , , );


--C1_SHIFTIN[7] is PCM3006:inst6|SHIFTIN[7]
--operation mode is normal

C1_SHIFTIN[7]_lut_out = C1_SHIFTIN[6];
C1_SHIFTIN[7] = DFFEAS(C1_SHIFTIN[7]_lut_out, 12_288MHz, VCC, , C1_POSEDGE_BCK, , , , );


--S9L17 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[1]|out_bit[8]~2032
--operation mode is normal

S9L17 = P1_q_a[1] & (P1_q_a[2] # P1_q_a[3] $ !K1_q_a[9]) # !P1_q_a[1] & (P1_q_a[3] $ !K1_q_a[9] # !P1_q_a[2]);


--S9L18 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[1]|out_bit[8]~2033
--operation mode is normal

S9L18 = S9L17 & (K1_q_a[8] & (!S13L1) # !K1_q_a[8] & !S13L2);


--S1L11 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod|out_bit[10]~4
--operation mode is normal

S1L11 = P1_q_a[0] & (P1_q_a[1] $ K1_q_a[11]) # !P1_q_a[0] & !K1_q_a[10] & P1_q_a[1];


--W14L18 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~205
--operation mode is arithmetic

W14L18_carry_eqn = W14L21;
W14L18 = S9L16 $ S1L10 $ W14L18_carry_eqn;

--W14L19 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~207
--operation mode is arithmetic

W14L19 = CARRY(S9L16 & S1L10 & !W14L21 # !S9L16 & (S1L10 # !W14L21));


--S8L20 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[2]|out_bit[10]~1894
--operation mode is normal

S8L20 = P1_q_a[3] & (P1_q_a[4] # P1_q_a[5] $ !K1_q_a[11]) # !P1_q_a[3] & (P1_q_a[5] $ !K1_q_a[11] # !P1_q_a[4]);


--S8L21 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[2]|out_bit[10]~1895
--operation mode is normal

S8L21 = S8L20 & (K1_q_a[10] & (!S15L1) # !K1_q_a[10] & !S15L2);


--S7L17 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[3]|out_bit[8]~2032
--operation mode is normal

S7L17 = P1_q_a[5] & (P1_q_a[6] # P1_q_a[7] $ !K1_q_a[9]) # !P1_q_a[5] & (P1_q_a[7] $ !K1_q_a[9] # !P1_q_a[6]);


--S7L18 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[3]|out_bit[8]~2033
--operation mode is normal

S7L18 = S7L17 & (K1_q_a[8] & (!S17L1) # !K1_q_a[8] & !S17L2);


--W11L18 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~205
--operation mode is arithmetic

W11L18_carry_eqn = W11L21;
W11L18 = S8L19 $ S7L16 $ !W11L18_carry_eqn;

--W11L19 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~207
--operation mode is arithmetic

W11L19 = CARRY(S8L19 & !S7L16 & !W11L21 # !S8L19 & (!W11L21 # !S7L16));


--W20L20 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~226
--operation mode is arithmetic

W20L20_carry_eqn = W20L23;
W20L20 = W14L12 $ W11L20 $ W20L20_carry_eqn;

--W20L21 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~228
--operation mode is arithmetic

W20L21 = CARRY(W14L12 & !W11L20 & !W20L23 # !W14L12 & (!W20L23 # !W11L20));


--S6L20 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[4]|out_bit[10]~1894
--operation mode is normal

S6L20 = P1_q_a[7] & (P1_q_a[8] # P1_q_a[9] $ !K1_q_a[11]) # !P1_q_a[7] & (P1_q_a[9] $ !K1_q_a[11] # !P1_q_a[8]);


--S6L21 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[4]|out_bit[10]~1895
--operation mode is normal

S6L21 = S6L20 & (K1_q_a[10] & (!S19L1) # !K1_q_a[10] & !S19L2);


--S5L17 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[5]|out_bit[8]~2032
--operation mode is normal

S5L17 = P1_q_a[9] & (P1_q_a[10] # P1_q_a[11] $ !K1_q_a[9]) # !P1_q_a[9] & (P1_q_a[11] $ !K1_q_a[9] # !P1_q_a[10]);


--S5L18 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[5]|out_bit[8]~2033
--operation mode is normal

S5L18 = S5L17 & (K1_q_a[8] & (!S21L1) # !K1_q_a[8] & !S21L2);


--W8L18 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~205
--operation mode is arithmetic

W8L18_carry_eqn = W8L21;
W8L18 = S6L19 $ S5L16 $ !W8L18_carry_eqn;

--W8L19 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~207
--operation mode is arithmetic

W8L19 = CARRY(S6L19 & !S5L16 & !W8L21 # !S6L19 & (!W8L21 # !S5L16));


--S4L20 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[6]|out_bit[10]~1871
--operation mode is normal

S4L20 = P1_q_a[13] & (K1_q_a[11] # P1_q_a[11] $ !P1_q_a[12]) # !P1_q_a[13] & (P1_q_a[11] $ !P1_q_a[12] # !K1_q_a[11]);


--S4L21 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[6]|out_bit[10]~1872
--operation mode is normal

S4L21 = S4L20 & (K1_q_a[10] & (!S23L1) # !K1_q_a[10] & !S23L2);


--S3L17 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[7]|out_bit[8]~2009
--operation mode is normal

S3L17 = P1_q_a[15] & (K1_q_a[9] # P1_q_a[13] $ !P1_q_a[14]) # !P1_q_a[15] & (P1_q_a[13] $ !P1_q_a[14] # !K1_q_a[9]);


--S3L18 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[7]|out_bit[8]~2010
--operation mode is normal

S3L18 = S3L17 & (K1_q_a[8] & (!S25L1) # !K1_q_a[8] & !S25L3);


--W5L18 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~205
--operation mode is arithmetic

W5L18_carry_eqn = W5L21;
W5L18 = S4L19 $ S3L16 $ !W5L18_carry_eqn;

--W5L19 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~207
--operation mode is arithmetic

W5L19 = CARRY(S4L19 & !S3L16 & !W5L21 # !S4L19 & (!W5L21 # !S3L16));


--W17L20 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~226
--operation mode is arithmetic

W17L20_carry_eqn = W17L23;
W17L20 = W8L12 $ W5L20 $ W17L20_carry_eqn;

--W17L21 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~228
--operation mode is arithmetic

W17L21 = CARRY(W8L12 & !W5L20 & !W17L23 # !W8L12 & (!W17L23 # !W5L20));


--W23L22 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~263
--operation mode is arithmetic

W23L22_carry_eqn = W23L25;
W23L22 = W20L6 $ W17L22 $ !W23L22_carry_eqn;

--W23L23 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~265
--operation mode is arithmetic

W23L23 = CARRY(W20L6 & (W17L22 # !W23L25) # !W20L6 & W17L22 & !W23L25);


--B1_ACCU[19] is FIR_core:inst|ACCU[19]
--operation mode is arithmetic

B1_ACCU[19]_carry_eqn = B1L40;
B1_ACCU[19]_lut_out = B1_ACCU[19] $ W23L24 $ B1_ACCU[19]_carry_eqn;
B1_ACCU[19] = DFFEAS(B1_ACCU[19]_lut_out, 12_288MHz, VCC, , B1L35, , , B1L111, );

--B1L42 is FIR_core:inst|ACCU[19]~580
--operation mode is arithmetic

B1L42 = CARRY(B1_ACCU[19] & !W23L24 & !B1L40 # !B1_ACCU[19] & (!B1L40 # !W23L24));


--B1_SAMPLE_OUT[2] is FIR_core:inst|SAMPLE_OUT[2]
--operation mode is normal

B1_SAMPLE_OUT[2]_lut_out = B1_ACCU[18];
B1_SAMPLE_OUT[2] = DFFEAS(B1_SAMPLE_OUT[2]_lut_out, 12_288MHz, VCC, , B1_LAST, , , , );


--C1_R_IN[1] is PCM3006:inst6|R_IN[1]
--operation mode is normal

C1_R_IN[1]_lut_out = B1_SAMPLE_OUT[1];
C1_R_IN[1] = DFFEAS(C1_R_IN[1]_lut_out, 12_288MHz, VCC, , B1_READY, , , , );


--C1_SHIFTOUT[16] is PCM3006:inst6|SHIFTOUT[16]
--operation mode is normal

C1_SHIFTOUT[16]_lut_out = A1L20 & (A1L21 & C1_R_IN[0] # !A1L21 & (C1_SHIFTOUT[15])) # !A1L20 & (C1_SHIFTOUT[15]);
C1_SHIFTOUT[16] = DFFEAS(C1_SHIFTOUT[16]_lut_out, 12_288MHz, VCC, , C1_NEGEDGE_BCK, , , , );


--C1_SHIFTIN[6] is PCM3006:inst6|SHIFTIN[6]
--operation mode is normal

C1_SHIFTIN[6]_lut_out = C1_SHIFTIN[5];
C1_SHIFTIN[6] = DFFEAS(C1_SHIFTIN[6]_lut_out, 12_288MHz, VCC, , C1_POSEDGE_BCK, , , , );


--S9L15 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[1]|out_bit[7]~2034
--operation mode is normal

S9L15 = P1_q_a[1] & (P1_q_a[2] # P1_q_a[3] $ !K1_q_a[8]) # !P1_q_a[1] & (P1_q_a[3] $ !K1_q_a[8] # !P1_q_a[2]);


--S9L16 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[1]|out_bit[7]~2035
--operation mode is normal

S9L16 = S9L15 & (K1_q_a[7] & (!S13L1) # !K1_q_a[7] & !S13L2);


--S1L10 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod|out_bit[9]~5
--operation mode is normal

S1L10 = P1_q_a[0] & (P1_q_a[1] $ K1_q_a[10]) # !P1_q_a[0] & !K1_q_a[9] & P1_q_a[1];


--W14L20 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~210
--operation mode is arithmetic

W14L20_carry_eqn = W14L23;
W14L20 = S9L14 $ S1L9 $ !W14L20_carry_eqn;

--W14L21 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~212
--operation mode is arithmetic

W14L21 = CARRY(S9L14 & (!W14L23 # !S1L9) # !S9L14 & !S1L9 & !W14L23);


--S8L18 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[2]|out_bit[9]~1896
--operation mode is normal

S8L18 = P1_q_a[3] & (P1_q_a[4] # P1_q_a[5] $ !K1_q_a[10]) # !P1_q_a[3] & (P1_q_a[5] $ !K1_q_a[10] # !P1_q_a[4]);


--S8L19 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[2]|out_bit[9]~1897
--operation mode is normal

S8L19 = S8L18 & (K1_q_a[9] & (!S15L1) # !K1_q_a[9] & !S15L2);


--S7L15 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[3]|out_bit[7]~2034
--operation mode is normal

S7L15 = P1_q_a[5] & (P1_q_a[6] # P1_q_a[7] $ !K1_q_a[8]) # !P1_q_a[5] & (P1_q_a[7] $ !K1_q_a[8] # !P1_q_a[6]);


--S7L16 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[3]|out_bit[7]~2035
--operation mode is normal

S7L16 = S7L15 & (K1_q_a[7] & (!S17L1) # !K1_q_a[7] & !S17L2);


--W11L20 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~210
--operation mode is arithmetic

W11L20_carry_eqn = W11L23;
W11L20 = S8L17 $ S7L14 $ W11L20_carry_eqn;

--W11L21 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~212
--operation mode is arithmetic

W11L21 = CARRY(S8L17 & (S7L14 # !W11L23) # !S8L17 & S7L14 & !W11L23);


--W20L22 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~231
--operation mode is arithmetic

W20L22_carry_eqn = W20L25;
W20L22 = W14L14 $ W11L22 $ !W20L22_carry_eqn;

--W20L23 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~233
--operation mode is arithmetic

W20L23 = CARRY(W14L14 & (W11L22 # !W20L25) # !W14L14 & W11L22 & !W20L25);


--S6L18 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[4]|out_bit[9]~1896
--operation mode is normal

S6L18 = P1_q_a[7] & (P1_q_a[8] # P1_q_a[9] $ !K1_q_a[10]) # !P1_q_a[7] & (P1_q_a[9] $ !K1_q_a[10] # !P1_q_a[8]);


--S6L19 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[4]|out_bit[9]~1897
--operation mode is normal

S6L19 = S6L18 & (K1_q_a[9] & (!S19L1) # !K1_q_a[9] & !S19L2);


--S5L15 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[5]|out_bit[7]~2034
--operation mode is normal

S5L15 = P1_q_a[9] & (P1_q_a[10] # P1_q_a[11] $ !K1_q_a[8]) # !P1_q_a[9] & (P1_q_a[11] $ !K1_q_a[8] # !P1_q_a[10]);


--S5L16 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[5]|out_bit[7]~2035
--operation mode is normal

S5L16 = S5L15 & (K1_q_a[7] & (!S21L1) # !K1_q_a[7] & !S21L2);


--W8L20 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~210
--operation mode is arithmetic

W8L20_carry_eqn = W8L23;
W8L20 = S6L17 $ S5L14 $ W8L20_carry_eqn;

--W8L21 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~212
--operation mode is arithmetic

W8L21 = CARRY(S6L17 & (S5L14 # !W8L23) # !S6L17 & S5L14 & !W8L23);


--S4L18 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[6]|out_bit[9]~1873
--operation mode is normal

S4L18 = P1_q_a[13] & (K1_q_a[10] # P1_q_a[11] $ !P1_q_a[12]) # !P1_q_a[13] & (P1_q_a[11] $ !P1_q_a[12] # !K1_q_a[10]);


--S4L19 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[6]|out_bit[9]~1874
--operation mode is normal

S4L19 = S4L18 & (K1_q_a[9] & (!S23L1) # !K1_q_a[9] & !S23L2);


--S3L15 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[7]|out_bit[7]~2011
--operation mode is normal

S3L15 = P1_q_a[15] & (K1_q_a[8] # P1_q_a[13] $ !P1_q_a[14]) # !P1_q_a[15] & (P1_q_a[13] $ !P1_q_a[14] # !K1_q_a[8]);


--S3L16 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[7]|out_bit[7]~2012
--operation mode is normal

S3L16 = S3L15 & (K1_q_a[7] & (!S25L1) # !K1_q_a[7] & !S25L3);


--W5L20 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~210
--operation mode is arithmetic

W5L20_carry_eqn = W5L23;
W5L20 = S4L17 $ S3L14 $ W5L20_carry_eqn;

--W5L21 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~212
--operation mode is arithmetic

W5L21 = CARRY(S4L17 & (S3L14 # !W5L23) # !S4L17 & S3L14 & !W5L23);


--W17L22 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~231
--operation mode is arithmetic

W17L22_carry_eqn = W17L25;
W17L22 = W8L14 $ W5L22 $ !W17L22_carry_eqn;

--W17L23 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~233
--operation mode is arithmetic

W17L23 = CARRY(W8L14 & (W5L22 # !W17L25) # !W8L14 & W5L22 & !W17L25);


--W23L24 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~268
--operation mode is arithmetic

W23L24_carry_eqn = W23L27;
W23L24 = W20L8 $ W17L24 $ W23L24_carry_eqn;

--W23L25 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~270
--operation mode is arithmetic

W23L25 = CARRY(W20L8 & !W17L24 & !W23L27 # !W20L8 & (!W23L27 # !W17L24));


--B1_ACCU[18] is FIR_core:inst|ACCU[18]
--operation mode is arithmetic

B1_ACCU[18]_carry_eqn = B1L38;
B1_ACCU[18]_lut_out = B1_ACCU[18] $ W23L26 $ !B1_ACCU[18]_carry_eqn;
B1_ACCU[18] = DFFEAS(B1_ACCU[18]_lut_out, 12_288MHz, VCC, , B1L35, , , B1L111, );

--B1L40 is FIR_core:inst|ACCU[18]~584
--operation mode is arithmetic

B1L40 = CARRY(B1_ACCU[18] & (W23L26 # !B1L38) # !B1_ACCU[18] & W23L26 & !B1L38);


--B1_SAMPLE_OUT[1] is FIR_core:inst|SAMPLE_OUT[1]
--operation mode is normal

B1_SAMPLE_OUT[1]_lut_out = B1_ACCU[17];
B1_SAMPLE_OUT[1] = DFFEAS(B1_SAMPLE_OUT[1]_lut_out, 12_288MHz, VCC, , B1_LAST, , , , );


--C1_R_IN[0] is PCM3006:inst6|R_IN[0]
--operation mode is normal

C1_R_IN[0]_lut_out = B1_SAMPLE_OUT[0];
C1_R_IN[0] = DFFEAS(C1_R_IN[0]_lut_out, 12_288MHz, VCC, , B1_READY, , , , );


--C1_SHIFTOUT[15] is PCM3006:inst6|SHIFTOUT[15]
--operation mode is normal

C1_SHIFTOUT[15]_lut_out = A1L20 & (A1L21 & C1_L_IN[15] # !A1L21 & (C1_SHIFTOUT[14])) # !A1L20 & (C1_SHIFTOUT[14]);
C1_SHIFTOUT[15] = DFFEAS(C1_SHIFTOUT[15]_lut_out, 12_288MHz, VCC, , C1_NEGEDGE_BCK, , , , );


--C1_SHIFTIN[5] is PCM3006:inst6|SHIFTIN[5]
--operation mode is normal

C1_SHIFTIN[5]_lut_out = C1_SHIFTIN[4];
C1_SHIFTIN[5] = DFFEAS(C1_SHIFTIN[5]_lut_out, 12_288MHz, VCC, , C1_POSEDGE_BCK, , , , );


--S9L13 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[1]|out_bit[6]~2036
--operation mode is normal

S9L13 = P1_q_a[1] & (P1_q_a[2] # P1_q_a[3] $ !K1_q_a[7]) # !P1_q_a[1] & (P1_q_a[3] $ !K1_q_a[7] # !P1_q_a[2]);


--S9L14 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[1]|out_bit[6]~2037
--operation mode is normal

S9L14 = S9L13 & (K1_q_a[6] & (!S13L1) # !K1_q_a[6] & !S13L2);


--S1L9 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod|out_bit[8]~6
--operation mode is normal

S1L9 = P1_q_a[0] & (P1_q_a[1] $ K1_q_a[9]) # !P1_q_a[0] & !K1_q_a[8] & P1_q_a[1];


--W14L22 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~215
--operation mode is arithmetic

W14L22_carry_eqn = W14L25;
W14L22 = S9L12 $ S1L8 $ W14L22_carry_eqn;

--W14L23 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~217
--operation mode is arithmetic

W14L23 = CARRY(S9L12 & S1L8 & !W14L25 # !S9L12 & (S1L8 # !W14L25));


--S8L16 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[2]|out_bit[8]~1898
--operation mode is normal

S8L16 = P1_q_a[3] & (P1_q_a[4] # P1_q_a[5] $ !K1_q_a[9]) # !P1_q_a[3] & (P1_q_a[5] $ !K1_q_a[9] # !P1_q_a[4]);


--S8L17 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[2]|out_bit[8]~1899
--operation mode is normal

S8L17 = S8L16 & (K1_q_a[8] & (!S15L1) # !K1_q_a[8] & !S15L2);


--S7L13 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[3]|out_bit[6]~2036
--operation mode is normal

S7L13 = P1_q_a[5] & (P1_q_a[6] # P1_q_a[7] $ !K1_q_a[7]) # !P1_q_a[5] & (P1_q_a[7] $ !K1_q_a[7] # !P1_q_a[6]);


--S7L14 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[3]|out_bit[6]~2037
--operation mode is normal

S7L14 = S7L13 & (K1_q_a[6] & (!S17L1) # !K1_q_a[6] & !S17L2);


--W11L22 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~215
--operation mode is arithmetic

W11L22_carry_eqn = W11L25;
W11L22 = S8L15 $ S7L12 $ !W11L22_carry_eqn;

--W11L23 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~217
--operation mode is arithmetic

W11L23 = CARRY(S8L15 & !S7L12 & !W11L25 # !S8L15 & (!W11L25 # !S7L12));


--W20L24 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~236
--operation mode is arithmetic

W20L24_carry_eqn = W20L27;
W20L24 = W14L16 $ W11L24 $ W20L24_carry_eqn;

--W20L25 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~238
--operation mode is arithmetic

W20L25 = CARRY(W14L16 & !W11L24 & !W20L27 # !W14L16 & (!W20L27 # !W11L24));


--S6L16 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[4]|out_bit[8]~1898
--operation mode is normal

S6L16 = P1_q_a[7] & (P1_q_a[8] # P1_q_a[9] $ !K1_q_a[9]) # !P1_q_a[7] & (P1_q_a[9] $ !K1_q_a[9] # !P1_q_a[8]);


--S6L17 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[4]|out_bit[8]~1899
--operation mode is normal

S6L17 = S6L16 & (K1_q_a[8] & (!S19L1) # !K1_q_a[8] & !S19L2);


--S5L13 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[5]|out_bit[6]~2036
--operation mode is normal

S5L13 = P1_q_a[9] & (P1_q_a[10] # P1_q_a[11] $ !K1_q_a[7]) # !P1_q_a[9] & (P1_q_a[11] $ !K1_q_a[7] # !P1_q_a[10]);


--S5L14 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[5]|out_bit[6]~2037
--operation mode is normal

S5L14 = S5L13 & (K1_q_a[6] & (!S21L1) # !K1_q_a[6] & !S21L2);


--W8L22 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~215
--operation mode is arithmetic

W8L22_carry_eqn = W8L25;
W8L22 = S6L15 $ S5L12 $ !W8L22_carry_eqn;

--W8L23 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~217
--operation mode is arithmetic

W8L23 = CARRY(S6L15 & !S5L12 & !W8L25 # !S6L15 & (!W8L25 # !S5L12));


--S4L16 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[6]|out_bit[8]~1875
--operation mode is normal

S4L16 = P1_q_a[13] & (K1_q_a[9] # P1_q_a[11] $ !P1_q_a[12]) # !P1_q_a[13] & (P1_q_a[11] $ !P1_q_a[12] # !K1_q_a[9]);


--S4L17 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[6]|out_bit[8]~1876
--operation mode is normal

S4L17 = S4L16 & (K1_q_a[8] & (!S23L1) # !K1_q_a[8] & !S23L2);


--S3L13 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[7]|out_bit[6]~2013
--operation mode is normal

S3L13 = P1_q_a[15] & (K1_q_a[7] # P1_q_a[13] $ !P1_q_a[14]) # !P1_q_a[15] & (P1_q_a[13] $ !P1_q_a[14] # !K1_q_a[7]);


--S3L14 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[7]|out_bit[6]~2014
--operation mode is normal

S3L14 = S3L13 & (K1_q_a[6] & (!S25L1) # !K1_q_a[6] & !S25L3);


--W5L22 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~215
--operation mode is arithmetic

W5L22_carry_eqn = W5L25;
W5L22 = S4L15 $ S3L12 $ !W5L22_carry_eqn;

--W5L23 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~217
--operation mode is arithmetic

W5L23 = CARRY(S4L15 & !S3L12 & !W5L25 # !S4L15 & (!W5L25 # !S3L12));


--W17L24 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~236
--operation mode is arithmetic

W17L24_carry_eqn = W17L27;
W17L24 = W8L16 $ W5L24 $ W17L24_carry_eqn;

--W17L25 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~238
--operation mode is arithmetic

W17L25 = CARRY(W8L16 & !W5L24 & !W17L27 # !W8L16 & (!W17L27 # !W5L24));


--W23L26 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~273
--operation mode is arithmetic

W23L26_carry_eqn = W23L29;
W23L26 = W20L10 $ W17L26 $ !W23L26_carry_eqn;

--W23L27 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~275
--operation mode is arithmetic

W23L27 = CARRY(W20L10 & (W17L26 # !W23L29) # !W20L10 & W17L26 & !W23L29);


--B1_ACCU[17] is FIR_core:inst|ACCU[17]
--operation mode is arithmetic

B1_ACCU[17]_carry_eqn = B1L36;
B1_ACCU[17]_lut_out = B1_ACCU[17] $ W23L28 $ B1_ACCU[17]_carry_eqn;
B1_ACCU[17] = DFFEAS(B1_ACCU[17]_lut_out, 12_288MHz, VCC, , B1L35, , , B1L111, );

--B1L38 is FIR_core:inst|ACCU[17]~588
--operation mode is arithmetic

B1L38 = CARRY(B1_ACCU[17] & !W23L28 & !B1L36 # !B1_ACCU[17] & (!B1L36 # !W23L28));


--B1_SAMPLE_OUT[0] is FIR_core:inst|SAMPLE_OUT[0]
--operation mode is normal

B1_SAMPLE_OUT[0]_lut_out = B1_ACCU[16];
B1_SAMPLE_OUT[0] = DFFEAS(B1_SAMPLE_OUT[0]_lut_out, 12_288MHz, VCC, , B1_LAST, , , , );


--C1_L_IN[15] is PCM3006:inst6|L_IN[15]
--operation mode is normal

C1_L_IN[15]_lut_out = C1_RIGHT_OUT[15];
C1_L_IN[15] = DFFEAS(C1_L_IN[15]_lut_out, 12_288MHz, VCC, , B1_READY, , , , );


--C1_SHIFTOUT[14] is PCM3006:inst6|SHIFTOUT[14]
--operation mode is normal

C1_SHIFTOUT[14]_lut_out = A1L20 & (A1L21 & C1_L_IN[14] # !A1L21 & (C1_SHIFTOUT[13])) # !A1L20 & (C1_SHIFTOUT[13]);
C1_SHIFTOUT[14] = DFFEAS(C1_SHIFTOUT[14]_lut_out, 12_288MHz, VCC, , C1_NEGEDGE_BCK, , , , );


--C1_SHIFTIN[4] is PCM3006:inst6|SHIFTIN[4]
--operation mode is normal

C1_SHIFTIN[4]_lut_out = C1_SHIFTIN[3];
C1_SHIFTIN[4] = DFFEAS(C1_SHIFTIN[4]_lut_out, 12_288MHz, VCC, , C1_POSEDGE_BCK, , , , );


--S9L11 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[1]|out_bit[5]~2038
--operation mode is normal

S9L11 = P1_q_a[1] & (P1_q_a[2] # P1_q_a[3] $ !K1_q_a[6]) # !P1_q_a[1] & (P1_q_a[3] $ !K1_q_a[6] # !P1_q_a[2]);


--S9L12 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[1]|out_bit[5]~2039
--operation mode is normal

S9L12 = S9L11 & (K1_q_a[5] & (!S13L1) # !K1_q_a[5] & !S13L2);


--S1L8 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod|out_bit[7]~7
--operation mode is normal

S1L8 = P1_q_a[0] & (P1_q_a[1] $ K1_q_a[8]) # !P1_q_a[0] & !K1_q_a[7] & P1_q_a[1];


--W14L24 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~220
--operation mode is arithmetic

W14L24_carry_eqn = W14L27;
W14L24 = S9L10 $ S1L7 $ !W14L24_carry_eqn;

--W14L25 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~222
--operation mode is arithmetic

W14L25 = CARRY(S9L10 & (!W14L27 # !S1L7) # !S9L10 & !S1L7 & !W14L27);


--S8L14 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[2]|out_bit[7]~1900
--operation mode is normal

S8L14 = P1_q_a[3] & (P1_q_a[4] # P1_q_a[5] $ !K1_q_a[8]) # !P1_q_a[3] & (P1_q_a[5] $ !K1_q_a[8] # !P1_q_a[4]);


--S8L15 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[2]|out_bit[7]~1901
--operation mode is normal

S8L15 = S8L14 & (K1_q_a[7] & (!S15L1) # !K1_q_a[7] & !S15L2);


--S7L11 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[3]|out_bit[5]~2038
--operation mode is normal

S7L11 = P1_q_a[5] & (P1_q_a[6] # P1_q_a[7] $ !K1_q_a[6]) # !P1_q_a[5] & (P1_q_a[7] $ !K1_q_a[6] # !P1_q_a[6]);


--S7L12 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[3]|out_bit[5]~2039
--operation mode is normal

S7L12 = S7L11 & (K1_q_a[5] & (!S17L1) # !K1_q_a[5] & !S17L2);


--W11L24 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~220
--operation mode is arithmetic

W11L24_carry_eqn = W11L27;
W11L24 = S8L13 $ S7L10 $ W11L24_carry_eqn;

--W11L25 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~222
--operation mode is arithmetic

W11L25 = CARRY(S8L13 & (S7L10 # !W11L27) # !S8L13 & S7L10 & !W11L27);


--W20L26 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~241
--operation mode is arithmetic

W20L26_carry_eqn = W20L29;
W20L26 = W14L18 $ W11L26 $ !W20L26_carry_eqn;

--W20L27 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~243
--operation mode is arithmetic

W20L27 = CARRY(W14L18 & (W11L26 # !W20L29) # !W14L18 & W11L26 & !W20L29);


--S6L14 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[4]|out_bit[7]~1900
--operation mode is normal

S6L14 = P1_q_a[7] & (P1_q_a[8] # P1_q_a[9] $ !K1_q_a[8]) # !P1_q_a[7] & (P1_q_a[9] $ !K1_q_a[8] # !P1_q_a[8]);


--S6L15 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[4]|out_bit[7]~1901
--operation mode is normal

S6L15 = S6L14 & (K1_q_a[7] & (!S19L1) # !K1_q_a[7] & !S19L2);


--S5L11 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[5]|out_bit[5]~2038
--operation mode is normal

S5L11 = P1_q_a[9] & (P1_q_a[10] # P1_q_a[11] $ !K1_q_a[6]) # !P1_q_a[9] & (P1_q_a[11] $ !K1_q_a[6] # !P1_q_a[10]);


--S5L12 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[5]|out_bit[5]~2039
--operation mode is normal

S5L12 = S5L11 & (K1_q_a[5] & (!S21L1) # !K1_q_a[5] & !S21L2);


--W8L24 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~220
--operation mode is arithmetic

W8L24_carry_eqn = W8L27;
W8L24 = S6L13 $ S5L10 $ W8L24_carry_eqn;

--W8L25 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~222
--operation mode is arithmetic

W8L25 = CARRY(S6L13 & (S5L10 # !W8L27) # !S6L13 & S5L10 & !W8L27);


--S4L14 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[6]|out_bit[7]~1877
--operation mode is normal

S4L14 = P1_q_a[13] & (K1_q_a[8] # P1_q_a[11] $ !P1_q_a[12]) # !P1_q_a[13] & (P1_q_a[11] $ !P1_q_a[12] # !K1_q_a[8]);


--S4L15 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[6]|out_bit[7]~1878
--operation mode is normal

S4L15 = S4L14 & (K1_q_a[7] & (!S23L1) # !K1_q_a[7] & !S23L2);


--S3L11 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[7]|out_bit[5]~2015
--operation mode is normal

S3L11 = P1_q_a[15] & (K1_q_a[6] # P1_q_a[13] $ !P1_q_a[14]) # !P1_q_a[15] & (P1_q_a[13] $ !P1_q_a[14] # !K1_q_a[6]);


--S3L12 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[7]|out_bit[5]~2016
--operation mode is normal

S3L12 = S3L11 & (K1_q_a[5] & (!S25L1) # !K1_q_a[5] & !S25L3);


--W5L24 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~220
--operation mode is arithmetic

W5L24_carry_eqn = W5L27;
W5L24 = S4L13 $ S3L10 $ W5L24_carry_eqn;

--W5L25 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~222
--operation mode is arithmetic

W5L25 = CARRY(S4L13 & (S3L10 # !W5L27) # !S4L13 & S3L10 & !W5L27);


--W17L26 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~241
--operation mode is arithmetic

W17L26_carry_eqn = W17L29;
W17L26 = W8L18 $ W5L26 $ !W17L26_carry_eqn;

--W17L27 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~243
--operation mode is arithmetic

W17L27 = CARRY(W8L18 & (W5L26 # !W17L29) # !W8L18 & W5L26 & !W17L29);


--W23L28 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~278
--operation mode is arithmetic

W23L28_carry_eqn = W23L31;
W23L28 = W20L12 $ W17L28 $ W23L28_carry_eqn;

--W23L29 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~280
--operation mode is arithmetic

W23L29 = CARRY(W20L12 & !W17L28 & !W23L31 # !W20L12 & (!W23L31 # !W17L28));


--B1_ACCU[16] is FIR_core:inst|ACCU[16]
--operation mode is arithmetic

B1_ACCU[16]_carry_eqn = B1L33;
B1_ACCU[16]_lut_out = B1_ACCU[16] $ W23L30 $ !B1_ACCU[16]_carry_eqn;
B1_ACCU[16] = DFFEAS(B1_ACCU[16]_lut_out, 12_288MHz, VCC, , B1L35, , , B1L111, );

--B1L36 is FIR_core:inst|ACCU[16]~592
--operation mode is arithmetic

B1L36 = CARRY(B1_ACCU[16] & (W23L30 # !B1L33) # !B1_ACCU[16] & W23L30 & !B1L33);


--C1_RIGHT_OUT[15] is PCM3006:inst6|RIGHT_OUT[15]
--operation mode is normal

C1_RIGHT_OUT[15]_lut_out = C1_SHIFTIN[15];
C1_RIGHT_OUT[15] = DFFEAS(C1_RIGHT_OUT[15]_lut_out, 12_288MHz, VCC, , C1L96, , , , );


--C1_L_IN[14] is PCM3006:inst6|L_IN[14]
--operation mode is normal

C1_L_IN[14]_lut_out = C1_RIGHT_OUT[14];
C1_L_IN[14] = DFFEAS(C1_L_IN[14]_lut_out, 12_288MHz, VCC, , B1_READY, , , , );


--C1_SHIFTOUT[13] is PCM3006:inst6|SHIFTOUT[13]
--operation mode is normal

C1_SHIFTOUT[13]_lut_out = A1L20 & (A1L21 & C1_L_IN[13] # !A1L21 & (C1_SHIFTOUT[12])) # !A1L20 & (C1_SHIFTOUT[12]);
C1_SHIFTOUT[13] = DFFEAS(C1_SHIFTOUT[13]_lut_out, 12_288MHz, VCC, , C1_NEGEDGE_BCK, , , , );


--C1_SHIFTIN[3] is PCM3006:inst6|SHIFTIN[3]
--operation mode is normal

C1_SHIFTIN[3]_lut_out = C1_SHIFTIN[2];
C1_SHIFTIN[3] = DFFEAS(C1_SHIFTIN[3]_lut_out, 12_288MHz, VCC, , C1_POSEDGE_BCK, , , , );


--S9L9 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[1]|out_bit[4]~2040
--operation mode is normal

S9L9 = P1_q_a[1] & (P1_q_a[2] # P1_q_a[3] $ !K1_q_a[5]) # !P1_q_a[1] & (P1_q_a[3] $ !K1_q_a[5] # !P1_q_a[2]);


--S9L10 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[1]|out_bit[4]~2041
--operation mode is normal

S9L10 = S9L9 & (K1_q_a[4] & (!S13L1) # !K1_q_a[4] & !S13L2);


--S1L7 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod|out_bit[6]~8
--operation mode is normal

S1L7 = P1_q_a[0] & (P1_q_a[1] $ K1_q_a[7]) # !P1_q_a[0] & !K1_q_a[6] & P1_q_a[1];


--W14L26 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~225
--operation mode is arithmetic

W14L26_carry_eqn = W14L29;
W14L26 = S9L8 $ S1L6 $ W14L26_carry_eqn;

--W14L27 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~227
--operation mode is arithmetic

W14L27 = CARRY(S9L8 & S1L6 & !W14L29 # !S9L8 & (S1L6 # !W14L29));


--S8L12 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[2]|out_bit[6]~1902
--operation mode is normal

S8L12 = P1_q_a[3] & (P1_q_a[4] # P1_q_a[5] $ !K1_q_a[7]) # !P1_q_a[3] & (P1_q_a[5] $ !K1_q_a[7] # !P1_q_a[4]);


--S8L13 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[2]|out_bit[6]~1903
--operation mode is normal

S8L13 = S8L12 & (K1_q_a[6] & (!S15L1) # !K1_q_a[6] & !S15L2);


--S7L9 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[3]|out_bit[4]~2040
--operation mode is normal

S7L9 = P1_q_a[5] & (P1_q_a[6] # P1_q_a[7] $ !K1_q_a[5]) # !P1_q_a[5] & (P1_q_a[7] $ !K1_q_a[5] # !P1_q_a[6]);


--S7L10 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[3]|out_bit[4]~2041
--operation mode is normal

S7L10 = S7L9 & (K1_q_a[4] & (!S17L1) # !K1_q_a[4] & !S17L2);


--W11L26 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~225
--operation mode is arithmetic

W11L26_carry_eqn = W11L29;
W11L26 = S8L11 $ S7L8 $ !W11L26_carry_eqn;

--W11L27 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~227
--operation mode is arithmetic

W11L27 = CARRY(S8L11 & !S7L8 & !W11L29 # !S8L11 & (!W11L29 # !S7L8));


--W20L28 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~246
--operation mode is arithmetic

W20L28_carry_eqn = W20L31;
W20L28 = W14L20 $ W11L28 $ W20L28_carry_eqn;

--W20L29 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~248
--operation mode is arithmetic

W20L29 = CARRY(W14L20 & !W11L28 & !W20L31 # !W14L20 & (!W20L31 # !W11L28));


--S6L12 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[4]|out_bit[6]~1902
--operation mode is normal

S6L12 = P1_q_a[7] & (P1_q_a[8] # P1_q_a[9] $ !K1_q_a[7]) # !P1_q_a[7] & (P1_q_a[9] $ !K1_q_a[7] # !P1_q_a[8]);


--S6L13 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[4]|out_bit[6]~1903
--operation mode is normal

S6L13 = S6L12 & (K1_q_a[6] & (!S19L1) # !K1_q_a[6] & !S19L2);


--S5L9 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[5]|out_bit[4]~2040
--operation mode is normal

S5L9 = P1_q_a[9] & (P1_q_a[10] # P1_q_a[11] $ !K1_q_a[5]) # !P1_q_a[9] & (P1_q_a[11] $ !K1_q_a[5] # !P1_q_a[10]);


--S5L10 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[5]|out_bit[4]~2041
--operation mode is normal

S5L10 = S5L9 & (K1_q_a[4] & (!S21L1) # !K1_q_a[4] & !S21L2);


--W8L26 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~225
--operation mode is arithmetic

W8L26_carry_eqn = W8L29;
W8L26 = S6L11 $ S5L8 $ !W8L26_carry_eqn;

--W8L27 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~227
--operation mode is arithmetic

W8L27 = CARRY(S6L11 & !S5L8 & !W8L29 # !S6L11 & (!W8L29 # !S5L8));


--S4L12 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[6]|out_bit[6]~1879
--operation mode is normal

S4L12 = P1_q_a[13] & (K1_q_a[7] # P1_q_a[11] $ !P1_q_a[12]) # !P1_q_a[13] & (P1_q_a[11] $ !P1_q_a[12] # !K1_q_a[7]);


--S4L13 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[6]|out_bit[6]~1880
--operation mode is normal

S4L13 = S4L12 & (K1_q_a[6] & (!S23L1) # !K1_q_a[6] & !S23L2);


--S3L9 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[7]|out_bit[4]~2017
--operation mode is normal

S3L9 = P1_q_a[15] & (K1_q_a[5] # P1_q_a[13] $ !P1_q_a[14]) # !P1_q_a[15] & (P1_q_a[13] $ !P1_q_a[14] # !K1_q_a[5]);


--S3L10 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[7]|out_bit[4]~2018
--operation mode is normal

S3L10 = S3L9 & (K1_q_a[4] & (!S25L1) # !K1_q_a[4] & !S25L3);


--W5L26 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~225
--operation mode is arithmetic

W5L26_carry_eqn = W5L29;
W5L26 = S4L11 $ S3L8 $ !W5L26_carry_eqn;

--W5L27 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~227
--operation mode is arithmetic

W5L27 = CARRY(S4L11 & !S3L8 & !W5L29 # !S4L11 & (!W5L29 # !S3L8));


--W17L28 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~246
--operation mode is arithmetic

W17L28_carry_eqn = W17L31;
W17L28 = W8L20 $ W5L28 $ W17L28_carry_eqn;

--W17L29 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~248
--operation mode is arithmetic

W17L29 = CARRY(W8L20 & !W5L28 & !W17L31 # !W8L20 & (!W17L31 # !W5L28));


--W23L30 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~283
--operation mode is arithmetic

W23L30_carry_eqn = W23L33;
W23L30 = W20L14 $ W17L30 $ !W23L30_carry_eqn;

--W23L31 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~285
--operation mode is arithmetic

W23L31 = CARRY(W20L14 & (W17L30 # !W23L33) # !W20L14 & W17L30 & !W23L33);


--B1_ACCU[15] is FIR_core:inst|ACCU[15]
--operation mode is arithmetic

B1_ACCU[15]_carry_eqn = B1L31;
B1_ACCU[15]_lut_out = B1_ACCU[15] $ W23L32 $ B1_ACCU[15]_carry_eqn;
B1_ACCU[15] = DFFEAS(B1_ACCU[15]_lut_out, 12_288MHz, VCC, , B1L35, , , B1L111, );

--B1L33 is FIR_core:inst|ACCU[15]~596
--operation mode is arithmetic

B1L33 = CARRY(B1_ACCU[15] & !W23L32 & !B1L31 # !B1_ACCU[15] & (!B1L31 # !W23L32));


--C1_RIGHT_OUT[14] is PCM3006:inst6|RIGHT_OUT[14]
--operation mode is normal

C1_RIGHT_OUT[14]_lut_out = C1_SHIFTIN[14];
C1_RIGHT_OUT[14] = DFFEAS(C1_RIGHT_OUT[14]_lut_out, 12_288MHz, VCC, , C1L96, , , , );


--C1_L_IN[13] is PCM3006:inst6|L_IN[13]
--operation mode is normal

C1_L_IN[13]_lut_out = C1_RIGHT_OUT[13];
C1_L_IN[13] = DFFEAS(C1_L_IN[13]_lut_out, 12_288MHz, VCC, , B1_READY, , , , );


--C1_SHIFTOUT[12] is PCM3006:inst6|SHIFTOUT[12]
--operation mode is normal

C1_SHIFTOUT[12]_lut_out = A1L20 & (A1L21 & C1_L_IN[12] # !A1L21 & (C1_SHIFTOUT[11])) # !A1L20 & (C1_SHIFTOUT[11]);
C1_SHIFTOUT[12] = DFFEAS(C1_SHIFTOUT[12]_lut_out, 12_288MHz, VCC, , C1_NEGEDGE_BCK, , , , );


--C1_SHIFTIN[2] is PCM3006:inst6|SHIFTIN[2]
--operation mode is normal

C1_SHIFTIN[2]_lut_out = C1_SHIFTIN[1];
C1_SHIFTIN[2] = DFFEAS(C1_SHIFTIN[2]_lut_out, 12_288MHz, VCC, , C1_POSEDGE_BCK, , , , );


--S9L7 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[1]|out_bit[3]~2042
--operation mode is normal

S9L7 = P1_q_a[1] & (P1_q_a[2] # P1_q_a[3] $ !K1_q_a[4]) # !P1_q_a[1] & (P1_q_a[3] $ !K1_q_a[4] # !P1_q_a[2]);


--S9L8 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[1]|out_bit[3]~2043
--operation mode is normal

S9L8 = S9L7 & (K1_q_a[3] & (!S13L1) # !K1_q_a[3] & !S13L2);


--S1L6 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod|out_bit[5]~9
--operation mode is normal

S1L6 = P1_q_a[0] & (P1_q_a[1] $ K1_q_a[6]) # !P1_q_a[0] & !K1_q_a[5] & P1_q_a[1];


--W14L28 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~230
--operation mode is arithmetic

W14L28_carry_eqn = W14L31;
W14L28 = S9L6 $ S1L5 $ !W14L28_carry_eqn;

--W14L29 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~232
--operation mode is arithmetic

W14L29 = CARRY(S9L6 & (!W14L31 # !S1L5) # !S9L6 & !S1L5 & !W14L31);


--S8L10 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[2]|out_bit[5]~1904
--operation mode is normal

S8L10 = P1_q_a[3] & (P1_q_a[4] # P1_q_a[5] $ !K1_q_a[6]) # !P1_q_a[3] & (P1_q_a[5] $ !K1_q_a[6] # !P1_q_a[4]);


--S8L11 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[2]|out_bit[5]~1905
--operation mode is normal

S8L11 = S8L10 & (K1_q_a[5] & (!S15L1) # !K1_q_a[5] & !S15L2);


--S7L7 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[3]|out_bit[3]~2042
--operation mode is normal

S7L7 = P1_q_a[5] & (P1_q_a[6] # P1_q_a[7] $ !K1_q_a[4]) # !P1_q_a[5] & (P1_q_a[7] $ !K1_q_a[4] # !P1_q_a[6]);


--S7L8 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[3]|out_bit[3]~2043
--operation mode is normal

S7L8 = S7L7 & (K1_q_a[3] & (!S17L1) # !K1_q_a[3] & !S17L2);


--W11L28 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~230
--operation mode is arithmetic

W11L28_carry_eqn = W11L31;
W11L28 = S8L9 $ S7L6 $ W11L28_carry_eqn;

--W11L29 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~232
--operation mode is arithmetic

W11L29 = CARRY(S8L9 & (S7L6 # !W11L31) # !S8L9 & S7L6 & !W11L31);


--W20L30 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~251
--operation mode is arithmetic

W20L30_carry_eqn = W20L33;
W20L30 = W14L22 $ W11L30 $ !W20L30_carry_eqn;

--W20L31 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~253
--operation mode is arithmetic

W20L31 = CARRY(W14L22 & (W11L30 # !W20L33) # !W14L22 & W11L30 & !W20L33);


--S6L10 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[4]|out_bit[5]~1904
--operation mode is normal

S6L10 = P1_q_a[7] & (P1_q_a[8] # P1_q_a[9] $ !K1_q_a[6]) # !P1_q_a[7] & (P1_q_a[9] $ !K1_q_a[6] # !P1_q_a[8]);


--S6L11 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[4]|out_bit[5]~1905
--operation mode is normal

S6L11 = S6L10 & (K1_q_a[5] & (!S19L1) # !K1_q_a[5] & !S19L2);


--S5L7 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[5]|out_bit[3]~2042
--operation mode is normal

S5L7 = P1_q_a[9] & (P1_q_a[10] # P1_q_a[11] $ !K1_q_a[4]) # !P1_q_a[9] & (P1_q_a[11] $ !K1_q_a[4] # !P1_q_a[10]);


--S5L8 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[5]|out_bit[3]~2043
--operation mode is normal

S5L8 = S5L7 & (K1_q_a[3] & (!S21L1) # !K1_q_a[3] & !S21L2);


--W8L28 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~230
--operation mode is arithmetic

W8L28_carry_eqn = W8L31;
W8L28 = S6L9 $ S5L6 $ W8L28_carry_eqn;

--W8L29 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~232
--operation mode is arithmetic

W8L29 = CARRY(S6L9 & (S5L6 # !W8L31) # !S6L9 & S5L6 & !W8L31);


--S4L10 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[6]|out_bit[5]~1881
--operation mode is normal

S4L10 = P1_q_a[13] & (K1_q_a[6] # P1_q_a[11] $ !P1_q_a[12]) # !P1_q_a[13] & (P1_q_a[11] $ !P1_q_a[12] # !K1_q_a[6]);


--S4L11 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[6]|out_bit[5]~1882
--operation mode is normal

S4L11 = S4L10 & (K1_q_a[5] & (!S23L1) # !K1_q_a[5] & !S23L2);


--S3L7 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[7]|out_bit[3]~2019
--operation mode is normal

S3L7 = P1_q_a[15] & (K1_q_a[4] # P1_q_a[13] $ !P1_q_a[14]) # !P1_q_a[15] & (P1_q_a[13] $ !P1_q_a[14] # !K1_q_a[4]);


--S3L8 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[7]|out_bit[3]~2020
--operation mode is normal

S3L8 = S3L7 & (K1_q_a[3] & (!S25L1) # !K1_q_a[3] & !S25L3);


--W5L28 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~230
--operation mode is arithmetic

W5L28_carry_eqn = W5L31;
W5L28 = S4L9 $ S3L6 $ W5L28_carry_eqn;

--W5L29 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~232
--operation mode is arithmetic

W5L29 = CARRY(S4L9 & (S3L6 # !W5L31) # !S4L9 & S3L6 & !W5L31);


--W17L30 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~251
--operation mode is arithmetic

W17L30_carry_eqn = W17L33;
W17L30 = W8L22 $ W5L30 $ !W17L30_carry_eqn;

--W17L31 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~253
--operation mode is arithmetic

W17L31 = CARRY(W8L22 & (W5L30 # !W17L33) # !W8L22 & W5L30 & !W17L33);


--W23L32 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~288
--operation mode is arithmetic

W23L32_carry_eqn = W23L35;
W23L32 = W20L16 $ W17L32 $ W23L32_carry_eqn;

--W23L33 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~290
--operation mode is arithmetic

W23L33 = CARRY(W20L16 & !W17L32 & !W23L35 # !W20L16 & (!W23L35 # !W17L32));


--B1_ACCU[14] is FIR_core:inst|ACCU[14]
--operation mode is arithmetic

B1_ACCU[14]_carry_eqn = B1L29;
B1_ACCU[14]_lut_out = B1_ACCU[14] $ W23L34 $ !B1_ACCU[14]_carry_eqn;
B1_ACCU[14] = DFFEAS(B1_ACCU[14]_lut_out, 12_288MHz, VCC, , B1L35, , , B1L111, );

--B1L31 is FIR_core:inst|ACCU[14]~600
--operation mode is arithmetic

B1L31 = CARRY(B1_ACCU[14] & (W23L34 # !B1L29) # !B1_ACCU[14] & W23L34 & !B1L29);


--C1_RIGHT_OUT[13] is PCM3006:inst6|RIGHT_OUT[13]
--operation mode is normal

C1_RIGHT_OUT[13]_lut_out = C1_SHIFTIN[13];
C1_RIGHT_OUT[13] = DFFEAS(C1_RIGHT_OUT[13]_lut_out, 12_288MHz, VCC, , C1L96, , , , );


--C1_L_IN[12] is PCM3006:inst6|L_IN[12]
--operation mode is normal

C1_L_IN[12]_lut_out = C1_RIGHT_OUT[12];
C1_L_IN[12] = DFFEAS(C1_L_IN[12]_lut_out, 12_288MHz, VCC, , B1_READY, , , , );


--C1_SHIFTOUT[11] is PCM3006:inst6|SHIFTOUT[11]
--operation mode is normal

C1_SHIFTOUT[11]_lut_out = A1L20 & (A1L21 & C1_L_IN[11] # !A1L21 & (C1_SHIFTOUT[10])) # !A1L20 & (C1_SHIFTOUT[10]);
C1_SHIFTOUT[11] = DFFEAS(C1_SHIFTOUT[11]_lut_out, 12_288MHz, VCC, , C1_NEGEDGE_BCK, , , , );


--C1_SHIFTIN[1] is PCM3006:inst6|SHIFTIN[1]
--operation mode is normal

C1_SHIFTIN[1]_lut_out = C1_SHIFTIN[0];
C1_SHIFTIN[1] = DFFEAS(C1_SHIFTIN[1]_lut_out, 12_288MHz, VCC, , C1_POSEDGE_BCK, , , , );


--S9L5 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[1]|out_bit[2]~2044
--operation mode is normal

S9L5 = P1_q_a[1] & (P1_q_a[2] # K1_q_a[3] $ !P1_q_a[3]) # !P1_q_a[1] & (K1_q_a[3] $ !P1_q_a[3] # !P1_q_a[2]);


--S9L6 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[1]|out_bit[2]~2045
--operation mode is normal

S9L6 = S9L5 & (K1_q_a[2] & (!S13L1) # !K1_q_a[2] & !S13L2);


--S1L5 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod|out_bit[4]~10
--operation mode is normal

S1L5 = P1_q_a[0] & (P1_q_a[1] $ K1_q_a[5]) # !P1_q_a[0] & !K1_q_a[4] & P1_q_a[1];


--W14L30 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~235
--operation mode is arithmetic

W14L30_carry_eqn = W14L33;
W14L30 = S9L4 $ S1L4 $ W14L30_carry_eqn;

--W14L31 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~237
--operation mode is arithmetic

W14L31 = CARRY(S9L4 & S1L4 & !W14L33 # !S9L4 & (S1L4 # !W14L33));


--S8L8 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[2]|out_bit[4]~1906
--operation mode is normal

S8L8 = P1_q_a[3] & (P1_q_a[4] # P1_q_a[5] $ !K1_q_a[5]) # !P1_q_a[3] & (P1_q_a[5] $ !K1_q_a[5] # !P1_q_a[4]);


--S8L9 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[2]|out_bit[4]~1907
--operation mode is normal

S8L9 = S8L8 & (K1_q_a[4] & (!S15L1) # !K1_q_a[4] & !S15L2);


--S7L5 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[3]|out_bit[2]~2044
--operation mode is normal

S7L5 = K1_q_a[3] & (P1_q_a[7] # P1_q_a[5] $ !P1_q_a[6]) # !K1_q_a[3] & (P1_q_a[5] $ !P1_q_a[6] # !P1_q_a[7]);


--S7L6 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[3]|out_bit[2]~2045
--operation mode is normal

S7L6 = S7L5 & (K1_q_a[2] & (!S17L1) # !K1_q_a[2] & !S17L2);


--W11L30 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~235
--operation mode is arithmetic

W11L30_carry_eqn = W11L33;
W11L30 = S8L7 $ S7L4 $ !W11L30_carry_eqn;

--W11L31 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~237
--operation mode is arithmetic

W11L31 = CARRY(S8L7 & !S7L4 & !W11L33 # !S8L7 & (!W11L33 # !S7L4));


--W20L32 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~256
--operation mode is arithmetic

W20L32_carry_eqn = W20L35;
W20L32 = W14L24 $ W11L32 $ W20L32_carry_eqn;

--W20L33 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~258
--operation mode is arithmetic

W20L33 = CARRY(W14L24 & !W11L32 & !W20L35 # !W14L24 & (!W20L35 # !W11L32));


--S6L8 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[4]|out_bit[4]~1906
--operation mode is normal

S6L8 = P1_q_a[7] & (P1_q_a[8] # P1_q_a[9] $ !K1_q_a[5]) # !P1_q_a[7] & (P1_q_a[9] $ !K1_q_a[5] # !P1_q_a[8]);


--S6L9 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[4]|out_bit[4]~1907
--operation mode is normal

S6L9 = S6L8 & (K1_q_a[4] & (!S19L1) # !K1_q_a[4] & !S19L2);


--S5L5 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[5]|out_bit[2]~2044
--operation mode is normal

S5L5 = K1_q_a[3] & (P1_q_a[11] # P1_q_a[9] $ !P1_q_a[10]) # !K1_q_a[3] & (P1_q_a[9] $ !P1_q_a[10] # !P1_q_a[11]);


--S5L6 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[5]|out_bit[2]~2045
--operation mode is normal

S5L6 = S5L5 & (K1_q_a[2] & (!S21L1) # !K1_q_a[2] & !S21L2);


--W8L30 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~235
--operation mode is arithmetic

W8L30_carry_eqn = W8L33;
W8L30 = S6L7 $ S5L4 $ !W8L30_carry_eqn;

--W8L31 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~237
--operation mode is arithmetic

W8L31 = CARRY(S6L7 & !S5L4 & !W8L33 # !S6L7 & (!W8L33 # !S5L4));


--S4L8 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[6]|out_bit[4]~1883
--operation mode is normal

S4L8 = P1_q_a[13] & (K1_q_a[5] # P1_q_a[11] $ !P1_q_a[12]) # !P1_q_a[13] & (P1_q_a[11] $ !P1_q_a[12] # !K1_q_a[5]);


--S4L9 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[6]|out_bit[4]~1884
--operation mode is normal

S4L9 = S4L8 & (K1_q_a[4] & (!S23L1) # !K1_q_a[4] & !S23L2);


--S3L5 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[7]|out_bit[2]~2021
--operation mode is normal

S3L5 = K1_q_a[3] & (P1_q_a[15] # P1_q_a[13] $ !P1_q_a[14]) # !K1_q_a[3] & (P1_q_a[13] $ !P1_q_a[14] # !P1_q_a[15]);


--S3L6 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[7]|out_bit[2]~2022
--operation mode is normal

S3L6 = S3L5 & (K1_q_a[2] & (!S25L1) # !K1_q_a[2] & !S25L3);


--W5L30 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~235
--operation mode is arithmetic

W5L30_carry_eqn = W5L33;
W5L30 = S4L7 $ S3L4 $ !W5L30_carry_eqn;

--W5L31 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~237
--operation mode is arithmetic

W5L31 = CARRY(S4L7 & !S3L4 & !W5L33 # !S4L7 & (!W5L33 # !S3L4));


--W17L32 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~256
--operation mode is arithmetic

W17L32_carry_eqn = W17L35;
W17L32 = W8L24 $ W5L32 $ W17L32_carry_eqn;

--W17L33 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~258
--operation mode is arithmetic

W17L33 = CARRY(W8L24 & !W5L32 & !W17L35 # !W8L24 & (!W17L35 # !W5L32));


--W23L34 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~293
--operation mode is arithmetic

W23L34_carry_eqn = W23L37;
W23L34 = W20L18 $ W17L34 $ !W23L34_carry_eqn;

--W23L35 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~295
--operation mode is arithmetic

W23L35 = CARRY(W20L18 & (W17L34 # !W23L37) # !W20L18 & W17L34 & !W23L37);


--B1_ACCU[13] is FIR_core:inst|ACCU[13]
--operation mode is arithmetic

B1_ACCU[13]_carry_eqn = B1L27;
B1_ACCU[13]_lut_out = B1_ACCU[13] $ W23L36 $ B1_ACCU[13]_carry_eqn;
B1_ACCU[13] = DFFEAS(B1_ACCU[13]_lut_out, 12_288MHz, VCC, , B1L35, , , B1L111, );

--B1L29 is FIR_core:inst|ACCU[13]~604
--operation mode is arithmetic

B1L29 = CARRY(B1_ACCU[13] & !W23L36 & !B1L27 # !B1_ACCU[13] & (!B1L27 # !W23L36));


--C1_RIGHT_OUT[12] is PCM3006:inst6|RIGHT_OUT[12]
--operation mode is normal

C1_RIGHT_OUT[12]_lut_out = C1_SHIFTIN[12];
C1_RIGHT_OUT[12] = DFFEAS(C1_RIGHT_OUT[12]_lut_out, 12_288MHz, VCC, , C1L96, , , , );


--C1_L_IN[11] is PCM3006:inst6|L_IN[11]
--operation mode is normal

C1_L_IN[11]_lut_out = C1_RIGHT_OUT[11];
C1_L_IN[11] = DFFEAS(C1_L_IN[11]_lut_out, 12_288MHz, VCC, , B1_READY, , , , );


--C1_SHIFTOUT[10] is PCM3006:inst6|SHIFTOUT[10]
--operation mode is normal

C1_SHIFTOUT[10]_lut_out = A1L20 & (A1L21 & C1_L_IN[10] # !A1L21 & (C1_SHIFTOUT[9])) # !A1L20 & (C1_SHIFTOUT[9]);
C1_SHIFTOUT[10] = DFFEAS(C1_SHIFTOUT[10]_lut_out, 12_288MHz, VCC, , C1_NEGEDGE_BCK, , , , );


--C1_SHIFTIN[0] is PCM3006:inst6|SHIFTIN[0]
--operation mode is normal

C1_SHIFTIN[0]_lut_out = DOUT;
C1_SHIFTIN[0] = DFFEAS(C1_SHIFTIN[0]_lut_out, 12_288MHz, VCC, , C1_POSEDGE_BCK, , , , );


--S9L3 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[1]|out_bit[1]~2046
--operation mode is normal

S9L3 = P1_q_a[1] & (P1_q_a[2] # K1_q_a[2] $ !P1_q_a[3]) # !P1_q_a[1] & (K1_q_a[2] $ !P1_q_a[3] # !P1_q_a[2]);


--S9L4 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[1]|out_bit[1]~2047
--operation mode is normal

S9L4 = S9L3 & (K1_q_a[1] & (!S13L1) # !K1_q_a[1] & !S13L2);


--S1L4 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod|out_bit[3]~11
--operation mode is normal

S1L4 = P1_q_a[0] & (P1_q_a[1] $ K1_q_a[4]) # !P1_q_a[0] & !K1_q_a[3] & P1_q_a[1];


--W14L32 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~240
--operation mode is arithmetic

W14L32_carry_eqn = W14L35;
W14L32 = S9L2 $ S1L3 $ !W14L32_carry_eqn;

--W14L33 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~242
--operation mode is arithmetic

W14L33 = CARRY(S9L2 & (!W14L35 # !S1L3) # !S9L2 & !S1L3 & !W14L35);


--S8L6 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[2]|out_bit[3]~1908
--operation mode is normal

S8L6 = P1_q_a[3] & (P1_q_a[4] # P1_q_a[5] $ !K1_q_a[4]) # !P1_q_a[3] & (P1_q_a[5] $ !K1_q_a[4] # !P1_q_a[4]);


--S8L7 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[2]|out_bit[3]~1909
--operation mode is normal

S8L7 = S8L6 & (K1_q_a[3] & (!S15L1) # !K1_q_a[3] & !S15L2);


--S7L3 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[3]|out_bit[1]~2046
--operation mode is normal

S7L3 = K1_q_a[2] & (P1_q_a[7] # P1_q_a[5] $ !P1_q_a[6]) # !K1_q_a[2] & (P1_q_a[5] $ !P1_q_a[6] # !P1_q_a[7]);


--S7L4 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[3]|out_bit[1]~2047
--operation mode is normal

S7L4 = S7L3 & (K1_q_a[1] & (!S17L1) # !K1_q_a[1] & !S17L2);


--W11L32 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~240
--operation mode is arithmetic

W11L32_carry_eqn = W11L35;
W11L32 = S8L5 $ S7L2 $ W11L32_carry_eqn;

--W11L33 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~242
--operation mode is arithmetic

W11L33 = CARRY(S8L5 & (S7L2 # !W11L35) # !S8L5 & S7L2 & !W11L35);


--W20L34 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~261
--operation mode is arithmetic

W20L34_carry_eqn = W20L37;
W20L34 = W14L26 $ W11L34 $ !W20L34_carry_eqn;

--W20L35 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~263
--operation mode is arithmetic

W20L35 = CARRY(W14L26 & (W11L34 # !W20L37) # !W14L26 & W11L34 & !W20L37);


--S6L6 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[4]|out_bit[3]~1908
--operation mode is normal

S6L6 = P1_q_a[7] & (P1_q_a[8] # P1_q_a[9] $ !K1_q_a[4]) # !P1_q_a[7] & (P1_q_a[9] $ !K1_q_a[4] # !P1_q_a[8]);


--S6L7 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[4]|out_bit[3]~1909
--operation mode is normal

S6L7 = S6L6 & (K1_q_a[3] & (!S19L1) # !K1_q_a[3] & !S19L2);


--S5L3 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[5]|out_bit[1]~2046
--operation mode is normal

S5L3 = K1_q_a[2] & (P1_q_a[11] # P1_q_a[9] $ !P1_q_a[10]) # !K1_q_a[2] & (P1_q_a[9] $ !P1_q_a[10] # !P1_q_a[11]);


--S5L4 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[5]|out_bit[1]~2047
--operation mode is normal

S5L4 = S5L3 & (K1_q_a[1] & (!S21L1) # !K1_q_a[1] & !S21L2);


--W8L32 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~240
--operation mode is arithmetic

W8L32_carry_eqn = W8L35;
W8L32 = S6L5 $ S5L2 $ W8L32_carry_eqn;

--W8L33 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~242
--operation mode is arithmetic

W8L33 = CARRY(S6L5 & (S5L2 # !W8L35) # !S6L5 & S5L2 & !W8L35);


--S4L6 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[6]|out_bit[3]~1885
--operation mode is normal

S4L6 = P1_q_a[13] & (K1_q_a[4] # P1_q_a[11] $ !P1_q_a[12]) # !P1_q_a[13] & (P1_q_a[11] $ !P1_q_a[12] # !K1_q_a[4]);


--S4L7 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[6]|out_bit[3]~1886
--operation mode is normal

S4L7 = S4L6 & (K1_q_a[3] & (!S23L1) # !K1_q_a[3] & !S23L2);


--S3L3 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[7]|out_bit[1]~2023
--operation mode is normal

S3L3 = K1_q_a[2] & (P1_q_a[15] # P1_q_a[13] $ !P1_q_a[14]) # !K1_q_a[2] & (P1_q_a[13] $ !P1_q_a[14] # !P1_q_a[15]);


--S3L4 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[7]|out_bit[1]~2024
--operation mode is normal

S3L4 = S3L3 & (K1_q_a[1] & (!S25L1) # !K1_q_a[1] & !S25L3);


--W5L32 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~240
--operation mode is arithmetic

W5L32_carry_eqn = W5L35;
W5L32 = S4L5 $ S3L2 $ W5L32_carry_eqn;

--W5L33 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~242
--operation mode is arithmetic

W5L33 = CARRY(S4L5 & (S3L2 # !W5L35) # !S4L5 & S3L2 & !W5L35);


--W17L34 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~261
--operation mode is arithmetic

W17L34_carry_eqn = W17L37;
W17L34 = W8L26 $ W5L34 $ !W17L34_carry_eqn;

--W17L35 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~263
--operation mode is arithmetic

W17L35 = CARRY(W8L26 & (W5L34 # !W17L37) # !W8L26 & W5L34 & !W17L37);


--W23L36 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~298
--operation mode is arithmetic

W23L36_carry_eqn = W23L39;
W23L36 = W20L20 $ W17L36 $ W23L36_carry_eqn;

--W23L37 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~300
--operation mode is arithmetic

W23L37 = CARRY(W20L20 & !W17L36 & !W23L39 # !W20L20 & (!W23L39 # !W17L36));


--B1_ACCU[12] is FIR_core:inst|ACCU[12]
--operation mode is arithmetic

B1_ACCU[12]_carry_eqn = B1L25;
B1_ACCU[12]_lut_out = B1_ACCU[12] $ W23L38 $ !B1_ACCU[12]_carry_eqn;
B1_ACCU[12] = DFFEAS(B1_ACCU[12]_lut_out, 12_288MHz, VCC, , B1L35, , , B1L111, );

--B1L27 is FIR_core:inst|ACCU[12]~608
--operation mode is arithmetic

B1L27 = CARRY(B1_ACCU[12] & (W23L38 # !B1L25) # !B1_ACCU[12] & W23L38 & !B1L25);


--C1_RIGHT_OUT[11] is PCM3006:inst6|RIGHT_OUT[11]
--operation mode is normal

C1_RIGHT_OUT[11]_lut_out = C1_SHIFTIN[11];
C1_RIGHT_OUT[11] = DFFEAS(C1_RIGHT_OUT[11]_lut_out, 12_288MHz, VCC, , C1L96, , , , );


--C1_L_IN[10] is PCM3006:inst6|L_IN[10]
--operation mode is normal

C1_L_IN[10]_lut_out = C1_RIGHT_OUT[10];
C1_L_IN[10] = DFFEAS(C1_L_IN[10]_lut_out, 12_288MHz, VCC, , B1_READY, , , , );


--C1_SHIFTOUT[9] is PCM3006:inst6|SHIFTOUT[9]
--operation mode is normal

C1_SHIFTOUT[9]_lut_out = A1L20 & (A1L21 & C1_L_IN[9] # !A1L21 & (C1_SHIFTOUT[8])) # !A1L20 & (C1_SHIFTOUT[8]);
C1_SHIFTOUT[9] = DFFEAS(C1_SHIFTOUT[9]_lut_out, 12_288MHz, VCC, , C1_NEGEDGE_BCK, , , , );


--S9L1 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[1]|out_bit[0]~2048
--operation mode is normal

S9L1 = K1_q_a[1] & (P1_q_a[3] # P1_q_a[1] $ !P1_q_a[2]) # !K1_q_a[1] & (P1_q_a[1] $ !P1_q_a[2] # !P1_q_a[3]);


--S9L2 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[1]|out_bit[0]~2049
--operation mode is normal

S9L2 = S9L1 & (K1_q_a[0] & (!S13L1) # !K1_q_a[0] & !S13L2);


--S1L3 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod|out_bit[2]~12
--operation mode is normal

S1L3 = P1_q_a[0] & (P1_q_a[1] $ K1_q_a[3]) # !P1_q_a[0] & !K1_q_a[2] & P1_q_a[1];


--W14L34 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~245
--operation mode is arithmetic

W14L34_carry_eqn = W14L37;
W14L34 = S12L1 $ S1L2 $ !W14L34_carry_eqn;

--W14L35 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~247
--operation mode is arithmetic

W14L35 = CARRY(S12L1 & (S1L2 # !W14L37) # !S12L1 & S1L2 & !W14L37);


--S8L4 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[2]|out_bit[2]~1910
--operation mode is normal

S8L4 = K1_q_a[3] & (P1_q_a[5] # P1_q_a[3] $ !P1_q_a[4]) # !K1_q_a[3] & (P1_q_a[3] $ !P1_q_a[4] # !P1_q_a[5]);


--S8L5 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[2]|out_bit[2]~1911
--operation mode is normal

S8L5 = S8L4 & (K1_q_a[2] & (!S15L1) # !K1_q_a[2] & !S15L2);


--S7L1 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[3]|out_bit[0]~2048
--operation mode is normal

S7L1 = K1_q_a[1] & (P1_q_a[7] # P1_q_a[5] $ !P1_q_a[6]) # !K1_q_a[1] & (P1_q_a[5] $ !P1_q_a[6] # !P1_q_a[7]);


--S7L2 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[3]|out_bit[0]~2049
--operation mode is normal

S7L2 = S7L1 & (K1_q_a[0] & (!S17L1) # !K1_q_a[0] & !S17L2);


--W11L34 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~245
--operation mode is arithmetic

W11L34_carry_eqn = W11L37;
W11L34 = S16L1 $ S8L3 $ W11L34_carry_eqn;

--W11L35 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~247
--operation mode is arithmetic

W11L35 = CARRY(S16L1 & (!W11L37 # !S8L3) # !S16L1 & !S8L3 & !W11L37);


--W20L36 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~266
--operation mode is arithmetic

W20L36_carry_eqn = W20L39;
W20L36 = W14L28 $ W11L36 $ W20L36_carry_eqn;

--W20L37 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~268
--operation mode is arithmetic

W20L37 = CARRY(W14L28 & !W11L36 & !W20L39 # !W14L28 & (!W20L39 # !W11L36));


--S6L4 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[4]|out_bit[2]~1910
--operation mode is normal

S6L4 = K1_q_a[3] & (P1_q_a[9] # P1_q_a[7] $ !P1_q_a[8]) # !K1_q_a[3] & (P1_q_a[7] $ !P1_q_a[8] # !P1_q_a[9]);


--S6L5 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[4]|out_bit[2]~1911
--operation mode is normal

S6L5 = S6L4 & (K1_q_a[2] & (!S19L1) # !K1_q_a[2] & !S19L2);


--S5L1 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[5]|out_bit[0]~2048
--operation mode is normal

S5L1 = K1_q_a[1] & (P1_q_a[11] # P1_q_a[9] $ !P1_q_a[10]) # !K1_q_a[1] & (P1_q_a[9] $ !P1_q_a[10] # !P1_q_a[11]);


--S5L2 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[5]|out_bit[0]~2049
--operation mode is normal

S5L2 = S5L1 & (K1_q_a[0] & (!S21L1) # !K1_q_a[0] & !S21L2);


--W8L34 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~245
--operation mode is arithmetic

W8L34_carry_eqn = W8L37;
W8L34 = S20L1 $ S6L3 $ W8L34_carry_eqn;

--W8L35 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~247
--operation mode is arithmetic

W8L35 = CARRY(S20L1 & (!W8L37 # !S6L3) # !S20L1 & !S6L3 & !W8L37);


--S4L4 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[6]|out_bit[2]~1887
--operation mode is normal

S4L4 = K1_q_a[3] & (P1_q_a[13] # P1_q_a[11] $ !P1_q_a[12]) # !K1_q_a[3] & (P1_q_a[11] $ !P1_q_a[12] # !P1_q_a[13]);


--S4L5 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[6]|out_bit[2]~1888
--operation mode is normal

S4L5 = S4L4 & (K1_q_a[2] & (!S23L1) # !K1_q_a[2] & !S23L2);


--S3L1 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[7]|out_bit[0]~2025
--operation mode is normal

S3L1 = K1_q_a[1] & (P1_q_a[15] # P1_q_a[13] $ !P1_q_a[14]) # !K1_q_a[1] & (P1_q_a[13] $ !P1_q_a[14] # !P1_q_a[15]);


--S3L2 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[7]|out_bit[0]~2026
--operation mode is normal

S3L2 = S3L1 & (K1_q_a[0] & (!S25L1) # !K1_q_a[0] & !S25L3);


--W5L34 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~245
--operation mode is arithmetic

W5L34_carry_eqn = W5L37;
W5L34 = S24L1 $ S4L3 $ W5L34_carry_eqn;

--W5L35 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~247
--operation mode is arithmetic

W5L35 = CARRY(S24L1 & (!W5L37 # !S4L3) # !S24L1 & !S4L3 & !W5L37);


--W17L36 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~266
--operation mode is arithmetic

W17L36_carry_eqn = W17L39;
W17L36 = W8L28 $ W5L36 $ W17L36_carry_eqn;

--W17L37 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~268
--operation mode is arithmetic

W17L37 = CARRY(W8L28 & !W5L36 & !W17L39 # !W8L28 & (!W17L39 # !W5L36));


--W23L38 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~303
--operation mode is arithmetic

W23L38_carry_eqn = W23L41;
W23L38 = W20L22 $ W17L38 $ !W23L38_carry_eqn;

--W23L39 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~305
--operation mode is arithmetic

W23L39 = CARRY(W20L22 & (W17L38 # !W23L41) # !W20L22 & W17L38 & !W23L41);


--B1_ACCU[11] is FIR_core:inst|ACCU[11]
--operation mode is arithmetic

B1_ACCU[11]_carry_eqn = B1L23;
B1_ACCU[11]_lut_out = B1_ACCU[11] $ W23L40 $ B1_ACCU[11]_carry_eqn;
B1_ACCU[11] = DFFEAS(B1_ACCU[11]_lut_out, 12_288MHz, VCC, , B1L35, , , B1L111, );

--B1L25 is FIR_core:inst|ACCU[11]~612
--operation mode is arithmetic

B1L25 = CARRY(B1_ACCU[11] & !W23L40 & !B1L23 # !B1_ACCU[11] & (!B1L23 # !W23L40));


--C1_RIGHT_OUT[10] is PCM3006:inst6|RIGHT_OUT[10]
--operation mode is normal

C1_RIGHT_OUT[10]_lut_out = C1_SHIFTIN[10];
C1_RIGHT_OUT[10] = DFFEAS(C1_RIGHT_OUT[10]_lut_out, 12_288MHz, VCC, , C1L96, , , , );


--C1_L_IN[9] is PCM3006:inst6|L_IN[9]
--operation mode is normal

C1_L_IN[9]_lut_out = C1_RIGHT_OUT[9];
C1_L_IN[9] = DFFEAS(C1_L_IN[9]_lut_out, 12_288MHz, VCC, , B1_READY, , , , );


--C1_SHIFTOUT[8] is PCM3006:inst6|SHIFTOUT[8]
--operation mode is normal

C1_SHIFTOUT[8]_lut_out = A1L20 & (A1L21 & C1_L_IN[8] # !A1L21 & (C1_SHIFTOUT[7])) # !A1L20 & (C1_SHIFTOUT[7]);
C1_SHIFTOUT[8] = DFFEAS(C1_SHIFTOUT[8]_lut_out, 12_288MHz, VCC, , C1_NEGEDGE_BCK, , , , );


--S12L1 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:$00035|out_bit[0]~0
--operation mode is normal

S12L1 = P1_q_a[1] & !P1_q_a[2] & (P1_q_a[3] $ K1_q_a[0]) # !P1_q_a[1] & (P1_q_a[3] $ (K1_q_a[0] & P1_q_a[2]));


--S1L2 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod|out_bit[1]~13
--operation mode is normal

S1L2 = P1_q_a[0] & (P1_q_a[1] $ K1_q_a[2]) # !P1_q_a[0] & !K1_q_a[1] & P1_q_a[1];


--W14L36 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~250
--operation mode is arithmetic

W14L36_carry_eqn = W14L39;
W14L36 = W14L36_carry_eqn $ (S1L1 # S1L16);

--W14L37 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~252
--operation mode is arithmetic

W14L37 = CARRY(!S1L1 & !S1L16 # !W14L39);


--S16L1 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:$00043|out_bit[0]~0
--operation mode is normal

S16L1 = P1_q_a[5] & !P1_q_a[6] & (P1_q_a[7] $ K1_q_a[0]) # !P1_q_a[5] & (P1_q_a[7] $ (K1_q_a[0] & P1_q_a[6]));


--S8L2 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[2]|out_bit[1]~1912
--operation mode is normal

S8L2 = K1_q_a[2] & (P1_q_a[5] # P1_q_a[3] $ !P1_q_a[4]) # !K1_q_a[2] & (P1_q_a[3] $ !P1_q_a[4] # !P1_q_a[5]);


--S8L3 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[2]|out_bit[1]~1913
--operation mode is normal

S8L3 = S8L2 & (K1_q_a[1] & (!S15L1) # !K1_q_a[1] & !S15L2);


--W11L36 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~250
--operation mode is arithmetic

W11L36_carry_eqn = W11L39;
W11L36 = W11L36_carry_eqn $ (S8L29 # S8L1);

--W11L37 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~252
--operation mode is arithmetic

W11L37 = CARRY(!S8L29 & !S8L1 # !W11L39);


--W20L38 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~271
--operation mode is arithmetic

W20L38_carry_eqn = W20L41;
W20L38 = W14L30 $ W11L38 $ !W20L38_carry_eqn;

--W20L39 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~273
--operation mode is arithmetic

W20L39 = CARRY(W14L30 & (W11L38 # !W20L41) # !W14L30 & W11L38 & !W20L41);


--S20L1 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:$00051|out_bit[0]~0
--operation mode is normal

S20L1 = P1_q_a[9] & !P1_q_a[10] & (P1_q_a[11] $ K1_q_a[0]) # !P1_q_a[9] & (P1_q_a[11] $ (K1_q_a[0] & P1_q_a[10]));


--S6L2 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[4]|out_bit[1]~1912
--operation mode is normal

S6L2 = K1_q_a[2] & (P1_q_a[9] # P1_q_a[7] $ !P1_q_a[8]) # !K1_q_a[2] & (P1_q_a[7] $ !P1_q_a[8] # !P1_q_a[9]);


--S6L3 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[4]|out_bit[1]~1913
--operation mode is normal

S6L3 = S6L2 & (K1_q_a[1] & (!S19L1) # !K1_q_a[1] & !S19L2);


--W8L36 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~250
--operation mode is arithmetic

W8L36_carry_eqn = W8L39;
W8L36 = W8L36_carry_eqn $ (S6L29 # S6L1);

--W8L37 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~252
--operation mode is arithmetic

W8L37 = CARRY(!S6L29 & !S6L1 # !W8L39);


--S24L1 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:$00059|out_bit[0]~0
--operation mode is normal

S24L1 = P1_q_a[13] & !P1_q_a[14] & (P1_q_a[15] $ K1_q_a[0]) # !P1_q_a[13] & (P1_q_a[15] $ (K1_q_a[0] & P1_q_a[14]));


--S4L2 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[6]|out_bit[1]~1889
--operation mode is normal

S4L2 = K1_q_a[2] & (P1_q_a[13] # P1_q_a[11] $ !P1_q_a[12]) # !K1_q_a[2] & (P1_q_a[11] $ !P1_q_a[12] # !P1_q_a[13]);


--S4L3 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[6]|out_bit[1]~1890
--operation mode is normal

S4L3 = S4L2 & (K1_q_a[1] & (!S23L1) # !K1_q_a[1] & !S23L2);


--W5L36 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~250
--operation mode is arithmetic

W5L36_carry_eqn = W5L39;
W5L36 = W5L36_carry_eqn $ (S4L29 # S4L1);

--W5L37 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~252
--operation mode is arithmetic

W5L37 = CARRY(!S4L29 & !S4L1 # !W5L39);


--W17L38 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~271
--operation mode is arithmetic

W17L38_carry_eqn = W17L41;
W17L38 = W8L30 $ W5L38 $ !W17L38_carry_eqn;

--W17L39 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~273
--operation mode is arithmetic

W17L39 = CARRY(W8L30 & (W5L38 # !W17L41) # !W8L30 & W5L38 & !W17L41);


--W23L40 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~308
--operation mode is arithmetic

W23L40_carry_eqn = W23L43;
W23L40 = W20L24 $ W17L40 $ W23L40_carry_eqn;

--W23L41 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~310
--operation mode is arithmetic

W23L41 = CARRY(W20L24 & !W17L40 & !W23L43 # !W20L24 & (!W23L43 # !W17L40));


--B1_ACCU[10] is FIR_core:inst|ACCU[10]
--operation mode is arithmetic

B1_ACCU[10]_carry_eqn = B1L21;
B1_ACCU[10]_lut_out = B1_ACCU[10] $ W23L42 $ !B1_ACCU[10]_carry_eqn;
B1_ACCU[10] = DFFEAS(B1_ACCU[10]_lut_out, 12_288MHz, VCC, , B1L35, , , B1L111, );

--B1L23 is FIR_core:inst|ACCU[10]~616
--operation mode is arithmetic

B1L23 = CARRY(B1_ACCU[10] & (W23L42 # !B1L21) # !B1_ACCU[10] & W23L42 & !B1L21);


--C1_RIGHT_OUT[9] is PCM3006:inst6|RIGHT_OUT[9]
--operation mode is normal

C1_RIGHT_OUT[9]_lut_out = C1_SHIFTIN[9];
C1_RIGHT_OUT[9] = DFFEAS(C1_RIGHT_OUT[9]_lut_out, 12_288MHz, VCC, , C1L96, , , , );


--C1_L_IN[8] is PCM3006:inst6|L_IN[8]
--operation mode is normal

C1_L_IN[8]_lut_out = C1_RIGHT_OUT[8];
C1_L_IN[8] = DFFEAS(C1_L_IN[8]_lut_out, 12_288MHz, VCC, , B1_READY, , , , );


--C1_SHIFTOUT[7] is PCM3006:inst6|SHIFTOUT[7]
--operation mode is normal

C1_SHIFTOUT[7]_lut_out = A1L20 & (A1L21 & C1_L_IN[7] # !A1L21 & (C1_SHIFTOUT[6])) # !A1L20 & (C1_SHIFTOUT[6]);
C1_SHIFTOUT[7] = DFFEAS(C1_SHIFTOUT[7]_lut_out, 12_288MHz, VCC, , C1_NEGEDGE_BCK, , , , );


--S1L1 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod|left_bit[0]~79
--operation mode is normal

S1L1 = P1_q_a[0] & (K1_q_a[1] $ P1_q_a[1]);


--S1L16 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod|right_bit[0]~0
--operation mode is normal

S1L16 = P1_q_a[1] & (!K1_q_a[0] & !P1_q_a[0]);


--W14L38 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~255
--operation mode is arithmetic

W14L38 = S10L1 $ P1_q_a[1];

--W14L39 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~257
--operation mode is arithmetic

W14L39 = CARRY(S10L1 & P1_q_a[1]);


--S8L29 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[2]|right_bit[0]~319
--operation mode is normal

S8L29 = K1_q_a[0] & P1_q_a[3] & P1_q_a[4] & !P1_q_a[5] # !K1_q_a[0] & !P1_q_a[3] & !P1_q_a[4] & P1_q_a[5];


--S8L1 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[2]|left_bit[0]~702
--operation mode is normal

S8L1 = K1_q_a[1] & !P1_q_a[5] & (P1_q_a[3] $ P1_q_a[4]) # !K1_q_a[1] & P1_q_a[5] & (P1_q_a[3] $ P1_q_a[4]);


--W11L38 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~255
--operation mode is arithmetic

W11L38 = S14L1 $ R1L2;

--W11L39 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~257
--operation mode is arithmetic

W11L39 = CARRY(S14L1 & R1L2);


--W20L40 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~276
--operation mode is arithmetic

W20L40_carry_eqn = W20L43;
W20L40 = W14L32 $ (W20L40_carry_eqn);

--W20L41 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~278
--operation mode is arithmetic

W20L41 = CARRY(!W20L43 # !W14L32);


--S6L29 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[4]|right_bit[0]~319
--operation mode is normal

S6L29 = K1_q_a[0] & P1_q_a[7] & P1_q_a[8] & !P1_q_a[9] # !K1_q_a[0] & !P1_q_a[7] & !P1_q_a[8] & P1_q_a[9];


--S6L1 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[4]|left_bit[0]~702
--operation mode is normal

S6L1 = K1_q_a[1] & !P1_q_a[9] & (P1_q_a[7] $ P1_q_a[8]) # !K1_q_a[1] & P1_q_a[9] & (P1_q_a[7] $ P1_q_a[8]);


--W8L38 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~255
--operation mode is arithmetic

W8L38 = S18L1 $ R1L4;

--W8L39 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~257
--operation mode is arithmetic

W8L39 = CARRY(S18L1 & R1L4);


--S4L29 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[6]|right_bit[0]~319
--operation mode is normal

S4L29 = K1_q_a[0] & P1_q_a[11] & P1_q_a[12] & !P1_q_a[13] # !K1_q_a[0] & !P1_q_a[11] & !P1_q_a[12] & P1_q_a[13];


--S4L1 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[6]|left_bit[0]~702
--operation mode is normal

S4L1 = K1_q_a[1] & !P1_q_a[13] & (P1_q_a[11] $ P1_q_a[12]) # !K1_q_a[1] & P1_q_a[13] & (P1_q_a[11] $ P1_q_a[12]);


--W5L38 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~255
--operation mode is arithmetic

W5L38 = S22L1 $ R1L6;

--W5L39 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~257
--operation mode is arithmetic

W5L39 = CARRY(S22L1 & R1L6);


--W17L40 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~276
--operation mode is arithmetic

W17L40_carry_eqn = W17L43;
W17L40 = W8L32 $ (W17L40_carry_eqn);

--W17L41 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~278
--operation mode is arithmetic

W17L41 = CARRY(!W17L43 # !W8L32);


--W23L42 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~313
--operation mode is arithmetic

W23L42_carry_eqn = W23L45;
W23L42 = W20L26 $ W17L42 $ !W23L42_carry_eqn;

--W23L43 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~315
--operation mode is arithmetic

W23L43 = CARRY(W20L26 & (W17L42 # !W23L45) # !W20L26 & W17L42 & !W23L45);


--B1_ACCU[9] is FIR_core:inst|ACCU[9]
--operation mode is arithmetic

B1_ACCU[9]_carry_eqn = B1L19;
B1_ACCU[9]_lut_out = B1_ACCU[9] $ W23L44 $ B1_ACCU[9]_carry_eqn;
B1_ACCU[9] = DFFEAS(B1_ACCU[9]_lut_out, 12_288MHz, VCC, , B1L35, , , B1L111, );

--B1L21 is FIR_core:inst|ACCU[9]~620
--operation mode is arithmetic

B1L21 = CARRY(B1_ACCU[9] & !W23L44 & !B1L19 # !B1_ACCU[9] & (!B1L19 # !W23L44));


--C1_RIGHT_OUT[8] is PCM3006:inst6|RIGHT_OUT[8]
--operation mode is normal

C1_RIGHT_OUT[8]_lut_out = C1_SHIFTIN[8];
C1_RIGHT_OUT[8] = DFFEAS(C1_RIGHT_OUT[8]_lut_out, 12_288MHz, VCC, , C1L96, , , , );


--C1_L_IN[7] is PCM3006:inst6|L_IN[7]
--operation mode is normal

C1_L_IN[7]_lut_out = C1_RIGHT_OUT[7];
C1_L_IN[7] = DFFEAS(C1_L_IN[7]_lut_out, 12_288MHz, VCC, , B1_READY, , , , );


--C1_SHIFTOUT[6] is PCM3006:inst6|SHIFTOUT[6]
--operation mode is normal

C1_SHIFTOUT[6]_lut_out = A1L20 & (A1L21 & C1_L_IN[6] # !A1L21 & (C1_SHIFTOUT[5])) # !A1L20 & (C1_SHIFTOUT[5]);
C1_SHIFTOUT[6] = DFFEAS(C1_SHIFTOUT[6]_lut_out, 12_288MHz, VCC, , C1_NEGEDGE_BCK, , , , );


--S10L1 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:$00031|out_bit[0]~21
--operation mode is normal

S10L1 = P1_q_a[1] $ (K1_q_a[0] & P1_q_a[0]);


--S14L1 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:$00039|out_bit[0]~0
--operation mode is normal

S14L1 = P1_q_a[3] & !P1_q_a[4] & (P1_q_a[5] $ K1_q_a[0]) # !P1_q_a[3] & (P1_q_a[5] $ (K1_q_a[0] & P1_q_a[4]));


--R1L2 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|pp_carry_node[2]~107
--operation mode is normal

R1L2 = P1_q_a[5] & (!P1_q_a[4] # !P1_q_a[3]);


--W20L42 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~281
--operation mode is arithmetic

W20L42 = W14L34 $ R1L1;

--W20L43 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~283
--operation mode is arithmetic

W20L43 = CARRY(W14L34 & R1L1);


--S18L1 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:$00047|out_bit[0]~0
--operation mode is normal

S18L1 = P1_q_a[7] & !P1_q_a[8] & (P1_q_a[9] $ K1_q_a[0]) # !P1_q_a[7] & (P1_q_a[9] $ (K1_q_a[0] & P1_q_a[8]));


--R1L4 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|pp_carry_node[4]~108
--operation mode is normal

R1L4 = P1_q_a[9] & (!P1_q_a[8] # !P1_q_a[7]);


--S22L1 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:$00055|out_bit[0]~0
--operation mode is normal

S22L1 = P1_q_a[11] & !P1_q_a[12] & (P1_q_a[13] $ K1_q_a[0]) # !P1_q_a[11] & (P1_q_a[13] $ (K1_q_a[0] & P1_q_a[12]));


--R1L6 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|pp_carry_node[6]~109
--operation mode is normal

R1L6 = P1_q_a[13] & (!P1_q_a[12] # !P1_q_a[11]);


--W17L42 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~281
--operation mode is arithmetic

W17L42 = W8L34 $ R1L5;

--W17L43 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~283
--operation mode is arithmetic

W17L43 = CARRY(W8L34 & R1L5);


--W23L44 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~318
--operation mode is arithmetic

W23L44_carry_eqn = W23L47;
W23L44 = W20L28 $ W8L36 $ W23L44_carry_eqn;

--W23L45 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~320
--operation mode is arithmetic

W23L45 = CARRY(W20L28 & !W8L36 & !W23L47 # !W20L28 & (!W23L47 # !W8L36));


--B1_ACCU[8] is FIR_core:inst|ACCU[8]
--operation mode is arithmetic

B1_ACCU[8]_carry_eqn = B1L17;
B1_ACCU[8]_lut_out = B1_ACCU[8] $ W23L46 $ !B1_ACCU[8]_carry_eqn;
B1_ACCU[8] = DFFEAS(B1_ACCU[8]_lut_out, 12_288MHz, VCC, , B1L35, , , B1L111, );

--B1L19 is FIR_core:inst|ACCU[8]~624
--operation mode is arithmetic

B1L19 = CARRY(B1_ACCU[8] & (W23L46 # !B1L17) # !B1_ACCU[8] & W23L46 & !B1L17);


--C1_RIGHT_OUT[7] is PCM3006:inst6|RIGHT_OUT[7]
--operation mode is normal

C1_RIGHT_OUT[7]_lut_out = C1_SHIFTIN[7];
C1_RIGHT_OUT[7] = DFFEAS(C1_RIGHT_OUT[7]_lut_out, 12_288MHz, VCC, , C1L96, , , , );


--C1_L_IN[6] is PCM3006:inst6|L_IN[6]
--operation mode is normal

C1_L_IN[6]_lut_out = C1_RIGHT_OUT[6];
C1_L_IN[6] = DFFEAS(C1_L_IN[6]_lut_out, 12_288MHz, VCC, , B1_READY, , , , );


--C1_SHIFTOUT[5] is PCM3006:inst6|SHIFTOUT[5]
--operation mode is normal

C1_SHIFTOUT[5]_lut_out = A1L20 & (A1L21 & C1_L_IN[5] # !A1L21 & (C1_SHIFTOUT[4])) # !A1L20 & (C1_SHIFTOUT[4]);
C1_SHIFTOUT[5] = DFFEAS(C1_SHIFTOUT[5]_lut_out, 12_288MHz, VCC, , C1_NEGEDGE_BCK, , , , );


--R1L1 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|pp_carry_node[1]~110
--operation mode is normal

R1L1 = P1_q_a[3] & (!P1_q_a[2] # !P1_q_a[1]);


--R1L5 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|pp_carry_node[5]~111
--operation mode is normal

R1L5 = P1_q_a[11] & (!P1_q_a[10] # !P1_q_a[9]);


--W23L46 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~323
--operation mode is arithmetic

W23L46_carry_eqn = W23L49;
W23L46 = W20L30 $ W8L38 $ !W23L46_carry_eqn;

--W23L47 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~325
--operation mode is arithmetic

W23L47 = CARRY(W20L30 & (W8L38 # !W23L49) # !W20L30 & W8L38 & !W23L49);


--B1_ACCU[7] is FIR_core:inst|ACCU[7]
--operation mode is arithmetic

B1_ACCU[7]_carry_eqn = B1L15;
B1_ACCU[7]_lut_out = B1_ACCU[7] $ W23L48 $ B1_ACCU[7]_carry_eqn;
B1_ACCU[7] = DFFEAS(B1_ACCU[7]_lut_out, 12_288MHz, VCC, , B1L35, , , B1L111, );

--B1L17 is FIR_core:inst|ACCU[7]~628
--operation mode is arithmetic

B1L17 = CARRY(B1_ACCU[7] & !W23L48 & !B1L15 # !B1_ACCU[7] & (!B1L15 # !W23L48));


--C1_RIGHT_OUT[6] is PCM3006:inst6|RIGHT_OUT[6]
--operation mode is normal

C1_RIGHT_OUT[6]_lut_out = C1_SHIFTIN[6];
C1_RIGHT_OUT[6] = DFFEAS(C1_RIGHT_OUT[6]_lut_out, 12_288MHz, VCC, , C1L96, , , , );


--C1_L_IN[5] is PCM3006:inst6|L_IN[5]
--operation mode is normal

C1_L_IN[5]_lut_out = C1_RIGHT_OUT[5];
C1_L_IN[5] = DFFEAS(C1_L_IN[5]_lut_out, 12_288MHz, VCC, , B1_READY, , , , );


--C1_SHIFTOUT[4] is PCM3006:inst6|SHIFTOUT[4]
--operation mode is normal

C1_SHIFTOUT[4]_lut_out = A1L20 & (A1L21 & C1_L_IN[4] # !A1L21 & (C1_SHIFTOUT[3])) # !A1L20 & (C1_SHIFTOUT[3]);
C1_SHIFTOUT[4] = DFFEAS(C1_SHIFTOUT[4]_lut_out, 12_288MHz, VCC, , C1_NEGEDGE_BCK, , , , );


--W23L48 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~328
--operation mode is arithmetic

W23L48_carry_eqn = W23L51;
W23L48 = W20L32 $ (W23L48_carry_eqn);

--W23L49 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~330
--operation mode is arithmetic

W23L49 = CARRY(!W23L51 # !W20L32);


--B1_ACCU[6] is FIR_core:inst|ACCU[6]
--operation mode is arithmetic

B1_ACCU[6]_carry_eqn = B1L13;
B1_ACCU[6]_lut_out = B1_ACCU[6] $ W23L50 $ !B1_ACCU[6]_carry_eqn;
B1_ACCU[6] = DFFEAS(B1_ACCU[6]_lut_out, 12_288MHz, VCC, , B1L35, , , B1L111, );

--B1L15 is FIR_core:inst|ACCU[6]~632
--operation mode is arithmetic

B1L15 = CARRY(B1_ACCU[6] & (W23L50 # !B1L13) # !B1_ACCU[6] & W23L50 & !B1L13);


--C1_RIGHT_OUT[5] is PCM3006:inst6|RIGHT_OUT[5]
--operation mode is normal

C1_RIGHT_OUT[5]_lut_out = C1_SHIFTIN[5];
C1_RIGHT_OUT[5] = DFFEAS(C1_RIGHT_OUT[5]_lut_out, 12_288MHz, VCC, , C1L96, , , , );


--C1_L_IN[4] is PCM3006:inst6|L_IN[4]
--operation mode is normal

C1_L_IN[4]_lut_out = C1_RIGHT_OUT[4];
C1_L_IN[4] = DFFEAS(C1_L_IN[4]_lut_out, 12_288MHz, VCC, , B1_READY, , , , );


--C1_SHIFTOUT[3] is PCM3006:inst6|SHIFTOUT[3]
--operation mode is normal

C1_SHIFTOUT[3]_lut_out = A1L20 & (A1L21 & C1_L_IN[3] # !A1L21 & (C1_SHIFTOUT[2])) # !A1L20 & (C1_SHIFTOUT[2]);
C1_SHIFTOUT[3] = DFFEAS(C1_SHIFTOUT[3]_lut_out, 12_288MHz, VCC, , C1_NEGEDGE_BCK, , , , );


--W23L50 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~333
--operation mode is arithmetic

W23L50 = W20L34 $ R1L3;

--W23L51 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~335
--operation mode is arithmetic

W23L51 = CARRY(W20L34 & R1L3);


--B1_ACCU[5] is FIR_core:inst|ACCU[5]
--operation mode is arithmetic

B1_ACCU[5]_carry_eqn = B1L11;
B1_ACCU[5]_lut_out = B1_ACCU[5] $ W20L36 $ B1_ACCU[5]_carry_eqn;
B1_ACCU[5] = DFFEAS(B1_ACCU[5]_lut_out, 12_288MHz, VCC, , B1L35, , , B1L111, );

--B1L13 is FIR_core:inst|ACCU[5]~636
--operation mode is arithmetic

B1L13 = CARRY(B1_ACCU[5] & !W20L36 & !B1L11 # !B1_ACCU[5] & (!B1L11 # !W20L36));


--C1_RIGHT_OUT[4] is PCM3006:inst6|RIGHT_OUT[4]
--operation mode is normal

C1_RIGHT_OUT[4]_lut_out = C1_SHIFTIN[4];
C1_RIGHT_OUT[4] = DFFEAS(C1_RIGHT_OUT[4]_lut_out, 12_288MHz, VCC, , C1L96, , , , );


--C1_L_IN[3] is PCM3006:inst6|L_IN[3]
--operation mode is normal

C1_L_IN[3]_lut_out = C1_RIGHT_OUT[3];
C1_L_IN[3] = DFFEAS(C1_L_IN[3]_lut_out, 12_288MHz, VCC, , B1_READY, , , , );


--C1_SHIFTOUT[2] is PCM3006:inst6|SHIFTOUT[2]
--operation mode is normal

C1_SHIFTOUT[2]_lut_out = A1L20 & (A1L21 & C1_L_IN[2] # !A1L21 & (C1_SHIFTOUT[1])) # !A1L20 & (C1_SHIFTOUT[1]);
C1_SHIFTOUT[2] = DFFEAS(C1_SHIFTOUT[2]_lut_out, 12_288MHz, VCC, , C1_NEGEDGE_BCK, , , , );


--R1L3 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|pp_carry_node[3]~112
--operation mode is normal

R1L3 = P1_q_a[7] & (!P1_q_a[6] # !P1_q_a[5]);


--B1_ACCU[4] is FIR_core:inst|ACCU[4]
--operation mode is arithmetic

B1_ACCU[4]_carry_eqn = B1L9;
B1_ACCU[4]_lut_out = B1_ACCU[4] $ W20L38 $ !B1_ACCU[4]_carry_eqn;
B1_ACCU[4] = DFFEAS(B1_ACCU[4]_lut_out, 12_288MHz, VCC, , B1L35, , , B1L111, );

--B1L11 is FIR_core:inst|ACCU[4]~640
--operation mode is arithmetic

B1L11 = CARRY(B1_ACCU[4] & (W20L38 # !B1L9) # !B1_ACCU[4] & W20L38 & !B1L9);


--C1_RIGHT_OUT[3] is PCM3006:inst6|RIGHT_OUT[3]
--operation mode is normal

C1_RIGHT_OUT[3]_lut_out = C1_SHIFTIN[3];
C1_RIGHT_OUT[3] = DFFEAS(C1_RIGHT_OUT[3]_lut_out, 12_288MHz, VCC, , C1L96, , , , );


--C1_L_IN[2] is PCM3006:inst6|L_IN[2]
--operation mode is normal

C1_L_IN[2]_lut_out = C1_RIGHT_OUT[2];
C1_L_IN[2] = DFFEAS(C1_L_IN[2]_lut_out, 12_288MHz, VCC, , B1_READY, , , , );


--C1_SHIFTOUT[1] is PCM3006:inst6|SHIFTOUT[1]
--operation mode is normal

C1_SHIFTOUT[1]_lut_out = A1L20 & (A1L21 & C1_L_IN[1] # !A1L21 & (C1_SHIFTOUT[0])) # !A1L20 & (C1_SHIFTOUT[0]);
C1_SHIFTOUT[1] = DFFEAS(C1_SHIFTOUT[1]_lut_out, 12_288MHz, VCC, , C1_NEGEDGE_BCK, , , , );


--B1_ACCU[3] is FIR_core:inst|ACCU[3]
--operation mode is arithmetic

B1_ACCU[3]_carry_eqn = B1L7;
B1_ACCU[3]_lut_out = B1_ACCU[3] $ W20L40 $ B1_ACCU[3]_carry_eqn;
B1_ACCU[3] = DFFEAS(B1_ACCU[3]_lut_out, 12_288MHz, VCC, , B1L35, , , B1L111, );

--B1L9 is FIR_core:inst|ACCU[3]~644
--operation mode is arithmetic

B1L9 = CARRY(B1_ACCU[3] & !W20L40 & !B1L7 # !B1_ACCU[3] & (!B1L7 # !W20L40));


--C1_RIGHT_OUT[2] is PCM3006:inst6|RIGHT_OUT[2]
--operation mode is normal

C1_RIGHT_OUT[2]_lut_out = C1_SHIFTIN[2];
C1_RIGHT_OUT[2] = DFFEAS(C1_RIGHT_OUT[2]_lut_out, 12_288MHz, VCC, , C1L96, , , , );


--C1_L_IN[1] is PCM3006:inst6|L_IN[1]
--operation mode is normal

C1_L_IN[1]_lut_out = C1_RIGHT_OUT[1];
C1_L_IN[1] = DFFEAS(C1_L_IN[1]_lut_out, 12_288MHz, VCC, , B1_READY, , , , );


--C1_SHIFTOUT[0] is PCM3006:inst6|SHIFTOUT[0]
--operation mode is normal

C1_SHIFTOUT[0]_lut_out = A1L20 & A1L21 & C1_L_IN[0];
C1_SHIFTOUT[0] = DFFEAS(C1_SHIFTOUT[0]_lut_out, 12_288MHz, VCC, , C1_NEGEDGE_BCK, , , , );


--B1_ACCU[2] is FIR_core:inst|ACCU[2]
--operation mode is arithmetic

B1_ACCU[2]_carry_eqn = B1L5;
B1_ACCU[2]_lut_out = B1_ACCU[2] $ W20L42 $ !B1_ACCU[2]_carry_eqn;
B1_ACCU[2] = DFFEAS(B1_ACCU[2]_lut_out, 12_288MHz, VCC, , B1L35, , , B1L111, );

--B1L7 is FIR_core:inst|ACCU[2]~648
--operation mode is arithmetic

B1L7 = CARRY(B1_ACCU[2] & (W20L42 # !B1L5) # !B1_ACCU[2] & W20L42 & !B1L5);


--C1_RIGHT_OUT[1] is PCM3006:inst6|RIGHT_OUT[1]
--operation mode is normal

C1_RIGHT_OUT[1]_lut_out = C1_SHIFTIN[1];
C1_RIGHT_OUT[1] = DFFEAS(C1_RIGHT_OUT[1]_lut_out, 12_288MHz, VCC, , C1L96, , , , );


--C1_L_IN[0] is PCM3006:inst6|L_IN[0]
--operation mode is normal

C1_L_IN[0]_lut_out = C1_RIGHT_OUT[0];
C1_L_IN[0] = DFFEAS(C1_L_IN[0]_lut_out, 12_288MHz, VCC, , B1_READY, , , , );


--B1_ACCU[1] is FIR_core:inst|ACCU[1]
--operation mode is arithmetic

B1_ACCU[1]_carry_eqn = B1L3;
B1_ACCU[1]_lut_out = B1_ACCU[1] $ W14L36 $ B1_ACCU[1]_carry_eqn;
B1_ACCU[1] = DFFEAS(B1_ACCU[1]_lut_out, 12_288MHz, VCC, , B1L35, , , B1L111, );

--B1L5 is FIR_core:inst|ACCU[1]~652
--operation mode is arithmetic

B1L5 = CARRY(B1_ACCU[1] & !W14L36 & !B1L3 # !B1_ACCU[1] & (!B1L3 # !W14L36));


--C1_RIGHT_OUT[0] is PCM3006:inst6|RIGHT_OUT[0]
--operation mode is normal

C1_RIGHT_OUT[0]_lut_out = C1_SHIFTIN[0];
C1_RIGHT_OUT[0] = DFFEAS(C1_RIGHT_OUT[0]_lut_out, 12_288MHz, VCC, , C1L96, , , , );


--B1_ACCU[0] is FIR_core:inst|ACCU[0]
--operation mode is arithmetic

B1_ACCU[0]_lut_out = B1_ACCU[0] $ W14L38;
B1_ACCU[0] = DFFEAS(B1_ACCU[0]_lut_out, 12_288MHz, VCC, , B1L35, , , B1L111, );

--B1L3 is FIR_core:inst|ACCU[0]~656
--operation mode is arithmetic

B1L3 = CARRY(B1_ACCU[0] & W14L38);


--M1L17 is FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~898
--operation mode is normal

M1L17 = AMPP_FUNCTION(AB1_state[8], D1_jtag_debug_mode_usr1, L1L9, D1L29);


--M2L17 is FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~1442
--operation mode is normal

M2L17 = AMPP_FUNCTION(AB1_state[8], D1_jtag_debug_mode_usr1, L1L9, D1L30);


--M3L19 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[1]~839
--operation mode is normal

M3L19 = AMPP_FUNCTION(AB1_state[4], AB1_state[3], D1_jtag_debug_mode_usr0, M3_clear_signal);


--M3L7 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[0]~278
--operation mode is normal

M3L7 = AMPP_FUNCTION(AB1_state[8], D1_jtag_debug_mode_usr1, M3L5, M3_word_counter[4]);


--T1L1 is FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|_~0
--operation mode is normal

T1L1 = S1L14 $ (P1_q_a[15] & (!P1_q_a[14] # !P1_q_a[13]));


--12_288MHz is 12_288MHz
--operation mode is input

12_288MHz = INPUT();





--SWITCH1 is SWITCH1
--operation mode is input

SWITCH1 = INPUT();


--DOUT is DOUT
--operation mode is input

DOUT = INPUT();


--DIN is DIN
--operation mode is output

DIN = OUTPUT(C1_SHIFTOUT[31]);


--BCKIN is BCKIN
--operation mode is output

BCKIN = OUTPUT(C1_COUNT[2]);


--LRCIN is LRCIN
--operation mode is output

LRCIN = OUTPUT(C1_LRCOUT_INT);


--RESETn is RESETn
--operation mode is output

RESETn = OUTPUT(VCC);



