[[!meta title="Verilog"]]

- <https://github.com/steveicarus/iverilog>
- <https://github.com/Qucs/ADMS>
- <https://github.com/Isotel/mixedsim>
