{"vcs1":{"timestamp_begin":1728827764.734513573, "rt":12.35, "ut":10.37, "st":1.00}}
{"vcselab":{"timestamp_begin":1728827777.193951198, "rt":2.56, "ut":1.58, "st":0.16}}
{"link":{"timestamp_begin":1728827779.855794702, "rt":0.60, "ut":0.52, "st":0.61}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1728827763.863256267}
{"VCS_COMP_START_TIME": 1728827763.863256267}
{"VCS_COMP_END_TIME": 1728827782.799978433}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a -v /RAID2/COURSE/iclab/iclabTA01/UMC018_CBDK/CIC/Verilog/fsa0m_a_generic_core_30.lib.src +define+GATE +neg_tchk +nowarnNTCDSN"}
{"vcs1": {"peak_mem": 475640}}
{"stitch_vcselab": {"peak_mem": 287920}}
