\begin{abstract}
    The goal of this study was to design, implement and optimize a module for Content Addressable Memory on an FPGA with the ability
\end{abstract}