#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_0000026d039a3f30 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v0000026d03a27d90_0 .net "PC", 31 0, v0000026d039d8140_0;  1 drivers
v0000026d03a27250_0 .var "clk", 0 0;
v0000026d03a27750_0 .net "clkout", 0 0, L_0000026d03a710c0;  1 drivers
v0000026d03a27b10_0 .net "cycles_consumed", 31 0, v0000026d03a26140_0;  1 drivers
v0000026d03a283d0_0 .var "rst", 0 0;
S_0000026d039a4250 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_0000026d039a3f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_0000026d039c2e10 .param/l "RType" 0 4 2, C4<000000>;
P_0000026d039c2e48 .param/l "add" 0 4 5, C4<100000>;
P_0000026d039c2e80 .param/l "addi" 0 4 8, C4<001000>;
P_0000026d039c2eb8 .param/l "addu" 0 4 5, C4<100001>;
P_0000026d039c2ef0 .param/l "and_" 0 4 5, C4<100100>;
P_0000026d039c2f28 .param/l "andi" 0 4 8, C4<001100>;
P_0000026d039c2f60 .param/l "beq" 0 4 10, C4<000100>;
P_0000026d039c2f98 .param/l "bne" 0 4 10, C4<000101>;
P_0000026d039c2fd0 .param/l "handler_addr" 0 3 4, C4<00000000000000000000001111101000>;
P_0000026d039c3008 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000026d039c3040 .param/l "j" 0 4 12, C4<000010>;
P_0000026d039c3078 .param/l "jal" 0 4 12, C4<000011>;
P_0000026d039c30b0 .param/l "jr" 0 4 6, C4<001000>;
P_0000026d039c30e8 .param/l "lw" 0 4 8, C4<100011>;
P_0000026d039c3120 .param/l "nor_" 0 4 5, C4<100111>;
P_0000026d039c3158 .param/l "or_" 0 4 5, C4<100101>;
P_0000026d039c3190 .param/l "ori" 0 4 8, C4<001101>;
P_0000026d039c31c8 .param/l "sgt" 0 4 6, C4<101011>;
P_0000026d039c3200 .param/l "sll" 0 4 6, C4<000000>;
P_0000026d039c3238 .param/l "slt" 0 4 5, C4<101010>;
P_0000026d039c3270 .param/l "slti" 0 4 8, C4<101010>;
P_0000026d039c32a8 .param/l "srl" 0 4 6, C4<000010>;
P_0000026d039c32e0 .param/l "sub" 0 4 5, C4<100010>;
P_0000026d039c3318 .param/l "subu" 0 4 5, C4<100011>;
P_0000026d039c3350 .param/l "sw" 0 4 8, C4<101011>;
P_0000026d039c3388 .param/l "xor_" 0 4 5, C4<100110>;
P_0000026d039c33c0 .param/l "xori" 0 4 8, C4<001110>;
L_0000026d039872e0 .functor NOT 1, v0000026d03a283d0_0, C4<0>, C4<0>, C4<0>;
L_0000026d03a71210 .functor NOT 1, v0000026d03a283d0_0, C4<0>, C4<0>, C4<0>;
L_0000026d03a70e90 .functor NOT 1, v0000026d03a283d0_0, C4<0>, C4<0>, C4<0>;
L_0000026d03a71bb0 .functor NOT 1, v0000026d03a283d0_0, C4<0>, C4<0>, C4<0>;
L_0000026d03a71590 .functor NOT 1, v0000026d03a283d0_0, C4<0>, C4<0>, C4<0>;
L_0000026d03a70db0 .functor NOT 1, v0000026d03a283d0_0, C4<0>, C4<0>, C4<0>;
L_0000026d03a71280 .functor NOT 1, v0000026d03a283d0_0, C4<0>, C4<0>, C4<0>;
L_0000026d03a711a0 .functor NOT 1, v0000026d03a283d0_0, C4<0>, C4<0>, C4<0>;
L_0000026d03a710c0 .functor OR 1, v0000026d03a27250_0, v0000026d039a7b30_0, C4<0>, C4<0>;
L_0000026d03a712f0 .functor OR 1, L_0000026d03a286f0, L_0000026d03a28830, C4<0>, C4<0>;
L_0000026d03a71a60 .functor AND 1, L_0000026d03a27bb0, L_0000026d03a27c50, C4<1>, C4<1>;
L_0000026d03a718a0 .functor NOT 1, v0000026d03a283d0_0, C4<0>, C4<0>, C4<0>;
L_0000026d03a716e0 .functor OR 1, L_0000026d03a82790, L_0000026d03a83370, C4<0>, C4<0>;
L_0000026d03a713d0 .functor OR 1, L_0000026d03a716e0, L_0000026d03a82470, C4<0>, C4<0>;
L_0000026d03a70e20 .functor OR 1, L_0000026d03a82510, L_0000026d03a81e30, C4<0>, C4<0>;
L_0000026d03a719f0 .functor AND 1, L_0000026d03a81cf0, L_0000026d03a70e20, C4<1>, C4<1>;
L_0000026d03a71360 .functor OR 1, L_0000026d03a82bf0, L_0000026d03a83910, C4<0>, C4<0>;
L_0000026d03a71130 .functor AND 1, L_0000026d03a83af0, L_0000026d03a71360, C4<1>, C4<1>;
L_0000026d03a71b40 .functor NOT 1, L_0000026d03a710c0, C4<0>, C4<0>, C4<0>;
v0000026d039d8aa0_0 .net "ALUOp", 3 0, v0000026d039a7270_0;  1 drivers
v0000026d039d8280_0 .net "ALUResult", 31 0, v0000026d03a20b20_0;  1 drivers
v0000026d039d8a00_0 .net "ALUSrc", 0 0, v0000026d039a7450_0;  1 drivers
v0000026d039d88c0_0 .net "ALUin2", 31 0, L_0000026d03a82970;  1 drivers
v0000026d039d8460_0 .net "MemReadEn", 0 0, v0000026d039a74f0_0;  1 drivers
v0000026d039d8be0_0 .net "MemWriteEn", 0 0, v0000026d039a7590_0;  1 drivers
v0000026d039d8b40_0 .net "MemtoReg", 0 0, v0000026d039a7950_0;  1 drivers
v0000026d039d8f00_0 .net "PC", 31 0, v0000026d039d8140_0;  alias, 1 drivers
v0000026d039d8500_0 .net "PCPlus1", 31 0, L_0000026d03a28470;  1 drivers
v0000026d039d74c0_0 .net "PCsrc", 1 0, v0000026d03a20bc0_0;  1 drivers
v0000026d039d8c80_0 .net "RegDst", 0 0, v0000026d039a7630_0;  1 drivers
v0000026d039d7560_0 .net "RegWriteEn", 0 0, v0000026d039a79f0_0;  1 drivers
v0000026d039d85a0_0 .net "WriteRegister", 4 0, L_0000026d03a82dd0;  1 drivers
v0000026d039d8320_0 .net *"_ivl_0", 0 0, L_0000026d039872e0;  1 drivers
L_0000026d03a28cc0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000026d039d77e0_0 .net/2u *"_ivl_10", 4 0, L_0000026d03a28cc0;  1 drivers
L_0000026d03a290b0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026d039d76a0_0 .net *"_ivl_101", 15 0, L_0000026d03a290b0;  1 drivers
v0000026d039d8640_0 .net *"_ivl_102", 31 0, L_0000026d03a27ed0;  1 drivers
L_0000026d03a290f8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026d039d8d20_0 .net *"_ivl_105", 25 0, L_0000026d03a290f8;  1 drivers
L_0000026d03a29140 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026d039d7d80_0 .net/2u *"_ivl_106", 31 0, L_0000026d03a29140;  1 drivers
v0000026d039d8dc0_0 .net *"_ivl_108", 0 0, L_0000026d03a27bb0;  1 drivers
L_0000026d03a29188 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0000026d039d7c40_0 .net/2u *"_ivl_110", 5 0, L_0000026d03a29188;  1 drivers
v0000026d039d7740_0 .net *"_ivl_112", 0 0, L_0000026d03a27c50;  1 drivers
v0000026d039d8e60_0 .net *"_ivl_115", 0 0, L_0000026d03a71a60;  1 drivers
v0000026d039d8fa0_0 .net *"_ivl_116", 47 0, L_0000026d03a28970;  1 drivers
L_0000026d03a291d0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026d039d7ec0_0 .net *"_ivl_119", 15 0, L_0000026d03a291d0;  1 drivers
L_0000026d03a28d08 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000026d039d86e0_0 .net/2u *"_ivl_12", 5 0, L_0000026d03a28d08;  1 drivers
v0000026d039d8780_0 .net *"_ivl_120", 47 0, L_0000026d03a26cb0;  1 drivers
L_0000026d03a29218 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026d039d7ce0_0 .net *"_ivl_123", 15 0, L_0000026d03a29218;  1 drivers
v0000026d039d8820_0 .net *"_ivl_125", 0 0, L_0000026d03a276b0;  1 drivers
v0000026d039d90e0_0 .net *"_ivl_126", 31 0, L_0000026d03a27f70;  1 drivers
v0000026d039d7ba0_0 .net *"_ivl_128", 47 0, L_0000026d03a28a10;  1 drivers
v0000026d039d9040_0 .net *"_ivl_130", 47 0, L_0000026d03a28b50;  1 drivers
v0000026d039d79c0_0 .net *"_ivl_132", 47 0, L_0000026d03a26d50;  1 drivers
v0000026d039d9180_0 .net *"_ivl_134", 47 0, L_0000026d03a26df0;  1 drivers
L_0000026d03a29260 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000026d039d9220_0 .net/2u *"_ivl_138", 1 0, L_0000026d03a29260;  1 drivers
v0000026d039d7f60_0 .net *"_ivl_14", 0 0, L_0000026d03a27110;  1 drivers
v0000026d039d7880_0 .net *"_ivl_140", 0 0, L_0000026d03a26f30;  1 drivers
L_0000026d03a292a8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000026d039d92c0_0 .net/2u *"_ivl_142", 1 0, L_0000026d03a292a8;  1 drivers
v0000026d039d9360_0 .net *"_ivl_144", 0 0, L_0000026d03a26fd0;  1 drivers
L_0000026d03a292f0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000026d039d7920_0 .net/2u *"_ivl_146", 1 0, L_0000026d03a292f0;  1 drivers
v0000026d039d7a60_0 .net *"_ivl_148", 0 0, L_0000026d03a82ab0;  1 drivers
L_0000026d03a29338 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v0000026d039d7b00_0 .net/2u *"_ivl_150", 31 0, L_0000026d03a29338;  1 drivers
L_0000026d03a29380 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v0000026d039d7e20_0 .net/2u *"_ivl_152", 31 0, L_0000026d03a29380;  1 drivers
v0000026d039d8000_0 .net *"_ivl_154", 31 0, L_0000026d03a832d0;  1 drivers
v0000026d039d83c0_0 .net *"_ivl_156", 31 0, L_0000026d03a835f0;  1 drivers
L_0000026d03a28d50 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0000026d03a24630_0 .net/2u *"_ivl_16", 4 0, L_0000026d03a28d50;  1 drivers
v0000026d03a23cd0_0 .net *"_ivl_160", 0 0, L_0000026d03a718a0;  1 drivers
L_0000026d03a29410 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026d03a237d0_0 .net/2u *"_ivl_162", 31 0, L_0000026d03a29410;  1 drivers
L_0000026d03a294e8 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v0000026d03a22dd0_0 .net/2u *"_ivl_166", 5 0, L_0000026d03a294e8;  1 drivers
v0000026d03a22c90_0 .net *"_ivl_168", 0 0, L_0000026d03a82790;  1 drivers
L_0000026d03a29530 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v0000026d03a23ff0_0 .net/2u *"_ivl_170", 5 0, L_0000026d03a29530;  1 drivers
v0000026d03a23e10_0 .net *"_ivl_172", 0 0, L_0000026d03a83370;  1 drivers
v0000026d03a24270_0 .net *"_ivl_175", 0 0, L_0000026d03a716e0;  1 drivers
L_0000026d03a29578 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v0000026d03a230f0_0 .net/2u *"_ivl_176", 5 0, L_0000026d03a29578;  1 drivers
v0000026d03a23870_0 .net *"_ivl_178", 0 0, L_0000026d03a82470;  1 drivers
v0000026d03a23730_0 .net *"_ivl_181", 0 0, L_0000026d03a713d0;  1 drivers
L_0000026d03a295c0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026d03a24770_0 .net/2u *"_ivl_182", 15 0, L_0000026d03a295c0;  1 drivers
v0000026d03a24310_0 .net *"_ivl_184", 31 0, L_0000026d03a82330;  1 drivers
v0000026d03a23d70_0 .net *"_ivl_187", 0 0, L_0000026d03a83b90;  1 drivers
v0000026d03a23370_0 .net *"_ivl_188", 15 0, L_0000026d03a82c90;  1 drivers
v0000026d03a23b90_0 .net *"_ivl_19", 4 0, L_0000026d03a28ab0;  1 drivers
v0000026d03a24450_0 .net *"_ivl_190", 31 0, L_0000026d03a830f0;  1 drivers
v0000026d03a246d0_0 .net *"_ivl_194", 31 0, L_0000026d03a828d0;  1 drivers
L_0000026d03a29608 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026d03a23050_0 .net *"_ivl_197", 25 0, L_0000026d03a29608;  1 drivers
L_0000026d03a29650 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026d03a22e70_0 .net/2u *"_ivl_198", 31 0, L_0000026d03a29650;  1 drivers
L_0000026d03a28c78 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000026d03a24590_0 .net/2u *"_ivl_2", 5 0, L_0000026d03a28c78;  1 drivers
v0000026d03a24810_0 .net *"_ivl_20", 4 0, L_0000026d03a27e30;  1 drivers
v0000026d03a23190_0 .net *"_ivl_200", 0 0, L_0000026d03a81cf0;  1 drivers
L_0000026d03a29698 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000026d03a243b0_0 .net/2u *"_ivl_202", 5 0, L_0000026d03a29698;  1 drivers
v0000026d03a248b0_0 .net *"_ivl_204", 0 0, L_0000026d03a82510;  1 drivers
L_0000026d03a296e0 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000026d03a24090_0 .net/2u *"_ivl_206", 5 0, L_0000026d03a296e0;  1 drivers
v0000026d03a23a50_0 .net *"_ivl_208", 0 0, L_0000026d03a81e30;  1 drivers
v0000026d03a23230_0 .net *"_ivl_211", 0 0, L_0000026d03a70e20;  1 drivers
v0000026d03a23c30_0 .net *"_ivl_213", 0 0, L_0000026d03a719f0;  1 drivers
L_0000026d03a29728 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000026d03a24950_0 .net/2u *"_ivl_214", 5 0, L_0000026d03a29728;  1 drivers
v0000026d03a23eb0_0 .net *"_ivl_216", 0 0, L_0000026d03a82e70;  1 drivers
L_0000026d03a29770 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000026d03a23410_0 .net/2u *"_ivl_218", 31 0, L_0000026d03a29770;  1 drivers
v0000026d03a244f0_0 .net *"_ivl_220", 31 0, L_0000026d03a825b0;  1 drivers
v0000026d03a24b30_0 .net *"_ivl_224", 31 0, L_0000026d03a826f0;  1 drivers
L_0000026d03a297b8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026d03a249f0_0 .net *"_ivl_227", 25 0, L_0000026d03a297b8;  1 drivers
L_0000026d03a29800 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026d03a232d0_0 .net/2u *"_ivl_228", 31 0, L_0000026d03a29800;  1 drivers
v0000026d03a24a90_0 .net *"_ivl_230", 0 0, L_0000026d03a83af0;  1 drivers
L_0000026d03a29848 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000026d03a22d30_0 .net/2u *"_ivl_232", 5 0, L_0000026d03a29848;  1 drivers
v0000026d03a234b0_0 .net *"_ivl_234", 0 0, L_0000026d03a82bf0;  1 drivers
L_0000026d03a29890 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000026d03a23910_0 .net/2u *"_ivl_236", 5 0, L_0000026d03a29890;  1 drivers
v0000026d03a23f50_0 .net *"_ivl_238", 0 0, L_0000026d03a83910;  1 drivers
v0000026d03a235f0_0 .net *"_ivl_24", 0 0, L_0000026d03a70e90;  1 drivers
v0000026d03a22fb0_0 .net *"_ivl_241", 0 0, L_0000026d03a71360;  1 drivers
v0000026d03a23550_0 .net *"_ivl_243", 0 0, L_0000026d03a71130;  1 drivers
L_0000026d03a298d8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000026d03a23690_0 .net/2u *"_ivl_244", 5 0, L_0000026d03a298d8;  1 drivers
v0000026d03a239b0_0 .net *"_ivl_246", 0 0, L_0000026d03a81f70;  1 drivers
v0000026d03a23af0_0 .net *"_ivl_248", 31 0, L_0000026d03a82a10;  1 drivers
L_0000026d03a28d98 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000026d03a24130_0 .net/2u *"_ivl_26", 4 0, L_0000026d03a28d98;  1 drivers
v0000026d03a241d0_0 .net *"_ivl_29", 4 0, L_0000026d03a28290;  1 drivers
v0000026d03a22f10_0 .net *"_ivl_32", 0 0, L_0000026d03a71bb0;  1 drivers
L_0000026d03a28de0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000026d03a25240_0 .net/2u *"_ivl_34", 4 0, L_0000026d03a28de0;  1 drivers
v0000026d03a26320_0 .net *"_ivl_37", 4 0, L_0000026d03a272f0;  1 drivers
v0000026d03a24d40_0 .net *"_ivl_40", 0 0, L_0000026d03a71590;  1 drivers
L_0000026d03a28e28 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026d03a25ec0_0 .net/2u *"_ivl_42", 15 0, L_0000026d03a28e28;  1 drivers
v0000026d03a26460_0 .net *"_ivl_45", 15 0, L_0000026d03a27890;  1 drivers
v0000026d03a24f20_0 .net *"_ivl_48", 0 0, L_0000026d03a70db0;  1 drivers
v0000026d03a26a00_0 .net *"_ivl_5", 5 0, L_0000026d03a27930;  1 drivers
L_0000026d03a28e70 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026d03a26640_0 .net/2u *"_ivl_50", 36 0, L_0000026d03a28e70;  1 drivers
L_0000026d03a28eb8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026d03a25a60_0 .net/2u *"_ivl_52", 31 0, L_0000026d03a28eb8;  1 drivers
v0000026d03a25b00_0 .net *"_ivl_55", 4 0, L_0000026d03a280b0;  1 drivers
v0000026d03a24de0_0 .net *"_ivl_56", 36 0, L_0000026d03a28790;  1 drivers
v0000026d03a25380_0 .net *"_ivl_58", 36 0, L_0000026d03a27430;  1 drivers
v0000026d03a265a0_0 .net *"_ivl_62", 0 0, L_0000026d03a71280;  1 drivers
L_0000026d03a28f00 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000026d03a25ba0_0 .net/2u *"_ivl_64", 5 0, L_0000026d03a28f00;  1 drivers
v0000026d03a263c0_0 .net *"_ivl_67", 5 0, L_0000026d03a28330;  1 drivers
v0000026d03a260a0_0 .net *"_ivl_70", 0 0, L_0000026d03a711a0;  1 drivers
L_0000026d03a28f48 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026d03a25f60_0 .net/2u *"_ivl_72", 57 0, L_0000026d03a28f48;  1 drivers
L_0000026d03a28f90 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026d03a256a0_0 .net/2u *"_ivl_74", 31 0, L_0000026d03a28f90;  1 drivers
v0000026d03a26500_0 .net *"_ivl_77", 25 0, L_0000026d03a279d0;  1 drivers
v0000026d03a252e0_0 .net *"_ivl_78", 57 0, L_0000026d03a28650;  1 drivers
v0000026d03a25420_0 .net *"_ivl_8", 0 0, L_0000026d03a71210;  1 drivers
v0000026d03a254c0_0 .net *"_ivl_80", 57 0, L_0000026d03a281f0;  1 drivers
L_0000026d03a28fd8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000026d03a24e80_0 .net/2u *"_ivl_84", 31 0, L_0000026d03a28fd8;  1 drivers
L_0000026d03a29020 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000026d03a25560_0 .net/2u *"_ivl_88", 5 0, L_0000026d03a29020;  1 drivers
v0000026d03a25600_0 .net *"_ivl_90", 0 0, L_0000026d03a286f0;  1 drivers
L_0000026d03a29068 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000026d03a25740_0 .net/2u *"_ivl_92", 5 0, L_0000026d03a29068;  1 drivers
v0000026d03a25920_0 .net *"_ivl_94", 0 0, L_0000026d03a28830;  1 drivers
v0000026d03a257e0_0 .net *"_ivl_97", 0 0, L_0000026d03a712f0;  1 drivers
v0000026d03a25c40_0 .net *"_ivl_98", 47 0, L_0000026d03a27610;  1 drivers
v0000026d03a259c0_0 .net "adderResult", 31 0, L_0000026d03a26e90;  1 drivers
v0000026d03a26b40_0 .net "address", 31 0, L_0000026d03a271b0;  1 drivers
v0000026d03a26000_0 .net "clk", 0 0, L_0000026d03a710c0;  alias, 1 drivers
v0000026d03a26140_0 .var "cycles_consumed", 31 0;
o0000026d039e1048 .functor BUFZ 1, C4<z>; HiZ drive
v0000026d03a24fc0_0 .net "excep_flag", 0 0, o0000026d039e1048;  0 drivers
v0000026d03a25060_0 .net "extImm", 31 0, L_0000026d03a83050;  1 drivers
v0000026d03a25880_0 .net "funct", 5 0, L_0000026d03a28150;  1 drivers
v0000026d03a25ce0_0 .net "hlt", 0 0, v0000026d039a7b30_0;  1 drivers
v0000026d03a26aa0_0 .net "imm", 15 0, L_0000026d03a27cf0;  1 drivers
v0000026d03a266e0_0 .net "immediate", 31 0, L_0000026d03a82650;  1 drivers
v0000026d03a25d80_0 .net "input_clk", 0 0, v0000026d03a27250_0;  1 drivers
v0000026d03a25e20_0 .net "instruction", 31 0, L_0000026d03a82830;  1 drivers
v0000026d03a261e0_0 .net "memoryReadData", 31 0, v0000026d03a22420_0;  1 drivers
v0000026d03a26780_0 .net "nextPC", 31 0, L_0000026d03a83870;  1 drivers
v0000026d03a26280_0 .net "opcode", 5 0, L_0000026d03a28510;  1 drivers
v0000026d03a26820_0 .net "rd", 4 0, L_0000026d03a288d0;  1 drivers
v0000026d03a268c0_0 .net "readData1", 31 0, L_0000026d03a71670;  1 drivers
v0000026d03a251a0_0 .net "readData1_w", 31 0, L_0000026d03a82f10;  1 drivers
v0000026d03a26960_0 .net "readData2", 31 0, L_0000026d03a71600;  1 drivers
v0000026d03a24ca0_0 .net "rs", 4 0, L_0000026d03a274d0;  1 drivers
v0000026d03a25100_0 .net "rst", 0 0, v0000026d03a283d0_0;  1 drivers
v0000026d03a285b0_0 .net "rt", 4 0, L_0000026d03a27390;  1 drivers
v0000026d03a27a70_0 .net "shamt", 31 0, L_0000026d03a27570;  1 drivers
v0000026d03a28010_0 .net "wire_instruction", 31 0, L_0000026d03a70fe0;  1 drivers
v0000026d03a27070_0 .net "writeData", 31 0, L_0000026d03a83730;  1 drivers
v0000026d03a277f0_0 .net "zero", 0 0, L_0000026d03a83230;  1 drivers
L_0000026d03a27930 .part L_0000026d03a82830, 26, 6;
L_0000026d03a28510 .functor MUXZ 6, L_0000026d03a27930, L_0000026d03a28c78, L_0000026d039872e0, C4<>;
L_0000026d03a27110 .cmp/eq 6, L_0000026d03a28510, L_0000026d03a28d08;
L_0000026d03a28ab0 .part L_0000026d03a82830, 11, 5;
L_0000026d03a27e30 .functor MUXZ 5, L_0000026d03a28ab0, L_0000026d03a28d50, L_0000026d03a27110, C4<>;
L_0000026d03a288d0 .functor MUXZ 5, L_0000026d03a27e30, L_0000026d03a28cc0, L_0000026d03a71210, C4<>;
L_0000026d03a28290 .part L_0000026d03a82830, 21, 5;
L_0000026d03a274d0 .functor MUXZ 5, L_0000026d03a28290, L_0000026d03a28d98, L_0000026d03a70e90, C4<>;
L_0000026d03a272f0 .part L_0000026d03a82830, 16, 5;
L_0000026d03a27390 .functor MUXZ 5, L_0000026d03a272f0, L_0000026d03a28de0, L_0000026d03a71bb0, C4<>;
L_0000026d03a27890 .part L_0000026d03a82830, 0, 16;
L_0000026d03a27cf0 .functor MUXZ 16, L_0000026d03a27890, L_0000026d03a28e28, L_0000026d03a71590, C4<>;
L_0000026d03a280b0 .part L_0000026d03a82830, 6, 5;
L_0000026d03a28790 .concat [ 5 32 0 0], L_0000026d03a280b0, L_0000026d03a28eb8;
L_0000026d03a27430 .functor MUXZ 37, L_0000026d03a28790, L_0000026d03a28e70, L_0000026d03a70db0, C4<>;
L_0000026d03a27570 .part L_0000026d03a27430, 0, 32;
L_0000026d03a28330 .part L_0000026d03a82830, 0, 6;
L_0000026d03a28150 .functor MUXZ 6, L_0000026d03a28330, L_0000026d03a28f00, L_0000026d03a71280, C4<>;
L_0000026d03a279d0 .part L_0000026d03a82830, 0, 26;
L_0000026d03a28650 .concat [ 26 32 0 0], L_0000026d03a279d0, L_0000026d03a28f90;
L_0000026d03a281f0 .functor MUXZ 58, L_0000026d03a28650, L_0000026d03a28f48, L_0000026d03a711a0, C4<>;
L_0000026d03a271b0 .part L_0000026d03a281f0, 0, 32;
L_0000026d03a28470 .arith/sum 32, v0000026d039d8140_0, L_0000026d03a28fd8;
L_0000026d03a286f0 .cmp/eq 6, L_0000026d03a28510, L_0000026d03a29020;
L_0000026d03a28830 .cmp/eq 6, L_0000026d03a28510, L_0000026d03a29068;
L_0000026d03a27610 .concat [ 32 16 0 0], L_0000026d03a271b0, L_0000026d03a290b0;
L_0000026d03a27ed0 .concat [ 6 26 0 0], L_0000026d03a28510, L_0000026d03a290f8;
L_0000026d03a27bb0 .cmp/eq 32, L_0000026d03a27ed0, L_0000026d03a29140;
L_0000026d03a27c50 .cmp/eq 6, L_0000026d03a28150, L_0000026d03a29188;
L_0000026d03a28970 .concat [ 32 16 0 0], L_0000026d03a71670, L_0000026d03a291d0;
L_0000026d03a26cb0 .concat [ 32 16 0 0], v0000026d039d8140_0, L_0000026d03a29218;
L_0000026d03a276b0 .part L_0000026d03a27cf0, 15, 1;
LS_0000026d03a27f70_0_0 .concat [ 1 1 1 1], L_0000026d03a276b0, L_0000026d03a276b0, L_0000026d03a276b0, L_0000026d03a276b0;
LS_0000026d03a27f70_0_4 .concat [ 1 1 1 1], L_0000026d03a276b0, L_0000026d03a276b0, L_0000026d03a276b0, L_0000026d03a276b0;
LS_0000026d03a27f70_0_8 .concat [ 1 1 1 1], L_0000026d03a276b0, L_0000026d03a276b0, L_0000026d03a276b0, L_0000026d03a276b0;
LS_0000026d03a27f70_0_12 .concat [ 1 1 1 1], L_0000026d03a276b0, L_0000026d03a276b0, L_0000026d03a276b0, L_0000026d03a276b0;
LS_0000026d03a27f70_0_16 .concat [ 1 1 1 1], L_0000026d03a276b0, L_0000026d03a276b0, L_0000026d03a276b0, L_0000026d03a276b0;
LS_0000026d03a27f70_0_20 .concat [ 1 1 1 1], L_0000026d03a276b0, L_0000026d03a276b0, L_0000026d03a276b0, L_0000026d03a276b0;
LS_0000026d03a27f70_0_24 .concat [ 1 1 1 1], L_0000026d03a276b0, L_0000026d03a276b0, L_0000026d03a276b0, L_0000026d03a276b0;
LS_0000026d03a27f70_0_28 .concat [ 1 1 1 1], L_0000026d03a276b0, L_0000026d03a276b0, L_0000026d03a276b0, L_0000026d03a276b0;
LS_0000026d03a27f70_1_0 .concat [ 4 4 4 4], LS_0000026d03a27f70_0_0, LS_0000026d03a27f70_0_4, LS_0000026d03a27f70_0_8, LS_0000026d03a27f70_0_12;
LS_0000026d03a27f70_1_4 .concat [ 4 4 4 4], LS_0000026d03a27f70_0_16, LS_0000026d03a27f70_0_20, LS_0000026d03a27f70_0_24, LS_0000026d03a27f70_0_28;
L_0000026d03a27f70 .concat [ 16 16 0 0], LS_0000026d03a27f70_1_0, LS_0000026d03a27f70_1_4;
L_0000026d03a28a10 .concat [ 16 32 0 0], L_0000026d03a27cf0, L_0000026d03a27f70;
L_0000026d03a28b50 .arith/sum 48, L_0000026d03a26cb0, L_0000026d03a28a10;
L_0000026d03a26d50 .functor MUXZ 48, L_0000026d03a28b50, L_0000026d03a28970, L_0000026d03a71a60, C4<>;
L_0000026d03a26df0 .functor MUXZ 48, L_0000026d03a26d50, L_0000026d03a27610, L_0000026d03a712f0, C4<>;
L_0000026d03a26e90 .part L_0000026d03a26df0, 0, 32;
L_0000026d03a26f30 .cmp/eq 2, v0000026d03a20bc0_0, L_0000026d03a29260;
L_0000026d03a26fd0 .cmp/eq 2, v0000026d03a20bc0_0, L_0000026d03a292a8;
L_0000026d03a82ab0 .cmp/eq 2, v0000026d03a20bc0_0, L_0000026d03a292f0;
L_0000026d03a832d0 .functor MUXZ 32, L_0000026d03a29380, L_0000026d03a29338, L_0000026d03a82ab0, C4<>;
L_0000026d03a835f0 .functor MUXZ 32, L_0000026d03a832d0, L_0000026d03a26e90, L_0000026d03a26fd0, C4<>;
L_0000026d03a83870 .functor MUXZ 32, L_0000026d03a835f0, L_0000026d03a28470, L_0000026d03a26f30, C4<>;
L_0000026d03a82830 .functor MUXZ 32, L_0000026d03a70fe0, L_0000026d03a29410, L_0000026d03a718a0, C4<>;
L_0000026d03a82790 .cmp/eq 6, L_0000026d03a28510, L_0000026d03a294e8;
L_0000026d03a83370 .cmp/eq 6, L_0000026d03a28510, L_0000026d03a29530;
L_0000026d03a82470 .cmp/eq 6, L_0000026d03a28510, L_0000026d03a29578;
L_0000026d03a82330 .concat [ 16 16 0 0], L_0000026d03a27cf0, L_0000026d03a295c0;
L_0000026d03a83b90 .part L_0000026d03a27cf0, 15, 1;
LS_0000026d03a82c90_0_0 .concat [ 1 1 1 1], L_0000026d03a83b90, L_0000026d03a83b90, L_0000026d03a83b90, L_0000026d03a83b90;
LS_0000026d03a82c90_0_4 .concat [ 1 1 1 1], L_0000026d03a83b90, L_0000026d03a83b90, L_0000026d03a83b90, L_0000026d03a83b90;
LS_0000026d03a82c90_0_8 .concat [ 1 1 1 1], L_0000026d03a83b90, L_0000026d03a83b90, L_0000026d03a83b90, L_0000026d03a83b90;
LS_0000026d03a82c90_0_12 .concat [ 1 1 1 1], L_0000026d03a83b90, L_0000026d03a83b90, L_0000026d03a83b90, L_0000026d03a83b90;
L_0000026d03a82c90 .concat [ 4 4 4 4], LS_0000026d03a82c90_0_0, LS_0000026d03a82c90_0_4, LS_0000026d03a82c90_0_8, LS_0000026d03a82c90_0_12;
L_0000026d03a830f0 .concat [ 16 16 0 0], L_0000026d03a27cf0, L_0000026d03a82c90;
L_0000026d03a83050 .functor MUXZ 32, L_0000026d03a830f0, L_0000026d03a82330, L_0000026d03a713d0, C4<>;
L_0000026d03a828d0 .concat [ 6 26 0 0], L_0000026d03a28510, L_0000026d03a29608;
L_0000026d03a81cf0 .cmp/eq 32, L_0000026d03a828d0, L_0000026d03a29650;
L_0000026d03a82510 .cmp/eq 6, L_0000026d03a28150, L_0000026d03a29698;
L_0000026d03a81e30 .cmp/eq 6, L_0000026d03a28150, L_0000026d03a296e0;
L_0000026d03a82e70 .cmp/eq 6, L_0000026d03a28510, L_0000026d03a29728;
L_0000026d03a825b0 .functor MUXZ 32, L_0000026d03a83050, L_0000026d03a29770, L_0000026d03a82e70, C4<>;
L_0000026d03a82650 .functor MUXZ 32, L_0000026d03a825b0, L_0000026d03a27570, L_0000026d03a719f0, C4<>;
L_0000026d03a826f0 .concat [ 6 26 0 0], L_0000026d03a28510, L_0000026d03a297b8;
L_0000026d03a83af0 .cmp/eq 32, L_0000026d03a826f0, L_0000026d03a29800;
L_0000026d03a82bf0 .cmp/eq 6, L_0000026d03a28150, L_0000026d03a29848;
L_0000026d03a83910 .cmp/eq 6, L_0000026d03a28150, L_0000026d03a29890;
L_0000026d03a81f70 .cmp/eq 6, L_0000026d03a28510, L_0000026d03a298d8;
L_0000026d03a82a10 .functor MUXZ 32, L_0000026d03a71670, v0000026d039d8140_0, L_0000026d03a81f70, C4<>;
L_0000026d03a82f10 .functor MUXZ 32, L_0000026d03a82a10, L_0000026d03a71600, L_0000026d03a71130, C4<>;
S_0000026d039a43e0 .scope module, "ALUMux" "mux2x1" 3 83, 5 1 0, S_0000026d039a4250;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000026d039bb640 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000026d03a71830 .functor NOT 1, v0000026d039a7450_0, C4<0>, C4<0>, C4<0>;
v0000026d039a8850_0 .net *"_ivl_0", 0 0, L_0000026d03a71830;  1 drivers
v0000026d039a80d0_0 .net "in1", 31 0, L_0000026d03a71600;  alias, 1 drivers
v0000026d039a8a30_0 .net "in2", 31 0, L_0000026d03a82650;  alias, 1 drivers
v0000026d039a8ad0_0 .net "out", 31 0, L_0000026d03a82970;  alias, 1 drivers
v0000026d039a6cd0_0 .net "s", 0 0, v0000026d039a7450_0;  alias, 1 drivers
L_0000026d03a82970 .functor MUXZ 32, L_0000026d03a82650, L_0000026d03a71600, L_0000026d03a71830, C4<>;
S_0000026d03944190 .scope module, "CU" "controlUnit" 3 68, 6 1 0, S_0000026d039a4250;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_0000026d03a180a0 .param/l "RType" 0 4 2, C4<000000>;
P_0000026d03a180d8 .param/l "add" 0 4 5, C4<100000>;
P_0000026d03a18110 .param/l "addi" 0 4 8, C4<001000>;
P_0000026d03a18148 .param/l "addu" 0 4 5, C4<100001>;
P_0000026d03a18180 .param/l "and_" 0 4 5, C4<100100>;
P_0000026d03a181b8 .param/l "andi" 0 4 8, C4<001100>;
P_0000026d03a181f0 .param/l "beq" 0 4 10, C4<000100>;
P_0000026d03a18228 .param/l "bne" 0 4 10, C4<000101>;
P_0000026d03a18260 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000026d03a18298 .param/l "j" 0 4 12, C4<000010>;
P_0000026d03a182d0 .param/l "jal" 0 4 12, C4<000011>;
P_0000026d03a18308 .param/l "jr" 0 4 6, C4<001000>;
P_0000026d03a18340 .param/l "lw" 0 4 8, C4<100011>;
P_0000026d03a18378 .param/l "nor_" 0 4 5, C4<100111>;
P_0000026d03a183b0 .param/l "or_" 0 4 5, C4<100101>;
P_0000026d03a183e8 .param/l "ori" 0 4 8, C4<001101>;
P_0000026d03a18420 .param/l "sgt" 0 4 6, C4<101011>;
P_0000026d03a18458 .param/l "sll" 0 4 6, C4<000000>;
P_0000026d03a18490 .param/l "slt" 0 4 5, C4<101010>;
P_0000026d03a184c8 .param/l "slti" 0 4 8, C4<101010>;
P_0000026d03a18500 .param/l "srl" 0 4 6, C4<000010>;
P_0000026d03a18538 .param/l "sub" 0 4 5, C4<100010>;
P_0000026d03a18570 .param/l "subu" 0 4 5, C4<100011>;
P_0000026d03a185a8 .param/l "sw" 0 4 8, C4<101011>;
P_0000026d03a185e0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000026d03a18618 .param/l "xori" 0 4 8, C4<001110>;
v0000026d039a7270_0 .var "ALUOp", 3 0;
v0000026d039a7450_0 .var "ALUSrc", 0 0;
v0000026d039a74f0_0 .var "MemReadEn", 0 0;
v0000026d039a7590_0 .var "MemWriteEn", 0 0;
v0000026d039a7950_0 .var "MemtoReg", 0 0;
v0000026d039a7630_0 .var "RegDst", 0 0;
v0000026d039a79f0_0 .var "RegWriteEn", 0 0;
v0000026d039a7e50_0 .net "funct", 5 0, L_0000026d03a28150;  alias, 1 drivers
v0000026d039a7b30_0 .var "hlt", 0 0;
v0000026d039a7bd0_0 .net "opcode", 5 0, L_0000026d03a28510;  alias, 1 drivers
v0000026d039a7db0_0 .net "rst", 0 0, v0000026d03a283d0_0;  alias, 1 drivers
E_0000026d039bbd40 .event anyedge, v0000026d039a7db0_0, v0000026d039a7bd0_0, v0000026d039a7e50_0;
S_0000026d039443e0 .scope module, "InstMem" "IM" 3 64, 7 1 0, S_0000026d039a4250;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_0000026d039bb480 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_0000026d03a70fe0 .functor BUFZ 32, L_0000026d03a837d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000026d039a7c70_0 .net "Data_Out", 31 0, L_0000026d03a70fe0;  alias, 1 drivers
v0000026d039a7ef0 .array "InstMem", 0 1023, 31 0;
v0000026d039a7f90_0 .net *"_ivl_0", 31 0, L_0000026d03a837d0;  1 drivers
v0000026d039a8030_0 .net *"_ivl_3", 9 0, L_0000026d03a82d30;  1 drivers
v0000026d039a8170_0 .net *"_ivl_4", 11 0, L_0000026d03a823d0;  1 drivers
L_0000026d03a293c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000026d039861a0_0 .net *"_ivl_7", 1 0, L_0000026d03a293c8;  1 drivers
v0000026d03984b20_0 .net "addr", 31 0, v0000026d039d8140_0;  alias, 1 drivers
v0000026d03a21b60_0 .var/i "i", 31 0;
L_0000026d03a837d0 .array/port v0000026d039a7ef0, L_0000026d03a823d0;
L_0000026d03a82d30 .part v0000026d039d8140_0, 0, 10;
L_0000026d03a823d0 .concat [ 10 2 0 0], L_0000026d03a82d30, L_0000026d03a293c8;
S_0000026d038f29c0 .scope module, "RF" "registerFile" 3 74, 8 1 0, S_0000026d039a4250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_0000026d03a71670 .functor BUFZ 32, L_0000026d03a81d90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000026d03a71600 .functor BUFZ 32, L_0000026d03a83690, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000026d03a218e0_0 .net *"_ivl_0", 31 0, L_0000026d03a81d90;  1 drivers
v0000026d03a206c0_0 .net *"_ivl_10", 6 0, L_0000026d03a82b50;  1 drivers
L_0000026d03a294a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000026d03a20f80_0 .net *"_ivl_13", 1 0, L_0000026d03a294a0;  1 drivers
v0000026d03a208a0_0 .net *"_ivl_2", 6 0, L_0000026d03a83a50;  1 drivers
L_0000026d03a29458 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000026d03a21ac0_0 .net *"_ivl_5", 1 0, L_0000026d03a29458;  1 drivers
v0000026d03a210c0_0 .net *"_ivl_8", 31 0, L_0000026d03a83690;  1 drivers
v0000026d03a213e0_0 .net "clk", 0 0, L_0000026d03a710c0;  alias, 1 drivers
v0000026d03a20940_0 .var/i "i", 31 0;
v0000026d03a21480_0 .net "readData1", 31 0, L_0000026d03a71670;  alias, 1 drivers
v0000026d03a21660_0 .net "readData2", 31 0, L_0000026d03a71600;  alias, 1 drivers
v0000026d03a21c00_0 .net "readRegister1", 4 0, L_0000026d03a274d0;  alias, 1 drivers
v0000026d03a221a0_0 .net "readRegister2", 4 0, L_0000026d03a27390;  alias, 1 drivers
v0000026d03a217a0 .array "registers", 31 0, 31 0;
v0000026d03a21f20_0 .net "rst", 0 0, v0000026d03a283d0_0;  alias, 1 drivers
v0000026d03a20760_0 .net "we", 0 0, v0000026d039a79f0_0;  alias, 1 drivers
v0000026d03a21700_0 .net "writeData", 31 0, L_0000026d03a83730;  alias, 1 drivers
v0000026d03a20800_0 .net "writeRegister", 4 0, L_0000026d03a82dd0;  alias, 1 drivers
E_0000026d039bb540/0 .event negedge, v0000026d039a7db0_0;
E_0000026d039bb540/1 .event posedge, v0000026d03a213e0_0;
E_0000026d039bb540 .event/or E_0000026d039bb540/0, E_0000026d039bb540/1;
L_0000026d03a81d90 .array/port v0000026d03a217a0, L_0000026d03a83a50;
L_0000026d03a83a50 .concat [ 5 2 0 0], L_0000026d03a274d0, L_0000026d03a29458;
L_0000026d03a83690 .array/port v0000026d03a217a0, L_0000026d03a82b50;
L_0000026d03a82b50 .concat [ 5 2 0 0], L_0000026d03a27390, L_0000026d03a294a0;
S_0000026d038f2b50 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_0000026d038f29c0;
 .timescale 0 0;
v0000026d03a22560_0 .var/i "i", 31 0;
S_0000026d03941830 .scope module, "RFMux" "mux2x1" 3 72, 5 1 0, S_0000026d039a4250;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_0000026d039bb9c0 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_0000026d03a71ad0 .functor NOT 1, v0000026d039a7630_0, C4<0>, C4<0>, C4<0>;
v0000026d03a209e0_0 .net *"_ivl_0", 0 0, L_0000026d03a71ad0;  1 drivers
v0000026d03a21020_0 .net "in1", 4 0, L_0000026d03a27390;  alias, 1 drivers
v0000026d03a21fc0_0 .net "in2", 4 0, L_0000026d03a288d0;  alias, 1 drivers
v0000026d03a21160_0 .net "out", 4 0, L_0000026d03a82dd0;  alias, 1 drivers
v0000026d03a21520_0 .net "s", 0 0, v0000026d039a7630_0;  alias, 1 drivers
L_0000026d03a82dd0 .functor MUXZ 5, L_0000026d03a288d0, L_0000026d03a27390, L_0000026d03a71ad0, C4<>;
S_0000026d039419c0 .scope module, "WBMux" "mux2x1" 3 94, 5 1 0, S_0000026d039a4250;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000026d039bb680 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000026d03a714b0 .functor NOT 1, v0000026d039a7950_0, C4<0>, C4<0>, C4<0>;
v0000026d03a212a0_0 .net *"_ivl_0", 0 0, L_0000026d03a714b0;  1 drivers
v0000026d03a21840_0 .net "in1", 31 0, v0000026d03a20b20_0;  alias, 1 drivers
v0000026d03a20e40_0 .net "in2", 31 0, v0000026d03a22420_0;  alias, 1 drivers
v0000026d03a20d00_0 .net "out", 31 0, L_0000026d03a83730;  alias, 1 drivers
v0000026d03a21d40_0 .net "s", 0 0, v0000026d039a7950_0;  alias, 1 drivers
L_0000026d03a83730 .functor MUXZ 32, v0000026d03a22420_0, v0000026d03a20b20_0, L_0000026d03a714b0, C4<>;
S_0000026d0392d9d0 .scope module, "alu" "ALU" 3 88, 9 1 0, S_0000026d039a4250;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_0000026d0392db60 .param/l "ADD" 0 9 12, C4<0000>;
P_0000026d0392db98 .param/l "AND" 0 9 12, C4<0010>;
P_0000026d0392dbd0 .param/l "NOR" 0 9 12, C4<0101>;
P_0000026d0392dc08 .param/l "OR" 0 9 12, C4<0011>;
P_0000026d0392dc40 .param/l "SGT" 0 9 12, C4<0111>;
P_0000026d0392dc78 .param/l "SLL" 0 9 12, C4<1000>;
P_0000026d0392dcb0 .param/l "SLT" 0 9 12, C4<0110>;
P_0000026d0392dce8 .param/l "SRL" 0 9 12, C4<1001>;
P_0000026d0392dd20 .param/l "SUB" 0 9 12, C4<0001>;
P_0000026d0392dd58 .param/l "XOR" 0 9 12, C4<0100>;
P_0000026d0392dd90 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_0000026d0392ddc8 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_0000026d03a29920 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026d03a20a80_0 .net/2u *"_ivl_0", 31 0, L_0000026d03a29920;  1 drivers
v0000026d03a22380_0 .net "opSel", 3 0, v0000026d039a7270_0;  alias, 1 drivers
v0000026d03a21de0_0 .net "operand1", 31 0, L_0000026d03a82f10;  alias, 1 drivers
v0000026d03a21340_0 .net "operand2", 31 0, L_0000026d03a82970;  alias, 1 drivers
v0000026d03a20b20_0 .var "result", 31 0;
v0000026d03a21ca0_0 .net "zero", 0 0, L_0000026d03a83230;  alias, 1 drivers
E_0000026d039bb800 .event anyedge, v0000026d039a7270_0, v0000026d03a21de0_0, v0000026d039a8ad0_0;
L_0000026d03a83230 .cmp/eq 32, v0000026d03a20b20_0, L_0000026d03a29920;
S_0000026d03975ea0 .scope module, "branchcontroller" "BranchController" 3 44, 10 1 0, S_0000026d039a4250;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /INPUT 1 "excep_flag";
    .port_info 6 /OUTPUT 2 "PCsrc";
P_0000026d03a22680 .param/l "RType" 0 4 2, C4<000000>;
P_0000026d03a226b8 .param/l "add" 0 4 5, C4<100000>;
P_0000026d03a226f0 .param/l "addi" 0 4 8, C4<001000>;
P_0000026d03a22728 .param/l "addu" 0 4 5, C4<100001>;
P_0000026d03a22760 .param/l "and_" 0 4 5, C4<100100>;
P_0000026d03a22798 .param/l "andi" 0 4 8, C4<001100>;
P_0000026d03a227d0 .param/l "beq" 0 4 10, C4<000100>;
P_0000026d03a22808 .param/l "bne" 0 4 10, C4<000101>;
P_0000026d03a22840 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000026d03a22878 .param/l "j" 0 4 12, C4<000010>;
P_0000026d03a228b0 .param/l "jal" 0 4 12, C4<000011>;
P_0000026d03a228e8 .param/l "jr" 0 4 6, C4<001000>;
P_0000026d03a22920 .param/l "lw" 0 4 8, C4<100011>;
P_0000026d03a22958 .param/l "nor_" 0 4 5, C4<100111>;
P_0000026d03a22990 .param/l "or_" 0 4 5, C4<100101>;
P_0000026d03a229c8 .param/l "ori" 0 4 8, C4<001101>;
P_0000026d03a22a00 .param/l "sgt" 0 4 6, C4<101011>;
P_0000026d03a22a38 .param/l "sll" 0 4 6, C4<000000>;
P_0000026d03a22a70 .param/l "slt" 0 4 5, C4<101010>;
P_0000026d03a22aa8 .param/l "slti" 0 4 8, C4<101010>;
P_0000026d03a22ae0 .param/l "srl" 0 4 6, C4<000010>;
P_0000026d03a22b18 .param/l "sub" 0 4 5, C4<100010>;
P_0000026d03a22b50 .param/l "subu" 0 4 5, C4<100011>;
P_0000026d03a22b88 .param/l "sw" 0 4 8, C4<101011>;
P_0000026d03a22bc0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000026d03a22bf8 .param/l "xori" 0 4 8, C4<001110>;
v0000026d03a20bc0_0 .var "PCsrc", 1 0;
v0000026d03a22060_0 .net "excep_flag", 0 0, o0000026d039e1048;  alias, 0 drivers
v0000026d03a21980_0 .net "funct", 5 0, L_0000026d03a28150;  alias, 1 drivers
v0000026d03a20da0_0 .net "opcode", 5 0, L_0000026d03a28510;  alias, 1 drivers
v0000026d03a21a20_0 .net "operand1", 31 0, L_0000026d03a71670;  alias, 1 drivers
v0000026d03a20ee0_0 .net "operand2", 31 0, L_0000026d03a82970;  alias, 1 drivers
v0000026d03a20c60_0 .net "rst", 0 0, v0000026d03a283d0_0;  alias, 1 drivers
E_0000026d039bb400/0 .event anyedge, v0000026d039a7db0_0, v0000026d03a22060_0, v0000026d039a7bd0_0, v0000026d03a21480_0;
E_0000026d039bb400/1 .event anyedge, v0000026d039a8ad0_0, v0000026d039a7e50_0;
E_0000026d039bb400 .event/or E_0000026d039bb400/0, E_0000026d039bb400/1;
S_0000026d03976030 .scope module, "dataMem" "DM" 3 92, 11 1 0, S_0000026d039a4250;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v0000026d03a21e80 .array "DataMem", 0 1023, 31 0;
v0000026d03a21200_0 .net "address", 31 0, v0000026d03a20b20_0;  alias, 1 drivers
v0000026d03a22100_0 .net "clock", 0 0, L_0000026d03a71b40;  1 drivers
v0000026d03a22240_0 .net "data", 31 0, L_0000026d03a71600;  alias, 1 drivers
v0000026d03a222e0_0 .var/i "i", 31 0;
v0000026d03a22420_0 .var "q", 31 0;
v0000026d03a224c0_0 .net "rden", 0 0, v0000026d039a74f0_0;  alias, 1 drivers
v0000026d039d80a0_0 .net "wren", 0 0, v0000026d039a7590_0;  alias, 1 drivers
E_0000026d039bb600 .event posedge, v0000026d03a22100_0;
S_0000026d0395d4b0 .scope module, "pc" "programCounter" 3 61, 12 1 0, S_0000026d039a4250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_0000026d039bb780 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v0000026d039d81e0_0 .net "PCin", 31 0, L_0000026d03a83870;  alias, 1 drivers
v0000026d039d8140_0 .var "PCout", 31 0;
v0000026d039d8960_0 .net "clk", 0 0, L_0000026d03a710c0;  alias, 1 drivers
v0000026d039d7600_0 .net "rst", 0 0, v0000026d03a283d0_0;  alias, 1 drivers
    .scope S_0000026d03975ea0;
T_0 ;
    %wait E_0000026d039bb400;
    %load/vec4 v0000026d03a20c60_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000026d03a20bc0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000026d03a22060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000026d03a20bc0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0000026d03a20da0_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.10, 4;
    %load/vec4 v0000026d03a21a20_0;
    %load/vec4 v0000026d03a20ee0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.10;
    %flag_set/vec4 8;
    %jmp/1 T_0.9, 8;
    %load/vec4 v0000026d03a20da0_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.11, 4;
    %load/vec4 v0000026d03a21a20_0;
    %load/vec4 v0000026d03a20ee0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.11;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.9;
    %jmp/1 T_0.8, 8;
    %load/vec4 v0000026d03a20da0_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.8;
    %jmp/1 T_0.7, 8;
    %load/vec4 v0000026d03a20da0_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.7;
    %jmp/1 T_0.6, 8;
    %load/vec4 v0000026d03a20da0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.12, 4;
    %load/vec4 v0000026d03a21980_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.12;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.6;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000026d03a20bc0_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000026d03a20bc0_0, 0;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000026d0395d4b0;
T_1 ;
    %wait E_0000026d039bb540;
    %load/vec4 v0000026d039d7600_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000026d039d8140_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000026d039d81e0_0;
    %assign/vec4 v0000026d039d8140_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000026d039443e0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026d03a21b60_0, 0, 32;
T_2.0 ;
    %load/vec4 v0000026d03a21b60_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000026d03a21b60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026d039a7ef0, 0, 4;
    %load/vec4 v0000026d03a21b60_0;
    %addi 1, 0, 32;
    %store/vec4 v0000026d03a21b60_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 872546304, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026d039a7ef0, 0, 4;
    %pushi/vec4 538181642, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026d039a7ef0, 0, 4;
    %pushi/vec4 941555713, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026d039a7ef0, 0, 4;
    %pushi/vec4 805634048, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026d039a7ef0, 0, 4;
    %pushi/vec4 2359951360, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026d039a7ef0, 0, 4;
    %pushi/vec4 2360279040, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026d039a7ef0, 0, 4;
    %pushi/vec4 541196289, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026d039a7ef0, 0, 4;
    %pushi/vec4 42125355, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026d039a7ef0, 0, 4;
    %pushi/vec4 390004747, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026d039a7ef0, 0, 4;
    %pushi/vec4 4204576, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026d039a7ef0, 0, 4;
    %pushi/vec4 2360344576, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026d039a7ef0, 0, 4;
    %pushi/vec4 34263083, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026d039a7ef0, 0, 4;
    %pushi/vec4 322961411, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026d039a7ef0, 0, 4;
    %pushi/vec4 33574949, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026d039a7ef0, 0, 4;
    %pushi/vec4 134217734, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026d039a7ef0, 0, 4;
    %pushi/vec4 34592810, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026d039a7ef0, 0, 4;
    %pushi/vec4 325124086, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026d039a7ef0, 0, 4;
    %pushi/vec4 33585184, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026d039a7ef0, 0, 4;
    %pushi/vec4 134217734, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026d039a7ef0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026d039a7ef0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026d039a7ef0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026d039a7ef0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026d039a7ef0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026d039a7ef0, 0, 4;
    %end;
    .thread T_2;
    .scope S_0000026d03944190;
T_3 ;
    %wait E_0000026d039bbd40;
    %load/vec4 v0000026d039a7db0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v0000026d039a7b30_0, 0;
    %split/vec4 4;
    %assign/vec4 v0000026d039a7270_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026d039a7450_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026d039a79f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026d039a7590_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026d039a7950_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026d039a74f0_0, 0;
    %assign/vec4 v0000026d039a7630_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v0000026d039a7b30_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v0000026d039a7270_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0000026d039a7450_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000026d039a79f0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000026d039a7590_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000026d039a7950_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000026d039a74f0_0, 0, 1;
    %store/vec4 v0000026d039a7630_0, 0, 1;
    %load/vec4 v0000026d039a7bd0_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026d039a7b30_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026d039a7630_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026d039a79f0_0, 0;
    %load/vec4 v0000026d039a7e50_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000026d039a7270_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000026d039a7270_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000026d039a7270_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000026d039a7270_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000026d039a7270_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000026d039a7270_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000026d039a7270_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000026d039a7270_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000026d039a7270_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000026d039a7270_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026d039a7450_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000026d039a7270_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026d039a7450_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000026d039a7270_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000026d039a7270_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026d039a79f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026d039a7630_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026d039a7450_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026d039a79f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026d039a7630_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026d039a7450_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000026d039a7270_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026d039a79f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026d039a7450_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000026d039a7270_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026d039a79f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026d039a7450_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000026d039a7270_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026d039a79f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026d039a7450_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000026d039a7270_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026d039a79f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026d039a7450_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026d039a74f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026d039a79f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026d039a7450_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026d039a7950_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026d039a7590_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026d039a7450_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000026d039a7270_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000026d039a7270_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000026d038f29c0;
T_4 ;
    %wait E_0000026d039bb540;
    %fork t_1, S_0000026d038f2b50;
    %jmp t_0;
    .scope S_0000026d038f2b50;
t_1 ;
    %load/vec4 v0000026d03a21f20_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026d03a22560_0, 0, 32;
T_4.2 ;
    %load/vec4 v0000026d03a22560_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000026d03a22560_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026d03a217a0, 0, 4;
    %load/vec4 v0000026d03a22560_0;
    %addi 1, 0, 32;
    %store/vec4 v0000026d03a22560_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000026d03a20760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0000026d03a21700_0;
    %load/vec4 v0000026d03a20800_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026d03a217a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026d03a217a0, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_0000026d038f29c0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_0000026d038f29c0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026d03a20940_0, 0, 32;
T_5.0 ;
    %load/vec4 v0000026d03a20940_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v0000026d03a20940_0;
    %ix/getv/s 4, v0000026d03a20940_0;
    %load/vec4a v0000026d03a217a0, 4;
    %ix/getv/s 4, v0000026d03a20940_0;
    %load/vec4a v0000026d03a217a0, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0000026d03a20940_0;
    %addi 1, 0, 32;
    %store/vec4 v0000026d03a20940_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0000026d0392d9d0;
T_6 ;
    %wait E_0000026d039bb800;
    %load/vec4 v0000026d03a22380_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000026d03a20b20_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v0000026d03a21de0_0;
    %load/vec4 v0000026d03a21340_0;
    %add;
    %assign/vec4 v0000026d03a20b20_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v0000026d03a21de0_0;
    %load/vec4 v0000026d03a21340_0;
    %sub;
    %assign/vec4 v0000026d03a20b20_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v0000026d03a21de0_0;
    %load/vec4 v0000026d03a21340_0;
    %and;
    %assign/vec4 v0000026d03a20b20_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v0000026d03a21de0_0;
    %load/vec4 v0000026d03a21340_0;
    %or;
    %assign/vec4 v0000026d03a20b20_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v0000026d03a21de0_0;
    %load/vec4 v0000026d03a21340_0;
    %xor;
    %assign/vec4 v0000026d03a20b20_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v0000026d03a21de0_0;
    %load/vec4 v0000026d03a21340_0;
    %or;
    %inv;
    %assign/vec4 v0000026d03a20b20_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v0000026d03a21de0_0;
    %load/vec4 v0000026d03a21340_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v0000026d03a20b20_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v0000026d03a21340_0;
    %load/vec4 v0000026d03a21de0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v0000026d03a20b20_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v0000026d03a21de0_0;
    %ix/getv 4, v0000026d03a21340_0;
    %shiftl 4;
    %assign/vec4 v0000026d03a20b20_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v0000026d03a21de0_0;
    %ix/getv 4, v0000026d03a21340_0;
    %shiftr 4;
    %assign/vec4 v0000026d03a20b20_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000026d03976030;
T_7 ;
    %wait E_0000026d039bb600;
    %load/vec4 v0000026d03a224c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000026d03a21200_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000026d03a21e80, 4;
    %assign/vec4 v0000026d03a22420_0, 0;
T_7.0 ;
    %load/vec4 v0000026d039d80a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0000026d03a22240_0;
    %ix/getv 3, v0000026d03a21200_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026d03a21e80, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000026d03976030;
T_8 ;
    %pushi/vec4 16, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026d03a21e80, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026d03a21e80, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026d03a21e80, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026d03a21e80, 0, 4;
    %pushi/vec4 32, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026d03a21e80, 0, 4;
    %pushi/vec4 25, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026d03a21e80, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026d03a21e80, 0, 4;
    %pushi/vec4 30, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026d03a21e80, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026d03a21e80, 0, 4;
    %pushi/vec4 11, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026d03a21e80, 0, 4;
    %end;
    .thread T_8;
    .scope S_0000026d03976030;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 41 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026d03a222e0_0, 0, 32;
T_9.0 ;
    %load/vec4 v0000026d03a222e0_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v0000026d03a222e0_0;
    %load/vec4a v0000026d03a21e80, 4;
    %vpi_call 11 43 "$display", "Mem[%d] = %d", &PV<v0000026d03a222e0_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v0000026d03a222e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000026d03a222e0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0000026d039a4250;
T_10 ;
    %wait E_0000026d039bb540;
    %load/vec4 v0000026d03a25100_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026d03a26140_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000026d03a26140_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000026d03a26140_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000026d039a3f30;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026d03a27250_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026d03a283d0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0000026d039a3f30;
T_12 ;
    %delay 1, 0;
    %load/vec4 v0000026d03a27250_0;
    %inv;
    %assign/vec4 v0000026d03a27250_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0000026d039a3f30;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./Max&MinArray/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026d03a283d0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026d03a283d0_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v0000026d03a27b10_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
