$date
	Sun Oct 23 02:29:27 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#87068
b10100 !
1"
#87070
b10100 &
b10100 %
1$
#87071
0"
#87074
b1010 &
b1010 %
#87078
b101 &
b101 %
#87082
b10000 &
b10000 %
#87086
b1000 &
b1000 %
#87090
b100 &
b100 %
#87094
b10 &
b10 %
#87098
b1 &
b1 %
1#
#87102
b0 &
0#
b0 %
0$
#1146737
b1100 !
1"
#1146738
b1100 &
b1100 %
1$
#1146739
0"
#1146742
b110 &
b110 %
#1146746
b11 &
b11 %
#1146750
b1010 &
b1010 %
#1146754
b101 &
b101 %
#1146758
b10000 &
b10000 %
#1146762
b1000 &
b1000 %
#1146766
b100 &
b100 %
#1146770
b10 &
b10 %
#1146774
b1 &
1#
b1 %
#1146778
b0 &
b0 %
0#
0$
#2091333
b11010 !
1"
#2091334
b11010 &
b11010 %
1$
#2091335
0"
#2091338
b1101 &
b1101 %
#2091342
b101000 &
b101000 %
#2091346
b10100 &
b10100 %
#2091350
b1010 &
b1010 %
#2091354
b101 &
b101 %
#2091358
b10000 &
b10000 %
#2091362
b1000 &
b1000 %
#2091366
b100 &
b100 %
#2091370
b10 &
b10 %
#2091374
b1 &
1#
b1 %
#2091378
b0 &
b0 %
0#
0$
#4500012
