
==========================================================================
global place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
global place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
global place report_worst_slack
--------------------------------------------------------------------------
worst slack 7.43

==========================================================================
global place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: skid_reg[3]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.06    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
    18    0.23    1.75    1.78    1.98 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
                                         net1 (net)
                  1.75    0.00    1.98 ^ skid_reg[3]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.98   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ skid_reg[3]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.49    0.49   library removal time
                                  0.49   data required time
-----------------------------------------------------------------------------
                                  0.49   data required time
                                 -1.98   data arrival time
-----------------------------------------------------------------------------
                                  1.49   slack (MET)


Startpoint: m_ready (input port clocked by core_clock)
Endpoint: skid_valid_reg$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     3    0.10    0.00    0.00    0.20 ^ m_ready (in)
                                         m_ready (net)
                  0.00    0.00    0.20 ^ _106_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
     1    0.01    0.07    0.05    0.25 v _106_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
                                         _016_ (net)
                  0.07    0.00    0.25 v skid_valid_reg$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.25   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ skid_valid_reg$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.04    0.04   library hold time
                                  0.04   data required time
-----------------------------------------------------------------------------
                                  0.04   data required time
                                 -0.25   data arrival time
-----------------------------------------------------------------------------
                                  0.22   slack (MET)



==========================================================================
global place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: data_reg[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.06    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
    18    0.23    1.75    1.78    1.98 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
                                         net1 (net)
                  1.75    0.00    1.98 ^ data_reg[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.98   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ data_reg[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.59    9.41   library recovery time
                                  9.41   data required time
-----------------------------------------------------------------------------
                                  9.41   data required time
                                 -1.98   data arrival time
-----------------------------------------------------------------------------
                                  7.43   slack (MET)


Startpoint: valid_reg$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: data_reg[3]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ valid_reg$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     6    0.14    0.53    0.70    0.70 ^ valid_reg$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         m_valid (net)
                  0.53    0.00    0.70 ^ _054_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     9    0.10    0.38    0.26    0.95 v _054_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _019_ (net)
                  0.38    0.00    0.95 v _077_/A3 (gf180mcu_fd_sc_mcu9t5v0__or3_2)
     1    0.01    0.11    0.33    1.28 v _077_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
                                         _038_ (net)
                  0.11    0.00    1.28 v _078_/C (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
     1    0.01    0.36    0.16    1.44 ^ _078_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
                                         _039_ (net)
                  0.36    0.00    1.44 ^ _079_/B (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.01    0.18    0.12    1.55 v _079_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _003_ (net)
                  0.18    0.00    1.55 v data_reg[3]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.55   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ data_reg[3]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.15    9.85   library setup time
                                  9.85   data required time
-----------------------------------------------------------------------------
                                  9.85   data required time
                                 -1.55   data arrival time
-----------------------------------------------------------------------------
                                  8.30   slack (MET)



==========================================================================
global place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: data_reg[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.06    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
    18    0.23    1.75    1.78    1.98 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
                                         net1 (net)
                  1.75    0.00    1.98 ^ data_reg[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.98   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ data_reg[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.59    9.41   library recovery time
                                  9.41   data required time
-----------------------------------------------------------------------------
                                  9.41   data required time
                                 -1.98   data arrival time
-----------------------------------------------------------------------------
                                  7.43   slack (MET)


Startpoint: valid_reg$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: data_reg[3]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ valid_reg$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     6    0.14    0.53    0.70    0.70 ^ valid_reg$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         m_valid (net)
                  0.53    0.00    0.70 ^ _054_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     9    0.10    0.38    0.26    0.95 v _054_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _019_ (net)
                  0.38    0.00    0.95 v _077_/A3 (gf180mcu_fd_sc_mcu9t5v0__or3_2)
     1    0.01    0.11    0.33    1.28 v _077_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
                                         _038_ (net)
                  0.11    0.00    1.28 v _078_/C (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
     1    0.01    0.36    0.16    1.44 ^ _078_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
                                         _039_ (net)
                  0.36    0.00    1.44 ^ _079_/B (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.01    0.18    0.12    1.55 v _079_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _003_ (net)
                  0.18    0.00    1.55 v data_reg[3]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.55   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ data_reg[3]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.15    9.85   library setup time
                                  9.85   data required time
-----------------------------------------------------------------------------
                                  9.85   data required time
                                 -1.55   data arrival time
-----------------------------------------------------------------------------
                                  8.30   slack (MET)



==========================================================================
global place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             4.11e-03   1.57e-03   1.09e-08   5.68e-03  52.3%
Combinational          3.20e-03   1.97e-03   1.43e-08   5.17e-03  47.7%
Clock                  0.00e+00   0.00e+00   6.36e-08   6.36e-08   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  7.31e-03   3.54e-03   8.88e-08   1.08e-02 100.0%
                          67.4%      32.6%       0.0%
