xpm_cdc.sv,systemverilog,xil_defaultlib,../../../../../../../../../../../misc/linuxws/packages/xilinx_2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../../lab_1.srcs/sources_1/bd/zynq/ipshared/02c8/hdl/verilog"incdir="../../../../lab_1.srcs/sources_1/bd/zynq/ipshared/e2dd/hdl/verilog"
xpm_fifo.sv,systemverilog,xil_defaultlib,../../../../../../../../../../../misc/linuxws/packages/xilinx_2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv,incdir="../../../../lab_1.srcs/sources_1/bd/zynq/ipshared/02c8/hdl/verilog"incdir="../../../../lab_1.srcs/sources_1/bd/zynq/ipshared/e2dd/hdl/verilog"
xpm_memory.sv,systemverilog,xil_defaultlib,../../../../../../../../../../../misc/linuxws/packages/xilinx_2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,incdir="../../../../lab_1.srcs/sources_1/bd/zynq/ipshared/02c8/hdl/verilog"incdir="../../../../lab_1.srcs/sources_1/bd/zynq/ipshared/e2dd/hdl/verilog"
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../../../../../misc/linuxws/packages/xilinx_2017.4/Vivado/2017.4/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../../lab_1.srcs/sources_1/bd/zynq/ipshared/02c8/hdl/verilog"incdir="../../../../lab_1.srcs/sources_1/bd/zynq/ipshared/e2dd/hdl/verilog"
zynq_processing_system7_0_0_sim_netlist.v,verilog,xil_defaultlib,/home/ecelrc/students/gguglielmo/micro/vivado/lab_1/lab_1.srcs/sources_1/bd/zynq/ip/zynq_processing_system7_0_0/zynq_processing_system7_0_0_sim_netlist.v,incdir="../../../../lab_1.srcs/sources_1/bd/zynq/ipshared/02c8/hdl/verilog"incdir="../../../../lab_1.srcs/sources_1/bd/zynq/ipshared/e2dd/hdl/verilog"
zynq_blk_mem_gen_0_0_sim_netlist.v,verilog,xil_defaultlib,/home/ecelrc/students/gguglielmo/micro/vivado/lab_1/lab_1.srcs/sources_1/bd/zynq/ip/zynq_blk_mem_gen_0_0/zynq_blk_mem_gen_0_0_sim_netlist.v,incdir="../../../../lab_1.srcs/sources_1/bd/zynq/ipshared/02c8/hdl/verilog"incdir="../../../../lab_1.srcs/sources_1/bd/zynq/ipshared/e2dd/hdl/verilog"
zynq_axi_bram_ctrl_0_1_sim_netlist.v,verilog,xil_defaultlib,/home/ecelrc/students/gguglielmo/micro/vivado/lab_1/lab_1.srcs/sources_1/bd/zynq/ip/zynq_axi_bram_ctrl_0_1/zynq_axi_bram_ctrl_0_1_sim_netlist.v,incdir="../../../../lab_1.srcs/sources_1/bd/zynq/ipshared/02c8/hdl/verilog"incdir="../../../../lab_1.srcs/sources_1/bd/zynq/ipshared/e2dd/hdl/verilog"
zynq_axi_bram_ctrl_1_0_sim_netlist.v,verilog,xil_defaultlib,/home/ecelrc/students/gguglielmo/micro/vivado/lab_1/lab_1.srcs/sources_1/bd/zynq/ip/zynq_axi_bram_ctrl_1_0/zynq_axi_bram_ctrl_1_0_sim_netlist.v,incdir="../../../../lab_1.srcs/sources_1/bd/zynq/ipshared/02c8/hdl/verilog"incdir="../../../../lab_1.srcs/sources_1/bd/zynq/ipshared/e2dd/hdl/verilog"
zynq_smartconnect_0_0_sim_netlist.v,verilog,xil_defaultlib,/home/ecelrc/students/gguglielmo/micro/vivado/lab_1/lab_1.srcs/sources_1/bd/zynq/ip/zynq_smartconnect_0_0/zynq_smartconnect_0_0_sim_netlist.v,incdir="../../../../lab_1.srcs/sources_1/bd/zynq/ipshared/02c8/hdl/verilog"incdir="../../../../lab_1.srcs/sources_1/bd/zynq/ipshared/e2dd/hdl/verilog"
bd_2d56.v,verilog,xil_defaultlib,../../../../lab_1.srcs/sources_1/bd/zynq/ip/zynq_smartconnect_0_0/bd_0/sim/bd_2d56.v,incdir="../../../../lab_1.srcs/sources_1/bd/zynq/ipshared/02c8/hdl/verilog"incdir="../../../../lab_1.srcs/sources_1/bd/zynq/ipshared/e2dd/hdl/verilog"
zynq_smartconnect_1_0_sim_netlist.v,verilog,xil_defaultlib,/home/ecelrc/students/gguglielmo/micro/vivado/lab_1/lab_1.srcs/sources_1/bd/zynq/ip/zynq_smartconnect_1_0/zynq_smartconnect_1_0_sim_netlist.v,incdir="../../../../lab_1.srcs/sources_1/bd/zynq/ipshared/02c8/hdl/verilog"incdir="../../../../lab_1.srcs/sources_1/bd/zynq/ipshared/e2dd/hdl/verilog"
bd_ed07.v,verilog,xil_defaultlib,../../../../lab_1.srcs/sources_1/bd/zynq/ip/zynq_smartconnect_1_0/bd_0/sim/bd_ed07.v,incdir="../../../../lab_1.srcs/sources_1/bd/zynq/ipshared/02c8/hdl/verilog"incdir="../../../../lab_1.srcs/sources_1/bd/zynq/ipshared/e2dd/hdl/verilog"
zynq_axi_cdma_0_0_sim_netlist.v,verilog,xil_defaultlib,/home/ecelrc/students/gguglielmo/micro/vivado/lab_1/lab_1.srcs/sources_1/bd/zynq/ip/zynq_axi_cdma_0_0/zynq_axi_cdma_0_0_sim_netlist.v,incdir="../../../../lab_1.srcs/sources_1/bd/zynq/ipshared/02c8/hdl/verilog"incdir="../../../../lab_1.srcs/sources_1/bd/zynq/ipshared/e2dd/hdl/verilog"
zynq_proc_sys_reset_0_0_sim_netlist.v,verilog,xil_defaultlib,/home/ecelrc/students/gguglielmo/micro/vivado/lab_1/lab_1.srcs/sources_1/bd/zynq/ip/zynq_proc_sys_reset_0_0/zynq_proc_sys_reset_0_0_sim_netlist.v,incdir="../../../../lab_1.srcs/sources_1/bd/zynq/ipshared/02c8/hdl/verilog"incdir="../../../../lab_1.srcs/sources_1/bd/zynq/ipshared/e2dd/hdl/verilog"
zynq_gpio_lab_1_0_0_sim_netlist.v,verilog,xil_defaultlib,/home/ecelrc/students/gguglielmo/micro/vivado/lab_1/lab_1.srcs/sources_1/bd/zynq/ip/zynq_gpio_lab_1_0_0/zynq_gpio_lab_1_0_0_sim_netlist.v,incdir="../../../../lab_1.srcs/sources_1/bd/zynq/ipshared/02c8/hdl/verilog"incdir="../../../../lab_1.srcs/sources_1/bd/zynq/ipshared/e2dd/hdl/verilog"
glbl.v,Verilog,xil_defaultlib,glbl.v
