# vhdl_cpu_sim
This project is a vhdl simulation of a basic implementation of a MIPS CPU developed using Vivado.

The included pdf contains a timing analysis of the multiplication instruction and the tcl script used in testing

Div.txt is a MIPS assembly program to prefrom integer division without the use of division instruction.
