
// -----------
// This file was generated by riscv_ctg (https://github.com/riscv-software-src/riscv-ctg)
// version   : 0.12.2
// timestamp : Wed Sep 25 06:03:37 2024 GMT
// usage     : riscv_ctg \
//                  -- cgf //                  --cgf /home/riscv/testing/riscv-ctg/sample_cgfs/dataset.cgf \
//                  --cgf /home/riscv/testing/riscv-ctg/sample_cgfs/sample_cgfs_fext/RV32Zhinx/rv32h_fnmadd.cgf \
 \
//                  -- xlen 32  \
//                  --randomize \
// -----------
//
// -----------
// Copyright (c) 2020. RISC-V International. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the fnmadd.h instruction of the RISC-V RV32_Zfinx_Zhinx,RV64_Zfinx_Zhinx extension for the fnmadd_b3 covergroup.
// 
#include "model_test.h"
#include "arch_test.h"
RVTEST_ISA("RV32I_Zfinx_Zhinx,RV64I_Zfinx_Zhinx")

.section .text.init
.globl rvtest_entry_point
rvtest_entry_point:
RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*Zfinx.*Zhinx.*);def TEST_CASE_1=True;",fnmadd_b3)

RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x7,test_dataset_0)
RVTEST_SIGBASE(x5,signature_x5_1)

inst_0:
// rs1 == rs3 != rs2 and rs1 == rs3 != rd and rd != rs2, rs1==x2, rs2==x21, rs3==x2, rd==x1,fs1 == 0 and fe1 == 0x1e and fm1 == 0x257 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x024 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x292 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x2; op2:x21; op3:x2; dest:x1; op1val:0x7a57; op2val:0x3c24;
op3val:0x7a57; valaddr_reg:x7; val_offset:0*FLEN/8; rmval:dyn;
testreg:x6; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x1, x2, x21, x2, dyn, 0, 0, x7, 0*FLEN/8, x11, x5, x6)

inst_1:
// rs2 == rs3 != rs1 and rs2 == rs3 != rd and rd != rs1, rs1==x13, rs2==x8, rs3==x8, rd==x12,fs1 == 0 and fe1 == 0x1e and fm1 == 0x257 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x024 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x292 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x13; op2:x8; op3:x8; dest:x12; op1val:0x7a57; op2val:0x3c24;
op3val:0x3c24; valaddr_reg:x7; val_offset:3*FLEN/8; rmval:dyn;
testreg:x6; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x12, x13, x8, x8, dyn, 32, 0, x7, 3*FLEN/8, x11, x5, x6)

inst_2:
// rs1 != rs2 and rs1 != rd and rs1 != rs3 and rs2 != rs3 and rs2 != rd and rs3 != rd, rs1==x28, rs2==x20, rs3==x13, rd==x18,fs1 == 0 and fe1 == 0x1e and fm1 == 0x257 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x024 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x292 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x28; op2:x20; op3:x13; dest:x18; op1val:0x7a57; op2val:0x3c24;
op3val:0x7a92; valaddr_reg:x7; val_offset:6*FLEN/8; rmval:dyn;
testreg:x6; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x18, x28, x20, x13, dyn, 64, 0, x7, 6*FLEN/8, x11, x5, x6)

inst_3:
// rs2 == rd != rs1 and rs2 == rd != rs3 and rs3 != rs1, rs1==x19, rs2==x27, rs3==x18, rd==x27,fs1 == 0 and fe1 == 0x1e and fm1 == 0x257 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x024 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x292 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x19; op2:x27; op3:x18; dest:x27; op1val:0x7a57; op2val:0x3c24;
op3val:0x7a92; valaddr_reg:x7; val_offset:9*FLEN/8; rmval:dyn;
testreg:x6; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x27, x19, x27, x18, dyn, 96, 0, x7, 9*FLEN/8, x11, x5, x6)

inst_4:
// rs1 == rd == rs3 != rs2, rs1==x15, rs2==x29, rs3==x15, rd==x15,fs1 == 0 and fe1 == 0x1e and fm1 == 0x257 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x024 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x292 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x15; op2:x29; op3:x15; dest:x15; op1val:0x7a57; op2val:0x3c24;
op3val:0x7a57; valaddr_reg:x7; val_offset:12*FLEN/8; rmval:dyn;
testreg:x6; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x15, x15, x29, x15, dyn, 128, 0, x7, 12*FLEN/8, x11, x5, x6)

inst_5:
// rs1 == rs2 == rs3 != rd, rs1==x22, rs2==x22, rs3==x22, rd==x3,fs1 == 0 and fe1 == 0x1d and fm1 == 0x3c1 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x050 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x02f and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x22; op2:x22; op3:x22; dest:x3; op1val:0x77c1; op2val:0x77c1;
op3val:0x77c1; valaddr_reg:x7; val_offset:15*FLEN/8; rmval:dyn;
testreg:x6; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x3, x22, x22, x22, dyn, 0, 0, x7, 15*FLEN/8, x11, x5, x6)

inst_6:
// rs1 == rs2 != rs3 and rs1 == rs2 != rd and rd != rs3, rs1==x9, rs2==x9, rs3==x12, rd==x19,fs1 == 0 and fe1 == 0x1d and fm1 == 0x3c1 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x050 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x02f and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x9; op2:x9; op3:x12; dest:x19; op1val:0x77c1; op2val:0x77c1;
op3val:0x742f; valaddr_reg:x7; val_offset:18*FLEN/8; rmval:dyn;
testreg:x6; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x19, x9, x9, x12, dyn, 32, 0, x7, 18*FLEN/8, x11, x5, x6)

inst_7:
// rd == rs2 == rs3 != rs1, rs1==x26, rs2==x4, rs3==x4, rd==x4,fs1 == 0 and fe1 == 0x1d and fm1 == 0x3c1 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x050 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x02f and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x26; op2:x4; op3:x4; dest:x4; op1val:0x77c1; op2val:0x3850;
op3val:0x3850; valaddr_reg:x7; val_offset:21*FLEN/8; rmval:dyn;
testreg:x6; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x4, x26, x4, x4, dyn, 64, 0, x7, 21*FLEN/8, x11, x5, x6)

inst_8:
// rs1 == rd != rs2 and rs1 == rd != rs3 and rs3 != rs2, rs1==x17, rs2==x1, rs3==x31, rd==x17,fs1 == 0 and fe1 == 0x1d and fm1 == 0x3c1 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x050 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x02f and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x17; op2:x1; op3:x31; dest:x17; op1val:0x77c1; op2val:0x3850;
op3val:0x742f; valaddr_reg:x7; val_offset:24*FLEN/8; rmval:dyn;
testreg:x6; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x17, x17, x1, x31, dyn, 96, 0, x7, 24*FLEN/8, x11, x5, x6)

inst_9:
// rs1 == rs2 == rs3 == rd, rs1==x10, rs2==x10, rs3==x10, rd==x10,fs1 == 0 and fe1 == 0x1d and fm1 == 0x3c1 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x050 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x02f and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x10; op2:x10; op3:x10; dest:x10; op1val:0x77c1; op2val:0x77c1;
op3val:0x77c1; valaddr_reg:x7; val_offset:27*FLEN/8; rmval:dyn;
testreg:x6; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x10, x10, x10, x10, dyn, 128, 0, x7, 27*FLEN/8, x11, x5, x6)

inst_10:
// rs3 == rd != rs1 and rs3 == rd != rs2 and rs2 != rs1, rs1==x27, rs2==x24, rs3==x28, rd==x28,fs1 == 0 and fe1 == 0x13 and fm1 == 0x3a5 and fs2 == 0 and fe2 == 0x19 and fm2 == 0x18b and fs3 == 0 and fe3 == 0x1e and fm3 == 0x14c and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x27; op2:x24; op3:x28; dest:x28; op1val:0x4fa5; op2val:0x658b;
op3val:0x794c; valaddr_reg:x7; val_offset:30*FLEN/8; rmval:dyn;
testreg:x6; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x28, x27, x24, x28, dyn, 0, 0, x7, 30*FLEN/8, x11, x5, x6)

inst_11:
// rs1 == rs2 == rd != rs3, rs1==x16, rs2==x16, rs3==x21, rd==x16,fs1 == 0 and fe1 == 0x13 and fm1 == 0x3a5 and fs2 == 0 and fe2 == 0x19 and fm2 == 0x18b and fs3 == 0 and fe3 == 0x1e and fm3 == 0x14c and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x16; op2:x16; op3:x21; dest:x16; op1val:0x4fa5; op2val:0x4fa5;
op3val:0x794c; valaddr_reg:x7; val_offset:33*FLEN/8; rmval:dyn;
testreg:x6; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x16, x16, x16, x21, dyn, 32, 0, x7, 33*FLEN/8, x11, x5, x6)
RVTEST_VALBASEUPD(x16,test_dataset_1)

inst_12:
// rs1==x24, rs2==x11, rs3==x1, rd==x21,fs1 == 0 and fe1 == 0x13 and fm1 == 0x3a5 and fs2 == 0 and fe2 == 0x19 and fm2 == 0x18b and fs3 == 0 and fe3 == 0x1e and fm3 == 0x14c and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x24; op2:x11; op3:x1; dest:x21; op1val:0x4fa5; op2val:0x658b;
op3val:0x794c; valaddr_reg:x16; val_offset:0*FLEN/8; rmval:dyn;
testreg:x6; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x21, x24, x11, x1, dyn, 64, 0, x16, 0*FLEN/8, x17, x5, x6)

inst_13:
// rs1==x21, rs2==x30, rs3==x24, rd==x26,fs1 == 0 and fe1 == 0x13 and fm1 == 0x3a5 and fs2 == 0 and fe2 == 0x19 and fm2 == 0x18b and fs3 == 0 and fe3 == 0x1e and fm3 == 0x14c and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x21; op2:x30; op3:x24; dest:x26; op1val:0x4fa5; op2val:0x658b;
op3val:0x794c; valaddr_reg:x16; val_offset:3*FLEN/8; rmval:dyn;
testreg:x6; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x26, x21, x30, x24, dyn, 96, 0, x16, 3*FLEN/8, x17, x5, x6)

inst_14:
// rs1==x12, rs2==x25, rs3==x0, rd==x22,fs1 == 0 and fe1 == 0x13 and fm1 == 0x3a5 and fs2 == 0 and fe2 == 0x19 and fm2 == 0x18b and fs3 == 0 and fe3 == 0x1e and fm3 == 0x14c and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x12; op2:x25; op3:x0; dest:x22; op1val:0x4fa5; op2val:0x658b;
op3val:0x0; valaddr_reg:x16; val_offset:6*FLEN/8; rmval:dyn;
testreg:x1; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x22, x12, x25, x0, dyn, 128, 0, x16, 6*FLEN/8, x17, x5, x1)
RVTEST_SIGBASE(x10,signature_x10_0)

inst_15:
// rs1==x7, rs2==x15, rs3==x16, rd==x25,fs1 == 0 and fe1 == 0x1d and fm1 == 0x385 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x276 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x213 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x7; op2:x15; op3:x16; dest:x25; op1val:0x7785; op2val:0x3e76;
op3val:0x7a13; valaddr_reg:x16; val_offset:9*FLEN/8; rmval:dyn;
testreg:x1; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x25, x7, x15, x16, dyn, 0, 0, x16, 9*FLEN/8, x17, x10, x1)

inst_16:
// rs1==x14, rs2==x13, rs3==x26, rd==x2,fs1 == 0 and fe1 == 0x1d and fm1 == 0x385 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x276 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x213 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x14; op2:x13; op3:x26; dest:x2; op1val:0x7785; op2val:0x3e76;
op3val:0x7a13; valaddr_reg:x16; val_offset:12*FLEN/8; rmval:dyn;
testreg:x1; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x2, x14, x13, x26, dyn, 32, 0, x16, 12*FLEN/8, x17, x10, x1)

inst_17:
// rs1==x31, rs2==x18, rs3==x3, rd==x23,fs1 == 0 and fe1 == 0x1d and fm1 == 0x385 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x276 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x213 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x31; op2:x18; op3:x3; dest:x23; op1val:0x7785; op2val:0x3e76;
op3val:0x7a13; valaddr_reg:x16; val_offset:15*FLEN/8; rmval:dyn;
testreg:x1; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x23, x31, x18, x3, dyn, 64, 0, x16, 15*FLEN/8, x17, x10, x1)

inst_18:
// rs1==x5, rs2==x26, rs3==x20, rd==x8,fs1 == 0 and fe1 == 0x1d and fm1 == 0x385 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x276 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x213 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x5; op2:x26; op3:x20; dest:x8; op1val:0x7785; op2val:0x3e76;
op3val:0x7a13; valaddr_reg:x16; val_offset:18*FLEN/8; rmval:dyn;
testreg:x1; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x8, x5, x26, x20, dyn, 96, 0, x16, 18*FLEN/8, x17, x10, x1)

inst_19:
// rs1==x8, rs2==x7, rs3==x25, rd==x9,fs1 == 0 and fe1 == 0x1d and fm1 == 0x385 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x276 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x213 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x8; op2:x7; op3:x25; dest:x9; op1val:0x7785; op2val:0x3e76;
op3val:0x7a13; valaddr_reg:x16; val_offset:21*FLEN/8; rmval:dyn;
testreg:x1; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x9, x8, x7, x25, dyn, 128, 0, x16, 21*FLEN/8, x17, x10, x1)

inst_20:
// rs1==x6, rs2==x2, rs3==x19, rd==x14,fs1 == 0 and fe1 == 0x1d and fm1 == 0x1f7 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x020 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x228 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x6; op2:x2; op3:x19; dest:x14; op1val:0x75f7; op2val:0x4020;
op3val:0x7a28; valaddr_reg:x16; val_offset:24*FLEN/8; rmval:dyn;
testreg:x1; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x14, x6, x2, x19, dyn, 0, 0, x16, 24*FLEN/8, x17, x10, x1)

inst_21:
// rs1==x18, rs2==x3, rs3==x5, rd==x24,fs1 == 0 and fe1 == 0x1d and fm1 == 0x1f7 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x020 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x228 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x18; op2:x3; op3:x5; dest:x24; op1val:0x75f7; op2val:0x4020;
op3val:0x7a28; valaddr_reg:x16; val_offset:27*FLEN/8; rmval:dyn;
testreg:x1; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x24, x18, x3, x5, dyn, 32, 0, x16, 27*FLEN/8, x17, x10, x1)

inst_22:
// rs1==x4, rs2==x5, rs3==x11, rd==x0,fs1 == 0 and fe1 == 0x1d and fm1 == 0x1f7 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x020 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x228 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x4; op2:x5; op3:x11; dest:x0; op1val:0x75f7; op2val:0x4020;
op3val:0x7a28; valaddr_reg:x16; val_offset:30*FLEN/8; rmval:dyn;
testreg:x1; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x0, x4, x5, x11, dyn, 64, 0, x16, 30*FLEN/8, x17, x10, x1)
RVTEST_VALBASEUPD(x4,test_dataset_2)

inst_23:
// rs1==x29, rs2==x31, rs3==x17, rd==x11,fs1 == 0 and fe1 == 0x1d and fm1 == 0x1f7 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x020 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x228 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x29; op2:x31; op3:x17; dest:x11; op1val:0x75f7; op2val:0x4020;
op3val:0x7a28; valaddr_reg:x4; val_offset:0*FLEN/8; rmval:dyn;
testreg:x1; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x11, x29, x31, x17, dyn, 96, 0, x4, 0*FLEN/8, x8, x10, x1)

inst_24:
// rs1==x3, rs2==x28, rs3==x23, rd==x30,fs1 == 0 and fe1 == 0x1d and fm1 == 0x1f7 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x020 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x228 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x3; op2:x28; op3:x23; dest:x30; op1val:0x75f7; op2val:0x4020;
op3val:0x7a28; valaddr_reg:x4; val_offset:3*FLEN/8; rmval:dyn;
testreg:x1; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x30, x3, x28, x23, dyn, 128, 0, x4, 3*FLEN/8, x8, x10, x1)

inst_25:
// rs1==x11, rs2==x0, rs3==x14, rd==x5,fs1 == 0 and fe1 == 0x1d and fm1 == 0x05c and fs2 == 0 and fe2 == 0x10 and fm2 == 0x1e1 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x269 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x11; op2:x0; op3:x14; dest:x5; op1val:0x745c; op2val:0x0;
op3val:0x7a69; valaddr_reg:x4; val_offset:6*FLEN/8; rmval:dyn;
testreg:x1; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x5, x11, x0, x14, dyn, 0, 0, x4, 6*FLEN/8, x8, x10, x1)

inst_26:
// rs1==x30, rs2==x17, rs3==x9, rd==x7,fs1 == 0 and fe1 == 0x1d and fm1 == 0x05c and fs2 == 0 and fe2 == 0x10 and fm2 == 0x1e1 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x269 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x17; op3:x9; dest:x7; op1val:0x745c; op2val:0x41e1;
op3val:0x7a69; valaddr_reg:x4; val_offset:9*FLEN/8; rmval:dyn;
testreg:x1; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x7, x30, x17, x9, dyn, 32, 0, x4, 9*FLEN/8, x8, x10, x1)

inst_27:
// rs1==x1, rs2==x12, rs3==x30, rd==x20,fs1 == 0 and fe1 == 0x1d and fm1 == 0x05c and fs2 == 0 and fe2 == 0x10 and fm2 == 0x1e1 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x269 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x1; op2:x12; op3:x30; dest:x20; op1val:0x745c; op2val:0x41e1;
op3val:0x7a69; valaddr_reg:x4; val_offset:12*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x20, x1, x12, x30, dyn, 64, 0, x4, 12*FLEN/8, x8, x10, x3)
RVTEST_SIGBASE(x2,signature_x2_0)

inst_28:
// rs1==x20, rs2==x23, rs3==x6, rd==x29,fs1 == 0 and fe1 == 0x1d and fm1 == 0x05c and fs2 == 0 and fe2 == 0x10 and fm2 == 0x1e1 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x269 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x20; op2:x23; op3:x6; dest:x29; op1val:0x745c; op2val:0x41e1;
op3val:0x7a69; valaddr_reg:x4; val_offset:15*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x29, x20, x23, x6, dyn, 96, 0, x4, 15*FLEN/8, x8, x2, x3)

inst_29:
// rs1==x25, rs2==x14, rs3==x27, rd==x31,fs1 == 0 and fe1 == 0x1d and fm1 == 0x05c and fs2 == 0 and fe2 == 0x10 and fm2 == 0x1e1 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x269 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x25; op2:x14; op3:x27; dest:x31; op1val:0x745c; op2val:0x41e1;
op3val:0x7a69; valaddr_reg:x4; val_offset:18*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x25, x14, x27, dyn, 128, 0, x4, 18*FLEN/8, x8, x2, x3)

inst_30:
// rs1==x0, rs2==x19, rs3==x7, rd==x13,fs1 == 0 and fe1 == 0x1e and fm1 == 0x1d5 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x089 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x29e and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x0; op2:x19; op3:x7; dest:x13; op1val:0x0; op2val:0x3889;
op3val:0x769e; valaddr_reg:x4; val_offset:21*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x13, x0, x19, x7, dyn, 0, 0, x4, 21*FLEN/8, x8, x2, x3)

inst_31:
// rs1==x23,fs1 == 0 and fe1 == 0x1e and fm1 == 0x1d5 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x089 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x29e and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x23; op2:x28; op3:x10; dest:x16; op1val:0x79d5; op2val:0x3889;
op3val:0x769e; valaddr_reg:x4; val_offset:24*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x16, x23, x28, x10, dyn, 32, 0, x4, 24*FLEN/8, x8, x2, x3)

inst_32:
// rs2==x6,fs1 == 0 and fe1 == 0x1e and fm1 == 0x1d5 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x089 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x29e and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x9; op2:x6; op3:x18; dest:x23; op1val:0x79d5; op2val:0x3889;
op3val:0x769e; valaddr_reg:x4; val_offset:27*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x23, x9, x6, x18, dyn, 64, 0, x4, 27*FLEN/8, x8, x2, x3)

inst_33:
// rs3==x29,fs1 == 0 and fe1 == 0x1e and fm1 == 0x1d5 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x089 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x29e and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x18; op2:x19; op3:x29; dest:x1; op1val:0x79d5; op2val:0x3889;
op3val:0x769e; valaddr_reg:x4; val_offset:30*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x1, x18, x19, x29, dyn, 96, 0, x4, 30*FLEN/8, x8, x2, x3)

inst_34:
// rd==x6,fs1 == 0 and fe1 == 0x1e and fm1 == 0x1d5 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x089 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x29e and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x22; op2:x24; op3:x3; dest:x6; op1val:0x79d5; op2val:0x3889;
op3val:0x769e; valaddr_reg:x4; val_offset:33*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x6, x22, x24, x3, dyn, 128, 0, x4, 33*FLEN/8, x8, x2, x3)
RVTEST_VALBASEUPD(x1,test_dataset_3)

inst_35:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x04d and fs2 == 0 and fe2 == 0x0f and fm2 == 0x111 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x174 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x784d; op2val:0x3d11;
op3val:0x7974; valaddr_reg:x1; val_offset:0*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 0*FLEN/8, x4, x2, x3)

inst_36:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x04d and fs2 == 0 and fe2 == 0x0f and fm2 == 0x111 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x174 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x784d; op2val:0x3d11;
op3val:0x7974; valaddr_reg:x1; val_offset:3*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 3*FLEN/8, x4, x2, x3)

inst_37:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x04d and fs2 == 0 and fe2 == 0x0f and fm2 == 0x111 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x174 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x784d; op2val:0x3d11;
op3val:0x7974; valaddr_reg:x1; val_offset:6*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 6*FLEN/8, x4, x2, x3)

inst_38:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x04d and fs2 == 0 and fe2 == 0x0f and fm2 == 0x111 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x174 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x784d; op2val:0x3d11;
op3val:0x7974; valaddr_reg:x1; val_offset:9*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 9*FLEN/8, x4, x2, x3)

inst_39:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x04d and fs2 == 0 and fe2 == 0x0f and fm2 == 0x111 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x174 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x784d; op2val:0x3d11;
op3val:0x7974; valaddr_reg:x1; val_offset:12*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 12*FLEN/8, x4, x2, x3)

inst_40:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x22c and fs2 == 0 and fe2 == 0x10 and fm2 == 0x1bc and fs3 == 0 and fe3 == 0x1e and fm3 == 0x06d and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x722c; op2val:0x41bc;
op3val:0x786d; valaddr_reg:x1; val_offset:15*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 15*FLEN/8, x4, x2, x3)

inst_41:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x22c and fs2 == 0 and fe2 == 0x10 and fm2 == 0x1bc and fs3 == 0 and fe3 == 0x1e and fm3 == 0x06d and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x722c; op2val:0x41bc;
op3val:0x786d; valaddr_reg:x1; val_offset:18*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 18*FLEN/8, x4, x2, x3)

inst_42:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x22c and fs2 == 0 and fe2 == 0x10 and fm2 == 0x1bc and fs3 == 0 and fe3 == 0x1e and fm3 == 0x06d and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x722c; op2val:0x41bc;
op3val:0x786d; valaddr_reg:x1; val_offset:21*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 21*FLEN/8, x4, x2, x3)

inst_43:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x22c and fs2 == 0 and fe2 == 0x10 and fm2 == 0x1bc and fs3 == 0 and fe3 == 0x1e and fm3 == 0x06d and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x722c; op2val:0x41bc;
op3val:0x786d; valaddr_reg:x1; val_offset:24*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 24*FLEN/8, x4, x2, x3)

inst_44:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x22c and fs2 == 0 and fe2 == 0x10 and fm2 == 0x1bc and fs3 == 0 and fe3 == 0x1e and fm3 == 0x06d and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x722c; op2val:0x41bc;
op3val:0x786d; valaddr_reg:x1; val_offset:27*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 27*FLEN/8, x4, x2, x3)

inst_45:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x270 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x146 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x03f and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a70; op2val:0x3546;
op3val:0x743f; valaddr_reg:x1; val_offset:30*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 30*FLEN/8, x4, x2, x3)

inst_46:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x270 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x146 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x03f and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a70; op2val:0x3546;
op3val:0x743f; valaddr_reg:x1; val_offset:33*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 33*FLEN/8, x4, x2, x3)

inst_47:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x270 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x146 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x03f and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a70; op2val:0x3546;
op3val:0x743f; valaddr_reg:x1; val_offset:36*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 36*FLEN/8, x4, x2, x3)

inst_48:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x270 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x146 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x03f and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a70; op2val:0x3546;
op3val:0x743f; valaddr_reg:x1; val_offset:39*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 39*FLEN/8, x4, x2, x3)

inst_49:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x270 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x146 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x03f and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a70; op2val:0x3546;
op3val:0x743f; valaddr_reg:x1; val_offset:42*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 42*FLEN/8, x4, x2, x3)

inst_50:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x26c and fs2 == 0 and fe2 == 0x0e and fm2 == 0x2d4 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x17b and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a6c; op2val:0x3ad4;
op3val:0x797b; valaddr_reg:x1; val_offset:45*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 45*FLEN/8, x4, x2, x3)

inst_51:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x26c and fs2 == 0 and fe2 == 0x0e and fm2 == 0x2d4 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x17b and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a6c; op2val:0x3ad4;
op3val:0x797b; valaddr_reg:x1; val_offset:48*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 48*FLEN/8, x4, x2, x3)

inst_52:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x26c and fs2 == 0 and fe2 == 0x0e and fm2 == 0x2d4 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x17b and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a6c; op2val:0x3ad4;
op3val:0x797b; valaddr_reg:x1; val_offset:51*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 51*FLEN/8, x4, x2, x3)

inst_53:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x26c and fs2 == 0 and fe2 == 0x0e and fm2 == 0x2d4 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x17b and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a6c; op2val:0x3ad4;
op3val:0x797b; valaddr_reg:x1; val_offset:54*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 54*FLEN/8, x4, x2, x3)

inst_54:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x26c and fs2 == 0 and fe2 == 0x0e and fm2 == 0x2d4 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x17b and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a6c; op2val:0x3ad4;
op3val:0x797b; valaddr_reg:x1; val_offset:57*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 57*FLEN/8, x4, x2, x3)

inst_55:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2c0 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x25c and fs3 == 0 and fe3 == 0x1d and fm3 == 0x15d and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ac0; op2val:0x365c;
op3val:0x755d; valaddr_reg:x1; val_offset:60*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 60*FLEN/8, x4, x2, x3)

inst_56:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2c0 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x25c and fs3 == 0 and fe3 == 0x1d and fm3 == 0x15d and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ac0; op2val:0x365c;
op3val:0x755d; valaddr_reg:x1; val_offset:63*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 63*FLEN/8, x4, x2, x3)

inst_57:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2c0 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x25c and fs3 == 0 and fe3 == 0x1d and fm3 == 0x15d and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ac0; op2val:0x365c;
op3val:0x755d; valaddr_reg:x1; val_offset:66*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 66*FLEN/8, x4, x2, x3)

inst_58:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2c0 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x25c and fs3 == 0 and fe3 == 0x1d and fm3 == 0x15d and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ac0; op2val:0x365c;
op3val:0x755d; valaddr_reg:x1; val_offset:69*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 69*FLEN/8, x4, x2, x3)

inst_59:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2c0 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x25c and fs3 == 0 and fe3 == 0x1d and fm3 == 0x15d and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ac0; op2val:0x365c;
op3val:0x755d; valaddr_reg:x1; val_offset:72*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 72*FLEN/8, x4, x2, x3)

inst_60:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x1f5 and fs2 == 0 and fe2 == 0x12 and fm2 == 0x04b and fs3 == 0 and fe3 == 0x1e and fm3 == 0x266 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6df5; op2val:0x484b;
op3val:0x7a66; valaddr_reg:x1; val_offset:75*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 75*FLEN/8, x4, x2, x3)

inst_61:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x1f5 and fs2 == 0 and fe2 == 0x12 and fm2 == 0x04b and fs3 == 0 and fe3 == 0x1e and fm3 == 0x266 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6df5; op2val:0x484b;
op3val:0x7a66; valaddr_reg:x1; val_offset:78*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 78*FLEN/8, x4, x2, x3)

inst_62:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x1f5 and fs2 == 0 and fe2 == 0x12 and fm2 == 0x04b and fs3 == 0 and fe3 == 0x1e and fm3 == 0x266 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6df5; op2val:0x484b;
op3val:0x7a66; valaddr_reg:x1; val_offset:81*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 81*FLEN/8, x4, x2, x3)

inst_63:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x1f5 and fs2 == 0 and fe2 == 0x12 and fm2 == 0x04b and fs3 == 0 and fe3 == 0x1e and fm3 == 0x266 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6df5; op2val:0x484b;
op3val:0x7a66; valaddr_reg:x1; val_offset:84*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 84*FLEN/8, x4, x2, x3)

inst_64:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x1f5 and fs2 == 0 and fe2 == 0x12 and fm2 == 0x04b and fs3 == 0 and fe3 == 0x1e and fm3 == 0x266 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6df5; op2val:0x484b;
op3val:0x7a66; valaddr_reg:x1; val_offset:87*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 87*FLEN/8, x4, x2, x3)

inst_65:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x26f and fs2 == 0 and fe2 == 0x0e and fm2 == 0x06c and fs3 == 0 and fe3 == 0x1d and fm3 == 0x31e and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a6f; op2val:0x386c;
op3val:0x771e; valaddr_reg:x1; val_offset:90*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 90*FLEN/8, x4, x2, x3)

inst_66:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x26f and fs2 == 0 and fe2 == 0x0e and fm2 == 0x06c and fs3 == 0 and fe3 == 0x1d and fm3 == 0x31e and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a6f; op2val:0x386c;
op3val:0x771e; valaddr_reg:x1; val_offset:93*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 93*FLEN/8, x4, x2, x3)

inst_67:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x26f and fs2 == 0 and fe2 == 0x0e and fm2 == 0x06c and fs3 == 0 and fe3 == 0x1d and fm3 == 0x31e and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a6f; op2val:0x386c;
op3val:0x771e; valaddr_reg:x1; val_offset:96*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 96*FLEN/8, x4, x2, x3)

inst_68:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x26f and fs2 == 0 and fe2 == 0x0e and fm2 == 0x06c and fs3 == 0 and fe3 == 0x1d and fm3 == 0x31e and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a6f; op2val:0x386c;
op3val:0x771e; valaddr_reg:x1; val_offset:99*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 99*FLEN/8, x4, x2, x3)

inst_69:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x26f and fs2 == 0 and fe2 == 0x0e and fm2 == 0x06c and fs3 == 0 and fe3 == 0x1d and fm3 == 0x31e and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a6f; op2val:0x386c;
op3val:0x771e; valaddr_reg:x1; val_offset:102*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 102*FLEN/8, x4, x2, x3)

inst_70:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x1ff and fs2 == 0 and fe2 == 0x10 and fm2 == 0x034 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x24e and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6dff; op2val:0x4034;
op3val:0x724e; valaddr_reg:x1; val_offset:105*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 105*FLEN/8, x4, x2, x3)

inst_71:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x1ff and fs2 == 0 and fe2 == 0x10 and fm2 == 0x034 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x24e and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6dff; op2val:0x4034;
op3val:0x724e; valaddr_reg:x1; val_offset:108*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 108*FLEN/8, x4, x2, x3)

inst_72:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x1ff and fs2 == 0 and fe2 == 0x10 and fm2 == 0x034 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x24e and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6dff; op2val:0x4034;
op3val:0x724e; valaddr_reg:x1; val_offset:111*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 111*FLEN/8, x4, x2, x3)

inst_73:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x1ff and fs2 == 0 and fe2 == 0x10 and fm2 == 0x034 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x24e and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6dff; op2val:0x4034;
op3val:0x724e; valaddr_reg:x1; val_offset:114*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 114*FLEN/8, x4, x2, x3)

inst_74:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x1ff and fs2 == 0 and fe2 == 0x10 and fm2 == 0x034 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x24e and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6dff; op2val:0x4034;
op3val:0x724e; valaddr_reg:x1; val_offset:117*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 117*FLEN/8, x4, x2, x3)

inst_75:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x113 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x356 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x0a8 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7913; op2val:0x3756;
op3val:0x74a8; valaddr_reg:x1; val_offset:120*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 120*FLEN/8, x4, x2, x3)

inst_76:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x113 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x356 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x0a8 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7913; op2val:0x3756;
op3val:0x74a8; valaddr_reg:x1; val_offset:123*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 123*FLEN/8, x4, x2, x3)

inst_77:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x113 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x356 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x0a8 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7913; op2val:0x3756;
op3val:0x74a8; valaddr_reg:x1; val_offset:126*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 126*FLEN/8, x4, x2, x3)

inst_78:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x113 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x356 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x0a8 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7913; op2val:0x3756;
op3val:0x74a8; valaddr_reg:x1; val_offset:129*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 129*FLEN/8, x4, x2, x3)

inst_79:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x113 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x356 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x0a8 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7913; op2val:0x3756;
op3val:0x74a8; valaddr_reg:x1; val_offset:132*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 132*FLEN/8, x4, x2, x3)

inst_80:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x39b and fs2 == 0 and fe2 == 0x0e and fm2 == 0x0f3 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x0b4 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b9b; op2val:0x38f3;
op3val:0x78b4; valaddr_reg:x1; val_offset:135*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 135*FLEN/8, x4, x2, x3)

inst_81:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x39b and fs2 == 0 and fe2 == 0x0e and fm2 == 0x0f3 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x0b4 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b9b; op2val:0x38f3;
op3val:0x78b4; valaddr_reg:x1; val_offset:138*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 138*FLEN/8, x4, x2, x3)

inst_82:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x39b and fs2 == 0 and fe2 == 0x0e and fm2 == 0x0f3 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x0b4 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b9b; op2val:0x38f3;
op3val:0x78b4; valaddr_reg:x1; val_offset:141*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 141*FLEN/8, x4, x2, x3)

inst_83:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x39b and fs2 == 0 and fe2 == 0x0e and fm2 == 0x0f3 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x0b4 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b9b; op2val:0x38f3;
op3val:0x78b4; valaddr_reg:x1; val_offset:144*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 144*FLEN/8, x4, x2, x3)

inst_84:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x39b and fs2 == 0 and fe2 == 0x0e and fm2 == 0x0f3 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x0b4 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b9b; op2val:0x38f3;
op3val:0x78b4; valaddr_reg:x1; val_offset:147*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 147*FLEN/8, x4, x2, x3)

inst_85:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x26c and fs2 == 0 and fe2 == 0x10 and fm2 == 0x286 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x13d and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x726c; op2val:0x4286;
op3val:0x793d; valaddr_reg:x1; val_offset:150*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 150*FLEN/8, x4, x2, x3)

inst_86:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x26c and fs2 == 0 and fe2 == 0x10 and fm2 == 0x286 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x13d and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x726c; op2val:0x4286;
op3val:0x793d; valaddr_reg:x1; val_offset:153*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 153*FLEN/8, x4, x2, x3)

inst_87:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x26c and fs2 == 0 and fe2 == 0x10 and fm2 == 0x286 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x13d and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x726c; op2val:0x4286;
op3val:0x793d; valaddr_reg:x1; val_offset:156*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 156*FLEN/8, x4, x2, x3)

inst_88:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x26c and fs2 == 0 and fe2 == 0x10 and fm2 == 0x286 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x13d and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x726c; op2val:0x4286;
op3val:0x793d; valaddr_reg:x1; val_offset:159*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 159*FLEN/8, x4, x2, x3)

inst_89:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x26c and fs2 == 0 and fe2 == 0x10 and fm2 == 0x286 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x13d and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x726c; op2val:0x4286;
op3val:0x793d; valaddr_reg:x1; val_offset:162*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 162*FLEN/8, x4, x2, x3)

inst_90:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1c3 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x12d and fs3 == 0 and fe3 == 0x1e and fm3 == 0x375 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x75c3; op2val:0x412d;
op3val:0x7b75; valaddr_reg:x1; val_offset:165*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 165*FLEN/8, x4, x2, x3)

inst_91:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1c3 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x12d and fs3 == 0 and fe3 == 0x1e and fm3 == 0x375 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x75c3; op2val:0x412d;
op3val:0x7b75; valaddr_reg:x1; val_offset:168*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 168*FLEN/8, x4, x2, x3)

inst_92:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1c3 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x12d and fs3 == 0 and fe3 == 0x1e and fm3 == 0x375 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x75c3; op2val:0x412d;
op3val:0x7b75; valaddr_reg:x1; val_offset:171*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 171*FLEN/8, x4, x2, x3)

inst_93:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1c3 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x12d and fs3 == 0 and fe3 == 0x1e and fm3 == 0x375 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x75c3; op2val:0x412d;
op3val:0x7b75; valaddr_reg:x1; val_offset:174*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 174*FLEN/8, x4, x2, x3)

inst_94:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1c3 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x12d and fs3 == 0 and fe3 == 0x1e and fm3 == 0x375 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x75c3; op2val:0x412d;
op3val:0x7b75; valaddr_reg:x1; val_offset:177*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 177*FLEN/8, x4, x2, x3)

inst_95:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x345 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x086 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x01d and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b45; op2val:0x3886;
op3val:0x781d; valaddr_reg:x1; val_offset:180*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 180*FLEN/8, x4, x2, x3)

inst_96:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x345 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x086 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x01d and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b45; op2val:0x3886;
op3val:0x781d; valaddr_reg:x1; val_offset:183*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 183*FLEN/8, x4, x2, x3)

inst_97:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x345 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x086 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x01d and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b45; op2val:0x3886;
op3val:0x781d; valaddr_reg:x1; val_offset:186*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 186*FLEN/8, x4, x2, x3)

inst_98:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x345 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x086 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x01d and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b45; op2val:0x3886;
op3val:0x781d; valaddr_reg:x1; val_offset:189*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 189*FLEN/8, x4, x2, x3)

inst_99:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x345 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x086 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x01d and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b45; op2val:0x3886;
op3val:0x781d; valaddr_reg:x1; val_offset:192*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 192*FLEN/8, x4, x2, x3)

inst_100:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x127 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x054 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x194 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7927; op2val:0x3c54;
op3val:0x7994; valaddr_reg:x1; val_offset:195*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 195*FLEN/8, x4, x2, x3)

inst_101:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x127 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x054 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x194 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7927; op2val:0x3c54;
op3val:0x7994; valaddr_reg:x1; val_offset:198*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 198*FLEN/8, x4, x2, x3)

inst_102:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x127 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x054 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x194 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7927; op2val:0x3c54;
op3val:0x7994; valaddr_reg:x1; val_offset:201*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 201*FLEN/8, x4, x2, x3)

inst_103:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x127 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x054 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x194 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7927; op2val:0x3c54;
op3val:0x7994; valaddr_reg:x1; val_offset:204*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 204*FLEN/8, x4, x2, x3)

inst_104:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x127 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x054 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x194 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7927; op2val:0x3c54;
op3val:0x7994; valaddr_reg:x1; val_offset:207*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 207*FLEN/8, x4, x2, x3)

inst_105:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x270 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x0d9 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ce and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a70; op2val:0x3cd9;
op3val:0x7bce; valaddr_reg:x1; val_offset:210*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 210*FLEN/8, x4, x2, x3)

inst_106:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x270 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x0d9 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ce and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a70; op2val:0x3cd9;
op3val:0x7bce; valaddr_reg:x1; val_offset:213*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 213*FLEN/8, x4, x2, x3)

inst_107:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x270 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x0d9 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ce and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a70; op2val:0x3cd9;
op3val:0x7bce; valaddr_reg:x1; val_offset:216*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 216*FLEN/8, x4, x2, x3)

inst_108:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x270 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x0d9 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ce and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a70; op2val:0x3cd9;
op3val:0x7bce; valaddr_reg:x1; val_offset:219*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 219*FLEN/8, x4, x2, x3)

inst_109:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x270 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x0d9 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ce and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a70; op2val:0x3cd9;
op3val:0x7bce; valaddr_reg:x1; val_offset:222*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 222*FLEN/8, x4, x2, x3)

inst_110:
// fs1 == 0 and fe1 == 0x19 and fm1 == 0x346 and fs2 == 0 and fe2 == 0x12 and fm2 == 0x25a and fs3 == 0 and fe3 == 0x1d and fm3 == 0x1c7 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6746; op2val:0x4a5a;
op3val:0x75c7; valaddr_reg:x1; val_offset:225*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 225*FLEN/8, x4, x2, x3)

inst_111:
// fs1 == 0 and fe1 == 0x19 and fm1 == 0x346 and fs2 == 0 and fe2 == 0x12 and fm2 == 0x25a and fs3 == 0 and fe3 == 0x1d and fm3 == 0x1c7 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6746; op2val:0x4a5a;
op3val:0x75c7; valaddr_reg:x1; val_offset:228*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 228*FLEN/8, x4, x2, x3)

inst_112:
// fs1 == 0 and fe1 == 0x19 and fm1 == 0x346 and fs2 == 0 and fe2 == 0x12 and fm2 == 0x25a and fs3 == 0 and fe3 == 0x1d and fm3 == 0x1c7 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6746; op2val:0x4a5a;
op3val:0x75c7; valaddr_reg:x1; val_offset:231*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 231*FLEN/8, x4, x2, x3)

inst_113:
// fs1 == 0 and fe1 == 0x19 and fm1 == 0x346 and fs2 == 0 and fe2 == 0x12 and fm2 == 0x25a and fs3 == 0 and fe3 == 0x1d and fm3 == 0x1c7 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6746; op2val:0x4a5a;
op3val:0x75c7; valaddr_reg:x1; val_offset:234*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 234*FLEN/8, x4, x2, x3)

inst_114:
// fs1 == 0 and fe1 == 0x19 and fm1 == 0x346 and fs2 == 0 and fe2 == 0x12 and fm2 == 0x25a and fs3 == 0 and fe3 == 0x1d and fm3 == 0x1c7 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6746; op2val:0x4a5a;
op3val:0x75c7; valaddr_reg:x1; val_offset:237*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 237*FLEN/8, x4, x2, x3)

inst_115:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0cf and fs2 == 0 and fe2 == 0x0e and fm2 == 0x00b and fs3 == 0 and fe3 == 0x1d and fm3 == 0x0dd and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x78cf; op2val:0x380b;
op3val:0x74dd; valaddr_reg:x1; val_offset:240*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 240*FLEN/8, x4, x2, x3)

inst_116:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0cf and fs2 == 0 and fe2 == 0x0e and fm2 == 0x00b and fs3 == 0 and fe3 == 0x1d and fm3 == 0x0dd and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x78cf; op2val:0x380b;
op3val:0x74dd; valaddr_reg:x1; val_offset:243*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 243*FLEN/8, x4, x2, x3)

inst_117:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0cf and fs2 == 0 and fe2 == 0x0e and fm2 == 0x00b and fs3 == 0 and fe3 == 0x1d and fm3 == 0x0dd and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x78cf; op2val:0x380b;
op3val:0x74dd; valaddr_reg:x1; val_offset:246*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 246*FLEN/8, x4, x2, x3)

inst_118:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0cf and fs2 == 0 and fe2 == 0x0e and fm2 == 0x00b and fs3 == 0 and fe3 == 0x1d and fm3 == 0x0dd and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x78cf; op2val:0x380b;
op3val:0x74dd; valaddr_reg:x1; val_offset:249*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 249*FLEN/8, x4, x2, x3)

inst_119:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0cf and fs2 == 0 and fe2 == 0x0e and fm2 == 0x00b and fs3 == 0 and fe3 == 0x1d and fm3 == 0x0dd and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x78cf; op2val:0x380b;
op3val:0x74dd; valaddr_reg:x1; val_offset:252*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 252*FLEN/8, x4, x2, x3)

inst_120:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0b6 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x0df and fs3 == 0 and fe3 == 0x1b and fm3 == 0x1bc and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x78b6; op2val:0x30df;
op3val:0x6dbc; valaddr_reg:x1; val_offset:255*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 255*FLEN/8, x4, x2, x3)

inst_121:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0b6 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x0df and fs3 == 0 and fe3 == 0x1b and fm3 == 0x1bc and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x78b6; op2val:0x30df;
op3val:0x6dbc; valaddr_reg:x1; val_offset:258*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 258*FLEN/8, x4, x2, x3)

inst_122:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0b6 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x0df and fs3 == 0 and fe3 == 0x1b and fm3 == 0x1bc and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x78b6; op2val:0x30df;
op3val:0x6dbc; valaddr_reg:x1; val_offset:261*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 261*FLEN/8, x4, x2, x3)

inst_123:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0b6 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x0df and fs3 == 0 and fe3 == 0x1b and fm3 == 0x1bc and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x78b6; op2val:0x30df;
op3val:0x6dbc; valaddr_reg:x1; val_offset:264*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 264*FLEN/8, x4, x2, x3)

inst_124:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0b6 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x0df and fs3 == 0 and fe3 == 0x1b and fm3 == 0x1bc and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x78b6; op2val:0x30df;
op3val:0x6dbc; valaddr_reg:x1; val_offset:267*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 267*FLEN/8, x4, x2, x3)

inst_125:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x309 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x0c6 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x033 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b09; op2val:0x38c6;
op3val:0x7833; valaddr_reg:x1; val_offset:270*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 270*FLEN/8, x4, x2, x3)

inst_126:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x309 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x0c6 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x033 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b09; op2val:0x38c6;
op3val:0x7833; valaddr_reg:x1; val_offset:273*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 273*FLEN/8, x4, x2, x3)

inst_127:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x309 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x0c6 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x033 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b09; op2val:0x38c6;
op3val:0x7833; valaddr_reg:x1; val_offset:276*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 276*FLEN/8, x4, x2, x3)

inst_128:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x309 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x0c6 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x033 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b09; op2val:0x38c6;
op3val:0x7833; valaddr_reg:x1; val_offset:279*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 279*FLEN/8, x4, x2, x3)

inst_129:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x309 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x0c6 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x033 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b09; op2val:0x38c6;
op3val:0x7833; valaddr_reg:x1; val_offset:282*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 282*FLEN/8, x4, x2, x3)

inst_130:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x379 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x1ac and fs3 == 0 and fe3 == 0x1e and fm3 == 0x14c and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6f79; op2val:0x45ac;
op3val:0x794c; valaddr_reg:x1; val_offset:285*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 285*FLEN/8, x4, x2, x3)

inst_131:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x379 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x1ac and fs3 == 0 and fe3 == 0x1e and fm3 == 0x14c and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6f79; op2val:0x45ac;
op3val:0x794c; valaddr_reg:x1; val_offset:288*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 288*FLEN/8, x4, x2, x3)

inst_132:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x379 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x1ac and fs3 == 0 and fe3 == 0x1e and fm3 == 0x14c and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6f79; op2val:0x45ac;
op3val:0x794c; valaddr_reg:x1; val_offset:291*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 291*FLEN/8, x4, x2, x3)

inst_133:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x379 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x1ac and fs3 == 0 and fe3 == 0x1e and fm3 == 0x14c and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6f79; op2val:0x45ac;
op3val:0x794c; valaddr_reg:x1; val_offset:294*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 294*FLEN/8, x4, x2, x3)

inst_134:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x379 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x1ac and fs3 == 0 and fe3 == 0x1e and fm3 == 0x14c and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6f79; op2val:0x45ac;
op3val:0x794c; valaddr_reg:x1; val_offset:297*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 297*FLEN/8, x4, x2, x3)

inst_135:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x0fe and fs2 == 0 and fe2 == 0x0e and fm2 == 0x106 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x246 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x74fe; op2val:0x3906;
op3val:0x7246; valaddr_reg:x1; val_offset:300*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 300*FLEN/8, x4, x2, x3)

inst_136:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x0fe and fs2 == 0 and fe2 == 0x0e and fm2 == 0x106 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x246 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x74fe; op2val:0x3906;
op3val:0x7246; valaddr_reg:x1; val_offset:303*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 303*FLEN/8, x4, x2, x3)

inst_137:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x0fe and fs2 == 0 and fe2 == 0x0e and fm2 == 0x106 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x246 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x74fe; op2val:0x3906;
op3val:0x7246; valaddr_reg:x1; val_offset:306*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 306*FLEN/8, x4, x2, x3)

inst_138:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x0fe and fs2 == 0 and fe2 == 0x0e and fm2 == 0x106 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x246 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x74fe; op2val:0x3906;
op3val:0x7246; valaddr_reg:x1; val_offset:309*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 309*FLEN/8, x4, x2, x3)

inst_139:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x0fe and fs2 == 0 and fe2 == 0x0e and fm2 == 0x106 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x246 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x74fe; op2val:0x3906;
op3val:0x7246; valaddr_reg:x1; val_offset:312*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 312*FLEN/8, x4, x2, x3)

inst_140:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x3bc and fs2 == 0 and fe2 == 0x0d and fm2 == 0x091 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x06a and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x77bc; op2val:0x3491;
op3val:0x706a; valaddr_reg:x1; val_offset:315*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 315*FLEN/8, x4, x2, x3)

inst_141:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x3bc and fs2 == 0 and fe2 == 0x0d and fm2 == 0x091 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x06a and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x77bc; op2val:0x3491;
op3val:0x706a; valaddr_reg:x1; val_offset:318*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 318*FLEN/8, x4, x2, x3)

inst_142:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x3bc and fs2 == 0 and fe2 == 0x0d and fm2 == 0x091 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x06a and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x77bc; op2val:0x3491;
op3val:0x706a; valaddr_reg:x1; val_offset:321*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 321*FLEN/8, x4, x2, x3)

inst_143:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x3bc and fs2 == 0 and fe2 == 0x0d and fm2 == 0x091 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x06a and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x77bc; op2val:0x3491;
op3val:0x706a; valaddr_reg:x1; val_offset:324*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 324*FLEN/8, x4, x2, x3)

inst_144:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x3bc and fs2 == 0 and fe2 == 0x0d and fm2 == 0x091 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x06a and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x77bc; op2val:0x3491;
op3val:0x706a; valaddr_reg:x1; val_offset:327*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 327*FLEN/8, x4, x2, x3)

inst_145:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x2b6 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x01f and fs3 == 0 and fe3 == 0x1e and fm3 == 0x2eb and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x72b6; op2val:0x441f;
op3val:0x7aeb; valaddr_reg:x1; val_offset:330*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 330*FLEN/8, x4, x2, x3)

inst_146:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x2b6 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x01f and fs3 == 0 and fe3 == 0x1e and fm3 == 0x2eb and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x72b6; op2val:0x441f;
op3val:0x7aeb; valaddr_reg:x1; val_offset:333*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 333*FLEN/8, x4, x2, x3)

inst_147:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x2b6 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x01f and fs3 == 0 and fe3 == 0x1e and fm3 == 0x2eb and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x72b6; op2val:0x441f;
op3val:0x7aeb; valaddr_reg:x1; val_offset:336*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 336*FLEN/8, x4, x2, x3)

inst_148:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x2b6 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x01f and fs3 == 0 and fe3 == 0x1e and fm3 == 0x2eb and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x72b6; op2val:0x441f;
op3val:0x7aeb; valaddr_reg:x1; val_offset:339*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 339*FLEN/8, x4, x2, x3)

inst_149:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x2b6 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x01f and fs3 == 0 and fe3 == 0x1e and fm3 == 0x2eb and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x72b6; op2val:0x441f;
op3val:0x7aeb; valaddr_reg:x1; val_offset:342*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 342*FLEN/8, x4, x2, x3)

inst_150:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x195 and fs2 == 0 and fe2 == 0x09 and fm2 == 0x098 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x26a and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7995; op2val:0x2498;
op3val:0x626a; valaddr_reg:x1; val_offset:345*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 345*FLEN/8, x4, x2, x3)

inst_151:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x195 and fs2 == 0 and fe2 == 0x09 and fm2 == 0x098 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x26a and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7995; op2val:0x2498;
op3val:0x626a; valaddr_reg:x1; val_offset:348*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 348*FLEN/8, x4, x2, x3)

inst_152:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x195 and fs2 == 0 and fe2 == 0x09 and fm2 == 0x098 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x26a and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7995; op2val:0x2498;
op3val:0x626a; valaddr_reg:x1; val_offset:351*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 351*FLEN/8, x4, x2, x3)

inst_153:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x195 and fs2 == 0 and fe2 == 0x09 and fm2 == 0x098 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x26a and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7995; op2val:0x2498;
op3val:0x626a; valaddr_reg:x1; val_offset:354*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 354*FLEN/8, x4, x2, x3)

inst_154:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x195 and fs2 == 0 and fe2 == 0x09 and fm2 == 0x098 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x26a and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7995; op2val:0x2498;
op3val:0x626a; valaddr_reg:x1; val_offset:357*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 357*FLEN/8, x4, x2, x3)

inst_155:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x238 and fs2 == 0 and fe2 == 0x09 and fm2 == 0x19e and fs3 == 0 and fe3 == 0x19 and fm3 == 0x05e and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a38; op2val:0x259e;
op3val:0x645e; valaddr_reg:x1; val_offset:360*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 360*FLEN/8, x4, x2, x3)
RVTEST_SIGBASE(x2,signature_x2_1)

inst_156:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x238 and fs2 == 0 and fe2 == 0x09 and fm2 == 0x19e and fs3 == 0 and fe3 == 0x19 and fm3 == 0x05e and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a38; op2val:0x259e;
op3val:0x645e; valaddr_reg:x1; val_offset:363*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 363*FLEN/8, x4, x2, x3)

inst_157:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x238 and fs2 == 0 and fe2 == 0x09 and fm2 == 0x19e and fs3 == 0 and fe3 == 0x19 and fm3 == 0x05e and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a38; op2val:0x259e;
op3val:0x645e; valaddr_reg:x1; val_offset:366*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 366*FLEN/8, x4, x2, x3)

inst_158:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x238 and fs2 == 0 and fe2 == 0x09 and fm2 == 0x19e and fs3 == 0 and fe3 == 0x19 and fm3 == 0x05e and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a38; op2val:0x259e;
op3val:0x645e; valaddr_reg:x1; val_offset:369*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 369*FLEN/8, x4, x2, x3)

inst_159:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x238 and fs2 == 0 and fe2 == 0x09 and fm2 == 0x19e and fs3 == 0 and fe3 == 0x19 and fm3 == 0x05e and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a38; op2val:0x259e;
op3val:0x645e; valaddr_reg:x1; val_offset:372*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 372*FLEN/8, x4, x2, x3)

inst_160:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x152 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x16e and fs3 == 0 and fe3 == 0x1e and fm3 == 0x33b and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7552; op2val:0x416e;
op3val:0x7b3b; valaddr_reg:x1; val_offset:375*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 375*FLEN/8, x4, x2, x3)

inst_161:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x152 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x16e and fs3 == 0 and fe3 == 0x1e and fm3 == 0x33b and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7552; op2val:0x416e;
op3val:0x7b3b; valaddr_reg:x1; val_offset:378*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 378*FLEN/8, x4, x2, x3)

inst_162:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x152 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x16e and fs3 == 0 and fe3 == 0x1e and fm3 == 0x33b and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7552; op2val:0x416e;
op3val:0x7b3b; valaddr_reg:x1; val_offset:381*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 381*FLEN/8, x4, x2, x3)

inst_163:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x152 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x16e and fs3 == 0 and fe3 == 0x1e and fm3 == 0x33b and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7552; op2val:0x416e;
op3val:0x7b3b; valaddr_reg:x1; val_offset:384*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 384*FLEN/8, x4, x2, x3)

inst_164:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x152 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x16e and fs3 == 0 and fe3 == 0x1e and fm3 == 0x33b and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7552; op2val:0x416e;
op3val:0x7b3b; valaddr_reg:x1; val_offset:387*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 387*FLEN/8, x4, x2, x3)

inst_165:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0f5 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x3e5 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x0e5 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x78f5; op2val:0x37e5;
op3val:0x74e5; valaddr_reg:x1; val_offset:390*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 390*FLEN/8, x4, x2, x3)

inst_166:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0f5 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x3e5 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x0e5 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x78f5; op2val:0x37e5;
op3val:0x74e5; valaddr_reg:x1; val_offset:393*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 393*FLEN/8, x4, x2, x3)

inst_167:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0f5 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x3e5 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x0e5 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x78f5; op2val:0x37e5;
op3val:0x74e5; valaddr_reg:x1; val_offset:396*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 396*FLEN/8, x4, x2, x3)

inst_168:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0f5 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x3e5 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x0e5 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x78f5; op2val:0x37e5;
op3val:0x74e5; valaddr_reg:x1; val_offset:399*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 399*FLEN/8, x4, x2, x3)

inst_169:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0f5 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x3e5 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x0e5 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x78f5; op2val:0x37e5;
op3val:0x74e5; valaddr_reg:x1; val_offset:402*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 402*FLEN/8, x4, x2, x3)

inst_170:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x209 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x01f and fs3 == 0 and fe3 == 0x1d and fm3 == 0x239 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7609; op2val:0x3c1f;
op3val:0x7639; valaddr_reg:x1; val_offset:405*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 405*FLEN/8, x4, x2, x3)

inst_171:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x209 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x01f and fs3 == 0 and fe3 == 0x1d and fm3 == 0x239 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7609; op2val:0x3c1f;
op3val:0x7639; valaddr_reg:x1; val_offset:408*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 408*FLEN/8, x4, x2, x3)

inst_172:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x209 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x01f and fs3 == 0 and fe3 == 0x1d and fm3 == 0x239 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7609; op2val:0x3c1f;
op3val:0x7639; valaddr_reg:x1; val_offset:411*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 411*FLEN/8, x4, x2, x3)

inst_173:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x209 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x01f and fs3 == 0 and fe3 == 0x1d and fm3 == 0x239 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7609; op2val:0x3c1f;
op3val:0x7639; valaddr_reg:x1; val_offset:414*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 414*FLEN/8, x4, x2, x3)

inst_174:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x209 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x01f and fs3 == 0 and fe3 == 0x1d and fm3 == 0x239 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7609; op2val:0x3c1f;
op3val:0x7639; valaddr_reg:x1; val_offset:417*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 417*FLEN/8, x4, x2, x3)

inst_175:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x00e and fs2 == 0 and fe2 == 0x11 and fm2 == 0x3e1 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3fe and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x700e; op2val:0x47e1;
op3val:0x7bfe; valaddr_reg:x1; val_offset:420*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 420*FLEN/8, x4, x2, x3)

inst_176:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x00e and fs2 == 0 and fe2 == 0x11 and fm2 == 0x3e1 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3fe and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x700e; op2val:0x47e1;
op3val:0x7bfe; valaddr_reg:x1; val_offset:423*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 423*FLEN/8, x4, x2, x3)

inst_177:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x00e and fs2 == 0 and fe2 == 0x11 and fm2 == 0x3e1 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3fe and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x700e; op2val:0x47e1;
op3val:0x7bfe; valaddr_reg:x1; val_offset:426*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 426*FLEN/8, x4, x2, x3)

inst_178:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x00e and fs2 == 0 and fe2 == 0x11 and fm2 == 0x3e1 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3fe and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x700e; op2val:0x47e1;
op3val:0x7bfe; valaddr_reg:x1; val_offset:429*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 429*FLEN/8, x4, x2, x3)

inst_179:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x00e and fs2 == 0 and fe2 == 0x11 and fm2 == 0x3e1 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3fe and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x700e; op2val:0x47e1;
op3val:0x7bfe; valaddr_reg:x1; val_offset:432*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 432*FLEN/8, x4, x2, x3)

inst_180:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x2e3 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x3da and fs3 == 0 and fe3 == 0x1d and fm3 == 0x2c3 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6ae3; op2val:0x47da;
op3val:0x76c3; valaddr_reg:x1; val_offset:435*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 435*FLEN/8, x4, x2, x3)

inst_181:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x2e3 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x3da and fs3 == 0 and fe3 == 0x1d and fm3 == 0x2c3 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6ae3; op2val:0x47da;
op3val:0x76c3; valaddr_reg:x1; val_offset:438*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 438*FLEN/8, x4, x2, x3)

inst_182:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x2e3 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x3da and fs3 == 0 and fe3 == 0x1d and fm3 == 0x2c3 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6ae3; op2val:0x47da;
op3val:0x76c3; valaddr_reg:x1; val_offset:441*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 441*FLEN/8, x4, x2, x3)

inst_183:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x2e3 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x3da and fs3 == 0 and fe3 == 0x1d and fm3 == 0x2c3 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6ae3; op2val:0x47da;
op3val:0x76c3; valaddr_reg:x1; val_offset:444*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 444*FLEN/8, x4, x2, x3)

inst_184:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x2e3 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x3da and fs3 == 0 and fe3 == 0x1d and fm3 == 0x2c3 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6ae3; op2val:0x47da;
op3val:0x76c3; valaddr_reg:x1; val_offset:447*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 447*FLEN/8, x4, x2, x3)

inst_185:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1f7 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x043 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x25c and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x79f7; op2val:0x3843;
op3val:0x765c; valaddr_reg:x1; val_offset:450*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 450*FLEN/8, x4, x2, x3)

inst_186:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1f7 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x043 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x25c and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x79f7; op2val:0x3843;
op3val:0x765c; valaddr_reg:x1; val_offset:453*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 453*FLEN/8, x4, x2, x3)

inst_187:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1f7 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x043 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x25c and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x79f7; op2val:0x3843;
op3val:0x765c; valaddr_reg:x1; val_offset:456*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 456*FLEN/8, x4, x2, x3)

inst_188:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1f7 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x043 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x25c and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x79f7; op2val:0x3843;
op3val:0x765c; valaddr_reg:x1; val_offset:459*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 459*FLEN/8, x4, x2, x3)

inst_189:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1f7 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x043 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x25c and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x79f7; op2val:0x3843;
op3val:0x765c; valaddr_reg:x1; val_offset:462*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 462*FLEN/8, x4, x2, x3)

inst_190:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3d8 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x3d8 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7bd8; op2val:0x3400;
op3val:0x73d8; valaddr_reg:x1; val_offset:465*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 465*FLEN/8, x4, x2, x3)

inst_191:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3d8 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x3d8 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7bd8; op2val:0x3400;
op3val:0x73d8; valaddr_reg:x1; val_offset:468*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 468*FLEN/8, x4, x2, x3)

inst_192:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3d8 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x3d8 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7bd8; op2val:0x3400;
op3val:0x73d8; valaddr_reg:x1; val_offset:471*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 471*FLEN/8, x4, x2, x3)

inst_193:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3d8 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x3d8 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7bd8; op2val:0x3400;
op3val:0x73d8; valaddr_reg:x1; val_offset:474*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 474*FLEN/8, x4, x2, x3)

inst_194:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3d8 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x000 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x3d8 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7bd8; op2val:0x3400;
op3val:0x73d8; valaddr_reg:x1; val_offset:477*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 477*FLEN/8, x4, x2, x3)

inst_195:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3d4 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x34a and fs3 == 0 and fe3 == 0x1e and fm3 == 0x322 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7bd4; op2val:0x3b4a;
op3val:0x7b22; valaddr_reg:x1; val_offset:480*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 480*FLEN/8, x4, x2, x3)

inst_196:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3d4 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x34a and fs3 == 0 and fe3 == 0x1e and fm3 == 0x322 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7bd4; op2val:0x3b4a;
op3val:0x7b22; valaddr_reg:x1; val_offset:483*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 483*FLEN/8, x4, x2, x3)

inst_197:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3d4 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x34a and fs3 == 0 and fe3 == 0x1e and fm3 == 0x322 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7bd4; op2val:0x3b4a;
op3val:0x7b22; valaddr_reg:x1; val_offset:486*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 486*FLEN/8, x4, x2, x3)

inst_198:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3d4 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x34a and fs3 == 0 and fe3 == 0x1e and fm3 == 0x322 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7bd4; op2val:0x3b4a;
op3val:0x7b22; valaddr_reg:x1; val_offset:489*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 489*FLEN/8, x4, x2, x3)

inst_199:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3d4 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x34a and fs3 == 0 and fe3 == 0x1e and fm3 == 0x322 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7bd4; op2val:0x3b4a;
op3val:0x7b22; valaddr_reg:x1; val_offset:492*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 492*FLEN/8, x4, x2, x3)

inst_200:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x15b and fs2 == 0 and fe2 == 0x0f and fm2 == 0x14f and fs3 == 0 and fe3 == 0x1e and fm3 == 0x31c and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x795b; op2val:0x3d4f;
op3val:0x7b1c; valaddr_reg:x1; val_offset:495*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 495*FLEN/8, x4, x2, x3)

inst_201:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x15b and fs2 == 0 and fe2 == 0x0f and fm2 == 0x14f and fs3 == 0 and fe3 == 0x1e and fm3 == 0x31c and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x795b; op2val:0x3d4f;
op3val:0x7b1c; valaddr_reg:x1; val_offset:498*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 498*FLEN/8, x4, x2, x3)

inst_202:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x15b and fs2 == 0 and fe2 == 0x0f and fm2 == 0x14f and fs3 == 0 and fe3 == 0x1e and fm3 == 0x31c and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x795b; op2val:0x3d4f;
op3val:0x7b1c; valaddr_reg:x1; val_offset:501*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 501*FLEN/8, x4, x2, x3)

inst_203:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x15b and fs2 == 0 and fe2 == 0x0f and fm2 == 0x14f and fs3 == 0 and fe3 == 0x1e and fm3 == 0x31c and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x795b; op2val:0x3d4f;
op3val:0x7b1c; valaddr_reg:x1; val_offset:504*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 504*FLEN/8, x4, x2, x3)

inst_204:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x15b and fs2 == 0 and fe2 == 0x0f and fm2 == 0x14f and fs3 == 0 and fe3 == 0x1e and fm3 == 0x31c and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x795b; op2val:0x3d4f;
op3val:0x7b1c; valaddr_reg:x1; val_offset:507*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 507*FLEN/8, x4, x2, x3)

inst_205:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x326 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x36f and fs3 == 0 and fe3 == 0x1e and fm3 == 0x2a5 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7726; op2val:0x3f6f;
op3val:0x7aa5; valaddr_reg:x1; val_offset:510*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 510*FLEN/8, x4, x2, x3)

inst_206:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x326 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x36f and fs3 == 0 and fe3 == 0x1e and fm3 == 0x2a5 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7726; op2val:0x3f6f;
op3val:0x7aa5; valaddr_reg:x1; val_offset:513*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 513*FLEN/8, x4, x2, x3)

inst_207:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x326 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x36f and fs3 == 0 and fe3 == 0x1e and fm3 == 0x2a5 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7726; op2val:0x3f6f;
op3val:0x7aa5; valaddr_reg:x1; val_offset:516*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 516*FLEN/8, x4, x2, x3)

inst_208:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x326 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x36f and fs3 == 0 and fe3 == 0x1e and fm3 == 0x2a5 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7726; op2val:0x3f6f;
op3val:0x7aa5; valaddr_reg:x1; val_offset:519*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 519*FLEN/8, x4, x2, x3)

inst_209:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x326 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x36f and fs3 == 0 and fe3 == 0x1e and fm3 == 0x2a5 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7726; op2val:0x3f6f;
op3val:0x7aa5; valaddr_reg:x1; val_offset:522*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 522*FLEN/8, x4, x2, x3)

inst_210:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x25d and fs2 == 0 and fe2 == 0x0e and fm2 == 0x131 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x021 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a5d; op2val:0x3931;
op3val:0x7821; valaddr_reg:x1; val_offset:525*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 525*FLEN/8, x4, x2, x3)

inst_211:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x25d and fs2 == 0 and fe2 == 0x0e and fm2 == 0x131 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x021 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a5d; op2val:0x3931;
op3val:0x7821; valaddr_reg:x1; val_offset:528*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 528*FLEN/8, x4, x2, x3)

inst_212:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x25d and fs2 == 0 and fe2 == 0x0e and fm2 == 0x131 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x021 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a5d; op2val:0x3931;
op3val:0x7821; valaddr_reg:x1; val_offset:531*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 531*FLEN/8, x4, x2, x3)

inst_213:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x25d and fs2 == 0 and fe2 == 0x0e and fm2 == 0x131 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x021 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a5d; op2val:0x3931;
op3val:0x7821; valaddr_reg:x1; val_offset:534*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 534*FLEN/8, x4, x2, x3)

inst_214:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x25d and fs2 == 0 and fe2 == 0x0e and fm2 == 0x131 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x021 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a5d; op2val:0x3931;
op3val:0x7821; valaddr_reg:x1; val_offset:537*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 537*FLEN/8, x4, x2, x3)

inst_215:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x388 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x1fe and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1a4 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7788; op2val:0x3dfe;
op3val:0x79a4; valaddr_reg:x1; val_offset:540*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 540*FLEN/8, x4, x2, x3)

inst_216:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x388 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x1fe and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1a4 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7788; op2val:0x3dfe;
op3val:0x79a4; valaddr_reg:x1; val_offset:543*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 543*FLEN/8, x4, x2, x3)

inst_217:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x388 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x1fe and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1a4 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7788; op2val:0x3dfe;
op3val:0x79a4; valaddr_reg:x1; val_offset:546*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 546*FLEN/8, x4, x2, x3)

inst_218:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x388 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x1fe and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1a4 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7788; op2val:0x3dfe;
op3val:0x79a4; valaddr_reg:x1; val_offset:549*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 549*FLEN/8, x4, x2, x3)

inst_219:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x388 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x1fe and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1a4 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7788; op2val:0x3dfe;
op3val:0x79a4; valaddr_reg:x1; val_offset:552*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 552*FLEN/8, x4, x2, x3)

inst_220:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x28a and fs2 == 0 and fe2 == 0x0c and fm2 == 0x2b9 and fs3 == 0 and fe3 == 0x1b and fm3 == 0x17f and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x768a; op2val:0x32b9;
op3val:0x6d7f; valaddr_reg:x1; val_offset:555*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 555*FLEN/8, x4, x2, x3)

inst_221:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x28a and fs2 == 0 and fe2 == 0x0c and fm2 == 0x2b9 and fs3 == 0 and fe3 == 0x1b and fm3 == 0x17f and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x768a; op2val:0x32b9;
op3val:0x6d7f; valaddr_reg:x1; val_offset:558*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 558*FLEN/8, x4, x2, x3)

inst_222:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x28a and fs2 == 0 and fe2 == 0x0c and fm2 == 0x2b9 and fs3 == 0 and fe3 == 0x1b and fm3 == 0x17f and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x768a; op2val:0x32b9;
op3val:0x6d7f; valaddr_reg:x1; val_offset:561*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 561*FLEN/8, x4, x2, x3)

inst_223:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x28a and fs2 == 0 and fe2 == 0x0c and fm2 == 0x2b9 and fs3 == 0 and fe3 == 0x1b and fm3 == 0x17f and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x768a; op2val:0x32b9;
op3val:0x6d7f; valaddr_reg:x1; val_offset:564*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 564*FLEN/8, x4, x2, x3)

inst_224:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x28a and fs2 == 0 and fe2 == 0x0c and fm2 == 0x2b9 and fs3 == 0 and fe3 == 0x1b and fm3 == 0x17f and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x768a; op2val:0x32b9;
op3val:0x6d7f; valaddr_reg:x1; val_offset:567*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 567*FLEN/8, x4, x2, x3)

inst_225:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1f8 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x1b2 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x040 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x79f8; op2val:0x35b2;
op3val:0x7440; valaddr_reg:x1; val_offset:570*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 570*FLEN/8, x4, x2, x3)

inst_226:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1f8 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x1b2 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x040 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x79f8; op2val:0x35b2;
op3val:0x7440; valaddr_reg:x1; val_offset:573*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 573*FLEN/8, x4, x2, x3)

inst_227:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1f8 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x1b2 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x040 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x79f8; op2val:0x35b2;
op3val:0x7440; valaddr_reg:x1; val_offset:576*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 576*FLEN/8, x4, x2, x3)

inst_228:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1f8 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x1b2 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x040 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x79f8; op2val:0x35b2;
op3val:0x7440; valaddr_reg:x1; val_offset:579*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 579*FLEN/8, x4, x2, x3)

inst_229:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1f8 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x1b2 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x040 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x79f8; op2val:0x35b2;
op3val:0x7440; valaddr_reg:x1; val_offset:582*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 582*FLEN/8, x4, x2, x3)

inst_230:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x3cc and fs2 == 0 and fe2 == 0x0f and fm2 == 0x26e and fs3 == 0 and fe3 == 0x1e and fm3 == 0x244 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x77cc; op2val:0x3e6e;
op3val:0x7a44; valaddr_reg:x1; val_offset:585*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 585*FLEN/8, x4, x2, x3)

inst_231:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x3cc and fs2 == 0 and fe2 == 0x0f and fm2 == 0x26e and fs3 == 0 and fe3 == 0x1e and fm3 == 0x244 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x77cc; op2val:0x3e6e;
op3val:0x7a44; valaddr_reg:x1; val_offset:588*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 588*FLEN/8, x4, x2, x3)

inst_232:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x3cc and fs2 == 0 and fe2 == 0x0f and fm2 == 0x26e and fs3 == 0 and fe3 == 0x1e and fm3 == 0x244 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x77cc; op2val:0x3e6e;
op3val:0x7a44; valaddr_reg:x1; val_offset:591*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 591*FLEN/8, x4, x2, x3)

inst_233:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x3cc and fs2 == 0 and fe2 == 0x0f and fm2 == 0x26e and fs3 == 0 and fe3 == 0x1e and fm3 == 0x244 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x77cc; op2val:0x3e6e;
op3val:0x7a44; valaddr_reg:x1; val_offset:594*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 594*FLEN/8, x4, x2, x3)

inst_234:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x3cc and fs2 == 0 and fe2 == 0x0f and fm2 == 0x26e and fs3 == 0 and fe3 == 0x1e and fm3 == 0x244 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x77cc; op2val:0x3e6e;
op3val:0x7a44; valaddr_reg:x1; val_offset:597*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 597*FLEN/8, x4, x2, x3)

inst_235:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x181 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x011 and fs3 == 0 and fe3 == 0x19 and fm3 == 0x199 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7181; op2val:0x3011;
op3val:0x6599; valaddr_reg:x1; val_offset:600*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 600*FLEN/8, x4, x2, x3)

inst_236:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x181 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x011 and fs3 == 0 and fe3 == 0x19 and fm3 == 0x199 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7181; op2val:0x3011;
op3val:0x6599; valaddr_reg:x1; val_offset:603*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 603*FLEN/8, x4, x2, x3)

inst_237:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x181 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x011 and fs3 == 0 and fe3 == 0x19 and fm3 == 0x199 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7181; op2val:0x3011;
op3val:0x6599; valaddr_reg:x1; val_offset:606*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 606*FLEN/8, x4, x2, x3)

inst_238:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x181 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x011 and fs3 == 0 and fe3 == 0x19 and fm3 == 0x199 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7181; op2val:0x3011;
op3val:0x6599; valaddr_reg:x1; val_offset:609*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 609*FLEN/8, x4, x2, x3)

inst_239:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x181 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x011 and fs3 == 0 and fe3 == 0x19 and fm3 == 0x199 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7181; op2val:0x3011;
op3val:0x6599; valaddr_reg:x1; val_offset:612*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 612*FLEN/8, x4, x2, x3)

inst_240:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x3e6 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x0c5 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x0b6 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6fe6; op2val:0x44c5;
op3val:0x78b6; valaddr_reg:x1; val_offset:615*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 615*FLEN/8, x4, x2, x3)

inst_241:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x3e6 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x0c5 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x0b6 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6fe6; op2val:0x44c5;
op3val:0x78b6; valaddr_reg:x1; val_offset:618*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 618*FLEN/8, x4, x2, x3)

inst_242:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x3e6 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x0c5 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x0b6 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6fe6; op2val:0x44c5;
op3val:0x78b6; valaddr_reg:x1; val_offset:621*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 621*FLEN/8, x4, x2, x3)

inst_243:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x3e6 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x0c5 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x0b6 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6fe6; op2val:0x44c5;
op3val:0x78b6; valaddr_reg:x1; val_offset:624*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 624*FLEN/8, x4, x2, x3)

inst_244:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x3e6 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x0c5 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x0b6 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6fe6; op2val:0x44c5;
op3val:0x78b6; valaddr_reg:x1; val_offset:627*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 627*FLEN/8, x4, x2, x3)

inst_245:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1c6 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x1ad and fs3 == 0 and fe3 == 0x1d and fm3 == 0x019 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x75c6; op2val:0x39ad;
op3val:0x7419; valaddr_reg:x1; val_offset:630*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 630*FLEN/8, x4, x2, x3)

inst_246:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1c6 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x1ad and fs3 == 0 and fe3 == 0x1d and fm3 == 0x019 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x75c6; op2val:0x39ad;
op3val:0x7419; valaddr_reg:x1; val_offset:633*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 633*FLEN/8, x4, x2, x3)

inst_247:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1c6 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x1ad and fs3 == 0 and fe3 == 0x1d and fm3 == 0x019 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x75c6; op2val:0x39ad;
op3val:0x7419; valaddr_reg:x1; val_offset:636*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 636*FLEN/8, x4, x2, x3)

inst_248:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1c6 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x1ad and fs3 == 0 and fe3 == 0x1d and fm3 == 0x019 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x75c6; op2val:0x39ad;
op3val:0x7419; valaddr_reg:x1; val_offset:639*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 639*FLEN/8, x4, x2, x3)

inst_249:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1c6 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x1ad and fs3 == 0 and fe3 == 0x1d and fm3 == 0x019 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x75c6; op2val:0x39ad;
op3val:0x7419; valaddr_reg:x1; val_offset:642*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 642*FLEN/8, x4, x2, x3)

inst_250:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x338 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x01b and fs3 == 0 and fe3 == 0x1e and fm3 == 0x36a and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7738; op2val:0x401b;
op3val:0x7b6a; valaddr_reg:x1; val_offset:645*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 645*FLEN/8, x4, x2, x3)

inst_251:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x338 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x01b and fs3 == 0 and fe3 == 0x1e and fm3 == 0x36a and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7738; op2val:0x401b;
op3val:0x7b6a; valaddr_reg:x1; val_offset:648*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 648*FLEN/8, x4, x2, x3)

inst_252:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x338 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x01b and fs3 == 0 and fe3 == 0x1e and fm3 == 0x36a and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7738; op2val:0x401b;
op3val:0x7b6a; valaddr_reg:x1; val_offset:651*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 651*FLEN/8, x4, x2, x3)

inst_253:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x338 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x01b and fs3 == 0 and fe3 == 0x1e and fm3 == 0x36a and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7738; op2val:0x401b;
op3val:0x7b6a; valaddr_reg:x1; val_offset:654*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 654*FLEN/8, x4, x2, x3)

inst_254:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x338 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x01b and fs3 == 0 and fe3 == 0x1e and fm3 == 0x36a and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7738; op2val:0x401b;
op3val:0x7b6a; valaddr_reg:x1; val_offset:657*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 657*FLEN/8, x4, x2, x3)

inst_255:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x013 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x272 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x290 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7413; op2val:0x3e72;
op3val:0x7690; valaddr_reg:x1; val_offset:660*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 660*FLEN/8, x4, x2, x3)

inst_256:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x013 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x272 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x290 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7413; op2val:0x3e72;
op3val:0x7690; valaddr_reg:x1; val_offset:663*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 663*FLEN/8, x4, x2, x3)

inst_257:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x013 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x272 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x290 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7413; op2val:0x3e72;
op3val:0x7690; valaddr_reg:x1; val_offset:666*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 666*FLEN/8, x4, x2, x3)

inst_258:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x013 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x272 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x290 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7413; op2val:0x3e72;
op3val:0x7690; valaddr_reg:x1; val_offset:669*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 669*FLEN/8, x4, x2, x3)

inst_259:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x013 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x272 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x290 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7413; op2val:0x3e72;
op3val:0x7690; valaddr_reg:x1; val_offset:672*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 672*FLEN/8, x4, x2, x3)

inst_260:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x307 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x191 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x0e5 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b07; op2val:0x3991;
op3val:0x78e5; valaddr_reg:x1; val_offset:675*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 675*FLEN/8, x4, x2, x3)

inst_261:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x307 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x191 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x0e5 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b07; op2val:0x3991;
op3val:0x78e5; valaddr_reg:x1; val_offset:678*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 678*FLEN/8, x4, x2, x3)

inst_262:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x307 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x191 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x0e5 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b07; op2val:0x3991;
op3val:0x78e5; valaddr_reg:x1; val_offset:681*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 681*FLEN/8, x4, x2, x3)

inst_263:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x307 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x191 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x0e5 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b07; op2val:0x3991;
op3val:0x78e5; valaddr_reg:x1; val_offset:684*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 684*FLEN/8, x4, x2, x3)

inst_264:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x307 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x191 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x0e5 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b07; op2val:0x3991;
op3val:0x78e5; valaddr_reg:x1; val_offset:687*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 687*FLEN/8, x4, x2, x3)

inst_265:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x048 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x316 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x397 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7448; op2val:0x3f16;
op3val:0x7797; valaddr_reg:x1; val_offset:690*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 690*FLEN/8, x4, x2, x3)

inst_266:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x048 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x316 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x397 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7448; op2val:0x3f16;
op3val:0x7797; valaddr_reg:x1; val_offset:693*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 693*FLEN/8, x4, x2, x3)

inst_267:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x048 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x316 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x397 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7448; op2val:0x3f16;
op3val:0x7797; valaddr_reg:x1; val_offset:696*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 696*FLEN/8, x4, x2, x3)

inst_268:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x048 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x316 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x397 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7448; op2val:0x3f16;
op3val:0x7797; valaddr_reg:x1; val_offset:699*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 699*FLEN/8, x4, x2, x3)

inst_269:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x048 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x316 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x397 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7448; op2val:0x3f16;
op3val:0x7797; valaddr_reg:x1; val_offset:702*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 702*FLEN/8, x4, x2, x3)

inst_270:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x3a7 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x0c1 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x08c and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x77a7; op2val:0x34c1;
op3val:0x708c; valaddr_reg:x1; val_offset:705*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 705*FLEN/8, x4, x2, x3)

inst_271:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x3a7 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x0c1 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x08c and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x77a7; op2val:0x34c1;
op3val:0x708c; valaddr_reg:x1; val_offset:708*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 708*FLEN/8, x4, x2, x3)

inst_272:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x3a7 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x0c1 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x08c and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x77a7; op2val:0x34c1;
op3val:0x708c; valaddr_reg:x1; val_offset:711*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 711*FLEN/8, x4, x2, x3)

inst_273:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x3a7 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x0c1 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x08c and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x77a7; op2val:0x34c1;
op3val:0x708c; valaddr_reg:x1; val_offset:714*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 714*FLEN/8, x4, x2, x3)

inst_274:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x3a7 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x0c1 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x08c and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x77a7; op2val:0x34c1;
op3val:0x708c; valaddr_reg:x1; val_offset:717*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 717*FLEN/8, x4, x2, x3)

inst_275:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x209 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x27a and fs3 == 0 and fe3 == 0x1d and fm3 == 0x0e3 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7609; op2val:0x3a7a;
op3val:0x74e3; valaddr_reg:x1; val_offset:720*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 720*FLEN/8, x4, x2, x3)

inst_276:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x209 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x27a and fs3 == 0 and fe3 == 0x1d and fm3 == 0x0e3 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7609; op2val:0x3a7a;
op3val:0x74e3; valaddr_reg:x1; val_offset:723*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 723*FLEN/8, x4, x2, x3)

inst_277:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x209 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x27a and fs3 == 0 and fe3 == 0x1d and fm3 == 0x0e3 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7609; op2val:0x3a7a;
op3val:0x74e3; valaddr_reg:x1; val_offset:726*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 726*FLEN/8, x4, x2, x3)

inst_278:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x209 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x27a and fs3 == 0 and fe3 == 0x1d and fm3 == 0x0e3 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7609; op2val:0x3a7a;
op3val:0x74e3; valaddr_reg:x1; val_offset:729*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 729*FLEN/8, x4, x2, x3)

inst_279:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x209 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x27a and fs3 == 0 and fe3 == 0x1d and fm3 == 0x0e3 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7609; op2val:0x3a7a;
op3val:0x74e3; valaddr_reg:x1; val_offset:732*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 732*FLEN/8, x4, x2, x3)

inst_280:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x26f and fs2 == 0 and fe2 == 0x0d and fm2 == 0x26e and fs3 == 0 and fe3 == 0x1d and fm3 == 0x12c and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a6f; op2val:0x366e;
op3val:0x752c; valaddr_reg:x1; val_offset:735*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 735*FLEN/8, x4, x2, x3)

inst_281:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x26f and fs2 == 0 and fe2 == 0x0d and fm2 == 0x26e and fs3 == 0 and fe3 == 0x1d and fm3 == 0x12c and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a6f; op2val:0x366e;
op3val:0x752c; valaddr_reg:x1; val_offset:738*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 738*FLEN/8, x4, x2, x3)

inst_282:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x26f and fs2 == 0 and fe2 == 0x0d and fm2 == 0x26e and fs3 == 0 and fe3 == 0x1d and fm3 == 0x12c and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a6f; op2val:0x366e;
op3val:0x752c; valaddr_reg:x1; val_offset:741*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 741*FLEN/8, x4, x2, x3)

inst_283:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x26f and fs2 == 0 and fe2 == 0x0d and fm2 == 0x26e and fs3 == 0 and fe3 == 0x1d and fm3 == 0x12c and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a6f; op2val:0x366e;
op3val:0x752c; valaddr_reg:x1; val_offset:744*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 744*FLEN/8, x4, x2, x3)
RVTEST_SIGBASE(x2,signature_x2_2)

inst_284:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x26f and fs2 == 0 and fe2 == 0x0d and fm2 == 0x26e and fs3 == 0 and fe3 == 0x1d and fm3 == 0x12c and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a6f; op2val:0x366e;
op3val:0x752c; valaddr_reg:x1; val_offset:747*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 747*FLEN/8, x4, x2, x3)

inst_285:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x145 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x1e3 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3c3 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7945; op2val:0x3de3;
op3val:0x7bc3; valaddr_reg:x1; val_offset:750*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 750*FLEN/8, x4, x2, x3)

inst_286:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x145 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x1e3 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3c3 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7945; op2val:0x3de3;
op3val:0x7bc3; valaddr_reg:x1; val_offset:753*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 753*FLEN/8, x4, x2, x3)

inst_287:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x145 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x1e3 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3c3 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7945; op2val:0x3de3;
op3val:0x7bc3; valaddr_reg:x1; val_offset:756*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 756*FLEN/8, x4, x2, x3)

inst_288:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x145 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x1e3 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3c3 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7945; op2val:0x3de3;
op3val:0x7bc3; valaddr_reg:x1; val_offset:759*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 759*FLEN/8, x4, x2, x3)

inst_289:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x145 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x1e3 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3c3 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7945; op2val:0x3de3;
op3val:0x7bc3; valaddr_reg:x1; val_offset:762*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 762*FLEN/8, x4, x2, x3)

inst_290:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x361 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x284 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x203 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b61; op2val:0x3684;
op3val:0x7603; valaddr_reg:x1; val_offset:765*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 765*FLEN/8, x4, x2, x3)

inst_291:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x361 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x284 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x203 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b61; op2val:0x3684;
op3val:0x7603; valaddr_reg:x1; val_offset:768*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 768*FLEN/8, x4, x2, x3)

inst_292:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x361 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x284 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x203 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b61; op2val:0x3684;
op3val:0x7603; valaddr_reg:x1; val_offset:771*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 771*FLEN/8, x4, x2, x3)

inst_293:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x361 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x284 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x203 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b61; op2val:0x3684;
op3val:0x7603; valaddr_reg:x1; val_offset:774*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 774*FLEN/8, x4, x2, x3)

inst_294:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x361 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x284 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x203 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b61; op2val:0x3684;
op3val:0x7603; valaddr_reg:x1; val_offset:777*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 777*FLEN/8, x4, x2, x3)

inst_295:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0d2 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x03f and fs3 == 0 and fe3 == 0x1d and fm3 == 0x11e and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x78d2; op2val:0x383f;
op3val:0x751e; valaddr_reg:x1; val_offset:780*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 780*FLEN/8, x4, x2, x3)

inst_296:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0d2 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x03f and fs3 == 0 and fe3 == 0x1d and fm3 == 0x11e and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x78d2; op2val:0x383f;
op3val:0x751e; valaddr_reg:x1; val_offset:783*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 783*FLEN/8, x4, x2, x3)

inst_297:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0d2 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x03f and fs3 == 0 and fe3 == 0x1d and fm3 == 0x11e and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x78d2; op2val:0x383f;
op3val:0x751e; valaddr_reg:x1; val_offset:786*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 786*FLEN/8, x4, x2, x3)

inst_298:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0d2 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x03f and fs3 == 0 and fe3 == 0x1d and fm3 == 0x11e and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x78d2; op2val:0x383f;
op3val:0x751e; valaddr_reg:x1; val_offset:789*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 789*FLEN/8, x4, x2, x3)

inst_299:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0d2 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x03f and fs3 == 0 and fe3 == 0x1d and fm3 == 0x11e and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x78d2; op2val:0x383f;
op3val:0x751e; valaddr_reg:x1; val_offset:792*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 792*FLEN/8, x4, x2, x3)

inst_300:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x25e and fs2 == 0 and fe2 == 0x0f and fm2 == 0x0e6 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x3cd and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x765e; op2val:0x3ce6;
op3val:0x77cd; valaddr_reg:x1; val_offset:795*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 795*FLEN/8, x4, x2, x3)

inst_301:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x25e and fs2 == 0 and fe2 == 0x0f and fm2 == 0x0e6 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x3cd and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x765e; op2val:0x3ce6;
op3val:0x77cd; valaddr_reg:x1; val_offset:798*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 798*FLEN/8, x4, x2, x3)

inst_302:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x25e and fs2 == 0 and fe2 == 0x0f and fm2 == 0x0e6 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x3cd and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x765e; op2val:0x3ce6;
op3val:0x77cd; valaddr_reg:x1; val_offset:801*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 801*FLEN/8, x4, x2, x3)

inst_303:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x25e and fs2 == 0 and fe2 == 0x0f and fm2 == 0x0e6 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x3cd and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x765e; op2val:0x3ce6;
op3val:0x77cd; valaddr_reg:x1; val_offset:804*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 804*FLEN/8, x4, x2, x3)

inst_304:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x25e and fs2 == 0 and fe2 == 0x0f and fm2 == 0x0e6 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x3cd and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x765e; op2val:0x3ce6;
op3val:0x77cd; valaddr_reg:x1; val_offset:807*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 807*FLEN/8, x4, x2, x3)

inst_305:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x258 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x0b8 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x37d and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a58; op2val:0x3cb8;
op3val:0x7b7d; valaddr_reg:x1; val_offset:810*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 810*FLEN/8, x4, x2, x3)

inst_306:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x258 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x0b8 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x37d and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a58; op2val:0x3cb8;
op3val:0x7b7d; valaddr_reg:x1; val_offset:813*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 813*FLEN/8, x4, x2, x3)

inst_307:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x258 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x0b8 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x37d and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a58; op2val:0x3cb8;
op3val:0x7b7d; valaddr_reg:x1; val_offset:816*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 816*FLEN/8, x4, x2, x3)

inst_308:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x258 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x0b8 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x37d and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a58; op2val:0x3cb8;
op3val:0x7b7d; valaddr_reg:x1; val_offset:819*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 819*FLEN/8, x4, x2, x3)

inst_309:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x258 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x0b8 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x37d and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a58; op2val:0x3cb8;
op3val:0x7b7d; valaddr_reg:x1; val_offset:822*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 822*FLEN/8, x4, x2, x3)

inst_310:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x0a6 and fs2 == 0 and fe2 == 0x09 and fm2 == 0x176 and fs3 == 0 and fe3 == 0x17 and fm3 == 0x25a and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x74a6; op2val:0x2576;
op3val:0x5e5a; valaddr_reg:x1; val_offset:825*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 825*FLEN/8, x4, x2, x3)

inst_311:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x0a6 and fs2 == 0 and fe2 == 0x09 and fm2 == 0x176 and fs3 == 0 and fe3 == 0x17 and fm3 == 0x25a and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x74a6; op2val:0x2576;
op3val:0x5e5a; valaddr_reg:x1; val_offset:828*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 828*FLEN/8, x4, x2, x3)

inst_312:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x0a6 and fs2 == 0 and fe2 == 0x09 and fm2 == 0x176 and fs3 == 0 and fe3 == 0x17 and fm3 == 0x25a and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x74a6; op2val:0x2576;
op3val:0x5e5a; valaddr_reg:x1; val_offset:831*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 831*FLEN/8, x4, x2, x3)

inst_313:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x0a6 and fs2 == 0 and fe2 == 0x09 and fm2 == 0x176 and fs3 == 0 and fe3 == 0x17 and fm3 == 0x25a and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x74a6; op2val:0x2576;
op3val:0x5e5a; valaddr_reg:x1; val_offset:834*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 834*FLEN/8, x4, x2, x3)

inst_314:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x0a6 and fs2 == 0 and fe2 == 0x09 and fm2 == 0x176 and fs3 == 0 and fe3 == 0x17 and fm3 == 0x25a and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x74a6; op2val:0x2576;
op3val:0x5e5a; valaddr_reg:x1; val_offset:837*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 837*FLEN/8, x4, x2, x3)

inst_315:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x32f and fs2 == 0 and fe2 == 0x0c and fm2 == 0x011 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x34e and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x772f; op2val:0x3011;
op3val:0x6b4e; valaddr_reg:x1; val_offset:840*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 840*FLEN/8, x4, x2, x3)

inst_316:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x32f and fs2 == 0 and fe2 == 0x0c and fm2 == 0x011 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x34e and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x772f; op2val:0x3011;
op3val:0x6b4e; valaddr_reg:x1; val_offset:843*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 843*FLEN/8, x4, x2, x3)

inst_317:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x32f and fs2 == 0 and fe2 == 0x0c and fm2 == 0x011 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x34e and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x772f; op2val:0x3011;
op3val:0x6b4e; valaddr_reg:x1; val_offset:846*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 846*FLEN/8, x4, x2, x3)

inst_318:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x32f and fs2 == 0 and fe2 == 0x0c and fm2 == 0x011 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x34e and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x772f; op2val:0x3011;
op3val:0x6b4e; valaddr_reg:x1; val_offset:849*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 849*FLEN/8, x4, x2, x3)

inst_319:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x32f and fs2 == 0 and fe2 == 0x0c and fm2 == 0x011 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x34e and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x772f; op2val:0x3011;
op3val:0x6b4e; valaddr_reg:x1; val_offset:852*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 852*FLEN/8, x4, x2, x3)

inst_320:
// fs1 == 0 and fe1 == 0x19 and fm1 == 0x3b5 and fs2 == 0 and fe2 == 0x13 and fm2 == 0x26b and fs3 == 0 and fe3 == 0x1e and fm3 == 0x22f and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x67b5; op2val:0x4e6b;
op3val:0x7a2f; valaddr_reg:x1; val_offset:855*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 855*FLEN/8, x4, x2, x3)

inst_321:
// fs1 == 0 and fe1 == 0x19 and fm1 == 0x3b5 and fs2 == 0 and fe2 == 0x13 and fm2 == 0x26b and fs3 == 0 and fe3 == 0x1e and fm3 == 0x22f and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x67b5; op2val:0x4e6b;
op3val:0x7a2f; valaddr_reg:x1; val_offset:858*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 858*FLEN/8, x4, x2, x3)

inst_322:
// fs1 == 0 and fe1 == 0x19 and fm1 == 0x3b5 and fs2 == 0 and fe2 == 0x13 and fm2 == 0x26b and fs3 == 0 and fe3 == 0x1e and fm3 == 0x22f and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x67b5; op2val:0x4e6b;
op3val:0x7a2f; valaddr_reg:x1; val_offset:861*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 861*FLEN/8, x4, x2, x3)

inst_323:
// fs1 == 0 and fe1 == 0x19 and fm1 == 0x3b5 and fs2 == 0 and fe2 == 0x13 and fm2 == 0x26b and fs3 == 0 and fe3 == 0x1e and fm3 == 0x22f and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x67b5; op2val:0x4e6b;
op3val:0x7a2f; valaddr_reg:x1; val_offset:864*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 864*FLEN/8, x4, x2, x3)

inst_324:
// fs1 == 0 and fe1 == 0x19 and fm1 == 0x3b5 and fs2 == 0 and fe2 == 0x13 and fm2 == 0x26b and fs3 == 0 and fe3 == 0x1e and fm3 == 0x22f and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x67b5; op2val:0x4e6b;
op3val:0x7a2f; valaddr_reg:x1; val_offset:867*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 867*FLEN/8, x4, x2, x3)

inst_325:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x32c and fs2 == 0 and fe2 == 0x11 and fm2 == 0x268 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1be and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6f2c; op2val:0x4668;
op3val:0x79be; valaddr_reg:x1; val_offset:870*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 870*FLEN/8, x4, x2, x3)

inst_326:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x32c and fs2 == 0 and fe2 == 0x11 and fm2 == 0x268 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1be and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6f2c; op2val:0x4668;
op3val:0x79be; valaddr_reg:x1; val_offset:873*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 873*FLEN/8, x4, x2, x3)

inst_327:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x32c and fs2 == 0 and fe2 == 0x11 and fm2 == 0x268 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1be and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6f2c; op2val:0x4668;
op3val:0x79be; valaddr_reg:x1; val_offset:876*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 876*FLEN/8, x4, x2, x3)

inst_328:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x32c and fs2 == 0 and fe2 == 0x11 and fm2 == 0x268 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1be and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6f2c; op2val:0x4668;
op3val:0x79be; valaddr_reg:x1; val_offset:879*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 879*FLEN/8, x4, x2, x3)

inst_329:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x32c and fs2 == 0 and fe2 == 0x11 and fm2 == 0x268 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1be and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6f2c; op2val:0x4668;
op3val:0x79be; valaddr_reg:x1; val_offset:882*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 882*FLEN/8, x4, x2, x3)

inst_330:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1ca and fs2 == 0 and fe2 == 0x10 and fm2 == 0x12f and fs3 == 0 and fe3 == 0x1e and fm3 == 0x380 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x75ca; op2val:0x412f;
op3val:0x7b80; valaddr_reg:x1; val_offset:885*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 885*FLEN/8, x4, x2, x3)

inst_331:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1ca and fs2 == 0 and fe2 == 0x10 and fm2 == 0x12f and fs3 == 0 and fe3 == 0x1e and fm3 == 0x380 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x75ca; op2val:0x412f;
op3val:0x7b80; valaddr_reg:x1; val_offset:888*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 888*FLEN/8, x4, x2, x3)

inst_332:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1ca and fs2 == 0 and fe2 == 0x10 and fm2 == 0x12f and fs3 == 0 and fe3 == 0x1e and fm3 == 0x380 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x75ca; op2val:0x412f;
op3val:0x7b80; valaddr_reg:x1; val_offset:891*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 891*FLEN/8, x4, x2, x3)

inst_333:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1ca and fs2 == 0 and fe2 == 0x10 and fm2 == 0x12f and fs3 == 0 and fe3 == 0x1e and fm3 == 0x380 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x75ca; op2val:0x412f;
op3val:0x7b80; valaddr_reg:x1; val_offset:894*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 894*FLEN/8, x4, x2, x3)

inst_334:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1ca and fs2 == 0 and fe2 == 0x10 and fm2 == 0x12f and fs3 == 0 and fe3 == 0x1e and fm3 == 0x380 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x75ca; op2val:0x412f;
op3val:0x7b80; valaddr_reg:x1; val_offset:897*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 897*FLEN/8, x4, x2, x3)

inst_335:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2d3 and fs2 == 0 and fe2 == 0x0b and fm2 == 0x0ab and fs3 == 0 and fe3 == 0x1a and fm3 == 0x3f8 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ad3; op2val:0x2cab;
op3val:0x6bf8; valaddr_reg:x1; val_offset:900*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 900*FLEN/8, x4, x2, x3)

inst_336:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2d3 and fs2 == 0 and fe2 == 0x0b and fm2 == 0x0ab and fs3 == 0 and fe3 == 0x1a and fm3 == 0x3f8 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ad3; op2val:0x2cab;
op3val:0x6bf8; valaddr_reg:x1; val_offset:903*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 903*FLEN/8, x4, x2, x3)

inst_337:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2d3 and fs2 == 0 and fe2 == 0x0b and fm2 == 0x0ab and fs3 == 0 and fe3 == 0x1a and fm3 == 0x3f8 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ad3; op2val:0x2cab;
op3val:0x6bf8; valaddr_reg:x1; val_offset:906*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 906*FLEN/8, x4, x2, x3)

inst_338:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2d3 and fs2 == 0 and fe2 == 0x0b and fm2 == 0x0ab and fs3 == 0 and fe3 == 0x1a and fm3 == 0x3f8 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ad3; op2val:0x2cab;
op3val:0x6bf8; valaddr_reg:x1; val_offset:909*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 909*FLEN/8, x4, x2, x3)

inst_339:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2d3 and fs2 == 0 and fe2 == 0x0b and fm2 == 0x0ab and fs3 == 0 and fe3 == 0x1a and fm3 == 0x3f8 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ad3; op2val:0x2cab;
op3val:0x6bf8; valaddr_reg:x1; val_offset:912*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 912*FLEN/8, x4, x2, x3)

inst_340:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x229 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x0ea and fs3 == 0 and fe3 == 0x1e and fm3 == 0x393 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7229; op2val:0x44ea;
op3val:0x7b93; valaddr_reg:x1; val_offset:915*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 915*FLEN/8, x4, x2, x3)

inst_341:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x229 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x0ea and fs3 == 0 and fe3 == 0x1e and fm3 == 0x393 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7229; op2val:0x44ea;
op3val:0x7b93; valaddr_reg:x1; val_offset:918*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 918*FLEN/8, x4, x2, x3)

inst_342:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x229 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x0ea and fs3 == 0 and fe3 == 0x1e and fm3 == 0x393 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7229; op2val:0x44ea;
op3val:0x7b93; valaddr_reg:x1; val_offset:921*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 921*FLEN/8, x4, x2, x3)

inst_343:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x229 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x0ea and fs3 == 0 and fe3 == 0x1e and fm3 == 0x393 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7229; op2val:0x44ea;
op3val:0x7b93; valaddr_reg:x1; val_offset:924*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 924*FLEN/8, x4, x2, x3)

inst_344:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x229 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x0ea and fs3 == 0 and fe3 == 0x1e and fm3 == 0x393 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7229; op2val:0x44ea;
op3val:0x7b93; valaddr_reg:x1; val_offset:927*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 927*FLEN/8, x4, x2, x3)

inst_345:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0e7 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x181 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x2c0 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x78e7; op2val:0x3981;
op3val:0x76c0; valaddr_reg:x1; val_offset:930*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 930*FLEN/8, x4, x2, x3)

inst_346:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0e7 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x181 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x2c0 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x78e7; op2val:0x3981;
op3val:0x76c0; valaddr_reg:x1; val_offset:933*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 933*FLEN/8, x4, x2, x3)

inst_347:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0e7 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x181 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x2c0 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x78e7; op2val:0x3981;
op3val:0x76c0; valaddr_reg:x1; val_offset:936*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 936*FLEN/8, x4, x2, x3)

inst_348:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0e7 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x181 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x2c0 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x78e7; op2val:0x3981;
op3val:0x76c0; valaddr_reg:x1; val_offset:939*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 939*FLEN/8, x4, x2, x3)

inst_349:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0e7 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x181 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x2c0 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x78e7; op2val:0x3981;
op3val:0x76c0; valaddr_reg:x1; val_offset:942*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 942*FLEN/8, x4, x2, x3)

inst_350:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x241 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x028 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x281 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a41; op2val:0x3c28;
op3val:0x7a81; valaddr_reg:x1; val_offset:945*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 945*FLEN/8, x4, x2, x3)

inst_351:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x241 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x028 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x281 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a41; op2val:0x3c28;
op3val:0x7a81; valaddr_reg:x1; val_offset:948*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 948*FLEN/8, x4, x2, x3)

inst_352:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x241 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x028 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x281 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a41; op2val:0x3c28;
op3val:0x7a81; valaddr_reg:x1; val_offset:951*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 951*FLEN/8, x4, x2, x3)

inst_353:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x241 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x028 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x281 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a41; op2val:0x3c28;
op3val:0x7a81; valaddr_reg:x1; val_offset:954*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 954*FLEN/8, x4, x2, x3)

inst_354:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x241 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x028 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x281 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a41; op2val:0x3c28;
op3val:0x7a81; valaddr_reg:x1; val_offset:957*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 957*FLEN/8, x4, x2, x3)

inst_355:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x3dd and fs2 == 0 and fe2 == 0x0e and fm2 == 0x3a1 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x37f and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x77dd; op2val:0x3ba1;
op3val:0x777f; valaddr_reg:x1; val_offset:960*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 960*FLEN/8, x4, x2, x3)

inst_356:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x3dd and fs2 == 0 and fe2 == 0x0e and fm2 == 0x3a1 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x37f and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x77dd; op2val:0x3ba1;
op3val:0x777f; valaddr_reg:x1; val_offset:963*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 963*FLEN/8, x4, x2, x3)

inst_357:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x3dd and fs2 == 0 and fe2 == 0x0e and fm2 == 0x3a1 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x37f and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x77dd; op2val:0x3ba1;
op3val:0x777f; valaddr_reg:x1; val_offset:966*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 966*FLEN/8, x4, x2, x3)

inst_358:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x3dd and fs2 == 0 and fe2 == 0x0e and fm2 == 0x3a1 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x37f and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x77dd; op2val:0x3ba1;
op3val:0x777f; valaddr_reg:x1; val_offset:969*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 969*FLEN/8, x4, x2, x3)

inst_359:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x3dd and fs2 == 0 and fe2 == 0x0e and fm2 == 0x3a1 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x37f and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x77dd; op2val:0x3ba1;
op3val:0x777f; valaddr_reg:x1; val_offset:972*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 972*FLEN/8, x4, x2, x3)

inst_360:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x268 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x33a and fs3 == 0 and fe3 == 0x1d and fm3 == 0x1c9 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6e68; op2val:0x433a;
op3val:0x75c9; valaddr_reg:x1; val_offset:975*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 975*FLEN/8, x4, x2, x3)

inst_361:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x268 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x33a and fs3 == 0 and fe3 == 0x1d and fm3 == 0x1c9 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6e68; op2val:0x433a;
op3val:0x75c9; valaddr_reg:x1; val_offset:978*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 978*FLEN/8, x4, x2, x3)

inst_362:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x268 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x33a and fs3 == 0 and fe3 == 0x1d and fm3 == 0x1c9 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6e68; op2val:0x433a;
op3val:0x75c9; valaddr_reg:x1; val_offset:981*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 981*FLEN/8, x4, x2, x3)

inst_363:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x268 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x33a and fs3 == 0 and fe3 == 0x1d and fm3 == 0x1c9 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6e68; op2val:0x433a;
op3val:0x75c9; valaddr_reg:x1; val_offset:984*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 984*FLEN/8, x4, x2, x3)

inst_364:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x268 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x33a and fs3 == 0 and fe3 == 0x1d and fm3 == 0x1c9 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6e68; op2val:0x433a;
op3val:0x75c9; valaddr_reg:x1; val_offset:987*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 987*FLEN/8, x4, x2, x3)

inst_365:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x0a3 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x050 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x100 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x70a3; op2val:0x4450;
op3val:0x7900; valaddr_reg:x1; val_offset:990*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 990*FLEN/8, x4, x2, x3)

inst_366:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x0a3 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x050 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x100 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x70a3; op2val:0x4450;
op3val:0x7900; valaddr_reg:x1; val_offset:993*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 993*FLEN/8, x4, x2, x3)

inst_367:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x0a3 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x050 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x100 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x70a3; op2val:0x4450;
op3val:0x7900; valaddr_reg:x1; val_offset:996*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 996*FLEN/8, x4, x2, x3)

inst_368:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x0a3 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x050 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x100 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x70a3; op2val:0x4450;
op3val:0x7900; valaddr_reg:x1; val_offset:999*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 999*FLEN/8, x4, x2, x3)

inst_369:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x0a3 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x050 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x100 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x70a3; op2val:0x4450;
op3val:0x7900; valaddr_reg:x1; val_offset:1002*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 1002*FLEN/8, x4, x2, x3)

inst_370:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0d9 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x39c and fs3 == 0 and fe3 == 0x1c and fm3 == 0x09d and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x78d9; op2val:0x339c;
op3val:0x709d; valaddr_reg:x1; val_offset:1005*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 1005*FLEN/8, x4, x2, x3)

inst_371:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0d9 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x39c and fs3 == 0 and fe3 == 0x1c and fm3 == 0x09d and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x78d9; op2val:0x339c;
op3val:0x709d; valaddr_reg:x1; val_offset:1008*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 1008*FLEN/8, x4, x2, x3)

inst_372:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0d9 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x39c and fs3 == 0 and fe3 == 0x1c and fm3 == 0x09d and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x78d9; op2val:0x339c;
op3val:0x709d; valaddr_reg:x1; val_offset:1011*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 1011*FLEN/8, x4, x2, x3)

inst_373:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0d9 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x39c and fs3 == 0 and fe3 == 0x1c and fm3 == 0x09d and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x78d9; op2val:0x339c;
op3val:0x709d; valaddr_reg:x1; val_offset:1014*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 1014*FLEN/8, x4, x2, x3)

inst_374:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0d9 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x39c and fs3 == 0 and fe3 == 0x1c and fm3 == 0x09d and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x78d9; op2val:0x339c;
op3val:0x709d; valaddr_reg:x1; val_offset:1017*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 1017*FLEN/8, x4, x2, x3)

inst_375:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x105 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x0f5 and fs3 == 0 and fe3 == 0x1b and fm3 == 0x239 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7905; op2val:0x30f5;
op3val:0x6e39; valaddr_reg:x1; val_offset:1020*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 1020*FLEN/8, x4, x2, x3)

inst_376:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x105 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x0f5 and fs3 == 0 and fe3 == 0x1b and fm3 == 0x239 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7905; op2val:0x30f5;
op3val:0x6e39; valaddr_reg:x1; val_offset:1023*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 1023*FLEN/8, x4, x2, x3)

inst_377:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x105 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x0f5 and fs3 == 0 and fe3 == 0x1b and fm3 == 0x239 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7905; op2val:0x30f5;
op3val:0x6e39; valaddr_reg:x1; val_offset:1026*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 1026*FLEN/8, x4, x2, x3)

inst_378:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x105 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x0f5 and fs3 == 0 and fe3 == 0x1b and fm3 == 0x239 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7905; op2val:0x30f5;
op3val:0x6e39; valaddr_reg:x1; val_offset:1029*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 1029*FLEN/8, x4, x2, x3)

inst_379:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x105 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x0f5 and fs3 == 0 and fe3 == 0x1b and fm3 == 0x239 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7905; op2val:0x30f5;
op3val:0x6e39; valaddr_reg:x1; val_offset:1032*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 1032*FLEN/8, x4, x2, x3)

inst_380:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x2be and fs2 == 0 and fe2 == 0x11 and fm2 == 0x21f and fs3 == 0 and fe3 == 0x1e and fm3 == 0x129 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6ebe; op2val:0x461f;
op3val:0x7929; valaddr_reg:x1; val_offset:1035*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 1035*FLEN/8, x4, x2, x3)

inst_381:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x2be and fs2 == 0 and fe2 == 0x11 and fm2 == 0x21f and fs3 == 0 and fe3 == 0x1e and fm3 == 0x129 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6ebe; op2val:0x461f;
op3val:0x7929; valaddr_reg:x1; val_offset:1038*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 1038*FLEN/8, x4, x2, x3)

inst_382:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x2be and fs2 == 0 and fe2 == 0x11 and fm2 == 0x21f and fs3 == 0 and fe3 == 0x1e and fm3 == 0x129 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6ebe; op2val:0x461f;
op3val:0x7929; valaddr_reg:x1; val_offset:1041*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 1041*FLEN/8, x4, x2, x3)

inst_383:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x2be and fs2 == 0 and fe2 == 0x11 and fm2 == 0x21f and fs3 == 0 and fe3 == 0x1e and fm3 == 0x129 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6ebe; op2val:0x461f;
op3val:0x7929; valaddr_reg:x1; val_offset:1044*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 1044*FLEN/8, x4, x2, x3)

inst_384:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x2be and fs2 == 0 and fe2 == 0x11 and fm2 == 0x21f and fs3 == 0 and fe3 == 0x1e and fm3 == 0x129 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6ebe; op2val:0x461f;
op3val:0x7929; valaddr_reg:x1; val_offset:1047*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 1047*FLEN/8, x4, x2, x3)

inst_385:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x366 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x3c6 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x331 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7766; op2val:0x3fc6;
op3val:0x7b31; valaddr_reg:x1; val_offset:1050*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 1050*FLEN/8, x4, x2, x3)

inst_386:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x366 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x3c6 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x331 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7766; op2val:0x3fc6;
op3val:0x7b31; valaddr_reg:x1; val_offset:1053*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 1053*FLEN/8, x4, x2, x3)

inst_387:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x366 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x3c6 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x331 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7766; op2val:0x3fc6;
op3val:0x7b31; valaddr_reg:x1; val_offset:1056*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 1056*FLEN/8, x4, x2, x3)

inst_388:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x366 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x3c6 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x331 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7766; op2val:0x3fc6;
op3val:0x7b31; valaddr_reg:x1; val_offset:1059*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 1059*FLEN/8, x4, x2, x3)

inst_389:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x366 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x3c6 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x331 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7766; op2val:0x3fc6;
op3val:0x7b31; valaddr_reg:x1; val_offset:1062*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 1062*FLEN/8, x4, x2, x3)

inst_390:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x107 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x075 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x19b and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7907; op2val:0x3c75;
op3val:0x799b; valaddr_reg:x1; val_offset:1065*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 1065*FLEN/8, x4, x2, x3)

inst_391:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x107 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x075 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x19b and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7907; op2val:0x3c75;
op3val:0x799b; valaddr_reg:x1; val_offset:1068*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 1068*FLEN/8, x4, x2, x3)

inst_392:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x107 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x075 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x19b and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7907; op2val:0x3c75;
op3val:0x799b; valaddr_reg:x1; val_offset:1071*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 1071*FLEN/8, x4, x2, x3)

inst_393:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x107 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x075 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x19b and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7907; op2val:0x3c75;
op3val:0x799b; valaddr_reg:x1; val_offset:1074*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 1074*FLEN/8, x4, x2, x3)

inst_394:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x107 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x075 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x19b and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7907; op2val:0x3c75;
op3val:0x799b; valaddr_reg:x1; val_offset:1077*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 1077*FLEN/8, x4, x2, x3)

inst_395:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x010 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x28e and fs3 == 0 and fe3 == 0x1e and fm3 == 0x2a8 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7010; op2val:0x468e;
op3val:0x7aa8; valaddr_reg:x1; val_offset:1080*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 1080*FLEN/8, x4, x2, x3)

inst_396:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x010 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x28e and fs3 == 0 and fe3 == 0x1e and fm3 == 0x2a8 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7010; op2val:0x468e;
op3val:0x7aa8; valaddr_reg:x1; val_offset:1083*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 1083*FLEN/8, x4, x2, x3)

inst_397:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x010 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x28e and fs3 == 0 and fe3 == 0x1e and fm3 == 0x2a8 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7010; op2val:0x468e;
op3val:0x7aa8; valaddr_reg:x1; val_offset:1086*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 1086*FLEN/8, x4, x2, x3)

inst_398:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x010 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x28e and fs3 == 0 and fe3 == 0x1e and fm3 == 0x2a8 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7010; op2val:0x468e;
op3val:0x7aa8; valaddr_reg:x1; val_offset:1089*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 1089*FLEN/8, x4, x2, x3)

inst_399:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x010 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x28e and fs3 == 0 and fe3 == 0x1e and fm3 == 0x2a8 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7010; op2val:0x468e;
op3val:0x7aa8; valaddr_reg:x1; val_offset:1092*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 1092*FLEN/8, x4, x2, x3)

inst_400:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x158 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x365 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x0f1 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6d58; op2val:0x4765;
op3val:0x78f1; valaddr_reg:x1; val_offset:1095*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 1095*FLEN/8, x4, x2, x3)

inst_401:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x158 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x365 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x0f1 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6d58; op2val:0x4765;
op3val:0x78f1; valaddr_reg:x1; val_offset:1098*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 1098*FLEN/8, x4, x2, x3)

inst_402:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x158 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x365 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x0f1 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6d58; op2val:0x4765;
op3val:0x78f1; valaddr_reg:x1; val_offset:1101*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 1101*FLEN/8, x4, x2, x3)

inst_403:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x158 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x365 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x0f1 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6d58; op2val:0x4765;
op3val:0x78f1; valaddr_reg:x1; val_offset:1104*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 1104*FLEN/8, x4, x2, x3)

inst_404:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x158 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x365 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x0f1 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6d58; op2val:0x4765;
op3val:0x78f1; valaddr_reg:x1; val_offset:1107*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 1107*FLEN/8, x4, x2, x3)

inst_405:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x349 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x3f7 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x342 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b49; op2val:0x3bf7;
op3val:0x7b42; valaddr_reg:x1; val_offset:1110*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 1110*FLEN/8, x4, x2, x3)

inst_406:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x349 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x3f7 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x342 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b49; op2val:0x3bf7;
op3val:0x7b42; valaddr_reg:x1; val_offset:1113*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 1113*FLEN/8, x4, x2, x3)

inst_407:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x349 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x3f7 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x342 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b49; op2val:0x3bf7;
op3val:0x7b42; valaddr_reg:x1; val_offset:1116*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 1116*FLEN/8, x4, x2, x3)

inst_408:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x349 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x3f7 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x342 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b49; op2val:0x3bf7;
op3val:0x7b42; valaddr_reg:x1; val_offset:1119*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 1119*FLEN/8, x4, x2, x3)

inst_409:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x349 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x3f7 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x342 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b49; op2val:0x3bf7;
op3val:0x7b42; valaddr_reg:x1; val_offset:1122*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 1122*FLEN/8, x4, x2, x3)

inst_410:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x324 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x00c and fs3 == 0 and fe3 == 0x1d and fm3 == 0x33a and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b24; op2val:0x380c;
op3val:0x773a; valaddr_reg:x1; val_offset:1125*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 1125*FLEN/8, x4, x2, x3)

inst_411:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x324 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x00c and fs3 == 0 and fe3 == 0x1d and fm3 == 0x33a and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b24; op2val:0x380c;
op3val:0x773a; valaddr_reg:x1; val_offset:1128*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 1128*FLEN/8, x4, x2, x3)
RVTEST_SIGBASE(x2,signature_x2_3)

inst_412:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x324 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x00c and fs3 == 0 and fe3 == 0x1d and fm3 == 0x33a and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b24; op2val:0x380c;
op3val:0x773a; valaddr_reg:x1; val_offset:1131*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 1131*FLEN/8, x4, x2, x3)

inst_413:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x324 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x00c and fs3 == 0 and fe3 == 0x1d and fm3 == 0x33a and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b24; op2val:0x380c;
op3val:0x773a; valaddr_reg:x1; val_offset:1134*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 1134*FLEN/8, x4, x2, x3)

inst_414:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x324 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x00c and fs3 == 0 and fe3 == 0x1d and fm3 == 0x33a and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b24; op2val:0x380c;
op3val:0x773a; valaddr_reg:x1; val_offset:1137*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 1137*FLEN/8, x4, x2, x3)

inst_415:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x18c and fs2 == 0 and fe2 == 0x0f and fm2 == 0x08f and fs3 == 0 and fe3 == 0x1e and fm3 == 0x253 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x798c; op2val:0x3c8f;
op3val:0x7a53; valaddr_reg:x1; val_offset:1140*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 1140*FLEN/8, x4, x2, x3)

inst_416:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x18c and fs2 == 0 and fe2 == 0x0f and fm2 == 0x08f and fs3 == 0 and fe3 == 0x1e and fm3 == 0x253 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x798c; op2val:0x3c8f;
op3val:0x7a53; valaddr_reg:x1; val_offset:1143*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 1143*FLEN/8, x4, x2, x3)

inst_417:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x18c and fs2 == 0 and fe2 == 0x0f and fm2 == 0x08f and fs3 == 0 and fe3 == 0x1e and fm3 == 0x253 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x798c; op2val:0x3c8f;
op3val:0x7a53; valaddr_reg:x1; val_offset:1146*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 1146*FLEN/8, x4, x2, x3)

inst_418:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x18c and fs2 == 0 and fe2 == 0x0f and fm2 == 0x08f and fs3 == 0 and fe3 == 0x1e and fm3 == 0x253 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x798c; op2val:0x3c8f;
op3val:0x7a53; valaddr_reg:x1; val_offset:1149*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 1149*FLEN/8, x4, x2, x3)

inst_419:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x18c and fs2 == 0 and fe2 == 0x0f and fm2 == 0x08f and fs3 == 0 and fe3 == 0x1e and fm3 == 0x253 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x798c; op2val:0x3c8f;
op3val:0x7a53; valaddr_reg:x1; val_offset:1152*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 1152*FLEN/8, x4, x2, x3)

inst_420:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x062 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x2e1 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x38b and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7062; op2val:0x46e1;
op3val:0x7b8b; valaddr_reg:x1; val_offset:1155*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 1155*FLEN/8, x4, x2, x3)

inst_421:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x062 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x2e1 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x38b and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7062; op2val:0x46e1;
op3val:0x7b8b; valaddr_reg:x1; val_offset:1158*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 1158*FLEN/8, x4, x2, x3)

inst_422:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x062 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x2e1 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x38b and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7062; op2val:0x46e1;
op3val:0x7b8b; valaddr_reg:x1; val_offset:1161*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 1161*FLEN/8, x4, x2, x3)

inst_423:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x062 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x2e1 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x38b and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7062; op2val:0x46e1;
op3val:0x7b8b; valaddr_reg:x1; val_offset:1164*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 1164*FLEN/8, x4, x2, x3)

inst_424:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x062 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x2e1 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x38b and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7062; op2val:0x46e1;
op3val:0x7b8b; valaddr_reg:x1; val_offset:1167*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 1167*FLEN/8, x4, x2, x3)

inst_425:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x344 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x3c3 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x30d and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b44; op2val:0x37c3;
op3val:0x770d; valaddr_reg:x1; val_offset:1170*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 1170*FLEN/8, x4, x2, x3)

inst_426:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x344 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x3c3 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x30d and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b44; op2val:0x37c3;
op3val:0x770d; valaddr_reg:x1; val_offset:1173*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 1173*FLEN/8, x4, x2, x3)

inst_427:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x344 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x3c3 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x30d and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b44; op2val:0x37c3;
op3val:0x770d; valaddr_reg:x1; val_offset:1176*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 1176*FLEN/8, x4, x2, x3)

inst_428:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x344 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x3c3 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x30d and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b44; op2val:0x37c3;
op3val:0x770d; valaddr_reg:x1; val_offset:1179*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 1179*FLEN/8, x4, x2, x3)

inst_429:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x344 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x3c3 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x30d and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b44; op2val:0x37c3;
op3val:0x770d; valaddr_reg:x1; val_offset:1182*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 1182*FLEN/8, x4, x2, x3)

inst_430:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x239 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x098 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x326 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a39; op2val:0x3898;
op3val:0x7726; valaddr_reg:x1; val_offset:1185*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 1185*FLEN/8, x4, x2, x3)

inst_431:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x239 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x098 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x326 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a39; op2val:0x3898;
op3val:0x7726; valaddr_reg:x1; val_offset:1188*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 1188*FLEN/8, x4, x2, x3)

inst_432:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x239 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x098 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x326 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a39; op2val:0x3898;
op3val:0x7726; valaddr_reg:x1; val_offset:1191*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 1191*FLEN/8, x4, x2, x3)

inst_433:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x239 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x098 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x326 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a39; op2val:0x3898;
op3val:0x7726; valaddr_reg:x1; val_offset:1194*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 1194*FLEN/8, x4, x2, x3)

inst_434:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x239 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x098 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x326 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a39; op2val:0x3898;
op3val:0x7726; valaddr_reg:x1; val_offset:1197*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 1197*FLEN/8, x4, x2, x3)

inst_435:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x06b and fs2 == 0 and fe2 == 0x10 and fm2 == 0x127 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1b2 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x746b; op2val:0x4127;
op3val:0x79b2; valaddr_reg:x1; val_offset:1200*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 1200*FLEN/8, x4, x2, x3)

inst_436:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x06b and fs2 == 0 and fe2 == 0x10 and fm2 == 0x127 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1b2 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x746b; op2val:0x4127;
op3val:0x79b2; valaddr_reg:x1; val_offset:1203*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 1203*FLEN/8, x4, x2, x3)

inst_437:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x06b and fs2 == 0 and fe2 == 0x10 and fm2 == 0x127 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1b2 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x746b; op2val:0x4127;
op3val:0x79b2; valaddr_reg:x1; val_offset:1206*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 1206*FLEN/8, x4, x2, x3)

inst_438:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x06b and fs2 == 0 and fe2 == 0x10 and fm2 == 0x127 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1b2 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x746b; op2val:0x4127;
op3val:0x79b2; valaddr_reg:x1; val_offset:1209*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 1209*FLEN/8, x4, x2, x3)

inst_439:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x06b and fs2 == 0 and fe2 == 0x10 and fm2 == 0x127 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1b2 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x746b; op2val:0x4127;
op3val:0x79b2; valaddr_reg:x1; val_offset:1212*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 1212*FLEN/8, x4, x2, x3)

inst_440:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x012 and fs2 == 0 and fe2 == 0x12 and fm2 == 0x248 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x266 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6c12; op2val:0x4a48;
op3val:0x7a66; valaddr_reg:x1; val_offset:1215*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 1215*FLEN/8, x4, x2, x3)

inst_441:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x012 and fs2 == 0 and fe2 == 0x12 and fm2 == 0x248 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x266 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6c12; op2val:0x4a48;
op3val:0x7a66; valaddr_reg:x1; val_offset:1218*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 1218*FLEN/8, x4, x2, x3)

inst_442:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x012 and fs2 == 0 and fe2 == 0x12 and fm2 == 0x248 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x266 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6c12; op2val:0x4a48;
op3val:0x7a66; valaddr_reg:x1; val_offset:1221*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 1221*FLEN/8, x4, x2, x3)

inst_443:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x012 and fs2 == 0 and fe2 == 0x12 and fm2 == 0x248 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x266 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6c12; op2val:0x4a48;
op3val:0x7a66; valaddr_reg:x1; val_offset:1224*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 1224*FLEN/8, x4, x2, x3)

inst_444:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x012 and fs2 == 0 and fe2 == 0x12 and fm2 == 0x248 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x266 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6c12; op2val:0x4a48;
op3val:0x7a66; valaddr_reg:x1; val_offset:1227*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 1227*FLEN/8, x4, x2, x3)

inst_445:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3d2 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x0ae and fs3 == 0 and fe3 == 0x1d and fm3 == 0x093 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7bd2; op2val:0x34ae;
op3val:0x7493; valaddr_reg:x1; val_offset:1230*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 1230*FLEN/8, x4, x2, x3)

inst_446:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3d2 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x0ae and fs3 == 0 and fe3 == 0x1d and fm3 == 0x093 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7bd2; op2val:0x34ae;
op3val:0x7493; valaddr_reg:x1; val_offset:1233*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 1233*FLEN/8, x4, x2, x3)

inst_447:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3d2 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x0ae and fs3 == 0 and fe3 == 0x1d and fm3 == 0x093 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7bd2; op2val:0x34ae;
op3val:0x7493; valaddr_reg:x1; val_offset:1236*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 1236*FLEN/8, x4, x2, x3)

inst_448:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3d2 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x0ae and fs3 == 0 and fe3 == 0x1d and fm3 == 0x093 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7bd2; op2val:0x34ae;
op3val:0x7493; valaddr_reg:x1; val_offset:1239*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 1239*FLEN/8, x4, x2, x3)

inst_449:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3d2 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x0ae and fs3 == 0 and fe3 == 0x1d and fm3 == 0x093 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7bd2; op2val:0x34ae;
op3val:0x7493; valaddr_reg:x1; val_offset:1242*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 1242*FLEN/8, x4, x2, x3)

inst_450:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x383 and fs2 == 0 and fe2 == 0x0b and fm2 == 0x1b3 and fs3 == 0 and fe3 == 0x1b and fm3 == 0x15a and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b83; op2val:0x2db3;
op3val:0x6d5a; valaddr_reg:x1; val_offset:1245*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 1245*FLEN/8, x4, x2, x3)

inst_451:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x383 and fs2 == 0 and fe2 == 0x0b and fm2 == 0x1b3 and fs3 == 0 and fe3 == 0x1b and fm3 == 0x15a and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b83; op2val:0x2db3;
op3val:0x6d5a; valaddr_reg:x1; val_offset:1248*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 1248*FLEN/8, x4, x2, x3)

inst_452:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x383 and fs2 == 0 and fe2 == 0x0b and fm2 == 0x1b3 and fs3 == 0 and fe3 == 0x1b and fm3 == 0x15a and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b83; op2val:0x2db3;
op3val:0x6d5a; valaddr_reg:x1; val_offset:1251*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 1251*FLEN/8, x4, x2, x3)

inst_453:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x383 and fs2 == 0 and fe2 == 0x0b and fm2 == 0x1b3 and fs3 == 0 and fe3 == 0x1b and fm3 == 0x15a and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b83; op2val:0x2db3;
op3val:0x6d5a; valaddr_reg:x1; val_offset:1254*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 1254*FLEN/8, x4, x2, x3)

inst_454:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x383 and fs2 == 0 and fe2 == 0x0b and fm2 == 0x1b3 and fs3 == 0 and fe3 == 0x1b and fm3 == 0x15a and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b83; op2val:0x2db3;
op3val:0x6d5a; valaddr_reg:x1; val_offset:1257*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 1257*FLEN/8, x4, x2, x3)

inst_455:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2dc and fs2 == 0 and fe2 == 0x0d and fm2 == 0x137 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x079 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7adc; op2val:0x3537;
op3val:0x7479; valaddr_reg:x1; val_offset:1260*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 1260*FLEN/8, x4, x2, x3)

inst_456:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2dc and fs2 == 0 and fe2 == 0x0d and fm2 == 0x137 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x079 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7adc; op2val:0x3537;
op3val:0x7479; valaddr_reg:x1; val_offset:1263*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 1263*FLEN/8, x4, x2, x3)

inst_457:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2dc and fs2 == 0 and fe2 == 0x0d and fm2 == 0x137 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x079 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7adc; op2val:0x3537;
op3val:0x7479; valaddr_reg:x1; val_offset:1266*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 1266*FLEN/8, x4, x2, x3)

inst_458:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2dc and fs2 == 0 and fe2 == 0x0d and fm2 == 0x137 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x079 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7adc; op2val:0x3537;
op3val:0x7479; valaddr_reg:x1; val_offset:1269*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 1269*FLEN/8, x4, x2, x3)

inst_459:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2dc and fs2 == 0 and fe2 == 0x0d and fm2 == 0x137 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x079 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7adc; op2val:0x3537;
op3val:0x7479; valaddr_reg:x1; val_offset:1272*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 1272*FLEN/8, x4, x2, x3)

inst_460:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3b9 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x321 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x2e3 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7bb9; op2val:0x3721;
op3val:0x76e3; valaddr_reg:x1; val_offset:1275*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 1275*FLEN/8, x4, x2, x3)

inst_461:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3b9 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x321 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x2e3 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7bb9; op2val:0x3721;
op3val:0x76e3; valaddr_reg:x1; val_offset:1278*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 1278*FLEN/8, x4, x2, x3)

inst_462:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3b9 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x321 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x2e3 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7bb9; op2val:0x3721;
op3val:0x76e3; valaddr_reg:x1; val_offset:1281*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 1281*FLEN/8, x4, x2, x3)

inst_463:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3b9 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x321 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x2e3 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7bb9; op2val:0x3721;
op3val:0x76e3; valaddr_reg:x1; val_offset:1284*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 1284*FLEN/8, x4, x2, x3)

inst_464:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3b9 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x321 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x2e3 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7bb9; op2val:0x3721;
op3val:0x76e3; valaddr_reg:x1; val_offset:1287*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 1287*FLEN/8, x4, x2, x3)

inst_465:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x35f and fs2 == 0 and fe2 == 0x0a and fm2 == 0x06e and fs3 == 0 and fe3 == 0x1a and fm3 == 0x015 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b5f; op2val:0x286e;
op3val:0x6815; valaddr_reg:x1; val_offset:1290*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 1290*FLEN/8, x4, x2, x3)

inst_466:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x35f and fs2 == 0 and fe2 == 0x0a and fm2 == 0x06e and fs3 == 0 and fe3 == 0x1a and fm3 == 0x015 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b5f; op2val:0x286e;
op3val:0x6815; valaddr_reg:x1; val_offset:1293*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 1293*FLEN/8, x4, x2, x3)

inst_467:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x35f and fs2 == 0 and fe2 == 0x0a and fm2 == 0x06e and fs3 == 0 and fe3 == 0x1a and fm3 == 0x015 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b5f; op2val:0x286e;
op3val:0x6815; valaddr_reg:x1; val_offset:1296*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 1296*FLEN/8, x4, x2, x3)

inst_468:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x35f and fs2 == 0 and fe2 == 0x0a and fm2 == 0x06e and fs3 == 0 and fe3 == 0x1a and fm3 == 0x015 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b5f; op2val:0x286e;
op3val:0x6815; valaddr_reg:x1; val_offset:1299*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 1299*FLEN/8, x4, x2, x3)

inst_469:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x35f and fs2 == 0 and fe2 == 0x0a and fm2 == 0x06e and fs3 == 0 and fe3 == 0x1a and fm3 == 0x015 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b5f; op2val:0x286e;
op3val:0x6815; valaddr_reg:x1; val_offset:1302*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 1302*FLEN/8, x4, x2, x3)

inst_470:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x17a and fs2 == 0 and fe2 == 0x12 and fm2 == 0x0c3 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x287 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6d7a; op2val:0x48c3;
op3val:0x7a87; valaddr_reg:x1; val_offset:1305*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 1305*FLEN/8, x4, x2, x3)

inst_471:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x17a and fs2 == 0 and fe2 == 0x12 and fm2 == 0x0c3 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x287 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6d7a; op2val:0x48c3;
op3val:0x7a87; valaddr_reg:x1; val_offset:1308*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 1308*FLEN/8, x4, x2, x3)

inst_472:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x17a and fs2 == 0 and fe2 == 0x12 and fm2 == 0x0c3 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x287 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6d7a; op2val:0x48c3;
op3val:0x7a87; valaddr_reg:x1; val_offset:1311*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 1311*FLEN/8, x4, x2, x3)

inst_473:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x17a and fs2 == 0 and fe2 == 0x12 and fm2 == 0x0c3 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x287 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6d7a; op2val:0x48c3;
op3val:0x7a87; valaddr_reg:x1; val_offset:1314*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 1314*FLEN/8, x4, x2, x3)

inst_474:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x17a and fs2 == 0 and fe2 == 0x12 and fm2 == 0x0c3 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x287 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6d7a; op2val:0x48c3;
op3val:0x7a87; valaddr_reg:x1; val_offset:1317*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 1317*FLEN/8, x4, x2, x3)

inst_475:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x11b and fs2 == 0 and fe2 == 0x0e and fm2 == 0x2b5 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x048 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x791b; op2val:0x3ab5;
op3val:0x7848; valaddr_reg:x1; val_offset:1320*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 1320*FLEN/8, x4, x2, x3)

inst_476:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x11b and fs2 == 0 and fe2 == 0x0e and fm2 == 0x2b5 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x048 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x791b; op2val:0x3ab5;
op3val:0x7848; valaddr_reg:x1; val_offset:1323*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 1323*FLEN/8, x4, x2, x3)

inst_477:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x11b and fs2 == 0 and fe2 == 0x0e and fm2 == 0x2b5 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x048 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x791b; op2val:0x3ab5;
op3val:0x7848; valaddr_reg:x1; val_offset:1326*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 1326*FLEN/8, x4, x2, x3)

inst_478:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x11b and fs2 == 0 and fe2 == 0x0e and fm2 == 0x2b5 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x048 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x791b; op2val:0x3ab5;
op3val:0x7848; valaddr_reg:x1; val_offset:1329*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 1329*FLEN/8, x4, x2, x3)

inst_479:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x11b and fs2 == 0 and fe2 == 0x0e and fm2 == 0x2b5 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x048 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x791b; op2val:0x3ab5;
op3val:0x7848; valaddr_reg:x1; val_offset:1332*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 1332*FLEN/8, x4, x2, x3)

inst_480:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x02f and fs2 == 0 and fe2 == 0x11 and fm2 == 0x14b and fs3 == 0 and fe3 == 0x1c and fm3 == 0x18b and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x682f; op2val:0x454b;
op3val:0x718b; valaddr_reg:x1; val_offset:1335*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 1335*FLEN/8, x4, x2, x3)

inst_481:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x02f and fs2 == 0 and fe2 == 0x11 and fm2 == 0x14b and fs3 == 0 and fe3 == 0x1c and fm3 == 0x18b and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x682f; op2val:0x454b;
op3val:0x718b; valaddr_reg:x1; val_offset:1338*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 1338*FLEN/8, x4, x2, x3)

inst_482:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x02f and fs2 == 0 and fe2 == 0x11 and fm2 == 0x14b and fs3 == 0 and fe3 == 0x1c and fm3 == 0x18b and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x682f; op2val:0x454b;
op3val:0x718b; valaddr_reg:x1; val_offset:1341*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 1341*FLEN/8, x4, x2, x3)

inst_483:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x02f and fs2 == 0 and fe2 == 0x11 and fm2 == 0x14b and fs3 == 0 and fe3 == 0x1c and fm3 == 0x18b and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x682f; op2val:0x454b;
op3val:0x718b; valaddr_reg:x1; val_offset:1344*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 1344*FLEN/8, x4, x2, x3)

inst_484:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x02f and fs2 == 0 and fe2 == 0x11 and fm2 == 0x14b and fs3 == 0 and fe3 == 0x1c and fm3 == 0x18b and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x682f; op2val:0x454b;
op3val:0x718b; valaddr_reg:x1; val_offset:1347*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 1347*FLEN/8, x4, x2, x3)

inst_485:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1ec and fs2 == 0 and fe2 == 0x0c and fm2 == 0x07f and fs3 == 0 and fe3 == 0x1a and fm3 == 0x2a9 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x75ec; op2val:0x307f;
op3val:0x6aa9; valaddr_reg:x1; val_offset:1350*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 1350*FLEN/8, x4, x2, x3)

inst_486:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1ec and fs2 == 0 and fe2 == 0x0c and fm2 == 0x07f and fs3 == 0 and fe3 == 0x1a and fm3 == 0x2a9 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x75ec; op2val:0x307f;
op3val:0x6aa9; valaddr_reg:x1; val_offset:1353*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 1353*FLEN/8, x4, x2, x3)

inst_487:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1ec and fs2 == 0 and fe2 == 0x0c and fm2 == 0x07f and fs3 == 0 and fe3 == 0x1a and fm3 == 0x2a9 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x75ec; op2val:0x307f;
op3val:0x6aa9; valaddr_reg:x1; val_offset:1356*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 1356*FLEN/8, x4, x2, x3)

inst_488:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1ec and fs2 == 0 and fe2 == 0x0c and fm2 == 0x07f and fs3 == 0 and fe3 == 0x1a and fm3 == 0x2a9 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x75ec; op2val:0x307f;
op3val:0x6aa9; valaddr_reg:x1; val_offset:1359*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 1359*FLEN/8, x4, x2, x3)

inst_489:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1ec and fs2 == 0 and fe2 == 0x0c and fm2 == 0x07f and fs3 == 0 and fe3 == 0x1a and fm3 == 0x2a9 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x75ec; op2val:0x307f;
op3val:0x6aa9; valaddr_reg:x1; val_offset:1362*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 1362*FLEN/8, x4, x2, x3)

inst_490:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3f0 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x22a and fs3 == 0 and fe3 == 0x1e and fm3 == 0x21e and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7bf0; op2val:0x3a2a;
op3val:0x7a1e; valaddr_reg:x1; val_offset:1365*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 1365*FLEN/8, x4, x2, x3)

inst_491:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3f0 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x22a and fs3 == 0 and fe3 == 0x1e and fm3 == 0x21e and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7bf0; op2val:0x3a2a;
op3val:0x7a1e; valaddr_reg:x1; val_offset:1368*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 1368*FLEN/8, x4, x2, x3)

inst_492:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3f0 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x22a and fs3 == 0 and fe3 == 0x1e and fm3 == 0x21e and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7bf0; op2val:0x3a2a;
op3val:0x7a1e; valaddr_reg:x1; val_offset:1371*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 1371*FLEN/8, x4, x2, x3)

inst_493:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3f0 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x22a and fs3 == 0 and fe3 == 0x1e and fm3 == 0x21e and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7bf0; op2val:0x3a2a;
op3val:0x7a1e; valaddr_reg:x1; val_offset:1374*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 1374*FLEN/8, x4, x2, x3)

inst_494:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3f0 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x22a and fs3 == 0 and fe3 == 0x1e and fm3 == 0x21e and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7bf0; op2val:0x3a2a;
op3val:0x7a1e; valaddr_reg:x1; val_offset:1377*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 1377*FLEN/8, x4, x2, x3)

inst_495:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x398 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x1e6 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x19a and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b98; op2val:0x39e6;
op3val:0x799a; valaddr_reg:x1; val_offset:1380*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 1380*FLEN/8, x4, x2, x3)

inst_496:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x398 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x1e6 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x19a and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b98; op2val:0x39e6;
op3val:0x799a; valaddr_reg:x1; val_offset:1383*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 1383*FLEN/8, x4, x2, x3)

inst_497:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x398 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x1e6 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x19a and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b98; op2val:0x39e6;
op3val:0x799a; valaddr_reg:x1; val_offset:1386*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 1386*FLEN/8, x4, x2, x3)

inst_498:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x398 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x1e6 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x19a and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b98; op2val:0x39e6;
op3val:0x799a; valaddr_reg:x1; val_offset:1389*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 1389*FLEN/8, x4, x2, x3)

inst_499:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x398 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x1e6 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x19a and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b98; op2val:0x39e6;
op3val:0x799a; valaddr_reg:x1; val_offset:1392*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 1392*FLEN/8, x4, x2, x3)

inst_500:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x17e and fs2 == 0 and fe2 == 0x0c and fm2 == 0x33a and fs3 == 0 and fe3 == 0x1b and fm3 == 0x0f6 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x757e; op2val:0x333a;
op3val:0x6cf6; valaddr_reg:x1; val_offset:1395*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 1395*FLEN/8, x4, x2, x3)

inst_501:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x17e and fs2 == 0 and fe2 == 0x0c and fm2 == 0x33a and fs3 == 0 and fe3 == 0x1b and fm3 == 0x0f6 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x757e; op2val:0x333a;
op3val:0x6cf6; valaddr_reg:x1; val_offset:1398*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 1398*FLEN/8, x4, x2, x3)

inst_502:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x17e and fs2 == 0 and fe2 == 0x0c and fm2 == 0x33a and fs3 == 0 and fe3 == 0x1b and fm3 == 0x0f6 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x757e; op2val:0x333a;
op3val:0x6cf6; valaddr_reg:x1; val_offset:1401*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 1401*FLEN/8, x4, x2, x3)

inst_503:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x17e and fs2 == 0 and fe2 == 0x0c and fm2 == 0x33a and fs3 == 0 and fe3 == 0x1b and fm3 == 0x0f6 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x757e; op2val:0x333a;
op3val:0x6cf6; valaddr_reg:x1; val_offset:1404*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 1404*FLEN/8, x4, x2, x3)

inst_504:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x17e and fs2 == 0 and fe2 == 0x0c and fm2 == 0x33a and fs3 == 0 and fe3 == 0x1b and fm3 == 0x0f6 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x757e; op2val:0x333a;
op3val:0x6cf6; valaddr_reg:x1; val_offset:1407*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 1407*FLEN/8, x4, x2, x3)

inst_505:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1d9 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x0fd and fs3 == 0 and fe3 == 0x1b and fm3 == 0x34b and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x79d9; op2val:0x30fd;
op3val:0x6f4b; valaddr_reg:x1; val_offset:1410*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 1410*FLEN/8, x4, x2, x3)

inst_506:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1d9 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x0fd and fs3 == 0 and fe3 == 0x1b and fm3 == 0x34b and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x79d9; op2val:0x30fd;
op3val:0x6f4b; valaddr_reg:x1; val_offset:1413*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 1413*FLEN/8, x4, x2, x3)

inst_507:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1d9 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x0fd and fs3 == 0 and fe3 == 0x1b and fm3 == 0x34b and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x79d9; op2val:0x30fd;
op3val:0x6f4b; valaddr_reg:x1; val_offset:1416*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 1416*FLEN/8, x4, x2, x3)

inst_508:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1d9 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x0fd and fs3 == 0 and fe3 == 0x1b and fm3 == 0x34b and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x79d9; op2val:0x30fd;
op3val:0x6f4b; valaddr_reg:x1; val_offset:1419*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 1419*FLEN/8, x4, x2, x3)

inst_509:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1d9 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x0fd and fs3 == 0 and fe3 == 0x1b and fm3 == 0x34b and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x79d9; op2val:0x30fd;
op3val:0x6f4b; valaddr_reg:x1; val_offset:1422*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 1422*FLEN/8, x4, x2, x3)

inst_510:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x05f and fs2 == 0 and fe2 == 0x0e and fm2 == 0x2c9 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x36b and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x785f; op2val:0x3ac9;
op3val:0x776b; valaddr_reg:x1; val_offset:1425*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 1425*FLEN/8, x4, x2, x3)

inst_511:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x05f and fs2 == 0 and fe2 == 0x0e and fm2 == 0x2c9 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x36b and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x785f; op2val:0x3ac9;
op3val:0x776b; valaddr_reg:x1; val_offset:1428*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 1428*FLEN/8, x4, x2, x3)

inst_512:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x05f and fs2 == 0 and fe2 == 0x0e and fm2 == 0x2c9 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x36b and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x785f; op2val:0x3ac9;
op3val:0x776b; valaddr_reg:x1; val_offset:1431*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 1431*FLEN/8, x4, x2, x3)

inst_513:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x05f and fs2 == 0 and fe2 == 0x0e and fm2 == 0x2c9 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x36b and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x785f; op2val:0x3ac9;
op3val:0x776b; valaddr_reg:x1; val_offset:1434*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 1434*FLEN/8, x4, x2, x3)

inst_514:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x05f and fs2 == 0 and fe2 == 0x0e and fm2 == 0x2c9 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x36b and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x785f; op2val:0x3ac9;
op3val:0x776b; valaddr_reg:x1; val_offset:1437*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 1437*FLEN/8, x4, x2, x3)

inst_515:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x3e8 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x0dd and fs3 == 0 and fe3 == 0x1b and fm3 == 0x0cf and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x77e8; op2val:0x30dd;
op3val:0x6ccf; valaddr_reg:x1; val_offset:1440*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 1440*FLEN/8, x4, x2, x3)

inst_516:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x3e8 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x0dd and fs3 == 0 and fe3 == 0x1b and fm3 == 0x0cf and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x77e8; op2val:0x30dd;
op3val:0x6ccf; valaddr_reg:x1; val_offset:1443*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 1443*FLEN/8, x4, x2, x3)

inst_517:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x3e8 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x0dd and fs3 == 0 and fe3 == 0x1b and fm3 == 0x0cf and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x77e8; op2val:0x30dd;
op3val:0x6ccf; valaddr_reg:x1; val_offset:1446*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 1446*FLEN/8, x4, x2, x3)

inst_518:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x3e8 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x0dd and fs3 == 0 and fe3 == 0x1b and fm3 == 0x0cf and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x77e8; op2val:0x30dd;
op3val:0x6ccf; valaddr_reg:x1; val_offset:1449*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 1449*FLEN/8, x4, x2, x3)

inst_519:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x3e8 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x0dd and fs3 == 0 and fe3 == 0x1b and fm3 == 0x0cf and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x77e8; op2val:0x30dd;
op3val:0x6ccf; valaddr_reg:x1; val_offset:1452*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 1452*FLEN/8, x4, x2, x3)

inst_520:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x0bb and fs2 == 0 and fe2 == 0x11 and fm2 == 0x308 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x029 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6cbb; op2val:0x4708;
op3val:0x7829; valaddr_reg:x1; val_offset:1455*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 1455*FLEN/8, x4, x2, x3)

inst_521:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x0bb and fs2 == 0 and fe2 == 0x11 and fm2 == 0x308 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x029 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6cbb; op2val:0x4708;
op3val:0x7829; valaddr_reg:x1; val_offset:1458*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 1458*FLEN/8, x4, x2, x3)

inst_522:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x0bb and fs2 == 0 and fe2 == 0x11 and fm2 == 0x308 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x029 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6cbb; op2val:0x4708;
op3val:0x7829; valaddr_reg:x1; val_offset:1461*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 1461*FLEN/8, x4, x2, x3)

inst_523:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x0bb and fs2 == 0 and fe2 == 0x11 and fm2 == 0x308 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x029 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6cbb; op2val:0x4708;
op3val:0x7829; valaddr_reg:x1; val_offset:1464*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 1464*FLEN/8, x4, x2, x3)

inst_524:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x0bb and fs2 == 0 and fe2 == 0x11 and fm2 == 0x308 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x029 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6cbb; op2val:0x4708;
op3val:0x7829; valaddr_reg:x1; val_offset:1467*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 1467*FLEN/8, x4, x2, x3)

inst_525:
// fs1 == 0 and fe1 == 0x19 and fm1 == 0x3cd and fs2 == 0 and fe2 == 0x13 and fm2 == 0x04e and fs3 == 0 and fe3 == 0x1e and fm3 == 0x033 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x67cd; op2val:0x4c4e;
op3val:0x7833; valaddr_reg:x1; val_offset:1470*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 1470*FLEN/8, x4, x2, x3)

inst_526:
// fs1 == 0 and fe1 == 0x19 and fm1 == 0x3cd and fs2 == 0 and fe2 == 0x13 and fm2 == 0x04e and fs3 == 0 and fe3 == 0x1e and fm3 == 0x033 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x67cd; op2val:0x4c4e;
op3val:0x7833; valaddr_reg:x1; val_offset:1473*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 1473*FLEN/8, x4, x2, x3)

inst_527:
// fs1 == 0 and fe1 == 0x19 and fm1 == 0x3cd and fs2 == 0 and fe2 == 0x13 and fm2 == 0x04e and fs3 == 0 and fe3 == 0x1e and fm3 == 0x033 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x67cd; op2val:0x4c4e;
op3val:0x7833; valaddr_reg:x1; val_offset:1476*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 1476*FLEN/8, x4, x2, x3)

inst_528:
// fs1 == 0 and fe1 == 0x19 and fm1 == 0x3cd and fs2 == 0 and fe2 == 0x13 and fm2 == 0x04e and fs3 == 0 and fe3 == 0x1e and fm3 == 0x033 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x67cd; op2val:0x4c4e;
op3val:0x7833; valaddr_reg:x1; val_offset:1479*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 1479*FLEN/8, x4, x2, x3)

inst_529:
// fs1 == 0 and fe1 == 0x19 and fm1 == 0x3cd and fs2 == 0 and fe2 == 0x13 and fm2 == 0x04e and fs3 == 0 and fe3 == 0x1e and fm3 == 0x033 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x67cd; op2val:0x4c4e;
op3val:0x7833; valaddr_reg:x1; val_offset:1482*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 1482*FLEN/8, x4, x2, x3)

inst_530:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x0ce and fs2 == 0 and fe2 == 0x0f and fm2 == 0x37f and fs3 == 0 and fe3 == 0x1d and fm3 == 0x081 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x70ce; op2val:0x3f7f;
op3val:0x7481; valaddr_reg:x1; val_offset:1485*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 1485*FLEN/8, x4, x2, x3)

inst_531:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x0ce and fs2 == 0 and fe2 == 0x0f and fm2 == 0x37f and fs3 == 0 and fe3 == 0x1d and fm3 == 0x081 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x70ce; op2val:0x3f7f;
op3val:0x7481; valaddr_reg:x1; val_offset:1488*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 1488*FLEN/8, x4, x2, x3)

inst_532:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x0ce and fs2 == 0 and fe2 == 0x0f and fm2 == 0x37f and fs3 == 0 and fe3 == 0x1d and fm3 == 0x081 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x70ce; op2val:0x3f7f;
op3val:0x7481; valaddr_reg:x1; val_offset:1491*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 1491*FLEN/8, x4, x2, x3)

inst_533:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x0ce and fs2 == 0 and fe2 == 0x0f and fm2 == 0x37f and fs3 == 0 and fe3 == 0x1d and fm3 == 0x081 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x70ce; op2val:0x3f7f;
op3val:0x7481; valaddr_reg:x1; val_offset:1494*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 1494*FLEN/8, x4, x2, x3)

inst_534:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x0ce and fs2 == 0 and fe2 == 0x0f and fm2 == 0x37f and fs3 == 0 and fe3 == 0x1d and fm3 == 0x081 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x70ce; op2val:0x3f7f;
op3val:0x7481; valaddr_reg:x1; val_offset:1497*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 1497*FLEN/8, x4, x2, x3)

inst_535:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x0d4 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x387 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x08b and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x70d4; op2val:0x4387;
op3val:0x788b; valaddr_reg:x1; val_offset:1500*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 1500*FLEN/8, x4, x2, x3)

inst_536:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x0d4 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x387 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x08b and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x70d4; op2val:0x4387;
op3val:0x788b; valaddr_reg:x1; val_offset:1503*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 1503*FLEN/8, x4, x2, x3)

inst_537:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x0d4 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x387 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x08b and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x70d4; op2val:0x4387;
op3val:0x788b; valaddr_reg:x1; val_offset:1506*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 1506*FLEN/8, x4, x2, x3)

inst_538:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x0d4 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x387 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x08b and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x70d4; op2val:0x4387;
op3val:0x788b; valaddr_reg:x1; val_offset:1509*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 1509*FLEN/8, x4, x2, x3)

inst_539:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x0d4 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x387 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x08b and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x70d4; op2val:0x4387;
op3val:0x788b; valaddr_reg:x1; val_offset:1512*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 1512*FLEN/8, x4, x2, x3)
RVTEST_SIGBASE(x2,signature_x2_4)

inst_540:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x235 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x098 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x322 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7635; op2val:0x3898;
op3val:0x7322; valaddr_reg:x1; val_offset:1515*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 1515*FLEN/8, x4, x2, x3)

inst_541:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x235 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x098 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x322 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7635; op2val:0x3898;
op3val:0x7322; valaddr_reg:x1; val_offset:1518*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 1518*FLEN/8, x4, x2, x3)

inst_542:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x235 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x098 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x322 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7635; op2val:0x3898;
op3val:0x7322; valaddr_reg:x1; val_offset:1521*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 1521*FLEN/8, x4, x2, x3)

inst_543:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x235 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x098 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x322 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7635; op2val:0x3898;
op3val:0x7322; valaddr_reg:x1; val_offset:1524*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 1524*FLEN/8, x4, x2, x3)

inst_544:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x235 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x098 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x322 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7635; op2val:0x3898;
op3val:0x7322; valaddr_reg:x1; val_offset:1527*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 1527*FLEN/8, x4, x2, x3)

inst_545:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x316 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x117 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x082 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7316; op2val:0x4117;
op3val:0x7882; valaddr_reg:x1; val_offset:1530*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 1530*FLEN/8, x4, x2, x3)

inst_546:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x316 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x117 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x082 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7316; op2val:0x4117;
op3val:0x7882; valaddr_reg:x1; val_offset:1533*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 1533*FLEN/8, x4, x2, x3)

inst_547:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x316 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x117 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x082 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7316; op2val:0x4117;
op3val:0x7882; valaddr_reg:x1; val_offset:1536*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 1536*FLEN/8, x4, x2, x3)

inst_548:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x316 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x117 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x082 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7316; op2val:0x4117;
op3val:0x7882; valaddr_reg:x1; val_offset:1539*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 1539*FLEN/8, x4, x2, x3)

inst_549:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x316 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x117 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x082 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7316; op2val:0x4117;
op3val:0x7882; valaddr_reg:x1; val_offset:1542*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 1542*FLEN/8, x4, x2, x3)

inst_550:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x347 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x35d and fs3 == 0 and fe3 == 0x1d and fm3 == 0x2b3 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b47; op2val:0x375d;
op3val:0x76b3; valaddr_reg:x1; val_offset:1545*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 1545*FLEN/8, x4, x2, x3)

inst_551:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x347 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x35d and fs3 == 0 and fe3 == 0x1d and fm3 == 0x2b3 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b47; op2val:0x375d;
op3val:0x76b3; valaddr_reg:x1; val_offset:1548*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 1548*FLEN/8, x4, x2, x3)

inst_552:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x347 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x35d and fs3 == 0 and fe3 == 0x1d and fm3 == 0x2b3 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b47; op2val:0x375d;
op3val:0x76b3; valaddr_reg:x1; val_offset:1551*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 1551*FLEN/8, x4, x2, x3)

inst_553:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x347 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x35d and fs3 == 0 and fe3 == 0x1d and fm3 == 0x2b3 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b47; op2val:0x375d;
op3val:0x76b3; valaddr_reg:x1; val_offset:1554*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 1554*FLEN/8, x4, x2, x3)

inst_554:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x347 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x35d and fs3 == 0 and fe3 == 0x1d and fm3 == 0x2b3 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b47; op2val:0x375d;
op3val:0x76b3; valaddr_reg:x1; val_offset:1557*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 1557*FLEN/8, x4, x2, x3)

inst_555:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x138 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x3c1 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x10f and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7138; op2val:0x3fc1;
op3val:0x750f; valaddr_reg:x1; val_offset:1560*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 1560*FLEN/8, x4, x2, x3)

inst_556:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x138 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x3c1 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x10f and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7138; op2val:0x3fc1;
op3val:0x750f; valaddr_reg:x1; val_offset:1563*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 1563*FLEN/8, x4, x2, x3)

inst_557:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x138 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x3c1 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x10f and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7138; op2val:0x3fc1;
op3val:0x750f; valaddr_reg:x1; val_offset:1566*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 1566*FLEN/8, x4, x2, x3)

inst_558:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x138 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x3c1 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x10f and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7138; op2val:0x3fc1;
op3val:0x750f; valaddr_reg:x1; val_offset:1569*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 1569*FLEN/8, x4, x2, x3)

inst_559:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x138 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x3c1 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x10f and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7138; op2val:0x3fc1;
op3val:0x750f; valaddr_reg:x1; val_offset:1572*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 1572*FLEN/8, x4, x2, x3)

inst_560:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x3af and fs2 == 0 and fe2 == 0x10 and fm2 == 0x0c3 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x093 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x73af; op2val:0x40c3;
op3val:0x7893; valaddr_reg:x1; val_offset:1575*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 1575*FLEN/8, x4, x2, x3)

inst_561:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x3af and fs2 == 0 and fe2 == 0x10 and fm2 == 0x0c3 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x093 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x73af; op2val:0x40c3;
op3val:0x7893; valaddr_reg:x1; val_offset:1578*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 1578*FLEN/8, x4, x2, x3)

inst_562:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x3af and fs2 == 0 and fe2 == 0x10 and fm2 == 0x0c3 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x093 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x73af; op2val:0x40c3;
op3val:0x7893; valaddr_reg:x1; val_offset:1581*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 1581*FLEN/8, x4, x2, x3)

inst_563:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x3af and fs2 == 0 and fe2 == 0x10 and fm2 == 0x0c3 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x093 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x73af; op2val:0x40c3;
op3val:0x7893; valaddr_reg:x1; val_offset:1584*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 1584*FLEN/8, x4, x2, x3)

inst_564:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x3af and fs2 == 0 and fe2 == 0x10 and fm2 == 0x0c3 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x093 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x73af; op2val:0x40c3;
op3val:0x7893; valaddr_reg:x1; val_offset:1587*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 1587*FLEN/8, x4, x2, x3)

inst_565:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x249 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x1c9 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x08c and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a49; op2val:0x39c9;
op3val:0x788c; valaddr_reg:x1; val_offset:1590*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 1590*FLEN/8, x4, x2, x3)

inst_566:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x249 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x1c9 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x08c and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a49; op2val:0x39c9;
op3val:0x788c; valaddr_reg:x1; val_offset:1593*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 1593*FLEN/8, x4, x2, x3)

inst_567:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x249 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x1c9 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x08c and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a49; op2val:0x39c9;
op3val:0x788c; valaddr_reg:x1; val_offset:1596*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 1596*FLEN/8, x4, x2, x3)

inst_568:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x249 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x1c9 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x08c and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a49; op2val:0x39c9;
op3val:0x788c; valaddr_reg:x1; val_offset:1599*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 1599*FLEN/8, x4, x2, x3)

inst_569:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x249 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x1c9 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x08c and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a49; op2val:0x39c9;
op3val:0x788c; valaddr_reg:x1; val_offset:1602*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 1602*FLEN/8, x4, x2, x3)

inst_570:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x204 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x2ea and fs3 == 0 and fe3 == 0x1d and fm3 == 0x133 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7204; op2val:0x3eea;
op3val:0x7533; valaddr_reg:x1; val_offset:1605*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 1605*FLEN/8, x4, x2, x3)

inst_571:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x204 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x2ea and fs3 == 0 and fe3 == 0x1d and fm3 == 0x133 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7204; op2val:0x3eea;
op3val:0x7533; valaddr_reg:x1; val_offset:1608*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 1608*FLEN/8, x4, x2, x3)

inst_572:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x204 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x2ea and fs3 == 0 and fe3 == 0x1d and fm3 == 0x133 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7204; op2val:0x3eea;
op3val:0x7533; valaddr_reg:x1; val_offset:1611*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 1611*FLEN/8, x4, x2, x3)

inst_573:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x204 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x2ea and fs3 == 0 and fe3 == 0x1d and fm3 == 0x133 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7204; op2val:0x3eea;
op3val:0x7533; valaddr_reg:x1; val_offset:1614*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 1614*FLEN/8, x4, x2, x3)

inst_574:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x204 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x2ea and fs3 == 0 and fe3 == 0x1d and fm3 == 0x133 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7204; op2val:0x3eea;
op3val:0x7533; valaddr_reg:x1; val_offset:1617*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 1617*FLEN/8, x4, x2, x3)

inst_575:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x218 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x0a0 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x30d and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7618; op2val:0x3ca0;
op3val:0x770d; valaddr_reg:x1; val_offset:1620*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 1620*FLEN/8, x4, x2, x3)

inst_576:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x218 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x0a0 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x30d and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7618; op2val:0x3ca0;
op3val:0x770d; valaddr_reg:x1; val_offset:1623*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 1623*FLEN/8, x4, x2, x3)

inst_577:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x218 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x0a0 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x30d and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7618; op2val:0x3ca0;
op3val:0x770d; valaddr_reg:x1; val_offset:1626*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 1626*FLEN/8, x4, x2, x3)

inst_578:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x218 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x0a0 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x30d and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7618; op2val:0x3ca0;
op3val:0x770d; valaddr_reg:x1; val_offset:1629*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 1629*FLEN/8, x4, x2, x3)

inst_579:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x218 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x0a0 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x30d and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7618; op2val:0x3ca0;
op3val:0x770d; valaddr_reg:x1; val_offset:1632*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 1632*FLEN/8, x4, x2, x3)

inst_580:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x25b and fs2 == 0 and fe2 == 0x10 and fm2 == 0x104 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3f9 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x765b; op2val:0x4104;
op3val:0x7bf9; valaddr_reg:x1; val_offset:1635*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 1635*FLEN/8, x4, x2, x3)

inst_581:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x25b and fs2 == 0 and fe2 == 0x10 and fm2 == 0x104 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3f9 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x765b; op2val:0x4104;
op3val:0x7bf9; valaddr_reg:x1; val_offset:1638*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 1638*FLEN/8, x4, x2, x3)

inst_582:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x25b and fs2 == 0 and fe2 == 0x10 and fm2 == 0x104 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3f9 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x765b; op2val:0x4104;
op3val:0x7bf9; valaddr_reg:x1; val_offset:1641*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 1641*FLEN/8, x4, x2, x3)

inst_583:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x25b and fs2 == 0 and fe2 == 0x10 and fm2 == 0x104 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3f9 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x765b; op2val:0x4104;
op3val:0x7bf9; valaddr_reg:x1; val_offset:1644*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 1644*FLEN/8, x4, x2, x3)

inst_584:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x25b and fs2 == 0 and fe2 == 0x10 and fm2 == 0x104 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3f9 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x765b; op2val:0x4104;
op3val:0x7bf9; valaddr_reg:x1; val_offset:1647*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 1647*FLEN/8, x4, x2, x3)

inst_585:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x068 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x0ce and fs3 == 0 and fe3 == 0x1e and fm3 == 0x14b and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7868; op2val:0x3cce;
op3val:0x794b; valaddr_reg:x1; val_offset:1650*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 1650*FLEN/8, x4, x2, x3)

inst_586:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x068 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x0ce and fs3 == 0 and fe3 == 0x1e and fm3 == 0x14b and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7868; op2val:0x3cce;
op3val:0x794b; valaddr_reg:x1; val_offset:1653*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 1653*FLEN/8, x4, x2, x3)

inst_587:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x068 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x0ce and fs3 == 0 and fe3 == 0x1e and fm3 == 0x14b and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7868; op2val:0x3cce;
op3val:0x794b; valaddr_reg:x1; val_offset:1656*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 1656*FLEN/8, x4, x2, x3)

inst_588:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x068 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x0ce and fs3 == 0 and fe3 == 0x1e and fm3 == 0x14b and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7868; op2val:0x3cce;
op3val:0x794b; valaddr_reg:x1; val_offset:1659*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 1659*FLEN/8, x4, x2, x3)

inst_589:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x068 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x0ce and fs3 == 0 and fe3 == 0x1e and fm3 == 0x14b and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7868; op2val:0x3cce;
op3val:0x794b; valaddr_reg:x1; val_offset:1662*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 1662*FLEN/8, x4, x2, x3)

inst_590:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1ba and fs2 == 0 and fe2 == 0x0e and fm2 == 0x334 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x128 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x79ba; op2val:0x3b34;
op3val:0x7928; valaddr_reg:x1; val_offset:1665*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 1665*FLEN/8, x4, x2, x3)

inst_591:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1ba and fs2 == 0 and fe2 == 0x0e and fm2 == 0x334 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x128 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x79ba; op2val:0x3b34;
op3val:0x7928; valaddr_reg:x1; val_offset:1668*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 1668*FLEN/8, x4, x2, x3)

inst_592:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1ba and fs2 == 0 and fe2 == 0x0e and fm2 == 0x334 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x128 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x79ba; op2val:0x3b34;
op3val:0x7928; valaddr_reg:x1; val_offset:1671*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 1671*FLEN/8, x4, x2, x3)

inst_593:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1ba and fs2 == 0 and fe2 == 0x0e and fm2 == 0x334 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x128 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x79ba; op2val:0x3b34;
op3val:0x7928; valaddr_reg:x1; val_offset:1674*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 1674*FLEN/8, x4, x2, x3)

inst_594:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1ba and fs2 == 0 and fe2 == 0x0e and fm2 == 0x334 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x128 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x79ba; op2val:0x3b34;
op3val:0x7928; valaddr_reg:x1; val_offset:1677*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 1677*FLEN/8, x4, x2, x3)

inst_595:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x270 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x365 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x1f3 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a70; op2val:0x3765;
op3val:0x75f3; valaddr_reg:x1; val_offset:1680*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 1680*FLEN/8, x4, x2, x3)

inst_596:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x270 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x365 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x1f3 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a70; op2val:0x3765;
op3val:0x75f3; valaddr_reg:x1; val_offset:1683*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 1683*FLEN/8, x4, x2, x3)

inst_597:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x270 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x365 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x1f3 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a70; op2val:0x3765;
op3val:0x75f3; valaddr_reg:x1; val_offset:1686*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 1686*FLEN/8, x4, x2, x3)

inst_598:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x270 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x365 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x1f3 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a70; op2val:0x3765;
op3val:0x75f3; valaddr_reg:x1; val_offset:1689*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 1689*FLEN/8, x4, x2, x3)

inst_599:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x270 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x365 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x1f3 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a70; op2val:0x3765;
op3val:0x75f3; valaddr_reg:x1; val_offset:1692*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 1692*FLEN/8, x4, x2, x3)

inst_600:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x154 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x1d6 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3c6 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7954; op2val:0x3dd6;
op3val:0x7bc6; valaddr_reg:x1; val_offset:1695*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 1695*FLEN/8, x4, x2, x3)

inst_601:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x154 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x1d6 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3c6 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7954; op2val:0x3dd6;
op3val:0x7bc6; valaddr_reg:x1; val_offset:1698*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 1698*FLEN/8, x4, x2, x3)

inst_602:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x154 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x1d6 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3c6 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7954; op2val:0x3dd6;
op3val:0x7bc6; valaddr_reg:x1; val_offset:1701*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 1701*FLEN/8, x4, x2, x3)

inst_603:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x154 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x1d6 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3c6 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7954; op2val:0x3dd6;
op3val:0x7bc6; valaddr_reg:x1; val_offset:1704*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 1704*FLEN/8, x4, x2, x3)

inst_604:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x154 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x1d6 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3c6 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7954; op2val:0x3dd6;
op3val:0x7bc6; valaddr_reg:x1; val_offset:1707*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 1707*FLEN/8, x4, x2, x3)

inst_605:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x13f and fs2 == 0 and fe2 == 0x10 and fm2 == 0x39f and fs3 == 0 and fe3 == 0x1e and fm3 == 0x100 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x713f; op2val:0x439f;
op3val:0x7900; valaddr_reg:x1; val_offset:1710*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 1710*FLEN/8, x4, x2, x3)

inst_606:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x13f and fs2 == 0 and fe2 == 0x10 and fm2 == 0x39f and fs3 == 0 and fe3 == 0x1e and fm3 == 0x100 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x713f; op2val:0x439f;
op3val:0x7900; valaddr_reg:x1; val_offset:1713*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 1713*FLEN/8, x4, x2, x3)

inst_607:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x13f and fs2 == 0 and fe2 == 0x10 and fm2 == 0x39f and fs3 == 0 and fe3 == 0x1e and fm3 == 0x100 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x713f; op2val:0x439f;
op3val:0x7900; valaddr_reg:x1; val_offset:1716*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 1716*FLEN/8, x4, x2, x3)

inst_608:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x13f and fs2 == 0 and fe2 == 0x10 and fm2 == 0x39f and fs3 == 0 and fe3 == 0x1e and fm3 == 0x100 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x713f; op2val:0x439f;
op3val:0x7900; valaddr_reg:x1; val_offset:1719*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 1719*FLEN/8, x4, x2, x3)

inst_609:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x13f and fs2 == 0 and fe2 == 0x10 and fm2 == 0x39f and fs3 == 0 and fe3 == 0x1e and fm3 == 0x100 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x713f; op2val:0x439f;
op3val:0x7900; valaddr_reg:x1; val_offset:1722*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 1722*FLEN/8, x4, x2, x3)

inst_610:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x226 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x114 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x3d0 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7626; op2val:0x3114;
op3val:0x6bd0; valaddr_reg:x1; val_offset:1725*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 1725*FLEN/8, x4, x2, x3)

inst_611:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x226 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x114 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x3d0 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7626; op2val:0x3114;
op3val:0x6bd0; valaddr_reg:x1; val_offset:1728*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 1728*FLEN/8, x4, x2, x3)

inst_612:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x226 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x114 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x3d0 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7626; op2val:0x3114;
op3val:0x6bd0; valaddr_reg:x1; val_offset:1731*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 1731*FLEN/8, x4, x2, x3)

inst_613:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x226 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x114 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x3d0 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7626; op2val:0x3114;
op3val:0x6bd0; valaddr_reg:x1; val_offset:1734*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 1734*FLEN/8, x4, x2, x3)

inst_614:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x226 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x114 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x3d0 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7626; op2val:0x3114;
op3val:0x6bd0; valaddr_reg:x1; val_offset:1737*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 1737*FLEN/8, x4, x2, x3)

inst_615:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x11a and fs2 == 0 and fe2 == 0x13 and fm2 == 0x0c1 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x211 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x691a; op2val:0x4cc1;
op3val:0x7a11; valaddr_reg:x1; val_offset:1740*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 1740*FLEN/8, x4, x2, x3)

inst_616:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x11a and fs2 == 0 and fe2 == 0x13 and fm2 == 0x0c1 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x211 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x691a; op2val:0x4cc1;
op3val:0x7a11; valaddr_reg:x1; val_offset:1743*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 1743*FLEN/8, x4, x2, x3)

inst_617:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x11a and fs2 == 0 and fe2 == 0x13 and fm2 == 0x0c1 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x211 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x691a; op2val:0x4cc1;
op3val:0x7a11; valaddr_reg:x1; val_offset:1746*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 1746*FLEN/8, x4, x2, x3)

inst_618:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x11a and fs2 == 0 and fe2 == 0x13 and fm2 == 0x0c1 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x211 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x691a; op2val:0x4cc1;
op3val:0x7a11; valaddr_reg:x1; val_offset:1749*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 1749*FLEN/8, x4, x2, x3)

inst_619:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x11a and fs2 == 0 and fe2 == 0x13 and fm2 == 0x0c1 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x211 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x691a; op2val:0x4cc1;
op3val:0x7a11; valaddr_reg:x1; val_offset:1752*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 1752*FLEN/8, x4, x2, x3)

inst_620:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x354 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x234 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1af and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6f54; op2val:0x4634;
op3val:0x79af; valaddr_reg:x1; val_offset:1755*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 1755*FLEN/8, x4, x2, x3)

inst_621:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x354 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x234 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1af and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6f54; op2val:0x4634;
op3val:0x79af; valaddr_reg:x1; val_offset:1758*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 1758*FLEN/8, x4, x2, x3)

inst_622:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x354 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x234 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1af and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6f54; op2val:0x4634;
op3val:0x79af; valaddr_reg:x1; val_offset:1761*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 1761*FLEN/8, x4, x2, x3)

inst_623:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x354 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x234 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1af and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6f54; op2val:0x4634;
op3val:0x79af; valaddr_reg:x1; val_offset:1764*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 1764*FLEN/8, x4, x2, x3)

inst_624:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x354 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x234 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1af and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6f54; op2val:0x4634;
op3val:0x79af; valaddr_reg:x1; val_offset:1767*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 1767*FLEN/8, x4, x2, x3)

inst_625:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x268 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x357 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x1e1 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6e68; op2val:0x4357;
op3val:0x75e1; valaddr_reg:x1; val_offset:1770*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 1770*FLEN/8, x4, x2, x3)

inst_626:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x268 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x357 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x1e1 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6e68; op2val:0x4357;
op3val:0x75e1; valaddr_reg:x1; val_offset:1773*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 1773*FLEN/8, x4, x2, x3)

inst_627:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x268 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x357 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x1e1 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6e68; op2val:0x4357;
op3val:0x75e1; valaddr_reg:x1; val_offset:1776*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 1776*FLEN/8, x4, x2, x3)

inst_628:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x268 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x357 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x1e1 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6e68; op2val:0x4357;
op3val:0x75e1; valaddr_reg:x1; val_offset:1779*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 1779*FLEN/8, x4, x2, x3)

inst_629:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x268 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x357 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x1e1 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6e68; op2val:0x4357;
op3val:0x75e1; valaddr_reg:x1; val_offset:1782*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 1782*FLEN/8, x4, x2, x3)

inst_630:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x01e and fs2 == 0 and fe2 == 0x13 and fm2 == 0x036 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x057 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x681e; op2val:0x4c36;
op3val:0x7857; valaddr_reg:x1; val_offset:1785*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 1785*FLEN/8, x4, x2, x3)

inst_631:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x01e and fs2 == 0 and fe2 == 0x13 and fm2 == 0x036 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x057 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x681e; op2val:0x4c36;
op3val:0x7857; valaddr_reg:x1; val_offset:1788*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 1788*FLEN/8, x4, x2, x3)

inst_632:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x01e and fs2 == 0 and fe2 == 0x13 and fm2 == 0x036 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x057 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x681e; op2val:0x4c36;
op3val:0x7857; valaddr_reg:x1; val_offset:1791*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 1791*FLEN/8, x4, x2, x3)

inst_633:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x01e and fs2 == 0 and fe2 == 0x13 and fm2 == 0x036 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x057 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x681e; op2val:0x4c36;
op3val:0x7857; valaddr_reg:x1; val_offset:1794*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 1794*FLEN/8, x4, x2, x3)

inst_634:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x01e and fs2 == 0 and fe2 == 0x13 and fm2 == 0x036 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x057 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x681e; op2val:0x4c36;
op3val:0x7857; valaddr_reg:x1; val_offset:1797*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 1797*FLEN/8, x4, x2, x3)

inst_635:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x249 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x096 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x337 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a49; op2val:0x3496;
op3val:0x7337; valaddr_reg:x1; val_offset:1800*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 1800*FLEN/8, x4, x2, x3)

inst_636:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x249 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x096 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x337 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a49; op2val:0x3496;
op3val:0x7337; valaddr_reg:x1; val_offset:1803*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 1803*FLEN/8, x4, x2, x3)

inst_637:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x249 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x096 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x337 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a49; op2val:0x3496;
op3val:0x7337; valaddr_reg:x1; val_offset:1806*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 1806*FLEN/8, x4, x2, x3)

inst_638:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x249 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x096 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x337 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a49; op2val:0x3496;
op3val:0x7337; valaddr_reg:x1; val_offset:1809*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 1809*FLEN/8, x4, x2, x3)

inst_639:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x249 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x096 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x337 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a49; op2val:0x3496;
op3val:0x7337; valaddr_reg:x1; val_offset:1812*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 1812*FLEN/8, x4, x2, x3)

inst_640:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x085 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x286 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x35f and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7885; op2val:0x3e86;
op3val:0x7b5f; valaddr_reg:x1; val_offset:1815*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 1815*FLEN/8, x4, x2, x3)

inst_641:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x085 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x286 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x35f and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7885; op2val:0x3e86;
op3val:0x7b5f; valaddr_reg:x1; val_offset:1818*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 1818*FLEN/8, x4, x2, x3)

inst_642:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x085 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x286 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x35f and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7885; op2val:0x3e86;
op3val:0x7b5f; valaddr_reg:x1; val_offset:1821*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 1821*FLEN/8, x4, x2, x3)

inst_643:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x085 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x286 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x35f and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7885; op2val:0x3e86;
op3val:0x7b5f; valaddr_reg:x1; val_offset:1824*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 1824*FLEN/8, x4, x2, x3)

inst_644:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x085 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x286 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x35f and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7885; op2val:0x3e86;
op3val:0x7b5f; valaddr_reg:x1; val_offset:1827*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 1827*FLEN/8, x4, x2, x3)

inst_645:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x0b1 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x26b and fs3 == 0 and fe3 == 0x1d and fm3 == 0x388 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x74b1; op2val:0x3e6b;
op3val:0x7788; valaddr_reg:x1; val_offset:1830*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 1830*FLEN/8, x4, x2, x3)

inst_646:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x0b1 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x26b and fs3 == 0 and fe3 == 0x1d and fm3 == 0x388 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x74b1; op2val:0x3e6b;
op3val:0x7788; valaddr_reg:x1; val_offset:1833*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 1833*FLEN/8, x4, x2, x3)

inst_647:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x0b1 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x26b and fs3 == 0 and fe3 == 0x1d and fm3 == 0x388 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x74b1; op2val:0x3e6b;
op3val:0x7788; valaddr_reg:x1; val_offset:1836*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 1836*FLEN/8, x4, x2, x3)

inst_648:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x0b1 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x26b and fs3 == 0 and fe3 == 0x1d and fm3 == 0x388 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x74b1; op2val:0x3e6b;
op3val:0x7788; valaddr_reg:x1; val_offset:1839*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 1839*FLEN/8, x4, x2, x3)

inst_649:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x0b1 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x26b and fs3 == 0 and fe3 == 0x1d and fm3 == 0x388 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x74b1; op2val:0x3e6b;
op3val:0x7788; valaddr_reg:x1; val_offset:1842*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 1842*FLEN/8, x4, x2, x3)

inst_650:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1ca and fs2 == 0 and fe2 == 0x0f and fm2 == 0x0c6 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x2e9 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x79ca; op2val:0x3cc6;
op3val:0x7ae9; valaddr_reg:x1; val_offset:1845*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 1845*FLEN/8, x4, x2, x3)

inst_651:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1ca and fs2 == 0 and fe2 == 0x0f and fm2 == 0x0c6 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x2e9 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x79ca; op2val:0x3cc6;
op3val:0x7ae9; valaddr_reg:x1; val_offset:1848*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 1848*FLEN/8, x4, x2, x3)

inst_652:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1ca and fs2 == 0 and fe2 == 0x0f and fm2 == 0x0c6 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x2e9 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x79ca; op2val:0x3cc6;
op3val:0x7ae9; valaddr_reg:x1; val_offset:1851*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 1851*FLEN/8, x4, x2, x3)

inst_653:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1ca and fs2 == 0 and fe2 == 0x0f and fm2 == 0x0c6 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x2e9 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x79ca; op2val:0x3cc6;
op3val:0x7ae9; valaddr_reg:x1; val_offset:1854*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 1854*FLEN/8, x4, x2, x3)

inst_654:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1ca and fs2 == 0 and fe2 == 0x0f and fm2 == 0x0c6 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x2e9 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x79ca; op2val:0x3cc6;
op3val:0x7ae9; valaddr_reg:x1; val_offset:1857*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 1857*FLEN/8, x4, x2, x3)

inst_655:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x164 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x3d8 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x149 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7164; op2val:0x43d8;
op3val:0x7949; valaddr_reg:x1; val_offset:1860*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 1860*FLEN/8, x4, x2, x3)

inst_656:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x164 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x3d8 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x149 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7164; op2val:0x43d8;
op3val:0x7949; valaddr_reg:x1; val_offset:1863*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 1863*FLEN/8, x4, x2, x3)

inst_657:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x164 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x3d8 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x149 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7164; op2val:0x43d8;
op3val:0x7949; valaddr_reg:x1; val_offset:1866*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 1866*FLEN/8, x4, x2, x3)

inst_658:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x164 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x3d8 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x149 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7164; op2val:0x43d8;
op3val:0x7949; valaddr_reg:x1; val_offset:1869*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 1869*FLEN/8, x4, x2, x3)

inst_659:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x164 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x3d8 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x149 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7164; op2val:0x43d8;
op3val:0x7949; valaddr_reg:x1; val_offset:1872*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 1872*FLEN/8, x4, x2, x3)

inst_660:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x3ae and fs2 == 0 and fe2 == 0x0e and fm2 == 0x37a and fs3 == 0 and fe3 == 0x1b and fm3 == 0x32d and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6fae; op2val:0x3b7a;
op3val:0x6f2d; valaddr_reg:x1; val_offset:1875*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 1875*FLEN/8, x4, x2, x3)

inst_661:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x3ae and fs2 == 0 and fe2 == 0x0e and fm2 == 0x37a and fs3 == 0 and fe3 == 0x1b and fm3 == 0x32d and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6fae; op2val:0x3b7a;
op3val:0x6f2d; valaddr_reg:x1; val_offset:1878*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 1878*FLEN/8, x4, x2, x3)

inst_662:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x3ae and fs2 == 0 and fe2 == 0x0e and fm2 == 0x37a and fs3 == 0 and fe3 == 0x1b and fm3 == 0x32d and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6fae; op2val:0x3b7a;
op3val:0x6f2d; valaddr_reg:x1; val_offset:1881*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 1881*FLEN/8, x4, x2, x3)

inst_663:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x3ae and fs2 == 0 and fe2 == 0x0e and fm2 == 0x37a and fs3 == 0 and fe3 == 0x1b and fm3 == 0x32d and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6fae; op2val:0x3b7a;
op3val:0x6f2d; valaddr_reg:x1; val_offset:1884*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 1884*FLEN/8, x4, x2, x3)

inst_664:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x3ae and fs2 == 0 and fe2 == 0x0e and fm2 == 0x37a and fs3 == 0 and fe3 == 0x1b and fm3 == 0x32d and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6fae; op2val:0x3b7a;
op3val:0x6f2d; valaddr_reg:x1; val_offset:1887*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 1887*FLEN/8, x4, x2, x3)

inst_665:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3dc and fs2 == 0 and fe2 == 0x0a and fm2 == 0x283 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x266 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7bdc; op2val:0x2a83;
op3val:0x6a66; valaddr_reg:x1; val_offset:1890*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 1890*FLEN/8, x4, x2, x3)

inst_666:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3dc and fs2 == 0 and fe2 == 0x0a and fm2 == 0x283 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x266 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7bdc; op2val:0x2a83;
op3val:0x6a66; valaddr_reg:x1; val_offset:1893*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 1893*FLEN/8, x4, x2, x3)

inst_667:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3dc and fs2 == 0 and fe2 == 0x0a and fm2 == 0x283 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x266 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7bdc; op2val:0x2a83;
op3val:0x6a66; valaddr_reg:x1; val_offset:1896*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 1896*FLEN/8, x4, x2, x3)
RVTEST_SIGBASE(x2,signature_x2_5)

inst_668:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3dc and fs2 == 0 and fe2 == 0x0a and fm2 == 0x283 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x266 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7bdc; op2val:0x2a83;
op3val:0x6a66; valaddr_reg:x1; val_offset:1899*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 1899*FLEN/8, x4, x2, x3)

inst_669:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3dc and fs2 == 0 and fe2 == 0x0a and fm2 == 0x283 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x266 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7bdc; op2val:0x2a83;
op3val:0x6a66; valaddr_reg:x1; val_offset:1902*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 1902*FLEN/8, x4, x2, x3)

inst_670:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x35a and fs2 == 0 and fe2 == 0x0e and fm2 == 0x286 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b5a; op2val:0x3a86;
op3val:0x79ff; valaddr_reg:x1; val_offset:1905*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 1905*FLEN/8, x4, x2, x3)

inst_671:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x35a and fs2 == 0 and fe2 == 0x0e and fm2 == 0x286 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1ff and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b5a; op2val:0x3a86;
op3val:0x79ff; valaddr_reg:x1; val_offset:1908*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 1908*FLEN/8, x4, x2, x3)

inst_672:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x35a and fs2 == 0 and fe2 == 0x0e and fm2 == 0x286 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1ff and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b5a; op2val:0x3a86;
op3val:0x79ff; valaddr_reg:x1; val_offset:1911*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 1911*FLEN/8, x4, x2, x3)

inst_673:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x35a and fs2 == 0 and fe2 == 0x0e and fm2 == 0x286 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1ff and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b5a; op2val:0x3a86;
op3val:0x79ff; valaddr_reg:x1; val_offset:1914*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 1914*FLEN/8, x4, x2, x3)

inst_674:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x35a and fs2 == 0 and fe2 == 0x0e and fm2 == 0x286 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1ff and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b5a; op2val:0x3a86;
op3val:0x79ff; valaddr_reg:x1; val_offset:1917*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 1917*FLEN/8, x4, x2, x3)

inst_675:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x167 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x051 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1d5 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7967; op2val:0x3c51;
op3val:0x79d5; valaddr_reg:x1; val_offset:1920*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 1920*FLEN/8, x4, x2, x3)

inst_676:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x167 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x051 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1d5 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7967; op2val:0x3c51;
op3val:0x79d5; valaddr_reg:x1; val_offset:1923*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 1923*FLEN/8, x4, x2, x3)

inst_677:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x167 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x051 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1d5 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7967; op2val:0x3c51;
op3val:0x79d5; valaddr_reg:x1; val_offset:1926*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 1926*FLEN/8, x4, x2, x3)

inst_678:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x167 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x051 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1d5 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7967; op2val:0x3c51;
op3val:0x79d5; valaddr_reg:x1; val_offset:1929*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 1929*FLEN/8, x4, x2, x3)

inst_679:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x167 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x051 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1d5 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7967; op2val:0x3c51;
op3val:0x79d5; valaddr_reg:x1; val_offset:1932*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 1932*FLEN/8, x4, x2, x3)

inst_680:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x134 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x30e and fs3 == 0 and fe3 == 0x1d and fm3 == 0x097 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7934; op2val:0x370e;
op3val:0x7497; valaddr_reg:x1; val_offset:1935*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 1935*FLEN/8, x4, x2, x3)

inst_681:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x134 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x30e and fs3 == 0 and fe3 == 0x1d and fm3 == 0x097 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7934; op2val:0x370e;
op3val:0x7497; valaddr_reg:x1; val_offset:1938*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 1938*FLEN/8, x4, x2, x3)

inst_682:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x134 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x30e and fs3 == 0 and fe3 == 0x1d and fm3 == 0x097 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7934; op2val:0x370e;
op3val:0x7497; valaddr_reg:x1; val_offset:1941*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 1941*FLEN/8, x4, x2, x3)

inst_683:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x134 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x30e and fs3 == 0 and fe3 == 0x1d and fm3 == 0x097 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7934; op2val:0x370e;
op3val:0x7497; valaddr_reg:x1; val_offset:1944*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 1944*FLEN/8, x4, x2, x3)

inst_684:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x134 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x30e and fs3 == 0 and fe3 == 0x1d and fm3 == 0x097 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7934; op2val:0x370e;
op3val:0x7497; valaddr_reg:x1; val_offset:1947*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 1947*FLEN/8, x4, x2, x3)

inst_685:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x317 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x34b and fs3 == 0 and fe3 == 0x1c and fm3 == 0x277 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7717; op2val:0x374b;
op3val:0x7277; valaddr_reg:x1; val_offset:1950*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 1950*FLEN/8, x4, x2, x3)

inst_686:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x317 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x34b and fs3 == 0 and fe3 == 0x1c and fm3 == 0x277 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7717; op2val:0x374b;
op3val:0x7277; valaddr_reg:x1; val_offset:1953*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 1953*FLEN/8, x4, x2, x3)

inst_687:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x317 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x34b and fs3 == 0 and fe3 == 0x1c and fm3 == 0x277 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7717; op2val:0x374b;
op3val:0x7277; valaddr_reg:x1; val_offset:1956*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 1956*FLEN/8, x4, x2, x3)

inst_688:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x317 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x34b and fs3 == 0 and fe3 == 0x1c and fm3 == 0x277 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7717; op2val:0x374b;
op3val:0x7277; valaddr_reg:x1; val_offset:1959*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 1959*FLEN/8, x4, x2, x3)

inst_689:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x317 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x34b and fs3 == 0 and fe3 == 0x1c and fm3 == 0x277 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7717; op2val:0x374b;
op3val:0x7277; valaddr_reg:x1; val_offset:1962*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 1962*FLEN/8, x4, x2, x3)

inst_690:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2de and fs2 == 0 and fe2 == 0x0e and fm2 == 0x340 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x23a and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ade; op2val:0x3b40;
op3val:0x7a3a; valaddr_reg:x1; val_offset:1965*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 1965*FLEN/8, x4, x2, x3)

inst_691:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2de and fs2 == 0 and fe2 == 0x0e and fm2 == 0x340 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x23a and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ade; op2val:0x3b40;
op3val:0x7a3a; valaddr_reg:x1; val_offset:1968*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 1968*FLEN/8, x4, x2, x3)

inst_692:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2de and fs2 == 0 and fe2 == 0x0e and fm2 == 0x340 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x23a and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ade; op2val:0x3b40;
op3val:0x7a3a; valaddr_reg:x1; val_offset:1971*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 1971*FLEN/8, x4, x2, x3)

inst_693:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2de and fs2 == 0 and fe2 == 0x0e and fm2 == 0x340 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x23a and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ade; op2val:0x3b40;
op3val:0x7a3a; valaddr_reg:x1; val_offset:1974*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 1974*FLEN/8, x4, x2, x3)

inst_694:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2de and fs2 == 0 and fe2 == 0x0e and fm2 == 0x340 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x23a and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ade; op2val:0x3b40;
op3val:0x7a3a; valaddr_reg:x1; val_offset:1977*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 1977*FLEN/8, x4, x2, x3)

inst_695:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x24c and fs2 == 0 and fe2 == 0x0d and fm2 == 0x058 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x2d7 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a4c; op2val:0x3458;
op3val:0x72d7; valaddr_reg:x1; val_offset:1980*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 1980*FLEN/8, x4, x2, x3)

inst_696:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x24c and fs2 == 0 and fe2 == 0x0d and fm2 == 0x058 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x2d7 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a4c; op2val:0x3458;
op3val:0x72d7; valaddr_reg:x1; val_offset:1983*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 1983*FLEN/8, x4, x2, x3)

inst_697:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x24c and fs2 == 0 and fe2 == 0x0d and fm2 == 0x058 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x2d7 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a4c; op2val:0x3458;
op3val:0x72d7; valaddr_reg:x1; val_offset:1986*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 1986*FLEN/8, x4, x2, x3)

inst_698:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x24c and fs2 == 0 and fe2 == 0x0d and fm2 == 0x058 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x2d7 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a4c; op2val:0x3458;
op3val:0x72d7; valaddr_reg:x1; val_offset:1989*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 1989*FLEN/8, x4, x2, x3)

inst_699:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x24c and fs2 == 0 and fe2 == 0x0d and fm2 == 0x058 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x2d7 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a4c; op2val:0x3458;
op3val:0x72d7; valaddr_reg:x1; val_offset:1992*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 1992*FLEN/8, x4, x2, x3)

inst_700:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0bc and fs2 == 0 and fe2 == 0x0d and fm2 == 0x2e3 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x013 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x78bc; op2val:0x36e3;
op3val:0x7413; valaddr_reg:x1; val_offset:1995*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 1995*FLEN/8, x4, x2, x3)

inst_701:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0bc and fs2 == 0 and fe2 == 0x0d and fm2 == 0x2e3 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x013 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x78bc; op2val:0x36e3;
op3val:0x7413; valaddr_reg:x1; val_offset:1998*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 1998*FLEN/8, x4, x2, x3)

inst_702:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0bc and fs2 == 0 and fe2 == 0x0d and fm2 == 0x2e3 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x013 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x78bc; op2val:0x36e3;
op3val:0x7413; valaddr_reg:x1; val_offset:2001*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 2001*FLEN/8, x4, x2, x3)

inst_703:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0bc and fs2 == 0 and fe2 == 0x0d and fm2 == 0x2e3 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x013 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x78bc; op2val:0x36e3;
op3val:0x7413; valaddr_reg:x1; val_offset:2004*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 2004*FLEN/8, x4, x2, x3)

inst_704:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0bc and fs2 == 0 and fe2 == 0x0d and fm2 == 0x2e3 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x013 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x78bc; op2val:0x36e3;
op3val:0x7413; valaddr_reg:x1; val_offset:2007*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 2007*FLEN/8, x4, x2, x3)

inst_705:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x252 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x389 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1f4 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a52; op2val:0x3b89;
op3val:0x79f4; valaddr_reg:x1; val_offset:2010*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 2010*FLEN/8, x4, x2, x3)

inst_706:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x252 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x389 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1f4 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a52; op2val:0x3b89;
op3val:0x79f4; valaddr_reg:x1; val_offset:2013*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 2013*FLEN/8, x4, x2, x3)

inst_707:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x252 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x389 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1f4 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a52; op2val:0x3b89;
op3val:0x79f4; valaddr_reg:x1; val_offset:2016*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 2016*FLEN/8, x4, x2, x3)

inst_708:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x252 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x389 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1f4 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a52; op2val:0x3b89;
op3val:0x79f4; valaddr_reg:x1; val_offset:2019*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 2019*FLEN/8, x4, x2, x3)

inst_709:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x252 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x389 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1f4 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a52; op2val:0x3b89;
op3val:0x79f4; valaddr_reg:x1; val_offset:2022*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 2022*FLEN/8, x4, x2, x3)

inst_710:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3f4 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x1b1 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1a9 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7bf4; op2val:0x39b1;
op3val:0x79a9; valaddr_reg:x1; val_offset:2025*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 2025*FLEN/8, x4, x2, x3)

inst_711:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3f4 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x1b1 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1a9 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7bf4; op2val:0x39b1;
op3val:0x79a9; valaddr_reg:x1; val_offset:2028*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 2028*FLEN/8, x4, x2, x3)

inst_712:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3f4 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x1b1 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1a9 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7bf4; op2val:0x39b1;
op3val:0x79a9; valaddr_reg:x1; val_offset:2031*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 2031*FLEN/8, x4, x2, x3)

inst_713:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3f4 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x1b1 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1a9 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7bf4; op2val:0x39b1;
op3val:0x79a9; valaddr_reg:x1; val_offset:2034*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 2034*FLEN/8, x4, x2, x3)

inst_714:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3f4 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x1b1 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1a9 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7bf4; op2val:0x39b1;
op3val:0x79a9; valaddr_reg:x1; val_offset:2037*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 2037*FLEN/8, x4, x2, x3)

inst_715:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x177 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x08b and fs3 == 0 and fe3 == 0x1e and fm3 == 0x236 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7977; op2val:0x3c8b;
op3val:0x7a36; valaddr_reg:x1; val_offset:2040*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 2040*FLEN/8, x4, x2, x3)

inst_716:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x177 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x08b and fs3 == 0 and fe3 == 0x1e and fm3 == 0x236 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7977; op2val:0x3c8b;
op3val:0x7a36; valaddr_reg:x1; val_offset:2043*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 2043*FLEN/8, x4, x2, x3)

inst_717:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x177 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x08b and fs3 == 0 and fe3 == 0x1e and fm3 == 0x236 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7977; op2val:0x3c8b;
op3val:0x7a36; valaddr_reg:x1; val_offset:2046*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 2046*FLEN/8, x4, x2, x3)

inst_718:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x177 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x08b and fs3 == 0 and fe3 == 0x1e and fm3 == 0x236 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7977; op2val:0x3c8b;
op3val:0x7a36; valaddr_reg:x1; val_offset:2049*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 2049*FLEN/8, x4, x2, x3)

inst_719:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x177 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x08b and fs3 == 0 and fe3 == 0x1e and fm3 == 0x236 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7977; op2val:0x3c8b;
op3val:0x7a36; valaddr_reg:x1; val_offset:2052*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 2052*FLEN/8, x4, x2, x3)

inst_720:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x1fe and fs2 == 0 and fe2 == 0x11 and fm2 == 0x25a and fs3 == 0 and fe3 == 0x1e and fm3 == 0x0c2 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6dfe; op2val:0x465a;
op3val:0x78c2; valaddr_reg:x1; val_offset:2055*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 2055*FLEN/8, x4, x2, x3)

inst_721:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x1fe and fs2 == 0 and fe2 == 0x11 and fm2 == 0x25a and fs3 == 0 and fe3 == 0x1e and fm3 == 0x0c2 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6dfe; op2val:0x465a;
op3val:0x78c2; valaddr_reg:x1; val_offset:2058*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 2058*FLEN/8, x4, x2, x3)

inst_722:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x1fe and fs2 == 0 and fe2 == 0x11 and fm2 == 0x25a and fs3 == 0 and fe3 == 0x1e and fm3 == 0x0c2 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6dfe; op2val:0x465a;
op3val:0x78c2; valaddr_reg:x1; val_offset:2061*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 2061*FLEN/8, x4, x2, x3)

inst_723:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x1fe and fs2 == 0 and fe2 == 0x11 and fm2 == 0x25a and fs3 == 0 and fe3 == 0x1e and fm3 == 0x0c2 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6dfe; op2val:0x465a;
op3val:0x78c2; valaddr_reg:x1; val_offset:2064*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 2064*FLEN/8, x4, x2, x3)

inst_724:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x1fe and fs2 == 0 and fe2 == 0x11 and fm2 == 0x25a and fs3 == 0 and fe3 == 0x1e and fm3 == 0x0c2 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6dfe; op2val:0x465a;
op3val:0x78c2; valaddr_reg:x1; val_offset:2067*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 2067*FLEN/8, x4, x2, x3)

inst_725:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x030 and fs2 == 0 and fe2 == 0x12 and fm2 == 0x19a and fs3 == 0 and fe3 == 0x1d and fm3 == 0x1df and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6830; op2val:0x499a;
op3val:0x75df; valaddr_reg:x1; val_offset:2070*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 2070*FLEN/8, x4, x2, x3)

inst_726:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x030 and fs2 == 0 and fe2 == 0x12 and fm2 == 0x19a and fs3 == 0 and fe3 == 0x1d and fm3 == 0x1df and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6830; op2val:0x499a;
op3val:0x75df; valaddr_reg:x1; val_offset:2073*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 2073*FLEN/8, x4, x2, x3)

inst_727:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x030 and fs2 == 0 and fe2 == 0x12 and fm2 == 0x19a and fs3 == 0 and fe3 == 0x1d and fm3 == 0x1df and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6830; op2val:0x499a;
op3val:0x75df; valaddr_reg:x1; val_offset:2076*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 2076*FLEN/8, x4, x2, x3)

inst_728:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x030 and fs2 == 0 and fe2 == 0x12 and fm2 == 0x19a and fs3 == 0 and fe3 == 0x1d and fm3 == 0x1df and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6830; op2val:0x499a;
op3val:0x75df; valaddr_reg:x1; val_offset:2079*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 2079*FLEN/8, x4, x2, x3)

inst_729:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x030 and fs2 == 0 and fe2 == 0x12 and fm2 == 0x19a and fs3 == 0 and fe3 == 0x1d and fm3 == 0x1df and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6830; op2val:0x499a;
op3val:0x75df; valaddr_reg:x1; val_offset:2082*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 2082*FLEN/8, x4, x2, x3)

inst_730:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x37e and fs2 == 0 and fe2 == 0x12 and fm2 == 0x00c and fs3 == 0 and fe3 == 0x1e and fm3 == 0x395 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6f7e; op2val:0x480c;
op3val:0x7b95; valaddr_reg:x1; val_offset:2085*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 2085*FLEN/8, x4, x2, x3)

inst_731:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x37e and fs2 == 0 and fe2 == 0x12 and fm2 == 0x00c and fs3 == 0 and fe3 == 0x1e and fm3 == 0x395 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6f7e; op2val:0x480c;
op3val:0x7b95; valaddr_reg:x1; val_offset:2088*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 2088*FLEN/8, x4, x2, x3)

inst_732:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x37e and fs2 == 0 and fe2 == 0x12 and fm2 == 0x00c and fs3 == 0 and fe3 == 0x1e and fm3 == 0x395 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6f7e; op2val:0x480c;
op3val:0x7b95; valaddr_reg:x1; val_offset:2091*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 2091*FLEN/8, x4, x2, x3)

inst_733:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x37e and fs2 == 0 and fe2 == 0x12 and fm2 == 0x00c and fs3 == 0 and fe3 == 0x1e and fm3 == 0x395 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6f7e; op2val:0x480c;
op3val:0x7b95; valaddr_reg:x1; val_offset:2094*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 2094*FLEN/8, x4, x2, x3)

inst_734:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x37e and fs2 == 0 and fe2 == 0x12 and fm2 == 0x00c and fs3 == 0 and fe3 == 0x1e and fm3 == 0x395 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6f7e; op2val:0x480c;
op3val:0x7b95; valaddr_reg:x1; val_offset:2097*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 2097*FLEN/8, x4, x2, x3)

inst_735:
// fs1 == 0 and fe1 == 0x19 and fm1 == 0x32b and fs2 == 0 and fe2 == 0x14 and fm2 == 0x01b and fs3 == 0 and fe3 == 0x1e and fm3 == 0x35d and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x672b; op2val:0x501b;
op3val:0x7b5d; valaddr_reg:x1; val_offset:2100*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 2100*FLEN/8, x4, x2, x3)

inst_736:
// fs1 == 0 and fe1 == 0x19 and fm1 == 0x32b and fs2 == 0 and fe2 == 0x14 and fm2 == 0x01b and fs3 == 0 and fe3 == 0x1e and fm3 == 0x35d and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x672b; op2val:0x501b;
op3val:0x7b5d; valaddr_reg:x1; val_offset:2103*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 2103*FLEN/8, x4, x2, x3)

inst_737:
// fs1 == 0 and fe1 == 0x19 and fm1 == 0x32b and fs2 == 0 and fe2 == 0x14 and fm2 == 0x01b and fs3 == 0 and fe3 == 0x1e and fm3 == 0x35d and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x672b; op2val:0x501b;
op3val:0x7b5d; valaddr_reg:x1; val_offset:2106*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 2106*FLEN/8, x4, x2, x3)

inst_738:
// fs1 == 0 and fe1 == 0x19 and fm1 == 0x32b and fs2 == 0 and fe2 == 0x14 and fm2 == 0x01b and fs3 == 0 and fe3 == 0x1e and fm3 == 0x35d and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x672b; op2val:0x501b;
op3val:0x7b5d; valaddr_reg:x1; val_offset:2109*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 2109*FLEN/8, x4, x2, x3)

inst_739:
// fs1 == 0 and fe1 == 0x19 and fm1 == 0x32b and fs2 == 0 and fe2 == 0x14 and fm2 == 0x01b and fs3 == 0 and fe3 == 0x1e and fm3 == 0x35d and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x672b; op2val:0x501b;
op3val:0x7b5d; valaddr_reg:x1; val_offset:2112*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 2112*FLEN/8, x4, x2, x3)

inst_740:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x394 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x35a and fs3 == 0 and fe3 == 0x1d and fm3 == 0x2f7 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b94; op2val:0x375a;
op3val:0x76f7; valaddr_reg:x1; val_offset:2115*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 2115*FLEN/8, x4, x2, x3)

inst_741:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x394 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x35a and fs3 == 0 and fe3 == 0x1d and fm3 == 0x2f7 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b94; op2val:0x375a;
op3val:0x76f7; valaddr_reg:x1; val_offset:2118*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 2118*FLEN/8, x4, x2, x3)

inst_742:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x394 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x35a and fs3 == 0 and fe3 == 0x1d and fm3 == 0x2f7 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b94; op2val:0x375a;
op3val:0x76f7; valaddr_reg:x1; val_offset:2121*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 2121*FLEN/8, x4, x2, x3)

inst_743:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x394 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x35a and fs3 == 0 and fe3 == 0x1d and fm3 == 0x2f7 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b94; op2val:0x375a;
op3val:0x76f7; valaddr_reg:x1; val_offset:2124*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 2124*FLEN/8, x4, x2, x3)

inst_744:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x394 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x35a and fs3 == 0 and fe3 == 0x1d and fm3 == 0x2f7 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b94; op2val:0x375a;
op3val:0x76f7; valaddr_reg:x1; val_offset:2127*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 2127*FLEN/8, x4, x2, x3)

inst_745:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2a8 and fs2 == 0 and fe2 == 0x0a and fm2 == 0x3f5 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x29f and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7aa8; op2val:0x2bf5;
op3val:0x6a9f; valaddr_reg:x1; val_offset:2130*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 2130*FLEN/8, x4, x2, x3)

inst_746:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2a8 and fs2 == 0 and fe2 == 0x0a and fm2 == 0x3f5 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x29f and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7aa8; op2val:0x2bf5;
op3val:0x6a9f; valaddr_reg:x1; val_offset:2133*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 2133*FLEN/8, x4, x2, x3)

inst_747:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2a8 and fs2 == 0 and fe2 == 0x0a and fm2 == 0x3f5 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x29f and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7aa8; op2val:0x2bf5;
op3val:0x6a9f; valaddr_reg:x1; val_offset:2136*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 2136*FLEN/8, x4, x2, x3)

inst_748:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2a8 and fs2 == 0 and fe2 == 0x0a and fm2 == 0x3f5 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x29f and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7aa8; op2val:0x2bf5;
op3val:0x6a9f; valaddr_reg:x1; val_offset:2139*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 2139*FLEN/8, x4, x2, x3)

inst_749:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2a8 and fs2 == 0 and fe2 == 0x0a and fm2 == 0x3f5 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x29f and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7aa8; op2val:0x2bf5;
op3val:0x6a9f; valaddr_reg:x1; val_offset:2142*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 2142*FLEN/8, x4, x2, x3)

inst_750:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x075 and fs2 == 0 and fe2 == 0x0b and fm2 == 0x084 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x109 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7075; op2val:0x2c84;
op3val:0x6109; valaddr_reg:x1; val_offset:2145*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 2145*FLEN/8, x4, x2, x3)

inst_751:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x075 and fs2 == 0 and fe2 == 0x0b and fm2 == 0x084 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x109 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7075; op2val:0x2c84;
op3val:0x6109; valaddr_reg:x1; val_offset:2148*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 2148*FLEN/8, x4, x2, x3)

inst_752:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x075 and fs2 == 0 and fe2 == 0x0b and fm2 == 0x084 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x109 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7075; op2val:0x2c84;
op3val:0x6109; valaddr_reg:x1; val_offset:2151*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 2151*FLEN/8, x4, x2, x3)

inst_753:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x075 and fs2 == 0 and fe2 == 0x0b and fm2 == 0x084 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x109 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7075; op2val:0x2c84;
op3val:0x6109; valaddr_reg:x1; val_offset:2154*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 2154*FLEN/8, x4, x2, x3)

inst_754:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x075 and fs2 == 0 and fe2 == 0x0b and fm2 == 0x084 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x109 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7075; op2val:0x2c84;
op3val:0x6109; valaddr_reg:x1; val_offset:2157*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 2157*FLEN/8, x4, x2, x3)

inst_755:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x05b and fs2 == 0 and fe2 == 0x0a and fm2 == 0x0e0 and fs3 == 0 and fe3 == 0x16 and fm3 == 0x150 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6c5b; op2val:0x28e0;
op3val:0x5950; valaddr_reg:x1; val_offset:2160*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 2160*FLEN/8, x4, x2, x3)

inst_756:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x05b and fs2 == 0 and fe2 == 0x0a and fm2 == 0x0e0 and fs3 == 0 and fe3 == 0x16 and fm3 == 0x150 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6c5b; op2val:0x28e0;
op3val:0x5950; valaddr_reg:x1; val_offset:2163*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 2163*FLEN/8, x4, x2, x3)

inst_757:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x05b and fs2 == 0 and fe2 == 0x0a and fm2 == 0x0e0 and fs3 == 0 and fe3 == 0x16 and fm3 == 0x150 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6c5b; op2val:0x28e0;
op3val:0x5950; valaddr_reg:x1; val_offset:2166*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 2166*FLEN/8, x4, x2, x3)

inst_758:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x05b and fs2 == 0 and fe2 == 0x0a and fm2 == 0x0e0 and fs3 == 0 and fe3 == 0x16 and fm3 == 0x150 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6c5b; op2val:0x28e0;
op3val:0x5950; valaddr_reg:x1; val_offset:2169*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 2169*FLEN/8, x4, x2, x3)

inst_759:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x05b and fs2 == 0 and fe2 == 0x0a and fm2 == 0x0e0 and fs3 == 0 and fe3 == 0x16 and fm3 == 0x150 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6c5b; op2val:0x28e0;
op3val:0x5950; valaddr_reg:x1; val_offset:2172*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 2172*FLEN/8, x4, x2, x3)

inst_760:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x29f and fs2 == 0 and fe2 == 0x0b and fm2 == 0x2c3 and fs3 == 0 and fe3 == 0x1b and fm3 == 0x199 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a9f; op2val:0x2ec3;
op3val:0x6d99; valaddr_reg:x1; val_offset:2175*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 2175*FLEN/8, x4, x2, x3)

inst_761:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x29f and fs2 == 0 and fe2 == 0x0b and fm2 == 0x2c3 and fs3 == 0 and fe3 == 0x1b and fm3 == 0x199 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a9f; op2val:0x2ec3;
op3val:0x6d99; valaddr_reg:x1; val_offset:2178*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 2178*FLEN/8, x4, x2, x3)

inst_762:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x29f and fs2 == 0 and fe2 == 0x0b and fm2 == 0x2c3 and fs3 == 0 and fe3 == 0x1b and fm3 == 0x199 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a9f; op2val:0x2ec3;
op3val:0x6d99; valaddr_reg:x1; val_offset:2181*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 2181*FLEN/8, x4, x2, x3)

inst_763:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x29f and fs2 == 0 and fe2 == 0x0b and fm2 == 0x2c3 and fs3 == 0 and fe3 == 0x1b and fm3 == 0x199 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a9f; op2val:0x2ec3;
op3val:0x6d99; valaddr_reg:x1; val_offset:2184*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 2184*FLEN/8, x4, x2, x3)

inst_764:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x29f and fs2 == 0 and fe2 == 0x0b and fm2 == 0x2c3 and fs3 == 0 and fe3 == 0x1b and fm3 == 0x199 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a9f; op2val:0x2ec3;
op3val:0x6d99; valaddr_reg:x1; val_offset:2187*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 2187*FLEN/8, x4, x2, x3)

inst_765:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0b9 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x366 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x05e and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x78b9; op2val:0x3766;
op3val:0x745e; valaddr_reg:x1; val_offset:2190*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 2190*FLEN/8, x4, x2, x3)

inst_766:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0b9 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x366 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x05e and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x78b9; op2val:0x3766;
op3val:0x745e; valaddr_reg:x1; val_offset:2193*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 2193*FLEN/8, x4, x2, x3)

inst_767:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0b9 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x366 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x05e and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x78b9; op2val:0x3766;
op3val:0x745e; valaddr_reg:x1; val_offset:2196*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 2196*FLEN/8, x4, x2, x3)

inst_768:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0b9 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x366 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x05e and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x78b9; op2val:0x3766;
op3val:0x745e; valaddr_reg:x1; val_offset:2199*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 2199*FLEN/8, x4, x2, x3)

inst_769:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0b9 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x366 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x05e and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x78b9; op2val:0x3766;
op3val:0x745e; valaddr_reg:x1; val_offset:2202*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 2202*FLEN/8, x4, x2, x3)

inst_770:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x03c and fs2 == 0 and fe2 == 0x10 and fm2 == 0x255 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x2b4 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x703c; op2val:0x4255;
op3val:0x76b4; valaddr_reg:x1; val_offset:2205*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 2205*FLEN/8, x4, x2, x3)

inst_771:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x03c and fs2 == 0 and fe2 == 0x10 and fm2 == 0x255 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x2b4 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x703c; op2val:0x4255;
op3val:0x76b4; valaddr_reg:x1; val_offset:2208*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 2208*FLEN/8, x4, x2, x3)

inst_772:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x03c and fs2 == 0 and fe2 == 0x10 and fm2 == 0x255 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x2b4 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x703c; op2val:0x4255;
op3val:0x76b4; valaddr_reg:x1; val_offset:2211*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 2211*FLEN/8, x4, x2, x3)

inst_773:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x03c and fs2 == 0 and fe2 == 0x10 and fm2 == 0x255 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x2b4 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x703c; op2val:0x4255;
op3val:0x76b4; valaddr_reg:x1; val_offset:2214*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 2214*FLEN/8, x4, x2, x3)

inst_774:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x03c and fs2 == 0 and fe2 == 0x10 and fm2 == 0x255 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x2b4 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x703c; op2val:0x4255;
op3val:0x76b4; valaddr_reg:x1; val_offset:2217*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 2217*FLEN/8, x4, x2, x3)

inst_775:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x1d1 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x15f and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3d0 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x71d1; op2val:0x455f;
op3val:0x7bd0; valaddr_reg:x1; val_offset:2220*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 2220*FLEN/8, x4, x2, x3)

inst_776:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x1d1 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x15f and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3d0 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x71d1; op2val:0x455f;
op3val:0x7bd0; valaddr_reg:x1; val_offset:2223*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 2223*FLEN/8, x4, x2, x3)

inst_777:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x1d1 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x15f and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3d0 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x71d1; op2val:0x455f;
op3val:0x7bd0; valaddr_reg:x1; val_offset:2226*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 2226*FLEN/8, x4, x2, x3)

inst_778:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x1d1 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x15f and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3d0 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x71d1; op2val:0x455f;
op3val:0x7bd0; valaddr_reg:x1; val_offset:2229*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 2229*FLEN/8, x4, x2, x3)

inst_779:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x1d1 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x15f and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3d0 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x71d1; op2val:0x455f;
op3val:0x7bd0; valaddr_reg:x1; val_offset:2232*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 2232*FLEN/8, x4, x2, x3)

inst_780:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x223 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x22f and fs3 == 0 and fe3 == 0x1e and fm3 == 0x0bf and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7623; op2val:0x3e2f;
op3val:0x78bf; valaddr_reg:x1; val_offset:2235*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 2235*FLEN/8, x4, x2, x3)

inst_781:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x223 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x22f and fs3 == 0 and fe3 == 0x1e and fm3 == 0x0bf and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7623; op2val:0x3e2f;
op3val:0x78bf; valaddr_reg:x1; val_offset:2238*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 2238*FLEN/8, x4, x2, x3)

inst_782:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x223 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x22f and fs3 == 0 and fe3 == 0x1e and fm3 == 0x0bf and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7623; op2val:0x3e2f;
op3val:0x78bf; valaddr_reg:x1; val_offset:2241*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 2241*FLEN/8, x4, x2, x3)

inst_783:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x223 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x22f and fs3 == 0 and fe3 == 0x1e and fm3 == 0x0bf and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7623; op2val:0x3e2f;
op3val:0x78bf; valaddr_reg:x1; val_offset:2244*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 2244*FLEN/8, x4, x2, x3)

inst_784:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x223 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x22f and fs3 == 0 and fe3 == 0x1e and fm3 == 0x0bf and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7623; op2val:0x3e2f;
op3val:0x78bf; valaddr_reg:x1; val_offset:2247*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 2247*FLEN/8, x4, x2, x3)

inst_785:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x081 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x073 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x103 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7881; op2val:0x3c73;
op3val:0x7903; valaddr_reg:x1; val_offset:2250*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 2250*FLEN/8, x4, x2, x3)

inst_786:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x081 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x073 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x103 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7881; op2val:0x3c73;
op3val:0x7903; valaddr_reg:x1; val_offset:2253*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 2253*FLEN/8, x4, x2, x3)

inst_787:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x081 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x073 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x103 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7881; op2val:0x3c73;
op3val:0x7903; valaddr_reg:x1; val_offset:2256*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 2256*FLEN/8, x4, x2, x3)

inst_788:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x081 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x073 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x103 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7881; op2val:0x3c73;
op3val:0x7903; valaddr_reg:x1; val_offset:2259*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 2259*FLEN/8, x4, x2, x3)

inst_789:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x081 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x073 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x103 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7881; op2val:0x3c73;
op3val:0x7903; valaddr_reg:x1; val_offset:2262*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 2262*FLEN/8, x4, x2, x3)

inst_790:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x3ae and fs2 == 0 and fe2 == 0x0e and fm2 == 0x07f and fs3 == 0 and fe3 == 0x1d and fm3 == 0x052 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x77ae; op2val:0x387f;
op3val:0x7452; valaddr_reg:x1; val_offset:2265*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 2265*FLEN/8, x4, x2, x3)

inst_791:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x3ae and fs2 == 0 and fe2 == 0x0e and fm2 == 0x07f and fs3 == 0 and fe3 == 0x1d and fm3 == 0x052 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x77ae; op2val:0x387f;
op3val:0x7452; valaddr_reg:x1; val_offset:2268*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 2268*FLEN/8, x4, x2, x3)

inst_792:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x3ae and fs2 == 0 and fe2 == 0x0e and fm2 == 0x07f and fs3 == 0 and fe3 == 0x1d and fm3 == 0x052 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x77ae; op2val:0x387f;
op3val:0x7452; valaddr_reg:x1; val_offset:2271*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 2271*FLEN/8, x4, x2, x3)

inst_793:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x3ae and fs2 == 0 and fe2 == 0x0e and fm2 == 0x07f and fs3 == 0 and fe3 == 0x1d and fm3 == 0x052 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x77ae; op2val:0x387f;
op3val:0x7452; valaddr_reg:x1; val_offset:2274*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 2274*FLEN/8, x4, x2, x3)

inst_794:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x3ae and fs2 == 0 and fe2 == 0x0e and fm2 == 0x07f and fs3 == 0 and fe3 == 0x1d and fm3 == 0x052 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x77ae; op2val:0x387f;
op3val:0x7452; valaddr_reg:x1; val_offset:2277*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 2277*FLEN/8, x4, x2, x3)

inst_795:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x060 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x27e and fs3 == 0 and fe3 == 0x1e and fm3 == 0x319 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7060; op2val:0x467e;
op3val:0x7b19; valaddr_reg:x1; val_offset:2280*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 2280*FLEN/8, x4, x2, x3)
RVTEST_SIGBASE(x2,signature_x2_6)

inst_796:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x060 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x27e and fs3 == 0 and fe3 == 0x1e and fm3 == 0x319 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7060; op2val:0x467e;
op3val:0x7b19; valaddr_reg:x1; val_offset:2283*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 2283*FLEN/8, x4, x2, x3)

inst_797:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x060 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x27e and fs3 == 0 and fe3 == 0x1e and fm3 == 0x319 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7060; op2val:0x467e;
op3val:0x7b19; valaddr_reg:x1; val_offset:2286*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 2286*FLEN/8, x4, x2, x3)

inst_798:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x060 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x27e and fs3 == 0 and fe3 == 0x1e and fm3 == 0x319 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7060; op2val:0x467e;
op3val:0x7b19; valaddr_reg:x1; val_offset:2289*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 2289*FLEN/8, x4, x2, x3)

inst_799:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x060 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x27e and fs3 == 0 and fe3 == 0x1e and fm3 == 0x319 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7060; op2val:0x467e;
op3val:0x7b19; valaddr_reg:x1; val_offset:2292*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 2292*FLEN/8, x4, x2, x3)

inst_800:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x228 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x0a8 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x32b and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7228; op2val:0x40a8;
op3val:0x772b; valaddr_reg:x1; val_offset:2295*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 2295*FLEN/8, x4, x2, x3)

inst_801:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x228 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x0a8 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x32b and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7228; op2val:0x40a8;
op3val:0x772b; valaddr_reg:x1; val_offset:2298*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 2298*FLEN/8, x4, x2, x3)

inst_802:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x228 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x0a8 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x32b and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7228; op2val:0x40a8;
op3val:0x772b; valaddr_reg:x1; val_offset:2301*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 2301*FLEN/8, x4, x2, x3)

inst_803:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x228 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x0a8 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x32b and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7228; op2val:0x40a8;
op3val:0x772b; valaddr_reg:x1; val_offset:2304*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 2304*FLEN/8, x4, x2, x3)

inst_804:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x228 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x0a8 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x32b and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7228; op2val:0x40a8;
op3val:0x772b; valaddr_reg:x1; val_offset:2307*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 2307*FLEN/8, x4, x2, x3)

inst_805:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x276 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x1b3 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x09b and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a76; op2val:0x39b3;
op3val:0x789b; valaddr_reg:x1; val_offset:2310*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 2310*FLEN/8, x4, x2, x3)

inst_806:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x276 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x1b3 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x09b and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a76; op2val:0x39b3;
op3val:0x789b; valaddr_reg:x1; val_offset:2313*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 2313*FLEN/8, x4, x2, x3)

inst_807:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x276 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x1b3 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x09b and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a76; op2val:0x39b3;
op3val:0x789b; valaddr_reg:x1; val_offset:2316*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 2316*FLEN/8, x4, x2, x3)

inst_808:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x276 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x1b3 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x09b and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a76; op2val:0x39b3;
op3val:0x789b; valaddr_reg:x1; val_offset:2319*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 2319*FLEN/8, x4, x2, x3)

inst_809:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x276 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x1b3 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x09b and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a76; op2val:0x39b3;
op3val:0x789b; valaddr_reg:x1; val_offset:2322*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 2322*FLEN/8, x4, x2, x3)

inst_810:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x394 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x2d4 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x279 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b94; op2val:0x3ad4;
op3val:0x7a79; valaddr_reg:x1; val_offset:2325*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 2325*FLEN/8, x4, x2, x3)

inst_811:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x394 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x2d4 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x279 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b94; op2val:0x3ad4;
op3val:0x7a79; valaddr_reg:x1; val_offset:2328*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 2328*FLEN/8, x4, x2, x3)

inst_812:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x394 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x2d4 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x279 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b94; op2val:0x3ad4;
op3val:0x7a79; valaddr_reg:x1; val_offset:2331*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 2331*FLEN/8, x4, x2, x3)

inst_813:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x394 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x2d4 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x279 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b94; op2val:0x3ad4;
op3val:0x7a79; valaddr_reg:x1; val_offset:2334*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 2334*FLEN/8, x4, x2, x3)

inst_814:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x394 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x2d4 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x279 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b94; op2val:0x3ad4;
op3val:0x7a79; valaddr_reg:x1; val_offset:2337*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 2337*FLEN/8, x4, x2, x3)

inst_815:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x01b and fs2 == 0 and fe2 == 0x0c and fm2 == 0x378 and fs3 == 0 and fe3 == 0x1b and fm3 == 0x3ab and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x781b; op2val:0x3378;
op3val:0x6fab; valaddr_reg:x1; val_offset:2340*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 2340*FLEN/8, x4, x2, x3)

inst_816:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x01b and fs2 == 0 and fe2 == 0x0c and fm2 == 0x378 and fs3 == 0 and fe3 == 0x1b and fm3 == 0x3ab and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x781b; op2val:0x3378;
op3val:0x6fab; valaddr_reg:x1; val_offset:2343*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 2343*FLEN/8, x4, x2, x3)

inst_817:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x01b and fs2 == 0 and fe2 == 0x0c and fm2 == 0x378 and fs3 == 0 and fe3 == 0x1b and fm3 == 0x3ab and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x781b; op2val:0x3378;
op3val:0x6fab; valaddr_reg:x1; val_offset:2346*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 2346*FLEN/8, x4, x2, x3)

inst_818:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x01b and fs2 == 0 and fe2 == 0x0c and fm2 == 0x378 and fs3 == 0 and fe3 == 0x1b and fm3 == 0x3ab and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x781b; op2val:0x3378;
op3val:0x6fab; valaddr_reg:x1; val_offset:2349*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 2349*FLEN/8, x4, x2, x3)

inst_819:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x01b and fs2 == 0 and fe2 == 0x0c and fm2 == 0x378 and fs3 == 0 and fe3 == 0x1b and fm3 == 0x3ab and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x781b; op2val:0x3378;
op3val:0x6fab; valaddr_reg:x1; val_offset:2352*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 2352*FLEN/8, x4, x2, x3)

inst_820:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0bd and fs2 == 0 and fe2 == 0x0e and fm2 == 0x264 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x393 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x78bd; op2val:0x3a64;
op3val:0x7793; valaddr_reg:x1; val_offset:2355*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 2355*FLEN/8, x4, x2, x3)

inst_821:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0bd and fs2 == 0 and fe2 == 0x0e and fm2 == 0x264 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x393 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x78bd; op2val:0x3a64;
op3val:0x7793; valaddr_reg:x1; val_offset:2358*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 2358*FLEN/8, x4, x2, x3)

inst_822:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0bd and fs2 == 0 and fe2 == 0x0e and fm2 == 0x264 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x393 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x78bd; op2val:0x3a64;
op3val:0x7793; valaddr_reg:x1; val_offset:2361*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 2361*FLEN/8, x4, x2, x3)

inst_823:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0bd and fs2 == 0 and fe2 == 0x0e and fm2 == 0x264 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x393 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x78bd; op2val:0x3a64;
op3val:0x7793; valaddr_reg:x1; val_offset:2364*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 2364*FLEN/8, x4, x2, x3)

inst_824:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0bd and fs2 == 0 and fe2 == 0x0e and fm2 == 0x264 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x393 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x78bd; op2val:0x3a64;
op3val:0x7793; valaddr_reg:x1; val_offset:2367*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 2367*FLEN/8, x4, x2, x3)

inst_825:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2e4 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x0ed and fs3 == 0 and fe3 == 0x1e and fm3 == 0x03e and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ae4; op2val:0x38ed;
op3val:0x783e; valaddr_reg:x1; val_offset:2370*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 2370*FLEN/8, x4, x2, x3)

inst_826:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2e4 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x0ed and fs3 == 0 and fe3 == 0x1e and fm3 == 0x03e and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ae4; op2val:0x38ed;
op3val:0x783e; valaddr_reg:x1; val_offset:2373*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 2373*FLEN/8, x4, x2, x3)

inst_827:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2e4 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x0ed and fs3 == 0 and fe3 == 0x1e and fm3 == 0x03e and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ae4; op2val:0x38ed;
op3val:0x783e; valaddr_reg:x1; val_offset:2376*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 2376*FLEN/8, x4, x2, x3)

inst_828:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2e4 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x0ed and fs3 == 0 and fe3 == 0x1e and fm3 == 0x03e and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ae4; op2val:0x38ed;
op3val:0x783e; valaddr_reg:x1; val_offset:2379*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 2379*FLEN/8, x4, x2, x3)

inst_829:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2e4 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x0ed and fs3 == 0 and fe3 == 0x1e and fm3 == 0x03e and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ae4; op2val:0x38ed;
op3val:0x783e; valaddr_reg:x1; val_offset:2382*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 2382*FLEN/8, x4, x2, x3)

inst_830:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x18d and fs2 == 0 and fe2 == 0x0f and fm2 == 0x0ad and fs3 == 0 and fe3 == 0x1e and fm3 == 0x27d and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x798d; op2val:0x3cad;
op3val:0x7a7d; valaddr_reg:x1; val_offset:2385*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 2385*FLEN/8, x4, x2, x3)

inst_831:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x18d and fs2 == 0 and fe2 == 0x0f and fm2 == 0x0ad and fs3 == 0 and fe3 == 0x1e and fm3 == 0x27d and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x798d; op2val:0x3cad;
op3val:0x7a7d; valaddr_reg:x1; val_offset:2388*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 2388*FLEN/8, x4, x2, x3)

inst_832:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x18d and fs2 == 0 and fe2 == 0x0f and fm2 == 0x0ad and fs3 == 0 and fe3 == 0x1e and fm3 == 0x27d and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x798d; op2val:0x3cad;
op3val:0x7a7d; valaddr_reg:x1; val_offset:2391*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 2391*FLEN/8, x4, x2, x3)

inst_833:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x18d and fs2 == 0 and fe2 == 0x0f and fm2 == 0x0ad and fs3 == 0 and fe3 == 0x1e and fm3 == 0x27d and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x798d; op2val:0x3cad;
op3val:0x7a7d; valaddr_reg:x1; val_offset:2394*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 2394*FLEN/8, x4, x2, x3)

inst_834:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x18d and fs2 == 0 and fe2 == 0x0f and fm2 == 0x0ad and fs3 == 0 and fe3 == 0x1e and fm3 == 0x27d and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x798d; op2val:0x3cad;
op3val:0x7a7d; valaddr_reg:x1; val_offset:2397*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 2397*FLEN/8, x4, x2, x3)

inst_835:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x386 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x328 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x2bb and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7786; op2val:0x3f28;
op3val:0x7abb; valaddr_reg:x1; val_offset:2400*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 2400*FLEN/8, x4, x2, x3)

inst_836:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x386 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x328 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x2bb and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7786; op2val:0x3f28;
op3val:0x7abb; valaddr_reg:x1; val_offset:2403*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 2403*FLEN/8, x4, x2, x3)

inst_837:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x386 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x328 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x2bb and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7786; op2val:0x3f28;
op3val:0x7abb; valaddr_reg:x1; val_offset:2406*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 2406*FLEN/8, x4, x2, x3)

inst_838:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x386 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x328 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x2bb and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7786; op2val:0x3f28;
op3val:0x7abb; valaddr_reg:x1; val_offset:2409*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 2409*FLEN/8, x4, x2, x3)

inst_839:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x386 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x328 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x2bb and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7786; op2val:0x3f28;
op3val:0x7abb; valaddr_reg:x1; val_offset:2412*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 2412*FLEN/8, x4, x2, x3)

inst_840:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x330 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x175 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x0ef and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b30; op2val:0x3175;
op3val:0x70ef; valaddr_reg:x1; val_offset:2415*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 2415*FLEN/8, x4, x2, x3)

inst_841:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x330 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x175 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x0ef and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b30; op2val:0x3175;
op3val:0x70ef; valaddr_reg:x1; val_offset:2418*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 2418*FLEN/8, x4, x2, x3)

inst_842:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x330 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x175 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x0ef and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b30; op2val:0x3175;
op3val:0x70ef; valaddr_reg:x1; val_offset:2421*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 2421*FLEN/8, x4, x2, x3)

inst_843:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x330 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x175 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x0ef and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b30; op2val:0x3175;
op3val:0x70ef; valaddr_reg:x1; val_offset:2424*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 2424*FLEN/8, x4, x2, x3)

inst_844:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x330 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x175 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x0ef and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b30; op2val:0x3175;
op3val:0x70ef; valaddr_reg:x1; val_offset:2427*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 2427*FLEN/8, x4, x2, x3)

inst_845:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x359 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x38f and fs3 == 0 and fe3 == 0x1e and fm3 == 0x2f4 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b59; op2val:0x3b8f;
op3val:0x7af4; valaddr_reg:x1; val_offset:2430*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 2430*FLEN/8, x4, x2, x3)

inst_846:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x359 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x38f and fs3 == 0 and fe3 == 0x1e and fm3 == 0x2f4 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b59; op2val:0x3b8f;
op3val:0x7af4; valaddr_reg:x1; val_offset:2433*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 2433*FLEN/8, x4, x2, x3)

inst_847:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x359 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x38f and fs3 == 0 and fe3 == 0x1e and fm3 == 0x2f4 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b59; op2val:0x3b8f;
op3val:0x7af4; valaddr_reg:x1; val_offset:2436*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 2436*FLEN/8, x4, x2, x3)

inst_848:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x359 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x38f and fs3 == 0 and fe3 == 0x1e and fm3 == 0x2f4 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b59; op2val:0x3b8f;
op3val:0x7af4; valaddr_reg:x1; val_offset:2439*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 2439*FLEN/8, x4, x2, x3)

inst_849:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x359 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x38f and fs3 == 0 and fe3 == 0x1e and fm3 == 0x2f4 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b59; op2val:0x3b8f;
op3val:0x7af4; valaddr_reg:x1; val_offset:2442*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 2442*FLEN/8, x4, x2, x3)

inst_850:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2d6 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x24d and fs3 == 0 and fe3 == 0x1d and fm3 == 0x166 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ad6; op2val:0x364d;
op3val:0x7566; valaddr_reg:x1; val_offset:2445*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 2445*FLEN/8, x4, x2, x3)

inst_851:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2d6 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x24d and fs3 == 0 and fe3 == 0x1d and fm3 == 0x166 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ad6; op2val:0x364d;
op3val:0x7566; valaddr_reg:x1; val_offset:2448*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 2448*FLEN/8, x4, x2, x3)

inst_852:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2d6 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x24d and fs3 == 0 and fe3 == 0x1d and fm3 == 0x166 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ad6; op2val:0x364d;
op3val:0x7566; valaddr_reg:x1; val_offset:2451*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 2451*FLEN/8, x4, x2, x3)

inst_853:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2d6 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x24d and fs3 == 0 and fe3 == 0x1d and fm3 == 0x166 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ad6; op2val:0x364d;
op3val:0x7566; valaddr_reg:x1; val_offset:2454*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 2454*FLEN/8, x4, x2, x3)

inst_854:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2d6 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x24d and fs3 == 0 and fe3 == 0x1d and fm3 == 0x166 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ad6; op2val:0x364d;
op3val:0x7566; valaddr_reg:x1; val_offset:2457*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 2457*FLEN/8, x4, x2, x3)

inst_855:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x007 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x030 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x03f and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7407; op2val:0x3830;
op3val:0x703f; valaddr_reg:x1; val_offset:2460*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 2460*FLEN/8, x4, x2, x3)

inst_856:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x007 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x030 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x03f and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7407; op2val:0x3830;
op3val:0x703f; valaddr_reg:x1; val_offset:2463*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 2463*FLEN/8, x4, x2, x3)

inst_857:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x007 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x030 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x03f and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7407; op2val:0x3830;
op3val:0x703f; valaddr_reg:x1; val_offset:2466*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 2466*FLEN/8, x4, x2, x3)

inst_858:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x007 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x030 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x03f and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7407; op2val:0x3830;
op3val:0x703f; valaddr_reg:x1; val_offset:2469*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 2469*FLEN/8, x4, x2, x3)

inst_859:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x007 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x030 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x03f and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7407; op2val:0x3830;
op3val:0x703f; valaddr_reg:x1; val_offset:2472*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 2472*FLEN/8, x4, x2, x3)

inst_860:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1ee and fs2 == 0 and fe2 == 0x10 and fm2 == 0x09a and fs3 == 0 and fe3 == 0x1e and fm3 == 0x2d6 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x75ee; op2val:0x409a;
op3val:0x7ad6; valaddr_reg:x1; val_offset:2475*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 2475*FLEN/8, x4, x2, x3)

inst_861:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1ee and fs2 == 0 and fe2 == 0x10 and fm2 == 0x09a and fs3 == 0 and fe3 == 0x1e and fm3 == 0x2d6 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x75ee; op2val:0x409a;
op3val:0x7ad6; valaddr_reg:x1; val_offset:2478*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 2478*FLEN/8, x4, x2, x3)

inst_862:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1ee and fs2 == 0 and fe2 == 0x10 and fm2 == 0x09a and fs3 == 0 and fe3 == 0x1e and fm3 == 0x2d6 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x75ee; op2val:0x409a;
op3val:0x7ad6; valaddr_reg:x1; val_offset:2481*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 2481*FLEN/8, x4, x2, x3)

inst_863:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1ee and fs2 == 0 and fe2 == 0x10 and fm2 == 0x09a and fs3 == 0 and fe3 == 0x1e and fm3 == 0x2d6 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x75ee; op2val:0x409a;
op3val:0x7ad6; valaddr_reg:x1; val_offset:2484*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 2484*FLEN/8, x4, x2, x3)

inst_864:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1ee and fs2 == 0 and fe2 == 0x10 and fm2 == 0x09a and fs3 == 0 and fe3 == 0x1e and fm3 == 0x2d6 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x75ee; op2val:0x409a;
op3val:0x7ad6; valaddr_reg:x1; val_offset:2487*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 2487*FLEN/8, x4, x2, x3)

inst_865:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1cd and fs2 == 0 and fe2 == 0x08 and fm2 == 0x233 and fs3 == 0 and fe3 == 0x17 and fm3 == 0x17f and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x75cd; op2val:0x2233;
op3val:0x5d7f; valaddr_reg:x1; val_offset:2490*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 2490*FLEN/8, x4, x2, x3)

inst_866:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1cd and fs2 == 0 and fe2 == 0x08 and fm2 == 0x233 and fs3 == 0 and fe3 == 0x17 and fm3 == 0x17f and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x75cd; op2val:0x2233;
op3val:0x5d7f; valaddr_reg:x1; val_offset:2493*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 2493*FLEN/8, x4, x2, x3)

inst_867:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1cd and fs2 == 0 and fe2 == 0x08 and fm2 == 0x233 and fs3 == 0 and fe3 == 0x17 and fm3 == 0x17f and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x75cd; op2val:0x2233;
op3val:0x5d7f; valaddr_reg:x1; val_offset:2496*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 2496*FLEN/8, x4, x2, x3)

inst_868:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1cd and fs2 == 0 and fe2 == 0x08 and fm2 == 0x233 and fs3 == 0 and fe3 == 0x17 and fm3 == 0x17f and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x75cd; op2val:0x2233;
op3val:0x5d7f; valaddr_reg:x1; val_offset:2499*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 2499*FLEN/8, x4, x2, x3)

inst_869:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1cd and fs2 == 0 and fe2 == 0x08 and fm2 == 0x233 and fs3 == 0 and fe3 == 0x17 and fm3 == 0x17f and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x75cd; op2val:0x2233;
op3val:0x5d7f; valaddr_reg:x1; val_offset:2502*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 2502*FLEN/8, x4, x2, x3)

inst_870:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x0e0 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x047 and fs3 == 0 and fe3 == 0x1b and fm3 == 0x147 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x74e0; op2val:0x3447;
op3val:0x6d47; valaddr_reg:x1; val_offset:2505*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 2505*FLEN/8, x4, x2, x3)

inst_871:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x0e0 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x047 and fs3 == 0 and fe3 == 0x1b and fm3 == 0x147 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x74e0; op2val:0x3447;
op3val:0x6d47; valaddr_reg:x1; val_offset:2508*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 2508*FLEN/8, x4, x2, x3)

inst_872:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x0e0 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x047 and fs3 == 0 and fe3 == 0x1b and fm3 == 0x147 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x74e0; op2val:0x3447;
op3val:0x6d47; valaddr_reg:x1; val_offset:2511*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 2511*FLEN/8, x4, x2, x3)

inst_873:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x0e0 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x047 and fs3 == 0 and fe3 == 0x1b and fm3 == 0x147 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x74e0; op2val:0x3447;
op3val:0x6d47; valaddr_reg:x1; val_offset:2514*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 2514*FLEN/8, x4, x2, x3)

inst_874:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x0e0 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x047 and fs3 == 0 and fe3 == 0x1b and fm3 == 0x147 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x74e0; op2val:0x3447;
op3val:0x6d47; valaddr_reg:x1; val_offset:2517*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 2517*FLEN/8, x4, x2, x3)

inst_875:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0fa and fs2 == 0 and fe2 == 0x0f and fm2 == 0x0f1 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x224 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x78fa; op2val:0x3cf1;
op3val:0x7a24; valaddr_reg:x1; val_offset:2520*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 2520*FLEN/8, x4, x2, x3)

inst_876:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0fa and fs2 == 0 and fe2 == 0x0f and fm2 == 0x0f1 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x224 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x78fa; op2val:0x3cf1;
op3val:0x7a24; valaddr_reg:x1; val_offset:2523*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 2523*FLEN/8, x4, x2, x3)

inst_877:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0fa and fs2 == 0 and fe2 == 0x0f and fm2 == 0x0f1 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x224 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x78fa; op2val:0x3cf1;
op3val:0x7a24; valaddr_reg:x1; val_offset:2526*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 2526*FLEN/8, x4, x2, x3)

inst_878:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0fa and fs2 == 0 and fe2 == 0x0f and fm2 == 0x0f1 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x224 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x78fa; op2val:0x3cf1;
op3val:0x7a24; valaddr_reg:x1; val_offset:2529*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 2529*FLEN/8, x4, x2, x3)

inst_879:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0fa and fs2 == 0 and fe2 == 0x0f and fm2 == 0x0f1 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x224 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x78fa; op2val:0x3cf1;
op3val:0x7a24; valaddr_reg:x1; val_offset:2532*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 2532*FLEN/8, x4, x2, x3)

inst_880:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x368 and fs2 == 0 and fe2 == 0x0b and fm2 == 0x23b and fs3 == 0 and fe3 == 0x1b and fm3 == 0x1b5 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b68; op2val:0x2e3b;
op3val:0x6db5; valaddr_reg:x1; val_offset:2535*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 2535*FLEN/8, x4, x2, x3)

inst_881:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x368 and fs2 == 0 and fe2 == 0x0b and fm2 == 0x23b and fs3 == 0 and fe3 == 0x1b and fm3 == 0x1b5 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b68; op2val:0x2e3b;
op3val:0x6db5; valaddr_reg:x1; val_offset:2538*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 2538*FLEN/8, x4, x2, x3)

inst_882:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x368 and fs2 == 0 and fe2 == 0x0b and fm2 == 0x23b and fs3 == 0 and fe3 == 0x1b and fm3 == 0x1b5 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b68; op2val:0x2e3b;
op3val:0x6db5; valaddr_reg:x1; val_offset:2541*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 2541*FLEN/8, x4, x2, x3)

inst_883:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x368 and fs2 == 0 and fe2 == 0x0b and fm2 == 0x23b and fs3 == 0 and fe3 == 0x1b and fm3 == 0x1b5 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b68; op2val:0x2e3b;
op3val:0x6db5; valaddr_reg:x1; val_offset:2544*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 2544*FLEN/8, x4, x2, x3)

inst_884:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x368 and fs2 == 0 and fe2 == 0x0b and fm2 == 0x23b and fs3 == 0 and fe3 == 0x1b and fm3 == 0x1b5 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b68; op2val:0x2e3b;
op3val:0x6db5; valaddr_reg:x1; val_offset:2547*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 2547*FLEN/8, x4, x2, x3)

inst_885:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x215 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x155 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x006 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7615; op2val:0x3555;
op3val:0x7006; valaddr_reg:x1; val_offset:2550*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 2550*FLEN/8, x4, x2, x3)

inst_886:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x215 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x155 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x006 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7615; op2val:0x3555;
op3val:0x7006; valaddr_reg:x1; val_offset:2553*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 2553*FLEN/8, x4, x2, x3)

inst_887:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x215 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x155 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x006 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7615; op2val:0x3555;
op3val:0x7006; valaddr_reg:x1; val_offset:2556*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 2556*FLEN/8, x4, x2, x3)

inst_888:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x215 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x155 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x006 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7615; op2val:0x3555;
op3val:0x7006; valaddr_reg:x1; val_offset:2559*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 2559*FLEN/8, x4, x2, x3)

inst_889:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x215 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x155 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x006 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7615; op2val:0x3555;
op3val:0x7006; valaddr_reg:x1; val_offset:2562*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 2562*FLEN/8, x4, x2, x3)

inst_890:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x347 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x35c and fs3 == 0 and fe3 == 0x1e and fm3 == 0x2b1 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b47; op2val:0x3b5c;
op3val:0x7ab1; valaddr_reg:x1; val_offset:2565*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 2565*FLEN/8, x4, x2, x3)

inst_891:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x347 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x35c and fs3 == 0 and fe3 == 0x1e and fm3 == 0x2b1 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b47; op2val:0x3b5c;
op3val:0x7ab1; valaddr_reg:x1; val_offset:2568*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 2568*FLEN/8, x4, x2, x3)

inst_892:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x347 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x35c and fs3 == 0 and fe3 == 0x1e and fm3 == 0x2b1 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b47; op2val:0x3b5c;
op3val:0x7ab1; valaddr_reg:x1; val_offset:2571*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 2571*FLEN/8, x4, x2, x3)

inst_893:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x347 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x35c and fs3 == 0 and fe3 == 0x1e and fm3 == 0x2b1 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b47; op2val:0x3b5c;
op3val:0x7ab1; valaddr_reg:x1; val_offset:2574*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 2574*FLEN/8, x4, x2, x3)

inst_894:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x347 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x35c and fs3 == 0 and fe3 == 0x1e and fm3 == 0x2b1 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b47; op2val:0x3b5c;
op3val:0x7ab1; valaddr_reg:x1; val_offset:2577*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 2577*FLEN/8, x4, x2, x3)

inst_895:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x028 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x359 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3a0 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7828; op2val:0x3f59;
op3val:0x7ba0; valaddr_reg:x1; val_offset:2580*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 2580*FLEN/8, x4, x2, x3)

inst_896:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x028 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x359 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3a0 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7828; op2val:0x3f59;
op3val:0x7ba0; valaddr_reg:x1; val_offset:2583*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 2583*FLEN/8, x4, x2, x3)

inst_897:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x028 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x359 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3a0 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7828; op2val:0x3f59;
op3val:0x7ba0; valaddr_reg:x1; val_offset:2586*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 2586*FLEN/8, x4, x2, x3)

inst_898:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x028 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x359 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3a0 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7828; op2val:0x3f59;
op3val:0x7ba0; valaddr_reg:x1; val_offset:2589*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 2589*FLEN/8, x4, x2, x3)

inst_899:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x028 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x359 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3a0 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7828; op2val:0x3f59;
op3val:0x7ba0; valaddr_reg:x1; val_offset:2592*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 2592*FLEN/8, x4, x2, x3)

inst_900:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x029 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x1fa and fs3 == 0 and fe3 == 0x1e and fm3 == 0x235 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7829; op2val:0x3dfa;
op3val:0x7a35; valaddr_reg:x1; val_offset:2595*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 2595*FLEN/8, x4, x2, x3)

inst_901:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x029 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x1fa and fs3 == 0 and fe3 == 0x1e and fm3 == 0x235 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7829; op2val:0x3dfa;
op3val:0x7a35; valaddr_reg:x1; val_offset:2598*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 2598*FLEN/8, x4, x2, x3)

inst_902:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x029 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x1fa and fs3 == 0 and fe3 == 0x1e and fm3 == 0x235 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7829; op2val:0x3dfa;
op3val:0x7a35; valaddr_reg:x1; val_offset:2601*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 2601*FLEN/8, x4, x2, x3)

inst_903:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x029 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x1fa and fs3 == 0 and fe3 == 0x1e and fm3 == 0x235 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7829; op2val:0x3dfa;
op3val:0x7a35; valaddr_reg:x1; val_offset:2604*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 2604*FLEN/8, x4, x2, x3)

inst_904:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x029 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x1fa and fs3 == 0 and fe3 == 0x1e and fm3 == 0x235 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7829; op2val:0x3dfa;
op3val:0x7a35; valaddr_reg:x1; val_offset:2607*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 2607*FLEN/8, x4, x2, x3)

inst_905:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x3ce and fs2 == 0 and fe2 == 0x0e and fm2 == 0x1fc and fs3 == 0 and fe3 == 0x1d and fm3 == 0x1d3 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x77ce; op2val:0x39fc;
op3val:0x75d3; valaddr_reg:x1; val_offset:2610*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 2610*FLEN/8, x4, x2, x3)

inst_906:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x3ce and fs2 == 0 and fe2 == 0x0e and fm2 == 0x1fc and fs3 == 0 and fe3 == 0x1d and fm3 == 0x1d3 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x77ce; op2val:0x39fc;
op3val:0x75d3; valaddr_reg:x1; val_offset:2613*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 2613*FLEN/8, x4, x2, x3)

inst_907:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x3ce and fs2 == 0 and fe2 == 0x0e and fm2 == 0x1fc and fs3 == 0 and fe3 == 0x1d and fm3 == 0x1d3 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x77ce; op2val:0x39fc;
op3val:0x75d3; valaddr_reg:x1; val_offset:2616*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 2616*FLEN/8, x4, x2, x3)

inst_908:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x3ce and fs2 == 0 and fe2 == 0x0e and fm2 == 0x1fc and fs3 == 0 and fe3 == 0x1d and fm3 == 0x1d3 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x77ce; op2val:0x39fc;
op3val:0x75d3; valaddr_reg:x1; val_offset:2619*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 2619*FLEN/8, x4, x2, x3)

inst_909:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x3ce and fs2 == 0 and fe2 == 0x0e and fm2 == 0x1fc and fs3 == 0 and fe3 == 0x1d and fm3 == 0x1d3 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x77ce; op2val:0x39fc;
op3val:0x75d3; valaddr_reg:x1; val_offset:2622*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 2622*FLEN/8, x4, x2, x3)

inst_910:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3f3 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x2c7 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x2ba and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7bf3; op2val:0x3ac7;
op3val:0x7aba; valaddr_reg:x1; val_offset:2625*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 2625*FLEN/8, x4, x2, x3)

inst_911:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3f3 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x2c7 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x2ba and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7bf3; op2val:0x3ac7;
op3val:0x7aba; valaddr_reg:x1; val_offset:2628*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 2628*FLEN/8, x4, x2, x3)

inst_912:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3f3 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x2c7 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x2ba and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7bf3; op2val:0x3ac7;
op3val:0x7aba; valaddr_reg:x1; val_offset:2631*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 2631*FLEN/8, x4, x2, x3)

inst_913:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3f3 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x2c7 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x2ba and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7bf3; op2val:0x3ac7;
op3val:0x7aba; valaddr_reg:x1; val_offset:2634*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 2634*FLEN/8, x4, x2, x3)

inst_914:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3f3 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x2c7 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x2ba and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7bf3; op2val:0x3ac7;
op3val:0x7aba; valaddr_reg:x1; val_offset:2637*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 2637*FLEN/8, x4, x2, x3)

inst_915:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0bb and fs2 == 0 and fe2 == 0x0f and fm2 == 0x1de and fs3 == 0 and fe3 == 0x1e and fm3 == 0x2ef and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x78bb; op2val:0x3dde;
op3val:0x7aef; valaddr_reg:x1; val_offset:2640*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 2640*FLEN/8, x4, x2, x3)

inst_916:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0bb and fs2 == 0 and fe2 == 0x0f and fm2 == 0x1de and fs3 == 0 and fe3 == 0x1e and fm3 == 0x2ef and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x78bb; op2val:0x3dde;
op3val:0x7aef; valaddr_reg:x1; val_offset:2643*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 2643*FLEN/8, x4, x2, x3)

inst_917:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0bb and fs2 == 0 and fe2 == 0x0f and fm2 == 0x1de and fs3 == 0 and fe3 == 0x1e and fm3 == 0x2ef and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x78bb; op2val:0x3dde;
op3val:0x7aef; valaddr_reg:x1; val_offset:2646*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 2646*FLEN/8, x4, x2, x3)

inst_918:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0bb and fs2 == 0 and fe2 == 0x0f and fm2 == 0x1de and fs3 == 0 and fe3 == 0x1e and fm3 == 0x2ef and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x78bb; op2val:0x3dde;
op3val:0x7aef; valaddr_reg:x1; val_offset:2649*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 2649*FLEN/8, x4, x2, x3)

inst_919:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0bb and fs2 == 0 and fe2 == 0x0f and fm2 == 0x1de and fs3 == 0 and fe3 == 0x1e and fm3 == 0x2ef and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x78bb; op2val:0x3dde;
op3val:0x7aef; valaddr_reg:x1; val_offset:2652*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 2652*FLEN/8, x4, x2, x3)

inst_920:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x131 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x0eb and fs3 == 0 and fe3 == 0x1e and fm3 == 0x261 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7931; op2val:0x3ceb;
op3val:0x7a61; valaddr_reg:x1; val_offset:2655*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 2655*FLEN/8, x4, x2, x3)

inst_921:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x131 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x0eb and fs3 == 0 and fe3 == 0x1e and fm3 == 0x261 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7931; op2val:0x3ceb;
op3val:0x7a61; valaddr_reg:x1; val_offset:2658*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 2658*FLEN/8, x4, x2, x3)

inst_922:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x131 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x0eb and fs3 == 0 and fe3 == 0x1e and fm3 == 0x261 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7931; op2val:0x3ceb;
op3val:0x7a61; valaddr_reg:x1; val_offset:2661*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 2661*FLEN/8, x4, x2, x3)

inst_923:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x131 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x0eb and fs3 == 0 and fe3 == 0x1e and fm3 == 0x261 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7931; op2val:0x3ceb;
op3val:0x7a61; valaddr_reg:x1; val_offset:2664*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 2664*FLEN/8, x4, x2, x3)
RVTEST_SIGBASE(x2,signature_x2_7)

inst_924:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x131 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x0eb and fs3 == 0 and fe3 == 0x1e and fm3 == 0x261 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7931; op2val:0x3ceb;
op3val:0x7a61; valaddr_reg:x1; val_offset:2667*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 2667*FLEN/8, x4, x2, x3)

inst_925:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x044 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x3f0 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x034 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6c44; op2val:0x3ff0;
op3val:0x7034; valaddr_reg:x1; val_offset:2670*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 2670*FLEN/8, x4, x2, x3)

inst_926:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x044 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x3f0 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x034 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6c44; op2val:0x3ff0;
op3val:0x7034; valaddr_reg:x1; val_offset:2673*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 2673*FLEN/8, x4, x2, x3)

inst_927:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x044 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x3f0 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x034 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6c44; op2val:0x3ff0;
op3val:0x7034; valaddr_reg:x1; val_offset:2676*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 2676*FLEN/8, x4, x2, x3)

inst_928:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x044 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x3f0 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x034 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6c44; op2val:0x3ff0;
op3val:0x7034; valaddr_reg:x1; val_offset:2679*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 2679*FLEN/8, x4, x2, x3)

inst_929:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x044 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x3f0 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x034 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6c44; op2val:0x3ff0;
op3val:0x7034; valaddr_reg:x1; val_offset:2682*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 2682*FLEN/8, x4, x2, x3)

inst_930:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x2ff and fs2 == 0 and fe2 == 0x11 and fm2 == 0x185 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x0d2 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6eff; op2val:0x4585;
op3val:0x78d2; valaddr_reg:x1; val_offset:2685*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 2685*FLEN/8, x4, x2, x3)

inst_931:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x2ff and fs2 == 0 and fe2 == 0x11 and fm2 == 0x185 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x0d2 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6eff; op2val:0x4585;
op3val:0x78d2; valaddr_reg:x1; val_offset:2688*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 2688*FLEN/8, x4, x2, x3)

inst_932:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x2ff and fs2 == 0 and fe2 == 0x11 and fm2 == 0x185 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x0d2 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6eff; op2val:0x4585;
op3val:0x78d2; valaddr_reg:x1; val_offset:2691*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 2691*FLEN/8, x4, x2, x3)

inst_933:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x2ff and fs2 == 0 and fe2 == 0x11 and fm2 == 0x185 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x0d2 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6eff; op2val:0x4585;
op3val:0x78d2; valaddr_reg:x1; val_offset:2694*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 2694*FLEN/8, x4, x2, x3)

inst_934:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x2ff and fs2 == 0 and fe2 == 0x11 and fm2 == 0x185 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x0d2 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6eff; op2val:0x4585;
op3val:0x78d2; valaddr_reg:x1; val_offset:2697*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 2697*FLEN/8, x4, x2, x3)

inst_935:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1c1 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x2f1 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x0f6 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x79c1; op2val:0x32f1;
op3val:0x70f6; valaddr_reg:x1; val_offset:2700*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 2700*FLEN/8, x4, x2, x3)

inst_936:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1c1 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x2f1 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x0f6 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x79c1; op2val:0x32f1;
op3val:0x70f6; valaddr_reg:x1; val_offset:2703*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 2703*FLEN/8, x4, x2, x3)

inst_937:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1c1 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x2f1 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x0f6 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x79c1; op2val:0x32f1;
op3val:0x70f6; valaddr_reg:x1; val_offset:2706*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 2706*FLEN/8, x4, x2, x3)

inst_938:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1c1 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x2f1 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x0f6 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x79c1; op2val:0x32f1;
op3val:0x70f6; valaddr_reg:x1; val_offset:2709*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 2709*FLEN/8, x4, x2, x3)

inst_939:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1c1 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x2f1 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x0f6 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x79c1; op2val:0x32f1;
op3val:0x70f6; valaddr_reg:x1; val_offset:2712*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 2712*FLEN/8, x4, x2, x3)

inst_940:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x00a and fs2 == 0 and fe2 == 0x0c and fm2 == 0x342 and fs3 == 0 and fe3 == 0x1b and fm3 == 0x344 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x780a; op2val:0x3342;
op3val:0x6f44; valaddr_reg:x1; val_offset:2715*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 2715*FLEN/8, x4, x2, x3)

inst_941:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x00a and fs2 == 0 and fe2 == 0x0c and fm2 == 0x342 and fs3 == 0 and fe3 == 0x1b and fm3 == 0x344 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x780a; op2val:0x3342;
op3val:0x6f44; valaddr_reg:x1; val_offset:2718*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 2718*FLEN/8, x4, x2, x3)

inst_942:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x00a and fs2 == 0 and fe2 == 0x0c and fm2 == 0x342 and fs3 == 0 and fe3 == 0x1b and fm3 == 0x344 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x780a; op2val:0x3342;
op3val:0x6f44; valaddr_reg:x1; val_offset:2721*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 2721*FLEN/8, x4, x2, x3)

inst_943:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x00a and fs2 == 0 and fe2 == 0x0c and fm2 == 0x342 and fs3 == 0 and fe3 == 0x1b and fm3 == 0x344 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x780a; op2val:0x3342;
op3val:0x6f44; valaddr_reg:x1; val_offset:2724*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 2724*FLEN/8, x4, x2, x3)

inst_944:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x00a and fs2 == 0 and fe2 == 0x0c and fm2 == 0x342 and fs3 == 0 and fe3 == 0x1b and fm3 == 0x344 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x780a; op2val:0x3342;
op3val:0x6f44; valaddr_reg:x1; val_offset:2727*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 2727*FLEN/8, x4, x2, x3)

inst_945:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x17f and fs2 == 0 and fe2 == 0x0f and fm2 == 0x086 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x23a and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x797f; op2val:0x3c86;
op3val:0x7a3a; valaddr_reg:x1; val_offset:2730*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 2730*FLEN/8, x4, x2, x3)

inst_946:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x17f and fs2 == 0 and fe2 == 0x0f and fm2 == 0x086 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x23a and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x797f; op2val:0x3c86;
op3val:0x7a3a; valaddr_reg:x1; val_offset:2733*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 2733*FLEN/8, x4, x2, x3)

inst_947:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x17f and fs2 == 0 and fe2 == 0x0f and fm2 == 0x086 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x23a and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x797f; op2val:0x3c86;
op3val:0x7a3a; valaddr_reg:x1; val_offset:2736*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 2736*FLEN/8, x4, x2, x3)

inst_948:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x17f and fs2 == 0 and fe2 == 0x0f and fm2 == 0x086 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x23a and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x797f; op2val:0x3c86;
op3val:0x7a3a; valaddr_reg:x1; val_offset:2739*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 2739*FLEN/8, x4, x2, x3)

inst_949:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x17f and fs2 == 0 and fe2 == 0x0f and fm2 == 0x086 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x23a and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x797f; op2val:0x3c86;
op3val:0x7a3a; valaddr_reg:x1; val_offset:2742*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 2742*FLEN/8, x4, x2, x3)

inst_950:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x18b and fs2 == 0 and fe2 == 0x12 and fm2 == 0x1a5 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3d6 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6d8b; op2val:0x49a5;
op3val:0x7bd6; valaddr_reg:x1; val_offset:2745*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 2745*FLEN/8, x4, x2, x3)

inst_951:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x18b and fs2 == 0 and fe2 == 0x12 and fm2 == 0x1a5 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3d6 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6d8b; op2val:0x49a5;
op3val:0x7bd6; valaddr_reg:x1; val_offset:2748*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 2748*FLEN/8, x4, x2, x3)

inst_952:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x18b and fs2 == 0 and fe2 == 0x12 and fm2 == 0x1a5 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3d6 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6d8b; op2val:0x49a5;
op3val:0x7bd6; valaddr_reg:x1; val_offset:2751*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 2751*FLEN/8, x4, x2, x3)

inst_953:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x18b and fs2 == 0 and fe2 == 0x12 and fm2 == 0x1a5 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3d6 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6d8b; op2val:0x49a5;
op3val:0x7bd6; valaddr_reg:x1; val_offset:2754*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 2754*FLEN/8, x4, x2, x3)

inst_954:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x18b and fs2 == 0 and fe2 == 0x12 and fm2 == 0x1a5 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3d6 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6d8b; op2val:0x49a5;
op3val:0x7bd6; valaddr_reg:x1; val_offset:2757*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 2757*FLEN/8, x4, x2, x3)

inst_955:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x151 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x1f6 and fs3 == 0 and fe3 == 0x1b and fm3 == 0x3fd and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7951; op2val:0x31f6;
op3val:0x6ffd; valaddr_reg:x1; val_offset:2760*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 2760*FLEN/8, x4, x2, x3)

inst_956:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x151 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x1f6 and fs3 == 0 and fe3 == 0x1b and fm3 == 0x3fd and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7951; op2val:0x31f6;
op3val:0x6ffd; valaddr_reg:x1; val_offset:2763*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 2763*FLEN/8, x4, x2, x3)

inst_957:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x151 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x1f6 and fs3 == 0 and fe3 == 0x1b and fm3 == 0x3fd and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7951; op2val:0x31f6;
op3val:0x6ffd; valaddr_reg:x1; val_offset:2766*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 2766*FLEN/8, x4, x2, x3)

inst_958:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x151 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x1f6 and fs3 == 0 and fe3 == 0x1b and fm3 == 0x3fd and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7951; op2val:0x31f6;
op3val:0x6ffd; valaddr_reg:x1; val_offset:2769*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 2769*FLEN/8, x4, x2, x3)

inst_959:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x151 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x1f6 and fs3 == 0 and fe3 == 0x1b and fm3 == 0x3fd and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7951; op2val:0x31f6;
op3val:0x6ffd; valaddr_reg:x1; val_offset:2772*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 2772*FLEN/8, x4, x2, x3)

inst_960:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x19d and fs2 == 0 and fe2 == 0x0d and fm2 == 0x32b and fs3 == 0 and fe3 == 0x1c and fm3 == 0x10f and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x759d; op2val:0x372b;
op3val:0x710f; valaddr_reg:x1; val_offset:2775*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 2775*FLEN/8, x4, x2, x3)

inst_961:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x19d and fs2 == 0 and fe2 == 0x0d and fm2 == 0x32b and fs3 == 0 and fe3 == 0x1c and fm3 == 0x10f and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x759d; op2val:0x372b;
op3val:0x710f; valaddr_reg:x1; val_offset:2778*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 2778*FLEN/8, x4, x2, x3)

inst_962:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x19d and fs2 == 0 and fe2 == 0x0d and fm2 == 0x32b and fs3 == 0 and fe3 == 0x1c and fm3 == 0x10f and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x759d; op2val:0x372b;
op3val:0x710f; valaddr_reg:x1; val_offset:2781*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 2781*FLEN/8, x4, x2, x3)

inst_963:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x19d and fs2 == 0 and fe2 == 0x0d and fm2 == 0x32b and fs3 == 0 and fe3 == 0x1c and fm3 == 0x10f and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x759d; op2val:0x372b;
op3val:0x710f; valaddr_reg:x1; val_offset:2784*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 2784*FLEN/8, x4, x2, x3)

inst_964:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x19d and fs2 == 0 and fe2 == 0x0d and fm2 == 0x32b and fs3 == 0 and fe3 == 0x1c and fm3 == 0x10f and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x759d; op2val:0x372b;
op3val:0x710f; valaddr_reg:x1; val_offset:2787*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 2787*FLEN/8, x4, x2, x3)

inst_965:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1d2 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x108 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x354 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x79d2; op2val:0x3d08;
op3val:0x7b54; valaddr_reg:x1; val_offset:2790*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 2790*FLEN/8, x4, x2, x3)

inst_966:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1d2 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x108 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x354 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x79d2; op2val:0x3d08;
op3val:0x7b54; valaddr_reg:x1; val_offset:2793*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 2793*FLEN/8, x4, x2, x3)

inst_967:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1d2 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x108 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x354 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x79d2; op2val:0x3d08;
op3val:0x7b54; valaddr_reg:x1; val_offset:2796*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 2796*FLEN/8, x4, x2, x3)

inst_968:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1d2 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x108 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x354 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x79d2; op2val:0x3d08;
op3val:0x7b54; valaddr_reg:x1; val_offset:2799*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 2799*FLEN/8, x4, x2, x3)

inst_969:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1d2 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x108 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x354 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x79d2; op2val:0x3d08;
op3val:0x7b54; valaddr_reg:x1; val_offset:2802*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 2802*FLEN/8, x4, x2, x3)

inst_970:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x19a and fs2 == 0 and fe2 == 0x0f and fm2 == 0x02e and fs3 == 0 and fe3 == 0x1c and fm3 == 0x1e2 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x719a; op2val:0x3c2e;
op3val:0x71e2; valaddr_reg:x1; val_offset:2805*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 2805*FLEN/8, x4, x2, x3)

inst_971:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x19a and fs2 == 0 and fe2 == 0x0f and fm2 == 0x02e and fs3 == 0 and fe3 == 0x1c and fm3 == 0x1e2 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x719a; op2val:0x3c2e;
op3val:0x71e2; valaddr_reg:x1; val_offset:2808*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 2808*FLEN/8, x4, x2, x3)

inst_972:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x19a and fs2 == 0 and fe2 == 0x0f and fm2 == 0x02e and fs3 == 0 and fe3 == 0x1c and fm3 == 0x1e2 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x719a; op2val:0x3c2e;
op3val:0x71e2; valaddr_reg:x1; val_offset:2811*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 2811*FLEN/8, x4, x2, x3)

inst_973:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x19a and fs2 == 0 and fe2 == 0x0f and fm2 == 0x02e and fs3 == 0 and fe3 == 0x1c and fm3 == 0x1e2 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x719a; op2val:0x3c2e;
op3val:0x71e2; valaddr_reg:x1; val_offset:2814*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 2814*FLEN/8, x4, x2, x3)

inst_974:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x19a and fs2 == 0 and fe2 == 0x0f and fm2 == 0x02e and fs3 == 0 and fe3 == 0x1c and fm3 == 0x1e2 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x719a; op2val:0x3c2e;
op3val:0x71e2; valaddr_reg:x1; val_offset:2817*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 2817*FLEN/8, x4, x2, x3)

inst_975:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x107 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x175 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x2df and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7907; op2val:0x3d75;
op3val:0x7adf; valaddr_reg:x1; val_offset:2820*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 2820*FLEN/8, x4, x2, x3)

inst_976:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x107 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x175 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x2df and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7907; op2val:0x3d75;
op3val:0x7adf; valaddr_reg:x1; val_offset:2823*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 2823*FLEN/8, x4, x2, x3)

inst_977:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x107 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x175 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x2df and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7907; op2val:0x3d75;
op3val:0x7adf; valaddr_reg:x1; val_offset:2826*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 2826*FLEN/8, x4, x2, x3)

inst_978:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x107 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x175 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x2df and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7907; op2val:0x3d75;
op3val:0x7adf; valaddr_reg:x1; val_offset:2829*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 2829*FLEN/8, x4, x2, x3)

inst_979:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x107 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x175 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x2df and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7907; op2val:0x3d75;
op3val:0x7adf; valaddr_reg:x1; val_offset:2832*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 2832*FLEN/8, x4, x2, x3)

inst_980:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1e8 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x0f4 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x352 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x79e8; op2val:0x38f4;
op3val:0x7752; valaddr_reg:x1; val_offset:2835*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 2835*FLEN/8, x4, x2, x3)

inst_981:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1e8 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x0f4 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x352 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x79e8; op2val:0x38f4;
op3val:0x7752; valaddr_reg:x1; val_offset:2838*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 2838*FLEN/8, x4, x2, x3)

inst_982:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1e8 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x0f4 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x352 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x79e8; op2val:0x38f4;
op3val:0x7752; valaddr_reg:x1; val_offset:2841*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 2841*FLEN/8, x4, x2, x3)

inst_983:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1e8 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x0f4 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x352 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x79e8; op2val:0x38f4;
op3val:0x7752; valaddr_reg:x1; val_offset:2844*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 2844*FLEN/8, x4, x2, x3)

inst_984:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1e8 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x0f4 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x352 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x79e8; op2val:0x38f4;
op3val:0x7752; valaddr_reg:x1; val_offset:2847*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 2847*FLEN/8, x4, x2, x3)

inst_985:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x311 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x18e and fs3 == 0 and fe3 == 0x1e and fm3 == 0x0e9 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6f11; op2val:0x458e;
op3val:0x78e9; valaddr_reg:x1; val_offset:2850*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 2850*FLEN/8, x4, x2, x3)

inst_986:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x311 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x18e and fs3 == 0 and fe3 == 0x1e and fm3 == 0x0e9 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6f11; op2val:0x458e;
op3val:0x78e9; valaddr_reg:x1; val_offset:2853*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 2853*FLEN/8, x4, x2, x3)

inst_987:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x311 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x18e and fs3 == 0 and fe3 == 0x1e and fm3 == 0x0e9 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6f11; op2val:0x458e;
op3val:0x78e9; valaddr_reg:x1; val_offset:2856*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 2856*FLEN/8, x4, x2, x3)

inst_988:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x311 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x18e and fs3 == 0 and fe3 == 0x1e and fm3 == 0x0e9 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6f11; op2val:0x458e;
op3val:0x78e9; valaddr_reg:x1; val_offset:2859*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 2859*FLEN/8, x4, x2, x3)

inst_989:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x311 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x18e and fs3 == 0 and fe3 == 0x1e and fm3 == 0x0e9 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6f11; op2val:0x458e;
op3val:0x78e9; valaddr_reg:x1; val_offset:2862*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 2862*FLEN/8, x4, x2, x3)

inst_990:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x349 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x30e and fs3 == 0 and fe3 == 0x1e and fm3 == 0x26d and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7749; op2val:0x3f0e;
op3val:0x7a6d; valaddr_reg:x1; val_offset:2865*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 2865*FLEN/8, x4, x2, x3)

inst_991:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x349 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x30e and fs3 == 0 and fe3 == 0x1e and fm3 == 0x26d and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7749; op2val:0x3f0e;
op3val:0x7a6d; valaddr_reg:x1; val_offset:2868*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 2868*FLEN/8, x4, x2, x3)

inst_992:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x349 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x30e and fs3 == 0 and fe3 == 0x1e and fm3 == 0x26d and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7749; op2val:0x3f0e;
op3val:0x7a6d; valaddr_reg:x1; val_offset:2871*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 2871*FLEN/8, x4, x2, x3)

inst_993:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x349 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x30e and fs3 == 0 and fe3 == 0x1e and fm3 == 0x26d and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7749; op2val:0x3f0e;
op3val:0x7a6d; valaddr_reg:x1; val_offset:2874*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 2874*FLEN/8, x4, x2, x3)

inst_994:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x349 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x30e and fs3 == 0 and fe3 == 0x1e and fm3 == 0x26d and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7749; op2val:0x3f0e;
op3val:0x7a6d; valaddr_reg:x1; val_offset:2877*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 2877*FLEN/8, x4, x2, x3)

inst_995:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x092 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x122 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1de and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7892; op2val:0x3d22;
op3val:0x79de; valaddr_reg:x1; val_offset:2880*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 2880*FLEN/8, x4, x2, x3)

inst_996:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x092 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x122 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1de and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7892; op2val:0x3d22;
op3val:0x79de; valaddr_reg:x1; val_offset:2883*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 2883*FLEN/8, x4, x2, x3)

inst_997:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x092 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x122 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1de and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7892; op2val:0x3d22;
op3val:0x79de; valaddr_reg:x1; val_offset:2886*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 2886*FLEN/8, x4, x2, x3)

inst_998:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x092 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x122 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1de and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7892; op2val:0x3d22;
op3val:0x79de; valaddr_reg:x1; val_offset:2889*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 2889*FLEN/8, x4, x2, x3)

inst_999:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x092 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x122 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1de and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7892; op2val:0x3d22;
op3val:0x79de; valaddr_reg:x1; val_offset:2892*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 2892*FLEN/8, x4, x2, x3)

inst_1000:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3c3 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x128 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x101 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7bc3; op2val:0x3928;
op3val:0x7901; valaddr_reg:x1; val_offset:2895*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 2895*FLEN/8, x4, x2, x3)

inst_1001:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3c3 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x128 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x101 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7bc3; op2val:0x3928;
op3val:0x7901; valaddr_reg:x1; val_offset:2898*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 2898*FLEN/8, x4, x2, x3)

inst_1002:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3c3 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x128 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x101 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7bc3; op2val:0x3928;
op3val:0x7901; valaddr_reg:x1; val_offset:2901*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 2901*FLEN/8, x4, x2, x3)

inst_1003:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3c3 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x128 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x101 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7bc3; op2val:0x3928;
op3val:0x7901; valaddr_reg:x1; val_offset:2904*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 2904*FLEN/8, x4, x2, x3)

inst_1004:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3c3 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x128 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x101 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7bc3; op2val:0x3928;
op3val:0x7901; valaddr_reg:x1; val_offset:2907*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 2907*FLEN/8, x4, x2, x3)

inst_1005:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x34a and fs2 == 0 and fe2 == 0x0d and fm2 == 0x0ce and fs3 == 0 and fe3 == 0x1d and fm3 == 0x061 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b4a; op2val:0x34ce;
op3val:0x7461; valaddr_reg:x1; val_offset:2910*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 2910*FLEN/8, x4, x2, x3)

inst_1006:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x34a and fs2 == 0 and fe2 == 0x0d and fm2 == 0x0ce and fs3 == 0 and fe3 == 0x1d and fm3 == 0x061 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b4a; op2val:0x34ce;
op3val:0x7461; valaddr_reg:x1; val_offset:2913*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 2913*FLEN/8, x4, x2, x3)

inst_1007:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x34a and fs2 == 0 and fe2 == 0x0d and fm2 == 0x0ce and fs3 == 0 and fe3 == 0x1d and fm3 == 0x061 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b4a; op2val:0x34ce;
op3val:0x7461; valaddr_reg:x1; val_offset:2916*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 2916*FLEN/8, x4, x2, x3)

inst_1008:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x34a and fs2 == 0 and fe2 == 0x0d and fm2 == 0x0ce and fs3 == 0 and fe3 == 0x1d and fm3 == 0x061 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b4a; op2val:0x34ce;
op3val:0x7461; valaddr_reg:x1; val_offset:2919*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 2919*FLEN/8, x4, x2, x3)

inst_1009:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x34a and fs2 == 0 and fe2 == 0x0d and fm2 == 0x0ce and fs3 == 0 and fe3 == 0x1d and fm3 == 0x061 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b4a; op2val:0x34ce;
op3val:0x7461; valaddr_reg:x1; val_offset:2922*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 2922*FLEN/8, x4, x2, x3)

inst_1010:
// fs1 == 0 and fe1 == 0x15 and fm1 == 0x257 and fs2 == 0 and fe2 == 0x18 and fm2 == 0x073 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x30e and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x5657; op2val:0x6073;
op3val:0x7b0e; valaddr_reg:x1; val_offset:2925*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 2925*FLEN/8, x4, x2, x3)

inst_1011:
// fs1 == 0 and fe1 == 0x15 and fm1 == 0x257 and fs2 == 0 and fe2 == 0x18 and fm2 == 0x073 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x30e and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x5657; op2val:0x6073;
op3val:0x7b0e; valaddr_reg:x1; val_offset:2928*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 2928*FLEN/8, x4, x2, x3)

inst_1012:
// fs1 == 0 and fe1 == 0x15 and fm1 == 0x257 and fs2 == 0 and fe2 == 0x18 and fm2 == 0x073 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x30e and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x5657; op2val:0x6073;
op3val:0x7b0e; valaddr_reg:x1; val_offset:2931*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 2931*FLEN/8, x4, x2, x3)

inst_1013:
// fs1 == 0 and fe1 == 0x15 and fm1 == 0x257 and fs2 == 0 and fe2 == 0x18 and fm2 == 0x073 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x30e and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x5657; op2val:0x6073;
op3val:0x7b0e; valaddr_reg:x1; val_offset:2934*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 2934*FLEN/8, x4, x2, x3)

inst_1014:
// fs1 == 0 and fe1 == 0x15 and fm1 == 0x257 and fs2 == 0 and fe2 == 0x18 and fm2 == 0x073 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x30e and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x5657; op2val:0x6073;
op3val:0x7b0e; valaddr_reg:x1; val_offset:2937*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 2937*FLEN/8, x4, x2, x3)

inst_1015:
// fs1 == 0 and fe1 == 0x19 and fm1 == 0x3a5 and fs2 == 0 and fe2 == 0x14 and fm2 == 0x027 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3f1 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x67a5; op2val:0x5027;
op3val:0x7bf1; valaddr_reg:x1; val_offset:2940*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 2940*FLEN/8, x4, x2, x3)

inst_1016:
// fs1 == 0 and fe1 == 0x19 and fm1 == 0x3a5 and fs2 == 0 and fe2 == 0x14 and fm2 == 0x027 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3f1 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x67a5; op2val:0x5027;
op3val:0x7bf1; valaddr_reg:x1; val_offset:2943*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 2943*FLEN/8, x4, x2, x3)

inst_1017:
// fs1 == 0 and fe1 == 0x19 and fm1 == 0x3a5 and fs2 == 0 and fe2 == 0x14 and fm2 == 0x027 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3f1 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x67a5; op2val:0x5027;
op3val:0x7bf1; valaddr_reg:x1; val_offset:2946*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 2946*FLEN/8, x4, x2, x3)

inst_1018:
// fs1 == 0 and fe1 == 0x19 and fm1 == 0x3a5 and fs2 == 0 and fe2 == 0x14 and fm2 == 0x027 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3f1 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x67a5; op2val:0x5027;
op3val:0x7bf1; valaddr_reg:x1; val_offset:2949*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 2949*FLEN/8, x4, x2, x3)

inst_1019:
// fs1 == 0 and fe1 == 0x19 and fm1 == 0x3a5 and fs2 == 0 and fe2 == 0x14 and fm2 == 0x027 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3f1 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x67a5; op2val:0x5027;
op3val:0x7bf1; valaddr_reg:x1; val_offset:2952*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 2952*FLEN/8, x4, x2, x3)

inst_1020:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x349 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x04d and fs3 == 0 and fe3 == 0x1a and fm3 == 0x3d7 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7749; op2val:0x304d;
op3val:0x6bd7; valaddr_reg:x1; val_offset:2955*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 2955*FLEN/8, x4, x2, x3)

inst_1021:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x349 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x04d and fs3 == 0 and fe3 == 0x1a and fm3 == 0x3d7 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7749; op2val:0x304d;
op3val:0x6bd7; valaddr_reg:x1; val_offset:2958*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 2958*FLEN/8, x4, x2, x3)

inst_1022:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x349 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x04d and fs3 == 0 and fe3 == 0x1a and fm3 == 0x3d7 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7749; op2val:0x304d;
op3val:0x6bd7; valaddr_reg:x1; val_offset:2961*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 2961*FLEN/8, x4, x2, x3)

inst_1023:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x349 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x04d and fs3 == 0 and fe3 == 0x1a and fm3 == 0x3d7 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7749; op2val:0x304d;
op3val:0x6bd7; valaddr_reg:x1; val_offset:2964*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 2964*FLEN/8, x4, x2, x3)

inst_1024:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x349 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x04d and fs3 == 0 and fe3 == 0x1a and fm3 == 0x3d7 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7749; op2val:0x304d;
op3val:0x6bd7; valaddr_reg:x1; val_offset:2967*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 2967*FLEN/8, x4, x2, x3)

inst_1025:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x064 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x140 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1c4 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7464; op2val:0x4140;
op3val:0x79c4; valaddr_reg:x1; val_offset:2970*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 2970*FLEN/8, x4, x2, x3)

inst_1026:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x064 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x140 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1c4 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7464; op2val:0x4140;
op3val:0x79c4; valaddr_reg:x1; val_offset:2973*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 2973*FLEN/8, x4, x2, x3)

inst_1027:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x064 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x140 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1c4 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7464; op2val:0x4140;
op3val:0x79c4; valaddr_reg:x1; val_offset:2976*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 2976*FLEN/8, x4, x2, x3)

inst_1028:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x064 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x140 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1c4 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7464; op2val:0x4140;
op3val:0x79c4; valaddr_reg:x1; val_offset:2979*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 2979*FLEN/8, x4, x2, x3)

inst_1029:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x064 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x140 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1c4 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7464; op2val:0x4140;
op3val:0x79c4; valaddr_reg:x1; val_offset:2982*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 2982*FLEN/8, x4, x2, x3)

inst_1030:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x224 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x27f and fs3 == 0 and fe3 == 0x1e and fm3 == 0x0fd and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7624; op2val:0x3e7f;
op3val:0x78fd; valaddr_reg:x1; val_offset:2985*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 2985*FLEN/8, x4, x2, x3)

inst_1031:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x224 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x27f and fs3 == 0 and fe3 == 0x1e and fm3 == 0x0fd and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7624; op2val:0x3e7f;
op3val:0x78fd; valaddr_reg:x1; val_offset:2988*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 2988*FLEN/8, x4, x2, x3)

inst_1032:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x224 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x27f and fs3 == 0 and fe3 == 0x1e and fm3 == 0x0fd and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7624; op2val:0x3e7f;
op3val:0x78fd; valaddr_reg:x1; val_offset:2991*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 2991*FLEN/8, x4, x2, x3)

inst_1033:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x224 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x27f and fs3 == 0 and fe3 == 0x1e and fm3 == 0x0fd and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7624; op2val:0x3e7f;
op3val:0x78fd; valaddr_reg:x1; val_offset:2994*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 2994*FLEN/8, x4, x2, x3)

inst_1034:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x224 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x27f and fs3 == 0 and fe3 == 0x1e and fm3 == 0x0fd and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7624; op2val:0x3e7f;
op3val:0x78fd; valaddr_reg:x1; val_offset:2997*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 2997*FLEN/8, x4, x2, x3)

inst_1035:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x285 and fs2 == 0 and fe2 == 0x12 and fm2 == 0x019 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x2ae and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6e85; op2val:0x4819;
op3val:0x7aae; valaddr_reg:x1; val_offset:3000*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 3000*FLEN/8, x4, x2, x3)

inst_1036:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x285 and fs2 == 0 and fe2 == 0x12 and fm2 == 0x019 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x2ae and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6e85; op2val:0x4819;
op3val:0x7aae; valaddr_reg:x1; val_offset:3003*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 3003*FLEN/8, x4, x2, x3)

inst_1037:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x285 and fs2 == 0 and fe2 == 0x12 and fm2 == 0x019 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x2ae and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6e85; op2val:0x4819;
op3val:0x7aae; valaddr_reg:x1; val_offset:3006*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 3006*FLEN/8, x4, x2, x3)

inst_1038:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x285 and fs2 == 0 and fe2 == 0x12 and fm2 == 0x019 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x2ae and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6e85; op2val:0x4819;
op3val:0x7aae; valaddr_reg:x1; val_offset:3009*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 3009*FLEN/8, x4, x2, x3)

inst_1039:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x285 and fs2 == 0 and fe2 == 0x12 and fm2 == 0x019 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x2ae and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6e85; op2val:0x4819;
op3val:0x7aae; valaddr_reg:x1; val_offset:3012*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 3012*FLEN/8, x4, x2, x3)

inst_1040:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1f7 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x076 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x2a8 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x75f7; op2val:0x4076;
op3val:0x7aa8; valaddr_reg:x1; val_offset:3015*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 3015*FLEN/8, x4, x2, x3)

inst_1041:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1f7 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x076 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x2a8 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x75f7; op2val:0x4076;
op3val:0x7aa8; valaddr_reg:x1; val_offset:3018*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 3018*FLEN/8, x4, x2, x3)

inst_1042:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1f7 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x076 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x2a8 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x75f7; op2val:0x4076;
op3val:0x7aa8; valaddr_reg:x1; val_offset:3021*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 3021*FLEN/8, x4, x2, x3)

inst_1043:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1f7 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x076 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x2a8 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x75f7; op2val:0x4076;
op3val:0x7aa8; valaddr_reg:x1; val_offset:3024*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 3024*FLEN/8, x4, x2, x3)

inst_1044:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1f7 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x076 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x2a8 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x75f7; op2val:0x4076;
op3val:0x7aa8; valaddr_reg:x1; val_offset:3027*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 3027*FLEN/8, x4, x2, x3)

inst_1045:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x0b6 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x087 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x155 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x70b6; op2val:0x4487;
op3val:0x7955; valaddr_reg:x1; val_offset:3030*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 3030*FLEN/8, x4, x2, x3)

inst_1046:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x0b6 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x087 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x155 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x70b6; op2val:0x4487;
op3val:0x7955; valaddr_reg:x1; val_offset:3033*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 3033*FLEN/8, x4, x2, x3)

inst_1047:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x0b6 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x087 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x155 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x70b6; op2val:0x4487;
op3val:0x7955; valaddr_reg:x1; val_offset:3036*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 3036*FLEN/8, x4, x2, x3)

inst_1048:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x0b6 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x087 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x155 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x70b6; op2val:0x4487;
op3val:0x7955; valaddr_reg:x1; val_offset:3039*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 3039*FLEN/8, x4, x2, x3)

inst_1049:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x0b6 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x087 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x155 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x70b6; op2val:0x4487;
op3val:0x7955; valaddr_reg:x1; val_offset:3042*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 3042*FLEN/8, x4, x2, x3)

inst_1050:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x380 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x2e5 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x277 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7780; op2val:0x3ae5;
op3val:0x7677; valaddr_reg:x1; val_offset:3045*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 3045*FLEN/8, x4, x2, x3)

inst_1051:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x380 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x2e5 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x277 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7780; op2val:0x3ae5;
op3val:0x7677; valaddr_reg:x1; val_offset:3048*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 3048*FLEN/8, x4, x2, x3)
RVTEST_SIGBASE(x2,signature_x2_8)

inst_1052:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x380 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x2e5 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x277 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7780; op2val:0x3ae5;
op3val:0x7677; valaddr_reg:x1; val_offset:3051*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 3051*FLEN/8, x4, x2, x3)

inst_1053:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x380 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x2e5 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x277 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7780; op2val:0x3ae5;
op3val:0x7677; valaddr_reg:x1; val_offset:3054*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 3054*FLEN/8, x4, x2, x3)

inst_1054:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x380 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x2e5 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x277 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7780; op2val:0x3ae5;
op3val:0x7677; valaddr_reg:x1; val_offset:3057*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 3057*FLEN/8, x4, x2, x3)

inst_1055:
// fs1 == 0 and fe1 == 0x19 and fm1 == 0x0f3 and fs2 == 0 and fe2 == 0x13 and fm2 == 0x2de and fs3 == 0 and fe3 == 0x1e and fm3 == 0x040 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x64f3; op2val:0x4ede;
op3val:0x7840; valaddr_reg:x1; val_offset:3060*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 3060*FLEN/8, x4, x2, x3)

inst_1056:
// fs1 == 0 and fe1 == 0x19 and fm1 == 0x0f3 and fs2 == 0 and fe2 == 0x13 and fm2 == 0x2de and fs3 == 0 and fe3 == 0x1e and fm3 == 0x040 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x64f3; op2val:0x4ede;
op3val:0x7840; valaddr_reg:x1; val_offset:3063*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 3063*FLEN/8, x4, x2, x3)

inst_1057:
// fs1 == 0 and fe1 == 0x19 and fm1 == 0x0f3 and fs2 == 0 and fe2 == 0x13 and fm2 == 0x2de and fs3 == 0 and fe3 == 0x1e and fm3 == 0x040 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x64f3; op2val:0x4ede;
op3val:0x7840; valaddr_reg:x1; val_offset:3066*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 3066*FLEN/8, x4, x2, x3)

inst_1058:
// fs1 == 0 and fe1 == 0x19 and fm1 == 0x0f3 and fs2 == 0 and fe2 == 0x13 and fm2 == 0x2de and fs3 == 0 and fe3 == 0x1e and fm3 == 0x040 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x64f3; op2val:0x4ede;
op3val:0x7840; valaddr_reg:x1; val_offset:3069*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 3069*FLEN/8, x4, x2, x3)

inst_1059:
// fs1 == 0 and fe1 == 0x19 and fm1 == 0x0f3 and fs2 == 0 and fe2 == 0x13 and fm2 == 0x2de and fs3 == 0 and fe3 == 0x1e and fm3 == 0x040 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x64f3; op2val:0x4ede;
op3val:0x7840; valaddr_reg:x1; val_offset:3072*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 3072*FLEN/8, x4, x2, x3)

inst_1060:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2b3 and fs2 == 0 and fe2 == 0x0b and fm2 == 0x3ef and fs3 == 0 and fe3 == 0x1b and fm3 == 0x2a5 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ab3; op2val:0x2fef;
op3val:0x6ea5; valaddr_reg:x1; val_offset:3075*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 3075*FLEN/8, x4, x2, x3)

inst_1061:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2b3 and fs2 == 0 and fe2 == 0x0b and fm2 == 0x3ef and fs3 == 0 and fe3 == 0x1b and fm3 == 0x2a5 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ab3; op2val:0x2fef;
op3val:0x6ea5; valaddr_reg:x1; val_offset:3078*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 3078*FLEN/8, x4, x2, x3)

inst_1062:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2b3 and fs2 == 0 and fe2 == 0x0b and fm2 == 0x3ef and fs3 == 0 and fe3 == 0x1b and fm3 == 0x2a5 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ab3; op2val:0x2fef;
op3val:0x6ea5; valaddr_reg:x1; val_offset:3081*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 3081*FLEN/8, x4, x2, x3)

inst_1063:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2b3 and fs2 == 0 and fe2 == 0x0b and fm2 == 0x3ef and fs3 == 0 and fe3 == 0x1b and fm3 == 0x2a5 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ab3; op2val:0x2fef;
op3val:0x6ea5; valaddr_reg:x1; val_offset:3084*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 3084*FLEN/8, x4, x2, x3)

inst_1064:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2b3 and fs2 == 0 and fe2 == 0x0b and fm2 == 0x3ef and fs3 == 0 and fe3 == 0x1b and fm3 == 0x2a5 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ab3; op2val:0x2fef;
op3val:0x6ea5; valaddr_reg:x1; val_offset:3087*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 3087*FLEN/8, x4, x2, x3)

inst_1065:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x320 and fs2 == 0 and fe2 == 0x09 and fm2 == 0x329 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x261 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7720; op2val:0x2729;
op3val:0x6261; valaddr_reg:x1; val_offset:3090*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 3090*FLEN/8, x4, x2, x3)

inst_1066:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x320 and fs2 == 0 and fe2 == 0x09 and fm2 == 0x329 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x261 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7720; op2val:0x2729;
op3val:0x6261; valaddr_reg:x1; val_offset:3093*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 3093*FLEN/8, x4, x2, x3)

inst_1067:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x320 and fs2 == 0 and fe2 == 0x09 and fm2 == 0x329 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x261 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7720; op2val:0x2729;
op3val:0x6261; valaddr_reg:x1; val_offset:3096*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 3096*FLEN/8, x4, x2, x3)

inst_1068:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x320 and fs2 == 0 and fe2 == 0x09 and fm2 == 0x329 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x261 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7720; op2val:0x2729;
op3val:0x6261; valaddr_reg:x1; val_offset:3099*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 3099*FLEN/8, x4, x2, x3)

inst_1069:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x320 and fs2 == 0 and fe2 == 0x09 and fm2 == 0x329 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x261 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7720; op2val:0x2729;
op3val:0x6261; valaddr_reg:x1; val_offset:3102*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 3102*FLEN/8, x4, x2, x3)

inst_1070:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3f2 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x3cd and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3c0 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7bf2; op2val:0x3bcd;
op3val:0x7bc0; valaddr_reg:x1; val_offset:3105*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 3105*FLEN/8, x4, x2, x3)

inst_1071:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3f2 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x3cd and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3c0 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7bf2; op2val:0x3bcd;
op3val:0x7bc0; valaddr_reg:x1; val_offset:3108*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 3108*FLEN/8, x4, x2, x3)

inst_1072:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3f2 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x3cd and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3c0 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7bf2; op2val:0x3bcd;
op3val:0x7bc0; valaddr_reg:x1; val_offset:3111*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 3111*FLEN/8, x4, x2, x3)

inst_1073:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3f2 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x3cd and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3c0 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7bf2; op2val:0x3bcd;
op3val:0x7bc0; valaddr_reg:x1; val_offset:3114*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 3114*FLEN/8, x4, x2, x3)

inst_1074:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3f2 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x3cd and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3c0 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7bf2; op2val:0x3bcd;
op3val:0x7bc0; valaddr_reg:x1; val_offset:3117*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 3117*FLEN/8, x4, x2, x3)

inst_1075:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x16c and fs2 == 0 and fe2 == 0x0e and fm2 == 0x1a9 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x3ad and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x796c; op2val:0x39a9;
op3val:0x77ad; valaddr_reg:x1; val_offset:3120*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 3120*FLEN/8, x4, x2, x3)

inst_1076:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x16c and fs2 == 0 and fe2 == 0x0e and fm2 == 0x1a9 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x3ad and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x796c; op2val:0x39a9;
op3val:0x77ad; valaddr_reg:x1; val_offset:3123*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 3123*FLEN/8, x4, x2, x3)

inst_1077:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x16c and fs2 == 0 and fe2 == 0x0e and fm2 == 0x1a9 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x3ad and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x796c; op2val:0x39a9;
op3val:0x77ad; valaddr_reg:x1; val_offset:3126*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 3126*FLEN/8, x4, x2, x3)

inst_1078:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x16c and fs2 == 0 and fe2 == 0x0e and fm2 == 0x1a9 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x3ad and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x796c; op2val:0x39a9;
op3val:0x77ad; valaddr_reg:x1; val_offset:3129*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 3129*FLEN/8, x4, x2, x3)

inst_1079:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x16c and fs2 == 0 and fe2 == 0x0e and fm2 == 0x1a9 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x3ad and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x796c; op2val:0x39a9;
op3val:0x77ad; valaddr_reg:x1; val_offset:3132*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 3132*FLEN/8, x4, x2, x3)

inst_1080:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x080 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x2e1 and fs3 == 0 and fe3 == 0x1b and fm3 == 0x3be and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6c80; op2val:0x3ee1;
op3val:0x6fbe; valaddr_reg:x1; val_offset:3135*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 3135*FLEN/8, x4, x2, x3)

inst_1081:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x080 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x2e1 and fs3 == 0 and fe3 == 0x1b and fm3 == 0x3be and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6c80; op2val:0x3ee1;
op3val:0x6fbe; valaddr_reg:x1; val_offset:3138*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 3138*FLEN/8, x4, x2, x3)

inst_1082:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x080 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x2e1 and fs3 == 0 and fe3 == 0x1b and fm3 == 0x3be and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6c80; op2val:0x3ee1;
op3val:0x6fbe; valaddr_reg:x1; val_offset:3141*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 3141*FLEN/8, x4, x2, x3)

inst_1083:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x080 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x2e1 and fs3 == 0 and fe3 == 0x1b and fm3 == 0x3be and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6c80; op2val:0x3ee1;
op3val:0x6fbe; valaddr_reg:x1; val_offset:3144*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 3144*FLEN/8, x4, x2, x3)

inst_1084:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x080 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x2e1 and fs3 == 0 and fe3 == 0x1b and fm3 == 0x3be and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6c80; op2val:0x3ee1;
op3val:0x6fbe; valaddr_reg:x1; val_offset:3147*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 3147*FLEN/8, x4, x2, x3)

inst_1085:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1a3 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x081 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x25a and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x79a3; op2val:0x3c81;
op3val:0x7a5a; valaddr_reg:x1; val_offset:3150*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 3150*FLEN/8, x4, x2, x3)

inst_1086:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1a3 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x081 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x25a and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x79a3; op2val:0x3c81;
op3val:0x7a5a; valaddr_reg:x1; val_offset:3153*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 3153*FLEN/8, x4, x2, x3)

inst_1087:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1a3 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x081 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x25a and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x79a3; op2val:0x3c81;
op3val:0x7a5a; valaddr_reg:x1; val_offset:3156*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 3156*FLEN/8, x4, x2, x3)

inst_1088:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1a3 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x081 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x25a and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x79a3; op2val:0x3c81;
op3val:0x7a5a; valaddr_reg:x1; val_offset:3159*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 3159*FLEN/8, x4, x2, x3)

inst_1089:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1a3 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x081 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x25a and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x79a3; op2val:0x3c81;
op3val:0x7a5a; valaddr_reg:x1; val_offset:3162*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 3162*FLEN/8, x4, x2, x3)

inst_1090:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3e8 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x2f8 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x2e3 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7be8; op2val:0x3af8;
op3val:0x7ae3; valaddr_reg:x1; val_offset:3165*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 3165*FLEN/8, x4, x2, x3)

inst_1091:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3e8 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x2f8 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x2e3 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7be8; op2val:0x3af8;
op3val:0x7ae3; valaddr_reg:x1; val_offset:3168*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 3168*FLEN/8, x4, x2, x3)

inst_1092:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3e8 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x2f8 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x2e3 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7be8; op2val:0x3af8;
op3val:0x7ae3; valaddr_reg:x1; val_offset:3171*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 3171*FLEN/8, x4, x2, x3)

inst_1093:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3e8 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x2f8 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x2e3 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7be8; op2val:0x3af8;
op3val:0x7ae3; valaddr_reg:x1; val_offset:3174*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 3174*FLEN/8, x4, x2, x3)

inst_1094:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3e8 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x2f8 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x2e3 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7be8; op2val:0x3af8;
op3val:0x7ae3; valaddr_reg:x1; val_offset:3177*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 3177*FLEN/8, x4, x2, x3)

inst_1095:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x300 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x0a9 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x015 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7700; op2val:0x38a9;
op3val:0x7415; valaddr_reg:x1; val_offset:3180*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 3180*FLEN/8, x4, x2, x3)

inst_1096:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x300 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x0a9 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x015 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7700; op2val:0x38a9;
op3val:0x7415; valaddr_reg:x1; val_offset:3183*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 3183*FLEN/8, x4, x2, x3)

inst_1097:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x300 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x0a9 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x015 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7700; op2val:0x38a9;
op3val:0x7415; valaddr_reg:x1; val_offset:3186*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 3186*FLEN/8, x4, x2, x3)

inst_1098:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x300 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x0a9 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x015 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7700; op2val:0x38a9;
op3val:0x7415; valaddr_reg:x1; val_offset:3189*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 3189*FLEN/8, x4, x2, x3)

inst_1099:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x300 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x0a9 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x015 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7700; op2val:0x38a9;
op3val:0x7415; valaddr_reg:x1; val_offset:3192*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 3192*FLEN/8, x4, x2, x3)

inst_1100:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x055 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x11b and fs3 == 0 and fe3 == 0x1d and fm3 == 0x188 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7855; op2val:0x391b;
op3val:0x7588; valaddr_reg:x1; val_offset:3195*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 3195*FLEN/8, x4, x2, x3)

inst_1101:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x055 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x11b and fs3 == 0 and fe3 == 0x1d and fm3 == 0x188 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7855; op2val:0x391b;
op3val:0x7588; valaddr_reg:x1; val_offset:3198*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 3198*FLEN/8, x4, x2, x3)

inst_1102:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x055 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x11b and fs3 == 0 and fe3 == 0x1d and fm3 == 0x188 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7855; op2val:0x391b;
op3val:0x7588; valaddr_reg:x1; val_offset:3201*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 3201*FLEN/8, x4, x2, x3)

inst_1103:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x055 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x11b and fs3 == 0 and fe3 == 0x1d and fm3 == 0x188 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7855; op2val:0x391b;
op3val:0x7588; valaddr_reg:x1; val_offset:3204*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 3204*FLEN/8, x4, x2, x3)

inst_1104:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x055 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x11b and fs3 == 0 and fe3 == 0x1d and fm3 == 0x188 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7855; op2val:0x391b;
op3val:0x7588; valaddr_reg:x1; val_offset:3207*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 3207*FLEN/8, x4, x2, x3)

inst_1105:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x05b and fs2 == 0 and fe2 == 0x0f and fm2 == 0x27d and fs3 == 0 and fe3 == 0x1e and fm3 == 0x311 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x785b; op2val:0x3e7d;
op3val:0x7b11; valaddr_reg:x1; val_offset:3210*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 3210*FLEN/8, x4, x2, x3)

inst_1106:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x05b and fs2 == 0 and fe2 == 0x0f and fm2 == 0x27d and fs3 == 0 and fe3 == 0x1e and fm3 == 0x311 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x785b; op2val:0x3e7d;
op3val:0x7b11; valaddr_reg:x1; val_offset:3213*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 3213*FLEN/8, x4, x2, x3)

inst_1107:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x05b and fs2 == 0 and fe2 == 0x0f and fm2 == 0x27d and fs3 == 0 and fe3 == 0x1e and fm3 == 0x311 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x785b; op2val:0x3e7d;
op3val:0x7b11; valaddr_reg:x1; val_offset:3216*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 3216*FLEN/8, x4, x2, x3)

inst_1108:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x05b and fs2 == 0 and fe2 == 0x0f and fm2 == 0x27d and fs3 == 0 and fe3 == 0x1e and fm3 == 0x311 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x785b; op2val:0x3e7d;
op3val:0x7b11; valaddr_reg:x1; val_offset:3219*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 3219*FLEN/8, x4, x2, x3)

inst_1109:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x05b and fs2 == 0 and fe2 == 0x0f and fm2 == 0x27d and fs3 == 0 and fe3 == 0x1e and fm3 == 0x311 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x785b; op2val:0x3e7d;
op3val:0x7b11; valaddr_reg:x1; val_offset:3222*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 3222*FLEN/8, x4, x2, x3)

inst_1110:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x33e and fs2 == 0 and fe2 == 0x10 and fm2 == 0x055 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3d8 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x773e; op2val:0x4055;
op3val:0x7bd8; valaddr_reg:x1; val_offset:3225*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 3225*FLEN/8, x4, x2, x3)

inst_1111:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x33e and fs2 == 0 and fe2 == 0x10 and fm2 == 0x055 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3d8 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x773e; op2val:0x4055;
op3val:0x7bd8; valaddr_reg:x1; val_offset:3228*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 3228*FLEN/8, x4, x2, x3)

inst_1112:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x33e and fs2 == 0 and fe2 == 0x10 and fm2 == 0x055 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3d8 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x773e; op2val:0x4055;
op3val:0x7bd8; valaddr_reg:x1; val_offset:3231*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 3231*FLEN/8, x4, x2, x3)

inst_1113:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x33e and fs2 == 0 and fe2 == 0x10 and fm2 == 0x055 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3d8 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x773e; op2val:0x4055;
op3val:0x7bd8; valaddr_reg:x1; val_offset:3234*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 3234*FLEN/8, x4, x2, x3)

inst_1114:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x33e and fs2 == 0 and fe2 == 0x10 and fm2 == 0x055 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3d8 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x773e; op2val:0x4055;
op3val:0x7bd8; valaddr_reg:x1; val_offset:3237*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 3237*FLEN/8, x4, x2, x3)

inst_1115:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1be and fs2 == 0 and fe2 == 0x0b and fm2 == 0x013 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x1da and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x79be; op2val:0x2c13;
op3val:0x69da; valaddr_reg:x1; val_offset:3240*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 3240*FLEN/8, x4, x2, x3)

inst_1116:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1be and fs2 == 0 and fe2 == 0x0b and fm2 == 0x013 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x1da and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x79be; op2val:0x2c13;
op3val:0x69da; valaddr_reg:x1; val_offset:3243*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 3243*FLEN/8, x4, x2, x3)

inst_1117:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1be and fs2 == 0 and fe2 == 0x0b and fm2 == 0x013 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x1da and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x79be; op2val:0x2c13;
op3val:0x69da; valaddr_reg:x1; val_offset:3246*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 3246*FLEN/8, x4, x2, x3)

inst_1118:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1be and fs2 == 0 and fe2 == 0x0b and fm2 == 0x013 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x1da and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x79be; op2val:0x2c13;
op3val:0x69da; valaddr_reg:x1; val_offset:3249*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:96 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 96, 0, x1, 3249*FLEN/8, x4, x2, x3)

inst_1119:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1be and fs2 == 0 and fe2 == 0x0b and fm2 == 0x013 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x1da and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x79be; op2val:0x2c13;
op3val:0x69da; valaddr_reg:x1; val_offset:3252*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 3252*FLEN/8, x4, x2, x3)

inst_1120:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x257 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x024 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x292 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a57; op2val:0x3c24;
op3val:0x7a92; valaddr_reg:x1; val_offset:3255*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 3255*FLEN/8, x4, x2, x3)

inst_1121:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x257 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x024 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x292 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a57; op2val:0x3c24;
op3val:0x7a92; valaddr_reg:x1; val_offset:3258*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 3258*FLEN/8, x4, x2, x3)

inst_1122:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x257 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x024 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x292 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a57; op2val:0x3c24;
op3val:0x7a92; valaddr_reg:x1; val_offset:3261*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 3261*FLEN/8, x4, x2, x3)

inst_1123:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x3c1 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x050 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x02f and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x77c1; op2val:0x3850;
op3val:0x742f; valaddr_reg:x1; val_offset:3264*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 3264*FLEN/8, x4, x2, x3)

inst_1124:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x3c1 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x050 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x02f and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x77c1; op2val:0x3850;
op3val:0x742f; valaddr_reg:x1; val_offset:3267*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 3267*FLEN/8, x4, x2, x3)

inst_1125:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x3c1 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x050 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x02f and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x77c1; op2val:0x3850;
op3val:0x742f; valaddr_reg:x1; val_offset:3270*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 3270*FLEN/8, x4, x2, x3)

inst_1126:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x3c1 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x050 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x02f and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x77c1; op2val:0x3850;
op3val:0x742f; valaddr_reg:x1; val_offset:3273*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 3273*FLEN/8, x4, x2, x3)

inst_1127:
// fs1 == 0 and fe1 == 0x13 and fm1 == 0x3a5 and fs2 == 0 and fe2 == 0x19 and fm2 == 0x18b and fs3 == 0 and fe3 == 0x1e and fm3 == 0x14c and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x4fa5; op2val:0x658b;
op3val:0x794c; valaddr_reg:x1; val_offset:3276*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:32 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 32, 0, x1, 3276*FLEN/8, x4, x2, x3)

inst_1128:
// fs1 == 0 and fe1 == 0x13 and fm1 == 0x3a5 and fs2 == 0 and fe2 == 0x19 and fm2 == 0x18b and fs3 == 0 and fe3 == 0x1e and fm3 == 0x14c and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x4fa5; op2val:0x658b;
op3val:0x794c; valaddr_reg:x1; val_offset:3279*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:128 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 128, 0, x1, 3279*FLEN/8, x4, x2, x3)

inst_1129:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1f7 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x020 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x228 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x75f7; op2val:0x4020;
op3val:0x7a28; valaddr_reg:x1; val_offset:3282*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:64 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 64, 0, x1, 3282*FLEN/8, x4, x2, x3)

inst_1130:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x05c and fs2 == 0 and fe2 == 0x10 and fm2 == 0x1e1 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x269 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x745c; op2val:0x41e1;
op3val:0x7a69; valaddr_reg:x1; val_offset:3285*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 3285*FLEN/8, x4, x2, x3)

inst_1131:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1d5 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x089 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x29e and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0x0000  
/* opcode: fnmadd.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x79d5; op2val:0x3889;
op3val:0x769e; valaddr_reg:x1; val_offset:3288*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.h, x31, x30, x29, x28, dyn, 0, 0, x1, 3288*FLEN/8, x4, x2, x3)
#endif


RVTEST_CODE_END
RVMODEL_HALT

RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
.word 0xabecafeb
.word 0xbecafeba
.word 0xecafebab
test_dataset_0:
NAN_BOXED(31319,32,FLEN)
NAN_BOXED(15396,32,FLEN)
NAN_BOXED(31319,32,FLEN)
NAN_BOXED(31319,32,FLEN)
NAN_BOXED(15396,32,FLEN)
NAN_BOXED(15396,32,FLEN)
NAN_BOXED(31319,32,FLEN)
NAN_BOXED(15396,32,FLEN)
NAN_BOXED(31378,32,FLEN)
NAN_BOXED(31319,32,FLEN)
NAN_BOXED(15396,32,FLEN)
NAN_BOXED(31378,32,FLEN)
NAN_BOXED(31319,32,FLEN)
NAN_BOXED(15396,32,FLEN)
NAN_BOXED(31319,32,FLEN)
NAN_BOXED(30657,32,FLEN)
NAN_BOXED(30657,32,FLEN)
NAN_BOXED(30657,32,FLEN)
NAN_BOXED(30657,32,FLEN)
NAN_BOXED(30657,32,FLEN)
NAN_BOXED(29743,32,FLEN)
NAN_BOXED(30657,32,FLEN)
NAN_BOXED(14416,32,FLEN)
NAN_BOXED(14416,32,FLEN)
NAN_BOXED(30657,32,FLEN)
NAN_BOXED(14416,32,FLEN)
NAN_BOXED(29743,32,FLEN)
NAN_BOXED(30657,32,FLEN)
NAN_BOXED(30657,32,FLEN)
NAN_BOXED(30657,32,FLEN)
NAN_BOXED(20389,32,FLEN)
NAN_BOXED(25995,32,FLEN)
NAN_BOXED(31052,32,FLEN)
NAN_BOXED(20389,32,FLEN)
NAN_BOXED(20389,32,FLEN)
NAN_BOXED(31052,32,FLEN)
test_dataset_1:
NAN_BOXED(20389,32,FLEN)
NAN_BOXED(25995,32,FLEN)
NAN_BOXED(31052,32,FLEN)
NAN_BOXED(20389,32,FLEN)
NAN_BOXED(25995,32,FLEN)
NAN_BOXED(31052,32,FLEN)
NAN_BOXED(20389,32,FLEN)
NAN_BOXED(25995,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(30597,32,FLEN)
NAN_BOXED(15990,32,FLEN)
NAN_BOXED(31251,32,FLEN)
NAN_BOXED(30597,32,FLEN)
NAN_BOXED(15990,32,FLEN)
NAN_BOXED(31251,32,FLEN)
NAN_BOXED(30597,32,FLEN)
NAN_BOXED(15990,32,FLEN)
NAN_BOXED(31251,32,FLEN)
NAN_BOXED(30597,32,FLEN)
NAN_BOXED(15990,32,FLEN)
NAN_BOXED(31251,32,FLEN)
NAN_BOXED(30597,32,FLEN)
NAN_BOXED(15990,32,FLEN)
NAN_BOXED(31251,32,FLEN)
NAN_BOXED(30199,32,FLEN)
NAN_BOXED(16416,32,FLEN)
NAN_BOXED(31272,32,FLEN)
NAN_BOXED(30199,32,FLEN)
NAN_BOXED(16416,32,FLEN)
NAN_BOXED(31272,32,FLEN)
NAN_BOXED(30199,32,FLEN)
NAN_BOXED(16416,32,FLEN)
NAN_BOXED(31272,32,FLEN)
test_dataset_2:
NAN_BOXED(30199,32,FLEN)
NAN_BOXED(16416,32,FLEN)
NAN_BOXED(31272,32,FLEN)
NAN_BOXED(30199,32,FLEN)
NAN_BOXED(16416,32,FLEN)
NAN_BOXED(31272,32,FLEN)
NAN_BOXED(29788,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(31337,32,FLEN)
NAN_BOXED(29788,32,FLEN)
NAN_BOXED(16865,32,FLEN)
NAN_BOXED(31337,32,FLEN)
NAN_BOXED(29788,32,FLEN)
NAN_BOXED(16865,32,FLEN)
NAN_BOXED(31337,32,FLEN)
NAN_BOXED(29788,32,FLEN)
NAN_BOXED(16865,32,FLEN)
NAN_BOXED(31337,32,FLEN)
NAN_BOXED(29788,32,FLEN)
NAN_BOXED(16865,32,FLEN)
NAN_BOXED(31337,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(14473,32,FLEN)
NAN_BOXED(30366,32,FLEN)
NAN_BOXED(31189,32,FLEN)
NAN_BOXED(14473,32,FLEN)
NAN_BOXED(30366,32,FLEN)
NAN_BOXED(31189,32,FLEN)
NAN_BOXED(14473,32,FLEN)
NAN_BOXED(30366,32,FLEN)
NAN_BOXED(31189,32,FLEN)
NAN_BOXED(14473,32,FLEN)
NAN_BOXED(30366,32,FLEN)
NAN_BOXED(31189,32,FLEN)
NAN_BOXED(14473,32,FLEN)
NAN_BOXED(30366,32,FLEN)
test_dataset_3:
NAN_BOXED(30797,16,FLEN)
NAN_BOXED(15633,16,FLEN)
NAN_BOXED(31092,16,FLEN)
NAN_BOXED(30797,16,FLEN)
NAN_BOXED(15633,16,FLEN)
NAN_BOXED(31092,16,FLEN)
NAN_BOXED(30797,16,FLEN)
NAN_BOXED(15633,16,FLEN)
NAN_BOXED(31092,16,FLEN)
NAN_BOXED(30797,16,FLEN)
NAN_BOXED(15633,16,FLEN)
NAN_BOXED(31092,16,FLEN)
NAN_BOXED(30797,16,FLEN)
NAN_BOXED(15633,16,FLEN)
NAN_BOXED(31092,16,FLEN)
NAN_BOXED(29228,16,FLEN)
NAN_BOXED(16828,16,FLEN)
NAN_BOXED(30829,16,FLEN)
NAN_BOXED(29228,16,FLEN)
NAN_BOXED(16828,16,FLEN)
NAN_BOXED(30829,16,FLEN)
NAN_BOXED(29228,16,FLEN)
NAN_BOXED(16828,16,FLEN)
NAN_BOXED(30829,16,FLEN)
NAN_BOXED(29228,16,FLEN)
NAN_BOXED(16828,16,FLEN)
NAN_BOXED(30829,16,FLEN)
NAN_BOXED(29228,16,FLEN)
NAN_BOXED(16828,16,FLEN)
NAN_BOXED(30829,16,FLEN)
NAN_BOXED(31344,16,FLEN)
NAN_BOXED(13638,16,FLEN)
NAN_BOXED(29759,16,FLEN)
NAN_BOXED(31344,16,FLEN)
NAN_BOXED(13638,16,FLEN)
NAN_BOXED(29759,16,FLEN)
NAN_BOXED(31344,16,FLEN)
NAN_BOXED(13638,16,FLEN)
NAN_BOXED(29759,16,FLEN)
NAN_BOXED(31344,16,FLEN)
NAN_BOXED(13638,16,FLEN)
NAN_BOXED(29759,16,FLEN)
NAN_BOXED(31344,16,FLEN)
NAN_BOXED(13638,16,FLEN)
NAN_BOXED(29759,16,FLEN)
NAN_BOXED(31340,16,FLEN)
NAN_BOXED(15060,16,FLEN)
NAN_BOXED(31099,16,FLEN)
NAN_BOXED(31340,16,FLEN)
NAN_BOXED(15060,16,FLEN)
NAN_BOXED(31099,16,FLEN)
NAN_BOXED(31340,16,FLEN)
NAN_BOXED(15060,16,FLEN)
NAN_BOXED(31099,16,FLEN)
NAN_BOXED(31340,16,FLEN)
NAN_BOXED(15060,16,FLEN)
NAN_BOXED(31099,16,FLEN)
NAN_BOXED(31340,16,FLEN)
NAN_BOXED(15060,16,FLEN)
NAN_BOXED(31099,16,FLEN)
NAN_BOXED(31424,16,FLEN)
NAN_BOXED(13916,16,FLEN)
NAN_BOXED(30045,16,FLEN)
NAN_BOXED(31424,16,FLEN)
NAN_BOXED(13916,16,FLEN)
NAN_BOXED(30045,16,FLEN)
NAN_BOXED(31424,16,FLEN)
NAN_BOXED(13916,16,FLEN)
NAN_BOXED(30045,16,FLEN)
NAN_BOXED(31424,16,FLEN)
NAN_BOXED(13916,16,FLEN)
NAN_BOXED(30045,16,FLEN)
NAN_BOXED(31424,16,FLEN)
NAN_BOXED(13916,16,FLEN)
NAN_BOXED(30045,16,FLEN)
NAN_BOXED(28149,16,FLEN)
NAN_BOXED(18507,16,FLEN)
NAN_BOXED(31334,16,FLEN)
NAN_BOXED(28149,16,FLEN)
NAN_BOXED(18507,16,FLEN)
NAN_BOXED(31334,16,FLEN)
NAN_BOXED(28149,16,FLEN)
NAN_BOXED(18507,16,FLEN)
NAN_BOXED(31334,16,FLEN)
NAN_BOXED(28149,16,FLEN)
NAN_BOXED(18507,16,FLEN)
NAN_BOXED(31334,16,FLEN)
NAN_BOXED(28149,16,FLEN)
NAN_BOXED(18507,16,FLEN)
NAN_BOXED(31334,16,FLEN)
NAN_BOXED(31343,16,FLEN)
NAN_BOXED(14444,16,FLEN)
NAN_BOXED(30494,16,FLEN)
NAN_BOXED(31343,16,FLEN)
NAN_BOXED(14444,16,FLEN)
NAN_BOXED(30494,16,FLEN)
NAN_BOXED(31343,16,FLEN)
NAN_BOXED(14444,16,FLEN)
NAN_BOXED(30494,16,FLEN)
NAN_BOXED(31343,16,FLEN)
NAN_BOXED(14444,16,FLEN)
NAN_BOXED(30494,16,FLEN)
NAN_BOXED(31343,16,FLEN)
NAN_BOXED(14444,16,FLEN)
NAN_BOXED(30494,16,FLEN)
NAN_BOXED(28159,16,FLEN)
NAN_BOXED(16436,16,FLEN)
NAN_BOXED(29262,16,FLEN)
NAN_BOXED(28159,16,FLEN)
NAN_BOXED(16436,16,FLEN)
NAN_BOXED(29262,16,FLEN)
NAN_BOXED(28159,16,FLEN)
NAN_BOXED(16436,16,FLEN)
NAN_BOXED(29262,16,FLEN)
NAN_BOXED(28159,16,FLEN)
NAN_BOXED(16436,16,FLEN)
NAN_BOXED(29262,16,FLEN)
NAN_BOXED(28159,16,FLEN)
NAN_BOXED(16436,16,FLEN)
NAN_BOXED(29262,16,FLEN)
NAN_BOXED(30995,16,FLEN)
NAN_BOXED(14166,16,FLEN)
NAN_BOXED(29864,16,FLEN)
NAN_BOXED(30995,16,FLEN)
NAN_BOXED(14166,16,FLEN)
NAN_BOXED(29864,16,FLEN)
NAN_BOXED(30995,16,FLEN)
NAN_BOXED(14166,16,FLEN)
NAN_BOXED(29864,16,FLEN)
NAN_BOXED(30995,16,FLEN)
NAN_BOXED(14166,16,FLEN)
NAN_BOXED(29864,16,FLEN)
NAN_BOXED(30995,16,FLEN)
NAN_BOXED(14166,16,FLEN)
NAN_BOXED(29864,16,FLEN)
NAN_BOXED(31643,16,FLEN)
NAN_BOXED(14579,16,FLEN)
NAN_BOXED(30900,16,FLEN)
NAN_BOXED(31643,16,FLEN)
NAN_BOXED(14579,16,FLEN)
NAN_BOXED(30900,16,FLEN)
NAN_BOXED(31643,16,FLEN)
NAN_BOXED(14579,16,FLEN)
NAN_BOXED(30900,16,FLEN)
NAN_BOXED(31643,16,FLEN)
NAN_BOXED(14579,16,FLEN)
NAN_BOXED(30900,16,FLEN)
NAN_BOXED(31643,16,FLEN)
NAN_BOXED(14579,16,FLEN)
NAN_BOXED(30900,16,FLEN)
NAN_BOXED(29292,16,FLEN)
NAN_BOXED(17030,16,FLEN)
NAN_BOXED(31037,16,FLEN)
NAN_BOXED(29292,16,FLEN)
NAN_BOXED(17030,16,FLEN)
NAN_BOXED(31037,16,FLEN)
NAN_BOXED(29292,16,FLEN)
NAN_BOXED(17030,16,FLEN)
NAN_BOXED(31037,16,FLEN)
NAN_BOXED(29292,16,FLEN)
NAN_BOXED(17030,16,FLEN)
NAN_BOXED(31037,16,FLEN)
NAN_BOXED(29292,16,FLEN)
NAN_BOXED(17030,16,FLEN)
NAN_BOXED(31037,16,FLEN)
NAN_BOXED(30147,16,FLEN)
NAN_BOXED(16685,16,FLEN)
NAN_BOXED(31605,16,FLEN)
NAN_BOXED(30147,16,FLEN)
NAN_BOXED(16685,16,FLEN)
NAN_BOXED(31605,16,FLEN)
NAN_BOXED(30147,16,FLEN)
NAN_BOXED(16685,16,FLEN)
NAN_BOXED(31605,16,FLEN)
NAN_BOXED(30147,16,FLEN)
NAN_BOXED(16685,16,FLEN)
NAN_BOXED(31605,16,FLEN)
NAN_BOXED(30147,16,FLEN)
NAN_BOXED(16685,16,FLEN)
NAN_BOXED(31605,16,FLEN)
NAN_BOXED(31557,16,FLEN)
NAN_BOXED(14470,16,FLEN)
NAN_BOXED(30749,16,FLEN)
NAN_BOXED(31557,16,FLEN)
NAN_BOXED(14470,16,FLEN)
NAN_BOXED(30749,16,FLEN)
NAN_BOXED(31557,16,FLEN)
NAN_BOXED(14470,16,FLEN)
NAN_BOXED(30749,16,FLEN)
NAN_BOXED(31557,16,FLEN)
NAN_BOXED(14470,16,FLEN)
NAN_BOXED(30749,16,FLEN)
NAN_BOXED(31557,16,FLEN)
NAN_BOXED(14470,16,FLEN)
NAN_BOXED(30749,16,FLEN)
NAN_BOXED(31015,16,FLEN)
NAN_BOXED(15444,16,FLEN)
NAN_BOXED(31124,16,FLEN)
NAN_BOXED(31015,16,FLEN)
NAN_BOXED(15444,16,FLEN)
NAN_BOXED(31124,16,FLEN)
NAN_BOXED(31015,16,FLEN)
NAN_BOXED(15444,16,FLEN)
NAN_BOXED(31124,16,FLEN)
NAN_BOXED(31015,16,FLEN)
NAN_BOXED(15444,16,FLEN)
NAN_BOXED(31124,16,FLEN)
NAN_BOXED(31015,16,FLEN)
NAN_BOXED(15444,16,FLEN)
NAN_BOXED(31124,16,FLEN)
NAN_BOXED(31344,16,FLEN)
NAN_BOXED(15577,16,FLEN)
NAN_BOXED(31694,16,FLEN)
NAN_BOXED(31344,16,FLEN)
NAN_BOXED(15577,16,FLEN)
NAN_BOXED(31694,16,FLEN)
NAN_BOXED(31344,16,FLEN)
NAN_BOXED(15577,16,FLEN)
NAN_BOXED(31694,16,FLEN)
NAN_BOXED(31344,16,FLEN)
NAN_BOXED(15577,16,FLEN)
NAN_BOXED(31694,16,FLEN)
NAN_BOXED(31344,16,FLEN)
NAN_BOXED(15577,16,FLEN)
NAN_BOXED(31694,16,FLEN)
NAN_BOXED(26438,16,FLEN)
NAN_BOXED(19034,16,FLEN)
NAN_BOXED(30151,16,FLEN)
NAN_BOXED(26438,16,FLEN)
NAN_BOXED(19034,16,FLEN)
NAN_BOXED(30151,16,FLEN)
NAN_BOXED(26438,16,FLEN)
NAN_BOXED(19034,16,FLEN)
NAN_BOXED(30151,16,FLEN)
NAN_BOXED(26438,16,FLEN)
NAN_BOXED(19034,16,FLEN)
NAN_BOXED(30151,16,FLEN)
NAN_BOXED(26438,16,FLEN)
NAN_BOXED(19034,16,FLEN)
NAN_BOXED(30151,16,FLEN)
NAN_BOXED(30927,16,FLEN)
NAN_BOXED(14347,16,FLEN)
NAN_BOXED(29917,16,FLEN)
NAN_BOXED(30927,16,FLEN)
NAN_BOXED(14347,16,FLEN)
NAN_BOXED(29917,16,FLEN)
NAN_BOXED(30927,16,FLEN)
NAN_BOXED(14347,16,FLEN)
NAN_BOXED(29917,16,FLEN)
NAN_BOXED(30927,16,FLEN)
NAN_BOXED(14347,16,FLEN)
NAN_BOXED(29917,16,FLEN)
NAN_BOXED(30927,16,FLEN)
NAN_BOXED(14347,16,FLEN)
NAN_BOXED(29917,16,FLEN)
NAN_BOXED(30902,16,FLEN)
NAN_BOXED(12511,16,FLEN)
NAN_BOXED(28092,16,FLEN)
NAN_BOXED(30902,16,FLEN)
NAN_BOXED(12511,16,FLEN)
NAN_BOXED(28092,16,FLEN)
NAN_BOXED(30902,16,FLEN)
NAN_BOXED(12511,16,FLEN)
NAN_BOXED(28092,16,FLEN)
NAN_BOXED(30902,16,FLEN)
NAN_BOXED(12511,16,FLEN)
NAN_BOXED(28092,16,FLEN)
NAN_BOXED(30902,16,FLEN)
NAN_BOXED(12511,16,FLEN)
NAN_BOXED(28092,16,FLEN)
NAN_BOXED(31497,16,FLEN)
NAN_BOXED(14534,16,FLEN)
NAN_BOXED(30771,16,FLEN)
NAN_BOXED(31497,16,FLEN)
NAN_BOXED(14534,16,FLEN)
NAN_BOXED(30771,16,FLEN)
NAN_BOXED(31497,16,FLEN)
NAN_BOXED(14534,16,FLEN)
NAN_BOXED(30771,16,FLEN)
NAN_BOXED(31497,16,FLEN)
NAN_BOXED(14534,16,FLEN)
NAN_BOXED(30771,16,FLEN)
NAN_BOXED(31497,16,FLEN)
NAN_BOXED(14534,16,FLEN)
NAN_BOXED(30771,16,FLEN)
NAN_BOXED(28537,16,FLEN)
NAN_BOXED(17836,16,FLEN)
NAN_BOXED(31052,16,FLEN)
NAN_BOXED(28537,16,FLEN)
NAN_BOXED(17836,16,FLEN)
NAN_BOXED(31052,16,FLEN)
NAN_BOXED(28537,16,FLEN)
NAN_BOXED(17836,16,FLEN)
NAN_BOXED(31052,16,FLEN)
NAN_BOXED(28537,16,FLEN)
NAN_BOXED(17836,16,FLEN)
NAN_BOXED(31052,16,FLEN)
NAN_BOXED(28537,16,FLEN)
NAN_BOXED(17836,16,FLEN)
NAN_BOXED(31052,16,FLEN)
NAN_BOXED(29950,16,FLEN)
NAN_BOXED(14598,16,FLEN)
NAN_BOXED(29254,16,FLEN)
NAN_BOXED(29950,16,FLEN)
NAN_BOXED(14598,16,FLEN)
NAN_BOXED(29254,16,FLEN)
NAN_BOXED(29950,16,FLEN)
NAN_BOXED(14598,16,FLEN)
NAN_BOXED(29254,16,FLEN)
NAN_BOXED(29950,16,FLEN)
NAN_BOXED(14598,16,FLEN)
NAN_BOXED(29254,16,FLEN)
NAN_BOXED(29950,16,FLEN)
NAN_BOXED(14598,16,FLEN)
NAN_BOXED(29254,16,FLEN)
NAN_BOXED(30652,16,FLEN)
NAN_BOXED(13457,16,FLEN)
NAN_BOXED(28778,16,FLEN)
NAN_BOXED(30652,16,FLEN)
NAN_BOXED(13457,16,FLEN)
NAN_BOXED(28778,16,FLEN)
NAN_BOXED(30652,16,FLEN)
NAN_BOXED(13457,16,FLEN)
NAN_BOXED(28778,16,FLEN)
NAN_BOXED(30652,16,FLEN)
NAN_BOXED(13457,16,FLEN)
NAN_BOXED(28778,16,FLEN)
NAN_BOXED(30652,16,FLEN)
NAN_BOXED(13457,16,FLEN)
NAN_BOXED(28778,16,FLEN)
NAN_BOXED(29366,16,FLEN)
NAN_BOXED(17439,16,FLEN)
NAN_BOXED(31467,16,FLEN)
NAN_BOXED(29366,16,FLEN)
NAN_BOXED(17439,16,FLEN)
NAN_BOXED(31467,16,FLEN)
NAN_BOXED(29366,16,FLEN)
NAN_BOXED(17439,16,FLEN)
NAN_BOXED(31467,16,FLEN)
NAN_BOXED(29366,16,FLEN)
NAN_BOXED(17439,16,FLEN)
NAN_BOXED(31467,16,FLEN)
NAN_BOXED(29366,16,FLEN)
NAN_BOXED(17439,16,FLEN)
NAN_BOXED(31467,16,FLEN)
NAN_BOXED(31125,16,FLEN)
NAN_BOXED(9368,16,FLEN)
NAN_BOXED(25194,16,FLEN)
NAN_BOXED(31125,16,FLEN)
NAN_BOXED(9368,16,FLEN)
NAN_BOXED(25194,16,FLEN)
NAN_BOXED(31125,16,FLEN)
NAN_BOXED(9368,16,FLEN)
NAN_BOXED(25194,16,FLEN)
NAN_BOXED(31125,16,FLEN)
NAN_BOXED(9368,16,FLEN)
NAN_BOXED(25194,16,FLEN)
NAN_BOXED(31125,16,FLEN)
NAN_BOXED(9368,16,FLEN)
NAN_BOXED(25194,16,FLEN)
NAN_BOXED(31288,16,FLEN)
NAN_BOXED(9630,16,FLEN)
NAN_BOXED(25694,16,FLEN)
NAN_BOXED(31288,16,FLEN)
NAN_BOXED(9630,16,FLEN)
NAN_BOXED(25694,16,FLEN)
NAN_BOXED(31288,16,FLEN)
NAN_BOXED(9630,16,FLEN)
NAN_BOXED(25694,16,FLEN)
NAN_BOXED(31288,16,FLEN)
NAN_BOXED(9630,16,FLEN)
NAN_BOXED(25694,16,FLEN)
NAN_BOXED(31288,16,FLEN)
NAN_BOXED(9630,16,FLEN)
NAN_BOXED(25694,16,FLEN)
NAN_BOXED(30034,16,FLEN)
NAN_BOXED(16750,16,FLEN)
NAN_BOXED(31547,16,FLEN)
NAN_BOXED(30034,16,FLEN)
NAN_BOXED(16750,16,FLEN)
NAN_BOXED(31547,16,FLEN)
NAN_BOXED(30034,16,FLEN)
NAN_BOXED(16750,16,FLEN)
NAN_BOXED(31547,16,FLEN)
NAN_BOXED(30034,16,FLEN)
NAN_BOXED(16750,16,FLEN)
NAN_BOXED(31547,16,FLEN)
NAN_BOXED(30034,16,FLEN)
NAN_BOXED(16750,16,FLEN)
NAN_BOXED(31547,16,FLEN)
NAN_BOXED(30965,16,FLEN)
NAN_BOXED(14309,16,FLEN)
NAN_BOXED(29925,16,FLEN)
NAN_BOXED(30965,16,FLEN)
NAN_BOXED(14309,16,FLEN)
NAN_BOXED(29925,16,FLEN)
NAN_BOXED(30965,16,FLEN)
NAN_BOXED(14309,16,FLEN)
NAN_BOXED(29925,16,FLEN)
NAN_BOXED(30965,16,FLEN)
NAN_BOXED(14309,16,FLEN)
NAN_BOXED(29925,16,FLEN)
NAN_BOXED(30965,16,FLEN)
NAN_BOXED(14309,16,FLEN)
NAN_BOXED(29925,16,FLEN)
NAN_BOXED(30217,16,FLEN)
NAN_BOXED(15391,16,FLEN)
NAN_BOXED(30265,16,FLEN)
NAN_BOXED(30217,16,FLEN)
NAN_BOXED(15391,16,FLEN)
NAN_BOXED(30265,16,FLEN)
NAN_BOXED(30217,16,FLEN)
NAN_BOXED(15391,16,FLEN)
NAN_BOXED(30265,16,FLEN)
NAN_BOXED(30217,16,FLEN)
NAN_BOXED(15391,16,FLEN)
NAN_BOXED(30265,16,FLEN)
NAN_BOXED(30217,16,FLEN)
NAN_BOXED(15391,16,FLEN)
NAN_BOXED(30265,16,FLEN)
NAN_BOXED(28686,16,FLEN)
NAN_BOXED(18401,16,FLEN)
NAN_BOXED(31742,16,FLEN)
NAN_BOXED(28686,16,FLEN)
NAN_BOXED(18401,16,FLEN)
NAN_BOXED(31742,16,FLEN)
NAN_BOXED(28686,16,FLEN)
NAN_BOXED(18401,16,FLEN)
NAN_BOXED(31742,16,FLEN)
NAN_BOXED(28686,16,FLEN)
NAN_BOXED(18401,16,FLEN)
NAN_BOXED(31742,16,FLEN)
NAN_BOXED(28686,16,FLEN)
NAN_BOXED(18401,16,FLEN)
NAN_BOXED(31742,16,FLEN)
NAN_BOXED(27363,16,FLEN)
NAN_BOXED(18394,16,FLEN)
NAN_BOXED(30403,16,FLEN)
NAN_BOXED(27363,16,FLEN)
NAN_BOXED(18394,16,FLEN)
NAN_BOXED(30403,16,FLEN)
NAN_BOXED(27363,16,FLEN)
NAN_BOXED(18394,16,FLEN)
NAN_BOXED(30403,16,FLEN)
NAN_BOXED(27363,16,FLEN)
NAN_BOXED(18394,16,FLEN)
NAN_BOXED(30403,16,FLEN)
NAN_BOXED(27363,16,FLEN)
NAN_BOXED(18394,16,FLEN)
NAN_BOXED(30403,16,FLEN)
NAN_BOXED(31223,16,FLEN)
NAN_BOXED(14403,16,FLEN)
NAN_BOXED(30300,16,FLEN)
NAN_BOXED(31223,16,FLEN)
NAN_BOXED(14403,16,FLEN)
NAN_BOXED(30300,16,FLEN)
NAN_BOXED(31223,16,FLEN)
NAN_BOXED(14403,16,FLEN)
NAN_BOXED(30300,16,FLEN)
NAN_BOXED(31223,16,FLEN)
NAN_BOXED(14403,16,FLEN)
NAN_BOXED(30300,16,FLEN)
NAN_BOXED(31223,16,FLEN)
NAN_BOXED(14403,16,FLEN)
NAN_BOXED(30300,16,FLEN)
NAN_BOXED(31704,16,FLEN)
NAN_BOXED(13312,16,FLEN)
NAN_BOXED(29656,16,FLEN)
NAN_BOXED(31704,16,FLEN)
NAN_BOXED(13312,16,FLEN)
NAN_BOXED(29656,16,FLEN)
NAN_BOXED(31704,16,FLEN)
NAN_BOXED(13312,16,FLEN)
NAN_BOXED(29656,16,FLEN)
NAN_BOXED(31704,16,FLEN)
NAN_BOXED(13312,16,FLEN)
NAN_BOXED(29656,16,FLEN)
NAN_BOXED(31704,16,FLEN)
NAN_BOXED(13312,16,FLEN)
NAN_BOXED(29656,16,FLEN)
NAN_BOXED(31700,16,FLEN)
NAN_BOXED(15178,16,FLEN)
NAN_BOXED(31522,16,FLEN)
NAN_BOXED(31700,16,FLEN)
NAN_BOXED(15178,16,FLEN)
NAN_BOXED(31522,16,FLEN)
NAN_BOXED(31700,16,FLEN)
NAN_BOXED(15178,16,FLEN)
NAN_BOXED(31522,16,FLEN)
NAN_BOXED(31700,16,FLEN)
NAN_BOXED(15178,16,FLEN)
NAN_BOXED(31522,16,FLEN)
NAN_BOXED(31700,16,FLEN)
NAN_BOXED(15178,16,FLEN)
NAN_BOXED(31522,16,FLEN)
NAN_BOXED(31067,16,FLEN)
NAN_BOXED(15695,16,FLEN)
NAN_BOXED(31516,16,FLEN)
NAN_BOXED(31067,16,FLEN)
NAN_BOXED(15695,16,FLEN)
NAN_BOXED(31516,16,FLEN)
NAN_BOXED(31067,16,FLEN)
NAN_BOXED(15695,16,FLEN)
NAN_BOXED(31516,16,FLEN)
NAN_BOXED(31067,16,FLEN)
NAN_BOXED(15695,16,FLEN)
NAN_BOXED(31516,16,FLEN)
NAN_BOXED(31067,16,FLEN)
NAN_BOXED(15695,16,FLEN)
NAN_BOXED(31516,16,FLEN)
NAN_BOXED(30502,16,FLEN)
NAN_BOXED(16239,16,FLEN)
NAN_BOXED(31397,16,FLEN)
NAN_BOXED(30502,16,FLEN)
NAN_BOXED(16239,16,FLEN)
NAN_BOXED(31397,16,FLEN)
NAN_BOXED(30502,16,FLEN)
NAN_BOXED(16239,16,FLEN)
NAN_BOXED(31397,16,FLEN)
NAN_BOXED(30502,16,FLEN)
NAN_BOXED(16239,16,FLEN)
NAN_BOXED(31397,16,FLEN)
NAN_BOXED(30502,16,FLEN)
NAN_BOXED(16239,16,FLEN)
NAN_BOXED(31397,16,FLEN)
NAN_BOXED(31325,16,FLEN)
NAN_BOXED(14641,16,FLEN)
NAN_BOXED(30753,16,FLEN)
NAN_BOXED(31325,16,FLEN)
NAN_BOXED(14641,16,FLEN)
NAN_BOXED(30753,16,FLEN)
NAN_BOXED(31325,16,FLEN)
NAN_BOXED(14641,16,FLEN)
NAN_BOXED(30753,16,FLEN)
NAN_BOXED(31325,16,FLEN)
NAN_BOXED(14641,16,FLEN)
NAN_BOXED(30753,16,FLEN)
NAN_BOXED(31325,16,FLEN)
NAN_BOXED(14641,16,FLEN)
NAN_BOXED(30753,16,FLEN)
NAN_BOXED(30600,16,FLEN)
NAN_BOXED(15870,16,FLEN)
NAN_BOXED(31140,16,FLEN)
NAN_BOXED(30600,16,FLEN)
NAN_BOXED(15870,16,FLEN)
NAN_BOXED(31140,16,FLEN)
NAN_BOXED(30600,16,FLEN)
NAN_BOXED(15870,16,FLEN)
NAN_BOXED(31140,16,FLEN)
NAN_BOXED(30600,16,FLEN)
NAN_BOXED(15870,16,FLEN)
NAN_BOXED(31140,16,FLEN)
NAN_BOXED(30600,16,FLEN)
NAN_BOXED(15870,16,FLEN)
NAN_BOXED(31140,16,FLEN)
NAN_BOXED(30346,16,FLEN)
NAN_BOXED(12985,16,FLEN)
NAN_BOXED(28031,16,FLEN)
NAN_BOXED(30346,16,FLEN)
NAN_BOXED(12985,16,FLEN)
NAN_BOXED(28031,16,FLEN)
NAN_BOXED(30346,16,FLEN)
NAN_BOXED(12985,16,FLEN)
NAN_BOXED(28031,16,FLEN)
NAN_BOXED(30346,16,FLEN)
NAN_BOXED(12985,16,FLEN)
NAN_BOXED(28031,16,FLEN)
NAN_BOXED(30346,16,FLEN)
NAN_BOXED(12985,16,FLEN)
NAN_BOXED(28031,16,FLEN)
NAN_BOXED(31224,16,FLEN)
NAN_BOXED(13746,16,FLEN)
NAN_BOXED(29760,16,FLEN)
NAN_BOXED(31224,16,FLEN)
NAN_BOXED(13746,16,FLEN)
NAN_BOXED(29760,16,FLEN)
NAN_BOXED(31224,16,FLEN)
NAN_BOXED(13746,16,FLEN)
NAN_BOXED(29760,16,FLEN)
NAN_BOXED(31224,16,FLEN)
NAN_BOXED(13746,16,FLEN)
NAN_BOXED(29760,16,FLEN)
NAN_BOXED(31224,16,FLEN)
NAN_BOXED(13746,16,FLEN)
NAN_BOXED(29760,16,FLEN)
NAN_BOXED(30668,16,FLEN)
NAN_BOXED(15982,16,FLEN)
NAN_BOXED(31300,16,FLEN)
NAN_BOXED(30668,16,FLEN)
NAN_BOXED(15982,16,FLEN)
NAN_BOXED(31300,16,FLEN)
NAN_BOXED(30668,16,FLEN)
NAN_BOXED(15982,16,FLEN)
NAN_BOXED(31300,16,FLEN)
NAN_BOXED(30668,16,FLEN)
NAN_BOXED(15982,16,FLEN)
NAN_BOXED(31300,16,FLEN)
NAN_BOXED(30668,16,FLEN)
NAN_BOXED(15982,16,FLEN)
NAN_BOXED(31300,16,FLEN)
NAN_BOXED(29057,16,FLEN)
NAN_BOXED(12305,16,FLEN)
NAN_BOXED(26009,16,FLEN)
NAN_BOXED(29057,16,FLEN)
NAN_BOXED(12305,16,FLEN)
NAN_BOXED(26009,16,FLEN)
NAN_BOXED(29057,16,FLEN)
NAN_BOXED(12305,16,FLEN)
NAN_BOXED(26009,16,FLEN)
NAN_BOXED(29057,16,FLEN)
NAN_BOXED(12305,16,FLEN)
NAN_BOXED(26009,16,FLEN)
NAN_BOXED(29057,16,FLEN)
NAN_BOXED(12305,16,FLEN)
NAN_BOXED(26009,16,FLEN)
NAN_BOXED(28646,16,FLEN)
NAN_BOXED(17605,16,FLEN)
NAN_BOXED(30902,16,FLEN)
NAN_BOXED(28646,16,FLEN)
NAN_BOXED(17605,16,FLEN)
NAN_BOXED(30902,16,FLEN)
NAN_BOXED(28646,16,FLEN)
NAN_BOXED(17605,16,FLEN)
NAN_BOXED(30902,16,FLEN)
NAN_BOXED(28646,16,FLEN)
NAN_BOXED(17605,16,FLEN)
NAN_BOXED(30902,16,FLEN)
NAN_BOXED(28646,16,FLEN)
NAN_BOXED(17605,16,FLEN)
NAN_BOXED(30902,16,FLEN)
NAN_BOXED(30150,16,FLEN)
NAN_BOXED(14765,16,FLEN)
NAN_BOXED(29721,16,FLEN)
NAN_BOXED(30150,16,FLEN)
NAN_BOXED(14765,16,FLEN)
NAN_BOXED(29721,16,FLEN)
NAN_BOXED(30150,16,FLEN)
NAN_BOXED(14765,16,FLEN)
NAN_BOXED(29721,16,FLEN)
NAN_BOXED(30150,16,FLEN)
NAN_BOXED(14765,16,FLEN)
NAN_BOXED(29721,16,FLEN)
NAN_BOXED(30150,16,FLEN)
NAN_BOXED(14765,16,FLEN)
NAN_BOXED(29721,16,FLEN)
NAN_BOXED(30520,16,FLEN)
NAN_BOXED(16411,16,FLEN)
NAN_BOXED(31594,16,FLEN)
NAN_BOXED(30520,16,FLEN)
NAN_BOXED(16411,16,FLEN)
NAN_BOXED(31594,16,FLEN)
NAN_BOXED(30520,16,FLEN)
NAN_BOXED(16411,16,FLEN)
NAN_BOXED(31594,16,FLEN)
NAN_BOXED(30520,16,FLEN)
NAN_BOXED(16411,16,FLEN)
NAN_BOXED(31594,16,FLEN)
NAN_BOXED(30520,16,FLEN)
NAN_BOXED(16411,16,FLEN)
NAN_BOXED(31594,16,FLEN)
NAN_BOXED(29715,16,FLEN)
NAN_BOXED(15986,16,FLEN)
NAN_BOXED(30352,16,FLEN)
NAN_BOXED(29715,16,FLEN)
NAN_BOXED(15986,16,FLEN)
NAN_BOXED(30352,16,FLEN)
NAN_BOXED(29715,16,FLEN)
NAN_BOXED(15986,16,FLEN)
NAN_BOXED(30352,16,FLEN)
NAN_BOXED(29715,16,FLEN)
NAN_BOXED(15986,16,FLEN)
NAN_BOXED(30352,16,FLEN)
NAN_BOXED(29715,16,FLEN)
NAN_BOXED(15986,16,FLEN)
NAN_BOXED(30352,16,FLEN)
NAN_BOXED(31495,16,FLEN)
NAN_BOXED(14737,16,FLEN)
NAN_BOXED(30949,16,FLEN)
NAN_BOXED(31495,16,FLEN)
NAN_BOXED(14737,16,FLEN)
NAN_BOXED(30949,16,FLEN)
NAN_BOXED(31495,16,FLEN)
NAN_BOXED(14737,16,FLEN)
NAN_BOXED(30949,16,FLEN)
NAN_BOXED(31495,16,FLEN)
NAN_BOXED(14737,16,FLEN)
NAN_BOXED(30949,16,FLEN)
NAN_BOXED(31495,16,FLEN)
NAN_BOXED(14737,16,FLEN)
NAN_BOXED(30949,16,FLEN)
NAN_BOXED(29768,16,FLEN)
NAN_BOXED(16150,16,FLEN)
NAN_BOXED(30615,16,FLEN)
NAN_BOXED(29768,16,FLEN)
NAN_BOXED(16150,16,FLEN)
NAN_BOXED(30615,16,FLEN)
NAN_BOXED(29768,16,FLEN)
NAN_BOXED(16150,16,FLEN)
NAN_BOXED(30615,16,FLEN)
NAN_BOXED(29768,16,FLEN)
NAN_BOXED(16150,16,FLEN)
NAN_BOXED(30615,16,FLEN)
NAN_BOXED(29768,16,FLEN)
NAN_BOXED(16150,16,FLEN)
NAN_BOXED(30615,16,FLEN)
NAN_BOXED(30631,16,FLEN)
NAN_BOXED(13505,16,FLEN)
NAN_BOXED(28812,16,FLEN)
NAN_BOXED(30631,16,FLEN)
NAN_BOXED(13505,16,FLEN)
NAN_BOXED(28812,16,FLEN)
NAN_BOXED(30631,16,FLEN)
NAN_BOXED(13505,16,FLEN)
NAN_BOXED(28812,16,FLEN)
NAN_BOXED(30631,16,FLEN)
NAN_BOXED(13505,16,FLEN)
NAN_BOXED(28812,16,FLEN)
NAN_BOXED(30631,16,FLEN)
NAN_BOXED(13505,16,FLEN)
NAN_BOXED(28812,16,FLEN)
NAN_BOXED(30217,16,FLEN)
NAN_BOXED(14970,16,FLEN)
NAN_BOXED(29923,16,FLEN)
NAN_BOXED(30217,16,FLEN)
NAN_BOXED(14970,16,FLEN)
NAN_BOXED(29923,16,FLEN)
NAN_BOXED(30217,16,FLEN)
NAN_BOXED(14970,16,FLEN)
NAN_BOXED(29923,16,FLEN)
NAN_BOXED(30217,16,FLEN)
NAN_BOXED(14970,16,FLEN)
NAN_BOXED(29923,16,FLEN)
NAN_BOXED(30217,16,FLEN)
NAN_BOXED(14970,16,FLEN)
NAN_BOXED(29923,16,FLEN)
NAN_BOXED(31343,16,FLEN)
NAN_BOXED(13934,16,FLEN)
NAN_BOXED(29996,16,FLEN)
NAN_BOXED(31343,16,FLEN)
NAN_BOXED(13934,16,FLEN)
NAN_BOXED(29996,16,FLEN)
NAN_BOXED(31343,16,FLEN)
NAN_BOXED(13934,16,FLEN)
NAN_BOXED(29996,16,FLEN)
NAN_BOXED(31343,16,FLEN)
NAN_BOXED(13934,16,FLEN)
NAN_BOXED(29996,16,FLEN)
NAN_BOXED(31343,16,FLEN)
NAN_BOXED(13934,16,FLEN)
NAN_BOXED(29996,16,FLEN)
NAN_BOXED(31045,16,FLEN)
NAN_BOXED(15843,16,FLEN)
NAN_BOXED(31683,16,FLEN)
NAN_BOXED(31045,16,FLEN)
NAN_BOXED(15843,16,FLEN)
NAN_BOXED(31683,16,FLEN)
NAN_BOXED(31045,16,FLEN)
NAN_BOXED(15843,16,FLEN)
NAN_BOXED(31683,16,FLEN)
NAN_BOXED(31045,16,FLEN)
NAN_BOXED(15843,16,FLEN)
NAN_BOXED(31683,16,FLEN)
NAN_BOXED(31045,16,FLEN)
NAN_BOXED(15843,16,FLEN)
NAN_BOXED(31683,16,FLEN)
NAN_BOXED(31585,16,FLEN)
NAN_BOXED(13956,16,FLEN)
NAN_BOXED(30211,16,FLEN)
NAN_BOXED(31585,16,FLEN)
NAN_BOXED(13956,16,FLEN)
NAN_BOXED(30211,16,FLEN)
NAN_BOXED(31585,16,FLEN)
NAN_BOXED(13956,16,FLEN)
NAN_BOXED(30211,16,FLEN)
NAN_BOXED(31585,16,FLEN)
NAN_BOXED(13956,16,FLEN)
NAN_BOXED(30211,16,FLEN)
NAN_BOXED(31585,16,FLEN)
NAN_BOXED(13956,16,FLEN)
NAN_BOXED(30211,16,FLEN)
NAN_BOXED(30930,16,FLEN)
NAN_BOXED(14399,16,FLEN)
NAN_BOXED(29982,16,FLEN)
NAN_BOXED(30930,16,FLEN)
NAN_BOXED(14399,16,FLEN)
NAN_BOXED(29982,16,FLEN)
NAN_BOXED(30930,16,FLEN)
NAN_BOXED(14399,16,FLEN)
NAN_BOXED(29982,16,FLEN)
NAN_BOXED(30930,16,FLEN)
NAN_BOXED(14399,16,FLEN)
NAN_BOXED(29982,16,FLEN)
NAN_BOXED(30930,16,FLEN)
NAN_BOXED(14399,16,FLEN)
NAN_BOXED(29982,16,FLEN)
NAN_BOXED(30302,16,FLEN)
NAN_BOXED(15590,16,FLEN)
NAN_BOXED(30669,16,FLEN)
NAN_BOXED(30302,16,FLEN)
NAN_BOXED(15590,16,FLEN)
NAN_BOXED(30669,16,FLEN)
NAN_BOXED(30302,16,FLEN)
NAN_BOXED(15590,16,FLEN)
NAN_BOXED(30669,16,FLEN)
NAN_BOXED(30302,16,FLEN)
NAN_BOXED(15590,16,FLEN)
NAN_BOXED(30669,16,FLEN)
NAN_BOXED(30302,16,FLEN)
NAN_BOXED(15590,16,FLEN)
NAN_BOXED(30669,16,FLEN)
NAN_BOXED(31320,16,FLEN)
NAN_BOXED(15544,16,FLEN)
NAN_BOXED(31613,16,FLEN)
NAN_BOXED(31320,16,FLEN)
NAN_BOXED(15544,16,FLEN)
NAN_BOXED(31613,16,FLEN)
NAN_BOXED(31320,16,FLEN)
NAN_BOXED(15544,16,FLEN)
NAN_BOXED(31613,16,FLEN)
NAN_BOXED(31320,16,FLEN)
NAN_BOXED(15544,16,FLEN)
NAN_BOXED(31613,16,FLEN)
NAN_BOXED(31320,16,FLEN)
NAN_BOXED(15544,16,FLEN)
NAN_BOXED(31613,16,FLEN)
NAN_BOXED(29862,16,FLEN)
NAN_BOXED(9590,16,FLEN)
NAN_BOXED(24154,16,FLEN)
NAN_BOXED(29862,16,FLEN)
NAN_BOXED(9590,16,FLEN)
NAN_BOXED(24154,16,FLEN)
NAN_BOXED(29862,16,FLEN)
NAN_BOXED(9590,16,FLEN)
NAN_BOXED(24154,16,FLEN)
NAN_BOXED(29862,16,FLEN)
NAN_BOXED(9590,16,FLEN)
NAN_BOXED(24154,16,FLEN)
NAN_BOXED(29862,16,FLEN)
NAN_BOXED(9590,16,FLEN)
NAN_BOXED(24154,16,FLEN)
NAN_BOXED(30511,16,FLEN)
NAN_BOXED(12305,16,FLEN)
NAN_BOXED(27470,16,FLEN)
NAN_BOXED(30511,16,FLEN)
NAN_BOXED(12305,16,FLEN)
NAN_BOXED(27470,16,FLEN)
NAN_BOXED(30511,16,FLEN)
NAN_BOXED(12305,16,FLEN)
NAN_BOXED(27470,16,FLEN)
NAN_BOXED(30511,16,FLEN)
NAN_BOXED(12305,16,FLEN)
NAN_BOXED(27470,16,FLEN)
NAN_BOXED(30511,16,FLEN)
NAN_BOXED(12305,16,FLEN)
NAN_BOXED(27470,16,FLEN)
NAN_BOXED(26549,16,FLEN)
NAN_BOXED(20075,16,FLEN)
NAN_BOXED(31279,16,FLEN)
NAN_BOXED(26549,16,FLEN)
NAN_BOXED(20075,16,FLEN)
NAN_BOXED(31279,16,FLEN)
NAN_BOXED(26549,16,FLEN)
NAN_BOXED(20075,16,FLEN)
NAN_BOXED(31279,16,FLEN)
NAN_BOXED(26549,16,FLEN)
NAN_BOXED(20075,16,FLEN)
NAN_BOXED(31279,16,FLEN)
NAN_BOXED(26549,16,FLEN)
NAN_BOXED(20075,16,FLEN)
NAN_BOXED(31279,16,FLEN)
NAN_BOXED(28460,16,FLEN)
NAN_BOXED(18024,16,FLEN)
NAN_BOXED(31166,16,FLEN)
NAN_BOXED(28460,16,FLEN)
NAN_BOXED(18024,16,FLEN)
NAN_BOXED(31166,16,FLEN)
NAN_BOXED(28460,16,FLEN)
NAN_BOXED(18024,16,FLEN)
NAN_BOXED(31166,16,FLEN)
NAN_BOXED(28460,16,FLEN)
NAN_BOXED(18024,16,FLEN)
NAN_BOXED(31166,16,FLEN)
NAN_BOXED(28460,16,FLEN)
NAN_BOXED(18024,16,FLEN)
NAN_BOXED(31166,16,FLEN)
NAN_BOXED(30154,16,FLEN)
NAN_BOXED(16687,16,FLEN)
NAN_BOXED(31616,16,FLEN)
NAN_BOXED(30154,16,FLEN)
NAN_BOXED(16687,16,FLEN)
NAN_BOXED(31616,16,FLEN)
NAN_BOXED(30154,16,FLEN)
NAN_BOXED(16687,16,FLEN)
NAN_BOXED(31616,16,FLEN)
NAN_BOXED(30154,16,FLEN)
NAN_BOXED(16687,16,FLEN)
NAN_BOXED(31616,16,FLEN)
NAN_BOXED(30154,16,FLEN)
NAN_BOXED(16687,16,FLEN)
NAN_BOXED(31616,16,FLEN)
NAN_BOXED(31443,16,FLEN)
NAN_BOXED(11435,16,FLEN)
NAN_BOXED(27640,16,FLEN)
NAN_BOXED(31443,16,FLEN)
NAN_BOXED(11435,16,FLEN)
NAN_BOXED(27640,16,FLEN)
NAN_BOXED(31443,16,FLEN)
NAN_BOXED(11435,16,FLEN)
NAN_BOXED(27640,16,FLEN)
NAN_BOXED(31443,16,FLEN)
NAN_BOXED(11435,16,FLEN)
NAN_BOXED(27640,16,FLEN)
NAN_BOXED(31443,16,FLEN)
NAN_BOXED(11435,16,FLEN)
NAN_BOXED(27640,16,FLEN)
NAN_BOXED(29225,16,FLEN)
NAN_BOXED(17642,16,FLEN)
NAN_BOXED(31635,16,FLEN)
NAN_BOXED(29225,16,FLEN)
NAN_BOXED(17642,16,FLEN)
NAN_BOXED(31635,16,FLEN)
NAN_BOXED(29225,16,FLEN)
NAN_BOXED(17642,16,FLEN)
NAN_BOXED(31635,16,FLEN)
NAN_BOXED(29225,16,FLEN)
NAN_BOXED(17642,16,FLEN)
NAN_BOXED(31635,16,FLEN)
NAN_BOXED(29225,16,FLEN)
NAN_BOXED(17642,16,FLEN)
NAN_BOXED(31635,16,FLEN)
NAN_BOXED(30951,16,FLEN)
NAN_BOXED(14721,16,FLEN)
NAN_BOXED(30400,16,FLEN)
NAN_BOXED(30951,16,FLEN)
NAN_BOXED(14721,16,FLEN)
NAN_BOXED(30400,16,FLEN)
NAN_BOXED(30951,16,FLEN)
NAN_BOXED(14721,16,FLEN)
NAN_BOXED(30400,16,FLEN)
NAN_BOXED(30951,16,FLEN)
NAN_BOXED(14721,16,FLEN)
NAN_BOXED(30400,16,FLEN)
NAN_BOXED(30951,16,FLEN)
NAN_BOXED(14721,16,FLEN)
NAN_BOXED(30400,16,FLEN)
NAN_BOXED(31297,16,FLEN)
NAN_BOXED(15400,16,FLEN)
NAN_BOXED(31361,16,FLEN)
NAN_BOXED(31297,16,FLEN)
NAN_BOXED(15400,16,FLEN)
NAN_BOXED(31361,16,FLEN)
NAN_BOXED(31297,16,FLEN)
NAN_BOXED(15400,16,FLEN)
NAN_BOXED(31361,16,FLEN)
NAN_BOXED(31297,16,FLEN)
NAN_BOXED(15400,16,FLEN)
NAN_BOXED(31361,16,FLEN)
NAN_BOXED(31297,16,FLEN)
NAN_BOXED(15400,16,FLEN)
NAN_BOXED(31361,16,FLEN)
NAN_BOXED(30685,16,FLEN)
NAN_BOXED(15265,16,FLEN)
NAN_BOXED(30591,16,FLEN)
NAN_BOXED(30685,16,FLEN)
NAN_BOXED(15265,16,FLEN)
NAN_BOXED(30591,16,FLEN)
NAN_BOXED(30685,16,FLEN)
NAN_BOXED(15265,16,FLEN)
NAN_BOXED(30591,16,FLEN)
NAN_BOXED(30685,16,FLEN)
NAN_BOXED(15265,16,FLEN)
NAN_BOXED(30591,16,FLEN)
NAN_BOXED(30685,16,FLEN)
NAN_BOXED(15265,16,FLEN)
NAN_BOXED(30591,16,FLEN)
NAN_BOXED(28264,16,FLEN)
NAN_BOXED(17210,16,FLEN)
NAN_BOXED(30153,16,FLEN)
NAN_BOXED(28264,16,FLEN)
NAN_BOXED(17210,16,FLEN)
NAN_BOXED(30153,16,FLEN)
NAN_BOXED(28264,16,FLEN)
NAN_BOXED(17210,16,FLEN)
NAN_BOXED(30153,16,FLEN)
NAN_BOXED(28264,16,FLEN)
NAN_BOXED(17210,16,FLEN)
NAN_BOXED(30153,16,FLEN)
NAN_BOXED(28264,16,FLEN)
NAN_BOXED(17210,16,FLEN)
NAN_BOXED(30153,16,FLEN)
NAN_BOXED(28835,16,FLEN)
NAN_BOXED(17488,16,FLEN)
NAN_BOXED(30976,16,FLEN)
NAN_BOXED(28835,16,FLEN)
NAN_BOXED(17488,16,FLEN)
NAN_BOXED(30976,16,FLEN)
NAN_BOXED(28835,16,FLEN)
NAN_BOXED(17488,16,FLEN)
NAN_BOXED(30976,16,FLEN)
NAN_BOXED(28835,16,FLEN)
NAN_BOXED(17488,16,FLEN)
NAN_BOXED(30976,16,FLEN)
NAN_BOXED(28835,16,FLEN)
NAN_BOXED(17488,16,FLEN)
NAN_BOXED(30976,16,FLEN)
NAN_BOXED(30937,16,FLEN)
NAN_BOXED(13212,16,FLEN)
NAN_BOXED(28829,16,FLEN)
NAN_BOXED(30937,16,FLEN)
NAN_BOXED(13212,16,FLEN)
NAN_BOXED(28829,16,FLEN)
NAN_BOXED(30937,16,FLEN)
NAN_BOXED(13212,16,FLEN)
NAN_BOXED(28829,16,FLEN)
NAN_BOXED(30937,16,FLEN)
NAN_BOXED(13212,16,FLEN)
NAN_BOXED(28829,16,FLEN)
NAN_BOXED(30937,16,FLEN)
NAN_BOXED(13212,16,FLEN)
NAN_BOXED(28829,16,FLEN)
NAN_BOXED(30981,16,FLEN)
NAN_BOXED(12533,16,FLEN)
NAN_BOXED(28217,16,FLEN)
NAN_BOXED(30981,16,FLEN)
NAN_BOXED(12533,16,FLEN)
NAN_BOXED(28217,16,FLEN)
NAN_BOXED(30981,16,FLEN)
NAN_BOXED(12533,16,FLEN)
NAN_BOXED(28217,16,FLEN)
NAN_BOXED(30981,16,FLEN)
NAN_BOXED(12533,16,FLEN)
NAN_BOXED(28217,16,FLEN)
NAN_BOXED(30981,16,FLEN)
NAN_BOXED(12533,16,FLEN)
NAN_BOXED(28217,16,FLEN)
NAN_BOXED(28350,16,FLEN)
NAN_BOXED(17951,16,FLEN)
NAN_BOXED(31017,16,FLEN)
NAN_BOXED(28350,16,FLEN)
NAN_BOXED(17951,16,FLEN)
NAN_BOXED(31017,16,FLEN)
NAN_BOXED(28350,16,FLEN)
NAN_BOXED(17951,16,FLEN)
NAN_BOXED(31017,16,FLEN)
NAN_BOXED(28350,16,FLEN)
NAN_BOXED(17951,16,FLEN)
NAN_BOXED(31017,16,FLEN)
NAN_BOXED(28350,16,FLEN)
NAN_BOXED(17951,16,FLEN)
NAN_BOXED(31017,16,FLEN)
NAN_BOXED(30566,16,FLEN)
NAN_BOXED(16326,16,FLEN)
NAN_BOXED(31537,16,FLEN)
NAN_BOXED(30566,16,FLEN)
NAN_BOXED(16326,16,FLEN)
NAN_BOXED(31537,16,FLEN)
NAN_BOXED(30566,16,FLEN)
NAN_BOXED(16326,16,FLEN)
NAN_BOXED(31537,16,FLEN)
NAN_BOXED(30566,16,FLEN)
NAN_BOXED(16326,16,FLEN)
NAN_BOXED(31537,16,FLEN)
NAN_BOXED(30566,16,FLEN)
NAN_BOXED(16326,16,FLEN)
NAN_BOXED(31537,16,FLEN)
NAN_BOXED(30983,16,FLEN)
NAN_BOXED(15477,16,FLEN)
NAN_BOXED(31131,16,FLEN)
NAN_BOXED(30983,16,FLEN)
NAN_BOXED(15477,16,FLEN)
NAN_BOXED(31131,16,FLEN)
NAN_BOXED(30983,16,FLEN)
NAN_BOXED(15477,16,FLEN)
NAN_BOXED(31131,16,FLEN)
NAN_BOXED(30983,16,FLEN)
NAN_BOXED(15477,16,FLEN)
NAN_BOXED(31131,16,FLEN)
NAN_BOXED(30983,16,FLEN)
NAN_BOXED(15477,16,FLEN)
NAN_BOXED(31131,16,FLEN)
NAN_BOXED(28688,16,FLEN)
NAN_BOXED(18062,16,FLEN)
NAN_BOXED(31400,16,FLEN)
NAN_BOXED(28688,16,FLEN)
NAN_BOXED(18062,16,FLEN)
NAN_BOXED(31400,16,FLEN)
NAN_BOXED(28688,16,FLEN)
NAN_BOXED(18062,16,FLEN)
NAN_BOXED(31400,16,FLEN)
NAN_BOXED(28688,16,FLEN)
NAN_BOXED(18062,16,FLEN)
NAN_BOXED(31400,16,FLEN)
NAN_BOXED(28688,16,FLEN)
NAN_BOXED(18062,16,FLEN)
NAN_BOXED(31400,16,FLEN)
NAN_BOXED(27992,16,FLEN)
NAN_BOXED(18277,16,FLEN)
NAN_BOXED(30961,16,FLEN)
NAN_BOXED(27992,16,FLEN)
NAN_BOXED(18277,16,FLEN)
NAN_BOXED(30961,16,FLEN)
NAN_BOXED(27992,16,FLEN)
NAN_BOXED(18277,16,FLEN)
NAN_BOXED(30961,16,FLEN)
NAN_BOXED(27992,16,FLEN)
NAN_BOXED(18277,16,FLEN)
NAN_BOXED(30961,16,FLEN)
NAN_BOXED(27992,16,FLEN)
NAN_BOXED(18277,16,FLEN)
NAN_BOXED(30961,16,FLEN)
NAN_BOXED(31561,16,FLEN)
NAN_BOXED(15351,16,FLEN)
NAN_BOXED(31554,16,FLEN)
NAN_BOXED(31561,16,FLEN)
NAN_BOXED(15351,16,FLEN)
NAN_BOXED(31554,16,FLEN)
NAN_BOXED(31561,16,FLEN)
NAN_BOXED(15351,16,FLEN)
NAN_BOXED(31554,16,FLEN)
NAN_BOXED(31561,16,FLEN)
NAN_BOXED(15351,16,FLEN)
NAN_BOXED(31554,16,FLEN)
NAN_BOXED(31561,16,FLEN)
NAN_BOXED(15351,16,FLEN)
NAN_BOXED(31554,16,FLEN)
NAN_BOXED(31524,16,FLEN)
NAN_BOXED(14348,16,FLEN)
NAN_BOXED(30522,16,FLEN)
NAN_BOXED(31524,16,FLEN)
NAN_BOXED(14348,16,FLEN)
NAN_BOXED(30522,16,FLEN)
NAN_BOXED(31524,16,FLEN)
NAN_BOXED(14348,16,FLEN)
NAN_BOXED(30522,16,FLEN)
NAN_BOXED(31524,16,FLEN)
NAN_BOXED(14348,16,FLEN)
NAN_BOXED(30522,16,FLEN)
NAN_BOXED(31524,16,FLEN)
NAN_BOXED(14348,16,FLEN)
NAN_BOXED(30522,16,FLEN)
NAN_BOXED(31116,16,FLEN)
NAN_BOXED(15503,16,FLEN)
NAN_BOXED(31315,16,FLEN)
NAN_BOXED(31116,16,FLEN)
NAN_BOXED(15503,16,FLEN)
NAN_BOXED(31315,16,FLEN)
NAN_BOXED(31116,16,FLEN)
NAN_BOXED(15503,16,FLEN)
NAN_BOXED(31315,16,FLEN)
NAN_BOXED(31116,16,FLEN)
NAN_BOXED(15503,16,FLEN)
NAN_BOXED(31315,16,FLEN)
NAN_BOXED(31116,16,FLEN)
NAN_BOXED(15503,16,FLEN)
NAN_BOXED(31315,16,FLEN)
NAN_BOXED(28770,16,FLEN)
NAN_BOXED(18145,16,FLEN)
NAN_BOXED(31627,16,FLEN)
NAN_BOXED(28770,16,FLEN)
NAN_BOXED(18145,16,FLEN)
NAN_BOXED(31627,16,FLEN)
NAN_BOXED(28770,16,FLEN)
NAN_BOXED(18145,16,FLEN)
NAN_BOXED(31627,16,FLEN)
NAN_BOXED(28770,16,FLEN)
NAN_BOXED(18145,16,FLEN)
NAN_BOXED(31627,16,FLEN)
NAN_BOXED(28770,16,FLEN)
NAN_BOXED(18145,16,FLEN)
NAN_BOXED(31627,16,FLEN)
NAN_BOXED(31556,16,FLEN)
NAN_BOXED(14275,16,FLEN)
NAN_BOXED(30477,16,FLEN)
NAN_BOXED(31556,16,FLEN)
NAN_BOXED(14275,16,FLEN)
NAN_BOXED(30477,16,FLEN)
NAN_BOXED(31556,16,FLEN)
NAN_BOXED(14275,16,FLEN)
NAN_BOXED(30477,16,FLEN)
NAN_BOXED(31556,16,FLEN)
NAN_BOXED(14275,16,FLEN)
NAN_BOXED(30477,16,FLEN)
NAN_BOXED(31556,16,FLEN)
NAN_BOXED(14275,16,FLEN)
NAN_BOXED(30477,16,FLEN)
NAN_BOXED(31289,16,FLEN)
NAN_BOXED(14488,16,FLEN)
NAN_BOXED(30502,16,FLEN)
NAN_BOXED(31289,16,FLEN)
NAN_BOXED(14488,16,FLEN)
NAN_BOXED(30502,16,FLEN)
NAN_BOXED(31289,16,FLEN)
NAN_BOXED(14488,16,FLEN)
NAN_BOXED(30502,16,FLEN)
NAN_BOXED(31289,16,FLEN)
NAN_BOXED(14488,16,FLEN)
NAN_BOXED(30502,16,FLEN)
NAN_BOXED(31289,16,FLEN)
NAN_BOXED(14488,16,FLEN)
NAN_BOXED(30502,16,FLEN)
NAN_BOXED(29803,16,FLEN)
NAN_BOXED(16679,16,FLEN)
NAN_BOXED(31154,16,FLEN)
NAN_BOXED(29803,16,FLEN)
NAN_BOXED(16679,16,FLEN)
NAN_BOXED(31154,16,FLEN)
NAN_BOXED(29803,16,FLEN)
NAN_BOXED(16679,16,FLEN)
NAN_BOXED(31154,16,FLEN)
NAN_BOXED(29803,16,FLEN)
NAN_BOXED(16679,16,FLEN)
NAN_BOXED(31154,16,FLEN)
NAN_BOXED(29803,16,FLEN)
NAN_BOXED(16679,16,FLEN)
NAN_BOXED(31154,16,FLEN)
NAN_BOXED(27666,16,FLEN)
NAN_BOXED(19016,16,FLEN)
NAN_BOXED(31334,16,FLEN)
NAN_BOXED(27666,16,FLEN)
NAN_BOXED(19016,16,FLEN)
NAN_BOXED(31334,16,FLEN)
NAN_BOXED(27666,16,FLEN)
NAN_BOXED(19016,16,FLEN)
NAN_BOXED(31334,16,FLEN)
NAN_BOXED(27666,16,FLEN)
NAN_BOXED(19016,16,FLEN)
NAN_BOXED(31334,16,FLEN)
NAN_BOXED(27666,16,FLEN)
NAN_BOXED(19016,16,FLEN)
NAN_BOXED(31334,16,FLEN)
NAN_BOXED(31698,16,FLEN)
NAN_BOXED(13486,16,FLEN)
NAN_BOXED(29843,16,FLEN)
NAN_BOXED(31698,16,FLEN)
NAN_BOXED(13486,16,FLEN)
NAN_BOXED(29843,16,FLEN)
NAN_BOXED(31698,16,FLEN)
NAN_BOXED(13486,16,FLEN)
NAN_BOXED(29843,16,FLEN)
NAN_BOXED(31698,16,FLEN)
NAN_BOXED(13486,16,FLEN)
NAN_BOXED(29843,16,FLEN)
NAN_BOXED(31698,16,FLEN)
NAN_BOXED(13486,16,FLEN)
NAN_BOXED(29843,16,FLEN)
NAN_BOXED(31619,16,FLEN)
NAN_BOXED(11699,16,FLEN)
NAN_BOXED(27994,16,FLEN)
NAN_BOXED(31619,16,FLEN)
NAN_BOXED(11699,16,FLEN)
NAN_BOXED(27994,16,FLEN)
NAN_BOXED(31619,16,FLEN)
NAN_BOXED(11699,16,FLEN)
NAN_BOXED(27994,16,FLEN)
NAN_BOXED(31619,16,FLEN)
NAN_BOXED(11699,16,FLEN)
NAN_BOXED(27994,16,FLEN)
NAN_BOXED(31619,16,FLEN)
NAN_BOXED(11699,16,FLEN)
NAN_BOXED(27994,16,FLEN)
NAN_BOXED(31452,16,FLEN)
NAN_BOXED(13623,16,FLEN)
NAN_BOXED(29817,16,FLEN)
NAN_BOXED(31452,16,FLEN)
NAN_BOXED(13623,16,FLEN)
NAN_BOXED(29817,16,FLEN)
NAN_BOXED(31452,16,FLEN)
NAN_BOXED(13623,16,FLEN)
NAN_BOXED(29817,16,FLEN)
NAN_BOXED(31452,16,FLEN)
NAN_BOXED(13623,16,FLEN)
NAN_BOXED(29817,16,FLEN)
NAN_BOXED(31452,16,FLEN)
NAN_BOXED(13623,16,FLEN)
NAN_BOXED(29817,16,FLEN)
NAN_BOXED(31673,16,FLEN)
NAN_BOXED(14113,16,FLEN)
NAN_BOXED(30435,16,FLEN)
NAN_BOXED(31673,16,FLEN)
NAN_BOXED(14113,16,FLEN)
NAN_BOXED(30435,16,FLEN)
NAN_BOXED(31673,16,FLEN)
NAN_BOXED(14113,16,FLEN)
NAN_BOXED(30435,16,FLEN)
NAN_BOXED(31673,16,FLEN)
NAN_BOXED(14113,16,FLEN)
NAN_BOXED(30435,16,FLEN)
NAN_BOXED(31673,16,FLEN)
NAN_BOXED(14113,16,FLEN)
NAN_BOXED(30435,16,FLEN)
NAN_BOXED(31583,16,FLEN)
NAN_BOXED(10350,16,FLEN)
NAN_BOXED(26645,16,FLEN)
NAN_BOXED(31583,16,FLEN)
NAN_BOXED(10350,16,FLEN)
NAN_BOXED(26645,16,FLEN)
NAN_BOXED(31583,16,FLEN)
NAN_BOXED(10350,16,FLEN)
NAN_BOXED(26645,16,FLEN)
NAN_BOXED(31583,16,FLEN)
NAN_BOXED(10350,16,FLEN)
NAN_BOXED(26645,16,FLEN)
NAN_BOXED(31583,16,FLEN)
NAN_BOXED(10350,16,FLEN)
NAN_BOXED(26645,16,FLEN)
NAN_BOXED(28026,16,FLEN)
NAN_BOXED(18627,16,FLEN)
NAN_BOXED(31367,16,FLEN)
NAN_BOXED(28026,16,FLEN)
NAN_BOXED(18627,16,FLEN)
NAN_BOXED(31367,16,FLEN)
NAN_BOXED(28026,16,FLEN)
NAN_BOXED(18627,16,FLEN)
NAN_BOXED(31367,16,FLEN)
NAN_BOXED(28026,16,FLEN)
NAN_BOXED(18627,16,FLEN)
NAN_BOXED(31367,16,FLEN)
NAN_BOXED(28026,16,FLEN)
NAN_BOXED(18627,16,FLEN)
NAN_BOXED(31367,16,FLEN)
NAN_BOXED(31003,16,FLEN)
NAN_BOXED(15029,16,FLEN)
NAN_BOXED(30792,16,FLEN)
NAN_BOXED(31003,16,FLEN)
NAN_BOXED(15029,16,FLEN)
NAN_BOXED(30792,16,FLEN)
NAN_BOXED(31003,16,FLEN)
NAN_BOXED(15029,16,FLEN)
NAN_BOXED(30792,16,FLEN)
NAN_BOXED(31003,16,FLEN)
NAN_BOXED(15029,16,FLEN)
NAN_BOXED(30792,16,FLEN)
NAN_BOXED(31003,16,FLEN)
NAN_BOXED(15029,16,FLEN)
NAN_BOXED(30792,16,FLEN)
NAN_BOXED(26671,16,FLEN)
NAN_BOXED(17739,16,FLEN)
NAN_BOXED(29067,16,FLEN)
NAN_BOXED(26671,16,FLEN)
NAN_BOXED(17739,16,FLEN)
NAN_BOXED(29067,16,FLEN)
NAN_BOXED(26671,16,FLEN)
NAN_BOXED(17739,16,FLEN)
NAN_BOXED(29067,16,FLEN)
NAN_BOXED(26671,16,FLEN)
NAN_BOXED(17739,16,FLEN)
NAN_BOXED(29067,16,FLEN)
NAN_BOXED(26671,16,FLEN)
NAN_BOXED(17739,16,FLEN)
NAN_BOXED(29067,16,FLEN)
NAN_BOXED(30188,16,FLEN)
NAN_BOXED(12415,16,FLEN)
NAN_BOXED(27305,16,FLEN)
NAN_BOXED(30188,16,FLEN)
NAN_BOXED(12415,16,FLEN)
NAN_BOXED(27305,16,FLEN)
NAN_BOXED(30188,16,FLEN)
NAN_BOXED(12415,16,FLEN)
NAN_BOXED(27305,16,FLEN)
NAN_BOXED(30188,16,FLEN)
NAN_BOXED(12415,16,FLEN)
NAN_BOXED(27305,16,FLEN)
NAN_BOXED(30188,16,FLEN)
NAN_BOXED(12415,16,FLEN)
NAN_BOXED(27305,16,FLEN)
NAN_BOXED(31728,16,FLEN)
NAN_BOXED(14890,16,FLEN)
NAN_BOXED(31262,16,FLEN)
NAN_BOXED(31728,16,FLEN)
NAN_BOXED(14890,16,FLEN)
NAN_BOXED(31262,16,FLEN)
NAN_BOXED(31728,16,FLEN)
NAN_BOXED(14890,16,FLEN)
NAN_BOXED(31262,16,FLEN)
NAN_BOXED(31728,16,FLEN)
NAN_BOXED(14890,16,FLEN)
NAN_BOXED(31262,16,FLEN)
NAN_BOXED(31728,16,FLEN)
NAN_BOXED(14890,16,FLEN)
NAN_BOXED(31262,16,FLEN)
NAN_BOXED(31640,16,FLEN)
NAN_BOXED(14822,16,FLEN)
NAN_BOXED(31130,16,FLEN)
NAN_BOXED(31640,16,FLEN)
NAN_BOXED(14822,16,FLEN)
NAN_BOXED(31130,16,FLEN)
NAN_BOXED(31640,16,FLEN)
NAN_BOXED(14822,16,FLEN)
NAN_BOXED(31130,16,FLEN)
NAN_BOXED(31640,16,FLEN)
NAN_BOXED(14822,16,FLEN)
NAN_BOXED(31130,16,FLEN)
NAN_BOXED(31640,16,FLEN)
NAN_BOXED(14822,16,FLEN)
NAN_BOXED(31130,16,FLEN)
NAN_BOXED(30078,16,FLEN)
NAN_BOXED(13114,16,FLEN)
NAN_BOXED(27894,16,FLEN)
NAN_BOXED(30078,16,FLEN)
NAN_BOXED(13114,16,FLEN)
NAN_BOXED(27894,16,FLEN)
NAN_BOXED(30078,16,FLEN)
NAN_BOXED(13114,16,FLEN)
NAN_BOXED(27894,16,FLEN)
NAN_BOXED(30078,16,FLEN)
NAN_BOXED(13114,16,FLEN)
NAN_BOXED(27894,16,FLEN)
NAN_BOXED(30078,16,FLEN)
NAN_BOXED(13114,16,FLEN)
NAN_BOXED(27894,16,FLEN)
NAN_BOXED(31193,16,FLEN)
NAN_BOXED(12541,16,FLEN)
NAN_BOXED(28491,16,FLEN)
NAN_BOXED(31193,16,FLEN)
NAN_BOXED(12541,16,FLEN)
NAN_BOXED(28491,16,FLEN)
NAN_BOXED(31193,16,FLEN)
NAN_BOXED(12541,16,FLEN)
NAN_BOXED(28491,16,FLEN)
NAN_BOXED(31193,16,FLEN)
NAN_BOXED(12541,16,FLEN)
NAN_BOXED(28491,16,FLEN)
NAN_BOXED(31193,16,FLEN)
NAN_BOXED(12541,16,FLEN)
NAN_BOXED(28491,16,FLEN)
NAN_BOXED(30815,16,FLEN)
NAN_BOXED(15049,16,FLEN)
NAN_BOXED(30571,16,FLEN)
NAN_BOXED(30815,16,FLEN)
NAN_BOXED(15049,16,FLEN)
NAN_BOXED(30571,16,FLEN)
NAN_BOXED(30815,16,FLEN)
NAN_BOXED(15049,16,FLEN)
NAN_BOXED(30571,16,FLEN)
NAN_BOXED(30815,16,FLEN)
NAN_BOXED(15049,16,FLEN)
NAN_BOXED(30571,16,FLEN)
NAN_BOXED(30815,16,FLEN)
NAN_BOXED(15049,16,FLEN)
NAN_BOXED(30571,16,FLEN)
NAN_BOXED(30696,16,FLEN)
NAN_BOXED(12509,16,FLEN)
NAN_BOXED(27855,16,FLEN)
NAN_BOXED(30696,16,FLEN)
NAN_BOXED(12509,16,FLEN)
NAN_BOXED(27855,16,FLEN)
NAN_BOXED(30696,16,FLEN)
NAN_BOXED(12509,16,FLEN)
NAN_BOXED(27855,16,FLEN)
NAN_BOXED(30696,16,FLEN)
NAN_BOXED(12509,16,FLEN)
NAN_BOXED(27855,16,FLEN)
NAN_BOXED(30696,16,FLEN)
NAN_BOXED(12509,16,FLEN)
NAN_BOXED(27855,16,FLEN)
NAN_BOXED(27835,16,FLEN)
NAN_BOXED(18184,16,FLEN)
NAN_BOXED(30761,16,FLEN)
NAN_BOXED(27835,16,FLEN)
NAN_BOXED(18184,16,FLEN)
NAN_BOXED(30761,16,FLEN)
NAN_BOXED(27835,16,FLEN)
NAN_BOXED(18184,16,FLEN)
NAN_BOXED(30761,16,FLEN)
NAN_BOXED(27835,16,FLEN)
NAN_BOXED(18184,16,FLEN)
NAN_BOXED(30761,16,FLEN)
NAN_BOXED(27835,16,FLEN)
NAN_BOXED(18184,16,FLEN)
NAN_BOXED(30761,16,FLEN)
NAN_BOXED(26573,16,FLEN)
NAN_BOXED(19534,16,FLEN)
NAN_BOXED(30771,16,FLEN)
NAN_BOXED(26573,16,FLEN)
NAN_BOXED(19534,16,FLEN)
NAN_BOXED(30771,16,FLEN)
NAN_BOXED(26573,16,FLEN)
NAN_BOXED(19534,16,FLEN)
NAN_BOXED(30771,16,FLEN)
NAN_BOXED(26573,16,FLEN)
NAN_BOXED(19534,16,FLEN)
NAN_BOXED(30771,16,FLEN)
NAN_BOXED(26573,16,FLEN)
NAN_BOXED(19534,16,FLEN)
NAN_BOXED(30771,16,FLEN)
NAN_BOXED(28878,16,FLEN)
NAN_BOXED(16255,16,FLEN)
NAN_BOXED(29825,16,FLEN)
NAN_BOXED(28878,16,FLEN)
NAN_BOXED(16255,16,FLEN)
NAN_BOXED(29825,16,FLEN)
NAN_BOXED(28878,16,FLEN)
NAN_BOXED(16255,16,FLEN)
NAN_BOXED(29825,16,FLEN)
NAN_BOXED(28878,16,FLEN)
NAN_BOXED(16255,16,FLEN)
NAN_BOXED(29825,16,FLEN)
NAN_BOXED(28878,16,FLEN)
NAN_BOXED(16255,16,FLEN)
NAN_BOXED(29825,16,FLEN)
NAN_BOXED(28884,16,FLEN)
NAN_BOXED(17287,16,FLEN)
NAN_BOXED(30859,16,FLEN)
NAN_BOXED(28884,16,FLEN)
NAN_BOXED(17287,16,FLEN)
NAN_BOXED(30859,16,FLEN)
NAN_BOXED(28884,16,FLEN)
NAN_BOXED(17287,16,FLEN)
NAN_BOXED(30859,16,FLEN)
NAN_BOXED(28884,16,FLEN)
NAN_BOXED(17287,16,FLEN)
NAN_BOXED(30859,16,FLEN)
NAN_BOXED(28884,16,FLEN)
NAN_BOXED(17287,16,FLEN)
NAN_BOXED(30859,16,FLEN)
NAN_BOXED(30261,16,FLEN)
NAN_BOXED(14488,16,FLEN)
NAN_BOXED(29474,16,FLEN)
NAN_BOXED(30261,16,FLEN)
NAN_BOXED(14488,16,FLEN)
NAN_BOXED(29474,16,FLEN)
NAN_BOXED(30261,16,FLEN)
NAN_BOXED(14488,16,FLEN)
NAN_BOXED(29474,16,FLEN)
NAN_BOXED(30261,16,FLEN)
NAN_BOXED(14488,16,FLEN)
NAN_BOXED(29474,16,FLEN)
NAN_BOXED(30261,16,FLEN)
NAN_BOXED(14488,16,FLEN)
NAN_BOXED(29474,16,FLEN)
NAN_BOXED(29462,16,FLEN)
NAN_BOXED(16663,16,FLEN)
NAN_BOXED(30850,16,FLEN)
NAN_BOXED(29462,16,FLEN)
NAN_BOXED(16663,16,FLEN)
NAN_BOXED(30850,16,FLEN)
NAN_BOXED(29462,16,FLEN)
NAN_BOXED(16663,16,FLEN)
NAN_BOXED(30850,16,FLEN)
NAN_BOXED(29462,16,FLEN)
NAN_BOXED(16663,16,FLEN)
NAN_BOXED(30850,16,FLEN)
NAN_BOXED(29462,16,FLEN)
NAN_BOXED(16663,16,FLEN)
NAN_BOXED(30850,16,FLEN)
NAN_BOXED(31559,16,FLEN)
NAN_BOXED(14173,16,FLEN)
NAN_BOXED(30387,16,FLEN)
NAN_BOXED(31559,16,FLEN)
NAN_BOXED(14173,16,FLEN)
NAN_BOXED(30387,16,FLEN)
NAN_BOXED(31559,16,FLEN)
NAN_BOXED(14173,16,FLEN)
NAN_BOXED(30387,16,FLEN)
NAN_BOXED(31559,16,FLEN)
NAN_BOXED(14173,16,FLEN)
NAN_BOXED(30387,16,FLEN)
NAN_BOXED(31559,16,FLEN)
NAN_BOXED(14173,16,FLEN)
NAN_BOXED(30387,16,FLEN)
NAN_BOXED(28984,16,FLEN)
NAN_BOXED(16321,16,FLEN)
NAN_BOXED(29967,16,FLEN)
NAN_BOXED(28984,16,FLEN)
NAN_BOXED(16321,16,FLEN)
NAN_BOXED(29967,16,FLEN)
NAN_BOXED(28984,16,FLEN)
NAN_BOXED(16321,16,FLEN)
NAN_BOXED(29967,16,FLEN)
NAN_BOXED(28984,16,FLEN)
NAN_BOXED(16321,16,FLEN)
NAN_BOXED(29967,16,FLEN)
NAN_BOXED(28984,16,FLEN)
NAN_BOXED(16321,16,FLEN)
NAN_BOXED(29967,16,FLEN)
NAN_BOXED(29615,16,FLEN)
NAN_BOXED(16579,16,FLEN)
NAN_BOXED(30867,16,FLEN)
NAN_BOXED(29615,16,FLEN)
NAN_BOXED(16579,16,FLEN)
NAN_BOXED(30867,16,FLEN)
NAN_BOXED(29615,16,FLEN)
NAN_BOXED(16579,16,FLEN)
NAN_BOXED(30867,16,FLEN)
NAN_BOXED(29615,16,FLEN)
NAN_BOXED(16579,16,FLEN)
NAN_BOXED(30867,16,FLEN)
NAN_BOXED(29615,16,FLEN)
NAN_BOXED(16579,16,FLEN)
NAN_BOXED(30867,16,FLEN)
NAN_BOXED(31305,16,FLEN)
NAN_BOXED(14793,16,FLEN)
NAN_BOXED(30860,16,FLEN)
NAN_BOXED(31305,16,FLEN)
NAN_BOXED(14793,16,FLEN)
NAN_BOXED(30860,16,FLEN)
NAN_BOXED(31305,16,FLEN)
NAN_BOXED(14793,16,FLEN)
NAN_BOXED(30860,16,FLEN)
NAN_BOXED(31305,16,FLEN)
NAN_BOXED(14793,16,FLEN)
NAN_BOXED(30860,16,FLEN)
NAN_BOXED(31305,16,FLEN)
NAN_BOXED(14793,16,FLEN)
NAN_BOXED(30860,16,FLEN)
NAN_BOXED(29188,16,FLEN)
NAN_BOXED(16106,16,FLEN)
NAN_BOXED(30003,16,FLEN)
NAN_BOXED(29188,16,FLEN)
NAN_BOXED(16106,16,FLEN)
NAN_BOXED(30003,16,FLEN)
NAN_BOXED(29188,16,FLEN)
NAN_BOXED(16106,16,FLEN)
NAN_BOXED(30003,16,FLEN)
NAN_BOXED(29188,16,FLEN)
NAN_BOXED(16106,16,FLEN)
NAN_BOXED(30003,16,FLEN)
NAN_BOXED(29188,16,FLEN)
NAN_BOXED(16106,16,FLEN)
NAN_BOXED(30003,16,FLEN)
NAN_BOXED(30232,16,FLEN)
NAN_BOXED(15520,16,FLEN)
NAN_BOXED(30477,16,FLEN)
NAN_BOXED(30232,16,FLEN)
NAN_BOXED(15520,16,FLEN)
NAN_BOXED(30477,16,FLEN)
NAN_BOXED(30232,16,FLEN)
NAN_BOXED(15520,16,FLEN)
NAN_BOXED(30477,16,FLEN)
NAN_BOXED(30232,16,FLEN)
NAN_BOXED(15520,16,FLEN)
NAN_BOXED(30477,16,FLEN)
NAN_BOXED(30232,16,FLEN)
NAN_BOXED(15520,16,FLEN)
NAN_BOXED(30477,16,FLEN)
NAN_BOXED(30299,16,FLEN)
NAN_BOXED(16644,16,FLEN)
NAN_BOXED(31737,16,FLEN)
NAN_BOXED(30299,16,FLEN)
NAN_BOXED(16644,16,FLEN)
NAN_BOXED(31737,16,FLEN)
NAN_BOXED(30299,16,FLEN)
NAN_BOXED(16644,16,FLEN)
NAN_BOXED(31737,16,FLEN)
NAN_BOXED(30299,16,FLEN)
NAN_BOXED(16644,16,FLEN)
NAN_BOXED(31737,16,FLEN)
NAN_BOXED(30299,16,FLEN)
NAN_BOXED(16644,16,FLEN)
NAN_BOXED(31737,16,FLEN)
NAN_BOXED(30824,16,FLEN)
NAN_BOXED(15566,16,FLEN)
NAN_BOXED(31051,16,FLEN)
NAN_BOXED(30824,16,FLEN)
NAN_BOXED(15566,16,FLEN)
NAN_BOXED(31051,16,FLEN)
NAN_BOXED(30824,16,FLEN)
NAN_BOXED(15566,16,FLEN)
NAN_BOXED(31051,16,FLEN)
NAN_BOXED(30824,16,FLEN)
NAN_BOXED(15566,16,FLEN)
NAN_BOXED(31051,16,FLEN)
NAN_BOXED(30824,16,FLEN)
NAN_BOXED(15566,16,FLEN)
NAN_BOXED(31051,16,FLEN)
NAN_BOXED(31162,16,FLEN)
NAN_BOXED(15156,16,FLEN)
NAN_BOXED(31016,16,FLEN)
NAN_BOXED(31162,16,FLEN)
NAN_BOXED(15156,16,FLEN)
NAN_BOXED(31016,16,FLEN)
NAN_BOXED(31162,16,FLEN)
NAN_BOXED(15156,16,FLEN)
NAN_BOXED(31016,16,FLEN)
NAN_BOXED(31162,16,FLEN)
NAN_BOXED(15156,16,FLEN)
NAN_BOXED(31016,16,FLEN)
NAN_BOXED(31162,16,FLEN)
NAN_BOXED(15156,16,FLEN)
NAN_BOXED(31016,16,FLEN)
NAN_BOXED(31344,16,FLEN)
NAN_BOXED(14181,16,FLEN)
NAN_BOXED(30195,16,FLEN)
NAN_BOXED(31344,16,FLEN)
NAN_BOXED(14181,16,FLEN)
NAN_BOXED(30195,16,FLEN)
NAN_BOXED(31344,16,FLEN)
NAN_BOXED(14181,16,FLEN)
NAN_BOXED(30195,16,FLEN)
NAN_BOXED(31344,16,FLEN)
NAN_BOXED(14181,16,FLEN)
NAN_BOXED(30195,16,FLEN)
NAN_BOXED(31344,16,FLEN)
NAN_BOXED(14181,16,FLEN)
NAN_BOXED(30195,16,FLEN)
NAN_BOXED(31060,16,FLEN)
NAN_BOXED(15830,16,FLEN)
NAN_BOXED(31686,16,FLEN)
NAN_BOXED(31060,16,FLEN)
NAN_BOXED(15830,16,FLEN)
NAN_BOXED(31686,16,FLEN)
NAN_BOXED(31060,16,FLEN)
NAN_BOXED(15830,16,FLEN)
NAN_BOXED(31686,16,FLEN)
NAN_BOXED(31060,16,FLEN)
NAN_BOXED(15830,16,FLEN)
NAN_BOXED(31686,16,FLEN)
NAN_BOXED(31060,16,FLEN)
NAN_BOXED(15830,16,FLEN)
NAN_BOXED(31686,16,FLEN)
NAN_BOXED(28991,16,FLEN)
NAN_BOXED(17311,16,FLEN)
NAN_BOXED(30976,16,FLEN)
NAN_BOXED(28991,16,FLEN)
NAN_BOXED(17311,16,FLEN)
NAN_BOXED(30976,16,FLEN)
NAN_BOXED(28991,16,FLEN)
NAN_BOXED(17311,16,FLEN)
NAN_BOXED(30976,16,FLEN)
NAN_BOXED(28991,16,FLEN)
NAN_BOXED(17311,16,FLEN)
NAN_BOXED(30976,16,FLEN)
NAN_BOXED(28991,16,FLEN)
NAN_BOXED(17311,16,FLEN)
NAN_BOXED(30976,16,FLEN)
NAN_BOXED(30246,16,FLEN)
NAN_BOXED(12564,16,FLEN)
NAN_BOXED(27600,16,FLEN)
NAN_BOXED(30246,16,FLEN)
NAN_BOXED(12564,16,FLEN)
NAN_BOXED(27600,16,FLEN)
NAN_BOXED(30246,16,FLEN)
NAN_BOXED(12564,16,FLEN)
NAN_BOXED(27600,16,FLEN)
NAN_BOXED(30246,16,FLEN)
NAN_BOXED(12564,16,FLEN)
NAN_BOXED(27600,16,FLEN)
NAN_BOXED(30246,16,FLEN)
NAN_BOXED(12564,16,FLEN)
NAN_BOXED(27600,16,FLEN)
NAN_BOXED(26906,16,FLEN)
NAN_BOXED(19649,16,FLEN)
NAN_BOXED(31249,16,FLEN)
NAN_BOXED(26906,16,FLEN)
NAN_BOXED(19649,16,FLEN)
NAN_BOXED(31249,16,FLEN)
NAN_BOXED(26906,16,FLEN)
NAN_BOXED(19649,16,FLEN)
NAN_BOXED(31249,16,FLEN)
NAN_BOXED(26906,16,FLEN)
NAN_BOXED(19649,16,FLEN)
NAN_BOXED(31249,16,FLEN)
NAN_BOXED(26906,16,FLEN)
NAN_BOXED(19649,16,FLEN)
NAN_BOXED(31249,16,FLEN)
NAN_BOXED(28500,16,FLEN)
NAN_BOXED(17972,16,FLEN)
NAN_BOXED(31151,16,FLEN)
NAN_BOXED(28500,16,FLEN)
NAN_BOXED(17972,16,FLEN)
NAN_BOXED(31151,16,FLEN)
NAN_BOXED(28500,16,FLEN)
NAN_BOXED(17972,16,FLEN)
NAN_BOXED(31151,16,FLEN)
NAN_BOXED(28500,16,FLEN)
NAN_BOXED(17972,16,FLEN)
NAN_BOXED(31151,16,FLEN)
NAN_BOXED(28500,16,FLEN)
NAN_BOXED(17972,16,FLEN)
NAN_BOXED(31151,16,FLEN)
NAN_BOXED(28264,16,FLEN)
NAN_BOXED(17239,16,FLEN)
NAN_BOXED(30177,16,FLEN)
NAN_BOXED(28264,16,FLEN)
NAN_BOXED(17239,16,FLEN)
NAN_BOXED(30177,16,FLEN)
NAN_BOXED(28264,16,FLEN)
NAN_BOXED(17239,16,FLEN)
NAN_BOXED(30177,16,FLEN)
NAN_BOXED(28264,16,FLEN)
NAN_BOXED(17239,16,FLEN)
NAN_BOXED(30177,16,FLEN)
NAN_BOXED(28264,16,FLEN)
NAN_BOXED(17239,16,FLEN)
NAN_BOXED(30177,16,FLEN)
NAN_BOXED(26654,16,FLEN)
NAN_BOXED(19510,16,FLEN)
NAN_BOXED(30807,16,FLEN)
NAN_BOXED(26654,16,FLEN)
NAN_BOXED(19510,16,FLEN)
NAN_BOXED(30807,16,FLEN)
NAN_BOXED(26654,16,FLEN)
NAN_BOXED(19510,16,FLEN)
NAN_BOXED(30807,16,FLEN)
NAN_BOXED(26654,16,FLEN)
NAN_BOXED(19510,16,FLEN)
NAN_BOXED(30807,16,FLEN)
NAN_BOXED(26654,16,FLEN)
NAN_BOXED(19510,16,FLEN)
NAN_BOXED(30807,16,FLEN)
NAN_BOXED(31305,16,FLEN)
NAN_BOXED(13462,16,FLEN)
NAN_BOXED(29495,16,FLEN)
NAN_BOXED(31305,16,FLEN)
NAN_BOXED(13462,16,FLEN)
NAN_BOXED(29495,16,FLEN)
NAN_BOXED(31305,16,FLEN)
NAN_BOXED(13462,16,FLEN)
NAN_BOXED(29495,16,FLEN)
NAN_BOXED(31305,16,FLEN)
NAN_BOXED(13462,16,FLEN)
NAN_BOXED(29495,16,FLEN)
NAN_BOXED(31305,16,FLEN)
NAN_BOXED(13462,16,FLEN)
NAN_BOXED(29495,16,FLEN)
NAN_BOXED(30853,16,FLEN)
NAN_BOXED(16006,16,FLEN)
NAN_BOXED(31583,16,FLEN)
NAN_BOXED(30853,16,FLEN)
NAN_BOXED(16006,16,FLEN)
NAN_BOXED(31583,16,FLEN)
NAN_BOXED(30853,16,FLEN)
NAN_BOXED(16006,16,FLEN)
NAN_BOXED(31583,16,FLEN)
NAN_BOXED(30853,16,FLEN)
NAN_BOXED(16006,16,FLEN)
NAN_BOXED(31583,16,FLEN)
NAN_BOXED(30853,16,FLEN)
NAN_BOXED(16006,16,FLEN)
NAN_BOXED(31583,16,FLEN)
NAN_BOXED(29873,16,FLEN)
NAN_BOXED(15979,16,FLEN)
NAN_BOXED(30600,16,FLEN)
NAN_BOXED(29873,16,FLEN)
NAN_BOXED(15979,16,FLEN)
NAN_BOXED(30600,16,FLEN)
NAN_BOXED(29873,16,FLEN)
NAN_BOXED(15979,16,FLEN)
NAN_BOXED(30600,16,FLEN)
NAN_BOXED(29873,16,FLEN)
NAN_BOXED(15979,16,FLEN)
NAN_BOXED(30600,16,FLEN)
NAN_BOXED(29873,16,FLEN)
NAN_BOXED(15979,16,FLEN)
NAN_BOXED(30600,16,FLEN)
NAN_BOXED(31178,16,FLEN)
NAN_BOXED(15558,16,FLEN)
NAN_BOXED(31465,16,FLEN)
NAN_BOXED(31178,16,FLEN)
NAN_BOXED(15558,16,FLEN)
NAN_BOXED(31465,16,FLEN)
NAN_BOXED(31178,16,FLEN)
NAN_BOXED(15558,16,FLEN)
NAN_BOXED(31465,16,FLEN)
NAN_BOXED(31178,16,FLEN)
NAN_BOXED(15558,16,FLEN)
NAN_BOXED(31465,16,FLEN)
NAN_BOXED(31178,16,FLEN)
NAN_BOXED(15558,16,FLEN)
NAN_BOXED(31465,16,FLEN)
NAN_BOXED(29028,16,FLEN)
NAN_BOXED(17368,16,FLEN)
NAN_BOXED(31049,16,FLEN)
NAN_BOXED(29028,16,FLEN)
NAN_BOXED(17368,16,FLEN)
NAN_BOXED(31049,16,FLEN)
NAN_BOXED(29028,16,FLEN)
NAN_BOXED(17368,16,FLEN)
NAN_BOXED(31049,16,FLEN)
NAN_BOXED(29028,16,FLEN)
NAN_BOXED(17368,16,FLEN)
NAN_BOXED(31049,16,FLEN)
NAN_BOXED(29028,16,FLEN)
NAN_BOXED(17368,16,FLEN)
NAN_BOXED(31049,16,FLEN)
NAN_BOXED(28590,16,FLEN)
NAN_BOXED(15226,16,FLEN)
NAN_BOXED(28461,16,FLEN)
NAN_BOXED(28590,16,FLEN)
NAN_BOXED(15226,16,FLEN)
NAN_BOXED(28461,16,FLEN)
NAN_BOXED(28590,16,FLEN)
NAN_BOXED(15226,16,FLEN)
NAN_BOXED(28461,16,FLEN)
NAN_BOXED(28590,16,FLEN)
NAN_BOXED(15226,16,FLEN)
NAN_BOXED(28461,16,FLEN)
NAN_BOXED(28590,16,FLEN)
NAN_BOXED(15226,16,FLEN)
NAN_BOXED(28461,16,FLEN)
NAN_BOXED(31708,16,FLEN)
NAN_BOXED(10883,16,FLEN)
NAN_BOXED(27238,16,FLEN)
NAN_BOXED(31708,16,FLEN)
NAN_BOXED(10883,16,FLEN)
NAN_BOXED(27238,16,FLEN)
NAN_BOXED(31708,16,FLEN)
NAN_BOXED(10883,16,FLEN)
NAN_BOXED(27238,16,FLEN)
NAN_BOXED(31708,16,FLEN)
NAN_BOXED(10883,16,FLEN)
NAN_BOXED(27238,16,FLEN)
NAN_BOXED(31708,16,FLEN)
NAN_BOXED(10883,16,FLEN)
NAN_BOXED(27238,16,FLEN)
NAN_BOXED(31578,16,FLEN)
NAN_BOXED(14982,16,FLEN)
NAN_BOXED(31231,16,FLEN)
NAN_BOXED(31578,16,FLEN)
NAN_BOXED(14982,16,FLEN)
NAN_BOXED(31231,16,FLEN)
NAN_BOXED(31578,16,FLEN)
NAN_BOXED(14982,16,FLEN)
NAN_BOXED(31231,16,FLEN)
NAN_BOXED(31578,16,FLEN)
NAN_BOXED(14982,16,FLEN)
NAN_BOXED(31231,16,FLEN)
NAN_BOXED(31578,16,FLEN)
NAN_BOXED(14982,16,FLEN)
NAN_BOXED(31231,16,FLEN)
NAN_BOXED(31079,16,FLEN)
NAN_BOXED(15441,16,FLEN)
NAN_BOXED(31189,16,FLEN)
NAN_BOXED(31079,16,FLEN)
NAN_BOXED(15441,16,FLEN)
NAN_BOXED(31189,16,FLEN)
NAN_BOXED(31079,16,FLEN)
NAN_BOXED(15441,16,FLEN)
NAN_BOXED(31189,16,FLEN)
NAN_BOXED(31079,16,FLEN)
NAN_BOXED(15441,16,FLEN)
NAN_BOXED(31189,16,FLEN)
NAN_BOXED(31079,16,FLEN)
NAN_BOXED(15441,16,FLEN)
NAN_BOXED(31189,16,FLEN)
NAN_BOXED(31028,16,FLEN)
NAN_BOXED(14094,16,FLEN)
NAN_BOXED(29847,16,FLEN)
NAN_BOXED(31028,16,FLEN)
NAN_BOXED(14094,16,FLEN)
NAN_BOXED(29847,16,FLEN)
NAN_BOXED(31028,16,FLEN)
NAN_BOXED(14094,16,FLEN)
NAN_BOXED(29847,16,FLEN)
NAN_BOXED(31028,16,FLEN)
NAN_BOXED(14094,16,FLEN)
NAN_BOXED(29847,16,FLEN)
NAN_BOXED(31028,16,FLEN)
NAN_BOXED(14094,16,FLEN)
NAN_BOXED(29847,16,FLEN)
NAN_BOXED(30487,16,FLEN)
NAN_BOXED(14155,16,FLEN)
NAN_BOXED(29303,16,FLEN)
NAN_BOXED(30487,16,FLEN)
NAN_BOXED(14155,16,FLEN)
NAN_BOXED(29303,16,FLEN)
NAN_BOXED(30487,16,FLEN)
NAN_BOXED(14155,16,FLEN)
NAN_BOXED(29303,16,FLEN)
NAN_BOXED(30487,16,FLEN)
NAN_BOXED(14155,16,FLEN)
NAN_BOXED(29303,16,FLEN)
NAN_BOXED(30487,16,FLEN)
NAN_BOXED(14155,16,FLEN)
NAN_BOXED(29303,16,FLEN)
NAN_BOXED(31454,16,FLEN)
NAN_BOXED(15168,16,FLEN)
NAN_BOXED(31290,16,FLEN)
NAN_BOXED(31454,16,FLEN)
NAN_BOXED(15168,16,FLEN)
NAN_BOXED(31290,16,FLEN)
NAN_BOXED(31454,16,FLEN)
NAN_BOXED(15168,16,FLEN)
NAN_BOXED(31290,16,FLEN)
NAN_BOXED(31454,16,FLEN)
NAN_BOXED(15168,16,FLEN)
NAN_BOXED(31290,16,FLEN)
NAN_BOXED(31454,16,FLEN)
NAN_BOXED(15168,16,FLEN)
NAN_BOXED(31290,16,FLEN)
NAN_BOXED(31308,16,FLEN)
NAN_BOXED(13400,16,FLEN)
NAN_BOXED(29399,16,FLEN)
NAN_BOXED(31308,16,FLEN)
NAN_BOXED(13400,16,FLEN)
NAN_BOXED(29399,16,FLEN)
NAN_BOXED(31308,16,FLEN)
NAN_BOXED(13400,16,FLEN)
NAN_BOXED(29399,16,FLEN)
NAN_BOXED(31308,16,FLEN)
NAN_BOXED(13400,16,FLEN)
NAN_BOXED(29399,16,FLEN)
NAN_BOXED(31308,16,FLEN)
NAN_BOXED(13400,16,FLEN)
NAN_BOXED(29399,16,FLEN)
NAN_BOXED(30908,16,FLEN)
NAN_BOXED(14051,16,FLEN)
NAN_BOXED(29715,16,FLEN)
NAN_BOXED(30908,16,FLEN)
NAN_BOXED(14051,16,FLEN)
NAN_BOXED(29715,16,FLEN)
NAN_BOXED(30908,16,FLEN)
NAN_BOXED(14051,16,FLEN)
NAN_BOXED(29715,16,FLEN)
NAN_BOXED(30908,16,FLEN)
NAN_BOXED(14051,16,FLEN)
NAN_BOXED(29715,16,FLEN)
NAN_BOXED(30908,16,FLEN)
NAN_BOXED(14051,16,FLEN)
NAN_BOXED(29715,16,FLEN)
NAN_BOXED(31314,16,FLEN)
NAN_BOXED(15241,16,FLEN)
NAN_BOXED(31220,16,FLEN)
NAN_BOXED(31314,16,FLEN)
NAN_BOXED(15241,16,FLEN)
NAN_BOXED(31220,16,FLEN)
NAN_BOXED(31314,16,FLEN)
NAN_BOXED(15241,16,FLEN)
NAN_BOXED(31220,16,FLEN)
NAN_BOXED(31314,16,FLEN)
NAN_BOXED(15241,16,FLEN)
NAN_BOXED(31220,16,FLEN)
NAN_BOXED(31314,16,FLEN)
NAN_BOXED(15241,16,FLEN)
NAN_BOXED(31220,16,FLEN)
NAN_BOXED(31732,16,FLEN)
NAN_BOXED(14769,16,FLEN)
NAN_BOXED(31145,16,FLEN)
NAN_BOXED(31732,16,FLEN)
NAN_BOXED(14769,16,FLEN)
NAN_BOXED(31145,16,FLEN)
NAN_BOXED(31732,16,FLEN)
NAN_BOXED(14769,16,FLEN)
NAN_BOXED(31145,16,FLEN)
NAN_BOXED(31732,16,FLEN)
NAN_BOXED(14769,16,FLEN)
NAN_BOXED(31145,16,FLEN)
NAN_BOXED(31732,16,FLEN)
NAN_BOXED(14769,16,FLEN)
NAN_BOXED(31145,16,FLEN)
NAN_BOXED(31095,16,FLEN)
NAN_BOXED(15499,16,FLEN)
NAN_BOXED(31286,16,FLEN)
NAN_BOXED(31095,16,FLEN)
NAN_BOXED(15499,16,FLEN)
NAN_BOXED(31286,16,FLEN)
NAN_BOXED(31095,16,FLEN)
NAN_BOXED(15499,16,FLEN)
NAN_BOXED(31286,16,FLEN)
NAN_BOXED(31095,16,FLEN)
NAN_BOXED(15499,16,FLEN)
NAN_BOXED(31286,16,FLEN)
NAN_BOXED(31095,16,FLEN)
NAN_BOXED(15499,16,FLEN)
NAN_BOXED(31286,16,FLEN)
NAN_BOXED(28158,16,FLEN)
NAN_BOXED(18010,16,FLEN)
NAN_BOXED(30914,16,FLEN)
NAN_BOXED(28158,16,FLEN)
NAN_BOXED(18010,16,FLEN)
NAN_BOXED(30914,16,FLEN)
NAN_BOXED(28158,16,FLEN)
NAN_BOXED(18010,16,FLEN)
NAN_BOXED(30914,16,FLEN)
NAN_BOXED(28158,16,FLEN)
NAN_BOXED(18010,16,FLEN)
NAN_BOXED(30914,16,FLEN)
NAN_BOXED(28158,16,FLEN)
NAN_BOXED(18010,16,FLEN)
NAN_BOXED(30914,16,FLEN)
NAN_BOXED(26672,16,FLEN)
NAN_BOXED(18842,16,FLEN)
NAN_BOXED(30175,16,FLEN)
NAN_BOXED(26672,16,FLEN)
NAN_BOXED(18842,16,FLEN)
NAN_BOXED(30175,16,FLEN)
NAN_BOXED(26672,16,FLEN)
NAN_BOXED(18842,16,FLEN)
NAN_BOXED(30175,16,FLEN)
NAN_BOXED(26672,16,FLEN)
NAN_BOXED(18842,16,FLEN)
NAN_BOXED(30175,16,FLEN)
NAN_BOXED(26672,16,FLEN)
NAN_BOXED(18842,16,FLEN)
NAN_BOXED(30175,16,FLEN)
NAN_BOXED(28542,16,FLEN)
NAN_BOXED(18444,16,FLEN)
NAN_BOXED(31637,16,FLEN)
NAN_BOXED(28542,16,FLEN)
NAN_BOXED(18444,16,FLEN)
NAN_BOXED(31637,16,FLEN)
NAN_BOXED(28542,16,FLEN)
NAN_BOXED(18444,16,FLEN)
NAN_BOXED(31637,16,FLEN)
NAN_BOXED(28542,16,FLEN)
NAN_BOXED(18444,16,FLEN)
NAN_BOXED(31637,16,FLEN)
NAN_BOXED(28542,16,FLEN)
NAN_BOXED(18444,16,FLEN)
NAN_BOXED(31637,16,FLEN)
NAN_BOXED(26411,16,FLEN)
NAN_BOXED(20507,16,FLEN)
NAN_BOXED(31581,16,FLEN)
NAN_BOXED(26411,16,FLEN)
NAN_BOXED(20507,16,FLEN)
NAN_BOXED(31581,16,FLEN)
NAN_BOXED(26411,16,FLEN)
NAN_BOXED(20507,16,FLEN)
NAN_BOXED(31581,16,FLEN)
NAN_BOXED(26411,16,FLEN)
NAN_BOXED(20507,16,FLEN)
NAN_BOXED(31581,16,FLEN)
NAN_BOXED(26411,16,FLEN)
NAN_BOXED(20507,16,FLEN)
NAN_BOXED(31581,16,FLEN)
NAN_BOXED(31636,16,FLEN)
NAN_BOXED(14170,16,FLEN)
NAN_BOXED(30455,16,FLEN)
NAN_BOXED(31636,16,FLEN)
NAN_BOXED(14170,16,FLEN)
NAN_BOXED(30455,16,FLEN)
NAN_BOXED(31636,16,FLEN)
NAN_BOXED(14170,16,FLEN)
NAN_BOXED(30455,16,FLEN)
NAN_BOXED(31636,16,FLEN)
NAN_BOXED(14170,16,FLEN)
NAN_BOXED(30455,16,FLEN)
NAN_BOXED(31636,16,FLEN)
NAN_BOXED(14170,16,FLEN)
NAN_BOXED(30455,16,FLEN)
NAN_BOXED(31400,16,FLEN)
NAN_BOXED(11253,16,FLEN)
NAN_BOXED(27295,16,FLEN)
NAN_BOXED(31400,16,FLEN)
NAN_BOXED(11253,16,FLEN)
NAN_BOXED(27295,16,FLEN)
NAN_BOXED(31400,16,FLEN)
NAN_BOXED(11253,16,FLEN)
NAN_BOXED(27295,16,FLEN)
NAN_BOXED(31400,16,FLEN)
NAN_BOXED(11253,16,FLEN)
NAN_BOXED(27295,16,FLEN)
NAN_BOXED(31400,16,FLEN)
NAN_BOXED(11253,16,FLEN)
NAN_BOXED(27295,16,FLEN)
NAN_BOXED(28789,16,FLEN)
NAN_BOXED(11396,16,FLEN)
NAN_BOXED(24841,16,FLEN)
NAN_BOXED(28789,16,FLEN)
NAN_BOXED(11396,16,FLEN)
NAN_BOXED(24841,16,FLEN)
NAN_BOXED(28789,16,FLEN)
NAN_BOXED(11396,16,FLEN)
NAN_BOXED(24841,16,FLEN)
NAN_BOXED(28789,16,FLEN)
NAN_BOXED(11396,16,FLEN)
NAN_BOXED(24841,16,FLEN)
NAN_BOXED(28789,16,FLEN)
NAN_BOXED(11396,16,FLEN)
NAN_BOXED(24841,16,FLEN)
NAN_BOXED(27739,16,FLEN)
NAN_BOXED(10464,16,FLEN)
NAN_BOXED(22864,16,FLEN)
NAN_BOXED(27739,16,FLEN)
NAN_BOXED(10464,16,FLEN)
NAN_BOXED(22864,16,FLEN)
NAN_BOXED(27739,16,FLEN)
NAN_BOXED(10464,16,FLEN)
NAN_BOXED(22864,16,FLEN)
NAN_BOXED(27739,16,FLEN)
NAN_BOXED(10464,16,FLEN)
NAN_BOXED(22864,16,FLEN)
NAN_BOXED(27739,16,FLEN)
NAN_BOXED(10464,16,FLEN)
NAN_BOXED(22864,16,FLEN)
NAN_BOXED(31391,16,FLEN)
NAN_BOXED(11971,16,FLEN)
NAN_BOXED(28057,16,FLEN)
NAN_BOXED(31391,16,FLEN)
NAN_BOXED(11971,16,FLEN)
NAN_BOXED(28057,16,FLEN)
NAN_BOXED(31391,16,FLEN)
NAN_BOXED(11971,16,FLEN)
NAN_BOXED(28057,16,FLEN)
NAN_BOXED(31391,16,FLEN)
NAN_BOXED(11971,16,FLEN)
NAN_BOXED(28057,16,FLEN)
NAN_BOXED(31391,16,FLEN)
NAN_BOXED(11971,16,FLEN)
NAN_BOXED(28057,16,FLEN)
NAN_BOXED(30905,16,FLEN)
NAN_BOXED(14182,16,FLEN)
NAN_BOXED(29790,16,FLEN)
NAN_BOXED(30905,16,FLEN)
NAN_BOXED(14182,16,FLEN)
NAN_BOXED(29790,16,FLEN)
NAN_BOXED(30905,16,FLEN)
NAN_BOXED(14182,16,FLEN)
NAN_BOXED(29790,16,FLEN)
NAN_BOXED(30905,16,FLEN)
NAN_BOXED(14182,16,FLEN)
NAN_BOXED(29790,16,FLEN)
NAN_BOXED(30905,16,FLEN)
NAN_BOXED(14182,16,FLEN)
NAN_BOXED(29790,16,FLEN)
NAN_BOXED(28732,16,FLEN)
NAN_BOXED(16981,16,FLEN)
NAN_BOXED(30388,16,FLEN)
NAN_BOXED(28732,16,FLEN)
NAN_BOXED(16981,16,FLEN)
NAN_BOXED(30388,16,FLEN)
NAN_BOXED(28732,16,FLEN)
NAN_BOXED(16981,16,FLEN)
NAN_BOXED(30388,16,FLEN)
NAN_BOXED(28732,16,FLEN)
NAN_BOXED(16981,16,FLEN)
NAN_BOXED(30388,16,FLEN)
NAN_BOXED(28732,16,FLEN)
NAN_BOXED(16981,16,FLEN)
NAN_BOXED(30388,16,FLEN)
NAN_BOXED(29137,16,FLEN)
NAN_BOXED(17759,16,FLEN)
NAN_BOXED(31696,16,FLEN)
NAN_BOXED(29137,16,FLEN)
NAN_BOXED(17759,16,FLEN)
NAN_BOXED(31696,16,FLEN)
NAN_BOXED(29137,16,FLEN)
NAN_BOXED(17759,16,FLEN)
NAN_BOXED(31696,16,FLEN)
NAN_BOXED(29137,16,FLEN)
NAN_BOXED(17759,16,FLEN)
NAN_BOXED(31696,16,FLEN)
NAN_BOXED(29137,16,FLEN)
NAN_BOXED(17759,16,FLEN)
NAN_BOXED(31696,16,FLEN)
NAN_BOXED(30243,16,FLEN)
NAN_BOXED(15919,16,FLEN)
NAN_BOXED(30911,16,FLEN)
NAN_BOXED(30243,16,FLEN)
NAN_BOXED(15919,16,FLEN)
NAN_BOXED(30911,16,FLEN)
NAN_BOXED(30243,16,FLEN)
NAN_BOXED(15919,16,FLEN)
NAN_BOXED(30911,16,FLEN)
NAN_BOXED(30243,16,FLEN)
NAN_BOXED(15919,16,FLEN)
NAN_BOXED(30911,16,FLEN)
NAN_BOXED(30243,16,FLEN)
NAN_BOXED(15919,16,FLEN)
NAN_BOXED(30911,16,FLEN)
NAN_BOXED(30849,16,FLEN)
NAN_BOXED(15475,16,FLEN)
NAN_BOXED(30979,16,FLEN)
NAN_BOXED(30849,16,FLEN)
NAN_BOXED(15475,16,FLEN)
NAN_BOXED(30979,16,FLEN)
NAN_BOXED(30849,16,FLEN)
NAN_BOXED(15475,16,FLEN)
NAN_BOXED(30979,16,FLEN)
NAN_BOXED(30849,16,FLEN)
NAN_BOXED(15475,16,FLEN)
NAN_BOXED(30979,16,FLEN)
NAN_BOXED(30849,16,FLEN)
NAN_BOXED(15475,16,FLEN)
NAN_BOXED(30979,16,FLEN)
NAN_BOXED(30638,16,FLEN)
NAN_BOXED(14463,16,FLEN)
NAN_BOXED(29778,16,FLEN)
NAN_BOXED(30638,16,FLEN)
NAN_BOXED(14463,16,FLEN)
NAN_BOXED(29778,16,FLEN)
NAN_BOXED(30638,16,FLEN)
NAN_BOXED(14463,16,FLEN)
NAN_BOXED(29778,16,FLEN)
NAN_BOXED(30638,16,FLEN)
NAN_BOXED(14463,16,FLEN)
NAN_BOXED(29778,16,FLEN)
NAN_BOXED(30638,16,FLEN)
NAN_BOXED(14463,16,FLEN)
NAN_BOXED(29778,16,FLEN)
NAN_BOXED(28768,16,FLEN)
NAN_BOXED(18046,16,FLEN)
NAN_BOXED(31513,16,FLEN)
NAN_BOXED(28768,16,FLEN)
NAN_BOXED(18046,16,FLEN)
NAN_BOXED(31513,16,FLEN)
NAN_BOXED(28768,16,FLEN)
NAN_BOXED(18046,16,FLEN)
NAN_BOXED(31513,16,FLEN)
NAN_BOXED(28768,16,FLEN)
NAN_BOXED(18046,16,FLEN)
NAN_BOXED(31513,16,FLEN)
NAN_BOXED(28768,16,FLEN)
NAN_BOXED(18046,16,FLEN)
NAN_BOXED(31513,16,FLEN)
NAN_BOXED(29224,16,FLEN)
NAN_BOXED(16552,16,FLEN)
NAN_BOXED(30507,16,FLEN)
NAN_BOXED(29224,16,FLEN)
NAN_BOXED(16552,16,FLEN)
NAN_BOXED(30507,16,FLEN)
NAN_BOXED(29224,16,FLEN)
NAN_BOXED(16552,16,FLEN)
NAN_BOXED(30507,16,FLEN)
NAN_BOXED(29224,16,FLEN)
NAN_BOXED(16552,16,FLEN)
NAN_BOXED(30507,16,FLEN)
NAN_BOXED(29224,16,FLEN)
NAN_BOXED(16552,16,FLEN)
NAN_BOXED(30507,16,FLEN)
NAN_BOXED(31350,16,FLEN)
NAN_BOXED(14771,16,FLEN)
NAN_BOXED(30875,16,FLEN)
NAN_BOXED(31350,16,FLEN)
NAN_BOXED(14771,16,FLEN)
NAN_BOXED(30875,16,FLEN)
NAN_BOXED(31350,16,FLEN)
NAN_BOXED(14771,16,FLEN)
NAN_BOXED(30875,16,FLEN)
NAN_BOXED(31350,16,FLEN)
NAN_BOXED(14771,16,FLEN)
NAN_BOXED(30875,16,FLEN)
NAN_BOXED(31350,16,FLEN)
NAN_BOXED(14771,16,FLEN)
NAN_BOXED(30875,16,FLEN)
NAN_BOXED(31636,16,FLEN)
NAN_BOXED(15060,16,FLEN)
NAN_BOXED(31353,16,FLEN)
NAN_BOXED(31636,16,FLEN)
NAN_BOXED(15060,16,FLEN)
NAN_BOXED(31353,16,FLEN)
NAN_BOXED(31636,16,FLEN)
NAN_BOXED(15060,16,FLEN)
NAN_BOXED(31353,16,FLEN)
NAN_BOXED(31636,16,FLEN)
NAN_BOXED(15060,16,FLEN)
NAN_BOXED(31353,16,FLEN)
NAN_BOXED(31636,16,FLEN)
NAN_BOXED(15060,16,FLEN)
NAN_BOXED(31353,16,FLEN)
NAN_BOXED(30747,16,FLEN)
NAN_BOXED(13176,16,FLEN)
NAN_BOXED(28587,16,FLEN)
NAN_BOXED(30747,16,FLEN)
NAN_BOXED(13176,16,FLEN)
NAN_BOXED(28587,16,FLEN)
NAN_BOXED(30747,16,FLEN)
NAN_BOXED(13176,16,FLEN)
NAN_BOXED(28587,16,FLEN)
NAN_BOXED(30747,16,FLEN)
NAN_BOXED(13176,16,FLEN)
NAN_BOXED(28587,16,FLEN)
NAN_BOXED(30747,16,FLEN)
NAN_BOXED(13176,16,FLEN)
NAN_BOXED(28587,16,FLEN)
NAN_BOXED(30909,16,FLEN)
NAN_BOXED(14948,16,FLEN)
NAN_BOXED(30611,16,FLEN)
NAN_BOXED(30909,16,FLEN)
NAN_BOXED(14948,16,FLEN)
NAN_BOXED(30611,16,FLEN)
NAN_BOXED(30909,16,FLEN)
NAN_BOXED(14948,16,FLEN)
NAN_BOXED(30611,16,FLEN)
NAN_BOXED(30909,16,FLEN)
NAN_BOXED(14948,16,FLEN)
NAN_BOXED(30611,16,FLEN)
NAN_BOXED(30909,16,FLEN)
NAN_BOXED(14948,16,FLEN)
NAN_BOXED(30611,16,FLEN)
NAN_BOXED(31460,16,FLEN)
NAN_BOXED(14573,16,FLEN)
NAN_BOXED(30782,16,FLEN)
NAN_BOXED(31460,16,FLEN)
NAN_BOXED(14573,16,FLEN)
NAN_BOXED(30782,16,FLEN)
NAN_BOXED(31460,16,FLEN)
NAN_BOXED(14573,16,FLEN)
NAN_BOXED(30782,16,FLEN)
NAN_BOXED(31460,16,FLEN)
NAN_BOXED(14573,16,FLEN)
NAN_BOXED(30782,16,FLEN)
NAN_BOXED(31460,16,FLEN)
NAN_BOXED(14573,16,FLEN)
NAN_BOXED(30782,16,FLEN)
NAN_BOXED(31117,16,FLEN)
NAN_BOXED(15533,16,FLEN)
NAN_BOXED(31357,16,FLEN)
NAN_BOXED(31117,16,FLEN)
NAN_BOXED(15533,16,FLEN)
NAN_BOXED(31357,16,FLEN)
NAN_BOXED(31117,16,FLEN)
NAN_BOXED(15533,16,FLEN)
NAN_BOXED(31357,16,FLEN)
NAN_BOXED(31117,16,FLEN)
NAN_BOXED(15533,16,FLEN)
NAN_BOXED(31357,16,FLEN)
NAN_BOXED(31117,16,FLEN)
NAN_BOXED(15533,16,FLEN)
NAN_BOXED(31357,16,FLEN)
NAN_BOXED(30598,16,FLEN)
NAN_BOXED(16168,16,FLEN)
NAN_BOXED(31419,16,FLEN)
NAN_BOXED(30598,16,FLEN)
NAN_BOXED(16168,16,FLEN)
NAN_BOXED(31419,16,FLEN)
NAN_BOXED(30598,16,FLEN)
NAN_BOXED(16168,16,FLEN)
NAN_BOXED(31419,16,FLEN)
NAN_BOXED(30598,16,FLEN)
NAN_BOXED(16168,16,FLEN)
NAN_BOXED(31419,16,FLEN)
NAN_BOXED(30598,16,FLEN)
NAN_BOXED(16168,16,FLEN)
NAN_BOXED(31419,16,FLEN)
NAN_BOXED(31536,16,FLEN)
NAN_BOXED(12661,16,FLEN)
NAN_BOXED(28911,16,FLEN)
NAN_BOXED(31536,16,FLEN)
NAN_BOXED(12661,16,FLEN)
NAN_BOXED(28911,16,FLEN)
NAN_BOXED(31536,16,FLEN)
NAN_BOXED(12661,16,FLEN)
NAN_BOXED(28911,16,FLEN)
NAN_BOXED(31536,16,FLEN)
NAN_BOXED(12661,16,FLEN)
NAN_BOXED(28911,16,FLEN)
NAN_BOXED(31536,16,FLEN)
NAN_BOXED(12661,16,FLEN)
NAN_BOXED(28911,16,FLEN)
NAN_BOXED(31577,16,FLEN)
NAN_BOXED(15247,16,FLEN)
NAN_BOXED(31476,16,FLEN)
NAN_BOXED(31577,16,FLEN)
NAN_BOXED(15247,16,FLEN)
NAN_BOXED(31476,16,FLEN)
NAN_BOXED(31577,16,FLEN)
NAN_BOXED(15247,16,FLEN)
NAN_BOXED(31476,16,FLEN)
NAN_BOXED(31577,16,FLEN)
NAN_BOXED(15247,16,FLEN)
NAN_BOXED(31476,16,FLEN)
NAN_BOXED(31577,16,FLEN)
NAN_BOXED(15247,16,FLEN)
NAN_BOXED(31476,16,FLEN)
NAN_BOXED(31446,16,FLEN)
NAN_BOXED(13901,16,FLEN)
NAN_BOXED(30054,16,FLEN)
NAN_BOXED(31446,16,FLEN)
NAN_BOXED(13901,16,FLEN)
NAN_BOXED(30054,16,FLEN)
NAN_BOXED(31446,16,FLEN)
NAN_BOXED(13901,16,FLEN)
NAN_BOXED(30054,16,FLEN)
NAN_BOXED(31446,16,FLEN)
NAN_BOXED(13901,16,FLEN)
NAN_BOXED(30054,16,FLEN)
NAN_BOXED(31446,16,FLEN)
NAN_BOXED(13901,16,FLEN)
NAN_BOXED(30054,16,FLEN)
NAN_BOXED(29703,16,FLEN)
NAN_BOXED(14384,16,FLEN)
NAN_BOXED(28735,16,FLEN)
NAN_BOXED(29703,16,FLEN)
NAN_BOXED(14384,16,FLEN)
NAN_BOXED(28735,16,FLEN)
NAN_BOXED(29703,16,FLEN)
NAN_BOXED(14384,16,FLEN)
NAN_BOXED(28735,16,FLEN)
NAN_BOXED(29703,16,FLEN)
NAN_BOXED(14384,16,FLEN)
NAN_BOXED(28735,16,FLEN)
NAN_BOXED(29703,16,FLEN)
NAN_BOXED(14384,16,FLEN)
NAN_BOXED(28735,16,FLEN)
NAN_BOXED(30190,16,FLEN)
NAN_BOXED(16538,16,FLEN)
NAN_BOXED(31446,16,FLEN)
NAN_BOXED(30190,16,FLEN)
NAN_BOXED(16538,16,FLEN)
NAN_BOXED(31446,16,FLEN)
NAN_BOXED(30190,16,FLEN)
NAN_BOXED(16538,16,FLEN)
NAN_BOXED(31446,16,FLEN)
NAN_BOXED(30190,16,FLEN)
NAN_BOXED(16538,16,FLEN)
NAN_BOXED(31446,16,FLEN)
NAN_BOXED(30190,16,FLEN)
NAN_BOXED(16538,16,FLEN)
NAN_BOXED(31446,16,FLEN)
NAN_BOXED(30157,16,FLEN)
NAN_BOXED(8755,16,FLEN)
NAN_BOXED(23935,16,FLEN)
NAN_BOXED(30157,16,FLEN)
NAN_BOXED(8755,16,FLEN)
NAN_BOXED(23935,16,FLEN)
NAN_BOXED(30157,16,FLEN)
NAN_BOXED(8755,16,FLEN)
NAN_BOXED(23935,16,FLEN)
NAN_BOXED(30157,16,FLEN)
NAN_BOXED(8755,16,FLEN)
NAN_BOXED(23935,16,FLEN)
NAN_BOXED(30157,16,FLEN)
NAN_BOXED(8755,16,FLEN)
NAN_BOXED(23935,16,FLEN)
NAN_BOXED(29920,16,FLEN)
NAN_BOXED(13383,16,FLEN)
NAN_BOXED(27975,16,FLEN)
NAN_BOXED(29920,16,FLEN)
NAN_BOXED(13383,16,FLEN)
NAN_BOXED(27975,16,FLEN)
NAN_BOXED(29920,16,FLEN)
NAN_BOXED(13383,16,FLEN)
NAN_BOXED(27975,16,FLEN)
NAN_BOXED(29920,16,FLEN)
NAN_BOXED(13383,16,FLEN)
NAN_BOXED(27975,16,FLEN)
NAN_BOXED(29920,16,FLEN)
NAN_BOXED(13383,16,FLEN)
NAN_BOXED(27975,16,FLEN)
NAN_BOXED(30970,16,FLEN)
NAN_BOXED(15601,16,FLEN)
NAN_BOXED(31268,16,FLEN)
NAN_BOXED(30970,16,FLEN)
NAN_BOXED(15601,16,FLEN)
NAN_BOXED(31268,16,FLEN)
NAN_BOXED(30970,16,FLEN)
NAN_BOXED(15601,16,FLEN)
NAN_BOXED(31268,16,FLEN)
NAN_BOXED(30970,16,FLEN)
NAN_BOXED(15601,16,FLEN)
NAN_BOXED(31268,16,FLEN)
NAN_BOXED(30970,16,FLEN)
NAN_BOXED(15601,16,FLEN)
NAN_BOXED(31268,16,FLEN)
NAN_BOXED(31592,16,FLEN)
NAN_BOXED(11835,16,FLEN)
NAN_BOXED(28085,16,FLEN)
NAN_BOXED(31592,16,FLEN)
NAN_BOXED(11835,16,FLEN)
NAN_BOXED(28085,16,FLEN)
NAN_BOXED(31592,16,FLEN)
NAN_BOXED(11835,16,FLEN)
NAN_BOXED(28085,16,FLEN)
NAN_BOXED(31592,16,FLEN)
NAN_BOXED(11835,16,FLEN)
NAN_BOXED(28085,16,FLEN)
NAN_BOXED(31592,16,FLEN)
NAN_BOXED(11835,16,FLEN)
NAN_BOXED(28085,16,FLEN)
NAN_BOXED(30229,16,FLEN)
NAN_BOXED(13653,16,FLEN)
NAN_BOXED(28678,16,FLEN)
NAN_BOXED(30229,16,FLEN)
NAN_BOXED(13653,16,FLEN)
NAN_BOXED(28678,16,FLEN)
NAN_BOXED(30229,16,FLEN)
NAN_BOXED(13653,16,FLEN)
NAN_BOXED(28678,16,FLEN)
NAN_BOXED(30229,16,FLEN)
NAN_BOXED(13653,16,FLEN)
NAN_BOXED(28678,16,FLEN)
NAN_BOXED(30229,16,FLEN)
NAN_BOXED(13653,16,FLEN)
NAN_BOXED(28678,16,FLEN)
NAN_BOXED(31559,16,FLEN)
NAN_BOXED(15196,16,FLEN)
NAN_BOXED(31409,16,FLEN)
NAN_BOXED(31559,16,FLEN)
NAN_BOXED(15196,16,FLEN)
NAN_BOXED(31409,16,FLEN)
NAN_BOXED(31559,16,FLEN)
NAN_BOXED(15196,16,FLEN)
NAN_BOXED(31409,16,FLEN)
NAN_BOXED(31559,16,FLEN)
NAN_BOXED(15196,16,FLEN)
NAN_BOXED(31409,16,FLEN)
NAN_BOXED(31559,16,FLEN)
NAN_BOXED(15196,16,FLEN)
NAN_BOXED(31409,16,FLEN)
NAN_BOXED(30760,16,FLEN)
NAN_BOXED(16217,16,FLEN)
NAN_BOXED(31648,16,FLEN)
NAN_BOXED(30760,16,FLEN)
NAN_BOXED(16217,16,FLEN)
NAN_BOXED(31648,16,FLEN)
NAN_BOXED(30760,16,FLEN)
NAN_BOXED(16217,16,FLEN)
NAN_BOXED(31648,16,FLEN)
NAN_BOXED(30760,16,FLEN)
NAN_BOXED(16217,16,FLEN)
NAN_BOXED(31648,16,FLEN)
NAN_BOXED(30760,16,FLEN)
NAN_BOXED(16217,16,FLEN)
NAN_BOXED(31648,16,FLEN)
NAN_BOXED(30761,16,FLEN)
NAN_BOXED(15866,16,FLEN)
NAN_BOXED(31285,16,FLEN)
NAN_BOXED(30761,16,FLEN)
NAN_BOXED(15866,16,FLEN)
NAN_BOXED(31285,16,FLEN)
NAN_BOXED(30761,16,FLEN)
NAN_BOXED(15866,16,FLEN)
NAN_BOXED(31285,16,FLEN)
NAN_BOXED(30761,16,FLEN)
NAN_BOXED(15866,16,FLEN)
NAN_BOXED(31285,16,FLEN)
NAN_BOXED(30761,16,FLEN)
NAN_BOXED(15866,16,FLEN)
NAN_BOXED(31285,16,FLEN)
NAN_BOXED(30670,16,FLEN)
NAN_BOXED(14844,16,FLEN)
NAN_BOXED(30163,16,FLEN)
NAN_BOXED(30670,16,FLEN)
NAN_BOXED(14844,16,FLEN)
NAN_BOXED(30163,16,FLEN)
NAN_BOXED(30670,16,FLEN)
NAN_BOXED(14844,16,FLEN)
NAN_BOXED(30163,16,FLEN)
NAN_BOXED(30670,16,FLEN)
NAN_BOXED(14844,16,FLEN)
NAN_BOXED(30163,16,FLEN)
NAN_BOXED(30670,16,FLEN)
NAN_BOXED(14844,16,FLEN)
NAN_BOXED(30163,16,FLEN)
NAN_BOXED(31731,16,FLEN)
NAN_BOXED(15047,16,FLEN)
NAN_BOXED(31418,16,FLEN)
NAN_BOXED(31731,16,FLEN)
NAN_BOXED(15047,16,FLEN)
NAN_BOXED(31418,16,FLEN)
NAN_BOXED(31731,16,FLEN)
NAN_BOXED(15047,16,FLEN)
NAN_BOXED(31418,16,FLEN)
NAN_BOXED(31731,16,FLEN)
NAN_BOXED(15047,16,FLEN)
NAN_BOXED(31418,16,FLEN)
NAN_BOXED(31731,16,FLEN)
NAN_BOXED(15047,16,FLEN)
NAN_BOXED(31418,16,FLEN)
NAN_BOXED(30907,16,FLEN)
NAN_BOXED(15838,16,FLEN)
NAN_BOXED(31471,16,FLEN)
NAN_BOXED(30907,16,FLEN)
NAN_BOXED(15838,16,FLEN)
NAN_BOXED(31471,16,FLEN)
NAN_BOXED(30907,16,FLEN)
NAN_BOXED(15838,16,FLEN)
NAN_BOXED(31471,16,FLEN)
NAN_BOXED(30907,16,FLEN)
NAN_BOXED(15838,16,FLEN)
NAN_BOXED(31471,16,FLEN)
NAN_BOXED(30907,16,FLEN)
NAN_BOXED(15838,16,FLEN)
NAN_BOXED(31471,16,FLEN)
NAN_BOXED(31025,16,FLEN)
NAN_BOXED(15595,16,FLEN)
NAN_BOXED(31329,16,FLEN)
NAN_BOXED(31025,16,FLEN)
NAN_BOXED(15595,16,FLEN)
NAN_BOXED(31329,16,FLEN)
NAN_BOXED(31025,16,FLEN)
NAN_BOXED(15595,16,FLEN)
NAN_BOXED(31329,16,FLEN)
NAN_BOXED(31025,16,FLEN)
NAN_BOXED(15595,16,FLEN)
NAN_BOXED(31329,16,FLEN)
NAN_BOXED(31025,16,FLEN)
NAN_BOXED(15595,16,FLEN)
NAN_BOXED(31329,16,FLEN)
NAN_BOXED(27716,16,FLEN)
NAN_BOXED(16368,16,FLEN)
NAN_BOXED(28724,16,FLEN)
NAN_BOXED(27716,16,FLEN)
NAN_BOXED(16368,16,FLEN)
NAN_BOXED(28724,16,FLEN)
NAN_BOXED(27716,16,FLEN)
NAN_BOXED(16368,16,FLEN)
NAN_BOXED(28724,16,FLEN)
NAN_BOXED(27716,16,FLEN)
NAN_BOXED(16368,16,FLEN)
NAN_BOXED(28724,16,FLEN)
NAN_BOXED(27716,16,FLEN)
NAN_BOXED(16368,16,FLEN)
NAN_BOXED(28724,16,FLEN)
NAN_BOXED(28415,16,FLEN)
NAN_BOXED(17797,16,FLEN)
NAN_BOXED(30930,16,FLEN)
NAN_BOXED(28415,16,FLEN)
NAN_BOXED(17797,16,FLEN)
NAN_BOXED(30930,16,FLEN)
NAN_BOXED(28415,16,FLEN)
NAN_BOXED(17797,16,FLEN)
NAN_BOXED(30930,16,FLEN)
NAN_BOXED(28415,16,FLEN)
NAN_BOXED(17797,16,FLEN)
NAN_BOXED(30930,16,FLEN)
NAN_BOXED(28415,16,FLEN)
NAN_BOXED(17797,16,FLEN)
NAN_BOXED(30930,16,FLEN)
NAN_BOXED(31169,16,FLEN)
NAN_BOXED(13041,16,FLEN)
NAN_BOXED(28918,16,FLEN)
NAN_BOXED(31169,16,FLEN)
NAN_BOXED(13041,16,FLEN)
NAN_BOXED(28918,16,FLEN)
NAN_BOXED(31169,16,FLEN)
NAN_BOXED(13041,16,FLEN)
NAN_BOXED(28918,16,FLEN)
NAN_BOXED(31169,16,FLEN)
NAN_BOXED(13041,16,FLEN)
NAN_BOXED(28918,16,FLEN)
NAN_BOXED(31169,16,FLEN)
NAN_BOXED(13041,16,FLEN)
NAN_BOXED(28918,16,FLEN)
NAN_BOXED(30730,16,FLEN)
NAN_BOXED(13122,16,FLEN)
NAN_BOXED(28484,16,FLEN)
NAN_BOXED(30730,16,FLEN)
NAN_BOXED(13122,16,FLEN)
NAN_BOXED(28484,16,FLEN)
NAN_BOXED(30730,16,FLEN)
NAN_BOXED(13122,16,FLEN)
NAN_BOXED(28484,16,FLEN)
NAN_BOXED(30730,16,FLEN)
NAN_BOXED(13122,16,FLEN)
NAN_BOXED(28484,16,FLEN)
NAN_BOXED(30730,16,FLEN)
NAN_BOXED(13122,16,FLEN)
NAN_BOXED(28484,16,FLEN)
NAN_BOXED(31103,16,FLEN)
NAN_BOXED(15494,16,FLEN)
NAN_BOXED(31290,16,FLEN)
NAN_BOXED(31103,16,FLEN)
NAN_BOXED(15494,16,FLEN)
NAN_BOXED(31290,16,FLEN)
NAN_BOXED(31103,16,FLEN)
NAN_BOXED(15494,16,FLEN)
NAN_BOXED(31290,16,FLEN)
NAN_BOXED(31103,16,FLEN)
NAN_BOXED(15494,16,FLEN)
NAN_BOXED(31290,16,FLEN)
NAN_BOXED(31103,16,FLEN)
NAN_BOXED(15494,16,FLEN)
NAN_BOXED(31290,16,FLEN)
NAN_BOXED(28043,16,FLEN)
NAN_BOXED(18853,16,FLEN)
NAN_BOXED(31702,16,FLEN)
NAN_BOXED(28043,16,FLEN)
NAN_BOXED(18853,16,FLEN)
NAN_BOXED(31702,16,FLEN)
NAN_BOXED(28043,16,FLEN)
NAN_BOXED(18853,16,FLEN)
NAN_BOXED(31702,16,FLEN)
NAN_BOXED(28043,16,FLEN)
NAN_BOXED(18853,16,FLEN)
NAN_BOXED(31702,16,FLEN)
NAN_BOXED(28043,16,FLEN)
NAN_BOXED(18853,16,FLEN)
NAN_BOXED(31702,16,FLEN)
NAN_BOXED(31057,16,FLEN)
NAN_BOXED(12790,16,FLEN)
NAN_BOXED(28669,16,FLEN)
NAN_BOXED(31057,16,FLEN)
NAN_BOXED(12790,16,FLEN)
NAN_BOXED(28669,16,FLEN)
NAN_BOXED(31057,16,FLEN)
NAN_BOXED(12790,16,FLEN)
NAN_BOXED(28669,16,FLEN)
NAN_BOXED(31057,16,FLEN)
NAN_BOXED(12790,16,FLEN)
NAN_BOXED(28669,16,FLEN)
NAN_BOXED(31057,16,FLEN)
NAN_BOXED(12790,16,FLEN)
NAN_BOXED(28669,16,FLEN)
NAN_BOXED(30109,16,FLEN)
NAN_BOXED(14123,16,FLEN)
NAN_BOXED(28943,16,FLEN)
NAN_BOXED(30109,16,FLEN)
NAN_BOXED(14123,16,FLEN)
NAN_BOXED(28943,16,FLEN)
NAN_BOXED(30109,16,FLEN)
NAN_BOXED(14123,16,FLEN)
NAN_BOXED(28943,16,FLEN)
NAN_BOXED(30109,16,FLEN)
NAN_BOXED(14123,16,FLEN)
NAN_BOXED(28943,16,FLEN)
NAN_BOXED(30109,16,FLEN)
NAN_BOXED(14123,16,FLEN)
NAN_BOXED(28943,16,FLEN)
NAN_BOXED(31186,16,FLEN)
NAN_BOXED(15624,16,FLEN)
NAN_BOXED(31572,16,FLEN)
NAN_BOXED(31186,16,FLEN)
NAN_BOXED(15624,16,FLEN)
NAN_BOXED(31572,16,FLEN)
NAN_BOXED(31186,16,FLEN)
NAN_BOXED(15624,16,FLEN)
NAN_BOXED(31572,16,FLEN)
NAN_BOXED(31186,16,FLEN)
NAN_BOXED(15624,16,FLEN)
NAN_BOXED(31572,16,FLEN)
NAN_BOXED(31186,16,FLEN)
NAN_BOXED(15624,16,FLEN)
NAN_BOXED(31572,16,FLEN)
NAN_BOXED(29082,16,FLEN)
NAN_BOXED(15406,16,FLEN)
NAN_BOXED(29154,16,FLEN)
NAN_BOXED(29082,16,FLEN)
NAN_BOXED(15406,16,FLEN)
NAN_BOXED(29154,16,FLEN)
NAN_BOXED(29082,16,FLEN)
NAN_BOXED(15406,16,FLEN)
NAN_BOXED(29154,16,FLEN)
NAN_BOXED(29082,16,FLEN)
NAN_BOXED(15406,16,FLEN)
NAN_BOXED(29154,16,FLEN)
NAN_BOXED(29082,16,FLEN)
NAN_BOXED(15406,16,FLEN)
NAN_BOXED(29154,16,FLEN)
NAN_BOXED(30983,16,FLEN)
NAN_BOXED(15733,16,FLEN)
NAN_BOXED(31455,16,FLEN)
NAN_BOXED(30983,16,FLEN)
NAN_BOXED(15733,16,FLEN)
NAN_BOXED(31455,16,FLEN)
NAN_BOXED(30983,16,FLEN)
NAN_BOXED(15733,16,FLEN)
NAN_BOXED(31455,16,FLEN)
NAN_BOXED(30983,16,FLEN)
NAN_BOXED(15733,16,FLEN)
NAN_BOXED(31455,16,FLEN)
NAN_BOXED(30983,16,FLEN)
NAN_BOXED(15733,16,FLEN)
NAN_BOXED(31455,16,FLEN)
NAN_BOXED(31208,16,FLEN)
NAN_BOXED(14580,16,FLEN)
NAN_BOXED(30546,16,FLEN)
NAN_BOXED(31208,16,FLEN)
NAN_BOXED(14580,16,FLEN)
NAN_BOXED(30546,16,FLEN)
NAN_BOXED(31208,16,FLEN)
NAN_BOXED(14580,16,FLEN)
NAN_BOXED(30546,16,FLEN)
NAN_BOXED(31208,16,FLEN)
NAN_BOXED(14580,16,FLEN)
NAN_BOXED(30546,16,FLEN)
NAN_BOXED(31208,16,FLEN)
NAN_BOXED(14580,16,FLEN)
NAN_BOXED(30546,16,FLEN)
NAN_BOXED(28433,16,FLEN)
NAN_BOXED(17806,16,FLEN)
NAN_BOXED(30953,16,FLEN)
NAN_BOXED(28433,16,FLEN)
NAN_BOXED(17806,16,FLEN)
NAN_BOXED(30953,16,FLEN)
NAN_BOXED(28433,16,FLEN)
NAN_BOXED(17806,16,FLEN)
NAN_BOXED(30953,16,FLEN)
NAN_BOXED(28433,16,FLEN)
NAN_BOXED(17806,16,FLEN)
NAN_BOXED(30953,16,FLEN)
NAN_BOXED(28433,16,FLEN)
NAN_BOXED(17806,16,FLEN)
NAN_BOXED(30953,16,FLEN)
NAN_BOXED(30537,16,FLEN)
NAN_BOXED(16142,16,FLEN)
NAN_BOXED(31341,16,FLEN)
NAN_BOXED(30537,16,FLEN)
NAN_BOXED(16142,16,FLEN)
NAN_BOXED(31341,16,FLEN)
NAN_BOXED(30537,16,FLEN)
NAN_BOXED(16142,16,FLEN)
NAN_BOXED(31341,16,FLEN)
NAN_BOXED(30537,16,FLEN)
NAN_BOXED(16142,16,FLEN)
NAN_BOXED(31341,16,FLEN)
NAN_BOXED(30537,16,FLEN)
NAN_BOXED(16142,16,FLEN)
NAN_BOXED(31341,16,FLEN)
NAN_BOXED(30866,16,FLEN)
NAN_BOXED(15650,16,FLEN)
NAN_BOXED(31198,16,FLEN)
NAN_BOXED(30866,16,FLEN)
NAN_BOXED(15650,16,FLEN)
NAN_BOXED(31198,16,FLEN)
NAN_BOXED(30866,16,FLEN)
NAN_BOXED(15650,16,FLEN)
NAN_BOXED(31198,16,FLEN)
NAN_BOXED(30866,16,FLEN)
NAN_BOXED(15650,16,FLEN)
NAN_BOXED(31198,16,FLEN)
NAN_BOXED(30866,16,FLEN)
NAN_BOXED(15650,16,FLEN)
NAN_BOXED(31198,16,FLEN)
NAN_BOXED(31683,16,FLEN)
NAN_BOXED(14632,16,FLEN)
NAN_BOXED(30977,16,FLEN)
NAN_BOXED(31683,16,FLEN)
NAN_BOXED(14632,16,FLEN)
NAN_BOXED(30977,16,FLEN)
NAN_BOXED(31683,16,FLEN)
NAN_BOXED(14632,16,FLEN)
NAN_BOXED(30977,16,FLEN)
NAN_BOXED(31683,16,FLEN)
NAN_BOXED(14632,16,FLEN)
NAN_BOXED(30977,16,FLEN)
NAN_BOXED(31683,16,FLEN)
NAN_BOXED(14632,16,FLEN)
NAN_BOXED(30977,16,FLEN)
NAN_BOXED(31562,16,FLEN)
NAN_BOXED(13518,16,FLEN)
NAN_BOXED(29793,16,FLEN)
NAN_BOXED(31562,16,FLEN)
NAN_BOXED(13518,16,FLEN)
NAN_BOXED(29793,16,FLEN)
NAN_BOXED(31562,16,FLEN)
NAN_BOXED(13518,16,FLEN)
NAN_BOXED(29793,16,FLEN)
NAN_BOXED(31562,16,FLEN)
NAN_BOXED(13518,16,FLEN)
NAN_BOXED(29793,16,FLEN)
NAN_BOXED(31562,16,FLEN)
NAN_BOXED(13518,16,FLEN)
NAN_BOXED(29793,16,FLEN)
NAN_BOXED(22103,16,FLEN)
NAN_BOXED(24691,16,FLEN)
NAN_BOXED(31502,16,FLEN)
NAN_BOXED(22103,16,FLEN)
NAN_BOXED(24691,16,FLEN)
NAN_BOXED(31502,16,FLEN)
NAN_BOXED(22103,16,FLEN)
NAN_BOXED(24691,16,FLEN)
NAN_BOXED(31502,16,FLEN)
NAN_BOXED(22103,16,FLEN)
NAN_BOXED(24691,16,FLEN)
NAN_BOXED(31502,16,FLEN)
NAN_BOXED(22103,16,FLEN)
NAN_BOXED(24691,16,FLEN)
NAN_BOXED(31502,16,FLEN)
NAN_BOXED(26533,16,FLEN)
NAN_BOXED(20519,16,FLEN)
NAN_BOXED(31729,16,FLEN)
NAN_BOXED(26533,16,FLEN)
NAN_BOXED(20519,16,FLEN)
NAN_BOXED(31729,16,FLEN)
NAN_BOXED(26533,16,FLEN)
NAN_BOXED(20519,16,FLEN)
NAN_BOXED(31729,16,FLEN)
NAN_BOXED(26533,16,FLEN)
NAN_BOXED(20519,16,FLEN)
NAN_BOXED(31729,16,FLEN)
NAN_BOXED(26533,16,FLEN)
NAN_BOXED(20519,16,FLEN)
NAN_BOXED(31729,16,FLEN)
NAN_BOXED(30537,16,FLEN)
NAN_BOXED(12365,16,FLEN)
NAN_BOXED(27607,16,FLEN)
NAN_BOXED(30537,16,FLEN)
NAN_BOXED(12365,16,FLEN)
NAN_BOXED(27607,16,FLEN)
NAN_BOXED(30537,16,FLEN)
NAN_BOXED(12365,16,FLEN)
NAN_BOXED(27607,16,FLEN)
NAN_BOXED(30537,16,FLEN)
NAN_BOXED(12365,16,FLEN)
NAN_BOXED(27607,16,FLEN)
NAN_BOXED(30537,16,FLEN)
NAN_BOXED(12365,16,FLEN)
NAN_BOXED(27607,16,FLEN)
NAN_BOXED(29796,16,FLEN)
NAN_BOXED(16704,16,FLEN)
NAN_BOXED(31172,16,FLEN)
NAN_BOXED(29796,16,FLEN)
NAN_BOXED(16704,16,FLEN)
NAN_BOXED(31172,16,FLEN)
NAN_BOXED(29796,16,FLEN)
NAN_BOXED(16704,16,FLEN)
NAN_BOXED(31172,16,FLEN)
NAN_BOXED(29796,16,FLEN)
NAN_BOXED(16704,16,FLEN)
NAN_BOXED(31172,16,FLEN)
NAN_BOXED(29796,16,FLEN)
NAN_BOXED(16704,16,FLEN)
NAN_BOXED(31172,16,FLEN)
NAN_BOXED(30244,16,FLEN)
NAN_BOXED(15999,16,FLEN)
NAN_BOXED(30973,16,FLEN)
NAN_BOXED(30244,16,FLEN)
NAN_BOXED(15999,16,FLEN)
NAN_BOXED(30973,16,FLEN)
NAN_BOXED(30244,16,FLEN)
NAN_BOXED(15999,16,FLEN)
NAN_BOXED(30973,16,FLEN)
NAN_BOXED(30244,16,FLEN)
NAN_BOXED(15999,16,FLEN)
NAN_BOXED(30973,16,FLEN)
NAN_BOXED(30244,16,FLEN)
NAN_BOXED(15999,16,FLEN)
NAN_BOXED(30973,16,FLEN)
NAN_BOXED(28293,16,FLEN)
NAN_BOXED(18457,16,FLEN)
NAN_BOXED(31406,16,FLEN)
NAN_BOXED(28293,16,FLEN)
NAN_BOXED(18457,16,FLEN)
NAN_BOXED(31406,16,FLEN)
NAN_BOXED(28293,16,FLEN)
NAN_BOXED(18457,16,FLEN)
NAN_BOXED(31406,16,FLEN)
NAN_BOXED(28293,16,FLEN)
NAN_BOXED(18457,16,FLEN)
NAN_BOXED(31406,16,FLEN)
NAN_BOXED(28293,16,FLEN)
NAN_BOXED(18457,16,FLEN)
NAN_BOXED(31406,16,FLEN)
NAN_BOXED(30199,16,FLEN)
NAN_BOXED(16502,16,FLEN)
NAN_BOXED(31400,16,FLEN)
NAN_BOXED(30199,16,FLEN)
NAN_BOXED(16502,16,FLEN)
NAN_BOXED(31400,16,FLEN)
NAN_BOXED(30199,16,FLEN)
NAN_BOXED(16502,16,FLEN)
NAN_BOXED(31400,16,FLEN)
NAN_BOXED(30199,16,FLEN)
NAN_BOXED(16502,16,FLEN)
NAN_BOXED(31400,16,FLEN)
NAN_BOXED(30199,16,FLEN)
NAN_BOXED(16502,16,FLEN)
NAN_BOXED(31400,16,FLEN)
NAN_BOXED(28854,16,FLEN)
NAN_BOXED(17543,16,FLEN)
NAN_BOXED(31061,16,FLEN)
NAN_BOXED(28854,16,FLEN)
NAN_BOXED(17543,16,FLEN)
NAN_BOXED(31061,16,FLEN)
NAN_BOXED(28854,16,FLEN)
NAN_BOXED(17543,16,FLEN)
NAN_BOXED(31061,16,FLEN)
NAN_BOXED(28854,16,FLEN)
NAN_BOXED(17543,16,FLEN)
NAN_BOXED(31061,16,FLEN)
NAN_BOXED(28854,16,FLEN)
NAN_BOXED(17543,16,FLEN)
NAN_BOXED(31061,16,FLEN)
NAN_BOXED(30592,16,FLEN)
NAN_BOXED(15077,16,FLEN)
NAN_BOXED(30327,16,FLEN)
NAN_BOXED(30592,16,FLEN)
NAN_BOXED(15077,16,FLEN)
NAN_BOXED(30327,16,FLEN)
NAN_BOXED(30592,16,FLEN)
NAN_BOXED(15077,16,FLEN)
NAN_BOXED(30327,16,FLEN)
NAN_BOXED(30592,16,FLEN)
NAN_BOXED(15077,16,FLEN)
NAN_BOXED(30327,16,FLEN)
NAN_BOXED(30592,16,FLEN)
NAN_BOXED(15077,16,FLEN)
NAN_BOXED(30327,16,FLEN)
NAN_BOXED(25843,16,FLEN)
NAN_BOXED(20190,16,FLEN)
NAN_BOXED(30784,16,FLEN)
NAN_BOXED(25843,16,FLEN)
NAN_BOXED(20190,16,FLEN)
NAN_BOXED(30784,16,FLEN)
NAN_BOXED(25843,16,FLEN)
NAN_BOXED(20190,16,FLEN)
NAN_BOXED(30784,16,FLEN)
NAN_BOXED(25843,16,FLEN)
NAN_BOXED(20190,16,FLEN)
NAN_BOXED(30784,16,FLEN)
NAN_BOXED(25843,16,FLEN)
NAN_BOXED(20190,16,FLEN)
NAN_BOXED(30784,16,FLEN)
NAN_BOXED(31411,16,FLEN)
NAN_BOXED(12271,16,FLEN)
NAN_BOXED(28325,16,FLEN)
NAN_BOXED(31411,16,FLEN)
NAN_BOXED(12271,16,FLEN)
NAN_BOXED(28325,16,FLEN)
NAN_BOXED(31411,16,FLEN)
NAN_BOXED(12271,16,FLEN)
NAN_BOXED(28325,16,FLEN)
NAN_BOXED(31411,16,FLEN)
NAN_BOXED(12271,16,FLEN)
NAN_BOXED(28325,16,FLEN)
NAN_BOXED(31411,16,FLEN)
NAN_BOXED(12271,16,FLEN)
NAN_BOXED(28325,16,FLEN)
NAN_BOXED(30496,16,FLEN)
NAN_BOXED(10025,16,FLEN)
NAN_BOXED(25185,16,FLEN)
NAN_BOXED(30496,16,FLEN)
NAN_BOXED(10025,16,FLEN)
NAN_BOXED(25185,16,FLEN)
NAN_BOXED(30496,16,FLEN)
NAN_BOXED(10025,16,FLEN)
NAN_BOXED(25185,16,FLEN)
NAN_BOXED(30496,16,FLEN)
NAN_BOXED(10025,16,FLEN)
NAN_BOXED(25185,16,FLEN)
NAN_BOXED(30496,16,FLEN)
NAN_BOXED(10025,16,FLEN)
NAN_BOXED(25185,16,FLEN)
NAN_BOXED(31730,16,FLEN)
NAN_BOXED(15309,16,FLEN)
NAN_BOXED(31680,16,FLEN)
NAN_BOXED(31730,16,FLEN)
NAN_BOXED(15309,16,FLEN)
NAN_BOXED(31680,16,FLEN)
NAN_BOXED(31730,16,FLEN)
NAN_BOXED(15309,16,FLEN)
NAN_BOXED(31680,16,FLEN)
NAN_BOXED(31730,16,FLEN)
NAN_BOXED(15309,16,FLEN)
NAN_BOXED(31680,16,FLEN)
NAN_BOXED(31730,16,FLEN)
NAN_BOXED(15309,16,FLEN)
NAN_BOXED(31680,16,FLEN)
NAN_BOXED(31084,16,FLEN)
NAN_BOXED(14761,16,FLEN)
NAN_BOXED(30637,16,FLEN)
NAN_BOXED(31084,16,FLEN)
NAN_BOXED(14761,16,FLEN)
NAN_BOXED(30637,16,FLEN)
NAN_BOXED(31084,16,FLEN)
NAN_BOXED(14761,16,FLEN)
NAN_BOXED(30637,16,FLEN)
NAN_BOXED(31084,16,FLEN)
NAN_BOXED(14761,16,FLEN)
NAN_BOXED(30637,16,FLEN)
NAN_BOXED(31084,16,FLEN)
NAN_BOXED(14761,16,FLEN)
NAN_BOXED(30637,16,FLEN)
NAN_BOXED(27776,16,FLEN)
NAN_BOXED(16097,16,FLEN)
NAN_BOXED(28606,16,FLEN)
NAN_BOXED(27776,16,FLEN)
NAN_BOXED(16097,16,FLEN)
NAN_BOXED(28606,16,FLEN)
NAN_BOXED(27776,16,FLEN)
NAN_BOXED(16097,16,FLEN)
NAN_BOXED(28606,16,FLEN)
NAN_BOXED(27776,16,FLEN)
NAN_BOXED(16097,16,FLEN)
NAN_BOXED(28606,16,FLEN)
NAN_BOXED(27776,16,FLEN)
NAN_BOXED(16097,16,FLEN)
NAN_BOXED(28606,16,FLEN)
NAN_BOXED(31139,16,FLEN)
NAN_BOXED(15489,16,FLEN)
NAN_BOXED(31322,16,FLEN)
NAN_BOXED(31139,16,FLEN)
NAN_BOXED(15489,16,FLEN)
NAN_BOXED(31322,16,FLEN)
NAN_BOXED(31139,16,FLEN)
NAN_BOXED(15489,16,FLEN)
NAN_BOXED(31322,16,FLEN)
NAN_BOXED(31139,16,FLEN)
NAN_BOXED(15489,16,FLEN)
NAN_BOXED(31322,16,FLEN)
NAN_BOXED(31139,16,FLEN)
NAN_BOXED(15489,16,FLEN)
NAN_BOXED(31322,16,FLEN)
NAN_BOXED(31720,16,FLEN)
NAN_BOXED(15096,16,FLEN)
NAN_BOXED(31459,16,FLEN)
NAN_BOXED(31720,16,FLEN)
NAN_BOXED(15096,16,FLEN)
NAN_BOXED(31459,16,FLEN)
NAN_BOXED(31720,16,FLEN)
NAN_BOXED(15096,16,FLEN)
NAN_BOXED(31459,16,FLEN)
NAN_BOXED(31720,16,FLEN)
NAN_BOXED(15096,16,FLEN)
NAN_BOXED(31459,16,FLEN)
NAN_BOXED(31720,16,FLEN)
NAN_BOXED(15096,16,FLEN)
NAN_BOXED(31459,16,FLEN)
NAN_BOXED(30464,16,FLEN)
NAN_BOXED(14505,16,FLEN)
NAN_BOXED(29717,16,FLEN)
NAN_BOXED(30464,16,FLEN)
NAN_BOXED(14505,16,FLEN)
NAN_BOXED(29717,16,FLEN)
NAN_BOXED(30464,16,FLEN)
NAN_BOXED(14505,16,FLEN)
NAN_BOXED(29717,16,FLEN)
NAN_BOXED(30464,16,FLEN)
NAN_BOXED(14505,16,FLEN)
NAN_BOXED(29717,16,FLEN)
NAN_BOXED(30464,16,FLEN)
NAN_BOXED(14505,16,FLEN)
NAN_BOXED(29717,16,FLEN)
NAN_BOXED(30805,16,FLEN)
NAN_BOXED(14619,16,FLEN)
NAN_BOXED(30088,16,FLEN)
NAN_BOXED(30805,16,FLEN)
NAN_BOXED(14619,16,FLEN)
NAN_BOXED(30088,16,FLEN)
NAN_BOXED(30805,16,FLEN)
NAN_BOXED(14619,16,FLEN)
NAN_BOXED(30088,16,FLEN)
NAN_BOXED(30805,16,FLEN)
NAN_BOXED(14619,16,FLEN)
NAN_BOXED(30088,16,FLEN)
NAN_BOXED(30805,16,FLEN)
NAN_BOXED(14619,16,FLEN)
NAN_BOXED(30088,16,FLEN)
NAN_BOXED(30811,16,FLEN)
NAN_BOXED(15997,16,FLEN)
NAN_BOXED(31505,16,FLEN)
NAN_BOXED(30811,16,FLEN)
NAN_BOXED(15997,16,FLEN)
NAN_BOXED(31505,16,FLEN)
NAN_BOXED(30811,16,FLEN)
NAN_BOXED(15997,16,FLEN)
NAN_BOXED(31505,16,FLEN)
NAN_BOXED(30811,16,FLEN)
NAN_BOXED(15997,16,FLEN)
NAN_BOXED(31505,16,FLEN)
NAN_BOXED(30811,16,FLEN)
NAN_BOXED(15997,16,FLEN)
NAN_BOXED(31505,16,FLEN)
NAN_BOXED(30526,16,FLEN)
NAN_BOXED(16469,16,FLEN)
NAN_BOXED(31704,16,FLEN)
NAN_BOXED(30526,16,FLEN)
NAN_BOXED(16469,16,FLEN)
NAN_BOXED(31704,16,FLEN)
NAN_BOXED(30526,16,FLEN)
NAN_BOXED(16469,16,FLEN)
NAN_BOXED(31704,16,FLEN)
NAN_BOXED(30526,16,FLEN)
NAN_BOXED(16469,16,FLEN)
NAN_BOXED(31704,16,FLEN)
NAN_BOXED(30526,16,FLEN)
NAN_BOXED(16469,16,FLEN)
NAN_BOXED(31704,16,FLEN)
NAN_BOXED(31166,16,FLEN)
NAN_BOXED(11283,16,FLEN)
NAN_BOXED(27098,16,FLEN)
NAN_BOXED(31166,16,FLEN)
NAN_BOXED(11283,16,FLEN)
NAN_BOXED(27098,16,FLEN)
NAN_BOXED(31166,16,FLEN)
NAN_BOXED(11283,16,FLEN)
NAN_BOXED(27098,16,FLEN)
NAN_BOXED(31166,16,FLEN)
NAN_BOXED(11283,16,FLEN)
NAN_BOXED(27098,16,FLEN)
NAN_BOXED(31166,16,FLEN)
NAN_BOXED(11283,16,FLEN)
NAN_BOXED(27098,16,FLEN)
NAN_BOXED(31319,16,FLEN)
NAN_BOXED(15396,16,FLEN)
NAN_BOXED(31378,16,FLEN)
NAN_BOXED(31319,16,FLEN)
NAN_BOXED(15396,16,FLEN)
NAN_BOXED(31378,16,FLEN)
NAN_BOXED(31319,16,FLEN)
NAN_BOXED(15396,16,FLEN)
NAN_BOXED(31378,16,FLEN)
NAN_BOXED(30657,16,FLEN)
NAN_BOXED(14416,16,FLEN)
NAN_BOXED(29743,16,FLEN)
NAN_BOXED(30657,16,FLEN)
NAN_BOXED(14416,16,FLEN)
NAN_BOXED(29743,16,FLEN)
NAN_BOXED(30657,16,FLEN)
NAN_BOXED(14416,16,FLEN)
NAN_BOXED(29743,16,FLEN)
NAN_BOXED(30657,16,FLEN)
NAN_BOXED(14416,16,FLEN)
NAN_BOXED(29743,16,FLEN)
NAN_BOXED(20389,16,FLEN)
NAN_BOXED(25995,16,FLEN)
NAN_BOXED(31052,16,FLEN)
NAN_BOXED(20389,16,FLEN)
NAN_BOXED(25995,16,FLEN)
NAN_BOXED(31052,16,FLEN)
NAN_BOXED(30199,16,FLEN)
NAN_BOXED(16416,16,FLEN)
NAN_BOXED(31272,16,FLEN)
NAN_BOXED(29788,16,FLEN)
NAN_BOXED(16865,16,FLEN)
NAN_BOXED(31337,16,FLEN)
NAN_BOXED(31189,16,FLEN)
NAN_BOXED(14473,16,FLEN)
NAN_BOXED(30366,16,FLEN)
RVTEST_DATA_END

RVMODEL_DATA_BEGIN
rvtest_sig_begin:
sig_begin_canary:
CANARY;



signature_x5_0:
    .fill 0*((SIGALIGN)/4),4,0xdeadbeef


signature_x5_1:
    .fill 30*((SIGALIGN)/4),4,0xdeadbeef


signature_x10_0:
    .fill 26*((SIGALIGN)/4),4,0xdeadbeef


signature_x2_0:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x2_1:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x2_2:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x2_3:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x2_4:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x2_5:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x2_6:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x2_7:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x2_8:
    .fill 160*((SIGALIGN)/4),4,0xdeadbeef

#ifdef rvtest_mtrap_routine
tsig_begin_canary:
CANARY;

mtrap_sigptr:
    .fill 64*XLEN/32,4,0xdeadbeef

tsig_end_canary:
CANARY;
#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*XLEN/32,4,0xdeadbeef

#endif


sig_end_canary:
CANARY;
rvtest_sig_end:
RVMODEL_DATA_END
