Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sat Dec 17 10:47:29 2022
| Host         : LEGION-BIANXINQUAN running 64-bit major release  (build 9200)
| Command      : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
| Design       : design_1_wrapper
| Device       : xck26-sfvc784-2LV-c
| Speed File   : -2LV
| Design State : Fully Placed
-----------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+------------+-----------+-------+
|          Site Type         |  Used | Fixed | Prohibited | Available | Util% |
+----------------------------+-------+-------+------------+-----------+-------+
| CLB LUTs                   | 53486 |     0 |          0 |    117120 | 45.67 |
|   LUT as Logic             | 47018 |     0 |          0 |    117120 | 40.15 |
|   LUT as Memory            |  6468 |     0 |          0 |     57600 | 11.23 |
|     LUT as Distributed RAM |  4418 |     0 |            |           |       |
|     LUT as Shift Register  |  2050 |     0 |            |           |       |
| CLB Registers              | 66510 |     0 |          0 |    234240 | 28.39 |
|   Register as Flip Flop    | 66510 |     0 |          0 |    234240 | 28.39 |
|   Register as Latch        |     0 |     0 |          0 |    234240 |  0.00 |
| CARRY8                     |  2252 |     0 |          0 |     14640 | 15.38 |
| F7 Muxes                   |  1084 |     0 |          0 |     58560 |  1.85 |
| F8 Muxes                   |   218 |     0 |          0 |     29280 |  0.74 |
| F9 Muxes                   |     0 |     0 |          0 |     14640 |  0.00 |
+----------------------------+-------+-------+------------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 103   |          Yes |           - |          Set |
| 16387 |          Yes |           - |        Reset |
| 1895  |          Yes |         Set |            - |
| 48125 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+-------+-------+------------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Prohibited | Available | Util% |
+--------------------------------------------+-------+-------+------------+-----------+-------+
| CLB                                        | 10067 |     0 |          0 |     14640 | 68.76 |
|   CLBL                                     |  4419 |     0 |            |           |       |
|   CLBM                                     |  5648 |     0 |            |           |       |
| LUT as Logic                               | 47018 |     0 |          0 |    117120 | 40.15 |
|   using O5 output only                     |  1225 |       |            |           |       |
|   using O6 output only                     | 28235 |       |            |           |       |
|   using O5 and O6                          | 17558 |       |            |           |       |
| LUT as Memory                              |  6468 |     0 |          0 |     57600 | 11.23 |
|   LUT as Distributed RAM                   |  4418 |     0 |            |           |       |
|     using O5 output only                   |     0 |       |            |           |       |
|     using O6 output only                   |    50 |       |            |           |       |
|     using O5 and O6                        |  4368 |       |            |           |       |
|   LUT as Shift Register                    |  2050 |     0 |            |           |       |
|     using O5 output only                   |     1 |       |            |           |       |
|     using O6 output only                   |  1574 |       |            |           |       |
|     using O5 and O6                        |   475 |       |            |           |       |
| CLB Registers                              | 66510 |     0 |          0 |    234240 | 28.39 |
|   Register driven from within the CLB      | 39135 |       |            |           |       |
|   Register driven from outside the CLB     | 27375 |       |            |           |       |
|     LUT in front of the register is unused | 18496 |       |            |           |       |
|     LUT in front of the register is used   |  8879 |       |            |           |       |
| Unique Control Sets                        |  2483 |       |          0 |     29280 |  8.48 |
+--------------------------------------------+-------+-------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+------------+-----------+-------+
|     Site Type     | Used | Fixed | Prohibited | Available | Util% |
+-------------------+------+-------+------------+-----------+-------+
| Block RAM Tile    | 81.5 |     0 |          0 |       144 | 56.60 |
|   RAMB36/FIFO*    |   76 |     0 |          0 |       144 | 52.78 |
|     RAMB36E2 only |   76 |       |            |           |       |
|   RAMB18          |   11 |     0 |          0 |       288 |  3.82 |
|     RAMB18E2 only |   11 |       |            |           |       |
| URAM              |   12 |     0 |          0 |        64 | 18.75 |
+-------------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| DSPs           |   94 |     0 |          0 |      1248 |  7.53 |
|   DSP48E2 only |   94 |       |            |           |       |
+----------------+------+-------+------------+-----------+-------+


5. I/O
------

+------------------+------+-------+------------+-----------+-------+
|     Site Type    | Used | Fixed | Prohibited | Available | Util% |
+------------------+------+-------+------------+-----------+-------+
| Bonded IOB       |   21 |    21 |          0 |       189 | 11.11 |
| HPIOB_M          |    8 |     8 |          0 |        58 | 13.79 |
|   INPUT          |    8 |       |            |           |       |
|   OUTPUT         |    0 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HPIOB_S          |    8 |     8 |          0 |        58 | 13.79 |
|   INPUT          |    8 |       |            |           |       |
|   OUTPUT         |    0 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HDIOB_M          |    3 |     3 |          0 |        35 |  8.57 |
|   INPUT          |    0 |       |            |           |       |
|   OUTPUT         |    2 |       |            |           |       |
|   BIDIR          |    1 |       |            |           |       |
| HDIOB_S          |    2 |     2 |          0 |        35 |  5.71 |
|   INPUT          |    0 |       |            |           |       |
|   OUTPUT         |    1 |       |            |           |       |
|   BIDIR          |    1 |       |            |           |       |
| HPIOB_SNGL       |    0 |     0 |          0 |         3 |  0.00 |
| HPIOBDIFFINBUF   |    8 |     8 |          0 |        82 |  9.76 |
| HPIOBDIFFOUTBUF  |    0 |     0 |          0 |        82 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |          0 |        35 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |          0 |        32 |  0.00 |
| BITSLICE_RX_TX   |   12 |    12 |          0 |      1248 |  0.96 |
|   IDELAY         |    6 |     6 |            |           |       |
|   ISERDES        |    6 |     6 |            |           |       |
| BITSLICE_TX      |    0 |     0 |          0 |        32 |  0.00 |
| RIU_OR           |    0 |     0 |          0 |        16 |  0.00 |
+------------------+------+-------+------------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+------------+-----------+-------+
|       Site Type      | Used | Fixed | Prohibited | Available | Util% |
+----------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs |   20 |     0 |          0 |       352 |  5.68 |
|   BUFGCE             |   15 |     0 |          0 |       112 | 13.39 |
|   BUFGCE_DIV         |    4 |     0 |          0 |        16 | 25.00 |
|   BUFG_GT            |    0 |     0 |          0 |        96 |  0.00 |
|   BUFG_PS            |    1 |     0 |          0 |        96 |  1.04 |
|   BUFGCTRL*          |    0 |     0 |          0 |        32 |  0.00 |
| PLL                  |    0 |     0 |          0 |         8 |  0.00 |
| MMCM                 |    1 |     0 |          0 |         4 | 25.00 |
+----------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+------------+-----------+--------+
|    Site Type    | Used | Fixed | Prohibited | Available |  Util% |
+-----------------+------+-------+------------+-----------+--------+
| GTHE4_CHANNEL   |    0 |     0 |          0 |         4 |   0.00 |
| GTHE4_COMMON    |    0 |     0 |          0 |         1 |   0.00 |
| OBUFDS_GTE4     |    0 |     0 |          0 |         2 |   0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |          0 |         2 |   0.00 |
| PCIE40E4        |    0 |     0 |          0 |         2 |   0.00 |
| PS8             |    1 |     0 |          0 |         1 | 100.00 |
| SYSMONE4        |    0 |     0 |          0 |         1 |   0.00 |
| VCU             |    1 |     0 |          0 |         1 | 100.00 |
+-----------------+------+-------+------------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    0 |     0 |          0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


9. Primitives
-------------

+----------------+-------+---------------------+
|    Ref Name    |  Used | Functional Category |
+----------------+-------+---------------------+
| FDRE           | 48125 |            Register |
| FDCE           | 16387 |            Register |
| LUT4           | 15686 |                 CLB |
| LUT3           | 14418 |                 CLB |
| LUT6           | 13099 |                 CLB |
| LUT2           | 12141 |                 CLB |
| LUT5           |  7666 |                 CLB |
| RAMD32         |  7664 |                 CLB |
| CARRY8         |  2252 |                 CLB |
| FDSE           |  1895 |            Register |
| LUT1           |  1566 |                 CLB |
| SRL16E         |  1319 |                 CLB |
| SRLC32E        |  1206 |                 CLB |
| RAMS32         |  1102 |                 CLB |
| MUXF7          |  1084 |                 CLB |
| MUXF8          |   218 |                 CLB |
| FDPE           |   103 |            Register |
| DSP48E2        |    94 |          Arithmetic |
| RAMB36E2       |    76 |            BLOCKRAM |
| RAMD64E        |    20 |                 CLB |
| BUFGCE         |    15 |               Clock |
| URAM288        |    12 |            BLOCKRAM |
| RAMB18E2       |    11 |            BLOCKRAM |
| IBUFCTRL       |    10 |              Others |
| DPHY_DIFFINBUF |     8 |              Others |
| ISERDESE3      |     6 |                 I/O |
| IDELAYE3       |     6 |                 I/O |
| BUFGCE_DIV     |     4 |               Clock |
| OBUF           |     3 |                 I/O |
| OBUFT          |     2 |                 I/O |
| INBUF          |     2 |                 I/O |
| VCU            |     1 |            Advanced |
| PS8            |     1 |            Advanced |
| MMCME4_ADV     |     1 |               Clock |
| BUFG_PS        |     1 |               Clock |
+----------------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+------------------------------------+------+
|              Ref Name              | Used |
+------------------------------------+------+
| design_1_zynq_ultra_ps_e_0_0       |    1 |
| design_1_xil_vip_0_1               |    1 |
| design_1_xil_vip_0_0               |    1 |
| design_1_xil_isp_lite_0_0          |    1 |
| design_1_xbar_2                    |    1 |
| design_1_xbar_1                    |    1 |
| design_1_video_to_axis_1_0         |    1 |
| design_1_video_to_axis_0_2         |    1 |
| design_1_video_to_axis_0_1         |    1 |
| design_1_video_to_axis_0_0         |    1 |
| design_1_vcu_0_0                   |    1 |
| design_1_v_frmbuf_wr_0_2           |    1 |
| design_1_v_frmbuf_wr_0_1           |    1 |
| design_1_v_frmbuf_wr_0_0           |    1 |
| design_1_v_frmbuf_rd_0_0           |    1 |
| design_1_v_frm_wr_0_0              |    1 |
| design_1_rst_clk_wiz_ctrl_0        |    1 |
| design_1_rst_clk_wiz_99M_0         |    1 |
| design_1_rst_clk_wiz_299M_0        |    1 |
| design_1_mipi_rx_to_video_ias1_0   |    1 |
| design_1_mipi_rx_to_video_0_0      |    1 |
| design_1_clk_wiz_0_0               |    1 |
| design_1_axis_to_video_0_0         |    1 |
| design_1_axis_subset_converter_0_2 |    1 |
| design_1_axis_subset_converter_0_0 |    1 |
| design_1_axi_smc_vcu_0_0           |    1 |
| design_1_axi_smc_2_0               |    1 |
| design_1_axi_smc_1_0               |    1 |
| design_1_axi_smc_1                 |    1 |
| design_1_axi_intc_0_0              |    1 |
| design_1_axi_iic_0_0               |    1 |
| design_1_axi_gpio_0_0              |    1 |
| design_1_auto_pc_1                 |    1 |
| design_1_auto_pc_0                 |    1 |
| design_1_auto_ds_1                 |    1 |
| design_1_auto_ds_0                 |    1 |
+------------------------------------+------+


