

================================================================
== Vitis HLS Report for 'top'
================================================================
* Date:           Mon Nov 21 03:39:36 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        1115add
* Solution:       solution5 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.196 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       12|       12|  0.120 us|  0.120 us|   13|   13|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_8_1  |       10|       10|         2|          1|          1|    10|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     65|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|      11|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      11|    101|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------+----------+----+---+----+------------+------------+
    |   Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------+----------+----+---+----+------------+------------+
    |add_ln8_fu_101_p2  |         +|   0|  0|  13|           4|           1|
    |dout_d0            |         +|   0|  0|  39|          32|          32|
    |ap_condition_95    |       and|   0|  0|   2|           1|           1|
    |icmp_ln8_fu_95_p2  |      icmp|   0|  0|   9|           4|           4|
    |ap_enable_pp0      |       xor|   0|  0|   2|           1|           2|
    +-------------------+----------+----+---+----+------------+------------+
    |Total              |          |   0|  0|  65|          42|          40|
    +-------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|    4|          8|
    |i_fu_44                  |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   10|         20|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |i_cast_reg_135           |  4|   0|   64|         60|
    |i_fu_44                  |  4|   0|    4|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 11|   0|   71|         60|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+--------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------+-----+-----+------------+--------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|           top|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|           top|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|           top|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|           top|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|           top|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|           top|  return value|
|a_address0     |  out|    4|   ap_memory|             a|         array|
|a_ce0          |  out|    1|   ap_memory|             a|         array|
|a_q0           |   in|   32|   ap_memory|             a|         array|
|b_address0     |  out|    4|   ap_memory|             b|         array|
|b_ce0          |  out|    1|   ap_memory|             b|         array|
|b_q0           |   in|   32|   ap_memory|             b|         array|
|dout_address0  |  out|    4|   ap_memory|          dout|         array|
|dout_ce0       |  out|    1|   ap_memory|          dout|         array|
|dout_we0       |  out|    1|   ap_memory|          dout|         array|
|dout_d0        |  out|   32|   ap_memory|          dout|         array|
+---------------+-----+-----+------------+--------------+--------------+

