-- Sumados de 4 bits --
library IEEE;
	use ieee.std_logic_1164.all;
entity sumador4bits is
	generic
	(
		m: natural := 4
	 );
	 port
	 (
			-- Puertos de entrada
			A,B	: in std_logic_vector(m-1 downto 0);
			
			-- Puertos de Salida
			Cout	: out std_logic;
			Resul	: out std_logic_vector(m-1 downto 0)
			
	 );
end sumador4bits;
architecture concurrente of sumador4bits is
	signal c: std_logic_vector(m-1 downto 0) := (other +> '0');
begin
	-- Half-Adder (HA) --semi sumador (bits menos relevantes)
	c(0) <= A(0) and B(0);
	Resul(0) <= A(0) xor B(0);
	-- Full-Adder (FA) --sumador completo
	sumador:
	for i in 1 to m-1 generate
		c(i) <= (A(i) and B(i) or A(i) and c(i-1)) or (B(i) and c(i-1));
		 Resul(i) <= c(i-1) xor A(i) xor B(i);
	 end generate;
	 Cout <= c(m-1);
end concurrente;
