
---------- Begin Simulation Statistics ----------
final_tick                                39819144500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  74088                       # Simulator instruction rate (inst/s)
host_mem_usage                                 725116                       # Number of bytes of host memory used
host_op_rate                                   114932                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1349.74                       # Real time elapsed on the host
host_tick_rate                               29501359                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     155128130                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.039819                       # Number of seconds simulated
sim_ticks                                 39819144500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  92445439                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 87559806                       # number of cc regfile writes
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     155128130                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.796383                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.796383                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   7450433                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  5723171                       # number of floating regfile writes
system.cpu.idleCycles                          133439                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts              1534514                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 12887772                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.407041                       # Inst execution rate
system.cpu.iew.exec_refs                     48384864                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   13901080                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 9109917                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              42941371                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                916                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              4613                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             14284193                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           227834511                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              34483784                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           3558873                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             191692638                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  16041                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               2462961                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                1279757                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               2486968                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents           1984                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       764122                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         770392                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 248094510                       # num instructions consuming a value
system.cpu.iew.wb_count                     189263592                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.582846                       # average fanout of values written-back
system.cpu.iew.wb_producers                 144600890                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.376540                       # insts written-back per cycle
system.cpu.iew.wb_sent                      190392795                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                302358436                       # number of integer regfile reads
system.cpu.int_regfile_writes               155899143                       # number of integer regfile writes
system.cpu.ipc                               1.255677                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.255677                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           2131886      1.09%      1.09% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             138990801     71.19%     72.28% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   61      0.00%     72.28% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 48335      0.02%     72.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             1678715      0.86%     73.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     73.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1435      0.00%     73.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     73.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     73.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     73.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     73.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     73.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 9103      0.00%     73.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     73.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               105223      0.05%     73.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     73.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                20453      0.01%     73.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc             3357225      1.72%     74.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     74.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     74.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               6086      0.00%     74.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     74.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     74.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     74.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     74.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     74.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     74.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt           44417      0.02%     74.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     74.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     74.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult          19836      0.01%     74.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     74.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     74.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     74.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     74.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     74.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     74.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     74.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     74.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     74.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     74.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     74.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     74.99% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             34727362     17.79%     92.77% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            12873690      6.59%     99.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          102307      0.05%     99.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        1134571      0.58%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              195251512                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 7315231                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            14216121                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      6852696                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            7317842                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     2862362                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.014660                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 1171627     40.93%     40.93% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     40.93% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     40.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     40.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     40.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     2      0.00%     40.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     40.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     40.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     40.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     40.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     40.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     40.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     40.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    153      0.01%     40.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     40.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    978      0.03%     40.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                412253     14.40%     55.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     55.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     55.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   41      0.00%     55.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     55.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     55.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     55.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     55.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     55.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     55.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     55.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     55.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     55.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     55.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     55.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     55.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     55.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     55.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     55.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     55.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     55.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     55.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     55.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     55.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     55.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     55.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     55.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     55.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     55.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     55.38% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                1265314     44.21%     99.58% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 10584      0.37%     99.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               637      0.02%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite              773      0.03%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              188666757                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          458968157                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    182410896                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         293224928                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  227833185                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 195251512                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1326                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        72706305                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            314042                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            123                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined    151186267                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      79504851                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.455844                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.221246                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            21882662     27.52%     27.52% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            10649470     13.39%     40.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            11393439     14.33%     55.25% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            12079187     15.19%     70.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             7633484      9.60%     80.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             5808098      7.31%     87.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             6366874      8.01%     95.36% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             1731163      2.18%     97.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             1960474      2.47%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        79504851                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.451729                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads           2936784                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          1042780                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             42941371                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            14284193                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                81589399                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    702                       # number of misc regfile writes
system.cpu.numCycles                         79638290                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1495                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        41431                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         91490                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           18                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       102325                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          899                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       205674                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            899                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                29744428                       # Number of BP lookups
system.cpu.branchPred.condPredicted          24421548                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           1278376                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             14807036                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                14792934                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.904761                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 2317194                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 15                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           21882                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              10556                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            11326                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1808                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        72699995                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            1203                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           1277464                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     69867966                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     2.220304                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.346147                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        18496182     26.47%     26.47% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        16292463     23.32%     49.79% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2        12719127     18.20%     68.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         7715975     11.04%     79.04% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         2309884      3.31%     82.35% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         4748533      6.80%     89.14% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         1262399      1.81%     90.95% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          894331      1.28%     92.23% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         5429072      7.77%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     69867966                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted            100000000                       # Number of instructions committed
system.cpu.commit.opsCommitted              155128130                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    42889622                       # Number of memory references committed
system.cpu.commit.loads                      29551957                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                         334                       # Number of memory barriers committed
system.cpu.commit.branches                   10777716                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    6695446                       # Number of committed floating point instructions.
system.cpu.commit.integer                   149356127                       # Number of committed integer instructions.
system.cpu.commit.functionCalls               1895863                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass      1916377      1.24%      1.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    105159033     67.79%     69.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult           38      0.00%     69.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        40525      0.03%     69.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd      1674103      1.08%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt         1248      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         7936      0.01%     70.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     70.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        35475      0.02%     70.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            6      0.00%     70.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        16320      0.01%     70.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc      3353871      2.16%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         2037      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt        21026      0.01%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult        10513      0.01%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     29509372     19.02%     91.37% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite     12227119      7.88%     99.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead        42585      0.03%     99.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite      1110546      0.72%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    155128130                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       5429072                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     36952162                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         36952162                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     36952162                       # number of overall hits
system.cpu.dcache.overall_hits::total        36952162                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       177789                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         177789                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       177789                       # number of overall misses
system.cpu.dcache.overall_misses::total        177789                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6862078995                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6862078995                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6862078995                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6862078995                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     37129951                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     37129951                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     37129951                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     37129951                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004788                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004788                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004788                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004788                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 38596.757927                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 38596.757927                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 38596.757927                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 38596.757927                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        27691                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          152                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               786                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              27                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    35.230280                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets     5.629630                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        80774                       # number of writebacks
system.cpu.dcache.writebacks::total             80774                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        77024                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        77024                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        77024                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        77024                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       100765                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       100765                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       100765                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       100765                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4189572495                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4189572495                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4189572495                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4189572495                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002714                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002714                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002714                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002714                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 41577.655882                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 41577.655882                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 41577.655882                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 41577.655882                       # average overall mshr miss latency
system.cpu.dcache.replacements                 100252                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     23655882                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        23655882                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       136395                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        136395                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3933200000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3933200000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     23792277                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     23792277                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005733                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005733                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 28836.834195                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 28836.834195                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        77012                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        77012                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        59383                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        59383                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1302565500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1302565500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002496                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002496                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 21934.989812                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 21934.989812                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     13296280                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       13296280                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        41394                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        41394                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2928878995                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2928878995                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     13337674                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     13337674                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003104                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003104                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 70756.123955                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 70756.123955                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           12                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           12                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        41382                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        41382                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2887006995                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2887006995                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003103                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003103                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 69764.801000                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 69764.801000                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  39819144500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.567589                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            37052927                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            100764                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            367.719890                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.567589                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999155                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999155                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           90                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          355                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           57                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          74360666                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         74360666                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  39819144500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 11856716                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              31991320                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  26205081                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               8171977                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                1279757                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved             13669218                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  1864                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              250385641                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                  9226                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    34482300                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    13901093                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          4772                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         16747                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  39819144500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  39819144500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  39819144500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles           12019425                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      157616144                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    29744428                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           17120684                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      66196309                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                 2563154                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  933                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          6563                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           26                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           18                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                  11477569                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                170965                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           79504851                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              3.316488                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.488539                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 35416671     44.55%     44.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                  1390879      1.75%     46.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  5795999      7.29%     53.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                  3793473      4.77%     58.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                  1950093      2.45%     60.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  2618484      3.29%     64.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                  4277012      5.38%     69.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                  1339169      1.68%     71.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                 22923071     28.83%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             79504851                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.373494                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.979150                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     11474265                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         11474265                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     11474265                       # number of overall hits
system.cpu.icache.overall_hits::total        11474265                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3304                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3304                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3304                       # number of overall misses
system.cpu.icache.overall_misses::total          3304                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    202265000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    202265000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    202265000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    202265000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     11477569                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     11477569                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     11477569                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     11477569                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000288                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000288                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000288                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000288                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61218.220339                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61218.220339                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61218.220339                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61218.220339                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          256                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    42.666667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2073                       # number of writebacks
system.cpu.icache.writebacks::total              2073                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          720                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          720                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          720                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          720                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2584                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2584                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2584                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2584                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    160841500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    160841500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    160841500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    160841500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000225                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000225                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000225                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000225                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 62245.162539                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 62245.162539                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 62245.162539                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 62245.162539                       # average overall mshr miss latency
system.cpu.icache.replacements                   2073                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     11474265                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        11474265                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3304                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3304                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    202265000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    202265000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     11477569                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     11477569                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000288                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000288                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61218.220339                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61218.220339                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          720                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          720                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2584                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2584                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    160841500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    160841500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000225                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000225                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 62245.162539                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 62245.162539                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  39819144500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           507.896782                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            11476849                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2584                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           4441.505031                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   507.896782                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.991986                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.991986                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          509                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          22957722                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         22957722                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  39819144500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    11478665                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          1417                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  39819144500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  39819144500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  39819144500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                    10686649                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                13389384                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                17039                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                1984                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 946528                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                    9                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    642                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  39819144500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                1279757                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 15384686                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                12127712                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          13351                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  30202953                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              20496392                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              242436856                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 11881                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                7204637                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                9740046                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                3762536                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents             100                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands           313965316                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   669785159                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                390212922                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   7714250                       # Number of floating rename lookups
system.cpu.rename.committedMaps             211750085                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                102215059                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     745                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                 721                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  39254770                       # count of insts added to the skid buffer
system.cpu.rob.reads                        292254487                       # The number of ROB reads
system.cpu.rob.writes                       465306721                       # The number of ROB writes
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  155128130                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  463                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                52821                       # number of demand (read+write) hits
system.l2.demand_hits::total                    53284                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 463                       # number of overall hits
system.l2.overall_hits::.cpu.data               52821                       # number of overall hits
system.l2.overall_hits::total                   53284                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2116                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              47943                       # number of demand (read+write) misses
system.l2.demand_misses::total                  50059                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2116                       # number of overall misses
system.l2.overall_misses::.cpu.data             47943                       # number of overall misses
system.l2.overall_misses::total                 50059                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    151923000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   3473097500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3625020500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    151923000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   3473097500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3625020500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             2579                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           100764                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               103343                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            2579                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          100764                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              103343                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.820473                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.475795                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.484397                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.820473                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.475795                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.484397                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 71797.258979                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 72442.223057                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 72414.960347                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 71797.258979                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 72442.223057                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 72414.960347                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               31281                       # number of writebacks
system.l2.writebacks::total                     31281                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          2116                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         47943                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             50059                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2116                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        47943                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            50059                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    130303750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   2983209250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3113513000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    130303750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   2983209250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3113513000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.820473                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.475795                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.484397                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.820473                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.475795                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.484397                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 61580.222117                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 62224.083808                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 62196.867696                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 61580.222117                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 62224.083808                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 62196.867696                       # average overall mshr miss latency
system.l2.replacements                          42327                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        80774                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            80774                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        80774                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        80774                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2068                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2068                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2068                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2068                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu.data                1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data              2571                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  2571                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           38812                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               38812                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   2795884500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2795884500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         41383                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             41383                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.937873                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.937873                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 72036.599505                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 72036.599505                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        38812                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          38812                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2399129750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2399129750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.937873                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.937873                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 61814.123209                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 61814.123209                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            463                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                463                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2116                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2116                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    151923000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    151923000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         2579                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2579                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.820473                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.820473                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 71797.258979                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 71797.258979                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2116                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2116                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    130303750                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    130303750                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.820473                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.820473                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 61580.222117                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 61580.222117                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         50250                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             50250                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         9131                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            9131                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    677213000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    677213000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        59381                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         59381                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.153770                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.153770                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 74166.356368                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 74166.356368                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         9131                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         9131                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    584079500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    584079500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.153770                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.153770                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 63966.652064                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 63966.652064                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  39819144500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8116.820459                       # Cycle average of tags in use
system.l2.tags.total_refs                      205660                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     50519                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.070944                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      68.740803                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       110.137094                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7937.942562                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.008391                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.013444                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.968987                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.990823                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           86                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          842                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         7254                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1695799                       # Number of tag accesses
system.l2.tags.data_accesses                  1695799                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  39819144500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     31281.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2116.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     47938.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003006347500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1922                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1922                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              139500                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              29390                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       50059                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      31281                       # Number of write requests accepted
system.mem_ctrls.readBursts                     50059                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    31281                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      5                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.72                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 50059                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                31281                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   46971                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2344                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     603                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     122                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1895                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1920                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1925                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1939                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         1922                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      26.042664                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.139309                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    162.002314                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          1913     99.53%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            8      0.42%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6912-7167            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1922                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1922                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.267430                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.253309                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.699721                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1672     86.99%     86.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                4      0.21%     87.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              228     11.86%     99.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               18      0.94%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1922                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     320                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 3203776                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2001984                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     80.46                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     50.28                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   39817040500                       # Total gap between requests
system.mem_ctrls.avgGap                     489513.65                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       135424                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      3068032                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      2001024                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 3400977.135508272797                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 77049169.150281473994                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 50252812.437997005880                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2116                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        47943                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        31281                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     60475000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1401138250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 907779942500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     28579.87                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     29225.08                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  29020170.15                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       135424                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      3068352                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       3203776                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       135424                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       135424                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      2001984                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      2001984                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2116                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        47943                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          50059                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        31281                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         31281                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      3400977                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     77057205                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         80458183                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      3400977                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      3400977                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     50276921                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        50276921                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     50276921                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      3400977                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     77057205                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       130735104                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                50054                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               31266                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         3353                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         3410                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         3242                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         3260                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         3232                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         3325                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         3325                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         3101                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         3172                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         3049                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         3156                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         3133                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         3032                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2709                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2873                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2682                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         2025                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         2289                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         2132                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         2113                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         1979                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         1765                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         1864                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         1849                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         1984                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         2017                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         2066                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         1950                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         2009                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         1789                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         1805                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         1630                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               523100750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             250270000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1461613250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                10450.73                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           29200.73                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               40071                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              28290                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            80.06                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           90.48                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        12959                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   401.611235                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   206.761540                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   408.602120                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         5735     44.25%     44.25% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         1577     12.17%     56.42% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          674      5.20%     61.63% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          485      3.74%     65.37% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          343      2.65%     68.01% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          380      2.93%     70.95% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          262      2.02%     72.97% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          331      2.55%     75.52% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         3172     24.48%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        12959                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               3203456                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            2001024                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               80.450146                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               50.252812                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.02                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.63                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.39                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               84.06                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  39819144500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        50429820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        26804085                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      187410720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      83603520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 3143268960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   3871580220                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  12030273600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   19393370925                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   487.036353                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  31212348500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1329628250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   7277167750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        42097440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        22375320                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      169974840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      79605000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 3143268960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   3243993690                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  12558767520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   19260082770                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   483.689015                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  32597624750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1329628250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   5891891500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  39819144500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              11247                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        31281                       # Transaction distribution
system.membus.trans_dist::CleanEvict            10150                       # Transaction distribution
system.membus.trans_dist::ReadExReq             38812                       # Transaction distribution
system.membus.trans_dist::ReadExResp            38812                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         11247                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       141549                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       141549                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 141549                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      5205760                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      5205760                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 5205760                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             50059                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   50059    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               50059                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  39819144500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            54153500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           62573750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             61965                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       112055                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2073                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           30524                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            41383                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           41383                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2584                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        59381                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         7236                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       301782                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                309018                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       297728                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     11618432                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               11916160                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           42332                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2002304                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           145676                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.006295                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.079090                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 144759     99.37%     99.37% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    917      0.63%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             145676                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  39819144500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          185684000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3878495                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         151146500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
