<!DOCTYPE html>

<html lang="en">
<head>
	<meta charset="UTF-8">
	<meta name="viewport" content="width=device-width, initial-scale=1">

	<title>Thomas' webpage </title>
	<link rel="stylesheet" type="text/css" href="normalize.css" rel="stylesheet">
	<link href="https://fonts.googleapis.com/css?family=Crimson+Text" rel="stylesheet">
</head>

<body>
	<header>
	<table width="100%">
	<tbody>
	<tr>
	        <td class="visage">
			<img src="p1.jpg" class="portrait" width="300" border="0"></td>
		<td class="description">
			<h1>Thomas Bourgeat</h1><br>
				Assistant Professor at <a href="https://epfl.ch">EPFL</a> (Starting May 2023), <br>
				I completed my PhD at <a href="https://mit.edu">MIT</a> advised by <a href=http://csg.csail.mit.edu/Users/arvind/>Arvind</a> (<a href="http://csg.csail.mit.edu">CSG</a>) and <a href="http://adam.chlipala.net">Adam Chlipala</a> (<a href="http:///plv.csail.mit.edu">PLV</a>)<br> 
				32 Vassar Street 32-G836, Cambridge MA, 02139 USA<br>
				Email: <a href="mailto:bthom@csail.mit.edu">bthom@csail.mit.edu</a> 
		</td>
	</tr>
	</tbody>
	</table>
	</header>
	<main>
		<section class="sectionBio">
			<p>My research is between computer architecture and programming languages. 
			<br>
            I work on leveraging high-level hardware programming languages to design hardware. 
            I am especially interested in leveraging those hardware programming languages to ease verification, which is typically a significant part of the development effort.  <br>

            Especially, I often try to use theorem proving to state and prove the properties of different architectures.
			<br>
            In the past, I worked on domain-specific hardware accelerators and I studied various unintended security consequences of modern microarchitectural features in our out-of-order processor (<a href="https://github.com/csail-csg/riscy-OOO">see our riscy-OOO project</a>). <br>

            I am actively recruiting PhD students and postdocs. 
            If you are a prospective PhD student interested in this kind of research, please <a href="https://www.epfl.ch/education/phd/edic-computer-and-communication-sciences/edic-computer-and-communication-sciences/edic-how-to-apply/">apply</a>.
			<br>
			<br>
			<a href="cv.pdf">CV</a> as of 03/2021.
			</p>
		</section>
		<section class="sectionPapers">
			<h2>Selected publications</h2>
			<ul>
					<li> 
					<span class=paper>
						<span class=conf>ASPLOS2022</span>
						<span class=paper_title>DAGguise: Mitigating Memory Timing Side Channels</span> <br>
						<span class=authors> Peter W. Deutsch, Yuheng Yang, <b>Thomas Bourgeat</b>, Jules Drean, Joel Emer, Mengjia Yan</span> 
					</li>

				<li> 
					<span class=paper>
						<span class=conf>ISCA2021</span>
						<span class=paper_title>FlexMiner: A Pattern-Aware Accelerator for Graph Pattern Mining </span> <br>
						<span class=authors> Xuhao Chen, Tianhao Huang, Shuotao Xu, <b>Thomas Bourgeat</b>, Chanwoo Chung, Arvind</span> 
					</li>
					<li>
						<span class=paper>
							<span class=conf>ICRA2021</span>
							<span class=paper_title>Accelerating Robot Dynamics Gradients: Hardware-Sofware Co-Design on a CPU, GPU, and FPGA</span><br>
							<span class=authors>Brian Plancher, Sabrina Neuman, <b>Thomas Bourgeat</b>, Scott Kuindersma, Srini Devadas, Vijay Janapa Reddi</span> [<a href="icra21.pdf">pdf</a>]
						</span>
					</li>
					
					<li> 
						<span class=paper>
							<span class=conf>ASPLOS2021</span>
							<span class=paper_title>Effective Simulation and Debugging for High-Level Hardware Languages Using Software Compilers</span><br>
							<span class=authors> Clément Pit-Claudel, <b>Thomas Bourgeat</b>, Stella Lau, Arvind, Adam Chlipala</span> [<a href="asplos21-1.pdf">pdf</a>]
						</span>
					</li>
					
					<li> 
						<span class=paper>
							<span class=conf>ASPLOS2021</span>
							<span class=paper_title>Robomorphic Computing: A Design Methodology for Domain-Specific Accelerators Parameterized by Robot Morphology</span><br>
							<span class=authors>Sabrina M. Neuman, Brian Plancher, <b>Thomas Bourgeat</b>, Thierry Tambe, Srini Devadas, Vijay Janapa Reddi</span> [<a href="asplos21-2.pdf">pdf</a>]
						</span>
					</li>
					<li> 
						<span class=paper>
							<span class=conf>MICRO2020</span>
							<span class=paper_title>CaSA: End-to-end Quantitative Security Analysis of Randomly Mapped Caches</span><br>
							<span class=authors><b>Thomas Bourgeat</b>, Jules Drean, Yuheng Yang, Lillian Tsai, Joel Emer, Mengjia Yan</span> [<a href="micro20-1.pdf">pdf</a>]
						</span>
					</li>
					
					<li>
						<span class=paper>
							<span class=conf>MICRO2020</span>
							<span class=paper_title>AQUOMAN An Analytic-Query Offloading Machine</span><br>
							<span class=authors>Shuotao Xu, <b>Thomas Bourgeat</b>, Tianhao Huang, Hojun Kim, Sungjin Lee, Arvind</span> [<a href="micro20-2.pdf">pdf</a>]
						</span>
					</li>
					
					<li>
						<span class=paper>
							<span class=conf>PLDI2020 </span>
							<span class=paper_title>The essence of Bluespec: a core language for rule-based hardware design</span><br>
							<span class=authors><b>Thomas Bourgeat</b>, Clément Pit-Claudel, Adam Chlipala, Arvind</span> [<a href="pldi20.pdf">pdf</a>]
						</span>
					</li>
					
					
					<li>
						<span class=paper>
							<span class=conf>MICRO2019 </span>
							<span class=paper_title>MI6: Secure Enclaves in a Speculative Out-of-Order Processor</span><br>
							<span class=authors><b>Thomas Bourgeat</b>, Ilia A. Lebedev, Andrew Wright, Sizhuo Zhang, Arvind, Srini Devadas</span> [<a href="micro19.pdf">pdf</a>]
						</span>
					</li>
					
					
					<li> 
						<span class=paper>
							<span class=conf>MICRO2018</span>
							<span class=paper_title>Composable Building Blocks to Open up Processor Design</span><br>
							<span class=authors>Sizhuo Zhang, Andrew Wright, <b>Thomas Bourgeat</b>, Arvind</span> [<a href="micro18.pdf">pdf</a>]
						</span>
					</li>
					
					
					<li>
						<span class=paper>
							<span class=conf>ASYNC2016 </span>
							<span class=paper_title>Specification mining for asynchronous controllers</span><br>
							<span class=authors>Javier San Pedro, <b>Thomas Bourgeat</b>, Jordi Cortadella</span> [<a href="async16.pdf">pdf</a>]
						</span>
					</li>
					
				
				</ul>
			<h2>Other publications</h2>
			<ul>
						<li>
						<span class=paper>
							<span class=conf>Preprint 2021</span>
							<span class=paper_title> A Multipurpose Formal RISC-V specification</span><br>
							<span class=authors> <b>Thomas Bourgeat</b>, Ian Clester, Andres Erbsen, Samuel Gruetter, Andrew Wright, Adam Chlipala </span> [<a href="riscv-spec.pdf">pdf</a>]
						</span>
					</li>
				
					<li>
						<span class=paper>
							<span class=conf>CoqPL2021</span>
							<span class=paper_title>An experience report on writing usabe DSLs in Coq</span><br>
							<span class=authors> Clément Pit-Claudel, <b>Thomas Bourgeat</b> </span> [<a href="coqpl21.pdf">pdf</a>]
						</span>
					</li>
				
					<li>
						<span class=paper>
							<span class=conf>Draft-2014 </span>
							<span class=paper_title>A probabilistic Hadwiger-Nelson problem</span><br>
							<span class=authors><b>Thomas Bourgeat</b>, Paul Melotti, Marc Heinrich</span> [<a href="hadwiger.pdf">pdf</a>]
						</span>
					</li>
					
					<li>
						<span class=paper>
							<span class=conf>SEC2014</span>
							<span class=paper_title>New Algorithmic Approaches to Point Constellation Recognition</span><br>
							<span class=authors><b>Thomas Bourgeat</b>, Julien Bringer, Herve Chabanne, Robin Champenois, Jeremie Clement, Houda Ferradi, Marc Heinrich, Paul Melotti, David Naccache, Antoine Voizard</span>
						</span>
					</li>
				</ul>

			</section>
			
			<section class="links">
			</section> 
		</main>
	</body>
	</html>
