{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 16 09:36:25 2024 " "Info: Processing started: Fri Feb 16 09:36:25 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off course_work -c course_work --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off course_work -c course_work --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "instraction_pointer.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/instraction_pointer.bdf" { { 216 56 224 232 "clk" "" } { 312 624 672 328 "clk" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk register register lpm_dff1:inst\|lpm_ff:lpm_ff_component\|dffs\[0\] lpm_dff1:inst\|lpm_ff:lpm_ff_component\|dffs\[11\] 500.0 MHz Internal " "Info: Clock \"clk\" Internal fmax is restricted to 500.0 MHz between source register \"lpm_dff1:inst\|lpm_ff:lpm_ff_component\|dffs\[0\]\" and destination register \"lpm_dff1:inst\|lpm_ff:lpm_ff_component\|dffs\[11\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.091 ns + Longest register register " "Info: + Longest register to register delay is 1.091 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_dff1:inst\|lpm_ff:lpm_ff_component\|dffs\[0\] 1 REG LCFF_X17_Y25_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y25_N1; Fanout = 3; REG Node = 'lpm_dff1:inst\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 0.458 ns lpm_add_sub0:inst1\|lpm_add_sub:lpm_add_sub_component\|add_sub_dqh:auto_generated\|op_1~2 2 COMB LCCOMB_X17_Y25_N0 2 " "Info: 2: + IC(0.000 ns) + CELL(0.458 ns) = 0.458 ns; Loc. = LCCOMB_X17_Y25_N0; Fanout = 2; COMB Node = 'lpm_add_sub0:inst1\|lpm_add_sub:lpm_add_sub_component\|add_sub_dqh:auto_generated\|op_1~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0] lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_dqh:auto_generated|op_1~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.493 ns lpm_add_sub0:inst1\|lpm_add_sub:lpm_add_sub_component\|add_sub_dqh:auto_generated\|op_1~6 3 COMB LCCOMB_X17_Y25_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.493 ns; Loc. = LCCOMB_X17_Y25_N2; Fanout = 2; COMB Node = 'lpm_add_sub0:inst1\|lpm_add_sub:lpm_add_sub_component\|add_sub_dqh:auto_generated\|op_1~6'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_dqh:auto_generated|op_1~2 lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_dqh:auto_generated|op_1~6 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.528 ns lpm_add_sub0:inst1\|lpm_add_sub:lpm_add_sub_component\|add_sub_dqh:auto_generated\|op_1~10 4 COMB LCCOMB_X17_Y25_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 0.528 ns; Loc. = LCCOMB_X17_Y25_N4; Fanout = 2; COMB Node = 'lpm_add_sub0:inst1\|lpm_add_sub:lpm_add_sub_component\|add_sub_dqh:auto_generated\|op_1~10'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_dqh:auto_generated|op_1~6 lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_dqh:auto_generated|op_1~10 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.563 ns lpm_add_sub0:inst1\|lpm_add_sub:lpm_add_sub_component\|add_sub_dqh:auto_generated\|op_1~14 5 COMB LCCOMB_X17_Y25_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 0.563 ns; Loc. = LCCOMB_X17_Y25_N6; Fanout = 2; COMB Node = 'lpm_add_sub0:inst1\|lpm_add_sub:lpm_add_sub_component\|add_sub_dqh:auto_generated\|op_1~14'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_dqh:auto_generated|op_1~10 lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_dqh:auto_generated|op_1~14 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.598 ns lpm_add_sub0:inst1\|lpm_add_sub:lpm_add_sub_component\|add_sub_dqh:auto_generated\|op_1~18 6 COMB LCCOMB_X17_Y25_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 0.598 ns; Loc. = LCCOMB_X17_Y25_N8; Fanout = 2; COMB Node = 'lpm_add_sub0:inst1\|lpm_add_sub:lpm_add_sub_component\|add_sub_dqh:auto_generated\|op_1~18'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_dqh:auto_generated|op_1~14 lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_dqh:auto_generated|op_1~18 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.633 ns lpm_add_sub0:inst1\|lpm_add_sub:lpm_add_sub_component\|add_sub_dqh:auto_generated\|op_1~22 7 COMB LCCOMB_X17_Y25_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 0.633 ns; Loc. = LCCOMB_X17_Y25_N10; Fanout = 2; COMB Node = 'lpm_add_sub0:inst1\|lpm_add_sub:lpm_add_sub_component\|add_sub_dqh:auto_generated\|op_1~22'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_dqh:auto_generated|op_1~18 lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_dqh:auto_generated|op_1~22 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.668 ns lpm_add_sub0:inst1\|lpm_add_sub:lpm_add_sub_component\|add_sub_dqh:auto_generated\|op_1~26 8 COMB LCCOMB_X17_Y25_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.035 ns) = 0.668 ns; Loc. = LCCOMB_X17_Y25_N12; Fanout = 2; COMB Node = 'lpm_add_sub0:inst1\|lpm_add_sub:lpm_add_sub_component\|add_sub_dqh:auto_generated\|op_1~26'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_dqh:auto_generated|op_1~22 lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_dqh:auto_generated|op_1~26 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 0.764 ns lpm_add_sub0:inst1\|lpm_add_sub:lpm_add_sub_component\|add_sub_dqh:auto_generated\|op_1~30 9 COMB LCCOMB_X17_Y25_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.096 ns) = 0.764 ns; Loc. = LCCOMB_X17_Y25_N14; Fanout = 2; COMB Node = 'lpm_add_sub0:inst1\|lpm_add_sub:lpm_add_sub_component\|add_sub_dqh:auto_generated\|op_1~30'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_dqh:auto_generated|op_1~26 lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_dqh:auto_generated|op_1~30 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.799 ns lpm_add_sub0:inst1\|lpm_add_sub:lpm_add_sub_component\|add_sub_dqh:auto_generated\|op_1~34 10 COMB LCCOMB_X17_Y25_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.035 ns) = 0.799 ns; Loc. = LCCOMB_X17_Y25_N16; Fanout = 2; COMB Node = 'lpm_add_sub0:inst1\|lpm_add_sub:lpm_add_sub_component\|add_sub_dqh:auto_generated\|op_1~34'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_dqh:auto_generated|op_1~30 lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_dqh:auto_generated|op_1~34 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.834 ns lpm_add_sub0:inst1\|lpm_add_sub:lpm_add_sub_component\|add_sub_dqh:auto_generated\|op_1~38 11 COMB LCCOMB_X17_Y25_N18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.035 ns) = 0.834 ns; Loc. = LCCOMB_X17_Y25_N18; Fanout = 2; COMB Node = 'lpm_add_sub0:inst1\|lpm_add_sub:lpm_add_sub_component\|add_sub_dqh:auto_generated\|op_1~38'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_dqh:auto_generated|op_1~34 lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_dqh:auto_generated|op_1~38 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.869 ns lpm_add_sub0:inst1\|lpm_add_sub:lpm_add_sub_component\|add_sub_dqh:auto_generated\|op_1~42 12 COMB LCCOMB_X17_Y25_N20 1 " "Info: 12: + IC(0.000 ns) + CELL(0.035 ns) = 0.869 ns; Loc. = LCCOMB_X17_Y25_N20; Fanout = 1; COMB Node = 'lpm_add_sub0:inst1\|lpm_add_sub:lpm_add_sub_component\|add_sub_dqh:auto_generated\|op_1~42'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_dqh:auto_generated|op_1~38 lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_dqh:auto_generated|op_1~42 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 0.994 ns lpm_add_sub0:inst1\|lpm_add_sub:lpm_add_sub_component\|add_sub_dqh:auto_generated\|op_1~45 13 COMB LCCOMB_X17_Y25_N22 1 " "Info: 13: + IC(0.000 ns) + CELL(0.125 ns) = 0.994 ns; Loc. = LCCOMB_X17_Y25_N22; Fanout = 1; COMB Node = 'lpm_add_sub0:inst1\|lpm_add_sub:lpm_add_sub_component\|add_sub_dqh:auto_generated\|op_1~45'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_dqh:auto_generated|op_1~42 lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_dqh:auto_generated|op_1~45 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.097 ns) 1.091 ns lpm_dff1:inst\|lpm_ff:lpm_ff_component\|dffs\[11\] 14 REG LCFF_X17_Y25_N23 2 " "Info: 14: + IC(0.000 ns) + CELL(0.097 ns) = 1.091 ns; Loc. = LCFF_X17_Y25_N23; Fanout = 2; REG Node = 'lpm_dff1:inst\|lpm_ff:lpm_ff_component\|dffs\[11\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.097 ns" { lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_dqh:auto_generated|op_1~45 lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[11] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.091 ns ( 100.00 % ) " "Info: Total cell delay = 1.091 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0] lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_dqh:auto_generated|op_1~2 lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_dqh:auto_generated|op_1~6 lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_dqh:auto_generated|op_1~10 lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_dqh:auto_generated|op_1~14 lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_dqh:auto_generated|op_1~18 lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_dqh:auto_generated|op_1~22 lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_dqh:auto_generated|op_1~26 lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_dqh:auto_generated|op_1~30 lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_dqh:auto_generated|op_1~34 lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_dqh:auto_generated|op_1~38 lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_dqh:auto_generated|op_1~42 lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_dqh:auto_generated|op_1~45 lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[11] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.091 ns" { lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0] {} lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_dqh:auto_generated|op_1~2 {} lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_dqh:auto_generated|op_1~6 {} lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_dqh:auto_generated|op_1~10 {} lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_dqh:auto_generated|op_1~14 {} lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_dqh:auto_generated|op_1~18 {} lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_dqh:auto_generated|op_1~22 {} lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_dqh:auto_generated|op_1~26 {} lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_dqh:auto_generated|op_1~30 {} lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_dqh:auto_generated|op_1~34 {} lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_dqh:auto_generated|op_1~38 {} lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_dqh:auto_generated|op_1~42 {} lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_dqh:auto_generated|op_1~45 {} lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[11] {} } { 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.458ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.096ns 0.035ns 0.035ns 0.035ns 0.125ns 0.097ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.475 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.475 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "instraction_pointer.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/instraction_pointer.bdf" { { 216 56 224 232 "clk" "" } { 312 624 672 328 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 12 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 12; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "instraction_pointer.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/instraction_pointer.bdf" { { 216 56 224 232 "clk" "" } { 312 624 672 328 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.660 ns) + CELL(0.618 ns) 2.475 ns lpm_dff1:inst\|lpm_ff:lpm_ff_component\|dffs\[11\] 3 REG LCFF_X17_Y25_N23 2 " "Info: 3: + IC(0.660 ns) + CELL(0.618 ns) = 2.475 ns; Loc. = LCFF_X17_Y25_N23; Fanout = 2; REG Node = 'lpm_dff1:inst\|lpm_ff:lpm_ff_component\|dffs\[11\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.278 ns" { clk~clkctrl lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[11] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.47 % ) " "Info: Total cell delay = 1.472 ns ( 59.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.003 ns ( 40.53 % ) " "Info: Total interconnect delay = 1.003 ns ( 40.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.475 ns" { clk clk~clkctrl lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[11] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.475 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[11] {} } { 0.000ns 0.000ns 0.343ns 0.660ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.475 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.475 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "instraction_pointer.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/instraction_pointer.bdf" { { 216 56 224 232 "clk" "" } { 312 624 672 328 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 12 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 12; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "instraction_pointer.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/instraction_pointer.bdf" { { 216 56 224 232 "clk" "" } { 312 624 672 328 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.660 ns) + CELL(0.618 ns) 2.475 ns lpm_dff1:inst\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X17_Y25_N1 3 " "Info: 3: + IC(0.660 ns) + CELL(0.618 ns) = 2.475 ns; Loc. = LCFF_X17_Y25_N1; Fanout = 3; REG Node = 'lpm_dff1:inst\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.278 ns" { clk~clkctrl lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.47 % ) " "Info: Total cell delay = 1.472 ns ( 59.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.003 ns ( 40.53 % ) " "Info: Total interconnect delay = 1.003 ns ( 40.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.475 ns" { clk clk~clkctrl lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.475 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.343ns 0.660ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.475 ns" { clk clk~clkctrl lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[11] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.475 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[11] {} } { 0.000ns 0.000ns 0.343ns 0.660ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.475 ns" { clk clk~clkctrl lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.475 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.343ns 0.660ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0] lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_dqh:auto_generated|op_1~2 lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_dqh:auto_generated|op_1~6 lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_dqh:auto_generated|op_1~10 lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_dqh:auto_generated|op_1~14 lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_dqh:auto_generated|op_1~18 lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_dqh:auto_generated|op_1~22 lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_dqh:auto_generated|op_1~26 lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_dqh:auto_generated|op_1~30 lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_dqh:auto_generated|op_1~34 lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_dqh:auto_generated|op_1~38 lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_dqh:auto_generated|op_1~42 lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_dqh:auto_generated|op_1~45 lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[11] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.091 ns" { lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0] {} lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_dqh:auto_generated|op_1~2 {} lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_dqh:auto_generated|op_1~6 {} lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_dqh:auto_generated|op_1~10 {} lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_dqh:auto_generated|op_1~14 {} lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_dqh:auto_generated|op_1~18 {} lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_dqh:auto_generated|op_1~22 {} lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_dqh:auto_generated|op_1~26 {} lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_dqh:auto_generated|op_1~30 {} lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_dqh:auto_generated|op_1~34 {} lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_dqh:auto_generated|op_1~38 {} lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_dqh:auto_generated|op_1~42 {} lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_dqh:auto_generated|op_1~45 {} lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[11] {} } { 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.458ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.096ns 0.035ns 0.035ns 0.035ns 0.125ns 0.097ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.475 ns" { clk clk~clkctrl lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[11] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.475 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[11] {} } { 0.000ns 0.000ns 0.343ns 0.660ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.475 ns" { clk clk~clkctrl lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.475 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.343ns 0.660ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[11] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[11] {} } {  } {  } "" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "lpm_dff1:inst\|lpm_ff:lpm_ff_component\|dffs\[2\] jump_address\[2\] clk 3.642 ns register " "Info: tsu for register \"lpm_dff1:inst\|lpm_ff:lpm_ff_component\|dffs\[2\]\" (data pin = \"jump_address\[2\]\", clock pin = \"clk\") is 3.642 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.027 ns + Longest pin register " "Info: + Longest pin to register delay is 6.027 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.799 ns) 0.799 ns jump_address\[2\] 1 PIN PIN_W9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_W9; Fanout = 1; PIN Node = 'jump_address\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { jump_address[2] } "NODE_NAME" } } { "instraction_pointer.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/instraction_pointer.bdf" { { 288 32 224 304 "jump_address\[11..0\]" "" } { 248 424 532 264 "jump_address\[11..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.919 ns) + CELL(0.309 ns) 6.027 ns lpm_dff1:inst\|lpm_ff:lpm_ff_component\|dffs\[2\] 2 REG LCFF_X17_Y25_N5 3 " "Info: 2: + IC(4.919 ns) + CELL(0.309 ns) = 6.027 ns; Loc. = LCFF_X17_Y25_N5; Fanout = 3; REG Node = 'lpm_dff1:inst\|lpm_ff:lpm_ff_component\|dffs\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.228 ns" { jump_address[2] lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.108 ns ( 18.38 % ) " "Info: Total cell delay = 1.108 ns ( 18.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.919 ns ( 81.62 % ) " "Info: Total interconnect delay = 4.919 ns ( 81.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.027 ns" { jump_address[2] lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.027 ns" { jump_address[2] {} jump_address[2]~combout {} lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 4.919ns } { 0.000ns 0.799ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.475 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.475 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "instraction_pointer.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/instraction_pointer.bdf" { { 216 56 224 232 "clk" "" } { 312 624 672 328 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 12 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 12; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "instraction_pointer.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/instraction_pointer.bdf" { { 216 56 224 232 "clk" "" } { 312 624 672 328 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.660 ns) + CELL(0.618 ns) 2.475 ns lpm_dff1:inst\|lpm_ff:lpm_ff_component\|dffs\[2\] 3 REG LCFF_X17_Y25_N5 3 " "Info: 3: + IC(0.660 ns) + CELL(0.618 ns) = 2.475 ns; Loc. = LCFF_X17_Y25_N5; Fanout = 3; REG Node = 'lpm_dff1:inst\|lpm_ff:lpm_ff_component\|dffs\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.278 ns" { clk~clkctrl lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.47 % ) " "Info: Total cell delay = 1.472 ns ( 59.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.003 ns ( 40.53 % ) " "Info: Total interconnect delay = 1.003 ns ( 40.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.475 ns" { clk clk~clkctrl lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.475 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 0.343ns 0.660ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.027 ns" { jump_address[2] lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.027 ns" { jump_address[2] {} jump_address[2]~combout {} lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 4.919ns } { 0.000ns 0.799ns 0.309ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.475 ns" { clk clk~clkctrl lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.475 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 0.343ns 0.660ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk address\[2\] lpm_dff1:inst\|lpm_ff:lpm_ff_component\|dffs\[2\] 8.165 ns register " "Info: tco from clock \"clk\" to destination pin \"address\[2\]\" through register \"lpm_dff1:inst\|lpm_ff:lpm_ff_component\|dffs\[2\]\" is 8.165 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.475 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.475 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "instraction_pointer.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/instraction_pointer.bdf" { { 216 56 224 232 "clk" "" } { 312 624 672 328 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 12 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 12; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "instraction_pointer.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/instraction_pointer.bdf" { { 216 56 224 232 "clk" "" } { 312 624 672 328 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.660 ns) + CELL(0.618 ns) 2.475 ns lpm_dff1:inst\|lpm_ff:lpm_ff_component\|dffs\[2\] 3 REG LCFF_X17_Y25_N5 3 " "Info: 3: + IC(0.660 ns) + CELL(0.618 ns) = 2.475 ns; Loc. = LCFF_X17_Y25_N5; Fanout = 3; REG Node = 'lpm_dff1:inst\|lpm_ff:lpm_ff_component\|dffs\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.278 ns" { clk~clkctrl lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.47 % ) " "Info: Total cell delay = 1.472 ns ( 59.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.003 ns ( 40.53 % ) " "Info: Total interconnect delay = 1.003 ns ( 40.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.475 ns" { clk clk~clkctrl lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.475 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 0.343ns 0.660ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.596 ns + Longest register pin " "Info: + Longest register to pin delay is 5.596 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_dff1:inst\|lpm_ff:lpm_ff_component\|dffs\[2\] 1 REG LCFF_X17_Y25_N5 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y25_N5; Fanout = 3; REG Node = 'lpm_dff1:inst\|lpm_ff:lpm_ff_component\|dffs\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.654 ns) + CELL(1.942 ns) 5.596 ns address\[2\] 2 PIN PIN_U7 0 " "Info: 2: + IC(3.654 ns) + CELL(1.942 ns) = 5.596 ns; Loc. = PIN_U7; Fanout = 0; PIN Node = 'address\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.596 ns" { lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2] address[2] } "NODE_NAME" } } { "instraction_pointer.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/instraction_pointer.bdf" { { 360 56 232 376 "address\[11..0\]" "" } { 408 968 1047 424 "address\[11..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.942 ns ( 34.70 % ) " "Info: Total cell delay = 1.942 ns ( 34.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.654 ns ( 65.30 % ) " "Info: Total interconnect delay = 3.654 ns ( 65.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.596 ns" { lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2] address[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.596 ns" { lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2] {} address[2] {} } { 0.000ns 3.654ns } { 0.000ns 1.942ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.475 ns" { clk clk~clkctrl lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.475 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 0.343ns 0.660ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.596 ns" { lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2] address[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.596 ns" { lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2] {} address[2] {} } { 0.000ns 3.654ns } { 0.000ns 1.942ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "tact\[1\] address\[2\] 10.910 ns Longest " "Info: Longest tpd from source pin \"tact\[1\]\" to destination pin \"address\[2\]\" is 10.910 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns tact\[1\] 1 PIN PIN_W12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_W12; Fanout = 1; PIN Node = 'tact\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { tact[1] } "NODE_NAME" } } { "instraction_pointer.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/instraction_pointer.bdf" { { 312 56 224 328 "tact\[15..0\]" "" } { 392 416 456 408 "tact\[1\]" "" } { 408 416 456 424 "tact\[2\]" "" } { 424 416 456 440 "tact\[3\]" "" } { 440 416 456 456 "tact\[4\]" "" } { 456 416 456 472 "tact\[5\]" "" } { 472 416 456 488 "tact\[6\]" "" } { 512 416 456 528 "tact\[3\]" "" } { 528 416 456 544 "tact\[6\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.658 ns) + CELL(0.154 ns) 5.639 ns inst9 2 COMB LCCOMB_X17_Y25_N24 12 " "Info: 2: + IC(4.658 ns) + CELL(0.154 ns) = 5.639 ns; Loc. = LCCOMB_X17_Y25_N24; Fanout = 12; COMB Node = 'inst9'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.812 ns" { tact[1] inst9 } "NODE_NAME" } } { "instraction_pointer.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/instraction_pointer.bdf" { { 392 456 520 504 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.339 ns) + CELL(1.932 ns) 10.910 ns address\[2\] 3 PIN PIN_U7 0 " "Info: 3: + IC(3.339 ns) + CELL(1.932 ns) = 10.910 ns; Loc. = PIN_U7; Fanout = 0; PIN Node = 'address\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.271 ns" { inst9 address[2] } "NODE_NAME" } } { "instraction_pointer.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/instraction_pointer.bdf" { { 360 56 232 376 "address\[11..0\]" "" } { 408 968 1047 424 "address\[11..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.913 ns ( 26.70 % ) " "Info: Total cell delay = 2.913 ns ( 26.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.997 ns ( 73.30 % ) " "Info: Total interconnect delay = 7.997 ns ( 73.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.910 ns" { tact[1] inst9 address[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.910 ns" { tact[1] {} tact[1]~combout {} inst9 {} address[2] {} } { 0.000ns 0.000ns 4.658ns 3.339ns } { 0.000ns 0.827ns 0.154ns 1.932ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "lpm_dff1:inst\|lpm_ff:lpm_ff_component\|dffs\[0\] jump_address\[0\] clk -2.209 ns register " "Info: th for register \"lpm_dff1:inst\|lpm_ff:lpm_ff_component\|dffs\[0\]\" (data pin = \"jump_address\[0\]\", clock pin = \"clk\") is -2.209 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.475 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.475 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "instraction_pointer.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/instraction_pointer.bdf" { { 216 56 224 232 "clk" "" } { 312 624 672 328 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 12 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 12; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "instraction_pointer.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/instraction_pointer.bdf" { { 216 56 224 232 "clk" "" } { 312 624 672 328 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.660 ns) + CELL(0.618 ns) 2.475 ns lpm_dff1:inst\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X17_Y25_N1 3 " "Info: 3: + IC(0.660 ns) + CELL(0.618 ns) = 2.475 ns; Loc. = LCFF_X17_Y25_N1; Fanout = 3; REG Node = 'lpm_dff1:inst\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.278 ns" { clk~clkctrl lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.47 % ) " "Info: Total cell delay = 1.472 ns ( 59.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.003 ns ( 40.53 % ) " "Info: Total interconnect delay = 1.003 ns ( 40.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.475 ns" { clk clk~clkctrl lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.475 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.343ns 0.660ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.833 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.833 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.799 ns) 0.799 ns jump_address\[0\] 1 PIN PIN_D13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_D13; Fanout = 1; PIN Node = 'jump_address\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { jump_address[0] } "NODE_NAME" } } { "instraction_pointer.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/instraction_pointer.bdf" { { 288 32 224 304 "jump_address\[11..0\]" "" } { 248 424 532 264 "jump_address\[11..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.725 ns) + CELL(0.309 ns) 4.833 ns lpm_dff1:inst\|lpm_ff:lpm_ff_component\|dffs\[0\] 2 REG LCFF_X17_Y25_N1 3 " "Info: 2: + IC(3.725 ns) + CELL(0.309 ns) = 4.833 ns; Loc. = LCFF_X17_Y25_N1; Fanout = 3; REG Node = 'lpm_dff1:inst\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.034 ns" { jump_address[0] lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.108 ns ( 22.93 % ) " "Info: Total cell delay = 1.108 ns ( 22.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.725 ns ( 77.07 % ) " "Info: Total interconnect delay = 3.725 ns ( 77.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.833 ns" { jump_address[0] lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.833 ns" { jump_address[0] {} jump_address[0]~combout {} lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 3.725ns } { 0.000ns 0.799ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.475 ns" { clk clk~clkctrl lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.475 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.343ns 0.660ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.833 ns" { jump_address[0] lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.833 ns" { jump_address[0] {} jump_address[0]~combout {} lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 3.725ns } { 0.000ns 0.799ns 0.309ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "188 " "Info: Peak virtual memory: 188 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 16 09:36:25 2024 " "Info: Processing ended: Fri Feb 16 09:36:25 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
