
DAC_SINEWAVE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004754  080001c8  080001c8  000101c8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001f0  08004920  08004920  00014920  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004b10  08004b10  0002000c  2**0
                  CONTENTS
  4 .ARM          00000008  08004b10  08004b10  00014b10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004b18  08004b18  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004b18  08004b18  00014b18  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004b1c  08004b1c  00014b1c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08004b20  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000668  2000000c  08004b2c  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000674  08004b2c  00020674  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000bc60  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001d80  00000000  00000000  0002bc9c  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000bd8  00000000  00000000  0002da20  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000ae0  00000000  00000000  0002e5f8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00021b55  00000000  00000000  0002f0d8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000980d  00000000  00000000  00050c2d  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000cdf65  00000000  00000000  0005a43a  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0012839f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000034c8  00000000  00000000  0012841c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001c8 <__do_global_dtors_aux>:
 80001c8:	b510      	push	{r4, lr}
 80001ca:	4c05      	ldr	r4, [pc, #20]	; (80001e0 <__do_global_dtors_aux+0x18>)
 80001cc:	7823      	ldrb	r3, [r4, #0]
 80001ce:	b933      	cbnz	r3, 80001de <__do_global_dtors_aux+0x16>
 80001d0:	4b04      	ldr	r3, [pc, #16]	; (80001e4 <__do_global_dtors_aux+0x1c>)
 80001d2:	b113      	cbz	r3, 80001da <__do_global_dtors_aux+0x12>
 80001d4:	4804      	ldr	r0, [pc, #16]	; (80001e8 <__do_global_dtors_aux+0x20>)
 80001d6:	f3af 8000 	nop.w
 80001da:	2301      	movs	r3, #1
 80001dc:	7023      	strb	r3, [r4, #0]
 80001de:	bd10      	pop	{r4, pc}
 80001e0:	2000000c 	.word	0x2000000c
 80001e4:	00000000 	.word	0x00000000
 80001e8:	08004904 	.word	0x08004904

080001ec <frame_dummy>:
 80001ec:	b508      	push	{r3, lr}
 80001ee:	4b03      	ldr	r3, [pc, #12]	; (80001fc <frame_dummy+0x10>)
 80001f0:	b11b      	cbz	r3, 80001fa <frame_dummy+0xe>
 80001f2:	4903      	ldr	r1, [pc, #12]	; (8000200 <frame_dummy+0x14>)
 80001f4:	4803      	ldr	r0, [pc, #12]	; (8000204 <frame_dummy+0x18>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	bd08      	pop	{r3, pc}
 80001fc:	00000000 	.word	0x00000000
 8000200:	20000010 	.word	0x20000010
 8000204:	08004904 	.word	0x08004904

08000208 <__aeabi_drsub>:
 8000208:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800020c:	e002      	b.n	8000214 <__adddf3>
 800020e:	bf00      	nop

08000210 <__aeabi_dsub>:
 8000210:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000214 <__adddf3>:
 8000214:	b530      	push	{r4, r5, lr}
 8000216:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800021a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800021e:	ea94 0f05 	teq	r4, r5
 8000222:	bf08      	it	eq
 8000224:	ea90 0f02 	teqeq	r0, r2
 8000228:	bf1f      	itttt	ne
 800022a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800022e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000232:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000236:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800023a:	f000 80e2 	beq.w	8000402 <__adddf3+0x1ee>
 800023e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000242:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000246:	bfb8      	it	lt
 8000248:	426d      	neglt	r5, r5
 800024a:	dd0c      	ble.n	8000266 <__adddf3+0x52>
 800024c:	442c      	add	r4, r5
 800024e:	ea80 0202 	eor.w	r2, r0, r2
 8000252:	ea81 0303 	eor.w	r3, r1, r3
 8000256:	ea82 0000 	eor.w	r0, r2, r0
 800025a:	ea83 0101 	eor.w	r1, r3, r1
 800025e:	ea80 0202 	eor.w	r2, r0, r2
 8000262:	ea81 0303 	eor.w	r3, r1, r3
 8000266:	2d36      	cmp	r5, #54	; 0x36
 8000268:	bf88      	it	hi
 800026a:	bd30      	pophi	{r4, r5, pc}
 800026c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000270:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000274:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000278:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800027c:	d002      	beq.n	8000284 <__adddf3+0x70>
 800027e:	4240      	negs	r0, r0
 8000280:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000284:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000288:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800028c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000290:	d002      	beq.n	8000298 <__adddf3+0x84>
 8000292:	4252      	negs	r2, r2
 8000294:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000298:	ea94 0f05 	teq	r4, r5
 800029c:	f000 80a7 	beq.w	80003ee <__adddf3+0x1da>
 80002a0:	f1a4 0401 	sub.w	r4, r4, #1
 80002a4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002a8:	db0d      	blt.n	80002c6 <__adddf3+0xb2>
 80002aa:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002ae:	fa22 f205 	lsr.w	r2, r2, r5
 80002b2:	1880      	adds	r0, r0, r2
 80002b4:	f141 0100 	adc.w	r1, r1, #0
 80002b8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002bc:	1880      	adds	r0, r0, r2
 80002be:	fa43 f305 	asr.w	r3, r3, r5
 80002c2:	4159      	adcs	r1, r3
 80002c4:	e00e      	b.n	80002e4 <__adddf3+0xd0>
 80002c6:	f1a5 0520 	sub.w	r5, r5, #32
 80002ca:	f10e 0e20 	add.w	lr, lr, #32
 80002ce:	2a01      	cmp	r2, #1
 80002d0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002d4:	bf28      	it	cs
 80002d6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002da:	fa43 f305 	asr.w	r3, r3, r5
 80002de:	18c0      	adds	r0, r0, r3
 80002e0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002e4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002e8:	d507      	bpl.n	80002fa <__adddf3+0xe6>
 80002ea:	f04f 0e00 	mov.w	lr, #0
 80002ee:	f1dc 0c00 	rsbs	ip, ip, #0
 80002f2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002f6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002fa:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002fe:	d31b      	bcc.n	8000338 <__adddf3+0x124>
 8000300:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000304:	d30c      	bcc.n	8000320 <__adddf3+0x10c>
 8000306:	0849      	lsrs	r1, r1, #1
 8000308:	ea5f 0030 	movs.w	r0, r0, rrx
 800030c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000310:	f104 0401 	add.w	r4, r4, #1
 8000314:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000318:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800031c:	f080 809a 	bcs.w	8000454 <__adddf3+0x240>
 8000320:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000324:	bf08      	it	eq
 8000326:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800032a:	f150 0000 	adcs.w	r0, r0, #0
 800032e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000332:	ea41 0105 	orr.w	r1, r1, r5
 8000336:	bd30      	pop	{r4, r5, pc}
 8000338:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800033c:	4140      	adcs	r0, r0
 800033e:	eb41 0101 	adc.w	r1, r1, r1
 8000342:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000346:	f1a4 0401 	sub.w	r4, r4, #1
 800034a:	d1e9      	bne.n	8000320 <__adddf3+0x10c>
 800034c:	f091 0f00 	teq	r1, #0
 8000350:	bf04      	itt	eq
 8000352:	4601      	moveq	r1, r0
 8000354:	2000      	moveq	r0, #0
 8000356:	fab1 f381 	clz	r3, r1
 800035a:	bf08      	it	eq
 800035c:	3320      	addeq	r3, #32
 800035e:	f1a3 030b 	sub.w	r3, r3, #11
 8000362:	f1b3 0220 	subs.w	r2, r3, #32
 8000366:	da0c      	bge.n	8000382 <__adddf3+0x16e>
 8000368:	320c      	adds	r2, #12
 800036a:	dd08      	ble.n	800037e <__adddf3+0x16a>
 800036c:	f102 0c14 	add.w	ip, r2, #20
 8000370:	f1c2 020c 	rsb	r2, r2, #12
 8000374:	fa01 f00c 	lsl.w	r0, r1, ip
 8000378:	fa21 f102 	lsr.w	r1, r1, r2
 800037c:	e00c      	b.n	8000398 <__adddf3+0x184>
 800037e:	f102 0214 	add.w	r2, r2, #20
 8000382:	bfd8      	it	le
 8000384:	f1c2 0c20 	rsble	ip, r2, #32
 8000388:	fa01 f102 	lsl.w	r1, r1, r2
 800038c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000390:	bfdc      	itt	le
 8000392:	ea41 010c 	orrle.w	r1, r1, ip
 8000396:	4090      	lslle	r0, r2
 8000398:	1ae4      	subs	r4, r4, r3
 800039a:	bfa2      	ittt	ge
 800039c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003a0:	4329      	orrge	r1, r5
 80003a2:	bd30      	popge	{r4, r5, pc}
 80003a4:	ea6f 0404 	mvn.w	r4, r4
 80003a8:	3c1f      	subs	r4, #31
 80003aa:	da1c      	bge.n	80003e6 <__adddf3+0x1d2>
 80003ac:	340c      	adds	r4, #12
 80003ae:	dc0e      	bgt.n	80003ce <__adddf3+0x1ba>
 80003b0:	f104 0414 	add.w	r4, r4, #20
 80003b4:	f1c4 0220 	rsb	r2, r4, #32
 80003b8:	fa20 f004 	lsr.w	r0, r0, r4
 80003bc:	fa01 f302 	lsl.w	r3, r1, r2
 80003c0:	ea40 0003 	orr.w	r0, r0, r3
 80003c4:	fa21 f304 	lsr.w	r3, r1, r4
 80003c8:	ea45 0103 	orr.w	r1, r5, r3
 80003cc:	bd30      	pop	{r4, r5, pc}
 80003ce:	f1c4 040c 	rsb	r4, r4, #12
 80003d2:	f1c4 0220 	rsb	r2, r4, #32
 80003d6:	fa20 f002 	lsr.w	r0, r0, r2
 80003da:	fa01 f304 	lsl.w	r3, r1, r4
 80003de:	ea40 0003 	orr.w	r0, r0, r3
 80003e2:	4629      	mov	r1, r5
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ea:	4629      	mov	r1, r5
 80003ec:	bd30      	pop	{r4, r5, pc}
 80003ee:	f094 0f00 	teq	r4, #0
 80003f2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003f6:	bf06      	itte	eq
 80003f8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003fc:	3401      	addeq	r4, #1
 80003fe:	3d01      	subne	r5, #1
 8000400:	e74e      	b.n	80002a0 <__adddf3+0x8c>
 8000402:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000406:	bf18      	it	ne
 8000408:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800040c:	d029      	beq.n	8000462 <__adddf3+0x24e>
 800040e:	ea94 0f05 	teq	r4, r5
 8000412:	bf08      	it	eq
 8000414:	ea90 0f02 	teqeq	r0, r2
 8000418:	d005      	beq.n	8000426 <__adddf3+0x212>
 800041a:	ea54 0c00 	orrs.w	ip, r4, r0
 800041e:	bf04      	itt	eq
 8000420:	4619      	moveq	r1, r3
 8000422:	4610      	moveq	r0, r2
 8000424:	bd30      	pop	{r4, r5, pc}
 8000426:	ea91 0f03 	teq	r1, r3
 800042a:	bf1e      	ittt	ne
 800042c:	2100      	movne	r1, #0
 800042e:	2000      	movne	r0, #0
 8000430:	bd30      	popne	{r4, r5, pc}
 8000432:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000436:	d105      	bne.n	8000444 <__adddf3+0x230>
 8000438:	0040      	lsls	r0, r0, #1
 800043a:	4149      	adcs	r1, r1
 800043c:	bf28      	it	cs
 800043e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000442:	bd30      	pop	{r4, r5, pc}
 8000444:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000448:	bf3c      	itt	cc
 800044a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800044e:	bd30      	popcc	{r4, r5, pc}
 8000450:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000454:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000458:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800045c:	f04f 0000 	mov.w	r0, #0
 8000460:	bd30      	pop	{r4, r5, pc}
 8000462:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000466:	bf1a      	itte	ne
 8000468:	4619      	movne	r1, r3
 800046a:	4610      	movne	r0, r2
 800046c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000470:	bf1c      	itt	ne
 8000472:	460b      	movne	r3, r1
 8000474:	4602      	movne	r2, r0
 8000476:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800047a:	bf06      	itte	eq
 800047c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000480:	ea91 0f03 	teqeq	r1, r3
 8000484:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000488:	bd30      	pop	{r4, r5, pc}
 800048a:	bf00      	nop

0800048c <__aeabi_ui2d>:
 800048c:	f090 0f00 	teq	r0, #0
 8000490:	bf04      	itt	eq
 8000492:	2100      	moveq	r1, #0
 8000494:	4770      	bxeq	lr
 8000496:	b530      	push	{r4, r5, lr}
 8000498:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800049c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004a0:	f04f 0500 	mov.w	r5, #0
 80004a4:	f04f 0100 	mov.w	r1, #0
 80004a8:	e750      	b.n	800034c <__adddf3+0x138>
 80004aa:	bf00      	nop

080004ac <__aeabi_i2d>:
 80004ac:	f090 0f00 	teq	r0, #0
 80004b0:	bf04      	itt	eq
 80004b2:	2100      	moveq	r1, #0
 80004b4:	4770      	bxeq	lr
 80004b6:	b530      	push	{r4, r5, lr}
 80004b8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004bc:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004c0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004c4:	bf48      	it	mi
 80004c6:	4240      	negmi	r0, r0
 80004c8:	f04f 0100 	mov.w	r1, #0
 80004cc:	e73e      	b.n	800034c <__adddf3+0x138>
 80004ce:	bf00      	nop

080004d0 <__aeabi_f2d>:
 80004d0:	0042      	lsls	r2, r0, #1
 80004d2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004d6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004da:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004de:	bf1f      	itttt	ne
 80004e0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004e4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004e8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004ec:	4770      	bxne	lr
 80004ee:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004f2:	bf08      	it	eq
 80004f4:	4770      	bxeq	lr
 80004f6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004fa:	bf04      	itt	eq
 80004fc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000500:	4770      	bxeq	lr
 8000502:	b530      	push	{r4, r5, lr}
 8000504:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000510:	e71c      	b.n	800034c <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_ul2d>:
 8000514:	ea50 0201 	orrs.w	r2, r0, r1
 8000518:	bf08      	it	eq
 800051a:	4770      	bxeq	lr
 800051c:	b530      	push	{r4, r5, lr}
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	e00a      	b.n	800053a <__aeabi_l2d+0x16>

08000524 <__aeabi_l2d>:
 8000524:	ea50 0201 	orrs.w	r2, r0, r1
 8000528:	bf08      	it	eq
 800052a:	4770      	bxeq	lr
 800052c:	b530      	push	{r4, r5, lr}
 800052e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000532:	d502      	bpl.n	800053a <__aeabi_l2d+0x16>
 8000534:	4240      	negs	r0, r0
 8000536:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800053a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800053e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000542:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000546:	f43f aed8 	beq.w	80002fa <__adddf3+0xe6>
 800054a:	f04f 0203 	mov.w	r2, #3
 800054e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000552:	bf18      	it	ne
 8000554:	3203      	addne	r2, #3
 8000556:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800055a:	bf18      	it	ne
 800055c:	3203      	addne	r2, #3
 800055e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000562:	f1c2 0320 	rsb	r3, r2, #32
 8000566:	fa00 fc03 	lsl.w	ip, r0, r3
 800056a:	fa20 f002 	lsr.w	r0, r0, r2
 800056e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000572:	ea40 000e 	orr.w	r0, r0, lr
 8000576:	fa21 f102 	lsr.w	r1, r1, r2
 800057a:	4414      	add	r4, r2
 800057c:	e6bd      	b.n	80002fa <__adddf3+0xe6>
 800057e:	bf00      	nop

08000580 <__aeabi_dmul>:
 8000580:	b570      	push	{r4, r5, r6, lr}
 8000582:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000586:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800058a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800058e:	bf1d      	ittte	ne
 8000590:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000594:	ea94 0f0c 	teqne	r4, ip
 8000598:	ea95 0f0c 	teqne	r5, ip
 800059c:	f000 f8de 	bleq	800075c <__aeabi_dmul+0x1dc>
 80005a0:	442c      	add	r4, r5
 80005a2:	ea81 0603 	eor.w	r6, r1, r3
 80005a6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005aa:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005ae:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005b2:	bf18      	it	ne
 80005b4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005bc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005c0:	d038      	beq.n	8000634 <__aeabi_dmul+0xb4>
 80005c2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005ce:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005d2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005d6:	f04f 0600 	mov.w	r6, #0
 80005da:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005de:	f09c 0f00 	teq	ip, #0
 80005e2:	bf18      	it	ne
 80005e4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005e8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005ec:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005f0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005f4:	d204      	bcs.n	8000600 <__aeabi_dmul+0x80>
 80005f6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005fa:	416d      	adcs	r5, r5
 80005fc:	eb46 0606 	adc.w	r6, r6, r6
 8000600:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000604:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000608:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800060c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000610:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000614:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000618:	bf88      	it	hi
 800061a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800061e:	d81e      	bhi.n	800065e <__aeabi_dmul+0xde>
 8000620:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000624:	bf08      	it	eq
 8000626:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800062a:	f150 0000 	adcs.w	r0, r0, #0
 800062e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000632:	bd70      	pop	{r4, r5, r6, pc}
 8000634:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000638:	ea46 0101 	orr.w	r1, r6, r1
 800063c:	ea40 0002 	orr.w	r0, r0, r2
 8000640:	ea81 0103 	eor.w	r1, r1, r3
 8000644:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000648:	bfc2      	ittt	gt
 800064a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800064e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000652:	bd70      	popgt	{r4, r5, r6, pc}
 8000654:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000658:	f04f 0e00 	mov.w	lr, #0
 800065c:	3c01      	subs	r4, #1
 800065e:	f300 80ab 	bgt.w	80007b8 <__aeabi_dmul+0x238>
 8000662:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000666:	bfde      	ittt	le
 8000668:	2000      	movle	r0, #0
 800066a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800066e:	bd70      	pople	{r4, r5, r6, pc}
 8000670:	f1c4 0400 	rsb	r4, r4, #0
 8000674:	3c20      	subs	r4, #32
 8000676:	da35      	bge.n	80006e4 <__aeabi_dmul+0x164>
 8000678:	340c      	adds	r4, #12
 800067a:	dc1b      	bgt.n	80006b4 <__aeabi_dmul+0x134>
 800067c:	f104 0414 	add.w	r4, r4, #20
 8000680:	f1c4 0520 	rsb	r5, r4, #32
 8000684:	fa00 f305 	lsl.w	r3, r0, r5
 8000688:	fa20 f004 	lsr.w	r0, r0, r4
 800068c:	fa01 f205 	lsl.w	r2, r1, r5
 8000690:	ea40 0002 	orr.w	r0, r0, r2
 8000694:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000698:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800069c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006a0:	fa21 f604 	lsr.w	r6, r1, r4
 80006a4:	eb42 0106 	adc.w	r1, r2, r6
 80006a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ac:	bf08      	it	eq
 80006ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f1c4 040c 	rsb	r4, r4, #12
 80006b8:	f1c4 0520 	rsb	r5, r4, #32
 80006bc:	fa00 f304 	lsl.w	r3, r0, r4
 80006c0:	fa20 f005 	lsr.w	r0, r0, r5
 80006c4:	fa01 f204 	lsl.w	r2, r1, r4
 80006c8:	ea40 0002 	orr.w	r0, r0, r2
 80006cc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006d4:	f141 0100 	adc.w	r1, r1, #0
 80006d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006dc:	bf08      	it	eq
 80006de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	f1c4 0520 	rsb	r5, r4, #32
 80006e8:	fa00 f205 	lsl.w	r2, r0, r5
 80006ec:	ea4e 0e02 	orr.w	lr, lr, r2
 80006f0:	fa20 f304 	lsr.w	r3, r0, r4
 80006f4:	fa01 f205 	lsl.w	r2, r1, r5
 80006f8:	ea43 0302 	orr.w	r3, r3, r2
 80006fc:	fa21 f004 	lsr.w	r0, r1, r4
 8000700:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000704:	fa21 f204 	lsr.w	r2, r1, r4
 8000708:	ea20 0002 	bic.w	r0, r0, r2
 800070c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000714:	bf08      	it	eq
 8000716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f094 0f00 	teq	r4, #0
 8000720:	d10f      	bne.n	8000742 <__aeabi_dmul+0x1c2>
 8000722:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000726:	0040      	lsls	r0, r0, #1
 8000728:	eb41 0101 	adc.w	r1, r1, r1
 800072c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000730:	bf08      	it	eq
 8000732:	3c01      	subeq	r4, #1
 8000734:	d0f7      	beq.n	8000726 <__aeabi_dmul+0x1a6>
 8000736:	ea41 0106 	orr.w	r1, r1, r6
 800073a:	f095 0f00 	teq	r5, #0
 800073e:	bf18      	it	ne
 8000740:	4770      	bxne	lr
 8000742:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000746:	0052      	lsls	r2, r2, #1
 8000748:	eb43 0303 	adc.w	r3, r3, r3
 800074c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000750:	bf08      	it	eq
 8000752:	3d01      	subeq	r5, #1
 8000754:	d0f7      	beq.n	8000746 <__aeabi_dmul+0x1c6>
 8000756:	ea43 0306 	orr.w	r3, r3, r6
 800075a:	4770      	bx	lr
 800075c:	ea94 0f0c 	teq	r4, ip
 8000760:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000764:	bf18      	it	ne
 8000766:	ea95 0f0c 	teqne	r5, ip
 800076a:	d00c      	beq.n	8000786 <__aeabi_dmul+0x206>
 800076c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000770:	bf18      	it	ne
 8000772:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000776:	d1d1      	bne.n	800071c <__aeabi_dmul+0x19c>
 8000778:	ea81 0103 	eor.w	r1, r1, r3
 800077c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000780:	f04f 0000 	mov.w	r0, #0
 8000784:	bd70      	pop	{r4, r5, r6, pc}
 8000786:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800078a:	bf06      	itte	eq
 800078c:	4610      	moveq	r0, r2
 800078e:	4619      	moveq	r1, r3
 8000790:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000794:	d019      	beq.n	80007ca <__aeabi_dmul+0x24a>
 8000796:	ea94 0f0c 	teq	r4, ip
 800079a:	d102      	bne.n	80007a2 <__aeabi_dmul+0x222>
 800079c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007a0:	d113      	bne.n	80007ca <__aeabi_dmul+0x24a>
 80007a2:	ea95 0f0c 	teq	r5, ip
 80007a6:	d105      	bne.n	80007b4 <__aeabi_dmul+0x234>
 80007a8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007ac:	bf1c      	itt	ne
 80007ae:	4610      	movne	r0, r2
 80007b0:	4619      	movne	r1, r3
 80007b2:	d10a      	bne.n	80007ca <__aeabi_dmul+0x24a>
 80007b4:	ea81 0103 	eor.w	r1, r1, r3
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007c0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007c4:	f04f 0000 	mov.w	r0, #0
 80007c8:	bd70      	pop	{r4, r5, r6, pc}
 80007ca:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007ce:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007d2:	bd70      	pop	{r4, r5, r6, pc}

080007d4 <__aeabi_ddiv>:
 80007d4:	b570      	push	{r4, r5, r6, lr}
 80007d6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007da:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007de:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007e2:	bf1d      	ittte	ne
 80007e4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007e8:	ea94 0f0c 	teqne	r4, ip
 80007ec:	ea95 0f0c 	teqne	r5, ip
 80007f0:	f000 f8a7 	bleq	8000942 <__aeabi_ddiv+0x16e>
 80007f4:	eba4 0405 	sub.w	r4, r4, r5
 80007f8:	ea81 0e03 	eor.w	lr, r1, r3
 80007fc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000800:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000804:	f000 8088 	beq.w	8000918 <__aeabi_ddiv+0x144>
 8000808:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800080c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000810:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000814:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000818:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800081c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000820:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000824:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000828:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800082c:	429d      	cmp	r5, r3
 800082e:	bf08      	it	eq
 8000830:	4296      	cmpeq	r6, r2
 8000832:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000836:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800083a:	d202      	bcs.n	8000842 <__aeabi_ddiv+0x6e>
 800083c:	085b      	lsrs	r3, r3, #1
 800083e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000842:	1ab6      	subs	r6, r6, r2
 8000844:	eb65 0503 	sbc.w	r5, r5, r3
 8000848:	085b      	lsrs	r3, r3, #1
 800084a:	ea4f 0232 	mov.w	r2, r2, rrx
 800084e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000852:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 000c 	orrcs.w	r0, r0, ip
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000880:	085b      	lsrs	r3, r3, #1
 8000882:	ea4f 0232 	mov.w	r2, r2, rrx
 8000886:	ebb6 0e02 	subs.w	lr, r6, r2
 800088a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800088e:	bf22      	ittt	cs
 8000890:	1ab6      	subcs	r6, r6, r2
 8000892:	4675      	movcs	r5, lr
 8000894:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000898:	085b      	lsrs	r3, r3, #1
 800089a:	ea4f 0232 	mov.w	r2, r2, rrx
 800089e:	ebb6 0e02 	subs.w	lr, r6, r2
 80008a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008a6:	bf22      	ittt	cs
 80008a8:	1ab6      	subcs	r6, r6, r2
 80008aa:	4675      	movcs	r5, lr
 80008ac:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008b0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008b4:	d018      	beq.n	80008e8 <__aeabi_ddiv+0x114>
 80008b6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ba:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008be:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008c2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008c6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008ca:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008ce:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008d2:	d1c0      	bne.n	8000856 <__aeabi_ddiv+0x82>
 80008d4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008d8:	d10b      	bne.n	80008f2 <__aeabi_ddiv+0x11e>
 80008da:	ea41 0100 	orr.w	r1, r1, r0
 80008de:	f04f 0000 	mov.w	r0, #0
 80008e2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008e6:	e7b6      	b.n	8000856 <__aeabi_ddiv+0x82>
 80008e8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008ec:	bf04      	itt	eq
 80008ee:	4301      	orreq	r1, r0
 80008f0:	2000      	moveq	r0, #0
 80008f2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008f6:	bf88      	it	hi
 80008f8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008fc:	f63f aeaf 	bhi.w	800065e <__aeabi_dmul+0xde>
 8000900:	ebb5 0c03 	subs.w	ip, r5, r3
 8000904:	bf04      	itt	eq
 8000906:	ebb6 0c02 	subseq.w	ip, r6, r2
 800090a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800090e:	f150 0000 	adcs.w	r0, r0, #0
 8000912:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000916:	bd70      	pop	{r4, r5, r6, pc}
 8000918:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800091c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000920:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000924:	bfc2      	ittt	gt
 8000926:	ebd4 050c 	rsbsgt	r5, r4, ip
 800092a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800092e:	bd70      	popgt	{r4, r5, r6, pc}
 8000930:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000934:	f04f 0e00 	mov.w	lr, #0
 8000938:	3c01      	subs	r4, #1
 800093a:	e690      	b.n	800065e <__aeabi_dmul+0xde>
 800093c:	ea45 0e06 	orr.w	lr, r5, r6
 8000940:	e68d      	b.n	800065e <__aeabi_dmul+0xde>
 8000942:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000946:	ea94 0f0c 	teq	r4, ip
 800094a:	bf08      	it	eq
 800094c:	ea95 0f0c 	teqeq	r5, ip
 8000950:	f43f af3b 	beq.w	80007ca <__aeabi_dmul+0x24a>
 8000954:	ea94 0f0c 	teq	r4, ip
 8000958:	d10a      	bne.n	8000970 <__aeabi_ddiv+0x19c>
 800095a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800095e:	f47f af34 	bne.w	80007ca <__aeabi_dmul+0x24a>
 8000962:	ea95 0f0c 	teq	r5, ip
 8000966:	f47f af25 	bne.w	80007b4 <__aeabi_dmul+0x234>
 800096a:	4610      	mov	r0, r2
 800096c:	4619      	mov	r1, r3
 800096e:	e72c      	b.n	80007ca <__aeabi_dmul+0x24a>
 8000970:	ea95 0f0c 	teq	r5, ip
 8000974:	d106      	bne.n	8000984 <__aeabi_ddiv+0x1b0>
 8000976:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800097a:	f43f aefd 	beq.w	8000778 <__aeabi_dmul+0x1f8>
 800097e:	4610      	mov	r0, r2
 8000980:	4619      	mov	r1, r3
 8000982:	e722      	b.n	80007ca <__aeabi_dmul+0x24a>
 8000984:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000988:	bf18      	it	ne
 800098a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800098e:	f47f aec5 	bne.w	800071c <__aeabi_dmul+0x19c>
 8000992:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000996:	f47f af0d 	bne.w	80007b4 <__aeabi_dmul+0x234>
 800099a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800099e:	f47f aeeb 	bne.w	8000778 <__aeabi_dmul+0x1f8>
 80009a2:	e712      	b.n	80007ca <__aeabi_dmul+0x24a>

080009a4 <__gedf2>:
 80009a4:	f04f 3cff 	mov.w	ip, #4294967295
 80009a8:	e006      	b.n	80009b8 <__cmpdf2+0x4>
 80009aa:	bf00      	nop

080009ac <__ledf2>:
 80009ac:	f04f 0c01 	mov.w	ip, #1
 80009b0:	e002      	b.n	80009b8 <__cmpdf2+0x4>
 80009b2:	bf00      	nop

080009b4 <__cmpdf2>:
 80009b4:	f04f 0c01 	mov.w	ip, #1
 80009b8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009bc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009c0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009c4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009c8:	bf18      	it	ne
 80009ca:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009ce:	d01b      	beq.n	8000a08 <__cmpdf2+0x54>
 80009d0:	b001      	add	sp, #4
 80009d2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009d6:	bf0c      	ite	eq
 80009d8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009dc:	ea91 0f03 	teqne	r1, r3
 80009e0:	bf02      	ittt	eq
 80009e2:	ea90 0f02 	teqeq	r0, r2
 80009e6:	2000      	moveq	r0, #0
 80009e8:	4770      	bxeq	lr
 80009ea:	f110 0f00 	cmn.w	r0, #0
 80009ee:	ea91 0f03 	teq	r1, r3
 80009f2:	bf58      	it	pl
 80009f4:	4299      	cmppl	r1, r3
 80009f6:	bf08      	it	eq
 80009f8:	4290      	cmpeq	r0, r2
 80009fa:	bf2c      	ite	cs
 80009fc:	17d8      	asrcs	r0, r3, #31
 80009fe:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a02:	f040 0001 	orr.w	r0, r0, #1
 8000a06:	4770      	bx	lr
 8000a08:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a0c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a10:	d102      	bne.n	8000a18 <__cmpdf2+0x64>
 8000a12:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a16:	d107      	bne.n	8000a28 <__cmpdf2+0x74>
 8000a18:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a1c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a20:	d1d6      	bne.n	80009d0 <__cmpdf2+0x1c>
 8000a22:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a26:	d0d3      	beq.n	80009d0 <__cmpdf2+0x1c>
 8000a28:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a2c:	4770      	bx	lr
 8000a2e:	bf00      	nop

08000a30 <__aeabi_cdrcmple>:
 8000a30:	4684      	mov	ip, r0
 8000a32:	4610      	mov	r0, r2
 8000a34:	4662      	mov	r2, ip
 8000a36:	468c      	mov	ip, r1
 8000a38:	4619      	mov	r1, r3
 8000a3a:	4663      	mov	r3, ip
 8000a3c:	e000      	b.n	8000a40 <__aeabi_cdcmpeq>
 8000a3e:	bf00      	nop

08000a40 <__aeabi_cdcmpeq>:
 8000a40:	b501      	push	{r0, lr}
 8000a42:	f7ff ffb7 	bl	80009b4 <__cmpdf2>
 8000a46:	2800      	cmp	r0, #0
 8000a48:	bf48      	it	mi
 8000a4a:	f110 0f00 	cmnmi.w	r0, #0
 8000a4e:	bd01      	pop	{r0, pc}

08000a50 <__aeabi_dcmpeq>:
 8000a50:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a54:	f7ff fff4 	bl	8000a40 <__aeabi_cdcmpeq>
 8000a58:	bf0c      	ite	eq
 8000a5a:	2001      	moveq	r0, #1
 8000a5c:	2000      	movne	r0, #0
 8000a5e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a62:	bf00      	nop

08000a64 <__aeabi_dcmplt>:
 8000a64:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a68:	f7ff ffea 	bl	8000a40 <__aeabi_cdcmpeq>
 8000a6c:	bf34      	ite	cc
 8000a6e:	2001      	movcc	r0, #1
 8000a70:	2000      	movcs	r0, #0
 8000a72:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a76:	bf00      	nop

08000a78 <__aeabi_dcmple>:
 8000a78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a7c:	f7ff ffe0 	bl	8000a40 <__aeabi_cdcmpeq>
 8000a80:	bf94      	ite	ls
 8000a82:	2001      	movls	r0, #1
 8000a84:	2000      	movhi	r0, #0
 8000a86:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a8a:	bf00      	nop

08000a8c <__aeabi_dcmpge>:
 8000a8c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a90:	f7ff ffce 	bl	8000a30 <__aeabi_cdrcmple>
 8000a94:	bf94      	ite	ls
 8000a96:	2001      	movls	r0, #1
 8000a98:	2000      	movhi	r0, #0
 8000a9a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9e:	bf00      	nop

08000aa0 <__aeabi_dcmpgt>:
 8000aa0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa4:	f7ff ffc4 	bl	8000a30 <__aeabi_cdrcmple>
 8000aa8:	bf34      	ite	cc
 8000aaa:	2001      	movcc	r0, #1
 8000aac:	2000      	movcs	r0, #0
 8000aae:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ab2:	bf00      	nop

08000ab4 <__aeabi_d2iz>:
 8000ab4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ab8:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000abc:	d215      	bcs.n	8000aea <__aeabi_d2iz+0x36>
 8000abe:	d511      	bpl.n	8000ae4 <__aeabi_d2iz+0x30>
 8000ac0:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ac4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ac8:	d912      	bls.n	8000af0 <__aeabi_d2iz+0x3c>
 8000aca:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ace:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ad2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ad6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000ada:	fa23 f002 	lsr.w	r0, r3, r2
 8000ade:	bf18      	it	ne
 8000ae0:	4240      	negne	r0, r0
 8000ae2:	4770      	bx	lr
 8000ae4:	f04f 0000 	mov.w	r0, #0
 8000ae8:	4770      	bx	lr
 8000aea:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aee:	d105      	bne.n	8000afc <__aeabi_d2iz+0x48>
 8000af0:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000af4:	bf08      	it	eq
 8000af6:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000afa:	4770      	bx	lr
 8000afc:	f04f 0000 	mov.w	r0, #0
 8000b00:	4770      	bx	lr
 8000b02:	bf00      	nop

08000b04 <__aeabi_d2uiz>:
 8000b04:	004a      	lsls	r2, r1, #1
 8000b06:	d211      	bcs.n	8000b2c <__aeabi_d2uiz+0x28>
 8000b08:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b0c:	d211      	bcs.n	8000b32 <__aeabi_d2uiz+0x2e>
 8000b0e:	d50d      	bpl.n	8000b2c <__aeabi_d2uiz+0x28>
 8000b10:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b14:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b18:	d40e      	bmi.n	8000b38 <__aeabi_d2uiz+0x34>
 8000b1a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b1e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b22:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b26:	fa23 f002 	lsr.w	r0, r3, r2
 8000b2a:	4770      	bx	lr
 8000b2c:	f04f 0000 	mov.w	r0, #0
 8000b30:	4770      	bx	lr
 8000b32:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b36:	d102      	bne.n	8000b3e <__aeabi_d2uiz+0x3a>
 8000b38:	f04f 30ff 	mov.w	r0, #4294967295
 8000b3c:	4770      	bx	lr
 8000b3e:	f04f 0000 	mov.w	r0, #0
 8000b42:	4770      	bx	lr

08000b44 <__aeabi_uldivmod>:
 8000b44:	b953      	cbnz	r3, 8000b5c <__aeabi_uldivmod+0x18>
 8000b46:	b94a      	cbnz	r2, 8000b5c <__aeabi_uldivmod+0x18>
 8000b48:	2900      	cmp	r1, #0
 8000b4a:	bf08      	it	eq
 8000b4c:	2800      	cmpeq	r0, #0
 8000b4e:	bf1c      	itt	ne
 8000b50:	f04f 31ff 	movne.w	r1, #4294967295
 8000b54:	f04f 30ff 	movne.w	r0, #4294967295
 8000b58:	f000 b972 	b.w	8000e40 <__aeabi_idiv0>
 8000b5c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b60:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b64:	f000 f806 	bl	8000b74 <__udivmoddi4>
 8000b68:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b6c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b70:	b004      	add	sp, #16
 8000b72:	4770      	bx	lr

08000b74 <__udivmoddi4>:
 8000b74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b78:	9e08      	ldr	r6, [sp, #32]
 8000b7a:	4604      	mov	r4, r0
 8000b7c:	4688      	mov	r8, r1
 8000b7e:	2b00      	cmp	r3, #0
 8000b80:	d14b      	bne.n	8000c1a <__udivmoddi4+0xa6>
 8000b82:	428a      	cmp	r2, r1
 8000b84:	4615      	mov	r5, r2
 8000b86:	d967      	bls.n	8000c58 <__udivmoddi4+0xe4>
 8000b88:	fab2 f282 	clz	r2, r2
 8000b8c:	b14a      	cbz	r2, 8000ba2 <__udivmoddi4+0x2e>
 8000b8e:	f1c2 0720 	rsb	r7, r2, #32
 8000b92:	fa01 f302 	lsl.w	r3, r1, r2
 8000b96:	fa20 f707 	lsr.w	r7, r0, r7
 8000b9a:	4095      	lsls	r5, r2
 8000b9c:	ea47 0803 	orr.w	r8, r7, r3
 8000ba0:	4094      	lsls	r4, r2
 8000ba2:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000ba6:	0c23      	lsrs	r3, r4, #16
 8000ba8:	fbb8 f7fe 	udiv	r7, r8, lr
 8000bac:	fa1f fc85 	uxth.w	ip, r5
 8000bb0:	fb0e 8817 	mls	r8, lr, r7, r8
 8000bb4:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000bb8:	fb07 f10c 	mul.w	r1, r7, ip
 8000bbc:	4299      	cmp	r1, r3
 8000bbe:	d909      	bls.n	8000bd4 <__udivmoddi4+0x60>
 8000bc0:	18eb      	adds	r3, r5, r3
 8000bc2:	f107 30ff 	add.w	r0, r7, #4294967295
 8000bc6:	f080 811b 	bcs.w	8000e00 <__udivmoddi4+0x28c>
 8000bca:	4299      	cmp	r1, r3
 8000bcc:	f240 8118 	bls.w	8000e00 <__udivmoddi4+0x28c>
 8000bd0:	3f02      	subs	r7, #2
 8000bd2:	442b      	add	r3, r5
 8000bd4:	1a5b      	subs	r3, r3, r1
 8000bd6:	b2a4      	uxth	r4, r4
 8000bd8:	fbb3 f0fe 	udiv	r0, r3, lr
 8000bdc:	fb0e 3310 	mls	r3, lr, r0, r3
 8000be0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000be4:	fb00 fc0c 	mul.w	ip, r0, ip
 8000be8:	45a4      	cmp	ip, r4
 8000bea:	d909      	bls.n	8000c00 <__udivmoddi4+0x8c>
 8000bec:	192c      	adds	r4, r5, r4
 8000bee:	f100 33ff 	add.w	r3, r0, #4294967295
 8000bf2:	f080 8107 	bcs.w	8000e04 <__udivmoddi4+0x290>
 8000bf6:	45a4      	cmp	ip, r4
 8000bf8:	f240 8104 	bls.w	8000e04 <__udivmoddi4+0x290>
 8000bfc:	3802      	subs	r0, #2
 8000bfe:	442c      	add	r4, r5
 8000c00:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000c04:	eba4 040c 	sub.w	r4, r4, ip
 8000c08:	2700      	movs	r7, #0
 8000c0a:	b11e      	cbz	r6, 8000c14 <__udivmoddi4+0xa0>
 8000c0c:	40d4      	lsrs	r4, r2
 8000c0e:	2300      	movs	r3, #0
 8000c10:	e9c6 4300 	strd	r4, r3, [r6]
 8000c14:	4639      	mov	r1, r7
 8000c16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c1a:	428b      	cmp	r3, r1
 8000c1c:	d909      	bls.n	8000c32 <__udivmoddi4+0xbe>
 8000c1e:	2e00      	cmp	r6, #0
 8000c20:	f000 80eb 	beq.w	8000dfa <__udivmoddi4+0x286>
 8000c24:	2700      	movs	r7, #0
 8000c26:	e9c6 0100 	strd	r0, r1, [r6]
 8000c2a:	4638      	mov	r0, r7
 8000c2c:	4639      	mov	r1, r7
 8000c2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c32:	fab3 f783 	clz	r7, r3
 8000c36:	2f00      	cmp	r7, #0
 8000c38:	d147      	bne.n	8000cca <__udivmoddi4+0x156>
 8000c3a:	428b      	cmp	r3, r1
 8000c3c:	d302      	bcc.n	8000c44 <__udivmoddi4+0xd0>
 8000c3e:	4282      	cmp	r2, r0
 8000c40:	f200 80fa 	bhi.w	8000e38 <__udivmoddi4+0x2c4>
 8000c44:	1a84      	subs	r4, r0, r2
 8000c46:	eb61 0303 	sbc.w	r3, r1, r3
 8000c4a:	2001      	movs	r0, #1
 8000c4c:	4698      	mov	r8, r3
 8000c4e:	2e00      	cmp	r6, #0
 8000c50:	d0e0      	beq.n	8000c14 <__udivmoddi4+0xa0>
 8000c52:	e9c6 4800 	strd	r4, r8, [r6]
 8000c56:	e7dd      	b.n	8000c14 <__udivmoddi4+0xa0>
 8000c58:	b902      	cbnz	r2, 8000c5c <__udivmoddi4+0xe8>
 8000c5a:	deff      	udf	#255	; 0xff
 8000c5c:	fab2 f282 	clz	r2, r2
 8000c60:	2a00      	cmp	r2, #0
 8000c62:	f040 808f 	bne.w	8000d84 <__udivmoddi4+0x210>
 8000c66:	1b49      	subs	r1, r1, r5
 8000c68:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000c6c:	fa1f f885 	uxth.w	r8, r5
 8000c70:	2701      	movs	r7, #1
 8000c72:	fbb1 fcfe 	udiv	ip, r1, lr
 8000c76:	0c23      	lsrs	r3, r4, #16
 8000c78:	fb0e 111c 	mls	r1, lr, ip, r1
 8000c7c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c80:	fb08 f10c 	mul.w	r1, r8, ip
 8000c84:	4299      	cmp	r1, r3
 8000c86:	d907      	bls.n	8000c98 <__udivmoddi4+0x124>
 8000c88:	18eb      	adds	r3, r5, r3
 8000c8a:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000c8e:	d202      	bcs.n	8000c96 <__udivmoddi4+0x122>
 8000c90:	4299      	cmp	r1, r3
 8000c92:	f200 80cd 	bhi.w	8000e30 <__udivmoddi4+0x2bc>
 8000c96:	4684      	mov	ip, r0
 8000c98:	1a59      	subs	r1, r3, r1
 8000c9a:	b2a3      	uxth	r3, r4
 8000c9c:	fbb1 f0fe 	udiv	r0, r1, lr
 8000ca0:	fb0e 1410 	mls	r4, lr, r0, r1
 8000ca4:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000ca8:	fb08 f800 	mul.w	r8, r8, r0
 8000cac:	45a0      	cmp	r8, r4
 8000cae:	d907      	bls.n	8000cc0 <__udivmoddi4+0x14c>
 8000cb0:	192c      	adds	r4, r5, r4
 8000cb2:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cb6:	d202      	bcs.n	8000cbe <__udivmoddi4+0x14a>
 8000cb8:	45a0      	cmp	r8, r4
 8000cba:	f200 80b6 	bhi.w	8000e2a <__udivmoddi4+0x2b6>
 8000cbe:	4618      	mov	r0, r3
 8000cc0:	eba4 0408 	sub.w	r4, r4, r8
 8000cc4:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000cc8:	e79f      	b.n	8000c0a <__udivmoddi4+0x96>
 8000cca:	f1c7 0c20 	rsb	ip, r7, #32
 8000cce:	40bb      	lsls	r3, r7
 8000cd0:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000cd4:	ea4e 0e03 	orr.w	lr, lr, r3
 8000cd8:	fa01 f407 	lsl.w	r4, r1, r7
 8000cdc:	fa20 f50c 	lsr.w	r5, r0, ip
 8000ce0:	fa21 f30c 	lsr.w	r3, r1, ip
 8000ce4:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000ce8:	4325      	orrs	r5, r4
 8000cea:	fbb3 f9f8 	udiv	r9, r3, r8
 8000cee:	0c2c      	lsrs	r4, r5, #16
 8000cf0:	fb08 3319 	mls	r3, r8, r9, r3
 8000cf4:	fa1f fa8e 	uxth.w	sl, lr
 8000cf8:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000cfc:	fb09 f40a 	mul.w	r4, r9, sl
 8000d00:	429c      	cmp	r4, r3
 8000d02:	fa02 f207 	lsl.w	r2, r2, r7
 8000d06:	fa00 f107 	lsl.w	r1, r0, r7
 8000d0a:	d90b      	bls.n	8000d24 <__udivmoddi4+0x1b0>
 8000d0c:	eb1e 0303 	adds.w	r3, lr, r3
 8000d10:	f109 30ff 	add.w	r0, r9, #4294967295
 8000d14:	f080 8087 	bcs.w	8000e26 <__udivmoddi4+0x2b2>
 8000d18:	429c      	cmp	r4, r3
 8000d1a:	f240 8084 	bls.w	8000e26 <__udivmoddi4+0x2b2>
 8000d1e:	f1a9 0902 	sub.w	r9, r9, #2
 8000d22:	4473      	add	r3, lr
 8000d24:	1b1b      	subs	r3, r3, r4
 8000d26:	b2ad      	uxth	r5, r5
 8000d28:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d2c:	fb08 3310 	mls	r3, r8, r0, r3
 8000d30:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000d34:	fb00 fa0a 	mul.w	sl, r0, sl
 8000d38:	45a2      	cmp	sl, r4
 8000d3a:	d908      	bls.n	8000d4e <__udivmoddi4+0x1da>
 8000d3c:	eb1e 0404 	adds.w	r4, lr, r4
 8000d40:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d44:	d26b      	bcs.n	8000e1e <__udivmoddi4+0x2aa>
 8000d46:	45a2      	cmp	sl, r4
 8000d48:	d969      	bls.n	8000e1e <__udivmoddi4+0x2aa>
 8000d4a:	3802      	subs	r0, #2
 8000d4c:	4474      	add	r4, lr
 8000d4e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000d52:	fba0 8902 	umull	r8, r9, r0, r2
 8000d56:	eba4 040a 	sub.w	r4, r4, sl
 8000d5a:	454c      	cmp	r4, r9
 8000d5c:	46c2      	mov	sl, r8
 8000d5e:	464b      	mov	r3, r9
 8000d60:	d354      	bcc.n	8000e0c <__udivmoddi4+0x298>
 8000d62:	d051      	beq.n	8000e08 <__udivmoddi4+0x294>
 8000d64:	2e00      	cmp	r6, #0
 8000d66:	d069      	beq.n	8000e3c <__udivmoddi4+0x2c8>
 8000d68:	ebb1 050a 	subs.w	r5, r1, sl
 8000d6c:	eb64 0403 	sbc.w	r4, r4, r3
 8000d70:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000d74:	40fd      	lsrs	r5, r7
 8000d76:	40fc      	lsrs	r4, r7
 8000d78:	ea4c 0505 	orr.w	r5, ip, r5
 8000d7c:	e9c6 5400 	strd	r5, r4, [r6]
 8000d80:	2700      	movs	r7, #0
 8000d82:	e747      	b.n	8000c14 <__udivmoddi4+0xa0>
 8000d84:	f1c2 0320 	rsb	r3, r2, #32
 8000d88:	fa20 f703 	lsr.w	r7, r0, r3
 8000d8c:	4095      	lsls	r5, r2
 8000d8e:	fa01 f002 	lsl.w	r0, r1, r2
 8000d92:	fa21 f303 	lsr.w	r3, r1, r3
 8000d96:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000d9a:	4338      	orrs	r0, r7
 8000d9c:	0c01      	lsrs	r1, r0, #16
 8000d9e:	fbb3 f7fe 	udiv	r7, r3, lr
 8000da2:	fa1f f885 	uxth.w	r8, r5
 8000da6:	fb0e 3317 	mls	r3, lr, r7, r3
 8000daa:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000dae:	fb07 f308 	mul.w	r3, r7, r8
 8000db2:	428b      	cmp	r3, r1
 8000db4:	fa04 f402 	lsl.w	r4, r4, r2
 8000db8:	d907      	bls.n	8000dca <__udivmoddi4+0x256>
 8000dba:	1869      	adds	r1, r5, r1
 8000dbc:	f107 3cff 	add.w	ip, r7, #4294967295
 8000dc0:	d22f      	bcs.n	8000e22 <__udivmoddi4+0x2ae>
 8000dc2:	428b      	cmp	r3, r1
 8000dc4:	d92d      	bls.n	8000e22 <__udivmoddi4+0x2ae>
 8000dc6:	3f02      	subs	r7, #2
 8000dc8:	4429      	add	r1, r5
 8000dca:	1acb      	subs	r3, r1, r3
 8000dcc:	b281      	uxth	r1, r0
 8000dce:	fbb3 f0fe 	udiv	r0, r3, lr
 8000dd2:	fb0e 3310 	mls	r3, lr, r0, r3
 8000dd6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000dda:	fb00 f308 	mul.w	r3, r0, r8
 8000dde:	428b      	cmp	r3, r1
 8000de0:	d907      	bls.n	8000df2 <__udivmoddi4+0x27e>
 8000de2:	1869      	adds	r1, r5, r1
 8000de4:	f100 3cff 	add.w	ip, r0, #4294967295
 8000de8:	d217      	bcs.n	8000e1a <__udivmoddi4+0x2a6>
 8000dea:	428b      	cmp	r3, r1
 8000dec:	d915      	bls.n	8000e1a <__udivmoddi4+0x2a6>
 8000dee:	3802      	subs	r0, #2
 8000df0:	4429      	add	r1, r5
 8000df2:	1ac9      	subs	r1, r1, r3
 8000df4:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000df8:	e73b      	b.n	8000c72 <__udivmoddi4+0xfe>
 8000dfa:	4637      	mov	r7, r6
 8000dfc:	4630      	mov	r0, r6
 8000dfe:	e709      	b.n	8000c14 <__udivmoddi4+0xa0>
 8000e00:	4607      	mov	r7, r0
 8000e02:	e6e7      	b.n	8000bd4 <__udivmoddi4+0x60>
 8000e04:	4618      	mov	r0, r3
 8000e06:	e6fb      	b.n	8000c00 <__udivmoddi4+0x8c>
 8000e08:	4541      	cmp	r1, r8
 8000e0a:	d2ab      	bcs.n	8000d64 <__udivmoddi4+0x1f0>
 8000e0c:	ebb8 0a02 	subs.w	sl, r8, r2
 8000e10:	eb69 020e 	sbc.w	r2, r9, lr
 8000e14:	3801      	subs	r0, #1
 8000e16:	4613      	mov	r3, r2
 8000e18:	e7a4      	b.n	8000d64 <__udivmoddi4+0x1f0>
 8000e1a:	4660      	mov	r0, ip
 8000e1c:	e7e9      	b.n	8000df2 <__udivmoddi4+0x27e>
 8000e1e:	4618      	mov	r0, r3
 8000e20:	e795      	b.n	8000d4e <__udivmoddi4+0x1da>
 8000e22:	4667      	mov	r7, ip
 8000e24:	e7d1      	b.n	8000dca <__udivmoddi4+0x256>
 8000e26:	4681      	mov	r9, r0
 8000e28:	e77c      	b.n	8000d24 <__udivmoddi4+0x1b0>
 8000e2a:	3802      	subs	r0, #2
 8000e2c:	442c      	add	r4, r5
 8000e2e:	e747      	b.n	8000cc0 <__udivmoddi4+0x14c>
 8000e30:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e34:	442b      	add	r3, r5
 8000e36:	e72f      	b.n	8000c98 <__udivmoddi4+0x124>
 8000e38:	4638      	mov	r0, r7
 8000e3a:	e708      	b.n	8000c4e <__udivmoddi4+0xda>
 8000e3c:	4637      	mov	r7, r6
 8000e3e:	e6e9      	b.n	8000c14 <__udivmoddi4+0xa0>

08000e40 <__aeabi_idiv0>:
 8000e40:	4770      	bx	lr
 8000e42:	bf00      	nop
 8000e44:	0000      	movs	r0, r0
	...

08000e48 <get_sineval>:

uint32_t lowFrequency[LOWF];
uint32_t highFrequency[HIGHF];

//does conversion
void get_sineval(){
 8000e48:	b590      	push	{r4, r7, lr}
 8000e4a:	b083      	sub	sp, #12
 8000e4c:	af00      	add	r7, sp, #0
	for (int i=0;i<100;i++){
 8000e4e:	2300      	movs	r3, #0
 8000e50:	607b      	str	r3, [r7, #4]
 8000e52:	e03a      	b.n	8000eca <get_sineval+0x82>
		//formula in DAC Document
		sine_val[i] = ((sin(i*2*PI/100)+1)*(4096/2));
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	005b      	lsls	r3, r3, #1
 8000e58:	4618      	mov	r0, r3
 8000e5a:	f7ff fb27 	bl	80004ac <__aeabi_i2d>
 8000e5e:	a322      	add	r3, pc, #136	; (adr r3, 8000ee8 <get_sineval+0xa0>)
 8000e60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000e64:	f7ff fb8c 	bl	8000580 <__aeabi_dmul>
 8000e68:	4603      	mov	r3, r0
 8000e6a:	460c      	mov	r4, r1
 8000e6c:	4618      	mov	r0, r3
 8000e6e:	4621      	mov	r1, r4
 8000e70:	f04f 0200 	mov.w	r2, #0
 8000e74:	4b18      	ldr	r3, [pc, #96]	; (8000ed8 <get_sineval+0x90>)
 8000e76:	f7ff fcad 	bl	80007d4 <__aeabi_ddiv>
 8000e7a:	4603      	mov	r3, r0
 8000e7c:	460c      	mov	r4, r1
 8000e7e:	ec44 3b17 	vmov	d7, r3, r4
 8000e82:	eeb0 0a47 	vmov.f32	s0, s14
 8000e86:	eef0 0a67 	vmov.f32	s1, s15
 8000e8a:	f002 fd29 	bl	80038e0 <sin>
 8000e8e:	ec51 0b10 	vmov	r0, r1, d0
 8000e92:	f04f 0200 	mov.w	r2, #0
 8000e96:	4b11      	ldr	r3, [pc, #68]	; (8000edc <get_sineval+0x94>)
 8000e98:	f7ff f9bc 	bl	8000214 <__adddf3>
 8000e9c:	4603      	mov	r3, r0
 8000e9e:	460c      	mov	r4, r1
 8000ea0:	4618      	mov	r0, r3
 8000ea2:	4621      	mov	r1, r4
 8000ea4:	f04f 0200 	mov.w	r2, #0
 8000ea8:	4b0d      	ldr	r3, [pc, #52]	; (8000ee0 <get_sineval+0x98>)
 8000eaa:	f7ff fb69 	bl	8000580 <__aeabi_dmul>
 8000eae:	4603      	mov	r3, r0
 8000eb0:	460c      	mov	r4, r1
 8000eb2:	4618      	mov	r0, r3
 8000eb4:	4621      	mov	r1, r4
 8000eb6:	f7ff fe25 	bl	8000b04 <__aeabi_d2uiz>
 8000eba:	4601      	mov	r1, r0
 8000ebc:	4a09      	ldr	r2, [pc, #36]	; (8000ee4 <get_sineval+0x9c>)
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for (int i=0;i<100;i++){
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	3301      	adds	r3, #1
 8000ec8:	607b      	str	r3, [r7, #4]
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	2b63      	cmp	r3, #99	; 0x63
 8000ece:	ddc1      	ble.n	8000e54 <get_sineval+0xc>
	}
}
 8000ed0:	bf00      	nop
 8000ed2:	370c      	adds	r7, #12
 8000ed4:	46bd      	mov	sp, r7
 8000ed6:	bd90      	pop	{r4, r7, pc}
 8000ed8:	40590000 	.word	0x40590000
 8000edc:	3ff00000 	.word	0x3ff00000
 8000ee0:	40a00000 	.word	0x40a00000
 8000ee4:	200002c0 	.word	0x200002c0
 8000ee8:	4d12d84a 	.word	0x4d12d84a
 8000eec:	400921fb 	.word	0x400921fb

08000ef0 <edit_sineval>:

void edit_sineval(uint32_t *sinArray,int arraySize){
 8000ef0:	b5b0      	push	{r4, r5, r7, lr}
 8000ef2:	b084      	sub	sp, #16
 8000ef4:	af00      	add	r7, sp, #0
 8000ef6:	6078      	str	r0, [r7, #4]
 8000ef8:	6039      	str	r1, [r7, #0]
	for (int i=0;i<arraySize;i++){
 8000efa:	2300      	movs	r3, #0
 8000efc:	60fb      	str	r3, [r7, #12]
 8000efe:	e03f      	b.n	8000f80 <edit_sineval+0x90>
		//formula in DAC Document
		sinArray[i] = ((sin(i*2*PI/arraySize)+1.1)*(4096/4));
 8000f00:	68fb      	ldr	r3, [r7, #12]
 8000f02:	005b      	lsls	r3, r3, #1
 8000f04:	4618      	mov	r0, r3
 8000f06:	f7ff fad1 	bl	80004ac <__aeabi_i2d>
 8000f0a:	a322      	add	r3, pc, #136	; (adr r3, 8000f94 <edit_sineval+0xa4>)
 8000f0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f10:	f7ff fb36 	bl	8000580 <__aeabi_dmul>
 8000f14:	4603      	mov	r3, r0
 8000f16:	460c      	mov	r4, r1
 8000f18:	4625      	mov	r5, r4
 8000f1a:	461c      	mov	r4, r3
 8000f1c:	6838      	ldr	r0, [r7, #0]
 8000f1e:	f7ff fac5 	bl	80004ac <__aeabi_i2d>
 8000f22:	4602      	mov	r2, r0
 8000f24:	460b      	mov	r3, r1
 8000f26:	4620      	mov	r0, r4
 8000f28:	4629      	mov	r1, r5
 8000f2a:	f7ff fc53 	bl	80007d4 <__aeabi_ddiv>
 8000f2e:	4603      	mov	r3, r0
 8000f30:	460c      	mov	r4, r1
 8000f32:	ec44 3b17 	vmov	d7, r3, r4
 8000f36:	eeb0 0a47 	vmov.f32	s0, s14
 8000f3a:	eef0 0a67 	vmov.f32	s1, s15
 8000f3e:	f002 fccf 	bl	80038e0 <sin>
 8000f42:	ec51 0b10 	vmov	r0, r1, d0
 8000f46:	a315      	add	r3, pc, #84	; (adr r3, 8000f9c <edit_sineval+0xac>)
 8000f48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f4c:	f7ff f962 	bl	8000214 <__adddf3>
 8000f50:	4603      	mov	r3, r0
 8000f52:	460c      	mov	r4, r1
 8000f54:	4618      	mov	r0, r3
 8000f56:	4621      	mov	r1, r4
 8000f58:	f04f 0200 	mov.w	r2, #0
 8000f5c:	4b0c      	ldr	r3, [pc, #48]	; (8000f90 <edit_sineval+0xa0>)
 8000f5e:	f7ff fb0f 	bl	8000580 <__aeabi_dmul>
 8000f62:	4603      	mov	r3, r0
 8000f64:	460c      	mov	r4, r1
 8000f66:	4618      	mov	r0, r3
 8000f68:	4621      	mov	r1, r4
 8000f6a:	68fb      	ldr	r3, [r7, #12]
 8000f6c:	009b      	lsls	r3, r3, #2
 8000f6e:	687a      	ldr	r2, [r7, #4]
 8000f70:	18d4      	adds	r4, r2, r3
 8000f72:	f7ff fdc7 	bl	8000b04 <__aeabi_d2uiz>
 8000f76:	4603      	mov	r3, r0
 8000f78:	6023      	str	r3, [r4, #0]
	for (int i=0;i<arraySize;i++){
 8000f7a:	68fb      	ldr	r3, [r7, #12]
 8000f7c:	3301      	adds	r3, #1
 8000f7e:	60fb      	str	r3, [r7, #12]
 8000f80:	68fa      	ldr	r2, [r7, #12]
 8000f82:	683b      	ldr	r3, [r7, #0]
 8000f84:	429a      	cmp	r2, r3
 8000f86:	dbbb      	blt.n	8000f00 <edit_sineval+0x10>
	}
}
 8000f88:	bf00      	nop
 8000f8a:	3710      	adds	r7, #16
 8000f8c:	46bd      	mov	sp, r7
 8000f8e:	bdb0      	pop	{r4, r5, r7, pc}
 8000f90:	40900000 	.word	0x40900000
 8000f94:	4d12d84a 	.word	0x4d12d84a
 8000f98:	400921fb 	.word	0x400921fb
 8000f9c:	9999999a 	.word	0x9999999a
 8000fa0:	3ff19999 	.word	0x3ff19999

08000fa4 <bitToAudio>:
//HAL_DAC_Start_DMA(&hdac,DAC_CHANNEL_1,highFrequency,HIGHF,DAC_ALIGN_12B_R);
void bitToAudio(bool *bitStream, int arraySize){
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	b086      	sub	sp, #24
 8000fa8:	af02      	add	r7, sp, #8
 8000faa:	6078      	str	r0, [r7, #4]
 8000fac:	6039      	str	r1, [r7, #0]
	for (int i=0;i<arraySize;i++){
 8000fae:	2300      	movs	r3, #0
 8000fb0:	60fb      	str	r3, [r7, #12]
 8000fb2:	e020      	b.n	8000ff6 <bitToAudio+0x52>
		if(bitStream[i]) HAL_DAC_Start_DMA(&hdac,DAC_CHANNEL_1,lowFrequency,LOWF,DAC_ALIGN_12B_R);
 8000fb4:	68fb      	ldr	r3, [r7, #12]
 8000fb6:	687a      	ldr	r2, [r7, #4]
 8000fb8:	4413      	add	r3, r2
 8000fba:	781b      	ldrb	r3, [r3, #0]
 8000fbc:	2b00      	cmp	r3, #0
 8000fbe:	d008      	beq.n	8000fd2 <bitToAudio+0x2e>
 8000fc0:	2300      	movs	r3, #0
 8000fc2:	9300      	str	r3, [sp, #0]
 8000fc4:	23a6      	movs	r3, #166	; 0xa6
 8000fc6:	4a10      	ldr	r2, [pc, #64]	; (8001008 <bitToAudio+0x64>)
 8000fc8:	2100      	movs	r1, #0
 8000fca:	4810      	ldr	r0, [pc, #64]	; (800100c <bitToAudio+0x68>)
 8000fcc:	f000 fd00 	bl	80019d0 <HAL_DAC_Start_DMA>
 8000fd0:	e007      	b.n	8000fe2 <bitToAudio+0x3e>

		else HAL_DAC_Start_DMA(&hdac,DAC_CHANNEL_1,highFrequency,HIGHF,DAC_ALIGN_12B_R);
 8000fd2:	2300      	movs	r3, #0
 8000fd4:	9300      	str	r3, [sp, #0]
 8000fd6:	235a      	movs	r3, #90	; 0x5a
 8000fd8:	4a0d      	ldr	r2, [pc, #52]	; (8001010 <bitToAudio+0x6c>)
 8000fda:	2100      	movs	r1, #0
 8000fdc:	480b      	ldr	r0, [pc, #44]	; (800100c <bitToAudio+0x68>)
 8000fde:	f000 fcf7 	bl	80019d0 <HAL_DAC_Start_DMA>
		HAL_Delay(2);
 8000fe2:	2002      	movs	r0, #2
 8000fe4:	f000 fb9e 	bl	8001724 <HAL_Delay>
		HAL_DAC_Stop_DMA(&hdac, DAC_CHANNEL_1);
 8000fe8:	2100      	movs	r1, #0
 8000fea:	4808      	ldr	r0, [pc, #32]	; (800100c <bitToAudio+0x68>)
 8000fec:	f000 fd9e 	bl	8001b2c <HAL_DAC_Stop_DMA>
	for (int i=0;i<arraySize;i++){
 8000ff0:	68fb      	ldr	r3, [r7, #12]
 8000ff2:	3301      	adds	r3, #1
 8000ff4:	60fb      	str	r3, [r7, #12]
 8000ff6:	68fa      	ldr	r2, [r7, #12]
 8000ff8:	683b      	ldr	r3, [r7, #0]
 8000ffa:	429a      	cmp	r2, r3
 8000ffc:	dbda      	blt.n	8000fb4 <bitToAudio+0x10>
	}
}
 8000ffe:	bf00      	nop
 8001000:	3710      	adds	r7, #16
 8001002:	46bd      	mov	sp, r7
 8001004:	bd80      	pop	{r7, pc}
 8001006:	bf00      	nop
 8001008:	20000028 	.word	0x20000028
 800100c:	20000618 	.word	0x20000618
 8001010:	20000450 	.word	0x20000450

08001014 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001014:	b580      	push	{r7, lr}
 8001016:	b086      	sub	sp, #24
 8001018:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800101a:	f000 fb11 	bl	8001640 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800101e:	f000 f847 	bl	80010b0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001022:	f000 f94d 	bl	80012c0 <MX_GPIO_Init>
  MX_DMA_Init();
 8001026:	f000 f92b 	bl	8001280 <MX_DMA_Init>
  MX_DAC_Init();
 800102a:	f000 f8b3 	bl	8001194 <MX_DAC_Init>
  MX_TIM2_Init();
 800102e:	f000 f8db 	bl	80011e8 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  //HAL_DAC_Start(&hdac,DAC_CHANNEL_1);

  HAL_TIM_Base_Start(&htim2);
 8001032:	481b      	ldr	r0, [pc, #108]	; (80010a0 <main+0x8c>)
 8001034:	f002 f995 	bl	8003362 <HAL_TIM_Base_Start>

  get_sineval();
 8001038:	f7ff ff06 	bl	8000e48 <get_sineval>
  edit_sineval(lowFrequency,LOWF);
 800103c:	21a6      	movs	r1, #166	; 0xa6
 800103e:	4819      	ldr	r0, [pc, #100]	; (80010a4 <main+0x90>)
 8001040:	f7ff ff56 	bl	8000ef0 <edit_sineval>
  edit_sineval(highFrequency,HIGHF);
 8001044:	215a      	movs	r1, #90	; 0x5a
 8001046:	4818      	ldr	r0, [pc, #96]	; (80010a8 <main+0x94>)
 8001048:	f7ff ff52 	bl	8000ef0 <edit_sineval>
  bool bitStream[10];

  bitStream[0] = 1;
 800104c:	2301      	movs	r3, #1
 800104e:	713b      	strb	r3, [r7, #4]
  bitStream[1] = 0;
 8001050:	2300      	movs	r3, #0
 8001052:	717b      	strb	r3, [r7, #5]
  bitStream[2] = 1;
 8001054:	2301      	movs	r3, #1
 8001056:	71bb      	strb	r3, [r7, #6]
  bitStream[3] = 0;
 8001058:	2300      	movs	r3, #0
 800105a:	71fb      	strb	r3, [r7, #7]
  bitStream[4] = 1;
 800105c:	2301      	movs	r3, #1
 800105e:	723b      	strb	r3, [r7, #8]
  bitStream[5] = 0;
 8001060:	2300      	movs	r3, #0
 8001062:	727b      	strb	r3, [r7, #9]
  bitStream[6] = 1;
 8001064:	2301      	movs	r3, #1
 8001066:	72bb      	strb	r3, [r7, #10]
  bitStream[7] = 0;
 8001068:	2300      	movs	r3, #0
 800106a:	72fb      	strb	r3, [r7, #11]
  bitStream[8] = 1;
 800106c:	2301      	movs	r3, #1
 800106e:	733b      	strb	r3, [r7, #12]
  bitStream[9] = 0;
 8001070:	2300      	movs	r3, #0
 8001072:	737b      	strb	r3, [r7, #13]
  HAL_DAC_Start_DMA(&hdac,DAC_CHANNEL_1,highFrequency,HIGHF,DAC_ALIGN_12B_R);
 8001074:	2300      	movs	r3, #0
 8001076:	9300      	str	r3, [sp, #0]
 8001078:	235a      	movs	r3, #90	; 0x5a
 800107a:	4a0b      	ldr	r2, [pc, #44]	; (80010a8 <main+0x94>)
 800107c:	2100      	movs	r1, #0
 800107e:	480b      	ldr	r0, [pc, #44]	; (80010ac <main+0x98>)
 8001080:	f000 fca6 	bl	80019d0 <HAL_DAC_Start_DMA>
  HAL_Delay(500);
 8001084:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001088:	f000 fb4c 	bl	8001724 <HAL_Delay>
  HAL_DAC_Stop_DMA(&hdac, DAC_CHANNEL_1);
 800108c:	2100      	movs	r1, #0
 800108e:	4807      	ldr	r0, [pc, #28]	; (80010ac <main+0x98>)
 8001090:	f000 fd4c 	bl	8001b2c <HAL_DAC_Stop_DMA>
  while (1)
  {
	  bitToAudio(&bitStream,10);
 8001094:	1d3b      	adds	r3, r7, #4
 8001096:	210a      	movs	r1, #10
 8001098:	4618      	mov	r0, r3
 800109a:	f7ff ff83 	bl	8000fa4 <bitToAudio>
 800109e:	e7f9      	b.n	8001094 <main+0x80>
 80010a0:	20000630 	.word	0x20000630
 80010a4:	20000028 	.word	0x20000028
 80010a8:	20000450 	.word	0x20000450
 80010ac:	20000618 	.word	0x20000618

080010b0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80010b0:	b580      	push	{r7, lr}
 80010b2:	b094      	sub	sp, #80	; 0x50
 80010b4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80010b6:	f107 031c 	add.w	r3, r7, #28
 80010ba:	2234      	movs	r2, #52	; 0x34
 80010bc:	2100      	movs	r1, #0
 80010be:	4618      	mov	r0, r3
 80010c0:	f002 fc04 	bl	80038cc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80010c4:	f107 0308 	add.w	r3, r7, #8
 80010c8:	2200      	movs	r2, #0
 80010ca:	601a      	str	r2, [r3, #0]
 80010cc:	605a      	str	r2, [r3, #4]
 80010ce:	609a      	str	r2, [r3, #8]
 80010d0:	60da      	str	r2, [r3, #12]
 80010d2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80010d4:	2300      	movs	r3, #0
 80010d6:	607b      	str	r3, [r7, #4]
 80010d8:	4b2c      	ldr	r3, [pc, #176]	; (800118c <SystemClock_Config+0xdc>)
 80010da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010dc:	4a2b      	ldr	r2, [pc, #172]	; (800118c <SystemClock_Config+0xdc>)
 80010de:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80010e2:	6413      	str	r3, [r2, #64]	; 0x40
 80010e4:	4b29      	ldr	r3, [pc, #164]	; (800118c <SystemClock_Config+0xdc>)
 80010e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010e8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80010ec:	607b      	str	r3, [r7, #4]
 80010ee:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80010f0:	2300      	movs	r3, #0
 80010f2:	603b      	str	r3, [r7, #0]
 80010f4:	4b26      	ldr	r3, [pc, #152]	; (8001190 <SystemClock_Config+0xe0>)
 80010f6:	681b      	ldr	r3, [r3, #0]
 80010f8:	4a25      	ldr	r2, [pc, #148]	; (8001190 <SystemClock_Config+0xe0>)
 80010fa:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80010fe:	6013      	str	r3, [r2, #0]
 8001100:	4b23      	ldr	r3, [pc, #140]	; (8001190 <SystemClock_Config+0xe0>)
 8001102:	681b      	ldr	r3, [r3, #0]
 8001104:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001108:	603b      	str	r3, [r7, #0]
 800110a:	683b      	ldr	r3, [r7, #0]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800110c:	2301      	movs	r3, #1
 800110e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001110:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001114:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001116:	2302      	movs	r3, #2
 8001118:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800111a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800111e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001120:	2304      	movs	r3, #4
 8001122:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 180;
 8001124:	23b4      	movs	r3, #180	; 0xb4
 8001126:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001128:	2302      	movs	r3, #2
 800112a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800112c:	2302      	movs	r3, #2
 800112e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001130:	2302      	movs	r3, #2
 8001132:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001134:	f107 031c 	add.w	r3, r7, #28
 8001138:	4618      	mov	r0, r3
 800113a:	f001 fe8d 	bl	8002e58 <HAL_RCC_OscConfig>
 800113e:	4603      	mov	r3, r0
 8001140:	2b00      	cmp	r3, #0
 8001142:	d001      	beq.n	8001148 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001144:	f000 f93c 	bl	80013c0 <Error_Handler>
  }
  /** Activate the Over-Drive mode 
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8001148:	f001 fbb0 	bl	80028ac <HAL_PWREx_EnableOverDrive>
 800114c:	4603      	mov	r3, r0
 800114e:	2b00      	cmp	r3, #0
 8001150:	d001      	beq.n	8001156 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8001152:	f000 f935 	bl	80013c0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001156:	230f      	movs	r3, #15
 8001158:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800115a:	2302      	movs	r3, #2
 800115c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800115e:	2300      	movs	r3, #0
 8001160:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001162:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001166:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001168:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800116c:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800116e:	f107 0308 	add.w	r3, r7, #8
 8001172:	2105      	movs	r1, #5
 8001174:	4618      	mov	r0, r3
 8001176:	f001 fbe9 	bl	800294c <HAL_RCC_ClockConfig>
 800117a:	4603      	mov	r3, r0
 800117c:	2b00      	cmp	r3, #0
 800117e:	d001      	beq.n	8001184 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 8001180:	f000 f91e 	bl	80013c0 <Error_Handler>
  }
}
 8001184:	bf00      	nop
 8001186:	3750      	adds	r7, #80	; 0x50
 8001188:	46bd      	mov	sp, r7
 800118a:	bd80      	pop	{r7, pc}
 800118c:	40023800 	.word	0x40023800
 8001190:	40007000 	.word	0x40007000

08001194 <MX_DAC_Init>:
  * @brief DAC Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC_Init(void)
{
 8001194:	b580      	push	{r7, lr}
 8001196:	b082      	sub	sp, #8
 8001198:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 800119a:	463b      	mov	r3, r7
 800119c:	2200      	movs	r2, #0
 800119e:	601a      	str	r2, [r3, #0]
 80011a0:	605a      	str	r2, [r3, #4]
  /* USER CODE BEGIN DAC_Init 1 */

  /* USER CODE END DAC_Init 1 */
  /** DAC Initialization 
  */
  hdac.Instance = DAC;
 80011a2:	4b0f      	ldr	r3, [pc, #60]	; (80011e0 <MX_DAC_Init+0x4c>)
 80011a4:	4a0f      	ldr	r2, [pc, #60]	; (80011e4 <MX_DAC_Init+0x50>)
 80011a6:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 80011a8:	480d      	ldr	r0, [pc, #52]	; (80011e0 <MX_DAC_Init+0x4c>)
 80011aa:	f000 fbee 	bl	800198a <HAL_DAC_Init>
 80011ae:	4603      	mov	r3, r0
 80011b0:	2b00      	cmp	r3, #0
 80011b2:	d001      	beq.n	80011b8 <MX_DAC_Init+0x24>
  {
    Error_Handler();
 80011b4:	f000 f904 	bl	80013c0 <Error_Handler>
  }
  /** DAC channel OUT1 config 
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_T2_TRGO;
 80011b8:	2324      	movs	r3, #36	; 0x24
 80011ba:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 80011bc:	2300      	movs	r3, #0
 80011be:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80011c0:	463b      	mov	r3, r7
 80011c2:	2200      	movs	r2, #0
 80011c4:	4619      	mov	r1, r3
 80011c6:	4806      	ldr	r0, [pc, #24]	; (80011e0 <MX_DAC_Init+0x4c>)
 80011c8:	f000 fd0f 	bl	8001bea <HAL_DAC_ConfigChannel>
 80011cc:	4603      	mov	r3, r0
 80011ce:	2b00      	cmp	r3, #0
 80011d0:	d001      	beq.n	80011d6 <MX_DAC_Init+0x42>
  {
    Error_Handler();
 80011d2:	f000 f8f5 	bl	80013c0 <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 80011d6:	bf00      	nop
 80011d8:	3708      	adds	r7, #8
 80011da:	46bd      	mov	sp, r7
 80011dc:	bd80      	pop	{r7, pc}
 80011de:	bf00      	nop
 80011e0:	20000618 	.word	0x20000618
 80011e4:	40007400 	.word	0x40007400

080011e8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80011e8:	b580      	push	{r7, lr}
 80011ea:	b086      	sub	sp, #24
 80011ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80011ee:	f107 0308 	add.w	r3, r7, #8
 80011f2:	2200      	movs	r2, #0
 80011f4:	601a      	str	r2, [r3, #0]
 80011f6:	605a      	str	r2, [r3, #4]
 80011f8:	609a      	str	r2, [r3, #8]
 80011fa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80011fc:	463b      	mov	r3, r7
 80011fe:	2200      	movs	r2, #0
 8001200:	601a      	str	r2, [r3, #0]
 8001202:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001204:	4b1d      	ldr	r3, [pc, #116]	; (800127c <MX_TIM2_Init+0x94>)
 8001206:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800120a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 90-1;
 800120c:	4b1b      	ldr	r3, [pc, #108]	; (800127c <MX_TIM2_Init+0x94>)
 800120e:	2259      	movs	r2, #89	; 0x59
 8001210:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001212:	4b1a      	ldr	r3, [pc, #104]	; (800127c <MX_TIM2_Init+0x94>)
 8001214:	2200      	movs	r2, #0
 8001216:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 5-1;
 8001218:	4b18      	ldr	r3, [pc, #96]	; (800127c <MX_TIM2_Init+0x94>)
 800121a:	2204      	movs	r2, #4
 800121c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800121e:	4b17      	ldr	r3, [pc, #92]	; (800127c <MX_TIM2_Init+0x94>)
 8001220:	2200      	movs	r2, #0
 8001222:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001224:	4b15      	ldr	r3, [pc, #84]	; (800127c <MX_TIM2_Init+0x94>)
 8001226:	2200      	movs	r2, #0
 8001228:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800122a:	4814      	ldr	r0, [pc, #80]	; (800127c <MX_TIM2_Init+0x94>)
 800122c:	f002 f86e 	bl	800330c <HAL_TIM_Base_Init>
 8001230:	4603      	mov	r3, r0
 8001232:	2b00      	cmp	r3, #0
 8001234:	d001      	beq.n	800123a <MX_TIM2_Init+0x52>
  {
    Error_Handler();
 8001236:	f000 f8c3 	bl	80013c0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800123a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800123e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001240:	f107 0308 	add.w	r3, r7, #8
 8001244:	4619      	mov	r1, r3
 8001246:	480d      	ldr	r0, [pc, #52]	; (800127c <MX_TIM2_Init+0x94>)
 8001248:	f002 f8af 	bl	80033aa <HAL_TIM_ConfigClockSource>
 800124c:	4603      	mov	r3, r0
 800124e:	2b00      	cmp	r3, #0
 8001250:	d001      	beq.n	8001256 <MX_TIM2_Init+0x6e>
  {
    Error_Handler();
 8001252:	f000 f8b5 	bl	80013c0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001256:	2320      	movs	r3, #32
 8001258:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800125a:	2300      	movs	r3, #0
 800125c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800125e:	463b      	mov	r3, r7
 8001260:	4619      	mov	r1, r3
 8001262:	4806      	ldr	r0, [pc, #24]	; (800127c <MX_TIM2_Init+0x94>)
 8001264:	f002 fa92 	bl	800378c <HAL_TIMEx_MasterConfigSynchronization>
 8001268:	4603      	mov	r3, r0
 800126a:	2b00      	cmp	r3, #0
 800126c:	d001      	beq.n	8001272 <MX_TIM2_Init+0x8a>
  {
    Error_Handler();
 800126e:	f000 f8a7 	bl	80013c0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001272:	bf00      	nop
 8001274:	3718      	adds	r7, #24
 8001276:	46bd      	mov	sp, r7
 8001278:	bd80      	pop	{r7, pc}
 800127a:	bf00      	nop
 800127c:	20000630 	.word	0x20000630

08001280 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void) 
{
 8001280:	b580      	push	{r7, lr}
 8001282:	b082      	sub	sp, #8
 8001284:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001286:	2300      	movs	r3, #0
 8001288:	607b      	str	r3, [r7, #4]
 800128a:	4b0c      	ldr	r3, [pc, #48]	; (80012bc <MX_DMA_Init+0x3c>)
 800128c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800128e:	4a0b      	ldr	r2, [pc, #44]	; (80012bc <MX_DMA_Init+0x3c>)
 8001290:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001294:	6313      	str	r3, [r2, #48]	; 0x30
 8001296:	4b09      	ldr	r3, [pc, #36]	; (80012bc <MX_DMA_Init+0x3c>)
 8001298:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800129a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800129e:	607b      	str	r3, [r7, #4]
 80012a0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 80012a2:	2200      	movs	r2, #0
 80012a4:	2100      	movs	r1, #0
 80012a6:	2010      	movs	r0, #16
 80012a8:	f000 fb39 	bl	800191e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 80012ac:	2010      	movs	r0, #16
 80012ae:	f000 fb52 	bl	8001956 <HAL_NVIC_EnableIRQ>

}
 80012b2:	bf00      	nop
 80012b4:	3708      	adds	r7, #8
 80012b6:	46bd      	mov	sp, r7
 80012b8:	bd80      	pop	{r7, pc}
 80012ba:	bf00      	nop
 80012bc:	40023800 	.word	0x40023800

080012c0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80012c0:	b580      	push	{r7, lr}
 80012c2:	b08a      	sub	sp, #40	; 0x28
 80012c4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012c6:	f107 0314 	add.w	r3, r7, #20
 80012ca:	2200      	movs	r2, #0
 80012cc:	601a      	str	r2, [r3, #0]
 80012ce:	605a      	str	r2, [r3, #4]
 80012d0:	609a      	str	r2, [r3, #8]
 80012d2:	60da      	str	r2, [r3, #12]
 80012d4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80012d6:	2300      	movs	r3, #0
 80012d8:	613b      	str	r3, [r7, #16]
 80012da:	4b35      	ldr	r3, [pc, #212]	; (80013b0 <MX_GPIO_Init+0xf0>)
 80012dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012de:	4a34      	ldr	r2, [pc, #208]	; (80013b0 <MX_GPIO_Init+0xf0>)
 80012e0:	f043 0304 	orr.w	r3, r3, #4
 80012e4:	6313      	str	r3, [r2, #48]	; 0x30
 80012e6:	4b32      	ldr	r3, [pc, #200]	; (80013b0 <MX_GPIO_Init+0xf0>)
 80012e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012ea:	f003 0304 	and.w	r3, r3, #4
 80012ee:	613b      	str	r3, [r7, #16]
 80012f0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80012f2:	2300      	movs	r3, #0
 80012f4:	60fb      	str	r3, [r7, #12]
 80012f6:	4b2e      	ldr	r3, [pc, #184]	; (80013b0 <MX_GPIO_Init+0xf0>)
 80012f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012fa:	4a2d      	ldr	r2, [pc, #180]	; (80013b0 <MX_GPIO_Init+0xf0>)
 80012fc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001300:	6313      	str	r3, [r2, #48]	; 0x30
 8001302:	4b2b      	ldr	r3, [pc, #172]	; (80013b0 <MX_GPIO_Init+0xf0>)
 8001304:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001306:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800130a:	60fb      	str	r3, [r7, #12]
 800130c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800130e:	2300      	movs	r3, #0
 8001310:	60bb      	str	r3, [r7, #8]
 8001312:	4b27      	ldr	r3, [pc, #156]	; (80013b0 <MX_GPIO_Init+0xf0>)
 8001314:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001316:	4a26      	ldr	r2, [pc, #152]	; (80013b0 <MX_GPIO_Init+0xf0>)
 8001318:	f043 0301 	orr.w	r3, r3, #1
 800131c:	6313      	str	r3, [r2, #48]	; 0x30
 800131e:	4b24      	ldr	r3, [pc, #144]	; (80013b0 <MX_GPIO_Init+0xf0>)
 8001320:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001322:	f003 0301 	and.w	r3, r3, #1
 8001326:	60bb      	str	r3, [r7, #8]
 8001328:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800132a:	2300      	movs	r3, #0
 800132c:	607b      	str	r3, [r7, #4]
 800132e:	4b20      	ldr	r3, [pc, #128]	; (80013b0 <MX_GPIO_Init+0xf0>)
 8001330:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001332:	4a1f      	ldr	r2, [pc, #124]	; (80013b0 <MX_GPIO_Init+0xf0>)
 8001334:	f043 0302 	orr.w	r3, r3, #2
 8001338:	6313      	str	r3, [r2, #48]	; 0x30
 800133a:	4b1d      	ldr	r3, [pc, #116]	; (80013b0 <MX_GPIO_Init+0xf0>)
 800133c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800133e:	f003 0302 	and.w	r3, r3, #2
 8001342:	607b      	str	r3, [r7, #4]
 8001344:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001346:	2200      	movs	r2, #0
 8001348:	2120      	movs	r1, #32
 800134a:	481a      	ldr	r0, [pc, #104]	; (80013b4 <MX_GPIO_Init+0xf4>)
 800134c:	f001 fa94 	bl	8002878 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001350:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001354:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001356:	4b18      	ldr	r3, [pc, #96]	; (80013b8 <MX_GPIO_Init+0xf8>)
 8001358:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800135a:	2300      	movs	r3, #0
 800135c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800135e:	f107 0314 	add.w	r3, r7, #20
 8001362:	4619      	mov	r1, r3
 8001364:	4815      	ldr	r0, [pc, #84]	; (80013bc <MX_GPIO_Init+0xfc>)
 8001366:	f001 f8f5 	bl	8002554 <HAL_GPIO_Init>

  /*Configure GPIO pins : USART_TX_Pin USART_RX_Pin */
  GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800136a:	230c      	movs	r3, #12
 800136c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800136e:	2302      	movs	r3, #2
 8001370:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001372:	2300      	movs	r3, #0
 8001374:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001376:	2303      	movs	r3, #3
 8001378:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800137a:	2307      	movs	r3, #7
 800137c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800137e:	f107 0314 	add.w	r3, r7, #20
 8001382:	4619      	mov	r1, r3
 8001384:	480b      	ldr	r0, [pc, #44]	; (80013b4 <MX_GPIO_Init+0xf4>)
 8001386:	f001 f8e5 	bl	8002554 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 800138a:	2320      	movs	r3, #32
 800138c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800138e:	2301      	movs	r3, #1
 8001390:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001392:	2300      	movs	r3, #0
 8001394:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001396:	2300      	movs	r3, #0
 8001398:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800139a:	f107 0314 	add.w	r3, r7, #20
 800139e:	4619      	mov	r1, r3
 80013a0:	4804      	ldr	r0, [pc, #16]	; (80013b4 <MX_GPIO_Init+0xf4>)
 80013a2:	f001 f8d7 	bl	8002554 <HAL_GPIO_Init>

}
 80013a6:	bf00      	nop
 80013a8:	3728      	adds	r7, #40	; 0x28
 80013aa:	46bd      	mov	sp, r7
 80013ac:	bd80      	pop	{r7, pc}
 80013ae:	bf00      	nop
 80013b0:	40023800 	.word	0x40023800
 80013b4:	40020000 	.word	0x40020000
 80013b8:	10210000 	.word	0x10210000
 80013bc:	40020800 	.word	0x40020800

080013c0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80013c0:	b480      	push	{r7}
 80013c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80013c4:	bf00      	nop
 80013c6:	46bd      	mov	sp, r7
 80013c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013cc:	4770      	bx	lr
	...

080013d0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80013d0:	b580      	push	{r7, lr}
 80013d2:	b082      	sub	sp, #8
 80013d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80013d6:	2300      	movs	r3, #0
 80013d8:	607b      	str	r3, [r7, #4]
 80013da:	4b10      	ldr	r3, [pc, #64]	; (800141c <HAL_MspInit+0x4c>)
 80013dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80013de:	4a0f      	ldr	r2, [pc, #60]	; (800141c <HAL_MspInit+0x4c>)
 80013e0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80013e4:	6453      	str	r3, [r2, #68]	; 0x44
 80013e6:	4b0d      	ldr	r3, [pc, #52]	; (800141c <HAL_MspInit+0x4c>)
 80013e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80013ea:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80013ee:	607b      	str	r3, [r7, #4]
 80013f0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80013f2:	2300      	movs	r3, #0
 80013f4:	603b      	str	r3, [r7, #0]
 80013f6:	4b09      	ldr	r3, [pc, #36]	; (800141c <HAL_MspInit+0x4c>)
 80013f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013fa:	4a08      	ldr	r2, [pc, #32]	; (800141c <HAL_MspInit+0x4c>)
 80013fc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001400:	6413      	str	r3, [r2, #64]	; 0x40
 8001402:	4b06      	ldr	r3, [pc, #24]	; (800141c <HAL_MspInit+0x4c>)
 8001404:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001406:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800140a:	603b      	str	r3, [r7, #0]
 800140c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800140e:	2007      	movs	r0, #7
 8001410:	f000 fa7a 	bl	8001908 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001414:	bf00      	nop
 8001416:	3708      	adds	r7, #8
 8001418:	46bd      	mov	sp, r7
 800141a:	bd80      	pop	{r7, pc}
 800141c:	40023800 	.word	0x40023800

08001420 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8001420:	b580      	push	{r7, lr}
 8001422:	b08a      	sub	sp, #40	; 0x28
 8001424:	af00      	add	r7, sp, #0
 8001426:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001428:	f107 0314 	add.w	r3, r7, #20
 800142c:	2200      	movs	r2, #0
 800142e:	601a      	str	r2, [r3, #0]
 8001430:	605a      	str	r2, [r3, #4]
 8001432:	609a      	str	r2, [r3, #8]
 8001434:	60da      	str	r2, [r3, #12]
 8001436:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC)
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	4a2f      	ldr	r2, [pc, #188]	; (80014fc <HAL_DAC_MspInit+0xdc>)
 800143e:	4293      	cmp	r3, r2
 8001440:	d158      	bne.n	80014f4 <HAL_DAC_MspInit+0xd4>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 8001442:	2300      	movs	r3, #0
 8001444:	613b      	str	r3, [r7, #16]
 8001446:	4b2e      	ldr	r3, [pc, #184]	; (8001500 <HAL_DAC_MspInit+0xe0>)
 8001448:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800144a:	4a2d      	ldr	r2, [pc, #180]	; (8001500 <HAL_DAC_MspInit+0xe0>)
 800144c:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8001450:	6413      	str	r3, [r2, #64]	; 0x40
 8001452:	4b2b      	ldr	r3, [pc, #172]	; (8001500 <HAL_DAC_MspInit+0xe0>)
 8001454:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001456:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800145a:	613b      	str	r3, [r7, #16]
 800145c:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800145e:	2300      	movs	r3, #0
 8001460:	60fb      	str	r3, [r7, #12]
 8001462:	4b27      	ldr	r3, [pc, #156]	; (8001500 <HAL_DAC_MspInit+0xe0>)
 8001464:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001466:	4a26      	ldr	r2, [pc, #152]	; (8001500 <HAL_DAC_MspInit+0xe0>)
 8001468:	f043 0301 	orr.w	r3, r3, #1
 800146c:	6313      	str	r3, [r2, #48]	; 0x30
 800146e:	4b24      	ldr	r3, [pc, #144]	; (8001500 <HAL_DAC_MspInit+0xe0>)
 8001470:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001472:	f003 0301 	and.w	r3, r3, #1
 8001476:	60fb      	str	r3, [r7, #12]
 8001478:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration    
    PA4     ------> DAC_OUT1 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 800147a:	2310      	movs	r3, #16
 800147c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800147e:	2303      	movs	r3, #3
 8001480:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001482:	2300      	movs	r3, #0
 8001484:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001486:	f107 0314 	add.w	r3, r7, #20
 800148a:	4619      	mov	r1, r3
 800148c:	481d      	ldr	r0, [pc, #116]	; (8001504 <HAL_DAC_MspInit+0xe4>)
 800148e:	f001 f861 	bl	8002554 <HAL_GPIO_Init>

    /* DAC DMA Init */
    /* DAC1 Init */
    hdma_dac1.Instance = DMA1_Stream5;
 8001492:	4b1d      	ldr	r3, [pc, #116]	; (8001508 <HAL_DAC_MspInit+0xe8>)
 8001494:	4a1d      	ldr	r2, [pc, #116]	; (800150c <HAL_DAC_MspInit+0xec>)
 8001496:	601a      	str	r2, [r3, #0]
    hdma_dac1.Init.Channel = DMA_CHANNEL_7;
 8001498:	4b1b      	ldr	r3, [pc, #108]	; (8001508 <HAL_DAC_MspInit+0xe8>)
 800149a:	f04f 6260 	mov.w	r2, #234881024	; 0xe000000
 800149e:	605a      	str	r2, [r3, #4]
    hdma_dac1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80014a0:	4b19      	ldr	r3, [pc, #100]	; (8001508 <HAL_DAC_MspInit+0xe8>)
 80014a2:	2240      	movs	r2, #64	; 0x40
 80014a4:	609a      	str	r2, [r3, #8]
    hdma_dac1.Init.PeriphInc = DMA_PINC_DISABLE;
 80014a6:	4b18      	ldr	r3, [pc, #96]	; (8001508 <HAL_DAC_MspInit+0xe8>)
 80014a8:	2200      	movs	r2, #0
 80014aa:	60da      	str	r2, [r3, #12]
    hdma_dac1.Init.MemInc = DMA_MINC_ENABLE;
 80014ac:	4b16      	ldr	r3, [pc, #88]	; (8001508 <HAL_DAC_MspInit+0xe8>)
 80014ae:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80014b2:	611a      	str	r2, [r3, #16]
    hdma_dac1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80014b4:	4b14      	ldr	r3, [pc, #80]	; (8001508 <HAL_DAC_MspInit+0xe8>)
 80014b6:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80014ba:	615a      	str	r2, [r3, #20]
    hdma_dac1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80014bc:	4b12      	ldr	r3, [pc, #72]	; (8001508 <HAL_DAC_MspInit+0xe8>)
 80014be:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80014c2:	619a      	str	r2, [r3, #24]
    hdma_dac1.Init.Mode = DMA_CIRCULAR;
 80014c4:	4b10      	ldr	r3, [pc, #64]	; (8001508 <HAL_DAC_MspInit+0xe8>)
 80014c6:	f44f 7280 	mov.w	r2, #256	; 0x100
 80014ca:	61da      	str	r2, [r3, #28]
    hdma_dac1.Init.Priority = DMA_PRIORITY_LOW;
 80014cc:	4b0e      	ldr	r3, [pc, #56]	; (8001508 <HAL_DAC_MspInit+0xe8>)
 80014ce:	2200      	movs	r2, #0
 80014d0:	621a      	str	r2, [r3, #32]
    hdma_dac1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80014d2:	4b0d      	ldr	r3, [pc, #52]	; (8001508 <HAL_DAC_MspInit+0xe8>)
 80014d4:	2200      	movs	r2, #0
 80014d6:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_dac1) != HAL_OK)
 80014d8:	480b      	ldr	r0, [pc, #44]	; (8001508 <HAL_DAC_MspInit+0xe8>)
 80014da:	f000 fc5d 	bl	8001d98 <HAL_DMA_Init>
 80014de:	4603      	mov	r3, r0
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	d001      	beq.n	80014e8 <HAL_DAC_MspInit+0xc8>
    {
      Error_Handler();
 80014e4:	f7ff ff6c 	bl	80013c0 <Error_Handler>
    }

    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1);
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	4a07      	ldr	r2, [pc, #28]	; (8001508 <HAL_DAC_MspInit+0xe8>)
 80014ec:	609a      	str	r2, [r3, #8]
 80014ee:	4a06      	ldr	r2, [pc, #24]	; (8001508 <HAL_DAC_MspInit+0xe8>)
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }

}
 80014f4:	bf00      	nop
 80014f6:	3728      	adds	r7, #40	; 0x28
 80014f8:	46bd      	mov	sp, r7
 80014fa:	bd80      	pop	{r7, pc}
 80014fc:	40007400 	.word	0x40007400
 8001500:	40023800 	.word	0x40023800
 8001504:	40020000 	.word	0x40020000
 8001508:	200005b8 	.word	0x200005b8
 800150c:	40026088 	.word	0x40026088

08001510 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001510:	b480      	push	{r7}
 8001512:	b085      	sub	sp, #20
 8001514:	af00      	add	r7, sp, #0
 8001516:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	681b      	ldr	r3, [r3, #0]
 800151c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001520:	d10d      	bne.n	800153e <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001522:	2300      	movs	r3, #0
 8001524:	60fb      	str	r3, [r7, #12]
 8001526:	4b09      	ldr	r3, [pc, #36]	; (800154c <HAL_TIM_Base_MspInit+0x3c>)
 8001528:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800152a:	4a08      	ldr	r2, [pc, #32]	; (800154c <HAL_TIM_Base_MspInit+0x3c>)
 800152c:	f043 0301 	orr.w	r3, r3, #1
 8001530:	6413      	str	r3, [r2, #64]	; 0x40
 8001532:	4b06      	ldr	r3, [pc, #24]	; (800154c <HAL_TIM_Base_MspInit+0x3c>)
 8001534:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001536:	f003 0301 	and.w	r3, r3, #1
 800153a:	60fb      	str	r3, [r7, #12]
 800153c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800153e:	bf00      	nop
 8001540:	3714      	adds	r7, #20
 8001542:	46bd      	mov	sp, r7
 8001544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001548:	4770      	bx	lr
 800154a:	bf00      	nop
 800154c:	40023800 	.word	0x40023800

08001550 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001550:	b480      	push	{r7}
 8001552:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001554:	bf00      	nop
 8001556:	46bd      	mov	sp, r7
 8001558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800155c:	4770      	bx	lr

0800155e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800155e:	b480      	push	{r7}
 8001560:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001562:	e7fe      	b.n	8001562 <HardFault_Handler+0x4>

08001564 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001564:	b480      	push	{r7}
 8001566:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001568:	e7fe      	b.n	8001568 <MemManage_Handler+0x4>

0800156a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800156a:	b480      	push	{r7}
 800156c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800156e:	e7fe      	b.n	800156e <BusFault_Handler+0x4>

08001570 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001570:	b480      	push	{r7}
 8001572:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001574:	e7fe      	b.n	8001574 <UsageFault_Handler+0x4>

08001576 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001576:	b480      	push	{r7}
 8001578:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800157a:	bf00      	nop
 800157c:	46bd      	mov	sp, r7
 800157e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001582:	4770      	bx	lr

08001584 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001584:	b480      	push	{r7}
 8001586:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001588:	bf00      	nop
 800158a:	46bd      	mov	sp, r7
 800158c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001590:	4770      	bx	lr

08001592 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001592:	b480      	push	{r7}
 8001594:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001596:	bf00      	nop
 8001598:	46bd      	mov	sp, r7
 800159a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800159e:	4770      	bx	lr

080015a0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80015a0:	b580      	push	{r7, lr}
 80015a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80015a4:	f000 f89e 	bl	80016e4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80015a8:	bf00      	nop
 80015aa:	bd80      	pop	{r7, pc}

080015ac <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 80015ac:	b580      	push	{r7, lr}
 80015ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1);
 80015b0:	4802      	ldr	r0, [pc, #8]	; (80015bc <DMA1_Stream5_IRQHandler+0x10>)
 80015b2:	f000 fd67 	bl	8002084 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 80015b6:	bf00      	nop
 80015b8:	bd80      	pop	{r7, pc}
 80015ba:	bf00      	nop
 80015bc:	200005b8 	.word	0x200005b8

080015c0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80015c0:	b480      	push	{r7}
 80015c2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80015c4:	4b08      	ldr	r3, [pc, #32]	; (80015e8 <SystemInit+0x28>)
 80015c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80015ca:	4a07      	ldr	r2, [pc, #28]	; (80015e8 <SystemInit+0x28>)
 80015cc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80015d0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80015d4:	4b04      	ldr	r3, [pc, #16]	; (80015e8 <SystemInit+0x28>)
 80015d6:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80015da:	609a      	str	r2, [r3, #8]
#endif
}
 80015dc:	bf00      	nop
 80015de:	46bd      	mov	sp, r7
 80015e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e4:	4770      	bx	lr
 80015e6:	bf00      	nop
 80015e8:	e000ed00 	.word	0xe000ed00

080015ec <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80015ec:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001624 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80015f0:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80015f2:	e003      	b.n	80015fc <LoopCopyDataInit>

080015f4 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80015f4:	4b0c      	ldr	r3, [pc, #48]	; (8001628 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80015f6:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80015f8:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80015fa:	3104      	adds	r1, #4

080015fc <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80015fc:	480b      	ldr	r0, [pc, #44]	; (800162c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80015fe:	4b0c      	ldr	r3, [pc, #48]	; (8001630 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8001600:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8001602:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001604:	d3f6      	bcc.n	80015f4 <CopyDataInit>
  ldr  r2, =_sbss
 8001606:	4a0b      	ldr	r2, [pc, #44]	; (8001634 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8001608:	e002      	b.n	8001610 <LoopFillZerobss>

0800160a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800160a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800160c:	f842 3b04 	str.w	r3, [r2], #4

08001610 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8001610:	4b09      	ldr	r3, [pc, #36]	; (8001638 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8001612:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8001614:	d3f9      	bcc.n	800160a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001616:	f7ff ffd3 	bl	80015c0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800161a:	f002 f933 	bl	8003884 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800161e:	f7ff fcf9 	bl	8001014 <main>
  bx  lr    
 8001622:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001624:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8001628:	08004b20 	.word	0x08004b20
  ldr  r0, =_sdata
 800162c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8001630:	2000000c 	.word	0x2000000c
  ldr  r2, =_sbss
 8001634:	2000000c 	.word	0x2000000c
  ldr  r3, = _ebss
 8001638:	20000674 	.word	0x20000674

0800163c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800163c:	e7fe      	b.n	800163c <ADC_IRQHandler>
	...

08001640 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001640:	b580      	push	{r7, lr}
 8001642:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001644:	4b0e      	ldr	r3, [pc, #56]	; (8001680 <HAL_Init+0x40>)
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	4a0d      	ldr	r2, [pc, #52]	; (8001680 <HAL_Init+0x40>)
 800164a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800164e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001650:	4b0b      	ldr	r3, [pc, #44]	; (8001680 <HAL_Init+0x40>)
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	4a0a      	ldr	r2, [pc, #40]	; (8001680 <HAL_Init+0x40>)
 8001656:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800165a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800165c:	4b08      	ldr	r3, [pc, #32]	; (8001680 <HAL_Init+0x40>)
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	4a07      	ldr	r2, [pc, #28]	; (8001680 <HAL_Init+0x40>)
 8001662:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001666:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001668:	2003      	movs	r0, #3
 800166a:	f000 f94d 	bl	8001908 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800166e:	2000      	movs	r0, #0
 8001670:	f000 f808 	bl	8001684 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001674:	f7ff feac 	bl	80013d0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001678:	2300      	movs	r3, #0
}
 800167a:	4618      	mov	r0, r3
 800167c:	bd80      	pop	{r7, pc}
 800167e:	bf00      	nop
 8001680:	40023c00 	.word	0x40023c00

08001684 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001684:	b580      	push	{r7, lr}
 8001686:	b082      	sub	sp, #8
 8001688:	af00      	add	r7, sp, #0
 800168a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800168c:	4b12      	ldr	r3, [pc, #72]	; (80016d8 <HAL_InitTick+0x54>)
 800168e:	681a      	ldr	r2, [r3, #0]
 8001690:	4b12      	ldr	r3, [pc, #72]	; (80016dc <HAL_InitTick+0x58>)
 8001692:	781b      	ldrb	r3, [r3, #0]
 8001694:	4619      	mov	r1, r3
 8001696:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800169a:	fbb3 f3f1 	udiv	r3, r3, r1
 800169e:	fbb2 f3f3 	udiv	r3, r2, r3
 80016a2:	4618      	mov	r0, r3
 80016a4:	f000 f965 	bl	8001972 <HAL_SYSTICK_Config>
 80016a8:	4603      	mov	r3, r0
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	d001      	beq.n	80016b2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80016ae:	2301      	movs	r3, #1
 80016b0:	e00e      	b.n	80016d0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	2b0f      	cmp	r3, #15
 80016b6:	d80a      	bhi.n	80016ce <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80016b8:	2200      	movs	r2, #0
 80016ba:	6879      	ldr	r1, [r7, #4]
 80016bc:	f04f 30ff 	mov.w	r0, #4294967295
 80016c0:	f000 f92d 	bl	800191e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80016c4:	4a06      	ldr	r2, [pc, #24]	; (80016e0 <HAL_InitTick+0x5c>)
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80016ca:	2300      	movs	r3, #0
 80016cc:	e000      	b.n	80016d0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80016ce:	2301      	movs	r3, #1
}
 80016d0:	4618      	mov	r0, r3
 80016d2:	3708      	adds	r7, #8
 80016d4:	46bd      	mov	sp, r7
 80016d6:	bd80      	pop	{r7, pc}
 80016d8:	20000000 	.word	0x20000000
 80016dc:	20000008 	.word	0x20000008
 80016e0:	20000004 	.word	0x20000004

080016e4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80016e4:	b480      	push	{r7}
 80016e6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80016e8:	4b06      	ldr	r3, [pc, #24]	; (8001704 <HAL_IncTick+0x20>)
 80016ea:	781b      	ldrb	r3, [r3, #0]
 80016ec:	461a      	mov	r2, r3
 80016ee:	4b06      	ldr	r3, [pc, #24]	; (8001708 <HAL_IncTick+0x24>)
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	4413      	add	r3, r2
 80016f4:	4a04      	ldr	r2, [pc, #16]	; (8001708 <HAL_IncTick+0x24>)
 80016f6:	6013      	str	r3, [r2, #0]
}
 80016f8:	bf00      	nop
 80016fa:	46bd      	mov	sp, r7
 80016fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001700:	4770      	bx	lr
 8001702:	bf00      	nop
 8001704:	20000008 	.word	0x20000008
 8001708:	20000670 	.word	0x20000670

0800170c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800170c:	b480      	push	{r7}
 800170e:	af00      	add	r7, sp, #0
  return uwTick;
 8001710:	4b03      	ldr	r3, [pc, #12]	; (8001720 <HAL_GetTick+0x14>)
 8001712:	681b      	ldr	r3, [r3, #0]
}
 8001714:	4618      	mov	r0, r3
 8001716:	46bd      	mov	sp, r7
 8001718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800171c:	4770      	bx	lr
 800171e:	bf00      	nop
 8001720:	20000670 	.word	0x20000670

08001724 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001724:	b580      	push	{r7, lr}
 8001726:	b084      	sub	sp, #16
 8001728:	af00      	add	r7, sp, #0
 800172a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800172c:	f7ff ffee 	bl	800170c <HAL_GetTick>
 8001730:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001736:	68fb      	ldr	r3, [r7, #12]
 8001738:	f1b3 3fff 	cmp.w	r3, #4294967295
 800173c:	d005      	beq.n	800174a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800173e:	4b09      	ldr	r3, [pc, #36]	; (8001764 <HAL_Delay+0x40>)
 8001740:	781b      	ldrb	r3, [r3, #0]
 8001742:	461a      	mov	r2, r3
 8001744:	68fb      	ldr	r3, [r7, #12]
 8001746:	4413      	add	r3, r2
 8001748:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800174a:	bf00      	nop
 800174c:	f7ff ffde 	bl	800170c <HAL_GetTick>
 8001750:	4602      	mov	r2, r0
 8001752:	68bb      	ldr	r3, [r7, #8]
 8001754:	1ad3      	subs	r3, r2, r3
 8001756:	68fa      	ldr	r2, [r7, #12]
 8001758:	429a      	cmp	r2, r3
 800175a:	d8f7      	bhi.n	800174c <HAL_Delay+0x28>
  {
  }
}
 800175c:	bf00      	nop
 800175e:	3710      	adds	r7, #16
 8001760:	46bd      	mov	sp, r7
 8001762:	bd80      	pop	{r7, pc}
 8001764:	20000008 	.word	0x20000008

08001768 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001768:	b480      	push	{r7}
 800176a:	b085      	sub	sp, #20
 800176c:	af00      	add	r7, sp, #0
 800176e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	f003 0307 	and.w	r3, r3, #7
 8001776:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001778:	4b0c      	ldr	r3, [pc, #48]	; (80017ac <__NVIC_SetPriorityGrouping+0x44>)
 800177a:	68db      	ldr	r3, [r3, #12]
 800177c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800177e:	68ba      	ldr	r2, [r7, #8]
 8001780:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001784:	4013      	ands	r3, r2
 8001786:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001788:	68fb      	ldr	r3, [r7, #12]
 800178a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800178c:	68bb      	ldr	r3, [r7, #8]
 800178e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001790:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001794:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001798:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800179a:	4a04      	ldr	r2, [pc, #16]	; (80017ac <__NVIC_SetPriorityGrouping+0x44>)
 800179c:	68bb      	ldr	r3, [r7, #8]
 800179e:	60d3      	str	r3, [r2, #12]
}
 80017a0:	bf00      	nop
 80017a2:	3714      	adds	r7, #20
 80017a4:	46bd      	mov	sp, r7
 80017a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017aa:	4770      	bx	lr
 80017ac:	e000ed00 	.word	0xe000ed00

080017b0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80017b0:	b480      	push	{r7}
 80017b2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80017b4:	4b04      	ldr	r3, [pc, #16]	; (80017c8 <__NVIC_GetPriorityGrouping+0x18>)
 80017b6:	68db      	ldr	r3, [r3, #12]
 80017b8:	0a1b      	lsrs	r3, r3, #8
 80017ba:	f003 0307 	and.w	r3, r3, #7
}
 80017be:	4618      	mov	r0, r3
 80017c0:	46bd      	mov	sp, r7
 80017c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c6:	4770      	bx	lr
 80017c8:	e000ed00 	.word	0xe000ed00

080017cc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80017cc:	b480      	push	{r7}
 80017ce:	b083      	sub	sp, #12
 80017d0:	af00      	add	r7, sp, #0
 80017d2:	4603      	mov	r3, r0
 80017d4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80017d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017da:	2b00      	cmp	r3, #0
 80017dc:	db0b      	blt.n	80017f6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80017de:	79fb      	ldrb	r3, [r7, #7]
 80017e0:	f003 021f 	and.w	r2, r3, #31
 80017e4:	4907      	ldr	r1, [pc, #28]	; (8001804 <__NVIC_EnableIRQ+0x38>)
 80017e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017ea:	095b      	lsrs	r3, r3, #5
 80017ec:	2001      	movs	r0, #1
 80017ee:	fa00 f202 	lsl.w	r2, r0, r2
 80017f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80017f6:	bf00      	nop
 80017f8:	370c      	adds	r7, #12
 80017fa:	46bd      	mov	sp, r7
 80017fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001800:	4770      	bx	lr
 8001802:	bf00      	nop
 8001804:	e000e100 	.word	0xe000e100

08001808 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001808:	b480      	push	{r7}
 800180a:	b083      	sub	sp, #12
 800180c:	af00      	add	r7, sp, #0
 800180e:	4603      	mov	r3, r0
 8001810:	6039      	str	r1, [r7, #0]
 8001812:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001814:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001818:	2b00      	cmp	r3, #0
 800181a:	db0a      	blt.n	8001832 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800181c:	683b      	ldr	r3, [r7, #0]
 800181e:	b2da      	uxtb	r2, r3
 8001820:	490c      	ldr	r1, [pc, #48]	; (8001854 <__NVIC_SetPriority+0x4c>)
 8001822:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001826:	0112      	lsls	r2, r2, #4
 8001828:	b2d2      	uxtb	r2, r2
 800182a:	440b      	add	r3, r1
 800182c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001830:	e00a      	b.n	8001848 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001832:	683b      	ldr	r3, [r7, #0]
 8001834:	b2da      	uxtb	r2, r3
 8001836:	4908      	ldr	r1, [pc, #32]	; (8001858 <__NVIC_SetPriority+0x50>)
 8001838:	79fb      	ldrb	r3, [r7, #7]
 800183a:	f003 030f 	and.w	r3, r3, #15
 800183e:	3b04      	subs	r3, #4
 8001840:	0112      	lsls	r2, r2, #4
 8001842:	b2d2      	uxtb	r2, r2
 8001844:	440b      	add	r3, r1
 8001846:	761a      	strb	r2, [r3, #24]
}
 8001848:	bf00      	nop
 800184a:	370c      	adds	r7, #12
 800184c:	46bd      	mov	sp, r7
 800184e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001852:	4770      	bx	lr
 8001854:	e000e100 	.word	0xe000e100
 8001858:	e000ed00 	.word	0xe000ed00

0800185c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800185c:	b480      	push	{r7}
 800185e:	b089      	sub	sp, #36	; 0x24
 8001860:	af00      	add	r7, sp, #0
 8001862:	60f8      	str	r0, [r7, #12]
 8001864:	60b9      	str	r1, [r7, #8]
 8001866:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001868:	68fb      	ldr	r3, [r7, #12]
 800186a:	f003 0307 	and.w	r3, r3, #7
 800186e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001870:	69fb      	ldr	r3, [r7, #28]
 8001872:	f1c3 0307 	rsb	r3, r3, #7
 8001876:	2b04      	cmp	r3, #4
 8001878:	bf28      	it	cs
 800187a:	2304      	movcs	r3, #4
 800187c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800187e:	69fb      	ldr	r3, [r7, #28]
 8001880:	3304      	adds	r3, #4
 8001882:	2b06      	cmp	r3, #6
 8001884:	d902      	bls.n	800188c <NVIC_EncodePriority+0x30>
 8001886:	69fb      	ldr	r3, [r7, #28]
 8001888:	3b03      	subs	r3, #3
 800188a:	e000      	b.n	800188e <NVIC_EncodePriority+0x32>
 800188c:	2300      	movs	r3, #0
 800188e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001890:	f04f 32ff 	mov.w	r2, #4294967295
 8001894:	69bb      	ldr	r3, [r7, #24]
 8001896:	fa02 f303 	lsl.w	r3, r2, r3
 800189a:	43da      	mvns	r2, r3
 800189c:	68bb      	ldr	r3, [r7, #8]
 800189e:	401a      	ands	r2, r3
 80018a0:	697b      	ldr	r3, [r7, #20]
 80018a2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80018a4:	f04f 31ff 	mov.w	r1, #4294967295
 80018a8:	697b      	ldr	r3, [r7, #20]
 80018aa:	fa01 f303 	lsl.w	r3, r1, r3
 80018ae:	43d9      	mvns	r1, r3
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80018b4:	4313      	orrs	r3, r2
         );
}
 80018b6:	4618      	mov	r0, r3
 80018b8:	3724      	adds	r7, #36	; 0x24
 80018ba:	46bd      	mov	sp, r7
 80018bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c0:	4770      	bx	lr
	...

080018c4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80018c4:	b580      	push	{r7, lr}
 80018c6:	b082      	sub	sp, #8
 80018c8:	af00      	add	r7, sp, #0
 80018ca:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	3b01      	subs	r3, #1
 80018d0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80018d4:	d301      	bcc.n	80018da <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80018d6:	2301      	movs	r3, #1
 80018d8:	e00f      	b.n	80018fa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80018da:	4a0a      	ldr	r2, [pc, #40]	; (8001904 <SysTick_Config+0x40>)
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	3b01      	subs	r3, #1
 80018e0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80018e2:	210f      	movs	r1, #15
 80018e4:	f04f 30ff 	mov.w	r0, #4294967295
 80018e8:	f7ff ff8e 	bl	8001808 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80018ec:	4b05      	ldr	r3, [pc, #20]	; (8001904 <SysTick_Config+0x40>)
 80018ee:	2200      	movs	r2, #0
 80018f0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80018f2:	4b04      	ldr	r3, [pc, #16]	; (8001904 <SysTick_Config+0x40>)
 80018f4:	2207      	movs	r2, #7
 80018f6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80018f8:	2300      	movs	r3, #0
}
 80018fa:	4618      	mov	r0, r3
 80018fc:	3708      	adds	r7, #8
 80018fe:	46bd      	mov	sp, r7
 8001900:	bd80      	pop	{r7, pc}
 8001902:	bf00      	nop
 8001904:	e000e010 	.word	0xe000e010

08001908 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001908:	b580      	push	{r7, lr}
 800190a:	b082      	sub	sp, #8
 800190c:	af00      	add	r7, sp, #0
 800190e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001910:	6878      	ldr	r0, [r7, #4]
 8001912:	f7ff ff29 	bl	8001768 <__NVIC_SetPriorityGrouping>
}
 8001916:	bf00      	nop
 8001918:	3708      	adds	r7, #8
 800191a:	46bd      	mov	sp, r7
 800191c:	bd80      	pop	{r7, pc}

0800191e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800191e:	b580      	push	{r7, lr}
 8001920:	b086      	sub	sp, #24
 8001922:	af00      	add	r7, sp, #0
 8001924:	4603      	mov	r3, r0
 8001926:	60b9      	str	r1, [r7, #8]
 8001928:	607a      	str	r2, [r7, #4]
 800192a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800192c:	2300      	movs	r3, #0
 800192e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001930:	f7ff ff3e 	bl	80017b0 <__NVIC_GetPriorityGrouping>
 8001934:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001936:	687a      	ldr	r2, [r7, #4]
 8001938:	68b9      	ldr	r1, [r7, #8]
 800193a:	6978      	ldr	r0, [r7, #20]
 800193c:	f7ff ff8e 	bl	800185c <NVIC_EncodePriority>
 8001940:	4602      	mov	r2, r0
 8001942:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001946:	4611      	mov	r1, r2
 8001948:	4618      	mov	r0, r3
 800194a:	f7ff ff5d 	bl	8001808 <__NVIC_SetPriority>
}
 800194e:	bf00      	nop
 8001950:	3718      	adds	r7, #24
 8001952:	46bd      	mov	sp, r7
 8001954:	bd80      	pop	{r7, pc}

08001956 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001956:	b580      	push	{r7, lr}
 8001958:	b082      	sub	sp, #8
 800195a:	af00      	add	r7, sp, #0
 800195c:	4603      	mov	r3, r0
 800195e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001960:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001964:	4618      	mov	r0, r3
 8001966:	f7ff ff31 	bl	80017cc <__NVIC_EnableIRQ>
}
 800196a:	bf00      	nop
 800196c:	3708      	adds	r7, #8
 800196e:	46bd      	mov	sp, r7
 8001970:	bd80      	pop	{r7, pc}

08001972 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001972:	b580      	push	{r7, lr}
 8001974:	b082      	sub	sp, #8
 8001976:	af00      	add	r7, sp, #0
 8001978:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800197a:	6878      	ldr	r0, [r7, #4]
 800197c:	f7ff ffa2 	bl	80018c4 <SysTick_Config>
 8001980:	4603      	mov	r3, r0
}
 8001982:	4618      	mov	r0, r3
 8001984:	3708      	adds	r7, #8
 8001986:	46bd      	mov	sp, r7
 8001988:	bd80      	pop	{r7, pc}

0800198a <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef* hdac)
{ 
 800198a:	b580      	push	{r7, lr}
 800198c:	b082      	sub	sp, #8
 800198e:	af00      	add	r7, sp, #0
 8001990:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if(hdac == NULL)
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	2b00      	cmp	r3, #0
 8001996:	d101      	bne.n	800199c <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 8001998:	2301      	movs	r3, #1
 800199a:	e014      	b.n	80019c6 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));
  
  if(hdac->State == HAL_DAC_STATE_RESET)
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	791b      	ldrb	r3, [r3, #4]
 80019a0:	b2db      	uxtb	r3, r3
 80019a2:	2b00      	cmp	r3, #0
 80019a4:	d105      	bne.n	80019b2 <HAL_DAC_Init+0x28>
    {
      hdac->MspInitCallback               = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	2200      	movs	r2, #0
 80019aa:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 80019ac:	6878      	ldr	r0, [r7, #4]
 80019ae:	f7ff fd37 	bl	8001420 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	2202      	movs	r2, #2
 80019b6:	711a      	strb	r2, [r3, #4]
  
  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	2200      	movs	r2, #0
 80019bc:	611a      	str	r2, [r3, #16]
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	2201      	movs	r2, #1
 80019c2:	711a      	strb	r2, [r3, #4]
  
  /* Return function status */
  return HAL_OK;
 80019c4:	2300      	movs	r3, #0
}
 80019c6:	4618      	mov	r0, r3
 80019c8:	3708      	adds	r7, #8
 80019ca:	46bd      	mov	sp, r7
 80019cc:	bd80      	pop	{r7, pc}
	...

080019d0 <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_L: 12bit left data alignment selected
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef* hdac, uint32_t Channel, uint32_t* pData, uint32_t Length, uint32_t Alignment)
{
 80019d0:	b580      	push	{r7, lr}
 80019d2:	b086      	sub	sp, #24
 80019d4:	af00      	add	r7, sp, #0
 80019d6:	60f8      	str	r0, [r7, #12]
 80019d8:	60b9      	str	r1, [r7, #8]
 80019da:	607a      	str	r2, [r7, #4]
 80019dc:	603b      	str	r3, [r7, #0]
  uint32_t tmpreg = 0U;
 80019de:	2300      	movs	r3, #0
 80019e0:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  
  /* Process locked */
  __HAL_LOCK(hdac);
 80019e2:	68fb      	ldr	r3, [r7, #12]
 80019e4:	795b      	ldrb	r3, [r3, #5]
 80019e6:	2b01      	cmp	r3, #1
 80019e8:	d101      	bne.n	80019ee <HAL_DAC_Start_DMA+0x1e>
 80019ea:	2302      	movs	r3, #2
 80019ec:	e08e      	b.n	8001b0c <HAL_DAC_Start_DMA+0x13c>
 80019ee:	68fb      	ldr	r3, [r7, #12]
 80019f0:	2201      	movs	r2, #1
 80019f2:	715a      	strb	r2, [r3, #5]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80019f4:	68fb      	ldr	r3, [r7, #12]
 80019f6:	2202      	movs	r2, #2
 80019f8:	711a      	strb	r2, [r3, #4]

  if(Channel == DAC_CHANNEL_1)
 80019fa:	68bb      	ldr	r3, [r7, #8]
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	d12a      	bne.n	8001a56 <HAL_DAC_Start_DMA+0x86>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 8001a00:	68fb      	ldr	r3, [r7, #12]
 8001a02:	689b      	ldr	r3, [r3, #8]
 8001a04:	4a43      	ldr	r2, [pc, #268]	; (8001b14 <HAL_DAC_Start_DMA+0x144>)
 8001a06:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 8001a08:	68fb      	ldr	r3, [r7, #12]
 8001a0a:	689b      	ldr	r3, [r3, #8]
 8001a0c:	4a42      	ldr	r2, [pc, #264]	; (8001b18 <HAL_DAC_Start_DMA+0x148>)
 8001a0e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 8001a10:	68fb      	ldr	r3, [r7, #12]
 8001a12:	689b      	ldr	r3, [r3, #8]
 8001a14:	4a41      	ldr	r2, [pc, #260]	; (8001b1c <HAL_DAC_Start_DMA+0x14c>)
 8001a16:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Enable the selected DAC channel1 DMA request */
    hdac->Instance->CR |= DAC_CR_DMAEN1;
 8001a18:	68fb      	ldr	r3, [r7, #12]
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	681a      	ldr	r2, [r3, #0]
 8001a1e:	68fb      	ldr	r3, [r7, #12]
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8001a26:	601a      	str	r2, [r3, #0]
    
    /* Case of use of channel 1 */
    switch(Alignment)
 8001a28:	6a3b      	ldr	r3, [r7, #32]
 8001a2a:	2b04      	cmp	r3, #4
 8001a2c:	d009      	beq.n	8001a42 <HAL_DAC_Start_DMA+0x72>
 8001a2e:	2b08      	cmp	r3, #8
 8001a30:	d00c      	beq.n	8001a4c <HAL_DAC_Start_DMA+0x7c>
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	d000      	beq.n	8001a38 <HAL_DAC_Start_DMA+0x68>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
        break;
      default:
        break;
 8001a36:	e039      	b.n	8001aac <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 8001a38:	68fb      	ldr	r3, [r7, #12]
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	3308      	adds	r3, #8
 8001a3e:	617b      	str	r3, [r7, #20]
        break;
 8001a40:	e034      	b.n	8001aac <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 8001a42:	68fb      	ldr	r3, [r7, #12]
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	330c      	adds	r3, #12
 8001a48:	617b      	str	r3, [r7, #20]
        break;
 8001a4a:	e02f      	b.n	8001aac <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 8001a4c:	68fb      	ldr	r3, [r7, #12]
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	3310      	adds	r3, #16
 8001a52:	617b      	str	r3, [r7, #20]
        break;
 8001a54:	e02a      	b.n	8001aac <HAL_DAC_Start_DMA+0xdc>
    }
  }
  else
  {
    /* Set the DMA transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 8001a56:	68fb      	ldr	r3, [r7, #12]
 8001a58:	68db      	ldr	r3, [r3, #12]
 8001a5a:	4a31      	ldr	r2, [pc, #196]	; (8001b20 <HAL_DAC_Start_DMA+0x150>)
 8001a5c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 8001a5e:	68fb      	ldr	r3, [r7, #12]
 8001a60:	68db      	ldr	r3, [r3, #12]
 8001a62:	4a30      	ldr	r2, [pc, #192]	; (8001b24 <HAL_DAC_Start_DMA+0x154>)
 8001a64:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback for channel2 */
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 8001a66:	68fb      	ldr	r3, [r7, #12]
 8001a68:	68db      	ldr	r3, [r3, #12]
 8001a6a:	4a2f      	ldr	r2, [pc, #188]	; (8001b28 <HAL_DAC_Start_DMA+0x158>)
 8001a6c:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Enable the selected DAC channel2 DMA request */
    hdac->Instance->CR |= DAC_CR_DMAEN2;
 8001a6e:	68fb      	ldr	r3, [r7, #12]
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	681a      	ldr	r2, [r3, #0]
 8001a74:	68fb      	ldr	r3, [r7, #12]
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001a7c:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 2 */
    switch(Alignment)
 8001a7e:	6a3b      	ldr	r3, [r7, #32]
 8001a80:	2b04      	cmp	r3, #4
 8001a82:	d009      	beq.n	8001a98 <HAL_DAC_Start_DMA+0xc8>
 8001a84:	2b08      	cmp	r3, #8
 8001a86:	d00c      	beq.n	8001aa2 <HAL_DAC_Start_DMA+0xd2>
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	d000      	beq.n	8001a8e <HAL_DAC_Start_DMA+0xbe>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
        break;
      default:
        break;
 8001a8c:	e00e      	b.n	8001aac <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 8001a8e:	68fb      	ldr	r3, [r7, #12]
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	3314      	adds	r3, #20
 8001a94:	617b      	str	r3, [r7, #20]
        break;
 8001a96:	e009      	b.n	8001aac <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 8001a98:	68fb      	ldr	r3, [r7, #12]
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	3318      	adds	r3, #24
 8001a9e:	617b      	str	r3, [r7, #20]
        break;
 8001aa0:	e004      	b.n	8001aac <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 8001aa2:	68fb      	ldr	r3, [r7, #12]
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	331c      	adds	r3, #28
 8001aa8:	617b      	str	r3, [r7, #20]
        break;
 8001aaa:	bf00      	nop
    }
  }
  
  /* Enable the DMA Stream */
  if(Channel == DAC_CHANNEL_1)
 8001aac:	68bb      	ldr	r3, [r7, #8]
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	d10f      	bne.n	8001ad2 <HAL_DAC_Start_DMA+0x102>
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 8001ab2:	68fb      	ldr	r3, [r7, #12]
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	681a      	ldr	r2, [r3, #0]
 8001ab8:	68fb      	ldr	r3, [r7, #12]
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001ac0:	601a      	str	r2, [r3, #0]
    
    /* Enable the DMA Stream */
    HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 8001ac2:	68fb      	ldr	r3, [r7, #12]
 8001ac4:	6898      	ldr	r0, [r3, #8]
 8001ac6:	6879      	ldr	r1, [r7, #4]
 8001ac8:	683b      	ldr	r3, [r7, #0]
 8001aca:	697a      	ldr	r2, [r7, #20]
 8001acc:	f000 fa12 	bl	8001ef4 <HAL_DMA_Start_IT>
 8001ad0:	e00e      	b.n	8001af0 <HAL_DAC_Start_DMA+0x120>
  } 
  else
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8001ad2:	68fb      	ldr	r3, [r7, #12]
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	681a      	ldr	r2, [r3, #0]
 8001ad8:	68fb      	ldr	r3, [r7, #12]
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8001ae0:	601a      	str	r2, [r3, #0]
    
    /* Enable the DMA Stream */
    HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 8001ae2:	68fb      	ldr	r3, [r7, #12]
 8001ae4:	68d8      	ldr	r0, [r3, #12]
 8001ae6:	6879      	ldr	r1, [r7, #4]
 8001ae8:	683b      	ldr	r3, [r7, #0]
 8001aea:	697a      	ldr	r2, [r7, #20]
 8001aec:	f000 fa02 	bl	8001ef4 <HAL_DMA_Start_IT>
  }
  
  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8001af0:	68fb      	ldr	r3, [r7, #12]
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	6819      	ldr	r1, [r3, #0]
 8001af6:	2201      	movs	r2, #1
 8001af8:	68bb      	ldr	r3, [r7, #8]
 8001afa:	409a      	lsls	r2, r3
 8001afc:	68fb      	ldr	r3, [r7, #12]
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	430a      	orrs	r2, r1
 8001b02:	601a      	str	r2, [r3, #0]
  
  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 8001b04:	68fb      	ldr	r3, [r7, #12]
 8001b06:	2200      	movs	r2, #0
 8001b08:	715a      	strb	r2, [r3, #5]
  
  /* Return function status */
  return HAL_OK;
 8001b0a:	2300      	movs	r3, #0
}
 8001b0c:	4618      	mov	r0, r3
 8001b0e:	3718      	adds	r7, #24
 8001b10:	46bd      	mov	sp, r7
 8001b12:	bd80      	pop	{r7, pc}
 8001b14:	08001c85 	.word	0x08001c85
 8001b18:	08001ca7 	.word	0x08001ca7
 8001b1c:	08001cc3 	.word	0x08001cc3
 8001b20:	08001d2d 	.word	0x08001d2d
 8001b24:	08001d4f 	.word	0x08001d4f
 8001b28:	08001d6b 	.word	0x08001d6b

08001b2c <HAL_DAC_Stop_DMA>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Stop_DMA(DAC_HandleTypeDef* hdac, uint32_t Channel)
{
 8001b2c:	b580      	push	{r7, lr}
 8001b2e:	b084      	sub	sp, #16
 8001b30:	af00      	add	r7, sp, #0
 8001b32:	6078      	str	r0, [r7, #4]
 8001b34:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001b36:	2300      	movs	r3, #0
 8001b38:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  
  /* Disable the selected DAC channel DMA request */
   hdac->Instance->CR &= ~(DAC_CR_DMAEN1 << Channel);
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	6819      	ldr	r1, [r3, #0]
 8001b40:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001b44:	683b      	ldr	r3, [r7, #0]
 8001b46:	fa02 f303 	lsl.w	r3, r2, r3
 8001b4a:	43da      	mvns	r2, r3
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	400a      	ands	r2, r1
 8001b52:	601a      	str	r2, [r3, #0]
    
  /* Disable the Peripheral */
  __HAL_DAC_DISABLE(hdac, Channel);
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	6819      	ldr	r1, [r3, #0]
 8001b5a:	2201      	movs	r2, #1
 8001b5c:	683b      	ldr	r3, [r7, #0]
 8001b5e:	fa02 f303 	lsl.w	r3, r2, r3
 8001b62:	43da      	mvns	r2, r3
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	400a      	ands	r2, r1
 8001b6a:	601a      	str	r2, [r3, #0]
  
  /* Disable the DMA Channel */
  /* Channel1 is used */
  if(Channel == DAC_CHANNEL_1)
 8001b6c:	683b      	ldr	r3, [r7, #0]
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d107      	bne.n	8001b82 <HAL_DAC_Stop_DMA+0x56>
  { 
    status = HAL_DMA_Abort(hdac->DMA_Handle1);
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	689b      	ldr	r3, [r3, #8]
 8001b76:	4618      	mov	r0, r3
 8001b78:	f000 fa14 	bl	8001fa4 <HAL_DMA_Abort>
 8001b7c:	4603      	mov	r3, r0
 8001b7e:	73fb      	strb	r3, [r7, #15]
 8001b80:	e006      	b.n	8001b90 <HAL_DAC_Stop_DMA+0x64>
  }
  else /* Channel2 is used for */
  { 
    status = HAL_DMA_Abort(hdac->DMA_Handle2); 
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	68db      	ldr	r3, [r3, #12]
 8001b86:	4618      	mov	r0, r3
 8001b88:	f000 fa0c 	bl	8001fa4 <HAL_DMA_Abort>
 8001b8c:	4603      	mov	r3, r0
 8001b8e:	73fb      	strb	r3, [r7, #15]
  }

  /* Check if DMA Channel effectively disabled */
  if(status != HAL_OK)
 8001b90:	7bfb      	ldrb	r3, [r7, #15]
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	d003      	beq.n	8001b9e <HAL_DAC_Stop_DMA+0x72>
  {
    /* Update DAC state machine to error */
    hdac->State = HAL_DAC_STATE_ERROR;      
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	2204      	movs	r2, #4
 8001b9a:	711a      	strb	r2, [r3, #4]
 8001b9c:	e002      	b.n	8001ba4 <HAL_DAC_Stop_DMA+0x78>
  }
  else
  {
    /* Change DAC state */
    hdac->State = HAL_DAC_STATE_READY;
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	2201      	movs	r2, #1
 8001ba2:	711a      	strb	r2, [r3, #4]
  }

  /* Return function status */
  return status;
 8001ba4:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ba6:	4618      	mov	r0, r3
 8001ba8:	3710      	adds	r7, #16
 8001baa:	46bd      	mov	sp, r7
 8001bac:	bd80      	pop	{r7, pc}

08001bae <HAL_DAC_ConvCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef* hdac)
{
 8001bae:	b480      	push	{r7}
 8001bb0:	b083      	sub	sp, #12
 8001bb2:	af00      	add	r7, sp, #0
 8001bb4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdac);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DAC_ConvCpltCallback could be implemented in the user file
   */
}
 8001bb6:	bf00      	nop
 8001bb8:	370c      	adds	r7, #12
 8001bba:	46bd      	mov	sp, r7
 8001bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc0:	4770      	bx	lr

08001bc2 <HAL_DAC_ConvHalfCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef* hdac)
{
 8001bc2:	b480      	push	{r7}
 8001bc4:	b083      	sub	sp, #12
 8001bc6:	af00      	add	r7, sp, #0
 8001bc8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdac);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DAC_ConvHalfCpltCallbackCh1 could be implemented in the user file
   */
}
 8001bca:	bf00      	nop
 8001bcc:	370c      	adds	r7, #12
 8001bce:	46bd      	mov	sp, r7
 8001bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd4:	4770      	bx	lr

08001bd6 <HAL_DAC_ErrorCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8001bd6:	b480      	push	{r7}
 8001bd8:	b083      	sub	sp, #12
 8001bda:	af00      	add	r7, sp, #0
 8001bdc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdac);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallbackCh1 could be implemented in the user file
   */
}
 8001bde:	bf00      	nop
 8001be0:	370c      	adds	r7, #12
 8001be2:	46bd      	mov	sp, r7
 8001be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be8:	4770      	bx	lr

08001bea <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef* hdac, DAC_ChannelConfTypeDef* sConfig, uint32_t Channel)
{
 8001bea:	b480      	push	{r7}
 8001bec:	b087      	sub	sp, #28
 8001bee:	af00      	add	r7, sp, #0
 8001bf0:	60f8      	str	r0, [r7, #12]
 8001bf2:	60b9      	str	r1, [r7, #8]
 8001bf4:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1 = 0U, tmpreg2 = 0U;
 8001bf6:	2300      	movs	r3, #0
 8001bf8:	617b      	str	r3, [r7, #20]
 8001bfa:	2300      	movs	r3, #0
 8001bfc:	613b      	str	r3, [r7, #16]
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));
  
  /* Process locked */
  __HAL_LOCK(hdac);
 8001bfe:	68fb      	ldr	r3, [r7, #12]
 8001c00:	795b      	ldrb	r3, [r3, #5]
 8001c02:	2b01      	cmp	r3, #1
 8001c04:	d101      	bne.n	8001c0a <HAL_DAC_ConfigChannel+0x20>
 8001c06:	2302      	movs	r3, #2
 8001c08:	e036      	b.n	8001c78 <HAL_DAC_ConfigChannel+0x8e>
 8001c0a:	68fb      	ldr	r3, [r7, #12]
 8001c0c:	2201      	movs	r2, #1
 8001c0e:	715a      	strb	r2, [r3, #5]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8001c10:	68fb      	ldr	r3, [r7, #12]
 8001c12:	2202      	movs	r2, #2
 8001c14:	711a      	strb	r2, [r3, #4]
  
  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8001c16:	68fb      	ldr	r3, [r7, #12]
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	617b      	str	r3, [r7, #20]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << Channel);
 8001c1e:	f640 72fe 	movw	r2, #4094	; 0xffe
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	fa02 f303 	lsl.w	r3, r2, r3
 8001c28:	43db      	mvns	r3, r3
 8001c2a:	697a      	ldr	r2, [r7, #20]
 8001c2c:	4013      	ands	r3, r2
 8001c2e:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */   
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 8001c30:	68bb      	ldr	r3, [r7, #8]
 8001c32:	681a      	ldr	r2, [r3, #0]
 8001c34:	68bb      	ldr	r3, [r7, #8]
 8001c36:	685b      	ldr	r3, [r3, #4]
 8001c38:	4313      	orrs	r3, r2
 8001c3a:	613b      	str	r3, [r7, #16]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << Channel;
 8001c3c:	693a      	ldr	r2, [r7, #16]
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	fa02 f303 	lsl.w	r3, r2, r3
 8001c44:	697a      	ldr	r2, [r7, #20]
 8001c46:	4313      	orrs	r3, r2
 8001c48:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8001c4a:	68fb      	ldr	r3, [r7, #12]
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	697a      	ldr	r2, [r7, #20]
 8001c50:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << Channel);
 8001c52:	68fb      	ldr	r3, [r7, #12]
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	6819      	ldr	r1, [r3, #0]
 8001c58:	22c0      	movs	r2, #192	; 0xc0
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	fa02 f303 	lsl.w	r3, r2, r3
 8001c60:	43da      	mvns	r2, r3
 8001c62:	68fb      	ldr	r3, [r7, #12]
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	400a      	ands	r2, r1
 8001c68:	601a      	str	r2, [r3, #0]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8001c6a:	68fb      	ldr	r3, [r7, #12]
 8001c6c:	2201      	movs	r2, #1
 8001c6e:	711a      	strb	r2, [r3, #4]
  
  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8001c70:	68fb      	ldr	r3, [r7, #12]
 8001c72:	2200      	movs	r2, #0
 8001c74:	715a      	strb	r2, [r3, #5]
  
  /* Return function status */
  return HAL_OK;
 8001c76:	2300      	movs	r3, #0
}
 8001c78:	4618      	mov	r0, r3
 8001c7a:	371c      	adds	r7, #28
 8001c7c:	46bd      	mov	sp, r7
 8001c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c82:	4770      	bx	lr

08001c84 <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)   
{
 8001c84:	b580      	push	{r7, lr}
 8001c86:	b084      	sub	sp, #16
 8001c88:	af00      	add	r7, sp, #0
 8001c8a:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef* hdac = ( DAC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001c90:	60fb      	str	r3, [r7, #12]
  
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac); 
 8001c92:	68f8      	ldr	r0, [r7, #12]
 8001c94:	f7ff ff8b 	bl	8001bae <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  
  hdac->State= HAL_DAC_STATE_READY;
 8001c98:	68fb      	ldr	r3, [r7, #12]
 8001c9a:	2201      	movs	r2, #1
 8001c9c:	711a      	strb	r2, [r3, #4]
}
 8001c9e:	bf00      	nop
 8001ca0:	3710      	adds	r7, #16
 8001ca2:	46bd      	mov	sp, r7
 8001ca4:	bd80      	pop	{r7, pc}

08001ca6 <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)   
{
 8001ca6:	b580      	push	{r7, lr}
 8001ca8:	b084      	sub	sp, #16
 8001caa:	af00      	add	r7, sp, #0
 8001cac:	6078      	str	r0, [r7, #4]
    DAC_HandleTypeDef* hdac = ( DAC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001cb2:	60fb      	str	r3, [r7, #12]
    /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
    HAL_DAC_ConvHalfCpltCallbackCh1(hdac); 
 8001cb4:	68f8      	ldr	r0, [r7, #12]
 8001cb6:	f7ff ff84 	bl	8001bc2 <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8001cba:	bf00      	nop
 8001cbc:	3710      	adds	r7, #16
 8001cbe:	46bd      	mov	sp, r7
 8001cc0:	bd80      	pop	{r7, pc}

08001cc2 <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)   
{
 8001cc2:	b580      	push	{r7, lr}
 8001cc4:	b084      	sub	sp, #16
 8001cc6:	af00      	add	r7, sp, #0
 8001cc8:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef* hdac = ( DAC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001cce:	60fb      	str	r3, [r7, #12]
    
  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8001cd0:	68fb      	ldr	r3, [r7, #12]
 8001cd2:	691b      	ldr	r3, [r3, #16]
 8001cd4:	f043 0204 	orr.w	r2, r3, #4
 8001cd8:	68fb      	ldr	r3, [r7, #12]
 8001cda:	611a      	str	r2, [r3, #16]
    
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac); 
 8001cdc:	68f8      	ldr	r0, [r7, #12]
 8001cde:	f7ff ff7a 	bl	8001bd6 <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    
  hdac->State= HAL_DAC_STATE_READY;
 8001ce2:	68fb      	ldr	r3, [r7, #12]
 8001ce4:	2201      	movs	r2, #1
 8001ce6:	711a      	strb	r2, [r3, #4]
}
 8001ce8:	bf00      	nop
 8001cea:	3710      	adds	r7, #16
 8001cec:	46bd      	mov	sp, r7
 8001cee:	bd80      	pop	{r7, pc}

08001cf0 <HAL_DACEx_ConvCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef* hdac)
{
 8001cf0:	b480      	push	{r7}
 8001cf2:	b083      	sub	sp, #12
 8001cf4:	af00      	add	r7, sp, #0
 8001cf6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdac);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DAC_ConvCpltCallback could be implemented in the user file
   */
}
 8001cf8:	bf00      	nop
 8001cfa:	370c      	adds	r7, #12
 8001cfc:	46bd      	mov	sp, r7
 8001cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d02:	4770      	bx	lr

08001d04 <HAL_DACEx_ConvHalfCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef* hdac)
{
 8001d04:	b480      	push	{r7}
 8001d06:	b083      	sub	sp, #12
 8001d08:	af00      	add	r7, sp, #0
 8001d0a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdac);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DAC_ConvHalfCpltCallbackCh2 could be implemented in the user file
   */
}
 8001d0c:	bf00      	nop
 8001d0e:	370c      	adds	r7, #12
 8001d10:	46bd      	mov	sp, r7
 8001d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d16:	4770      	bx	lr

08001d18 <HAL_DACEx_ErrorCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8001d18:	b480      	push	{r7}
 8001d1a:	b083      	sub	sp, #12
 8001d1c:	af00      	add	r7, sp, #0
 8001d1e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdac);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallback could be implemented in the user file
   */
}
 8001d20:	bf00      	nop
 8001d22:	370c      	adds	r7, #12
 8001d24:	46bd      	mov	sp, r7
 8001d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d2a:	4770      	bx	lr

08001d2c <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)   
{
 8001d2c:	b580      	push	{r7, lr}
 8001d2e:	b084      	sub	sp, #16
 8001d30:	af00      	add	r7, sp, #0
 8001d32:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef* hdac = ( DAC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001d38:	60fb      	str	r3, [r7, #12]
  
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac); 
 8001d3a:	68f8      	ldr	r0, [r7, #12]
 8001d3c:	f7ff ffd8 	bl	8001cf0 <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  
  hdac->State= HAL_DAC_STATE_READY;
 8001d40:	68fb      	ldr	r3, [r7, #12]
 8001d42:	2201      	movs	r2, #1
 8001d44:	711a      	strb	r2, [r3, #4]
}
 8001d46:	bf00      	nop
 8001d48:	3710      	adds	r7, #16
 8001d4a:	46bd      	mov	sp, r7
 8001d4c:	bd80      	pop	{r7, pc}

08001d4e <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)   
{
 8001d4e:	b580      	push	{r7, lr}
 8001d50:	b084      	sub	sp, #16
 8001d52:	af00      	add	r7, sp, #0
 8001d54:	6078      	str	r0, [r7, #4]
    DAC_HandleTypeDef* hdac = ( DAC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001d5a:	60fb      	str	r3, [r7, #12]
    /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
    HAL_DACEx_ConvHalfCpltCallbackCh2(hdac); 
 8001d5c:	68f8      	ldr	r0, [r7, #12]
 8001d5e:	f7ff ffd1 	bl	8001d04 <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8001d62:	bf00      	nop
 8001d64:	3710      	adds	r7, #16
 8001d66:	46bd      	mov	sp, r7
 8001d68:	bd80      	pop	{r7, pc}

08001d6a <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)   
{
 8001d6a:	b580      	push	{r7, lr}
 8001d6c:	b084      	sub	sp, #16
 8001d6e:	af00      	add	r7, sp, #0
 8001d70:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef* hdac = ( DAC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001d76:	60fb      	str	r3, [r7, #12]
    
  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8001d78:	68fb      	ldr	r3, [r7, #12]
 8001d7a:	691b      	ldr	r3, [r3, #16]
 8001d7c:	f043 0204 	orr.w	r2, r3, #4
 8001d80:	68fb      	ldr	r3, [r7, #12]
 8001d82:	611a      	str	r2, [r3, #16]
    
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac); 
 8001d84:	68f8      	ldr	r0, [r7, #12]
 8001d86:	f7ff ffc7 	bl	8001d18 <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    
  hdac->State= HAL_DAC_STATE_READY;
 8001d8a:	68fb      	ldr	r3, [r7, #12]
 8001d8c:	2201      	movs	r2, #1
 8001d8e:	711a      	strb	r2, [r3, #4]
}
 8001d90:	bf00      	nop
 8001d92:	3710      	adds	r7, #16
 8001d94:	46bd      	mov	sp, r7
 8001d96:	bd80      	pop	{r7, pc}

08001d98 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001d98:	b580      	push	{r7, lr}
 8001d9a:	b086      	sub	sp, #24
 8001d9c:	af00      	add	r7, sp, #0
 8001d9e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001da0:	2300      	movs	r3, #0
 8001da2:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8001da4:	f7ff fcb2 	bl	800170c <HAL_GetTick>
 8001da8:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	d101      	bne.n	8001db4 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8001db0:	2301      	movs	r3, #1
 8001db2:	e099      	b.n	8001ee8 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	2200      	movs	r2, #0
 8001db8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	2202      	movs	r2, #2
 8001dc0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	681a      	ldr	r2, [r3, #0]
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	f022 0201 	bic.w	r2, r2, #1
 8001dd2:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001dd4:	e00f      	b.n	8001df6 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001dd6:	f7ff fc99 	bl	800170c <HAL_GetTick>
 8001dda:	4602      	mov	r2, r0
 8001ddc:	693b      	ldr	r3, [r7, #16]
 8001dde:	1ad3      	subs	r3, r2, r3
 8001de0:	2b05      	cmp	r3, #5
 8001de2:	d908      	bls.n	8001df6 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	2220      	movs	r2, #32
 8001de8:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	2203      	movs	r2, #3
 8001dee:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8001df2:	2303      	movs	r3, #3
 8001df4:	e078      	b.n	8001ee8 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	f003 0301 	and.w	r3, r3, #1
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	d1e8      	bne.n	8001dd6 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001e0c:	697a      	ldr	r2, [r7, #20]
 8001e0e:	4b38      	ldr	r3, [pc, #224]	; (8001ef0 <HAL_DMA_Init+0x158>)
 8001e10:	4013      	ands	r3, r2
 8001e12:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	685a      	ldr	r2, [r3, #4]
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	689b      	ldr	r3, [r3, #8]
 8001e1c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001e22:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	691b      	ldr	r3, [r3, #16]
 8001e28:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001e2e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	699b      	ldr	r3, [r3, #24]
 8001e34:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001e3a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	6a1b      	ldr	r3, [r3, #32]
 8001e40:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001e42:	697a      	ldr	r2, [r7, #20]
 8001e44:	4313      	orrs	r3, r2
 8001e46:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e4c:	2b04      	cmp	r3, #4
 8001e4e:	d107      	bne.n	8001e60 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e58:	4313      	orrs	r3, r2
 8001e5a:	697a      	ldr	r2, [r7, #20]
 8001e5c:	4313      	orrs	r3, r2
 8001e5e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	697a      	ldr	r2, [r7, #20]
 8001e66:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	695b      	ldr	r3, [r3, #20]
 8001e6e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001e70:	697b      	ldr	r3, [r7, #20]
 8001e72:	f023 0307 	bic.w	r3, r3, #7
 8001e76:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e7c:	697a      	ldr	r2, [r7, #20]
 8001e7e:	4313      	orrs	r3, r2
 8001e80:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e86:	2b04      	cmp	r3, #4
 8001e88:	d117      	bne.n	8001eba <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e8e:	697a      	ldr	r2, [r7, #20]
 8001e90:	4313      	orrs	r3, r2
 8001e92:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d00e      	beq.n	8001eba <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001e9c:	6878      	ldr	r0, [r7, #4]
 8001e9e:	f000 fadf 	bl	8002460 <DMA_CheckFifoParam>
 8001ea2:	4603      	mov	r3, r0
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	d008      	beq.n	8001eba <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	2240      	movs	r2, #64	; 0x40
 8001eac:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	2201      	movs	r2, #1
 8001eb2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8001eb6:	2301      	movs	r3, #1
 8001eb8:	e016      	b.n	8001ee8 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	697a      	ldr	r2, [r7, #20]
 8001ec0:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001ec2:	6878      	ldr	r0, [r7, #4]
 8001ec4:	f000 fa96 	bl	80023f4 <DMA_CalcBaseAndBitshift>
 8001ec8:	4603      	mov	r3, r0
 8001eca:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001ed0:	223f      	movs	r2, #63	; 0x3f
 8001ed2:	409a      	lsls	r2, r3
 8001ed4:	68fb      	ldr	r3, [r7, #12]
 8001ed6:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	2200      	movs	r2, #0
 8001edc:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	2201      	movs	r2, #1
 8001ee2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8001ee6:	2300      	movs	r3, #0
}
 8001ee8:	4618      	mov	r0, r3
 8001eea:	3718      	adds	r7, #24
 8001eec:	46bd      	mov	sp, r7
 8001eee:	bd80      	pop	{r7, pc}
 8001ef0:	f010803f 	.word	0xf010803f

08001ef4 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001ef4:	b580      	push	{r7, lr}
 8001ef6:	b086      	sub	sp, #24
 8001ef8:	af00      	add	r7, sp, #0
 8001efa:	60f8      	str	r0, [r7, #12]
 8001efc:	60b9      	str	r1, [r7, #8]
 8001efe:	607a      	str	r2, [r7, #4]
 8001f00:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001f02:	2300      	movs	r3, #0
 8001f04:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001f06:	68fb      	ldr	r3, [r7, #12]
 8001f08:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f0a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8001f0c:	68fb      	ldr	r3, [r7, #12]
 8001f0e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8001f12:	2b01      	cmp	r3, #1
 8001f14:	d101      	bne.n	8001f1a <HAL_DMA_Start_IT+0x26>
 8001f16:	2302      	movs	r3, #2
 8001f18:	e040      	b.n	8001f9c <HAL_DMA_Start_IT+0xa8>
 8001f1a:	68fb      	ldr	r3, [r7, #12]
 8001f1c:	2201      	movs	r2, #1
 8001f1e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001f22:	68fb      	ldr	r3, [r7, #12]
 8001f24:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001f28:	b2db      	uxtb	r3, r3
 8001f2a:	2b01      	cmp	r3, #1
 8001f2c:	d12f      	bne.n	8001f8e <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001f2e:	68fb      	ldr	r3, [r7, #12]
 8001f30:	2202      	movs	r2, #2
 8001f32:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001f36:	68fb      	ldr	r3, [r7, #12]
 8001f38:	2200      	movs	r2, #0
 8001f3a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001f3c:	683b      	ldr	r3, [r7, #0]
 8001f3e:	687a      	ldr	r2, [r7, #4]
 8001f40:	68b9      	ldr	r1, [r7, #8]
 8001f42:	68f8      	ldr	r0, [r7, #12]
 8001f44:	f000 fa28 	bl	8002398 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001f48:	68fb      	ldr	r3, [r7, #12]
 8001f4a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001f4c:	223f      	movs	r2, #63	; 0x3f
 8001f4e:	409a      	lsls	r2, r3
 8001f50:	693b      	ldr	r3, [r7, #16]
 8001f52:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8001f54:	68fb      	ldr	r3, [r7, #12]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	681a      	ldr	r2, [r3, #0]
 8001f5a:	68fb      	ldr	r3, [r7, #12]
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	f042 0216 	orr.w	r2, r2, #22
 8001f62:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8001f64:	68fb      	ldr	r3, [r7, #12]
 8001f66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	d007      	beq.n	8001f7c <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8001f6c:	68fb      	ldr	r3, [r7, #12]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	681a      	ldr	r2, [r3, #0]
 8001f72:	68fb      	ldr	r3, [r7, #12]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	f042 0208 	orr.w	r2, r2, #8
 8001f7a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001f7c:	68fb      	ldr	r3, [r7, #12]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	681a      	ldr	r2, [r3, #0]
 8001f82:	68fb      	ldr	r3, [r7, #12]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	f042 0201 	orr.w	r2, r2, #1
 8001f8a:	601a      	str	r2, [r3, #0]
 8001f8c:	e005      	b.n	8001f9a <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8001f8e:	68fb      	ldr	r3, [r7, #12]
 8001f90:	2200      	movs	r2, #0
 8001f92:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8001f96:	2302      	movs	r3, #2
 8001f98:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8001f9a:	7dfb      	ldrb	r3, [r7, #23]
}
 8001f9c:	4618      	mov	r0, r3
 8001f9e:	3718      	adds	r7, #24
 8001fa0:	46bd      	mov	sp, r7
 8001fa2:	bd80      	pop	{r7, pc}

08001fa4 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001fa4:	b580      	push	{r7, lr}
 8001fa6:	b084      	sub	sp, #16
 8001fa8:	af00      	add	r7, sp, #0
 8001faa:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001fb0:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8001fb2:	f7ff fbab 	bl	800170c <HAL_GetTick>
 8001fb6:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001fbe:	b2db      	uxtb	r3, r3
 8001fc0:	2b02      	cmp	r3, #2
 8001fc2:	d008      	beq.n	8001fd6 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	2280      	movs	r2, #128	; 0x80
 8001fc8:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	2200      	movs	r2, #0
 8001fce:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8001fd2:	2301      	movs	r3, #1
 8001fd4:	e052      	b.n	800207c <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	681a      	ldr	r2, [r3, #0]
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	f022 0216 	bic.w	r2, r2, #22
 8001fe4:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	695a      	ldr	r2, [r3, #20]
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001ff4:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d103      	bne.n	8002006 <HAL_DMA_Abort+0x62>
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002002:	2b00      	cmp	r3, #0
 8002004:	d007      	beq.n	8002016 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	681a      	ldr	r2, [r3, #0]
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	f022 0208 	bic.w	r2, r2, #8
 8002014:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	681a      	ldr	r2, [r3, #0]
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	f022 0201 	bic.w	r2, r2, #1
 8002024:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002026:	e013      	b.n	8002050 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002028:	f7ff fb70 	bl	800170c <HAL_GetTick>
 800202c:	4602      	mov	r2, r0
 800202e:	68bb      	ldr	r3, [r7, #8]
 8002030:	1ad3      	subs	r3, r2, r3
 8002032:	2b05      	cmp	r3, #5
 8002034:	d90c      	bls.n	8002050 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	2220      	movs	r2, #32
 800203a:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	2200      	movs	r2, #0
 8002040:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	2203      	movs	r2, #3
 8002048:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_TIMEOUT;
 800204c:	2303      	movs	r3, #3
 800204e:	e015      	b.n	800207c <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	f003 0301 	and.w	r3, r3, #1
 800205a:	2b00      	cmp	r3, #0
 800205c:	d1e4      	bne.n	8002028 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002062:	223f      	movs	r2, #63	; 0x3f
 8002064:	409a      	lsls	r2, r3
 8002066:	68fb      	ldr	r3, [r7, #12]
 8002068:	609a      	str	r2, [r3, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	2200      	movs	r2, #0
 800206e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	2201      	movs	r2, #1
 8002076:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  }
  return HAL_OK;
 800207a:	2300      	movs	r3, #0
}
 800207c:	4618      	mov	r0, r3
 800207e:	3710      	adds	r7, #16
 8002080:	46bd      	mov	sp, r7
 8002082:	bd80      	pop	{r7, pc}

08002084 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002084:	b580      	push	{r7, lr}
 8002086:	b086      	sub	sp, #24
 8002088:	af00      	add	r7, sp, #0
 800208a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800208c:	2300      	movs	r3, #0
 800208e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002090:	4b92      	ldr	r3, [pc, #584]	; (80022dc <HAL_DMA_IRQHandler+0x258>)
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	4a92      	ldr	r2, [pc, #584]	; (80022e0 <HAL_DMA_IRQHandler+0x25c>)
 8002096:	fba2 2303 	umull	r2, r3, r2, r3
 800209a:	0a9b      	lsrs	r3, r3, #10
 800209c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80020a2:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80020a4:	693b      	ldr	r3, [r7, #16]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80020ae:	2208      	movs	r2, #8
 80020b0:	409a      	lsls	r2, r3
 80020b2:	68fb      	ldr	r3, [r7, #12]
 80020b4:	4013      	ands	r3, r2
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d01a      	beq.n	80020f0 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	f003 0304 	and.w	r3, r3, #4
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	d013      	beq.n	80020f0 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	681a      	ldr	r2, [r3, #0]
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	f022 0204 	bic.w	r2, r2, #4
 80020d6:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80020dc:	2208      	movs	r2, #8
 80020de:	409a      	lsls	r2, r3
 80020e0:	693b      	ldr	r3, [r7, #16]
 80020e2:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80020e8:	f043 0201 	orr.w	r2, r3, #1
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80020f4:	2201      	movs	r2, #1
 80020f6:	409a      	lsls	r2, r3
 80020f8:	68fb      	ldr	r3, [r7, #12]
 80020fa:	4013      	ands	r3, r2
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	d012      	beq.n	8002126 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	695b      	ldr	r3, [r3, #20]
 8002106:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800210a:	2b00      	cmp	r3, #0
 800210c:	d00b      	beq.n	8002126 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002112:	2201      	movs	r2, #1
 8002114:	409a      	lsls	r2, r3
 8002116:	693b      	ldr	r3, [r7, #16]
 8002118:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800211e:	f043 0202 	orr.w	r2, r3, #2
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800212a:	2204      	movs	r2, #4
 800212c:	409a      	lsls	r2, r3
 800212e:	68fb      	ldr	r3, [r7, #12]
 8002130:	4013      	ands	r3, r2
 8002132:	2b00      	cmp	r3, #0
 8002134:	d012      	beq.n	800215c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	f003 0302 	and.w	r3, r3, #2
 8002140:	2b00      	cmp	r3, #0
 8002142:	d00b      	beq.n	800215c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002148:	2204      	movs	r2, #4
 800214a:	409a      	lsls	r2, r3
 800214c:	693b      	ldr	r3, [r7, #16]
 800214e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002154:	f043 0204 	orr.w	r2, r3, #4
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002160:	2210      	movs	r2, #16
 8002162:	409a      	lsls	r2, r3
 8002164:	68fb      	ldr	r3, [r7, #12]
 8002166:	4013      	ands	r3, r2
 8002168:	2b00      	cmp	r3, #0
 800216a:	d043      	beq.n	80021f4 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	f003 0308 	and.w	r3, r3, #8
 8002176:	2b00      	cmp	r3, #0
 8002178:	d03c      	beq.n	80021f4 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800217e:	2210      	movs	r2, #16
 8002180:	409a      	lsls	r2, r3
 8002182:	693b      	ldr	r3, [r7, #16]
 8002184:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002190:	2b00      	cmp	r3, #0
 8002192:	d018      	beq.n	80021c6 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d108      	bne.n	80021b4 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d024      	beq.n	80021f4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021ae:	6878      	ldr	r0, [r7, #4]
 80021b0:	4798      	blx	r3
 80021b2:	e01f      	b.n	80021f4 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80021b8:	2b00      	cmp	r3, #0
 80021ba:	d01b      	beq.n	80021f4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80021c0:	6878      	ldr	r0, [r7, #4]
 80021c2:	4798      	blx	r3
 80021c4:	e016      	b.n	80021f4 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	d107      	bne.n	80021e4 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	681a      	ldr	r2, [r3, #0]
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	f022 0208 	bic.w	r2, r2, #8
 80021e2:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d003      	beq.n	80021f4 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021f0:	6878      	ldr	r0, [r7, #4]
 80021f2:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80021f8:	2220      	movs	r2, #32
 80021fa:	409a      	lsls	r2, r3
 80021fc:	68fb      	ldr	r3, [r7, #12]
 80021fe:	4013      	ands	r3, r2
 8002200:	2b00      	cmp	r3, #0
 8002202:	f000 808e 	beq.w	8002322 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	f003 0310 	and.w	r3, r3, #16
 8002210:	2b00      	cmp	r3, #0
 8002212:	f000 8086 	beq.w	8002322 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800221a:	2220      	movs	r2, #32
 800221c:	409a      	lsls	r2, r3
 800221e:	693b      	ldr	r3, [r7, #16]
 8002220:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002228:	b2db      	uxtb	r3, r3
 800222a:	2b05      	cmp	r3, #5
 800222c:	d136      	bne.n	800229c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	681a      	ldr	r2, [r3, #0]
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	f022 0216 	bic.w	r2, r2, #22
 800223c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	695a      	ldr	r2, [r3, #20]
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800224c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002252:	2b00      	cmp	r3, #0
 8002254:	d103      	bne.n	800225e <HAL_DMA_IRQHandler+0x1da>
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800225a:	2b00      	cmp	r3, #0
 800225c:	d007      	beq.n	800226e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	681a      	ldr	r2, [r3, #0]
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	f022 0208 	bic.w	r2, r2, #8
 800226c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002272:	223f      	movs	r2, #63	; 0x3f
 8002274:	409a      	lsls	r2, r3
 8002276:	693b      	ldr	r3, [r7, #16]
 8002278:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	2200      	movs	r2, #0
 800227e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	2201      	movs	r2, #1
 8002286:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800228e:	2b00      	cmp	r3, #0
 8002290:	d07d      	beq.n	800238e <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002296:	6878      	ldr	r0, [r7, #4]
 8002298:	4798      	blx	r3
        }
        return;
 800229a:	e078      	b.n	800238e <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d01c      	beq.n	80022e4 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	d108      	bne.n	80022ca <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022bc:	2b00      	cmp	r3, #0
 80022be:	d030      	beq.n	8002322 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022c4:	6878      	ldr	r0, [r7, #4]
 80022c6:	4798      	blx	r3
 80022c8:	e02b      	b.n	8002322 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d027      	beq.n	8002322 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80022d6:	6878      	ldr	r0, [r7, #4]
 80022d8:	4798      	blx	r3
 80022da:	e022      	b.n	8002322 <HAL_DMA_IRQHandler+0x29e>
 80022dc:	20000000 	.word	0x20000000
 80022e0:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d10f      	bne.n	8002312 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	681a      	ldr	r2, [r3, #0]
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	f022 0210 	bic.w	r2, r2, #16
 8002300:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	2200      	movs	r2, #0
 8002306:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	2201      	movs	r2, #1
 800230e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002316:	2b00      	cmp	r3, #0
 8002318:	d003      	beq.n	8002322 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800231e:	6878      	ldr	r0, [r7, #4]
 8002320:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002326:	2b00      	cmp	r3, #0
 8002328:	d032      	beq.n	8002390 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800232e:	f003 0301 	and.w	r3, r3, #1
 8002332:	2b00      	cmp	r3, #0
 8002334:	d022      	beq.n	800237c <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	2205      	movs	r2, #5
 800233a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	681a      	ldr	r2, [r3, #0]
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	f022 0201 	bic.w	r2, r2, #1
 800234c:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800234e:	68bb      	ldr	r3, [r7, #8]
 8002350:	3301      	adds	r3, #1
 8002352:	60bb      	str	r3, [r7, #8]
 8002354:	697a      	ldr	r2, [r7, #20]
 8002356:	429a      	cmp	r2, r3
 8002358:	d307      	bcc.n	800236a <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	f003 0301 	and.w	r3, r3, #1
 8002364:	2b00      	cmp	r3, #0
 8002366:	d1f2      	bne.n	800234e <HAL_DMA_IRQHandler+0x2ca>
 8002368:	e000      	b.n	800236c <HAL_DMA_IRQHandler+0x2e8>
          break;
 800236a:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	2200      	movs	r2, #0
 8002370:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	2201      	movs	r2, #1
 8002378:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002380:	2b00      	cmp	r3, #0
 8002382:	d005      	beq.n	8002390 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002388:	6878      	ldr	r0, [r7, #4]
 800238a:	4798      	blx	r3
 800238c:	e000      	b.n	8002390 <HAL_DMA_IRQHandler+0x30c>
        return;
 800238e:	bf00      	nop
    }
  }
}
 8002390:	3718      	adds	r7, #24
 8002392:	46bd      	mov	sp, r7
 8002394:	bd80      	pop	{r7, pc}
 8002396:	bf00      	nop

08002398 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002398:	b480      	push	{r7}
 800239a:	b085      	sub	sp, #20
 800239c:	af00      	add	r7, sp, #0
 800239e:	60f8      	str	r0, [r7, #12]
 80023a0:	60b9      	str	r1, [r7, #8]
 80023a2:	607a      	str	r2, [r7, #4]
 80023a4:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80023a6:	68fb      	ldr	r3, [r7, #12]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	681a      	ldr	r2, [r3, #0]
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80023b4:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80023b6:	68fb      	ldr	r3, [r7, #12]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	683a      	ldr	r2, [r7, #0]
 80023bc:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80023be:	68fb      	ldr	r3, [r7, #12]
 80023c0:	689b      	ldr	r3, [r3, #8]
 80023c2:	2b40      	cmp	r3, #64	; 0x40
 80023c4:	d108      	bne.n	80023d8 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80023c6:	68fb      	ldr	r3, [r7, #12]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	687a      	ldr	r2, [r7, #4]
 80023cc:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80023ce:	68fb      	ldr	r3, [r7, #12]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	68ba      	ldr	r2, [r7, #8]
 80023d4:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80023d6:	e007      	b.n	80023e8 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	68ba      	ldr	r2, [r7, #8]
 80023de:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80023e0:	68fb      	ldr	r3, [r7, #12]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	687a      	ldr	r2, [r7, #4]
 80023e6:	60da      	str	r2, [r3, #12]
}
 80023e8:	bf00      	nop
 80023ea:	3714      	adds	r7, #20
 80023ec:	46bd      	mov	sp, r7
 80023ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f2:	4770      	bx	lr

080023f4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80023f4:	b480      	push	{r7}
 80023f6:	b085      	sub	sp, #20
 80023f8:	af00      	add	r7, sp, #0
 80023fa:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	b2db      	uxtb	r3, r3
 8002402:	3b10      	subs	r3, #16
 8002404:	4a14      	ldr	r2, [pc, #80]	; (8002458 <DMA_CalcBaseAndBitshift+0x64>)
 8002406:	fba2 2303 	umull	r2, r3, r2, r3
 800240a:	091b      	lsrs	r3, r3, #4
 800240c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800240e:	4a13      	ldr	r2, [pc, #76]	; (800245c <DMA_CalcBaseAndBitshift+0x68>)
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	4413      	add	r3, r2
 8002414:	781b      	ldrb	r3, [r3, #0]
 8002416:	461a      	mov	r2, r3
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 800241c:	68fb      	ldr	r3, [r7, #12]
 800241e:	2b03      	cmp	r3, #3
 8002420:	d909      	bls.n	8002436 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800242a:	f023 0303 	bic.w	r3, r3, #3
 800242e:	1d1a      	adds	r2, r3, #4
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	659a      	str	r2, [r3, #88]	; 0x58
 8002434:	e007      	b.n	8002446 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800243e:	f023 0303 	bic.w	r3, r3, #3
 8002442:	687a      	ldr	r2, [r7, #4]
 8002444:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800244a:	4618      	mov	r0, r3
 800244c:	3714      	adds	r7, #20
 800244e:	46bd      	mov	sp, r7
 8002450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002454:	4770      	bx	lr
 8002456:	bf00      	nop
 8002458:	aaaaaaab 	.word	0xaaaaaaab
 800245c:	08004930 	.word	0x08004930

08002460 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002460:	b480      	push	{r7}
 8002462:	b085      	sub	sp, #20
 8002464:	af00      	add	r7, sp, #0
 8002466:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002468:	2300      	movs	r3, #0
 800246a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002470:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	699b      	ldr	r3, [r3, #24]
 8002476:	2b00      	cmp	r3, #0
 8002478:	d11f      	bne.n	80024ba <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800247a:	68bb      	ldr	r3, [r7, #8]
 800247c:	2b03      	cmp	r3, #3
 800247e:	d855      	bhi.n	800252c <DMA_CheckFifoParam+0xcc>
 8002480:	a201      	add	r2, pc, #4	; (adr r2, 8002488 <DMA_CheckFifoParam+0x28>)
 8002482:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002486:	bf00      	nop
 8002488:	08002499 	.word	0x08002499
 800248c:	080024ab 	.word	0x080024ab
 8002490:	08002499 	.word	0x08002499
 8002494:	0800252d 	.word	0x0800252d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800249c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d045      	beq.n	8002530 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 80024a4:	2301      	movs	r3, #1
 80024a6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80024a8:	e042      	b.n	8002530 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024ae:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80024b2:	d13f      	bne.n	8002534 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 80024b4:	2301      	movs	r3, #1
 80024b6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80024b8:	e03c      	b.n	8002534 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	699b      	ldr	r3, [r3, #24]
 80024be:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80024c2:	d121      	bne.n	8002508 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80024c4:	68bb      	ldr	r3, [r7, #8]
 80024c6:	2b03      	cmp	r3, #3
 80024c8:	d836      	bhi.n	8002538 <DMA_CheckFifoParam+0xd8>
 80024ca:	a201      	add	r2, pc, #4	; (adr r2, 80024d0 <DMA_CheckFifoParam+0x70>)
 80024cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80024d0:	080024e1 	.word	0x080024e1
 80024d4:	080024e7 	.word	0x080024e7
 80024d8:	080024e1 	.word	0x080024e1
 80024dc:	080024f9 	.word	0x080024f9
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80024e0:	2301      	movs	r3, #1
 80024e2:	73fb      	strb	r3, [r7, #15]
      break;
 80024e4:	e02f      	b.n	8002546 <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024ea:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d024      	beq.n	800253c <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 80024f2:	2301      	movs	r3, #1
 80024f4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80024f6:	e021      	b.n	800253c <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024fc:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002500:	d11e      	bne.n	8002540 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 8002502:	2301      	movs	r3, #1
 8002504:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002506:	e01b      	b.n	8002540 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002508:	68bb      	ldr	r3, [r7, #8]
 800250a:	2b02      	cmp	r3, #2
 800250c:	d902      	bls.n	8002514 <DMA_CheckFifoParam+0xb4>
 800250e:	2b03      	cmp	r3, #3
 8002510:	d003      	beq.n	800251a <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002512:	e018      	b.n	8002546 <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8002514:	2301      	movs	r3, #1
 8002516:	73fb      	strb	r3, [r7, #15]
      break;
 8002518:	e015      	b.n	8002546 <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800251e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002522:	2b00      	cmp	r3, #0
 8002524:	d00e      	beq.n	8002544 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 8002526:	2301      	movs	r3, #1
 8002528:	73fb      	strb	r3, [r7, #15]
      break;
 800252a:	e00b      	b.n	8002544 <DMA_CheckFifoParam+0xe4>
      break;
 800252c:	bf00      	nop
 800252e:	e00a      	b.n	8002546 <DMA_CheckFifoParam+0xe6>
      break;
 8002530:	bf00      	nop
 8002532:	e008      	b.n	8002546 <DMA_CheckFifoParam+0xe6>
      break;
 8002534:	bf00      	nop
 8002536:	e006      	b.n	8002546 <DMA_CheckFifoParam+0xe6>
      break;
 8002538:	bf00      	nop
 800253a:	e004      	b.n	8002546 <DMA_CheckFifoParam+0xe6>
      break;
 800253c:	bf00      	nop
 800253e:	e002      	b.n	8002546 <DMA_CheckFifoParam+0xe6>
      break;   
 8002540:	bf00      	nop
 8002542:	e000      	b.n	8002546 <DMA_CheckFifoParam+0xe6>
      break;
 8002544:	bf00      	nop
    }
  } 
  
  return status; 
 8002546:	7bfb      	ldrb	r3, [r7, #15]
}
 8002548:	4618      	mov	r0, r3
 800254a:	3714      	adds	r7, #20
 800254c:	46bd      	mov	sp, r7
 800254e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002552:	4770      	bx	lr

08002554 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002554:	b480      	push	{r7}
 8002556:	b089      	sub	sp, #36	; 0x24
 8002558:	af00      	add	r7, sp, #0
 800255a:	6078      	str	r0, [r7, #4]
 800255c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800255e:	2300      	movs	r3, #0
 8002560:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002562:	2300      	movs	r3, #0
 8002564:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002566:	2300      	movs	r3, #0
 8002568:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800256a:	2300      	movs	r3, #0
 800256c:	61fb      	str	r3, [r7, #28]
 800256e:	e165      	b.n	800283c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002570:	2201      	movs	r2, #1
 8002572:	69fb      	ldr	r3, [r7, #28]
 8002574:	fa02 f303 	lsl.w	r3, r2, r3
 8002578:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800257a:	683b      	ldr	r3, [r7, #0]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	697a      	ldr	r2, [r7, #20]
 8002580:	4013      	ands	r3, r2
 8002582:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002584:	693a      	ldr	r2, [r7, #16]
 8002586:	697b      	ldr	r3, [r7, #20]
 8002588:	429a      	cmp	r2, r3
 800258a:	f040 8154 	bne.w	8002836 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800258e:	683b      	ldr	r3, [r7, #0]
 8002590:	685b      	ldr	r3, [r3, #4]
 8002592:	2b01      	cmp	r3, #1
 8002594:	d00b      	beq.n	80025ae <HAL_GPIO_Init+0x5a>
 8002596:	683b      	ldr	r3, [r7, #0]
 8002598:	685b      	ldr	r3, [r3, #4]
 800259a:	2b02      	cmp	r3, #2
 800259c:	d007      	beq.n	80025ae <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800259e:	683b      	ldr	r3, [r7, #0]
 80025a0:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80025a2:	2b11      	cmp	r3, #17
 80025a4:	d003      	beq.n	80025ae <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80025a6:	683b      	ldr	r3, [r7, #0]
 80025a8:	685b      	ldr	r3, [r3, #4]
 80025aa:	2b12      	cmp	r3, #18
 80025ac:	d130      	bne.n	8002610 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	689b      	ldr	r3, [r3, #8]
 80025b2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80025b4:	69fb      	ldr	r3, [r7, #28]
 80025b6:	005b      	lsls	r3, r3, #1
 80025b8:	2203      	movs	r2, #3
 80025ba:	fa02 f303 	lsl.w	r3, r2, r3
 80025be:	43db      	mvns	r3, r3
 80025c0:	69ba      	ldr	r2, [r7, #24]
 80025c2:	4013      	ands	r3, r2
 80025c4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80025c6:	683b      	ldr	r3, [r7, #0]
 80025c8:	68da      	ldr	r2, [r3, #12]
 80025ca:	69fb      	ldr	r3, [r7, #28]
 80025cc:	005b      	lsls	r3, r3, #1
 80025ce:	fa02 f303 	lsl.w	r3, r2, r3
 80025d2:	69ba      	ldr	r2, [r7, #24]
 80025d4:	4313      	orrs	r3, r2
 80025d6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	69ba      	ldr	r2, [r7, #24]
 80025dc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	685b      	ldr	r3, [r3, #4]
 80025e2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80025e4:	2201      	movs	r2, #1
 80025e6:	69fb      	ldr	r3, [r7, #28]
 80025e8:	fa02 f303 	lsl.w	r3, r2, r3
 80025ec:	43db      	mvns	r3, r3
 80025ee:	69ba      	ldr	r2, [r7, #24]
 80025f0:	4013      	ands	r3, r2
 80025f2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80025f4:	683b      	ldr	r3, [r7, #0]
 80025f6:	685b      	ldr	r3, [r3, #4]
 80025f8:	091b      	lsrs	r3, r3, #4
 80025fa:	f003 0201 	and.w	r2, r3, #1
 80025fe:	69fb      	ldr	r3, [r7, #28]
 8002600:	fa02 f303 	lsl.w	r3, r2, r3
 8002604:	69ba      	ldr	r2, [r7, #24]
 8002606:	4313      	orrs	r3, r2
 8002608:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	69ba      	ldr	r2, [r7, #24]
 800260e:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	68db      	ldr	r3, [r3, #12]
 8002614:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002616:	69fb      	ldr	r3, [r7, #28]
 8002618:	005b      	lsls	r3, r3, #1
 800261a:	2203      	movs	r2, #3
 800261c:	fa02 f303 	lsl.w	r3, r2, r3
 8002620:	43db      	mvns	r3, r3
 8002622:	69ba      	ldr	r2, [r7, #24]
 8002624:	4013      	ands	r3, r2
 8002626:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002628:	683b      	ldr	r3, [r7, #0]
 800262a:	689a      	ldr	r2, [r3, #8]
 800262c:	69fb      	ldr	r3, [r7, #28]
 800262e:	005b      	lsls	r3, r3, #1
 8002630:	fa02 f303 	lsl.w	r3, r2, r3
 8002634:	69ba      	ldr	r2, [r7, #24]
 8002636:	4313      	orrs	r3, r2
 8002638:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	69ba      	ldr	r2, [r7, #24]
 800263e:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002640:	683b      	ldr	r3, [r7, #0]
 8002642:	685b      	ldr	r3, [r3, #4]
 8002644:	2b02      	cmp	r3, #2
 8002646:	d003      	beq.n	8002650 <HAL_GPIO_Init+0xfc>
 8002648:	683b      	ldr	r3, [r7, #0]
 800264a:	685b      	ldr	r3, [r3, #4]
 800264c:	2b12      	cmp	r3, #18
 800264e:	d123      	bne.n	8002698 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002650:	69fb      	ldr	r3, [r7, #28]
 8002652:	08da      	lsrs	r2, r3, #3
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	3208      	adds	r2, #8
 8002658:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800265c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800265e:	69fb      	ldr	r3, [r7, #28]
 8002660:	f003 0307 	and.w	r3, r3, #7
 8002664:	009b      	lsls	r3, r3, #2
 8002666:	220f      	movs	r2, #15
 8002668:	fa02 f303 	lsl.w	r3, r2, r3
 800266c:	43db      	mvns	r3, r3
 800266e:	69ba      	ldr	r2, [r7, #24]
 8002670:	4013      	ands	r3, r2
 8002672:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002674:	683b      	ldr	r3, [r7, #0]
 8002676:	691a      	ldr	r2, [r3, #16]
 8002678:	69fb      	ldr	r3, [r7, #28]
 800267a:	f003 0307 	and.w	r3, r3, #7
 800267e:	009b      	lsls	r3, r3, #2
 8002680:	fa02 f303 	lsl.w	r3, r2, r3
 8002684:	69ba      	ldr	r2, [r7, #24]
 8002686:	4313      	orrs	r3, r2
 8002688:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800268a:	69fb      	ldr	r3, [r7, #28]
 800268c:	08da      	lsrs	r2, r3, #3
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	3208      	adds	r2, #8
 8002692:	69b9      	ldr	r1, [r7, #24]
 8002694:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800269e:	69fb      	ldr	r3, [r7, #28]
 80026a0:	005b      	lsls	r3, r3, #1
 80026a2:	2203      	movs	r2, #3
 80026a4:	fa02 f303 	lsl.w	r3, r2, r3
 80026a8:	43db      	mvns	r3, r3
 80026aa:	69ba      	ldr	r2, [r7, #24]
 80026ac:	4013      	ands	r3, r2
 80026ae:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80026b0:	683b      	ldr	r3, [r7, #0]
 80026b2:	685b      	ldr	r3, [r3, #4]
 80026b4:	f003 0203 	and.w	r2, r3, #3
 80026b8:	69fb      	ldr	r3, [r7, #28]
 80026ba:	005b      	lsls	r3, r3, #1
 80026bc:	fa02 f303 	lsl.w	r3, r2, r3
 80026c0:	69ba      	ldr	r2, [r7, #24]
 80026c2:	4313      	orrs	r3, r2
 80026c4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	69ba      	ldr	r2, [r7, #24]
 80026ca:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80026cc:	683b      	ldr	r3, [r7, #0]
 80026ce:	685b      	ldr	r3, [r3, #4]
 80026d0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	f000 80ae 	beq.w	8002836 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80026da:	2300      	movs	r3, #0
 80026dc:	60fb      	str	r3, [r7, #12]
 80026de:	4b5c      	ldr	r3, [pc, #368]	; (8002850 <HAL_GPIO_Init+0x2fc>)
 80026e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026e2:	4a5b      	ldr	r2, [pc, #364]	; (8002850 <HAL_GPIO_Init+0x2fc>)
 80026e4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80026e8:	6453      	str	r3, [r2, #68]	; 0x44
 80026ea:	4b59      	ldr	r3, [pc, #356]	; (8002850 <HAL_GPIO_Init+0x2fc>)
 80026ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026ee:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80026f2:	60fb      	str	r3, [r7, #12]
 80026f4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80026f6:	4a57      	ldr	r2, [pc, #348]	; (8002854 <HAL_GPIO_Init+0x300>)
 80026f8:	69fb      	ldr	r3, [r7, #28]
 80026fa:	089b      	lsrs	r3, r3, #2
 80026fc:	3302      	adds	r3, #2
 80026fe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002702:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002704:	69fb      	ldr	r3, [r7, #28]
 8002706:	f003 0303 	and.w	r3, r3, #3
 800270a:	009b      	lsls	r3, r3, #2
 800270c:	220f      	movs	r2, #15
 800270e:	fa02 f303 	lsl.w	r3, r2, r3
 8002712:	43db      	mvns	r3, r3
 8002714:	69ba      	ldr	r2, [r7, #24]
 8002716:	4013      	ands	r3, r2
 8002718:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	4a4e      	ldr	r2, [pc, #312]	; (8002858 <HAL_GPIO_Init+0x304>)
 800271e:	4293      	cmp	r3, r2
 8002720:	d025      	beq.n	800276e <HAL_GPIO_Init+0x21a>
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	4a4d      	ldr	r2, [pc, #308]	; (800285c <HAL_GPIO_Init+0x308>)
 8002726:	4293      	cmp	r3, r2
 8002728:	d01f      	beq.n	800276a <HAL_GPIO_Init+0x216>
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	4a4c      	ldr	r2, [pc, #304]	; (8002860 <HAL_GPIO_Init+0x30c>)
 800272e:	4293      	cmp	r3, r2
 8002730:	d019      	beq.n	8002766 <HAL_GPIO_Init+0x212>
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	4a4b      	ldr	r2, [pc, #300]	; (8002864 <HAL_GPIO_Init+0x310>)
 8002736:	4293      	cmp	r3, r2
 8002738:	d013      	beq.n	8002762 <HAL_GPIO_Init+0x20e>
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	4a4a      	ldr	r2, [pc, #296]	; (8002868 <HAL_GPIO_Init+0x314>)
 800273e:	4293      	cmp	r3, r2
 8002740:	d00d      	beq.n	800275e <HAL_GPIO_Init+0x20a>
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	4a49      	ldr	r2, [pc, #292]	; (800286c <HAL_GPIO_Init+0x318>)
 8002746:	4293      	cmp	r3, r2
 8002748:	d007      	beq.n	800275a <HAL_GPIO_Init+0x206>
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	4a48      	ldr	r2, [pc, #288]	; (8002870 <HAL_GPIO_Init+0x31c>)
 800274e:	4293      	cmp	r3, r2
 8002750:	d101      	bne.n	8002756 <HAL_GPIO_Init+0x202>
 8002752:	2306      	movs	r3, #6
 8002754:	e00c      	b.n	8002770 <HAL_GPIO_Init+0x21c>
 8002756:	2307      	movs	r3, #7
 8002758:	e00a      	b.n	8002770 <HAL_GPIO_Init+0x21c>
 800275a:	2305      	movs	r3, #5
 800275c:	e008      	b.n	8002770 <HAL_GPIO_Init+0x21c>
 800275e:	2304      	movs	r3, #4
 8002760:	e006      	b.n	8002770 <HAL_GPIO_Init+0x21c>
 8002762:	2303      	movs	r3, #3
 8002764:	e004      	b.n	8002770 <HAL_GPIO_Init+0x21c>
 8002766:	2302      	movs	r3, #2
 8002768:	e002      	b.n	8002770 <HAL_GPIO_Init+0x21c>
 800276a:	2301      	movs	r3, #1
 800276c:	e000      	b.n	8002770 <HAL_GPIO_Init+0x21c>
 800276e:	2300      	movs	r3, #0
 8002770:	69fa      	ldr	r2, [r7, #28]
 8002772:	f002 0203 	and.w	r2, r2, #3
 8002776:	0092      	lsls	r2, r2, #2
 8002778:	4093      	lsls	r3, r2
 800277a:	69ba      	ldr	r2, [r7, #24]
 800277c:	4313      	orrs	r3, r2
 800277e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002780:	4934      	ldr	r1, [pc, #208]	; (8002854 <HAL_GPIO_Init+0x300>)
 8002782:	69fb      	ldr	r3, [r7, #28]
 8002784:	089b      	lsrs	r3, r3, #2
 8002786:	3302      	adds	r3, #2
 8002788:	69ba      	ldr	r2, [r7, #24]
 800278a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800278e:	4b39      	ldr	r3, [pc, #228]	; (8002874 <HAL_GPIO_Init+0x320>)
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002794:	693b      	ldr	r3, [r7, #16]
 8002796:	43db      	mvns	r3, r3
 8002798:	69ba      	ldr	r2, [r7, #24]
 800279a:	4013      	ands	r3, r2
 800279c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800279e:	683b      	ldr	r3, [r7, #0]
 80027a0:	685b      	ldr	r3, [r3, #4]
 80027a2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d003      	beq.n	80027b2 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80027aa:	69ba      	ldr	r2, [r7, #24]
 80027ac:	693b      	ldr	r3, [r7, #16]
 80027ae:	4313      	orrs	r3, r2
 80027b0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80027b2:	4a30      	ldr	r2, [pc, #192]	; (8002874 <HAL_GPIO_Init+0x320>)
 80027b4:	69bb      	ldr	r3, [r7, #24]
 80027b6:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80027b8:	4b2e      	ldr	r3, [pc, #184]	; (8002874 <HAL_GPIO_Init+0x320>)
 80027ba:	685b      	ldr	r3, [r3, #4]
 80027bc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80027be:	693b      	ldr	r3, [r7, #16]
 80027c0:	43db      	mvns	r3, r3
 80027c2:	69ba      	ldr	r2, [r7, #24]
 80027c4:	4013      	ands	r3, r2
 80027c6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80027c8:	683b      	ldr	r3, [r7, #0]
 80027ca:	685b      	ldr	r3, [r3, #4]
 80027cc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d003      	beq.n	80027dc <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80027d4:	69ba      	ldr	r2, [r7, #24]
 80027d6:	693b      	ldr	r3, [r7, #16]
 80027d8:	4313      	orrs	r3, r2
 80027da:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80027dc:	4a25      	ldr	r2, [pc, #148]	; (8002874 <HAL_GPIO_Init+0x320>)
 80027de:	69bb      	ldr	r3, [r7, #24]
 80027e0:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80027e2:	4b24      	ldr	r3, [pc, #144]	; (8002874 <HAL_GPIO_Init+0x320>)
 80027e4:	689b      	ldr	r3, [r3, #8]
 80027e6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80027e8:	693b      	ldr	r3, [r7, #16]
 80027ea:	43db      	mvns	r3, r3
 80027ec:	69ba      	ldr	r2, [r7, #24]
 80027ee:	4013      	ands	r3, r2
 80027f0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80027f2:	683b      	ldr	r3, [r7, #0]
 80027f4:	685b      	ldr	r3, [r3, #4]
 80027f6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d003      	beq.n	8002806 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80027fe:	69ba      	ldr	r2, [r7, #24]
 8002800:	693b      	ldr	r3, [r7, #16]
 8002802:	4313      	orrs	r3, r2
 8002804:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002806:	4a1b      	ldr	r2, [pc, #108]	; (8002874 <HAL_GPIO_Init+0x320>)
 8002808:	69bb      	ldr	r3, [r7, #24]
 800280a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800280c:	4b19      	ldr	r3, [pc, #100]	; (8002874 <HAL_GPIO_Init+0x320>)
 800280e:	68db      	ldr	r3, [r3, #12]
 8002810:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002812:	693b      	ldr	r3, [r7, #16]
 8002814:	43db      	mvns	r3, r3
 8002816:	69ba      	ldr	r2, [r7, #24]
 8002818:	4013      	ands	r3, r2
 800281a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800281c:	683b      	ldr	r3, [r7, #0]
 800281e:	685b      	ldr	r3, [r3, #4]
 8002820:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002824:	2b00      	cmp	r3, #0
 8002826:	d003      	beq.n	8002830 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8002828:	69ba      	ldr	r2, [r7, #24]
 800282a:	693b      	ldr	r3, [r7, #16]
 800282c:	4313      	orrs	r3, r2
 800282e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002830:	4a10      	ldr	r2, [pc, #64]	; (8002874 <HAL_GPIO_Init+0x320>)
 8002832:	69bb      	ldr	r3, [r7, #24]
 8002834:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002836:	69fb      	ldr	r3, [r7, #28]
 8002838:	3301      	adds	r3, #1
 800283a:	61fb      	str	r3, [r7, #28]
 800283c:	69fb      	ldr	r3, [r7, #28]
 800283e:	2b0f      	cmp	r3, #15
 8002840:	f67f ae96 	bls.w	8002570 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002844:	bf00      	nop
 8002846:	3724      	adds	r7, #36	; 0x24
 8002848:	46bd      	mov	sp, r7
 800284a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800284e:	4770      	bx	lr
 8002850:	40023800 	.word	0x40023800
 8002854:	40013800 	.word	0x40013800
 8002858:	40020000 	.word	0x40020000
 800285c:	40020400 	.word	0x40020400
 8002860:	40020800 	.word	0x40020800
 8002864:	40020c00 	.word	0x40020c00
 8002868:	40021000 	.word	0x40021000
 800286c:	40021400 	.word	0x40021400
 8002870:	40021800 	.word	0x40021800
 8002874:	40013c00 	.word	0x40013c00

08002878 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002878:	b480      	push	{r7}
 800287a:	b083      	sub	sp, #12
 800287c:	af00      	add	r7, sp, #0
 800287e:	6078      	str	r0, [r7, #4]
 8002880:	460b      	mov	r3, r1
 8002882:	807b      	strh	r3, [r7, #2]
 8002884:	4613      	mov	r3, r2
 8002886:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002888:	787b      	ldrb	r3, [r7, #1]
 800288a:	2b00      	cmp	r3, #0
 800288c:	d003      	beq.n	8002896 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800288e:	887a      	ldrh	r2, [r7, #2]
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002894:	e003      	b.n	800289e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002896:	887b      	ldrh	r3, [r7, #2]
 8002898:	041a      	lsls	r2, r3, #16
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	619a      	str	r2, [r3, #24]
}
 800289e:	bf00      	nop
 80028a0:	370c      	adds	r7, #12
 80028a2:	46bd      	mov	sp, r7
 80028a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028a8:	4770      	bx	lr
	...

080028ac <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 80028ac:	b580      	push	{r7, lr}
 80028ae:	b082      	sub	sp, #8
 80028b0:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 80028b2:	2300      	movs	r3, #0
 80028b4:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 80028b6:	2300      	movs	r3, #0
 80028b8:	603b      	str	r3, [r7, #0]
 80028ba:	4b20      	ldr	r3, [pc, #128]	; (800293c <HAL_PWREx_EnableOverDrive+0x90>)
 80028bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028be:	4a1f      	ldr	r2, [pc, #124]	; (800293c <HAL_PWREx_EnableOverDrive+0x90>)
 80028c0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80028c4:	6413      	str	r3, [r2, #64]	; 0x40
 80028c6:	4b1d      	ldr	r3, [pc, #116]	; (800293c <HAL_PWREx_EnableOverDrive+0x90>)
 80028c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028ca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80028ce:	603b      	str	r3, [r7, #0]
 80028d0:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 80028d2:	4b1b      	ldr	r3, [pc, #108]	; (8002940 <HAL_PWREx_EnableOverDrive+0x94>)
 80028d4:	2201      	movs	r2, #1
 80028d6:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80028d8:	f7fe ff18 	bl	800170c <HAL_GetTick>
 80028dc:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80028de:	e009      	b.n	80028f4 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80028e0:	f7fe ff14 	bl	800170c <HAL_GetTick>
 80028e4:	4602      	mov	r2, r0
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	1ad3      	subs	r3, r2, r3
 80028ea:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80028ee:	d901      	bls.n	80028f4 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 80028f0:	2303      	movs	r3, #3
 80028f2:	e01f      	b.n	8002934 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80028f4:	4b13      	ldr	r3, [pc, #76]	; (8002944 <HAL_PWREx_EnableOverDrive+0x98>)
 80028f6:	685b      	ldr	r3, [r3, #4]
 80028f8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80028fc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002900:	d1ee      	bne.n	80028e0 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8002902:	4b11      	ldr	r3, [pc, #68]	; (8002948 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002904:	2201      	movs	r2, #1
 8002906:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002908:	f7fe ff00 	bl	800170c <HAL_GetTick>
 800290c:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800290e:	e009      	b.n	8002924 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8002910:	f7fe fefc 	bl	800170c <HAL_GetTick>
 8002914:	4602      	mov	r2, r0
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	1ad3      	subs	r3, r2, r3
 800291a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800291e:	d901      	bls.n	8002924 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8002920:	2303      	movs	r3, #3
 8002922:	e007      	b.n	8002934 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8002924:	4b07      	ldr	r3, [pc, #28]	; (8002944 <HAL_PWREx_EnableOverDrive+0x98>)
 8002926:	685b      	ldr	r3, [r3, #4]
 8002928:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800292c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002930:	d1ee      	bne.n	8002910 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 8002932:	2300      	movs	r3, #0
}
 8002934:	4618      	mov	r0, r3
 8002936:	3708      	adds	r7, #8
 8002938:	46bd      	mov	sp, r7
 800293a:	bd80      	pop	{r7, pc}
 800293c:	40023800 	.word	0x40023800
 8002940:	420e0040 	.word	0x420e0040
 8002944:	40007000 	.word	0x40007000
 8002948:	420e0044 	.word	0x420e0044

0800294c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800294c:	b580      	push	{r7, lr}
 800294e:	b084      	sub	sp, #16
 8002950:	af00      	add	r7, sp, #0
 8002952:	6078      	str	r0, [r7, #4]
 8002954:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	2b00      	cmp	r3, #0
 800295a:	d101      	bne.n	8002960 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800295c:	2301      	movs	r3, #1
 800295e:	e0cc      	b.n	8002afa <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002960:	4b68      	ldr	r3, [pc, #416]	; (8002b04 <HAL_RCC_ClockConfig+0x1b8>)
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	f003 030f 	and.w	r3, r3, #15
 8002968:	683a      	ldr	r2, [r7, #0]
 800296a:	429a      	cmp	r2, r3
 800296c:	d90c      	bls.n	8002988 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800296e:	4b65      	ldr	r3, [pc, #404]	; (8002b04 <HAL_RCC_ClockConfig+0x1b8>)
 8002970:	683a      	ldr	r2, [r7, #0]
 8002972:	b2d2      	uxtb	r2, r2
 8002974:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002976:	4b63      	ldr	r3, [pc, #396]	; (8002b04 <HAL_RCC_ClockConfig+0x1b8>)
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	f003 030f 	and.w	r3, r3, #15
 800297e:	683a      	ldr	r2, [r7, #0]
 8002980:	429a      	cmp	r2, r3
 8002982:	d001      	beq.n	8002988 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002984:	2301      	movs	r3, #1
 8002986:	e0b8      	b.n	8002afa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	f003 0302 	and.w	r3, r3, #2
 8002990:	2b00      	cmp	r3, #0
 8002992:	d020      	beq.n	80029d6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	f003 0304 	and.w	r3, r3, #4
 800299c:	2b00      	cmp	r3, #0
 800299e:	d005      	beq.n	80029ac <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80029a0:	4b59      	ldr	r3, [pc, #356]	; (8002b08 <HAL_RCC_ClockConfig+0x1bc>)
 80029a2:	689b      	ldr	r3, [r3, #8]
 80029a4:	4a58      	ldr	r2, [pc, #352]	; (8002b08 <HAL_RCC_ClockConfig+0x1bc>)
 80029a6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80029aa:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	f003 0308 	and.w	r3, r3, #8
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d005      	beq.n	80029c4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80029b8:	4b53      	ldr	r3, [pc, #332]	; (8002b08 <HAL_RCC_ClockConfig+0x1bc>)
 80029ba:	689b      	ldr	r3, [r3, #8]
 80029bc:	4a52      	ldr	r2, [pc, #328]	; (8002b08 <HAL_RCC_ClockConfig+0x1bc>)
 80029be:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80029c2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80029c4:	4b50      	ldr	r3, [pc, #320]	; (8002b08 <HAL_RCC_ClockConfig+0x1bc>)
 80029c6:	689b      	ldr	r3, [r3, #8]
 80029c8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	689b      	ldr	r3, [r3, #8]
 80029d0:	494d      	ldr	r1, [pc, #308]	; (8002b08 <HAL_RCC_ClockConfig+0x1bc>)
 80029d2:	4313      	orrs	r3, r2
 80029d4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	f003 0301 	and.w	r3, r3, #1
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d044      	beq.n	8002a6c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	685b      	ldr	r3, [r3, #4]
 80029e6:	2b01      	cmp	r3, #1
 80029e8:	d107      	bne.n	80029fa <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80029ea:	4b47      	ldr	r3, [pc, #284]	; (8002b08 <HAL_RCC_ClockConfig+0x1bc>)
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	d119      	bne.n	8002a2a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80029f6:	2301      	movs	r3, #1
 80029f8:	e07f      	b.n	8002afa <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	685b      	ldr	r3, [r3, #4]
 80029fe:	2b02      	cmp	r3, #2
 8002a00:	d003      	beq.n	8002a0a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002a06:	2b03      	cmp	r3, #3
 8002a08:	d107      	bne.n	8002a1a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002a0a:	4b3f      	ldr	r3, [pc, #252]	; (8002b08 <HAL_RCC_ClockConfig+0x1bc>)
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d109      	bne.n	8002a2a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002a16:	2301      	movs	r3, #1
 8002a18:	e06f      	b.n	8002afa <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002a1a:	4b3b      	ldr	r3, [pc, #236]	; (8002b08 <HAL_RCC_ClockConfig+0x1bc>)
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	f003 0302 	and.w	r3, r3, #2
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d101      	bne.n	8002a2a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002a26:	2301      	movs	r3, #1
 8002a28:	e067      	b.n	8002afa <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002a2a:	4b37      	ldr	r3, [pc, #220]	; (8002b08 <HAL_RCC_ClockConfig+0x1bc>)
 8002a2c:	689b      	ldr	r3, [r3, #8]
 8002a2e:	f023 0203 	bic.w	r2, r3, #3
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	685b      	ldr	r3, [r3, #4]
 8002a36:	4934      	ldr	r1, [pc, #208]	; (8002b08 <HAL_RCC_ClockConfig+0x1bc>)
 8002a38:	4313      	orrs	r3, r2
 8002a3a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002a3c:	f7fe fe66 	bl	800170c <HAL_GetTick>
 8002a40:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002a42:	e00a      	b.n	8002a5a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002a44:	f7fe fe62 	bl	800170c <HAL_GetTick>
 8002a48:	4602      	mov	r2, r0
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	1ad3      	subs	r3, r2, r3
 8002a4e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002a52:	4293      	cmp	r3, r2
 8002a54:	d901      	bls.n	8002a5a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002a56:	2303      	movs	r3, #3
 8002a58:	e04f      	b.n	8002afa <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002a5a:	4b2b      	ldr	r3, [pc, #172]	; (8002b08 <HAL_RCC_ClockConfig+0x1bc>)
 8002a5c:	689b      	ldr	r3, [r3, #8]
 8002a5e:	f003 020c 	and.w	r2, r3, #12
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	685b      	ldr	r3, [r3, #4]
 8002a66:	009b      	lsls	r3, r3, #2
 8002a68:	429a      	cmp	r2, r3
 8002a6a:	d1eb      	bne.n	8002a44 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002a6c:	4b25      	ldr	r3, [pc, #148]	; (8002b04 <HAL_RCC_ClockConfig+0x1b8>)
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	f003 030f 	and.w	r3, r3, #15
 8002a74:	683a      	ldr	r2, [r7, #0]
 8002a76:	429a      	cmp	r2, r3
 8002a78:	d20c      	bcs.n	8002a94 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a7a:	4b22      	ldr	r3, [pc, #136]	; (8002b04 <HAL_RCC_ClockConfig+0x1b8>)
 8002a7c:	683a      	ldr	r2, [r7, #0]
 8002a7e:	b2d2      	uxtb	r2, r2
 8002a80:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002a82:	4b20      	ldr	r3, [pc, #128]	; (8002b04 <HAL_RCC_ClockConfig+0x1b8>)
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	f003 030f 	and.w	r3, r3, #15
 8002a8a:	683a      	ldr	r2, [r7, #0]
 8002a8c:	429a      	cmp	r2, r3
 8002a8e:	d001      	beq.n	8002a94 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002a90:	2301      	movs	r3, #1
 8002a92:	e032      	b.n	8002afa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	f003 0304 	and.w	r3, r3, #4
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	d008      	beq.n	8002ab2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002aa0:	4b19      	ldr	r3, [pc, #100]	; (8002b08 <HAL_RCC_ClockConfig+0x1bc>)
 8002aa2:	689b      	ldr	r3, [r3, #8]
 8002aa4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	68db      	ldr	r3, [r3, #12]
 8002aac:	4916      	ldr	r1, [pc, #88]	; (8002b08 <HAL_RCC_ClockConfig+0x1bc>)
 8002aae:	4313      	orrs	r3, r2
 8002ab0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	f003 0308 	and.w	r3, r3, #8
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d009      	beq.n	8002ad2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002abe:	4b12      	ldr	r3, [pc, #72]	; (8002b08 <HAL_RCC_ClockConfig+0x1bc>)
 8002ac0:	689b      	ldr	r3, [r3, #8]
 8002ac2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	691b      	ldr	r3, [r3, #16]
 8002aca:	00db      	lsls	r3, r3, #3
 8002acc:	490e      	ldr	r1, [pc, #56]	; (8002b08 <HAL_RCC_ClockConfig+0x1bc>)
 8002ace:	4313      	orrs	r3, r2
 8002ad0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002ad2:	f000 f821 	bl	8002b18 <HAL_RCC_GetSysClockFreq>
 8002ad6:	4601      	mov	r1, r0
 8002ad8:	4b0b      	ldr	r3, [pc, #44]	; (8002b08 <HAL_RCC_ClockConfig+0x1bc>)
 8002ada:	689b      	ldr	r3, [r3, #8]
 8002adc:	091b      	lsrs	r3, r3, #4
 8002ade:	f003 030f 	and.w	r3, r3, #15
 8002ae2:	4a0a      	ldr	r2, [pc, #40]	; (8002b0c <HAL_RCC_ClockConfig+0x1c0>)
 8002ae4:	5cd3      	ldrb	r3, [r2, r3]
 8002ae6:	fa21 f303 	lsr.w	r3, r1, r3
 8002aea:	4a09      	ldr	r2, [pc, #36]	; (8002b10 <HAL_RCC_ClockConfig+0x1c4>)
 8002aec:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8002aee:	4b09      	ldr	r3, [pc, #36]	; (8002b14 <HAL_RCC_ClockConfig+0x1c8>)
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	4618      	mov	r0, r3
 8002af4:	f7fe fdc6 	bl	8001684 <HAL_InitTick>

  return HAL_OK;
 8002af8:	2300      	movs	r3, #0
}
 8002afa:	4618      	mov	r0, r3
 8002afc:	3710      	adds	r7, #16
 8002afe:	46bd      	mov	sp, r7
 8002b00:	bd80      	pop	{r7, pc}
 8002b02:	bf00      	nop
 8002b04:	40023c00 	.word	0x40023c00
 8002b08:	40023800 	.word	0x40023800
 8002b0c:	08004920 	.word	0x08004920
 8002b10:	20000000 	.word	0x20000000
 8002b14:	20000004 	.word	0x20000004

08002b18 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002b18:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002b1a:	b087      	sub	sp, #28
 8002b1c:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002b1e:	2300      	movs	r3, #0
 8002b20:	60fb      	str	r3, [r7, #12]
  uint32_t pllvco = 0U;
 8002b22:	2300      	movs	r3, #0
 8002b24:	617b      	str	r3, [r7, #20]
  uint32_t pllp = 0U;
 8002b26:	2300      	movs	r3, #0
 8002b28:	60bb      	str	r3, [r7, #8]
  uint32_t pllr = 0U;
 8002b2a:	2300      	movs	r3, #0
 8002b2c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002b2e:	2300      	movs	r3, #0
 8002b30:	613b      	str	r3, [r7, #16]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002b32:	4bc6      	ldr	r3, [pc, #792]	; (8002e4c <HAL_RCC_GetSysClockFreq+0x334>)
 8002b34:	689b      	ldr	r3, [r3, #8]
 8002b36:	f003 030c 	and.w	r3, r3, #12
 8002b3a:	2b0c      	cmp	r3, #12
 8002b3c:	f200 817e 	bhi.w	8002e3c <HAL_RCC_GetSysClockFreq+0x324>
 8002b40:	a201      	add	r2, pc, #4	; (adr r2, 8002b48 <HAL_RCC_GetSysClockFreq+0x30>)
 8002b42:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b46:	bf00      	nop
 8002b48:	08002b7d 	.word	0x08002b7d
 8002b4c:	08002e3d 	.word	0x08002e3d
 8002b50:	08002e3d 	.word	0x08002e3d
 8002b54:	08002e3d 	.word	0x08002e3d
 8002b58:	08002b83 	.word	0x08002b83
 8002b5c:	08002e3d 	.word	0x08002e3d
 8002b60:	08002e3d 	.word	0x08002e3d
 8002b64:	08002e3d 	.word	0x08002e3d
 8002b68:	08002b89 	.word	0x08002b89
 8002b6c:	08002e3d 	.word	0x08002e3d
 8002b70:	08002e3d 	.word	0x08002e3d
 8002b74:	08002e3d 	.word	0x08002e3d
 8002b78:	08002ce5 	.word	0x08002ce5
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002b7c:	4bb4      	ldr	r3, [pc, #720]	; (8002e50 <HAL_RCC_GetSysClockFreq+0x338>)
 8002b7e:	613b      	str	r3, [r7, #16]
       break;
 8002b80:	e15f      	b.n	8002e42 <HAL_RCC_GetSysClockFreq+0x32a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002b82:	4bb4      	ldr	r3, [pc, #720]	; (8002e54 <HAL_RCC_GetSysClockFreq+0x33c>)
 8002b84:	613b      	str	r3, [r7, #16]
      break;
 8002b86:	e15c      	b.n	8002e42 <HAL_RCC_GetSysClockFreq+0x32a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002b88:	4bb0      	ldr	r3, [pc, #704]	; (8002e4c <HAL_RCC_GetSysClockFreq+0x334>)
 8002b8a:	685b      	ldr	r3, [r3, #4]
 8002b8c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002b90:	60fb      	str	r3, [r7, #12]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002b92:	4bae      	ldr	r3, [pc, #696]	; (8002e4c <HAL_RCC_GetSysClockFreq+0x334>)
 8002b94:	685b      	ldr	r3, [r3, #4]
 8002b96:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d04a      	beq.n	8002c34 <HAL_RCC_GetSysClockFreq+0x11c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002b9e:	4bab      	ldr	r3, [pc, #684]	; (8002e4c <HAL_RCC_GetSysClockFreq+0x334>)
 8002ba0:	685b      	ldr	r3, [r3, #4]
 8002ba2:	099b      	lsrs	r3, r3, #6
 8002ba4:	f04f 0400 	mov.w	r4, #0
 8002ba8:	f240 11ff 	movw	r1, #511	; 0x1ff
 8002bac:	f04f 0200 	mov.w	r2, #0
 8002bb0:	ea03 0501 	and.w	r5, r3, r1
 8002bb4:	ea04 0602 	and.w	r6, r4, r2
 8002bb8:	4629      	mov	r1, r5
 8002bba:	4632      	mov	r2, r6
 8002bbc:	f04f 0300 	mov.w	r3, #0
 8002bc0:	f04f 0400 	mov.w	r4, #0
 8002bc4:	0154      	lsls	r4, r2, #5
 8002bc6:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8002bca:	014b      	lsls	r3, r1, #5
 8002bcc:	4619      	mov	r1, r3
 8002bce:	4622      	mov	r2, r4
 8002bd0:	1b49      	subs	r1, r1, r5
 8002bd2:	eb62 0206 	sbc.w	r2, r2, r6
 8002bd6:	f04f 0300 	mov.w	r3, #0
 8002bda:	f04f 0400 	mov.w	r4, #0
 8002bde:	0194      	lsls	r4, r2, #6
 8002be0:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8002be4:	018b      	lsls	r3, r1, #6
 8002be6:	1a5b      	subs	r3, r3, r1
 8002be8:	eb64 0402 	sbc.w	r4, r4, r2
 8002bec:	f04f 0100 	mov.w	r1, #0
 8002bf0:	f04f 0200 	mov.w	r2, #0
 8002bf4:	00e2      	lsls	r2, r4, #3
 8002bf6:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8002bfa:	00d9      	lsls	r1, r3, #3
 8002bfc:	460b      	mov	r3, r1
 8002bfe:	4614      	mov	r4, r2
 8002c00:	195b      	adds	r3, r3, r5
 8002c02:	eb44 0406 	adc.w	r4, r4, r6
 8002c06:	f04f 0100 	mov.w	r1, #0
 8002c0a:	f04f 0200 	mov.w	r2, #0
 8002c0e:	0262      	lsls	r2, r4, #9
 8002c10:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8002c14:	0259      	lsls	r1, r3, #9
 8002c16:	460b      	mov	r3, r1
 8002c18:	4614      	mov	r4, r2
 8002c1a:	4618      	mov	r0, r3
 8002c1c:	4621      	mov	r1, r4
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	f04f 0400 	mov.w	r4, #0
 8002c24:	461a      	mov	r2, r3
 8002c26:	4623      	mov	r3, r4
 8002c28:	f7fd ff8c 	bl	8000b44 <__aeabi_uldivmod>
 8002c2c:	4603      	mov	r3, r0
 8002c2e:	460c      	mov	r4, r1
 8002c30:	617b      	str	r3, [r7, #20]
 8002c32:	e049      	b.n	8002cc8 <HAL_RCC_GetSysClockFreq+0x1b0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002c34:	4b85      	ldr	r3, [pc, #532]	; (8002e4c <HAL_RCC_GetSysClockFreq+0x334>)
 8002c36:	685b      	ldr	r3, [r3, #4]
 8002c38:	099b      	lsrs	r3, r3, #6
 8002c3a:	f04f 0400 	mov.w	r4, #0
 8002c3e:	f240 11ff 	movw	r1, #511	; 0x1ff
 8002c42:	f04f 0200 	mov.w	r2, #0
 8002c46:	ea03 0501 	and.w	r5, r3, r1
 8002c4a:	ea04 0602 	and.w	r6, r4, r2
 8002c4e:	4629      	mov	r1, r5
 8002c50:	4632      	mov	r2, r6
 8002c52:	f04f 0300 	mov.w	r3, #0
 8002c56:	f04f 0400 	mov.w	r4, #0
 8002c5a:	0154      	lsls	r4, r2, #5
 8002c5c:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8002c60:	014b      	lsls	r3, r1, #5
 8002c62:	4619      	mov	r1, r3
 8002c64:	4622      	mov	r2, r4
 8002c66:	1b49      	subs	r1, r1, r5
 8002c68:	eb62 0206 	sbc.w	r2, r2, r6
 8002c6c:	f04f 0300 	mov.w	r3, #0
 8002c70:	f04f 0400 	mov.w	r4, #0
 8002c74:	0194      	lsls	r4, r2, #6
 8002c76:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8002c7a:	018b      	lsls	r3, r1, #6
 8002c7c:	1a5b      	subs	r3, r3, r1
 8002c7e:	eb64 0402 	sbc.w	r4, r4, r2
 8002c82:	f04f 0100 	mov.w	r1, #0
 8002c86:	f04f 0200 	mov.w	r2, #0
 8002c8a:	00e2      	lsls	r2, r4, #3
 8002c8c:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8002c90:	00d9      	lsls	r1, r3, #3
 8002c92:	460b      	mov	r3, r1
 8002c94:	4614      	mov	r4, r2
 8002c96:	195b      	adds	r3, r3, r5
 8002c98:	eb44 0406 	adc.w	r4, r4, r6
 8002c9c:	f04f 0100 	mov.w	r1, #0
 8002ca0:	f04f 0200 	mov.w	r2, #0
 8002ca4:	02a2      	lsls	r2, r4, #10
 8002ca6:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8002caa:	0299      	lsls	r1, r3, #10
 8002cac:	460b      	mov	r3, r1
 8002cae:	4614      	mov	r4, r2
 8002cb0:	4618      	mov	r0, r3
 8002cb2:	4621      	mov	r1, r4
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	f04f 0400 	mov.w	r4, #0
 8002cba:	461a      	mov	r2, r3
 8002cbc:	4623      	mov	r3, r4
 8002cbe:	f7fd ff41 	bl	8000b44 <__aeabi_uldivmod>
 8002cc2:	4603      	mov	r3, r0
 8002cc4:	460c      	mov	r4, r1
 8002cc6:	617b      	str	r3, [r7, #20]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002cc8:	4b60      	ldr	r3, [pc, #384]	; (8002e4c <HAL_RCC_GetSysClockFreq+0x334>)
 8002cca:	685b      	ldr	r3, [r3, #4]
 8002ccc:	0c1b      	lsrs	r3, r3, #16
 8002cce:	f003 0303 	and.w	r3, r3, #3
 8002cd2:	3301      	adds	r3, #1
 8002cd4:	005b      	lsls	r3, r3, #1
 8002cd6:	60bb      	str	r3, [r7, #8]

      sysclockfreq = pllvco/pllp;
 8002cd8:	697a      	ldr	r2, [r7, #20]
 8002cda:	68bb      	ldr	r3, [r7, #8]
 8002cdc:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ce0:	613b      	str	r3, [r7, #16]
      break;
 8002ce2:	e0ae      	b.n	8002e42 <HAL_RCC_GetSysClockFreq+0x32a>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002ce4:	4b59      	ldr	r3, [pc, #356]	; (8002e4c <HAL_RCC_GetSysClockFreq+0x334>)
 8002ce6:	685b      	ldr	r3, [r3, #4]
 8002ce8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002cec:	60fb      	str	r3, [r7, #12]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002cee:	4b57      	ldr	r3, [pc, #348]	; (8002e4c <HAL_RCC_GetSysClockFreq+0x334>)
 8002cf0:	685b      	ldr	r3, [r3, #4]
 8002cf2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d04a      	beq.n	8002d90 <HAL_RCC_GetSysClockFreq+0x278>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002cfa:	4b54      	ldr	r3, [pc, #336]	; (8002e4c <HAL_RCC_GetSysClockFreq+0x334>)
 8002cfc:	685b      	ldr	r3, [r3, #4]
 8002cfe:	099b      	lsrs	r3, r3, #6
 8002d00:	f04f 0400 	mov.w	r4, #0
 8002d04:	f240 11ff 	movw	r1, #511	; 0x1ff
 8002d08:	f04f 0200 	mov.w	r2, #0
 8002d0c:	ea03 0501 	and.w	r5, r3, r1
 8002d10:	ea04 0602 	and.w	r6, r4, r2
 8002d14:	4629      	mov	r1, r5
 8002d16:	4632      	mov	r2, r6
 8002d18:	f04f 0300 	mov.w	r3, #0
 8002d1c:	f04f 0400 	mov.w	r4, #0
 8002d20:	0154      	lsls	r4, r2, #5
 8002d22:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8002d26:	014b      	lsls	r3, r1, #5
 8002d28:	4619      	mov	r1, r3
 8002d2a:	4622      	mov	r2, r4
 8002d2c:	1b49      	subs	r1, r1, r5
 8002d2e:	eb62 0206 	sbc.w	r2, r2, r6
 8002d32:	f04f 0300 	mov.w	r3, #0
 8002d36:	f04f 0400 	mov.w	r4, #0
 8002d3a:	0194      	lsls	r4, r2, #6
 8002d3c:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8002d40:	018b      	lsls	r3, r1, #6
 8002d42:	1a5b      	subs	r3, r3, r1
 8002d44:	eb64 0402 	sbc.w	r4, r4, r2
 8002d48:	f04f 0100 	mov.w	r1, #0
 8002d4c:	f04f 0200 	mov.w	r2, #0
 8002d50:	00e2      	lsls	r2, r4, #3
 8002d52:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8002d56:	00d9      	lsls	r1, r3, #3
 8002d58:	460b      	mov	r3, r1
 8002d5a:	4614      	mov	r4, r2
 8002d5c:	195b      	adds	r3, r3, r5
 8002d5e:	eb44 0406 	adc.w	r4, r4, r6
 8002d62:	f04f 0100 	mov.w	r1, #0
 8002d66:	f04f 0200 	mov.w	r2, #0
 8002d6a:	0262      	lsls	r2, r4, #9
 8002d6c:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8002d70:	0259      	lsls	r1, r3, #9
 8002d72:	460b      	mov	r3, r1
 8002d74:	4614      	mov	r4, r2
 8002d76:	4618      	mov	r0, r3
 8002d78:	4621      	mov	r1, r4
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	f04f 0400 	mov.w	r4, #0
 8002d80:	461a      	mov	r2, r3
 8002d82:	4623      	mov	r3, r4
 8002d84:	f7fd fede 	bl	8000b44 <__aeabi_uldivmod>
 8002d88:	4603      	mov	r3, r0
 8002d8a:	460c      	mov	r4, r1
 8002d8c:	617b      	str	r3, [r7, #20]
 8002d8e:	e049      	b.n	8002e24 <HAL_RCC_GetSysClockFreq+0x30c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002d90:	4b2e      	ldr	r3, [pc, #184]	; (8002e4c <HAL_RCC_GetSysClockFreq+0x334>)
 8002d92:	685b      	ldr	r3, [r3, #4]
 8002d94:	099b      	lsrs	r3, r3, #6
 8002d96:	f04f 0400 	mov.w	r4, #0
 8002d9a:	f240 11ff 	movw	r1, #511	; 0x1ff
 8002d9e:	f04f 0200 	mov.w	r2, #0
 8002da2:	ea03 0501 	and.w	r5, r3, r1
 8002da6:	ea04 0602 	and.w	r6, r4, r2
 8002daa:	4629      	mov	r1, r5
 8002dac:	4632      	mov	r2, r6
 8002dae:	f04f 0300 	mov.w	r3, #0
 8002db2:	f04f 0400 	mov.w	r4, #0
 8002db6:	0154      	lsls	r4, r2, #5
 8002db8:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8002dbc:	014b      	lsls	r3, r1, #5
 8002dbe:	4619      	mov	r1, r3
 8002dc0:	4622      	mov	r2, r4
 8002dc2:	1b49      	subs	r1, r1, r5
 8002dc4:	eb62 0206 	sbc.w	r2, r2, r6
 8002dc8:	f04f 0300 	mov.w	r3, #0
 8002dcc:	f04f 0400 	mov.w	r4, #0
 8002dd0:	0194      	lsls	r4, r2, #6
 8002dd2:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8002dd6:	018b      	lsls	r3, r1, #6
 8002dd8:	1a5b      	subs	r3, r3, r1
 8002dda:	eb64 0402 	sbc.w	r4, r4, r2
 8002dde:	f04f 0100 	mov.w	r1, #0
 8002de2:	f04f 0200 	mov.w	r2, #0
 8002de6:	00e2      	lsls	r2, r4, #3
 8002de8:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8002dec:	00d9      	lsls	r1, r3, #3
 8002dee:	460b      	mov	r3, r1
 8002df0:	4614      	mov	r4, r2
 8002df2:	195b      	adds	r3, r3, r5
 8002df4:	eb44 0406 	adc.w	r4, r4, r6
 8002df8:	f04f 0100 	mov.w	r1, #0
 8002dfc:	f04f 0200 	mov.w	r2, #0
 8002e00:	02a2      	lsls	r2, r4, #10
 8002e02:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8002e06:	0299      	lsls	r1, r3, #10
 8002e08:	460b      	mov	r3, r1
 8002e0a:	4614      	mov	r4, r2
 8002e0c:	4618      	mov	r0, r3
 8002e0e:	4621      	mov	r1, r4
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	f04f 0400 	mov.w	r4, #0
 8002e16:	461a      	mov	r2, r3
 8002e18:	4623      	mov	r3, r4
 8002e1a:	f7fd fe93 	bl	8000b44 <__aeabi_uldivmod>
 8002e1e:	4603      	mov	r3, r0
 8002e20:	460c      	mov	r4, r1
 8002e22:	617b      	str	r3, [r7, #20]
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8002e24:	4b09      	ldr	r3, [pc, #36]	; (8002e4c <HAL_RCC_GetSysClockFreq+0x334>)
 8002e26:	685b      	ldr	r3, [r3, #4]
 8002e28:	0f1b      	lsrs	r3, r3, #28
 8002e2a:	f003 0307 	and.w	r3, r3, #7
 8002e2e:	607b      	str	r3, [r7, #4]

      sysclockfreq = pllvco/pllr;
 8002e30:	697a      	ldr	r2, [r7, #20]
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e38:	613b      	str	r3, [r7, #16]
      break;
 8002e3a:	e002      	b.n	8002e42 <HAL_RCC_GetSysClockFreq+0x32a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002e3c:	4b04      	ldr	r3, [pc, #16]	; (8002e50 <HAL_RCC_GetSysClockFreq+0x338>)
 8002e3e:	613b      	str	r3, [r7, #16]
      break;
 8002e40:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002e42:	693b      	ldr	r3, [r7, #16]
}
 8002e44:	4618      	mov	r0, r3
 8002e46:	371c      	adds	r7, #28
 8002e48:	46bd      	mov	sp, r7
 8002e4a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002e4c:	40023800 	.word	0x40023800
 8002e50:	00f42400 	.word	0x00f42400
 8002e54:	007a1200 	.word	0x007a1200

08002e58 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002e58:	b580      	push	{r7, lr}
 8002e5a:	b086      	sub	sp, #24
 8002e5c:	af00      	add	r7, sp, #0
 8002e5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002e60:	2300      	movs	r3, #0
 8002e62:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	f003 0301 	and.w	r3, r3, #1
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	f000 8083 	beq.w	8002f78 <HAL_RCC_OscConfig+0x120>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8002e72:	4b95      	ldr	r3, [pc, #596]	; (80030c8 <HAL_RCC_OscConfig+0x270>)
 8002e74:	689b      	ldr	r3, [r3, #8]
 8002e76:	f003 030c 	and.w	r3, r3, #12
 8002e7a:	2b04      	cmp	r3, #4
 8002e7c:	d019      	beq.n	8002eb2 <HAL_RCC_OscConfig+0x5a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8002e7e:	4b92      	ldr	r3, [pc, #584]	; (80030c8 <HAL_RCC_OscConfig+0x270>)
 8002e80:	689b      	ldr	r3, [r3, #8]
 8002e82:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8002e86:	2b08      	cmp	r3, #8
 8002e88:	d106      	bne.n	8002e98 <HAL_RCC_OscConfig+0x40>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8002e8a:	4b8f      	ldr	r3, [pc, #572]	; (80030c8 <HAL_RCC_OscConfig+0x270>)
 8002e8c:	685b      	ldr	r3, [r3, #4]
 8002e8e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002e92:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002e96:	d00c      	beq.n	8002eb2 <HAL_RCC_OscConfig+0x5a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002e98:	4b8b      	ldr	r3, [pc, #556]	; (80030c8 <HAL_RCC_OscConfig+0x270>)
 8002e9a:	689b      	ldr	r3, [r3, #8]
 8002e9c:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8002ea0:	2b0c      	cmp	r3, #12
 8002ea2:	d112      	bne.n	8002eca <HAL_RCC_OscConfig+0x72>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002ea4:	4b88      	ldr	r3, [pc, #544]	; (80030c8 <HAL_RCC_OscConfig+0x270>)
 8002ea6:	685b      	ldr	r3, [r3, #4]
 8002ea8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002eac:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002eb0:	d10b      	bne.n	8002eca <HAL_RCC_OscConfig+0x72>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002eb2:	4b85      	ldr	r3, [pc, #532]	; (80030c8 <HAL_RCC_OscConfig+0x270>)
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d05b      	beq.n	8002f76 <HAL_RCC_OscConfig+0x11e>
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	685b      	ldr	r3, [r3, #4]
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d157      	bne.n	8002f76 <HAL_RCC_OscConfig+0x11e>
      {
        return HAL_ERROR;
 8002ec6:	2301      	movs	r3, #1
 8002ec8:	e216      	b.n	80032f8 <HAL_RCC_OscConfig+0x4a0>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	685b      	ldr	r3, [r3, #4]
 8002ece:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002ed2:	d106      	bne.n	8002ee2 <HAL_RCC_OscConfig+0x8a>
 8002ed4:	4b7c      	ldr	r3, [pc, #496]	; (80030c8 <HAL_RCC_OscConfig+0x270>)
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	4a7b      	ldr	r2, [pc, #492]	; (80030c8 <HAL_RCC_OscConfig+0x270>)
 8002eda:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002ede:	6013      	str	r3, [r2, #0]
 8002ee0:	e01d      	b.n	8002f1e <HAL_RCC_OscConfig+0xc6>
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	685b      	ldr	r3, [r3, #4]
 8002ee6:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002eea:	d10c      	bne.n	8002f06 <HAL_RCC_OscConfig+0xae>
 8002eec:	4b76      	ldr	r3, [pc, #472]	; (80030c8 <HAL_RCC_OscConfig+0x270>)
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	4a75      	ldr	r2, [pc, #468]	; (80030c8 <HAL_RCC_OscConfig+0x270>)
 8002ef2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002ef6:	6013      	str	r3, [r2, #0]
 8002ef8:	4b73      	ldr	r3, [pc, #460]	; (80030c8 <HAL_RCC_OscConfig+0x270>)
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	4a72      	ldr	r2, [pc, #456]	; (80030c8 <HAL_RCC_OscConfig+0x270>)
 8002efe:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002f02:	6013      	str	r3, [r2, #0]
 8002f04:	e00b      	b.n	8002f1e <HAL_RCC_OscConfig+0xc6>
 8002f06:	4b70      	ldr	r3, [pc, #448]	; (80030c8 <HAL_RCC_OscConfig+0x270>)
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	4a6f      	ldr	r2, [pc, #444]	; (80030c8 <HAL_RCC_OscConfig+0x270>)
 8002f0c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002f10:	6013      	str	r3, [r2, #0]
 8002f12:	4b6d      	ldr	r3, [pc, #436]	; (80030c8 <HAL_RCC_OscConfig+0x270>)
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	4a6c      	ldr	r2, [pc, #432]	; (80030c8 <HAL_RCC_OscConfig+0x270>)
 8002f18:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002f1c:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	685b      	ldr	r3, [r3, #4]
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d013      	beq.n	8002f4e <HAL_RCC_OscConfig+0xf6>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f26:	f7fe fbf1 	bl	800170c <HAL_GetTick>
 8002f2a:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f2c:	e008      	b.n	8002f40 <HAL_RCC_OscConfig+0xe8>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002f2e:	f7fe fbed 	bl	800170c <HAL_GetTick>
 8002f32:	4602      	mov	r2, r0
 8002f34:	693b      	ldr	r3, [r7, #16]
 8002f36:	1ad3      	subs	r3, r2, r3
 8002f38:	2b64      	cmp	r3, #100	; 0x64
 8002f3a:	d901      	bls.n	8002f40 <HAL_RCC_OscConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8002f3c:	2303      	movs	r3, #3
 8002f3e:	e1db      	b.n	80032f8 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f40:	4b61      	ldr	r3, [pc, #388]	; (80030c8 <HAL_RCC_OscConfig+0x270>)
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d0f0      	beq.n	8002f2e <HAL_RCC_OscConfig+0xd6>
 8002f4c:	e014      	b.n	8002f78 <HAL_RCC_OscConfig+0x120>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f4e:	f7fe fbdd 	bl	800170c <HAL_GetTick>
 8002f52:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002f54:	e008      	b.n	8002f68 <HAL_RCC_OscConfig+0x110>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002f56:	f7fe fbd9 	bl	800170c <HAL_GetTick>
 8002f5a:	4602      	mov	r2, r0
 8002f5c:	693b      	ldr	r3, [r7, #16]
 8002f5e:	1ad3      	subs	r3, r2, r3
 8002f60:	2b64      	cmp	r3, #100	; 0x64
 8002f62:	d901      	bls.n	8002f68 <HAL_RCC_OscConfig+0x110>
          {
            return HAL_TIMEOUT;
 8002f64:	2303      	movs	r3, #3
 8002f66:	e1c7      	b.n	80032f8 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002f68:	4b57      	ldr	r3, [pc, #348]	; (80030c8 <HAL_RCC_OscConfig+0x270>)
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d1f0      	bne.n	8002f56 <HAL_RCC_OscConfig+0xfe>
 8002f74:	e000      	b.n	8002f78 <HAL_RCC_OscConfig+0x120>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002f76:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	f003 0302 	and.w	r3, r3, #2
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d06f      	beq.n	8003064 <HAL_RCC_OscConfig+0x20c>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8002f84:	4b50      	ldr	r3, [pc, #320]	; (80030c8 <HAL_RCC_OscConfig+0x270>)
 8002f86:	689b      	ldr	r3, [r3, #8]
 8002f88:	f003 030c 	and.w	r3, r3, #12
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	d017      	beq.n	8002fc0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8002f90:	4b4d      	ldr	r3, [pc, #308]	; (80030c8 <HAL_RCC_OscConfig+0x270>)
 8002f92:	689b      	ldr	r3, [r3, #8]
 8002f94:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8002f98:	2b08      	cmp	r3, #8
 8002f9a:	d105      	bne.n	8002fa8 <HAL_RCC_OscConfig+0x150>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8002f9c:	4b4a      	ldr	r3, [pc, #296]	; (80030c8 <HAL_RCC_OscConfig+0x270>)
 8002f9e:	685b      	ldr	r3, [r3, #4]
 8002fa0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	d00b      	beq.n	8002fc0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002fa8:	4b47      	ldr	r3, [pc, #284]	; (80030c8 <HAL_RCC_OscConfig+0x270>)
 8002faa:	689b      	ldr	r3, [r3, #8]
 8002fac:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8002fb0:	2b0c      	cmp	r3, #12
 8002fb2:	d11c      	bne.n	8002fee <HAL_RCC_OscConfig+0x196>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002fb4:	4b44      	ldr	r3, [pc, #272]	; (80030c8 <HAL_RCC_OscConfig+0x270>)
 8002fb6:	685b      	ldr	r3, [r3, #4]
 8002fb8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d116      	bne.n	8002fee <HAL_RCC_OscConfig+0x196>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002fc0:	4b41      	ldr	r3, [pc, #260]	; (80030c8 <HAL_RCC_OscConfig+0x270>)
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	f003 0302 	and.w	r3, r3, #2
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	d005      	beq.n	8002fd8 <HAL_RCC_OscConfig+0x180>
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	68db      	ldr	r3, [r3, #12]
 8002fd0:	2b01      	cmp	r3, #1
 8002fd2:	d001      	beq.n	8002fd8 <HAL_RCC_OscConfig+0x180>
      {
        return HAL_ERROR;
 8002fd4:	2301      	movs	r3, #1
 8002fd6:	e18f      	b.n	80032f8 <HAL_RCC_OscConfig+0x4a0>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002fd8:	4b3b      	ldr	r3, [pc, #236]	; (80030c8 <HAL_RCC_OscConfig+0x270>)
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	691b      	ldr	r3, [r3, #16]
 8002fe4:	00db      	lsls	r3, r3, #3
 8002fe6:	4938      	ldr	r1, [pc, #224]	; (80030c8 <HAL_RCC_OscConfig+0x270>)
 8002fe8:	4313      	orrs	r3, r2
 8002fea:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002fec:	e03a      	b.n	8003064 <HAL_RCC_OscConfig+0x20c>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	68db      	ldr	r3, [r3, #12]
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d020      	beq.n	8003038 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002ff6:	4b35      	ldr	r3, [pc, #212]	; (80030cc <HAL_RCC_OscConfig+0x274>)
 8002ff8:	2201      	movs	r2, #1
 8002ffa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ffc:	f7fe fb86 	bl	800170c <HAL_GetTick>
 8003000:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003002:	e008      	b.n	8003016 <HAL_RCC_OscConfig+0x1be>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003004:	f7fe fb82 	bl	800170c <HAL_GetTick>
 8003008:	4602      	mov	r2, r0
 800300a:	693b      	ldr	r3, [r7, #16]
 800300c:	1ad3      	subs	r3, r2, r3
 800300e:	2b02      	cmp	r3, #2
 8003010:	d901      	bls.n	8003016 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8003012:	2303      	movs	r3, #3
 8003014:	e170      	b.n	80032f8 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003016:	4b2c      	ldr	r3, [pc, #176]	; (80030c8 <HAL_RCC_OscConfig+0x270>)
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	f003 0302 	and.w	r3, r3, #2
 800301e:	2b00      	cmp	r3, #0
 8003020:	d0f0      	beq.n	8003004 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003022:	4b29      	ldr	r3, [pc, #164]	; (80030c8 <HAL_RCC_OscConfig+0x270>)
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	691b      	ldr	r3, [r3, #16]
 800302e:	00db      	lsls	r3, r3, #3
 8003030:	4925      	ldr	r1, [pc, #148]	; (80030c8 <HAL_RCC_OscConfig+0x270>)
 8003032:	4313      	orrs	r3, r2
 8003034:	600b      	str	r3, [r1, #0]
 8003036:	e015      	b.n	8003064 <HAL_RCC_OscConfig+0x20c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003038:	4b24      	ldr	r3, [pc, #144]	; (80030cc <HAL_RCC_OscConfig+0x274>)
 800303a:	2200      	movs	r2, #0
 800303c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800303e:	f7fe fb65 	bl	800170c <HAL_GetTick>
 8003042:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003044:	e008      	b.n	8003058 <HAL_RCC_OscConfig+0x200>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003046:	f7fe fb61 	bl	800170c <HAL_GetTick>
 800304a:	4602      	mov	r2, r0
 800304c:	693b      	ldr	r3, [r7, #16]
 800304e:	1ad3      	subs	r3, r2, r3
 8003050:	2b02      	cmp	r3, #2
 8003052:	d901      	bls.n	8003058 <HAL_RCC_OscConfig+0x200>
          {
            return HAL_TIMEOUT;
 8003054:	2303      	movs	r3, #3
 8003056:	e14f      	b.n	80032f8 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003058:	4b1b      	ldr	r3, [pc, #108]	; (80030c8 <HAL_RCC_OscConfig+0x270>)
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	f003 0302 	and.w	r3, r3, #2
 8003060:	2b00      	cmp	r3, #0
 8003062:	d1f0      	bne.n	8003046 <HAL_RCC_OscConfig+0x1ee>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	f003 0308 	and.w	r3, r3, #8
 800306c:	2b00      	cmp	r3, #0
 800306e:	d037      	beq.n	80030e0 <HAL_RCC_OscConfig+0x288>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	695b      	ldr	r3, [r3, #20]
 8003074:	2b00      	cmp	r3, #0
 8003076:	d016      	beq.n	80030a6 <HAL_RCC_OscConfig+0x24e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003078:	4b15      	ldr	r3, [pc, #84]	; (80030d0 <HAL_RCC_OscConfig+0x278>)
 800307a:	2201      	movs	r2, #1
 800307c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800307e:	f7fe fb45 	bl	800170c <HAL_GetTick>
 8003082:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003084:	e008      	b.n	8003098 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003086:	f7fe fb41 	bl	800170c <HAL_GetTick>
 800308a:	4602      	mov	r2, r0
 800308c:	693b      	ldr	r3, [r7, #16]
 800308e:	1ad3      	subs	r3, r2, r3
 8003090:	2b02      	cmp	r3, #2
 8003092:	d901      	bls.n	8003098 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8003094:	2303      	movs	r3, #3
 8003096:	e12f      	b.n	80032f8 <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003098:	4b0b      	ldr	r3, [pc, #44]	; (80030c8 <HAL_RCC_OscConfig+0x270>)
 800309a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800309c:	f003 0302 	and.w	r3, r3, #2
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	d0f0      	beq.n	8003086 <HAL_RCC_OscConfig+0x22e>
 80030a4:	e01c      	b.n	80030e0 <HAL_RCC_OscConfig+0x288>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80030a6:	4b0a      	ldr	r3, [pc, #40]	; (80030d0 <HAL_RCC_OscConfig+0x278>)
 80030a8:	2200      	movs	r2, #0
 80030aa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80030ac:	f7fe fb2e 	bl	800170c <HAL_GetTick>
 80030b0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80030b2:	e00f      	b.n	80030d4 <HAL_RCC_OscConfig+0x27c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80030b4:	f7fe fb2a 	bl	800170c <HAL_GetTick>
 80030b8:	4602      	mov	r2, r0
 80030ba:	693b      	ldr	r3, [r7, #16]
 80030bc:	1ad3      	subs	r3, r2, r3
 80030be:	2b02      	cmp	r3, #2
 80030c0:	d908      	bls.n	80030d4 <HAL_RCC_OscConfig+0x27c>
        {
          return HAL_TIMEOUT;
 80030c2:	2303      	movs	r3, #3
 80030c4:	e118      	b.n	80032f8 <HAL_RCC_OscConfig+0x4a0>
 80030c6:	bf00      	nop
 80030c8:	40023800 	.word	0x40023800
 80030cc:	42470000 	.word	0x42470000
 80030d0:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80030d4:	4b8a      	ldr	r3, [pc, #552]	; (8003300 <HAL_RCC_OscConfig+0x4a8>)
 80030d6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80030d8:	f003 0302 	and.w	r3, r3, #2
 80030dc:	2b00      	cmp	r3, #0
 80030de:	d1e9      	bne.n	80030b4 <HAL_RCC_OscConfig+0x25c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	f003 0304 	and.w	r3, r3, #4
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	f000 8097 	beq.w	800321c <HAL_RCC_OscConfig+0x3c4>
  {
    FlagStatus       pwrclkchanged = RESET;
 80030ee:	2300      	movs	r3, #0
 80030f0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80030f2:	4b83      	ldr	r3, [pc, #524]	; (8003300 <HAL_RCC_OscConfig+0x4a8>)
 80030f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d10f      	bne.n	800311e <HAL_RCC_OscConfig+0x2c6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80030fe:	2300      	movs	r3, #0
 8003100:	60fb      	str	r3, [r7, #12]
 8003102:	4b7f      	ldr	r3, [pc, #508]	; (8003300 <HAL_RCC_OscConfig+0x4a8>)
 8003104:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003106:	4a7e      	ldr	r2, [pc, #504]	; (8003300 <HAL_RCC_OscConfig+0x4a8>)
 8003108:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800310c:	6413      	str	r3, [r2, #64]	; 0x40
 800310e:	4b7c      	ldr	r3, [pc, #496]	; (8003300 <HAL_RCC_OscConfig+0x4a8>)
 8003110:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003112:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003116:	60fb      	str	r3, [r7, #12]
 8003118:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800311a:	2301      	movs	r3, #1
 800311c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800311e:	4b79      	ldr	r3, [pc, #484]	; (8003304 <HAL_RCC_OscConfig+0x4ac>)
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003126:	2b00      	cmp	r3, #0
 8003128:	d118      	bne.n	800315c <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800312a:	4b76      	ldr	r3, [pc, #472]	; (8003304 <HAL_RCC_OscConfig+0x4ac>)
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	4a75      	ldr	r2, [pc, #468]	; (8003304 <HAL_RCC_OscConfig+0x4ac>)
 8003130:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003134:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003136:	f7fe fae9 	bl	800170c <HAL_GetTick>
 800313a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800313c:	e008      	b.n	8003150 <HAL_RCC_OscConfig+0x2f8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800313e:	f7fe fae5 	bl	800170c <HAL_GetTick>
 8003142:	4602      	mov	r2, r0
 8003144:	693b      	ldr	r3, [r7, #16]
 8003146:	1ad3      	subs	r3, r2, r3
 8003148:	2b02      	cmp	r3, #2
 800314a:	d901      	bls.n	8003150 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 800314c:	2303      	movs	r3, #3
 800314e:	e0d3      	b.n	80032f8 <HAL_RCC_OscConfig+0x4a0>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003150:	4b6c      	ldr	r3, [pc, #432]	; (8003304 <HAL_RCC_OscConfig+0x4ac>)
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003158:	2b00      	cmp	r3, #0
 800315a:	d0f0      	beq.n	800313e <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	689b      	ldr	r3, [r3, #8]
 8003160:	2b01      	cmp	r3, #1
 8003162:	d106      	bne.n	8003172 <HAL_RCC_OscConfig+0x31a>
 8003164:	4b66      	ldr	r3, [pc, #408]	; (8003300 <HAL_RCC_OscConfig+0x4a8>)
 8003166:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003168:	4a65      	ldr	r2, [pc, #404]	; (8003300 <HAL_RCC_OscConfig+0x4a8>)
 800316a:	f043 0301 	orr.w	r3, r3, #1
 800316e:	6713      	str	r3, [r2, #112]	; 0x70
 8003170:	e01c      	b.n	80031ac <HAL_RCC_OscConfig+0x354>
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	689b      	ldr	r3, [r3, #8]
 8003176:	2b05      	cmp	r3, #5
 8003178:	d10c      	bne.n	8003194 <HAL_RCC_OscConfig+0x33c>
 800317a:	4b61      	ldr	r3, [pc, #388]	; (8003300 <HAL_RCC_OscConfig+0x4a8>)
 800317c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800317e:	4a60      	ldr	r2, [pc, #384]	; (8003300 <HAL_RCC_OscConfig+0x4a8>)
 8003180:	f043 0304 	orr.w	r3, r3, #4
 8003184:	6713      	str	r3, [r2, #112]	; 0x70
 8003186:	4b5e      	ldr	r3, [pc, #376]	; (8003300 <HAL_RCC_OscConfig+0x4a8>)
 8003188:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800318a:	4a5d      	ldr	r2, [pc, #372]	; (8003300 <HAL_RCC_OscConfig+0x4a8>)
 800318c:	f043 0301 	orr.w	r3, r3, #1
 8003190:	6713      	str	r3, [r2, #112]	; 0x70
 8003192:	e00b      	b.n	80031ac <HAL_RCC_OscConfig+0x354>
 8003194:	4b5a      	ldr	r3, [pc, #360]	; (8003300 <HAL_RCC_OscConfig+0x4a8>)
 8003196:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003198:	4a59      	ldr	r2, [pc, #356]	; (8003300 <HAL_RCC_OscConfig+0x4a8>)
 800319a:	f023 0301 	bic.w	r3, r3, #1
 800319e:	6713      	str	r3, [r2, #112]	; 0x70
 80031a0:	4b57      	ldr	r3, [pc, #348]	; (8003300 <HAL_RCC_OscConfig+0x4a8>)
 80031a2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80031a4:	4a56      	ldr	r2, [pc, #344]	; (8003300 <HAL_RCC_OscConfig+0x4a8>)
 80031a6:	f023 0304 	bic.w	r3, r3, #4
 80031aa:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	689b      	ldr	r3, [r3, #8]
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d015      	beq.n	80031e0 <HAL_RCC_OscConfig+0x388>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80031b4:	f7fe faaa 	bl	800170c <HAL_GetTick>
 80031b8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80031ba:	e00a      	b.n	80031d2 <HAL_RCC_OscConfig+0x37a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80031bc:	f7fe faa6 	bl	800170c <HAL_GetTick>
 80031c0:	4602      	mov	r2, r0
 80031c2:	693b      	ldr	r3, [r7, #16]
 80031c4:	1ad3      	subs	r3, r2, r3
 80031c6:	f241 3288 	movw	r2, #5000	; 0x1388
 80031ca:	4293      	cmp	r3, r2
 80031cc:	d901      	bls.n	80031d2 <HAL_RCC_OscConfig+0x37a>
        {
          return HAL_TIMEOUT;
 80031ce:	2303      	movs	r3, #3
 80031d0:	e092      	b.n	80032f8 <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80031d2:	4b4b      	ldr	r3, [pc, #300]	; (8003300 <HAL_RCC_OscConfig+0x4a8>)
 80031d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80031d6:	f003 0302 	and.w	r3, r3, #2
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d0ee      	beq.n	80031bc <HAL_RCC_OscConfig+0x364>
 80031de:	e014      	b.n	800320a <HAL_RCC_OscConfig+0x3b2>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80031e0:	f7fe fa94 	bl	800170c <HAL_GetTick>
 80031e4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80031e6:	e00a      	b.n	80031fe <HAL_RCC_OscConfig+0x3a6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80031e8:	f7fe fa90 	bl	800170c <HAL_GetTick>
 80031ec:	4602      	mov	r2, r0
 80031ee:	693b      	ldr	r3, [r7, #16]
 80031f0:	1ad3      	subs	r3, r2, r3
 80031f2:	f241 3288 	movw	r2, #5000	; 0x1388
 80031f6:	4293      	cmp	r3, r2
 80031f8:	d901      	bls.n	80031fe <HAL_RCC_OscConfig+0x3a6>
        {
          return HAL_TIMEOUT;
 80031fa:	2303      	movs	r3, #3
 80031fc:	e07c      	b.n	80032f8 <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80031fe:	4b40      	ldr	r3, [pc, #256]	; (8003300 <HAL_RCC_OscConfig+0x4a8>)
 8003200:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003202:	f003 0302 	and.w	r3, r3, #2
 8003206:	2b00      	cmp	r3, #0
 8003208:	d1ee      	bne.n	80031e8 <HAL_RCC_OscConfig+0x390>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800320a:	7dfb      	ldrb	r3, [r7, #23]
 800320c:	2b01      	cmp	r3, #1
 800320e:	d105      	bne.n	800321c <HAL_RCC_OscConfig+0x3c4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003210:	4b3b      	ldr	r3, [pc, #236]	; (8003300 <HAL_RCC_OscConfig+0x4a8>)
 8003212:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003214:	4a3a      	ldr	r2, [pc, #232]	; (8003300 <HAL_RCC_OscConfig+0x4a8>)
 8003216:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800321a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	699b      	ldr	r3, [r3, #24]
 8003220:	2b00      	cmp	r3, #0
 8003222:	d068      	beq.n	80032f6 <HAL_RCC_OscConfig+0x49e>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003224:	4b36      	ldr	r3, [pc, #216]	; (8003300 <HAL_RCC_OscConfig+0x4a8>)
 8003226:	689b      	ldr	r3, [r3, #8]
 8003228:	f003 030c 	and.w	r3, r3, #12
 800322c:	2b08      	cmp	r3, #8
 800322e:	d060      	beq.n	80032f2 <HAL_RCC_OscConfig+0x49a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	699b      	ldr	r3, [r3, #24]
 8003234:	2b02      	cmp	r3, #2
 8003236:	d145      	bne.n	80032c4 <HAL_RCC_OscConfig+0x46c>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003238:	4b33      	ldr	r3, [pc, #204]	; (8003308 <HAL_RCC_OscConfig+0x4b0>)
 800323a:	2200      	movs	r2, #0
 800323c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800323e:	f7fe fa65 	bl	800170c <HAL_GetTick>
 8003242:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003244:	e008      	b.n	8003258 <HAL_RCC_OscConfig+0x400>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003246:	f7fe fa61 	bl	800170c <HAL_GetTick>
 800324a:	4602      	mov	r2, r0
 800324c:	693b      	ldr	r3, [r7, #16]
 800324e:	1ad3      	subs	r3, r2, r3
 8003250:	2b02      	cmp	r3, #2
 8003252:	d901      	bls.n	8003258 <HAL_RCC_OscConfig+0x400>
          {
            return HAL_TIMEOUT;
 8003254:	2303      	movs	r3, #3
 8003256:	e04f      	b.n	80032f8 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003258:	4b29      	ldr	r3, [pc, #164]	; (8003300 <HAL_RCC_OscConfig+0x4a8>)
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003260:	2b00      	cmp	r3, #0
 8003262:	d1f0      	bne.n	8003246 <HAL_RCC_OscConfig+0x3ee>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	69da      	ldr	r2, [r3, #28]
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	6a1b      	ldr	r3, [r3, #32]
 800326c:	431a      	orrs	r2, r3
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003272:	019b      	lsls	r3, r3, #6
 8003274:	431a      	orrs	r2, r3
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800327a:	085b      	lsrs	r3, r3, #1
 800327c:	3b01      	subs	r3, #1
 800327e:	041b      	lsls	r3, r3, #16
 8003280:	431a      	orrs	r2, r3
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003286:	061b      	lsls	r3, r3, #24
 8003288:	431a      	orrs	r2, r3
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800328e:	071b      	lsls	r3, r3, #28
 8003290:	491b      	ldr	r1, [pc, #108]	; (8003300 <HAL_RCC_OscConfig+0x4a8>)
 8003292:	4313      	orrs	r3, r2
 8003294:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003296:	4b1c      	ldr	r3, [pc, #112]	; (8003308 <HAL_RCC_OscConfig+0x4b0>)
 8003298:	2201      	movs	r2, #1
 800329a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800329c:	f7fe fa36 	bl	800170c <HAL_GetTick>
 80032a0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80032a2:	e008      	b.n	80032b6 <HAL_RCC_OscConfig+0x45e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80032a4:	f7fe fa32 	bl	800170c <HAL_GetTick>
 80032a8:	4602      	mov	r2, r0
 80032aa:	693b      	ldr	r3, [r7, #16]
 80032ac:	1ad3      	subs	r3, r2, r3
 80032ae:	2b02      	cmp	r3, #2
 80032b0:	d901      	bls.n	80032b6 <HAL_RCC_OscConfig+0x45e>
          {
            return HAL_TIMEOUT;
 80032b2:	2303      	movs	r3, #3
 80032b4:	e020      	b.n	80032f8 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80032b6:	4b12      	ldr	r3, [pc, #72]	; (8003300 <HAL_RCC_OscConfig+0x4a8>)
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d0f0      	beq.n	80032a4 <HAL_RCC_OscConfig+0x44c>
 80032c2:	e018      	b.n	80032f6 <HAL_RCC_OscConfig+0x49e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80032c4:	4b10      	ldr	r3, [pc, #64]	; (8003308 <HAL_RCC_OscConfig+0x4b0>)
 80032c6:	2200      	movs	r2, #0
 80032c8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032ca:	f7fe fa1f 	bl	800170c <HAL_GetTick>
 80032ce:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80032d0:	e008      	b.n	80032e4 <HAL_RCC_OscConfig+0x48c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80032d2:	f7fe fa1b 	bl	800170c <HAL_GetTick>
 80032d6:	4602      	mov	r2, r0
 80032d8:	693b      	ldr	r3, [r7, #16]
 80032da:	1ad3      	subs	r3, r2, r3
 80032dc:	2b02      	cmp	r3, #2
 80032de:	d901      	bls.n	80032e4 <HAL_RCC_OscConfig+0x48c>
          {
            return HAL_TIMEOUT;
 80032e0:	2303      	movs	r3, #3
 80032e2:	e009      	b.n	80032f8 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80032e4:	4b06      	ldr	r3, [pc, #24]	; (8003300 <HAL_RCC_OscConfig+0x4a8>)
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	d1f0      	bne.n	80032d2 <HAL_RCC_OscConfig+0x47a>
 80032f0:	e001      	b.n	80032f6 <HAL_RCC_OscConfig+0x49e>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 80032f2:	2301      	movs	r3, #1
 80032f4:	e000      	b.n	80032f8 <HAL_RCC_OscConfig+0x4a0>
    }
  }
  return HAL_OK;
 80032f6:	2300      	movs	r3, #0
}
 80032f8:	4618      	mov	r0, r3
 80032fa:	3718      	adds	r7, #24
 80032fc:	46bd      	mov	sp, r7
 80032fe:	bd80      	pop	{r7, pc}
 8003300:	40023800 	.word	0x40023800
 8003304:	40007000 	.word	0x40007000
 8003308:	42470060 	.word	0x42470060

0800330c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800330c:	b580      	push	{r7, lr}
 800330e:	b082      	sub	sp, #8
 8003310:	af00      	add	r7, sp, #0
 8003312:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	2b00      	cmp	r3, #0
 8003318:	d101      	bne.n	800331e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800331a:	2301      	movs	r3, #1
 800331c:	e01d      	b.n	800335a <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003324:	b2db      	uxtb	r3, r3
 8003326:	2b00      	cmp	r3, #0
 8003328:	d106      	bne.n	8003338 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	2200      	movs	r2, #0
 800332e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003332:	6878      	ldr	r0, [r7, #4]
 8003334:	f7fe f8ec 	bl	8001510 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	2202      	movs	r2, #2
 800333c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681a      	ldr	r2, [r3, #0]
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	3304      	adds	r3, #4
 8003348:	4619      	mov	r1, r3
 800334a:	4610      	mov	r0, r2
 800334c:	f000 f8e4 	bl	8003518 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	2201      	movs	r2, #1
 8003354:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003358:	2300      	movs	r3, #0
}
 800335a:	4618      	mov	r0, r3
 800335c:	3708      	adds	r7, #8
 800335e:	46bd      	mov	sp, r7
 8003360:	bd80      	pop	{r7, pc}

08003362 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8003362:	b480      	push	{r7}
 8003364:	b085      	sub	sp, #20
 8003366:	af00      	add	r7, sp, #0
 8003368:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	2202      	movs	r2, #2
 800336e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	689b      	ldr	r3, [r3, #8]
 8003378:	f003 0307 	and.w	r3, r3, #7
 800337c:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	2b06      	cmp	r3, #6
 8003382:	d007      	beq.n	8003394 <HAL_TIM_Base_Start+0x32>
  {
    __HAL_TIM_ENABLE(htim);
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	681a      	ldr	r2, [r3, #0]
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	f042 0201 	orr.w	r2, r2, #1
 8003392:	601a      	str	r2, [r3, #0]
  }

  /* Change the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	2201      	movs	r2, #1
 8003398:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 800339c:	2300      	movs	r3, #0
}
 800339e:	4618      	mov	r0, r3
 80033a0:	3714      	adds	r7, #20
 80033a2:	46bd      	mov	sp, r7
 80033a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033a8:	4770      	bx	lr

080033aa <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80033aa:	b580      	push	{r7, lr}
 80033ac:	b084      	sub	sp, #16
 80033ae:	af00      	add	r7, sp, #0
 80033b0:	6078      	str	r0, [r7, #4]
 80033b2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80033ba:	2b01      	cmp	r3, #1
 80033bc:	d101      	bne.n	80033c2 <HAL_TIM_ConfigClockSource+0x18>
 80033be:	2302      	movs	r3, #2
 80033c0:	e0a6      	b.n	8003510 <HAL_TIM_ConfigClockSource+0x166>
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	2201      	movs	r2, #1
 80033c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	2202      	movs	r2, #2
 80033ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	689b      	ldr	r3, [r3, #8]
 80033d8:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80033e0:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80033e8:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	68fa      	ldr	r2, [r7, #12]
 80033f0:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80033f2:	683b      	ldr	r3, [r7, #0]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	2b40      	cmp	r3, #64	; 0x40
 80033f8:	d067      	beq.n	80034ca <HAL_TIM_ConfigClockSource+0x120>
 80033fa:	2b40      	cmp	r3, #64	; 0x40
 80033fc:	d80b      	bhi.n	8003416 <HAL_TIM_ConfigClockSource+0x6c>
 80033fe:	2b10      	cmp	r3, #16
 8003400:	d073      	beq.n	80034ea <HAL_TIM_ConfigClockSource+0x140>
 8003402:	2b10      	cmp	r3, #16
 8003404:	d802      	bhi.n	800340c <HAL_TIM_ConfigClockSource+0x62>
 8003406:	2b00      	cmp	r3, #0
 8003408:	d06f      	beq.n	80034ea <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 800340a:	e078      	b.n	80034fe <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800340c:	2b20      	cmp	r3, #32
 800340e:	d06c      	beq.n	80034ea <HAL_TIM_ConfigClockSource+0x140>
 8003410:	2b30      	cmp	r3, #48	; 0x30
 8003412:	d06a      	beq.n	80034ea <HAL_TIM_ConfigClockSource+0x140>
      break;
 8003414:	e073      	b.n	80034fe <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8003416:	2b70      	cmp	r3, #112	; 0x70
 8003418:	d00d      	beq.n	8003436 <HAL_TIM_ConfigClockSource+0x8c>
 800341a:	2b70      	cmp	r3, #112	; 0x70
 800341c:	d804      	bhi.n	8003428 <HAL_TIM_ConfigClockSource+0x7e>
 800341e:	2b50      	cmp	r3, #80	; 0x50
 8003420:	d033      	beq.n	800348a <HAL_TIM_ConfigClockSource+0xe0>
 8003422:	2b60      	cmp	r3, #96	; 0x60
 8003424:	d041      	beq.n	80034aa <HAL_TIM_ConfigClockSource+0x100>
      break;
 8003426:	e06a      	b.n	80034fe <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8003428:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800342c:	d066      	beq.n	80034fc <HAL_TIM_ConfigClockSource+0x152>
 800342e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003432:	d017      	beq.n	8003464 <HAL_TIM_ConfigClockSource+0xba>
      break;
 8003434:	e063      	b.n	80034fe <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	6818      	ldr	r0, [r3, #0]
 800343a:	683b      	ldr	r3, [r7, #0]
 800343c:	6899      	ldr	r1, [r3, #8]
 800343e:	683b      	ldr	r3, [r7, #0]
 8003440:	685a      	ldr	r2, [r3, #4]
 8003442:	683b      	ldr	r3, [r7, #0]
 8003444:	68db      	ldr	r3, [r3, #12]
 8003446:	f000 f981 	bl	800374c <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	689b      	ldr	r3, [r3, #8]
 8003450:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003458:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	68fa      	ldr	r2, [r7, #12]
 8003460:	609a      	str	r2, [r3, #8]
      break;
 8003462:	e04c      	b.n	80034fe <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	6818      	ldr	r0, [r3, #0]
 8003468:	683b      	ldr	r3, [r7, #0]
 800346a:	6899      	ldr	r1, [r3, #8]
 800346c:	683b      	ldr	r3, [r7, #0]
 800346e:	685a      	ldr	r2, [r3, #4]
 8003470:	683b      	ldr	r3, [r7, #0]
 8003472:	68db      	ldr	r3, [r3, #12]
 8003474:	f000 f96a 	bl	800374c <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	689a      	ldr	r2, [r3, #8]
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003486:	609a      	str	r2, [r3, #8]
      break;
 8003488:	e039      	b.n	80034fe <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	6818      	ldr	r0, [r3, #0]
 800348e:	683b      	ldr	r3, [r7, #0]
 8003490:	6859      	ldr	r1, [r3, #4]
 8003492:	683b      	ldr	r3, [r7, #0]
 8003494:	68db      	ldr	r3, [r3, #12]
 8003496:	461a      	mov	r2, r3
 8003498:	f000 f8de 	bl	8003658 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	2150      	movs	r1, #80	; 0x50
 80034a2:	4618      	mov	r0, r3
 80034a4:	f000 f937 	bl	8003716 <TIM_ITRx_SetConfig>
      break;
 80034a8:	e029      	b.n	80034fe <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	6818      	ldr	r0, [r3, #0]
 80034ae:	683b      	ldr	r3, [r7, #0]
 80034b0:	6859      	ldr	r1, [r3, #4]
 80034b2:	683b      	ldr	r3, [r7, #0]
 80034b4:	68db      	ldr	r3, [r3, #12]
 80034b6:	461a      	mov	r2, r3
 80034b8:	f000 f8fd 	bl	80036b6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	2160      	movs	r1, #96	; 0x60
 80034c2:	4618      	mov	r0, r3
 80034c4:	f000 f927 	bl	8003716 <TIM_ITRx_SetConfig>
      break;
 80034c8:	e019      	b.n	80034fe <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	6818      	ldr	r0, [r3, #0]
 80034ce:	683b      	ldr	r3, [r7, #0]
 80034d0:	6859      	ldr	r1, [r3, #4]
 80034d2:	683b      	ldr	r3, [r7, #0]
 80034d4:	68db      	ldr	r3, [r3, #12]
 80034d6:	461a      	mov	r2, r3
 80034d8:	f000 f8be 	bl	8003658 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	2140      	movs	r1, #64	; 0x40
 80034e2:	4618      	mov	r0, r3
 80034e4:	f000 f917 	bl	8003716 <TIM_ITRx_SetConfig>
      break;
 80034e8:	e009      	b.n	80034fe <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	681a      	ldr	r2, [r3, #0]
 80034ee:	683b      	ldr	r3, [r7, #0]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	4619      	mov	r1, r3
 80034f4:	4610      	mov	r0, r2
 80034f6:	f000 f90e 	bl	8003716 <TIM_ITRx_SetConfig>
      break;
 80034fa:	e000      	b.n	80034fe <HAL_TIM_ConfigClockSource+0x154>
      break;
 80034fc:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	2201      	movs	r2, #1
 8003502:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	2200      	movs	r2, #0
 800350a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800350e:	2300      	movs	r3, #0
}
 8003510:	4618      	mov	r0, r3
 8003512:	3710      	adds	r7, #16
 8003514:	46bd      	mov	sp, r7
 8003516:	bd80      	pop	{r7, pc}

08003518 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003518:	b480      	push	{r7}
 800351a:	b085      	sub	sp, #20
 800351c:	af00      	add	r7, sp, #0
 800351e:	6078      	str	r0, [r7, #4]
 8003520:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	4a40      	ldr	r2, [pc, #256]	; (800362c <TIM_Base_SetConfig+0x114>)
 800352c:	4293      	cmp	r3, r2
 800352e:	d013      	beq.n	8003558 <TIM_Base_SetConfig+0x40>
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003536:	d00f      	beq.n	8003558 <TIM_Base_SetConfig+0x40>
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	4a3d      	ldr	r2, [pc, #244]	; (8003630 <TIM_Base_SetConfig+0x118>)
 800353c:	4293      	cmp	r3, r2
 800353e:	d00b      	beq.n	8003558 <TIM_Base_SetConfig+0x40>
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	4a3c      	ldr	r2, [pc, #240]	; (8003634 <TIM_Base_SetConfig+0x11c>)
 8003544:	4293      	cmp	r3, r2
 8003546:	d007      	beq.n	8003558 <TIM_Base_SetConfig+0x40>
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	4a3b      	ldr	r2, [pc, #236]	; (8003638 <TIM_Base_SetConfig+0x120>)
 800354c:	4293      	cmp	r3, r2
 800354e:	d003      	beq.n	8003558 <TIM_Base_SetConfig+0x40>
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	4a3a      	ldr	r2, [pc, #232]	; (800363c <TIM_Base_SetConfig+0x124>)
 8003554:	4293      	cmp	r3, r2
 8003556:	d108      	bne.n	800356a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800355e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003560:	683b      	ldr	r3, [r7, #0]
 8003562:	685b      	ldr	r3, [r3, #4]
 8003564:	68fa      	ldr	r2, [r7, #12]
 8003566:	4313      	orrs	r3, r2
 8003568:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	4a2f      	ldr	r2, [pc, #188]	; (800362c <TIM_Base_SetConfig+0x114>)
 800356e:	4293      	cmp	r3, r2
 8003570:	d02b      	beq.n	80035ca <TIM_Base_SetConfig+0xb2>
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003578:	d027      	beq.n	80035ca <TIM_Base_SetConfig+0xb2>
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	4a2c      	ldr	r2, [pc, #176]	; (8003630 <TIM_Base_SetConfig+0x118>)
 800357e:	4293      	cmp	r3, r2
 8003580:	d023      	beq.n	80035ca <TIM_Base_SetConfig+0xb2>
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	4a2b      	ldr	r2, [pc, #172]	; (8003634 <TIM_Base_SetConfig+0x11c>)
 8003586:	4293      	cmp	r3, r2
 8003588:	d01f      	beq.n	80035ca <TIM_Base_SetConfig+0xb2>
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	4a2a      	ldr	r2, [pc, #168]	; (8003638 <TIM_Base_SetConfig+0x120>)
 800358e:	4293      	cmp	r3, r2
 8003590:	d01b      	beq.n	80035ca <TIM_Base_SetConfig+0xb2>
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	4a29      	ldr	r2, [pc, #164]	; (800363c <TIM_Base_SetConfig+0x124>)
 8003596:	4293      	cmp	r3, r2
 8003598:	d017      	beq.n	80035ca <TIM_Base_SetConfig+0xb2>
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	4a28      	ldr	r2, [pc, #160]	; (8003640 <TIM_Base_SetConfig+0x128>)
 800359e:	4293      	cmp	r3, r2
 80035a0:	d013      	beq.n	80035ca <TIM_Base_SetConfig+0xb2>
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	4a27      	ldr	r2, [pc, #156]	; (8003644 <TIM_Base_SetConfig+0x12c>)
 80035a6:	4293      	cmp	r3, r2
 80035a8:	d00f      	beq.n	80035ca <TIM_Base_SetConfig+0xb2>
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	4a26      	ldr	r2, [pc, #152]	; (8003648 <TIM_Base_SetConfig+0x130>)
 80035ae:	4293      	cmp	r3, r2
 80035b0:	d00b      	beq.n	80035ca <TIM_Base_SetConfig+0xb2>
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	4a25      	ldr	r2, [pc, #148]	; (800364c <TIM_Base_SetConfig+0x134>)
 80035b6:	4293      	cmp	r3, r2
 80035b8:	d007      	beq.n	80035ca <TIM_Base_SetConfig+0xb2>
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	4a24      	ldr	r2, [pc, #144]	; (8003650 <TIM_Base_SetConfig+0x138>)
 80035be:	4293      	cmp	r3, r2
 80035c0:	d003      	beq.n	80035ca <TIM_Base_SetConfig+0xb2>
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	4a23      	ldr	r2, [pc, #140]	; (8003654 <TIM_Base_SetConfig+0x13c>)
 80035c6:	4293      	cmp	r3, r2
 80035c8:	d108      	bne.n	80035dc <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80035d0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80035d2:	683b      	ldr	r3, [r7, #0]
 80035d4:	68db      	ldr	r3, [r3, #12]
 80035d6:	68fa      	ldr	r2, [r7, #12]
 80035d8:	4313      	orrs	r3, r2
 80035da:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80035e2:	683b      	ldr	r3, [r7, #0]
 80035e4:	695b      	ldr	r3, [r3, #20]
 80035e6:	4313      	orrs	r3, r2
 80035e8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	68fa      	ldr	r2, [r7, #12]
 80035ee:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80035f0:	683b      	ldr	r3, [r7, #0]
 80035f2:	689a      	ldr	r2, [r3, #8]
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80035f8:	683b      	ldr	r3, [r7, #0]
 80035fa:	681a      	ldr	r2, [r3, #0]
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	4a0a      	ldr	r2, [pc, #40]	; (800362c <TIM_Base_SetConfig+0x114>)
 8003604:	4293      	cmp	r3, r2
 8003606:	d003      	beq.n	8003610 <TIM_Base_SetConfig+0xf8>
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	4a0c      	ldr	r2, [pc, #48]	; (800363c <TIM_Base_SetConfig+0x124>)
 800360c:	4293      	cmp	r3, r2
 800360e:	d103      	bne.n	8003618 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003610:	683b      	ldr	r3, [r7, #0]
 8003612:	691a      	ldr	r2, [r3, #16]
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	2201      	movs	r2, #1
 800361c:	615a      	str	r2, [r3, #20]
}
 800361e:	bf00      	nop
 8003620:	3714      	adds	r7, #20
 8003622:	46bd      	mov	sp, r7
 8003624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003628:	4770      	bx	lr
 800362a:	bf00      	nop
 800362c:	40010000 	.word	0x40010000
 8003630:	40000400 	.word	0x40000400
 8003634:	40000800 	.word	0x40000800
 8003638:	40000c00 	.word	0x40000c00
 800363c:	40010400 	.word	0x40010400
 8003640:	40014000 	.word	0x40014000
 8003644:	40014400 	.word	0x40014400
 8003648:	40014800 	.word	0x40014800
 800364c:	40001800 	.word	0x40001800
 8003650:	40001c00 	.word	0x40001c00
 8003654:	40002000 	.word	0x40002000

08003658 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003658:	b480      	push	{r7}
 800365a:	b087      	sub	sp, #28
 800365c:	af00      	add	r7, sp, #0
 800365e:	60f8      	str	r0, [r7, #12]
 8003660:	60b9      	str	r1, [r7, #8]
 8003662:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	6a1b      	ldr	r3, [r3, #32]
 8003668:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	6a1b      	ldr	r3, [r3, #32]
 800366e:	f023 0201 	bic.w	r2, r3, #1
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	699b      	ldr	r3, [r3, #24]
 800367a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800367c:	693b      	ldr	r3, [r7, #16]
 800367e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003682:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	011b      	lsls	r3, r3, #4
 8003688:	693a      	ldr	r2, [r7, #16]
 800368a:	4313      	orrs	r3, r2
 800368c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800368e:	697b      	ldr	r3, [r7, #20]
 8003690:	f023 030a 	bic.w	r3, r3, #10
 8003694:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003696:	697a      	ldr	r2, [r7, #20]
 8003698:	68bb      	ldr	r3, [r7, #8]
 800369a:	4313      	orrs	r3, r2
 800369c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	693a      	ldr	r2, [r7, #16]
 80036a2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	697a      	ldr	r2, [r7, #20]
 80036a8:	621a      	str	r2, [r3, #32]
}
 80036aa:	bf00      	nop
 80036ac:	371c      	adds	r7, #28
 80036ae:	46bd      	mov	sp, r7
 80036b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036b4:	4770      	bx	lr

080036b6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80036b6:	b480      	push	{r7}
 80036b8:	b087      	sub	sp, #28
 80036ba:	af00      	add	r7, sp, #0
 80036bc:	60f8      	str	r0, [r7, #12]
 80036be:	60b9      	str	r1, [r7, #8]
 80036c0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	6a1b      	ldr	r3, [r3, #32]
 80036c6:	f023 0210 	bic.w	r2, r3, #16
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	699b      	ldr	r3, [r3, #24]
 80036d2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	6a1b      	ldr	r3, [r3, #32]
 80036d8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80036da:	697b      	ldr	r3, [r7, #20]
 80036dc:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80036e0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	031b      	lsls	r3, r3, #12
 80036e6:	697a      	ldr	r2, [r7, #20]
 80036e8:	4313      	orrs	r3, r2
 80036ea:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80036ec:	693b      	ldr	r3, [r7, #16]
 80036ee:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80036f2:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80036f4:	68bb      	ldr	r3, [r7, #8]
 80036f6:	011b      	lsls	r3, r3, #4
 80036f8:	693a      	ldr	r2, [r7, #16]
 80036fa:	4313      	orrs	r3, r2
 80036fc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	697a      	ldr	r2, [r7, #20]
 8003702:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	693a      	ldr	r2, [r7, #16]
 8003708:	621a      	str	r2, [r3, #32]
}
 800370a:	bf00      	nop
 800370c:	371c      	adds	r7, #28
 800370e:	46bd      	mov	sp, r7
 8003710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003714:	4770      	bx	lr

08003716 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003716:	b480      	push	{r7}
 8003718:	b085      	sub	sp, #20
 800371a:	af00      	add	r7, sp, #0
 800371c:	6078      	str	r0, [r7, #4]
 800371e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	689b      	ldr	r3, [r3, #8]
 8003724:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800372c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800372e:	683a      	ldr	r2, [r7, #0]
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	4313      	orrs	r3, r2
 8003734:	f043 0307 	orr.w	r3, r3, #7
 8003738:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	68fa      	ldr	r2, [r7, #12]
 800373e:	609a      	str	r2, [r3, #8]
}
 8003740:	bf00      	nop
 8003742:	3714      	adds	r7, #20
 8003744:	46bd      	mov	sp, r7
 8003746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800374a:	4770      	bx	lr

0800374c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800374c:	b480      	push	{r7}
 800374e:	b087      	sub	sp, #28
 8003750:	af00      	add	r7, sp, #0
 8003752:	60f8      	str	r0, [r7, #12]
 8003754:	60b9      	str	r1, [r7, #8]
 8003756:	607a      	str	r2, [r7, #4]
 8003758:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	689b      	ldr	r3, [r3, #8]
 800375e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003760:	697b      	ldr	r3, [r7, #20]
 8003762:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003766:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003768:	683b      	ldr	r3, [r7, #0]
 800376a:	021a      	lsls	r2, r3, #8
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	431a      	orrs	r2, r3
 8003770:	68bb      	ldr	r3, [r7, #8]
 8003772:	4313      	orrs	r3, r2
 8003774:	697a      	ldr	r2, [r7, #20]
 8003776:	4313      	orrs	r3, r2
 8003778:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	697a      	ldr	r2, [r7, #20]
 800377e:	609a      	str	r2, [r3, #8]
}
 8003780:	bf00      	nop
 8003782:	371c      	adds	r7, #28
 8003784:	46bd      	mov	sp, r7
 8003786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800378a:	4770      	bx	lr

0800378c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800378c:	b480      	push	{r7}
 800378e:	b085      	sub	sp, #20
 8003790:	af00      	add	r7, sp, #0
 8003792:	6078      	str	r0, [r7, #4]
 8003794:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800379c:	2b01      	cmp	r3, #1
 800379e:	d101      	bne.n	80037a4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80037a0:	2302      	movs	r3, #2
 80037a2:	e05a      	b.n	800385a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	2201      	movs	r2, #1
 80037a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	2202      	movs	r2, #2
 80037b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	685b      	ldr	r3, [r3, #4]
 80037ba:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	689b      	ldr	r3, [r3, #8]
 80037c2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80037ca:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80037cc:	683b      	ldr	r3, [r7, #0]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	68fa      	ldr	r2, [r7, #12]
 80037d2:	4313      	orrs	r3, r2
 80037d4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	68fa      	ldr	r2, [r7, #12]
 80037dc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	4a21      	ldr	r2, [pc, #132]	; (8003868 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80037e4:	4293      	cmp	r3, r2
 80037e6:	d022      	beq.n	800382e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80037f0:	d01d      	beq.n	800382e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	4a1d      	ldr	r2, [pc, #116]	; (800386c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80037f8:	4293      	cmp	r3, r2
 80037fa:	d018      	beq.n	800382e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	4a1b      	ldr	r2, [pc, #108]	; (8003870 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8003802:	4293      	cmp	r3, r2
 8003804:	d013      	beq.n	800382e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	4a1a      	ldr	r2, [pc, #104]	; (8003874 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800380c:	4293      	cmp	r3, r2
 800380e:	d00e      	beq.n	800382e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	4a18      	ldr	r2, [pc, #96]	; (8003878 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8003816:	4293      	cmp	r3, r2
 8003818:	d009      	beq.n	800382e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	4a17      	ldr	r2, [pc, #92]	; (800387c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8003820:	4293      	cmp	r3, r2
 8003822:	d004      	beq.n	800382e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	4a15      	ldr	r2, [pc, #84]	; (8003880 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800382a:	4293      	cmp	r3, r2
 800382c:	d10c      	bne.n	8003848 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800382e:	68bb      	ldr	r3, [r7, #8]
 8003830:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003834:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003836:	683b      	ldr	r3, [r7, #0]
 8003838:	685b      	ldr	r3, [r3, #4]
 800383a:	68ba      	ldr	r2, [r7, #8]
 800383c:	4313      	orrs	r3, r2
 800383e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	68ba      	ldr	r2, [r7, #8]
 8003846:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	2201      	movs	r2, #1
 800384c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	2200      	movs	r2, #0
 8003854:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003858:	2300      	movs	r3, #0
}
 800385a:	4618      	mov	r0, r3
 800385c:	3714      	adds	r7, #20
 800385e:	46bd      	mov	sp, r7
 8003860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003864:	4770      	bx	lr
 8003866:	bf00      	nop
 8003868:	40010000 	.word	0x40010000
 800386c:	40000400 	.word	0x40000400
 8003870:	40000800 	.word	0x40000800
 8003874:	40000c00 	.word	0x40000c00
 8003878:	40010400 	.word	0x40010400
 800387c:	40014000 	.word	0x40014000
 8003880:	40001800 	.word	0x40001800

08003884 <__libc_init_array>:
 8003884:	b570      	push	{r4, r5, r6, lr}
 8003886:	4e0d      	ldr	r6, [pc, #52]	; (80038bc <__libc_init_array+0x38>)
 8003888:	4c0d      	ldr	r4, [pc, #52]	; (80038c0 <__libc_init_array+0x3c>)
 800388a:	1ba4      	subs	r4, r4, r6
 800388c:	10a4      	asrs	r4, r4, #2
 800388e:	2500      	movs	r5, #0
 8003890:	42a5      	cmp	r5, r4
 8003892:	d109      	bne.n	80038a8 <__libc_init_array+0x24>
 8003894:	4e0b      	ldr	r6, [pc, #44]	; (80038c4 <__libc_init_array+0x40>)
 8003896:	4c0c      	ldr	r4, [pc, #48]	; (80038c8 <__libc_init_array+0x44>)
 8003898:	f001 f834 	bl	8004904 <_init>
 800389c:	1ba4      	subs	r4, r4, r6
 800389e:	10a4      	asrs	r4, r4, #2
 80038a0:	2500      	movs	r5, #0
 80038a2:	42a5      	cmp	r5, r4
 80038a4:	d105      	bne.n	80038b2 <__libc_init_array+0x2e>
 80038a6:	bd70      	pop	{r4, r5, r6, pc}
 80038a8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80038ac:	4798      	blx	r3
 80038ae:	3501      	adds	r5, #1
 80038b0:	e7ee      	b.n	8003890 <__libc_init_array+0xc>
 80038b2:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80038b6:	4798      	blx	r3
 80038b8:	3501      	adds	r5, #1
 80038ba:	e7f2      	b.n	80038a2 <__libc_init_array+0x1e>
 80038bc:	08004b18 	.word	0x08004b18
 80038c0:	08004b18 	.word	0x08004b18
 80038c4:	08004b18 	.word	0x08004b18
 80038c8:	08004b1c 	.word	0x08004b1c

080038cc <memset>:
 80038cc:	4402      	add	r2, r0
 80038ce:	4603      	mov	r3, r0
 80038d0:	4293      	cmp	r3, r2
 80038d2:	d100      	bne.n	80038d6 <memset+0xa>
 80038d4:	4770      	bx	lr
 80038d6:	f803 1b01 	strb.w	r1, [r3], #1
 80038da:	e7f9      	b.n	80038d0 <memset+0x4>
 80038dc:	0000      	movs	r0, r0
	...

080038e0 <sin>:
 80038e0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80038e2:	ec51 0b10 	vmov	r0, r1, d0
 80038e6:	4a20      	ldr	r2, [pc, #128]	; (8003968 <sin+0x88>)
 80038e8:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80038ec:	4293      	cmp	r3, r2
 80038ee:	dc07      	bgt.n	8003900 <sin+0x20>
 80038f0:	ed9f 1b1b 	vldr	d1, [pc, #108]	; 8003960 <sin+0x80>
 80038f4:	2000      	movs	r0, #0
 80038f6:	f000 fe37 	bl	8004568 <__kernel_sin>
 80038fa:	ec51 0b10 	vmov	r0, r1, d0
 80038fe:	e007      	b.n	8003910 <sin+0x30>
 8003900:	4a1a      	ldr	r2, [pc, #104]	; (800396c <sin+0x8c>)
 8003902:	4293      	cmp	r3, r2
 8003904:	dd09      	ble.n	800391a <sin+0x3a>
 8003906:	ee10 2a10 	vmov	r2, s0
 800390a:	460b      	mov	r3, r1
 800390c:	f7fc fc80 	bl	8000210 <__aeabi_dsub>
 8003910:	ec41 0b10 	vmov	d0, r0, r1
 8003914:	b005      	add	sp, #20
 8003916:	f85d fb04 	ldr.w	pc, [sp], #4
 800391a:	4668      	mov	r0, sp
 800391c:	f000 f828 	bl	8003970 <__ieee754_rem_pio2>
 8003920:	f000 0003 	and.w	r0, r0, #3
 8003924:	2801      	cmp	r0, #1
 8003926:	ed9d 1b02 	vldr	d1, [sp, #8]
 800392a:	ed9d 0b00 	vldr	d0, [sp]
 800392e:	d004      	beq.n	800393a <sin+0x5a>
 8003930:	2802      	cmp	r0, #2
 8003932:	d005      	beq.n	8003940 <sin+0x60>
 8003934:	b970      	cbnz	r0, 8003954 <sin+0x74>
 8003936:	2001      	movs	r0, #1
 8003938:	e7dd      	b.n	80038f6 <sin+0x16>
 800393a:	f000 fa0d 	bl	8003d58 <__kernel_cos>
 800393e:	e7dc      	b.n	80038fa <sin+0x1a>
 8003940:	2001      	movs	r0, #1
 8003942:	f000 fe11 	bl	8004568 <__kernel_sin>
 8003946:	ec53 2b10 	vmov	r2, r3, d0
 800394a:	ee10 0a10 	vmov	r0, s0
 800394e:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8003952:	e7dd      	b.n	8003910 <sin+0x30>
 8003954:	f000 fa00 	bl	8003d58 <__kernel_cos>
 8003958:	e7f5      	b.n	8003946 <sin+0x66>
 800395a:	bf00      	nop
 800395c:	f3af 8000 	nop.w
	...
 8003968:	3fe921fb 	.word	0x3fe921fb
 800396c:	7fefffff 	.word	0x7fefffff

08003970 <__ieee754_rem_pio2>:
 8003970:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003974:	ec57 6b10 	vmov	r6, r7, d0
 8003978:	4bc3      	ldr	r3, [pc, #780]	; (8003c88 <__ieee754_rem_pio2+0x318>)
 800397a:	b08d      	sub	sp, #52	; 0x34
 800397c:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 8003980:	4598      	cmp	r8, r3
 8003982:	4604      	mov	r4, r0
 8003984:	9704      	str	r7, [sp, #16]
 8003986:	dc07      	bgt.n	8003998 <__ieee754_rem_pio2+0x28>
 8003988:	2200      	movs	r2, #0
 800398a:	2300      	movs	r3, #0
 800398c:	ed84 0b00 	vstr	d0, [r4]
 8003990:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8003994:	2500      	movs	r5, #0
 8003996:	e027      	b.n	80039e8 <__ieee754_rem_pio2+0x78>
 8003998:	4bbc      	ldr	r3, [pc, #752]	; (8003c8c <__ieee754_rem_pio2+0x31c>)
 800399a:	4598      	cmp	r8, r3
 800399c:	dc75      	bgt.n	8003a8a <__ieee754_rem_pio2+0x11a>
 800399e:	9b04      	ldr	r3, [sp, #16]
 80039a0:	4dbb      	ldr	r5, [pc, #748]	; (8003c90 <__ieee754_rem_pio2+0x320>)
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	ee10 0a10 	vmov	r0, s0
 80039a8:	a3a9      	add	r3, pc, #676	; (adr r3, 8003c50 <__ieee754_rem_pio2+0x2e0>)
 80039aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80039ae:	4639      	mov	r1, r7
 80039b0:	dd36      	ble.n	8003a20 <__ieee754_rem_pio2+0xb0>
 80039b2:	f7fc fc2d 	bl	8000210 <__aeabi_dsub>
 80039b6:	45a8      	cmp	r8, r5
 80039b8:	4606      	mov	r6, r0
 80039ba:	460f      	mov	r7, r1
 80039bc:	d018      	beq.n	80039f0 <__ieee754_rem_pio2+0x80>
 80039be:	a3a6      	add	r3, pc, #664	; (adr r3, 8003c58 <__ieee754_rem_pio2+0x2e8>)
 80039c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80039c4:	f7fc fc24 	bl	8000210 <__aeabi_dsub>
 80039c8:	4602      	mov	r2, r0
 80039ca:	460b      	mov	r3, r1
 80039cc:	e9c4 2300 	strd	r2, r3, [r4]
 80039d0:	4630      	mov	r0, r6
 80039d2:	4639      	mov	r1, r7
 80039d4:	f7fc fc1c 	bl	8000210 <__aeabi_dsub>
 80039d8:	a39f      	add	r3, pc, #636	; (adr r3, 8003c58 <__ieee754_rem_pio2+0x2e8>)
 80039da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80039de:	f7fc fc17 	bl	8000210 <__aeabi_dsub>
 80039e2:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80039e6:	2501      	movs	r5, #1
 80039e8:	4628      	mov	r0, r5
 80039ea:	b00d      	add	sp, #52	; 0x34
 80039ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80039f0:	a39b      	add	r3, pc, #620	; (adr r3, 8003c60 <__ieee754_rem_pio2+0x2f0>)
 80039f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80039f6:	f7fc fc0b 	bl	8000210 <__aeabi_dsub>
 80039fa:	a39b      	add	r3, pc, #620	; (adr r3, 8003c68 <__ieee754_rem_pio2+0x2f8>)
 80039fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a00:	4606      	mov	r6, r0
 8003a02:	460f      	mov	r7, r1
 8003a04:	f7fc fc04 	bl	8000210 <__aeabi_dsub>
 8003a08:	4602      	mov	r2, r0
 8003a0a:	460b      	mov	r3, r1
 8003a0c:	e9c4 2300 	strd	r2, r3, [r4]
 8003a10:	4630      	mov	r0, r6
 8003a12:	4639      	mov	r1, r7
 8003a14:	f7fc fbfc 	bl	8000210 <__aeabi_dsub>
 8003a18:	a393      	add	r3, pc, #588	; (adr r3, 8003c68 <__ieee754_rem_pio2+0x2f8>)
 8003a1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a1e:	e7de      	b.n	80039de <__ieee754_rem_pio2+0x6e>
 8003a20:	f7fc fbf8 	bl	8000214 <__adddf3>
 8003a24:	45a8      	cmp	r8, r5
 8003a26:	4606      	mov	r6, r0
 8003a28:	460f      	mov	r7, r1
 8003a2a:	d016      	beq.n	8003a5a <__ieee754_rem_pio2+0xea>
 8003a2c:	a38a      	add	r3, pc, #552	; (adr r3, 8003c58 <__ieee754_rem_pio2+0x2e8>)
 8003a2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a32:	f7fc fbef 	bl	8000214 <__adddf3>
 8003a36:	4602      	mov	r2, r0
 8003a38:	460b      	mov	r3, r1
 8003a3a:	e9c4 2300 	strd	r2, r3, [r4]
 8003a3e:	4630      	mov	r0, r6
 8003a40:	4639      	mov	r1, r7
 8003a42:	f7fc fbe5 	bl	8000210 <__aeabi_dsub>
 8003a46:	a384      	add	r3, pc, #528	; (adr r3, 8003c58 <__ieee754_rem_pio2+0x2e8>)
 8003a48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a4c:	f7fc fbe2 	bl	8000214 <__adddf3>
 8003a50:	f04f 35ff 	mov.w	r5, #4294967295
 8003a54:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8003a58:	e7c6      	b.n	80039e8 <__ieee754_rem_pio2+0x78>
 8003a5a:	a381      	add	r3, pc, #516	; (adr r3, 8003c60 <__ieee754_rem_pio2+0x2f0>)
 8003a5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a60:	f7fc fbd8 	bl	8000214 <__adddf3>
 8003a64:	a380      	add	r3, pc, #512	; (adr r3, 8003c68 <__ieee754_rem_pio2+0x2f8>)
 8003a66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a6a:	4606      	mov	r6, r0
 8003a6c:	460f      	mov	r7, r1
 8003a6e:	f7fc fbd1 	bl	8000214 <__adddf3>
 8003a72:	4602      	mov	r2, r0
 8003a74:	460b      	mov	r3, r1
 8003a76:	e9c4 2300 	strd	r2, r3, [r4]
 8003a7a:	4630      	mov	r0, r6
 8003a7c:	4639      	mov	r1, r7
 8003a7e:	f7fc fbc7 	bl	8000210 <__aeabi_dsub>
 8003a82:	a379      	add	r3, pc, #484	; (adr r3, 8003c68 <__ieee754_rem_pio2+0x2f8>)
 8003a84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a88:	e7e0      	b.n	8003a4c <__ieee754_rem_pio2+0xdc>
 8003a8a:	4b82      	ldr	r3, [pc, #520]	; (8003c94 <__ieee754_rem_pio2+0x324>)
 8003a8c:	4598      	cmp	r8, r3
 8003a8e:	f300 80d0 	bgt.w	8003c32 <__ieee754_rem_pio2+0x2c2>
 8003a92:	f000 fe23 	bl	80046dc <fabs>
 8003a96:	ec57 6b10 	vmov	r6, r7, d0
 8003a9a:	ee10 0a10 	vmov	r0, s0
 8003a9e:	a374      	add	r3, pc, #464	; (adr r3, 8003c70 <__ieee754_rem_pio2+0x300>)
 8003aa0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003aa4:	4639      	mov	r1, r7
 8003aa6:	f7fc fd6b 	bl	8000580 <__aeabi_dmul>
 8003aaa:	2200      	movs	r2, #0
 8003aac:	4b7a      	ldr	r3, [pc, #488]	; (8003c98 <__ieee754_rem_pio2+0x328>)
 8003aae:	f7fc fbb1 	bl	8000214 <__adddf3>
 8003ab2:	f7fc ffff 	bl	8000ab4 <__aeabi_d2iz>
 8003ab6:	4605      	mov	r5, r0
 8003ab8:	f7fc fcf8 	bl	80004ac <__aeabi_i2d>
 8003abc:	a364      	add	r3, pc, #400	; (adr r3, 8003c50 <__ieee754_rem_pio2+0x2e0>)
 8003abe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ac2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003ac6:	f7fc fd5b 	bl	8000580 <__aeabi_dmul>
 8003aca:	4602      	mov	r2, r0
 8003acc:	460b      	mov	r3, r1
 8003ace:	4630      	mov	r0, r6
 8003ad0:	4639      	mov	r1, r7
 8003ad2:	f7fc fb9d 	bl	8000210 <__aeabi_dsub>
 8003ad6:	a360      	add	r3, pc, #384	; (adr r3, 8003c58 <__ieee754_rem_pio2+0x2e8>)
 8003ad8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003adc:	4682      	mov	sl, r0
 8003ade:	468b      	mov	fp, r1
 8003ae0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003ae4:	f7fc fd4c 	bl	8000580 <__aeabi_dmul>
 8003ae8:	2d1f      	cmp	r5, #31
 8003aea:	4606      	mov	r6, r0
 8003aec:	460f      	mov	r7, r1
 8003aee:	dc0c      	bgt.n	8003b0a <__ieee754_rem_pio2+0x19a>
 8003af0:	1e6a      	subs	r2, r5, #1
 8003af2:	4b6a      	ldr	r3, [pc, #424]	; (8003c9c <__ieee754_rem_pio2+0x32c>)
 8003af4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003af8:	4543      	cmp	r3, r8
 8003afa:	d006      	beq.n	8003b0a <__ieee754_rem_pio2+0x19a>
 8003afc:	4632      	mov	r2, r6
 8003afe:	463b      	mov	r3, r7
 8003b00:	4650      	mov	r0, sl
 8003b02:	4659      	mov	r1, fp
 8003b04:	f7fc fb84 	bl	8000210 <__aeabi_dsub>
 8003b08:	e00e      	b.n	8003b28 <__ieee754_rem_pio2+0x1b8>
 8003b0a:	4632      	mov	r2, r6
 8003b0c:	463b      	mov	r3, r7
 8003b0e:	4650      	mov	r0, sl
 8003b10:	4659      	mov	r1, fp
 8003b12:	f7fc fb7d 	bl	8000210 <__aeabi_dsub>
 8003b16:	ea4f 5328 	mov.w	r3, r8, asr #20
 8003b1a:	9305      	str	r3, [sp, #20]
 8003b1c:	9a05      	ldr	r2, [sp, #20]
 8003b1e:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8003b22:	1ad3      	subs	r3, r2, r3
 8003b24:	2b10      	cmp	r3, #16
 8003b26:	dc02      	bgt.n	8003b2e <__ieee754_rem_pio2+0x1be>
 8003b28:	e9c4 0100 	strd	r0, r1, [r4]
 8003b2c:	e039      	b.n	8003ba2 <__ieee754_rem_pio2+0x232>
 8003b2e:	a34c      	add	r3, pc, #304	; (adr r3, 8003c60 <__ieee754_rem_pio2+0x2f0>)
 8003b30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b34:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003b38:	f7fc fd22 	bl	8000580 <__aeabi_dmul>
 8003b3c:	4606      	mov	r6, r0
 8003b3e:	460f      	mov	r7, r1
 8003b40:	4602      	mov	r2, r0
 8003b42:	460b      	mov	r3, r1
 8003b44:	4650      	mov	r0, sl
 8003b46:	4659      	mov	r1, fp
 8003b48:	f7fc fb62 	bl	8000210 <__aeabi_dsub>
 8003b4c:	4602      	mov	r2, r0
 8003b4e:	460b      	mov	r3, r1
 8003b50:	4680      	mov	r8, r0
 8003b52:	4689      	mov	r9, r1
 8003b54:	4650      	mov	r0, sl
 8003b56:	4659      	mov	r1, fp
 8003b58:	f7fc fb5a 	bl	8000210 <__aeabi_dsub>
 8003b5c:	4632      	mov	r2, r6
 8003b5e:	463b      	mov	r3, r7
 8003b60:	f7fc fb56 	bl	8000210 <__aeabi_dsub>
 8003b64:	a340      	add	r3, pc, #256	; (adr r3, 8003c68 <__ieee754_rem_pio2+0x2f8>)
 8003b66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b6a:	4606      	mov	r6, r0
 8003b6c:	460f      	mov	r7, r1
 8003b6e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003b72:	f7fc fd05 	bl	8000580 <__aeabi_dmul>
 8003b76:	4632      	mov	r2, r6
 8003b78:	463b      	mov	r3, r7
 8003b7a:	f7fc fb49 	bl	8000210 <__aeabi_dsub>
 8003b7e:	4602      	mov	r2, r0
 8003b80:	460b      	mov	r3, r1
 8003b82:	4606      	mov	r6, r0
 8003b84:	460f      	mov	r7, r1
 8003b86:	4640      	mov	r0, r8
 8003b88:	4649      	mov	r1, r9
 8003b8a:	f7fc fb41 	bl	8000210 <__aeabi_dsub>
 8003b8e:	9a05      	ldr	r2, [sp, #20]
 8003b90:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8003b94:	1ad3      	subs	r3, r2, r3
 8003b96:	2b31      	cmp	r3, #49	; 0x31
 8003b98:	dc20      	bgt.n	8003bdc <__ieee754_rem_pio2+0x26c>
 8003b9a:	e9c4 0100 	strd	r0, r1, [r4]
 8003b9e:	46c2      	mov	sl, r8
 8003ba0:	46cb      	mov	fp, r9
 8003ba2:	e9d4 8900 	ldrd	r8, r9, [r4]
 8003ba6:	4650      	mov	r0, sl
 8003ba8:	4642      	mov	r2, r8
 8003baa:	464b      	mov	r3, r9
 8003bac:	4659      	mov	r1, fp
 8003bae:	f7fc fb2f 	bl	8000210 <__aeabi_dsub>
 8003bb2:	463b      	mov	r3, r7
 8003bb4:	4632      	mov	r2, r6
 8003bb6:	f7fc fb2b 	bl	8000210 <__aeabi_dsub>
 8003bba:	9b04      	ldr	r3, [sp, #16]
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8003bc2:	f6bf af11 	bge.w	80039e8 <__ieee754_rem_pio2+0x78>
 8003bc6:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8003bca:	6063      	str	r3, [r4, #4]
 8003bcc:	f8c4 8000 	str.w	r8, [r4]
 8003bd0:	60a0      	str	r0, [r4, #8]
 8003bd2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8003bd6:	60e3      	str	r3, [r4, #12]
 8003bd8:	426d      	negs	r5, r5
 8003bda:	e705      	b.n	80039e8 <__ieee754_rem_pio2+0x78>
 8003bdc:	a326      	add	r3, pc, #152	; (adr r3, 8003c78 <__ieee754_rem_pio2+0x308>)
 8003bde:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003be2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003be6:	f7fc fccb 	bl	8000580 <__aeabi_dmul>
 8003bea:	4606      	mov	r6, r0
 8003bec:	460f      	mov	r7, r1
 8003bee:	4602      	mov	r2, r0
 8003bf0:	460b      	mov	r3, r1
 8003bf2:	4640      	mov	r0, r8
 8003bf4:	4649      	mov	r1, r9
 8003bf6:	f7fc fb0b 	bl	8000210 <__aeabi_dsub>
 8003bfa:	4602      	mov	r2, r0
 8003bfc:	460b      	mov	r3, r1
 8003bfe:	4682      	mov	sl, r0
 8003c00:	468b      	mov	fp, r1
 8003c02:	4640      	mov	r0, r8
 8003c04:	4649      	mov	r1, r9
 8003c06:	f7fc fb03 	bl	8000210 <__aeabi_dsub>
 8003c0a:	4632      	mov	r2, r6
 8003c0c:	463b      	mov	r3, r7
 8003c0e:	f7fc faff 	bl	8000210 <__aeabi_dsub>
 8003c12:	a31b      	add	r3, pc, #108	; (adr r3, 8003c80 <__ieee754_rem_pio2+0x310>)
 8003c14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c18:	4606      	mov	r6, r0
 8003c1a:	460f      	mov	r7, r1
 8003c1c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003c20:	f7fc fcae 	bl	8000580 <__aeabi_dmul>
 8003c24:	4632      	mov	r2, r6
 8003c26:	463b      	mov	r3, r7
 8003c28:	f7fc faf2 	bl	8000210 <__aeabi_dsub>
 8003c2c:	4606      	mov	r6, r0
 8003c2e:	460f      	mov	r7, r1
 8003c30:	e764      	b.n	8003afc <__ieee754_rem_pio2+0x18c>
 8003c32:	4b1b      	ldr	r3, [pc, #108]	; (8003ca0 <__ieee754_rem_pio2+0x330>)
 8003c34:	4598      	cmp	r8, r3
 8003c36:	dd35      	ble.n	8003ca4 <__ieee754_rem_pio2+0x334>
 8003c38:	ee10 2a10 	vmov	r2, s0
 8003c3c:	463b      	mov	r3, r7
 8003c3e:	4630      	mov	r0, r6
 8003c40:	4639      	mov	r1, r7
 8003c42:	f7fc fae5 	bl	8000210 <__aeabi_dsub>
 8003c46:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8003c4a:	e9c4 0100 	strd	r0, r1, [r4]
 8003c4e:	e6a1      	b.n	8003994 <__ieee754_rem_pio2+0x24>
 8003c50:	54400000 	.word	0x54400000
 8003c54:	3ff921fb 	.word	0x3ff921fb
 8003c58:	1a626331 	.word	0x1a626331
 8003c5c:	3dd0b461 	.word	0x3dd0b461
 8003c60:	1a600000 	.word	0x1a600000
 8003c64:	3dd0b461 	.word	0x3dd0b461
 8003c68:	2e037073 	.word	0x2e037073
 8003c6c:	3ba3198a 	.word	0x3ba3198a
 8003c70:	6dc9c883 	.word	0x6dc9c883
 8003c74:	3fe45f30 	.word	0x3fe45f30
 8003c78:	2e000000 	.word	0x2e000000
 8003c7c:	3ba3198a 	.word	0x3ba3198a
 8003c80:	252049c1 	.word	0x252049c1
 8003c84:	397b839a 	.word	0x397b839a
 8003c88:	3fe921fb 	.word	0x3fe921fb
 8003c8c:	4002d97b 	.word	0x4002d97b
 8003c90:	3ff921fb 	.word	0x3ff921fb
 8003c94:	413921fb 	.word	0x413921fb
 8003c98:	3fe00000 	.word	0x3fe00000
 8003c9c:	08004938 	.word	0x08004938
 8003ca0:	7fefffff 	.word	0x7fefffff
 8003ca4:	ea4f 5528 	mov.w	r5, r8, asr #20
 8003ca8:	f2a5 4516 	subw	r5, r5, #1046	; 0x416
 8003cac:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 8003cb0:	4630      	mov	r0, r6
 8003cb2:	460f      	mov	r7, r1
 8003cb4:	f7fc fefe 	bl	8000ab4 <__aeabi_d2iz>
 8003cb8:	f7fc fbf8 	bl	80004ac <__aeabi_i2d>
 8003cbc:	4602      	mov	r2, r0
 8003cbe:	460b      	mov	r3, r1
 8003cc0:	4630      	mov	r0, r6
 8003cc2:	4639      	mov	r1, r7
 8003cc4:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8003cc8:	f7fc faa2 	bl	8000210 <__aeabi_dsub>
 8003ccc:	2200      	movs	r2, #0
 8003cce:	4b1f      	ldr	r3, [pc, #124]	; (8003d4c <__ieee754_rem_pio2+0x3dc>)
 8003cd0:	f7fc fc56 	bl	8000580 <__aeabi_dmul>
 8003cd4:	460f      	mov	r7, r1
 8003cd6:	4606      	mov	r6, r0
 8003cd8:	f7fc feec 	bl	8000ab4 <__aeabi_d2iz>
 8003cdc:	f7fc fbe6 	bl	80004ac <__aeabi_i2d>
 8003ce0:	4602      	mov	r2, r0
 8003ce2:	460b      	mov	r3, r1
 8003ce4:	4630      	mov	r0, r6
 8003ce6:	4639      	mov	r1, r7
 8003ce8:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8003cec:	f7fc fa90 	bl	8000210 <__aeabi_dsub>
 8003cf0:	2200      	movs	r2, #0
 8003cf2:	4b16      	ldr	r3, [pc, #88]	; (8003d4c <__ieee754_rem_pio2+0x3dc>)
 8003cf4:	f7fc fc44 	bl	8000580 <__aeabi_dmul>
 8003cf8:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8003cfc:	f10d 0930 	add.w	r9, sp, #48	; 0x30
 8003d00:	f04f 0803 	mov.w	r8, #3
 8003d04:	2600      	movs	r6, #0
 8003d06:	2700      	movs	r7, #0
 8003d08:	4632      	mov	r2, r6
 8003d0a:	463b      	mov	r3, r7
 8003d0c:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 8003d10:	f108 3aff 	add.w	sl, r8, #4294967295
 8003d14:	f7fc fe9c 	bl	8000a50 <__aeabi_dcmpeq>
 8003d18:	b9b0      	cbnz	r0, 8003d48 <__ieee754_rem_pio2+0x3d8>
 8003d1a:	4b0d      	ldr	r3, [pc, #52]	; (8003d50 <__ieee754_rem_pio2+0x3e0>)
 8003d1c:	9301      	str	r3, [sp, #4]
 8003d1e:	2302      	movs	r3, #2
 8003d20:	9300      	str	r3, [sp, #0]
 8003d22:	462a      	mov	r2, r5
 8003d24:	4643      	mov	r3, r8
 8003d26:	4621      	mov	r1, r4
 8003d28:	a806      	add	r0, sp, #24
 8003d2a:	f000 f8dd 	bl	8003ee8 <__kernel_rem_pio2>
 8003d2e:	9b04      	ldr	r3, [sp, #16]
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	4605      	mov	r5, r0
 8003d34:	f6bf ae58 	bge.w	80039e8 <__ieee754_rem_pio2+0x78>
 8003d38:	6863      	ldr	r3, [r4, #4]
 8003d3a:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8003d3e:	6063      	str	r3, [r4, #4]
 8003d40:	68e3      	ldr	r3, [r4, #12]
 8003d42:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8003d46:	e746      	b.n	8003bd6 <__ieee754_rem_pio2+0x266>
 8003d48:	46d0      	mov	r8, sl
 8003d4a:	e7dd      	b.n	8003d08 <__ieee754_rem_pio2+0x398>
 8003d4c:	41700000 	.word	0x41700000
 8003d50:	080049b8 	.word	0x080049b8
 8003d54:	00000000 	.word	0x00000000

08003d58 <__kernel_cos>:
 8003d58:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003d5c:	ec59 8b10 	vmov	r8, r9, d0
 8003d60:	f029 4600 	bic.w	r6, r9, #2147483648	; 0x80000000
 8003d64:	f1b6 5f79 	cmp.w	r6, #1044381696	; 0x3e400000
 8003d68:	ed2d 8b02 	vpush	{d8}
 8003d6c:	eeb0 8a41 	vmov.f32	s16, s2
 8003d70:	eef0 8a61 	vmov.f32	s17, s3
 8003d74:	da07      	bge.n	8003d86 <__kernel_cos+0x2e>
 8003d76:	ee10 0a10 	vmov	r0, s0
 8003d7a:	4649      	mov	r1, r9
 8003d7c:	f7fc fe9a 	bl	8000ab4 <__aeabi_d2iz>
 8003d80:	2800      	cmp	r0, #0
 8003d82:	f000 8089 	beq.w	8003e98 <__kernel_cos+0x140>
 8003d86:	4642      	mov	r2, r8
 8003d88:	464b      	mov	r3, r9
 8003d8a:	4640      	mov	r0, r8
 8003d8c:	4649      	mov	r1, r9
 8003d8e:	f7fc fbf7 	bl	8000580 <__aeabi_dmul>
 8003d92:	2200      	movs	r2, #0
 8003d94:	4b4e      	ldr	r3, [pc, #312]	; (8003ed0 <__kernel_cos+0x178>)
 8003d96:	4604      	mov	r4, r0
 8003d98:	460d      	mov	r5, r1
 8003d9a:	f7fc fbf1 	bl	8000580 <__aeabi_dmul>
 8003d9e:	a340      	add	r3, pc, #256	; (adr r3, 8003ea0 <__kernel_cos+0x148>)
 8003da0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003da4:	4682      	mov	sl, r0
 8003da6:	468b      	mov	fp, r1
 8003da8:	4620      	mov	r0, r4
 8003daa:	4629      	mov	r1, r5
 8003dac:	f7fc fbe8 	bl	8000580 <__aeabi_dmul>
 8003db0:	a33d      	add	r3, pc, #244	; (adr r3, 8003ea8 <__kernel_cos+0x150>)
 8003db2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003db6:	f7fc fa2d 	bl	8000214 <__adddf3>
 8003dba:	4622      	mov	r2, r4
 8003dbc:	462b      	mov	r3, r5
 8003dbe:	f7fc fbdf 	bl	8000580 <__aeabi_dmul>
 8003dc2:	a33b      	add	r3, pc, #236	; (adr r3, 8003eb0 <__kernel_cos+0x158>)
 8003dc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003dc8:	f7fc fa22 	bl	8000210 <__aeabi_dsub>
 8003dcc:	4622      	mov	r2, r4
 8003dce:	462b      	mov	r3, r5
 8003dd0:	f7fc fbd6 	bl	8000580 <__aeabi_dmul>
 8003dd4:	a338      	add	r3, pc, #224	; (adr r3, 8003eb8 <__kernel_cos+0x160>)
 8003dd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003dda:	f7fc fa1b 	bl	8000214 <__adddf3>
 8003dde:	4622      	mov	r2, r4
 8003de0:	462b      	mov	r3, r5
 8003de2:	f7fc fbcd 	bl	8000580 <__aeabi_dmul>
 8003de6:	a336      	add	r3, pc, #216	; (adr r3, 8003ec0 <__kernel_cos+0x168>)
 8003de8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003dec:	f7fc fa10 	bl	8000210 <__aeabi_dsub>
 8003df0:	4622      	mov	r2, r4
 8003df2:	462b      	mov	r3, r5
 8003df4:	f7fc fbc4 	bl	8000580 <__aeabi_dmul>
 8003df8:	a333      	add	r3, pc, #204	; (adr r3, 8003ec8 <__kernel_cos+0x170>)
 8003dfa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003dfe:	f7fc fa09 	bl	8000214 <__adddf3>
 8003e02:	4622      	mov	r2, r4
 8003e04:	462b      	mov	r3, r5
 8003e06:	f7fc fbbb 	bl	8000580 <__aeabi_dmul>
 8003e0a:	4622      	mov	r2, r4
 8003e0c:	462b      	mov	r3, r5
 8003e0e:	f7fc fbb7 	bl	8000580 <__aeabi_dmul>
 8003e12:	ec53 2b18 	vmov	r2, r3, d8
 8003e16:	4604      	mov	r4, r0
 8003e18:	460d      	mov	r5, r1
 8003e1a:	4640      	mov	r0, r8
 8003e1c:	4649      	mov	r1, r9
 8003e1e:	f7fc fbaf 	bl	8000580 <__aeabi_dmul>
 8003e22:	460b      	mov	r3, r1
 8003e24:	4602      	mov	r2, r0
 8003e26:	4629      	mov	r1, r5
 8003e28:	4620      	mov	r0, r4
 8003e2a:	f7fc f9f1 	bl	8000210 <__aeabi_dsub>
 8003e2e:	4b29      	ldr	r3, [pc, #164]	; (8003ed4 <__kernel_cos+0x17c>)
 8003e30:	429e      	cmp	r6, r3
 8003e32:	4680      	mov	r8, r0
 8003e34:	4689      	mov	r9, r1
 8003e36:	dc11      	bgt.n	8003e5c <__kernel_cos+0x104>
 8003e38:	4602      	mov	r2, r0
 8003e3a:	460b      	mov	r3, r1
 8003e3c:	4650      	mov	r0, sl
 8003e3e:	4659      	mov	r1, fp
 8003e40:	f7fc f9e6 	bl	8000210 <__aeabi_dsub>
 8003e44:	460b      	mov	r3, r1
 8003e46:	4924      	ldr	r1, [pc, #144]	; (8003ed8 <__kernel_cos+0x180>)
 8003e48:	4602      	mov	r2, r0
 8003e4a:	2000      	movs	r0, #0
 8003e4c:	f7fc f9e0 	bl	8000210 <__aeabi_dsub>
 8003e50:	ecbd 8b02 	vpop	{d8}
 8003e54:	ec41 0b10 	vmov	d0, r0, r1
 8003e58:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003e5c:	4b1f      	ldr	r3, [pc, #124]	; (8003edc <__kernel_cos+0x184>)
 8003e5e:	491e      	ldr	r1, [pc, #120]	; (8003ed8 <__kernel_cos+0x180>)
 8003e60:	429e      	cmp	r6, r3
 8003e62:	bfcc      	ite	gt
 8003e64:	4d1e      	ldrgt	r5, [pc, #120]	; (8003ee0 <__kernel_cos+0x188>)
 8003e66:	f5a6 1500 	suble.w	r5, r6, #2097152	; 0x200000
 8003e6a:	2400      	movs	r4, #0
 8003e6c:	4622      	mov	r2, r4
 8003e6e:	462b      	mov	r3, r5
 8003e70:	2000      	movs	r0, #0
 8003e72:	f7fc f9cd 	bl	8000210 <__aeabi_dsub>
 8003e76:	4622      	mov	r2, r4
 8003e78:	4606      	mov	r6, r0
 8003e7a:	460f      	mov	r7, r1
 8003e7c:	462b      	mov	r3, r5
 8003e7e:	4650      	mov	r0, sl
 8003e80:	4659      	mov	r1, fp
 8003e82:	f7fc f9c5 	bl	8000210 <__aeabi_dsub>
 8003e86:	4642      	mov	r2, r8
 8003e88:	464b      	mov	r3, r9
 8003e8a:	f7fc f9c1 	bl	8000210 <__aeabi_dsub>
 8003e8e:	4602      	mov	r2, r0
 8003e90:	460b      	mov	r3, r1
 8003e92:	4630      	mov	r0, r6
 8003e94:	4639      	mov	r1, r7
 8003e96:	e7d9      	b.n	8003e4c <__kernel_cos+0xf4>
 8003e98:	2000      	movs	r0, #0
 8003e9a:	490f      	ldr	r1, [pc, #60]	; (8003ed8 <__kernel_cos+0x180>)
 8003e9c:	e7d8      	b.n	8003e50 <__kernel_cos+0xf8>
 8003e9e:	bf00      	nop
 8003ea0:	be8838d4 	.word	0xbe8838d4
 8003ea4:	bda8fae9 	.word	0xbda8fae9
 8003ea8:	bdb4b1c4 	.word	0xbdb4b1c4
 8003eac:	3e21ee9e 	.word	0x3e21ee9e
 8003eb0:	809c52ad 	.word	0x809c52ad
 8003eb4:	3e927e4f 	.word	0x3e927e4f
 8003eb8:	19cb1590 	.word	0x19cb1590
 8003ebc:	3efa01a0 	.word	0x3efa01a0
 8003ec0:	16c15177 	.word	0x16c15177
 8003ec4:	3f56c16c 	.word	0x3f56c16c
 8003ec8:	5555554c 	.word	0x5555554c
 8003ecc:	3fa55555 	.word	0x3fa55555
 8003ed0:	3fe00000 	.word	0x3fe00000
 8003ed4:	3fd33332 	.word	0x3fd33332
 8003ed8:	3ff00000 	.word	0x3ff00000
 8003edc:	3fe90000 	.word	0x3fe90000
 8003ee0:	3fd20000 	.word	0x3fd20000
 8003ee4:	00000000 	.word	0x00000000

08003ee8 <__kernel_rem_pio2>:
 8003ee8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003eec:	ed2d 8b02 	vpush	{d8}
 8003ef0:	f5ad 7d1b 	sub.w	sp, sp, #620	; 0x26c
 8003ef4:	1ed4      	subs	r4, r2, #3
 8003ef6:	9308      	str	r3, [sp, #32]
 8003ef8:	9101      	str	r1, [sp, #4]
 8003efa:	4bc5      	ldr	r3, [pc, #788]	; (8004210 <__kernel_rem_pio2+0x328>)
 8003efc:	99a6      	ldr	r1, [sp, #664]	; 0x298
 8003efe:	9009      	str	r0, [sp, #36]	; 0x24
 8003f00:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8003f04:	9304      	str	r3, [sp, #16]
 8003f06:	9b08      	ldr	r3, [sp, #32]
 8003f08:	3b01      	subs	r3, #1
 8003f0a:	9307      	str	r3, [sp, #28]
 8003f0c:	2318      	movs	r3, #24
 8003f0e:	fb94 f4f3 	sdiv	r4, r4, r3
 8003f12:	f06f 0317 	mvn.w	r3, #23
 8003f16:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
 8003f1a:	fb04 3303 	mla	r3, r4, r3, r3
 8003f1e:	eb03 0a02 	add.w	sl, r3, r2
 8003f22:	9b04      	ldr	r3, [sp, #16]
 8003f24:	9a07      	ldr	r2, [sp, #28]
 8003f26:	ed9f 8bb6 	vldr	d8, [pc, #728]	; 8004200 <__kernel_rem_pio2+0x318>
 8003f2a:	eb03 0802 	add.w	r8, r3, r2
 8003f2e:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 8003f30:	1aa7      	subs	r7, r4, r2
 8003f32:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8003f36:	ae22      	add	r6, sp, #136	; 0x88
 8003f38:	2500      	movs	r5, #0
 8003f3a:	4545      	cmp	r5, r8
 8003f3c:	dd13      	ble.n	8003f66 <__kernel_rem_pio2+0x7e>
 8003f3e:	ed9f 8bb0 	vldr	d8, [pc, #704]	; 8004200 <__kernel_rem_pio2+0x318>
 8003f42:	f50d 7be4 	add.w	fp, sp, #456	; 0x1c8
 8003f46:	2600      	movs	r6, #0
 8003f48:	9b04      	ldr	r3, [sp, #16]
 8003f4a:	429e      	cmp	r6, r3
 8003f4c:	dc32      	bgt.n	8003fb4 <__kernel_rem_pio2+0xcc>
 8003f4e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003f50:	9302      	str	r3, [sp, #8]
 8003f52:	9b08      	ldr	r3, [sp, #32]
 8003f54:	199d      	adds	r5, r3, r6
 8003f56:	ab22      	add	r3, sp, #136	; 0x88
 8003f58:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8003f5c:	9306      	str	r3, [sp, #24]
 8003f5e:	ec59 8b18 	vmov	r8, r9, d8
 8003f62:	2700      	movs	r7, #0
 8003f64:	e01f      	b.n	8003fa6 <__kernel_rem_pio2+0xbe>
 8003f66:	42ef      	cmn	r7, r5
 8003f68:	d407      	bmi.n	8003f7a <__kernel_rem_pio2+0x92>
 8003f6a:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 8003f6e:	f7fc fa9d 	bl	80004ac <__aeabi_i2d>
 8003f72:	e8e6 0102 	strd	r0, r1, [r6], #8
 8003f76:	3501      	adds	r5, #1
 8003f78:	e7df      	b.n	8003f3a <__kernel_rem_pio2+0x52>
 8003f7a:	ec51 0b18 	vmov	r0, r1, d8
 8003f7e:	e7f8      	b.n	8003f72 <__kernel_rem_pio2+0x8a>
 8003f80:	9906      	ldr	r1, [sp, #24]
 8003f82:	9d02      	ldr	r5, [sp, #8]
 8003f84:	e971 2302 	ldrd	r2, r3, [r1, #-8]!
 8003f88:	9106      	str	r1, [sp, #24]
 8003f8a:	e8f5 0102 	ldrd	r0, r1, [r5], #8
 8003f8e:	9502      	str	r5, [sp, #8]
 8003f90:	f7fc faf6 	bl	8000580 <__aeabi_dmul>
 8003f94:	4602      	mov	r2, r0
 8003f96:	460b      	mov	r3, r1
 8003f98:	4640      	mov	r0, r8
 8003f9a:	4649      	mov	r1, r9
 8003f9c:	f7fc f93a 	bl	8000214 <__adddf3>
 8003fa0:	3701      	adds	r7, #1
 8003fa2:	4680      	mov	r8, r0
 8003fa4:	4689      	mov	r9, r1
 8003fa6:	9b07      	ldr	r3, [sp, #28]
 8003fa8:	429f      	cmp	r7, r3
 8003faa:	dde9      	ble.n	8003f80 <__kernel_rem_pio2+0x98>
 8003fac:	e8eb 8902 	strd	r8, r9, [fp], #8
 8003fb0:	3601      	adds	r6, #1
 8003fb2:	e7c9      	b.n	8003f48 <__kernel_rem_pio2+0x60>
 8003fb4:	9b04      	ldr	r3, [sp, #16]
 8003fb6:	aa0e      	add	r2, sp, #56	; 0x38
 8003fb8:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8003fbc:	930c      	str	r3, [sp, #48]	; 0x30
 8003fbe:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 8003fc0:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8003fc4:	9c04      	ldr	r4, [sp, #16]
 8003fc6:	930b      	str	r3, [sp, #44]	; 0x2c
 8003fc8:	ab9a      	add	r3, sp, #616	; 0x268
 8003fca:	f104 5b00 	add.w	fp, r4, #536870912	; 0x20000000
 8003fce:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8003fd2:	f10b 3bff 	add.w	fp, fp, #4294967295
 8003fd6:	e953 8928 	ldrd	r8, r9, [r3, #-160]	; 0xa0
 8003fda:	ea4f 0bcb 	mov.w	fp, fp, lsl #3
 8003fde:	ab9a      	add	r3, sp, #616	; 0x268
 8003fe0:	445b      	add	r3, fp
 8003fe2:	f1a3 0698 	sub.w	r6, r3, #152	; 0x98
 8003fe6:	2500      	movs	r5, #0
 8003fe8:	1b63      	subs	r3, r4, r5
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	dc78      	bgt.n	80040e0 <__kernel_rem_pio2+0x1f8>
 8003fee:	4650      	mov	r0, sl
 8003ff0:	ec49 8b10 	vmov	d0, r8, r9
 8003ff4:	f000 fc00 	bl	80047f8 <scalbn>
 8003ff8:	ec57 6b10 	vmov	r6, r7, d0
 8003ffc:	2200      	movs	r2, #0
 8003ffe:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8004002:	ee10 0a10 	vmov	r0, s0
 8004006:	4639      	mov	r1, r7
 8004008:	f7fc faba 	bl	8000580 <__aeabi_dmul>
 800400c:	ec41 0b10 	vmov	d0, r0, r1
 8004010:	f000 fb6e 	bl	80046f0 <floor>
 8004014:	2200      	movs	r2, #0
 8004016:	ec51 0b10 	vmov	r0, r1, d0
 800401a:	4b7e      	ldr	r3, [pc, #504]	; (8004214 <__kernel_rem_pio2+0x32c>)
 800401c:	f7fc fab0 	bl	8000580 <__aeabi_dmul>
 8004020:	4602      	mov	r2, r0
 8004022:	460b      	mov	r3, r1
 8004024:	4630      	mov	r0, r6
 8004026:	4639      	mov	r1, r7
 8004028:	f7fc f8f2 	bl	8000210 <__aeabi_dsub>
 800402c:	460f      	mov	r7, r1
 800402e:	4606      	mov	r6, r0
 8004030:	f7fc fd40 	bl	8000ab4 <__aeabi_d2iz>
 8004034:	9006      	str	r0, [sp, #24]
 8004036:	f7fc fa39 	bl	80004ac <__aeabi_i2d>
 800403a:	4602      	mov	r2, r0
 800403c:	460b      	mov	r3, r1
 800403e:	4630      	mov	r0, r6
 8004040:	4639      	mov	r1, r7
 8004042:	f7fc f8e5 	bl	8000210 <__aeabi_dsub>
 8004046:	f1ba 0f00 	cmp.w	sl, #0
 800404a:	4606      	mov	r6, r0
 800404c:	460f      	mov	r7, r1
 800404e:	dd6c      	ble.n	800412a <__kernel_rem_pio2+0x242>
 8004050:	1e62      	subs	r2, r4, #1
 8004052:	ab0e      	add	r3, sp, #56	; 0x38
 8004054:	f1ca 0118 	rsb	r1, sl, #24
 8004058:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800405c:	9d06      	ldr	r5, [sp, #24]
 800405e:	fa40 f301 	asr.w	r3, r0, r1
 8004062:	441d      	add	r5, r3
 8004064:	408b      	lsls	r3, r1
 8004066:	1ac0      	subs	r0, r0, r3
 8004068:	ab0e      	add	r3, sp, #56	; 0x38
 800406a:	9506      	str	r5, [sp, #24]
 800406c:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8004070:	f1ca 0317 	rsb	r3, sl, #23
 8004074:	fa40 f303 	asr.w	r3, r0, r3
 8004078:	9302      	str	r3, [sp, #8]
 800407a:	9b02      	ldr	r3, [sp, #8]
 800407c:	2b00      	cmp	r3, #0
 800407e:	dd62      	ble.n	8004146 <__kernel_rem_pio2+0x25e>
 8004080:	9b06      	ldr	r3, [sp, #24]
 8004082:	2200      	movs	r2, #0
 8004084:	3301      	adds	r3, #1
 8004086:	9306      	str	r3, [sp, #24]
 8004088:	4615      	mov	r5, r2
 800408a:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 800408e:	4294      	cmp	r4, r2
 8004090:	f300 8095 	bgt.w	80041be <__kernel_rem_pio2+0x2d6>
 8004094:	f1ba 0f00 	cmp.w	sl, #0
 8004098:	dd07      	ble.n	80040aa <__kernel_rem_pio2+0x1c2>
 800409a:	f1ba 0f01 	cmp.w	sl, #1
 800409e:	f000 80a2 	beq.w	80041e6 <__kernel_rem_pio2+0x2fe>
 80040a2:	f1ba 0f02 	cmp.w	sl, #2
 80040a6:	f000 80c1 	beq.w	800422c <__kernel_rem_pio2+0x344>
 80040aa:	9b02      	ldr	r3, [sp, #8]
 80040ac:	2b02      	cmp	r3, #2
 80040ae:	d14a      	bne.n	8004146 <__kernel_rem_pio2+0x25e>
 80040b0:	4632      	mov	r2, r6
 80040b2:	463b      	mov	r3, r7
 80040b4:	2000      	movs	r0, #0
 80040b6:	4958      	ldr	r1, [pc, #352]	; (8004218 <__kernel_rem_pio2+0x330>)
 80040b8:	f7fc f8aa 	bl	8000210 <__aeabi_dsub>
 80040bc:	4606      	mov	r6, r0
 80040be:	460f      	mov	r7, r1
 80040c0:	2d00      	cmp	r5, #0
 80040c2:	d040      	beq.n	8004146 <__kernel_rem_pio2+0x25e>
 80040c4:	4650      	mov	r0, sl
 80040c6:	ed9f 0b50 	vldr	d0, [pc, #320]	; 8004208 <__kernel_rem_pio2+0x320>
 80040ca:	f000 fb95 	bl	80047f8 <scalbn>
 80040ce:	4630      	mov	r0, r6
 80040d0:	4639      	mov	r1, r7
 80040d2:	ec53 2b10 	vmov	r2, r3, d0
 80040d6:	f7fc f89b 	bl	8000210 <__aeabi_dsub>
 80040da:	4606      	mov	r6, r0
 80040dc:	460f      	mov	r7, r1
 80040de:	e032      	b.n	8004146 <__kernel_rem_pio2+0x25e>
 80040e0:	2200      	movs	r2, #0
 80040e2:	4b4e      	ldr	r3, [pc, #312]	; (800421c <__kernel_rem_pio2+0x334>)
 80040e4:	4640      	mov	r0, r8
 80040e6:	4649      	mov	r1, r9
 80040e8:	f7fc fa4a 	bl	8000580 <__aeabi_dmul>
 80040ec:	f7fc fce2 	bl	8000ab4 <__aeabi_d2iz>
 80040f0:	f7fc f9dc 	bl	80004ac <__aeabi_i2d>
 80040f4:	2200      	movs	r2, #0
 80040f6:	4b4a      	ldr	r3, [pc, #296]	; (8004220 <__kernel_rem_pio2+0x338>)
 80040f8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80040fc:	f7fc fa40 	bl	8000580 <__aeabi_dmul>
 8004100:	4602      	mov	r2, r0
 8004102:	460b      	mov	r3, r1
 8004104:	4640      	mov	r0, r8
 8004106:	4649      	mov	r1, r9
 8004108:	f7fc f882 	bl	8000210 <__aeabi_dsub>
 800410c:	f7fc fcd2 	bl	8000ab4 <__aeabi_d2iz>
 8004110:	ab0e      	add	r3, sp, #56	; 0x38
 8004112:	f843 0025 	str.w	r0, [r3, r5, lsl #2]
 8004116:	e976 2302 	ldrd	r2, r3, [r6, #-8]!
 800411a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800411e:	f7fc f879 	bl	8000214 <__adddf3>
 8004122:	3501      	adds	r5, #1
 8004124:	4680      	mov	r8, r0
 8004126:	4689      	mov	r9, r1
 8004128:	e75e      	b.n	8003fe8 <__kernel_rem_pio2+0x100>
 800412a:	d105      	bne.n	8004138 <__kernel_rem_pio2+0x250>
 800412c:	1e63      	subs	r3, r4, #1
 800412e:	aa0e      	add	r2, sp, #56	; 0x38
 8004130:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8004134:	15c3      	asrs	r3, r0, #23
 8004136:	e79f      	b.n	8004078 <__kernel_rem_pio2+0x190>
 8004138:	2200      	movs	r2, #0
 800413a:	4b3a      	ldr	r3, [pc, #232]	; (8004224 <__kernel_rem_pio2+0x33c>)
 800413c:	f7fc fca6 	bl	8000a8c <__aeabi_dcmpge>
 8004140:	2800      	cmp	r0, #0
 8004142:	d139      	bne.n	80041b8 <__kernel_rem_pio2+0x2d0>
 8004144:	9002      	str	r0, [sp, #8]
 8004146:	2200      	movs	r2, #0
 8004148:	2300      	movs	r3, #0
 800414a:	4630      	mov	r0, r6
 800414c:	4639      	mov	r1, r7
 800414e:	f7fc fc7f 	bl	8000a50 <__aeabi_dcmpeq>
 8004152:	2800      	cmp	r0, #0
 8004154:	f000 80c7 	beq.w	80042e6 <__kernel_rem_pio2+0x3fe>
 8004158:	1e65      	subs	r5, r4, #1
 800415a:	462b      	mov	r3, r5
 800415c:	2200      	movs	r2, #0
 800415e:	9904      	ldr	r1, [sp, #16]
 8004160:	428b      	cmp	r3, r1
 8004162:	da6a      	bge.n	800423a <__kernel_rem_pio2+0x352>
 8004164:	2a00      	cmp	r2, #0
 8004166:	f000 8088 	beq.w	800427a <__kernel_rem_pio2+0x392>
 800416a:	ab0e      	add	r3, sp, #56	; 0x38
 800416c:	f1aa 0a18 	sub.w	sl, sl, #24
 8004170:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 8004174:	2b00      	cmp	r3, #0
 8004176:	f000 80b4 	beq.w	80042e2 <__kernel_rem_pio2+0x3fa>
 800417a:	4650      	mov	r0, sl
 800417c:	ed9f 0b22 	vldr	d0, [pc, #136]	; 8004208 <__kernel_rem_pio2+0x320>
 8004180:	f000 fb3a 	bl	80047f8 <scalbn>
 8004184:	00ec      	lsls	r4, r5, #3
 8004186:	ab72      	add	r3, sp, #456	; 0x1c8
 8004188:	191e      	adds	r6, r3, r4
 800418a:	ec59 8b10 	vmov	r8, r9, d0
 800418e:	f106 0a08 	add.w	sl, r6, #8
 8004192:	462f      	mov	r7, r5
 8004194:	2f00      	cmp	r7, #0
 8004196:	f280 80df 	bge.w	8004358 <__kernel_rem_pio2+0x470>
 800419a:	ed9f 8b19 	vldr	d8, [pc, #100]	; 8004200 <__kernel_rem_pio2+0x318>
 800419e:	f04f 0a00 	mov.w	sl, #0
 80041a2:	eba5 030a 	sub.w	r3, r5, sl
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	f2c0 810a 	blt.w	80043c0 <__kernel_rem_pio2+0x4d8>
 80041ac:	f8df b078 	ldr.w	fp, [pc, #120]	; 8004228 <__kernel_rem_pio2+0x340>
 80041b0:	ec59 8b18 	vmov	r8, r9, d8
 80041b4:	2700      	movs	r7, #0
 80041b6:	e0f5      	b.n	80043a4 <__kernel_rem_pio2+0x4bc>
 80041b8:	2302      	movs	r3, #2
 80041ba:	9302      	str	r3, [sp, #8]
 80041bc:	e760      	b.n	8004080 <__kernel_rem_pio2+0x198>
 80041be:	ab0e      	add	r3, sp, #56	; 0x38
 80041c0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80041c4:	b94d      	cbnz	r5, 80041da <__kernel_rem_pio2+0x2f2>
 80041c6:	b12b      	cbz	r3, 80041d4 <__kernel_rem_pio2+0x2ec>
 80041c8:	a80e      	add	r0, sp, #56	; 0x38
 80041ca:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 80041ce:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 80041d2:	2301      	movs	r3, #1
 80041d4:	3201      	adds	r2, #1
 80041d6:	461d      	mov	r5, r3
 80041d8:	e759      	b.n	800408e <__kernel_rem_pio2+0x1a6>
 80041da:	a80e      	add	r0, sp, #56	; 0x38
 80041dc:	1acb      	subs	r3, r1, r3
 80041de:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 80041e2:	462b      	mov	r3, r5
 80041e4:	e7f6      	b.n	80041d4 <__kernel_rem_pio2+0x2ec>
 80041e6:	1e62      	subs	r2, r4, #1
 80041e8:	ab0e      	add	r3, sp, #56	; 0x38
 80041ea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80041ee:	f3c3 0316 	ubfx	r3, r3, #0, #23
 80041f2:	a90e      	add	r1, sp, #56	; 0x38
 80041f4:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 80041f8:	e757      	b.n	80040aa <__kernel_rem_pio2+0x1c2>
 80041fa:	bf00      	nop
 80041fc:	f3af 8000 	nop.w
	...
 800420c:	3ff00000 	.word	0x3ff00000
 8004210:	08004b00 	.word	0x08004b00
 8004214:	40200000 	.word	0x40200000
 8004218:	3ff00000 	.word	0x3ff00000
 800421c:	3e700000 	.word	0x3e700000
 8004220:	41700000 	.word	0x41700000
 8004224:	3fe00000 	.word	0x3fe00000
 8004228:	08004ac0 	.word	0x08004ac0
 800422c:	1e62      	subs	r2, r4, #1
 800422e:	ab0e      	add	r3, sp, #56	; 0x38
 8004230:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004234:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8004238:	e7db      	b.n	80041f2 <__kernel_rem_pio2+0x30a>
 800423a:	a90e      	add	r1, sp, #56	; 0x38
 800423c:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8004240:	3b01      	subs	r3, #1
 8004242:	430a      	orrs	r2, r1
 8004244:	e78b      	b.n	800415e <__kernel_rem_pio2+0x276>
 8004246:	3301      	adds	r3, #1
 8004248:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 800424c:	2900      	cmp	r1, #0
 800424e:	d0fa      	beq.n	8004246 <__kernel_rem_pio2+0x35e>
 8004250:	9a08      	ldr	r2, [sp, #32]
 8004252:	4422      	add	r2, r4
 8004254:	00d2      	lsls	r2, r2, #3
 8004256:	a922      	add	r1, sp, #136	; 0x88
 8004258:	18e3      	adds	r3, r4, r3
 800425a:	9206      	str	r2, [sp, #24]
 800425c:	440a      	add	r2, r1
 800425e:	9302      	str	r3, [sp, #8]
 8004260:	f10b 0108 	add.w	r1, fp, #8
 8004264:	f102 0308 	add.w	r3, r2, #8
 8004268:	1c66      	adds	r6, r4, #1
 800426a:	910a      	str	r1, [sp, #40]	; 0x28
 800426c:	2500      	movs	r5, #0
 800426e:	930d      	str	r3, [sp, #52]	; 0x34
 8004270:	9b02      	ldr	r3, [sp, #8]
 8004272:	42b3      	cmp	r3, r6
 8004274:	da04      	bge.n	8004280 <__kernel_rem_pio2+0x398>
 8004276:	461c      	mov	r4, r3
 8004278:	e6a6      	b.n	8003fc8 <__kernel_rem_pio2+0xe0>
 800427a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800427c:	2301      	movs	r3, #1
 800427e:	e7e3      	b.n	8004248 <__kernel_rem_pio2+0x360>
 8004280:	9b06      	ldr	r3, [sp, #24]
 8004282:	18ef      	adds	r7, r5, r3
 8004284:	ab22      	add	r3, sp, #136	; 0x88
 8004286:	441f      	add	r7, r3
 8004288:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800428a:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800428e:	f7fc f90d 	bl	80004ac <__aeabi_i2d>
 8004292:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004294:	461c      	mov	r4, r3
 8004296:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004298:	e9c7 0100 	strd	r0, r1, [r7]
 800429c:	eb03 0b05 	add.w	fp, r3, r5
 80042a0:	2700      	movs	r7, #0
 80042a2:	f04f 0800 	mov.w	r8, #0
 80042a6:	f04f 0900 	mov.w	r9, #0
 80042aa:	9b07      	ldr	r3, [sp, #28]
 80042ac:	429f      	cmp	r7, r3
 80042ae:	dd08      	ble.n	80042c2 <__kernel_rem_pio2+0x3da>
 80042b0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80042b2:	aa72      	add	r2, sp, #456	; 0x1c8
 80042b4:	18eb      	adds	r3, r5, r3
 80042b6:	4413      	add	r3, r2
 80042b8:	e9c3 8902 	strd	r8, r9, [r3, #8]
 80042bc:	3601      	adds	r6, #1
 80042be:	3508      	adds	r5, #8
 80042c0:	e7d6      	b.n	8004270 <__kernel_rem_pio2+0x388>
 80042c2:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 80042c6:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 80042ca:	f7fc f959 	bl	8000580 <__aeabi_dmul>
 80042ce:	4602      	mov	r2, r0
 80042d0:	460b      	mov	r3, r1
 80042d2:	4640      	mov	r0, r8
 80042d4:	4649      	mov	r1, r9
 80042d6:	f7fb ff9d 	bl	8000214 <__adddf3>
 80042da:	3701      	adds	r7, #1
 80042dc:	4680      	mov	r8, r0
 80042de:	4689      	mov	r9, r1
 80042e0:	e7e3      	b.n	80042aa <__kernel_rem_pio2+0x3c2>
 80042e2:	3d01      	subs	r5, #1
 80042e4:	e741      	b.n	800416a <__kernel_rem_pio2+0x282>
 80042e6:	f1ca 0000 	rsb	r0, sl, #0
 80042ea:	ec47 6b10 	vmov	d0, r6, r7
 80042ee:	f000 fa83 	bl	80047f8 <scalbn>
 80042f2:	ec57 6b10 	vmov	r6, r7, d0
 80042f6:	2200      	movs	r2, #0
 80042f8:	4b99      	ldr	r3, [pc, #612]	; (8004560 <__kernel_rem_pio2+0x678>)
 80042fa:	ee10 0a10 	vmov	r0, s0
 80042fe:	4639      	mov	r1, r7
 8004300:	f7fc fbc4 	bl	8000a8c <__aeabi_dcmpge>
 8004304:	b1f8      	cbz	r0, 8004346 <__kernel_rem_pio2+0x45e>
 8004306:	2200      	movs	r2, #0
 8004308:	4b96      	ldr	r3, [pc, #600]	; (8004564 <__kernel_rem_pio2+0x67c>)
 800430a:	4630      	mov	r0, r6
 800430c:	4639      	mov	r1, r7
 800430e:	f7fc f937 	bl	8000580 <__aeabi_dmul>
 8004312:	f7fc fbcf 	bl	8000ab4 <__aeabi_d2iz>
 8004316:	4680      	mov	r8, r0
 8004318:	f7fc f8c8 	bl	80004ac <__aeabi_i2d>
 800431c:	2200      	movs	r2, #0
 800431e:	4b90      	ldr	r3, [pc, #576]	; (8004560 <__kernel_rem_pio2+0x678>)
 8004320:	f7fc f92e 	bl	8000580 <__aeabi_dmul>
 8004324:	460b      	mov	r3, r1
 8004326:	4602      	mov	r2, r0
 8004328:	4639      	mov	r1, r7
 800432a:	4630      	mov	r0, r6
 800432c:	f7fb ff70 	bl	8000210 <__aeabi_dsub>
 8004330:	f7fc fbc0 	bl	8000ab4 <__aeabi_d2iz>
 8004334:	1c65      	adds	r5, r4, #1
 8004336:	ab0e      	add	r3, sp, #56	; 0x38
 8004338:	f10a 0a18 	add.w	sl, sl, #24
 800433c:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8004340:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 8004344:	e719      	b.n	800417a <__kernel_rem_pio2+0x292>
 8004346:	4630      	mov	r0, r6
 8004348:	4639      	mov	r1, r7
 800434a:	f7fc fbb3 	bl	8000ab4 <__aeabi_d2iz>
 800434e:	ab0e      	add	r3, sp, #56	; 0x38
 8004350:	4625      	mov	r5, r4
 8004352:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8004356:	e710      	b.n	800417a <__kernel_rem_pio2+0x292>
 8004358:	ab0e      	add	r3, sp, #56	; 0x38
 800435a:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 800435e:	f7fc f8a5 	bl	80004ac <__aeabi_i2d>
 8004362:	4642      	mov	r2, r8
 8004364:	464b      	mov	r3, r9
 8004366:	f7fc f90b 	bl	8000580 <__aeabi_dmul>
 800436a:	2200      	movs	r2, #0
 800436c:	e96a 0102 	strd	r0, r1, [sl, #-8]!
 8004370:	4b7c      	ldr	r3, [pc, #496]	; (8004564 <__kernel_rem_pio2+0x67c>)
 8004372:	4640      	mov	r0, r8
 8004374:	4649      	mov	r1, r9
 8004376:	f7fc f903 	bl	8000580 <__aeabi_dmul>
 800437a:	3f01      	subs	r7, #1
 800437c:	4680      	mov	r8, r0
 800437e:	4689      	mov	r9, r1
 8004380:	e708      	b.n	8004194 <__kernel_rem_pio2+0x2ac>
 8004382:	eb06 03c7 	add.w	r3, r6, r7, lsl #3
 8004386:	e9d3 2300 	ldrd	r2, r3, [r3]
 800438a:	e8fb 0102 	ldrd	r0, r1, [fp], #8
 800438e:	f7fc f8f7 	bl	8000580 <__aeabi_dmul>
 8004392:	4602      	mov	r2, r0
 8004394:	460b      	mov	r3, r1
 8004396:	4640      	mov	r0, r8
 8004398:	4649      	mov	r1, r9
 800439a:	f7fb ff3b 	bl	8000214 <__adddf3>
 800439e:	3701      	adds	r7, #1
 80043a0:	4680      	mov	r8, r0
 80043a2:	4689      	mov	r9, r1
 80043a4:	9b04      	ldr	r3, [sp, #16]
 80043a6:	429f      	cmp	r7, r3
 80043a8:	dc01      	bgt.n	80043ae <__kernel_rem_pio2+0x4c6>
 80043aa:	45ba      	cmp	sl, r7
 80043ac:	dae9      	bge.n	8004382 <__kernel_rem_pio2+0x49a>
 80043ae:	ab4a      	add	r3, sp, #296	; 0x128
 80043b0:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80043b4:	e9c3 8900 	strd	r8, r9, [r3]
 80043b8:	f10a 0a01 	add.w	sl, sl, #1
 80043bc:	3e08      	subs	r6, #8
 80043be:	e6f0      	b.n	80041a2 <__kernel_rem_pio2+0x2ba>
 80043c0:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 80043c2:	2b03      	cmp	r3, #3
 80043c4:	d85b      	bhi.n	800447e <__kernel_rem_pio2+0x596>
 80043c6:	e8df f003 	tbb	[pc, r3]
 80043ca:	264a      	.short	0x264a
 80043cc:	0226      	.short	0x0226
 80043ce:	ab9a      	add	r3, sp, #616	; 0x268
 80043d0:	441c      	add	r4, r3
 80043d2:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 80043d6:	46a2      	mov	sl, r4
 80043d8:	46ab      	mov	fp, r5
 80043da:	f1bb 0f00 	cmp.w	fp, #0
 80043de:	dc6c      	bgt.n	80044ba <__kernel_rem_pio2+0x5d2>
 80043e0:	46a2      	mov	sl, r4
 80043e2:	46ab      	mov	fp, r5
 80043e4:	f1bb 0f01 	cmp.w	fp, #1
 80043e8:	f300 8086 	bgt.w	80044f8 <__kernel_rem_pio2+0x610>
 80043ec:	2000      	movs	r0, #0
 80043ee:	2100      	movs	r1, #0
 80043f0:	2d01      	cmp	r5, #1
 80043f2:	f300 80a0 	bgt.w	8004536 <__kernel_rem_pio2+0x64e>
 80043f6:	9b02      	ldr	r3, [sp, #8]
 80043f8:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	; 0x128
 80043fc:	e9dd 564c 	ldrd	r5, r6, [sp, #304]	; 0x130
 8004400:	2b00      	cmp	r3, #0
 8004402:	f040 809e 	bne.w	8004542 <__kernel_rem_pio2+0x65a>
 8004406:	9b01      	ldr	r3, [sp, #4]
 8004408:	e9c3 7800 	strd	r7, r8, [r3]
 800440c:	e9c3 5602 	strd	r5, r6, [r3, #8]
 8004410:	e9c3 0104 	strd	r0, r1, [r3, #16]
 8004414:	e033      	b.n	800447e <__kernel_rem_pio2+0x596>
 8004416:	3408      	adds	r4, #8
 8004418:	ab4a      	add	r3, sp, #296	; 0x128
 800441a:	441c      	add	r4, r3
 800441c:	462e      	mov	r6, r5
 800441e:	2000      	movs	r0, #0
 8004420:	2100      	movs	r1, #0
 8004422:	2e00      	cmp	r6, #0
 8004424:	da3a      	bge.n	800449c <__kernel_rem_pio2+0x5b4>
 8004426:	9b02      	ldr	r3, [sp, #8]
 8004428:	2b00      	cmp	r3, #0
 800442a:	d03d      	beq.n	80044a8 <__kernel_rem_pio2+0x5c0>
 800442c:	4602      	mov	r2, r0
 800442e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8004432:	9c01      	ldr	r4, [sp, #4]
 8004434:	e9c4 2300 	strd	r2, r3, [r4]
 8004438:	4602      	mov	r2, r0
 800443a:	460b      	mov	r3, r1
 800443c:	e9dd 014a 	ldrd	r0, r1, [sp, #296]	; 0x128
 8004440:	f7fb fee6 	bl	8000210 <__aeabi_dsub>
 8004444:	ae4c      	add	r6, sp, #304	; 0x130
 8004446:	2401      	movs	r4, #1
 8004448:	42a5      	cmp	r5, r4
 800444a:	da30      	bge.n	80044ae <__kernel_rem_pio2+0x5c6>
 800444c:	9b02      	ldr	r3, [sp, #8]
 800444e:	b113      	cbz	r3, 8004456 <__kernel_rem_pio2+0x56e>
 8004450:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8004454:	4619      	mov	r1, r3
 8004456:	9b01      	ldr	r3, [sp, #4]
 8004458:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800445c:	e00f      	b.n	800447e <__kernel_rem_pio2+0x596>
 800445e:	ab9a      	add	r3, sp, #616	; 0x268
 8004460:	441c      	add	r4, r3
 8004462:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 8004466:	2000      	movs	r0, #0
 8004468:	2100      	movs	r1, #0
 800446a:	2d00      	cmp	r5, #0
 800446c:	da10      	bge.n	8004490 <__kernel_rem_pio2+0x5a8>
 800446e:	9b02      	ldr	r3, [sp, #8]
 8004470:	b113      	cbz	r3, 8004478 <__kernel_rem_pio2+0x590>
 8004472:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8004476:	4619      	mov	r1, r3
 8004478:	9b01      	ldr	r3, [sp, #4]
 800447a:	e9c3 0100 	strd	r0, r1, [r3]
 800447e:	9b06      	ldr	r3, [sp, #24]
 8004480:	f003 0007 	and.w	r0, r3, #7
 8004484:	f50d 7d1b 	add.w	sp, sp, #620	; 0x26c
 8004488:	ecbd 8b02 	vpop	{d8}
 800448c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004490:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8004494:	f7fb febe 	bl	8000214 <__adddf3>
 8004498:	3d01      	subs	r5, #1
 800449a:	e7e6      	b.n	800446a <__kernel_rem_pio2+0x582>
 800449c:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 80044a0:	f7fb feb8 	bl	8000214 <__adddf3>
 80044a4:	3e01      	subs	r6, #1
 80044a6:	e7bc      	b.n	8004422 <__kernel_rem_pio2+0x53a>
 80044a8:	4602      	mov	r2, r0
 80044aa:	460b      	mov	r3, r1
 80044ac:	e7c1      	b.n	8004432 <__kernel_rem_pio2+0x54a>
 80044ae:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 80044b2:	f7fb feaf 	bl	8000214 <__adddf3>
 80044b6:	3401      	adds	r4, #1
 80044b8:	e7c6      	b.n	8004448 <__kernel_rem_pio2+0x560>
 80044ba:	e95a 8904 	ldrd	r8, r9, [sl, #-16]
 80044be:	ed3a 7b02 	vldmdb	sl!, {d7}
 80044c2:	4640      	mov	r0, r8
 80044c4:	ec53 2b17 	vmov	r2, r3, d7
 80044c8:	4649      	mov	r1, r9
 80044ca:	ed8d 7b04 	vstr	d7, [sp, #16]
 80044ce:	f7fb fea1 	bl	8000214 <__adddf3>
 80044d2:	4602      	mov	r2, r0
 80044d4:	460b      	mov	r3, r1
 80044d6:	4606      	mov	r6, r0
 80044d8:	460f      	mov	r7, r1
 80044da:	4640      	mov	r0, r8
 80044dc:	4649      	mov	r1, r9
 80044de:	f7fb fe97 	bl	8000210 <__aeabi_dsub>
 80044e2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80044e6:	f7fb fe95 	bl	8000214 <__adddf3>
 80044ea:	f10b 3bff 	add.w	fp, fp, #4294967295
 80044ee:	e9ca 0100 	strd	r0, r1, [sl]
 80044f2:	e94a 6702 	strd	r6, r7, [sl, #-8]
 80044f6:	e770      	b.n	80043da <__kernel_rem_pio2+0x4f2>
 80044f8:	e95a 6704 	ldrd	r6, r7, [sl, #-16]
 80044fc:	ed3a 7b02 	vldmdb	sl!, {d7}
 8004500:	4630      	mov	r0, r6
 8004502:	ec53 2b17 	vmov	r2, r3, d7
 8004506:	4639      	mov	r1, r7
 8004508:	ed8d 7b04 	vstr	d7, [sp, #16]
 800450c:	f7fb fe82 	bl	8000214 <__adddf3>
 8004510:	4602      	mov	r2, r0
 8004512:	460b      	mov	r3, r1
 8004514:	4680      	mov	r8, r0
 8004516:	4689      	mov	r9, r1
 8004518:	4630      	mov	r0, r6
 800451a:	4639      	mov	r1, r7
 800451c:	f7fb fe78 	bl	8000210 <__aeabi_dsub>
 8004520:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004524:	f7fb fe76 	bl	8000214 <__adddf3>
 8004528:	f10b 3bff 	add.w	fp, fp, #4294967295
 800452c:	e9ca 0100 	strd	r0, r1, [sl]
 8004530:	e94a 8902 	strd	r8, r9, [sl, #-8]
 8004534:	e756      	b.n	80043e4 <__kernel_rem_pio2+0x4fc>
 8004536:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800453a:	f7fb fe6b 	bl	8000214 <__adddf3>
 800453e:	3d01      	subs	r5, #1
 8004540:	e756      	b.n	80043f0 <__kernel_rem_pio2+0x508>
 8004542:	9b01      	ldr	r3, [sp, #4]
 8004544:	9a01      	ldr	r2, [sp, #4]
 8004546:	601f      	str	r7, [r3, #0]
 8004548:	f108 4400 	add.w	r4, r8, #2147483648	; 0x80000000
 800454c:	605c      	str	r4, [r3, #4]
 800454e:	609d      	str	r5, [r3, #8]
 8004550:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8004554:	60d3      	str	r3, [r2, #12]
 8004556:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800455a:	6110      	str	r0, [r2, #16]
 800455c:	6153      	str	r3, [r2, #20]
 800455e:	e78e      	b.n	800447e <__kernel_rem_pio2+0x596>
 8004560:	41700000 	.word	0x41700000
 8004564:	3e700000 	.word	0x3e700000

08004568 <__kernel_sin>:
 8004568:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800456c:	ec55 4b10 	vmov	r4, r5, d0
 8004570:	b085      	sub	sp, #20
 8004572:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8004576:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 800457a:	ed8d 1b00 	vstr	d1, [sp]
 800457e:	9002      	str	r0, [sp, #8]
 8004580:	da06      	bge.n	8004590 <__kernel_sin+0x28>
 8004582:	ee10 0a10 	vmov	r0, s0
 8004586:	4629      	mov	r1, r5
 8004588:	f7fc fa94 	bl	8000ab4 <__aeabi_d2iz>
 800458c:	2800      	cmp	r0, #0
 800458e:	d051      	beq.n	8004634 <__kernel_sin+0xcc>
 8004590:	4622      	mov	r2, r4
 8004592:	462b      	mov	r3, r5
 8004594:	4620      	mov	r0, r4
 8004596:	4629      	mov	r1, r5
 8004598:	f7fb fff2 	bl	8000580 <__aeabi_dmul>
 800459c:	4682      	mov	sl, r0
 800459e:	468b      	mov	fp, r1
 80045a0:	4602      	mov	r2, r0
 80045a2:	460b      	mov	r3, r1
 80045a4:	4620      	mov	r0, r4
 80045a6:	4629      	mov	r1, r5
 80045a8:	f7fb ffea 	bl	8000580 <__aeabi_dmul>
 80045ac:	a341      	add	r3, pc, #260	; (adr r3, 80046b4 <__kernel_sin+0x14c>)
 80045ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80045b2:	4680      	mov	r8, r0
 80045b4:	4689      	mov	r9, r1
 80045b6:	4650      	mov	r0, sl
 80045b8:	4659      	mov	r1, fp
 80045ba:	f7fb ffe1 	bl	8000580 <__aeabi_dmul>
 80045be:	a33f      	add	r3, pc, #252	; (adr r3, 80046bc <__kernel_sin+0x154>)
 80045c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80045c4:	f7fb fe24 	bl	8000210 <__aeabi_dsub>
 80045c8:	4652      	mov	r2, sl
 80045ca:	465b      	mov	r3, fp
 80045cc:	f7fb ffd8 	bl	8000580 <__aeabi_dmul>
 80045d0:	a33c      	add	r3, pc, #240	; (adr r3, 80046c4 <__kernel_sin+0x15c>)
 80045d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80045d6:	f7fb fe1d 	bl	8000214 <__adddf3>
 80045da:	4652      	mov	r2, sl
 80045dc:	465b      	mov	r3, fp
 80045de:	f7fb ffcf 	bl	8000580 <__aeabi_dmul>
 80045e2:	a33a      	add	r3, pc, #232	; (adr r3, 80046cc <__kernel_sin+0x164>)
 80045e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80045e8:	f7fb fe12 	bl	8000210 <__aeabi_dsub>
 80045ec:	4652      	mov	r2, sl
 80045ee:	465b      	mov	r3, fp
 80045f0:	f7fb ffc6 	bl	8000580 <__aeabi_dmul>
 80045f4:	a337      	add	r3, pc, #220	; (adr r3, 80046d4 <__kernel_sin+0x16c>)
 80045f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80045fa:	f7fb fe0b 	bl	8000214 <__adddf3>
 80045fe:	9b02      	ldr	r3, [sp, #8]
 8004600:	4606      	mov	r6, r0
 8004602:	460f      	mov	r7, r1
 8004604:	b9db      	cbnz	r3, 800463e <__kernel_sin+0xd6>
 8004606:	4602      	mov	r2, r0
 8004608:	460b      	mov	r3, r1
 800460a:	4650      	mov	r0, sl
 800460c:	4659      	mov	r1, fp
 800460e:	f7fb ffb7 	bl	8000580 <__aeabi_dmul>
 8004612:	a325      	add	r3, pc, #148	; (adr r3, 80046a8 <__kernel_sin+0x140>)
 8004614:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004618:	f7fb fdfa 	bl	8000210 <__aeabi_dsub>
 800461c:	4642      	mov	r2, r8
 800461e:	464b      	mov	r3, r9
 8004620:	f7fb ffae 	bl	8000580 <__aeabi_dmul>
 8004624:	4602      	mov	r2, r0
 8004626:	460b      	mov	r3, r1
 8004628:	4620      	mov	r0, r4
 800462a:	4629      	mov	r1, r5
 800462c:	f7fb fdf2 	bl	8000214 <__adddf3>
 8004630:	4604      	mov	r4, r0
 8004632:	460d      	mov	r5, r1
 8004634:	ec45 4b10 	vmov	d0, r4, r5
 8004638:	b005      	add	sp, #20
 800463a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800463e:	2200      	movs	r2, #0
 8004640:	4b1b      	ldr	r3, [pc, #108]	; (80046b0 <__kernel_sin+0x148>)
 8004642:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004646:	f7fb ff9b 	bl	8000580 <__aeabi_dmul>
 800464a:	4632      	mov	r2, r6
 800464c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004650:	463b      	mov	r3, r7
 8004652:	4640      	mov	r0, r8
 8004654:	4649      	mov	r1, r9
 8004656:	f7fb ff93 	bl	8000580 <__aeabi_dmul>
 800465a:	4602      	mov	r2, r0
 800465c:	460b      	mov	r3, r1
 800465e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004662:	f7fb fdd5 	bl	8000210 <__aeabi_dsub>
 8004666:	4652      	mov	r2, sl
 8004668:	465b      	mov	r3, fp
 800466a:	f7fb ff89 	bl	8000580 <__aeabi_dmul>
 800466e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004672:	f7fb fdcd 	bl	8000210 <__aeabi_dsub>
 8004676:	a30c      	add	r3, pc, #48	; (adr r3, 80046a8 <__kernel_sin+0x140>)
 8004678:	e9d3 2300 	ldrd	r2, r3, [r3]
 800467c:	4606      	mov	r6, r0
 800467e:	460f      	mov	r7, r1
 8004680:	4640      	mov	r0, r8
 8004682:	4649      	mov	r1, r9
 8004684:	f7fb ff7c 	bl	8000580 <__aeabi_dmul>
 8004688:	4602      	mov	r2, r0
 800468a:	460b      	mov	r3, r1
 800468c:	4630      	mov	r0, r6
 800468e:	4639      	mov	r1, r7
 8004690:	f7fb fdc0 	bl	8000214 <__adddf3>
 8004694:	4602      	mov	r2, r0
 8004696:	460b      	mov	r3, r1
 8004698:	4620      	mov	r0, r4
 800469a:	4629      	mov	r1, r5
 800469c:	f7fb fdb8 	bl	8000210 <__aeabi_dsub>
 80046a0:	e7c6      	b.n	8004630 <__kernel_sin+0xc8>
 80046a2:	bf00      	nop
 80046a4:	f3af 8000 	nop.w
 80046a8:	55555549 	.word	0x55555549
 80046ac:	3fc55555 	.word	0x3fc55555
 80046b0:	3fe00000 	.word	0x3fe00000
 80046b4:	5acfd57c 	.word	0x5acfd57c
 80046b8:	3de5d93a 	.word	0x3de5d93a
 80046bc:	8a2b9ceb 	.word	0x8a2b9ceb
 80046c0:	3e5ae5e6 	.word	0x3e5ae5e6
 80046c4:	57b1fe7d 	.word	0x57b1fe7d
 80046c8:	3ec71de3 	.word	0x3ec71de3
 80046cc:	19c161d5 	.word	0x19c161d5
 80046d0:	3f2a01a0 	.word	0x3f2a01a0
 80046d4:	1110f8a6 	.word	0x1110f8a6
 80046d8:	3f811111 	.word	0x3f811111

080046dc <fabs>:
 80046dc:	ec51 0b10 	vmov	r0, r1, d0
 80046e0:	ee10 2a10 	vmov	r2, s0
 80046e4:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80046e8:	ec43 2b10 	vmov	d0, r2, r3
 80046ec:	4770      	bx	lr
	...

080046f0 <floor>:
 80046f0:	ec51 0b10 	vmov	r0, r1, d0
 80046f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80046f8:	f3c1 570a 	ubfx	r7, r1, #20, #11
 80046fc:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 8004700:	2e13      	cmp	r6, #19
 8004702:	460c      	mov	r4, r1
 8004704:	ee10 5a10 	vmov	r5, s0
 8004708:	4680      	mov	r8, r0
 800470a:	dc34      	bgt.n	8004776 <floor+0x86>
 800470c:	2e00      	cmp	r6, #0
 800470e:	da16      	bge.n	800473e <floor+0x4e>
 8004710:	a335      	add	r3, pc, #212	; (adr r3, 80047e8 <floor+0xf8>)
 8004712:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004716:	f7fb fd7d 	bl	8000214 <__adddf3>
 800471a:	2200      	movs	r2, #0
 800471c:	2300      	movs	r3, #0
 800471e:	f7fc f9bf 	bl	8000aa0 <__aeabi_dcmpgt>
 8004722:	b148      	cbz	r0, 8004738 <floor+0x48>
 8004724:	2c00      	cmp	r4, #0
 8004726:	da59      	bge.n	80047dc <floor+0xec>
 8004728:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 800472c:	4a30      	ldr	r2, [pc, #192]	; (80047f0 <floor+0x100>)
 800472e:	432b      	orrs	r3, r5
 8004730:	2500      	movs	r5, #0
 8004732:	42ab      	cmp	r3, r5
 8004734:	bf18      	it	ne
 8004736:	4614      	movne	r4, r2
 8004738:	4621      	mov	r1, r4
 800473a:	4628      	mov	r0, r5
 800473c:	e025      	b.n	800478a <floor+0x9a>
 800473e:	4f2d      	ldr	r7, [pc, #180]	; (80047f4 <floor+0x104>)
 8004740:	4137      	asrs	r7, r6
 8004742:	ea01 0307 	and.w	r3, r1, r7
 8004746:	4303      	orrs	r3, r0
 8004748:	d01f      	beq.n	800478a <floor+0x9a>
 800474a:	a327      	add	r3, pc, #156	; (adr r3, 80047e8 <floor+0xf8>)
 800474c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004750:	f7fb fd60 	bl	8000214 <__adddf3>
 8004754:	2200      	movs	r2, #0
 8004756:	2300      	movs	r3, #0
 8004758:	f7fc f9a2 	bl	8000aa0 <__aeabi_dcmpgt>
 800475c:	2800      	cmp	r0, #0
 800475e:	d0eb      	beq.n	8004738 <floor+0x48>
 8004760:	2c00      	cmp	r4, #0
 8004762:	bfbe      	ittt	lt
 8004764:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 8004768:	fa43 f606 	asrlt.w	r6, r3, r6
 800476c:	19a4      	addlt	r4, r4, r6
 800476e:	ea24 0407 	bic.w	r4, r4, r7
 8004772:	2500      	movs	r5, #0
 8004774:	e7e0      	b.n	8004738 <floor+0x48>
 8004776:	2e33      	cmp	r6, #51	; 0x33
 8004778:	dd0b      	ble.n	8004792 <floor+0xa2>
 800477a:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800477e:	d104      	bne.n	800478a <floor+0x9a>
 8004780:	ee10 2a10 	vmov	r2, s0
 8004784:	460b      	mov	r3, r1
 8004786:	f7fb fd45 	bl	8000214 <__adddf3>
 800478a:	ec41 0b10 	vmov	d0, r0, r1
 800478e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004792:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 8004796:	f04f 33ff 	mov.w	r3, #4294967295
 800479a:	fa23 f707 	lsr.w	r7, r3, r7
 800479e:	4207      	tst	r7, r0
 80047a0:	d0f3      	beq.n	800478a <floor+0x9a>
 80047a2:	a311      	add	r3, pc, #68	; (adr r3, 80047e8 <floor+0xf8>)
 80047a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047a8:	f7fb fd34 	bl	8000214 <__adddf3>
 80047ac:	2200      	movs	r2, #0
 80047ae:	2300      	movs	r3, #0
 80047b0:	f7fc f976 	bl	8000aa0 <__aeabi_dcmpgt>
 80047b4:	2800      	cmp	r0, #0
 80047b6:	d0bf      	beq.n	8004738 <floor+0x48>
 80047b8:	2c00      	cmp	r4, #0
 80047ba:	da02      	bge.n	80047c2 <floor+0xd2>
 80047bc:	2e14      	cmp	r6, #20
 80047be:	d103      	bne.n	80047c8 <floor+0xd8>
 80047c0:	3401      	adds	r4, #1
 80047c2:	ea25 0507 	bic.w	r5, r5, r7
 80047c6:	e7b7      	b.n	8004738 <floor+0x48>
 80047c8:	2301      	movs	r3, #1
 80047ca:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 80047ce:	fa03 f606 	lsl.w	r6, r3, r6
 80047d2:	4435      	add	r5, r6
 80047d4:	4545      	cmp	r5, r8
 80047d6:	bf38      	it	cc
 80047d8:	18e4      	addcc	r4, r4, r3
 80047da:	e7f2      	b.n	80047c2 <floor+0xd2>
 80047dc:	2500      	movs	r5, #0
 80047de:	462c      	mov	r4, r5
 80047e0:	e7aa      	b.n	8004738 <floor+0x48>
 80047e2:	bf00      	nop
 80047e4:	f3af 8000 	nop.w
 80047e8:	8800759c 	.word	0x8800759c
 80047ec:	7e37e43c 	.word	0x7e37e43c
 80047f0:	bff00000 	.word	0xbff00000
 80047f4:	000fffff 	.word	0x000fffff

080047f8 <scalbn>:
 80047f8:	b570      	push	{r4, r5, r6, lr}
 80047fa:	ec55 4b10 	vmov	r4, r5, d0
 80047fe:	f3c5 520a 	ubfx	r2, r5, #20, #11
 8004802:	4606      	mov	r6, r0
 8004804:	462b      	mov	r3, r5
 8004806:	b9aa      	cbnz	r2, 8004834 <scalbn+0x3c>
 8004808:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800480c:	4323      	orrs	r3, r4
 800480e:	d03b      	beq.n	8004888 <scalbn+0x90>
 8004810:	4b31      	ldr	r3, [pc, #196]	; (80048d8 <scalbn+0xe0>)
 8004812:	4629      	mov	r1, r5
 8004814:	2200      	movs	r2, #0
 8004816:	ee10 0a10 	vmov	r0, s0
 800481a:	f7fb feb1 	bl	8000580 <__aeabi_dmul>
 800481e:	4b2f      	ldr	r3, [pc, #188]	; (80048dc <scalbn+0xe4>)
 8004820:	429e      	cmp	r6, r3
 8004822:	4604      	mov	r4, r0
 8004824:	460d      	mov	r5, r1
 8004826:	da12      	bge.n	800484e <scalbn+0x56>
 8004828:	a327      	add	r3, pc, #156	; (adr r3, 80048c8 <scalbn+0xd0>)
 800482a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800482e:	f7fb fea7 	bl	8000580 <__aeabi_dmul>
 8004832:	e009      	b.n	8004848 <scalbn+0x50>
 8004834:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8004838:	428a      	cmp	r2, r1
 800483a:	d10c      	bne.n	8004856 <scalbn+0x5e>
 800483c:	ee10 2a10 	vmov	r2, s0
 8004840:	4620      	mov	r0, r4
 8004842:	4629      	mov	r1, r5
 8004844:	f7fb fce6 	bl	8000214 <__adddf3>
 8004848:	4604      	mov	r4, r0
 800484a:	460d      	mov	r5, r1
 800484c:	e01c      	b.n	8004888 <scalbn+0x90>
 800484e:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8004852:	460b      	mov	r3, r1
 8004854:	3a36      	subs	r2, #54	; 0x36
 8004856:	4432      	add	r2, r6
 8004858:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800485c:	428a      	cmp	r2, r1
 800485e:	dd0b      	ble.n	8004878 <scalbn+0x80>
 8004860:	ec45 4b11 	vmov	d1, r4, r5
 8004864:	ed9f 0b1a 	vldr	d0, [pc, #104]	; 80048d0 <scalbn+0xd8>
 8004868:	f000 f83c 	bl	80048e4 <copysign>
 800486c:	a318      	add	r3, pc, #96	; (adr r3, 80048d0 <scalbn+0xd8>)
 800486e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004872:	ec51 0b10 	vmov	r0, r1, d0
 8004876:	e7da      	b.n	800482e <scalbn+0x36>
 8004878:	2a00      	cmp	r2, #0
 800487a:	dd08      	ble.n	800488e <scalbn+0x96>
 800487c:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8004880:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8004884:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8004888:	ec45 4b10 	vmov	d0, r4, r5
 800488c:	bd70      	pop	{r4, r5, r6, pc}
 800488e:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8004892:	da0d      	bge.n	80048b0 <scalbn+0xb8>
 8004894:	f24c 3350 	movw	r3, #50000	; 0xc350
 8004898:	429e      	cmp	r6, r3
 800489a:	ec45 4b11 	vmov	d1, r4, r5
 800489e:	dce1      	bgt.n	8004864 <scalbn+0x6c>
 80048a0:	ed9f 0b09 	vldr	d0, [pc, #36]	; 80048c8 <scalbn+0xd0>
 80048a4:	f000 f81e 	bl	80048e4 <copysign>
 80048a8:	a307      	add	r3, pc, #28	; (adr r3, 80048c8 <scalbn+0xd0>)
 80048aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048ae:	e7e0      	b.n	8004872 <scalbn+0x7a>
 80048b0:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80048b4:	3236      	adds	r2, #54	; 0x36
 80048b6:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80048ba:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 80048be:	4620      	mov	r0, r4
 80048c0:	4629      	mov	r1, r5
 80048c2:	2200      	movs	r2, #0
 80048c4:	4b06      	ldr	r3, [pc, #24]	; (80048e0 <scalbn+0xe8>)
 80048c6:	e7b2      	b.n	800482e <scalbn+0x36>
 80048c8:	c2f8f359 	.word	0xc2f8f359
 80048cc:	01a56e1f 	.word	0x01a56e1f
 80048d0:	8800759c 	.word	0x8800759c
 80048d4:	7e37e43c 	.word	0x7e37e43c
 80048d8:	43500000 	.word	0x43500000
 80048dc:	ffff3cb0 	.word	0xffff3cb0
 80048e0:	3c900000 	.word	0x3c900000

080048e4 <copysign>:
 80048e4:	ec51 0b10 	vmov	r0, r1, d0
 80048e8:	ee11 0a90 	vmov	r0, s3
 80048ec:	ee10 2a10 	vmov	r2, s0
 80048f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80048f4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 80048f8:	ea41 0300 	orr.w	r3, r1, r0
 80048fc:	ec43 2b10 	vmov	d0, r2, r3
 8004900:	4770      	bx	lr
	...

08004904 <_init>:
 8004904:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004906:	bf00      	nop
 8004908:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800490a:	bc08      	pop	{r3}
 800490c:	469e      	mov	lr, r3
 800490e:	4770      	bx	lr

08004910 <_fini>:
 8004910:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004912:	bf00      	nop
 8004914:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004916:	bc08      	pop	{r3}
 8004918:	469e      	mov	lr, r3
 800491a:	4770      	bx	lr
