
CupDrone_Boot.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000134  08000000  08000000  00008000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .flashtext    00000000  08000134  08000134  000100e4  2**0
                  CONTENTS
  2 .text         00002728  08000134  08000134  00008134  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .data         000000e4  20000000  0800285c  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .bss          0000063c  200000e4  08002940  000100e4  2**2
                  ALLOC
  5 ._usrstack    00000100  20000720  08002f7c  000100e4  2**0
                  ALLOC
  6 .comment      00000070  00000000  00000000  000100e4  2**0
                  CONTENTS, READONLY
  7 .ARM.attributes 00000031  00000000  00000000  00010154  2**0
                  CONTENTS, READONLY
  8 .debug_aranges 00000fd0  00000000  00000000  00010188  2**3
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_info   0000b251  00000000  00000000  00011158  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 000027d6  00000000  00000000  0001c3a9  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_line   00003699  00000000  00000000  0001eb7f  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_frame  00002194  00000000  00000000  00022218  2**2
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00003d8a  00000000  00000000  000243ac  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    000060dd  00000000  00000000  00028136  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000fd8  00000000  00000000  0002e213  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .isr_vector:

08000000 <g_pfnVectors>:
 8000000:	20005000 	andcs	r5, r0, r0
 8000004:	08001985 	stmdaeq	r0, {r0, r2, r7, r8, fp, ip}
 8000008:	08000b21 	stmdaeq	r0, {r0, r5, r8, r9, fp}
 800000c:	08000b23 	stmdaeq	r0, {r0, r1, r5, r8, r9, fp}
 8000010:	08000b25 	stmdaeq	r0, {r0, r2, r5, r8, r9, fp}
 8000014:	08000b27 	stmdaeq	r0, {r0, r1, r2, r5, r8, r9, fp}
 8000018:	08000b29 	stmdaeq	r0, {r0, r3, r5, r8, r9, fp}
	...
 800002c:	08000b2d 	stmdaeq	r0, {r0, r2, r3, r5, r8, r9, fp}
 8000030:	08000b2b 	stmdaeq	r0, {r0, r1, r3, r5, r8, r9, fp}
 8000034:	00000000 	andeq	r0, r0, r0
 8000038:	08000b2f 	stmdaeq	r0, {r0, r1, r2, r3, r5, r8, r9, fp}
 800003c:	08000b31 	stmdaeq	r0, {r0, r4, r5, r8, r9, fp}
 8000040:	08000b45 	stmdaeq	r0, {r0, r2, r6, r8, r9, fp}
 8000044:	08000b47 	stmdaeq	r0, {r0, r1, r2, r6, r8, r9, fp}
 8000048:	08000b49 	stmdaeq	r0, {r0, r3, r6, r8, r9, fp}
 800004c:	08000b4b 	stmdaeq	r0, {r0, r1, r3, r6, r8, r9, fp}
 8000050:	08000b4d 	stmdaeq	r0, {r0, r2, r3, r6, r8, r9, fp}
 8000054:	08000b4f 	stmdaeq	r0, {r0, r1, r2, r3, r6, r8, r9, fp}
 8000058:	08000b51 	stmdaeq	r0, {r0, r4, r6, r8, r9, fp}
 800005c:	08000b53 	stmdaeq	r0, {r0, r1, r4, r6, r8, r9, fp}
 8000060:	08000b55 	stmdaeq	r0, {r0, r2, r4, r6, r8, r9, fp}
 8000064:	08000b57 	stmdaeq	r0, {r0, r1, r2, r4, r6, r8, r9, fp}
 8000068:	08000b59 	stmdaeq	r0, {r0, r3, r4, r6, r8, r9, fp}
	...
 8000088:	08000b5b 	stmdaeq	r0, {r0, r1, r3, r4, r6, r8, r9, fp}
 800008c:	08000b5d 	stmdaeq	r0, {r0, r2, r3, r4, r6, r8, r9, fp}
 8000090:	08000b5f 	stmdaeq	r0, {r0, r1, r2, r3, r4, r6, r8, r9, fp}
 8000094:	08000b63 	stmdaeq	r0, {r0, r1, r5, r6, r8, r9, fp}
 8000098:	08000b65 	stmdaeq	r0, {r0, r2, r5, r6, r8, r9, fp}
 800009c:	08000b67 	stmdaeq	r0, {r0, r1, r2, r5, r6, r8, r9, fp}
 80000a0:	08000b69 	stmdaeq	r0, {r0, r3, r5, r6, r8, r9, fp}
 80000a4:	08000b6b 	stmdaeq	r0, {r0, r1, r3, r5, r6, r8, r9, fp}
 80000a8:	08000b6d 	stmdaeq	r0, {r0, r2, r3, r5, r6, r8, r9, fp}
 80000ac:	08000b6f 	stmdaeq	r0, {r0, r1, r2, r3, r5, r6, r8, r9, fp}
 80000b0:	08000b71 	stmdaeq	r0, {r0, r4, r5, r6, r8, r9, fp}
 80000b4:	08000b85 	stmdaeq	r0, {r0, r2, r7, r8, r9, fp}
 80000b8:	08000b87 	stmdaeq	r0, {r0, r1, r2, r7, r8, r9, fp}
 80000bc:	08000b89 	stmdaeq	r0, {r0, r3, r7, r8, r9, fp}
 80000c0:	08000b8b 	stmdaeq	r0, {r0, r1, r3, r7, r8, r9, fp}
 80000c4:	08000b8d 	stmdaeq	r0, {r0, r2, r3, r7, r8, r9, fp}
 80000c8:	08000b8f 	stmdaeq	r0, {r0, r1, r2, r3, r7, r8, r9, fp}
 80000cc:	08000b91 	stmdaeq	r0, {r0, r4, r7, r8, r9, fp}
 80000d0:	08000b93 	stmdaeq	r0, {r0, r1, r4, r7, r8, r9, fp}
 80000d4:	08000b95 	stmdaeq	r0, {r0, r2, r4, r7, r8, r9, fp}
 80000d8:	08000bc9 	stmdaeq	r0, {r0, r3, r6, r7, r8, r9, fp}
 80000dc:	08000c05 	stmdaeq	r0, {r0, r2, sl, fp}
 80000e0:	08000c07 	stmdaeq	r0, {r0, r1, r2, sl, fp}
 80000e4:	08000c09 	stmdaeq	r0, {r0, r3, sl, fp}
 80000e8:	08000c0b 	stmdaeq	r0, {r0, r1, r3, sl, fp}
 80000ec:	08000c0d 	stmdaeq	r0, {r0, r2, r3, sl, fp}
 80000f0:	08000c0f 	stmdaeq	r0, {r0, r1, r2, r3, sl, fp}
 80000f4:	08000c11 	stmdaeq	r0, {r0, r4, sl, fp}
 80000f8:	08000c13 	stmdaeq	r0, {r0, r1, r4, sl, fp}
 80000fc:	08000c15 	stmdaeq	r0, {r0, r2, r4, sl, fp}
 8000100:	08000c17 	stmdaeq	r0, {r0, r1, r2, r4, sl, fp}
 8000104:	08000c19 	stmdaeq	r0, {r0, r3, r4, sl, fp}
 8000108:	08000c1b 	stmdaeq	r0, {r0, r1, r3, r4, sl, fp}
 800010c:	08000c1d 	stmdaeq	r0, {r0, r2, r3, r4, sl, fp}
 8000110:	08000c1f 	stmdaeq	r0, {r0, r1, r2, r3, r4, sl, fp}
 8000114:	08000c21 	stmdaeq	r0, {r0, r5, sl, fp}
 8000118:	08000c23 	stmdaeq	r0, {r0, r1, r5, sl, fp}
 800011c:	08000c25 	stmdaeq	r0, {r0, r2, r5, sl, fp}
 8000120:	08000c27 	stmdaeq	r0, {r0, r1, r2, r5, sl, fp}
 8000124:	08000c29 	stmdaeq	r0, {r0, r3, r5, sl, fp}
 8000128:	08000c2b 	stmdaeq	r0, {r0, r1, r3, r5, sl, fp}
 800012c:	08000c2d 	stmdaeq	r0, {r0, r2, r3, r5, sl, fp}
 8000130:	0000f85f 	andeq	pc, r0, pc, asr r8	; <UNPREDICTABLE>

Disassembly of section .text:

08000134 <__WFI>:
; Return         : None
;******************************************************************************/
.thumb_func
__WFI: 
 
    WFI
 8000134:	bf30      	wfi
    BX r14
 8000136:	4770      	bx	lr

08000138 <__WFE>:
; Return         : None
;******************************************************************************/
.thumb_func
__WFE:

    WFE
 8000138:	bf20      	wfe
    BX r14
 800013a:	4770      	bx	lr

0800013c <__SEV>:
; Return         : None
;******************************************************************************/
.thumb_func
__SEV:

    SEV
 800013c:	bf40      	sev
    BX r14
 800013e:	4770      	bx	lr

08000140 <__ISB>:
; Return         : None
;******************************************************************************/
.thumb_func
__ISB:

    ISB
 8000140:	f3bf 8f6f 	isb	sy
    BX r14
 8000144:	4770      	bx	lr

08000146 <__DSB>:
; Return         : None
;******************************************************************************/
.thumb_func
__DSB:

    DSB
 8000146:	f3bf 8f4f 	dsb	sy
    BX r14
 800014a:	4770      	bx	lr

0800014c <__DMB>:
; Return         : None
;******************************************************************************/
.thumb_func
__DMB:

    DMB
 800014c:	f3bf 8f5f 	dmb	sy
    BX r14
 8000150:	4770      	bx	lr

08000152 <__SVC>:
; Return         : None
;******************************************************************************/
.thumb_func
__SVC:

    SVC 0x01
 8000152:	df01      	svc	1
    BX r14
 8000154:	4770      	bx	lr

08000156 <__MRS_CONTROL>:
; Return         : - r4 : Cortex-M3 CONTROL register value.
;******************************************************************************/
.thumb_func
__MRS_CONTROL:

  MRS  r0,control
 8000156:	f3ef 8014 	mrs	r0, CONTROL
  BX r14
 800015a:	4770      	bx	lr

0800015c <__MSR_CONTROL>:
; Return         : None
;******************************************************************************/
.thumb_func
__MSR_CONTROL:

  MSR control, r0
 800015c:	f380 8814 	msr	CONTROL, r0
  ISB
 8000160:	f3bf 8f6f 	isb	sy
  BX r14
 8000164:	4770      	bx	lr

08000166 <__MRS_PSP>:
; Return         : - r0 : Process Stack value.
;******************************************************************************/
.thumb_func
__MRS_PSP:

  MRS r0, psp
 8000166:	f3ef 8009 	mrs	r0, PSP
  BX r14
 800016a:	4770      	bx	lr

0800016c <__MSR_PSP>:
; Return         : None
;******************************************************************************/
.thumb_func
__MSR_PSP:
 
    MSR psp,  r0      /* set Process Stack value*/
 800016c:	f380 8809 	msr	PSP, r0
    BX r14
 8000170:	4770      	bx	lr

08000172 <__MRS_MSP>:
; Return         : - r0 : Main Stack value.
;******************************************************************************/
.thumb_func
__MRS_MSP:

  MRS r0, msp
 8000172:	f3ef 8008 	mrs	r0, MSP
  BX r14
 8000176:	4770      	bx	lr

08000178 <__MSR_MSP>:
; Return         : None
;******************************************************************************/
.thumb_func
__MSR_MSP: 
 
    MSR msp, r0  /*; set Main Stack value*/
 8000178:	f380 8808 	msr	MSP, r0
    BX r14
 800017c:	4770      	bx	lr

0800017e <__SETPRIMASK>:
; Return         : None
;******************************************************************************/
.thumb_func
__SETPRIMASK:

  CPSID i
 800017e:	b672      	cpsid	i
  BX r14
 8000180:	4770      	bx	lr

08000182 <__RESETPRIMASK>:
; Return         : None
;******************************************************************************/
.thumb_func
__RESETPRIMASK:

  CPSIE i
 8000182:	b662      	cpsie	i
  BX r14
 8000184:	4770      	bx	lr

08000186 <__SETFAULTMASK>:
; Return         : None
;******************************************************************************/
.thumb_func
__SETFAULTMASK:

  CPSID f
 8000186:	b671      	cpsid	f
  BX r14
 8000188:	4770      	bx	lr

0800018a <__RESETFAULTMASK>:
; Return         : None
;******************************************************************************/
.thumb_func
__RESETFAULTMASK:

  CPSIE f
 800018a:	b661      	cpsie	f
  BX r14
 800018c:	4770      	bx	lr

0800018e <__BASEPRICONFIG>:
; Return         : None
;******************************************************************************/
.thumb_func
__BASEPRICONFIG:

  MSR basepri, r0
 800018e:	f380 8811 	msr	BASEPRI, r0
  BX r14
 8000192:	4770      	bx	lr

08000194 <__GetBASEPRI>:
; Return         : - r0 : Base Priority value 
;******************************************************************************/
.thumb_func
__GetBASEPRI:

  MRS r0, basepri_max
 8000194:	f3ef 8012 	mrs	r0, BASEPRI_MAX
  BX r14
 8000198:	4770      	bx	lr

0800019a <__REV_HalfWord>:
; Return         : - r0 : holds tve variable value after byte reversing.
;******************************************************************************/
.thumb_func
__REV_HalfWord: 
 
  REV16 r0, r0
 800019a:	ba40      	rev16	r0, r0
  BX r14
 800019c:	4770      	bx	lr

0800019e <__REV_Word>:
; Return         : - r0 : holds tve variable value after byte reversing.
;******************************************************************************/
.thumb_func
__REV_Word: 
 
  REV r0, r0
 800019e:	ba00      	rev	r0, r0
  BX r14
 80001a0:	4770      	bx	lr
	...

080001a4 <ClearTimeOutBuffer>:
	Jump_To_Application();
	return 0;
}
void ClearTimeOutBuffer(void){

	gu32TimingCounter1ms =0;
 80001a4:	4b01      	ldr	r3, [pc, #4]	; (80001ac <ClearTimeOutBuffer+0x8>)
 80001a6:	2200      	movs	r2, #0
 80001a8:	601a      	str	r2, [r3, #0]
 80001aa:	4770      	bx	lr
 80001ac:	200000e4 	andcs	r0, r0, r4, ror #1

080001b0 <CheckTimeOut>:
u8 CheckTimeOut(void)
{
	// Check timeout
	// Return: 0 is false, 1 is true(timeout occurred)

	if( gu32TimingCounter1ms > 16){
 80001b0:	4b03      	ldr	r3, [pc, #12]	; (80001c0 <CheckTimeOut+0x10>)
 80001b2:	6818      	ldr	r0, [r3, #0]
		return 1;

	}else
		return 0;
}
 80001b4:	2810      	cmp	r0, #16
 80001b6:	bf94      	ite	ls
 80001b8:	2000      	movls	r0, #0
 80001ba:	2001      	movhi	r0, #1
 80001bc:	4770      	bx	lr
 80001be:	bf00      	nop
 80001c0:	200000e4 	andcs	r0, r0, r4, ror #1

080001c4 <Interrupt1ms>:

//For Dynamixel
void Interrupt1ms(void)
{
	gu32TimingCounter1ms++;
 80001c4:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <Interrupt1ms+0x10>)
 80001c6:	681a      	ldr	r2, [r3, #0]
 80001c8:	3201      	adds	r2, #1
 80001ca:	601a      	str	r2, [r3, #0]
	gu32TimingCounter1ms_Txd++;
 80001cc:	685a      	ldr	r2, [r3, #4]
 80001ce:	3201      	adds	r2, #1
 80001d0:	605a      	str	r2, [r3, #4]
 80001d2:	4770      	bx	lr
 80001d4:	200000e4 	andcs	r0, r0, r4, ror #1

080001d8 <Timer_Configuration>:
}

void Timer_Configuration(void)
{
 80001d8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	TIM_TimeBaseInitTypeDef TIM_TimeBaseStructure;

	/* TIM2 configuration */
	TIM_TimeBaseStructure.TIM_Period = 79;
 80001da:	234f      	movs	r3, #79	; 0x4f
 80001dc:	f8ad 3008 	strh.w	r3, [sp, #8]
	TIM_TimeBaseStructure.TIM_Prescaler = 0;
	TIM_TimeBaseStructure.TIM_ClockDivision = TIM_CKD_DIV1;
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
	TIM_TimeBaseStructure.TIM_RepetitionCounter = 0x0000;

	TIM_TimeBaseInit(TIM2, &TIM_TimeBaseStructure);
 80001e0:	a901      	add	r1, sp, #4
	TIM_TimeBaseInitTypeDef TIM_TimeBaseStructure;

	/* TIM2 configuration */
	TIM_TimeBaseStructure.TIM_Period = 79;
	//TIM_TimeBaseStructure.TIM_Period = 7;
	TIM_TimeBaseStructure.TIM_Prescaler = 0;
 80001e2:	2300      	movs	r3, #0
	TIM_TimeBaseStructure.TIM_ClockDivision = TIM_CKD_DIV1;
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
	TIM_TimeBaseStructure.TIM_RepetitionCounter = 0x0000;

	TIM_TimeBaseInit(TIM2, &TIM_TimeBaseStructure);
 80001e4:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
	TIM_TimeBaseInitTypeDef TIM_TimeBaseStructure;

	/* TIM2 configuration */
	TIM_TimeBaseStructure.TIM_Period = 79;
	//TIM_TimeBaseStructure.TIM_Period = 7;
	TIM_TimeBaseStructure.TIM_Prescaler = 0;
 80001e8:	f8ad 3004 	strh.w	r3, [sp, #4]
	TIM_TimeBaseStructure.TIM_ClockDivision = TIM_CKD_DIV1;
 80001ec:	f8ad 300a 	strh.w	r3, [sp, #10]
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 80001f0:	f8ad 3006 	strh.w	r3, [sp, #6]
	TIM_TimeBaseStructure.TIM_RepetitionCounter = 0x0000;
 80001f4:	f88d 300c 	strb.w	r3, [sp, #12]

	TIM_TimeBaseInit(TIM2, &TIM_TimeBaseStructure);
 80001f8:	f001 fa70 	bl	80016dc <TIM_TimeBaseInit>

	/* Immediate load of TIM2 Precaler value */
	//       when interrupt resolution is 1us, SysTick->CTRL |= SysTick_Counter_Enable; in
	//       SysTick_CounterCmd(u32 SysTick_Counter) endlessly looping...
	TIM_PrescalerConfig(TIM2, 899, TIM_PSCReloadMode_Immediate);
 80001fc:	2201      	movs	r2, #1
 80001fe:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000202:	f240 3183 	movw	r1, #899	; 0x383
 8000206:	f001 fa9c 	bl	8001742 <TIM_PrescalerConfig>
	//TIM_PrescalerConfig(TIM2, 8, TIM_PSCReloadMode_Immediate);

	TIM_ClearFlag(TIM2, TIM_FLAG_Update);
 800020a:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800020e:	2101      	movs	r1, #1
 8000210:	f001 fa9a 	bl	8001748 <TIM_ClearFlag>

	/* TIM2 IT enable */
	//       I don't know why enabling TIM_IT_CC1 makes while(gwTimingDelay != 0); endless loop...
	//TIM_ITConfig(TIM2, TIM_IT_CC1, ENABLE);
	TIM_ITConfig(TIM2, TIM_IT_Update, ENABLE);
 8000214:	2101      	movs	r1, #1
 8000216:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800021a:	460a      	mov	r2, r1
 800021c:	f001 fa88 	bl	8001730 <TIM_ITConfig>

	/* TIM2 enable counter */
	//TIM_Cmd(TIM2, ENABLE);


}
 8000220:	b005      	add	sp, #20
 8000222:	f85d fb04 	ldr.w	pc, [sp], #4
	...

08000228 <TxDByte>:




void TxDByte(u8 dat)
{
 8000228:	b510      	push	{r4, lr}
 800022a:	4604      	mov	r4, r0
#if 0
	USART_ClearFlag( USART2, USART_FLAG_TC );//modified @new CM-900 2012-07-24
	USART_SendData(USART2,dat);
	while( USART_GetFlagStatus(USART2, USART_FLAG_TC)==RESET );
#else
	USART_ClearFlag( USART1, USART_FLAG_TC );//modified @new CM-900 2012-07-24
 800022c:	2140      	movs	r1, #64	; 0x40
 800022e:	4807      	ldr	r0, [pc, #28]	; (800024c <TxDByte+0x24>)
 8000230:	f001 fb84 	bl	800193c <USART_ClearFlag>
	USART_SendData(USART1,dat);
 8000234:	4805      	ldr	r0, [pc, #20]	; (800024c <TxDByte+0x24>)
 8000236:	4621      	mov	r1, r4
 8000238:	f001 fb72 	bl	8001920 <USART_SendData>
	while( USART_GetFlagStatus(USART1, USART_FLAG_TC)==RESET );
 800023c:	4803      	ldr	r0, [pc, #12]	; (800024c <TxDByte+0x24>)
 800023e:	2140      	movs	r1, #64	; 0x40
 8000240:	f001 fb76 	bl	8001930 <USART_GetFlagStatus>
 8000244:	2800      	cmp	r0, #0
 8000246:	d0f9      	beq.n	800023c <TxDByte+0x14>
#endif
}
 8000248:	bd10      	pop	{r4, pc}
 800024a:	bf00      	nop
 800024c:	40013800 	andmi	r3, r1, r0, lsl #16

08000250 <TxDString>:
    bByte -= bTmp*10;
    TxDByte( bByte+'0');
}

void TxDString(char *str)
{
 8000250:	b510      	push	{r4, lr}
 8000252:	1e44      	subs	r4, r0, #1
	int i;
	for(i=0; str[i] ; i++)
 8000254:	f814 0f01 	ldrb.w	r0, [r4, #1]!
 8000258:	b110      	cbz	r0, 8000260 <TxDString+0x10>
	{
		TxDByte(str[i]);
 800025a:	f7ff ffe5 	bl	8000228 <TxDByte>
 800025e:	e7f9      	b.n	8000254 <TxDString+0x4>
	}
}
 8000260:	bd10      	pop	{r4, pc}

08000262 <TxDHex8>:

void TxDHex8(u16 bSentData)
{
 8000262:	b510      	push	{r4, lr}
 8000264:	4604      	mov	r4, r0
	u16 bTmp;
	
	bTmp = ((bSentData>>4)&0x000f) + (u8)'0';
 8000266:	f3c0 1303 	ubfx	r3, r0, #4, #4
 800026a:	f103 0030 	add.w	r0, r3, #48	; 0x30
	if(bTmp > '9') bTmp += 7;
 800026e:	2839      	cmp	r0, #57	; 0x39
 8000270:	bf88      	it	hi
 8000272:	f103 0037 	addhi.w	r0, r3, #55	; 0x37
	TxDByte(bTmp);
	
	bTmp = (bSentData & 0x000f) + (u8)'0';
 8000276:	f004 040f 	and.w	r4, r4, #15
{
	u16 bTmp;
	
	bTmp = ((bSentData>>4)&0x000f) + (u8)'0';
	if(bTmp > '9') bTmp += 7;
	TxDByte(bTmp);
 800027a:	b2c0      	uxtb	r0, r0
 800027c:	f7ff ffd4 	bl	8000228 <TxDByte>
	
	bTmp = (bSentData & 0x000f) + (u8)'0';
 8000280:	f104 0030 	add.w	r0, r4, #48	; 0x30
	if(bTmp > '9') bTmp += 7;
 8000284:	2839      	cmp	r0, #57	; 0x39
 8000286:	bf88      	it	hi
 8000288:	f104 0037 	addhi.w	r0, r4, #55	; 0x37
	TxDByte(bTmp);
 800028c:	b2c0      	uxtb	r0, r0
}
 800028e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	if(bTmp > '9') bTmp += 7;
	TxDByte(bTmp);
	
	bTmp = (bSentData & 0x000f) + (u8)'0';
	if(bTmp > '9') bTmp += 7;
	TxDByte(bTmp);
 8000292:	f7ff bfc9 	b.w	8000228 <TxDByte>

08000296 <TxDHex16>:
}

void TxDHex16(u16 wSentData)
{
 8000296:	b510      	push	{r4, lr}
 8000298:	4604      	mov	r4, r0
	TxDHex8((wSentData>>8)&0x00ff );
 800029a:	0a00      	lsrs	r0, r0, #8
 800029c:	f7ff ffe1 	bl	8000262 <TxDHex8>
	TxDHex8( wSentData&0x00ff);
 80002a0:	b2e0      	uxtb	r0, r4
}
 80002a2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
}

void TxDHex16(u16 wSentData)
{
	TxDHex8((wSentData>>8)&0x00ff );
	TxDHex8( wSentData&0x00ff);
 80002a6:	f7ff bfdc 	b.w	8000262 <TxDHex8>

080002aa <TxDHex32>:
}

void TxDHex32(u32 lSentData)
{
 80002aa:	b510      	push	{r4, lr}
 80002ac:	4604      	mov	r4, r0
	TxDHex16((lSentData>>16)&0x0000ffff );
 80002ae:	0c00      	lsrs	r0, r0, #16
 80002b0:	f7ff fff1 	bl	8000296 <TxDHex16>
	TxDHex16( lSentData&0x0000ffff);
 80002b4:	b2a0      	uxth	r0, r4
}
 80002b6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
}

void TxDHex32(u32 lSentData)
{
	TxDHex16((lSentData>>16)&0x0000ffff );
	TxDHex16( lSentData&0x0000ffff);
 80002ba:	f7ff bfec 	b.w	8000296 <TxDHex16>

080002be <USB_TxDString>:
    USB_TxDByte( bByte+'0');
}


void USB_TxDString(char *str)
{
 80002be:	b510      	push	{r4, lr}
 80002c0:	1e44      	subs	r4, r0, #1
	int i;
	for(i=0; str[i] ; i++)
 80002c2:	f814 0f01 	ldrb.w	r0, [r4, #1]!
 80002c6:	b110      	cbz	r0, 80002ce <USB_TxDString+0x10>
	{
		USB_TxDByte(str[i]);
 80002c8:	f000 ff30 	bl	800112c <USB_TxDByte>
 80002cc:	e7f9      	b.n	80002c2 <USB_TxDString+0x4>
	}
}
 80002ce:	bd10      	pop	{r4, pc}

080002d0 <Delay>:
* Input          : nTime: specifies the delay time length, in milliseconds.
* Output         : None
* Return         : None
*******************************************************************************/
void Delay(u32 nTime)
{
 80002d0:	b510      	push	{r4, lr}
 80002d2:	4604      	mov	r4, r0
	/* Enable the SysTick Counter */
	SysTick_CounterCmd(SysTick_Counter_Enable);
 80002d4:	2001      	movs	r0, #1
 80002d6:	f001 fa45 	bl	8001764 <SysTick_CounterCmd>

	TimingDelay = nTime;
 80002da:	4b07      	ldr	r3, [pc, #28]	; (80002f8 <Delay+0x28>)
 80002dc:	601c      	str	r4, [r3, #0]

	while(TimingDelay != 0);
 80002de:	681c      	ldr	r4, [r3, #0]
 80002e0:	2c00      	cmp	r4, #0
 80002e2:	d1fc      	bne.n	80002de <Delay+0xe>

	/* Disable SysTick Counter */
	SysTick_CounterCmd(SysTick_Counter_Disable);
 80002e4:	f06f 0001 	mvn.w	r0, #1
 80002e8:	f001 fa3c 	bl	8001764 <SysTick_CounterCmd>
	/* Clear SysTick Counter */
	SysTick_CounterCmd(SysTick_Counter_Clear);
 80002ec:	4620      	mov	r0, r4
}
 80002ee:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	while(TimingDelay != 0);

	/* Disable SysTick Counter */
	SysTick_CounterCmd(SysTick_Counter_Disable);
	/* Clear SysTick Counter */
	SysTick_CounterCmd(SysTick_Counter_Clear);
 80002f2:	f001 ba37 	b.w	8001764 <SysTick_CounterCmd>
 80002f6:	bf00      	nop
 80002f8:	20000138 	andcs	r0, r0, r8, lsr r1

080002fc <StringCompare>:
	return 0;
}
*/

u16 StringCompare(char *bpA, char *bpB, int limit)
{
 80002fc:	b530      	push	{r4, r5, lr}
 80002fe:	4604      	mov	r4, r0
	u16 wCount;
	wCount = 0;
	while(bpA[wCount] == bpB[wCount])
 8000300:	2301      	movs	r3, #1
 8000302:	f814 5b01 	ldrb.w	r5, [r4], #1
 8000306:	f811 0b01 	ldrb.w	r0, [r1], #1
 800030a:	4285      	cmp	r5, r0
 800030c:	d10b      	bne.n	8000326 <StringCompare+0x2a>
	{
		wCount++;
		if ( wCount >= limit)
 800030e:	4293      	cmp	r3, r2
{
	u16 wCount;
	wCount = 0;
	while(bpA[wCount] == bpB[wCount])
	{
		wCount++;
 8000310:	b298      	uxth	r0, r3
		if ( wCount >= limit)
 8000312:	da09      	bge.n	8000328 <StringCompare+0x2c>
			return wCount;
		if((bpA[wCount] == '\0' && bpB[wCount] == '\0') || wCount > COMMAND_BUFFER_SIZE-1 ) return wCount;
 8000314:	7825      	ldrb	r5, [r4, #0]
 8000316:	b90d      	cbnz	r5, 800031c <StringCompare+0x20>
 8000318:	780d      	ldrb	r5, [r1, #0]
 800031a:	b12d      	cbz	r5, 8000328 <StringCompare+0x2c>
 800031c:	3301      	adds	r3, #1
 800031e:	2b51      	cmp	r3, #81	; 0x51
 8000320:	d1ef      	bne.n	8000302 <StringCompare+0x6>
 8000322:	2050      	movs	r0, #80	; 0x50
 8000324:	bd30      	pop	{r4, r5, pc}
	}
	return 0;
 8000326:	2000      	movs	r0, #0
}
 8000328:	bd30      	pop	{r4, r5, pc}

0800032a <StringCopy>:

u16 StringCopy(char *bpDst, char *bpSrc)
{
 800032a:	4602      	mov	r2, r0
 800032c:	b530      	push	{r4, r5, lr}
 800032e:	3901      	subs	r1, #1
 8000330:	f100 040a 	add.w	r4, r0, #10
    u16 bCount;
    for(bCount =0; bCount < IDE_COMMAND_LENGTH/*COMMAND_BUFFER_SIZE*/; bCount++)
    {
        bpDst[bCount] = bpSrc[bCount];
 8000334:	f811 5f01 	ldrb.w	r5, [r1, #1]!
 8000338:	1a13      	subs	r3, r2, r0
 800033a:	f802 5b01 	strb.w	r5, [r2], #1
        if(bpSrc[bCount] == '\0') break;
 800033e:	780d      	ldrb	r5, [r1, #0]
 8000340:	b29b      	uxth	r3, r3
 8000342:	b115      	cbz	r5, 800034a <StringCopy+0x20>
}

u16 StringCopy(char *bpDst, char *bpSrc)
{
    u16 bCount;
    for(bCount =0; bCount < IDE_COMMAND_LENGTH/*COMMAND_BUFFER_SIZE*/; bCount++)
 8000344:	42a2      	cmp	r2, r4
 8000346:	d1f5      	bne.n	8000334 <StringCopy+0xa>
 8000348:	230a      	movs	r3, #10
    {
        bpDst[bCount] = bpSrc[bCount];
        if(bpSrc[bCount] == '\0') break;
    }
    return bCount;
}
 800034a:	4618      	mov	r0, r3
 800034c:	bd30      	pop	{r4, r5, pc}
	...

08000350 <USART_Configuration>:
	FLASHStatus = FLASH_ErasePage( EEPROM_START_ADDRESS);
	FLASH_Lock();
}
#endif
void USART_Configuration(u8 PORT, u32 baudrate)
{
 8000350:	b530      	push	{r4, r5, lr}
 8000352:	4604      	mov	r4, r0
 8000354:	460d      	mov	r5, r1
 8000356:	b085      	sub	sp, #20
	USART_InitTypeDef USART_InitStructure;

	USART_StructInit(&USART_InitStructure);
 8000358:	4668      	mov	r0, sp
 800035a:	f001 fab1 	bl	80018c0 <USART_StructInit>

	USART_InitStructure.USART_BaudRate = baudrate;
	USART_InitStructure.USART_WordLength = USART_WordLength_8b;
 800035e:	2300      	movs	r3, #0
 8000360:	f8ad 3004 	strh.w	r3, [sp, #4]
	USART_InitStructure.USART_StopBits = USART_StopBits_1;
 8000364:	f8ad 3006 	strh.w	r3, [sp, #6]
	USART_InitStructure.USART_Parity = USART_Parity_No ;
 8000368:	f8ad 3008 	strh.w	r3, [sp, #8]
	USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 800036c:	f8ad 300c 	strh.w	r3, [sp, #12]
	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;

	if( PORT == 1 )
 8000370:	2c01      	cmp	r4, #1
	USART_InitStructure.USART_BaudRate = baudrate;
	USART_InitStructure.USART_WordLength = USART_WordLength_8b;
	USART_InitStructure.USART_StopBits = USART_StopBits_1;
	USART_InitStructure.USART_Parity = USART_Parity_No ;
	USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 8000372:	f04f 030c 	mov.w	r3, #12
{
	USART_InitTypeDef USART_InitStructure;

	USART_StructInit(&USART_InitStructure);

	USART_InitStructure.USART_BaudRate = baudrate;
 8000376:	9500      	str	r5, [sp, #0]
	USART_InitStructure.USART_WordLength = USART_WordLength_8b;
	USART_InitStructure.USART_StopBits = USART_StopBits_1;
	USART_InitStructure.USART_Parity = USART_Parity_No ;
	USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 8000378:	f8ad 300a 	strh.w	r3, [sp, #10]

	if( PORT == 1 )
 800037c:	d112      	bne.n	80003a4 <USART_Configuration+0x54>
	{
		USART_DeInit(USART1);
 800037e:	481f      	ldr	r0, [pc, #124]	; (80003fc <USART_Configuration+0xac>)
 8000380:	f001 fa10 	bl	80017a4 <USART_DeInit>
		Delay(10);
 8000384:	200a      	movs	r0, #10
 8000386:	f7ff ffa3 	bl	80002d0 <Delay>
		/* Configure the USART1 */
		USART_Init(USART1, &USART_InitStructure);
 800038a:	481c      	ldr	r0, [pc, #112]	; (80003fc <USART_Configuration+0xac>)
 800038c:	4669      	mov	r1, sp
 800038e:	f001 fa53 	bl	8001838 <USART_Init>

		/* Enable USART1 Receive and Transmit interrupts */
		USART_ITConfig(USART1, USART_IT_RXNE, ENABLE);
 8000392:	481a      	ldr	r0, [pc, #104]	; (80003fc <USART_Configuration+0xac>)
 8000394:	f240 5125 	movw	r1, #1317	; 0x525
 8000398:	4622      	mov	r2, r4
 800039a:	f001 faa8 	bl	80018ee <USART_ITConfig>
		//USART_ITConfig(USART1, USART_IT_TC, ENABLE);

		/* Enable the USART1 */
		USART_Cmd(USART1, ENABLE);
 800039e:	4817      	ldr	r0, [pc, #92]	; (80003fc <USART_Configuration+0xac>)
 80003a0:	4621      	mov	r1, r4
 80003a2:	e027      	b.n	80003f4 <USART_Configuration+0xa4>
	}

	else if( PORT == 2 )
 80003a4:	2c02      	cmp	r4, #2
 80003a6:	d111      	bne.n	80003cc <USART_Configuration+0x7c>
	{
		USART_DeInit(USART2);
 80003a8:	4815      	ldr	r0, [pc, #84]	; (8000400 <USART_Configuration+0xb0>)
 80003aa:	f001 f9fb 	bl	80017a4 <USART_DeInit>
		Delay(10);
 80003ae:	200a      	movs	r0, #10
 80003b0:	f7ff ff8e 	bl	80002d0 <Delay>
		/* Configure the UART5 */
		USART_Init(USART2, &USART_InitStructure);
 80003b4:	4812      	ldr	r0, [pc, #72]	; (8000400 <USART_Configuration+0xb0>)
 80003b6:	4669      	mov	r1, sp
 80003b8:	f001 fa3e 	bl	8001838 <USART_Init>

		/* Enable UART5 Receive and Transmit interrupts */
		USART_ITConfig(USART2, USART_IT_RXNE, ENABLE);
 80003bc:	4810      	ldr	r0, [pc, #64]	; (8000400 <USART_Configuration+0xb0>)
 80003be:	f240 5125 	movw	r1, #1317	; 0x525
 80003c2:	2201      	movs	r2, #1
 80003c4:	f001 fa93 	bl	80018ee <USART_ITConfig>

		/* Enable the UART5 */
		USART_Cmd(USART2, ENABLE);
 80003c8:	480d      	ldr	r0, [pc, #52]	; (8000400 <USART_Configuration+0xb0>)
 80003ca:	e012      	b.n	80003f2 <USART_Configuration+0xa2>
	}

	else if( PORT == 3 )
 80003cc:	2c03      	cmp	r4, #3
 80003ce:	d113      	bne.n	80003f8 <USART_Configuration+0xa8>
	{

		USART_DeInit(USART3);
 80003d0:	480c      	ldr	r0, [pc, #48]	; (8000404 <USART_Configuration+0xb4>)
 80003d2:	f001 f9e7 	bl	80017a4 <USART_DeInit>
		Delay(10);
 80003d6:	200a      	movs	r0, #10
 80003d8:	f7ff ff7a 	bl	80002d0 <Delay>
		/* Configure the USART3 */
		USART_Init(USART3, &USART_InitStructure);
 80003dc:	4809      	ldr	r0, [pc, #36]	; (8000404 <USART_Configuration+0xb4>)
 80003de:	4669      	mov	r1, sp
 80003e0:	f001 fa2a 	bl	8001838 <USART_Init>

		/* Enable USART3 Receive and Transmit interrupts */
		USART_ITConfig(USART3, USART_IT_RXNE, ENABLE);
 80003e4:	4807      	ldr	r0, [pc, #28]	; (8000404 <USART_Configuration+0xb4>)
 80003e6:	f240 5125 	movw	r1, #1317	; 0x525
 80003ea:	2201      	movs	r2, #1
 80003ec:	f001 fa7f 	bl	80018ee <USART_ITConfig>
		//USART_ITConfig(USART3, USART_IT_TC, ENABLE);

		/* Enable the USART3 */
		USART_Cmd(USART3, ENABLE);
 80003f0:	4804      	ldr	r0, [pc, #16]	; (8000404 <USART_Configuration+0xb4>)
 80003f2:	2101      	movs	r1, #1
 80003f4:	f001 fa6f 	bl	80018d6 <USART_Cmd>
	}
}
 80003f8:	b005      	add	sp, #20
 80003fa:	bd30      	pop	{r4, r5, pc}
 80003fc:	40013800 	andmi	r3, r1, r0, lsl #16
 8000400:	40004400 	andmi	r4, r0, r0, lsl #8
 8000404:	40004800 	andmi	r4, r0, r0, lsl #16

08000408 <SerialMonitor>:
u8 gbCount =0;
#define IDE_COMMAND_LENGTH 10
extern volatile u16 USB_Rx_Cnt;
extern u8 USB_Rx_Buffer[VIRTUAL_COM_PORT_DATA_SIZE];
void SerialMonitor(void)
{
 8000408:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	u16 bTerminate;//,bRxData;
	u8 dxlBaudrate =0;
	char bpCommand[COMMAND_LENGTH];
	int i;
	for(i=0;i<COMMAND_LENGTH;i++){
 800040c:	2100      	movs	r1, #0
u8 gbCount =0;
#define IDE_COMMAND_LENGTH 10
extern volatile u16 USB_Rx_Cnt;
extern u8 USB_Rx_Buffer[VIRTUAL_COM_PORT_DATA_SIZE];
void SerialMonitor(void)
{
 800040e:	b08d      	sub	sp, #52	; 0x34
	u16 bTerminate;//,bRxData;
	u8 dxlBaudrate =0;
	char bpCommand[COMMAND_LENGTH];
	int i;
	for(i=0;i<COMMAND_LENGTH;i++){
		bpCommand[i]='\0';
 8000410:	af08      	add	r7, sp, #32
 8000412:	2400      	movs	r4, #0
 8000414:	55cc      	strb	r4, [r1, r7]
{
	u16 bTerminate;//,bRxData;
	u8 dxlBaudrate =0;
	char bpCommand[COMMAND_LENGTH];
	int i;
	for(i=0;i<COMMAND_LENGTH;i++){
 8000416:	3101      	adds	r1, #1
 8000418:	2910      	cmp	r1, #16
 800041a:	d1f9      	bne.n	8000410 <SerialMonitor+0x8>
extern volatile u16 USB_Rx_Cnt;
extern u8 USB_Rx_Buffer[VIRTUAL_COM_PORT_DATA_SIZE];
void SerialMonitor(void)
{
	u16 bTerminate;//,bRxData;
	u8 dxlBaudrate =0;
 800041c:	46a0      	mov	r8, r4
	}
	u8 bRxData=0;
	u8 usbRxCount = 0;
	//PrintProtectStatus();

	GPIO_ResetBits(PORT_LED, PIN_LED);
 800041e:	48b9      	ldr	r0, [pc, #740]	; (8000704 <SerialMonitor+0x2fc>)
	GPIO_SetBits(ST_PORT_LED, ST_PIN_LED);
	USART_BUFFER_CLEAR;
 8000420:	4eb9      	ldr	r6, [pc, #740]	; (8000708 <SerialMonitor+0x300>)
 8000422:	4dba      	ldr	r5, [pc, #744]	; (800070c <SerialMonitor+0x304>)
	}
	u8 bRxData=0;
	u8 usbRxCount = 0;
	//PrintProtectStatus();

	GPIO_ResetBits(PORT_LED, PIN_LED);
 8000424:	f000 ffa6 	bl	8001374 <GPIO_ResetBits>
	GPIO_SetBits(ST_PORT_LED, ST_PIN_LED);
 8000428:	48b6      	ldr	r0, [pc, #728]	; (8000704 <SerialMonitor+0x2fc>)
 800042a:	2120      	movs	r1, #32
 800042c:	f000 ffa0 	bl	8001370 <GPIO_SetBits>
	USART_BUFFER_CLEAR;
 8000430:	8034      	strh	r4, [r6, #0]
	int i;
	for(i=0;i<COMMAND_LENGTH;i++){
		bpCommand[i]='\0';
	}
	u8 bRxData=0;
	u8 usbRxCount = 0;
 8000432:	9400      	str	r4, [sp, #0]
	//PrintProtectStatus();

	GPIO_ResetBits(PORT_LED, PIN_LED);
	GPIO_SetBits(ST_PORT_LED, ST_PIN_LED);
	USART_BUFFER_CLEAR;
 8000434:	802c      	strh	r4, [r5, #0]
		}else{
			TxDString("\r\n -");
		}*/

		//GetCommandFromHost(gbpRxBuffer);
		while(!RXD_BUFFER_READY)
 8000436:	8832      	ldrh	r2, [r6, #0]
 8000438:	882b      	ldrh	r3, [r5, #0]
 800043a:	b292      	uxth	r2, r2
 800043c:	b29b      	uxth	r3, r3
 800043e:	429a      	cmp	r2, r3
 8000440:	d0f9      	beq.n	8000436 <SerialMonitor+0x2e>
#ifdef DEBUG_ENABLE_BY_USART2
	TxDString("USB_Rx_Cnt = ");	TxDHex8(USB_Rx_Cnt);	TxDString("\r\n");
	TxDString("USB_Rx_Buffer = ");	TxDString(USB_Rx_Buffer);	TxDString("\r\n");
#endif
	StringCopy(bpCommand,USB_Rx_Buffer);
	gbCount = USB_Rx_Cnt;
 8000442:	4cb3      	ldr	r4, [pc, #716]	; (8000710 <SerialMonitor+0x308>)
 8000444:	f8df 92e4 	ldr.w	r9, [pc, #740]	; 800072c <SerialMonitor+0x324>
 8000448:	46a2      	mov	sl, r4
		}*/
#ifdef DEBUG_ENABLE_BY_USART2
	TxDString("USB_Rx_Cnt = ");	TxDHex8(USB_Rx_Cnt);	TxDString("\r\n");
	TxDString("USB_Rx_Buffer = ");	TxDString(USB_Rx_Buffer);	TxDString("\r\n");
#endif
	StringCopy(bpCommand,USB_Rx_Buffer);
 800044a:	4638      	mov	r0, r7
 800044c:	49b1      	ldr	r1, [pc, #708]	; (8000714 <SerialMonitor+0x30c>)
 800044e:	f7ff ff6c 	bl	800032a <StringCopy>
	gbCount = USB_Rx_Cnt;
 8000452:	f8b9 2000 	ldrh.w	r2, [r9]
#ifdef DEBUG_ENABLE_BY_USART2
	TxDString("bpCommand = ");	TxDString(bpCommand);	TxDString("\r\n");
	TxDString("gbCount = ");	TxDHex8(gbCount);	TxDString("\r\n");
#endif
	USB_Rx_Cnt = 0;
 8000456:	2300      	movs	r3, #0
#ifdef DEBUG_ENABLE_BY_USART2
	TxDString("USB_Rx_Cnt = ");	TxDHex8(USB_Rx_Cnt);	TxDString("\r\n");
	TxDString("USB_Rx_Buffer = ");	TxDString(USB_Rx_Buffer);	TxDString("\r\n");
#endif
	StringCopy(bpCommand,USB_Rx_Buffer);
	gbCount = USB_Rx_Cnt;
 8000458:	b2d2      	uxtb	r2, r2
 800045a:	7222      	strb	r2, [r4, #8]
#ifdef DEBUG_ENABLE_BY_USART2
	TxDString("bpCommand = ");	TxDString(bpCommand);	TxDString("\r\n");
	TxDString("gbCount = ");	TxDHex8(gbCount);	TxDString("\r\n");
#endif
	USB_Rx_Cnt = 0;
 800045c:	f8a9 3000 	strh.w	r3, [r9]
	for(i=0;i < VIRTUAL_COM_PORT_DATA_SIZE;i++ ){
		 USB_Rx_Buffer[i] = '\0';
 8000460:	49ac      	ldr	r1, [pc, #688]	; (8000714 <SerialMonitor+0x30c>)
 8000462:	f04f 0b00 	mov.w	fp, #0
 8000466:	f803 b001 	strb.w	fp, [r3, r1]
#ifdef DEBUG_ENABLE_BY_USART2
	TxDString("bpCommand = ");	TxDString(bpCommand);	TxDString("\r\n");
	TxDString("gbCount = ");	TxDHex8(gbCount);	TxDString("\r\n");
#endif
	USB_Rx_Cnt = 0;
	for(i=0;i < VIRTUAL_COM_PORT_DATA_SIZE;i++ ){
 800046a:	3301      	adds	r3, #1
 800046c:	2b40      	cmp	r3, #64	; 0x40
 800046e:	9101      	str	r1, [sp, #4]
 8000470:	d1f6      	bne.n	8000460 <SerialMonitor+0x58>

	}
		//bParaNum = StringProcess(bpCommand,ulpParameter,gbpRxBuffer);
		//bParaNum =1;
		//if(bParaNum != 0)
		if(/*gbCount == IDE_COMMAND_LENGTH &&*/gbCount > 3 && bpCommand[0] == 'A' && bpCommand[2] == '&')
 8000472:	2a03      	cmp	r2, #3
 8000474:	f89d 3020 	ldrb.w	r3, [sp, #32]
 8000478:	f240 81a1 	bls.w	80007be <SerialMonitor+0x3b6>
 800047c:	2b41      	cmp	r3, #65	; 0x41
 800047e:	f040 819e 	bne.w	80007be <SerialMonitor+0x3b6>
 8000482:	f89d 3022 	ldrb.w	r3, [sp, #34]	; 0x22
 8000486:	2b26      	cmp	r3, #38	; 0x26
 8000488:	f040 819b 	bne.w	80007c2 <SerialMonitor+0x3ba>
		{
			//if(bParaNum > PARA_NUM) bParaNum = PARA_NUM;
			if( StringCompare(bpCommand,"AT&LD",5) )//if( StringCompare(bpCommand,"LD")|| StringCompare(bpCommand,"L") || bRxData == 'l' )
 800048c:	4638      	mov	r0, r7
 800048e:	49a2      	ldr	r1, [pc, #648]	; (8000718 <SerialMonitor+0x310>)
 8000490:	2205      	movs	r2, #5
 8000492:	f7ff ff33 	bl	80002fc <StringCompare>
 8000496:	2800      	cmp	r0, #0
 8000498:	f000 8094 	beq.w	80005c4 <SerialMonitor+0x1bc>
				volatile TestStatus MemoryProgramStatus;

				vu32 tStartAddr;
				bRxData=0;

				FLASHStatus = FLASH_COMPLETE;
 800049c:	2304      	movs	r3, #4
			//if(bParaNum > PARA_NUM) bParaNum = PARA_NUM;
			if( StringCompare(bpCommand,"AT&LD",5) )//if( StringCompare(bpCommand,"LD")|| StringCompare(bpCommand,"L") || bRxData == 'l' )
			{
				//TxDString("download\r\n");
				u32 EraseCounter = 0x00;
				vu32 NbrOfPage = 0x00;
 800049e:	f8cd b018 	str.w	fp, [sp, #24]
				volatile TestStatus MemoryProgramStatus;

				vu32 tStartAddr;
				bRxData=0;

				FLASHStatus = FLASH_COMPLETE;
 80004a2:	f88d 3016 	strb.w	r3, [sp, #22]
				MemoryProgramStatus = PASSED;
 80004a6:	2301      	movs	r3, #1
 80004a8:	f88d 3017 	strb.w	r3, [sp, #23]

				gwAddressPointer = FLASH_START_ADDRESS;
 80004ac:	4b9b      	ldr	r3, [pc, #620]	; (800071c <SerialMonitor+0x314>)
				gwRxTotalCount = gwCalculatedCheckSum = 0;


				/* Unlock the Flash Program Erase controller */
				FLASH_Unlock();
				gbIsFlashLock = FALSE;
 80004ae:	f8df 92a8 	ldr.w	r9, [pc, #680]	; 8000758 <SerialMonitor+0x350>
				bRxData=0;

				FLASHStatus = FLASH_COMPLETE;
				MemoryProgramStatus = PASSED;

				gwAddressPointer = FLASH_START_ADDRESS;
 80004b2:	60e3      	str	r3, [r4, #12]
				gwEndAddressPointer = FLASH_END_ADDRESS;
 80004b4:	f503 33e6 	add.w	r3, r3, #117760	; 0x1cc00
 80004b8:	6123      	str	r3, [r4, #16]
						TxDString("\r\n Out of Range!\r\n");
					}
					continue;
				}// 2012-05-15 jason added from CM-530 Bootloader 1.01*/

				tStartAddr = gwAddressPointer;
 80004ba:	68e3      	ldr	r3, [r4, #12]
 80004bc:	9307      	str	r3, [sp, #28]
				/*Init global variable related to flash download*/
				gwRxTotalCount = gwCalculatedCheckSum = 0;
 80004be:	f8c4 b014 	str.w	fp, [r4, #20]
 80004c2:	f8c4 b018 	str.w	fp, [r4, #24]


				/* Unlock the Flash Program Erase controller */
				FLASH_Unlock();
 80004c6:	f000 fe5f 	bl	8001188 <FLASH_Unlock>
				gbIsFlashLock = FALSE;

				/* Define the number of page to be erased */
				NbrOfPage = ((gwEndAddressPointer - gwAddressPointer) / FLASH_PAGE_SIZE );  // 2012-05-15 jason added from CM-530 Bootloader 1.01
 80004ca:	6923      	ldr	r3, [r4, #16]
 80004cc:	68e2      	ldr	r2, [r4, #12]
				/*if ((FLASH_END_ADDRESS - gwAddressPointer) & 0x3ff)
				  NbrOfPage++;*/

				/* Clear All pending flags */
				FLASH_ClearFlag(FLASH_FLAG_BSY | FLASH_FLAG_EOP | FLASH_FLAG_PGERR | FLASH_FLAG_WRPRTERR);
 80004ce:	2035      	movs	r0, #53	; 0x35
				/* Unlock the Flash Program Erase controller */
				FLASH_Unlock();
				gbIsFlashLock = FALSE;

				/* Define the number of page to be erased */
				NbrOfPage = ((gwEndAddressPointer - gwAddressPointer) / FLASH_PAGE_SIZE );  // 2012-05-15 jason added from CM-530 Bootloader 1.01
 80004d0:	1a9b      	subs	r3, r3, r2
 80004d2:	0a9b      	lsrs	r3, r3, #10
				gwRxTotalCount = gwCalculatedCheckSum = 0;


				/* Unlock the Flash Program Erase controller */
				FLASH_Unlock();
				gbIsFlashLock = FALSE;
 80004d4:	f889 b000 	strb.w	fp, [r9]

				/* Define the number of page to be erased */
				NbrOfPage = ((gwEndAddressPointer - gwAddressPointer) / FLASH_PAGE_SIZE );  // 2012-05-15 jason added from CM-530 Bootloader 1.01
 80004d8:	9306      	str	r3, [sp, #24]
				/*if ((FLASH_END_ADDRESS - gwAddressPointer) & 0x3ff)
				  NbrOfPage++;*/

				/* Clear All pending flags */
				FLASH_ClearFlag(FLASH_FLAG_BSY | FLASH_FLAG_EOP | FLASH_FLAG_PGERR | FLASH_FLAG_WRPRTERR);
 80004da:	f000 fe69 	bl	80011b0 <FLASH_ClearFlag>

				// 2012-05-15 jason added from CM-530 Bootloader 1.01
				//TxDString("\r\nErasing....     ");

				/* Erase the FLASH pages */
				for(EraseCounter = 0; (EraseCounter < NbrOfPage) && (FLASHStatus == FLASH_COMPLETE) ; EraseCounter++)
 80004de:	9b06      	ldr	r3, [sp, #24]
 80004e0:	459b      	cmp	fp, r3
 80004e2:	d220      	bcs.n	8000526 <SerialMonitor+0x11e>
 80004e4:	f89d 3016 	ldrb.w	r3, [sp, #22]
 80004e8:	2b04      	cmp	r3, #4
 80004ea:	d11c      	bne.n	8000526 <SerialMonitor+0x11e>
				{
					//u16 percent;
					if( (gwAddressPointer + (FLASH_PAGE_SIZE * EraseCounter)) > FLASH_END_ADDRESS)
 80004ec:	f8da 200c 	ldr.w	r2, [sl, #12]
 80004f0:	ea4f 238b 	mov.w	r3, fp, lsl #10
 80004f4:	488a      	ldr	r0, [pc, #552]	; (8000720 <SerialMonitor+0x318>)
 80004f6:	441a      	add	r2, r3
 80004f8:	4282      	cmp	r2, r0
 80004fa:	4985      	ldr	r1, [pc, #532]	; (8000710 <SerialMonitor+0x308>)
 80004fc:	d813      	bhi.n	8000526 <SerialMonitor+0x11e>
						break;
					FLASHStatus = FLASH_ErasePage(gwAddressPointer + (FLASH_PAGE_SIZE * EraseCounter));
 80004fe:	68c8      	ldr	r0, [r1, #12]
 8000500:	9103      	str	r1, [sp, #12]
 8000502:	4418      	add	r0, r3
 8000504:	9302      	str	r3, [sp, #8]
 8000506:	f000 fe89 	bl	800121c <FLASH_ErasePage>
					TxDHex32(gwAddressPointer + (FLASH_PAGE_SIZE * EraseCounter));
 800050a:	9903      	ldr	r1, [sp, #12]
				for(EraseCounter = 0; (EraseCounter < NbrOfPage) && (FLASHStatus == FLASH_COMPLETE) ; EraseCounter++)
				{
					//u16 percent;
					if( (gwAddressPointer + (FLASH_PAGE_SIZE * EraseCounter)) > FLASH_END_ADDRESS)
						break;
					FLASHStatus = FLASH_ErasePage(gwAddressPointer + (FLASH_PAGE_SIZE * EraseCounter));
 800050c:	f88d 0016 	strb.w	r0, [sp, #22]
					TxDHex32(gwAddressPointer + (FLASH_PAGE_SIZE * EraseCounter));
 8000510:	68c8      	ldr	r0, [r1, #12]
 8000512:	9b02      	ldr	r3, [sp, #8]

				// 2012-05-15 jason added from CM-530 Bootloader 1.01
				//TxDString("\r\nErasing....     ");

				/* Erase the FLASH pages */
				for(EraseCounter = 0; (EraseCounter < NbrOfPage) && (FLASHStatus == FLASH_COMPLETE) ; EraseCounter++)
 8000514:	f10b 0b01 	add.w	fp, fp, #1
				{
					//u16 percent;
					if( (gwAddressPointer + (FLASH_PAGE_SIZE * EraseCounter)) > FLASH_END_ADDRESS)
						break;
					FLASHStatus = FLASH_ErasePage(gwAddressPointer + (FLASH_PAGE_SIZE * EraseCounter));
					TxDHex32(gwAddressPointer + (FLASH_PAGE_SIZE * EraseCounter));
 8000518:	4418      	add	r0, r3
 800051a:	f7ff fec6 	bl	80002aa <TxDHex32>
					TxDString("\n");
 800051e:	4881      	ldr	r0, [pc, #516]	; (8000724 <SerialMonitor+0x31c>)
 8000520:	f7ff fe96 	bl	8000250 <TxDString>
 8000524:	e7db      	b.n	80004de <SerialMonitor+0xd6>
				}
				//USB_TxDString("\b\b\b\b");
				//USB_TxD_Dec_U8(100);
				//USB_TxDString("\%");
				//TxDString("complete!\r\n");
				if( FLASHStatus != FLASH_COMPLETE )
 8000526:	f89d 3016 	ldrb.w	r3, [sp, #22]
 800052a:	2b04      	cmp	r3, #4
 800052c:	d002      	beq.n	8000534 <SerialMonitor+0x12c>
				{
					FLASH_Lock();
 800052e:	f000 fe37 	bl	80011a0 <FLASH_Lock>
					continue;
 8000532:	e780      	b.n	8000436 <SerialMonitor+0x2e>
				}
				//USB_TxDString("\r\n Write Address : ");USB_TxDHex32(gwAddressPointer);
				USB_TxDString("Ready..\n");
 8000534:	487c      	ldr	r0, [pc, #496]	; (8000728 <SerialMonitor+0x320>)
 8000536:	f7ff fec2 	bl	80002be <USB_TxDString>
				gbFlashDownloadStart = TRUE;
 800053a:	2101      	movs	r1, #1
				TIM_Cmd(TIM2, ENABLE);
 800053c:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
					FLASH_Lock();
					continue;
				}
				//USB_TxDString("\r\n Write Address : ");USB_TxDHex32(gwAddressPointer);
				USB_TxDString("Ready..\n");
				gbFlashDownloadStart = TRUE;
 8000540:	7721      	strb	r1, [r4, #28]
				TIM_Cmd(TIM2, ENABLE);
 8000542:	f001 f8e9 	bl	8001718 <TIM_Cmd>
				Delay(100); // some delay is needed because PC have some time to prepare data.
 8000546:	2064      	movs	r0, #100	; 0x64
 8000548:	f7ff fec2 	bl	80002d0 <Delay>

				while(1){
					//wait until flash-download is finished
					//flash-download code is located EP3_OUT_Callback() in usb_endp.c
					//getting checksum data from Host PC(IDE)
					if(USB_Rx_Cnt != 0x0)
 800054c:	4b77      	ldr	r3, [pc, #476]	; (800072c <SerialMonitor+0x324>)
 800054e:	881b      	ldrh	r3, [r3, #0]
 8000550:	b29b      	uxth	r3, r3
 8000552:	b11b      	cbz	r3, 800055c <SerialMonitor+0x154>
						usbRxCount = USB_Rx_Cnt;
 8000554:	4b75      	ldr	r3, [pc, #468]	; (800072c <SerialMonitor+0x324>)
 8000556:	881b      	ldrh	r3, [r3, #0]
 8000558:	b2db      	uxtb	r3, r3
 800055a:	9300      	str	r3, [sp, #0]
					if(CheckTimeOut()){
 800055c:	f7ff fe28 	bl	80001b0 <CheckTimeOut>
 8000560:	2800      	cmp	r0, #0
 8000562:	d0f3      	beq.n	800054c <SerialMonitor+0x144>
						gbFlashDownloadStart = FALSE;
 8000564:	f04f 0a00 	mov.w	sl, #0
						ClearTimeOutBuffer();
						TIM_Cmd(TIM2, DISABLE);
 8000568:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800056c:	4651      	mov	r1, sl
					//flash-download code is located EP3_OUT_Callback() in usb_endp.c
					//getting checksum data from Host PC(IDE)
					if(USB_Rx_Cnt != 0x0)
						usbRxCount = USB_Rx_Cnt;
					if(CheckTimeOut()){
						gbFlashDownloadStart = FALSE;
 800056e:	f884 a01c 	strb.w	sl, [r4, #28]
	Jump_To_Application();
	return 0;
}
void ClearTimeOutBuffer(void){

	gu32TimingCounter1ms =0;
 8000572:	f8c4 a000 	str.w	sl, [r4]
					if(USB_Rx_Cnt != 0x0)
						usbRxCount = USB_Rx_Cnt;
					if(CheckTimeOut()){
						gbFlashDownloadStart = FALSE;
						ClearTimeOutBuffer();
						TIM_Cmd(TIM2, DISABLE);
 8000576:	f001 f8cf 	bl	8001718 <TIM_Cmd>
				}
#ifdef DEBUG_ENABLE_BY_USART2
				TxDString("usbRxCount = ");	TxDHex8(usbRxCount);	TxDString("\r\n");
				TxDString("USB_Rx_Buffer = ");	TxDByte(USB_Rx_Buffer[usbRxCount-1]);	TxDString("\r\n");
#endif
				gwReceivedCheckSumFromHost = USB_Rx_Buffer[usbRxCount-1];
 800057a:	e89d 000c 	ldmia.w	sp, {r2, r3}
 800057e:	4413      	add	r3, r2
 8000580:	f813 3c01 	ldrb.w	r3, [r3, #-1]
					if(CheckTimeOut()){
						gbFlashDownloadStart = FALSE;
						ClearTimeOutBuffer();
						TIM_Cmd(TIM2, DISABLE);
						//TxDString("\r\n Flash writing finished\r\n");
						USART_BUFFER_CLEAR
 8000584:	f8a6 a000 	strh.w	sl, [r6]
 8000588:	f8a5 a000 	strh.w	sl, [r5]
				}
#ifdef DEBUG_ENABLE_BY_USART2
				TxDString("usbRxCount = ");	TxDHex8(usbRxCount);	TxDString("\r\n");
				TxDString("USB_Rx_Buffer = ");	TxDByte(USB_Rx_Buffer[usbRxCount-1]);	TxDString("\r\n");
#endif
				gwReceivedCheckSumFromHost = USB_Rx_Buffer[usbRxCount-1];
 800058c:	6223      	str	r3, [r4, #32]
				gwCalculatedCheckSum = gwCalculatedCheckSum - gwReceivedCheckSumFromHost;
 800058e:	6963      	ldr	r3, [r4, #20]
 8000590:	6a22      	ldr	r2, [r4, #32]
 8000592:	1a9b      	subs	r3, r3, r2
 8000594:	6163      	str	r3, [r4, #20]
				/*while(!RXD_BUFFER_READY); //wait until check-sum data is received from PC
				gwReceivedCheckSumFromHost = RxDBufferFromHost();
				TxDString("\r\n gwReceivedCheckSumFromHost = ");	TxDHex32(gwReceivedCheckSumFromHost);	TxDString("\r\n");
				*/
				/* Lock again the Flash Program Erase controller */
				FLASH_Lock();
 8000596:	f000 fe03 	bl	80011a0 <FLASH_Lock>
				gbIsFlashLock = TRUE;
 800059a:	2301      	movs	r3, #1
 800059c:	f889 3000 	strb.w	r3, [r9]
			//	TxDString("\r\n Size:0X");TxDHex16(gwRxTotalCount);
			//	TxDString("  Checksum:"); TxDHex16((u8)(gwCalculatedCheckSum&0xff));TxDString("-");TxDHex16(gwReceivedCheckSumFromHost);
				if((gwCalculatedCheckSum&0xff) == gwReceivedCheckSumFromHost || gwReceivedCheckSumFromHost == '*' ){
 80005a0:	6963      	ldr	r3, [r4, #20]
 80005a2:	6a22      	ldr	r2, [r4, #32]
 80005a4:	b2db      	uxtb	r3, r3
 80005a6:	4293      	cmp	r3, r2
 80005a8:	d003      	beq.n	80005b2 <SerialMonitor+0x1aa>
 80005aa:	4b59      	ldr	r3, [pc, #356]	; (8000710 <SerialMonitor+0x308>)
 80005ac:	6a1b      	ldr	r3, [r3, #32]
 80005ae:	2b2a      	cmp	r3, #42	; 0x2a
 80005b0:	d101      	bne.n	80005b6 <SerialMonitor+0x1ae>
					USB_TxDString("Success..\n");
 80005b2:	485f      	ldr	r0, [pc, #380]	; (8000730 <SerialMonitor+0x328>)
 80005b4:	e000      	b.n	80005b8 <SerialMonitor+0x1b0>
				}
				else
					USB_TxDString("Fail..\n");
 80005b6:	485f      	ldr	r0, [pc, #380]	; (8000734 <SerialMonitor+0x32c>)
 80005b8:	f7ff fe81 	bl	80002be <USB_TxDString>
			//WDTCR = 0x08;
				Delay(100);
 80005bc:	2064      	movs	r0, #100	; 0x64
 80005be:	f7ff fe87 	bl	80002d0 <Delay>
 80005c2:	e105      	b.n	80007d0 <SerialMonitor+0x3c8>

			}
			else if(StringCompare(bpCommand,"AT&GO",5))//else if(StringCompare(bpCommand,"GO")|| StringCompare(bpCommand,"G") || bRxData == 'g' )
 80005c4:	4638      	mov	r0, r7
 80005c6:	495c      	ldr	r1, [pc, #368]	; (8000738 <SerialMonitor+0x330>)
 80005c8:	2205      	movs	r2, #5
 80005ca:	f7ff fe97 	bl	80002fc <StringCompare>
 80005ce:	b148      	cbz	r0, 80005e4 <SerialMonitor+0x1dc>
				/*if(bParaNum == 2){
					JumpAddress =  *(u32 *)(ulpParameter[0] + 4);
				}
				else*/
				{
					JumpAddress =  *(u32 *)(FLASH_START_ADDRESS + 4);
 80005d0:	4b5a      	ldr	r3, [pc, #360]	; (800073c <SerialMonitor+0x334>)
				}
				//NVIC_SetVectorTable(NVIC_VectTab_FLASH, ((JumpAddress-4)&0xFFFF) );

				Jump_To_Application = (pFunction) JumpAddress;
 80005d2:	f8d3 9000 	ldr.w	r9, [r3]
					USB_TxDString("\r\n Go: ");
					USB_TxDHex32(JumpAddress);
					USB_TxDString("\r\n");
				}*/

				UsbVcpDisconnect();
 80005d6:	f000 fd8d 	bl	80010f4 <UsbVcpDisconnect>
#ifdef DEBUG_ENABLE_BY_USART2
				TxDString("USB Power Off!\r\n");
#endif
				Delay(100);
 80005da:	2064      	movs	r0, #100	; 0x64
 80005dc:	f7ff fe78 	bl	80002d0 <Delay>
				Jump_To_Application();
 80005e0:	47c8      	blx	r9
 80005e2:	e0f5      	b.n	80007d0 <SerialMonitor+0x3c8>
			}
			else if(StringCompare(bpCommand,"AT&RST",6)){
 80005e4:	4638      	mov	r0, r7
 80005e6:	4956      	ldr	r1, [pc, #344]	; (8000740 <SerialMonitor+0x338>)
 80005e8:	2206      	movs	r2, #6
 80005ea:	f7ff fe87 	bl	80002fc <StringCompare>
 80005ee:	b110      	cbz	r0, 80005f6 <SerialMonitor+0x1ee>
#ifdef DEBUG_ENABLE_BY_USART2
				TxDString("system reset \r\n ");
#endif
				NVIC_GenerateSystemReset();
 80005f0:	f000 ff42 	bl	8001478 <NVIC_GenerateSystemReset>
 80005f4:	e0ec      	b.n	80007d0 <SerialMonitor+0x3c8>
			}
			else if(StringCompare(bpCommand,"AT&TOSS",7)){
 80005f6:	4638      	mov	r0, r7
 80005f8:	4952      	ldr	r1, [pc, #328]	; (8000744 <SerialMonitor+0x33c>)
 80005fa:	2207      	movs	r2, #7
 80005fc:	f7ff fe7e 	bl	80002fc <StringCompare>
 8000600:	2800      	cmp	r0, #0
 8000602:	f000 80d0 	beq.w	80007a6 <SerialMonitor+0x39e>
#ifdef DEBUG_ENABLE_BY_USART2
				TxDString("TOSS Mode for dynamixel \r\n ");
#endif
				USB_TxDString("TOSS MODE OK\r\n ");
 8000606:	4850      	ldr	r0, [pc, #320]	; (8000748 <SerialMonitor+0x340>)
 8000608:	f7ff fe59 	bl	80002be <USB_TxDString>
				if(bpCommand [7] == '=' || bpCommand [7] == '*' ){
 800060c:	f89d 1027 	ldrb.w	r1, [sp, #39]	; 0x27
 8000610:	293d      	cmp	r1, #61	; 0x3d
 8000612:	d002      	beq.n	800061a <SerialMonitor+0x212>
 8000614:	292a      	cmp	r1, #42	; 0x2a
 8000616:	f040 80db 	bne.w	80007d0 <SerialMonitor+0x3c8>

					if(gbCount == 9){
 800061a:	7a23      	ldrb	r3, [r4, #8]
 800061c:	2b09      	cmp	r3, #9
 800061e:	d107      	bne.n	8000630 <SerialMonitor+0x228>
						if(bpCommand[8] > 47 && bpCommand[8] < 58){
 8000620:	f89d 3028 	ldrb.w	r3, [sp, #40]	; 0x28
 8000624:	3b30      	subs	r3, #48	; 0x30
 8000626:	b2db      	uxtb	r3, r3
 8000628:	2b09      	cmp	r3, #9
 800062a:	bf98      	it	ls
 800062c:	4698      	movls	r8, r3
 800062e:	e013      	b.n	8000658 <SerialMonitor+0x250>
							dxlBaudrate = bpCommand[8] - 48;
						}

					}else if(gbCount == 10){
 8000630:	2b0a      	cmp	r3, #10
 8000632:	d111      	bne.n	8000658 <SerialMonitor+0x250>
						if(bpCommand[8] > 47 && bpCommand[8] < 58 && bpCommand[9] > 47 && bpCommand[9] < 58 ){
 8000634:	f89d 2028 	ldrb.w	r2, [sp, #40]	; 0x28
 8000638:	3a30      	subs	r2, #48	; 0x30
 800063a:	b2d3      	uxtb	r3, r2
 800063c:	2b09      	cmp	r3, #9
 800063e:	d80b      	bhi.n	8000658 <SerialMonitor+0x250>
 8000640:	f89d 3029 	ldrb.w	r3, [sp, #41]	; 0x29
 8000644:	3b30      	subs	r3, #48	; 0x30
 8000646:	b2db      	uxtb	r3, r3
 8000648:	2b09      	cmp	r3, #9
							dxlBaudrate = (bpCommand[8] - 48)*10 + (bpCommand[9] - 48);
 800064a:	bf9e      	ittt	ls
 800064c:	eb02 0882 	addls.w	r8, r2, r2, lsl #2
 8000650:	eb03 0848 	addls.w	r8, r3, r8, lsl #1
 8000654:	fa5f f888 	uxtbls.w	r8, r8
					//nothing...
					}
#ifdef DEBUG_ENABLE_BY_USART2
					//TxDString("Dxl baud rate =  ");TxD_Dec_U8(dxlBaudrate);TxDString("\r\n ");
#endif
					if(bpCommand[7] == '='){
 8000658:	293d      	cmp	r1, #61	; 0x3d
 800065a:	d106      	bne.n	800066a <SerialMonitor+0x262>
					// Dynamixel 1.0
						USART_Configuration(1, dxl_get_baudrate(dxlBaudrate,0));
 800065c:	4b3b      	ldr	r3, [pc, #236]	; (800074c <SerialMonitor+0x344>)
		    default:
		        return 57600;
		    }

	}else{
		return (2000000 / (baudnum + 1));
 800065e:	f108 0101 	add.w	r1, r8, #1
#ifdef DEBUG_ENABLE_BY_USART2
					//TxDString("Dxl baud rate =  ");TxD_Dec_U8(dxlBaudrate);TxDString("\r\n ");
#endif
					if(bpCommand[7] == '='){
					// Dynamixel 1.0
						USART_Configuration(1, dxl_get_baudrate(dxlBaudrate,0));
 8000662:	2001      	movs	r0, #1
 8000664:	fb93 f1f1 	sdiv	r1, r3, r1
 8000668:	e008      	b.n	800067c <SerialMonitor+0x274>
 800066a:	f1b8 0f08 	cmp.w	r8, #8
 800066e:	bf96      	itet	ls
 8000670:	4b37      	ldrls	r3, [pc, #220]	; (8000750 <SerialMonitor+0x348>)
					//nothing...
					}
#ifdef DEBUG_ENABLE_BY_USART2
					//TxDString("Dxl baud rate =  ");TxD_Dec_U8(dxlBaudrate);TxDString("\r\n ");
#endif
					if(bpCommand[7] == '='){
 8000672:	f44f 4161 	movhi.w	r1, #57600	; 0xe100
 8000676:	f853 1028 	ldrls.w	r1, [r3, r8, lsl #2]
					// Dynamixel 1.0
						USART_Configuration(1, dxl_get_baudrate(dxlBaudrate,0));
						//TxDString("Dxl baud rate =  ");TxDHex32(dxl_get_baudrate(dxlBaudrate,0));TxDString("\r\n ");
					}else{
					// Dynamixel 2.0
						USART_Configuration(1, dxl_get_baudrate(dxlBaudrate,1));
 800067a:	2001      	movs	r0, #1
					}
					USART_BUFFER_CLEAR
					gbDXLWritePointer = gbDXLReadPointer = 0;
 800067c:	f8df a0dc 	ldr.w	sl, [pc, #220]	; 800075c <SerialMonitor+0x354>
 8000680:	f8df b0dc 	ldr.w	fp, [pc, #220]	; 8000760 <SerialMonitor+0x358>
					// Dynamixel 1.0
						USART_Configuration(1, dxl_get_baudrate(dxlBaudrate,0));
						//TxDString("Dxl baud rate =  ");TxDHex32(dxl_get_baudrate(dxlBaudrate,0));TxDString("\r\n ");
					}else{
					// Dynamixel 2.0
						USART_Configuration(1, dxl_get_baudrate(dxlBaudrate,1));
 8000684:	f7ff fe64 	bl	8000350 <USART_Configuration>
					}
					USART_BUFFER_CLEAR
 8000688:	2300      	movs	r3, #0
 800068a:	8033      	strh	r3, [r6, #0]
 800068c:	802b      	strh	r3, [r5, #0]
					gbDXLWritePointer = gbDXLReadPointer = 0;
 800068e:	f88a 3000 	strb.w	r3, [sl]
 8000692:	f88b 3000 	strb.w	r3, [fp]
					USB_Rx_Cnt = 0;
 8000696:	f8a9 3000 	strh.w	r3, [r9]
					while(1)
					{

						if(USB_Rx_Cnt > 0)//if(gwUSARTReadPtr != gwUSARTWritePtr) //USB -> DXL
 800069a:	4b24      	ldr	r3, [pc, #144]	; (800072c <SerialMonitor+0x324>)
 800069c:	881b      	ldrh	r3, [r3, #0]
 800069e:	b29b      	uxth	r3, r3
 80006a0:	2b00      	cmp	r3, #0
 80006a2:	d065      	beq.n	8000770 <SerialMonitor+0x368>
						{
#ifdef DEBUG_ENABLE_BY_USART2
							TxDString("USB_Rx_Cnt = ");	TxDHex8(USB_Rx_Cnt);	TxDString("\r\n");
							TxDString("USB_Rx_Buffer = ");	TxDString(USB_Rx_Buffer);	TxDString("\r\n");
#endif
							if(USB_Rx_Buffer[0] == '!' && USB_Rx_Buffer[1] == '!' && USB_Rx_Buffer[2] == '!'){
 80006a4:	9a01      	ldr	r2, [sp, #4]
 80006a6:	4b1b      	ldr	r3, [pc, #108]	; (8000714 <SerialMonitor+0x30c>)
 80006a8:	7812      	ldrb	r2, [r2, #0]
 80006aa:	2a21      	cmp	r2, #33	; 0x21
 80006ac:	d10f      	bne.n	80006ce <SerialMonitor+0x2c6>
 80006ae:	785a      	ldrb	r2, [r3, #1]
 80006b0:	2a21      	cmp	r2, #33	; 0x21
 80006b2:	d10c      	bne.n	80006ce <SerialMonitor+0x2c6>
 80006b4:	789b      	ldrb	r3, [r3, #2]
 80006b6:	2b21      	cmp	r3, #33	; 0x21
 80006b8:	d109      	bne.n	80006ce <SerialMonitor+0x2c6>
								//TxDString("Escaped!!\r\n");
								USART_BUFFER_CLEAR
								USB_Rx_Cnt = 0;
 80006ba:	4a1c      	ldr	r2, [pc, #112]	; (800072c <SerialMonitor+0x324>)
							TxDString("USB_Rx_Cnt = ");	TxDHex8(USB_Rx_Cnt);	TxDString("\r\n");
							TxDString("USB_Rx_Buffer = ");	TxDString(USB_Rx_Buffer);	TxDString("\r\n");
#endif
							if(USB_Rx_Buffer[0] == '!' && USB_Rx_Buffer[1] == '!' && USB_Rx_Buffer[2] == '!'){
								//TxDString("Escaped!!\r\n");
								USART_BUFFER_CLEAR
 80006bc:	2300      	movs	r3, #0
 80006be:	8033      	strh	r3, [r6, #0]
 80006c0:	802b      	strh	r3, [r5, #0]
								USB_Rx_Cnt = 0;
 80006c2:	8013      	strh	r3, [r2, #0]
								gbDXLWritePointer = gbDXLReadPointer = 0;
 80006c4:	f88a 3000 	strb.w	r3, [sl]
 80006c8:	f88b 3000 	strb.w	r3, [fp]
								break;
 80006cc:	e080      	b.n	80007d0 <SerialMonitor+0x3c8>
							}
							GPIO_SetBits(GPIOB, GPIO_Pin_5);	// TX Enable
 80006ce:	480d      	ldr	r0, [pc, #52]	; (8000704 <SerialMonitor+0x2fc>)
 80006d0:	2120      	movs	r1, #32
 80006d2:	f000 fe4d 	bl	8001370 <GPIO_SetBits>
							for(i=0; i < USB_Rx_Cnt; i++){
 80006d6:	f04f 0900 	mov.w	r9, #0
 80006da:	4b14      	ldr	r3, [pc, #80]	; (800072c <SerialMonitor+0x324>)
 80006dc:	881a      	ldrh	r2, [r3, #0]
 80006de:	b292      	uxth	r2, r2
 80006e0:	4591      	cmp	r9, r2
 80006e2:	da3f      	bge.n	8000764 <SerialMonitor+0x35c>
								USART_SendData(USART1,(u8)USB_Rx_Buffer[i]);
 80006e4:	9b01      	ldr	r3, [sp, #4]
 80006e6:	481b      	ldr	r0, [pc, #108]	; (8000754 <SerialMonitor+0x34c>)
 80006e8:	f813 1009 	ldrb.w	r1, [r3, r9]
 80006ec:	f001 f918 	bl	8001920 <USART_SendData>
								while( USART_GetFlagStatus(USART1, USART_FLAG_TC)==RESET );
 80006f0:	4818      	ldr	r0, [pc, #96]	; (8000754 <SerialMonitor+0x34c>)
 80006f2:	2140      	movs	r1, #64	; 0x40
 80006f4:	f001 f91c 	bl	8001930 <USART_GetFlagStatus>
 80006f8:	2800      	cmp	r0, #0
 80006fa:	d0f9      	beq.n	80006f0 <SerialMonitor+0x2e8>
								USB_Rx_Cnt = 0;
								gbDXLWritePointer = gbDXLReadPointer = 0;
								break;
							}
							GPIO_SetBits(GPIOB, GPIO_Pin_5);	// TX Enable
							for(i=0; i < USB_Rx_Cnt; i++){
 80006fc:	f109 0901 	add.w	r9, r9, #1
 8000700:	e7eb      	b.n	80006da <SerialMonitor+0x2d2>
 8000702:	bf00      	nop
 8000704:	40010c00 	andmi	r0, r1, r0, lsl #24
 8000708:	20000190 	mulcs	r0, r0, r1
 800070c:	2000013c 	andcs	r0, r0, ip, lsr r1
 8000710:	200000e4 	andcs	r0, r0, r4, ror #1
 8000714:	200006a5 	andcs	r0, r0, r5, lsr #13
 8000718:	08002767 	stmdaeq	r0, {r0, r1, r2, r5, r6, r8, r9, sl, sp}
 800071c:	08003000 	stmdaeq	r0, {ip, sp}
 8000720:	0801fc00 	stmdaeq	r1, {sl, fp, ip, sp, lr, pc}
 8000724:	080027ce 	stmdaeq	r0, {r1, r2, r3, r6, r7, r8, r9, sl, sp}
 8000728:	0800276d 	stmdaeq	r0, {r0, r2, r3, r5, r6, r8, r9, sl, sp}
 800072c:	20000112 	andcs	r0, r0, r2, lsl r1
 8000730:	08002776 	stmdaeq	r0, {r1, r2, r4, r5, r6, r8, r9, sl, sp}
 8000734:	08002781 	stmdaeq	r0, {r0, r7, r8, r9, sl, sp}
 8000738:	08002789 	stmdaeq	r0, {r0, r3, r7, r8, r9, sl, sp}
 800073c:	08003004 	stmdaeq	r0, {r2, ip, sp}
 8000740:	0800278f 	stmdaeq	r0, {r0, r1, r2, r3, r7, r8, r9, sl, sp}
 8000744:	08002796 	stmdaeq	r0, {r1, r2, r4, r7, r8, r9, sl, sp}
 8000748:	0800279e 	stmdaeq	r0, {r1, r2, r3, r4, r7, r8, r9, sl, sp}
 800074c:	001e8480 	andseq	r8, lr, r0, lsl #9
 8000750:	08002690 	stmdaeq	r0, {r4, r7, r9, sl, sp}
 8000754:	40013800 	andmi	r3, r1, r0, lsl #16
 8000758:	20000000 	andcs	r0, r0, r0
 800075c:	20000135 	andcs	r0, r0, r5, lsr r1
 8000760:	200006a4 	andcs	r0, r0, r4, lsr #13
								USART_SendData(USART1,(u8)USB_Rx_Buffer[i]);
								while( USART_GetFlagStatus(USART1, USART_FLAG_TC)==RESET );
							}
							USB_Rx_Cnt = 0;
 8000764:	2200      	movs	r2, #0
							GPIO_ResetBits(GPIOB, GPIO_Pin_5);	// RX Enable
 8000766:	481f      	ldr	r0, [pc, #124]	; (80007e4 <SerialMonitor+0x3dc>)
 8000768:	2120      	movs	r1, #32
							GPIO_SetBits(GPIOB, GPIO_Pin_5);	// TX Enable
							for(i=0; i < USB_Rx_Cnt; i++){
								USART_SendData(USART1,(u8)USB_Rx_Buffer[i]);
								while( USART_GetFlagStatus(USART1, USART_FLAG_TC)==RESET );
							}
							USB_Rx_Cnt = 0;
 800076a:	801a      	strh	r2, [r3, #0]
							GPIO_ResetBits(GPIOB, GPIO_Pin_5);	// RX Enable
 800076c:	f000 fe02 	bl	8001374 <GPIO_ResetBits>

						}

						if(gbDXLWritePointer != gbDXLReadPointer){
 8000770:	4b1d      	ldr	r3, [pc, #116]	; (80007e8 <SerialMonitor+0x3e0>)
 8000772:	781a      	ldrb	r2, [r3, #0]
 8000774:	4b1d      	ldr	r3, [pc, #116]	; (80007ec <SerialMonitor+0x3e4>)
 8000776:	781b      	ldrb	r3, [r3, #0]
 8000778:	429a      	cmp	r2, r3
 800077a:	d08e      	beq.n	800069a <SerialMonitor+0x292>
							while(gbDXLWritePointer != gbDXLReadPointer)//DXL -> USB
 800077c:	4b1a      	ldr	r3, [pc, #104]	; (80007e8 <SerialMonitor+0x3e0>)
 800077e:	7819      	ldrb	r1, [r3, #0]
 8000780:	4b1a      	ldr	r3, [pc, #104]	; (80007ec <SerialMonitor+0x3e4>)
 8000782:	781a      	ldrb	r2, [r3, #0]
 8000784:	4291      	cmp	r1, r2
 8000786:	d088      	beq.n	800069a <SerialMonitor+0x292>
							{
								USB_TxDByte(gbpDXLDataBuffer[gbDXLReadPointer++]);
 8000788:	781a      	ldrb	r2, [r3, #0]
 800078a:	9302      	str	r3, [sp, #8]
 800078c:	b2d2      	uxtb	r2, r2
 800078e:	1c51      	adds	r1, r2, #1
 8000790:	b2c9      	uxtb	r1, r1
 8000792:	7019      	strb	r1, [r3, #0]
 8000794:	4916      	ldr	r1, [pc, #88]	; (80007f0 <SerialMonitor+0x3e8>)
 8000796:	5c88      	ldrb	r0, [r1, r2]
 8000798:	f000 fcc8 	bl	800112c <USB_TxDByte>
								gbDXLReadPointer = gbDXLReadPointer & USART_BUFFER_SIZE;
 800079c:	9b02      	ldr	r3, [sp, #8]
 800079e:	781a      	ldrb	r2, [r3, #0]
 80007a0:	b2d2      	uxtb	r2, r2
 80007a2:	701a      	strb	r2, [r3, #0]
 80007a4:	e7ea      	b.n	800077c <SerialMonitor+0x374>
							}
						}
					}
				}
			}
			else if(StringCompare(bpCommand,"AT&NAME",7)){
 80007a6:	4638      	mov	r0, r7
 80007a8:	4912      	ldr	r1, [pc, #72]	; (80007f4 <SerialMonitor+0x3ec>)
 80007aa:	2207      	movs	r2, #7
 80007ac:	f7ff fda6 	bl	80002fc <StringCompare>
 80007b0:	b108      	cbz	r0, 80007b6 <SerialMonitor+0x3ae>
				USB_TxDString("CM-904\n");
 80007b2:	4811      	ldr	r0, [pc, #68]	; (80007f8 <SerialMonitor+0x3f0>)
 80007b4:	e00a      	b.n	80007cc <SerialMonitor+0x3c4>
			}
			else{
				TxDString("No IDE Command!\r\n");
 80007b6:	4811      	ldr	r0, [pc, #68]	; (80007fc <SerialMonitor+0x3f4>)
 80007b8:	f7ff fd4a 	bl	8000250 <TxDString>
 80007bc:	e008      	b.n	80007d0 <SerialMonitor+0x3c8>
			}

		}else{
			if(bpCommand[0] == 'A' && bpCommand[1] == 'T'){
 80007be:	2b41      	cmp	r3, #65	; 0x41
 80007c0:	d106      	bne.n	80007d0 <SerialMonitor+0x3c8>
 80007c2:	f89d 3021 	ldrb.w	r3, [sp, #33]	; 0x21
 80007c6:	2b54      	cmp	r3, #84	; 0x54
 80007c8:	d102      	bne.n	80007d0 <SerialMonitor+0x3c8>
				USB_TxDString("OK\n");
 80007ca:	480d      	ldr	r0, [pc, #52]	; (8000800 <SerialMonitor+0x3f8>)
 80007cc:	f7ff fd77 	bl	80002be <USB_TxDString>
			}
		}
		gbCount = 0;
 80007d0:	2300      	movs	r3, #0
 80007d2:	7223      	strb	r3, [r4, #8]
		for(i=0;i<COMMAND_LENGTH;i++){
				bpCommand[i]='\0'; //clear command buffer
 80007d4:	2200      	movs	r2, #0
 80007d6:	54fa      	strb	r2, [r7, r3]
			if(bpCommand[0] == 'A' && bpCommand[1] == 'T'){
				USB_TxDString("OK\n");
			}
		}
		gbCount = 0;
		for(i=0;i<COMMAND_LENGTH;i++){
 80007d8:	3301      	adds	r3, #1
 80007da:	2b10      	cmp	r3, #16
 80007dc:	d1fa      	bne.n	80007d4 <SerialMonitor+0x3cc>
				bpCommand[i]='\0'; //clear command buffer
		}
		USART_BUFFER_CLEAR;
 80007de:	8032      	strh	r2, [r6, #0]
 80007e0:	802a      	strh	r2, [r5, #0]
 80007e2:	e628      	b.n	8000436 <SerialMonitor+0x2e>
 80007e4:	40010c00 	andmi	r0, r1, r0, lsl #24
 80007e8:	200006a4 	andcs	r0, r0, r4, lsr #13
 80007ec:	20000135 	andcs	r0, r0, r5, lsr r1
 80007f0:	200005a4 	andcs	r0, r0, r4, lsr #11
 80007f4:	080027ae 	stmdaeq	r0, {r1, r2, r3, r5, r7, r8, r9, sl, sp}
 80007f8:	080027b6 	stmdaeq	r0, {r1, r2, r4, r5, r7, r8, r9, sl, sp}
 80007fc:	080027be 	stmdaeq	r0, {r1, r2, r3, r4, r5, r7, r8, r9, sl, sp}
 8000800:	080027d0 	stmdaeq	r0, {r4, r6, r7, r8, r9, sl, sp}

08000804 <RCC_Configuration>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_Configuration(void)
{
 8000804:	b510      	push	{r4, lr}
  /* RCC system reset(for debug purpose) */
  RCC_DeInit();
 8000806:	f000 fe43 	bl	8001490 <RCC_DeInit>

  /* Enable HSE */
    RCC_HSEConfig(RCC_HSE_ON);
 800080a:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 800080e:	f000 fe5d 	bl	80014cc <RCC_HSEConfig>

  /* Wait till HSE is ready */
    HSEStartUpStatus = RCC_WaitForHSEStartUp();
 8000812:	f000 ff43 	bl	800169c <RCC_WaitForHSEStartUp>
 8000816:	4b1c      	ldr	r3, [pc, #112]	; (8000888 <RCC_Configuration+0x84>)

  if(HSEStartUpStatus == SUCCESS)
 8000818:	2801      	cmp	r0, #1

  /* Enable HSE */
    RCC_HSEConfig(RCC_HSE_ON);

  /* Wait till HSE is ready */
    HSEStartUpStatus = RCC_WaitForHSEStartUp();
 800081a:	4604      	mov	r4, r0
 800081c:	7018      	strb	r0, [r3, #0]

  if(HSEStartUpStatus == SUCCESS)
 800081e:	d00a      	beq.n	8000836 <RCC_Configuration+0x32>
  }
	/* Enable peripheral clocks --------------------------------------------------*/
	//RCC_ADCCLKConfig(RCC_PCLK2_Div6);    // added 2012-05-10 jason

	/* Enable USART1, GPIOA, GPIOB, and AFIO clocks */ //add RCC_APB2Periph_GPIOC for USB_DISCONNECT pin by sm.lee 2012-08-13
	RCC_APB2PeriphClockCmd(	RCC_APB2Periph_USART1 |
 8000820:	f244 001d 	movw	r0, #16413	; 0x401d
 8000824:	2101      	movs	r1, #1
 8000826:	f000 fef5 	bl	8001614 <RCC_APB2PeriphClockCmd>
  						    RCC_APB1Periph_USART2 |
  						    RCC_APB1Periph_PWR ,
  						    ENABLE);

	//PWR_BackupAccessCmd(ENABLE);
}
 800082a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
							RCC_APB2Periph_ADC2   |
#endif
						    RCC_APB2Periph_AFIO,
						    ENABLE);
	//add RCC_APB1Periph_USART2 clock @ new CM-900 with jason 2012-07-24
  	RCC_APB1PeriphClockCmd(
 800082e:	4817      	ldr	r0, [pc, #92]	; (800088c <RCC_Configuration+0x88>)
 8000830:	2101      	movs	r1, #1
 8000832:	f000 befb 	b.w	800162c <RCC_APB1PeriphClockCmd>
    HSEStartUpStatus = RCC_WaitForHSEStartUp();

  if(HSEStartUpStatus == SUCCESS)
  {
    /* Enable Prefetch Buffer */
    FLASH_PrefetchBufferCmd(FLASH_PrefetchBuffer_Enable);
 8000836:	2010      	movs	r0, #16
 8000838:	f000 fc9a 	bl	8001170 <FLASH_PrefetchBufferCmd>

    /* Flash 2 wait state */
    FLASH_SetLatency(FLASH_Latency_2);
 800083c:	2002      	movs	r0, #2
 800083e:	f000 fc8b 	bl	8001158 <FLASH_SetLatency>

    /* HCLK = SYSCLK */
    RCC_HCLKConfig(RCC_SYSCLK_Div1); 
 8000842:	2000      	movs	r0, #0
 8000844:	f000 fe80 	bl	8001548 <RCC_HCLKConfig>
  
    /* PCLK2 = HCLK */
    RCC_PCLK2Config(RCC_HCLK_Div1); 
 8000848:	2000      	movs	r0, #0
 800084a:	f000 fe91 	bl	8001570 <RCC_PCLK2Config>

    /* PCLK1 = HCLK/2 */
    RCC_PCLK1Config(RCC_HCLK_Div2);
 800084e:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8000852:	f000 fe83 	bl	800155c <RCC_PCLK1Config>

    /* PLLCLK = 8MHz * 9 = 72 MHz */
    RCC_PLLConfig(RCC_PLLSource_HSE_Div1, RCC_PLLMul_9);
 8000856:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 800085a:	f44f 11e0 	mov.w	r1, #1835008	; 0x1c0000
 800085e:	f000 fe51 	bl	8001504 <RCC_PLLConfig>

    /* Enable PLL */ 
	RCC_PLLCmd(ENABLE);
 8000862:	4620      	mov	r0, r4
 8000864:	f000 fe58 	bl	8001518 <RCC_PLLCmd>

    /* Wait till PLL is ready */
    while(RCC_GetFlagStatus(RCC_FLAG_PLLRDY) == RESET)
 8000868:	2039      	movs	r0, #57	; 0x39
 800086a:	f000 ff03 	bl	8001674 <RCC_GetFlagStatus>
 800086e:	2800      	cmp	r0, #0
 8000870:	d0fa      	beq.n	8000868 <RCC_Configuration+0x64>
    {
    }
    /* Select PLL as system clock source */
    RCC_SYSCLKConfig(RCC_SYSCLKSource_PLLCLK);
 8000872:	2002      	movs	r0, #2
 8000874:	f000 fe56 	bl	8001524 <RCC_SYSCLKConfig>
    /* Select USBCLK source */
    RCC_USBCLKConfig(RCC_USBCLKSource_PLLCLK_1Div5);
 8000878:	2000      	movs	r0, #0
 800087a:	f000 fe83 	bl	8001584 <RCC_USBCLKConfig>
    /* Wait till PLL is used as system clock source */
    while(RCC_GetSYSCLKSource() != 0x08)
 800087e:	f000 fe5b 	bl	8001538 <RCC_GetSYSCLKSource>
 8000882:	2808      	cmp	r0, #8
 8000884:	d1fb      	bne.n	800087e <RCC_Configuration+0x7a>
 8000886:	e7cb      	b.n	8000820 <RCC_Configuration+0x1c>
 8000888:	20000134 	andcs	r0, r0, r4, lsr r1
 800088c:	10820001 	addne	r0, r2, r1

08000890 <GPIO_Configuration>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_Configuration(void)
{
 8000890:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}


	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0;//  
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPD;
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 8000894:	4c3c      	ldr	r4, [pc, #240]	; (8000988 <GPIO_Configuration+0xf8>)


	/* Configure USART2 Rx(Alter.F) (PA.3) as input floating */
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_3;//modified by sm.lee 2012-07-24
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 8000896:	4d3d      	ldr	r5, [pc, #244]	; (800098c <GPIO_Configuration+0xfc>)
	GPIO_Init(GPIOB, &GPIO_InitStructure);


	/* Configure USART2 Rx(Alter.F) (PA.3) as input floating */
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_3;//modified by sm.lee 2012-07-24
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 8000898:	f04f 0804 	mov.w	r8, #4


	GPIO_InitTypeDef GPIO_InitStructure;


	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0;//  
 800089c:	2601      	movs	r6, #1
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 800089e:	2703      	movs	r7, #3
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPD;
 80008a0:	2328      	movs	r3, #40	; 0x28
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 80008a2:	4620      	mov	r0, r4
 80008a4:	a901      	add	r1, sp, #4

	GPIO_InitTypeDef GPIO_InitStructure;


	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0;//  
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80008a6:	f88d 7006 	strb.w	r7, [sp, #6]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPD;
 80008aa:	f88d 3007 	strb.w	r3, [sp, #7]


	GPIO_InitTypeDef GPIO_InitStructure;


	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0;//  
 80008ae:	f8ad 6004 	strh.w	r6, [sp, #4]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPD;
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 80008b2:	f000 fd09 	bl	80012c8 <GPIO_Init>


	/* Configure USART2 Rx(Alter.F) (PA.3) as input floating */
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_3;//modified by sm.lee 2012-07-24
 80008b6:	2308      	movs	r3, #8
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 80008b8:	eb0d 0108 	add.w	r1, sp, r8
 80008bc:	4628      	mov	r0, r5
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPD;
	GPIO_Init(GPIOB, &GPIO_InitStructure);


	/* Configure USART2 Rx(Alter.F) (PA.3) as input floating */
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_3;//modified by sm.lee 2012-07-24
 80008be:	f8ad 3004 	strh.w	r3, [sp, #4]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 80008c2:	f88d 8007 	strb.w	r8, [sp, #7]
	GPIO_Init(GPIOA, &GPIO_InitStructure);

	/* Configure USART2 Tx(Alter.F) (PA.2) as alternate function push-pull */
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_2;//modified by sm.lee 2012-07-24
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
 80008c6:	f04f 0918 	mov.w	r9, #24


	/* Configure USART2 Rx(Alter.F) (PA.3) as input floating */
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_3;//modified by sm.lee 2012-07-24
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 80008ca:	f000 fcfd 	bl	80012c8 <GPIO_Init>

	/* Configure USART2 Tx(Alter.F) (PA.2) as alternate function push-pull */
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_2;//modified by sm.lee 2012-07-24
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 80008ce:	eb0d 0108 	add.w	r1, sp, r8
 80008d2:	4628      	mov	r0, r5
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_3;//modified by sm.lee 2012-07-24
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
	GPIO_Init(GPIOA, &GPIO_InitStructure);

	/* Configure USART2 Tx(Alter.F) (PA.2) as alternate function push-pull */
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_2;//modified by sm.lee 2012-07-24
 80008d4:	f8ad 8004 	strh.w	r8, [sp, #4]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80008d8:	f88d 7006 	strb.w	r7, [sp, #6]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
 80008dc:	f88d 9007 	strb.w	r9, [sp, #7]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 80008e0:	f000 fcf2 	bl	80012c8 <GPIO_Init>


	/* Configure USART1 Rx(Alter.F) (PA.10) as input floating */
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_10;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 80008e4:	eb0d 0108 	add.w	r1, sp, r8
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
	GPIO_Init(GPIOA, &GPIO_InitStructure);


	/* Configure USART1 Rx(Alter.F) (PA.10) as input floating */
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_10;
 80008e8:	f44f 6380 	mov.w	r3, #1024	; 0x400
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 80008ec:	4628      	mov	r0, r5
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
	GPIO_Init(GPIOA, &GPIO_InitStructure);


	/* Configure USART1 Rx(Alter.F) (PA.10) as input floating */
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_10;
 80008ee:	f8ad 3004 	strh.w	r3, [sp, #4]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 80008f2:	f88d 8007 	strb.w	r8, [sp, #7]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 80008f6:	f000 fce7 	bl	80012c8 <GPIO_Init>

	/* Configure USART1 Tx(Alter.F) (PA.9) as alternate function push-pull */
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_9;
 80008fa:	f44f 7300 	mov.w	r3, #512	; 0x200
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 80008fe:	eb0d 0108 	add.w	r1, sp, r8
 8000902:	4628      	mov	r0, r5
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_10;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
	GPIO_Init(GPIOA, &GPIO_InitStructure);

	/* Configure USART1 Tx(Alter.F) (PA.9) as alternate function push-pull */
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_9;
 8000904:	f8ad 3004 	strh.w	r3, [sp, #4]
	GPIO_InitStructure.GPIO_Pin =  PIN_USB_POWER;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AIN;
	GPIO_Init(PORT_USB_POWER, &GPIO_InitStructure);
#endif
/* Configure LED (PB.4) as output push-pull */
	GPIO_InitStructure.GPIO_Pin = PIN_LED;
 8000908:	2510      	movs	r5, #16
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
	GPIO_Init(GPIOA, &GPIO_InitStructure);

	/* Configure USART1 Tx(Alter.F) (PA.9) as alternate function push-pull */
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_9;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 800090a:	f88d 7006 	strb.w	r7, [sp, #6]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
 800090e:	f88d 9007 	strb.w	r9, [sp, #7]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 8000912:	f000 fcd9 	bl	80012c8 <GPIO_Init>

/* Configure USB Disconnect pin (PA.8) as output push-pull */
	GPIO_InitStructure.GPIO_Pin = USB_DISCONNECT_PIN;/*test for USB disconnect*/
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_2MHz;// GPIO_Speed_50MHz;//GPIO_Speed_10MHz; PC13~15 is limited their' speed to 2Mhz
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(USB_DISCONNECT_PORT, &GPIO_InitStructure);
 8000916:	f8df 907c 	ldr.w	r9, [pc, #124]	; 8000994 <GPIO_Configuration+0x104>
#endif
/* Configure LED (PB.4) as output push-pull */
	GPIO_InitStructure.GPIO_Pin = PIN_LED;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_10MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(PORT_LED, &GPIO_InitStructure);
 800091a:	eb0d 0108 	add.w	r1, sp, r8
 800091e:	4620      	mov	r0, r4

/* Configure LED (PB.5) as output push-pull */
	GPIO_InitStructure.GPIO_Pin = ST_PIN_LED;
 8000920:	2720      	movs	r7, #32
	GPIO_InitStructure.GPIO_Pin =  PIN_USB_POWER;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AIN;
	GPIO_Init(PORT_USB_POWER, &GPIO_InitStructure);
#endif
/* Configure LED (PB.4) as output push-pull */
	GPIO_InitStructure.GPIO_Pin = PIN_LED;
 8000922:	f8ad 5004 	strh.w	r5, [sp, #4]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_10MHz;
 8000926:	f88d 6006 	strb.w	r6, [sp, #6]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 800092a:	f88d 5007 	strb.w	r5, [sp, #7]
	GPIO_Init(PORT_LED, &GPIO_InitStructure);
 800092e:	f000 fccb 	bl	80012c8 <GPIO_Init>

/* Configure LED (PB.5) as output push-pull */
	GPIO_InitStructure.GPIO_Pin = ST_PIN_LED;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_10MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(ST_PORT_LED, &GPIO_InitStructure);
 8000932:	eb0d 0108 	add.w	r1, sp, r8
 8000936:	4620      	mov	r0, r4

/* Configure USB Disconnect pin (PA.8) as output push-pull */
	GPIO_InitStructure.GPIO_Pin = USB_DISCONNECT_PIN;/*test for USB disconnect*/
 8000938:	f44f 5800 	mov.w	r8, #8192	; 0x2000
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_10MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(PORT_LED, &GPIO_InitStructure);

/* Configure LED (PB.5) as output push-pull */
	GPIO_InitStructure.GPIO_Pin = ST_PIN_LED;
 800093c:	f8ad 7004 	strh.w	r7, [sp, #4]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_10MHz;
 8000940:	f88d 6006 	strb.w	r6, [sp, #6]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 8000944:	f88d 5007 	strb.w	r5, [sp, #7]
	GPIO_Init(ST_PORT_LED, &GPIO_InitStructure);
 8000948:	f000 fcbe 	bl	80012c8 <GPIO_Init>

/* Configure USB Disconnect pin (PA.8) as output push-pull */
	GPIO_InitStructure.GPIO_Pin = USB_DISCONNECT_PIN;/*test for USB disconnect*/
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_2MHz;// GPIO_Speed_50MHz;//GPIO_Speed_10MHz; PC13~15 is limited their' speed to 2Mhz
 800094c:	2302      	movs	r3, #2
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(USB_DISCONNECT_PORT, &GPIO_InitStructure);
 800094e:	4648      	mov	r0, r9
 8000950:	a901      	add	r1, sp, #4
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(ST_PORT_LED, &GPIO_InitStructure);

/* Configure USB Disconnect pin (PA.8) as output push-pull */
	GPIO_InitStructure.GPIO_Pin = USB_DISCONNECT_PIN;/*test for USB disconnect*/
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_2MHz;// GPIO_Speed_50MHz;//GPIO_Speed_10MHz; PC13~15 is limited their' speed to 2Mhz
 8000952:	f88d 3006 	strb.w	r3, [sp, #6]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_10MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(ST_PORT_LED, &GPIO_InitStructure);

/* Configure USB Disconnect pin (PA.8) as output push-pull */
	GPIO_InitStructure.GPIO_Pin = USB_DISCONNECT_PIN;/*test for USB disconnect*/
 8000956:	f8ad 8004 	strh.w	r8, [sp, #4]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_2MHz;// GPIO_Speed_50MHz;//GPIO_Speed_10MHz; PC13~15 is limited their' speed to 2Mhz
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 800095a:	f88d 5007 	strb.w	r5, [sp, #7]
	GPIO_Init(USB_DISCONNECT_PORT, &GPIO_InitStructure);
 800095e:	f000 fcb3 	bl	80012c8 <GPIO_Init>

	GPIO_SetBits(USB_DISCONNECT_PORT, USB_DISCONNECT_PIN);//USB Pull-up must be disabled(go to High) during system power on
 8000962:	4648      	mov	r0, r9
 8000964:	4641      	mov	r1, r8
 8000966:	f000 fd03 	bl	8001370 <GPIO_SetBits>
	GPIO_Init(GPIOB, &GPIO_InitStructure);

	GPIO_ResetBits(GPIOB, GPIO_Pin_5);	// TX Disable // RX Enable
	*/

	GPIO_SetBits(PORT_LED, PIN_LED);		// LED Off
 800096a:	4620      	mov	r0, r4
 800096c:	4629      	mov	r1, r5
 800096e:	f000 fcff 	bl	8001370 <GPIO_SetBits>
	GPIO_ResetBits(ST_PORT_LED, ST_PIN_LED);	// ST LED Off
 8000972:	4620      	mov	r0, r4
 8000974:	4639      	mov	r1, r7
 8000976:	f000 fcfd 	bl	8001374 <GPIO_ResetBits>

	/* Configure USART1 Remap enable */
	//GPIO_PinRemapConfig( GPIO_Remap_USART1, ENABLE);	// chcbaram
	/* If use both DXL Enable_TX/RX pin and JTAG Debug/Downloading, need GPIO_Remap_SWJ_NoJTRST option */
	GPIO_PinRemapConfig( GPIO_Remap_SWJ_NoJTRST,ENABLE);//GPIO_Remap_SWJ_Disable, ENABLE);
 800097a:	4805      	ldr	r0, [pc, #20]	; (8000990 <GPIO_Configuration+0x100>)
 800097c:	4631      	mov	r1, r6
 800097e:	f000 fcfb 	bl	8001378 <GPIO_PinRemapConfig>


}
 8000982:	b003      	add	sp, #12
 8000984:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8000988:	40010c00 	andmi	r0, r1, r0, lsl #24
 800098c:	40010800 	andmi	r0, r1, r0, lsl #16
 8000990:	00300100 	eorseq	r0, r0, r0, lsl #2
 8000994:	40011000 	andmi	r1, r1, r0

08000998 <NVIC_Configuration>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_Configuration(void)
{
 8000998:	b537      	push	{r0, r1, r2, r4, r5, lr}
/*
 * Set the Vector Table base location at 0x08000000 in Boot-loader case
 * Set the Vector Table base location at 0x08003000 in Application case
 */
//	NVIC_SetVectorTable(NVIC_VectTab_FLASH, 0x3000);   
	NVIC_SetVectorTable(NVIC_VectTab_FLASH, 0x0);   
 800099a:	2100      	movs	r1, #0
 800099c:	f04f 6000 	mov.w	r0, #134217728	; 0x8000000
 80009a0:	f000 fd60 	bl	8001464 <NVIC_SetVectorTable>
#endif


/* Configure the NVIC Preemption Priority Bits */  
	NVIC_PriorityGroupConfig(NVIC_PriorityGroup_2);
 80009a4:	f44f 60a0 	mov.w	r0, #1280	; 0x500

	/* Enable the USB RX0 Interrupt */
	 NVIC_InitStructure.NVIC_IRQChannel = USB_LP_CAN_RX0_IRQChannel;//USB_LP_CAN1_RX0_IRQn;
	 NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
	 NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
	 NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 80009a8:	2401      	movs	r4, #1
	NVIC_SetVectorTable(NVIC_VectTab_FLASH, 0x0);   
#endif


/* Configure the NVIC Preemption Priority Bits */  
	NVIC_PriorityGroupConfig(NVIC_PriorityGroup_2);
 80009aa:	f000 fd0f 	bl	80013cc <NVIC_PriorityGroupConfig>


	/* Enable the USB RX0 Interrupt */
	 NVIC_InitStructure.NVIC_IRQChannel = USB_LP_CAN_RX0_IRQChannel;//USB_LP_CAN1_RX0_IRQn;
	 NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 80009ae:	2500      	movs	r5, #0
/* Configure the NVIC Preemption Priority Bits */  
	NVIC_PriorityGroupConfig(NVIC_PriorityGroup_2);


	/* Enable the USB RX0 Interrupt */
	 NVIC_InitStructure.NVIC_IRQChannel = USB_LP_CAN_RX0_IRQChannel;//USB_LP_CAN1_RX0_IRQn;
 80009b0:	2314      	movs	r3, #20
	 NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
	 NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
	 NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
	 NVIC_Init(&NVIC_InitStructure);
 80009b2:	a801      	add	r0, sp, #4
/* Configure the NVIC Preemption Priority Bits */  
	NVIC_PriorityGroupConfig(NVIC_PriorityGroup_2);


	/* Enable the USB RX0 Interrupt */
	 NVIC_InitStructure.NVIC_IRQChannel = USB_LP_CAN_RX0_IRQChannel;//USB_LP_CAN1_RX0_IRQn;
 80009b4:	f88d 3004 	strb.w	r3, [sp, #4]
	 NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 80009b8:	f88d 5005 	strb.w	r5, [sp, #5]
	 NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 80009bc:	f88d 5006 	strb.w	r5, [sp, #6]
	 NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 80009c0:	f88d 4007 	strb.w	r4, [sp, #7]
	 NVIC_Init(&NVIC_InitStructure);
 80009c4:	f000 fd0c 	bl	80013e0 <NVIC_Init>

	// Enable the USART1 Interrupt for DXL
	NVIC_InitStructure.NVIC_IRQChannel = USART1_IRQChannel;
 80009c8:	2325      	movs	r3, #37	; 0x25
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 1;
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
	NVIC_Init(&NVIC_InitStructure);
 80009ca:	a801      	add	r0, sp, #4
	 NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
	 NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
	 NVIC_Init(&NVIC_InitStructure);

	// Enable the USART1 Interrupt for DXL
	NVIC_InitStructure.NVIC_IRQChannel = USART1_IRQChannel;
 80009cc:	f88d 3004 	strb.w	r3, [sp, #4]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 80009d0:	f88d 5005 	strb.w	r5, [sp, #5]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 1;
 80009d4:	f88d 4006 	strb.w	r4, [sp, #6]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 80009d8:	f88d 4007 	strb.w	r4, [sp, #7]
	NVIC_Init(&NVIC_InitStructure);
 80009dc:	f000 fd00 	bl	80013e0 <NVIC_Init>

	 /* Enable the USART2 Interrupt */
	NVIC_InitStructure.NVIC_IRQChannel = USART2_IRQChannel;// USART interrupt when connect to Zigbee USART
 80009e0:	2326      	movs	r3, #38	; 0x26
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
	NVIC_Init(&NVIC_InitStructure);
 80009e2:	a801      	add	r0, sp, #4
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 1;
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
	NVIC_Init(&NVIC_InitStructure);

	 /* Enable the USART2 Interrupt */
	NVIC_InitStructure.NVIC_IRQChannel = USART2_IRQChannel;// USART interrupt when connect to Zigbee USART
 80009e4:	f88d 3004 	strb.w	r3, [sp, #4]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
 80009e8:	f88d 4005 	strb.w	r4, [sp, #5]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 80009ec:	f88d 5006 	strb.w	r5, [sp, #6]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 80009f0:	f88d 4007 	strb.w	r4, [sp, #7]
	NVIC_Init(&NVIC_InitStructure);
 80009f4:	f000 fcf4 	bl	80013e0 <NVIC_Init>

	NVIC_InitStructure.NVIC_IRQChannel = TIM2_IRQChannel;
 80009f8:	231c      	movs	r3, #28
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 1;
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
	NVIC_Init(&NVIC_InitStructure);
 80009fa:	a801      	add	r0, sp, #4
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
	NVIC_Init(&NVIC_InitStructure);

	NVIC_InitStructure.NVIC_IRQChannel = TIM2_IRQChannel;
 80009fc:	f88d 3004 	strb.w	r3, [sp, #4]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
 8000a00:	f88d 4005 	strb.w	r4, [sp, #5]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 1;
 8000a04:	f88d 4006 	strb.w	r4, [sp, #6]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8000a08:	f88d 4007 	strb.w	r4, [sp, #7]
	NVIC_Init(&NVIC_InitStructure);
 8000a0c:	f000 fce8 	bl	80013e0 <NVIC_Init>

}
 8000a10:	b003      	add	sp, #12
 8000a12:	bd30      	pop	{r4, r5, pc}

08000a14 <main>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
int main(void)
{
 8000a14:	b570      	push	{r4, r5, r6, lr}
	/* System Clocks Configuration */
	RCC_Configuration();
 8000a16:	f7ff fef5 	bl	8000804 <RCC_Configuration>

	/* Configure the GPIO ports */
	GPIO_Configuration();
 8000a1a:	f7ff ff39 	bl	8000890 <GPIO_Configuration>

	/* NVIC configuration */
	NVIC_Configuration();
 8000a1e:	f7ff ffbb 	bl	8000998 <NVIC_Configuration>

	Timer_Configuration();
 8000a22:	f7ff fbd9 	bl	80001d8 <Timer_Configuration>

	/* SysTick end of count event each 1ms with input clock equal to 9MHz (HCLK/8, default) */
	SysTick_SetReload(9000);
 8000a26:	f242 3028 	movw	r0, #9000	; 0x2328
 8000a2a:	f000 fe95 	bl	8001758 <SysTick_SetReload>

	/* Enable SysTick interrupt */
	SysTick_ITConfig(ENABLE);
 8000a2e:	2001      	movs	r0, #1
 8000a30:	f000 feac 	bl	800178c <SysTick_ITConfig>

	IWDG_WriteAccessCmd(IWDG_WriteAccess_Enable);
 8000a34:	f245 5055 	movw	r0, #21845	; 0x5555
 8000a38:	f000 fc34 	bl	80012a4 <IWDG_WriteAccessCmd>

	IWDG_SetPrescaler(IWDG_Prescaler_4);
 8000a3c:	2000      	movs	r0, #0
 8000a3e:	f000 fc37 	bl	80012b0 <IWDG_SetPrescaler>

	IWDG_SetReload(10);
 8000a42:	200a      	movs	r0, #10
 8000a44:	f000 fc3a 	bl	80012bc <IWDG_SetReload>
#endif



	/* USART Configuration */
	USART_Configuration(1,115200); //Initialize USART 2 device
 8000a48:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
 8000a4c:	2001      	movs	r0, #1
 8000a4e:	f7ff fc7f 	bl	8000350 <USART_Configuration>
	USART_BUFFER_CLEAR;
 8000a52:	4a27      	ldr	r2, [pc, #156]	; (8000af0 <main+0xdc>)
 8000a54:	2300      	movs	r3, #0
 8000a56:	8013      	strh	r3, [r2, #0]
 8000a58:	4a26      	ldr	r2, [pc, #152]	; (8000af4 <main+0xe0>)
	Delay(70);
 8000a5a:	2046      	movs	r0, #70	; 0x46



	/* USART Configuration */
	USART_Configuration(1,115200); //Initialize USART 2 device
	USART_BUFFER_CLEAR;
 8000a5c:	8013      	strh	r3, [r2, #0]
	Delay(70);
 8000a5e:	f7ff fc37 	bl	80002d0 <Delay>

	/* USB Init */
	USB_Init();
 8000a62:	f000 ffb7 	bl	80019d4 <USB_Init>


	TxDString("Boot Start.. V151001\r\n");
 8000a66:	4824      	ldr	r0, [pc, #144]	; (8000af8 <main+0xe4>)
 8000a68:	f7ff fbf2 	bl	8000250 <TxDString>


	if(GPIO_ReadInputDataBit(GPIOB , GPIO_Pin_0) == SET )
 8000a6c:	4823      	ldr	r0, [pc, #140]	; (8000afc <main+0xe8>)
 8000a6e:	2101      	movs	r1, #1
 8000a70:	f000 fc78 	bl	8001364 <GPIO_ReadInputDataBit>
 8000a74:	2801      	cmp	r0, #1
 8000a76:	d102      	bne.n	8000a7e <main+0x6a>
		TxDString("Detect Pin!\r\n");
 8000a78:	4821      	ldr	r0, [pc, #132]	; (8000b00 <main+0xec>)
 8000a7a:	f7ff fbe9 	bl	8000250 <TxDString>
	TxDString("CM-9 SERISE SYSTEM INIT!\r\n");
#endif

	u32 NotApp = 0;

	if( *(u32 *)(FLASH_START_ADDRESS+ 4) == 0xFFFFFFFF )
 8000a7e:	4d21      	ldr	r5, [pc, #132]	; (8000b04 <main+0xf0>)
	{
		NotApp = 1;
	}	

	if(RCC_GetFlagStatus(RCC_FLAG_IWDGRST) != RESET || GPIO_ReadInputDataBit(GPIOB , GPIO_Pin_0) == SET || NotApp == 1)
 8000a80:	207d      	movs	r0, #125	; 0x7d
	TxDString("CM-9 SERISE SYSTEM INIT!\r\n");
#endif

	u32 NotApp = 0;

	if( *(u32 *)(FLASH_START_ADDRESS+ 4) == 0xFFFFFFFF )
 8000a82:	682e      	ldr	r6, [r5, #0]
	{
		NotApp = 1;
	}	

	if(RCC_GetFlagStatus(RCC_FLAG_IWDGRST) != RESET || GPIO_ReadInputDataBit(GPIOB , GPIO_Pin_0) == SET || NotApp == 1)
 8000a84:	f000 fdf6 	bl	8001674 <RCC_GetFlagStatus>
 8000a88:	4604      	mov	r4, r0
 8000a8a:	b110      	cbz	r0, 8000a92 <main+0x7e>
	{


		RCC_ClearFlag();
 8000a8c:	f000 fe1e 	bl	80016cc <RCC_ClearFlag>
		while(bDeviceState != CONFIGURED);  //Wait until USB CDC is fully initialized
 8000a90:	e024      	b.n	8000adc <main+0xc8>
	if( *(u32 *)(FLASH_START_ADDRESS+ 4) == 0xFFFFFFFF )
	{
		NotApp = 1;
	}	

	if(RCC_GetFlagStatus(RCC_FLAG_IWDGRST) != RESET || GPIO_ReadInputDataBit(GPIOB , GPIO_Pin_0) == SET || NotApp == 1)
 8000a92:	481a      	ldr	r0, [pc, #104]	; (8000afc <main+0xe8>)
 8000a94:	2101      	movs	r1, #1
 8000a96:	f000 fc65 	bl	8001364 <GPIO_ReadInputDataBit>
 8000a9a:	2801      	cmp	r0, #1
 8000a9c:	d0f6      	beq.n	8000a8c <main+0x78>
 8000a9e:	3601      	adds	r6, #1
 8000aa0:	d0f4      	beq.n	8000a8c <main+0x78>

	/* Else case, execute user application that downloaded previously*/
	pFunction Jump_To_Application;
	u32 JumpAddress;

	JumpAddress =  *(u32 *)(FLASH_START_ADDRESS+ 4);
 8000aa2:	682d      	ldr	r5, [r5, #0]
//#ifdef DEBUG_ENABLE_BY_USART2
	TxDString("\r\n Go: 0x");
 8000aa4:	4818      	ldr	r0, [pc, #96]	; (8000b08 <main+0xf4>)
 8000aa6:	f7ff fbd3 	bl	8000250 <TxDString>
	TxDHex32(JumpAddress);
 8000aaa:	4628      	mov	r0, r5
 8000aac:	f7ff fbfd 	bl	80002aa <TxDHex32>
	TxDString("\r\n");
 8000ab0:	4816      	ldr	r0, [pc, #88]	; (8000b0c <main+0xf8>)
 8000ab2:	f7ff fbcd 	bl	8000250 <TxDString>
//#endif

	Delay(100);
 8000ab6:	2064      	movs	r0, #100	; 0x64
 8000ab8:	f7ff fc0a 	bl	80002d0 <Delay>
	PowerOff();
 8000abc:	f000 fb08 	bl	80010d0 <PowerOff>
	Delay(100);
 8000ac0:	2064      	movs	r0, #100	; 0x64
 8000ac2:	f7ff fc05 	bl	80002d0 <Delay>


	//-- 
	//
	REG_RCC_APB1RSTR = 0xFFFFFFFF;
 8000ac6:	4a12      	ldr	r2, [pc, #72]	; (8000b10 <main+0xfc>)
	REG_RCC_APB2RSTR = 0xFFFFFFFF;
 8000ac8:	4b12      	ldr	r3, [pc, #72]	; (8000b14 <main+0x100>)
	Delay(100);


	//-- 
	//
	REG_RCC_APB1RSTR = 0xFFFFFFFF;
 8000aca:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000ace:	6011      	str	r1, [r2, #0]
	REG_RCC_APB2RSTR = 0xFFFFFFFF;
 8000ad0:	6019      	str	r1, [r3, #0]
	REG_RCC_APB1RSTR = 0x00000000;
 8000ad2:	6014      	str	r4, [r2, #0]
	REG_RCC_APB2RSTR = 0x00000000;
 8000ad4:	601c      	str	r4, [r3, #0]


	Jump_To_Application = (pFunction) JumpAddress;
	Jump_To_Application();
 8000ad6:	47a8      	blx	r5
	return 0;
}
 8000ad8:	4620      	mov	r0, r4
 8000ada:	bd70      	pop	{r4, r5, r6, pc}
	if(RCC_GetFlagStatus(RCC_FLAG_IWDGRST) != RESET || GPIO_ReadInputDataBit(GPIOB , GPIO_Pin_0) == SET || NotApp == 1)
	{


		RCC_ClearFlag();
		while(bDeviceState != CONFIGURED);  //Wait until USB CDC is fully initialized
 8000adc:	4b0e      	ldr	r3, [pc, #56]	; (8000b18 <main+0x104>)
 8000ade:	681b      	ldr	r3, [r3, #0]
 8000ae0:	2b05      	cmp	r3, #5
 8000ae2:	d1fb      	bne.n	8000adc <main+0xc8>
//#ifdef DEBUG_ENABLE_BY_USART2
		TxDString("Start serial monitor\r\n");
 8000ae4:	480d      	ldr	r0, [pc, #52]	; (8000b1c <main+0x108>)
 8000ae6:	f7ff fbb3 	bl	8000250 <TxDString>
//#endif
		SerialMonitor();
 8000aea:	f7ff fc8d 	bl	8000408 <SerialMonitor>
 8000aee:	bf00      	nop
 8000af0:	20000190 	mulcs	r0, r0, r1
 8000af4:	2000013c 	andcs	r0, r0, ip, lsr r1
 8000af8:	080027d4 	stmdaeq	r0, {r2, r4, r6, r7, r8, r9, sl, sp}
 8000afc:	40010c00 	andmi	r0, r1, r0, lsl #24
 8000b00:	080027eb 	stmdaeq	r0, {r0, r1, r3, r5, r6, r7, r8, r9, sl, sp}
 8000b04:	08003004 	stmdaeq	r0, {r2, ip, sp}
 8000b08:	08002810 	stmdaeq	r0, {r4, fp, sp}
 8000b0c:	080027cd 	stmdaeq	r0, {r0, r2, r3, r6, r7, r8, r9, sl, sp}
 8000b10:	40021010 	andmi	r1, r2, r0, lsl r0
 8000b14:	4002100c 	andmi	r1, r2, ip
 8000b18:	20000124 	andcs	r0, r0, r4, lsr #2
 8000b1c:	080027f9 	stmdaeq	r0, {r0, r3, r4, r5, r6, r7, r8, r9, sl, sp}

08000b20 <NMIException>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void NMIException(void)
{
 8000b20:	4770      	bx	lr

08000b22 <HardFaultException>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void HardFaultException(void)
{
 8000b22:	4770      	bx	lr

08000b24 <MemManageException>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void MemManageException(void)
{
 8000b24:	4770      	bx	lr

08000b26 <BusFaultException>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void BusFaultException(void)
{
 8000b26:	4770      	bx	lr

08000b28 <UsageFaultException>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void UsageFaultException(void)
{
 8000b28:	4770      	bx	lr

08000b2a <DebugMonitor>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void DebugMonitor(void)
{
 8000b2a:	4770      	bx	lr

08000b2c <SVCHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void SVCHandler(void)
{
 8000b2c:	4770      	bx	lr

08000b2e <PendSVC>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void PendSVC(void)
{
 8000b2e:	4770      	bx	lr

08000b30 <SysTickHandler>:
{

	//IWDG_ReloadCounter(); //if you want to prevent resetting system, enable this function and adjust the timing
	//TxDString("IWDG counter reset!");

	if (TimingDelay != 0x00)
 8000b30:	4b03      	ldr	r3, [pc, #12]	; (8000b40 <SysTickHandler+0x10>)
 8000b32:	681a      	ldr	r2, [r3, #0]
 8000b34:	b112      	cbz	r2, 8000b3c <SysTickHandler+0xc>
	{ 
		TimingDelay--;
 8000b36:	681a      	ldr	r2, [r3, #0]
 8000b38:	3a01      	subs	r2, #1
 8000b3a:	601a      	str	r2, [r3, #0]
 8000b3c:	4770      	bx	lr
 8000b3e:	bf00      	nop
 8000b40:	20000138 	andcs	r0, r0, r8, lsr r1

08000b44 <WWDG_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void WWDG_IRQHandler(void)
{
 8000b44:	4770      	bx	lr

08000b46 <PVD_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void PVD_IRQHandler(void)
{
 8000b46:	4770      	bx	lr

08000b48 <TAMPER_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TAMPER_IRQHandler(void)
{
 8000b48:	4770      	bx	lr

08000b4a <RTC_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void RTC_IRQHandler(void)
{
 8000b4a:	4770      	bx	lr

08000b4c <FLASH_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void FLASH_IRQHandler(void)
{
 8000b4c:	4770      	bx	lr

08000b4e <RCC_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_IRQHandler(void)
{
 8000b4e:	4770      	bx	lr

08000b50 <EXTI0_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI0_IRQHandler(void)
{
 8000b50:	4770      	bx	lr

08000b52 <EXTI1_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI1_IRQHandler(void)
{
 8000b52:	4770      	bx	lr

08000b54 <EXTI2_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI2_IRQHandler(void)
{
 8000b54:	4770      	bx	lr

08000b56 <EXTI3_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI3_IRQHandler(void)
{
 8000b56:	4770      	bx	lr

08000b58 <EXTI4_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI4_IRQHandler(void)
{
 8000b58:	4770      	bx	lr

08000b5a <ADC1_2_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void ADC1_2_IRQHandler(void)
{
 8000b5a:	4770      	bx	lr

08000b5c <USB_HP_CAN_TX_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void USB_HP_CAN_TX_IRQHandler(void)
{
 8000b5c:	4770      	bx	lr

08000b5e <USB_LP_CAN_RX0_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void USB_LP_CAN_RX0_IRQHandler(void)
{
	__USBCDC_ISR();
 8000b5e:	f000 b91d 	b.w	8000d9c <__USBCDC_ISR>

08000b62 <CAN_RX1_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void CAN_RX1_IRQHandler(void)
{
 8000b62:	4770      	bx	lr

08000b64 <CAN_SCE_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void CAN_SCE_IRQHandler(void)
{
 8000b64:	4770      	bx	lr

08000b66 <EXTI9_5_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI9_5_IRQHandler(void)
{
 8000b66:	4770      	bx	lr

08000b68 <TIM1_BRK_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM1_BRK_IRQHandler(void)
{
 8000b68:	4770      	bx	lr

08000b6a <TIM1_UP_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM1_UP_IRQHandler(void)
{
 8000b6a:	4770      	bx	lr

08000b6c <TIM1_TRG_COM_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM1_TRG_COM_IRQHandler(void)
{
 8000b6c:	4770      	bx	lr

08000b6e <TIM1_CC_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM1_CC_IRQHandler(void)
{
 8000b6e:	4770      	bx	lr

08000b70 <TIM2_IRQHandler>:
extern u8 CheckTimeOut(void);
extern void Interrupt1ms(void);
extern vu32      gu32TimingCounter1ms, gw1msCounter;

void TIM2_IRQHandler(void)
{
 8000b70:	b508      	push	{r3, lr}

	/* Clear TIM2 update interrupt */
		TIM_ClearITPendingBit(TIM2, TIM_IT_Update);
 8000b72:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000b76:	2101      	movs	r1, #1
 8000b78:	f000 fdea 	bl	8001750 <TIM_ClearITPendingBit>

		/* Toggle Red */
		//LED(YELLOW);
		Interrupt1ms();

}
 8000b7c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	/* Clear TIM2 update interrupt */
		TIM_ClearITPendingBit(TIM2, TIM_IT_Update);

		/* Toggle Red */
		//LED(YELLOW);
		Interrupt1ms();
 8000b80:	f7ff bb20 	b.w	80001c4 <Interrupt1ms>

08000b84 <TIM3_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM3_IRQHandler(void)
{
 8000b84:	4770      	bx	lr

08000b86 <TIM4_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM4_IRQHandler(void)
{
 8000b86:	4770      	bx	lr

08000b88 <I2C1_EV_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void I2C1_EV_IRQHandler(void)
{
 8000b88:	4770      	bx	lr

08000b8a <I2C1_ER_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void I2C1_ER_IRQHandler(void)
{
 8000b8a:	4770      	bx	lr

08000b8c <I2C2_EV_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void I2C2_EV_IRQHandler(void)
{
 8000b8c:	4770      	bx	lr

08000b8e <I2C2_ER_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void I2C2_ER_IRQHandler(void)
{
 8000b8e:	4770      	bx	lr

08000b90 <SPI1_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void SPI1_IRQHandler(void)
{
 8000b90:	4770      	bx	lr

08000b92 <SPI2_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void SPI2_IRQHandler(void)
{
 8000b92:	4770      	bx	lr

08000b94 <USART1_IRQHandler>:

extern volatile u8  gbDXLWritePointer;
extern volatile u8  gbpDXLDataBuffer[256];

void USART1_IRQHandler(void)
{
 8000b94:	b510      	push	{r4, lr}
	if(USART_GetITStatus(USART1, USART_IT_RXNE) != RESET){
 8000b96:	4809      	ldr	r0, [pc, #36]	; (8000bbc <USART1_IRQHandler+0x28>)
 8000b98:	f240 5125 	movw	r1, #1317	; 0x525
 8000b9c:	f000 fed2 	bl	8001944 <USART_GetITStatus>
 8000ba0:	b158      	cbz	r0, 8000bba <USART1_IRQHandler+0x26>
		gbpDXLDataBuffer[gbDXLWritePointer++] = USART_ReceiveData(USART1);
 8000ba2:	4a07      	ldr	r2, [pc, #28]	; (8000bc0 <USART1_IRQHandler+0x2c>)
 8000ba4:	4805      	ldr	r0, [pc, #20]	; (8000bbc <USART1_IRQHandler+0x28>)
 8000ba6:	7814      	ldrb	r4, [r2, #0]
 8000ba8:	b2e4      	uxtb	r4, r4
 8000baa:	1c63      	adds	r3, r4, #1
 8000bac:	b2db      	uxtb	r3, r3
 8000bae:	7013      	strb	r3, [r2, #0]
 8000bb0:	f000 feba 	bl	8001928 <USART_ReceiveData>
 8000bb4:	4b03      	ldr	r3, [pc, #12]	; (8000bc4 <USART1_IRQHandler+0x30>)
 8000bb6:	b2c0      	uxtb	r0, r0
 8000bb8:	5518      	strb	r0, [r3, r4]
 8000bba:	bd10      	pop	{r4, pc}
 8000bbc:	40013800 	andmi	r3, r1, r0, lsl #16
 8000bc0:	200006a4 	andcs	r0, r0, r4, lsr #13
 8000bc4:	200005a4 	andcs	r0, r0, r4, lsr #11

08000bc8 <USART2_IRQHandler>:


	//modified @new CM-900 for downloading 2012-07-24
	static u32 sr;
	/* Read one byte from the receive data register */
	gwpUSARTBuffer[(gwUSARTWritePtr++)&USART_BUFFER_SIZE] = USART_ReceiveData(USART2);
 8000bc8:	490a      	ldr	r1, [pc, #40]	; (8000bf4 <USART2_IRQHandler+0x2c>)
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void USART2_IRQHandler(void)
{
 8000bca:	b538      	push	{r3, r4, r5, lr}


	//modified @new CM-900 for downloading 2012-07-24
	static u32 sr;
	/* Read one byte from the receive data register */
	gwpUSARTBuffer[(gwUSARTWritePtr++)&USART_BUFFER_SIZE] = USART_ReceiveData(USART2);
 8000bcc:	880b      	ldrh	r3, [r1, #0]
 8000bce:	4d0a      	ldr	r5, [pc, #40]	; (8000bf8 <USART2_IRQHandler+0x30>)
 8000bd0:	b29b      	uxth	r3, r3
 8000bd2:	1c5a      	adds	r2, r3, #1
 8000bd4:	b292      	uxth	r2, r2
 8000bd6:	4628      	mov	r0, r5
 8000bd8:	f3c3 0409 	ubfx	r4, r3, #0, #10
 8000bdc:	800a      	strh	r2, [r1, #0]
 8000bde:	f000 fea3 	bl	8001928 <USART_ReceiveData>
 8000be2:	4b06      	ldr	r3, [pc, #24]	; (8000bfc <USART2_IRQHandler+0x34>)
 8000be4:	b2c0      	uxtb	r0, r0
 8000be6:	5518      	strb	r0, [r3, r4]
	sr = USART2->SR;
 8000be8:	882b      	ldrh	r3, [r5, #0]
 8000bea:	4a05      	ldr	r2, [pc, #20]	; (8000c00 <USART2_IRQHandler+0x38>)
 8000bec:	b29b      	uxth	r3, r3
 8000bee:	6013      	str	r3, [r2, #0]
 8000bf0:	bd38      	pop	{r3, r4, r5, pc}
 8000bf2:	bf00      	nop
 8000bf4:	2000013c 	andcs	r0, r0, ip, lsr r1
 8000bf8:	40004400 	andmi	r4, r0, r0, lsl #8
 8000bfc:	200001a4 	andcs	r0, r0, r4, lsr #3
 8000c00:	2000010c 	andcs	r0, r0, ip, lsl #2

08000c04 <USART3_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void USART3_IRQHandler(void)
{
 8000c04:	4770      	bx	lr

08000c06 <EXTI15_10_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI15_10_IRQHandler(void)
{
 8000c06:	4770      	bx	lr

08000c08 <RTCAlarm_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void RTCAlarm_IRQHandler(void)
{
 8000c08:	4770      	bx	lr

08000c0a <USBWakeUp_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void USBWakeUp_IRQHandler(void)
{
 8000c0a:	4770      	bx	lr

08000c0c <TIM8_BRK_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM8_BRK_IRQHandler(void)
{
 8000c0c:	4770      	bx	lr

08000c0e <TIM8_UP_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM8_UP_IRQHandler(void)
{
 8000c0e:	4770      	bx	lr

08000c10 <TIM8_TRG_COM_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM8_TRG_COM_IRQHandler(void)
{
 8000c10:	4770      	bx	lr

08000c12 <TIM8_CC_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM8_CC_IRQHandler(void)
{
 8000c12:	4770      	bx	lr

08000c14 <ADC3_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void ADC3_IRQHandler(void)
{
 8000c14:	4770      	bx	lr

08000c16 <FSMC_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void FSMC_IRQHandler(void)
{
 8000c16:	4770      	bx	lr

08000c18 <SDIO_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void SDIO_IRQHandler(void)
{
 8000c18:	4770      	bx	lr

08000c1a <TIM5_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM5_IRQHandler(void)
{
 8000c1a:	4770      	bx	lr

08000c1c <SPI3_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void SPI3_IRQHandler(void)
{
 8000c1c:	4770      	bx	lr

08000c1e <UART4_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void UART4_IRQHandler(void)
{
 8000c1e:	4770      	bx	lr

08000c20 <UART5_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void UART5_IRQHandler(void)
{
 8000c20:	4770      	bx	lr

08000c22 <TIM6_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM6_IRQHandler(void)
{
 8000c22:	4770      	bx	lr

08000c24 <TIM7_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM7_IRQHandler(void)
{
 8000c24:	4770      	bx	lr

08000c26 <DMA2_Channel1_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void DMA2_Channel1_IRQHandler(void)
{
 8000c26:	4770      	bx	lr

08000c28 <DMA2_Channel2_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void DMA2_Channel2_IRQHandler(void)
{
 8000c28:	4770      	bx	lr

08000c2a <DMA2_Channel3_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void DMA2_Channel3_IRQHandler(void)
{
 8000c2a:	4770      	bx	lr

08000c2c <DMA2_Channel4_5_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void DMA2_Channel4_5_IRQHandler(void)
{
 8000c2c:	4770      	bx	lr
	...

08000c30 <EP1_IN_Callback>:
* Return         : None.
*******************************************************************************/
void EP1_IN_Callback (void)
{

	FinishToSend = 0;
 8000c30:	4b01      	ldr	r3, [pc, #4]	; (8000c38 <EP1_IN_Callback+0x8>)
 8000c32:	2200      	movs	r2, #0
 8000c34:	701a      	strb	r2, [r3, #0]
 8000c36:	4770      	bx	lr
 8000c38:	20000110 	andcs	r0, r0, r0, lsl r1

08000c3c <WriteFlash64>:
	SetEPRxValid(ENDP3);
#endif /* STM32F10X_CL */
}


bool WriteFlash64(u8* RxBuffer, u16 RxCount ){
 8000c3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}

	u16 lFlashCount;
	u8 lTheRestCount=0;
	volatile FLASH_Status FLASHStatus;

	if(gbIsFlashLock == TRUE) // If flash is lock, stop to write flash.
 8000c40:	4b37      	ldr	r3, [pc, #220]	; (8000d20 <WriteFlash64+0xe4>)
	SetEPRxValid(ENDP3);
#endif /* STM32F10X_CL */
}


bool WriteFlash64(u8* RxBuffer, u16 RxCount ){
 8000c42:	b085      	sub	sp, #20

	u16 lFlashCount;
	u8 lTheRestCount=0;
	volatile FLASH_Status FLASHStatus;

	if(gbIsFlashLock == TRUE) // If flash is lock, stop to write flash.
 8000c44:	781b      	ldrb	r3, [r3, #0]
	SetEPRxValid(ENDP3);
#endif /* STM32F10X_CL */
}


bool WriteFlash64(u8* RxBuffer, u16 RxCount ){
 8000c46:	4606      	mov	r6, r0

	u16 lFlashCount;
	u8 lTheRestCount=0;
	volatile FLASH_Status FLASHStatus;

	if(gbIsFlashLock == TRUE) // If flash is lock, stop to write flash.
 8000c48:	2b01      	cmp	r3, #1
	SetEPRxValid(ENDP3);
#endif /* STM32F10X_CL */
}


bool WriteFlash64(u8* RxBuffer, u16 RxCount ){
 8000c4a:	460f      	mov	r7, r1

	u16 lFlashCount;
	u8 lTheRestCount=0;
	volatile FLASH_Status FLASHStatus;

	if(gbIsFlashLock == TRUE) // If flash is lock, stop to write flash.
 8000c4c:	d064      	beq.n	8000d18 <WriteFlash64+0xdc>
		return FALSE;

	lTheRestCount = 4 - (RxCount % 4);
 8000c4e:	f001 0403 	and.w	r4, r1, #3
 8000c52:	f1c4 0404 	rsb	r4, r4, #4
 8000c56:	b2e4      	uxtb	r4, r4

	for(lFlashCount =0;lFlashCount < RxCount; lFlashCount += 4)
 8000c58:	2500      	movs	r5, #0
 8000c5a:	42bd      	cmp	r5, r7
 8000c5c:	d24c      	bcs.n	8000cf8 <WriteFlash64+0xbc>
		TxDByte(RxBuffer[lFlashCount]);
		TxDByte(RxBuffer[lFlashCount+1]);
		TxDByte(RxBuffer[lFlashCount+2]);
		TxDByte(RxBuffer[lFlashCount+3]);
#endif
		u32 data = (RxBuffer[lFlashCount+3]<<24)+(RxBuffer[lFlashCount+2]<<16)+(RxBuffer[lFlashCount+1]<<8)+RxBuffer[lFlashCount];
 8000c5e:	f105 0902 	add.w	r9, r5, #2
 8000c62:	f816 3009 	ldrb.w	r3, [r6, r9]
 8000c66:	f105 0a03 	add.w	sl, r5, #3
 8000c6a:	f816 200a 	ldrb.w	r2, [r6, sl]
 8000c6e:	f105 0801 	add.w	r8, r5, #1
 8000c72:	041b      	lsls	r3, r3, #16
 8000c74:	eb03 6302 	add.w	r3, r3, r2, lsl #24
 8000c78:	f816 2008 	ldrb.w	r2, [r6, r8]
 8000c7c:	eb06 0b05 	add.w	fp, r6, r5
 8000c80:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8000c84:	5d72      	ldrb	r2, [r6, r5]
 8000c86:	4413      	add	r3, r2
		FLASHStatus = FLASH_ProgramWord(gwAddressPointer, data);
 8000c88:	4a26      	ldr	r2, [pc, #152]	; (8000d24 <WriteFlash64+0xe8>)
 8000c8a:	4619      	mov	r1, r3
 8000c8c:	6810      	ldr	r0, [r2, #0]
 8000c8e:	9201      	str	r2, [sp, #4]
 8000c90:	9300      	str	r3, [sp, #0]
 8000c92:	f000 fae3 	bl	800125c <FLASH_ProgramWord>

		if( (*(vu32*)gwAddressPointer) != data )
 8000c96:	9a01      	ldr	r2, [sp, #4]
		TxDByte(RxBuffer[lFlashCount+1]);
		TxDByte(RxBuffer[lFlashCount+2]);
		TxDByte(RxBuffer[lFlashCount+3]);
#endif
		u32 data = (RxBuffer[lFlashCount+3]<<24)+(RxBuffer[lFlashCount+2]<<16)+(RxBuffer[lFlashCount+1]<<8)+RxBuffer[lFlashCount];
		FLASHStatus = FLASH_ProgramWord(gwAddressPointer, data);
 8000c98:	f88d 000f 	strb.w	r0, [sp, #15]

		if( (*(vu32*)gwAddressPointer) != data )
 8000c9c:	6811      	ldr	r1, [r2, #0]
 8000c9e:	9b00      	ldr	r3, [sp, #0]
 8000ca0:	6809      	ldr	r1, [r1, #0]
 8000ca2:	4299      	cmp	r1, r3
 8000ca4:	d001      	beq.n	8000caa <WriteFlash64+0x6e>
		{
			USB_TxDString("\r\n Download Failed!");
 8000ca6:	4820      	ldr	r0, [pc, #128]	; (8000d28 <WriteFlash64+0xec>)
 8000ca8:	e004      	b.n	8000cb4 <WriteFlash64+0x78>
			break;
		}

		if( gwAddressPointer > FLASH_END_ADDRESS )
 8000caa:	6811      	ldr	r1, [r2, #0]
 8000cac:	4b1f      	ldr	r3, [pc, #124]	; (8000d2c <WriteFlash64+0xf0>)
 8000cae:	4299      	cmp	r1, r3
 8000cb0:	d903      	bls.n	8000cba <WriteFlash64+0x7e>
		{
			USB_TxDString("\r\n Download Overflow!");
 8000cb2:	481f      	ldr	r0, [pc, #124]	; (8000d30 <WriteFlash64+0xf4>)
 8000cb4:	f7ff fb03 	bl	80002be <USB_TxDString>
			break;
 8000cb8:	e01e      	b.n	8000cf8 <WriteFlash64+0xbc>
		}

		if( FLASHStatus != FLASH_COMPLETE ) // flash writing error
 8000cba:	f89d 300f 	ldrb.w	r3, [sp, #15]
 8000cbe:	2b04      	cmp	r3, #4
 8000cc0:	d001      	beq.n	8000cc6 <WriteFlash64+0x8a>
		{
			USB_TxDString("\r\n flash writing error!");
 8000cc2:	481c      	ldr	r0, [pc, #112]	; (8000d34 <WriteFlash64+0xf8>)
 8000cc4:	e7f6      	b.n	8000cb4 <WriteFlash64+0x78>
			break;
		}
		gwAddressPointer = gwAddressPointer + 4;
 8000cc6:	6813      	ldr	r3, [r2, #0]

		gwCalculatedCheckSum += RxBuffer[lFlashCount+3]+RxBuffer[lFlashCount+2]+RxBuffer[lFlashCount+1]+RxBuffer[lFlashCount];
 8000cc8:	481b      	ldr	r0, [pc, #108]	; (8000d38 <WriteFlash64+0xfc>)
		if( FLASHStatus != FLASH_COMPLETE ) // flash writing error
		{
			USB_TxDString("\r\n flash writing error!");
			break;
		}
		gwAddressPointer = gwAddressPointer + 4;
 8000cca:	3304      	adds	r3, #4
 8000ccc:	6013      	str	r3, [r2, #0]

		gwCalculatedCheckSum += RxBuffer[lFlashCount+3]+RxBuffer[lFlashCount+2]+RxBuffer[lFlashCount+1]+RxBuffer[lFlashCount];
 8000cce:	f816 100a 	ldrb.w	r1, [r6, sl]
 8000cd2:	f816 3009 	ldrb.w	r3, [r6, r9]
 8000cd6:	6802      	ldr	r2, [r0, #0]
 8000cd8:	440b      	add	r3, r1
 8000cda:	f816 1008 	ldrb.w	r1, [r6, r8]
	if(gbIsFlashLock == TRUE) // If flash is lock, stop to write flash.
		return FALSE;

	lTheRestCount = 4 - (RxCount % 4);

	for(lFlashCount =0;lFlashCount < RxCount; lFlashCount += 4)
 8000cde:	3504      	adds	r5, #4
			USB_TxDString("\r\n flash writing error!");
			break;
		}
		gwAddressPointer = gwAddressPointer + 4;

		gwCalculatedCheckSum += RxBuffer[lFlashCount+3]+RxBuffer[lFlashCount+2]+RxBuffer[lFlashCount+1]+RxBuffer[lFlashCount];
 8000ce0:	440b      	add	r3, r1
 8000ce2:	f89b 1000 	ldrb.w	r1, [fp]
	if(gbIsFlashLock == TRUE) // If flash is lock, stop to write flash.
		return FALSE;

	lTheRestCount = 4 - (RxCount % 4);

	for(lFlashCount =0;lFlashCount < RxCount; lFlashCount += 4)
 8000ce6:	b2ad      	uxth	r5, r5
			USB_TxDString("\r\n flash writing error!");
			break;
		}
		gwAddressPointer = gwAddressPointer + 4;

		gwCalculatedCheckSum += RxBuffer[lFlashCount+3]+RxBuffer[lFlashCount+2]+RxBuffer[lFlashCount+1]+RxBuffer[lFlashCount];
 8000ce8:	440b      	add	r3, r1
 8000cea:	4413      	add	r3, r2
		//TxDString("loop CheckSum =");	TxDHex16(gwCalculatedCheckSum);	TxDString("\r\n");
		gwRxTotalCount+=4;
 8000cec:	4a13      	ldr	r2, [pc, #76]	; (8000d3c <WriteFlash64+0x100>)
			USB_TxDString("\r\n flash writing error!");
			break;
		}
		gwAddressPointer = gwAddressPointer + 4;

		gwCalculatedCheckSum += RxBuffer[lFlashCount+3]+RxBuffer[lFlashCount+2]+RxBuffer[lFlashCount+1]+RxBuffer[lFlashCount];
 8000cee:	6003      	str	r3, [r0, #0]
		//TxDString("loop CheckSum =");	TxDHex16(gwCalculatedCheckSum);	TxDString("\r\n");
		gwRxTotalCount+=4;
 8000cf0:	6813      	ldr	r3, [r2, #0]
 8000cf2:	3304      	adds	r3, #4
 8000cf4:	6013      	str	r3, [r2, #0]
 8000cf6:	e7b0      	b.n	8000c5a <WriteFlash64+0x1e>

	}

	if(lTheRestCount != 4 ){
 8000cf8:	2c04      	cmp	r4, #4
 8000cfa:	d00d      	beq.n	8000d18 <WriteFlash64+0xdc>
		//TxDString("lTheRestCount=");	TxDHex16(lTheRestCount);	TxDString("\r\n");
		gwRxTotalCount -= lTheRestCount;
 8000cfc:	4a0f      	ldr	r2, [pc, #60]	; (8000d3c <WriteFlash64+0x100>)
 8000cfe:	6813      	ldr	r3, [r2, #0]
 8000d00:	1b1b      	subs	r3, r3, r4
 8000d02:	6013      	str	r3, [r2, #0]
		while(lTheRestCount){
			//TxDString("checksum deviation=");	TxDHex16(lFlashCount-lTheRestCount);	TxDString("\r\n");
			gwCalculatedCheckSum = gwCalculatedCheckSum - RxBuffer[(lFlashCount - lTheRestCount)];
 8000d04:	4a0c      	ldr	r2, [pc, #48]	; (8000d38 <WriteFlash64+0xfc>)
 8000d06:	1b29      	subs	r1, r5, r4
 8000d08:	6813      	ldr	r3, [r2, #0]
 8000d0a:	5c71      	ldrb	r1, [r6, r1]
			//TxDString("gwCalculatedCheckSum =");	TxDHex16(gwCalculatedCheckSum);	TxDString("\r\n");
			lTheRestCount--;
 8000d0c:	3c01      	subs	r4, #1
	if(lTheRestCount != 4 ){
		//TxDString("lTheRestCount=");	TxDHex16(lTheRestCount);	TxDString("\r\n");
		gwRxTotalCount -= lTheRestCount;
		while(lTheRestCount){
			//TxDString("checksum deviation=");	TxDHex16(lFlashCount-lTheRestCount);	TxDString("\r\n");
			gwCalculatedCheckSum = gwCalculatedCheckSum - RxBuffer[(lFlashCount - lTheRestCount)];
 8000d0e:	1a5b      	subs	r3, r3, r1
	}

	if(lTheRestCount != 4 ){
		//TxDString("lTheRestCount=");	TxDHex16(lTheRestCount);	TxDString("\r\n");
		gwRxTotalCount -= lTheRestCount;
		while(lTheRestCount){
 8000d10:	f014 04ff 	ands.w	r4, r4, #255	; 0xff
			//TxDString("checksum deviation=");	TxDHex16(lFlashCount-lTheRestCount);	TxDString("\r\n");
			gwCalculatedCheckSum = gwCalculatedCheckSum - RxBuffer[(lFlashCount - lTheRestCount)];
 8000d14:	6013      	str	r3, [r2, #0]
	}

	if(lTheRestCount != 4 ){
		//TxDString("lTheRestCount=");	TxDHex16(lTheRestCount);	TxDString("\r\n");
		gwRxTotalCount -= lTheRestCount;
		while(lTheRestCount){
 8000d16:	d1f5      	bne.n	8000d04 <WriteFlash64+0xc8>
			lTheRestCount--;
		}
	}

	return FALSE;
}
 8000d18:	2000      	movs	r0, #0
 8000d1a:	b005      	add	sp, #20
 8000d1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000d20:	20000000 	andcs	r0, r0, r0
 8000d24:	200000f0 	strdcs	r0, [r0], -r0	; <UNPREDICTABLE>
 8000d28:	0800281a 	stmdaeq	r0, {r1, r3, r4, fp, sp}
 8000d2c:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
 8000d30:	0800282e 	stmdaeq	r0, {r1, r2, r3, r5, fp, sp}
 8000d34:	08002844 	stmdaeq	r0, {r2, r6, fp, sp}
 8000d38:	200000f8 	strdcs	r0, [r0], -r8
 8000d3c:	200000fc 	strdcs	r0, [r0], -ip

08000d40 <EP3_OUT_Callback>:
* Output         : None.
* Return         : None.
*******************************************************************************/
volatile u16 USB_Rx_Cnt =0;
void EP3_OUT_Callback(void)
{
 8000d40:	b538      	push	{r3, r4, r5, lr}

	/* Get the received data buffer and update the counter */
	USB_Rx_Cnt = USB_SIL_Read(EP3_OUT, USB_Rx_Buffer);
 8000d42:	2003      	movs	r0, #3
 8000d44:	4910      	ldr	r1, [pc, #64]	; (8000d88 <EP3_OUT_Callback+0x48>)
 8000d46:	f001 fbdb 	bl	8002500 <USB_SIL_Read>

//#ifdef DEBUG_ENABLE_BY_USART2
	//TxDString("[USB]USB_Rx_Cnt = ");	TxDHex16(USB_Rx_Cnt);	TxDString("\r\n");
//#endif

	if(gbFlashDownloadStart == TRUE){
 8000d4a:	4b10      	ldr	r3, [pc, #64]	; (8000d8c <EP3_OUT_Callback+0x4c>)
volatile u16 USB_Rx_Cnt =0;
void EP3_OUT_Callback(void)
{

	/* Get the received data buffer and update the counter */
	USB_Rx_Cnt = USB_SIL_Read(EP3_OUT, USB_Rx_Buffer);
 8000d4c:	4d10      	ldr	r5, [pc, #64]	; (8000d90 <EP3_OUT_Callback+0x50>)

//#ifdef DEBUG_ENABLE_BY_USART2
	//TxDString("[USB]USB_Rx_Cnt = ");	TxDHex16(USB_Rx_Cnt);	TxDString("\r\n");
//#endif

	if(gbFlashDownloadStart == TRUE){
 8000d4e:	781b      	ldrb	r3, [r3, #0]
volatile u16 USB_Rx_Cnt =0;
void EP3_OUT_Callback(void)
{

	/* Get the received data buffer and update the counter */
	USB_Rx_Cnt = USB_SIL_Read(EP3_OUT, USB_Rx_Buffer);
 8000d50:	b280      	uxth	r0, r0

//#ifdef DEBUG_ENABLE_BY_USART2
	//TxDString("[USB]USB_Rx_Cnt = ");	TxDHex16(USB_Rx_Cnt);	TxDString("\r\n");
//#endif

	if(gbFlashDownloadStart == TRUE){
 8000d52:	2b01      	cmp	r3, #1
volatile u16 USB_Rx_Cnt =0;
void EP3_OUT_Callback(void)
{

	/* Get the received data buffer and update the counter */
	USB_Rx_Cnt = USB_SIL_Read(EP3_OUT, USB_Rx_Buffer);
 8000d54:	8068      	strh	r0, [r5, #2]
 8000d56:	4c0c      	ldr	r4, [pc, #48]	; (8000d88 <EP3_OUT_Callback+0x48>)

//#ifdef DEBUG_ENABLE_BY_USART2
	//TxDString("[USB]USB_Rx_Cnt = ");	TxDHex16(USB_Rx_Cnt);	TxDString("\r\n");
//#endif

	if(gbFlashDownloadStart == TRUE){
 8000d58:	d106      	bne.n	8000d68 <EP3_OUT_Callback+0x28>
		ClearTimeOutBuffer();
 8000d5a:	f7ff fa23 	bl	80001a4 <ClearTimeOutBuffer>
		WriteFlash64(USB_Rx_Buffer, USB_Rx_Cnt);
 8000d5e:	8869      	ldrh	r1, [r5, #2]
 8000d60:	4620      	mov	r0, r4
 8000d62:	b289      	uxth	r1, r1
 8000d64:	f7ff ff6a 	bl	8000c3c <WriteFlash64>
	}

	gwpUSARTBuffer[gwUSARTWritePtr++&USART_BUFFER_SIZE] = USB_Rx_Buffer[0];
 8000d68:	490a      	ldr	r1, [pc, #40]	; (8000d94 <EP3_OUT_Callback+0x54>)
	//TxDString("gwUSARTWritePtr = ");	TxDHex32(gwpUSARTBuffer[gwUSARTWritePtr-1]);	TxDString("\r\n");

  
#ifndef STM32F10X_CL
	/* Enable the receive of data on EP3 */
	SetEPRxValid(ENDP3);
 8000d6a:	2003      	movs	r0, #3
	if(gbFlashDownloadStart == TRUE){
		ClearTimeOutBuffer();
		WriteFlash64(USB_Rx_Buffer, USB_Rx_Cnt);
	}

	gwpUSARTBuffer[gwUSARTWritePtr++&USART_BUFFER_SIZE] = USB_Rx_Buffer[0];
 8000d6c:	880b      	ldrh	r3, [r1, #0]
 8000d6e:	b29b      	uxth	r3, r3
 8000d70:	1c5a      	adds	r2, r3, #1
 8000d72:	b292      	uxth	r2, r2
 8000d74:	800a      	strh	r2, [r1, #0]
 8000d76:	7821      	ldrb	r1, [r4, #0]
 8000d78:	4a07      	ldr	r2, [pc, #28]	; (8000d98 <EP3_OUT_Callback+0x58>)
 8000d7a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8000d7e:	54d1      	strb	r1, [r2, r3]
  
#ifndef STM32F10X_CL
	/* Enable the receive of data on EP3 */
	SetEPRxValid(ENDP3);
#endif /* STM32F10X_CL */
}
 8000d80:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	//TxDString("gwUSARTWritePtr = ");	TxDHex32(gwpUSARTBuffer[gwUSARTWritePtr-1]);	TxDString("\r\n");

  
#ifndef STM32F10X_CL
	/* Enable the receive of data on EP3 */
	SetEPRxValid(ENDP3);
 8000d84:	f001 badf 	b.w	8002346 <SetEPRxValid>
 8000d88:	200006a5 	andcs	r0, r0, r5, lsr #13
 8000d8c:	20000100 	andcs	r0, r0, r0, lsl #2
 8000d90:	20000110 	andcs	r0, r0, r0, lsl r1
 8000d94:	2000013c 	andcs	r0, r0, ip, lsr r1
 8000d98:	200001a4 	andcs	r0, r0, r4, lsr #3

08000d9c <__USBCDC_ISR>:

#ifndef STM32F10X_CL

//USB_Istr()
void __USBCDC_ISR(void)
{
 8000d9c:	b538      	push	{r3, r4, r5, lr}

  wIstr = _GetISTR();
 8000d9e:	4d16      	ldr	r5, [pc, #88]	; (8000df8 <__USBCDC_ISR+0x5c>)
 8000da0:	4c16      	ldr	r4, [pc, #88]	; (8000dfc <__USBCDC_ISR+0x60>)
 8000da2:	682b      	ldr	r3, [r5, #0]
 8000da4:	b29b      	uxth	r3, r3
 8000da6:	8023      	strh	r3, [r4, #0]


  if (wIstr & ISTR_SOF )
 8000da8:	8823      	ldrh	r3, [r4, #0]
 8000daa:	0598      	lsls	r0, r3, #22
 8000dac:	d507      	bpl.n	8000dbe <__USBCDC_ISR+0x22>
#ifdef DEBUG
	  TxDString("SOF wIstr = ");
	  TxDHex16(wIstr);
	  TxDString("\r\n");
#endif
    _SetISTR((u16)CLR_SOF);
 8000dae:	f64f 53ff 	movw	r3, #65023	; 0xfdff
    bIntPackSOF++;
 8000db2:	4a13      	ldr	r2, [pc, #76]	; (8000e00 <__USBCDC_ISR+0x64>)
#ifdef DEBUG
	  TxDString("SOF wIstr = ");
	  TxDHex16(wIstr);
	  TxDString("\r\n");
#endif
    _SetISTR((u16)CLR_SOF);
 8000db4:	602b      	str	r3, [r5, #0]
    bIntPackSOF++;
 8000db6:	7813      	ldrb	r3, [r2, #0]
 8000db8:	3301      	adds	r3, #1
 8000dba:	b2db      	uxtb	r3, r3
 8000dbc:	7013      	strb	r3, [r2, #0]
#ifdef SOF_CALLBACK
    SOF_Callback();
#endif
  }
/*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*/
  if (wIstr & ISTR_CTR )
 8000dbe:	8823      	ldrh	r3, [r4, #0]
 8000dc0:	b21b      	sxth	r3, r3
 8000dc2:	2b00      	cmp	r3, #0
 8000dc4:	da01      	bge.n	8000dca <__USBCDC_ISR+0x2e>
	  TxDHex16(wIstr);
	  TxDString("\r\n");
#endif
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    CTR_LP(); //reply for device setup-request from Host
 8000dc6:	f001 fbad 	bl	8002524 <CTR_LP>
#ifdef CTR_CALLBACK
    //CTR_Callback();
#endif
  }
  /*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*/  
  if (wIstr & ISTR_RESET)
 8000dca:	8823      	ldrh	r3, [r4, #0]
 8000dcc:	0559      	lsls	r1, r3, #21
 8000dce:	d505      	bpl.n	8000ddc <__USBCDC_ISR+0x40>
	  TxDString("RESET wIstr = ");
	  TxDHex16(wIstr);
	  TxDString("\r\n");
#endif

    _SetISTR((u16)CLR_RESET);
 8000dd0:	f64f 33ff 	movw	r3, #64511	; 0xfbff
 8000dd4:	602b      	str	r3, [r5, #0]
    Device_Property.Reset();
 8000dd6:	4b0b      	ldr	r3, [pc, #44]	; (8000e04 <__USBCDC_ISR+0x68>)
 8000dd8:	685b      	ldr	r3, [r3, #4]
 8000dda:	4798      	blx	r3
#ifdef RESET_CALLBACK
    RESET_Callback();
#endif
  }
/*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*/
  if (wIstr & ISTR_DOVR )//& wInterrupt_Mask)
 8000ddc:	8823      	ldrh	r3, [r4, #0]
 8000dde:	045a      	lsls	r2, r3, #17
#ifdef DEBUG
	  TxDString("DOVR wIstr = ");
	  TxDHex16(wIstr);
	  TxDString("\r\n");
#endif
    _SetISTR((u16)CLR_DOVR);
 8000de0:	bf44      	itt	mi
 8000de2:	f64b 73ff 	movwmi	r3, #49151	; 0xbfff
 8000de6:	602b      	strmi	r3, [r5, #0]
#ifdef DOVR_CALLBACK
    DOVR_Callback();
#endif
  }
  /*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*/
  if (wIstr & ISTR_ERR)// & wInterrupt_Mask)
 8000de8:	8823      	ldrh	r3, [r4, #0]
 8000dea:	049b      	lsls	r3, r3, #18
	TxDString("ERR wIstr = ");
	TxDHex16(wIstr);
	TxDString("\r\n");
#endif

    _SetISTR((u16)CLR_ERR);
 8000dec:	bf44      	itt	mi
 8000dee:	f64d 73ff 	movwmi	r3, #57343	; 0xdfff
 8000df2:	602b      	strmi	r3, [r5, #0]
 8000df4:	bd38      	pop	{r3, r4, r5, pc}
 8000df6:	bf00      	nop
 8000df8:	40005c44 	andmi	r5, r0, r4, asr #24
 8000dfc:	200006e6 	andcs	r0, r0, r6, ror #13
 8000e00:	20000118 	andcs	r0, r0, r8, lsl r1
 8000e04:	2000005c 	andcs	r0, r0, ip, asr r0

08000e08 <Virtual_Com_Port_SetConfiguration>:
*******************************************************************************/
void Virtual_Com_Port_SetConfiguration(void)
{
  DEVICE_INFO *pInfo = &Device_Info;
  //TxDString("Virtual_Com_Port_SetConfiguration\r\n");
  if (pInfo->Current_Configuration != 0)
 8000e08:	4b03      	ldr	r3, [pc, #12]	; (8000e18 <Virtual_Com_Port_SetConfiguration+0x10>)
 8000e0a:	7a9b      	ldrb	r3, [r3, #10]
 8000e0c:	b113      	cbz	r3, 8000e14 <Virtual_Com_Port_SetConfiguration+0xc>
  {
    /* Device configured */
    bDeviceState = CONFIGURED;
 8000e0e:	4b03      	ldr	r3, [pc, #12]	; (8000e1c <Virtual_Com_Port_SetConfiguration+0x14>)
 8000e10:	2205      	movs	r2, #5
 8000e12:	601a      	str	r2, [r3, #0]
 8000e14:	4770      	bx	lr
 8000e16:	bf00      	nop
 8000e18:	200006f4 	strdcs	r0, [r0], -r4
 8000e1c:	20000124 	andcs	r0, r0, r4, lsr #2

08000e20 <Virtual_Com_Port_SetDeviceAddress>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void Virtual_Com_Port_SetDeviceAddress (void)
{
  bDeviceState = ADDRESSED;
 8000e20:	4b01      	ldr	r3, [pc, #4]	; (8000e28 <Virtual_Com_Port_SetDeviceAddress+0x8>)
 8000e22:	2204      	movs	r2, #4
 8000e24:	601a      	str	r2, [r3, #0]
 8000e26:	4770      	bx	lr
 8000e28:	20000124 	andcs	r0, r0, r4, lsr #2

08000e2c <Virtual_Com_Port_Status_In>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void Virtual_Com_Port_Status_In(void)
{
  if (Request == SET_LINE_CODING)
 8000e2c:	4b03      	ldr	r3, [pc, #12]	; (8000e3c <Virtual_Com_Port_Status_In+0x10>)
 8000e2e:	781a      	ldrb	r2, [r3, #0]
 8000e30:	2a20      	cmp	r2, #32
  {

    //USART_Config();
    //config changed
    Request = 0;
 8000e32:	bf04      	itt	eq
 8000e34:	2200      	moveq	r2, #0
 8000e36:	701a      	strbeq	r2, [r3, #0]
 8000e38:	4770      	bx	lr
 8000e3a:	bf00      	nop
 8000e3c:	2000011c 	andcs	r0, r0, ip, lsl r1

08000e40 <Virtual_Com_Port_Status_Out>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void Virtual_Com_Port_Status_Out(void)
{
 8000e40:	4770      	bx	lr
	...

08000e44 <Virtual_Com_Port_Data_Setup>:
 // TxDString("Virtual_Com_Port_Data_Setup ->RequestNo = ");  TxDHex8(RequestNo);  TxDString("\r\n");
//#endif
  u8    *(*CopyRoutine)(u16);
  CopyRoutine = NULL;

  if (RequestNo == GET_LINE_CODING)
 8000e44:	2821      	cmp	r0, #33	; 0x21
* Output         : None.
* Return         : USB_UNSUPPORT or USB_SUCCESS.
*******************************************************************************/
int comstatetemp=0;
RESULT Virtual_Com_Port_Data_Setup(u8 RequestNo)
{
 8000e46:	b510      	push	{r4, lr}
 // TxDString("Virtual_Com_Port_Data_Setup ->RequestNo = ");  TxDHex8(RequestNo);  TxDString("\r\n");
//#endif
  u8    *(*CopyRoutine)(u16);
  CopyRoutine = NULL;

  if (RequestNo == GET_LINE_CODING)
 8000e48:	d108      	bne.n	8000e5c <Virtual_Com_Port_Data_Setup+0x18>
  {
    if (Type_Recipient == (CLASS_REQUEST | INTERFACE_RECIPIENT))
 8000e4a:	4b11      	ldr	r3, [pc, #68]	; (8000e90 <Virtual_Com_Port_Data_Setup+0x4c>)
 8000e4c:	681b      	ldr	r3, [r3, #0]
 8000e4e:	781b      	ldrb	r3, [r3, #0]
 8000e50:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8000e54:	2b21      	cmp	r3, #33	; 0x21
 8000e56:	d010      	beq.n	8000e7a <Virtual_Com_Port_Data_Setup+0x36>
    Request = SET_LINE_CODING;
  }

  if (CopyRoutine == NULL)
  {
    return USB_UNSUPPORT;
 8000e58:	2002      	movs	r0, #2
 8000e5a:	bd10      	pop	{r4, pc}
    if (Type_Recipient == (CLASS_REQUEST | INTERFACE_RECIPIENT))
    {
      CopyRoutine = Virtual_Com_Port_GetLineCoding;
    }
  }
  else if (RequestNo == SET_LINE_CODING)
 8000e5c:	2820      	cmp	r0, #32
 8000e5e:	d1fb      	bne.n	8000e58 <Virtual_Com_Port_Data_Setup+0x14>
  {
    if (Type_Recipient == (CLASS_REQUEST | INTERFACE_RECIPIENT))
 8000e60:	4b0b      	ldr	r3, [pc, #44]	; (8000e90 <Virtual_Com_Port_Data_Setup+0x4c>)
    {
      CopyRoutine = Virtual_Com_Port_SetLineCoding;
    }
    Request = SET_LINE_CODING;
 8000e62:	4a0c      	ldr	r2, [pc, #48]	; (8000e94 <Virtual_Com_Port_Data_Setup+0x50>)
      CopyRoutine = Virtual_Com_Port_GetLineCoding;
    }
  }
  else if (RequestNo == SET_LINE_CODING)
  {
    if (Type_Recipient == (CLASS_REQUEST | INTERFACE_RECIPIENT))
 8000e64:	681b      	ldr	r3, [r3, #0]
 8000e66:	781b      	ldrb	r3, [r3, #0]
    {
      CopyRoutine = Virtual_Com_Port_SetLineCoding;
    }
    Request = SET_LINE_CODING;
 8000e68:	7010      	strb	r0, [r2, #0]
      CopyRoutine = Virtual_Com_Port_GetLineCoding;
    }
  }
  else if (RequestNo == SET_LINE_CODING)
  {
    if (Type_Recipient == (CLASS_REQUEST | INTERFACE_RECIPIENT))
 8000e6a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    {
      CopyRoutine = Virtual_Com_Port_SetLineCoding;
 8000e6e:	2b21      	cmp	r3, #33	; 0x21
 8000e70:	4b09      	ldr	r3, [pc, #36]	; (8000e98 <Virtual_Com_Port_Data_Setup+0x54>)
 8000e72:	bf18      	it	ne
 8000e74:	2300      	movne	r3, #0
    }
    Request = SET_LINE_CODING;
  }

  if (CopyRoutine == NULL)
 8000e76:	b90b      	cbnz	r3, 8000e7c <Virtual_Com_Port_Data_Setup+0x38>
 8000e78:	e7ee      	b.n	8000e58 <Virtual_Com_Port_Data_Setup+0x14>

  if (RequestNo == GET_LINE_CODING)
  {
    if (Type_Recipient == (CLASS_REQUEST | INTERFACE_RECIPIENT))
    {
      CopyRoutine = Virtual_Com_Port_GetLineCoding;
 8000e7a:	4b08      	ldr	r3, [pc, #32]	; (8000e9c <Virtual_Com_Port_Data_Setup+0x58>)
  if (CopyRoutine == NULL)
  {
    return USB_UNSUPPORT;
  }

  pInformation->Ctrl_Info.CopyData = CopyRoutine;
 8000e7c:	4a04      	ldr	r2, [pc, #16]	; (8000e90 <Virtual_Com_Port_Data_Setup+0x4c>)
  pInformation->Ctrl_Info.Usb_wOffset = 0;
 8000e7e:	2400      	movs	r4, #0
  if (CopyRoutine == NULL)
  {
    return USB_UNSUPPORT;
  }

  pInformation->Ctrl_Info.CopyData = CopyRoutine;
 8000e80:	6812      	ldr	r2, [r2, #0]
  pInformation->Ctrl_Info.Usb_wOffset = 0;
  (*CopyRoutine)(0);
 8000e82:	4620      	mov	r0, r4
  if (CopyRoutine == NULL)
  {
    return USB_UNSUPPORT;
  }

  pInformation->Ctrl_Info.CopyData = CopyRoutine;
 8000e84:	6193      	str	r3, [r2, #24]
  pInformation->Ctrl_Info.Usb_wOffset = 0;
 8000e86:	8254      	strh	r4, [r2, #18]
  (*CopyRoutine)(0);
 8000e88:	4798      	blx	r3
  return USB_SUCCESS;
 8000e8a:	4620      	mov	r0, r4
}
 8000e8c:	bd10      	pop	{r4, pc}
 8000e8e:	bf00      	nop
 8000e90:	20000714 	andcs	r0, r0, r4, lsl r7
 8000e94:	2000011c 	andcs	r0, r0, ip, lsl r1
 8000e98:	08000eed 	stmdaeq	r0, {r0, r2, r3, r5, r6, r7, r9, sl, fp}
 8000e9c:	08000ed5 	stmdaeq	r0, {r0, r2, r4, r6, r7, r9, sl, fp}

08000ea0 <Virtual_Com_Port_NoData_Setup>:
	else if(new_signal == 0x0){
		gbFlashDownloadStart = TRUE;

	}
	(gbFlashDownloadStart ? TxDString("gbFlashDownloadStart is true\r\n") : TxDString("gbFlashDownloadStart is false\r\n"));*/
  if (Type_Recipient == (CLASS_REQUEST | INTERFACE_RECIPIENT))
 8000ea0:	4b07      	ldr	r3, [pc, #28]	; (8000ec0 <Virtual_Com_Port_NoData_Setup+0x20>)
 8000ea2:	681b      	ldr	r3, [r3, #0]
 8000ea4:	781b      	ldrb	r3, [r3, #0]
 8000ea6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8000eaa:	2b21      	cmp	r3, #33	; 0x21
 8000eac:	d106      	bne.n	8000ebc <Virtual_Com_Port_NoData_Setup+0x1c>
  {
    if (RequestNo == SET_COMM_FEATURE)
 8000eae:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 8000eb2:	2802      	cmp	r0, #2
    {
      return USB_SUCCESS;
 8000eb4:	bf14      	ite	ne
 8000eb6:	2002      	movne	r0, #2
 8000eb8:	2000      	moveq	r0, #0
 8000eba:	4770      	bx	lr
    {
      return USB_SUCCESS;
    }
  }

  return USB_UNSUPPORT;
 8000ebc:	2002      	movs	r0, #2
}
 8000ebe:	4770      	bx	lr
 8000ec0:	20000714 	andcs	r0, r0, r4, lsl r7

08000ec4 <Virtual_Com_Port_Get_Interface_Setting>:
* Return         : The address of the string descriptors.
*******************************************************************************/
RESULT Virtual_Com_Port_Get_Interface_Setting(u8 Interface, u8 AlternateSetting)
{
  //TxDString("Virtual_Com_Port_Get_Interface_Setting\r\n");
  if (AlternateSetting > 0)
 8000ec4:	b921      	cbnz	r1, 8000ed0 <Virtual_Com_Port_Get_Interface_Setting+0xc>
  {
    return USB_UNSUPPORT;
  }
  else if (Interface > 1)
 8000ec6:	2801      	cmp	r0, #1
  {
    return USB_UNSUPPORT;
  }
  return USB_SUCCESS;
 8000ec8:	bf8c      	ite	hi
 8000eca:	2002      	movhi	r0, #2
 8000ecc:	2000      	movls	r0, #0
 8000ece:	4770      	bx	lr
RESULT Virtual_Com_Port_Get_Interface_Setting(u8 Interface, u8 AlternateSetting)
{
  //TxDString("Virtual_Com_Port_Get_Interface_Setting\r\n");
  if (AlternateSetting > 0)
  {
    return USB_UNSUPPORT;
 8000ed0:	2002      	movs	r0, #2
  else if (Interface > 1)
  {
    return USB_UNSUPPORT;
  }
  return USB_SUCCESS;
}
 8000ed2:	4770      	bx	lr

08000ed4 <Virtual_Com_Port_GetLineCoding>:
			  //Delay(5000);
			  //NVIC_GenerateSystemReset();
			  //NVIC_GenerateCoreReset();
	//}

  if (Length == 0)
 8000ed4:	b920      	cbnz	r0, 8000ee0 <Virtual_Com_Port_GetLineCoding+0xc>
  {
    pInformation->Ctrl_Info.Usb_wLength = sizeof(linecoding);
 8000ed6:	4b03      	ldr	r3, [pc, #12]	; (8000ee4 <Virtual_Com_Port_GetLineCoding+0x10>)
 8000ed8:	2208      	movs	r2, #8
 8000eda:	681b      	ldr	r3, [r3, #0]
 8000edc:	821a      	strh	r2, [r3, #16]
    return NULL;
 8000ede:	4770      	bx	lr
  }
  return(u8 *)&linecoding;
 8000ee0:	4801      	ldr	r0, [pc, #4]	; (8000ee8 <Virtual_Com_Port_GetLineCoding+0x14>)
}
 8000ee2:	4770      	bx	lr
 8000ee4:	20000714 	andcs	r0, r0, r4, lsl r7
 8000ee8:	20000054 	andcs	r0, r0, r4, asr r0

08000eec <Virtual_Com_Port_SetLineCoding>:
u8 *Virtual_Com_Port_SetLineCoding(u16 Length)
{
#ifdef DEBUG_ENABLE_BY_USART2
	TxDString("SetLineCoding bitrate = ");TxDHex32(linecoding.bitrate);  TxDString("\r\n");
#endif
   if(linecoding.bitrate == 0x4B0){
 8000eec:	4b07      	ldr	r3, [pc, #28]	; (8000f0c <Virtual_Com_Port_SetLineCoding+0x20>)
 8000eee:	681b      	ldr	r3, [r3, #0]
 8000ef0:	f5b3 6f96 	cmp.w	r3, #1200	; 0x4b0
		  //TxDString("System reset operates!\r\n");
		  comstatetemp = 100;
 8000ef4:	bf02      	ittt	eq
 8000ef6:	4b06      	ldreq	r3, [pc, #24]	; (8000f10 <Virtual_Com_Port_SetLineCoding+0x24>)
 8000ef8:	2264      	moveq	r2, #100	; 0x64
 8000efa:	605a      	streq	r2, [r3, #4]
	}
  if (Length == 0)
 8000efc:	b920      	cbnz	r0, 8000f08 <Virtual_Com_Port_SetLineCoding+0x1c>
  {
    pInformation->Ctrl_Info.Usb_wLength = sizeof(linecoding);
 8000efe:	4b05      	ldr	r3, [pc, #20]	; (8000f14 <Virtual_Com_Port_SetLineCoding+0x28>)
 8000f00:	2208      	movs	r2, #8
 8000f02:	681b      	ldr	r3, [r3, #0]
 8000f04:	821a      	strh	r2, [r3, #16]
    return NULL;
 8000f06:	4770      	bx	lr
  }

  return(u8 *)&linecoding;
 8000f08:	4800      	ldr	r0, [pc, #0]	; (8000f0c <Virtual_Com_Port_SetLineCoding+0x20>)
}
 8000f0a:	4770      	bx	lr
 8000f0c:	20000054 	andcs	r0, r0, r4, asr r0
 8000f10:	2000011c 	andcs	r0, r0, ip, lsl r1
 8000f14:	20000714 	andcs	r0, r0, r4, lsl r7

08000f18 <Virtual_Com_Port_init>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void Virtual_Com_Port_init(void)
{
 8000f18:	b510      	push	{r4, lr}

  /* Update the serial number string descriptor with the data from the unique
  ID*/
  Get_SerialNum();
 8000f1a:	f000 f8ed 	bl	80010f8 <Get_SerialNum>

  pInformation->Current_Configuration = 0;
 8000f1e:	4b05      	ldr	r3, [pc, #20]	; (8000f34 <Virtual_Com_Port_init+0x1c>)
 8000f20:	2400      	movs	r4, #0
 8000f22:	681b      	ldr	r3, [r3, #0]
 8000f24:	729c      	strb	r4, [r3, #10]

  /* Connect the device */
  PowerOn();
 8000f26:	f000 f8a9 	bl	800107c <PowerOn>

  /* Perform basic device initialization operations */
  USB_SIL_Init();
 8000f2a:	f001 fad9 	bl	80024e0 <USB_SIL_Init>

  bDeviceState = UNCONNECTED;
 8000f2e:	4b02      	ldr	r3, [pc, #8]	; (8000f38 <Virtual_Com_Port_init+0x20>)
 8000f30:	601c      	str	r4, [r3, #0]
 8000f32:	bd10      	pop	{r4, pc}
 8000f34:	20000714 	andcs	r0, r0, r4, lsl r7
 8000f38:	20000124 	andcs	r0, r0, r4, lsr #2

08000f3c <Virtual_Com_Port_Reset>:
* Return         : None.
*******************************************************************************/
void Virtual_Com_Port_Reset(void)
{
  /* Set Virtual_Com_Port DEVICE as not configured */
  pInformation->Current_Configuration = 0;
 8000f3c:	4b33      	ldr	r3, [pc, #204]	; (800100c <Virtual_Com_Port_Reset+0xd0>)

  /* Current Feature initialization */
  pInformation->Current_Feature = Virtual_Com_Port_ConfigDescriptor[7];
 8000f3e:	4a34      	ldr	r2, [pc, #208]	; (8001010 <Virtual_Com_Port_Reset+0xd4>)
* Return         : None.
*******************************************************************************/
void Virtual_Com_Port_Reset(void)
{
  /* Set Virtual_Com_Port DEVICE as not configured */
  pInformation->Current_Configuration = 0;
 8000f40:	681b      	ldr	r3, [r3, #0]

  /* Current Feature initialization */
  pInformation->Current_Feature = Virtual_Com_Port_ConfigDescriptor[7];
 8000f42:	79d2      	ldrb	r2, [r2, #7]
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void Virtual_Com_Port_Reset(void)
{
 8000f44:	b510      	push	{r4, lr}
  /* Set Virtual_Com_Port DEVICE as not configured */
  pInformation->Current_Configuration = 0;
 8000f46:	2400      	movs	r4, #0

  /* Current Feature initialization */
  pInformation->Current_Feature = Virtual_Com_Port_ConfigDescriptor[7];
 8000f48:	725a      	strb	r2, [r3, #9]
* Return         : None.
*******************************************************************************/
void Virtual_Com_Port_Reset(void)
{
  /* Set Virtual_Com_Port DEVICE as not configured */
  pInformation->Current_Configuration = 0;
 8000f4a:	729c      	strb	r4, [r3, #10]

  /* Current Feature initialization */
  pInformation->Current_Feature = Virtual_Com_Port_ConfigDescriptor[7];

  /* Set Virtual_Com_Port DEVICE with the default Interface*/
  pInformation->Current_Interface = 0;
 8000f4c:	72dc      	strb	r4, [r3, #11]

  /* Init EP3 OUT as Bulk endpoint */
  OTG_DEV_EP_Init(EP3_OUT, OTG_DEV_EP_TYPE_BULK, VIRTUAL_COM_PORT_DATA_SIZE);  
#else 

  SetBTABLE(BTABLE_ADDRESS);
 8000f4e:	4620      	mov	r0, r4
 8000f50:	f001 f99e 	bl	8002290 <SetBTABLE>

  /* Initialize Endpoint 0 */
  SetEPType(ENDP0, EP_CONTROL);
 8000f54:	4620      	mov	r0, r4
 8000f56:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000f5a:	f001 f9a1 	bl	80022a0 <SetEPType>
  SetEPTxStatus(ENDP0, EP_TX_STALL);
 8000f5e:	4620      	mov	r0, r4
 8000f60:	2110      	movs	r1, #16
 8000f62:	f001 f9ab 	bl	80022bc <SetEPTxStatus>
  SetEPRxAddr(ENDP0, ENDP0_RXADDR);
 8000f66:	4620      	mov	r0, r4
 8000f68:	2140      	movs	r1, #64	; 0x40
 8000f6a:	f001 fa45 	bl	80023f8 <SetEPRxAddr>
  SetEPTxAddr(ENDP0, ENDP0_TXADDR);
 8000f6e:	2180      	movs	r1, #128	; 0x80
 8000f70:	4620      	mov	r0, r4
 8000f72:	f001 fa31 	bl	80023d8 <SetEPTxAddr>
  Clear_Status_Out(ENDP0);
 8000f76:	4620      	mov	r0, r4
 8000f78:	f001 f9f8 	bl	800236c <Clear_Status_Out>
  SetEPRxCount(ENDP0, Device_Property.MaxPacketSize);
 8000f7c:	4b25      	ldr	r3, [pc, #148]	; (8001014 <Virtual_Com_Port_Reset+0xd8>)
 8000f7e:	4620      	mov	r0, r4
 8000f80:	f893 1034 	ldrb.w	r1, [r3, #52]	; 0x34
 8000f84:	f001 fa76 	bl	8002474 <SetEPRxCount>
  SetEPRxValid(ENDP0);
 8000f88:	4620      	mov	r0, r4
 8000f8a:	f001 f9dc 	bl	8002346 <SetEPRxValid>

  /* Initialize Endpoint 1 */
  SetEPType(ENDP1, EP_BULK);
 8000f8e:	2001      	movs	r0, #1
 8000f90:	4621      	mov	r1, r4
 8000f92:	f001 f985 	bl	80022a0 <SetEPType>
  SetEPTxAddr(ENDP1, ENDP1_TXADDR);
 8000f96:	2001      	movs	r0, #1
 8000f98:	21c0      	movs	r1, #192	; 0xc0
 8000f9a:	f001 fa1d 	bl	80023d8 <SetEPTxAddr>
  SetEPTxStatus(ENDP1, EP_TX_NAK);
 8000f9e:	2001      	movs	r0, #1
 8000fa0:	2120      	movs	r1, #32
 8000fa2:	f001 f98b 	bl	80022bc <SetEPTxStatus>
  SetEPRxStatus(ENDP1, EP_RX_DIS);
 8000fa6:	2001      	movs	r0, #1
 8000fa8:	4621      	mov	r1, r4
 8000faa:	f001 f9a0 	bl	80022ee <SetEPRxStatus>

  /* Initialize Endpoint 2 */
  SetEPType(ENDP2, EP_INTERRUPT);
 8000fae:	2002      	movs	r0, #2
 8000fb0:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8000fb4:	f001 f974 	bl	80022a0 <SetEPType>
  SetEPTxAddr(ENDP2, ENDP2_TXADDR);
 8000fb8:	2002      	movs	r0, #2
 8000fba:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000fbe:	f001 fa0b 	bl	80023d8 <SetEPTxAddr>
  SetEPRxStatus(ENDP2, EP_RX_DIS);
 8000fc2:	2002      	movs	r0, #2
 8000fc4:	4621      	mov	r1, r4
 8000fc6:	f001 f992 	bl	80022ee <SetEPRxStatus>
  SetEPTxStatus(ENDP2, EP_TX_NAK);
 8000fca:	2002      	movs	r0, #2
 8000fcc:	2120      	movs	r1, #32
 8000fce:	f001 f975 	bl	80022bc <SetEPTxStatus>

  /* Initialize Endpoint 3 */
  SetEPType(ENDP3, EP_BULK);
 8000fd2:	2003      	movs	r0, #3
 8000fd4:	4621      	mov	r1, r4
 8000fd6:	f001 f963 	bl	80022a0 <SetEPType>
  SetEPRxAddr(ENDP3, ENDP3_RXADDR);
 8000fda:	2003      	movs	r0, #3
 8000fdc:	f44f 7188 	mov.w	r1, #272	; 0x110
 8000fe0:	f001 fa0a 	bl	80023f8 <SetEPRxAddr>
  SetEPRxCount(ENDP3, VIRTUAL_COM_PORT_DATA_SIZE);
 8000fe4:	2003      	movs	r0, #3
 8000fe6:	2140      	movs	r1, #64	; 0x40
 8000fe8:	f001 fa44 	bl	8002474 <SetEPRxCount>
  SetEPRxStatus(ENDP3, EP_RX_VALID);
 8000fec:	2003      	movs	r0, #3
 8000fee:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8000ff2:	f001 f97c 	bl	80022ee <SetEPRxStatus>
  SetEPTxStatus(ENDP3, EP_TX_DIS);
 8000ff6:	2003      	movs	r0, #3
 8000ff8:	4621      	mov	r1, r4
 8000ffa:	f001 f95f 	bl	80022bc <SetEPTxStatus>

  /* Set this device to response on default address */
  SetDeviceAddress(0);
 8000ffe:	4620      	mov	r0, r4
 8001000:	f001 f8cc 	bl	800219c <SetDeviceAddress>
#endif /* STM32F10X_CL */

  bDeviceState = ATTACHED;
 8001004:	4b04      	ldr	r3, [pc, #16]	; (8001018 <Virtual_Com_Port_Reset+0xdc>)
 8001006:	2201      	movs	r2, #1
 8001008:	601a      	str	r2, [r3, #0]
 800100a:	bd10      	pop	{r4, pc}
 800100c:	20000714 	andcs	r0, r0, r4, lsl r7
 8001010:	080026fe 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r7, r9, sl, sp}
 8001014:	20000054 	andcs	r0, r0, r4, asr r0
 8001018:	20000124 	andcs	r0, r0, r4, lsr #2

0800101c <Virtual_Com_Port_GetDeviceDescriptor>:
* Return         : The address of the device descriptor.
*******************************************************************************/
u8 *Virtual_Com_Port_GetDeviceDescriptor(u16 Length)
{
	//TxDString("Virtual_Com_Port_GetDeviceDescriptor\r\n");
  return Standard_GetDescriptorData(Length, &Device_Descriptor);
 800101c:	4901      	ldr	r1, [pc, #4]	; (8001024 <Virtual_Com_Port_GetDeviceDescriptor+0x8>)
 800101e:	f000 beb9 	b.w	8001d94 <Standard_GetDescriptorData>
 8001022:	bf00      	nop
 8001024:	2000008c 	andcs	r0, r0, ip, lsl #1

08001028 <Virtual_Com_Port_GetConfigDescriptor>:
* Return         : The address of the configuration descriptor.
*******************************************************************************/
u8 *Virtual_Com_Port_GetConfigDescriptor(u16 Length)
{
	//TxDString("Virtual_Com_Port_GetConfigDescriptor\r\n");
  return Standard_GetDescriptorData(Length, &Config_Descriptor);
 8001028:	4901      	ldr	r1, [pc, #4]	; (8001030 <Virtual_Com_Port_GetConfigDescriptor+0x8>)
 800102a:	f000 beb3 	b.w	8001d94 <Standard_GetDescriptorData>
 800102e:	bf00      	nop
 8001030:	20000094 	mulcs	r0, r4, r0

08001034 <Virtual_Com_Port_GetStringDescriptor>:
* Return         : The address of the string descriptors.
*******************************************************************************/
u8 *Virtual_Com_Port_GetStringDescriptor(u16 Length)
{
  //TxDString("Virtual_Com_Port_GetStringDescriptor\r\n");
  u8 wValue0 = pInformation->USBwValue0;
 8001034:	4b05      	ldr	r3, [pc, #20]	; (800104c <Virtual_Com_Port_GetStringDescriptor+0x18>)
 8001036:	681b      	ldr	r3, [r3, #0]
 8001038:	78db      	ldrb	r3, [r3, #3]
  if (wValue0 > 4)
 800103a:	2b04      	cmp	r3, #4
 800103c:	d804      	bhi.n	8001048 <Virtual_Com_Port_GetStringDescriptor+0x14>
  {
    return NULL;
  }
  else
  {
    return Standard_GetDescriptorData(Length, &String_Descriptor[wValue0]);
 800103e:	4904      	ldr	r1, [pc, #16]	; (8001050 <Virtual_Com_Port_GetStringDescriptor+0x1c>)
 8001040:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8001044:	f000 bea6 	b.w	8001d94 <Standard_GetDescriptorData>
  }
}
 8001048:	2000      	movs	r0, #0
 800104a:	4770      	bx	lr
 800104c:	20000714 	andcs	r0, r0, r4, lsl r7
 8001050:	2000009c 	mulcs	r0, ip, r0

08001054 <IntToUnicode>:
* Output         : None.
* Return         : None.
*******************************************************************************/

static void IntToUnicode (u32 value , u8 *pbuf , u8 len)
{
 8001054:	b530      	push	{r4, r5, lr}
  u8 idx = 0;

  for( idx = 0 ; idx < len ; idx ++)
 8001056:	2400      	movs	r4, #0
 8001058:	b2e3      	uxtb	r3, r4
 800105a:	4293      	cmp	r3, r2
 800105c:	d20d      	bcs.n	800107a <IntToUnicode+0x26>
  {
    if( ((value >> 28)) < 0xA )
 800105e:	0f03      	lsrs	r3, r0, #28
 8001060:	2b09      	cmp	r3, #9
    {
      pbuf[ 2* idx] = (value >> 28) + '0';
 8001062:	bf94      	ite	ls
 8001064:	3330      	addls	r3, #48	; 0x30
    }
    else
    {
      pbuf[2* idx] = (value >> 28) + 'A' - 10;
 8001066:	3337      	addhi	r3, #55	; 0x37
 8001068:	f801 3014 	strb.w	r3, [r1, r4, lsl #1]
    }

    value = value << 4;

    pbuf[ 2* idx + 1] = 0;
 800106c:	2500      	movs	r5, #0
 800106e:	eb01 0344 	add.w	r3, r1, r4, lsl #1
    else
    {
      pbuf[2* idx] = (value >> 28) + 'A' - 10;
    }

    value = value << 4;
 8001072:	0100      	lsls	r0, r0, #4

    pbuf[ 2* idx + 1] = 0;
 8001074:	705d      	strb	r5, [r3, #1]
 8001076:	3401      	adds	r4, #1
 8001078:	e7ee      	b.n	8001058 <IntToUnicode+0x4>
  }
}
 800107a:	bd30      	pop	{r4, r5, pc}

0800107c <PowerOn>:
* Input          : None.
* Output         : None.
* Return         : USB_SUCCESS.
*******************************************************************************/
RESULT PowerOn(void)
{
 800107c:	b508      	push	{r3, lr}
void USB_Cable_Config (FunctionalState NewState)
{
   if (NewState != DISABLE)
   {
	   /*TxDString("USB Pull-up Enabled\r\n");*/
 	  GPIO_ResetBits(USB_DISCONNECT_PORT, USB_DISCONNECT_PIN);
 800107e:	4809      	ldr	r0, [pc, #36]	; (80010a4 <PowerOn+0x28>)
 8001080:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001084:	f000 f976 	bl	8001374 <GPIO_ResetBits>
  /*** cable plugged-in ? ***/
  USB_Cable_Config(ENABLE);

  /*** CNTR_PWDN = 0 ***/
  wRegVal = CNTR_FRES;
  _SetCNTR(wRegVal);
 8001088:	4b07      	ldr	r3, [pc, #28]	; (80010a8 <PowerOn+0x2c>)
 800108a:	2201      	movs	r2, #1
 800108c:	601a      	str	r2, [r3, #0]

  /*** CNTR_FRES = 0 ***/
  wInterrupt_Mask = 0;
  _SetCNTR(wInterrupt_Mask);
  /*** Clear pending interrupts ***/
  _SetISTR(0);
 800108e:	4a07      	ldr	r2, [pc, #28]	; (80010ac <PowerOn+0x30>)
  wRegVal = CNTR_FRES;
  _SetCNTR(wRegVal);

  /*** CNTR_FRES = 0 ***/
  wInterrupt_Mask = 0;
  _SetCNTR(wInterrupt_Mask);
 8001090:	2000      	movs	r0, #0
  /*** Clear pending interrupts ***/
  _SetISTR(0);
  /*** Set interrupt mask ***/
  wInterrupt_Mask = CNTR_RESETM | CNTR_SUSPM | CNTR_WKUPM | CNTR_CTRM ; //add CNTR_SOFM
 8001092:	4907      	ldr	r1, [pc, #28]	; (80010b0 <PowerOn+0x34>)
  wRegVal = CNTR_FRES;
  _SetCNTR(wRegVal);

  /*** CNTR_FRES = 0 ***/
  wInterrupt_Mask = 0;
  _SetCNTR(wInterrupt_Mask);
 8001094:	6018      	str	r0, [r3, #0]
  /*** Clear pending interrupts ***/
  _SetISTR(0);
 8001096:	6010      	str	r0, [r2, #0]
  /*** Set interrupt mask ***/
  wInterrupt_Mask = CNTR_RESETM | CNTR_SUSPM | CNTR_WKUPM | CNTR_CTRM ; //add CNTR_SOFM
 8001098:	f44f 421c 	mov.w	r2, #39936	; 0x9c00
 800109c:	800a      	strh	r2, [r1, #0]
  _SetCNTR(wInterrupt_Mask);
 800109e:	601a      	str	r2, [r3, #0]
#endif /* STM32F10X_CL */

  return USB_SUCCESS;
}
 80010a0:	bd08      	pop	{r3, pc}
 80010a2:	bf00      	nop
 80010a4:	40011000 	andmi	r1, r1, r0
 80010a8:	40005c40 	andmi	r5, r0, r0, asr #24
 80010ac:	40005c44 	andmi	r5, r0, r4, asr #24
 80010b0:	20000718 	andcs	r0, r0, r8, lsl r7

080010b4 <USB_Cable_Config>:
* Input          : None.
* Return         : Status
*******************************************************************************/
void USB_Cable_Config (FunctionalState NewState)
{
   if (NewState != DISABLE)
 80010b4:	b120      	cbz	r0, 80010c0 <USB_Cable_Config+0xc>
   {
	   /*TxDString("USB Pull-up Enabled\r\n");*/
 	  GPIO_ResetBits(USB_DISCONNECT_PORT, USB_DISCONNECT_PIN);
 80010b6:	4805      	ldr	r0, [pc, #20]	; (80010cc <USB_Cable_Config+0x18>)
 80010b8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80010bc:	f000 b95a 	b.w	8001374 <GPIO_ResetBits>
   }
   else
   {
	   /*TxDString("USB Pull-up Disabled\r\n");*/
 	  GPIO_SetBits(USB_DISCONNECT_PORT, USB_DISCONNECT_PIN);
 80010c0:	4802      	ldr	r0, [pc, #8]	; (80010cc <USB_Cable_Config+0x18>)
 80010c2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80010c6:	f000 b953 	b.w	8001370 <GPIO_SetBits>
 80010ca:	bf00      	nop
 80010cc:	40011000 	andmi	r1, r1, r0

080010d0 <PowerOff>:
* Input          : None.
* Output         : None.
* Return         : USB_SUCCESS.
*******************************************************************************/
RESULT PowerOff()
{
 80010d0:	b538      	push	{r3, r4, r5, lr}
#ifndef STM32F10X_CL
  /* disable all ints and force USB reset */
  _SetCNTR(CNTR_FRES);
 80010d2:	4d06      	ldr	r5, [pc, #24]	; (80010ec <PowerOff+0x1c>)
 80010d4:	2301      	movs	r3, #1
 80010d6:	602b      	str	r3, [r5, #0]
  /* clear interrupt status register */
  _SetISTR(0);
 80010d8:	4b05      	ldr	r3, [pc, #20]	; (80010f0 <PowerOff+0x20>)
 80010da:	2400      	movs	r4, #0
 80010dc:	601c      	str	r4, [r3, #0]
  /* Disable the Pull-Up*/
  USB_Cable_Config(DISABLE);
 80010de:	4620      	mov	r0, r4
 80010e0:	f7ff ffe8 	bl	80010b4 <USB_Cable_Config>
  /* switch-off device */
 _SetCNTR(CNTR_FRES + CNTR_PDWN);
 80010e4:	2303      	movs	r3, #3
 80010e6:	602b      	str	r3, [r5, #0]

  /* sw variables reset */
  /* ... */

  return USB_SUCCESS;
}
 80010e8:	4620      	mov	r0, r4
 80010ea:	bd38      	pop	{r3, r4, r5, pc}
 80010ec:	40005c40 	andmi	r5, r0, r0, asr #24
 80010f0:	40005c44 	andmi	r5, r0, r4, asr #24

080010f4 <UsbVcpDisconnect>:
    PowerOn();
}

void UsbVcpDisconnect(void)
{
    PowerOff();
 80010f4:	f7ff bfec 	b.w	80010d0 <PowerOff>

080010f8 <Get_SerialNum>:
*******************************************************************************/
void Get_SerialNum(void)
{
  u32 Device_Serial0, Device_Serial1, Device_Serial2;

  Device_Serial0 = *(__IO u32*)(0x1FFFF7E8);
 80010f8:	4b09      	ldr	r3, [pc, #36]	; (8001120 <Get_SerialNum+0x28>)
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void Get_SerialNum(void)
{
 80010fa:	b510      	push	{r4, lr}
  u32 Device_Serial0, Device_Serial1, Device_Serial2;

  Device_Serial0 = *(__IO u32*)(0x1FFFF7E8);
 80010fc:	6818      	ldr	r0, [r3, #0]
  Device_Serial1 = *(__IO u32*)(0x1FFFF7EC);
 80010fe:	685c      	ldr	r4, [r3, #4]
  Device_Serial2 = *(__IO u32*)(0x1FFFF7F0);
 8001100:	3308      	adds	r3, #8
 8001102:	681b      	ldr	r3, [r3, #0]

  Device_Serial0 += Device_Serial2;

  if (Device_Serial0 != 0)
 8001104:	1818      	adds	r0, r3, r0
 8001106:	d00a      	beq.n	800111e <Get_SerialNum+0x26>
  {
    IntToUnicode (Device_Serial0, &Virtual_Com_Port_StringSerial[2] , 8);
 8001108:	4906      	ldr	r1, [pc, #24]	; (8001124 <Get_SerialNum+0x2c>)
 800110a:	2208      	movs	r2, #8
 800110c:	f7ff ffa2 	bl	8001054 <IntToUnicode>
    IntToUnicode (Device_Serial1, &Virtual_Com_Port_StringSerial[18], 4);
 8001110:	4620      	mov	r0, r4
  }

}
 8001112:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  Device_Serial0 += Device_Serial2;

  if (Device_Serial0 != 0)
  {
    IntToUnicode (Device_Serial0, &Virtual_Com_Port_StringSerial[2] , 8);
    IntToUnicode (Device_Serial1, &Virtual_Com_Port_StringSerial[18], 4);
 8001116:	4904      	ldr	r1, [pc, #16]	; (8001128 <Get_SerialNum+0x30>)
 8001118:	2204      	movs	r2, #4
 800111a:	f7ff bf9b 	b.w	8001054 <IntToUnicode>
 800111e:	bd10      	pop	{r4, pc}
 8001120:	1ffff7e8 	svcne	0x00fff7e8
 8001124:	20000003 	andcs	r0, r0, r3
 8001128:	20000013 	andcs	r0, r0, r3, lsl r0

0800112c <USB_TxDByte>:
#endif



extern void USB_TxDByte(u8 dat)
{
 800112c:	b513      	push	{r0, r1, r4, lr}
 800112e:	ac02      	add	r4, sp, #8
 8001130:	f804 0d01 	strb.w	r0, [r4, #-1]!
  vu32 StartTimer;
  vu32 TimeOut;
	//TxDByte(dat);
	Delay(5); //some delay is needed when data send to USB Host by sm6787@robotis.com
 8001134:	2005      	movs	r0, #5
 8001136:	f7ff f8cb 	bl	80002d0 <Delay>

  UserToPMABufferCopy(&dat, ENDP1_TXADDR,1);
 800113a:	2201      	movs	r2, #1
 800113c:	4620      	mov	r0, r4
 800113e:	21c0      	movs	r1, #192	; 0xc0
 8001140:	f001 f87b 	bl	800223a <UserToPMABufferCopy>
	SetEPTxCount(ENDP1, 1);
 8001144:	2001      	movs	r0, #1
 8001146:	4601      	mov	r1, r0
 8001148:	f001 f986 	bl	8002458 <SetEPTxCount>
	SetEPTxValid(ENDP1);
 800114c:	2001      	movs	r0, #1
 800114e:	f001 f8e7 	bl	8002320 <SetEPTxValid>
  
}
 8001152:	b002      	add	sp, #8
 8001154:	bd10      	pop	{r4, pc}
	...

08001158 <FLASH_SetLatency>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_LATENCY(FLASH_Latency));
  
  /* Sets the Latency value */
  FLASH->ACR &= ACR_LATENCY_Mask;
 8001158:	4b04      	ldr	r3, [pc, #16]	; (800116c <FLASH_SetLatency+0x14>)
 800115a:	681a      	ldr	r2, [r3, #0]
 800115c:	f002 0238 	and.w	r2, r2, #56	; 0x38
 8001160:	601a      	str	r2, [r3, #0]
  FLASH->ACR |= FLASH_Latency;
 8001162:	681a      	ldr	r2, [r3, #0]
 8001164:	4310      	orrs	r0, r2
 8001166:	6018      	str	r0, [r3, #0]
 8001168:	4770      	bx	lr
 800116a:	bf00      	nop
 800116c:	40022000 	andmi	r2, r2, r0

08001170 <FLASH_PrefetchBufferCmd>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_PREFETCHBUFFER_STATE(FLASH_PrefetchBuffer));
  
  /* Enable or disable the Prefetch Buffer */
  FLASH->ACR &= ACR_PRFTBE_Mask;
 8001170:	4b04      	ldr	r3, [pc, #16]	; (8001184 <FLASH_PrefetchBufferCmd+0x14>)
 8001172:	681a      	ldr	r2, [r3, #0]
 8001174:	f022 0210 	bic.w	r2, r2, #16
 8001178:	601a      	str	r2, [r3, #0]
  FLASH->ACR |= FLASH_PrefetchBuffer;
 800117a:	681a      	ldr	r2, [r3, #0]
 800117c:	4310      	orrs	r0, r2
 800117e:	6018      	str	r0, [r3, #0]
 8001180:	4770      	bx	lr
 8001182:	bf00      	nop
 8001184:	40022000 	andmi	r2, r2, r0

08001188 <FLASH_Unlock>:
* Return         : None
*******************************************************************************/
void FLASH_Unlock(void)
{
  /* Authorize the FPEC Access */
  FLASH->KEYR = FLASH_KEY1;
 8001188:	4b03      	ldr	r3, [pc, #12]	; (8001198 <FLASH_Unlock+0x10>)
 800118a:	4a04      	ldr	r2, [pc, #16]	; (800119c <FLASH_Unlock+0x14>)
 800118c:	605a      	str	r2, [r3, #4]
  FLASH->KEYR = FLASH_KEY2;
 800118e:	f102 3288 	add.w	r2, r2, #2290649224	; 0x88888888
 8001192:	605a      	str	r2, [r3, #4]
 8001194:	4770      	bx	lr
 8001196:	bf00      	nop
 8001198:	40022000 	andmi	r2, r2, r0
 800119c:	45670123 	strbmi	r0, [r7, #-291]!	; 0x123

080011a0 <FLASH_Lock>:
* Return         : None
*******************************************************************************/
void FLASH_Lock(void)
{
  /* Set the Lock Bit to lock the FPEC and the FCR */
  FLASH->CR |= CR_LOCK_Set;
 80011a0:	4a02      	ldr	r2, [pc, #8]	; (80011ac <FLASH_Lock+0xc>)
 80011a2:	6913      	ldr	r3, [r2, #16]
 80011a4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80011a8:	6113      	str	r3, [r2, #16]
 80011aa:	4770      	bx	lr
 80011ac:	40022000 	andmi	r2, r2, r0

080011b0 <FLASH_ClearFlag>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_CLEAR_FLAG(FLASH_FLAG)) ;
  
  /* Clear the flags */
  FLASH->SR = FLASH_FLAG;
 80011b0:	4b01      	ldr	r3, [pc, #4]	; (80011b8 <FLASH_ClearFlag+0x8>)
 80011b2:	60d8      	str	r0, [r3, #12]
 80011b4:	4770      	bx	lr
 80011b6:	bf00      	nop
 80011b8:	40022000 	andmi	r2, r2, r0

080011bc <FLASH_GetStatus>:
*******************************************************************************/
FLASH_Status FLASH_GetStatus(void)
{
  FLASH_Status flashstatus = FLASH_COMPLETE;
  
  if((FLASH->SR & FLASH_FLAG_BSY) == FLASH_FLAG_BSY) 
 80011bc:	4b08      	ldr	r3, [pc, #32]	; (80011e0 <FLASH_GetStatus+0x24>)
 80011be:	68da      	ldr	r2, [r3, #12]
 80011c0:	07d1      	lsls	r1, r2, #31
 80011c2:	d409      	bmi.n	80011d8 <FLASH_GetStatus+0x1c>
  {
    flashstatus = FLASH_BUSY;
  }
  else 
  {  
    if(FLASH->SR & FLASH_FLAG_PGERR)
 80011c4:	68da      	ldr	r2, [r3, #12]
 80011c6:	0752      	lsls	r2, r2, #29
 80011c8:	d408      	bmi.n	80011dc <FLASH_GetStatus+0x20>
    { 
      flashstatus = FLASH_ERROR_PG;
    }
    else 
    {
      if(FLASH->SR & FLASH_FLAG_WRPRTERR)
 80011ca:	68db      	ldr	r3, [r3, #12]
 80011cc:	f013 0f10 	tst.w	r3, #16
      {
        flashstatus = FLASH_ERROR_WRP;
      }
      else
      {
        flashstatus = FLASH_COMPLETE;
 80011d0:	bf14      	ite	ne
 80011d2:	2003      	movne	r0, #3
 80011d4:	2004      	moveq	r0, #4
 80011d6:	4770      	bx	lr
{
  FLASH_Status flashstatus = FLASH_COMPLETE;
  
  if((FLASH->SR & FLASH_FLAG_BSY) == FLASH_FLAG_BSY) 
  {
    flashstatus = FLASH_BUSY;
 80011d8:	2001      	movs	r0, #1
 80011da:	4770      	bx	lr
  }
  else 
  {  
    if(FLASH->SR & FLASH_FLAG_PGERR)
    { 
      flashstatus = FLASH_ERROR_PG;
 80011dc:	2002      	movs	r0, #2
      }
    }
  }
  /* Return the Flash Status */
  return flashstatus;
}
 80011de:	4770      	bx	lr
 80011e0:	40022000 	andmi	r2, r2, r0

080011e4 <FLASH_WaitForLastOperation>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_WaitForLastOperation(u32 Timeout)
{ 
 80011e4:	b513      	push	{r0, r1, r4, lr}
 80011e6:	4604      	mov	r4, r0
  FLASH_Status status = FLASH_COMPLETE;
   
  /* Check for the Flash Status */
  status = FLASH_GetStatus();
 80011e8:	f7ff ffe8 	bl	80011bc <FLASH_GetStatus>

  /* Wait for a Flash operation to complete or a TIMEOUT to occur */
  while((status == FLASH_BUSY) && (Timeout != 0x00))
 80011ec:	2801      	cmp	r0, #1
 80011ee:	d10f      	bne.n	8001210 <FLASH_WaitForLastOperation+0x2c>
 80011f0:	b164      	cbz	r4, 800120c <FLASH_WaitForLastOperation+0x28>
* Output         : None
* Return         : None
*******************************************************************************/
static void delay(void)
{
  vu32 i = 0;
 80011f2:	2300      	movs	r3, #0
 80011f4:	9301      	str	r3, [sp, #4]

  for(i = 0xFF; i != 0; i--)
 80011f6:	23ff      	movs	r3, #255	; 0xff
 80011f8:	9301      	str	r3, [sp, #4]
 80011fa:	9b01      	ldr	r3, [sp, #4]
 80011fc:	b113      	cbz	r3, 8001204 <FLASH_WaitForLastOperation+0x20>
 80011fe:	9b01      	ldr	r3, [sp, #4]
 8001200:	3b01      	subs	r3, #1
 8001202:	e7f9      	b.n	80011f8 <FLASH_WaitForLastOperation+0x14>

  /* Wait for a Flash operation to complete or a TIMEOUT to occur */
  while((status == FLASH_BUSY) && (Timeout != 0x00))
  {
    delay();
    status = FLASH_GetStatus();
 8001204:	f7ff ffda 	bl	80011bc <FLASH_GetStatus>
    Timeout--;
 8001208:	3c01      	subs	r4, #1
 800120a:	e7ef      	b.n	80011ec <FLASH_WaitForLastOperation+0x8>
  }

  if(Timeout == 0x00 )
  {
    status = FLASH_TIMEOUT;
 800120c:	2005      	movs	r0, #5
 800120e:	e002      	b.n	8001216 <FLASH_WaitForLastOperation+0x32>
 8001210:	2c00      	cmp	r4, #0
 8001212:	bf08      	it	eq
 8001214:	2005      	moveq	r0, #5
  }

  /* Return the operation status */
  return status;
}
 8001216:	b002      	add	sp, #8
 8001218:	bd10      	pop	{r4, pc}
	...

0800121c <FLASH_ErasePage>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_ErasePage(u32 Page_Address)
{
 800121c:	b538      	push	{r3, r4, r5, lr}
 800121e:	4605      	mov	r5, r0

  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Page_Address));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(EraseTimeout);
 8001220:	f640 70ff 	movw	r0, #4095	; 0xfff
 8001224:	f7ff ffde 	bl	80011e4 <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 8001228:	2804      	cmp	r0, #4
 800122a:	d114      	bne.n	8001256 <FLASH_ErasePage+0x3a>
  { 
    /* if the previous operation is completed, proceed to erase the page */
    FLASH->CR|= CR_PER_Set;
 800122c:	4c0a      	ldr	r4, [pc, #40]	; (8001258 <FLASH_ErasePage+0x3c>)
    FLASH->AR = Page_Address; 
    FLASH->CR|= CR_STRT_Set;
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 800122e:	f640 70ff 	movw	r0, #4095	; 0xfff
  status = FLASH_WaitForLastOperation(EraseTimeout);
  
  if(status == FLASH_COMPLETE)
  { 
    /* if the previous operation is completed, proceed to erase the page */
    FLASH->CR|= CR_PER_Set;
 8001232:	6923      	ldr	r3, [r4, #16]
 8001234:	f043 0302 	orr.w	r3, r3, #2
 8001238:	6123      	str	r3, [r4, #16]
    FLASH->AR = Page_Address; 
 800123a:	6165      	str	r5, [r4, #20]
    FLASH->CR|= CR_STRT_Set;
 800123c:	6923      	ldr	r3, [r4, #16]
 800123e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001242:	6123      	str	r3, [r4, #16]
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 8001244:	f7ff ffce 	bl	80011e4 <FLASH_WaitForLastOperation>

    if(status != FLASH_BUSY)
 8001248:	2801      	cmp	r0, #1
    {
      /* if the erase operation is completed, disable the PER Bit */
      FLASH->CR &= CR_PER_Reset;
 800124a:	bf1f      	itttt	ne
 800124c:	f641 73fd 	movwne	r3, #8189	; 0x1ffd
 8001250:	6922      	ldrne	r2, [r4, #16]
 8001252:	4013      	andne	r3, r2
 8001254:	6123      	strne	r3, [r4, #16]
    }
  }
  /* Return the Erase Status */
  return status;
}
 8001256:	bd38      	pop	{r3, r4, r5, pc}
 8001258:	40022000 	andmi	r2, r2, r0

0800125c <FLASH_ProgramWord>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT. 
*******************************************************************************/
FLASH_Status FLASH_ProgramWord(u32 Address, u32 Data)
{
 800125c:	b570      	push	{r4, r5, r6, lr}
 800125e:	4606      	mov	r6, r0

  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8001260:	200f      	movs	r0, #15
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT. 
*******************************************************************************/
FLASH_Status FLASH_ProgramWord(u32 Address, u32 Data)
{
 8001262:	460d      	mov	r5, r1

  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8001264:	f7ff ffbe 	bl	80011e4 <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 8001268:	2804      	cmp	r0, #4
 800126a:	d117      	bne.n	800129c <FLASH_ProgramWord+0x40>
  {
    /* if the previous operation is completed, proceed to program the new first 
    half word */
    FLASH->CR |= CR_PG_Set;
 800126c:	4c0c      	ldr	r4, [pc, #48]	; (80012a0 <FLASH_ProgramWord+0x44>)
  
    *(vu16*)Address = (u16)Data;

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 800126e:	200f      	movs	r0, #15
  
  if(status == FLASH_COMPLETE)
  {
    /* if the previous operation is completed, proceed to program the new first 
    half word */
    FLASH->CR |= CR_PG_Set;
 8001270:	6923      	ldr	r3, [r4, #16]
 8001272:	f043 0301 	orr.w	r3, r3, #1
 8001276:	6123      	str	r3, [r4, #16]
  
    *(vu16*)Address = (u16)Data;
 8001278:	b2ab      	uxth	r3, r5
 800127a:	8033      	strh	r3, [r6, #0]

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 800127c:	f7ff ffb2 	bl	80011e4 <FLASH_WaitForLastOperation>
 
    if(status == FLASH_COMPLETE)
 8001280:	2804      	cmp	r0, #4
 8001282:	d104      	bne.n	800128e <FLASH_ProgramWord+0x32>
    {
      /* if the previous operation is completed, proceed to program the new second 
      half word */
      *(vu16*)(Address + 2) = Data >> 16;
 8001284:	0c2d      	lsrs	r5, r5, #16
 8001286:	8075      	strh	r5, [r6, #2]
    
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8001288:	200f      	movs	r0, #15
 800128a:	f7ff ffab 	bl	80011e4 <FLASH_WaitForLastOperation>
        FLASH->CR &= CR_PG_Reset;
      }
    }
    else
    {
      if (status != FLASH_BUSY)
 800128e:	2801      	cmp	r0, #1
      {
        /* Disable the PG Bit */
        FLASH->CR &= CR_PG_Reset;
 8001290:	bf1f      	itttt	ne
 8001292:	f641 73fe 	movwne	r3, #8190	; 0x1ffe
 8001296:	6922      	ldrne	r2, [r4, #16]
 8001298:	4013      	andne	r3, r2
 800129a:	6123      	strne	r3, [r4, #16]
      }
     }
  }
  /* Return the Program Status */
  return status;
}
 800129c:	bd70      	pop	{r4, r5, r6, pc}
 800129e:	bf00      	nop
 80012a0:	40022000 	andmi	r2, r2, r0

080012a4 <IWDG_WriteAccessCmd>:
void IWDG_WriteAccessCmd(u16 IWDG_WriteAccess)
{
  /* Check the parameters */
  assert_param(IS_IWDG_WRITE_ACCESS(IWDG_WriteAccess));

  IWDG->KR = IWDG_WriteAccess;
 80012a4:	4b01      	ldr	r3, [pc, #4]	; (80012ac <IWDG_WriteAccessCmd+0x8>)
 80012a6:	6018      	str	r0, [r3, #0]
 80012a8:	4770      	bx	lr
 80012aa:	bf00      	nop
 80012ac:	40003000 	andmi	r3, r0, r0

080012b0 <IWDG_SetPrescaler>:
void IWDG_SetPrescaler(u8 IWDG_Prescaler)
{
  /* Check the parameters */
  assert_param(IS_IWDG_PRESCALER(IWDG_Prescaler));

  IWDG->PR = IWDG_Prescaler;
 80012b0:	4b01      	ldr	r3, [pc, #4]	; (80012b8 <IWDG_SetPrescaler+0x8>)
 80012b2:	6058      	str	r0, [r3, #4]
 80012b4:	4770      	bx	lr
 80012b6:	bf00      	nop
 80012b8:	40003000 	andmi	r3, r0, r0

080012bc <IWDG_SetReload>:
void IWDG_SetReload(u16 Reload)
{
  /* Check the parameters */
  assert_param(IS_IWDG_RELOAD(Reload));

  IWDG->RLR = Reload;
 80012bc:	4b01      	ldr	r3, [pc, #4]	; (80012c4 <IWDG_SetReload+0x8>)
 80012be:	6098      	str	r0, [r3, #8]
 80012c0:	4770      	bx	lr
 80012c2:	bf00      	nop
 80012c4:	40003000 	andmi	r3, r0, r0

080012c8 <GPIO_Init>:
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
  
/*---------------------------- GPIO Mode Configuration -----------------------*/
  currentmode = ((u32)GPIO_InitStruct->GPIO_Mode) & ((u32)0x0F);
 80012c8:	78ca      	ldrb	r2, [r1, #3]
*                    peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 80012ca:	b5f0      	push	{r4, r5, r6, r7, lr}
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
  
/*---------------------------- GPIO Mode Configuration -----------------------*/
  currentmode = ((u32)GPIO_InitStruct->GPIO_Mode) & ((u32)0x0F);

  if ((((u32)GPIO_InitStruct->GPIO_Mode) & ((u32)0x10)) != 0x00)
 80012cc:	06d4      	lsls	r4, r2, #27
  { 
    /* Check the parameters */
    assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));
    /* Output mode */
    currentmode |= (u32)GPIO_InitStruct->GPIO_Speed;
 80012ce:	bf48      	it	mi
 80012d0:	788c      	ldrbmi	r4, [r1, #2]
  }

/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((u32)GPIO_InitStruct->GPIO_Pin & ((u32)0x00FF)) != 0x00)
 80012d2:	880d      	ldrh	r5, [r1, #0]
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
  
/*---------------------------- GPIO Mode Configuration -----------------------*/
  currentmode = ((u32)GPIO_InitStruct->GPIO_Mode) & ((u32)0x0F);
 80012d4:	f002 030f 	and.w	r3, r2, #15
  if ((((u32)GPIO_InitStruct->GPIO_Mode) & ((u32)0x10)) != 0x00)
  { 
    /* Check the parameters */
    assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));
    /* Output mode */
    currentmode |= (u32)GPIO_InitStruct->GPIO_Speed;
 80012d8:	bf48      	it	mi
 80012da:	4323      	orrmi	r3, r4
  }

/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((u32)GPIO_InitStruct->GPIO_Pin & ((u32)0x00FF)) != 0x00)
 80012dc:	f015 0fff 	tst.w	r5, #255	; 0xff
 80012e0:	d01d      	beq.n	800131e <GPIO_Init+0x56>
  {
    tmpreg = GPIOx->CRL;
 80012e2:	6801      	ldr	r1, [r0, #0]

    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 80012e4:	2400      	movs	r4, #0
    {
      pos = ((u32)0x01) << pinpos;
 80012e6:	2601      	movs	r6, #1
 80012e8:	40a6      	lsls	r6, r4
      /* Get the port pins position */
      currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 80012ea:	ea06 0705 	and.w	r7, r6, r5

      if (currentpin == pos)
 80012ee:	42b7      	cmp	r7, r6
 80012f0:	d111      	bne.n	8001316 <GPIO_Init+0x4e>
      {
        pos = pinpos << 2;
 80012f2:	ea4f 0e84 	mov.w	lr, r4, lsl #2
        /* Clear the corresponding low control register bits */
        pinmask = ((u32)0x0F) << pos;
 80012f6:	260f      	movs	r6, #15
 80012f8:	fa06 f60e 	lsl.w	r6, r6, lr
        tmpreg &= ~pinmask;
 80012fc:	ea21 0106 	bic.w	r1, r1, r6

        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);

        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 8001300:	2a28      	cmp	r2, #40	; 0x28
        /* Clear the corresponding low control register bits */
        pinmask = ((u32)0x0F) << pos;
        tmpreg &= ~pinmask;

        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 8001302:	fa03 f60e 	lsl.w	r6, r3, lr
 8001306:	ea41 0106 	orr.w	r1, r1, r6

        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 800130a:	d101      	bne.n	8001310 <GPIO_Init+0x48>
        {
          GPIOx->BRR = (((u32)0x01) << pinpos);
 800130c:	6147      	str	r7, [r0, #20]
 800130e:	e002      	b.n	8001316 <GPIO_Init+0x4e>
        }
        else
        {
          /* Set the corresponding ODR bit */
          if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 8001310:	2a48      	cmp	r2, #72	; 0x48
          {
            GPIOx->BSRR = (((u32)0x01) << pinpos);
 8001312:	bf08      	it	eq
 8001314:	6107      	streq	r7, [r0, #16]
  /* Configure the eight low port pins */
  if (((u32)GPIO_InitStruct->GPIO_Pin & ((u32)0x00FF)) != 0x00)
  {
    tmpreg = GPIOx->CRL;

    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8001316:	3401      	adds	r4, #1
 8001318:	2c08      	cmp	r4, #8
 800131a:	d1e4      	bne.n	80012e6 <GPIO_Init+0x1e>
            GPIOx->BSRR = (((u32)0x01) << pinpos);
          }
        }
      }
    }
    GPIOx->CRL = tmpreg;
 800131c:	6001      	str	r1, [r0, #0]
  }

/*---------------------------- GPIO CRH Configuration ------------------------*/
  /* Configure the eight high port pins */
  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
 800131e:	2dff      	cmp	r5, #255	; 0xff
 8001320:	d91f      	bls.n	8001362 <GPIO_Init+0x9a>
  {
    tmpreg = GPIOx->CRH;
 8001322:	6841      	ldr	r1, [r0, #4]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8001324:	2400      	movs	r4, #0
 8001326:	f104 0708 	add.w	r7, r4, #8
    {
      pos = (((u32)0x01) << (pinpos + 0x08));
 800132a:	2601      	movs	r6, #1
 800132c:	40be      	lsls	r6, r7
      /* Get the port pins position */
      currentpin = ((GPIO_InitStruct->GPIO_Pin) & pos);
 800132e:	ea06 0705 	and.w	r7, r6, r5
      if (currentpin == pos)
 8001332:	42b7      	cmp	r7, r6
 8001334:	d111      	bne.n	800135a <GPIO_Init+0x92>
      {
        pos = pinpos << 2;
 8001336:	ea4f 0e84 	mov.w	lr, r4, lsl #2
        /* Clear the corresponding high control register bits */
        pinmask = ((u32)0x0F) << pos;
 800133a:	260f      	movs	r6, #15
 800133c:	fa06 f60e 	lsl.w	r6, r6, lr
        tmpreg &= ~pinmask;
 8001340:	ea21 0106 	bic.w	r1, r1, r6

        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);

        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 8001344:	2a28      	cmp	r2, #40	; 0x28
        /* Clear the corresponding high control register bits */
        pinmask = ((u32)0x0F) << pos;
        tmpreg &= ~pinmask;

        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 8001346:	fa03 f60e 	lsl.w	r6, r3, lr
 800134a:	ea41 0106 	orr.w	r1, r1, r6

        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 800134e:	d101      	bne.n	8001354 <GPIO_Init+0x8c>
        {
          GPIOx->BRR = (((u32)0x01) << (pinpos + 0x08));
 8001350:	6147      	str	r7, [r0, #20]
 8001352:	e002      	b.n	800135a <GPIO_Init+0x92>
        }
        /* Set the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 8001354:	2a48      	cmp	r2, #72	; 0x48
        {
          GPIOx->BSRR = (((u32)0x01) << (pinpos + 0x08));
 8001356:	bf08      	it	eq
 8001358:	6107      	streq	r7, [r0, #16]
/*---------------------------- GPIO CRH Configuration ------------------------*/
  /* Configure the eight high port pins */
  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
  {
    tmpreg = GPIOx->CRH;
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 800135a:	3401      	adds	r4, #1
 800135c:	2c08      	cmp	r4, #8
 800135e:	d1e2      	bne.n	8001326 <GPIO_Init+0x5e>
        {
          GPIOx->BSRR = (((u32)0x01) << (pinpos + 0x08));
        }
      }
    }
    GPIOx->CRH = tmpreg;
 8001360:	6041      	str	r1, [r0, #4]
 8001362:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001364 <GPIO_ReadInputDataBit>:
  
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin)); 
  
  if ((GPIOx->IDR & GPIO_Pin) != (u32)Bit_RESET)
 8001364:	6883      	ldr	r3, [r0, #8]
 8001366:	4219      	tst	r1, r3
  else
  {
    bitstatus = (u8)Bit_RESET;
  }
  return bitstatus;
}
 8001368:	bf14      	ite	ne
 800136a:	2001      	movne	r0, #1
 800136c:	2000      	moveq	r0, #0
 800136e:	4770      	bx	lr

08001370 <GPIO_SetBits>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BSRR = GPIO_Pin;
 8001370:	6101      	str	r1, [r0, #16]
 8001372:	4770      	bx	lr

08001374 <GPIO_ResetBits>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BRR = GPIO_Pin;
 8001374:	6141      	str	r1, [r0, #20]
 8001376:	4770      	bx	lr

08001378 <GPIO_PinRemapConfig>:
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_PinRemapConfig(u32 GPIO_Remap, FunctionalState NewState)
{
 8001378:	b530      	push	{r4, r5, lr}

  /* Check the parameters */
  assert_param(IS_GPIO_REMAP(GPIO_Remap));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  tmpreg = AFIO->MAPR;
 800137a:	4c13      	ldr	r4, [pc, #76]	; (80013c8 <GPIO_PinRemapConfig+0x50>)

  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
  tmp = GPIO_Remap & LSB_MASK;

  if ((GPIO_Remap & (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK)) == (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK))
 800137c:	f400 1540 	and.w	r5, r0, #3145728	; 0x300000
 8001380:	f5b5 1f40 	cmp.w	r5, #3145728	; 0x300000

  /* Check the parameters */
  assert_param(IS_GPIO_REMAP(GPIO_Remap));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  tmpreg = AFIO->MAPR;
 8001384:	6863      	ldr	r3, [r4, #4]

  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
  tmp = GPIO_Remap & LSB_MASK;
 8001386:	b282      	uxth	r2, r0

  if ((GPIO_Remap & (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK)) == (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK))
 8001388:	d106      	bne.n	8001398 <GPIO_PinRemapConfig+0x20>
  {
    tmpreg &= DBGAFR_SWJCFG_MASK;
    AFIO->MAPR &= DBGAFR_SWJCFG_MASK;
 800138a:	6865      	ldr	r5, [r4, #4]
  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
  tmp = GPIO_Remap & LSB_MASK;

  if ((GPIO_Remap & (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK)) == (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK))
  {
    tmpreg &= DBGAFR_SWJCFG_MASK;
 800138c:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
    AFIO->MAPR &= DBGAFR_SWJCFG_MASK;
 8001390:	f025 6570 	bic.w	r5, r5, #251658240	; 0xf000000
 8001394:	6065      	str	r5, [r4, #4]
 8001396:	e00e      	b.n	80013b6 <GPIO_PinRemapConfig+0x3e>
  }
  else if ((GPIO_Remap & DBGAFR_NUMBITS_MASK) == DBGAFR_NUMBITS_MASK)
 8001398:	02c4      	lsls	r4, r0, #11
    tmpreg &= ~tmp1;
    tmpreg |= ~DBGAFR_SWJCFG_MASK;
  }
  else
  {
    tmpreg &= ~(tmp << ((GPIO_Remap >> 0x15)*0x10));
 800139a:	bf55      	itete	pl
 800139c:	0d44      	lsrpl	r4, r0, #21
    tmpreg &= DBGAFR_SWJCFG_MASK;
    AFIO->MAPR &= DBGAFR_SWJCFG_MASK;
  }
  else if ((GPIO_Remap & DBGAFR_NUMBITS_MASK) == DBGAFR_NUMBITS_MASK)
  {
    tmp1 = ((u32)0x03) << tmpmask;
 800139e:	2403      	movmi	r4, #3
    tmpreg &= ~tmp1;
    tmpreg |= ~DBGAFR_SWJCFG_MASK;
  }
  else
  {
    tmpreg &= ~(tmp << ((GPIO_Remap >> 0x15)*0x10));
 80013a0:	0124      	lslpl	r4, r4, #4
  assert_param(IS_GPIO_REMAP(GPIO_Remap));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  tmpreg = AFIO->MAPR;

  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
 80013a2:	f3c0 4503 	ubfxmi	r5, r0, #16, #4
    tmpreg &= DBGAFR_SWJCFG_MASK;
    AFIO->MAPR &= DBGAFR_SWJCFG_MASK;
  }
  else if ((GPIO_Remap & DBGAFR_NUMBITS_MASK) == DBGAFR_NUMBITS_MASK)
  {
    tmp1 = ((u32)0x03) << tmpmask;
 80013a6:	bf4c      	ite	mi
 80013a8:	40ac      	lslmi	r4, r5
    tmpreg &= ~tmp1;
    tmpreg |= ~DBGAFR_SWJCFG_MASK;
  }
  else
  {
    tmpreg &= ~(tmp << ((GPIO_Remap >> 0x15)*0x10));
 80013aa:	fa02 f404 	lslpl.w	r4, r2, r4
 80013ae:	ea23 0304 	bic.w	r3, r3, r4
    tmpreg |= ~DBGAFR_SWJCFG_MASK;
 80013b2:	f043 6370 	orr.w	r3, r3, #251658240	; 0xf000000
  }

  if (NewState != DISABLE)
 80013b6:	b119      	cbz	r1, 80013c0 <GPIO_PinRemapConfig+0x48>
  {
    tmpreg |= (tmp << ((GPIO_Remap >> 0x15)*0x10));
 80013b8:	0d40      	lsrs	r0, r0, #21
 80013ba:	0100      	lsls	r0, r0, #4
 80013bc:	4082      	lsls	r2, r0
 80013be:	4313      	orrs	r3, r2
  }

  AFIO->MAPR = tmpreg;
 80013c0:	4a01      	ldr	r2, [pc, #4]	; (80013c8 <GPIO_PinRemapConfig+0x50>)
 80013c2:	6053      	str	r3, [r2, #4]
 80013c4:	bd30      	pop	{r4, r5, pc}
 80013c6:	bf00      	nop
 80013c8:	40010000 	andmi	r0, r1, r0

080013cc <NVIC_PriorityGroupConfig>:
{
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(NVIC_PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to NVIC_PriorityGroup value */
  SCB->AIRCR = AIRCR_VECTKEY_MASK | NVIC_PriorityGroup;
 80013cc:	f040 60bf 	orr.w	r0, r0, #100139008	; 0x5f80000
 80013d0:	4b02      	ldr	r3, [pc, #8]	; (80013dc <NVIC_PriorityGroupConfig+0x10>)
 80013d2:	f440 3000 	orr.w	r0, r0, #131072	; 0x20000
 80013d6:	60d8      	str	r0, [r3, #12]
 80013d8:	4770      	bx	lr
 80013da:	bf00      	nop
 80013dc:	e000ed00 	and	lr, r0, r0, lsl #26

080013e0 <NVIC_Init>:
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_IRQ_CHANNEL(NVIC_InitStruct->NVIC_IRQChannel));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 80013e0:	78c2      	ldrb	r2, [r0, #3]
*                    specified NVIC peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 80013e2:	b530      	push	{r4, r5, lr}
 80013e4:	7803      	ldrb	r3, [r0, #0]
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_IRQ_CHANNEL(NVIC_InitStruct->NVIC_IRQChannel));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 80013e6:	b372      	cbz	r2, 8001446 <NVIC_Init+0x66>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - (SCB->AIRCR & (u32)0x700))>> 0x08;
 80013e8:	4a1c      	ldr	r2, [pc, #112]	; (800145c <NVIC_Init+0x7c>)
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;

    tmppriority = tmppriority << 0x04;
    tmppriority = ((u32)tmppriority) << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
 80013ea:	f003 0503 	and.w	r5, r3, #3
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - (SCB->AIRCR & (u32)0x700))>> 0x08;
 80013ee:	68d4      	ldr	r4, [r2, #12]
    tmppre = (0x4 - tmppriority);
    tmpsub = tmpsub >> tmppriority;
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 80013f0:	7842      	ldrb	r2, [r0, #1]
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - (SCB->AIRCR & (u32)0x700))>> 0x08;
 80013f2:	43e4      	mvns	r4, r4
 80013f4:	f3c4 2402 	ubfx	r4, r4, #8, #3
    tmppre = (0x4 - tmppriority);
 80013f8:	f1c4 0104 	rsb	r1, r4, #4
    tmpsub = tmpsub >> tmppriority;
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 80013fc:	fa02 f101 	lsl.w	r1, r2, r1
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - (SCB->AIRCR & (u32)0x700))>> 0x08;
    tmppre = (0x4 - tmppriority);
    tmpsub = tmpsub >> tmppriority;
 8001400:	220f      	movs	r2, #15
 8001402:	40e2      	lsrs	r2, r4
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;
 8001404:	7884      	ldrb	r4, [r0, #2]
 8001406:	f003 03fc 	and.w	r3, r3, #252	; 0xfc
 800140a:	4022      	ands	r2, r4
 800140c:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 8001410:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
 8001414:	430a      	orrs	r2, r1

    tmppriority = tmppriority << 0x04;
    tmppriority = ((u32)tmppriority) << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
    
    tmpreg = NVIC->IPR[(NVIC_InitStruct->NVIC_IRQChannel >> 0x02)];
 8001416:	f8d3 4300 	ldr.w	r4, [r3, #768]	; 0x300
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;

    tmppriority = tmppriority << 0x04;
    tmppriority = ((u32)tmppriority) << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
 800141a:	00ed      	lsls	r5, r5, #3
    tmpsub = tmpsub >> tmppriority;
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;

    tmppriority = tmppriority << 0x04;
 800141c:	0112      	lsls	r2, r2, #4
    tmppriority = ((u32)tmppriority) << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
    
    tmpreg = NVIC->IPR[(NVIC_InitStruct->NVIC_IRQChannel >> 0x02)];
    tmpmask = (u32)0xFF << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
 800141e:	21ff      	movs	r1, #255	; 0xff
 8001420:	40a9      	lsls	r1, r5
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;

    tmppriority = tmppriority << 0x04;
    tmppriority = ((u32)tmppriority) << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
 8001422:	40aa      	lsls	r2, r5
    
    tmpreg = NVIC->IPR[(NVIC_InitStruct->NVIC_IRQChannel >> 0x02)];
    tmpmask = (u32)0xFF << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
    tmpreg &= ~tmpmask;
 8001424:	ea24 0401 	bic.w	r4, r4, r1
    tmppriority &= tmpmask;  
 8001428:	400a      	ands	r2, r1
    tmpreg |= tmppriority;
 800142a:	4322      	orrs	r2, r4

    NVIC->IPR[(NVIC_InitStruct->NVIC_IRQChannel >> 0x02)] = tmpreg;
 800142c:	f8c3 2300 	str.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[(NVIC_InitStruct->NVIC_IRQChannel >> 0x05)] =
 8001430:	7803      	ldrb	r3, [r0, #0]
      (u32)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (u8)0x1F);
 8001432:	2201      	movs	r2, #1
    tmpreg |= tmppriority;

    NVIC->IPR[(NVIC_InitStruct->NVIC_IRQChannel >> 0x02)] = tmpreg;
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[(NVIC_InitStruct->NVIC_IRQChannel >> 0x05)] =
 8001434:	0959      	lsrs	r1, r3, #5
      (u32)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (u8)0x1F);
 8001436:	f003 031f 	and.w	r3, r3, #31
 800143a:	fa02 f303 	lsl.w	r3, r2, r3
    tmpreg |= tmppriority;

    NVIC->IPR[(NVIC_InitStruct->NVIC_IRQChannel >> 0x02)] = tmpreg;
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[(NVIC_InitStruct->NVIC_IRQChannel >> 0x05)] =
 800143e:	4a08      	ldr	r2, [pc, #32]	; (8001460 <NVIC_Init+0x80>)
 8001440:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 8001444:	bd30      	pop	{r4, r5, pc}
      (u32)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (u8)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[(NVIC_InitStruct->NVIC_IRQChannel >> 0x05)] =
 8001446:	095a      	lsrs	r2, r3, #5
      (u32)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (u8)0x1F);
 8001448:	2101      	movs	r1, #1
 800144a:	f003 031f 	and.w	r3, r3, #31
 800144e:	4099      	lsls	r1, r3
      (u32)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (u8)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[(NVIC_InitStruct->NVIC_IRQChannel >> 0x05)] =
 8001450:	f102 0320 	add.w	r3, r2, #32
 8001454:	4a02      	ldr	r2, [pc, #8]	; (8001460 <NVIC_Init+0x80>)
 8001456:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 800145a:	bd30      	pop	{r4, r5, pc}
 800145c:	e000ed00 	and	lr, r0, r0, lsl #26
 8001460:	e000e100 	and	lr, r0, r0, lsl #2

08001464 <NVIC_SetVectorTable>:
{ 
  /* Check the parameters */
  assert_param(IS_NVIC_VECTTAB(NVIC_VectTab));
  assert_param(IS_NVIC_OFFSET(Offset));  
   
  SCB->VTOR = NVIC_VectTab | (Offset & (u32)0x1FFFFF80);
 8001464:	f021 4160 	bic.w	r1, r1, #3758096384	; 0xe0000000
 8001468:	f021 017f 	bic.w	r1, r1, #127	; 0x7f
 800146c:	4b01      	ldr	r3, [pc, #4]	; (8001474 <NVIC_SetVectorTable+0x10>)
 800146e:	4308      	orrs	r0, r1
 8001470:	6098      	str	r0, [r3, #8]
 8001472:	4770      	bx	lr
 8001474:	e000ed00 	and	lr, r0, r0, lsl #26

08001478 <NVIC_GenerateSystemReset>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_GenerateSystemReset(void)
{
 8001478:	b508      	push	{r3, lr}
  SCB->AIRCR = AIRCR_VECTKEY_MASK | (u32)0x04;
 800147a:	4a03      	ldr	r2, [pc, #12]	; (8001488 <NVIC_GenerateSystemReset+0x10>)
 800147c:	4b03      	ldr	r3, [pc, #12]	; (800148c <NVIC_GenerateSystemReset+0x14>)
 800147e:	60da      	str	r2, [r3, #12]
  __DSB();                                                                             /* Ensure completion of memory access */
 8001480:	f7fe fe61 	bl	8000146 <__DSB>
    while(1);
 8001484:	e7fe      	b.n	8001484 <NVIC_GenerateSystemReset+0xc>
 8001486:	bf00      	nop
 8001488:	05fa0004 	ldrbeq	r0, [sl, #4]!
 800148c:	e000ed00 	and	lr, r0, r0, lsl #26

08001490 <RCC_DeInit>:
* Return         : None
*******************************************************************************/
void RCC_DeInit(void)
{
  /* Set HSION bit */
  RCC->CR |= (u32)0x00000001;
 8001490:	4b0c      	ldr	r3, [pc, #48]	; (80014c4 <RCC_DeInit+0x34>)
 8001492:	681a      	ldr	r2, [r3, #0]
 8001494:	f042 0201 	orr.w	r2, r2, #1
 8001498:	601a      	str	r2, [r3, #0]

  /* Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], ADCPRE[1:0] and MCO[2:0] bits */
  RCC->CFGR &= (u32)0xF8FF0000;
 800149a:	6859      	ldr	r1, [r3, #4]
 800149c:	4a0a      	ldr	r2, [pc, #40]	; (80014c8 <RCC_DeInit+0x38>)
 800149e:	400a      	ands	r2, r1
 80014a0:	605a      	str	r2, [r3, #4]
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (u32)0xFEF6FFFF;
 80014a2:	681a      	ldr	r2, [r3, #0]
 80014a4:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 80014a8:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80014ac:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (u32)0xFFFBFFFF;
 80014ae:	681a      	ldr	r2, [r3, #0]
 80014b0:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80014b4:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL[3:0] and USBPRE bits */
  RCC->CFGR &= (u32)0xFF80FFFF;
 80014b6:	685a      	ldr	r2, [r3, #4]
 80014b8:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 80014bc:	605a      	str	r2, [r3, #4]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 80014be:	2200      	movs	r2, #0
 80014c0:	609a      	str	r2, [r3, #8]
 80014c2:	4770      	bx	lr
 80014c4:	40021000 	andmi	r1, r2, r0
 80014c8:	f8ff0000 			; <UNDEFINED> instruction: 0xf8ff0000

080014cc <RCC_HSEConfig>:
  /* Check the parameters */
  assert_param(IS_RCC_HSE(RCC_HSE));

  /* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/
  /* Reset HSEON bit */
  RCC->CR &= CR_HSEON_Reset;
 80014cc:	4b0c      	ldr	r3, [pc, #48]	; (8001500 <RCC_HSEConfig+0x34>)

  /* Reset HSEBYP bit */
  RCC->CR &= CR_HSEBYP_Reset;

  /* Configure HSE (RCC_HSE_OFF is already covered by the code section above) */
  switch(RCC_HSE)
 80014ce:	f5b0 3f80 	cmp.w	r0, #65536	; 0x10000
  /* Check the parameters */
  assert_param(IS_RCC_HSE(RCC_HSE));

  /* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/
  /* Reset HSEON bit */
  RCC->CR &= CR_HSEON_Reset;
 80014d2:	681a      	ldr	r2, [r3, #0]
 80014d4:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80014d8:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= CR_HSEBYP_Reset;
 80014da:	681a      	ldr	r2, [r3, #0]
 80014dc:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80014e0:	601a      	str	r2, [r3, #0]

  /* Configure HSE (RCC_HSE_OFF is already covered by the code section above) */
  switch(RCC_HSE)
 80014e2:	d003      	beq.n	80014ec <RCC_HSEConfig+0x20>
 80014e4:	f5b0 2f80 	cmp.w	r0, #262144	; 0x40000
 80014e8:	d004      	beq.n	80014f4 <RCC_HSEConfig+0x28>
 80014ea:	4770      	bx	lr
  {
    case RCC_HSE_ON:
      /* Set HSEON bit */
      RCC->CR |= CR_HSEON_Set;
 80014ec:	681a      	ldr	r2, [r3, #0]
 80014ee:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80014f2:	e002      	b.n	80014fa <RCC_HSEConfig+0x2e>
      break;
      
    case RCC_HSE_Bypass:
      /* Set HSEBYP and HSEON bits */
      RCC->CR |= CR_HSEBYP_Set | CR_HSEON_Set;
 80014f4:	681a      	ldr	r2, [r3, #0]
 80014f6:	f442 22a0 	orr.w	r2, r2, #327680	; 0x50000
 80014fa:	601a      	str	r2, [r3, #0]
 80014fc:	4770      	bx	lr
 80014fe:	bf00      	nop
 8001500:	40021000 	andmi	r1, r2, r0

08001504 <RCC_PLLConfig>:

  /* Check the parameters */
  assert_param(IS_RCC_PLL_SOURCE(RCC_PLLSource));
  assert_param(IS_RCC_PLL_MUL(RCC_PLLMul));

  tmpreg = RCC->CFGR;
 8001504:	4a03      	ldr	r2, [pc, #12]	; (8001514 <RCC_PLLConfig+0x10>)
 8001506:	6853      	ldr	r3, [r2, #4]

  /* Clear PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
  tmpreg &= CFGR_PLL_Mask;
 8001508:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 800150c:	4319      	orrs	r1, r3

  /* Set the PLL configuration bits */
  tmpreg |= RCC_PLLSource | RCC_PLLMul;
 800150e:	4308      	orrs	r0, r1

  /* Store the new value */
  RCC->CFGR = tmpreg;
 8001510:	6050      	str	r0, [r2, #4]
 8001512:	4770      	bx	lr
 8001514:	40021000 	andmi	r1, r2, r0

08001518 <RCC_PLLCmd>:
void RCC_PLLCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) CR_PLLON_BB = (u32)NewState;
 8001518:	4b01      	ldr	r3, [pc, #4]	; (8001520 <RCC_PLLCmd+0x8>)
 800151a:	6018      	str	r0, [r3, #0]
 800151c:	4770      	bx	lr
 800151e:	bf00      	nop
 8001520:	42420060 	submi	r0, r2, #96	; 0x60

08001524 <RCC_SYSCLKConfig>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_SYSCLK_SOURCE(RCC_SYSCLKSource));

  tmpreg = RCC->CFGR;
 8001524:	4a03      	ldr	r2, [pc, #12]	; (8001534 <RCC_SYSCLKConfig+0x10>)
 8001526:	6853      	ldr	r3, [r2, #4]

  /* Clear SW[1:0] bits */
  tmpreg &= CFGR_SW_Mask;
 8001528:	f023 0303 	bic.w	r3, r3, #3

  /* Set SW[1:0] bits according to RCC_SYSCLKSource value */
  tmpreg |= RCC_SYSCLKSource;
 800152c:	4318      	orrs	r0, r3

  /* Store the new value */
  RCC->CFGR = tmpreg;
 800152e:	6050      	str	r0, [r2, #4]
 8001530:	4770      	bx	lr
 8001532:	bf00      	nop
 8001534:	40021000 	andmi	r1, r2, r0

08001538 <RCC_GetSYSCLKSource>:
*                       - 0x04: HSE used as system clock
*                       - 0x08: PLL used as system clock
*******************************************************************************/
u8 RCC_GetSYSCLKSource(void)
{
  return ((u8)(RCC->CFGR & CFGR_SWS_Mask));
 8001538:	4b02      	ldr	r3, [pc, #8]	; (8001544 <RCC_GetSYSCLKSource+0xc>)
 800153a:	6858      	ldr	r0, [r3, #4]
}
 800153c:	f000 000c 	and.w	r0, r0, #12
 8001540:	4770      	bx	lr
 8001542:	bf00      	nop
 8001544:	40021000 	andmi	r1, r2, r0

08001548 <RCC_HCLKConfig>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_HCLK(RCC_SYSCLK));

  tmpreg = RCC->CFGR;
 8001548:	4a03      	ldr	r2, [pc, #12]	; (8001558 <RCC_HCLKConfig+0x10>)
 800154a:	6853      	ldr	r3, [r2, #4]

  /* Clear HPRE[3:0] bits */
  tmpreg &= CFGR_HPRE_Reset_Mask;
 800154c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0

  /* Set HPRE[3:0] bits according to RCC_SYSCLK value */
  tmpreg |= RCC_SYSCLK;
 8001550:	4318      	orrs	r0, r3

  /* Store the new value */
  RCC->CFGR = tmpreg;
 8001552:	6050      	str	r0, [r2, #4]
 8001554:	4770      	bx	lr
 8001556:	bf00      	nop
 8001558:	40021000 	andmi	r1, r2, r0

0800155c <RCC_PCLK1Config>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));

  tmpreg = RCC->CFGR;
 800155c:	4a03      	ldr	r2, [pc, #12]	; (800156c <RCC_PCLK1Config+0x10>)
 800155e:	6853      	ldr	r3, [r2, #4]

  /* Clear PPRE1[2:0] bits */
  tmpreg &= CFGR_PPRE1_Reset_Mask;
 8001560:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700

  /* Set PPRE1[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK;
 8001564:	4318      	orrs	r0, r3

  /* Store the new value */
  RCC->CFGR = tmpreg;
 8001566:	6050      	str	r0, [r2, #4]
 8001568:	4770      	bx	lr
 800156a:	bf00      	nop
 800156c:	40021000 	andmi	r1, r2, r0

08001570 <RCC_PCLK2Config>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));

  tmpreg = RCC->CFGR;
 8001570:	4a03      	ldr	r2, [pc, #12]	; (8001580 <RCC_PCLK2Config+0x10>)
 8001572:	6853      	ldr	r3, [r2, #4]

  /* Clear PPRE2[2:0] bits */
  tmpreg &= CFGR_PPRE2_Reset_Mask;
 8001574:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800

  /* Set PPRE2[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK << 3;
 8001578:	ea43 00c0 	orr.w	r0, r3, r0, lsl #3

  /* Store the new value */
  RCC->CFGR = tmpreg;
 800157c:	6050      	str	r0, [r2, #4]
 800157e:	4770      	bx	lr
 8001580:	40021000 	andmi	r1, r2, r0

08001584 <RCC_USBCLKConfig>:
void RCC_USBCLKConfig(u32 RCC_USBCLKSource)
{
  /* Check the parameters */
  assert_param(IS_RCC_USBCLK_SOURCE(RCC_USBCLKSource));

  *(vu32 *) CFGR_USBPRE_BB = RCC_USBCLKSource;
 8001584:	4b01      	ldr	r3, [pc, #4]	; (800158c <RCC_USBCLKConfig+0x8>)
 8001586:	6018      	str	r0, [r3, #0]
 8001588:	4770      	bx	lr
 800158a:	bf00      	nop
 800158c:	424200d8 	submi	r0, r2, #216	; 0xd8

08001590 <RCC_GetClocksFreq>:
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
  u32 tmp = 0, pllmull = 0, pllsource = 0, presc = 0;

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & CFGR_SWS_Mask;
 8001590:	4a1c      	ldr	r2, [pc, #112]	; (8001604 <RCC_GetClocksFreq+0x74>)
*                    will hold the clocks frequencies.
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 8001592:	b510      	push	{r4, lr}
  u32 tmp = 0, pllmull = 0, pllsource = 0, presc = 0;

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & CFGR_SWS_Mask;
 8001594:	6853      	ldr	r3, [r2, #4]
 8001596:	f003 030c 	and.w	r3, r3, #12

  switch (tmp)
 800159a:	2b04      	cmp	r3, #4
 800159c:	d001      	beq.n	80015a2 <RCC_GetClocksFreq+0x12>
 800159e:	2b08      	cmp	r3, #8
 80015a0:	d001      	beq.n	80015a6 <RCC_GetClocksFreq+0x16>
    case 0x00:  /* HSI used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSI_Value;
      break;

    case 0x04:  /* HSE used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSE_Value;
 80015a2:	4b19      	ldr	r3, [pc, #100]	; (8001608 <RCC_GetClocksFreq+0x78>)
 80015a4:	e00e      	b.n	80015c4 <RCC_GetClocksFreq+0x34>
      break;

    case 0x08:  /* PLL used as system clock */
      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & CFGR_PLLMull_Mask;
 80015a6:	6853      	ldr	r3, [r2, #4]
      pllmull = ( pllmull >> 18) + 2;

      pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;
 80015a8:	6851      	ldr	r1, [r2, #4]
      break;

    case 0x08:  /* PLL used as system clock */
      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & CFGR_PLLMull_Mask;
      pllmull = ( pllmull >> 18) + 2;
 80015aa:	f3c3 4383 	ubfx	r3, r3, #18, #4

      pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;

      if (pllsource == 0x00)
 80015ae:	03cc      	lsls	r4, r1, #15
      break;

    case 0x08:  /* PLL used as system clock */
      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & CFGR_PLLMull_Mask;
      pllmull = ( pllmull >> 18) + 2;
 80015b0:	f103 0302 	add.w	r3, r3, #2

      pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;

      if (pllsource == 0x00)
 80015b4:	d502      	bpl.n	80015bc <RCC_GetClocksFreq+0x2c>
        RCC_Clocks->SYSCLK_Frequency = (HSI_Value >> 1) * pllmull;
      }
      else
      {/* HSE selected as PLL clock entry */

        if ((RCC->CFGR & CFGR_PLLXTPRE_Mask) != (u32)RESET)
 80015b6:	6851      	ldr	r1, [r2, #4]
 80015b8:	0389      	lsls	r1, r1, #14
 80015ba:	d501      	bpl.n	80015c0 <RCC_GetClocksFreq+0x30>
        {/* HSE oscillator clock divided by 2 */

          RCC_Clocks->SYSCLK_Frequency = (HSE_Value >> 1) * pllmull;
 80015bc:	4913      	ldr	r1, [pc, #76]	; (800160c <RCC_GetClocksFreq+0x7c>)
 80015be:	e000      	b.n	80015c2 <RCC_GetClocksFreq+0x32>
        }
        else
        {
          RCC_Clocks->SYSCLK_Frequency = HSE_Value * pllmull;
 80015c0:	4911      	ldr	r1, [pc, #68]	; (8001608 <RCC_GetClocksFreq+0x78>)
 80015c2:	434b      	muls	r3, r1
 80015c4:	6003      	str	r3, [r0, #0]
      break;
  }

  /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & CFGR_HPRE_Set_Mask;
 80015c6:	6853      	ldr	r3, [r2, #4]
  tmp = tmp >> 4;
  presc = APBAHBPrescTable[tmp];
 80015c8:	4911      	ldr	r1, [pc, #68]	; (8001610 <RCC_GetClocksFreq+0x80>)
  }

  /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & CFGR_HPRE_Set_Mask;
  tmp = tmp >> 4;
 80015ca:	f3c3 1303 	ubfx	r3, r3, #4, #4
  presc = APBAHBPrescTable[tmp];

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 80015ce:	5ccc      	ldrb	r4, [r1, r3]
 80015d0:	6803      	ldr	r3, [r0, #0]
 80015d2:	40e3      	lsrs	r3, r4
 80015d4:	6043      	str	r3, [r0, #4]

  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE1_Set_Mask;
 80015d6:	6854      	ldr	r4, [r2, #4]
  tmp = tmp >> 8;
 80015d8:	f3c4 2402 	ubfx	r4, r4, #8, #3
  presc = APBAHBPrescTable[tmp];

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 80015dc:	5d0c      	ldrb	r4, [r1, r4]
 80015de:	fa23 f404 	lsr.w	r4, r3, r4
 80015e2:	6084      	str	r4, [r0, #8]

  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE2_Set_Mask;
 80015e4:	6854      	ldr	r4, [r2, #4]
  tmp = tmp >> 11;
 80015e6:	f3c4 24c2 	ubfx	r4, r4, #11, #3
  presc = APBAHBPrescTable[tmp];

  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 80015ea:	5d0c      	ldrb	r4, [r1, r4]
 80015ec:	40e3      	lsrs	r3, r4
 80015ee:	60c3      	str	r3, [r0, #12]

  /* Get ADCCLK prescaler */
  tmp = RCC->CFGR & CFGR_ADCPRE_Set_Mask;
 80015f0:	6852      	ldr	r2, [r2, #4]
  tmp = tmp >> 14;
 80015f2:	f3c2 3281 	ubfx	r2, r2, #14, #2
  presc = ADCPrescTable[tmp];
 80015f6:	440a      	add	r2, r1
 80015f8:	7c12      	ldrb	r2, [r2, #16]

  /* ADCCLK clock frequency */
  RCC_Clocks->ADCCLK_Frequency = RCC_Clocks->PCLK2_Frequency / presc;
 80015fa:	fbb3 f3f2 	udiv	r3, r3, r2
 80015fe:	6103      	str	r3, [r0, #16]
 8001600:	bd10      	pop	{r4, pc}
 8001602:	bf00      	nop
 8001604:	40021000 	andmi	r1, r2, r0
 8001608:	007a1200 	rsbseq	r1, sl, r0, lsl #4
 800160c:	003d0900 	eorseq	r0, sp, r0, lsl #18
 8001610:	08002753 	stmdaeq	r0, {r0, r1, r4, r6, r8, r9, sl, sp}

08001614 <RCC_APB2PeriphClockCmd>:
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_APB2PeriphClockCmd(u32 RCC_APB2Periph, FunctionalState NewState)
{
 8001614:	4b04      	ldr	r3, [pc, #16]	; (8001628 <RCC_APB2PeriphClockCmd+0x14>)
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 8001616:	699a      	ldr	r2, [r3, #24]
{
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8001618:	b109      	cbz	r1, 800161e <RCC_APB2PeriphClockCmd+0xa>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 800161a:	4310      	orrs	r0, r2
 800161c:	e001      	b.n	8001622 <RCC_APB2PeriphClockCmd+0xe>
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
 800161e:	ea22 0000 	bic.w	r0, r2, r0
 8001622:	6198      	str	r0, [r3, #24]
 8001624:	4770      	bx	lr
 8001626:	bf00      	nop
 8001628:	40021000 	andmi	r1, r2, r0

0800162c <RCC_APB1PeriphClockCmd>:
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_APB1PeriphClockCmd(u32 RCC_APB1Periph, FunctionalState NewState)
{
 800162c:	4b04      	ldr	r3, [pc, #16]	; (8001640 <RCC_APB1PeriphClockCmd+0x14>)
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 800162e:	69da      	ldr	r2, [r3, #28]
{
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8001630:	b109      	cbz	r1, 8001636 <RCC_APB1PeriphClockCmd+0xa>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 8001632:	4310      	orrs	r0, r2
 8001634:	e001      	b.n	800163a <RCC_APB1PeriphClockCmd+0xe>
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
 8001636:	ea22 0000 	bic.w	r0, r2, r0
 800163a:	61d8      	str	r0, [r3, #28]
 800163c:	4770      	bx	lr
 800163e:	bf00      	nop
 8001640:	40021000 	andmi	r1, r2, r0

08001644 <RCC_APB2PeriphResetCmd>:
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_APB2PeriphResetCmd(u32 RCC_APB2Periph, FunctionalState NewState)
{
 8001644:	4b04      	ldr	r3, [pc, #16]	; (8001658 <RCC_APB2PeriphResetCmd+0x14>)
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
 8001646:	68da      	ldr	r2, [r3, #12]
{
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8001648:	b109      	cbz	r1, 800164e <RCC_APB2PeriphResetCmd+0xa>
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
 800164a:	4310      	orrs	r0, r2
 800164c:	e001      	b.n	8001652 <RCC_APB2PeriphResetCmd+0xe>
  }
  else
  {
    RCC->APB2RSTR &= ~RCC_APB2Periph;
 800164e:	ea22 0000 	bic.w	r0, r2, r0
 8001652:	60d8      	str	r0, [r3, #12]
 8001654:	4770      	bx	lr
 8001656:	bf00      	nop
 8001658:	40021000 	andmi	r1, r2, r0

0800165c <RCC_APB1PeriphResetCmd>:
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_APB1PeriphResetCmd(u32 RCC_APB1Periph, FunctionalState NewState)
{
 800165c:	4b04      	ldr	r3, [pc, #16]	; (8001670 <RCC_APB1PeriphResetCmd+0x14>)
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
 800165e:	691a      	ldr	r2, [r3, #16]
{
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8001660:	b109      	cbz	r1, 8001666 <RCC_APB1PeriphResetCmd+0xa>
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
 8001662:	4310      	orrs	r0, r2
 8001664:	e001      	b.n	800166a <RCC_APB1PeriphResetCmd+0xe>
  }
  else
  {
    RCC->APB1RSTR &= ~RCC_APB1Periph;
 8001666:	ea22 0000 	bic.w	r0, r2, r0
 800166a:	6118      	str	r0, [r3, #16]
 800166c:	4770      	bx	lr
 800166e:	bf00      	nop
 8001670:	40021000 	andmi	r1, r2, r0

08001674 <RCC_GetFlagStatus>:

  /* Check the parameters */
  assert_param(IS_RCC_FLAG(RCC_FLAG));

  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;
 8001674:	0942      	lsrs	r2, r0, #5

  if (tmp == 1)               /* The flag to check is in CR register */
 8001676:	2a01      	cmp	r2, #1
 8001678:	4b07      	ldr	r3, [pc, #28]	; (8001698 <RCC_GetFlagStatus+0x24>)
 800167a:	d101      	bne.n	8001680 <RCC_GetFlagStatus+0xc>
  {
    statusreg = RCC->CR;
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	e003      	b.n	8001688 <RCC_GetFlagStatus+0x14>
  }
  else if (tmp == 2)          /* The flag to check is in BDCR register */
 8001680:	2a02      	cmp	r2, #2
  {
    statusreg = RCC->BDCR;
 8001682:	bf0c      	ite	eq
 8001684:	6a1b      	ldreq	r3, [r3, #32]
  }
  else                       /* The flag to check is in CSR register */
  {
    statusreg = RCC->CSR;
 8001686:	6a5b      	ldrne	r3, [r3, #36]	; 0x24
  }

  /* Get the flag position */
  tmp = RCC_FLAG & FLAG_Mask;

  if ((statusreg & ((u32)1 << tmp)) != (u32)RESET)
 8001688:	f000 001f 	and.w	r0, r0, #31
 800168c:	fa23 f000 	lsr.w	r0, r3, r0
    bitstatus = RESET;
  }

  /* Return the flag status */
  return bitstatus;
}
 8001690:	f000 0001 	and.w	r0, r0, #1
 8001694:	4770      	bx	lr
 8001696:	bf00      	nop
 8001698:	40021000 	andmi	r1, r2, r0

0800169c <RCC_WaitForHSEStartUp>:
* Return         : An ErrorStatus enumuration value:
*                         - SUCCESS: HSE oscillator is stable and ready to use
*                         - ERROR: HSE oscillator not yet ready
*******************************************************************************/
ErrorStatus RCC_WaitForHSEStartUp(void)
{
 800169c:	b507      	push	{r0, r1, r2, lr}
  vu32 StartUpCounter = 0;
 800169e:	2300      	movs	r3, #0
 80016a0:	9301      	str	r3, [sp, #4]
  FlagStatus HSEStatus = RESET;
  
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC_GetFlagStatus(RCC_FLAG_HSERDY);
 80016a2:	2031      	movs	r0, #49	; 0x31
 80016a4:	f7ff ffe6 	bl	8001674 <RCC_GetFlagStatus>
    StartUpCounter++;  
 80016a8:	9b01      	ldr	r3, [sp, #4]
 80016aa:	3301      	adds	r3, #1
 80016ac:	9301      	str	r3, [sp, #4]
  } while((HSEStatus == RESET) && (StartUpCounter != HSEStartUp_TimeOut));
 80016ae:	b918      	cbnz	r0, 80016b8 <RCC_WaitForHSEStartUp+0x1c>
 80016b0:	9b01      	ldr	r3, [sp, #4]
 80016b2:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 80016b6:	d1f4      	bne.n	80016a2 <RCC_WaitForHSEStartUp+0x6>


  if (RCC_GetFlagStatus(RCC_FLAG_HSERDY) != RESET)
 80016b8:	2031      	movs	r0, #49	; 0x31
 80016ba:	f7ff ffdb 	bl	8001674 <RCC_GetFlagStatus>
  {
    status = ERROR;
  }  

  return (status);
}
 80016be:	3000      	adds	r0, #0
 80016c0:	bf18      	it	ne
 80016c2:	2001      	movne	r0, #1
 80016c4:	b003      	add	sp, #12
 80016c6:	f85d fb04 	ldr.w	pc, [sp], #4
	...

080016cc <RCC_ClearFlag>:
* Return         : None
*******************************************************************************/
void RCC_ClearFlag(void)
{
  /* Set RMVF bit to clear the reset flags */
  RCC->CSR |= CSR_RMVF_Set;
 80016cc:	4a02      	ldr	r2, [pc, #8]	; (80016d8 <RCC_ClearFlag+0xc>)
 80016ce:	6a53      	ldr	r3, [r2, #36]	; 0x24
 80016d0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80016d4:	6253      	str	r3, [r2, #36]	; 0x24
 80016d6:	4770      	bx	lr
 80016d8:	40021000 	andmi	r1, r2, r0

080016dc <TIM_TimeBaseInit>:
  assert_param(IS_TIM_123458_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  /* Select the Counter Mode and set the clock division */
  TIMx->CR1 &= CR1_CKD_Mask & CR1_CounterMode_Mask;
 80016dc:	8803      	ldrh	r3, [r0, #0]
 80016de:	88ca      	ldrh	r2, [r1, #6]
 80016e0:	f003 038f 	and.w	r3, r3, #143	; 0x8f
 80016e4:	8003      	strh	r3, [r0, #0]
  TIMx->CR1 |= (u32)TIM_TimeBaseInitStruct->TIM_ClockDivision |
 80016e6:	8803      	ldrh	r3, [r0, #0]
 80016e8:	b29b      	uxth	r3, r3
 80016ea:	4313      	orrs	r3, r2
 80016ec:	884a      	ldrh	r2, [r1, #2]
 80016ee:	4313      	orrs	r3, r2
 80016f0:	b29b      	uxth	r3, r3
 80016f2:	8003      	strh	r3, [r0, #0]
                TIM_TimeBaseInitStruct->TIM_CounterMode;
  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 80016f4:	888b      	ldrh	r3, [r1, #4]
 80016f6:	8583      	strh	r3, [r0, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 80016f8:	880b      	ldrh	r3, [r1, #0]
 80016fa:	8503      	strh	r3, [r0, #40]	; 0x28

  /* Generate an update event to reload the Prescaler value immediatly */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;
 80016fc:	2301      	movs	r3, #1
 80016fe:	8283      	strh	r3, [r0, #20]
    
  if (((*(u32*)&TIMx) == TIM1_BASE) || ((*(u32*)&TIMx) == TIM8_BASE))  
 8001700:	4b04      	ldr	r3, [pc, #16]	; (8001714 <TIM_TimeBaseInit+0x38>)
 8001702:	4298      	cmp	r0, r3
 8001704:	d003      	beq.n	800170e <TIM_TimeBaseInit+0x32>
 8001706:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800170a:	4298      	cmp	r0, r3
 800170c:	d101      	bne.n	8001712 <TIM_TimeBaseInit+0x36>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 800170e:	7a0b      	ldrb	r3, [r1, #8]
 8001710:	8603      	strh	r3, [r0, #48]	; 0x30
 8001712:	4770      	bx	lr
 8001714:	40012c00 	andmi	r2, r1, r0, lsl #24

08001718 <TIM_Cmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= CR1_CEN_Set;
 8001718:	8803      	ldrh	r3, [r0, #0]
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 800171a:	b119      	cbz	r1, 8001724 <TIM_Cmd+0xc>
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= CR1_CEN_Set;
 800171c:	b29b      	uxth	r3, r3
 800171e:	f043 0301 	orr.w	r3, r3, #1
 8001722:	e003      	b.n	800172c <TIM_Cmd+0x14>
  }
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= CR1_CEN_Reset;
 8001724:	f023 0301 	bic.w	r3, r3, #1
 8001728:	059b      	lsls	r3, r3, #22
 800172a:	0d9b      	lsrs	r3, r3, #22
 800172c:	8003      	strh	r3, [r0, #0]
 800172e:	4770      	bx	lr

08001730 <TIM_ITConfig>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the Interrupt sources */
    TIMx->DIER |= TIM_IT;
 8001730:	8983      	ldrh	r3, [r0, #12]
 8001732:	b29b      	uxth	r3, r3
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
  assert_param(IS_TIM_PERIPH_IT((TIMx), (TIM_IT)));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8001734:	b10a      	cbz	r2, 800173a <TIM_ITConfig+0xa>
  {
    /* Enable the Interrupt sources */
    TIMx->DIER |= TIM_IT;
 8001736:	4319      	orrs	r1, r3
 8001738:	e001      	b.n	800173e <TIM_ITConfig+0xe>
  }
  else
  {
    /* Disable the Interrupt sources */
    TIMx->DIER &= (u16)~TIM_IT;
 800173a:	ea23 0101 	bic.w	r1, r3, r1
 800173e:	8181      	strh	r1, [r0, #12]
 8001740:	4770      	bx	lr

08001742 <TIM_PrescalerConfig>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_PRESCALER_RELOAD(TIM_PSCReloadMode));

  /* Set the Prescaler value */
  TIMx->PSC = Prescaler;
 8001742:	8501      	strh	r1, [r0, #40]	; 0x28

  /* Set or reset the UG Bit */
  TIMx->EGR = TIM_PSCReloadMode;
 8001744:	8282      	strh	r2, [r0, #20]
 8001746:	4770      	bx	lr

08001748 <TIM_ClearFlag>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_CLEAR_FLAG(TIMx, TIM_FLAG));
   
  /* Clear the flags */
  TIMx->SR = (u16)~TIM_FLAG;
 8001748:	43c9      	mvns	r1, r1
 800174a:	b289      	uxth	r1, r1
 800174c:	8201      	strh	r1, [r0, #16]
 800174e:	4770      	bx	lr

08001750 <TIM_ClearITPendingBit>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_PERIPH_IT(TIMx, TIM_IT));

  /* Clear the IT pending Bit */
  TIMx->SR = (u16)~TIM_IT;
 8001750:	43c9      	mvns	r1, r1
 8001752:	b289      	uxth	r1, r1
 8001754:	8201      	strh	r1, [r0, #16]
 8001756:	4770      	bx	lr

08001758 <SysTick_SetReload>:
void SysTick_SetReload(u32 Reload)
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_RELOAD(Reload));

  SysTick->LOAD = Reload;
 8001758:	4b01      	ldr	r3, [pc, #4]	; (8001760 <SysTick_SetReload+0x8>)
 800175a:	6058      	str	r0, [r3, #4]
 800175c:	4770      	bx	lr
 800175e:	bf00      	nop
 8001760:	e000e010 	and	lr, r0, r0, lsl r0

08001764 <SysTick_CounterCmd>:
void SysTick_CounterCmd(u32 SysTick_Counter)
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_COUNTER(SysTick_Counter));

  if (SysTick_Counter == SysTick_Counter_Enable)
 8001764:	2801      	cmp	r0, #1
 8001766:	4b08      	ldr	r3, [pc, #32]	; (8001788 <SysTick_CounterCmd+0x24>)
 8001768:	d103      	bne.n	8001772 <SysTick_CounterCmd+0xe>
  {
    SysTick->CTRL |= SysTick_Counter_Enable;
 800176a:	681a      	ldr	r2, [r3, #0]
 800176c:	f042 0201 	orr.w	r2, r2, #1
 8001770:	e004      	b.n	800177c <SysTick_CounterCmd+0x18>
  }
  else if (SysTick_Counter == SysTick_Counter_Disable) 
 8001772:	3002      	adds	r0, #2
 8001774:	d104      	bne.n	8001780 <SysTick_CounterCmd+0x1c>
  {
    SysTick->CTRL &= SysTick_Counter_Disable;
 8001776:	681a      	ldr	r2, [r3, #0]
 8001778:	f022 0201 	bic.w	r2, r2, #1
 800177c:	601a      	str	r2, [r3, #0]
 800177e:	4770      	bx	lr
  }
  else /* SysTick_Counter == SysTick_Counter_Clear */
  {
    SysTick->VAL = SysTick_Counter_Clear;
 8001780:	2200      	movs	r2, #0
 8001782:	609a      	str	r2, [r3, #8]
 8001784:	4770      	bx	lr
 8001786:	bf00      	nop
 8001788:	e000e010 	and	lr, r0, r0, lsl r0

0800178c <SysTick_ITConfig>:
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void SysTick_ITConfig(FunctionalState NewState)
{
 800178c:	4b04      	ldr	r3, [pc, #16]	; (80017a0 <SysTick_ITConfig+0x14>)
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    SysTick->CTRL |= CTRL_TICKINT_Set;
 800178e:	681a      	ldr	r2, [r3, #0]
void SysTick_ITConfig(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8001790:	b110      	cbz	r0, 8001798 <SysTick_ITConfig+0xc>
  {
    SysTick->CTRL |= CTRL_TICKINT_Set;
 8001792:	f042 0202 	orr.w	r2, r2, #2
 8001796:	e001      	b.n	800179c <SysTick_ITConfig+0x10>
  }
  else
  {
    SysTick->CTRL &= CTRL_TICKINT_Reset;
 8001798:	f022 0202 	bic.w	r2, r2, #2
 800179c:	601a      	str	r2, [r3, #0]
 800179e:	4770      	bx	lr
 80017a0:	e000e010 	and	lr, r0, r0, lsl r0

080017a4 <USART_DeInit>:
*                     - USART1, USART2, USART3, UART4 or UART5.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_DeInit(USART_TypeDef* USARTx)
{
 80017a4:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));

  switch (*(u32*)&USARTx)
 80017a6:	4b22      	ldr	r3, [pc, #136]	; (8001830 <USART_DeInit+0x8c>)
 80017a8:	4298      	cmp	r0, r3
 80017aa:	d02c      	beq.n	8001806 <USART_DeInit+0x62>
 80017ac:	d808      	bhi.n	80017c0 <USART_DeInit+0x1c>
 80017ae:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
 80017b2:	4298      	cmp	r0, r3
 80017b4:	d017      	beq.n	80017e6 <USART_DeInit+0x42>
 80017b6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80017ba:	4298      	cmp	r0, r3
 80017bc:	d01b      	beq.n	80017f6 <USART_DeInit+0x52>
 80017be:	bd08      	pop	{r3, pc}
 80017c0:	4b1c      	ldr	r3, [pc, #112]	; (8001834 <USART_DeInit+0x90>)
 80017c2:	4298      	cmp	r0, r3
 80017c4:	d027      	beq.n	8001816 <USART_DeInit+0x72>
 80017c6:	f503 4368 	add.w	r3, r3, #59392	; 0xe800
 80017ca:	4298      	cmp	r0, r3
 80017cc:	d12f      	bne.n	800182e <USART_DeInit+0x8a>
  {
    case USART1_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, ENABLE);
 80017ce:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80017d2:	2101      	movs	r1, #1
 80017d4:	f7ff ff36 	bl	8001644 <RCC_APB2PeriphResetCmd>
      break;            

    default:
      break;
  }
}
 80017d8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}

  switch (*(u32*)&USARTx)
  {
    case USART1_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, DISABLE);
 80017dc:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80017e0:	2100      	movs	r1, #0
 80017e2:	f7ff bf2f 	b.w	8001644 <RCC_APB2PeriphResetCmd>
      break;

    case USART2_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, ENABLE);
 80017e6:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 80017ea:	2101      	movs	r1, #1
 80017ec:	f7ff ff36 	bl	800165c <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, DISABLE);
 80017f0:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 80017f4:	e016      	b.n	8001824 <USART_DeInit+0x80>
      break;

    case USART3_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, ENABLE);
 80017f6:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 80017fa:	2101      	movs	r1, #1
 80017fc:	f7ff ff2e 	bl	800165c <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, DISABLE);
 8001800:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8001804:	e00e      	b.n	8001824 <USART_DeInit+0x80>
      break;
    
    case UART4_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, ENABLE);
 8001806:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 800180a:	2101      	movs	r1, #1
 800180c:	f7ff ff26 	bl	800165c <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, DISABLE);
 8001810:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8001814:	e006      	b.n	8001824 <USART_DeInit+0x80>
      break;
    
    case UART5_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, ENABLE);
 8001816:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800181a:	2101      	movs	r1, #1
 800181c:	f7ff ff1e 	bl	800165c <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, DISABLE);
 8001820:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8001824:	2100      	movs	r1, #0
      break;            

    default:
      break;
  }
}
 8001826:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, DISABLE);
      break;
    
    case UART5_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, DISABLE);
 800182a:	f7ff bf17 	b.w	800165c <RCC_APB1PeriphResetCmd>
 800182e:	bd08      	pop	{r3, pc}
 8001830:	40004c00 	andmi	r4, r0, r0, lsl #24
 8001834:	40005000 	andmi	r5, r0, r0

08001838 <USART_Init>:
*                    specified USART peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8001838:	b530      	push	{r4, r5, lr}
 800183a:	460d      	mov	r5, r1
 800183c:	4604      	mov	r4, r0
  assert_param(IS_USART_PERIPH_HFC(USARTx, USART_InitStruct->USART_HardwareFlowControl));
  
  usartxbase = (*(u32*)&USARTx);

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 800183e:	8a03      	ldrh	r3, [r0, #16]
  /* Clear STOP[13:12] bits */
  tmpreg &= CR2_STOP_CLEAR_Mask;

  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit ------------*/
  /* Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (u32)USART_InitStruct->USART_StopBits;
 8001840:	88ca      	ldrh	r2, [r1, #6]
  assert_param(IS_USART_PERIPH_HFC(USARTx, USART_InitStruct->USART_HardwareFlowControl));
  
  usartxbase = (*(u32*)&USARTx);

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 8001842:	b29b      	uxth	r3, r3
  /* Clear STOP[13:12] bits */
  tmpreg &= CR2_STOP_CLEAR_Mask;
 8001844:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000

  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit ------------*/
  /* Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (u32)USART_InitStruct->USART_StopBits;
 8001848:	4313      	orrs	r3, r2
  
  /* Write to USART CR2 */
  USARTx->CR2 = (u16)tmpreg;
 800184a:	8203      	strh	r3, [r0, #16]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 800184c:	8982      	ldrh	r2, [r0, #12]

  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (u32)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 800184e:	8909      	ldrh	r1, [r1, #8]
 8001850:	88ab      	ldrh	r3, [r5, #4]
  
  /* Write to USART CR2 */
  USARTx->CR2 = (u16)tmpreg;

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 8001852:	b292      	uxth	r2, r2

  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (u32)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8001854:	430b      	orrs	r3, r1
 8001856:	8969      	ldrh	r1, [r5, #10]
  USARTx->CR2 = (u16)tmpreg;

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= CR1_CLEAR_Mask;
 8001858:	f422 52b0 	bic.w	r2, r2, #5632	; 0x1600

  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (u32)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 800185c:	430b      	orrs	r3, r1
  USARTx->CR2 = (u16)tmpreg;

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= CR1_CLEAR_Mask;
 800185e:	f022 020c 	bic.w	r2, r2, #12

  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (u32)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8001862:	4313      	orrs	r3, r2
 8001864:	b29b      	uxth	r3, r3
            USART_InitStruct->USART_Mode;

  /* Write to USART CR1 */
  USARTx->CR1 = (u16)tmpreg;
 8001866:	8183      	strh	r3, [r0, #12]

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 8001868:	8a83      	ldrh	r3, [r0, #20]
  /* Clear CTSE and RTSE bits */
  tmpreg &= CR3_CLEAR_Mask;

  /* Configure the USART HFC -------------------------------------------------*/
  /* Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 800186a:	89aa      	ldrh	r2, [r5, #12]

  /* Write to USART CR1 */
  USARTx->CR1 = (u16)tmpreg;

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 800186c:	b29b      	uxth	r3, r3
  /* Clear CTSE and RTSE bits */
  tmpreg &= CR3_CLEAR_Mask;
 800186e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
*                    specified USART peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8001872:	b087      	sub	sp, #28
  /* Clear CTSE and RTSE bits */
  tmpreg &= CR3_CLEAR_Mask;

  /* Configure the USART HFC -------------------------------------------------*/
  /* Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 8001874:	4313      	orrs	r3, r2

  /* Write to USART CR3 */
  USARTx->CR3 = (u16)tmpreg;
 8001876:	8283      	strh	r3, [r0, #20]

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 8001878:	a801      	add	r0, sp, #4
 800187a:	f7ff fe89 	bl	8001590 <RCC_GetClocksFreq>
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 800187e:	9b03      	ldr	r3, [sp, #12]
/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);
  if (usartxbase == USART1_BASE)
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 8001880:	9a04      	ldr	r2, [sp, #16]
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 8001882:	490e      	ldr	r1, [pc, #56]	; (80018bc <USART_Init+0x84>)
 8001884:	428c      	cmp	r4, r1
 8001886:	bf18      	it	ne
 8001888:	461a      	movne	r2, r3
  }

  /* Determine the integer part */
  integerdivider = ((0x19 * apbclock) / (0x04 * (USART_InitStruct->USART_BaudRate)));
 800188a:	2319      	movs	r3, #25
 800188c:	4353      	muls	r3, r2
 800188e:	682a      	ldr	r2, [r5, #0]
 8001890:	0092      	lsls	r2, r2, #2
 8001892:	fbb3 f2f2 	udiv	r2, r3, r2
  tmpreg = (integerdivider / 0x64) << 0x04;
 8001896:	2364      	movs	r3, #100	; 0x64
 8001898:	fbb2 f0f3 	udiv	r0, r2, r3
 800189c:	0100      	lsls	r0, r0, #4

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (0x64 * (tmpreg >> 0x04));
 800189e:	0901      	lsrs	r1, r0, #4
 80018a0:	fb03 2211 	mls	r2, r3, r1, r2
  tmpreg |= ((((fractionaldivider * 0x10) + 0x32) / 0x64)) & ((u8)0x0F);
 80018a4:	0112      	lsls	r2, r2, #4
 80018a6:	3232      	adds	r2, #50	; 0x32
 80018a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80018ac:	f003 030f 	and.w	r3, r3, #15
 80018b0:	4303      	orrs	r3, r0

  /* Write to USART BRR */
  USARTx->BRR = (u16)tmpreg;
 80018b2:	b29b      	uxth	r3, r3
 80018b4:	8123      	strh	r3, [r4, #8]
}
 80018b6:	b007      	add	sp, #28
 80018b8:	bd30      	pop	{r4, r5, pc}
 80018ba:	bf00      	nop
 80018bc:	40013800 	andmi	r3, r1, r0, lsl #16

080018c0 <USART_StructInit>:
* Return         : None
*******************************************************************************/
void USART_StructInit(USART_InitTypeDef* USART_InitStruct)
{
  /* USART_InitStruct members default value */
  USART_InitStruct->USART_BaudRate = 9600;
 80018c0:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 80018c4:	6003      	str	r3, [r0, #0]
  USART_InitStruct->USART_WordLength = USART_WordLength_8b;
  USART_InitStruct->USART_StopBits = USART_StopBits_1;
  USART_InitStruct->USART_Parity = USART_Parity_No ;
  USART_InitStruct->USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 80018c6:	220c      	movs	r2, #12
*******************************************************************************/
void USART_StructInit(USART_InitTypeDef* USART_InitStruct)
{
  /* USART_InitStruct members default value */
  USART_InitStruct->USART_BaudRate = 9600;
  USART_InitStruct->USART_WordLength = USART_WordLength_8b;
 80018c8:	2300      	movs	r3, #0
 80018ca:	8083      	strh	r3, [r0, #4]
  USART_InitStruct->USART_StopBits = USART_StopBits_1;
 80018cc:	80c3      	strh	r3, [r0, #6]
  USART_InitStruct->USART_Parity = USART_Parity_No ;
 80018ce:	8103      	strh	r3, [r0, #8]
  USART_InitStruct->USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 80018d0:	8142      	strh	r2, [r0, #10]
  USART_InitStruct->USART_HardwareFlowControl = USART_HardwareFlowControl_None;  
 80018d2:	8183      	strh	r3, [r0, #12]
 80018d4:	4770      	bx	lr

080018d6 <USART_Cmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= CR1_UE_Set;
 80018d6:	8983      	ldrh	r3, [r0, #12]
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80018d8:	b119      	cbz	r1, 80018e2 <USART_Cmd+0xc>
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= CR1_UE_Set;
 80018da:	b29b      	uxth	r3, r3
 80018dc:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80018e0:	e003      	b.n	80018ea <USART_Cmd+0x14>
  }
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= CR1_UE_Reset;
 80018e2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80018e6:	041b      	lsls	r3, r3, #16
 80018e8:	0c1b      	lsrs	r3, r3, #16
 80018ea:	8183      	strh	r3, [r0, #12]
 80018ec:	4770      	bx	lr

080018ee <USART_ITConfig>:
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_ITConfig(USART_TypeDef* USARTx, u16 USART_IT, FunctionalState NewState)
{
 80018ee:	b510      	push	{r4, lr}
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  usartxbase = (*(u32*)&(USARTx));

  /* Get the USART register index */
  usartreg = (((u8)USART_IT) >> 0x05);
 80018f0:	f3c1 1442 	ubfx	r4, r1, #5, #3

  /* Get the interrupt position */
  itpos = USART_IT & IT_Mask;

  itmask = (((u32)0x01) << itpos);
 80018f4:	2301      	movs	r3, #1
 80018f6:	f001 011f 	and.w	r1, r1, #31
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 80018fa:	2c01      	cmp	r4, #1
  usartreg = (((u8)USART_IT) >> 0x05);

  /* Get the interrupt position */
  itpos = USART_IT & IT_Mask;

  itmask = (((u32)0x01) << itpos);
 80018fc:	fa03 f301 	lsl.w	r3, r3, r1
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 8001900:	d101      	bne.n	8001906 <USART_ITConfig+0x18>
  {
    usartxbase += 0x0C;
 8001902:	300c      	adds	r0, #12
 8001904:	e003      	b.n	800190e <USART_ITConfig+0x20>
  }
  else if (usartreg == 0x02) /* The IT is in CR2 register */
 8001906:	2c02      	cmp	r4, #2
  {
    usartxbase += 0x10;
 8001908:	bf0c      	ite	eq
 800190a:	3010      	addeq	r0, #16
  }
  else /* The IT is in CR3 register */
  {
    usartxbase += 0x14; 
 800190c:	3014      	addne	r0, #20
  }
  if (NewState != DISABLE)
 800190e:	b112      	cbz	r2, 8001916 <USART_ITConfig+0x28>
  {
    *(vu32*)usartxbase  |= itmask;
 8001910:	6802      	ldr	r2, [r0, #0]
 8001912:	4313      	orrs	r3, r2
 8001914:	e002      	b.n	800191c <USART_ITConfig+0x2e>
  }
  else
  {
    *(vu32*)usartxbase &= ~itmask;
 8001916:	6802      	ldr	r2, [r0, #0]
 8001918:	ea22 0303 	bic.w	r3, r2, r3
 800191c:	6003      	str	r3, [r0, #0]
 800191e:	bd10      	pop	{r4, pc}

08001920 <USART_SendData>:
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DATA(Data)); 
    
  /* Transmit Data */
  USARTx->DR = (Data & (u16)0x01FF);
 8001920:	f3c1 0108 	ubfx	r1, r1, #0, #9
 8001924:	8081      	strh	r1, [r0, #4]
 8001926:	4770      	bx	lr

08001928 <USART_ReceiveData>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Receive Data */
  return (u16)(USARTx->DR & (u16)0x01FF);
 8001928:	8880      	ldrh	r0, [r0, #4]
}
 800192a:	f3c0 0008 	ubfx	r0, r0, #0, #9
 800192e:	4770      	bx	lr

08001930 <USART_GetFlagStatus>:
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_FLAG(USART_FLAG));
  assert_param(IS_USART_PERIPH_FLAG(USARTx, USART_FLAG)); /* The CTS flag is not available for UART4 and UART5 */   

  if ((USARTx->SR & USART_FLAG) != (u16)RESET)
 8001930:	8803      	ldrh	r3, [r0, #0]
 8001932:	4219      	tst	r1, r3
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 8001934:	bf14      	ite	ne
 8001936:	2001      	movne	r0, #1
 8001938:	2000      	moveq	r0, #0
 800193a:	4770      	bx	lr

0800193c <USART_ClearFlag>:
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_CLEAR_FLAG(USART_FLAG));
  assert_param(IS_USART_PERIPH_FLAG(USARTx, USART_FLAG)); /* The CTS flag is not available for UART4 and UART5 */   
   
  USARTx->SR = (u16)~USART_FLAG;
 800193c:	43c9      	mvns	r1, r1
 800193e:	b289      	uxth	r1, r1
 8001940:	8001      	strh	r1, [r0, #0]
 8001942:	4770      	bx	lr

08001944 <USART_GetITStatus>:
  usartreg = (((u8)USART_IT) >> 0x05);

  /* Get the interrupt position */
  itmask = USART_IT & IT_Mask;

  itmask = (u32)0x01 << itmask;
 8001944:	2301      	movs	r3, #1
*                       - USART_IT_PE:   Parity Error interrupt
* Output         : None
* Return         : The new state of USART_IT (SET or RESET).
*******************************************************************************/
ITStatus USART_GetITStatus(USART_TypeDef* USARTx, u16 USART_IT)
{
 8001946:	b510      	push	{r4, lr}
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_GET_IT(USART_IT));
  assert_param(IS_USART_PERIPH_IT(USARTx, USART_IT)); /* The CTS interrupt is not available for UART4 and UART5 */  
  
  /* Get the USART register index */
  usartreg = (((u8)USART_IT) >> 0x05);
 8001948:	f3c1 1442 	ubfx	r4, r1, #5, #3

  /* Get the interrupt position */
  itmask = USART_IT & IT_Mask;

  itmask = (u32)0x01 << itmask;
 800194c:	f001 021f 	and.w	r2, r1, #31
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 8001950:	429c      	cmp	r4, r3
  usartreg = (((u8)USART_IT) >> 0x05);

  /* Get the interrupt position */
  itmask = USART_IT & IT_Mask;

  itmask = (u32)0x01 << itmask;
 8001952:	fa03 f202 	lsl.w	r2, r3, r2
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 8001956:	d101      	bne.n	800195c <USART_GetITStatus+0x18>
  {
    itmask &= USARTx->CR1;
 8001958:	8983      	ldrh	r3, [r0, #12]
 800195a:	e003      	b.n	8001964 <USART_GetITStatus+0x20>
  }
  else if (usartreg == 0x02) /* The IT  is in CR2 register */
 800195c:	2c02      	cmp	r4, #2
  {
    itmask &= USARTx->CR2;
 800195e:	bf0c      	ite	eq
 8001960:	8a03      	ldrheq	r3, [r0, #16]
  }
  else /* The IT  is in CR3 register */
  {
    itmask &= USARTx->CR3;
 8001962:	8a83      	ldrhne	r3, [r0, #20]
 8001964:	b29b      	uxth	r3, r3
 8001966:	4013      	ands	r3, r2
  }
  
  bitpos = USART_IT >> 0x08;

  bitpos = (u32)0x01 << bitpos;
  bitpos &= USARTx->SR;
 8001968:	8802      	ldrh	r2, [r0, #0]
 800196a:	b292      	uxth	r2, r2

  if ((itmask != (u16)RESET)&&(bitpos != (u16)RESET))
 800196c:	b13b      	cbz	r3, 800197e <USART_GetITStatus+0x3a>
    itmask &= USARTx->CR3;
  }
  
  bitpos = USART_IT >> 0x08;

  bitpos = (u32)0x01 << bitpos;
 800196e:	0a09      	lsrs	r1, r1, #8
 8001970:	2301      	movs	r3, #1
 8001972:	408b      	lsls	r3, r1
  bitpos &= USARTx->SR;

  if ((itmask != (u16)RESET)&&(bitpos != (u16)RESET))
 8001974:	4213      	tst	r3, r2
  {
    bitstatus = SET;
 8001976:	bf14      	ite	ne
 8001978:	2001      	movne	r0, #1
 800197a:	2000      	moveq	r0, #0
 800197c:	bd10      	pop	{r4, pc}
  }
  else
  {
    bitstatus = RESET;
 800197e:	4618      	mov	r0, r3
  }
  
  return bitstatus;  
}
 8001980:	bd10      	pop	{r4, pc}
	...

08001984 <Reset_Handler>:
* Input          :
* Output         :
* Return         :
*******************************************************************************/
void Reset_Handler(void)
{
 8001984:	4668      	mov	r0, sp
 8001986:	f020 0107 	bic.w	r1, r0, #7
 800198a:	468d      	mov	sp, r1
 800198c:	b501      	push	{r0, lr}
 800198e:	4a0c      	ldr	r2, [pc, #48]	; (80019c0 <Reset_Handler+0x3c>)
 8001990:	4b0c      	ldr	r3, [pc, #48]	; (80019c4 <Reset_Handler+0x40>)

    //
    // Copy the data segment initializers from flash to SRAM.
    //
    pulSrc = &_sidata;
    for(pulDest = &_sdata; pulDest < &_edata; )
 8001992:	490d      	ldr	r1, [pc, #52]	; (80019c8 <Reset_Handler+0x44>)
 8001994:	428b      	cmp	r3, r1
 8001996:	d204      	bcs.n	80019a2 <Reset_Handler+0x1e>
    {
        *(pulDest++) = *(pulSrc++);
 8001998:	f852 1f04 	ldr.w	r1, [r2, #4]!
 800199c:	f843 1b04 	str.w	r1, [r3], #4
 80019a0:	e7f7      	b.n	8001992 <Reset_Handler+0xe>
 80019a2:	4b0a      	ldr	r3, [pc, #40]	; (80019cc <Reset_Handler+0x48>)
    }

    //
    // Zero fill the bss segment.
    //
    for(pulDest = &_sbss; pulDest < &_ebss; )
 80019a4:	4a0a      	ldr	r2, [pc, #40]	; (80019d0 <Reset_Handler+0x4c>)
 80019a6:	4293      	cmp	r3, r2
 80019a8:	d203      	bcs.n	80019b2 <Reset_Handler+0x2e>
    {
        *(pulDest++) = 0;
 80019aa:	2200      	movs	r2, #0
 80019ac:	f843 2b04 	str.w	r2, [r3], #4
 80019b0:	e7f8      	b.n	80019a4 <Reset_Handler+0x20>
    }

    //
    // Call the application's entry point.
    //
    main();
 80019b2:	f7ff f82f 	bl	8000a14 <main>
}
 80019b6:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
 80019ba:	4685      	mov	sp, r0
 80019bc:	4770      	bx	lr
 80019be:	bf00      	nop
 80019c0:	08002858 	stmdaeq	r0, {r3, r4, r6, fp, sp}
 80019c4:	20000000 	andcs	r0, r0, r0
 80019c8:	200000e4 	andcs	r0, r0, r4, ror #1
 80019cc:	200000e4 	andcs	r0, r0, r4, ror #1
 80019d0:	20000720 	andcs	r0, r0, r0, lsr #14

080019d4 <USB_Init>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void USB_Init(void)
{
  pInformation = &Device_Info;
 80019d4:	4b06      	ldr	r3, [pc, #24]	; (80019f0 <USB_Init+0x1c>)
 80019d6:	4a07      	ldr	r2, [pc, #28]	; (80019f4 <USB_Init+0x20>)
  pInformation->ControlState = 2;
  pProperty = &Device_Property;
  pUser_Standard_Requests = &User_Standard_Requests;
 80019d8:	4907      	ldr	r1, [pc, #28]	; (80019f8 <USB_Init+0x24>)
* Output         : None.
* Return         : None.
*******************************************************************************/
void USB_Init(void)
{
  pInformation = &Device_Info;
 80019da:	6013      	str	r3, [r2, #0]
  pInformation->ControlState = 2;
 80019dc:	2202      	movs	r2, #2
 80019de:	721a      	strb	r2, [r3, #8]
  pProperty = &Device_Property;
 80019e0:	4b06      	ldr	r3, [pc, #24]	; (80019fc <USB_Init+0x28>)
 80019e2:	4a07      	ldr	r2, [pc, #28]	; (8001a00 <USB_Init+0x2c>)
 80019e4:	6013      	str	r3, [r2, #0]
  pUser_Standard_Requests = &User_Standard_Requests;
 80019e6:	4a07      	ldr	r2, [pc, #28]	; (8001a04 <USB_Init+0x30>)
  /* Initialize devices one by one */
  pProperty->Init();
 80019e8:	681b      	ldr	r3, [r3, #0]
void USB_Init(void)
{
  pInformation = &Device_Info;
  pInformation->ControlState = 2;
  pProperty = &Device_Property;
  pUser_Standard_Requests = &User_Standard_Requests;
 80019ea:	6011      	str	r1, [r2, #0]
  /* Initialize devices one by one */
  pProperty->Init();
 80019ec:	4718      	bx	r3
 80019ee:	bf00      	nop
 80019f0:	200006f4 	strdcs	r0, [r0], -r4
 80019f4:	20000714 	andcs	r0, r0, r4, lsl r7
 80019f8:	200000bc 	strhcs	r0, [r0], -ip
 80019fc:	2000005c 	andcs	r0, r0, ip, asr r0
 8001a00:	200006ec 	andcs	r0, r0, ip, ror #13
 8001a04:	20000710 	andcs	r0, r0, r0, lsl r7

08001a08 <Standard_GetConfiguration>:
* Output         : None.
* Return         : Return 1 , if the request is invalid when "Length" is 0.
*                  Return "Buffer" if the "Length" is not 0.
*******************************************************************************/
u8 *Standard_GetConfiguration(u16 Length)
{
 8001a08:	b510      	push	{r4, lr}
 8001a0a:	4c06      	ldr	r4, [pc, #24]	; (8001a24 <Standard_GetConfiguration+0x1c>)
  if (Length == 0)
 8001a0c:	b918      	cbnz	r0, 8001a16 <Standard_GetConfiguration+0xe>
  {
    pInformation->Ctrl_Info.Usb_wLength =
 8001a0e:	6823      	ldr	r3, [r4, #0]
 8001a10:	2201      	movs	r2, #1
 8001a12:	821a      	strh	r2, [r3, #16]
      sizeof(pInformation->Current_Configuration);
    return 0;
 8001a14:	bd10      	pop	{r4, pc}
  }
  pUser_Standard_Requests->User_GetConfiguration();
 8001a16:	4b04      	ldr	r3, [pc, #16]	; (8001a28 <Standard_GetConfiguration+0x20>)
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	4798      	blx	r3
  return (u8 *)&pInformation->Current_Configuration;
 8001a1e:	6820      	ldr	r0, [r4, #0]
 8001a20:	300a      	adds	r0, #10
}
 8001a22:	bd10      	pop	{r4, pc}
 8001a24:	20000714 	andcs	r0, r0, r4, lsl r7
 8001a28:	20000710 	andcs	r0, r0, r0, lsl r7

08001a2c <Standard_GetInterface>:
* Output         : None.
* Return         : Return 0, if the request is invalid when "Length" is 0.
*                  Return "Buffer" if the "Length" is not 0.
*******************************************************************************/
u8 *Standard_GetInterface(u16 Length)
{
 8001a2c:	b510      	push	{r4, lr}
 8001a2e:	4c06      	ldr	r4, [pc, #24]	; (8001a48 <Standard_GetInterface+0x1c>)
  if (Length == 0)
 8001a30:	b918      	cbnz	r0, 8001a3a <Standard_GetInterface+0xe>
  {
    pInformation->Ctrl_Info.Usb_wLength =
 8001a32:	6823      	ldr	r3, [r4, #0]
 8001a34:	2201      	movs	r2, #1
 8001a36:	821a      	strh	r2, [r3, #16]
      sizeof(pInformation->Current_AlternateSetting);
    return 0;
 8001a38:	bd10      	pop	{r4, pc}
  }
  pUser_Standard_Requests->User_GetInterface();
 8001a3a:	4b04      	ldr	r3, [pc, #16]	; (8001a4c <Standard_GetInterface+0x20>)
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	689b      	ldr	r3, [r3, #8]
 8001a40:	4798      	blx	r3
  return (u8 *)&pInformation->Current_AlternateSetting;
 8001a42:	6820      	ldr	r0, [r4, #0]
 8001a44:	300c      	adds	r0, #12
}
 8001a46:	bd10      	pop	{r4, pc}
 8001a48:	20000714 	andcs	r0, r0, r4, lsl r7
 8001a4c:	20000710 	andcs	r0, r0, r0, lsl r7

08001a50 <Standard_GetStatus>:
* Output         : None.
* Return         : Return 0, if the request is at end of data block,
*                  or is invalid when "Length" is 0.
*******************************************************************************/
u8 *Standard_GetStatus(u16 Length)
{
 8001a50:	b510      	push	{r4, lr}
 8001a52:	4a20      	ldr	r2, [pc, #128]	; (8001ad4 <Standard_GetStatus+0x84>)
  if (Length == 0)
 8001a54:	b918      	cbnz	r0, 8001a5e <Standard_GetStatus+0xe>
  {
    pInformation->Ctrl_Info.Usb_wLength = 2;
 8001a56:	6813      	ldr	r3, [r2, #0]
 8001a58:	2202      	movs	r2, #2
 8001a5a:	821a      	strh	r2, [r3, #16]
    return 0;
 8001a5c:	bd10      	pop	{r4, pc}
  }

  /* Reset Status Information */
  StatusInfo.w = 0;
 8001a5e:	481e      	ldr	r0, [pc, #120]	; (8001ad8 <Standard_GetStatus+0x88>)

  if (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
 8001a60:	6814      	ldr	r4, [r2, #0]
    pInformation->Ctrl_Info.Usb_wLength = 2;
    return 0;
  }

  /* Reset Status Information */
  StatusInfo.w = 0;
 8001a62:	2300      	movs	r3, #0
 8001a64:	8003      	strh	r3, [r0, #0]

  if (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
 8001a66:	7821      	ldrb	r1, [r4, #0]
 8001a68:	4602      	mov	r2, r0
 8001a6a:	f011 017f 	ands.w	r1, r1, #127	; 0x7f
 8001a6e:	d10d      	bne.n	8001a8c <Standard_GetStatus+0x3c>
  {
    /*Get Device Status */
    u8 Feature = pInformation->Current_Feature;
 8001a70:	7a63      	ldrb	r3, [r4, #9]

    /* Remote Wakeup enabled */
    if (ValBit(Feature, 5))
 8001a72:	0699      	lsls	r1, r3, #26
    {
      SetBit(StatusInfo0, 1);
 8001a74:	bf44      	itt	mi
 8001a76:	2102      	movmi	r1, #2
 8001a78:	7001      	strbmi	r1, [r0, #0]
    {
      ClrBit(StatusInfo0, 1);
    }      

    /* Bus-powered */
    if (ValBit(Feature, 6))
 8001a7a:	f013 0f40 	tst.w	r3, #64	; 0x40
    {
      SetBit(StatusInfo0, 0);
 8001a7e:	7803      	ldrb	r3, [r0, #0]
 8001a80:	bf14      	ite	ne
 8001a82:	f043 0301 	orrne.w	r3, r3, #1
    }
    else /* Self-powered */
    {
      ClrBit(StatusInfo0, 0);
 8001a86:	f023 0301 	biceq.w	r3, r3, #1
 8001a8a:	e014      	b.n	8001ab6 <Standard_GetStatus+0x66>
    }
  }
  /*Interface Status*/
  else if (Type_Recipient == (STANDARD_REQUEST | INTERFACE_RECIPIENT))
 8001a8c:	2901      	cmp	r1, #1
 8001a8e:	d020      	beq.n	8001ad2 <Standard_GetStatus+0x82>
  {
    return (u8 *)&StatusInfo;
  }
  /*Get EndPoint Status*/
  else if (Type_Recipient == (STANDARD_REQUEST | ENDPOINT_RECIPIENT))
 8001a90:	2902      	cmp	r1, #2
 8001a92:	d11d      	bne.n	8001ad0 <Standard_GetStatus+0x80>
  {
    u8 Related_Endpoint;
    u8 wIndex0 = pInformation->USBwIndex0;
 8001a94:	7961      	ldrb	r1, [r4, #5]

    Related_Endpoint = (wIndex0 & 0x0f);
 8001a96:	f001 030f 	and.w	r3, r1, #15
 8001a9a:	009b      	lsls	r3, r3, #2
    if (ValBit(wIndex0, 7))
    {
      /* IN endpoint */
      if (_GetTxStallStatus(Related_Endpoint))
 8001a9c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001aa0:	f503 43b8 	add.w	r3, r3, #23552	; 0x5c00
  {
    u8 Related_Endpoint;
    u8 wIndex0 = pInformation->USBwIndex0;

    Related_Endpoint = (wIndex0 & 0x0f);
    if (ValBit(wIndex0, 7))
 8001aa4:	f011 0f80 	tst.w	r1, #128	; 0x80
    {
      /* IN endpoint */
      if (_GetTxStallStatus(Related_Endpoint))
 8001aa8:	681b      	ldr	r3, [r3, #0]
  {
    u8 Related_Endpoint;
    u8 wIndex0 = pInformation->USBwIndex0;

    Related_Endpoint = (wIndex0 & 0x0f);
    if (ValBit(wIndex0, 7))
 8001aaa:	d006      	beq.n	8001aba <Standard_GetStatus+0x6a>
    {
      /* IN endpoint */
      if (_GetTxStallStatus(Related_Endpoint))
 8001aac:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8001ab0:	2b10      	cmp	r3, #16
 8001ab2:	d107      	bne.n	8001ac4 <Standard_GetStatus+0x74>
      {
        SetBit(StatusInfo0, 0); /* IN Endpoint stalled */
 8001ab4:	2301      	movs	r3, #1
 8001ab6:	7013      	strb	r3, [r2, #0]
 8001ab8:	e004      	b.n	8001ac4 <Standard_GetStatus+0x74>
      }
    }
    else
    {
      /* OUT endpoint */
      if (_GetRxStallStatus(Related_Endpoint))
 8001aba:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8001abe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001ac2:	e7f6      	b.n	8001ab2 <Standard_GetStatus+0x62>
  }
  else
  {
    return NULL;
  }
  pUser_Standard_Requests->User_GetStatus();
 8001ac4:	4b05      	ldr	r3, [pc, #20]	; (8001adc <Standard_GetStatus+0x8c>)
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	691b      	ldr	r3, [r3, #16]
 8001aca:	4798      	blx	r3
  return (u8 *)&StatusInfo;
 8001acc:	4802      	ldr	r0, [pc, #8]	; (8001ad8 <Standard_GetStatus+0x88>)
 8001ace:	bd10      	pop	{r4, pc}
    }

  }
  else
  {
    return NULL;
 8001ad0:	4618      	mov	r0, r3
  }
  pUser_Standard_Requests->User_GetStatus();
  return (u8 *)&StatusInfo;
}
 8001ad2:	bd10      	pop	{r4, pc}
 8001ad4:	20000714 	andcs	r0, r0, r4, lsl r7
 8001ad8:	2000071a 	andcs	r0, r0, sl, lsl r7
 8001adc:	20000710 	andcs	r0, r0, r0, lsl r7

08001ae0 <DataStageIn>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void DataStageIn(void)
{
 8001ae0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  ENDPOINT_INFO *pEPinfo = &pInformation->Ctrl_Info;
 8001ae4:	4f23      	ldr	r7, [pc, #140]	; (8001b74 <DataStageIn+0x94>)
 8001ae6:	f8df 80a0 	ldr.w	r8, [pc, #160]	; 8001b88 <DataStageIn+0xa8>
 8001aea:	683d      	ldr	r5, [r7, #0]
  u32 save_wLength = pEPinfo->Usb_wLength;
 8001aec:	8a2b      	ldrh	r3, [r5, #16]
  u32 ControlState = pInformation->ControlState;
 8001aee:	7a2e      	ldrb	r6, [r5, #8]

  u8 *DataBuffer;
  u32 Length;

  if ((save_wLength == 0) && (ControlState == LAST_IN_DATA))
 8001af0:	b9bb      	cbnz	r3, 8001b22 <DataStageIn+0x42>
 8001af2:	2e04      	cmp	r6, #4
 8001af4:	d115      	bne.n	8001b22 <DataStageIn+0x42>
  {
    if(Data_Mul_MaxPacketSize == TRUE)
 8001af6:	4820      	ldr	r0, [pc, #128]	; (8001b78 <DataStageIn+0x98>)
 8001af8:	7802      	ldrb	r2, [r0, #0]
 8001afa:	2a01      	cmp	r2, #1
 8001afc:	d10c      	bne.n	8001b18 <DataStageIn+0x38>
    {
      /* No more data to send and empty packet */
      Send0LengthData();
 8001afe:	4a1f      	ldr	r2, [pc, #124]	; (8001b7c <DataStageIn+0x9c>)
 8001b00:	6811      	ldr	r1, [r2, #0]
 8001b02:	4a1f      	ldr	r2, [pc, #124]	; (8001b80 <DataStageIn+0xa0>)
 8001b04:	b289      	uxth	r1, r1
 8001b06:	440a      	add	r2, r1
 8001b08:	0052      	lsls	r2, r2, #1
 8001b0a:	8013      	strh	r3, [r2, #0]
 8001b0c:	8053      	strh	r3, [r2, #2]
 8001b0e:	2230      	movs	r2, #48	; 0x30
 8001b10:	f8a8 2000 	strh.w	r2, [r8]
      ControlState = LAST_IN_DATA;
      Data_Mul_MaxPacketSize = FALSE;
 8001b14:	7003      	strb	r3, [r0, #0]
 8001b16:	e029      	b.n	8001b6c <DataStageIn+0x8c>
    #ifdef STM32F10X_CL      
      PCD_EP_Read (ENDP0, 0, 0);
    #endif  /* STM32F10X_CL */ 
    
    #ifndef STM32F10X_CL 
      vSetEPTxStatus(EP_TX_STALL);
 8001b18:	2310      	movs	r3, #16
 8001b1a:	f8a8 3000 	strh.w	r3, [r8]
      Data_Mul_MaxPacketSize = FALSE;
    }
    else 
    {
      /* No more data to send so STALL the TX Status*/
      ControlState = WAIT_STATUS_OUT;
 8001b1e:	2607      	movs	r6, #7
 8001b20:	e024      	b.n	8001b6c <DataStageIn+0x8c>
    }
    
    goto Expect_Status_Out;
  }

  Length = pEPinfo->PacketSize;
 8001b22:	8aac      	ldrh	r4, [r5, #20]
  ControlState = (save_wLength <= Length) ? LAST_IN_DATA : IN_DATA;
 8001b24:	42a3      	cmp	r3, r4
 8001b26:	bf94      	ite	ls
 8001b28:	2604      	movls	r6, #4
 8001b2a:	2602      	movhi	r6, #2
  if (Length > save_wLength)
  {
    Length = save_wLength;
  }

  DataBuffer = (*pEPinfo->CopyData)(Length);
 8001b2c:	429c      	cmp	r4, r3
 8001b2e:	bf28      	it	cs
 8001b30:	461c      	movcs	r4, r3
 8001b32:	69ab      	ldr	r3, [r5, #24]
 8001b34:	4620      	mov	r0, r4
 8001b36:	4798      	blx	r3
 8001b38:	4681      	mov	r9, r0

#ifdef STM32F10X_CL
  PCD_EP_Write (ENDP0, DataBuffer, Length);
#else   
  UserToPMABufferCopy(DataBuffer, GetEPTxAddr(ENDP0), Length);
 8001b3a:	2000      	movs	r0, #0
 8001b3c:	f000 fc6c 	bl	8002418 <GetEPTxAddr>
 8001b40:	4622      	mov	r2, r4
 8001b42:	4601      	mov	r1, r0
 8001b44:	4648      	mov	r0, r9
 8001b46:	f000 fb78 	bl	800223a <UserToPMABufferCopy>
#endif /* STM32F10X_CL */ 

  SetEPTxCount(ENDP0, Length);
 8001b4a:	2000      	movs	r0, #0
 8001b4c:	4621      	mov	r1, r4
 8001b4e:	f000 fc83 	bl	8002458 <SetEPTxCount>

  pEPinfo->Usb_wLength -= Length;
 8001b52:	8a2b      	ldrh	r3, [r5, #16]
  pEPinfo->Usb_wOffset += Length;
  vSetEPTxStatus(EP_TX_VALID);

  USB_StatusOut();/* Expect the host to abort the data IN stage */
 8001b54:	f44f 5240 	mov.w	r2, #12288	; 0x3000
  UserToPMABufferCopy(DataBuffer, GetEPTxAddr(ENDP0), Length);
#endif /* STM32F10X_CL */ 

  SetEPTxCount(ENDP0, Length);

  pEPinfo->Usb_wLength -= Length;
 8001b58:	1b1b      	subs	r3, r3, r4
 8001b5a:	822b      	strh	r3, [r5, #16]
  pEPinfo->Usb_wOffset += Length;
 8001b5c:	8a6b      	ldrh	r3, [r5, #18]
 8001b5e:	4423      	add	r3, r4
 8001b60:	826b      	strh	r3, [r5, #18]
  vSetEPTxStatus(EP_TX_VALID);
 8001b62:	2330      	movs	r3, #48	; 0x30
 8001b64:	f8a8 3000 	strh.w	r3, [r8]

  USB_StatusOut();/* Expect the host to abort the data IN stage */
 8001b68:	4b06      	ldr	r3, [pc, #24]	; (8001b84 <DataStageIn+0xa4>)
 8001b6a:	801a      	strh	r2, [r3, #0]

Expect_Status_Out:
  pInformation->ControlState = ControlState;
 8001b6c:	683b      	ldr	r3, [r7, #0]
 8001b6e:	721e      	strb	r6, [r3, #8]
 8001b70:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8001b74:	20000714 	andcs	r0, r0, r4, lsl r7
 8001b78:	20000130 	andcs	r0, r0, r0, lsr r1
 8001b7c:	40005c50 	andmi	r5, r0, r0, asr ip
 8001b80:	20003002 	andcs	r3, r0, r2
 8001b84:	2000071c 	andcs	r0, r0, ip, lsl r7
 8001b88:	2000071e 	andcs	r0, r0, lr, lsl r7

08001b8c <Standard_SetConfiguration>:
* Output         : None.
* Return         : Return USB_SUCCESS, if the request is performed.
*                  Return USB_UNSUPPORT, if the request is invalid.
*******************************************************************************/
RESULT Standard_SetConfiguration(void)
{
 8001b8c:	b510      	push	{r4, lr}

  if ((pInformation->USBwValue0 <=
 8001b8e:	4b0a      	ldr	r3, [pc, #40]	; (8001bb8 <Standard_SetConfiguration+0x2c>)
      Device_Table.Total_Configuration) && (pInformation->USBwValue1 == 0)
 8001b90:	490a      	ldr	r1, [pc, #40]	; (8001bbc <Standard_SetConfiguration+0x30>)
*                  Return USB_UNSUPPORT, if the request is invalid.
*******************************************************************************/
RESULT Standard_SetConfiguration(void)
{

  if ((pInformation->USBwValue0 <=
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	7849      	ldrb	r1, [r1, #1]
 8001b96:	78da      	ldrb	r2, [r3, #3]
 8001b98:	4291      	cmp	r1, r2
 8001b9a:	d30a      	bcc.n	8001bb2 <Standard_SetConfiguration+0x26>
      Device_Table.Total_Configuration) && (pInformation->USBwValue1 == 0)
 8001b9c:	7899      	ldrb	r1, [r3, #2]
 8001b9e:	b941      	cbnz	r1, 8001bb2 <Standard_SetConfiguration+0x26>
      && (pInformation->USBwIndex == 0)) /*call Back usb spec 2.0*/
 8001ba0:	889c      	ldrh	r4, [r3, #4]
 8001ba2:	b934      	cbnz	r4, 8001bb2 <Standard_SetConfiguration+0x26>
  {
    pInformation->Current_Configuration = pInformation->USBwValue0;
 8001ba4:	729a      	strb	r2, [r3, #10]
    pUser_Standard_Requests->User_SetConfiguration();
 8001ba6:	4b06      	ldr	r3, [pc, #24]	; (8001bc0 <Standard_SetConfiguration+0x34>)
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	685b      	ldr	r3, [r3, #4]
 8001bac:	4798      	blx	r3
    return USB_SUCCESS;
 8001bae:	4620      	mov	r0, r4
 8001bb0:	bd10      	pop	{r4, pc}
  }
  else
  {
    return USB_UNSUPPORT;
 8001bb2:	2002      	movs	r0, #2
  }
}
 8001bb4:	bd10      	pop	{r4, pc}
 8001bb6:	bf00      	nop
 8001bb8:	20000714 	andcs	r0, r0, r4, lsl r7
 8001bbc:	200000e0 	andcs	r0, r0, r0, ror #1
 8001bc0:	20000710 	andcs	r0, r0, r0, lsl r7

08001bc4 <Standard_SetInterface>:
* Output         : None.
* Return         : - Return USB_SUCCESS, if the request is performed.
*                  - Return USB_UNSUPPORT, if the request is invalid.
*******************************************************************************/
RESULT Standard_SetInterface(void)
{
 8001bc4:	b538      	push	{r3, r4, r5, lr}
  RESULT Re;
  /*Test if the specified Interface and Alternate Setting are supported by
    the application Firmware*/
  Re = (*pProperty->Class_Get_Interface_Setting)(pInformation->USBwIndex0, pInformation->USBwValue0);
 8001bc6:	4a0e      	ldr	r2, [pc, #56]	; (8001c00 <Standard_SetInterface+0x3c>)
 8001bc8:	4d0e      	ldr	r5, [pc, #56]	; (8001c04 <Standard_SetInterface+0x40>)
 8001bca:	6812      	ldr	r2, [r2, #0]
 8001bcc:	682b      	ldr	r3, [r5, #0]
 8001bce:	6992      	ldr	r2, [r2, #24]
 8001bd0:	7958      	ldrb	r0, [r3, #5]
 8001bd2:	78d9      	ldrb	r1, [r3, #3]
 8001bd4:	4790      	blx	r2

  if (pInformation->Current_Configuration != 0)
 8001bd6:	682b      	ldr	r3, [r5, #0]
 8001bd8:	7a9a      	ldrb	r2, [r3, #10]
 8001bda:	b17a      	cbz	r2, 8001bfc <Standard_SetInterface+0x38>
  {
    if ((Re != USB_SUCCESS) || (pInformation->USBwIndex1 != 0)
 8001bdc:	b970      	cbnz	r0, 8001bfc <Standard_SetInterface+0x38>
 8001bde:	791a      	ldrb	r2, [r3, #4]
 8001be0:	b962      	cbnz	r2, 8001bfc <Standard_SetInterface+0x38>
        || (pInformation->USBwValue1 != 0))
 8001be2:	789c      	ldrb	r4, [r3, #2]
 8001be4:	b954      	cbnz	r4, 8001bfc <Standard_SetInterface+0x38>
    {
      return  USB_UNSUPPORT;
    }
    else if (Re == USB_SUCCESS)
    {
      pUser_Standard_Requests->User_SetInterface();
 8001be6:	4b08      	ldr	r3, [pc, #32]	; (8001c08 <Standard_SetInterface+0x44>)
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	68db      	ldr	r3, [r3, #12]
 8001bec:	4798      	blx	r3
      pInformation->Current_Interface = pInformation->USBwIndex0;
 8001bee:	682b      	ldr	r3, [r5, #0]
      pInformation->Current_AlternateSetting = pInformation->USBwValue0;
 8001bf0:	4620      	mov	r0, r4
      return  USB_UNSUPPORT;
    }
    else if (Re == USB_SUCCESS)
    {
      pUser_Standard_Requests->User_SetInterface();
      pInformation->Current_Interface = pInformation->USBwIndex0;
 8001bf2:	795a      	ldrb	r2, [r3, #5]
 8001bf4:	72da      	strb	r2, [r3, #11]
      pInformation->Current_AlternateSetting = pInformation->USBwValue0;
 8001bf6:	78da      	ldrb	r2, [r3, #3]
 8001bf8:	731a      	strb	r2, [r3, #12]
 8001bfa:	bd38      	pop	{r3, r4, r5, pc}
      return USB_SUCCESS;
    }

  }

  return USB_UNSUPPORT;
 8001bfc:	2002      	movs	r0, #2
}
 8001bfe:	bd38      	pop	{r3, r4, r5, pc}
 8001c00:	200006ec 	andcs	r0, r0, ip, ror #13
 8001c04:	20000714 	andcs	r0, r0, r4, lsl r7
 8001c08:	20000710 	andcs	r0, r0, r0, lsl r7

08001c0c <Standard_ClearFeature>:
* Output         : None.
* Return         : - Return USB_SUCCESS, if the request is performed.
*                  - Return USB_UNSUPPORT, if the request is invalid.
*******************************************************************************/
RESULT Standard_ClearFeature(void)
{
 8001c0c:	b538      	push	{r3, r4, r5, lr}
  u32     Type_Rec = Type_Recipient;
 8001c0e:	4b31      	ldr	r3, [pc, #196]	; (8001cd4 <Standard_ClearFeature+0xc8>)
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	7818      	ldrb	r0, [r3, #0]
  u32     Status;


  if (Type_Rec == (STANDARD_REQUEST | DEVICE_RECIPIENT))
 8001c14:	f010 007f 	ands.w	r0, r0, #127	; 0x7f
 8001c18:	d104      	bne.n	8001c24 <Standard_ClearFeature+0x18>
  {/*Device Clear Feature*/
    ClrBit(pInformation->Current_Feature, 5);
 8001c1a:	7a5a      	ldrb	r2, [r3, #9]
 8001c1c:	f022 0220 	bic.w	r2, r2, #32
 8001c20:	725a      	strb	r2, [r3, #9]
    return USB_SUCCESS;
 8001c22:	bd38      	pop	{r3, r4, r5, pc}
  }
  else if (Type_Rec == (STANDARD_REQUEST | ENDPOINT_RECIPIENT))
 8001c24:	2802      	cmp	r0, #2
 8001c26:	d153      	bne.n	8001cd0 <Standard_ClearFeature+0xc4>
    DEVICE* pDev;
    u32 Related_Endpoint;
    u32 wIndex0;
    u32 rEP;

    if ((pInformation->USBwValue != ENDPOINT_STALL)
 8001c28:	885a      	ldrh	r2, [r3, #2]
 8001c2a:	2a00      	cmp	r2, #0
 8001c2c:	d151      	bne.n	8001cd2 <Standard_ClearFeature+0xc6>
        || (pInformation->USBwIndex1 != 0))
 8001c2e:	791a      	ldrb	r2, [r3, #4]
 8001c30:	2a00      	cmp	r2, #0
 8001c32:	d14e      	bne.n	8001cd2 <Standard_ClearFeature+0xc6>
    {
      return USB_UNSUPPORT;
    }

    pDev = &Device_Table;
    wIndex0 = pInformation->USBwIndex0;
 8001c34:	7959      	ldrb	r1, [r3, #5]
    else
    {
      Status = _GetEPRxStatus(Related_Endpoint);
    }

    if ((rEP >= pDev->Total_Endpoint) || (Status == 0)
 8001c36:	4d28      	ldr	r5, [pc, #160]	; (8001cd8 <Standard_ClearFeature+0xcc>)
      return USB_UNSUPPORT;
    }

    pDev = &Device_Table;
    wIndex0 = pInformation->USBwIndex0;
    rEP = wIndex0 & ~0x80;
 8001c38:	f021 0080 	bic.w	r0, r1, #128	; 0x80
 8001c3c:	0084      	lsls	r4, r0, #2

    if (ValBit(pInformation->USBwIndex0, 7))
    {
      /*Get Status of endpoint & stall the request if the related_ENdpoint
      is Disabled*/
      Status = _GetEPTxStatus(Related_Endpoint);
 8001c3e:	f104 4280 	add.w	r2, r4, #1073741824	; 0x40000000
 8001c42:	f502 42b8 	add.w	r2, r2, #23552	; 0x5c00
 8001c46:	6812      	ldr	r2, [r2, #0]
    else
    {
      Status = _GetEPRxStatus(Related_Endpoint);
    }

    if ((rEP >= pDev->Total_Endpoint) || (Status == 0)
 8001c48:	782d      	ldrb	r5, [r5, #0]
    pDev = &Device_Table;
    wIndex0 = pInformation->USBwIndex0;
    rEP = wIndex0 & ~0x80;
    Related_Endpoint = ENDP0 + rEP;

    if (ValBit(pInformation->USBwIndex0, 7))
 8001c4a:	f011 0f80 	tst.w	r1, #128	; 0x80
    {
      /*Get Status of endpoint & stall the request if the related_ENdpoint
      is Disabled*/
      Status = _GetEPTxStatus(Related_Endpoint);
 8001c4e:	bf14      	ite	ne
 8001c50:	f002 0230 	andne.w	r2, r2, #48	; 0x30
    }
    else
    {
      Status = _GetEPRxStatus(Related_Endpoint);
 8001c54:	f402 5240 	andeq.w	r2, r2, #12288	; 0x3000
    }

    if ((rEP >= pDev->Total_Endpoint) || (Status == 0)
 8001c58:	42a8      	cmp	r0, r5
 8001c5a:	d239      	bcs.n	8001cd0 <Standard_ClearFeature+0xc4>
 8001c5c:	2a00      	cmp	r2, #0
 8001c5e:	d037      	beq.n	8001cd0 <Standard_ClearFeature+0xc4>
        || (pInformation->Current_Configuration == 0))
 8001c60:	7a9b      	ldrb	r3, [r3, #10]
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	d034      	beq.n	8001cd0 <Standard_ClearFeature+0xc4>


    if (wIndex0 & 0x80)
    {
      /* IN endpoint */
      if (_GetTxStallStatus(Related_Endpoint ))
 8001c66:	f104 4480 	add.w	r4, r4, #1073741824	; 0x40000000
 8001c6a:	f504 44b8 	add.w	r4, r4, #23552	; 0x5c00
    {
      return USB_UNSUPPORT;
    }


    if (wIndex0 & 0x80)
 8001c6e:	060a      	lsls	r2, r1, #24
    {
      /* IN endpoint */
      if (_GetTxStallStatus(Related_Endpoint ))
 8001c70:	6823      	ldr	r3, [r4, #0]
    {
      return USB_UNSUPPORT;
    }


    if (wIndex0 & 0x80)
 8001c72:	d50c      	bpl.n	8001c8e <Standard_ClearFeature+0x82>
    {
      /* IN endpoint */
      if (_GetTxStallStatus(Related_Endpoint ))
 8001c74:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8001c78:	2b10      	cmp	r3, #16
 8001c7a:	d123      	bne.n	8001cc4 <Standard_ClearFeature+0xb8>
      {
      #ifndef STM32F10X_CL
        ClearDTOG_TX(Related_Endpoint);
 8001c7c:	b2c4      	uxtb	r4, r0
 8001c7e:	4620      	mov	r0, r4
 8001c80:	f000 fb97 	bl	80023b2 <ClearDTOG_TX>
      #endif /* STM32F10X_CL */
        SetEPTxStatus(Related_Endpoint, EP_TX_VALID);
 8001c84:	4620      	mov	r0, r4
 8001c86:	2130      	movs	r1, #48	; 0x30
 8001c88:	f000 fb18 	bl	80022bc <SetEPTxStatus>
 8001c8c:	e01a      	b.n	8001cc4 <Standard_ClearFeature+0xb8>
      }
    }
    else
    {
      /* OUT endpoint */
      if (_GetRxStallStatus(Related_Endpoint))
 8001c8e:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8001c92:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001c96:	d115      	bne.n	8001cc4 <Standard_ClearFeature+0xb8>
      {
        if (Related_Endpoint == ENDP0)
 8001c98:	b928      	cbnz	r0, 8001ca6 <Standard_ClearFeature+0x9a>
        {
          /* After clear the STALL, enable the default endpoint receiver */
          SetEPRxCount(Related_Endpoint, Device_Property.MaxPacketSize);
 8001c9a:	4b10      	ldr	r3, [pc, #64]	; (8001cdc <Standard_ClearFeature+0xd0>)
 8001c9c:	f893 102c 	ldrb.w	r1, [r3, #44]	; 0x2c
 8001ca0:	f000 fbe8 	bl	8002474 <SetEPRxCount>
 8001ca4:	e001      	b.n	8001caa <Standard_ClearFeature+0x9e>
          _SetEPRxStatus(Related_Endpoint, EP_RX_VALID);
        }
        else
        {
        #ifndef STM32F10X_CL
          ClearDTOG_RX(Related_Endpoint);
 8001ca6:	f000 fb71 	bl	800238c <ClearDTOG_RX>
        #endif /* STM32F10X_CL */
          _SetEPRxStatus(Related_Endpoint, EP_RX_VALID);
 8001caa:	6823      	ldr	r3, [r4, #0]
 8001cac:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001cb0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001cb4:	b29b      	uxth	r3, r3
 8001cb6:	f483 5340 	eor.w	r3, r3, #12288	; 0x3000
 8001cba:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001cbe:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001cc2:	6023      	str	r3, [r4, #0]
        }
      }
    }
    pUser_Standard_Requests->User_ClearFeature();
 8001cc4:	4b06      	ldr	r3, [pc, #24]	; (8001ce0 <Standard_ClearFeature+0xd4>)
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	695b      	ldr	r3, [r3, #20]
 8001cca:	4798      	blx	r3
    return USB_SUCCESS;
 8001ccc:	2000      	movs	r0, #0
 8001cce:	bd38      	pop	{r3, r4, r5, pc}
  }

  return USB_UNSUPPORT;
 8001cd0:	2002      	movs	r0, #2
}
 8001cd2:	bd38      	pop	{r3, r4, r5, pc}
 8001cd4:	20000714 	andcs	r0, r0, r4, lsl r7
 8001cd8:	200000e0 	andcs	r0, r0, r0, ror #1
 8001cdc:	2000005c 	andcs	r0, r0, ip, asr r0
 8001ce0:	20000710 	andcs	r0, r0, r0, lsl r7

08001ce4 <Standard_SetEndPointFeature>:
* Output         : None.
* Return         : - Return USB_SUCCESS, if the request is performed.
*                  - Return USB_UNSUPPORT, if the request is invalid.
*******************************************************************************/
RESULT Standard_SetEndPointFeature(void)
{
 8001ce4:	b538      	push	{r3, r4, r5, lr}
  u32    wIndex0;
  u32    Related_Endpoint;
  u32    rEP;
  u32    Status;

  wIndex0 = pInformation->USBwIndex0;
 8001ce6:	4b1f      	ldr	r3, [pc, #124]	; (8001d64 <Standard_SetEndPointFeature+0x80>)
  else
  {
    Status = _GetEPRxStatus(Related_Endpoint);
  }

  if (Related_Endpoint >= Device_Table.Total_Endpoint
 8001ce8:	4d1f      	ldr	r5, [pc, #124]	; (8001d68 <Standard_SetEndPointFeature+0x84>)
  u32    wIndex0;
  u32    Related_Endpoint;
  u32    rEP;
  u32    Status;

  wIndex0 = pInformation->USBwIndex0;
 8001cea:	6818      	ldr	r0, [r3, #0]
  else
  {
    Status = _GetEPRxStatus(Related_Endpoint);
  }

  if (Related_Endpoint >= Device_Table.Total_Endpoint
 8001cec:	782d      	ldrb	r5, [r5, #0]
  u32    wIndex0;
  u32    Related_Endpoint;
  u32    rEP;
  u32    Status;

  wIndex0 = pInformation->USBwIndex0;
 8001cee:	7941      	ldrb	r1, [r0, #5]
  rEP = wIndex0 & ~0x80;
 8001cf0:	f021 0480 	bic.w	r4, r1, #128	; 0x80
 8001cf4:	00a3      	lsls	r3, r4, #2

  if (ValBit(pInformation->USBwIndex0, 7))
  {
    /* get Status of endpoint & stall the request if the related_ENdpoint
    is Disabled*/
    Status = _GetEPTxStatus(Related_Endpoint);
 8001cf6:	f103 4280 	add.w	r2, r3, #1073741824	; 0x40000000
 8001cfa:	f502 42b8 	add.w	r2, r2, #23552	; 0x5c00
 8001cfe:	6812      	ldr	r2, [r2, #0]

  wIndex0 = pInformation->USBwIndex0;
  rEP = wIndex0 & ~0x80;
  Related_Endpoint = ENDP0 + rEP;

  if (ValBit(pInformation->USBwIndex0, 7))
 8001d00:	f011 0f80 	tst.w	r1, #128	; 0x80
  {
    /* get Status of endpoint & stall the request if the related_ENdpoint
    is Disabled*/
    Status = _GetEPTxStatus(Related_Endpoint);
 8001d04:	bf14      	ite	ne
 8001d06:	f002 0230 	andne.w	r2, r2, #48	; 0x30
  }
  else
  {
    Status = _GetEPRxStatus(Related_Endpoint);
 8001d0a:	f402 5240 	andeq.w	r2, r2, #12288	; 0x3000
  }

  if (Related_Endpoint >= Device_Table.Total_Endpoint
 8001d0e:	42ac      	cmp	r4, r5
 8001d10:	d225      	bcs.n	8001d5e <Standard_SetEndPointFeature+0x7a>
      || pInformation->USBwValue != 0 || Status == 0
 8001d12:	8844      	ldrh	r4, [r0, #2]
 8001d14:	bb1c      	cbnz	r4, 8001d5e <Standard_SetEndPointFeature+0x7a>
 8001d16:	b312      	cbz	r2, 8001d5e <Standard_SetEndPointFeature+0x7a>
      || pInformation->Current_Configuration == 0)
 8001d18:	7a82      	ldrb	r2, [r0, #10]
 8001d1a:	b302      	cbz	r2, 8001d5e <Standard_SetEndPointFeature+0x7a>
  else
  {
    if (wIndex0 & 0x80)
    {
      /* IN endpoint */
      _SetEPTxStatus(Related_Endpoint, EP_TX_STALL);
 8001d1c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001d20:	f503 43b8 	add.w	r3, r3, #23552	; 0x5c00
 8001d24:	681a      	ldr	r2, [r3, #0]
  {
    return USB_UNSUPPORT;
  }
  else
  {
    if (wIndex0 & 0x80)
 8001d26:	0609      	lsls	r1, r1, #24
    {
      /* IN endpoint */
      _SetEPTxStatus(Related_Endpoint, EP_TX_STALL);
 8001d28:	bf4b      	itete	mi
 8001d2a:	f422 42e0 	bicmi.w	r2, r2, #28672	; 0x7000
    }

    else
    {
      /* OUT endpoint */
      _SetEPRxStatus(Related_Endpoint, EP_RX_STALL);
 8001d2e:	f422 4280 	bicpl.w	r2, r2, #16384	; 0x4000
  else
  {
    if (wIndex0 & 0x80)
    {
      /* IN endpoint */
      _SetEPTxStatus(Related_Endpoint, EP_TX_STALL);
 8001d32:	f022 0240 	bicmi.w	r2, r2, #64	; 0x40
    }

    else
    {
      /* OUT endpoint */
      _SetEPRxStatus(Related_Endpoint, EP_RX_STALL);
 8001d36:	f022 0270 	bicpl.w	r2, r2, #112	; 0x70
  else
  {
    if (wIndex0 & 0x80)
    {
      /* IN endpoint */
      _SetEPTxStatus(Related_Endpoint, EP_TX_STALL);
 8001d3a:	bf4b      	itete	mi
 8001d3c:	b292      	uxthmi	r2, r2
    }

    else
    {
      /* OUT endpoint */
      _SetEPRxStatus(Related_Endpoint, EP_RX_STALL);
 8001d3e:	b292      	uxthpl	r2, r2
  else
  {
    if (wIndex0 & 0x80)
    {
      /* IN endpoint */
      _SetEPTxStatus(Related_Endpoint, EP_TX_STALL);
 8001d40:	f082 0210 	eormi.w	r2, r2, #16
    }

    else
    {
      /* OUT endpoint */
      _SetEPRxStatus(Related_Endpoint, EP_RX_STALL);
 8001d44:	f482 5280 	eorpl.w	r2, r2, #4096	; 0x1000
 8001d48:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001d4c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001d50:	601a      	str	r2, [r3, #0]
    }
  }
  pUser_Standard_Requests->User_SetEndPointFeature();
 8001d52:	4b06      	ldr	r3, [pc, #24]	; (8001d6c <Standard_SetEndPointFeature+0x88>)
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	699b      	ldr	r3, [r3, #24]
 8001d58:	4798      	blx	r3
  return USB_SUCCESS;
 8001d5a:	2000      	movs	r0, #0
 8001d5c:	bd38      	pop	{r3, r4, r5, pc}

  if (Related_Endpoint >= Device_Table.Total_Endpoint
      || pInformation->USBwValue != 0 || Status == 0
      || pInformation->Current_Configuration == 0)
  {
    return USB_UNSUPPORT;
 8001d5e:	2002      	movs	r0, #2
      _SetEPRxStatus(Related_Endpoint, EP_RX_STALL);
    }
  }
  pUser_Standard_Requests->User_SetEndPointFeature();
  return USB_SUCCESS;
}
 8001d60:	bd38      	pop	{r3, r4, r5, pc}
 8001d62:	bf00      	nop
 8001d64:	20000714 	andcs	r0, r0, r4, lsl r7
 8001d68:	200000e0 	andcs	r0, r0, r0, ror #1
 8001d6c:	20000710 	andcs	r0, r0, r0, lsl r7

08001d70 <Standard_SetDeviceFeature>:
* Output         : None.
* Return         : - Return USB_SUCCESS, if the request is performed.
*                  - Return USB_UNSUPPORT, if the request is invalid.
*******************************************************************************/
RESULT Standard_SetDeviceFeature(void)
{
 8001d70:	b508      	push	{r3, lr}
  SetBit(pInformation->Current_Feature, 5);
 8001d72:	4b06      	ldr	r3, [pc, #24]	; (8001d8c <Standard_SetDeviceFeature+0x1c>)
 8001d74:	681a      	ldr	r2, [r3, #0]
 8001d76:	7a53      	ldrb	r3, [r2, #9]
 8001d78:	f043 0320 	orr.w	r3, r3, #32
 8001d7c:	7253      	strb	r3, [r2, #9]
  pUser_Standard_Requests->User_SetDeviceFeature();
 8001d7e:	4b04      	ldr	r3, [pc, #16]	; (8001d90 <Standard_SetDeviceFeature+0x20>)
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	69db      	ldr	r3, [r3, #28]
 8001d84:	4798      	blx	r3
  return USB_SUCCESS;
}
 8001d86:	2000      	movs	r0, #0
 8001d88:	bd08      	pop	{r3, pc}
 8001d8a:	bf00      	nop
 8001d8c:	20000714 	andcs	r0, r0, r4, lsl r7
 8001d90:	20000710 	andcs	r0, r0, r0, lsl r7

08001d94 <Standard_GetDescriptorData>:
*******************************************************************************/
u8 *Standard_GetDescriptorData(u16 Length, ONE_DESCRIPTOR *pDesc)
{
  u32  wOffset;

  wOffset = pInformation->Ctrl_Info.Usb_wOffset;
 8001d94:	4b05      	ldr	r3, [pc, #20]	; (8001dac <Standard_GetDescriptorData+0x18>)
* Return         : Address of a part of the descriptor pointed by the Usb_
*                  wOffset The buffer pointed by this address contains at least
*                  Length bytes.
*******************************************************************************/
u8 *Standard_GetDescriptorData(u16 Length, ONE_DESCRIPTOR *pDesc)
{
 8001d96:	b510      	push	{r4, lr}
  u32  wOffset;

  wOffset = pInformation->Ctrl_Info.Usb_wOffset;
 8001d98:	681c      	ldr	r4, [r3, #0]
 8001d9a:	8a62      	ldrh	r2, [r4, #18]
  if (Length == 0)
 8001d9c:	b918      	cbnz	r0, 8001da6 <Standard_GetDescriptorData+0x12>
  {
    pInformation->Ctrl_Info.Usb_wLength = pDesc->Descriptor_Size - wOffset;
 8001d9e:	888b      	ldrh	r3, [r1, #4]
 8001da0:	1a9b      	subs	r3, r3, r2
 8001da2:	8223      	strh	r3, [r4, #16]
    return 0;
 8001da4:	bd10      	pop	{r4, pc}
  }

  return pDesc->Descriptor + wOffset;
 8001da6:	6808      	ldr	r0, [r1, #0]
 8001da8:	4410      	add	r0, r2
}
 8001daa:	bd10      	pop	{r4, pc}
 8001dac:	20000714 	andcs	r0, r0, r4, lsl r7

08001db0 <Post0_Process>:
* Output         : None.
* Return         : - 0 if the control State is in PAUSE
*                  - 1 if not.
*******************************************************************************/
u8 Post0_Process(void)
{
 8001db0:	b508      	push	{r3, lr}
#ifdef STM32F10X_CL  
  USB_OTG_EP *ep;
#endif /* STM32F10X_CL */
      
  SetEPRxCount(ENDP0, Device_Property.MaxPacketSize);
 8001db2:	4b0c      	ldr	r3, [pc, #48]	; (8001de4 <Post0_Process+0x34>)
 8001db4:	2000      	movs	r0, #0
 8001db6:	f893 102c 	ldrb.w	r1, [r3, #44]	; 0x2c
 8001dba:	f000 fb5b 	bl	8002474 <SetEPRxCount>

  if (pInformation->ControlState == STALLED)
 8001dbe:	4b0a      	ldr	r3, [pc, #40]	; (8001de8 <Post0_Process+0x38>)
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	7a18      	ldrb	r0, [r3, #8]
 8001dc4:	2808      	cmp	r0, #8
  {
    vSetEPRxStatus(EP_RX_STALL);
 8001dc6:	bf01      	itttt	eq
 8001dc8:	4b08      	ldreq	r3, [pc, #32]	; (8001dec <Post0_Process+0x3c>)
 8001dca:	f44f 5280 	moveq.w	r2, #4096	; 0x1000
 8001dce:	801a      	strheq	r2, [r3, #0]
    vSetEPTxStatus(EP_TX_STALL);
 8001dd0:	4b07      	ldreq	r3, [pc, #28]	; (8001df0 <Post0_Process+0x40>)
 8001dd2:	bf04      	itt	eq
 8001dd4:	2210      	moveq	r2, #16
 8001dd6:	801a      	strheq	r2, [r3, #0]
    OTGD_FS_EP0StartXfer(ep);    
  }  
#endif /* STM32F10X_CL */

  return (pInformation->ControlState == PAUSE);
}
 8001dd8:	f1a0 0309 	sub.w	r3, r0, #9
 8001ddc:	4258      	negs	r0, r3
 8001dde:	4158      	adcs	r0, r3
 8001de0:	bd08      	pop	{r3, pc}
 8001de2:	bf00      	nop
 8001de4:	2000005c 	andcs	r0, r0, ip, asr r0
 8001de8:	20000714 	andcs	r0, r0, r4, lsl r7
 8001dec:	2000071c 	andcs	r0, r0, ip, lsl r7
 8001df0:	2000071e 	andcs	r0, r0, lr, lsl r7

08001df4 <Setup0_Process>:
* Input          : None.
* Output         : None.
* Return         : Post0_Process.
*******************************************************************************/
u8 Setup0_Process(void)
{
 8001df4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  ep = PCD_GetOutEP(ENDP0);
  pBuf.b = ep->xfer_buff;
#else  
  u16 offset = 1;
  
  pBuf.b = PMAAddr + (u8 *)(_GetEPRxAddr(ENDP0) * 2); /* *2 for 32 bits addr */
 8001df6:	4e96      	ldr	r6, [pc, #600]	; (8002050 <Setup0_Process+0x25c>)
 8001df8:	4b96      	ldr	r3, [pc, #600]	; (8002054 <Setup0_Process+0x260>)
 8001dfa:	6832      	ldr	r2, [r6, #0]
#endif /* STM32F10X_CL */

  if (pInformation->ControlState != PAUSE)
 8001dfc:	4d96      	ldr	r5, [pc, #600]	; (8002058 <Setup0_Process+0x264>)
 8001dfe:	b292      	uxth	r2, r2
  ep = PCD_GetOutEP(ENDP0);
  pBuf.b = ep->xfer_buff;
#else  
  u16 offset = 1;
  
  pBuf.b = PMAAddr + (u8 *)(_GetEPRxAddr(ENDP0) * 2); /* *2 for 32 bits addr */
 8001e00:	4413      	add	r3, r2
#endif /* STM32F10X_CL */

  if (pInformation->ControlState != PAUSE)
 8001e02:	682f      	ldr	r7, [r5, #0]
  ep = PCD_GetOutEP(ENDP0);
  pBuf.b = ep->xfer_buff;
#else  
  u16 offset = 1;
  
  pBuf.b = PMAAddr + (u8 *)(_GetEPRxAddr(ENDP0) * 2); /* *2 for 32 bits addr */
 8001e04:	005b      	lsls	r3, r3, #1
 8001e06:	681c      	ldr	r4, [r3, #0]
#endif /* STM32F10X_CL */

  if (pInformation->ControlState != PAUSE)
 8001e08:	7a3b      	ldrb	r3, [r7, #8]
 8001e0a:	2b09      	cmp	r3, #9
 8001e0c:	d015      	beq.n	8001e3a <Setup0_Process+0x46>
 8001e0e:	b2a4      	uxth	r4, r4
  ep = PCD_GetOutEP(ENDP0);
  pBuf.b = ep->xfer_buff;
#else  
  u16 offset = 1;
  
  pBuf.b = PMAAddr + (u8 *)(_GetEPRxAddr(ENDP0) * 2); /* *2 for 32 bits addr */
 8001e10:	0064      	lsls	r4, r4, #1
 8001e12:	f104 4480 	add.w	r4, r4, #1073741824	; 0x40000000
 8001e16:	f504 44c0 	add.w	r4, r4, #24576	; 0x6000
#endif /* STM32F10X_CL */

  if (pInformation->ControlState != PAUSE)
  {
    pInformation->USBbmRequestType = *pBuf.b++; /* bmRequestType */
 8001e1a:	7823      	ldrb	r3, [r4, #0]
 8001e1c:	703b      	strb	r3, [r7, #0]
    pInformation->USBbRequest = *pBuf.b++; /* bRequest */
 8001e1e:	7863      	ldrb	r3, [r4, #1]
 8001e20:	707b      	strb	r3, [r7, #1]
    pBuf.w += offset;  /* word not accessed because of 32 bits addressing */
    pInformation->USBwValue = ByteSwap(*pBuf.w++); /* wValue */
 8001e22:	88a0      	ldrh	r0, [r4, #4]
 8001e24:	f000 fb56 	bl	80024d4 <ByteSwap>
 8001e28:	8078      	strh	r0, [r7, #2]
    pBuf.w += offset;  /* word not accessed because of 32 bits addressing */
    pInformation->USBwIndex  = ByteSwap(*pBuf.w++); /* wIndex */
 8001e2a:	8920      	ldrh	r0, [r4, #8]
 8001e2c:	682f      	ldr	r7, [r5, #0]
 8001e2e:	f000 fb51 	bl	80024d4 <ByteSwap>
 8001e32:	80b8      	strh	r0, [r7, #4]
    pBuf.w += offset;  /* word not accessed because of 32 bits addressing */
    pInformation->USBwLength = *pBuf.w; /* wLength */
 8001e34:	89a2      	ldrh	r2, [r4, #12]
 8001e36:	682b      	ldr	r3, [r5, #0]
 8001e38:	80da      	strh	r2, [r3, #6]
  }

  pInformation->ControlState = SETTING_UP;
 8001e3a:	682b      	ldr	r3, [r5, #0]
 8001e3c:	2201      	movs	r2, #1
 8001e3e:	721a      	strb	r2, [r3, #8]
  if (pInformation->USBwLength == 0)
 8001e40:	88da      	ldrh	r2, [r3, #6]
 8001e42:	785c      	ldrb	r4, [r3, #1]
 8001e44:	2a00      	cmp	r2, #0
 8001e46:	d162      	bne.n	8001f0e <Setup0_Process+0x11a>
{
  RESULT Result = USB_UNSUPPORT;
  u32 RequestNo = pInformation->USBbRequest;
  u32 ControlState;

  if (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
 8001e48:	781a      	ldrb	r2, [r3, #0]
 8001e4a:	f012 027f 	ands.w	r2, r2, #127	; 0x7f
 8001e4e:	d13a      	bne.n	8001ec6 <Setup0_Process+0xd2>
  {
    /* Device Request*/
    /* SET_CONFIGURATION*/
    if (RequestNo == SET_CONFIGURATION)
 8001e50:	2c09      	cmp	r4, #9
 8001e52:	d102      	bne.n	8001e5a <Setup0_Process+0x66>
    {
      Result = Standard_SetConfiguration();
 8001e54:	f7ff fe9a 	bl	8001b8c <Standard_SetConfiguration>
 8001e58:	e044      	b.n	8001ee4 <Setup0_Process+0xf0>
    }

    /*SET ADDRESS*/
    else if (RequestNo == SET_ADDRESS)
 8001e5a:	2c05      	cmp	r4, #5
 8001e5c:	d10f      	bne.n	8001e7e <Setup0_Process+0x8a>
    {
      if ((pInformation->USBwValue0 > 127) || (pInformation->USBwValue1 != 0)
 8001e5e:	f993 2003 	ldrsb.w	r2, [r3, #3]
 8001e62:	2a00      	cmp	r2, #0
 8001e64:	da01      	bge.n	8001e6a <Setup0_Process+0x76>
          || (pInformation->USBwIndex != 0)
          || (pInformation->Current_Configuration != 0))
        /* Device Address should be 127 or less*/
      {
        ControlState = STALLED;
 8001e66:	2308      	movs	r3, #8
 8001e68:	e04e      	b.n	8001f08 <Setup0_Process+0x114>
    }

    /*SET ADDRESS*/
    else if (RequestNo == SET_ADDRESS)
    {
      if ((pInformation->USBwValue0 > 127) || (pInformation->USBwValue1 != 0)
 8001e6a:	789a      	ldrb	r2, [r3, #2]
 8001e6c:	2a00      	cmp	r2, #0
 8001e6e:	d1fa      	bne.n	8001e66 <Setup0_Process+0x72>
          || (pInformation->USBwIndex != 0)
 8001e70:	889a      	ldrh	r2, [r3, #4]
 8001e72:	2a00      	cmp	r2, #0
 8001e74:	d1f7      	bne.n	8001e66 <Setup0_Process+0x72>
          || (pInformation->Current_Configuration != 0))
 8001e76:	7a9b      	ldrb	r3, [r3, #10]
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	d037      	beq.n	8001eec <Setup0_Process+0xf8>
 8001e7c:	e7f3      	b.n	8001e66 <Setup0_Process+0x72>
         SetDeviceAddress(pInformation->USBwValue0);
      #endif  /* STM32F10X_CL */
      }
    }
    /*SET FEATURE for Device*/
    else if (RequestNo == SET_FEATURE)
 8001e7e:	2c03      	cmp	r4, #3
 8001e80:	d113      	bne.n	8001eaa <Setup0_Process+0xb6>
    {
      if ((pInformation->USBwValue0 == DEVICE_REMOTE_WAKEUP)
 8001e82:	78da      	ldrb	r2, [r3, #3]
 8001e84:	2a01      	cmp	r2, #1
 8001e86:	d007      	beq.n	8001e98 <Setup0_Process+0xa4>
  }


  if (Result != USB_SUCCESS)
  {
    Result = (*pProperty->Class_NoData_Setup)(RequestNo);
 8001e88:	4b74      	ldr	r3, [pc, #464]	; (800205c <Setup0_Process+0x268>)
 8001e8a:	4620      	mov	r0, r4
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	695b      	ldr	r3, [r3, #20]
 8001e90:	4798      	blx	r3
    if (Result == USB_NOT_READY)
 8001e92:	2803      	cmp	r0, #3
 8001e94:	d128      	bne.n	8001ee8 <Setup0_Process+0xf4>
 8001e96:	e036      	b.n	8001f06 <Setup0_Process+0x112>
    }
    /*SET FEATURE for Device*/
    else if (RequestNo == SET_FEATURE)
    {
      if ((pInformation->USBwValue0 == DEVICE_REMOTE_WAKEUP)
          && (pInformation->USBwIndex == 0)
 8001e98:	889a      	ldrh	r2, [r3, #4]
 8001e9a:	2a00      	cmp	r2, #0
 8001e9c:	d1f4      	bne.n	8001e88 <Setup0_Process+0x94>
          && (ValBit(pInformation->Current_Feature, 5)))
 8001e9e:	7a5b      	ldrb	r3, [r3, #9]
 8001ea0:	0698      	lsls	r0, r3, #26
 8001ea2:	d5f1      	bpl.n	8001e88 <Setup0_Process+0x94>
      {
        Result = Standard_SetDeviceFeature();
 8001ea4:	f7ff ff64 	bl	8001d70 <Standard_SetDeviceFeature>
 8001ea8:	e01c      	b.n	8001ee4 <Setup0_Process+0xf0>
      {
        Result = USB_UNSUPPORT;
      }
    }
    /*Clear FEATURE for Device */
    else if (RequestNo == CLEAR_FEATURE)
 8001eaa:	2c01      	cmp	r4, #1
 8001eac:	d1ec      	bne.n	8001e88 <Setup0_Process+0x94>
    {
      if (pInformation->USBwValue0 == DEVICE_REMOTE_WAKEUP
 8001eae:	78da      	ldrb	r2, [r3, #3]
 8001eb0:	2a01      	cmp	r2, #1
 8001eb2:	d1e9      	bne.n	8001e88 <Setup0_Process+0x94>
          && pInformation->USBwIndex == 0
 8001eb4:	889a      	ldrh	r2, [r3, #4]
 8001eb6:	2a00      	cmp	r2, #0
 8001eb8:	d1e6      	bne.n	8001e88 <Setup0_Process+0x94>
          && ValBit(pInformation->Current_Feature, 5))
 8001eba:	7a5b      	ldrb	r3, [r3, #9]
 8001ebc:	0699      	lsls	r1, r3, #26
 8001ebe:	d5e3      	bpl.n	8001e88 <Setup0_Process+0x94>
      {
        Result = Standard_ClearFeature();
 8001ec0:	f7ff fea4 	bl	8001c0c <Standard_ClearFeature>
 8001ec4:	e00e      	b.n	8001ee4 <Setup0_Process+0xf0>
    }

  }

  /* Interface Request*/
  else if (Type_Recipient == (STANDARD_REQUEST | INTERFACE_RECIPIENT))
 8001ec6:	2a01      	cmp	r2, #1
 8001ec8:	d104      	bne.n	8001ed4 <Setup0_Process+0xe0>
  {
    /*SET INTERFACE*/
    if (RequestNo == SET_INTERFACE)
 8001eca:	2c0b      	cmp	r4, #11
 8001ecc:	d1dc      	bne.n	8001e88 <Setup0_Process+0x94>
    {
      Result = Standard_SetInterface();
 8001ece:	f7ff fe79 	bl	8001bc4 <Standard_SetInterface>
 8001ed2:	e007      	b.n	8001ee4 <Setup0_Process+0xf0>
    }
  }

  /* EndPoint Request*/
  else if (Type_Recipient == (STANDARD_REQUEST | ENDPOINT_RECIPIENT))
 8001ed4:	2a02      	cmp	r2, #2
 8001ed6:	d1d7      	bne.n	8001e88 <Setup0_Process+0x94>
  {
    /*CLEAR FEATURE for EndPoint*/
    if (RequestNo == CLEAR_FEATURE)
 8001ed8:	2c01      	cmp	r4, #1
 8001eda:	d0f1      	beq.n	8001ec0 <Setup0_Process+0xcc>
    {
      Result = Standard_ClearFeature();
    }
    /* SET FEATURE for EndPoint*/
    else if (RequestNo == SET_FEATURE)
 8001edc:	2c03      	cmp	r4, #3
 8001ede:	d1d3      	bne.n	8001e88 <Setup0_Process+0x94>
    {
      Result = Standard_SetEndPointFeature();
 8001ee0:	f7ff ff00 	bl	8001ce4 <Standard_SetEndPointFeature>
  {
    Result = USB_UNSUPPORT;
  }


  if (Result != USB_SUCCESS)
 8001ee4:	b110      	cbz	r0, 8001eec <Setup0_Process+0xf8>
 8001ee6:	e7cf      	b.n	8001e88 <Setup0_Process+0x94>
      ControlState = PAUSE;
      goto exit_NoData_Setup0;
    }
  }

  if (Result != USB_SUCCESS)
 8001ee8:	2800      	cmp	r0, #0
 8001eea:	d1bc      	bne.n	8001e66 <Setup0_Process+0x72>
    goto exit_NoData_Setup0;
  }

  ControlState = WAIT_STATUS_IN;/* After no data stage SETUP */

  USB_StatusIn();
 8001eec:	6832      	ldr	r2, [r6, #0]
 8001eee:	4b5c      	ldr	r3, [pc, #368]	; (8002060 <Setup0_Process+0x26c>)
 8001ef0:	b292      	uxth	r2, r2
 8001ef2:	4413      	add	r3, r2
 8001ef4:	005b      	lsls	r3, r3, #1
 8001ef6:	2200      	movs	r2, #0
 8001ef8:	801a      	strh	r2, [r3, #0]
 8001efa:	805a      	strh	r2, [r3, #2]
 8001efc:	4b59      	ldr	r3, [pc, #356]	; (8002064 <Setup0_Process+0x270>)
 8001efe:	2230      	movs	r2, #48	; 0x30
 8001f00:	801a      	strh	r2, [r3, #0]
  {
    ControlState = STALLED;
    goto exit_NoData_Setup0;
  }

  ControlState = WAIT_STATUS_IN;/* After no data stage SETUP */
 8001f02:	2306      	movs	r3, #6
 8001f04:	e000      	b.n	8001f08 <Setup0_Process+0x114>
  if (Result != USB_SUCCESS)
  {
    Result = (*pProperty->Class_NoData_Setup)(RequestNo);
    if (Result == USB_NOT_READY)
    {
      ControlState = PAUSE;
 8001f06:	2309      	movs	r3, #9
  ControlState = WAIT_STATUS_IN;/* After no data stage SETUP */

  USB_StatusIn();

exit_NoData_Setup0:
  pInformation->ControlState = ControlState;
 8001f08:	682a      	ldr	r2, [r5, #0]
 8001f0a:	7213      	strb	r3, [r2, #8]
 8001f0c:	e0cc      	b.n	80020a8 <Setup0_Process+0x2b4>

  CopyRoutine = NULL;
  wOffset = 0;

  /*GET DESCRIPTOR*/
  if (Request_No == GET_DESCRIPTOR)
 8001f0e:	2c06      	cmp	r4, #6
 8001f10:	d113      	bne.n	8001f3a <Setup0_Process+0x146>
  {
    if (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
 8001f12:	781a      	ldrb	r2, [r3, #0]
 8001f14:	0652      	lsls	r2, r2, #25
 8001f16:	d175      	bne.n	8002004 <Setup0_Process+0x210>
    {
      u8 wValue1 = pInformation->USBwValue1;
 8001f18:	789a      	ldrb	r2, [r3, #2]
 8001f1a:	4b50      	ldr	r3, [pc, #320]	; (800205c <Setup0_Process+0x268>)
      if (wValue1 == DEVICE_DESCRIPTOR)
 8001f1c:	2a01      	cmp	r2, #1
 8001f1e:	d102      	bne.n	8001f26 <Setup0_Process+0x132>
      {
        CopyRoutine = pProperty->GetDeviceDescriptor;
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	69db      	ldr	r3, [r3, #28]
 8001f24:	e065      	b.n	8001ff2 <Setup0_Process+0x1fe>
      }
      else if (wValue1 == CONFIG_DESCRIPTOR)
 8001f26:	2a02      	cmp	r2, #2
 8001f28:	d102      	bne.n	8001f30 <Setup0_Process+0x13c>
      {
        CopyRoutine = pProperty->GetConfigDescriptor;
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	6a1b      	ldr	r3, [r3, #32]
 8001f2e:	e060      	b.n	8001ff2 <Setup0_Process+0x1fe>
      }
      else if (wValue1 == STRING_DESCRIPTOR)
 8001f30:	2a03      	cmp	r2, #3
 8001f32:	d167      	bne.n	8002004 <Setup0_Process+0x210>
      {
        CopyRoutine = pProperty->GetStringDescriptor;
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f38:	e05b      	b.n	8001ff2 <Setup0_Process+0x1fe>
      }  /* End of GET_DESCRIPTOR */
    }
  }

  /*GET STATUS*/
  else if ((Request_No == GET_STATUS) && (pInformation->USBwValue == 0)
 8001f3a:	2c00      	cmp	r4, #0
 8001f3c:	d13a      	bne.n	8001fb4 <Setup0_Process+0x1c0>
 8001f3e:	8859      	ldrh	r1, [r3, #2]
 8001f40:	2900      	cmp	r1, #0
 8001f42:	d15f      	bne.n	8002004 <Setup0_Process+0x210>
           && (pInformation->USBwLength == 0x0002)
           && (pInformation->USBwIndex1 == 0))
 8001f44:	685a      	ldr	r2, [r3, #4]
 8001f46:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 8001f4a:	f5b2 3f00 	cmp.w	r2, #131072	; 0x20000
 8001f4e:	d159      	bne.n	8002004 <Setup0_Process+0x210>
  {
    /* GET STATUS for Device*/
    if ((Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
 8001f50:	781a      	ldrb	r2, [r3, #0]
 8001f52:	f012 027f 	ands.w	r2, r2, #127	; 0x7f
 8001f56:	d104      	bne.n	8001f62 <Setup0_Process+0x16e>
        && (pInformation->USBwIndex == 0))
 8001f58:	889b      	ldrh	r3, [r3, #4]
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	f000 80a8 	beq.w	80020b0 <Setup0_Process+0x2bc>
 8001f60:	e050      	b.n	8002004 <Setup0_Process+0x210>
    {
      CopyRoutine = Standard_GetStatus;
    }

    /* GET STATUS for Interface*/
    else if (Type_Recipient == (STANDARD_REQUEST | INTERFACE_RECIPIENT))
 8001f62:	2a01      	cmp	r2, #1
 8001f64:	d10a      	bne.n	8001f7c <Setup0_Process+0x188>
    {
      if (((*pProperty->Class_Get_Interface_Setting)(pInformation->USBwIndex0, 0) == USB_SUCCESS)
 8001f66:	4a3d      	ldr	r2, [pc, #244]	; (800205c <Setup0_Process+0x268>)
 8001f68:	7958      	ldrb	r0, [r3, #5]
 8001f6a:	6812      	ldr	r2, [r2, #0]
 8001f6c:	6992      	ldr	r2, [r2, #24]
 8001f6e:	4790      	blx	r2
 8001f70:	2800      	cmp	r0, #0
 8001f72:	d147      	bne.n	8002004 <Setup0_Process+0x210>
          && (pInformation->Current_Configuration != 0))
 8001f74:	4b38      	ldr	r3, [pc, #224]	; (8002058 <Setup0_Process+0x264>)
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	7a9b      	ldrb	r3, [r3, #10]
 8001f7a:	e018      	b.n	8001fae <Setup0_Process+0x1ba>
        CopyRoutine = Standard_GetStatus;
      }
    }

    /* GET STATUS for EndPoint*/
    else if (Type_Recipient == (STANDARD_REQUEST | ENDPOINT_RECIPIENT))
 8001f7c:	2a02      	cmp	r2, #2
 8001f7e:	d141      	bne.n	8002004 <Setup0_Process+0x210>
    {
      Related_Endpoint = (pInformation->USBwIndex0 & 0x0f);
 8001f80:	795a      	ldrb	r2, [r3, #5]
      else
      {
        Status = _GetEPRxStatus(Related_Endpoint);
      }

      if ((Related_Endpoint < Device_Table.Total_Endpoint) && (Reserved == 0)
 8001f82:	4839      	ldr	r0, [pc, #228]	; (8002068 <Setup0_Process+0x274>)
    }

    /* GET STATUS for EndPoint*/
    else if (Type_Recipient == (STANDARD_REQUEST | ENDPOINT_RECIPIENT))
    {
      Related_Endpoint = (pInformation->USBwIndex0 & 0x0f);
 8001f84:	f002 010f 	and.w	r1, r2, #15
 8001f88:	008b      	lsls	r3, r1, #2

      if (ValBit(pInformation->USBwIndex0, 7))
      {
        /*Get Status of endpoint & stall the request if the related_ENdpoint
        is Disabled*/
        Status = _GetEPTxStatus(Related_Endpoint);
 8001f8a:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001f8e:	f503 43b8 	add.w	r3, r3, #23552	; 0x5c00
 8001f92:	681b      	ldr	r3, [r3, #0]
      else
      {
        Status = _GetEPRxStatus(Related_Endpoint);
      }

      if ((Related_Endpoint < Device_Table.Total_Endpoint) && (Reserved == 0)
 8001f94:	7800      	ldrb	r0, [r0, #0]
    else if (Type_Recipient == (STANDARD_REQUEST | ENDPOINT_RECIPIENT))
    {
      Related_Endpoint = (pInformation->USBwIndex0 & 0x0f);
      Reserved = pInformation->USBwIndex0 & 0x70;

      if (ValBit(pInformation->USBwIndex0, 7))
 8001f96:	f012 0f80 	tst.w	r2, #128	; 0x80
      {
        /*Get Status of endpoint & stall the request if the related_ENdpoint
        is Disabled*/
        Status = _GetEPTxStatus(Related_Endpoint);
 8001f9a:	bf14      	ite	ne
 8001f9c:	f003 0330 	andne.w	r3, r3, #48	; 0x30
      }
      else
      {
        Status = _GetEPRxStatus(Related_Endpoint);
 8001fa0:	f403 5340 	andeq.w	r3, r3, #12288	; 0x3000
      }

      if ((Related_Endpoint < Device_Table.Total_Endpoint) && (Reserved == 0)
 8001fa4:	4281      	cmp	r1, r0
 8001fa6:	d22d      	bcs.n	8002004 <Setup0_Process+0x210>
 8001fa8:	f012 0f70 	tst.w	r2, #112	; 0x70
 8001fac:	d12a      	bne.n	8002004 <Setup0_Process+0x210>
          && (Status != 0))
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d17e      	bne.n	80020b0 <Setup0_Process+0x2bc>
 8001fb2:	e027      	b.n	8002004 <Setup0_Process+0x210>
    }

  }

  /*GET CONFIGURATION*/
  else if (Request_No == GET_CONFIGURATION)
 8001fb4:	2c08      	cmp	r4, #8
 8001fb6:	d103      	bne.n	8001fc0 <Setup0_Process+0x1cc>
  {
    if (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
 8001fb8:	781b      	ldrb	r3, [r3, #0]
 8001fba:	065b      	lsls	r3, r3, #25
 8001fbc:	d07a      	beq.n	80020b4 <Setup0_Process+0x2c0>
 8001fbe:	e021      	b.n	8002004 <Setup0_Process+0x210>
    {
      CopyRoutine = Standard_GetConfiguration;
    }
  }
  /*GET INTERFACE*/
  else if (Request_No == GET_INTERFACE)
 8001fc0:	2c0a      	cmp	r4, #10
 8001fc2:	d11f      	bne.n	8002004 <Setup0_Process+0x210>
  {
    if ((Type_Recipient == (STANDARD_REQUEST | INTERFACE_RECIPIENT))
 8001fc4:	781a      	ldrb	r2, [r3, #0]
 8001fc6:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8001fca:	2a01      	cmp	r2, #1
 8001fcc:	d11a      	bne.n	8002004 <Setup0_Process+0x210>
        && (pInformation->Current_Configuration != 0) && (pInformation->USBwValue == 0)
 8001fce:	7a9a      	ldrb	r2, [r3, #10]
 8001fd0:	b1c2      	cbz	r2, 8002004 <Setup0_Process+0x210>
 8001fd2:	8859      	ldrh	r1, [r3, #2]
 8001fd4:	b9b1      	cbnz	r1, 8002004 <Setup0_Process+0x210>
        && (pInformation->USBwIndex1 == 0) && (pInformation->USBwLength == 0x0001)
 8001fd6:	685a      	ldr	r2, [r3, #4]
 8001fd8:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 8001fdc:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 8001fe0:	d110      	bne.n	8002004 <Setup0_Process+0x210>
        && ((*pProperty->Class_Get_Interface_Setting)(pInformation->USBwIndex0, 0) == USB_SUCCESS))
 8001fe2:	4a1e      	ldr	r2, [pc, #120]	; (800205c <Setup0_Process+0x268>)
 8001fe4:	7958      	ldrb	r0, [r3, #5]
 8001fe6:	6812      	ldr	r2, [r2, #0]
 8001fe8:	6992      	ldr	r2, [r2, #24]
 8001fea:	4790      	blx	r2
 8001fec:	2800      	cmp	r0, #0
 8001fee:	d063      	beq.n	80020b8 <Setup0_Process+0x2c4>
 8001ff0:	e008      	b.n	8002004 <Setup0_Process+0x210>
      CopyRoutine = Standard_GetInterface;
    }

  }
  
  if (CopyRoutine)
 8001ff2:	b13b      	cbz	r3, 8002004 <Setup0_Process+0x210>
  {
    pInformation->Ctrl_Info.Usb_wOffset = wOffset;
 8001ff4:	682a      	ldr	r2, [r5, #0]
 8001ff6:	2400      	movs	r4, #0
 8001ff8:	8254      	strh	r4, [r2, #18]
    pInformation->Ctrl_Info.CopyData = CopyRoutine;
 8001ffa:	6193      	str	r3, [r2, #24]
    /* sb in the original the cast to word was directly */
    /* now the cast is made step by step */
    (*CopyRoutine)(0);
 8001ffc:	4620      	mov	r0, r4
 8001ffe:	4798      	blx	r3
    Result = USB_SUCCESS;
 8002000:	4620      	mov	r0, r4
 8002002:	e00a      	b.n	800201a <Setup0_Process+0x226>
  }
  else
  {
    Result = (*pProperty->Class_Data_Setup)(pInformation->USBbRequest);
 8002004:	4b15      	ldr	r3, [pc, #84]	; (800205c <Setup0_Process+0x268>)
 8002006:	682a      	ldr	r2, [r5, #0]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	7850      	ldrb	r0, [r2, #1]
 800200c:	691b      	ldr	r3, [r3, #16]
 800200e:	4798      	blx	r3
    if (Result == USB_NOT_READY)
 8002010:	2803      	cmp	r0, #3
 8002012:	d102      	bne.n	800201a <Setup0_Process+0x226>
    {
      pInformation->ControlState = PAUSE;
 8002014:	4b10      	ldr	r3, [pc, #64]	; (8002058 <Setup0_Process+0x264>)
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	e005      	b.n	8002026 <Setup0_Process+0x232>
      return;
    }
  }

  if (pInformation->Ctrl_Info.Usb_wLength == 0xFFFF)
 800201a:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800201e:	682b      	ldr	r3, [r5, #0]
 8002020:	8a1a      	ldrh	r2, [r3, #16]
 8002022:	428a      	cmp	r2, r1
 8002024:	d101      	bne.n	800202a <Setup0_Process+0x236>
  {
    /* Data is not ready, wait it */
    pInformation->ControlState = PAUSE;
 8002026:	2209      	movs	r2, #9
 8002028:	e003      	b.n	8002032 <Setup0_Process+0x23e>
    return;
  }
  if ((Result == USB_UNSUPPORT) || (pInformation->Ctrl_Info.Usb_wLength == 0))
 800202a:	2802      	cmp	r0, #2
 800202c:	d000      	beq.n	8002030 <Setup0_Process+0x23c>
 800202e:	b912      	cbnz	r2, 8002036 <Setup0_Process+0x242>
  {
    /* Unsupported request */
    pInformation->ControlState = STALLED;
 8002030:	2208      	movs	r2, #8
 8002032:	721a      	strb	r2, [r3, #8]
 8002034:	e038      	b.n	80020a8 <Setup0_Process+0x2b4>
    return;
  }


  if (ValBit(pInformation->USBbmRequestType, 7))
 8002036:	f993 1000 	ldrsb.w	r1, [r3]
 800203a:	2900      	cmp	r1, #0
 800203c:	da2e      	bge.n	800209c <Setup0_Process+0x2a8>
  {
    /* Device ==> Host */
    __IO u32 wLength = pInformation->USBwLength;
 800203e:	88d9      	ldrh	r1, [r3, #6]
 8002040:	4c06      	ldr	r4, [pc, #24]	; (800205c <Setup0_Process+0x268>)
 8002042:	9101      	str	r1, [sp, #4]
     
    /* Restrict the data length to be the one host asks for */
    if (pInformation->Ctrl_Info.Usb_wLength > wLength)
 8002044:	9801      	ldr	r0, [sp, #4]
 8002046:	4282      	cmp	r2, r0
 8002048:	d910      	bls.n	800206c <Setup0_Process+0x278>
    {
      pInformation->Ctrl_Info.Usb_wLength = wLength;
 800204a:	9a01      	ldr	r2, [sp, #4]
 800204c:	821a      	strh	r2, [r3, #16]
 800204e:	e01e      	b.n	800208e <Setup0_Process+0x29a>
 8002050:	40005c50 	andmi	r5, r0, r0, asr ip
 8002054:	20003004 	andcs	r3, r0, r4
 8002058:	20000714 	andcs	r0, r0, r4, lsl r7
 800205c:	200006ec 	andcs	r0, r0, ip, ror #13
 8002060:	20003002 	andcs	r3, r0, r2
 8002064:	2000071e 	andcs	r0, r0, lr, lsl r7
 8002068:	200000e0 	andcs	r0, r0, r0, ror #1
    }
    
    else if (pInformation->Ctrl_Info.Usb_wLength < pInformation->USBwLength)
 800206c:	428a      	cmp	r2, r1
 800206e:	d20e      	bcs.n	800208e <Setup0_Process+0x29a>
    {
      if (pInformation->Ctrl_Info.Usb_wLength < pProperty->MaxPacketSize)
 8002070:	6821      	ldr	r1, [r4, #0]
 8002072:	f891 002c 	ldrb.w	r0, [r1, #44]	; 0x2c
 8002076:	4282      	cmp	r2, r0
 8002078:	d201      	bcs.n	800207e <Setup0_Process+0x28a>
      {
        Data_Mul_MaxPacketSize = FALSE;
 800207a:	2100      	movs	r1, #0
 800207c:	e005      	b.n	800208a <Setup0_Process+0x296>
      }
      else if ((pInformation->Ctrl_Info.Usb_wLength % pProperty->MaxPacketSize) == 0)
 800207e:	fb92 f1f0 	sdiv	r1, r2, r0
 8002082:	fb00 2211 	mls	r2, r0, r1, r2
 8002086:	b912      	cbnz	r2, 800208e <Setup0_Process+0x29a>
      {
        Data_Mul_MaxPacketSize = TRUE;
 8002088:	2101      	movs	r1, #1
 800208a:	4a0c      	ldr	r2, [pc, #48]	; (80020bc <Setup0_Process+0x2c8>)
 800208c:	7011      	strb	r1, [r2, #0]
      }
    }   

    pInformation->Ctrl_Info.PacketSize = pProperty->MaxPacketSize;
 800208e:	6822      	ldr	r2, [r4, #0]
 8002090:	f892 202c 	ldrb.w	r2, [r2, #44]	; 0x2c
 8002094:	829a      	strh	r2, [r3, #20]
    DataStageIn();
 8002096:	f7ff fd23 	bl	8001ae0 <DataStageIn>
 800209a:	e005      	b.n	80020a8 <Setup0_Process+0x2b4>
  }
  else
  {
    pInformation->ControlState = OUT_DATA;
 800209c:	2203      	movs	r2, #3
 800209e:	721a      	strb	r2, [r3, #8]
    vSetEPRxStatus(EP_RX_VALID); /* enable for next data reception */
 80020a0:	4b07      	ldr	r3, [pc, #28]	; (80020c0 <Setup0_Process+0x2cc>)
 80020a2:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 80020a6:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Setup with data stage */
    Data_Setup0();
  }
  return Post0_Process();
 80020a8:	f7ff fe82 	bl	8001db0 <Post0_Process>
}
 80020ac:	b003      	add	sp, #12
 80020ae:	bdf0      	pop	{r4, r5, r6, r7, pc}
  {
    /* GET STATUS for Device*/
    if ((Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
        && (pInformation->USBwIndex == 0))
    {
      CopyRoutine = Standard_GetStatus;
 80020b0:	4b04      	ldr	r3, [pc, #16]	; (80020c4 <Setup0_Process+0x2d0>)
 80020b2:	e79f      	b.n	8001ff4 <Setup0_Process+0x200>
  /*GET CONFIGURATION*/
  else if (Request_No == GET_CONFIGURATION)
  {
    if (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
    {
      CopyRoutine = Standard_GetConfiguration;
 80020b4:	4b04      	ldr	r3, [pc, #16]	; (80020c8 <Setup0_Process+0x2d4>)
 80020b6:	e79d      	b.n	8001ff4 <Setup0_Process+0x200>
    if ((Type_Recipient == (STANDARD_REQUEST | INTERFACE_RECIPIENT))
        && (pInformation->Current_Configuration != 0) && (pInformation->USBwValue == 0)
        && (pInformation->USBwIndex1 == 0) && (pInformation->USBwLength == 0x0001)
        && ((*pProperty->Class_Get_Interface_Setting)(pInformation->USBwIndex0, 0) == USB_SUCCESS))
    {
      CopyRoutine = Standard_GetInterface;
 80020b8:	4b04      	ldr	r3, [pc, #16]	; (80020cc <Setup0_Process+0x2d8>)
 80020ba:	e79b      	b.n	8001ff4 <Setup0_Process+0x200>
 80020bc:	20000130 	andcs	r0, r0, r0, lsr r1
 80020c0:	2000071c 	andcs	r0, r0, ip, lsl r7
 80020c4:	08001a51 	stmdaeq	r0, {r0, r4, r6, r9, fp, ip}
 80020c8:	08001a09 	stmdaeq	r0, {r0, r3, r9, fp, ip}
 80020cc:	08001a2d 	stmdaeq	r0, {r0, r2, r3, r5, r9, fp, ip}

080020d0 <Out0_Process>:
* Input          : None.
* Output         : None.
* Return         : Post0_Process.
*******************************************************************************/
u8 Out0_Process(void)
{
 80020d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  u32 ControlState = pInformation->ControlState;
 80020d2:	4d2c      	ldr	r5, [pc, #176]	; (8002184 <Out0_Process+0xb4>)
 80020d4:	682c      	ldr	r4, [r5, #0]
 80020d6:	7a23      	ldrb	r3, [r4, #8]

  if ((ControlState == IN_DATA) || (ControlState == LAST_IN_DATA))
 80020d8:	2b02      	cmp	r3, #2
 80020da:	d04c      	beq.n	8002176 <Out0_Process+0xa6>
 80020dc:	2b04      	cmp	r3, #4
 80020de:	d04a      	beq.n	8002176 <Out0_Process+0xa6>
  {
    /* host aborts the transfer before finish */
    ControlState = STALLED;
  }
  else if ((ControlState == OUT_DATA) || (ControlState == LAST_OUT_DATA))
 80020e0:	2b03      	cmp	r3, #3
 80020e2:	d001      	beq.n	80020e8 <Out0_Process+0x18>
 80020e4:	2b05      	cmp	r3, #5
 80020e6:	d140      	bne.n	800216a <Out0_Process+0x9a>
  ENDPOINT_INFO *pEPinfo = &pInformation->Ctrl_Info;
  u32 save_rLength;

  save_rLength = pEPinfo->Usb_rLength;

  if (pEPinfo->CopyData && save_rLength)
 80020e8:	69a1      	ldr	r1, [r4, #24]
void DataStageOut(void)
{
  ENDPOINT_INFO *pEPinfo = &pInformation->Ctrl_Info;
  u32 save_rLength;

  save_rLength = pEPinfo->Usb_rLength;
 80020ea:	8a23      	ldrh	r3, [r4, #16]

  if (pEPinfo->CopyData && save_rLength)
 80020ec:	b1a9      	cbz	r1, 800211a <Out0_Process+0x4a>
 80020ee:	b1a3      	cbz	r3, 800211a <Out0_Process+0x4a>
  {
    u8 *Buffer;
    u32 Length;

    Length = pEPinfo->PacketSize;
 80020f0:	8aa6      	ldrh	r6, [r4, #20]
    if (Length > save_rLength)
    {
      Length = save_rLength;
    }

    Buffer = (*pEPinfo->CopyData)(Length);
 80020f2:	429e      	cmp	r6, r3
 80020f4:	bf28      	it	cs
 80020f6:	461e      	movcs	r6, r3
 80020f8:	4630      	mov	r0, r6
 80020fa:	4788      	blx	r1
    pEPinfo->Usb_rLength -= Length;
 80020fc:	8a23      	ldrh	r3, [r4, #16]
    if (Length > save_rLength)
    {
      Length = save_rLength;
    }

    Buffer = (*pEPinfo->CopyData)(Length);
 80020fe:	4607      	mov	r7, r0
    pEPinfo->Usb_rLength -= Length;
 8002100:	1b9b      	subs	r3, r3, r6
 8002102:	8223      	strh	r3, [r4, #16]
    pEPinfo->Usb_rOffset += Length;
 8002104:	8a63      	ldrh	r3, [r4, #18]

  #ifdef STM32F10X_CL  
    PCD_EP_Read(ENDP0, Buffer, Length); 
  #else  
    PMAToUserBufferCopy(Buffer, GetEPRxAddr(ENDP0), Length);
 8002106:	2000      	movs	r0, #0
      Length = save_rLength;
    }

    Buffer = (*pEPinfo->CopyData)(Length);
    pEPinfo->Usb_rLength -= Length;
    pEPinfo->Usb_rOffset += Length;
 8002108:	4433      	add	r3, r6
 800210a:	8263      	strh	r3, [r4, #18]

  #ifdef STM32F10X_CL  
    PCD_EP_Read(ENDP0, Buffer, Length); 
  #else  
    PMAToUserBufferCopy(Buffer, GetEPRxAddr(ENDP0), Length);
 800210c:	f000 f994 	bl	8002438 <GetEPRxAddr>
 8002110:	4632      	mov	r2, r6
 8002112:	4601      	mov	r1, r0
 8002114:	4638      	mov	r0, r7
 8002116:	f000 f8a8 	bl	800226a <PMAToUserBufferCopy>
  #endif  /* STM32F10X_CL */
  }

  if (pEPinfo->Usb_rLength != 0)
 800211a:	8a23      	ldrh	r3, [r4, #16]
 800211c:	b153      	cbz	r3, 8002134 <Out0_Process+0x64>
  {
    vSetEPRxStatus(EP_RX_VALID);/* re-enable for next data reception */
 800211e:	4b1a      	ldr	r3, [pc, #104]	; (8002188 <Out0_Process+0xb8>)
    SetEPTxCount(ENDP0, 0);
 8002120:	2000      	movs	r0, #0
  #endif  /* STM32F10X_CL */
  }

  if (pEPinfo->Usb_rLength != 0)
  {
    vSetEPRxStatus(EP_RX_VALID);/* re-enable for next data reception */
 8002122:	f44f 5240 	mov.w	r2, #12288	; 0x3000
    SetEPTxCount(ENDP0, 0);
 8002126:	4601      	mov	r1, r0
  #endif  /* STM32F10X_CL */
  }

  if (pEPinfo->Usb_rLength != 0)
  {
    vSetEPRxStatus(EP_RX_VALID);/* re-enable for next data reception */
 8002128:	801a      	strh	r2, [r3, #0]
    SetEPTxCount(ENDP0, 0);
 800212a:	f000 f995 	bl	8002458 <SetEPTxCount>
    vSetEPTxStatus(EP_TX_VALID);/* Expect the host to abort the data OUT stage */
 800212e:	4b17      	ldr	r3, [pc, #92]	; (800218c <Out0_Process+0xbc>)
 8002130:	2230      	movs	r2, #48	; 0x30
 8002132:	801a      	strh	r2, [r3, #0]
  }
  /* Set the next State*/
  if (pEPinfo->Usb_rLength >= pEPinfo->PacketSize)
 8002134:	8aa3      	ldrh	r3, [r4, #20]
 8002136:	8a22      	ldrh	r2, [r4, #16]
 8002138:	4293      	cmp	r3, r2
  {
    pInformation->ControlState = OUT_DATA;
 800213a:	682b      	ldr	r3, [r5, #0]
    vSetEPRxStatus(EP_RX_VALID);/* re-enable for next data reception */
    SetEPTxCount(ENDP0, 0);
    vSetEPTxStatus(EP_TX_VALID);/* Expect the host to abort the data OUT stage */
  }
  /* Set the next State*/
  if (pEPinfo->Usb_rLength >= pEPinfo->PacketSize)
 800213c:	d801      	bhi.n	8002142 <Out0_Process+0x72>
  {
    pInformation->ControlState = OUT_DATA;
 800213e:	2203      	movs	r2, #3
 8002140:	e001      	b.n	8002146 <Out0_Process+0x76>
  }
  else
  {
    if (pEPinfo->Usb_rLength > 0)
 8002142:	b112      	cbz	r2, 800214a <Out0_Process+0x7a>
    {
      pInformation->ControlState = LAST_OUT_DATA;
 8002144:	2205      	movs	r2, #5
 8002146:	721a      	strb	r2, [r3, #8]
 8002148:	e00c      	b.n	8002164 <Out0_Process+0x94>
    }
    else if (pEPinfo->Usb_rLength == 0)
    {
      pInformation->ControlState = WAIT_STATUS_IN;
 800214a:	2106      	movs	r1, #6
 800214c:	7219      	strb	r1, [r3, #8]
      USB_StatusIn();
 800214e:	4b10      	ldr	r3, [pc, #64]	; (8002190 <Out0_Process+0xc0>)
 8002150:	6819      	ldr	r1, [r3, #0]
 8002152:	4b10      	ldr	r3, [pc, #64]	; (8002194 <Out0_Process+0xc4>)
 8002154:	b289      	uxth	r1, r1
 8002156:	440b      	add	r3, r1
 8002158:	005b      	lsls	r3, r3, #1
 800215a:	801a      	strh	r2, [r3, #0]
 800215c:	805a      	strh	r2, [r3, #2]
 800215e:	4b0b      	ldr	r3, [pc, #44]	; (800218c <Out0_Process+0xbc>)
 8002160:	2230      	movs	r2, #48	; 0x30
 8002162:	801a      	strh	r2, [r3, #0]
    ControlState = STALLED;
  }
  else if ((ControlState == OUT_DATA) || (ControlState == LAST_OUT_DATA))
  {
    DataStageOut();
    ControlState = pInformation->ControlState; /* may be changed outside the function */
 8002164:	682b      	ldr	r3, [r5, #0]
 8002166:	7a1b      	ldrb	r3, [r3, #8]
 8002168:	e006      	b.n	8002178 <Out0_Process+0xa8>
  }

  else if (ControlState == WAIT_STATUS_OUT)
 800216a:	2b07      	cmp	r3, #7
 800216c:	d103      	bne.n	8002176 <Out0_Process+0xa6>
  {
    (*pProperty->Process_Status_OUT)();
 800216e:	4b0a      	ldr	r3, [pc, #40]	; (8002198 <Out0_Process+0xc8>)
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	68db      	ldr	r3, [r3, #12]
 8002174:	4798      	blx	r3
  u32 ControlState = pInformation->ControlState;

  if ((ControlState == IN_DATA) || (ControlState == LAST_IN_DATA))
  {
    /* host aborts the transfer before finish */
    ControlState = STALLED;
 8002176:	2308      	movs	r3, #8
  else
  {
    ControlState = STALLED;
  }

  pInformation->ControlState = ControlState;
 8002178:	682a      	ldr	r2, [r5, #0]
 800217a:	7213      	strb	r3, [r2, #8]

  return Post0_Process();
}
 800217c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    ControlState = STALLED;
  }

  pInformation->ControlState = ControlState;

  return Post0_Process();
 8002180:	f7ff be16 	b.w	8001db0 <Post0_Process>
 8002184:	20000714 	andcs	r0, r0, r4, lsl r7
 8002188:	2000071c 	andcs	r0, r0, ip, lsl r7
 800218c:	2000071e 	andcs	r0, r0, lr, lsl r7
 8002190:	40005c50 	andmi	r5, r0, r0, asr ip
 8002194:	20003002 	andcs	r3, r0, r2
 8002198:	200006ec 	andcs	r0, r0, ip, ror #13

0800219c <SetDeviceAddress>:
* Input          : - Val: device adress.
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetDeviceAddress(u8 Val)
{
 800219c:	b570      	push	{r4, r5, r6, lr}
#ifdef STM32F10X_CL 
  PCD_EP_SetAddress ((u8)Val);
#else 
  u32 i;
  u32 nEP = Device_Table.Total_Endpoint;
 800219e:	4b0d      	ldr	r3, [pc, #52]	; (80021d4 <SetDeviceAddress+0x38>)

  /* set address in every used endpoint */
  for (i = 0; i < nEP; i++)
 80021a0:	2200      	movs	r2, #0
{
#ifdef STM32F10X_CL 
  PCD_EP_SetAddress ((u8)Val);
#else 
  u32 i;
  u32 nEP = Device_Table.Total_Endpoint;
 80021a2:	781d      	ldrb	r5, [r3, #0]

  /* set address in every used endpoint */
  for (i = 0; i < nEP; i++)
 80021a4:	42aa      	cmp	r2, r5
 80021a6:	d210      	bcs.n	80021ca <SetDeviceAddress+0x2e>
  {
    _SetEPAddress((u8)i, (u8)i);
 80021a8:	f640 710f 	movw	r1, #3855	; 0xf0f
 80021ac:	f102 5380 	add.w	r3, r2, #268435456	; 0x10000000
 80021b0:	f503 53b8 	add.w	r3, r3, #5888	; 0x1700
 80021b4:	009b      	lsls	r3, r3, #2
 80021b6:	681e      	ldr	r6, [r3, #0]
 80021b8:	f442 4400 	orr.w	r4, r2, #32768	; 0x8000
 80021bc:	f044 0480 	orr.w	r4, r4, #128	; 0x80
 80021c0:	4031      	ands	r1, r6
 80021c2:	4321      	orrs	r1, r4
 80021c4:	6019      	str	r1, [r3, #0]
#else 
  u32 i;
  u32 nEP = Device_Table.Total_Endpoint;

  /* set address in every used endpoint */
  for (i = 0; i < nEP; i++)
 80021c6:	3201      	adds	r2, #1
 80021c8:	e7ec      	b.n	80021a4 <SetDeviceAddress+0x8>
  {
    _SetEPAddress((u8)i, (u8)i);
  } /* for */
  _SetDADDR(Val | DADDR_EF); /* set device address and enable function */
 80021ca:	4b03      	ldr	r3, [pc, #12]	; (80021d8 <SetDeviceAddress+0x3c>)
 80021cc:	f040 0080 	orr.w	r0, r0, #128	; 0x80
 80021d0:	6018      	str	r0, [r3, #0]
 80021d2:	bd70      	pop	{r4, r5, r6, pc}
 80021d4:	200000e0 	andcs	r0, r0, r0, ror #1
 80021d8:	40005c4c 	andmi	r5, r0, ip, asr #24

080021dc <In0_Process>:
* Input          : None.
* Output         : None.
* Return         : Post0_Process.
*******************************************************************************/
u8 In0_Process(void)
{
 80021dc:	b510      	push	{r4, lr}
  u32 ControlState = pInformation->ControlState;
 80021de:	4c13      	ldr	r4, [pc, #76]	; (800222c <In0_Process+0x50>)
 80021e0:	6823      	ldr	r3, [r4, #0]
 80021e2:	7a1a      	ldrb	r2, [r3, #8]

  if ((ControlState == IN_DATA) || (ControlState == LAST_IN_DATA))
 80021e4:	2a02      	cmp	r2, #2
 80021e6:	d001      	beq.n	80021ec <In0_Process+0x10>
 80021e8:	2a04      	cmp	r2, #4
 80021ea:	d104      	bne.n	80021f6 <In0_Process+0x1a>
  {
    DataStageIn();
 80021ec:	f7ff fc78 	bl	8001ae0 <DataStageIn>
    /* ControlState may be changed outside the function */
    ControlState = pInformation->ControlState;
 80021f0:	6823      	ldr	r3, [r4, #0]
 80021f2:	7a1b      	ldrb	r3, [r3, #8]
 80021f4:	e013      	b.n	800221e <In0_Process+0x42>
  }

  else if (ControlState == WAIT_STATUS_IN)
 80021f6:	2a06      	cmp	r2, #6
 80021f8:	d110      	bne.n	800221c <In0_Process+0x40>
  {
    if ((pInformation->USBbRequest == SET_ADDRESS) &&
 80021fa:	785a      	ldrb	r2, [r3, #1]
 80021fc:	2a05      	cmp	r2, #5
 80021fe:	d109      	bne.n	8002214 <In0_Process+0x38>
        (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT)))
 8002200:	781a      	ldrb	r2, [r3, #0]
    ControlState = pInformation->ControlState;
  }

  else if (ControlState == WAIT_STATUS_IN)
  {
    if ((pInformation->USBbRequest == SET_ADDRESS) &&
 8002202:	0652      	lsls	r2, r2, #25
 8002204:	d106      	bne.n	8002214 <In0_Process+0x38>
        (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT)))
    {
      SetDeviceAddress(pInformation->USBwValue0);
 8002206:	78d8      	ldrb	r0, [r3, #3]
 8002208:	f7ff ffc8 	bl	800219c <SetDeviceAddress>
      pUser_Standard_Requests->User_SetDeviceAddress();
 800220c:	4b08      	ldr	r3, [pc, #32]	; (8002230 <In0_Process+0x54>)
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	6a1b      	ldr	r3, [r3, #32]
 8002212:	4798      	blx	r3
    }
    (*pProperty->Process_Status_IN)();
 8002214:	4b07      	ldr	r3, [pc, #28]	; (8002234 <In0_Process+0x58>)
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	689b      	ldr	r3, [r3, #8]
 800221a:	4798      	blx	r3
    ControlState = STALLED;
  }

  else
  {
    ControlState = STALLED;
 800221c:	2308      	movs	r3, #8
  }

  pInformation->ControlState = ControlState;
 800221e:	6822      	ldr	r2, [r4, #0]
 8002220:	7213      	strb	r3, [r2, #8]

  return Post0_Process();
}
 8002222:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    ControlState = STALLED;
  }

  pInformation->ControlState = ControlState;

  return Post0_Process();
 8002226:	f7ff bdc3 	b.w	8001db0 <Post0_Process>
 800222a:	bf00      	nop
 800222c:	20000714 	andcs	r0, r0, r4, lsl r7
 8002230:	20000710 	andcs	r0, r0, r0, lsl r7
 8002234:	200006ec 	andcs	r0, r0, ip, ror #13

08002238 <NOP_Process>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void NOP_Process(void)
{
 8002238:	4770      	bx	lr

0800223a <UserToPMABufferCopy>:
*                  - wNBytes: no. of bytes to be copied.
* Output         : None.
* Return         : None	.
*******************************************************************************/
void UserToPMABufferCopy(u8 *pbUsrBuf, u16 wPMABufAddr, u16 wNBytes)
{
 800223a:	b530      	push	{r4, r5, lr}
  u32 n = (wNBytes + 1) >> 1;   /* n = (wNBytes + 1) / 2 */
  u32 i, temp1, temp2;
  u16 *pdwVal;
  pdwVal = (u16 *)(wPMABufAddr * 2 + PMAAddr);
 800223c:	f101 5100 	add.w	r1, r1, #536870912	; 0x20000000
* Output         : None.
* Return         : None	.
*******************************************************************************/
void UserToPMABufferCopy(u8 *pbUsrBuf, u16 wPMABufAddr, u16 wNBytes)
{
  u32 n = (wNBytes + 1) >> 1;   /* n = (wNBytes + 1) / 2 */
 8002240:	3201      	adds	r2, #1
  u32 i, temp1, temp2;
  u16 *pdwVal;
  pdwVal = (u16 *)(wPMABufAddr * 2 + PMAAddr);
 8002242:	f501 5140 	add.w	r1, r1, #12288	; 0x3000
* Output         : None.
* Return         : None	.
*******************************************************************************/
void UserToPMABufferCopy(u8 *pbUsrBuf, u16 wPMABufAddr, u16 wNBytes)
{
  u32 n = (wNBytes + 1) >> 1;   /* n = (wNBytes + 1) / 2 */
 8002246:	1052      	asrs	r2, r2, #1
  u32 i, temp1, temp2;
  u16 *pdwVal;
  pdwVal = (u16 *)(wPMABufAddr * 2 + PMAAddr);
 8002248:	0049      	lsls	r1, r1, #1
  for (i = n; i != 0; i--)
 800224a:	2300      	movs	r3, #0
 800224c:	4293      	cmp	r3, r2
 800224e:	f100 0002 	add.w	r0, r0, #2
 8002252:	d009      	beq.n	8002268 <UserToPMABufferCopy+0x2e>
  {
    temp1 = (u16) * pbUsrBuf;
    pbUsrBuf++;
    temp2 = temp1 | (u16) * pbUsrBuf << 8;
 8002254:	f810 5c01 	ldrb.w	r5, [r0, #-1]
  u32 i, temp1, temp2;
  u16 *pdwVal;
  pdwVal = (u16 *)(wPMABufAddr * 2 + PMAAddr);
  for (i = n; i != 0; i--)
  {
    temp1 = (u16) * pbUsrBuf;
 8002258:	f810 4c02 	ldrb.w	r4, [r0, #-2]
    pbUsrBuf++;
    temp2 = temp1 | (u16) * pbUsrBuf << 8;
 800225c:	ea44 2405 	orr.w	r4, r4, r5, lsl #8
    *pdwVal++ = temp2;
 8002260:	f821 4023 	strh.w	r4, [r1, r3, lsl #2]
 8002264:	3301      	adds	r3, #1
 8002266:	e7f1      	b.n	800224c <UserToPMABufferCopy+0x12>
    pdwVal++;
    pbUsrBuf++;
  }
}
 8002268:	bd30      	pop	{r4, r5, pc}

0800226a <PMAToUserBufferCopy>:
*                  - wNBytes     = no. of bytes to be copied.
* Output         : None.
* Return         : None.
*******************************************************************************/
void PMAToUserBufferCopy(u8 *pbUsrBuf, u16 wPMABufAddr, u16 wNBytes)
{
 800226a:	b510      	push	{r4, lr}
  u32 n = (wNBytes + 1) >> 1;/* /2*/
  u32 i;
  u32 *pdwVal;
  pdwVal = (u32 *)(wPMABufAddr * 2 + PMAAddr);
 800226c:	f101 5100 	add.w	r1, r1, #536870912	; 0x20000000
* Output         : None.
* Return         : None.
*******************************************************************************/
void PMAToUserBufferCopy(u8 *pbUsrBuf, u16 wPMABufAddr, u16 wNBytes)
{
  u32 n = (wNBytes + 1) >> 1;/* /2*/
 8002270:	3201      	adds	r2, #1
  u32 i;
  u32 *pdwVal;
  pdwVal = (u32 *)(wPMABufAddr * 2 + PMAAddr);
 8002272:	f501 5140 	add.w	r1, r1, #12288	; 0x3000
* Output         : None.
* Return         : None.
*******************************************************************************/
void PMAToUserBufferCopy(u8 *pbUsrBuf, u16 wPMABufAddr, u16 wNBytes)
{
  u32 n = (wNBytes + 1) >> 1;/* /2*/
 8002276:	1052      	asrs	r2, r2, #1
  u32 i;
  u32 *pdwVal;
  pdwVal = (u32 *)(wPMABufAddr * 2 + PMAAddr);
 8002278:	0049      	lsls	r1, r1, #1
  for (i = n; i != 0; i--)
 800227a:	2300      	movs	r3, #0
 800227c:	4293      	cmp	r3, r2
 800227e:	d005      	beq.n	800228c <PMAToUserBufferCopy+0x22>
  {
    *(u16*)pbUsrBuf++ = *pdwVal++;
 8002280:	f851 4023 	ldr.w	r4, [r1, r3, lsl #2]
 8002284:	f820 4013 	strh.w	r4, [r0, r3, lsl #1]
 8002288:	3301      	adds	r3, #1
 800228a:	e7f7      	b.n	800227c <PMAToUserBufferCopy+0x12>
    pbUsrBuf++;
  }
}
 800228c:	bd10      	pop	{r4, pc}
	...

08002290 <SetBTABLE>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetBTABLE(u16 wRegValue)
{
  _SetBTABLE(wRegValue);
 8002290:	f64f 73f8 	movw	r3, #65528	; 0xfff8
 8002294:	4a01      	ldr	r2, [pc, #4]	; (800229c <SetBTABLE+0xc>)
 8002296:	4003      	ands	r3, r0
 8002298:	6013      	str	r3, [r2, #0]
 800229a:	4770      	bx	lr
 800229c:	40005c50 	andmi	r5, r0, r0, asr ip

080022a0 <SetEPType>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPType(u8 bEpNum, u16 wType)
{
  _SetEPType(bEpNum, wType);
 80022a0:	0080      	lsls	r0, r0, #2
 80022a2:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 80022a6:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 80022aa:	6803      	ldr	r3, [r0, #0]
 80022ac:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 80022b0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80022b4:	4319      	orrs	r1, r3
 80022b6:	b289      	uxth	r1, r1
 80022b8:	6001      	str	r1, [r0, #0]
 80022ba:	4770      	bx	lr

080022bc <SetEPTxStatus>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPTxStatus(u8 bEpNum, u16 wState)
{
  _SetEPTxStatus(bEpNum, wState);
 80022bc:	0080      	lsls	r0, r0, #2
 80022be:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 80022c2:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 80022c6:	6803      	ldr	r3, [r0, #0]
 80022c8:	06ca      	lsls	r2, r1, #27
 80022ca:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80022ce:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80022d2:	b29b      	uxth	r3, r3
 80022d4:	bf48      	it	mi
 80022d6:	f083 0310 	eormi.w	r3, r3, #16
 80022da:	068a      	lsls	r2, r1, #26
 80022dc:	bf48      	it	mi
 80022de:	f083 0320 	eormi.w	r3, r3, #32
 80022e2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80022e6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80022ea:	6003      	str	r3, [r0, #0]
 80022ec:	4770      	bx	lr

080022ee <SetEPRxStatus>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPRxStatus(u8 bEpNum, u16 wState)
{
  _SetEPRxStatus(bEpNum, wState);
 80022ee:	0080      	lsls	r0, r0, #2
 80022f0:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 80022f4:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 80022f8:	6803      	ldr	r3, [r0, #0]
 80022fa:	04ca      	lsls	r2, r1, #19
 80022fc:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002300:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002304:	b29b      	uxth	r3, r3
 8002306:	bf48      	it	mi
 8002308:	f483 5380 	eormi.w	r3, r3, #4096	; 0x1000
 800230c:	048a      	lsls	r2, r1, #18
 800230e:	bf48      	it	mi
 8002310:	f483 5300 	eormi.w	r3, r3, #8192	; 0x2000
 8002314:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002318:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800231c:	6003      	str	r3, [r0, #0]
 800231e:	4770      	bx	lr

08002320 <SetEPTxValid>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPTxValid(u8 bEpNum)
{
  _SetEPTxStatus(bEpNum, EP_TX_VALID);
 8002320:	0080      	lsls	r0, r0, #2
 8002322:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 8002326:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 800232a:	6803      	ldr	r3, [r0, #0]
 800232c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002330:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002334:	b29b      	uxth	r3, r3
 8002336:	f083 0330 	eor.w	r3, r3, #48	; 0x30
 800233a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800233e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002342:	6003      	str	r3, [r0, #0]
 8002344:	4770      	bx	lr

08002346 <SetEPRxValid>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPRxValid(u8 bEpNum)
{
  _SetEPRxStatus(bEpNum, EP_RX_VALID);
 8002346:	0080      	lsls	r0, r0, #2
 8002348:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 800234c:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 8002350:	6803      	ldr	r3, [r0, #0]
 8002352:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002356:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800235a:	b29b      	uxth	r3, r3
 800235c:	f483 5340 	eor.w	r3, r3, #12288	; 0x3000
 8002360:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002364:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002368:	6003      	str	r3, [r0, #0]
 800236a:	4770      	bx	lr

0800236c <Clear_Status_Out>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void Clear_Status_Out(u8 bEpNum)
{
  _ClearEP_KIND(bEpNum);
 800236c:	0080      	lsls	r0, r0, #2
 800236e:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 8002372:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 8002376:	6803      	ldr	r3, [r0, #0]
 8002378:	f423 73f8 	bic.w	r3, r3, #496	; 0x1f0
 800237c:	051b      	lsls	r3, r3, #20
 800237e:	0d1b      	lsrs	r3, r3, #20
 8002380:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002384:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002388:	6003      	str	r3, [r0, #0]
 800238a:	4770      	bx	lr

0800238c <ClearDTOG_RX>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void ClearDTOG_RX(u8 bEpNum)
{
  _ClearDTOG_RX(bEpNum);
 800238c:	0080      	lsls	r0, r0, #2
 800238e:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 8002392:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 8002396:	6803      	ldr	r3, [r0, #0]
 8002398:	045b      	lsls	r3, r3, #17
 800239a:	bf41      	itttt	mi
 800239c:	f640 730f 	movwmi	r3, #3855	; 0xf0f
 80023a0:	6802      	ldrmi	r2, [r0, #0]
 80023a2:	4013      	andmi	r3, r2
 80023a4:	f443 4340 	orrmi.w	r3, r3, #49152	; 0xc000
 80023a8:	bf44      	itt	mi
 80023aa:	f043 0380 	orrmi.w	r3, r3, #128	; 0x80
 80023ae:	6003      	strmi	r3, [r0, #0]
 80023b0:	4770      	bx	lr

080023b2 <ClearDTOG_TX>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void ClearDTOG_TX(u8 bEpNum)
{
  _ClearDTOG_TX(bEpNum);
 80023b2:	0080      	lsls	r0, r0, #2
 80023b4:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 80023b8:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 80023bc:	6803      	ldr	r3, [r0, #0]
 80023be:	065b      	lsls	r3, r3, #25
 80023c0:	bf41      	itttt	mi
 80023c2:	f640 730f 	movwmi	r3, #3855	; 0xf0f
 80023c6:	6802      	ldrmi	r2, [r0, #0]
 80023c8:	4013      	andmi	r3, r2
 80023ca:	f443 4300 	orrmi.w	r3, r3, #32768	; 0x8000
 80023ce:	bf44      	itt	mi
 80023d0:	f043 03c0 	orrmi.w	r3, r3, #192	; 0xc0
 80023d4:	6003      	strmi	r3, [r0, #0]
 80023d6:	4770      	bx	lr

080023d8 <SetEPTxAddr>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPTxAddr(u8 bEpNum, u16 wAddr)
{
  _SetEPTxAddr(bEpNum, wAddr);
 80023d8:	4b06      	ldr	r3, [pc, #24]	; (80023f4 <SetEPTxAddr+0x1c>)
 80023da:	0849      	lsrs	r1, r1, #1
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	0049      	lsls	r1, r1, #1
 80023e0:	b29b      	uxth	r3, r3
 80023e2:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
 80023e6:	f100 5000 	add.w	r0, r0, #536870912	; 0x20000000
 80023ea:	f500 5040 	add.w	r0, r0, #12288	; 0x3000
 80023ee:	0040      	lsls	r0, r0, #1
 80023f0:	6001      	str	r1, [r0, #0]
 80023f2:	4770      	bx	lr
 80023f4:	40005c50 	andmi	r5, r0, r0, asr ip

080023f8 <SetEPRxAddr>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPRxAddr(u8 bEpNum, u16 wAddr)
{
  _SetEPRxAddr(bEpNum, wAddr);
 80023f8:	4b05      	ldr	r3, [pc, #20]	; (8002410 <SetEPRxAddr+0x18>)
 80023fa:	0849      	lsrs	r1, r1, #1
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	0049      	lsls	r1, r1, #1
 8002400:	b29b      	uxth	r3, r3
 8002402:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
 8002406:	4b03      	ldr	r3, [pc, #12]	; (8002414 <SetEPRxAddr+0x1c>)
 8002408:	4403      	add	r3, r0
 800240a:	005b      	lsls	r3, r3, #1
 800240c:	6019      	str	r1, [r3, #0]
 800240e:	4770      	bx	lr
 8002410:	40005c50 	andmi	r5, r0, r0, asr ip
 8002414:	20003004 	andcs	r3, r0, r4

08002418 <GetEPTxAddr>:
* Output         : None.
* Return         : Rx buffer address. 
*******************************************************************************/
u16 GetEPTxAddr(u8 bEpNum)
{
  return(_GetEPTxAddr(bEpNum));
 8002418:	4b06      	ldr	r3, [pc, #24]	; (8002434 <GetEPTxAddr+0x1c>)
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	b29b      	uxth	r3, r3
 800241e:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
 8002422:	f100 5000 	add.w	r0, r0, #536870912	; 0x20000000
 8002426:	f500 5040 	add.w	r0, r0, #12288	; 0x3000
 800242a:	0040      	lsls	r0, r0, #1
 800242c:	6800      	ldr	r0, [r0, #0]
}
 800242e:	b280      	uxth	r0, r0
 8002430:	4770      	bx	lr
 8002432:	bf00      	nop
 8002434:	40005c50 	andmi	r5, r0, r0, asr ip

08002438 <GetEPRxAddr>:
* Output         : None.
* Return         : Rx buffer address.
*******************************************************************************/
u16 GetEPRxAddr(u8 bEpNum)
{
  return(_GetEPRxAddr(bEpNum));
 8002438:	4b05      	ldr	r3, [pc, #20]	; (8002450 <GetEPRxAddr+0x18>)
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	b29b      	uxth	r3, r3
 800243e:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
 8002442:	4b04      	ldr	r3, [pc, #16]	; (8002454 <GetEPRxAddr+0x1c>)
 8002444:	4403      	add	r3, r0
 8002446:	005b      	lsls	r3, r3, #1
 8002448:	6818      	ldr	r0, [r3, #0]
}
 800244a:	b280      	uxth	r0, r0
 800244c:	4770      	bx	lr
 800244e:	bf00      	nop
 8002450:	40005c50 	andmi	r5, r0, r0, asr ip
 8002454:	20003004 	andcs	r3, r0, r4

08002458 <SetEPTxCount>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPTxCount(u8 bEpNum, u16 wCount)
{
  _SetEPTxCount(bEpNum, wCount);
 8002458:	4b04      	ldr	r3, [pc, #16]	; (800246c <SetEPTxCount+0x14>)
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	b29b      	uxth	r3, r3
 800245e:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
 8002462:	4b03      	ldr	r3, [pc, #12]	; (8002470 <SetEPTxCount+0x18>)
 8002464:	4403      	add	r3, r0
 8002466:	005b      	lsls	r3, r3, #1
 8002468:	6019      	str	r1, [r3, #0]
 800246a:	4770      	bx	lr
 800246c:	40005c50 	andmi	r5, r0, r0, asr ip
 8002470:	20003002 	andcs	r3, r0, r2

08002474 <SetEPRxCount>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPRxCount(u8 bEpNum, u16 wCount)
{
  _SetEPRxCount(bEpNum, wCount);
 8002474:	4b0d      	ldr	r3, [pc, #52]	; (80024ac <SetEPRxCount+0x38>)
 8002476:	293e      	cmp	r1, #62	; 0x3e
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	b29b      	uxth	r3, r3
 800247c:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
 8002480:	4b0b      	ldr	r3, [pc, #44]	; (80024b0 <SetEPRxCount+0x3c>)
 8002482:	4403      	add	r3, r0
 8002484:	ea4f 0243 	mov.w	r2, r3, lsl #1
 8002488:	d909      	bls.n	800249e <SetEPRxCount+0x2a>
 800248a:	094b      	lsrs	r3, r1, #5
 800248c:	06c8      	lsls	r0, r1, #27
 800248e:	bf04      	itt	eq
 8002490:	f103 33ff 	addeq.w	r3, r3, #4294967295	; 0xffffffff
 8002494:	b29b      	uxtheq	r3, r3
 8002496:	029b      	lsls	r3, r3, #10
 8002498:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800249c:	e004      	b.n	80024a8 <SetEPRxCount+0x34>
 800249e:	084b      	lsrs	r3, r1, #1
 80024a0:	07c9      	lsls	r1, r1, #31
 80024a2:	bf48      	it	mi
 80024a4:	3301      	addmi	r3, #1
 80024a6:	029b      	lsls	r3, r3, #10
 80024a8:	6013      	str	r3, [r2, #0]
 80024aa:	4770      	bx	lr
 80024ac:	40005c50 	andmi	r5, r0, r0, asr ip
 80024b0:	20003006 	andcs	r3, r0, r6

080024b4 <GetEPRxCount>:
* Output         : None.
* Return         : Rx count value.
*******************************************************************************/
u16 GetEPRxCount(u8 bEpNum)
{
  return(_GetEPRxCount(bEpNum));
 80024b4:	4b05      	ldr	r3, [pc, #20]	; (80024cc <GetEPRxCount+0x18>)
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	b29b      	uxth	r3, r3
 80024ba:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
 80024be:	4b04      	ldr	r3, [pc, #16]	; (80024d0 <GetEPRxCount+0x1c>)
 80024c0:	4403      	add	r3, r0
 80024c2:	005b      	lsls	r3, r3, #1
 80024c4:	6818      	ldr	r0, [r3, #0]
}
 80024c6:	f3c0 0009 	ubfx	r0, r0, #0, #10
 80024ca:	4770      	bx	lr
 80024cc:	40005c50 	andmi	r5, r0, r0, asr ip
 80024d0:	20003006 	andcs	r3, r0, r6

080024d4 <ByteSwap>:
u16 ByteSwap(u16 wSwW)
{
  u8 bTemp;
  u16 wRet;
  bTemp = (u8)(wSwW & 0xff);
  wRet =  (wSwW >> 8) | ((u16)bTemp << 8);
 80024d4:	b2c3      	uxtb	r3, r0
 80024d6:	0a00      	lsrs	r0, r0, #8
  return(wRet);
}
 80024d8:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
 80024dc:	4770      	bx	lr
	...

080024e0 <USB_SIL_Init>:
{
#ifndef STM32F10X_CL
  
  /* USB interrupts initialization */
  /* clear pending interrupts */
  _SetISTR(0);
 80024e0:	4b04      	ldr	r3, [pc, #16]	; (80024f4 <USB_SIL_Init+0x14>)
 80024e2:	2000      	movs	r0, #0
  wInterrupt_Mask = IMR_MSK;
 80024e4:	4a04      	ldr	r2, [pc, #16]	; (80024f8 <USB_SIL_Init+0x18>)
{
#ifndef STM32F10X_CL
  
  /* USB interrupts initialization */
  /* clear pending interrupts */
  _SetISTR(0);
 80024e6:	6018      	str	r0, [r3, #0]
  wInterrupt_Mask = IMR_MSK;
 80024e8:	f44f 4306 	mov.w	r3, #34304	; 0x8600
 80024ec:	8013      	strh	r3, [r2, #0]
  /* set interrupts mask */
  _SetCNTR(wInterrupt_Mask);
 80024ee:	4a03      	ldr	r2, [pc, #12]	; (80024fc <USB_SIL_Init+0x1c>)
 80024f0:	6013      	str	r3, [r2, #0]
  OTG_DEV_Init();
  
#endif /* STM32F10X_CL */

  return 0;
}
 80024f2:	4770      	bx	lr
 80024f4:	40005c44 	andmi	r5, r0, r4, asr #24
 80024f8:	20000718 	andcs	r0, r0, r8, lsl r7
 80024fc:	40005c40 	andmi	r5, r0, r0, asr #24

08002500 <USB_SIL_Read>:
*                     received data buffer.
* Output         : None.
* Return         : Number of received data (in Bytes).
*******************************************************************************/
u32 USB_SIL_Read(u8 bEpAddr, u8* pBufferPointer)
{
 8002500:	b570      	push	{r4, r5, r6, lr}
  u32 DataLength = 0;

#ifndef STM32F10X_CL

  /* Get the number of received data on the selected Endpoint */
  DataLength = GetEPRxCount(bEpAddr & 0x7F);
 8002502:	f000 057f 	and.w	r5, r0, #127	; 0x7f
 8002506:	4628      	mov	r0, r5
*                     received data buffer.
* Output         : None.
* Return         : Number of received data (in Bytes).
*******************************************************************************/
u32 USB_SIL_Read(u8 bEpAddr, u8* pBufferPointer)
{
 8002508:	460e      	mov	r6, r1
  u32 DataLength = 0;

#ifndef STM32F10X_CL

  /* Get the number of received data on the selected Endpoint */
  DataLength = GetEPRxCount(bEpAddr & 0x7F);
 800250a:	f7ff ffd3 	bl	80024b4 <GetEPRxCount>
 800250e:	4604      	mov	r4, r0

  /* Use the memory interface function to write to the selected endpoint */
  PMAToUserBufferCopy(pBufferPointer, GetEPRxAddr(bEpAddr & 0x7F), DataLength);
 8002510:	4628      	mov	r0, r5
 8002512:	f7ff ff91 	bl	8002438 <GetEPRxAddr>
 8002516:	4622      	mov	r2, r4
 8002518:	4601      	mov	r1, r0
 800251a:	4630      	mov	r0, r6
 800251c:	f7ff fea5 	bl	800226a <PMAToUserBufferCopy>
  
#endif /* STM32F10X_CL */

  /* Return the number of received data */
  return DataLength;
}
 8002520:	4620      	mov	r0, r4
 8002522:	bd70      	pop	{r4, r5, r6, pc}

08002524 <CTR_LP>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void CTR_LP(void)
{
 8002524:	b573      	push	{r0, r1, r4, r5, r6, lr}
  __IO u16 wEPVal = 0;
 8002526:	2300      	movs	r3, #0
 8002528:	f8ad 3006 	strh.w	r3, [sp, #6]
  /* stay in loop while pending ints */
  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
 800252c:	4b50      	ldr	r3, [pc, #320]	; (8002670 <CTR_LP+0x14c>)
 800252e:	4a51      	ldr	r2, [pc, #324]	; (8002674 <CTR_LP+0x150>)
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	b299      	uxth	r1, r3
 8002534:	041b      	lsls	r3, r3, #16
 8002536:	8011      	strh	r1, [r2, #0]
 8002538:	f140 8097 	bpl.w	800266a <CTR_LP+0x146>
  {
    /* extract highest priority endpoint number */
    EPindex = (u8)(wIstr & ISTR_EP_ID);
 800253c:	8813      	ldrh	r3, [r2, #0]
 800253e:	4c4e      	ldr	r4, [pc, #312]	; (8002678 <CTR_LP+0x154>)
 8002540:	f003 030f 	and.w	r3, r3, #15
 8002544:	7023      	strb	r3, [r4, #0]
    if (EPindex == 0)
 8002546:	2b00      	cmp	r3, #0
 8002548:	d161      	bne.n	800260e <CTR_LP+0xea>

      /* save RX & TX status */
      /* and set both to NAK */


	    SaveRState = _GetENDPOINT(ENDP0);
 800254a:	4c4c      	ldr	r4, [pc, #304]	; (800267c <CTR_LP+0x158>)
 800254c:	4d4c      	ldr	r5, [pc, #304]	; (8002680 <CTR_LP+0x15c>)
 800254e:	6823      	ldr	r3, [r4, #0]
	    SaveTState = SaveRState & EPTX_STAT;
 8002550:	4e4c      	ldr	r6, [pc, #304]	; (8002684 <CTR_LP+0x160>)

      /* save RX & TX status */
      /* and set both to NAK */


	    SaveRState = _GetENDPOINT(ENDP0);
 8002552:	b29b      	uxth	r3, r3
 8002554:	802b      	strh	r3, [r5, #0]
	    SaveTState = SaveRState & EPTX_STAT;
 8002556:	882b      	ldrh	r3, [r5, #0]
 8002558:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800255c:	8033      	strh	r3, [r6, #0]
	    SaveRState &=  EPRX_STAT;	
 800255e:	882b      	ldrh	r3, [r5, #0]
 8002560:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8002564:	802b      	strh	r3, [r5, #0]

	    _SetEPRxTxStatus(ENDP0,EP_RX_NAK,EP_TX_NAK);
 8002566:	f64b 73bf 	movw	r3, #49087	; 0xbfbf
 800256a:	6821      	ldr	r1, [r4, #0]
 800256c:	400b      	ands	r3, r1
 800256e:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8002572:	f083 0320 	eor.w	r3, r3, #32
 8002576:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800257a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800257e:	6023      	str	r3, [r4, #0]

      /* DIR bit = origin of the interrupt */

      if ((wIstr & ISTR_DIR) == 0)
 8002580:	8813      	ldrh	r3, [r2, #0]
 8002582:	06d8      	lsls	r0, r3, #27
 8002584:	d407      	bmi.n	8002596 <CTR_LP+0x72>

        /* DIR = 0      => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always  */


        _ClearEP_CTR_TX(ENDP0);
 8002586:	f648 730f 	movw	r3, #36623	; 0x8f0f
 800258a:	6822      	ldr	r2, [r4, #0]
 800258c:	4013      	ands	r3, r2
 800258e:	6023      	str	r3, [r4, #0]
        In0_Process();
 8002590:	f7ff fe24 	bl	80021dc <In0_Process>
 8002594:	e01b      	b.n	80025ce <CTR_LP+0xaa>
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX       => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */

        wEPVal = _GetENDPOINT(ENDP0);
 8002596:	6823      	ldr	r3, [r4, #0]
 8002598:	b29b      	uxth	r3, r3
 800259a:	f8ad 3006 	strh.w	r3, [sp, #6]
        
        if ((wEPVal &EP_SETUP) != 0)
 800259e:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 80025a2:	0519      	lsls	r1, r3, #20
 80025a4:	d507      	bpl.n	80025b6 <CTR_LP+0x92>
        {
          _ClearEP_CTR_RX(ENDP0); /* SETUP bit kept frozen while CTR_RX = 1 */
 80025a6:	f640 738f 	movw	r3, #3983	; 0xf8f
 80025aa:	6822      	ldr	r2, [r4, #0]
 80025ac:	4013      	ands	r3, r2
 80025ae:	6023      	str	r3, [r4, #0]
          Setup0_Process();
 80025b0:	f7ff fc20 	bl	8001df4 <Setup0_Process>
 80025b4:	e00b      	b.n	80025ce <CTR_LP+0xaa>

		      _SetEPRxTxStatus(ENDP0,SaveRState,SaveTState);
          return;
        }

        else if ((wEPVal & EP_CTR_RX) != 0)
 80025b6:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 80025ba:	b21b      	sxth	r3, r3
 80025bc:	2b00      	cmp	r3, #0
 80025be:	dab5      	bge.n	800252c <CTR_LP+0x8>
        {
          _ClearEP_CTR_RX(ENDP0);
 80025c0:	f640 738f 	movw	r3, #3983	; 0xf8f
 80025c4:	6822      	ldr	r2, [r4, #0]
 80025c6:	4013      	ands	r3, r2
 80025c8:	6023      	str	r3, [r4, #0]
          Out0_Process();
 80025ca:	f7ff fd81 	bl	80020d0 <Out0_Process>
          /* before terminate set Tx & Rx status */
     
		     _SetEPRxTxStatus(ENDP0,SaveRState,SaveTState);
 80025ce:	f64b 73bf 	movw	r3, #49087	; 0xbfbf
 80025d2:	6822      	ldr	r2, [r4, #0]
 80025d4:	4013      	ands	r3, r2
 80025d6:	882a      	ldrh	r2, [r5, #0]
 80025d8:	04d2      	lsls	r2, r2, #19
 80025da:	882a      	ldrh	r2, [r5, #0]
 80025dc:	bf48      	it	mi
 80025de:	f483 5380 	eormi.w	r3, r3, #4096	; 0x1000
 80025e2:	0494      	lsls	r4, r2, #18
 80025e4:	8832      	ldrh	r2, [r6, #0]
 80025e6:	bf48      	it	mi
 80025e8:	f483 5300 	eormi.w	r3, r3, #8192	; 0x2000
 80025ec:	06d0      	lsls	r0, r2, #27
 80025ee:	8832      	ldrh	r2, [r6, #0]
 80025f0:	bf48      	it	mi
 80025f2:	f083 0310 	eormi.w	r3, r3, #16
 80025f6:	0691      	lsls	r1, r2, #26
 80025f8:	bf48      	it	mi
 80025fa:	f083 0320 	eormi.w	r3, r3, #32
 80025fe:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002602:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002606:	4a1d      	ldr	r2, [pc, #116]	; (800267c <CTR_LP+0x158>)
 8002608:	b29b      	uxth	r3, r3
 800260a:	6013      	str	r3, [r2, #0]
          return;
 800260c:	e02d      	b.n	800266a <CTR_LP+0x146>
    else
    {
      /* Decode and service non control endpoints interrupt  */

      /* process related endpoint register */
      wEPVal = _GetENDPOINT(EPindex);
 800260e:	009a      	lsls	r2, r3, #2
 8002610:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 8002614:	f502 42b8 	add.w	r2, r2, #23552	; 0x5c00
 8002618:	6811      	ldr	r1, [r2, #0]
 800261a:	b289      	uxth	r1, r1
 800261c:	f8ad 1006 	strh.w	r1, [sp, #6]
      if ((wEPVal & EP_CTR_RX) != 0)
 8002620:	f8bd 1006 	ldrh.w	r1, [sp, #6]
 8002624:	b209      	sxth	r1, r1
 8002626:	2900      	cmp	r1, #0
 8002628:	da09      	bge.n	800263e <CTR_LP+0x11a>
      {
        /* clear int flag */
        _ClearEP_CTR_RX(EPindex);
 800262a:	f640 718f 	movw	r1, #3983	; 0xf8f
 800262e:	6810      	ldr	r0, [r2, #0]

        /* call OUT service function */
        (*pEpInt_OUT[EPindex-1])();
 8002630:	3b01      	subs	r3, #1
      /* process related endpoint register */
      wEPVal = _GetENDPOINT(EPindex);
      if ((wEPVal & EP_CTR_RX) != 0)
      {
        /* clear int flag */
        _ClearEP_CTR_RX(EPindex);
 8002632:	4001      	ands	r1, r0
 8002634:	6011      	str	r1, [r2, #0]

        /* call OUT service function */
        (*pEpInt_OUT[EPindex-1])();
 8002636:	4a14      	ldr	r2, [pc, #80]	; (8002688 <CTR_LP+0x164>)
 8002638:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800263c:	4798      	blx	r3

      } /* if((wEPVal & EP_CTR_RX) */

      if ((wEPVal & EP_CTR_TX) != 0)
 800263e:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 8002642:	061a      	lsls	r2, r3, #24
 8002644:	f57f af72 	bpl.w	800252c <CTR_LP+0x8>
      {
        /* clear int flag */
        _ClearEP_CTR_TX(EPindex);
 8002648:	f648 710f 	movw	r1, #36623	; 0x8f0f
 800264c:	7822      	ldrb	r2, [r4, #0]
 800264e:	0093      	lsls	r3, r2, #2
 8002650:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8002654:	f503 43b8 	add.w	r3, r3, #23552	; 0x5c00
 8002658:	6818      	ldr	r0, [r3, #0]

        /* call IN service function */
        (*pEpInt_IN[EPindex-1])();
 800265a:	3a01      	subs	r2, #1
      } /* if((wEPVal & EP_CTR_RX) */

      if ((wEPVal & EP_CTR_TX) != 0)
      {
        /* clear int flag */
        _ClearEP_CTR_TX(EPindex);
 800265c:	4001      	ands	r1, r0
 800265e:	6019      	str	r1, [r3, #0]

        /* call IN service function */
        (*pEpInt_IN[EPindex-1])();
 8002660:	4b0a      	ldr	r3, [pc, #40]	; (800268c <CTR_LP+0x168>)
 8002662:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002666:	4798      	blx	r3
 8002668:	e760      	b.n	800252c <CTR_LP+0x8>
      } /* if((wEPVal & EP_CTR_TX) != 0) */

    }/* if(EPindex == 0) else */

  }/* while(...) */
}
 800266a:	b002      	add	sp, #8
 800266c:	bd70      	pop	{r4, r5, r6, pc}
 800266e:	bf00      	nop
 8002670:	40005c44 	andmi	r5, r0, r4, asr #24
 8002674:	200006e6 	andcs	r0, r0, r6, ror #13
 8002678:	200006f0 	strdcs	r0, [r0], -r0	; <UNPREDICTABLE>
 800267c:	40005c00 	andmi	r5, r0, r0, lsl #24
 8002680:	2000071c 	andcs	r0, r0, ip, lsl r7
 8002684:	2000071e 	andcs	r0, r0, lr, lsl r7
 8002688:	2000001c 	andcs	r0, r0, ip, lsl r0
 800268c:	20000038 	andcs	r0, r0, r8, lsr r0

08002690 <CSWTCH.61>:
 8002690:	00000960 	andeq	r0, r0, r0, ror #18
 8002694:	0000e100 	andeq	lr, r0, r0, lsl #2
 8002698:	0001c200 	andeq	ip, r1, r0, lsl #4
 800269c:	000f4240 	andeq	r4, pc, r0, asr #4
 80026a0:	001e8480 	andseq	r8, lr, r0, lsl #9
 80026a4:	002dc6c0 	eoreq	ip, sp, r0, asr #13
 80026a8:	003d0900 	eorseq	r0, sp, r0, lsl #18
 80026ac:	0044aa20 	subeq	sl, r4, r0, lsr #20
 80026b0:	00a037a0 	adceq	r3, r0, r0, lsr #15

080026b4 <Virtual_Com_Port_StringProduct>:
 80026b4:	00430334 	subeq	r0, r3, r4, lsr r3
 80026b8:	00700075 	rsbseq	r0, r0, r5, ror r0
 80026bc:	00720044 	rsbseq	r0, r2, r4, asr #32
 80026c0:	006e006f 	rsbeq	r0, lr, pc, rrx
 80026c4:	00200065 	eoreq	r0, r0, r5, rrx
 80026c8:	00690056 	rsbeq	r0, r9, r6, asr r0
 80026cc:	00740072 	rsbseq	r0, r4, r2, ror r0
 80026d0:	00610075 	rsbeq	r0, r1, r5, ror r0
 80026d4:	0020006c 	eoreq	r0, r0, ip, rrx
 80026d8:	004f0043 	subeq	r0, pc, r3, asr #32
 80026dc:	0020004d 	eoreq	r0, r0, sp, asr #32
 80026e0:	006f0050 	rsbeq	r0, pc, r0, asr r0	; <UNPREDICTABLE>
 80026e4:	00740072 	rsbseq	r0, r4, r2, ror r0

080026e8 <Virtual_Com_Port_StringVendor>:
 80026e8:	00430312 	subeq	r0, r3, r2, lsl r3
 80026ec:	00700075 	rsbseq	r0, r0, r5, ror r0
 80026f0:	00720044 	rsbseq	r0, r2, r4, asr #32
 80026f4:	006e006f 	rsbeq	r0, lr, pc, rrx
 80026f8:	03040065 	movweq	r0, #16485	; 0x4065

080026fa <Virtual_Com_Port_StringLangID>:
 80026fa:	04090304 	streq	r0, [r9], #-772	; 0x304

080026fe <Virtual_Com_Port_ConfigDescriptor>:
 80026fe:	00430209 	subeq	r0, r3, r9, lsl #4
 8002702:	80000102 	andhi	r0, r0, r2, lsl #2
 8002706:	00040900 	andeq	r0, r4, r0, lsl #18
 800270a:	02020100 	andeq	r0, r2, #0, 2
 800270e:	24050001 	strcs	r0, [r5], #-1
 8002712:	05011000 	streq	r1, [r1, #-0]
 8002716:	01000124 	tsteq	r0, r4, lsr #2
 800271a:	02022404 	andeq	r2, r2, #4, 8	; 0x4000000
 800271e:	00062405 	andeq	r2, r6, r5, lsl #8
 8002722:	82050701 	andhi	r0, r5, #262144	; 0x40000
 8002726:	ff000803 			; <UNDEFINED> instruction: 0xff000803
 800272a:	00010409 	andeq	r0, r1, r9, lsl #8
 800272e:	00000a02 	andeq	r0, r0, r2, lsl #20
 8002732:	03050700 	movweq	r0, #22272	; 0x5700
 8002736:	00004002 	andeq	r4, r0, r2
 800273a:	02810507 	addeq	r0, r1, #29360128	; 0x1c00000
 800273e:	12000040 	andne	r0, r0, #64	; 0x40

08002741 <Virtual_Com_Port_DeviceDescriptor>:
 8002741:	02000112 	andeq	r0, r0, #-2147483644	; 0x80000004
 8002745:	40000002 	andmi	r0, r0, r2
 8002749:	ff48fff1 			; <UNDEFINED> instruction: 0xff48fff1
 800274d:	02010200 	andeq	r0, r1, #0, 4
 8002751:	00000100 	andeq	r0, r0, r0, lsl #2

08002753 <APBAHBPrescTable>:
 8002753:	00000000 	andeq	r0, r0, r0
 8002757:	04030201 	streq	r0, [r3], #-513	; 0x201
 800275b:	04030201 	streq	r0, [r3], #-513	; 0x201
 800275f:	09080706 	stmdbeq	r8, {r1, r2, r8, r9, sl}

08002763 <ADCPrescTable>:
 8002763:	08060402 	stmdaeq	r6, {r1, sl}
 8002767:	4c265441 	cfstrsmi	mvf5, [r6], #-260	; 0xfffffefc
 800276b:	65520044 	ldrbvs	r0, [r2, #-68]	; 0x44
 800276f:	2e796461 	cdpcs	4, 7, cr6, cr9, cr1, {3}
 8002773:	53000a2e 	movwpl	r0, #2606	; 0xa2e
 8002777:	65636375 	strbvs	r6, [r3, #-885]!	; 0x375
 800277b:	2e2e7373 	mcrcs	3, 1, r7, cr14, cr3, {3}
 800277f:	6146000a 	cmpvs	r6, sl
 8002783:	2e2e6c69 	cdpcs	12, 2, cr6, cr14, cr9, {3}
 8002787:	5441000a 	strbpl	r0, [r1], #-10
 800278b:	004f4726 	subeq	r4, pc, r6, lsr #14
 800278f:	52265441 	eorpl	r5, r6, #1090519040	; 0x41000000
 8002793:	41005453 	tstmi	r0, r3, asr r4
 8002797:	4f542654 	svcmi	0x00542654
 800279b:	54005353 	strpl	r5, [r0], #-851	; 0x353
 800279f:	2053534f 	subscs	r5, r3, pc, asr #6
 80027a3:	45444f4d 	strbmi	r4, [r4, #-3917]	; 0xf4d
 80027a7:	0d4b4f20 	stcleq	15, cr4, [fp, #-128]	; 0xffffff80
 80027ab:	4100200a 	tstmi	r0, sl
 80027af:	414e2654 	cmpmi	lr, r4, asr r6
 80027b3:	4300454d 	movwmi	r4, #1357	; 0x54d
 80027b7:	30392d4d 	eorscc	r2, r9, sp, asr #26
 80027bb:	4e000a34 	mcrmi	10, 0, r0, cr0, cr4, {1}
 80027bf:	4449206f 	strbmi	r2, [r9], #-111	; 0x6f
 80027c3:	6f432045 	svcvs	0x00432045
 80027c7:	6e616d6d 	cdpvs	13, 6, cr6, cr1, cr13, {3}
 80027cb:	0a0d2164 	beq	834ad63 <_etext+0x348507>
 80027cf:	0a4b4f00 	beq	92d63d7 <_etext+0x12d3b7b>
 80027d3:	6f6f4200 	svcvs	0x006f4200
 80027d7:	74532074 	ldrbvc	r2, [r3], #-116	; 0x74
 80027db:	2e747261 	cdpcs	2, 7, cr7, cr4, cr1, {3}
 80027df:	3156202e 	cmpcc	r6, lr, lsr #32
 80027e3:	30303135 	eorscc	r3, r0, r5, lsr r1
 80027e7:	000a0d31 	andeq	r0, sl, r1, lsr sp
 80027eb:	65746544 	ldrbvs	r6, [r4, #-1348]!	; 0x544
 80027ef:	50207463 	eorpl	r7, r0, r3, ror #8
 80027f3:	0d216e69 	stceq	14, cr6, [r1, #-420]!	; 0xfffffe5c
 80027f7:	7453000a 	ldrbvc	r0, [r3], #-10
 80027fb:	20747261 	rsbscs	r7, r4, r1, ror #4
 80027ff:	69726573 	ldmdbvs	r2!, {r0, r1, r4, r5, r6, r8, sl, sp, lr}^
 8002803:	6d206c61 	stcvs	12, cr6, [r0, #-388]!	; 0xfffffe7c
 8002807:	74696e6f 	strbtvc	r6, [r9], #-3695	; 0xe6f
 800280b:	0a0d726f 	beq	835f1cf <_etext+0x35c973>
 800280f:	200a0d00 	andcs	r0, sl, r0, lsl #26
 8002813:	203a6f47 	eorscs	r6, sl, r7, asr #30
 8002817:	0d007830 	stceq	8, cr7, [r0, #-192]	; 0xffffff40
 800281b:	6f44200a 	svcvs	0x0044200a
 800281f:	6f6c6e77 	svcvs	0x006c6e77
 8002823:	46206461 	strtmi	r6, [r0], -r1, ror #8
 8002827:	656c6961 	strbvs	r6, [ip, #-2401]!	; 0x961
 800282b:	0d002164 	stfeqs	f2, [r0, #-400]	; 0xfffffe70
 800282f:	6f44200a 	svcvs	0x0044200a
 8002833:	6f6c6e77 	svcvs	0x006c6e77
 8002837:	4f206461 	svcmi	0x00206461
 800283b:	66726576 			; <UNDEFINED> instruction: 0x66726576
 800283f:	21776f6c 	cmncs	r7, ip, ror #30
 8002843:	200a0d00 	andcs	r0, sl, r0, lsl #26
 8002847:	73616c66 	cmnvc	r1, #26112	; 0x6600
 800284b:	72772068 	rsbsvc	r2, r7, #104	; 0x68
 800284f:	6e697469 	cdpvs	4, 6, cr7, cr9, cr9, {3}
 8002853:	72652067 	rsbvc	r2, r5, #103	; 0x67
 8002857:	21726f72 	cmncs	r2, r2, ror pc
	...

Disassembly of section .data:

20000000 <_sdata>:
20000000:	53031a01 	movwpl	r1, #14849	; 0x3a01

20000001 <Virtual_Com_Port_StringSerial>:
20000001:	0053031a 	subseq	r0, r3, sl, lsl r3
20000005:	004d0054 	subeq	r0, sp, r4, asr r0
20000009:	00320033 	eorseq	r0, r2, r3, lsr r0
2000000d:	00300031 	eorseq	r0, r0, r1, lsr r0
	...

2000001c <pEpInt_OUT>:
2000001c:	08002239 	stmdaeq	r0, {r0, r3, r4, r5, r9, sp}
20000020:	08002239 	stmdaeq	r0, {r0, r3, r4, r5, r9, sp}
20000024:	08000d41 	stmdaeq	r0, {r0, r6, r8, sl, fp}
20000028:	08002239 	stmdaeq	r0, {r0, r3, r4, r5, r9, sp}
2000002c:	08002239 	stmdaeq	r0, {r0, r3, r4, r5, r9, sp}
20000030:	08002239 	stmdaeq	r0, {r0, r3, r4, r5, r9, sp}
20000034:	08002239 	stmdaeq	r0, {r0, r3, r4, r5, r9, sp}

20000038 <pEpInt_IN>:
20000038:	08000c31 	stmdaeq	r0, {r0, r4, r5, sl, fp}
2000003c:	08002239 	stmdaeq	r0, {r0, r3, r4, r5, r9, sp}
20000040:	08002239 	stmdaeq	r0, {r0, r3, r4, r5, r9, sp}
20000044:	08002239 	stmdaeq	r0, {r0, r3, r4, r5, r9, sp}
20000048:	08002239 	stmdaeq	r0, {r0, r3, r4, r5, r9, sp}
2000004c:	08002239 	stmdaeq	r0, {r0, r3, r4, r5, r9, sp}
20000050:	08002239 	stmdaeq	r0, {r0, r3, r4, r5, r9, sp}

20000054 <linecoding>:
20000054:	0001c200 	andeq	ip, r1, r0, lsl #4
20000058:	00080000 	andeq	r0, r8, r0

2000005c <Device_Property>:
2000005c:	08000f19 	stmdaeq	r0, {r0, r3, r4, r8, r9, sl, fp}
20000060:	08000f3d 	stmdaeq	r0, {r0, r2, r3, r4, r5, r8, r9, sl, fp}
20000064:	08000e2d 	stmdaeq	r0, {r0, r2, r3, r5, r9, sl, fp}
20000068:	08000e41 	stmdaeq	r0, {r0, r6, r9, sl, fp}
2000006c:	08000e45 	stmdaeq	r0, {r0, r2, r6, r9, sl, fp}
20000070:	08000ea1 	stmdaeq	r0, {r0, r5, r7, r9, sl, fp}
20000074:	08000ec5 	stmdaeq	r0, {r0, r2, r6, r7, r9, sl, fp}
20000078:	0800101d 	stmdaeq	r0, {r0, r2, r3, r4, ip}
2000007c:	08001029 	stmdaeq	r0, {r0, r3, r5, ip}
20000080:	08001035 	stmdaeq	r0, {r0, r2, r4, r5, ip}
20000084:	00000000 	andeq	r0, r0, r0
20000088:	00000040 	andeq	r0, r0, r0, asr #32

2000008c <Device_Descriptor>:
2000008c:	08002741 	stmdaeq	r0, {r0, r6, r8, r9, sl, sp}
20000090:	00000012 	andeq	r0, r0, r2, lsl r0

20000094 <Config_Descriptor>:
20000094:	080026fe 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r7, r9, sl, sp}
20000098:	00000043 	andeq	r0, r0, r3, asr #32

2000009c <String_Descriptor>:
2000009c:	080026fa 	stmdaeq	r0, {r1, r3, r4, r5, r6, r7, r9, sl, sp}
200000a0:	00000004 	andeq	r0, r0, r4
200000a4:	080026e8 	stmdaeq	r0, {r3, r5, r6, r7, r9, sl, sp}
200000a8:	00000012 	andeq	r0, r0, r2, lsl r0
200000ac:	080026b4 	stmdaeq	r0, {r2, r4, r5, r7, r9, sl, sp}
200000b0:	00000034 	andeq	r0, r0, r4, lsr r0
200000b4:	20000001 	andcs	r0, r0, r1
200000b8:	0000001a 	andeq	r0, r0, sl, lsl r0

200000bc <User_Standard_Requests>:
200000bc:	08002239 	stmdaeq	r0, {r0, r3, r4, r5, r9, sp}
200000c0:	08000e09 	stmdaeq	r0, {r0, r3, r9, sl, fp}
200000c4:	08002239 	stmdaeq	r0, {r0, r3, r4, r5, r9, sp}
200000c8:	08002239 	stmdaeq	r0, {r0, r3, r4, r5, r9, sp}
200000cc:	08002239 	stmdaeq	r0, {r0, r3, r4, r5, r9, sp}
200000d0:	08002239 	stmdaeq	r0, {r0, r3, r4, r5, r9, sp}
200000d4:	08002239 	stmdaeq	r0, {r0, r3, r4, r5, r9, sp}
200000d8:	08002239 	stmdaeq	r0, {r0, r3, r4, r5, r9, sp}
200000dc:	08000e21 	stmdaeq	r0, {r0, r5, r9, sl, fp}

200000e0 <Device_Table>:
200000e0:	00000104 	andeq	r0, r0, r4, lsl #2

Disassembly of section .bss:

200000e4 <_sbss>:
200000e4:	00000000 	andeq	r0, r0, r0

200000e8 <gu32TimingCounter1ms_Txd>:
200000e8:	00000000 	andeq	r0, r0, r0

200000ec <gbCount>:
200000ec:	00000000 	andeq	r0, r0, r0

200000f0 <gwAddressPointer>:
200000f0:	00000000 	andeq	r0, r0, r0

200000f4 <gwEndAddressPointer>:
200000f4:	00000000 	andeq	r0, r0, r0

200000f8 <gwCalculatedCheckSum>:
200000f8:	00000000 	andeq	r0, r0, r0

200000fc <gwRxTotalCount>:
200000fc:	00000000 	andeq	r0, r0, r0

20000100 <gbFlashDownloadStart>:
20000100:	00000000 	andeq	r0, r0, r0

20000104 <gwReceivedCheckSumFromHost>:
20000104:	00000000 	andeq	r0, r0, r0

20000108 <gwWriteProtectedPages>:
20000108:	00000000 	andeq	r0, r0, r0

2000010c <sr.5719>:
2000010c:	00000000 	andeq	r0, r0, r0

20000110 <FinishToSend>:
	...

20000112 <USB_Rx_Cnt>:
	...

20000114 <FrameCount.5906>:
20000114:	00000000 	andeq	r0, r0, r0

20000118 <bIntPackSOF>:
20000118:	00000000 	andeq	r0, r0, r0

2000011c <Request>:
2000011c:	00000000 	andeq	r0, r0, r0

20000120 <comstatetemp>:
20000120:	00000000 	andeq	r0, r0, r0

20000124 <bDeviceState>:
20000124:	00000000 	andeq	r0, r0, r0

20000128 <USB_Tx_State>:
20000128:	00000000 	andeq	r0, r0, r0

2000012c <USART_Rx_length>:
2000012c:	00000000 	andeq	r0, r0, r0

20000130 <Data_Mul_MaxPacketSize>:
20000130:	00000000 	andeq	r0, r0, r0

20000134 <HSEStartUpStatus>:
	...

20000135 <gbDXLReadPointer>:
20000135:	00000000 	andeq	r0, r0, r0

20000138 <TimingDelay>:
20000138:	00000000 	andeq	r0, r0, r0

2000013c <gwUSARTWritePtr>:
	...

2000013e <gbpRxBuffer>:
	...

20000190 <gwUSARTReadPtr>:
20000190:	00000000 	andeq	r0, r0, r0

20000194 <USART_InitStructure>:
	...

200001a4 <gwpUSARTBuffer>:
	...

200005a4 <gbpDXLDataBuffer>:
	...

200006a4 <gbDXLWritePointer>:
	...

200006a5 <USB_Rx_Buffer>:
	...

200006e6 <wIstr>:
	...

200006e8 <SaveState>:
200006e8:	00000000 	andeq	r0, r0, r0

200006ec <pProperty>:
200006ec:	00000000 	andeq	r0, r0, r0

200006f0 <EPindex>:
200006f0:	00000000 	andeq	r0, r0, r0

200006f4 <Device_Info>:
	...

20000710 <pUser_Standard_Requests>:
20000710:	00000000 	andeq	r0, r0, r0

20000714 <pInformation>:
20000714:	00000000 	andeq	r0, r0, r0

20000718 <wInterrupt_Mask>:
	...

2000071a <StatusInfo>:
	...

2000071c <SaveRState>:
	...

2000071e <SaveTState>:
	...

Disassembly of section ._usrstack:

20000720 <_susrstack>:
	...

Disassembly of section .comment:

00000000 <.comment>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void CTR_HP(void)
{
   0:	3a434347 	bcc	10d0d24 <__Stack_Size+0x10d0924>
  u32 wEPVal = 0;

  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
   4:	4e472820 	cdpmi	8, 4, cr2, cr7, cr0, {1}
   8:	6f542055 	svcvs	0x00542055
   c:	20736c6f 	rsbscs	r6, r3, pc, ror #24
  {
    _SetISTR((u16)CLR_CTR); /* clear CTR flag */
  10:	20726f66 	rsbscs	r6, r2, r6, ror #30
  14:	204d5241 	subcs	r5, sp, r1, asr #4
    /* extract highest priority endpoint number */
    EPindex = (u8)(wIstr & ISTR_EP_ID);
  18:	65626d45 	strbvs	r6, [r2, #-3397]!	; 0xd45
  1c:	64656464 	strbtvs	r6, [r5], #-1124	; 0x464
    /* process related endpoint register */
    wEPVal = _GetENDPOINT(EPindex);
  20:	6f725020 	svcvs	0x00725020
  24:	73736563 	cmnvc	r3, #415236096	; 0x18c00000
  28:	2973726f 	ldmdbcs	r3!, {r0, r1, r2, r3, r5, r6, r9, ip, sp, lr}^
    if ((wEPVal & EP_CTR_RX) != 0)
  2c:	392e3420 	stmdbcc	lr!, {r5, sl, ip, sp}
    {
      /* clear int flag */
      _ClearEP_CTR_RX(EPindex);
  30:	3220332e 	eorcc	r3, r0, #-1207959552	; 0xb8000000
  34:	30353130 	eorscc	r3, r5, r0, lsr r1
  38:	20393235 	eorscs	r3, r9, r5, lsr r2

      /* call OUT service function */
      (*pEpInt_OUT[EPindex-1])();
  3c:	6c657228 	sfmvs	f7, 2, [r5], #-160	; 0xffffff60

    } /* if((wEPVal & EP_CTR_RX) */
    else if ((wEPVal & EP_CTR_TX) != 0)
  40:	65736165 	ldrbvs	r6, [r3, #-357]!	; 0x165
    {
      /* clear int flag */
      _ClearEP_CTR_TX(EPindex);
  44:	415b2029 	cmpmi	fp, r9, lsr #32
  48:	652f4d52 	strvs	r4, [pc, #-3410]!	; fffff2fe <SCS_BASE+0x1fff12fe>
  4c:	6465626d 	strbtvs	r6, [r5], #-621	; 0x26d

      /* call IN service function */
      (*pEpInt_IN[EPindex-1])();
  50:	2d646564 	cfstr64cs	mvdx6, [r4, #-400]!	; 0xfffffe70
  54:	2d395f34 	ldccs	15, cr5, [r9, #-208]!	; 0xffffff30
  58:	6e617262 	cdpvs	2, 6, cr7, cr1, cr2, {3}


    } /* if((wEPVal & EP_CTR_TX) != 0) */

  }/* while(...) */
}
  5c:	72206863 	eorvc	r6, r0, #6488064	; 0x630000
  60:	73697665 	cmnvc	r9, #105906176	; 0x6500000
  64:	206e6f69 	rsbcs	r6, lr, r9, ror #30
  68:	32343232 	eorscc	r3, r4, #536870915	; 0x20000003
  6c:	005d3838 	subseq	r3, sp, r8, lsr r8

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void CTR_HP(void)
{
   0:	00003041 	andeq	r3, r0, r1, asr #32
  u32 wEPVal = 0;

  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000026 	andeq	r0, r0, r6, lsr #32
  {
    _SetISTR((u16)CLR_CTR); /* clear CTR flag */
  10:	726f4305 	rsbvc	r4, pc, #335544320	; 0x14000000
  14:	2d786574 	cfldr64cs	mvdx6, [r8, #-464]!	; 0xfffffe30
    /* extract highest priority endpoint number */
    EPindex = (u8)(wIstr & ISTR_EP_ID);
  18:	0600334d 	streq	r3, [r0], -sp, asr #6
  1c:	084d070a 	stmdaeq	sp, {r1, r3, r8, r9, sl}^
    /* process related endpoint register */
    wEPVal = _GetENDPOINT(EPindex);
  20:	12020901 	andne	r0, r2, #16384	; 0x4000
  24:	15011404 	strne	r1, [r1, #-1028]	; 0x404
  28:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
    if ((wEPVal & EP_CTR_RX) != 0)
  2c:	22011a01 	andcs	r1, r1, #4096	; 0x1000
    {
      /* clear int flag */
      _ClearEP_CTR_RX(EPindex);
  30:	Address 0x0000000000000030 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void CTR_HP(void)
{
   0:	000000ec 	andeq	r0, r0, ip, ror #1
  u32 wEPVal = 0;

  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
   c:	00000000 	andeq	r0, r0, r0
  {
    _SetISTR((u16)CLR_CTR); /* clear CTR flag */
  10:	080001a4 	stmdaeq	r0, {r2, r5, r7, r8}
  14:	0000000c 	andeq	r0, r0, ip
    /* extract highest priority endpoint number */
    EPindex = (u8)(wIstr & ISTR_EP_ID);
  18:	080001b0 	stmdaeq	r0, {r4, r5, r7, r8}
  1c:	00000014 	andeq	r0, r0, r4, lsl r0
    /* process related endpoint register */
    wEPVal = _GetENDPOINT(EPindex);
  20:	080001c4 	stmdaeq	r0, {r2, r6, r7, r8}
  24:	00000014 	andeq	r0, r0, r4, lsl r0
  28:	080001d8 	stmdaeq	r0, {r3, r4, r6, r7, r8}
    if ((wEPVal & EP_CTR_RX) != 0)
  2c:	0000004e 	andeq	r0, r0, lr, asr #32
    {
      /* clear int flag */
      _ClearEP_CTR_RX(EPindex);
  30:	00000000 	andeq	r0, r0, r0
  34:	00000014 	andeq	r0, r0, r4, lsl r0
  38:	00000000 	andeq	r0, r0, r0

      /* call OUT service function */
      (*pEpInt_OUT[EPindex-1])();
  3c:	00000030 	andeq	r0, r0, r0, lsr r0

    } /* if((wEPVal & EP_CTR_RX) */
    else if ((wEPVal & EP_CTR_TX) != 0)
  40:	08000228 	stmdaeq	r0, {r3, r5, r9}
    {
      /* clear int flag */
      _ClearEP_CTR_TX(EPindex);
  44:	00000028 	andeq	r0, r0, r8, lsr #32
  48:	00000000 	andeq	r0, r0, r0
  4c:	0000004a 	andeq	r0, r0, sl, asr #32

      /* call IN service function */
      (*pEpInt_IN[EPindex-1])();
  50:	08000250 	stmdaeq	r0, {r4, r6, r9}
  54:	00000012 	andeq	r0, r0, r2, lsl r0
  58:	08000262 	stmdaeq	r0, {r1, r5, r6, r9}


    } /* if((wEPVal & EP_CTR_TX) != 0) */

  }/* while(...) */
}
  5c:	00000034 	andeq	r0, r0, r4, lsr r0
  60:	08000296 	stmdaeq	r0, {r1, r2, r4, r7, r9}
  64:	00000014 	andeq	r0, r0, r4, lsl r0
  68:	080002aa 	stmdaeq	r0, {r1, r3, r5, r7, r9}
  6c:	00000014 	andeq	r0, r0, r4, lsl r0
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPDblBuffCount(u8 bEpNum, u8 bDir, u16 wCount)
{
  _SetEPDblBuffCount(bEpNum, bDir, wCount);
  70:	00000000 	andeq	r0, r0, r0
  74:	0000004a 	andeq	r0, r0, sl, asr #32
  78:	080002be 	stmdaeq	r0, {r1, r2, r3, r4, r5, r7, r9}
  7c:	00000012 	andeq	r0, r0, r2, lsl r0
  80:	00000000 	andeq	r0, r0, r0
  84:	00000034 	andeq	r0, r0, r4, lsr r0
  88:	00000000 	andeq	r0, r0, r0
  8c:	00000014 	andeq	r0, r0, r4, lsl r0
  90:	00000000 	andeq	r0, r0, r0
  94:	00000014 	andeq	r0, r0, r4, lsl r0
  98:	00000000 	andeq	r0, r0, r0
  9c:	00000020 	andeq	r0, r0, r0, lsr #32
  a0:	080002d0 	stmdaeq	r0, {r4, r6, r7, r9}
  a4:	0000002c 	andeq	r0, r0, ip, lsr #32
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
      break;
      
    case TIM8_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
  a8:	080002fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r9}
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
  ac:	0000002e 	andeq	r0, r0, lr, lsr #32
  b0:	0800032a 	stmdaeq	r0, {r1, r3, r5, r8, r9}
      break; 
      
    default:
      break;
  }
}
  b4:	00000024 	andeq	r0, r0, r4, lsr #32
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
      break;
      
    case TIM8_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
  b8:	08000350 	stmdaeq	r0, {r4, r6, r8, r9}
  bc:	000000b8 	strheq	r0, [r0], -r8
  c0:	08000408 	stmdaeq	r0, {r3, sl}
  c4:	000003fc 	strdeq	r0, [r0], -ip
  c8:	08000804 	stmdaeq	r0, {r2, fp}
  cc:	0000008c 	andeq	r0, r0, ip, lsl #1
  d0:	08000890 	stmdaeq	r0, {r4, r7, fp}
  d4:	00000108 	andeq	r0, r0, r8, lsl #2
  d8:	08000998 	stmdaeq	r0, {r3, r4, r7, r8, fp}
  dc:	0000007c 	andeq	r0, r0, ip, ror r0
  e0:	08000a14 	stmdaeq	r0, {r2, r4, r9, fp}
  e4:	0000010c 	andeq	r0, r0, ip, lsl #2
	...
  f0:	0000023c 	andeq	r0, r0, ip, lsr r2
  f4:	1dba0002 	ldcne	0, cr0, [sl, #8]!
  f8:	00040000 	andeq	r0, r4, r0
  fc:	00000000 	andeq	r0, r0, r0
 100:	08000b20 	stmdaeq	r0, {r5, r8, r9, fp}
 104:	00000002 	andeq	r0, r0, r2
 108:	08000b22 	stmdaeq	r0, {r1, r5, r8, r9, fp}
 10c:	00000002 	andeq	r0, r0, r2
 110:	08000b24 	stmdaeq	r0, {r2, r5, r8, r9, fp}
 114:	00000002 	andeq	r0, r0, r2
 118:	08000b26 	stmdaeq	r0, {r1, r2, r5, r8, r9, fp}
 11c:	00000002 	andeq	r0, r0, r2
 120:	08000b28 	stmdaeq	r0, {r3, r5, r8, r9, fp}
 124:	00000002 	andeq	r0, r0, r2
 128:	08000b2a 	stmdaeq	r0, {r1, r3, r5, r8, r9, fp}
 12c:	00000002 	andeq	r0, r0, r2
 130:	08000b2c 	stmdaeq	r0, {r2, r3, r5, r8, r9, fp}
 134:	00000002 	andeq	r0, r0, r2
 138:	08000b2e 	stmdaeq	r0, {r1, r2, r3, r5, r8, r9, fp}
 13c:	00000002 	andeq	r0, r0, r2
 140:	08000b30 	stmdaeq	r0, {r4, r5, r8, r9, fp}
 144:	00000014 	andeq	r0, r0, r4, lsl r0
 148:	08000b44 	stmdaeq	r0, {r2, r6, r8, r9, fp}
 14c:	00000002 	andeq	r0, r0, r2
 150:	08000b46 	stmdaeq	r0, {r1, r2, r6, r8, r9, fp}
 154:	00000002 	andeq	r0, r0, r2
 158:	08000b48 	stmdaeq	r0, {r3, r6, r8, r9, fp}
 15c:	00000002 	andeq	r0, r0, r2
 160:	08000b4a 	stmdaeq	r0, {r1, r3, r6, r8, r9, fp}
 164:	00000002 	andeq	r0, r0, r2
 168:	08000b4c 	stmdaeq	r0, {r2, r3, r6, r8, r9, fp}
 16c:	00000002 	andeq	r0, r0, r2
 170:	08000b4e 	stmdaeq	r0, {r1, r2, r3, r6, r8, r9, fp}
 174:	00000002 	andeq	r0, r0, r2
 178:	08000b50 	stmdaeq	r0, {r4, r6, r8, r9, fp}
 17c:	00000002 	andeq	r0, r0, r2
 180:	08000b52 	stmdaeq	r0, {r1, r4, r6, r8, r9, fp}
 184:	00000002 	andeq	r0, r0, r2
 188:	08000b54 	stmdaeq	r0, {r2, r4, r6, r8, r9, fp}
 18c:	00000002 	andeq	r0, r0, r2
 190:	08000b56 	stmdaeq	r0, {r1, r2, r4, r6, r8, r9, fp}
 194:	00000002 	andeq	r0, r0, r2
 198:	08000b58 	stmdaeq	r0, {r3, r4, r6, r8, r9, fp}
 19c:	00000002 	andeq	r0, r0, r2
 1a0:	00000000 	andeq	r0, r0, r0
 1a4:	00000002 	andeq	r0, r0, r2
 1a8:	00000000 	andeq	r0, r0, r0
 1ac:	00000002 	andeq	r0, r0, r2
 1b0:	00000000 	andeq	r0, r0, r0
 1b4:	00000002 	andeq	r0, r0, r2
 1b8:	00000000 	andeq	r0, r0, r0
 1bc:	00000002 	andeq	r0, r0, r2
 1c0:	00000000 	andeq	r0, r0, r0
 1c4:	00000002 	andeq	r0, r0, r2
 1c8:	00000000 	andeq	r0, r0, r0
 1cc:	00000002 	andeq	r0, r0, r2
 1d0:	00000000 	andeq	r0, r0, r0
 1d4:	00000002 	andeq	r0, r0, r2
 1d8:	08000b5a 	stmdaeq	r0, {r1, r3, r4, r6, r8, r9, fp}
 1dc:	00000002 	andeq	r0, r0, r2
 1e0:	08000b5c 	stmdaeq	r0, {r2, r3, r4, r6, r8, r9, fp}
 1e4:	00000002 	andeq	r0, r0, r2
 1e8:	08000b5e 	stmdaeq	r0, {r1, r2, r3, r4, r6, r8, r9, fp}
 1ec:	00000004 	andeq	r0, r0, r4
 1f0:	08000b62 	stmdaeq	r0, {r1, r5, r6, r8, r9, fp}
 1f4:	00000002 	andeq	r0, r0, r2
 1f8:	08000b64 	stmdaeq	r0, {r2, r5, r6, r8, r9, fp}
 1fc:	00000002 	andeq	r0, r0, r2
 200:	08000b66 	stmdaeq	r0, {r1, r2, r5, r6, r8, r9, fp}
 204:	00000002 	andeq	r0, r0, r2
 208:	08000b68 	stmdaeq	r0, {r3, r5, r6, r8, r9, fp}
 20c:	00000002 	andeq	r0, r0, r2
 210:	08000b6a 	stmdaeq	r0, {r1, r3, r5, r6, r8, r9, fp}
 214:	00000002 	andeq	r0, r0, r2
 218:	08000b6c 	stmdaeq	r0, {r2, r3, r5, r6, r8, r9, fp}
 21c:	00000002 	andeq	r0, r0, r2
 220:	08000b6e 	stmdaeq	r0, {r1, r2, r3, r5, r6, r8, r9, fp}
 224:	00000002 	andeq	r0, r0, r2
 228:	08000b70 	stmdaeq	r0, {r4, r5, r6, r8, r9, fp}
 22c:	00000014 	andeq	r0, r0, r4, lsl r0
 230:	08000b84 	stmdaeq	r0, {r2, r7, r8, r9, fp}
 234:	00000002 	andeq	r0, r0, r2
 238:	08000b86 	stmdaeq	r0, {r1, r2, r7, r8, r9, fp}
 23c:	00000002 	andeq	r0, r0, r2
 240:	08000b88 	stmdaeq	r0, {r3, r7, r8, r9, fp}
 244:	00000002 	andeq	r0, r0, r2
 248:	08000b8a 	stmdaeq	r0, {r1, r3, r7, r8, r9, fp}
 24c:	00000002 	andeq	r0, r0, r2
 250:	08000b8c 	stmdaeq	r0, {r2, r3, r7, r8, r9, fp}
 254:	00000002 	andeq	r0, r0, r2
 258:	08000b8e 	stmdaeq	r0, {r1, r2, r3, r7, r8, r9, fp}
 25c:	00000002 	andeq	r0, r0, r2
 260:	08000b90 	stmdaeq	r0, {r4, r7, r8, r9, fp}
 264:	00000002 	andeq	r0, r0, r2
 268:	08000b92 	stmdaeq	r0, {r1, r4, r7, r8, r9, fp}
 26c:	00000002 	andeq	r0, r0, r2
 270:	08000b94 	stmdaeq	r0, {r2, r4, r7, r8, r9, fp}
 274:	00000034 	andeq	r0, r0, r4, lsr r0
 278:	08000bc8 	stmdaeq	r0, {r3, r6, r7, r8, r9, fp}
 27c:	0000003c 	andeq	r0, r0, ip, lsr r0
 280:	08000c04 	stmdaeq	r0, {r2, sl, fp}
 284:	00000002 	andeq	r0, r0, r2
 288:	08000c06 	stmdaeq	r0, {r1, r2, sl, fp}
 28c:	00000002 	andeq	r0, r0, r2
 290:	08000c08 	stmdaeq	r0, {r3, sl, fp}
 294:	00000002 	andeq	r0, r0, r2
 298:	08000c0a 	stmdaeq	r0, {r1, r3, sl, fp}
 29c:	00000002 	andeq	r0, r0, r2
 2a0:	08000c0c 	stmdaeq	r0, {r2, r3, sl, fp}
 2a4:	00000002 	andeq	r0, r0, r2
 2a8:	08000c0e 	stmdaeq	r0, {r1, r2, r3, sl, fp}
 2ac:	00000002 	andeq	r0, r0, r2
 2b0:	08000c10 	stmdaeq	r0, {r4, sl, fp}
 2b4:	00000002 	andeq	r0, r0, r2
 2b8:	08000c12 	stmdaeq	r0, {r1, r4, sl, fp}
 2bc:	00000002 	andeq	r0, r0, r2
 2c0:	08000c14 	stmdaeq	r0, {r2, r4, sl, fp}
 2c4:	00000002 	andeq	r0, r0, r2
 2c8:	08000c16 	stmdaeq	r0, {r1, r2, r4, sl, fp}
 2cc:	00000002 	andeq	r0, r0, r2
 2d0:	08000c18 	stmdaeq	r0, {r3, r4, sl, fp}
 2d4:	00000002 	andeq	r0, r0, r2
 2d8:	08000c1a 	stmdaeq	r0, {r1, r3, r4, sl, fp}
 2dc:	00000002 	andeq	r0, r0, r2
 2e0:	08000c1c 	stmdaeq	r0, {r2, r3, r4, sl, fp}
 2e4:	00000002 	andeq	r0, r0, r2
 2e8:	08000c1e 	stmdaeq	r0, {r1, r2, r3, r4, sl, fp}
 2ec:	00000002 	andeq	r0, r0, r2
 2f0:	08000c20 	stmdaeq	r0, {r5, sl, fp}
 2f4:	00000002 	andeq	r0, r0, r2
 2f8:	08000c22 	stmdaeq	r0, {r1, r5, sl, fp}
 2fc:	00000002 	andeq	r0, r0, r2
 300:	08000c24 	stmdaeq	r0, {r2, r5, sl, fp}
 304:	00000002 	andeq	r0, r0, r2
 308:	08000c26 	stmdaeq	r0, {r1, r2, r5, sl, fp}
 30c:	00000002 	andeq	r0, r0, r2
 310:	08000c28 	stmdaeq	r0, {r3, r5, sl, fp}
 314:	00000002 	andeq	r0, r0, r2
 318:	08000c2a 	stmdaeq	r0, {r1, r3, r5, sl, fp}
 31c:	00000002 	andeq	r0, r0, r2
 320:	08000c2c 	stmdaeq	r0, {r2, r3, r5, sl, fp}
 324:	00000002 	andeq	r0, r0, r2
	...
 330:	00000014 	andeq	r0, r0, r4, lsl r0
 334:	277f0002 	ldrbcs	r0, [pc, -r2]!
 338:	00040000 	andeq	r0, r4, r0
	...
 348:	00000034 	andeq	r0, r0, r4, lsr r0
 34c:	28a70002 	stmiacs	r7!, {r1}
 350:	00040000 	andeq	r0, r4, r0
 354:	00000000 	andeq	r0, r0, r0
 358:	08000c30 	stmdaeq	r0, {r4, r5, sl, fp}
 35c:	0000000c 	andeq	r0, r0, ip
 360:	08000c3c 	stmdaeq	r0, {r2, r3, r4, r5, sl, fp}
 364:	00000104 	andeq	r0, r0, r4, lsl #2
 368:	08000d40 	stmdaeq	r0, {r6, r8, sl, fp}
 36c:	0000005c 	andeq	r0, r0, ip, asr r0
 370:	00000000 	andeq	r0, r0, r0
 374:	00000020 	andeq	r0, r0, r0, lsr #32
	...
 380:	0000001c 	andeq	r0, r0, ip, lsl r0
 384:	2c310002 	ldccs	0, cr0, [r1], #-8
 388:	00040000 	andeq	r0, r4, r0
 38c:	00000000 	andeq	r0, r0, r0
 390:	08000d9c 	stmdaeq	r0, {r2, r3, r4, r7, r8, sl, fp}
 394:	0000006c 	andeq	r0, r0, ip, rrx
	...
 3a0:	00000084 	andeq	r0, r0, r4, lsl #1
 3a4:	2e570002 	cdpcs	0, 5, cr0, cr7, cr2, {0}
 3a8:	00040000 	andeq	r0, r4, r0
 3ac:	00000000 	andeq	r0, r0, r0
 3b0:	08000e08 	stmdaeq	r0, {r3, r9, sl, fp}
 3b4:	00000018 	andeq	r0, r0, r8, lsl r0
 3b8:	08000e20 	stmdaeq	r0, {r5, r9, sl, fp}
 3bc:	0000000c 	andeq	r0, r0, ip
 3c0:	08000e2c 	stmdaeq	r0, {r2, r3, r5, r9, sl, fp}
 3c4:	00000014 	andeq	r0, r0, r4, lsl r0
 3c8:	08000e40 	stmdaeq	r0, {r6, r9, sl, fp}
 3cc:	00000002 	andeq	r0, r0, r2
 3d0:	08000e44 	stmdaeq	r0, {r2, r6, r9, sl, fp}
 3d4:	0000005c 	andeq	r0, r0, ip, asr r0
 3d8:	08000ea0 	stmdaeq	r0, {r5, r7, r9, sl, fp}
 3dc:	00000024 	andeq	r0, r0, r4, lsr #32
 3e0:	08000ec4 	stmdaeq	r0, {r2, r6, r7, r9, sl, fp}
 3e4:	00000010 	andeq	r0, r0, r0, lsl r0
 3e8:	08000ed4 	stmdaeq	r0, {r2, r4, r6, r7, r9, sl, fp}
 3ec:	00000018 	andeq	r0, r0, r8, lsl r0
 3f0:	08000eec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r9, sl, fp}
 3f4:	0000002c 	andeq	r0, r0, ip, lsr #32
 3f8:	08000f18 	stmdaeq	r0, {r3, r4, r8, r9, sl, fp}
 3fc:	00000024 	andeq	r0, r0, r4, lsr #32
 400:	08000f3c 	stmdaeq	r0, {r2, r3, r4, r5, r8, r9, sl, fp}
 404:	000000e0 	andeq	r0, r0, r0, ror #1
 408:	0800101c 	stmdaeq	r0, {r2, r3, r4, ip}
 40c:	0000000c 	andeq	r0, r0, ip
 410:	08001028 	stmdaeq	r0, {r3, r5, ip}
 414:	0000000c 	andeq	r0, r0, ip
 418:	08001034 	stmdaeq	r0, {r2, r4, r5, ip}
 41c:	00000020 	andeq	r0, r0, r0, lsr #32
	...
 428:	00000054 	andeq	r0, r0, r4, asr r0
 42c:	39b00002 	ldmibcc	r0!, {r1}
 430:	00040000 	andeq	r0, r4, r0
 434:	00000000 	andeq	r0, r0, r0
 438:	08001054 	stmdaeq	r0, {r2, r4, r6, ip}
 43c:	00000028 	andeq	r0, r0, r8, lsr #32
 440:	0800107c 	stmdaeq	r0, {r2, r3, r4, r5, r6, ip}
 444:	00000038 	andeq	r0, r0, r8, lsr r0
 448:	00000000 	andeq	r0, r0, r0
 44c:	00000004 	andeq	r0, r0, r4
 450:	080010b4 	stmdaeq	r0, {r2, r4, r5, r7, ip}
 454:	0000001c 	andeq	r0, r0, ip, lsl r0
 458:	080010d0 	stmdaeq	r0, {r4, r6, r7, ip}
 45c:	00000024 	andeq	r0, r0, r4, lsr #32
 460:	080010f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, ip}
 464:	00000004 	andeq	r0, r0, r4
 468:	080010f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, ip}
 46c:	00000034 	andeq	r0, r0, r4, lsr r0
 470:	0800112c 	stmdaeq	r0, {r2, r3, r5, r8, ip}
 474:	0000002a 	andeq	r0, r0, sl, lsr #32
	...
 480:	000000cc 	andeq	r0, r0, ip, asr #1
 484:	3eb40002 	cdpcc	0, 11, cr0, cr4, cr2, {0}
 488:	00040000 	andeq	r0, r4, r0
 48c:	00000000 	andeq	r0, r0, r0
 490:	08001158 	stmdaeq	r0, {r3, r4, r6, r8, ip}
 494:	00000018 	andeq	r0, r0, r8, lsl r0
 498:	00000000 	andeq	r0, r0, r0
 49c:	00000018 	andeq	r0, r0, r8, lsl r0
 4a0:	08001170 	stmdaeq	r0, {r4, r5, r6, r8, ip}
 4a4:	00000018 	andeq	r0, r0, r8, lsl r0
 4a8:	08001188 	stmdaeq	r0, {r3, r7, r8, ip}
 4ac:	00000018 	andeq	r0, r0, r8, lsl r0
 4b0:	080011a0 	stmdaeq	r0, {r5, r7, r8, ip}
 4b4:	00000010 	andeq	r0, r0, r0, lsl r0
 4b8:	00000000 	andeq	r0, r0, r0
 4bc:	0000000c 	andeq	r0, r0, ip
 4c0:	00000000 	andeq	r0, r0, r0
 4c4:	0000000c 	andeq	r0, r0, ip
 4c8:	00000000 	andeq	r0, r0, r0
 4cc:	00000010 	andeq	r0, r0, r0, lsl r0
 4d0:	00000000 	andeq	r0, r0, r0
 4d4:	00000010 	andeq	r0, r0, r0, lsl r0
 4d8:	00000000 	andeq	r0, r0, r0
 4dc:	00000018 	andeq	r0, r0, r8, lsl r0
 4e0:	00000000 	andeq	r0, r0, r0
 4e4:	00000020 	andeq	r0, r0, r0, lsr #32
 4e8:	080011b0 	stmdaeq	r0, {r4, r5, r7, r8, ip}
 4ec:	0000000c 	andeq	r0, r0, ip
 4f0:	080011bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r8, ip}
 4f4:	00000028 	andeq	r0, r0, r8, lsr #32
 4f8:	080011e4 	stmdaeq	r0, {r2, r5, r6, r7, r8, ip}
 4fc:	00000036 	andeq	r0, r0, r6, lsr r0
 500:	0800121c 	stmdaeq	r0, {r2, r3, r4, r9, ip}
 504:	00000040 	andeq	r0, r0, r0, asr #32
 508:	00000000 	andeq	r0, r0, r0
 50c:	0000003c 	andeq	r0, r0, ip, lsr r0
 510:	00000000 	andeq	r0, r0, r0
 514:	00000070 	andeq	r0, r0, r0, ror r0
 518:	0800125c 	stmdaeq	r0, {r2, r3, r4, r6, r9, ip}
 51c:	00000048 	andeq	r0, r0, r8, asr #32
 520:	00000000 	andeq	r0, r0, r0
 524:	00000038 	andeq	r0, r0, r8, lsr r0
 528:	00000000 	andeq	r0, r0, r0
 52c:	00000048 	andeq	r0, r0, r8, asr #32
 530:	00000000 	andeq	r0, r0, r0
 534:	000000a0 	andeq	r0, r0, r0, lsr #1
 538:	00000000 	andeq	r0, r0, r0
 53c:	0000008c 	andeq	r0, r0, ip, lsl #1
 540:	00000000 	andeq	r0, r0, r0
 544:	00000054 	andeq	r0, r0, r4, asr r0
	...
 550:	00000044 	andeq	r0, r0, r4, asr #32
 554:	476f0002 	strbmi	r0, [pc, -r2]!
 558:	00040000 	andeq	r0, r4, r0
 55c:	00000000 	andeq	r0, r0, r0
 560:	080012a4 	stmdaeq	r0, {r2, r5, r7, r9, ip}
 564:	0000000c 	andeq	r0, r0, ip
 568:	080012b0 	stmdaeq	r0, {r4, r5, r7, r9, ip}
 56c:	0000000c 	andeq	r0, r0, ip
 570:	080012bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r9, ip}
 574:	0000000c 	andeq	r0, r0, ip
 578:	00000000 	andeq	r0, r0, r0
 57c:	00000010 	andeq	r0, r0, r0, lsl r0
 580:	00000000 	andeq	r0, r0, r0
 584:	00000010 	andeq	r0, r0, r0, lsl r0
 588:	00000000 	andeq	r0, r0, r0
 58c:	00000014 	andeq	r0, r0, r4, lsl r0
	...
 598:	0000009c 	muleq	r0, ip, r0
 59c:	491c0002 	ldmdbmi	ip, {r1}
 5a0:	00040000 	andeq	r0, r4, r0
	...
 5ac:	000000a4 	andeq	r0, r0, r4, lsr #1
 5b0:	00000000 	andeq	r0, r0, r0
 5b4:	00000016 	andeq	r0, r0, r6, lsl r0
 5b8:	080012c8 	stmdaeq	r0, {r3, r6, r7, r9, ip}
 5bc:	0000009c 	muleq	r0, ip, r0
 5c0:	00000000 	andeq	r0, r0, r0
 5c4:	00000010 	andeq	r0, r0, r0, lsl r0
 5c8:	08001364 	stmdaeq	r0, {r2, r5, r6, r8, r9, ip}
 5cc:	0000000c 	andeq	r0, r0, ip
 5d0:	00000000 	andeq	r0, r0, r0
 5d4:	00000006 	andeq	r0, r0, r6
 5d8:	00000000 	andeq	r0, r0, r0
 5dc:	0000000c 	andeq	r0, r0, ip
 5e0:	00000000 	andeq	r0, r0, r0
 5e4:	00000006 	andeq	r0, r0, r6
 5e8:	08001370 	stmdaeq	r0, {r4, r5, r6, r8, r9, ip}
 5ec:	00000004 	andeq	r0, r0, r4
 5f0:	08001374 	stmdaeq	r0, {r2, r4, r5, r6, r8, r9, ip}
 5f4:	00000004 	andeq	r0, r0, r4
 5f8:	00000000 	andeq	r0, r0, r0
 5fc:	0000000a 	andeq	r0, r0, sl
 600:	00000000 	andeq	r0, r0, r0
 604:	00000004 	andeq	r0, r0, r4
 608:	00000000 	andeq	r0, r0, r0
 60c:	00000010 	andeq	r0, r0, r0, lsl r0
 610:	00000000 	andeq	r0, r0, r0
 614:	0000001c 	andeq	r0, r0, ip, lsl r0
 618:	00000000 	andeq	r0, r0, r0
 61c:	0000000c 	andeq	r0, r0, ip
 620:	08001378 	stmdaeq	r0, {r3, r4, r5, r6, r8, r9, ip}
 624:	00000054 	andeq	r0, r0, r4, asr r0
 628:	00000000 	andeq	r0, r0, r0
 62c:	0000002a 	andeq	r0, r0, sl, lsr #32
	...
 638:	00000104 	andeq	r0, r0, r4, lsl #2
 63c:	50630002 	rsbpl	r0, r3, r2
 640:	00040000 	andeq	r0, r4, r0
	...
 64c:	00000034 	andeq	r0, r0, r4, lsr r0
 650:	00000000 	andeq	r0, r0, r0
 654:	00000030 	andeq	r0, r0, r0, lsr r0
 658:	080013cc 	stmdaeq	r0, {r2, r3, r6, r7, r8, r9, ip}
 65c:	00000014 	andeq	r0, r0, r4, lsl r0
 660:	080013e0 	stmdaeq	r0, {r5, r6, r7, r8, r9, ip}
 664:	00000084 	andeq	r0, r0, r4, lsl #1
 668:	00000000 	andeq	r0, r0, r0
 66c:	0000000c 	andeq	r0, r0, ip
 670:	00000000 	andeq	r0, r0, r0
 674:	00000004 	andeq	r0, r0, r4
 678:	00000000 	andeq	r0, r0, r0
 67c:	00000004 	andeq	r0, r0, r4
 680:	00000000 	andeq	r0, r0, r0
 684:	00000004 	andeq	r0, r0, r4
 688:	00000000 	andeq	r0, r0, r0
 68c:	00000004 	andeq	r0, r0, r4
 690:	00000000 	andeq	r0, r0, r0
 694:	00000006 	andeq	r0, r0, r6
 698:	00000000 	andeq	r0, r0, r0
 69c:	00000004 	andeq	r0, r0, r4
 6a0:	00000000 	andeq	r0, r0, r0
 6a4:	00000010 	andeq	r0, r0, r0, lsl r0
 6a8:	00000000 	andeq	r0, r0, r0
 6ac:	00000020 	andeq	r0, r0, r0, lsr #32
 6b0:	00000000 	andeq	r0, r0, r0
 6b4:	0000000c 	andeq	r0, r0, ip
 6b8:	00000000 	andeq	r0, r0, r0
 6bc:	00000018 	andeq	r0, r0, r8, lsl r0
 6c0:	00000000 	andeq	r0, r0, r0
 6c4:	00000010 	andeq	r0, r0, r0, lsl r0
 6c8:	00000000 	andeq	r0, r0, r0
 6cc:	00000020 	andeq	r0, r0, r0, lsr #32
 6d0:	00000000 	andeq	r0, r0, r0
 6d4:	0000000c 	andeq	r0, r0, ip
 6d8:	08001464 	stmdaeq	r0, {r2, r5, r6, sl, ip}
 6dc:	00000014 	andeq	r0, r0, r4, lsl r0
 6e0:	08001478 	stmdaeq	r0, {r3, r4, r5, r6, sl, ip}
 6e4:	00000018 	andeq	r0, r0, r8, lsl r0
 6e8:	00000000 	andeq	r0, r0, r0
 6ec:	00000010 	andeq	r0, r0, r0, lsl r0
 6f0:	00000000 	andeq	r0, r0, r0
 6f4:	00000018 	andeq	r0, r0, r8, lsl r0
 6f8:	00000000 	andeq	r0, r0, r0
 6fc:	00000020 	andeq	r0, r0, r0, lsr #32
 700:	00000000 	andeq	r0, r0, r0
 704:	0000004c 	andeq	r0, r0, ip, asr #32
 708:	00000000 	andeq	r0, r0, r0
 70c:	0000001c 	andeq	r0, r0, ip, lsl r0
 710:	00000000 	andeq	r0, r0, r0
 714:	00000018 	andeq	r0, r0, r8, lsl r0
 718:	00000000 	andeq	r0, r0, r0
 71c:	00000018 	andeq	r0, r0, r8, lsl r0
 720:	00000000 	andeq	r0, r0, r0
 724:	0000001c 	andeq	r0, r0, ip, lsl r0
 728:	00000000 	andeq	r0, r0, r0
 72c:	00000030 	andeq	r0, r0, r0, lsr r0
 730:	00000000 	andeq	r0, r0, r0
 734:	00000014 	andeq	r0, r0, r4, lsl r0
	...
 740:	00000114 	andeq	r0, r0, r4, lsl r1
 744:	59e00002 	stmibpl	r0!, {r1}^
 748:	00040000 	andeq	r0, r4, r0
 74c:	00000000 	andeq	r0, r0, r0
 750:	08001490 	stmdaeq	r0, {r4, r7, sl, ip}
 754:	0000003c 	andeq	r0, r0, ip, lsr r0
 758:	080014cc 	stmdaeq	r0, {r2, r3, r6, r7, sl, ip}
 75c:	00000038 	andeq	r0, r0, r8, lsr r0
 760:	00000000 	andeq	r0, r0, r0
 764:	00000014 	andeq	r0, r0, r4, lsl r0
 768:	00000000 	andeq	r0, r0, r0
 76c:	0000000c 	andeq	r0, r0, ip
 770:	08001504 	stmdaeq	r0, {r2, r8, sl, ip}
 774:	00000014 	andeq	r0, r0, r4, lsl r0
 778:	08001518 	stmdaeq	r0, {r3, r4, r8, sl, ip}
 77c:	0000000c 	andeq	r0, r0, ip
 780:	08001524 	stmdaeq	r0, {r2, r5, r8, sl, ip}
 784:	00000014 	andeq	r0, r0, r4, lsl r0
 788:	08001538 	stmdaeq	r0, {r3, r4, r5, r8, sl, ip}
 78c:	00000010 	andeq	r0, r0, r0, lsl r0
 790:	08001548 	stmdaeq	r0, {r3, r6, r8, sl, ip}
 794:	00000014 	andeq	r0, r0, r4, lsl r0
 798:	0800155c 	stmdaeq	r0, {r2, r3, r4, r6, r8, sl, ip}
 79c:	00000014 	andeq	r0, r0, r4, lsl r0
 7a0:	08001570 	stmdaeq	r0, {r4, r5, r6, r8, sl, ip}
 7a4:	00000014 	andeq	r0, r0, r4, lsl r0
 7a8:	00000000 	andeq	r0, r0, r0
 7ac:	00000018 	andeq	r0, r0, r8, lsl r0
 7b0:	08001584 	stmdaeq	r0, {r2, r7, r8, sl, ip}
 7b4:	0000000c 	andeq	r0, r0, ip
 7b8:	00000000 	andeq	r0, r0, r0
 7bc:	00000014 	andeq	r0, r0, r4, lsl r0
 7c0:	00000000 	andeq	r0, r0, r0
 7c4:	00000020 	andeq	r0, r0, r0, lsr #32
 7c8:	00000000 	andeq	r0, r0, r0
 7cc:	0000000c 	andeq	r0, r0, ip
 7d0:	00000000 	andeq	r0, r0, r0
 7d4:	00000010 	andeq	r0, r0, r0, lsl r0
 7d8:	00000000 	andeq	r0, r0, r0
 7dc:	0000000c 	andeq	r0, r0, ip
 7e0:	08001590 	stmdaeq	r0, {r4, r7, r8, sl, ip}
 7e4:	00000084 	andeq	r0, r0, r4, lsl #1
 7e8:	00000000 	andeq	r0, r0, r0
 7ec:	00000018 	andeq	r0, r0, r8, lsl r0
 7f0:	08001614 	stmdaeq	r0, {r2, r4, r9, sl, ip}
 7f4:	00000018 	andeq	r0, r0, r8, lsl r0
 7f8:	0800162c 	stmdaeq	r0, {r2, r3, r5, r9, sl, ip}
 7fc:	00000018 	andeq	r0, r0, r8, lsl r0
 800:	08001644 	stmdaeq	r0, {r2, r6, r9, sl, ip}
 804:	00000018 	andeq	r0, r0, r8, lsl r0
 808:	0800165c 	stmdaeq	r0, {r2, r3, r4, r6, r9, sl, ip}
 80c:	00000018 	andeq	r0, r0, r8, lsl r0
 810:	00000000 	andeq	r0, r0, r0
 814:	0000000c 	andeq	r0, r0, ip
 818:	00000000 	andeq	r0, r0, r0
 81c:	0000000c 	andeq	r0, r0, ip
 820:	00000000 	andeq	r0, r0, r0
 824:	0000000c 	andeq	r0, r0, ip
 828:	08001674 	stmdaeq	r0, {r2, r4, r5, r6, r9, sl, ip}
 82c:	00000028 	andeq	r0, r0, r8, lsr #32
 830:	0800169c 	stmdaeq	r0, {r2, r3, r4, r7, r9, sl, ip}
 834:	0000002e 	andeq	r0, r0, lr, lsr #32
 838:	080016cc 	stmdaeq	r0, {r2, r3, r6, r7, r9, sl, ip}
 83c:	00000010 	andeq	r0, r0, r0, lsl r0
 840:	00000000 	andeq	r0, r0, r0
 844:	00000014 	andeq	r0, r0, r4, lsl r0
 848:	00000000 	andeq	r0, r0, r0
 84c:	0000000c 	andeq	r0, r0, ip
	...
 858:	000002dc 	ldrdeq	r0, [r0], -ip
 85c:	62510002 	subsvs	r0, r1, #2
 860:	00040000 	andeq	r0, r4, r0
	...
 86c:	00000032 	andeq	r0, r0, r2, lsr r0
 870:	00000000 	andeq	r0, r0, r0
 874:	0000003a 	andeq	r0, r0, sl, lsr r0
 878:	00000000 	andeq	r0, r0, r0
 87c:	000000c8 	andeq	r0, r0, r8, asr #1
 880:	080016dc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r9, sl, ip}
 884:	0000003c 	andeq	r0, r0, ip, lsr r0
 888:	00000000 	andeq	r0, r0, r0
 88c:	00000074 	andeq	r0, r0, r4, ror r0
 890:	00000000 	andeq	r0, r0, r0
 894:	00000088 	andeq	r0, r0, r8, lsl #1
 898:	00000000 	andeq	r0, r0, r0
 89c:	00000084 	andeq	r0, r0, r4, lsl #1
 8a0:	00000000 	andeq	r0, r0, r0
 8a4:	00000068 	andeq	r0, r0, r8, rrx
 8a8:	00000000 	andeq	r0, r0, r0
 8ac:	00000022 	andeq	r0, r0, r2, lsr #32
 8b0:	00000000 	andeq	r0, r0, r0
 8b4:	00000012 	andeq	r0, r0, r2, lsl r0
 8b8:	00000000 	andeq	r0, r0, r0
 8bc:	00000014 	andeq	r0, r0, r4, lsl r0
 8c0:	00000000 	andeq	r0, r0, r0
 8c4:	00000010 	andeq	r0, r0, r0, lsl r0
 8c8:	00000000 	andeq	r0, r0, r0
 8cc:	00000012 	andeq	r0, r0, r2, lsl r0
 8d0:	08001718 	stmdaeq	r0, {r3, r4, r8, r9, sl, ip}
 8d4:	00000018 	andeq	r0, r0, r8, lsl r0
 8d8:	00000000 	andeq	r0, r0, r0
 8dc:	0000001c 	andeq	r0, r0, ip, lsl r0
 8e0:	08001730 	stmdaeq	r0, {r4, r5, r8, r9, sl, ip}
 8e4:	00000012 	andeq	r0, r0, r2, lsl r0
 8e8:	00000000 	andeq	r0, r0, r0
 8ec:	00000004 	andeq	r0, r0, r4
 8f0:	00000000 	andeq	r0, r0, r0
 8f4:	00000008 	andeq	r0, r0, r8
 8f8:	00000000 	andeq	r0, r0, r0
 8fc:	00000012 	andeq	r0, r0, r2, lsl r0
 900:	00000000 	andeq	r0, r0, r0
 904:	0000000e 	andeq	r0, r0, lr
 908:	00000000 	andeq	r0, r0, r0
 90c:	0000001a 	andeq	r0, r0, sl, lsl r0
 910:	00000000 	andeq	r0, r0, r0
 914:	00000034 	andeq	r0, r0, r4, lsr r0
 918:	00000000 	andeq	r0, r0, r0
 91c:	00000014 	andeq	r0, r0, r4, lsl r0
 920:	00000000 	andeq	r0, r0, r0
 924:	0000001a 	andeq	r0, r0, sl, lsl r0
 928:	00000000 	andeq	r0, r0, r0
 92c:	00000014 	andeq	r0, r0, r4, lsl r0
 930:	08001742 	stmdaeq	r0, {r1, r6, r8, r9, sl, ip}
 934:	00000006 	andeq	r0, r0, r6
 938:	00000000 	andeq	r0, r0, r0
 93c:	00000010 	andeq	r0, r0, r0, lsl r0
 940:	00000000 	andeq	r0, r0, r0
 944:	00000010 	andeq	r0, r0, r0, lsl r0
 948:	00000000 	andeq	r0, r0, r0
 94c:	0000003c 	andeq	r0, r0, ip, lsr r0
 950:	00000000 	andeq	r0, r0, r0
 954:	00000010 	andeq	r0, r0, r0, lsl r0
 958:	00000000 	andeq	r0, r0, r0
 95c:	00000014 	andeq	r0, r0, r4, lsl r0
 960:	00000000 	andeq	r0, r0, r0
 964:	00000010 	andeq	r0, r0, r0, lsl r0
 968:	00000000 	andeq	r0, r0, r0
 96c:	00000014 	andeq	r0, r0, r4, lsl r0
 970:	00000000 	andeq	r0, r0, r0
 974:	00000018 	andeq	r0, r0, r8, lsl r0
 978:	00000000 	andeq	r0, r0, r0
 97c:	00000018 	andeq	r0, r0, r8, lsl r0
 980:	00000000 	andeq	r0, r0, r0
 984:	00000018 	andeq	r0, r0, r8, lsl r0
 988:	00000000 	andeq	r0, r0, r0
 98c:	00000018 	andeq	r0, r0, r8, lsl r0
 990:	00000000 	andeq	r0, r0, r0
 994:	00000010 	andeq	r0, r0, r0, lsl r0
 998:	00000000 	andeq	r0, r0, r0
 99c:	00000014 	andeq	r0, r0, r4, lsl r0
 9a0:	00000000 	andeq	r0, r0, r0
 9a4:	00000010 	andeq	r0, r0, r0, lsl r0
 9a8:	00000000 	andeq	r0, r0, r0
 9ac:	00000014 	andeq	r0, r0, r4, lsl r0
 9b0:	00000000 	andeq	r0, r0, r0
 9b4:	00000010 	andeq	r0, r0, r0, lsl r0
 9b8:	00000000 	andeq	r0, r0, r0
 9bc:	00000014 	andeq	r0, r0, r4, lsl r0
 9c0:	00000000 	andeq	r0, r0, r0
 9c4:	00000010 	andeq	r0, r0, r0, lsl r0
 9c8:	00000000 	andeq	r0, r0, r0
 9cc:	00000014 	andeq	r0, r0, r4, lsl r0
 9d0:	00000000 	andeq	r0, r0, r0
 9d4:	00000010 	andeq	r0, r0, r0, lsl r0
 9d8:	00000000 	andeq	r0, r0, r0
 9dc:	00000010 	andeq	r0, r0, r0, lsl r0
 9e0:	00000000 	andeq	r0, r0, r0
 9e4:	00000010 	andeq	r0, r0, r0, lsl r0
 9e8:	00000000 	andeq	r0, r0, r0
 9ec:	00000010 	andeq	r0, r0, r0, lsl r0
 9f0:	00000000 	andeq	r0, r0, r0
 9f4:	00000010 	andeq	r0, r0, r0, lsl r0
 9f8:	00000000 	andeq	r0, r0, r0
 9fc:	00000010 	andeq	r0, r0, r0, lsl r0
 a00:	00000000 	andeq	r0, r0, r0
 a04:	00000014 	andeq	r0, r0, r4, lsl r0
 a08:	00000000 	andeq	r0, r0, r0
 a0c:	00000014 	andeq	r0, r0, r4, lsl r0
 a10:	00000000 	andeq	r0, r0, r0
 a14:	00000014 	andeq	r0, r0, r4, lsl r0
 a18:	00000000 	andeq	r0, r0, r0
 a1c:	00000014 	andeq	r0, r0, r4, lsl r0
 a20:	00000000 	andeq	r0, r0, r0
 a24:	00000014 	andeq	r0, r0, r4, lsl r0
 a28:	00000000 	andeq	r0, r0, r0
 a2c:	0000001c 	andeq	r0, r0, ip, lsl r0
 a30:	00000000 	andeq	r0, r0, r0
 a34:	0000001c 	andeq	r0, r0, ip, lsl r0
 a38:	00000000 	andeq	r0, r0, r0
 a3c:	00000044 	andeq	r0, r0, r4, asr #32
 a40:	00000000 	andeq	r0, r0, r0
 a44:	00000018 	andeq	r0, r0, r8, lsl r0
 a48:	00000000 	andeq	r0, r0, r0
 a4c:	00000018 	andeq	r0, r0, r8, lsl r0
 a50:	00000000 	andeq	r0, r0, r0
 a54:	00000018 	andeq	r0, r0, r8, lsl r0
 a58:	00000000 	andeq	r0, r0, r0
 a5c:	00000016 	andeq	r0, r0, r6, lsl r0
 a60:	00000000 	andeq	r0, r0, r0
 a64:	00000016 	andeq	r0, r0, r6, lsl r0
 a68:	00000000 	andeq	r0, r0, r0
 a6c:	00000016 	andeq	r0, r0, r6, lsl r0
 a70:	00000000 	andeq	r0, r0, r0
 a74:	00000016 	andeq	r0, r0, r6, lsl r0
 a78:	00000000 	andeq	r0, r0, r0
 a7c:	00000004 	andeq	r0, r0, r4
 a80:	00000000 	andeq	r0, r0, r0
 a84:	00000004 	andeq	r0, r0, r4
 a88:	00000000 	andeq	r0, r0, r0
 a8c:	00000004 	andeq	r0, r0, r4
 a90:	00000000 	andeq	r0, r0, r0
 a94:	00000004 	andeq	r0, r0, r4
 a98:	00000000 	andeq	r0, r0, r0
 a9c:	00000004 	andeq	r0, r0, r4
 aa0:	00000000 	andeq	r0, r0, r0
 aa4:	00000006 	andeq	r0, r0, r6
 aa8:	00000000 	andeq	r0, r0, r0
 aac:	00000016 	andeq	r0, r0, r6, lsl r0
 ab0:	00000000 	andeq	r0, r0, r0
 ab4:	0000001a 	andeq	r0, r0, sl, lsl r0
 ab8:	00000000 	andeq	r0, r0, r0
 abc:	0000006e 	andeq	r0, r0, lr, rrx
 ac0:	00000000 	andeq	r0, r0, r0
 ac4:	00000016 	andeq	r0, r0, r6, lsl r0
 ac8:	00000000 	andeq	r0, r0, r0
 acc:	0000001a 	andeq	r0, r0, sl, lsl r0
 ad0:	00000000 	andeq	r0, r0, r0
 ad4:	000000b6 	strheq	r0, [r0], -r6
 ad8:	00000000 	andeq	r0, r0, r0
 adc:	00000010 	andeq	r0, r0, r0, lsl r0
 ae0:	00000000 	andeq	r0, r0, r0
 ae4:	00000006 	andeq	r0, r0, r6
 ae8:	00000000 	andeq	r0, r0, r0
 aec:	00000006 	andeq	r0, r0, r6
 af0:	00000000 	andeq	r0, r0, r0
 af4:	00000006 	andeq	r0, r0, r6
 af8:	00000000 	andeq	r0, r0, r0
 afc:	00000008 	andeq	r0, r0, r8
 b00:	00000000 	andeq	r0, r0, r0
 b04:	00000006 	andeq	r0, r0, r6
 b08:	00000000 	andeq	r0, r0, r0
 b0c:	00000006 	andeq	r0, r0, r6
 b10:	00000000 	andeq	r0, r0, r0
 b14:	0000000c 	andeq	r0, r0, ip
 b18:	08001748 	stmdaeq	r0, {r3, r6, r8, r9, sl, ip}
 b1c:	00000008 	andeq	r0, r0, r8
 b20:	00000000 	andeq	r0, r0, r0
 b24:	00000016 	andeq	r0, r0, r6, lsl r0
 b28:	08001750 	stmdaeq	r0, {r4, r6, r8, r9, sl, ip}
 b2c:	00000008 	andeq	r0, r0, r8
	...
 b38:	00000044 	andeq	r0, r0, r4, asr #32
 b3c:	81930002 	orrshi	r0, r3, r2
 b40:	00040000 	andeq	r0, r4, r0
	...
 b4c:	00000018 	andeq	r0, r0, r8, lsl r0
 b50:	08001758 	stmdaeq	r0, {r3, r4, r6, r8, r9, sl, ip}
 b54:	0000000c 	andeq	r0, r0, ip
 b58:	08001764 	stmdaeq	r0, {r2, r5, r6, r8, r9, sl, ip}
 b5c:	00000028 	andeq	r0, r0, r8, lsr #32
 b60:	0800178c 	stmdaeq	r0, {r2, r3, r7, r8, r9, sl, ip}
 b64:	00000018 	andeq	r0, r0, r8, lsl r0
 b68:	00000000 	andeq	r0, r0, r0
 b6c:	0000000c 	andeq	r0, r0, ip
 b70:	00000000 	andeq	r0, r0, r0
 b74:	0000001c 	andeq	r0, r0, ip, lsl r0
	...
 b80:	000000ec 	andeq	r0, r0, ip, ror #1
 b84:	839e0002 	orrshi	r0, lr, #2
 b88:	00040000 	andeq	r0, r4, r0
 b8c:	00000000 	andeq	r0, r0, r0
 b90:	080017a4 	stmdaeq	r0, {r2, r5, r7, r8, r9, sl, ip}
 b94:	00000094 	muleq	r0, r4, r0
 b98:	08001838 	stmdaeq	r0, {r3, r4, r5, fp, ip}
 b9c:	00000088 	andeq	r0, r0, r8, lsl #1
 ba0:	080018c0 	stmdaeq	r0, {r6, r7, fp, ip}
 ba4:	00000016 	andeq	r0, r0, r6, lsl r0
 ba8:	00000000 	andeq	r0, r0, r0
 bac:	00000020 	andeq	r0, r0, r0, lsr #32
 bb0:	00000000 	andeq	r0, r0, r0
 bb4:	0000000c 	andeq	r0, r0, ip
 bb8:	080018d6 	stmdaeq	r0, {r1, r2, r4, r6, r7, fp, ip}
 bbc:	00000018 	andeq	r0, r0, r8, lsl r0
 bc0:	080018ee 	stmdaeq	r0, {r1, r2, r3, r5, r6, r7, fp, ip}
 bc4:	00000032 	andeq	r0, r0, r2, lsr r0
 bc8:	00000000 	andeq	r0, r0, r0
 bcc:	00000012 	andeq	r0, r0, r2, lsl r0
 bd0:	00000000 	andeq	r0, r0, r0
 bd4:	00000016 	andeq	r0, r0, r6, lsl r0
 bd8:	00000000 	andeq	r0, r0, r0
 bdc:	00000016 	andeq	r0, r0, r6, lsl r0
 be0:	00000000 	andeq	r0, r0, r0
 be4:	00000018 	andeq	r0, r0, r8, lsl r0
 be8:	00000000 	andeq	r0, r0, r0
 bec:	00000016 	andeq	r0, r0, r6, lsl r0
 bf0:	00000000 	andeq	r0, r0, r0
 bf4:	00000018 	andeq	r0, r0, r8, lsl r0
 bf8:	08001920 	stmdaeq	r0, {r5, r8, fp, ip}
 bfc:	00000008 	andeq	r0, r0, r8
 c00:	08001928 	stmdaeq	r0, {r3, r5, r8, fp, ip}
 c04:	00000008 	andeq	r0, r0, r8
 c08:	00000000 	andeq	r0, r0, r0
 c0c:	0000000c 	andeq	r0, r0, ip
 c10:	00000000 	andeq	r0, r0, r0
 c14:	00000012 	andeq	r0, r0, r2, lsl r0
 c18:	00000000 	andeq	r0, r0, r0
 c1c:	00000012 	andeq	r0, r0, r2, lsl r0
 c20:	00000000 	andeq	r0, r0, r0
 c24:	00000018 	andeq	r0, r0, r8, lsl r0
 c28:	00000000 	andeq	r0, r0, r0
 c2c:	00000018 	andeq	r0, r0, r8, lsl r0
 c30:	00000000 	andeq	r0, r0, r0
 c34:	00000018 	andeq	r0, r0, r8, lsl r0
 c38:	00000000 	andeq	r0, r0, r0
 c3c:	00000016 	andeq	r0, r0, r6, lsl r0
 c40:	00000000 	andeq	r0, r0, r0
 c44:	00000018 	andeq	r0, r0, r8, lsl r0
 c48:	08001930 	stmdaeq	r0, {r4, r5, r8, fp, ip}
 c4c:	0000000c 	andeq	r0, r0, ip
 c50:	0800193c 	stmdaeq	r0, {r2, r3, r4, r5, r8, fp, ip}
 c54:	00000008 	andeq	r0, r0, r8
 c58:	08001944 	stmdaeq	r0, {r2, r6, r8, fp, ip}
 c5c:	0000003e 	andeq	r0, r0, lr, lsr r0
 c60:	00000000 	andeq	r0, r0, r0
 c64:	0000000e 	andeq	r0, r0, lr
	...
 c70:	0000001c 	andeq	r0, r0, ip, lsl r0
 c74:	8dca0002 	stclhi	0, cr0, [sl, #8]
 c78:	00040000 	andeq	r0, r4, r0
 c7c:	00000000 	andeq	r0, r0, r0
 c80:	08000134 	stmdaeq	r0, {r2, r4, r5, r8}
 c84:	0000006e 	andeq	r0, r0, lr, rrx
	...
 c90:	0000001c 	andeq	r0, r0, ip, lsl r0
 c94:	8e260002 	cdphi	0, 2, cr0, cr6, cr2, {0}
 c98:	00040000 	andeq	r0, r4, r0
 c9c:	00000000 	andeq	r0, r0, r0
 ca0:	08001984 	stmdaeq	r0, {r2, r7, r8, fp, ip}
 ca4:	00000050 	andeq	r0, r0, r0, asr r0
	...
 cb0:	0000001c 	andeq	r0, r0, ip, lsl r0
 cb4:	8f160002 	svchi	0x00160002
 cb8:	00040000 	andeq	r0, r4, r0
 cbc:	00000000 	andeq	r0, r0, r0
 cc0:	080019d4 	stmdaeq	r0, {r2, r4, r6, r7, r8, fp, ip}
 cc4:	00000034 	andeq	r0, r0, r4, lsr r0
	...
 cd0:	00000094 	muleq	r0, r4, r0
 cd4:	93100002 	tstls	r0, #2
 cd8:	00040000 	andeq	r0, r4, r0
 cdc:	00000000 	andeq	r0, r0, r0
 ce0:	08001a08 	stmdaeq	r0, {r3, r9, fp, ip}
 ce4:	00000024 	andeq	r0, r0, r4, lsr #32
 ce8:	08001a2c 	stmdaeq	r0, {r2, r3, r5, r9, fp, ip}
 cec:	00000024 	andeq	r0, r0, r4, lsr #32
 cf0:	08001a50 	stmdaeq	r0, {r4, r6, r9, fp, ip}
 cf4:	00000090 	muleq	r0, r0, r0
 cf8:	08001ae0 	stmdaeq	r0, {r5, r6, r7, r9, fp, ip}
 cfc:	000000ac 	andeq	r0, r0, ip, lsr #1
 d00:	08001b8c 	stmdaeq	r0, {r2, r3, r7, r8, r9, fp, ip}
 d04:	00000038 	andeq	r0, r0, r8, lsr r0
 d08:	08001bc4 	stmdaeq	r0, {r2, r6, r7, r8, r9, fp, ip}
 d0c:	00000048 	andeq	r0, r0, r8, asr #32
 d10:	08001c0c 	stmdaeq	r0, {r2, r3, sl, fp, ip}
 d14:	000000d8 	ldrdeq	r0, [r0], -r8
 d18:	08001ce4 	stmdaeq	r0, {r2, r5, r6, r7, sl, fp, ip}
 d1c:	0000008c 	andeq	r0, r0, ip, lsl #1
 d20:	08001d70 	stmdaeq	r0, {r4, r5, r6, r8, sl, fp, ip}
 d24:	00000024 	andeq	r0, r0, r4, lsr #32
 d28:	08001d94 	stmdaeq	r0, {r2, r4, r7, r8, sl, fp, ip}
 d2c:	0000001c 	andeq	r0, r0, ip, lsl r0
 d30:	08001db0 	stmdaeq	r0, {r4, r5, r7, r8, sl, fp, ip}
 d34:	00000044 	andeq	r0, r0, r4, asr #32
 d38:	08001df4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r8, sl, fp, ip}
 d3c:	000002dc 	ldrdeq	r0, [r0], -ip
 d40:	080020d0 	stmdaeq	r0, {r4, r6, r7, sp}
 d44:	000000cc 	andeq	r0, r0, ip, asr #1
 d48:	0800219c 	stmdaeq	r0, {r2, r3, r4, r7, r8, sp}
 d4c:	00000040 	andeq	r0, r0, r0, asr #32
 d50:	080021dc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r8, sp}
 d54:	0000005c 	andeq	r0, r0, ip, asr r0
 d58:	08002238 	stmdaeq	r0, {r3, r4, r5, r9, sp}
 d5c:	00000002 	andeq	r0, r0, r2
	...
 d68:	00000024 	andeq	r0, r0, r4, lsr #32
 d6c:	a1390002 	teqge	r9, r2
 d70:	00040000 	andeq	r0, r4, r0
 d74:	00000000 	andeq	r0, r0, r0
 d78:	0800223a 	stmdaeq	r0, {r1, r3, r4, r5, r9, sp}
 d7c:	00000030 	andeq	r0, r0, r0, lsr r0
 d80:	0800226a 	stmdaeq	r0, {r1, r3, r5, r6, r9, sp}
 d84:	00000024 	andeq	r0, r0, r4, lsr #32
	...
 d90:	000001ec 	andeq	r0, r0, ip, ror #3
 d94:	a2b40002 	adcsge	r0, r4, #2
 d98:	00040000 	andeq	r0, r4, r0
	...
 da4:	0000000c 	andeq	r0, r0, ip
 da8:	00000000 	andeq	r0, r0, r0
 dac:	0000000c 	andeq	r0, r0, ip
 db0:	00000000 	andeq	r0, r0, r0
 db4:	0000000c 	andeq	r0, r0, ip
 db8:	00000000 	andeq	r0, r0, r0
 dbc:	0000000c 	andeq	r0, r0, ip
 dc0:	00000000 	andeq	r0, r0, r0
 dc4:	0000000c 	andeq	r0, r0, ip
 dc8:	00000000 	andeq	r0, r0, r0
 dcc:	0000000c 	andeq	r0, r0, ip
 dd0:	00000000 	andeq	r0, r0, r0
 dd4:	0000000c 	andeq	r0, r0, ip
 dd8:	08002290 	stmdaeq	r0, {r4, r7, r9, sp}
 ddc:	00000010 	andeq	r0, r0, r0, lsl r0
 de0:	00000000 	andeq	r0, r0, r0
 de4:	0000000c 	andeq	r0, r0, ip
 de8:	00000000 	andeq	r0, r0, r0
 dec:	0000000e 	andeq	r0, r0, lr
 df0:	00000000 	andeq	r0, r0, r0
 df4:	00000010 	andeq	r0, r0, r0, lsl r0
 df8:	080022a0 	stmdaeq	r0, {r5, r7, r9, sp}
 dfc:	0000001c 	andeq	r0, r0, ip, lsl r0
 e00:	00000000 	andeq	r0, r0, r0
 e04:	00000012 	andeq	r0, r0, r2, lsl r0
 e08:	080022bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r9, sp}
 e0c:	00000032 	andeq	r0, r0, r2, lsr r0
 e10:	080022ee 	stmdaeq	r0, {r1, r2, r3, r5, r6, r7, r9, sp}
 e14:	00000032 	andeq	r0, r0, r2, lsr r0
 e18:	00000000 	andeq	r0, r0, r0
 e1c:	00000024 	andeq	r0, r0, r4, lsr #32
 e20:	00000000 	andeq	r0, r0, r0
 e24:	00000012 	andeq	r0, r0, r2, lsl r0
 e28:	00000000 	andeq	r0, r0, r0
 e2c:	00000012 	andeq	r0, r0, r2, lsl r0
 e30:	08002320 	stmdaeq	r0, {r5, r8, r9, sp}
 e34:	00000026 	andeq	r0, r0, r6, lsr #32
 e38:	08002346 	stmdaeq	r0, {r1, r2, r6, r8, r9, sp}
 e3c:	00000026 	andeq	r0, r0, r6, lsr #32
 e40:	00000000 	andeq	r0, r0, r0
 e44:	00000020 	andeq	r0, r0, r0, lsr #32
 e48:	00000000 	andeq	r0, r0, r0
 e4c:	00000020 	andeq	r0, r0, r0, lsr #32
 e50:	0800236c 	stmdaeq	r0, {r2, r3, r5, r6, r8, r9, sp}
 e54:	00000020 	andeq	r0, r0, r0, lsr #32
 e58:	00000000 	andeq	r0, r0, r0
 e5c:	00000020 	andeq	r0, r0, r0, lsr #32
 e60:	00000000 	andeq	r0, r0, r0
 e64:	00000020 	andeq	r0, r0, r0, lsr #32
 e68:	00000000 	andeq	r0, r0, r0
 e6c:	00000020 	andeq	r0, r0, r0, lsr #32
 e70:	00000000 	andeq	r0, r0, r0
 e74:	0000001a 	andeq	r0, r0, sl, lsl r0
 e78:	00000000 	andeq	r0, r0, r0
 e7c:	0000001a 	andeq	r0, r0, sl, lsl r0
 e80:	00000000 	andeq	r0, r0, r0
 e84:	00000018 	andeq	r0, r0, r8, lsl r0
 e88:	00000000 	andeq	r0, r0, r0
 e8c:	0000001c 	andeq	r0, r0, ip, lsl r0
 e90:	00000000 	andeq	r0, r0, r0
 e94:	00000020 	andeq	r0, r0, r0, lsr #32
 e98:	00000000 	andeq	r0, r0, r0
 e9c:	00000020 	andeq	r0, r0, r0, lsr #32
 ea0:	0800238c 	stmdaeq	r0, {r2, r3, r7, r8, r9, sp}
 ea4:	00000026 	andeq	r0, r0, r6, lsr #32
 ea8:	080023b2 	stmdaeq	r0, {r1, r4, r5, r7, r8, r9, sp}
 eac:	00000026 	andeq	r0, r0, r6, lsr #32
 eb0:	00000000 	andeq	r0, r0, r0
 eb4:	00000022 	andeq	r0, r0, r2, lsr #32
 eb8:	00000000 	andeq	r0, r0, r0
 ebc:	00000012 	andeq	r0, r0, r2, lsl r0
 ec0:	080023d8 	stmdaeq	r0, {r3, r4, r6, r7, r8, r9, sp}
 ec4:	00000020 	andeq	r0, r0, r0, lsr #32
 ec8:	080023f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r8, r9, sp}
 ecc:	00000020 	andeq	r0, r0, r0, lsr #32
 ed0:	08002418 	stmdaeq	r0, {r3, r4, sl, sp}
 ed4:	00000020 	andeq	r0, r0, r0, lsr #32
 ed8:	08002438 	stmdaeq	r0, {r3, r4, r5, sl, sp}
 edc:	00000020 	andeq	r0, r0, r0, lsr #32
 ee0:	08002458 	stmdaeq	r0, {r3, r4, r6, sl, sp}
 ee4:	0000001c 	andeq	r0, r0, ip, lsl r0
 ee8:	00000000 	andeq	r0, r0, r0
 eec:	00000026 	andeq	r0, r0, r6, lsr #32
 ef0:	08002474 	stmdaeq	r0, {r2, r4, r5, r6, sl, sp}
 ef4:	00000040 	andeq	r0, r0, r0, asr #32
 ef8:	00000000 	andeq	r0, r0, r0
 efc:	00000020 	andeq	r0, r0, r0, lsr #32
 f00:	080024b4 	stmdaeq	r0, {r2, r4, r5, r7, sl, sp}
 f04:	00000020 	andeq	r0, r0, r0, lsr #32
 f08:	00000000 	andeq	r0, r0, r0
 f0c:	00000038 	andeq	r0, r0, r8, lsr r0
 f10:	00000000 	andeq	r0, r0, r0
 f14:	00000020 	andeq	r0, r0, r0, lsr #32
 f18:	00000000 	andeq	r0, r0, r0
 f1c:	00000020 	andeq	r0, r0, r0, lsr #32
 f20:	00000000 	andeq	r0, r0, r0
 f24:	00000020 	andeq	r0, r0, r0, lsr #32
 f28:	00000000 	andeq	r0, r0, r0
 f2c:	00000020 	andeq	r0, r0, r0, lsr #32
 f30:	00000000 	andeq	r0, r0, r0
 f34:	000000a8 	andeq	r0, r0, r8, lsr #1
 f38:	00000000 	andeq	r0, r0, r0
 f3c:	0000005c 	andeq	r0, r0, ip, asr r0
 f40:	00000000 	andeq	r0, r0, r0
 f44:	0000005c 	andeq	r0, r0, ip, asr r0
 f48:	00000000 	andeq	r0, r0, r0
 f4c:	00000020 	andeq	r0, r0, r0, lsr #32
 f50:	00000000 	andeq	r0, r0, r0
 f54:	00000020 	andeq	r0, r0, r0, lsr #32
 f58:	00000000 	andeq	r0, r0, r0
 f5c:	00000044 	andeq	r0, r0, r4, asr #32
 f60:	00000000 	andeq	r0, r0, r0
 f64:	00000042 	andeq	r0, r0, r2, asr #32
 f68:	00000000 	andeq	r0, r0, r0
 f6c:	00000006 	andeq	r0, r0, r6
 f70:	080024d4 	stmdaeq	r0, {r2, r4, r6, r7, sl, sp}
 f74:	0000000a 	andeq	r0, r0, sl
	...
 f80:	00000024 	andeq	r0, r0, r4, lsr #32
 f84:	af4b0002 	svcge	0x004b0002
 f88:	00040000 	andeq	r0, r4, r0
 f8c:	00000000 	andeq	r0, r0, r0
 f90:	080024e0 	stmdaeq	r0, {r5, r6, r7, sl, sp}
 f94:	00000020 	andeq	r0, r0, r0, lsr #32
 f98:	08002500 	stmdaeq	r0, {r8, sl, sp}
 f9c:	00000024 	andeq	r0, r0, r4, lsr #32
	...
 fa8:	00000024 	andeq	r0, r0, r4, lsr #32
 fac:	b0b00002 	adcslt	r0, r0, r2
 fb0:	00040000 	andeq	r0, r4, r0
 fb4:	00000000 	andeq	r0, r0, r0
 fb8:	08002524 	stmdaeq	r0, {r2, r5, r8, sl, sp}
 fbc:	0000016c 	andeq	r0, r0, ip, ror #2
 fc0:	00000000 	andeq	r0, r0, r0
 fc4:	00000070 	andeq	r0, r0, r0, ror r0
	...

Disassembly of section .debug_info:

00000000 <.debug_info>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void CTR_HP(void)
{
       0:	00001db6 			; <UNDEFINED> instruction: 0x00001db6
  u32 wEPVal = 0;

  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
       4:	00000004 	andeq	r0, r0, r4
       8:	01040000 	mrseq	r0, (UNDEF: 4)
       c:	00000029 	andeq	r0, r0, r9, lsr #32
  {
    _SetISTR((u16)CLR_CTR); /* clear CTR flag */
      10:	0000d401 	andeq	sp, r0, r1, lsl #8
      14:	0003c200 	andeq	ip, r3, r0, lsl #4
    /* extract highest priority endpoint number */
    EPindex = (u8)(wIstr & ISTR_EP_ID);
      18:	00001800 	andeq	r1, r0, r0, lsl #16
	...
    /* process related endpoint register */
    wEPVal = _GetENDPOINT(EPindex);
      24:	07040200 	streq	r0, [r4, -r0, lsl #4]
      28:	00000969 	andeq	r0, r0, r9, ror #18
    if ((wEPVal & EP_CTR_RX) != 0)
      2c:	57050402 	strpl	r0, [r5, -r2, lsl #8]
    {
      /* clear int flag */
      _ClearEP_CTR_RX(EPindex);
      30:	02000008 	andeq	r0, r0, #8
      34:	08290502 	stmdaeq	r9!, {r1, r8, sl}
      38:	01020000 	mrseq	r0, (UNDEF: 2)

      /* call OUT service function */
      (*pEpInt_OUT[EPindex-1])();
      3c:	000a1006 	andeq	r1, sl, r6

    } /* if((wEPVal & EP_CTR_RX) */
    else if ((wEPVal & EP_CTR_TX) != 0)
      40:	33750300 	cmncc	r5, #0, 6
    {
      /* clear int flag */
      _ClearEP_CTR_TX(EPindex);
      44:	27020032 	smladxcs	r2, r2, r0, r0
      48:	0000004c 	andeq	r0, r0, ip, asr #32
      4c:	64070402 	strvs	r0, [r7], #-1026	; 0x402

      /* call IN service function */
      (*pEpInt_IN[EPindex-1])();
      50:	03000009 	movweq	r0, #9
      54:	00363175 	eorseq	r3, r6, r5, ror r1
      58:	005e2802 	subseq	r2, lr, r2, lsl #16


    } /* if((wEPVal & EP_CTR_TX) != 0) */

  }/* while(...) */
}
      5c:	02020000 	andeq	r0, r2, #0
      60:	000c0907 	andeq	r0, ip, r7, lsl #18
      64:	38750300 	ldmdacc	r5!, {r8, r9}^
      68:	6f290200 	svcvs	0x00290200
      6c:	02000000 	andeq	r0, r0, #0
      70:	0a0e0801 	beq	38207c <__Stack_Size+0x381c7c>
      74:	75040000 	strvc	r0, [r4, #-0]
      78:	02000004 	andeq	r0, r0, #4
      7c:	0000812f 	andeq	r8, r0, pc, lsr #2
      80:	004c0500 	subeq	r0, ip, r0, lsl #10
      84:	ca040000 	bgt	10008c <__Stack_Size+0xffc8c>
      88:	02000002 	andeq	r0, r0, #2
      8c:	00009130 	andeq	r9, r0, r0, lsr r1
      90:	005e0500 	subseq	r0, lr, r0, lsl #10
      94:	01060000 	mrseq	r0, (UNDEF: 6)
      98:	00ab3a02 	adceq	r3, fp, r2, lsl #20
      9c:	9f070000 	svcls	0x00070000
      a0:	00000008 	andeq	r0, r0, r8
      a4:	0002a007 	andeq	sl, r2, r7
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
      break;
      
    case TIM8_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
      a8:	04000100 	streq	r0, [r0], #-256	; 0x100
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
      ac:	0000061f 	andeq	r0, r0, pc, lsl r6
      b0:	00963a02 	addseq	r3, r6, r2, lsl #20
      break; 
      
    default:
      break;
  }
}
      b4:	01060000 	mrseq	r0, (UNDEF: 6)
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
      break;
      
    case TIM8_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
      b8:	00cb3c02 	sbceq	r3, fp, r2, lsl #24
      bc:	c3070000 	movwgt	r0, #28672	; 0x7000
      c0:	0000001e 	andeq	r0, r0, lr, lsl r0
      c4:	54455308 	strbpl	r5, [r5], #-776	; 0x308
      c8:	04000100 	streq	r0, [r0], #-256	; 0x100
      cc:	000007b8 			; <UNDEFINED> instruction: 0x000007b8
      d0:	00b63c02 	adcseq	r3, r6, r2, lsl #24
      d4:	01060000 	mrseq	r0, (UNDEF: 6)
      d8:	00eb3e02 	rsceq	r3, fp, r2, lsl #28
      dc:	5b070000 	blpl	1c00e4 <__Stack_Size+0x1bfce4>
      e0:	00000005 	andeq	r0, r0, r5
      e4:	00094107 	andeq	r4, r9, r7, lsl #2
      e8:	04000100 	streq	r0, [r0], #-256	; 0x100
      ec:	00000122 	andeq	r0, r0, r2, lsr #2
      f0:	00d63e02 	sbcseq	r3, r6, r2, lsl #28
      f4:	01060000 	mrseq	r0, (UNDEF: 6)
      f8:	010b4102 	tsteq	fp, r2, lsl #2
      fc:	b5070000 	strlt	r0, [r7, #-0]
     100:	0000000c 	andeq	r0, r0, ip
     104:	00037d07 	andeq	r7, r3, r7, lsl #26
     108:	04000100 	streq	r0, [r0], #-256	; 0x100
     10c:	00000157 	andeq	r0, r0, r7, asr r1
     110:	00f64102 	rscseq	r4, r6, r2, lsl #2
     114:	04020000 	streq	r0, [r2], #-0
     118:	00095b07 	andeq	r5, r9, r7, lsl #22
     11c:	031c0900 	tsteq	ip, #0, 18
     120:	0182014e 	orreq	r0, r2, lr, asr #2
     124:	430a0000 	movwmi	r0, #40960	; 0xa000
     128:	03004c52 	movweq	r4, #3154	; 0xc52
     12c:	00760150 	rsbseq	r0, r6, r0, asr r1
     130:	0a000000 	beq	138 <_Minimum_Stack_Size+0x38>
     134:	00485243 	subeq	r5, r8, r3, asr #4
     138:	76015103 	strvc	r5, [r1], -r3, lsl #2
     13c:	04000000 	streq	r0, [r0], #-0
     140:	5244490a 	subpl	r4, r4, #163840	; 0x28000
     144:	01520300 	cmpeq	r2, r0, lsl #6
     148:	00000076 	andeq	r0, r0, r6, ror r0
     14c:	444f0a08 	strbmi	r0, [pc], #-2568	; 154 <_Minimum_Stack_Size+0x54>
     150:	53030052 	movwpl	r0, #12370	; 0x3052
     154:	00007601 	andeq	r7, r0, r1, lsl #12
     158:	db0b0c00 	blle	2c3160 <__Stack_Size+0x2c2d60>
     15c:	03000000 	movweq	r0, #0
     160:	00760154 	rsbseq	r0, r6, r4, asr r1
     164:	0a100000 	beq	40016c <__Stack_Size+0x3ffd6c>
     168:	00525242 	subseq	r5, r2, r2, asr #4
     16c:	76015503 	strvc	r5, [r1], -r3, lsl #10
     170:	14000000 	strne	r0, [r0], #-0
     174:	000cf90b 	andeq	pc, ip, fp, lsl #18
     178:	01560300 	cmpeq	r6, r0, lsl #6
     17c:	00000076 	andeq	r0, r0, r6, ror r0
     180:	040c0018 	streq	r0, [ip], #-24
     184:	03000009 	movweq	r0, #9
     188:	011d0157 	tsteq	sp, r7, asr r1
     18c:	50090000 	andpl	r0, r9, r0
     190:	9f020b03 	svcls	0x00020b03
     194:	0a000003 	beq	1a8 <_Minimum_Stack_Size+0xa8>
     198:	00315243 	eorseq	r5, r1, r3, asr #4
     19c:	86020d03 	strhi	r0, [r2], -r3, lsl #26
     1a0:	00000000 	andeq	r0, r0, r0
     1a4:	0007e30b 	andeq	lr, r7, fp, lsl #6
     1a8:	020e0300 	andeq	r0, lr, #0, 6
     1ac:	00000053 	andeq	r0, r0, r3, asr r0
     1b0:	52430a02 	subpl	r0, r3, #8192	; 0x2000
     1b4:	0f030032 	svceq	0x00030032
     1b8:	00008602 	andeq	r8, r0, r2, lsl #12
     1bc:	ed0b0400 	cfstrs	mvf0, [fp, #-0]
     1c0:	03000007 	movweq	r0, #7
     1c4:	00530210 	subseq	r0, r3, r0, lsl r2
     1c8:	0b060000 	bleq	1801d0 <__Stack_Size+0x17fdd0>
     1cc:	000005c9 	andeq	r0, r0, r9, asr #11
     1d0:	86021103 	strhi	r1, [r2], -r3, lsl #2
     1d4:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
     1d8:	0007f70b 	andeq	pc, r7, fp, lsl #14
     1dc:	02120300 	andseq	r0, r2, #0, 6
     1e0:	00000053 	andeq	r0, r0, r3, asr r0
     1e4:	04930b0a 	ldreq	r0, [r3], #2826	; 0xb0a
     1e8:	13030000 	movwne	r0, #12288	; 0x3000
     1ec:	00008602 	andeq	r8, r0, r2, lsl #12
     1f0:	010b0c00 	tsteq	fp, r0, lsl #24
     1f4:	03000008 	movweq	r0, #8
     1f8:	00530214 	subseq	r0, r3, r4, lsl r2
     1fc:	0a0e0000 	beq	380204 <__Stack_Size+0x37fe04>
     200:	03005253 	movweq	r5, #595	; 0x253
     204:	00860215 	addeq	r0, r6, r5, lsl r2
     208:	0b100000 	bleq	400210 <__Stack_Size+0x3ffe10>
     20c:	0000080b 	andeq	r0, r0, fp, lsl #16
     210:	53021603 	movwpl	r1, #9731	; 0x2603
     214:	12000000 	andne	r0, r0, #0
     218:	5247450a 	subpl	r4, r7, #41943040	; 0x2800000
     21c:	02170300 	andseq	r0, r7, #0, 6
     220:	00000086 	andeq	r0, r0, r6, lsl #1
     224:	08150b14 	ldmdaeq	r5, {r2, r4, r8, r9, fp}
     228:	18030000 	stmdane	r3, {}	; <UNPREDICTABLE>
     22c:	00005302 	andeq	r5, r0, r2, lsl #6
     230:	fe0b1600 	cdp2	6, 0, cr1, cr11, cr0, {0}
     234:	03000002 	movweq	r0, #2
     238:	00860219 	addeq	r0, r6, r9, lsl r2
     23c:	0b180000 	bleq	600244 <__Stack_Size+0x5ffe44>
     240:	0000081f 	andeq	r0, r0, pc, lsl r8
     244:	53021a03 	movwpl	r1, #10755	; 0x2a03
     248:	1a000000 	bne	250 <_Minimum_Stack_Size+0x150>
     24c:	0003040b 	andeq	r0, r3, fp, lsl #8
     250:	021b0300 	andseq	r0, fp, #0, 6
     254:	00000086 	andeq	r0, r0, r6, lsl #1
     258:	0c7c0b1c 	ldcleq	11, cr0, [ip], #-112	; 0xffffff90
     25c:	1c030000 	stcne	0, cr0, [r3], {-0}
     260:	00005302 	andeq	r5, r0, r2, lsl #6
     264:	430b1e00 	movwmi	r1, #48640	; 0xbe00
     268:	03000005 	movweq	r0, #5
     26c:	0086021d 	addeq	r0, r6, sp, lsl r2
     270:	0b200000 	bleq	800278 <__Stack_Size+0x7ffe78>
     274:	00000833 	andeq	r0, r0, r3, lsr r8
     278:	53021e03 	movwpl	r1, #11779	; 0x2e03
     27c:	22000000 	andcs	r0, r0, #0
     280:	544e430a 	strbpl	r4, [lr], #-778	; 0x30a
     284:	021f0300 	andseq	r0, pc, #0, 6
     288:	00000086 	andeq	r0, r0, r6, lsl #1
     28c:	083d0b24 	ldmdaeq	sp!, {r2, r5, r8, r9, fp}
     290:	20030000 	andcs	r0, r3, r0
     294:	00005302 	andeq	r5, r0, r2, lsl #6
     298:	500a2600 	andpl	r2, sl, r0, lsl #12
     29c:	03004353 	movweq	r4, #851	; 0x353
     2a0:	00860221 	addeq	r0, r6, r1, lsr #4
     2a4:	0b280000 	bleq	a002ac <__Stack_Size+0x9ffeac>
     2a8:	00000aa6 	andeq	r0, r0, r6, lsr #21
     2ac:	53022203 	movwpl	r2, #8707	; 0x2203
     2b0:	2a000000 	bcs	2b8 <_Minimum_Stack_Size+0x1b8>
     2b4:	5252410a 	subspl	r4, r2, #-2147483646	; 0x80000002
     2b8:	02230300 	eoreq	r0, r3, #0, 6
     2bc:	00000086 	andeq	r0, r0, r6, lsl #1
     2c0:	0ab10b2c 	beq	fec42f78 <SCS_BASE+0x1ec34f78>
     2c4:	24030000 	strcs	r0, [r3], #-0
     2c8:	00005302 	andeq	r5, r0, r2, lsl #6
     2cc:	520a2e00 	andpl	r2, sl, #0, 28
     2d0:	03005243 	movweq	r5, #579	; 0x243
     2d4:	00860225 	addeq	r0, r6, r5, lsr #4
     2d8:	0b300000 	bleq	c002e0 <__Stack_Size+0xbffee0>
     2dc:	00000abc 			; <UNDEFINED> instruction: 0x00000abc
     2e0:	53022603 	movwpl	r2, #9731	; 0x2603
     2e4:	32000000 	andcc	r0, r0, #0
     2e8:	0002ea0b 	andeq	lr, r2, fp, lsl #20
     2ec:	02270300 	eoreq	r0, r7, #0, 6
     2f0:	00000086 	andeq	r0, r0, r6, lsl #1
     2f4:	0ac70b34 	beq	ff1c2fcc <SCS_BASE+0x1f1b4fcc>
     2f8:	28030000 	stmdacs	r3, {}	; <UNPREDICTABLE>
     2fc:	00005302 	andeq	r5, r0, r2, lsl #6
     300:	ef0b3600 	svc	0x000b3600
     304:	03000002 	movweq	r0, #2
     308:	00860229 	addeq	r0, r6, r9, lsr #4
     30c:	0b380000 	bleq	e00314 <__Stack_Size+0xdfff14>
     310:	00000ad2 	ldrdeq	r0, [r0], -r2
     314:	53022a03 	movwpl	r2, #10755	; 0x2a03
     318:	3a000000 	bcc	320 <_Minimum_Stack_Size+0x220>
     31c:	0002f40b 	andeq	pc, r2, fp, lsl #8
     320:	022b0300 	eoreq	r0, fp, #0, 6
     324:	00000086 	andeq	r0, r0, r6, lsl #1
     328:	0add0b3c 	beq	ff743020 <SCS_BASE+0x1f735020>
     32c:	2c030000 	stccs	0, cr0, [r3], {-0}
     330:	00005302 	andeq	r5, r0, r2, lsl #6
     334:	f90b3e00 			; <UNDEFINED> instruction: 0xf90b3e00
     338:	03000002 	movweq	r0, #2
     33c:	0086022d 	addeq	r0, r6, sp, lsr #4
     340:	0b400000 	bleq	1000348 <__Stack_Size+0xffff48>
     344:	00000ae8 	andeq	r0, r0, r8, ror #21
     348:	53022e03 	movwpl	r2, #11779	; 0x2e03
     34c:	42000000 	andmi	r0, r0, #0
     350:	0002c50b 	andeq	ip, r2, fp, lsl #10
     354:	022f0300 	eoreq	r0, pc, #0, 6
     358:	00000086 	andeq	r0, r0, r6, lsl #1
     35c:	0af30b44 	beq	ffcc3074 <SCS_BASE+0x1fcb5074>
     360:	30030000 	andcc	r0, r3, r0
     364:	00005302 	andeq	r5, r0, r2, lsl #6
     368:	440a4600 	strmi	r4, [sl], #-1536	; 0x600
     36c:	03005243 	movweq	r5, #579	; 0x243
     370:	00860231 	addeq	r0, r6, r1, lsr r2
     374:	0b480000 	bleq	120037c <__Stack_Size+0x11fff7c>
     378:	00000afe 	strdeq	r0, [r0], -lr
     37c:	53023203 	movwpl	r3, #8707	; 0x2203
     380:	4a000000 	bmi	388 <_Minimum_Stack_Size+0x288>
     384:	0008600b 	andeq	r6, r8, fp
     388:	02330300 	eorseq	r0, r3, #0, 6
     38c:	00000086 	andeq	r0, r0, r6, lsl #1
     390:	0b090b4c 	bleq	2430c8 <__Stack_Size+0x242cc8>
     394:	34030000 	strcc	r0, [r3], #-0
     398:	00005302 	andeq	r5, r0, r2, lsl #6
     39c:	0c004e00 	stceq	14, cr4, [r0], {-0}
     3a0:	0000026e 	andeq	r0, r0, lr, ror #4
     3a4:	8e023503 	cfsh32hi	mvfx3, mvfx2, #3
     3a8:	09000001 	stmdbeq	r0, {r0}
     3ac:	0238031c 	eorseq	r0, r8, #28, 6	; 0x70000000
     3b0:	00000469 	andeq	r0, r0, r9, ror #8
     3b4:	0052530a 	subseq	r5, r2, sl, lsl #6
     3b8:	86023a03 	strhi	r3, [r2], -r3, lsl #20
     3bc:	00000000 	andeq	r0, r0, r0
     3c0:	0007e30b 	andeq	lr, r7, fp, lsl #6
     3c4:	023b0300 	eorseq	r0, fp, #0, 6
     3c8:	00000053 	andeq	r0, r0, r3, asr r0
     3cc:	52440a02 	subpl	r0, r4, #8192	; 0x2000
     3d0:	023c0300 	eorseq	r0, ip, #0, 6
     3d4:	00000086 	andeq	r0, r0, r6, lsl #1
     3d8:	07ed0b04 	strbeq	r0, [sp, r4, lsl #22]!
     3dc:	3d030000 	stccc	0, cr0, [r3, #-0]
     3e0:	00005302 	andeq	r5, r0, r2, lsl #6
     3e4:	420a0600 	andmi	r0, sl, #0, 12
     3e8:	03005252 	movweq	r5, #594	; 0x252
     3ec:	0086023e 	addeq	r0, r6, lr, lsr r2
     3f0:	0b080000 	bleq	2003f8 <__Stack_Size+0x1ffff8>
     3f4:	000007f7 	strdeq	r0, [r0], -r7
     3f8:	53023f03 	movwpl	r3, #12035	; 0x2f03
     3fc:	0a000000 	beq	404 <__Stack_Size+0x4>
     400:	3152430a 	cmpcc	r2, sl, lsl #6
     404:	02400300 	subeq	r0, r0, #0, 6
     408:	00000086 	andeq	r0, r0, r6, lsl #1
     40c:	08010b0c 	stmdaeq	r1, {r2, r3, r8, r9, fp}
     410:	41030000 	mrsmi	r0, (UNDEF: 3)
     414:	00005302 	andeq	r5, r0, r2, lsl #6
     418:	430a0e00 	movwmi	r0, #44544	; 0xae00
     41c:	03003252 	movweq	r3, #594	; 0x252
     420:	00860242 	addeq	r0, r6, r2, asr #4
     424:	0b100000 	bleq	40042c <__Stack_Size+0x40002c>
     428:	0000080b 	andeq	r0, r0, fp, lsl #16
     42c:	53024303 	movwpl	r4, #8963	; 0x2303
     430:	12000000 	andne	r0, r0, #0
     434:	3352430a 	cmpcc	r2, #671088640	; 0x28000000
     438:	02440300 	subeq	r0, r4, #0, 6
     43c:	00000086 	andeq	r0, r0, r6, lsl #1
     440:	08150b14 	ldmdaeq	r5, {r2, r4, r8, r9, fp}
     444:	45030000 	strmi	r0, [r3, #-0]
     448:	00005302 	andeq	r5, r0, r2, lsl #6
     44c:	4a0b1600 	bmi	2c5c54 <__Stack_Size+0x2c5854>
     450:	03000002 	movweq	r0, #2
     454:	00860246 	addeq	r0, r6, r6, asr #4
     458:	0b180000 	bleq	600460 <__Stack_Size+0x600060>
     45c:	0000081f 	andeq	r0, r0, pc, lsl r8
     460:	53024703 	movwpl	r4, #9987	; 0x2703
     464:	1a000000 	bne	46c <__Stack_Size+0x6c>
     468:	04c70c00 	strbeq	r0, [r7], #3072	; 0xc00
     46c:	48030000 	stmdami	r3, {}	; <UNPREDICTABLE>
     470:	0003ab02 	andeq	sl, r3, r2, lsl #22
     474:	04010600 	streq	r0, [r1], #-1536	; 0x600
     478:	00049c1c 	andeq	r9, r4, ip, lsl ip
     47c:	04880700 	streq	r0, [r8], #1792	; 0x700
     480:	07010000 	streq	r0, [r1, -r0]
     484:	00000865 	andeq	r0, r0, r5, ror #16
     488:	01320702 	teqeq	r2, r2, lsl #14
     48c:	07030000 	streq	r0, [r3, -r0]
     490:	00000512 	andeq	r0, r0, r2, lsl r5
     494:	042a0704 	strteq	r0, [sl], #-1796	; 0x704
     498:	00050000 	andeq	r0, r5, r0
     49c:	00078204 	andeq	r8, r7, r4, lsl #4
     4a0:	75220400 	strvc	r0, [r2, #-1024]!	; 0x400
     4a4:	06000004 	streq	r0, [r0], -r4
     4a8:	c2230501 	eorgt	r0, r3, #4194304	; 0x400000
     4ac:	07000004 	streq	r0, [r0, -r4]
     4b0:	0000030a 	andeq	r0, r0, sl, lsl #6
     4b4:	022a0701 	eoreq	r0, sl, #262144	; 0x40000
     4b8:	07020000 	streq	r0, [r2, -r0]
     4bc:	00000a21 	andeq	r0, r0, r1, lsr #20
     4c0:	c3040003 	movwgt	r0, #16387	; 0x4003
     4c4:	05000007 	streq	r0, [r0, #-7]
     4c8:	0004a727 	andeq	sl, r4, r7, lsr #14
     4cc:	05010600 	streq	r0, [r1, #-1536]	; 0x600
     4d0:	0005072e 	andeq	r0, r5, lr, lsr #14
     4d4:	07d50700 	ldrbeq	r0, [r5, r0, lsl #14]
     4d8:	07000000 	streq	r0, [r0, -r0]
     4dc:	00000c66 	andeq	r0, r0, r6, ror #24
     4e0:	03ea0704 	mvneq	r0, #4, 14	; 0x100000
     4e4:	07280000 	streq	r0, [r8, -r0]!
     4e8:	0000041c 	andeq	r0, r0, ip, lsl r4
     4ec:	450700c8 	strmi	r0, [r7, #-200]	; 0xc8
     4f0:	14000004 	strne	r0, [r0], #-4
     4f4:	00000007 	andeq	r0, r0, r7
     4f8:	20071000 	andcs	r1, r7, r0
     4fc:	1c000007 	stcne	0, cr0, [r0], {7}
     500:	00084707 	andeq	r4, r8, r7, lsl #14
     504:	04001800 	streq	r1, [r0], #-2048	; 0x800
     508:	00000911 	andeq	r0, r0, r1, lsl r9
     50c:	04cd3605 	strbeq	r3, [sp], #1541	; 0x605
     510:	040d0000 	streq	r0, [sp], #-0
     514:	053f3e05 	ldreq	r3, [pc, #-3589]!	; fffff717 <SCS_BASE+0x1fff1717>
     518:	030e0000 	movweq	r0, #57344	; 0xe000
     51c:	05000001 	streq	r0, [r0, #-1]
     520:	00005340 	andeq	r5, r0, r0, asr #6
     524:	f80e0000 			; <UNDEFINED> instruction: 0xf80e0000
     528:	0500000b 	streq	r0, [r0, #-11]
     52c:	0004c241 	andeq	ip, r4, r1, asr #4
     530:	e00e0200 	and	r0, lr, r0, lsl #4
     534:	05000000 	streq	r0, [r0, #-0]
     538:	00050742 	andeq	r0, r5, r2, asr #14
     53c:	04000300 	streq	r0, [r0], #-768	; 0x300
     540:	000009fd 	strdeq	r0, [r0], -sp
     544:	05124305 	ldreq	r4, [r2, #-773]	; 0x305
     548:	040d0000 	streq	r0, [sp], #-0
     54c:	05831a06 	streq	r1, [r3, #2566]	; 0xa06
     550:	d30e0000 	movwle	r0, #57344	; 0xe000
     554:	06000006 	streq	r0, [r0], -r6
     558:	0000651c 	andeq	r6, r0, ip, lsl r5
     55c:	3a0e0000 	bcc	380564 <__Stack_Size+0x380164>
     560:	0600000c 	streq	r0, [r0], -ip
     564:	0000651d 	andeq	r6, r0, sp, lsl r5
     568:	390e0100 	stmdbcc	lr, {r8}
     56c:	0600000b 	streq	r0, [r0], -fp
     570:	0000651e 	andeq	r6, r0, lr, lsl r5
     574:	480e0200 	stmdami	lr, {r9}
     578:	06000009 	streq	r0, [r0], -r9
     57c:	0000eb1f 	andeq	lr, r0, pc, lsl fp
     580:	04000300 	streq	r0, [r0], #-768	; 0x300
     584:	000002cf 	andeq	r0, r0, pc, asr #5
     588:	054a2006 	strbeq	r2, [sl, #-6]
     58c:	0a0d0000 	beq	340594 <__Stack_Size+0x340194>
     590:	05d31b07 	ldrbeq	r1, [r3, #2823]	; 0xb07
     594:	7a0e0000 	bvc	38059c <__Stack_Size+0x38019c>
     598:	07000004 	streq	r0, [r0, -r4]
     59c:	0000531d 	andeq	r5, r0, sp, lsl r3
     5a0:	9f0e0000 	svcls	0x000e0000
     5a4:	07000005 	streq	r0, [r0, -r5]
     5a8:	0000531e 	andeq	r5, r0, lr, lsl r3
     5ac:	e30e0200 	movw	r0, #57856	; 0xe200
     5b0:	07000006 	streq	r0, [r0, -r6]
     5b4:	0000531f 	andeq	r5, r0, pc, lsl r3
     5b8:	a50e0400 	strge	r0, [lr, #-1024]	; 0x400
     5bc:	07000002 	streq	r0, [r0, -r2]
     5c0:	00005320 	andeq	r5, r0, r0, lsr #6
     5c4:	df0e0600 	svcle	0x000e0600
     5c8:	07000004 	streq	r0, [r0, -r4]
     5cc:	00006521 	andeq	r6, r0, r1, lsr #10
     5d0:	04000800 	streq	r0, [r0], #-2048	; 0x800
     5d4:	00000bb2 			; <UNDEFINED> instruction: 0x00000bb2
     5d8:	058e2207 	streq	r2, [lr, #519]	; 0x207
     5dc:	100d0000 	andne	r0, sp, r0
     5e0:	062f1a08 	strteq	r1, [pc], -r8, lsl #20
     5e4:	910e0000 	mrsls	r0, (UNDEF: 14)
     5e8:	08000002 	stmdaeq	r0, {r1}
     5ec:	0000411c 	andeq	r4, r0, ip, lsl r1
     5f0:	7d0e0000 	stcvc	0, cr0, [lr, #-0]
     5f4:	08000001 	stmdaeq	r0, {r0}
     5f8:	0000531d 	andeq	r5, r0, sp, lsl r3
     5fc:	bc0e0400 	cfstrslt	mvf0, [lr], {-0}
     600:	08000001 	stmdaeq	r0, {r0}
     604:	0000531e 	andeq	r5, r0, lr, lsl r3
     608:	540e0600 	strpl	r0, [lr], #-1536	; 0x600
     60c:	0800000b 	stmdaeq	r0, {r0, r1, r3}
     610:	0000531f 	andeq	r5, r0, pc, lsl r3
     614:	be0e0800 	cdplt	8, 0, cr0, cr14, cr0, {0}
     618:	08000005 	stmdaeq	r0, {r0, r2}
     61c:	00005320 	andeq	r5, r0, r0, lsr #6
     620:	dc0e0a00 	stcle	10, cr0, [lr], {-0}
     624:	08000005 	stmdaeq	r0, {r0, r2}
     628:	00005321 	andeq	r5, r0, r1, lsr #6
     62c:	04000c00 	streq	r0, [r0], #-3072	; 0xc00
     630:	00000b27 	andeq	r0, r0, r7, lsr #22
     634:	05de2208 	ldrbeq	r2, [lr, #520]	; 0x208
     638:	870f0000 	strhi	r0, [pc, -r0]
     63c:	01000009 	tsteq	r0, r9
     640:	065f3009 	ldrbeq	r3, [pc], -r9
     644:	79070000 	stmdbvc	r7, {}	; <UNPREDICTABLE>
     648:	00000003 	andeq	r0, r0, r3
     64c:	000cb107 	andeq	fp, ip, r7, lsl #2
     650:	11070100 	mrsne	r0, (UNDEF: 23)
     654:	02000002 	andeq	r0, r0, #2
     658:	00064f07 	andeq	r4, r6, r7, lsl #30
     65c:	04000300 	streq	r0, [r0], #-768	; 0x300
     660:	00000988 	andeq	r0, r0, r8, lsl #19
     664:	063a3709 	ldrteq	r3, [sl], -r9, lsl #14
     668:	11100000 	tstne	r0, r0
     66c:	00066a04 	andeq	r6, r6, r4, lsl #20
     670:	0a580f00 	beq	1604278 <__Stack_Size+0x1603e78>
     674:	0a010000 	beq	4067c <__Stack_Size+0x4027c>
     678:	0006a230 	andeq	sl, r6, r0, lsr r2
     67c:	0a9a0700 	beq	fe682284 <SCS_BASE+0x1e674284>
     680:	07000000 	streq	r0, [r0, -r0]
     684:	00000c1c 	andeq	r0, r0, ip, lsl ip
     688:	060c0701 	streq	r0, [ip], -r1, lsl #14
     68c:	07020000 	streq	r0, [r2, -r0]
     690:	00000c5c 	andeq	r0, r0, ip, asr ip
     694:	04d50703 	ldrbeq	r0, [r5], #1795	; 0x703
     698:	07040000 	streq	r0, [r4, -r0]
     69c:	000009f2 	strdeq	r0, [r0], -r2
     6a0:	01060005 	tsteq	r6, r5
     6a4:	06b73001 	ldrteq	r3, [r7], r1
     6a8:	1b070000 	blne	1c06b0 <__Stack_Size+0x1c02b0>
     6ac:	00000001 	andeq	r0, r0, r1
     6b0:	00087407 	andeq	r7, r8, r7, lsl #8
     6b4:	04000100 	streq	r0, [r0], #-256	; 0x100
     6b8:	0000021f 	andeq	r0, r0, pc, lsl r2
     6bc:	06a23001 	strteq	r3, [r2], r1
     6c0:	a8040000 	stmdage	r4, {}	; <UNPREDICTABLE>
     6c4:	0100000b 	tsteq	r0, fp
     6c8:	00066b32 	andeq	r6, r6, r2, lsr fp
     6cc:	09e11200 	stmibeq	r1!, {r9, ip}^
     6d0:	55010000 	strpl	r0, [r1, #-0]
     6d4:	00004101 	andeq	r4, r0, r1, lsl #2
     6d8:	06f70100 	ldrbteq	r0, [r7], r0, lsl #2
     6dc:	e3130000 	tst	r3, #0
     6e0:	01000001 	tsteq	r0, r1
     6e4:	06f70155 	usateq	r0, #23, r5, asr #2
     6e8:	08130000 	ldmdaeq	r3, {}	; <UNPREDICTABLE>
     6ec:	01000007 	tsteq	r0, r7
     6f0:	00650155 	rsbeq	r0, r5, r5, asr r1
     6f4:	14000000 	strne	r0, [r0], #-0
     6f8:	6e690504 	cdpvs	5, 6, cr0, cr9, cr4, {0}
     6fc:	5e150074 	mrcpl	0, 0, r0, cr5, cr4, {3}
     700:	01000007 	tsteq	r0, r7
     704:	16010118 			; <UNDEFINED> instruction: 0x16010118
     708:	000006fe 	strdeq	r0, [r0], -lr
     70c:	080001a4 	stmdaeq	r0, {r2, r5, r7, r8}
     710:	0000000c 	andeq	r0, r0, ip
     714:	83179c01 	tsthi	r7, #256	; 0x100
     718:	01000008 	tsteq	r0, r8
     71c:	0065011c 	rsbeq	r0, r5, ip, lsl r1
     720:	01b00000 	movseq	r0, r0
     724:	00140800 	andseq	r0, r4, r0, lsl #16
     728:	9c010000 	stcls	0, cr0, [r1], {-0}
     72c:	0006b118 	andeq	fp, r6, r8, lsl r1
     730:	01290100 	teqeq	r9, r0, lsl #2
     734:	080001c4 	stmdaeq	r0, {r2, r6, r7, r8}
     738:	00000014 	andeq	r0, r0, r4, lsl r0
     73c:	30199c01 	andscc	r9, r9, r1, lsl #24
     740:	01000007 	tsteq	r0, r7
     744:	01d8012f 	bicseq	r0, r8, pc, lsr #2
     748:	004e0800 	subeq	r0, lr, r0, lsl #16
     74c:	9c010000 	stcls	0, cr0, [r1], {-0}
     750:	000007d5 	ldrdeq	r0, [r0], -r5
     754:	0009cb1a 	andeq	ip, r9, sl, lsl fp
     758:	01310100 	teqeq	r1, r0, lsl #2
     75c:	000005d3 	ldrdeq	r0, [r0], -r3
     760:	1b6c9102 	blne	1b24b70 <__Stack_Size+0x1b24770>
     764:	080001fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8}
     768:	000019cb 	andeq	r1, r0, fp, asr #19
     76c:	0000077e 	andeq	r0, r0, lr, ror r7
     770:	0251011c 	subseq	r0, r1, #28, 2
     774:	011c6c91 			; <UNDEFINED> instruction: 0x011c6c91
     778:	4a400350 	bmi	10014c0 <__Stack_Size+0x10010c0>
     77c:	0a1b0024 	beq	6c0814 <__Stack_Size+0x6c0414>
     780:	ee080002 	cdp	0, 0, cr0, cr8, cr2, {0}
     784:	9f000019 	svcls	0x00000019
     788:	1c000007 	stcne	0, cr0, [r0], {7}
     78c:	31015201 	tstcc	r1, r1, lsl #4
     790:	0351011c 	cmpeq	r1, #28, 2
     794:	1c03830a 	stcne	3, cr8, [r3], {10}
     798:	40035001 	andmi	r5, r3, r1
     79c:	1b00244a 	blne	98cc <__Stack_Size+0x94cc>
     7a0:	08000214 	stmdaeq	r0, {r2, r4, r9}
     7a4:	00001a0a 	andeq	r1, r0, sl, lsl #20
     7a8:	000007b9 			; <UNDEFINED> instruction: 0x000007b9
     7ac:	0151011c 	cmpeq	r1, ip, lsl r1
     7b0:	50011c31 	andpl	r1, r1, r1, lsr ip
     7b4:	244a4003 	strbcs	r4, [sl], #-3
     7b8:	02201d00 	eoreq	r1, r0, #0, 26
     7bc:	1a210800 	bne	8427c4 <__Stack_Size+0x8423c4>
     7c0:	011c0000 	tsteq	ip, r0
     7c4:	1c310152 	ldfnes	f0, [r1], #-328	; 0xfffffeb8
     7c8:	31015101 	tstcc	r1, r1, lsl #2
     7cc:	0350011c 	cmpeq	r0, #28, 2
     7d0:	00244a40 	eoreq	r4, r4, r0, asr #20
     7d4:	00f41800 	rscseq	r1, r4, r0, lsl #16
     7d8:	50010000 	andpl	r0, r1, r0
     7dc:	00000001 	andeq	r0, r0, r1
     7e0:	00001400 	andeq	r1, r0, r0, lsl #8
     7e4:	1e9c0100 	fmlnee	f0, f4, f0
     7e8:	000006cd 	andeq	r0, r0, sp, asr #13
     7ec:	00000000 	andeq	r0, r0, r0
     7f0:	00000030 	andeq	r0, r0, r0, lsr r0
     7f4:	08239c01 	stmdaeq	r3!, {r0, sl, fp, ip, pc}
     7f8:	de1f0000 	cdple	0, 1, cr0, cr15, cr0, {0}
     7fc:	00000006 	andeq	r0, r0, r6
     800:	20000000 	andcs	r0, r0, r0
     804:	000006ea 	andeq	r0, r0, sl, ror #13
     808:	00215101 	eoreq	r5, r1, r1, lsl #2
     80c:	1f000000 	svcne	0x00000000
     810:	000006ea 	andeq	r0, r0, sl, ror #13
     814:	00000060 	andeq	r0, r0, r0, rrx
     818:	0006de1f 	andeq	sp, r6, pc, lsl lr
     81c:	00008000 	andeq	r8, r0, r0
     820:	19000000 	stmdbne	r0, {}	; <UNPREDICTABLE>
     824:	00000b95 	muleq	r0, r5, fp
     828:	2801a301 	stmdacs	r1, {r0, r8, r9, sp, pc}
     82c:	28080002 	stmdacs	r8, {r1}
     830:	01000000 	mrseq	r0, (UNDEF: 0)
     834:	00089d9c 	muleq	r8, ip, sp
     838:	61642200 	cmnvs	r4, r0, lsl #4
     83c:	a3010074 	movwge	r0, #4212	; 0x1074
     840:	00006501 	andeq	r6, r0, r1, lsl #10
     844:	0000ba00 	andeq	fp, r0, r0, lsl #20
     848:	02341b00 	eorseq	r1, r4, #0, 22
     84c:	1a3d0800 	bne	f42854 <__Stack_Size+0xf42454>
     850:	08660000 	stmdaeq	r6!, {}^	; <UNPREDICTABLE>
     854:	011c0000 	tsteq	ip, r0
     858:	40080251 	andmi	r0, r8, r1, asr r2
     85c:	0550011c 	ldrbeq	r0, [r0, #-284]	; 0x11c
     860:	0138000c 	teqeq	r8, ip
     864:	3c1b0040 	ldccc	0, cr0, [fp], {64}	; 0x40
     868:	59080002 	stmdbpl	r8, {r1}
     86c:	8300001a 	movwhi	r0, #26
     870:	1c000008 	stcne	0, cr0, [r0], {8}
     874:	74025101 	strvc	r5, [r2], #-257	; 0x101
     878:	50011c00 	andpl	r1, r1, r0, lsl #24
     87c:	38000c05 	stmdacc	r0, {r0, r2, sl, fp}
     880:	1d004001 	stcne	0, cr4, [r0, #-4]
     884:	08000244 	stmdaeq	r0, {r2, r6, r9}
     888:	00001a6f 	andeq	r1, r0, pc, ror #20
     88c:	0251011c 	subseq	r0, r1, #28, 2
     890:	011c4008 	tsteq	ip, r8
     894:	000c0550 	andeq	r0, ip, r0, asr r5
     898:	00400138 	subeq	r0, r0, r8, lsr r1
     89c:	01101900 	tsteq	r0, r0, lsl #18
     8a0:	af010000 	svcge	0x00010000
     8a4:	00000001 	andeq	r0, r0, r1
     8a8:	00004a00 	andeq	r4, r0, r0, lsl #20
     8ac:	059c0100 	ldreq	r0, [ip, #256]	; 0x100
     8b0:	23000009 	movwcs	r0, #9
     8b4:	000006cd 	andeq	r0, r0, sp, asr #13
     8b8:	6501af01 	strvs	sl, [r1, #-3841]	; 0xf01
     8bc:	db000000 	blle	8c4 <__Stack_Size+0x4c4>
     8c0:	24000000 	strcs	r0, [r0], #-0
     8c4:	00000a1c 	andeq	r0, r0, ip, lsl sl
     8c8:	6501b101 	strvs	fp, [r1, #-257]	; 0x101
     8cc:	2d000000 	stccs	0, cr0, [r0, #-0]
     8d0:	1b000001 	blne	8dc <__Stack_Size+0x4dc>
     8d4:	00000000 	andeq	r0, r0, r0
     8d8:	00000823 	andeq	r0, r0, r3, lsr #16
     8dc:	000008e7 	andeq	r0, r0, r7, ror #17
     8e0:	0250011c 	subseq	r0, r0, #28, 2
     8e4:	1b003074 	blne	cabc <__Stack_Size+0xc6bc>
     8e8:	00000000 	andeq	r0, r0, r0
     8ec:	00000823 	andeq	r0, r0, r3, lsr #16
     8f0:	000008fb 	strdeq	r0, [r0], -fp
     8f4:	0250011c 	subseq	r0, r0, #28, 2
     8f8:	25003075 	strcs	r3, [r0, #-117]	; 0x75
     8fc:	00000000 	andeq	r0, r0, r0
     900:	00000823 	andeq	r0, r0, r3, lsr #16
     904:	09c11900 	stmibeq	r1, {r8, fp, ip}^
     908:	bb010000 	bllt	40910 <__Stack_Size+0x40510>
     90c:	00025001 	andeq	r5, r2, r1
     910:	00001208 	andeq	r1, r0, r8, lsl #4
     914:	439c0100 	orrsmi	r0, ip, #0, 2
     918:	22000009 	andcs	r0, r0, #9
     91c:	00727473 	rsbseq	r7, r2, r3, ror r4
     920:	4301bb01 	movwmi	fp, #6913	; 0x1b01
     924:	61000009 	tstvs	r0, r9
     928:	26000001 	strcs	r0, [r0], -r1
     92c:	bd010069 	stclt	0, cr0, [r1, #-420]	; 0xfffffe5c
     930:	0006f701 	andeq	pc, r6, r1, lsl #14
     934:	00018200 	andeq	r8, r1, r0, lsl #4
     938:	025e2700 	subseq	r2, lr, #0, 14
     93c:	08230800 	stmdaeq	r3!, {fp}
     940:	11000000 	mrsne	r0, (UNDEF: 0)
     944:	00094904 	andeq	r4, r9, r4, lsl #18
     948:	08010200 	stmdaeq	r1, {r9}
     94c:	00000a17 	andeq	r0, r0, r7, lsl sl
     950:	00049c19 	andeq	r9, r4, r9, lsl ip
     954:	01c40100 	biceq	r0, r4, r0, lsl #2
     958:	08000262 	stmdaeq	r0, {r1, r5, r6, r9}
     95c:	00000034 	andeq	r0, r0, r4, lsr r0
     960:	09999c01 	ldmibeq	r9, {r0, sl, fp, ip, pc}
     964:	e0230000 	eor	r0, r3, r0
     968:	01000002 	tsteq	r0, r2
     96c:	005301c4 	subseq	r0, r3, r4, asr #3
     970:	01de0000 	bicseq	r0, lr, r0
     974:	1c240000 	stcne	0, cr0, [r4], #-0
     978:	0100000a 	tsteq	r0, sl
     97c:	005301c6 	subseq	r0, r3, r6, asr #3
     980:	01ff0000 	mvnseq	r0, r0
     984:	80270000 	eorhi	r0, r7, r0
     988:	23080002 	movwcs	r0, #32770	; 0x8002
     98c:	25000008 	strcs	r0, [r0, #-8]
     990:	08000296 	stmdaeq	r0, {r1, r2, r4, r7, r9}
     994:	00000823 	andeq	r0, r0, r3, lsr #16
     998:	02881900 	addeq	r1, r8, #0, 18
     99c:	d1010000 	mrsle	r0, (UNDEF: 1)
     9a0:	00029601 	andeq	r9, r2, r1, lsl #12
     9a4:	00001408 	andeq	r1, r0, r8, lsl #8
     9a8:	df9c0100 	svcle	0x009c0100
     9ac:	23000009 	movwcs	r0, #9
     9b0:	00000356 	andeq	r0, r0, r6, asr r3
     9b4:	5301d101 	movwpl	sp, #4353	; 0x1101
     9b8:	1d000000 	stcne	0, cr0, [r0, #-0]
     9bc:	1b000002 	blne	9cc <__Stack_Size+0x5cc>
     9c0:	080002a0 	stmdaeq	r0, {r5, r7, r9}
     9c4:	00000950 	andeq	r0, r0, r0, asr r9
     9c8:	000009d5 	ldrdeq	r0, [r0], -r5
     9cc:	0450011c 	ldrbeq	r0, [r0], #-284	; 0x11c
     9d0:	25380074 	ldrcs	r0, [r8, #-116]!	; 0x74
     9d4:	02aa2500 	adceq	r2, sl, #0, 10
     9d8:	09500800 	ldmdbeq	r0, {fp}^
     9dc:	19000000 	stmdbne	r0, {}	; <UNPREDICTABLE>
     9e0:	0000043c 	andeq	r0, r0, ip, lsr r4
     9e4:	aa01d701 	bge	765f0 <__Stack_Size+0x761f0>
     9e8:	14080002 	strne	r0, [r8], #-2
     9ec:	01000000 	mrseq	r0, (UNDEF: 0)
     9f0:	000a2d9c 	muleq	sl, ip, sp
     9f4:	01422300 	mrseq	r2, SPSR_svc
     9f8:	d7010000 	strle	r0, [r1, -r0]
     9fc:	00004101 	andeq	r4, r0, r1, lsl #2
     a00:	00023e00 	andeq	r3, r2, r0, lsl #28
     a04:	02b41b00 	adcseq	r1, r4, #0, 22
     a08:	09990800 	ldmibeq	r9, {fp}
     a0c:	0a1b0000 	beq	6c0a14 <__Stack_Size+0x6c0614>
     a10:	011c0000 	tsteq	ip, r0
     a14:	00740450 	rsbseq	r0, r4, r0, asr r4
     a18:	28002540 	stmdacs	r0, {r6, r8, sl, sp}
     a1c:	080002be 	stmdaeq	r0, {r1, r2, r3, r4, r5, r7, r9}
     a20:	00000999 	muleq	r0, r9, r9
     a24:	0350011c 	cmpeq	r0, #28, 2
     a28:	005001f3 	ldrsheq	r0, [r0], #-19	; 0xffffffed
     a2c:	010c1900 	tsteq	ip, r0, lsl #18
     a30:	de010000 	cdple	0, 0, cr0, cr1, cr0, {0}
     a34:	00000001 	andeq	r0, r0, r1
     a38:	00004a00 	andeq	r4, r0, r0, lsl #20
     a3c:	959c0100 	ldrls	r0, [ip, #256]	; 0x100
     a40:	2300000a 	movwcs	r0, #10
     a44:	000006cd 	andeq	r0, r0, sp, asr #13
     a48:	6501de01 	strvs	sp, [r1, #-3585]	; 0xe01
     a4c:	6a000000 	bvs	a54 <__Stack_Size+0x654>
     a50:	24000002 	strcs	r0, [r0], #-2
     a54:	00000a1c 	andeq	r0, r0, ip, lsl sl
     a58:	6501e001 	strvs	lr, [r1, #-1]
     a5c:	bc000000 	stclt	0, cr0, [r0], {-0}
     a60:	1b000002 	blne	a70 <__Stack_Size+0x670>
     a64:	00000000 	andeq	r0, r0, r0
     a68:	00001a89 	andeq	r1, r0, r9, lsl #21
     a6c:	00000a77 	andeq	r0, r0, r7, ror sl
     a70:	0250011c 	subseq	r0, r0, #28, 2
     a74:	1b003074 	blne	cc4c <__Stack_Size+0xc84c>
     a78:	00000000 	andeq	r0, r0, r0
     a7c:	00001a89 	andeq	r1, r0, r9, lsl #21
     a80:	00000a8b 	andeq	r0, r0, fp, lsl #21
     a84:	0250011c 	subseq	r0, r0, #28, 2
     a88:	25003075 	strcs	r3, [r0, #-117]	; 0x75
     a8c:	00000000 	andeq	r0, r0, r0
     a90:	00001a89 	andeq	r1, r0, r9, lsl #21
     a94:	09bd1900 	ldmibeq	sp!, {r8, fp, ip}
     a98:	eb010000 	bl	40aa0 <__Stack_Size+0x406a0>
     a9c:	0002be01 	andeq	fp, r2, r1, lsl #28
     aa0:	00001208 	andeq	r1, r0, r8, lsl #4
     aa4:	d39c0100 	orrsle	r0, ip, #0, 2
     aa8:	2200000a 	andcs	r0, r0, #10
     aac:	00727473 	rsbseq	r7, r2, r3, ror r4
     ab0:	4301eb01 	movwmi	lr, #6913	; 0x1b01
     ab4:	f0000009 			; <UNDEFINED> instruction: 0xf0000009
     ab8:	26000002 	strcs	r0, [r0], -r2
     abc:	ed010069 	stc	0, cr0, [r1, #-420]	; 0xfffffe5c
     ac0:	0006f701 	andeq	pc, r6, r1, lsl #14
     ac4:	00031100 	andeq	r1, r3, r0, lsl #2
     ac8:	02cc2700 	sbceq	r2, ip, #0, 14
     acc:	1a890800 	bne	fe242ad4 <SCS_BASE+0x1e234ad4>
     ad0:	19000000 	stmdbne	r0, {}	; <UNPREDICTABLE>
     ad4:	00000498 	muleq	r0, r8, r4
     ad8:	0001f401 	andeq	pc, r1, r1, lsl #8
     adc:	34000000 	strcc	r0, [r0], #-0
     ae0:	01000000 	mrseq	r0, (UNDEF: 0)
     ae4:	000b1c9c 	muleq	fp, ip, ip
     ae8:	02e02300 	rsceq	r2, r0, #0, 6
     aec:	f4010000 	vst4.8	{d0-d3}, [r1], r0
     af0:	00005301 	andeq	r5, r0, r1, lsl #6
     af4:	00036d00 	andeq	r6, r3, r0, lsl #26
     af8:	0a1c2400 	beq	709b00 <__Stack_Size+0x709700>
     afc:	f6010000 			; <UNDEFINED> instruction: 0xf6010000
     b00:	00005301 	andeq	r5, r0, r1, lsl #6
     b04:	00038e00 	andeq	r8, r3, r0, lsl #28
     b08:	00002700 	andeq	r2, r0, r0, lsl #14
     b0c:	1a890000 	bne	fe240b14 <SCS_BASE+0x1e232b14>
     b10:	00250000 	eoreq	r0, r5, r0
     b14:	89000000 	stmdbhi	r0, {}	; <UNPREDICTABLE>
     b18:	0000001a 	andeq	r0, r0, sl, lsl r0
     b1c:	00028419 	andeq	r8, r2, r9, lsl r4
     b20:	02010100 	andeq	r0, r1, #0, 2
     b24:	00000000 	andeq	r0, r0, r0
     b28:	00000014 	andeq	r0, r0, r4, lsl r0
     b2c:	0b629c01 	bleq	18a7b38 <__Stack_Size+0x18a7738>
     b30:	56230000 	strtpl	r0, [r3], -r0
     b34:	01000003 	tsteq	r0, r3
     b38:	00530201 	subseq	r0, r3, r1, lsl #4
     b3c:	03ac0000 			; <UNDEFINED> instruction: 0x03ac0000
     b40:	001b0000 	andseq	r0, fp, r0
     b44:	d3000000 	movwle	r0, #0
     b48:	5800000a 	stmdapl	r0, {r1, r3}
     b4c:	1c00000b 	stcne	0, cr0, [r0], {11}
     b50:	74045001 	strvc	r5, [r4], #-1
     b54:	00253800 	eoreq	r3, r5, r0, lsl #16
     b58:	00000025 	andeq	r0, r0, r5, lsr #32
     b5c:	000ad300 	andeq	sp, sl, r0, lsl #6
     b60:	38190000 	ldmdacc	r9, {}	; <UNPREDICTABLE>
     b64:	01000004 	tsteq	r0, r4
     b68:	00000207 	andeq	r0, r0, r7, lsl #4
     b6c:	00140000 	andseq	r0, r4, r0
     b70:	9c010000 	stcls	0, cr0, [r1], {-0}
     b74:	00000bb0 			; <UNDEFINED> instruction: 0x00000bb0
     b78:	00014223 	andeq	r4, r1, r3, lsr #4
     b7c:	02070100 	andeq	r0, r7, #0, 2
     b80:	00000041 	andeq	r0, r0, r1, asr #32
     b84:	000003cd 	andeq	r0, r0, sp, asr #7
     b88:	0000001b 	andeq	r0, r0, fp, lsl r0
     b8c:	000b1c00 	andeq	r1, fp, r0, lsl #24
     b90:	000b9e00 	andeq	r9, fp, r0, lsl #28
     b94:	50011c00 	andpl	r1, r1, r0, lsl #24
     b98:	40007404 	andmi	r7, r0, r4, lsl #8
     b9c:	00280025 	eoreq	r0, r8, r5, lsr #32
     ba0:	1c000000 	stcne	0, cr0, [r0], {-0}
     ba4:	1c00000b 	stcne	0, cr0, [r0], {11}
     ba8:	f3035001 	vhadd.u8	d5, d3, d1
     bac:	00005001 	andeq	r5, r0, r1
     bb0:	00069f17 	andeq	r9, r6, r7, lsl pc
     bb4:	020e0100 	andeq	r0, lr, #0, 2
     bb8:	00000065 	andeq	r0, r0, r5, rrx
     bbc:	00000000 	andeq	r0, r0, r0
     bc0:	00000020 	andeq	r0, r0, r0, lsr #32
     bc4:	0b199c01 	bleq	667bd0 <__Stack_Size+0x6677d0>
     bc8:	01000002 	tsteq	r0, r2
     bcc:	02d0021a 	sbcseq	r0, r0, #-1610612735	; 0xa0000001
     bd0:	002c0800 	eoreq	r0, ip, r0, lsl #16
     bd4:	9c010000 	stcls	0, cr0, [r1], {-0}
     bd8:	00000c1d 	andeq	r0, r0, sp, lsl ip
     bdc:	000cab23 	andeq	sl, ip, r3, lsr #22
     be0:	021a0100 	andseq	r0, sl, #0, 2
     be4:	00000041 	andeq	r0, r0, r1, asr #32
     be8:	000003f9 	strdeq	r0, [r0], -r9
     bec:	0002da1b 	andeq	sp, r2, fp, lsl sl
     bf0:	001a9a08 	andseq	r9, sl, r8, lsl #20
     bf4:	000bff00 	andeq	pc, fp, r0, lsl #30
     bf8:	50011c00 	andpl	r1, r1, r0, lsl #24
     bfc:	1b003101 	blne	d008 <__Stack_Size+0xcc08>
     c00:	080002ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r9}
     c04:	00001a9a 	muleq	r0, sl, sl
     c08:	00000c13 	andeq	r0, r0, r3, lsl ip
     c0c:	0250011c 	subseq	r0, r0, #28, 2
     c10:	2500fe09 	strcs	pc, [r0, #-3593]	; 0xe09
     c14:	080002f6 	stmdaeq	r0, {r1, r2, r4, r5, r6, r7, r9}
     c18:	00001a9a 	muleq	r0, sl, sl
     c1c:	05352900 	ldreq	r2, [r5, #-2304]!	; 0x900
     c20:	eb010000 	bl	40c28 <__Stack_Size+0x40828>
     c24:	00005303 	andeq	r5, r0, r3, lsl #6
     c28:	0002fc00 	andeq	pc, r2, r0, lsl #24
     c2c:	00002e08 	andeq	r2, r0, r8, lsl #28
     c30:	769c0100 	ldrvc	r0, [ip], r0, lsl #2
     c34:	2200000c 	andcs	r0, r0, #12
     c38:	00417062 	subeq	r7, r1, r2, rrx
     c3c:	4303eb01 	movwmi	lr, #15105	; 0x3b01
     c40:	34000009 	strcc	r0, [r0], #-9
     c44:	22000004 	andcs	r0, r0, #4
     c48:	00427062 	subeq	r7, r2, r2, rrx
     c4c:	4303eb01 	movwmi	lr, #15105	; 0x3b01
     c50:	55000009 	strpl	r0, [r0, #-9]
     c54:	2a000004 	bcs	c6c <__Stack_Size+0x86c>
     c58:	000001b6 			; <UNDEFINED> instruction: 0x000001b6
     c5c:	f703eb01 			; <UNDEFINED> instruction: 0xf703eb01
     c60:	01000006 	tsteq	r0, r6
     c64:	00112452 	andseq	r2, r1, r2, asr r4
     c68:	ed010000 	stc	0, cr0, [r1, #-0]
     c6c:	00005303 	andeq	r5, r0, r3, lsl #6
     c70:	00047600 	andeq	r7, r4, r0, lsl #12
     c74:	dd290000 	stcle	0, cr0, [r9, #-0]
     c78:	0100000c 	tsteq	r0, ip
     c7c:	005303f9 	ldrsheq	r0, [r3], #-57	; 0xffffffc7
     c80:	032a0000 	teqeq	sl, #0
     c84:	00240800 	eoreq	r0, r4, r0, lsl #16
     c88:	9c010000 	stcls	0, cr0, [r1], {-0}
     c8c:	00000cc1 	andeq	r0, r0, r1, asr #25
     c90:	00059923 	andeq	r9, r5, r3, lsr #18
     c94:	03f90100 	mvnseq	r0, #0, 2
     c98:	00000943 	andeq	r0, r0, r3, asr #18
     c9c:	000004af 	andeq	r0, r0, pc, lsr #9
     ca0:	000c0323 	andeq	r0, ip, r3, lsr #6
     ca4:	03f90100 	mvnseq	r0, #0, 2
     ca8:	00000943 	andeq	r0, r0, r3, asr #18
     cac:	000004cf 	andeq	r0, r0, pc, asr #9
     cb0:	00087c24 	andeq	r7, r8, r4, lsr #24
     cb4:	03fb0100 	mvnseq	r0, #0, 2
     cb8:	00000053 	andeq	r0, r0, r3, asr r0
     cbc:	000004fd 	strdeq	r0, [r0], -sp
     cc0:	0a321900 	beq	c870c8 <__Stack_Size+0xc86cc8>
     cc4:	40010000 	andmi	r0, r1, r0
     cc8:	00035004 	andeq	r5, r3, r4
     ccc:	0000b808 	andeq	fp, r0, r8, lsl #16
     cd0:	639c0100 	orrsvs	r0, ip, #0, 2
     cd4:	2300000e 	movwcs	r0, #14
     cd8:	0000021a 	andeq	r0, r0, sl, lsl r2
     cdc:	65044001 	strvs	r4, [r4, #-1]
     ce0:	2c000000 	stccs	0, cr0, [r0], {-0}
     ce4:	23000005 	movwcs	r0, #5
     ce8:	000009e9 	andeq	r0, r0, r9, ror #19
     cec:	41044001 	tstmi	r4, r1
     cf0:	4d000000 	stcmi	0, cr0, [r0, #-0]
     cf4:	1a000005 	bne	d10 <__Stack_Size+0x910>
     cf8:	00000521 	andeq	r0, r0, r1, lsr #10
     cfc:	2f044201 	svccs	0x00044201
     d00:	02000006 	andeq	r0, r0, #6
     d04:	5e1b6091 	mrcpl	0, 0, r6, cr11, cr1, {4}
     d08:	ab080003 	blge	200d1c <__Stack_Size+0x20091c>
     d0c:	1a00001a 	bne	d7c <__Stack_Size+0x97c>
     d10:	1c00000d 	stcne	0, cr0, [r0], {13}
     d14:	7d025001 	stcvc	0, cr5, [r2, #-4]
     d18:	841b0000 	ldrhi	r0, [fp], #-0
     d1c:	c2080003 	andgt	r0, r8, #3
     d20:	3100001a 	tstcc	r0, sl, lsl r0
     d24:	1c00000d 	stcne	0, cr0, [r0], {13}
     d28:	0c055001 	stceq	0, cr5, [r5], {1}
     d2c:	40013800 	andmi	r3, r1, r0, lsl #16
     d30:	038a1b00 	orreq	r1, sl, #0, 22
     d34:	0bc60800 	bleq	ff182d3c <SCS_BASE+0x1f174d3c>
     d38:	0d440000 	stcleq	0, cr0, [r4, #-0]
     d3c:	011c0000 	tsteq	ip, r0
     d40:	003a0150 	eorseq	r0, sl, r0, asr r1
     d44:	0003921b 	andeq	r9, r3, fp, lsl r2
     d48:	001ad308 	andseq	sp, sl, r8, lsl #6
     d4c:	000d6100 	andeq	r6, sp, r0, lsl #2
     d50:	51011c00 	tstpl	r1, r0, lsl #24
     d54:	1c007d02 	stcne	13, cr7, [r0], {2}
     d58:	0c055001 	stceq	0, cr5, [r5], {1}
     d5c:	40013800 	andmi	r3, r1, r0, lsl #16
     d60:	039e1b00 	orrseq	r1, lr, #0, 22
     d64:	1ae90800 	bne	ffa42d6c <SCS_BASE+0x1fa34d6c>
     d68:	0d850000 	stceq	0, cr0, [r5]
     d6c:	011c0000 	tsteq	ip, r0
     d70:	00740252 	rsbseq	r0, r4, r2, asr r2
     d74:	0351011c 	cmpeq	r1, #28, 2
     d78:	1c05250a 	cfstr32ne	mvfx2, [r5], {10}
     d7c:	0c055001 	stceq	0, cr5, [r5], {1}
     d80:	40013800 	andmi	r3, r1, r0, lsl #16
     d84:	03ae1b00 			; <UNDEFINED> instruction: 0x03ae1b00
     d88:	1ac20800 	bne	ff082d90 <SCS_BASE+0x1f074d90>
     d8c:	0d9c0000 	ldceq	0, cr0, [ip]
     d90:	011c0000 	tsteq	ip, r0
     d94:	000c0550 	andeq	r0, ip, r0, asr r5
     d98:	00400044 	subeq	r0, r0, r4, asr #32
     d9c:	0003b41b 	andeq	fp, r3, fp, lsl r4
     da0:	000bc608 	andeq	ip, fp, r8, lsl #12
     da4:	000daf00 	andeq	sl, sp, r0, lsl #30
     da8:	50011c00 	andpl	r1, r1, r0, lsl #24
     dac:	1b003a01 	blne	f5b8 <__Stack_Size+0xf1b8>
     db0:	080003bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r8, r9}
     db4:	00001ad3 	ldrdeq	r1, [r0], -r3
     db8:	00000dcc 	andeq	r0, r0, ip, asr #27
     dbc:	0251011c 	subseq	r0, r1, #28, 2
     dc0:	011c007d 	tsteq	ip, sp, ror r0
     dc4:	000c0550 	andeq	r0, ip, r0, asr r5
     dc8:	00400044 	subeq	r0, r0, r4, asr #32
     dcc:	0003c81b 	andeq	ip, r3, fp, lsl r8
     dd0:	001ae908 	andseq	lr, sl, r8, lsl #18
     dd4:	000def00 	andeq	lr, sp, r0, lsl #30
     dd8:	52011c00 	andpl	r1, r1, #0, 24
     ddc:	011c3101 	tsteq	ip, r1, lsl #2
     de0:	250a0351 	strcs	r0, [sl, #-849]	; 0x351
     de4:	50011c05 	andpl	r1, r1, r5, lsl #24
     de8:	44000c05 	strmi	r0, [r0], #-3077	; 0xc05
     dec:	1b004000 	blne	10df4 <__Stack_Size+0x109f4>
     df0:	080003d6 	stmdaeq	r0, {r1, r2, r4, r6, r7, r8, r9}
     df4:	00001ac2 	andeq	r1, r0, r2, asr #21
     df8:	00000e06 	andeq	r0, r0, r6, lsl #28
     dfc:	0550011c 	ldrbeq	r0, [r0, #-284]	; 0x11c
     e00:	0048000c 	subeq	r0, r8, ip
     e04:	dc1b0040 	ldcle	0, cr0, [fp], {64}	; 0x40
     e08:	c6080003 	strgt	r0, [r8], -r3
     e0c:	1900000b 	stmdbne	r0, {r0, r1, r3}
     e10:	1c00000e 	stcne	0, cr0, [r0], {14}
     e14:	3a015001 	bcc	54e20 <__Stack_Size+0x54a20>
     e18:	03e41b00 	mvneq	r1, #0, 22
     e1c:	1ad30800 	bne	ff4c2e24 <SCS_BASE+0x1f4b4e24>
     e20:	0e360000 	cdpeq	0, 3, cr0, cr6, cr0, {0}
     e24:	011c0000 	tsteq	ip, r0
     e28:	007d0251 	rsbseq	r0, sp, r1, asr r2
     e2c:	0550011c 	ldrbeq	r0, [r0, #-284]	; 0x11c
     e30:	0048000c 	subeq	r0, r8, ip
     e34:	f01b0040 			; <UNDEFINED> instruction: 0xf01b0040
     e38:	e9080003 	stmdb	r8, {r0, r1}
     e3c:	5900001a 	stmdbpl	r0, {r1, r3, r4}
     e40:	1c00000e 	stcne	0, cr0, [r0], {14}
     e44:	31015201 	tstcc	r1, r1, lsl #4
     e48:	0351011c 	cmpeq	r1, #28, 2
     e4c:	1c05250a 	cfstr32ne	mvfx2, [r5], {10}
     e50:	0c055001 	stceq	0, cr5, [r5], {1}
     e54:	40004800 	andmi	r4, r0, r0, lsl #16
     e58:	03f82700 	mvnseq	r2, #0, 14
     e5c:	1b040800 	blne	102e64 <__Stack_Size+0x102a64>
     e60:	19000000 	stmdbne	r0, {}	; <UNPREDICTABLE>
     e64:	0000099d 	muleq	r0, sp, r9
     e68:	08022d01 	stmdaeq	r2, {r0, r8, sl, fp, sp}
     e6c:	fc080004 	stc2	0, cr0, [r8], {4}
     e70:	01000003 	tsteq	r0, r3
     e74:	0012439c 	mulseq	r2, ip, r3
     e78:	0b862b00 	bleq	fe18ba80 <SCS_BASE+0x1e17da80>
     e7c:	2f010000 	svccs	0x00010000
     e80:	00005302 	andeq	r5, r0, r2, lsl #6
     e84:	fe240000 	cdp2	0, 2, cr0, cr4, cr0, {0}
     e88:	0100000c 	tsteq	r0, ip
     e8c:	00650230 	rsbeq	r0, r5, r0, lsr r2
     e90:	05790000 	ldrbeq	r0, [r9, #-0]!
     e94:	ea1a0000 	b	680e9c <__Stack_Size+0x680a9c>
     e98:	01000000 	mrseq	r0, (UNDEF: 0)
     e9c:	12430231 	subne	r0, r3, #268435459	; 0x10000003
     ea0:	91020000 	mrsls	r0, (UNDEF: 2)
     ea4:	00692648 	rsbeq	r2, r9, r8, asr #12
     ea8:	f7023201 			; <UNDEFINED> instruction: 0xf7023201
     eac:	a3000006 	movwge	r0, #6
     eb0:	2b000005 	blcs	ecc <__Stack_Size+0xacc>
     eb4:	00000463 	andeq	r0, r0, r3, ror #8
     eb8:	65023601 	strvs	r3, [r2, #-1537]	; 0x601
     ebc:	00000000 	andeq	r0, r0, r0
     ec0:	00057a24 	andeq	r7, r5, r4, lsr #20
     ec4:	02370100 	eorseq	r0, r7, #0, 2
     ec8:	00000065 	andeq	r0, r0, r5, rrx
     ecc:	000005ef 	andeq	r0, r0, pc, ror #11
     ed0:	00049c2c 	andeq	r9, r4, ip, lsr #24
     ed4:	00012608 	andeq	r2, r1, r8, lsl #12
     ed8:	00101600 	andseq	r1, r0, r0, lsl #12
     edc:	04562400 	ldrbeq	r2, [r6], #-1024	; 0x400
     ee0:	73010000 	movwvc	r0, #4096	; 0x1000
     ee4:	00004102 	andeq	r4, r0, r2, lsl #2
     ee8:	00060f00 	andeq	r0, r6, r0, lsl #30
     eec:	046b1a00 	strbteq	r1, [fp], #-2560	; 0xa00
     ef0:	74010000 	strvc	r0, [r1], #-0
     ef4:	00007602 	andeq	r7, r0, r2, lsl #12
     ef8:	40910200 	addsmi	r0, r1, r0, lsl #4
     efc:	00038e1a 	andeq	r8, r3, sl, lsl lr
     f00:	02760100 	rsbseq	r0, r6, #0, 2
     f04:	00001253 	andeq	r1, r0, r3, asr r2
     f08:	7fbe9103 	svcvc	0x00be9103
     f0c:	0003f81a 	andeq	pc, r3, sl, lsl r8	; <UNPREDICTABLE>
     f10:	02770100 	rsbseq	r0, r7, #0, 2
     f14:	00001258 	andeq	r1, r0, r8, asr r2
     f18:	7fbf9103 	svcvc	0x00bf9103
     f1c:	0007441a 	andeq	r4, r7, sl, lsl r4
     f20:	02790100 	rsbseq	r0, r9, #0, 2
     f24:	00000076 	andeq	r0, r0, r6, ror r0
     f28:	2d449102 	stfcsp	f1, [r4, #-8]
     f2c:	000006fe 	strdeq	r0, [r0], -lr
     f30:	08000572 	stmdaeq	r0, {r1, r4, r5, r6, r8, sl}
     f34:	00000004 	andeq	r0, r0, r4
     f38:	2702ce01 	strcs	ip, [r2, -r1, lsl #28]
     f3c:	080004ca 	stmdaeq	r0, {r1, r3, r6, r7, sl}
     f40:	00001b1a 	andeq	r1, r0, sl, lsl fp
     f44:	0004de1b 	andeq	sp, r4, fp, lsl lr
     f48:	001b2108 	andseq	r2, fp, r8, lsl #2
     f4c:	000f5800 	andeq	r5, pc, r0, lsl #16
     f50:	50011c00 	andpl	r1, r1, r0, lsl #24
     f54:	00350802 	eorseq	r0, r5, r2, lsl #16
     f58:	00050a27 	andeq	r0, r5, r7, lsr #20
     f5c:	001b3208 	andseq	r3, fp, r8, lsl #4
     f60:	051e2700 	ldreq	r2, [lr, #-1792]	; 0x700
     f64:	09df0800 	ldmibeq	pc, {fp}^	; <UNPREDICTABLE>
     f68:	241b0000 	ldrcs	r0, [fp], #-0
     f6c:	05080005 	streq	r0, [r8, #-5]
     f70:	81000009 	tsthi	r0, r9
     f74:	1c00000f 	stcne	0, cr0, [r0], {15}
     f78:	03055001 	movweq	r5, #20481	; 0x5001
     f7c:	080027ce 	stmdaeq	r0, {r1, r2, r3, r6, r7, r8, r9, sl, sp}
     f80:	05322700 	ldreq	r2, [r2, #-1792]!	; 0x700
     f84:	1b470800 	blne	11c2f8c <__Stack_Size+0x11c2b8c>
     f88:	3a1b0000 	bcc	6c0f90 <__Stack_Size+0x6c0b90>
     f8c:	95080005 	strls	r0, [r8, #-5]
     f90:	a100000a 	tstge	r0, sl
     f94:	1c00000f 	stcne	0, cr0, [r0], {15}
     f98:	03055001 	movweq	r5, #20481	; 0x5001
     f9c:	0800276d 	stmdaeq	r0, {r0, r2, r3, r5, r6, r8, r9, sl, sp}
     fa0:	05461b00 	strbeq	r1, [r6, #-2816]	; 0xb00
     fa4:	1b4e0800 	blne	1382fac <__Stack_Size+0x1382bac>
     fa8:	0fbb0000 	svceq	0x00bb0000
     fac:	011c0000 	tsteq	ip, r0
     fb0:	1c310151 	ldfnes	f0, [r1], #-324	; 0xfffffebc
     fb4:	40035001 	andmi	r5, r3, r1
     fb8:	1b00244a 	blne	a0e8 <__Stack_Size+0x9ce8>
     fbc:	0800054c 	stmdaeq	r0, {r2, r3, r6, r8, sl}
     fc0:	00000bc6 	andeq	r0, r0, r6, asr #23
     fc4:	00000fcf 	andeq	r0, r0, pc, asr #31
     fc8:	0250011c 	subseq	r0, r0, #28, 2
     fcc:	27006408 	strcs	r6, [r0, -r8, lsl #8]
     fd0:	08000560 	stmdaeq	r0, {r5, r6, r8, sl}
     fd4:	00000716 	andeq	r0, r0, r6, lsl r7
     fd8:	00057a1b 	andeq	r7, r5, fp, lsl sl
     fdc:	001b4e08 	andseq	r4, fp, r8, lsl #28
     fe0:	000ff300 	andeq	pc, pc, r0, lsl #6
     fe4:	51011c00 	tstpl	r1, r0, lsl #24
     fe8:	1c007a02 	stcne	10, cr7, [r0], {2}
     fec:	40035001 	andmi	r5, r3, r1
     ff0:	2700244a 	strcs	r2, [r0, -sl, asr #8]
     ff4:	0800059a 	stmdaeq	r0, {r1, r3, r4, r7, r8, sl}
     ff8:	00001b47 	andeq	r1, r0, r7, asr #22
     ffc:	0005bc27 	andeq	fp, r5, r7, lsr #24
    1000:	000a9508 	andeq	r9, sl, r8, lsl #10
    1004:	05c21d00 	strbeq	r1, [r2, #3328]	; 0xd00
    1008:	0bc60800 	bleq	ff183010 <SCS_BASE+0x1f175010>
    100c:	011c0000 	tsteq	ip, r0
    1010:	64080250 	strvs	r0, [r8], #-592	; 0x250
    1014:	d02c0000 	eorle	r0, ip, r0
    1018:	12080005 	andne	r0, r8, #5
    101c:	69000000 	stmdbvs	r0, {}	; <UNPREDICTABLE>
    1020:	24000010 	strcs	r0, [r0], #-16
    1024:	00000a73 	andeq	r0, r0, r3, ror sl
    1028:	c202f201 	andgt	pc, r2, #268435456	; 0x10000000
    102c:	46000006 	strmi	r0, [r0], -r6
    1030:	24000006 	strcs	r0, [r0], #-6
    1034:	00000163 	andeq	r0, r0, r3, ror #2
    1038:	4102f301 	tstmi	r2, r1, lsl #6
    103c:	65000000 	strvs	r0, [r0, #-0]
    1040:	27000006 	strcs	r0, [r0, -r6]
    1044:	080005da 	stmdaeq	r0, {r1, r3, r4, r6, r7, r8, sl}
    1048:	00001b65 	andeq	r1, r0, r5, ror #22
    104c:	0005e01b 	andeq	lr, r5, fp, lsl r0
    1050:	000bc608 	andeq	ip, fp, r8, lsl #12
    1054:	00106000 	andseq	r6, r0, r0
    1058:	50011c00 	andpl	r1, r1, r0, lsl #24
    105c:	00640802 	rsbeq	r0, r4, r2, lsl #16
    1060:	0005e22e 	andeq	lr, r5, lr, lsr #4
    1064:	00790208 	rsbseq	r0, r9, r8, lsl #4
    1068:	06cd2f00 	strbeq	r2, [sp], r0, lsl #30
    106c:	065e0000 	ldrbeq	r0, [lr], -r0
    1070:	00040800 	andeq	r0, r4, r0, lsl #16
    1074:	2c010000 	stccs	0, cr0, [r1], {-0}
    1078:	00109003 	andseq	r9, r0, r3
    107c:	06ea1f00 	strbteq	r1, [sl], r0, lsl #30
    1080:	06930000 	ldreq	r0, [r3], r0
    1084:	de1f0000 	cdple	0, 1, cr0, cr15, cr0, {0}
    1088:	a7000006 	strge	r0, [r0, -r6]
    108c:	00000006 	andeq	r0, r0, r6
    1090:	0004281b 	andeq	r2, r4, fp, lsl r8
    1094:	001b6c08 	andseq	r6, fp, r8, lsl #24
    1098:	0010a700 	andseq	sl, r0, r0, lsl #14
    109c:	50011c00 	andpl	r1, r1, r0, lsl #24
    10a0:	0c000c05 	stceq	12, cr0, [r0], {5}
    10a4:	1b004001 	blne	110b0 <__Stack_Size+0x10cb0>
    10a8:	08000430 	stmdaeq	r0, {r4, r5, sl}
    10ac:	00001b88 	andeq	r1, r0, r8, lsl #23
    10b0:	000010c4 	andeq	r1, r0, r4, asr #1
    10b4:	0251011c 	subseq	r0, r1, #28, 2
    10b8:	011c2008 	tsteq	ip, r8
    10bc:	000c0550 	andeq	r0, ip, r0, asr r5
    10c0:	0040010c 	subeq	r0, r0, ip, lsl #2
    10c4:	0004521b 	andeq	r5, r4, fp, lsl r2
    10c8:	000c7608 	andeq	r7, ip, r8, lsl #12
    10cc:	0010d800 	andseq	sp, r0, r0, lsl #16
    10d0:	50011c00 	andpl	r1, r1, r0, lsl #24
    10d4:	00007702 	andeq	r7, r0, r2, lsl #14
    10d8:	0004961b 	andeq	r9, r4, fp, lsl r6
    10dc:	000c1d08 	andeq	r1, ip, r8, lsl #26
    10e0:	0010fa00 	andseq	pc, r0, r0, lsl #20
    10e4:	52011c00 	andpl	r1, r1, #0, 24
    10e8:	011c3501 	tsteq	ip, r1, lsl #10
    10ec:	67030551 	smlsdvs	r3, r1, r5, r0
    10f0:	1c080027 	stcne	0, cr0, [r8], {39}	; 0x27
    10f4:	77025001 	strvc	r5, [r2, -r1]
    10f8:	ce1b0000 	cdpgt	0, 1, cr0, cr11, cr0, {0}
    10fc:	1d080005 	stcne	0, cr0, [r8, #-20]	; 0xffffffec
    1100:	1c00000c 	stcne	0, cr0, [r0], {12}
    1104:	1c000011 	stcne	0, cr0, [r0], {17}
    1108:	35015201 	strcc	r5, [r1, #-513]	; 0x201
    110c:	0551011c 	ldrbeq	r0, [r1, #-284]	; 0x11c
    1110:	00278903 	eoreq	r8, r7, r3, lsl #18
    1114:	50011c08 	andpl	r1, r1, r8, lsl #24
    1118:	00007702 	andeq	r7, r0, r2, lsl #14
    111c:	0005ee1b 	andeq	lr, r5, fp, lsl lr
    1120:	000c1d08 	andeq	r1, ip, r8, lsl #26
    1124:	00113e00 	andseq	r3, r1, r0, lsl #28
    1128:	52011c00 	andpl	r1, r1, #0, 24
    112c:	011c3601 	tsteq	ip, r1, lsl #12
    1130:	8f030551 	svchi	0x00030551
    1134:	1c080027 	stcne	0, cr0, [r8], {39}	; 0x27
    1138:	77025001 	strvc	r5, [r2, -r1]
    113c:	f4270000 	vld4.8	{d0-d3}, [r7], r0
    1140:	9e080005 	cdpls	0, 0, cr0, cr8, cr5, {0}
    1144:	1b00001b 	blne	11b8 <__Stack_Size+0xdb8>
    1148:	08000600 	stmdaeq	r0, {r9, sl}
    114c:	00000c1d 	andeq	r0, r0, sp, lsl ip
    1150:	00001169 	andeq	r1, r0, r9, ror #2
    1154:	0152011c 	cmpeq	r2, ip, lsl r1
    1158:	51011c37 	tstpl	r1, r7, lsr ip
    115c:	27960305 	ldrcs	r0, [r6, r5, lsl #6]
    1160:	011c0800 	tsteq	ip, r0, lsl #16
    1164:	00770250 	rsbseq	r0, r7, r0, asr r2
    1168:	060c1b00 	streq	r1, [ip], -r0, lsl #22
    116c:	0a950800 	beq	fe543174 <SCS_BASE+0x1e535174>
    1170:	11800000 	orrne	r0, r0, r0
    1174:	011c0000 	tsteq	ip, r0
    1178:	9e030550 	cfrshl32ls	mvfx3, mvfx0, r0
    117c:	00080027 	andeq	r0, r8, r7, lsr #32
    1180:	00068827 	andeq	r8, r6, r7, lsr #16
    1184:	000cc108 	andeq	ip, ip, r8, lsl #2
    1188:	06d61b00 	ldrbeq	r1, [r6], r0, lsl #22
    118c:	1b880800 	blne	fe203194 <SCS_BASE+0x1e1f5194>
    1190:	11a60000 			; <UNDEFINED> instruction: 0x11a60000
    1194:	011c0000 	tsteq	ip, r0
    1198:	20080251 	andcs	r0, r8, r1, asr r2
    119c:	0550011c 	ldrbeq	r0, [r0, #-284]	; 0x11c
    11a0:	010c000c 	tsteq	ip, ip
    11a4:	f01b0040 			; <UNDEFINED> instruction: 0xf01b0040
    11a8:	59080006 	stmdbpl	r8, {r1, r2}
    11ac:	bd00001a 	stclt	0, cr0, [r0, #-104]	; 0xffffff98
    11b0:	1c000011 	stcne	0, cr0, [r0], {17}
    11b4:	0c055001 	stceq	0, cr5, [r5], {1}
    11b8:	40013800 	andmi	r3, r1, r0, lsl #16
    11bc:	06f81b00 	ldrbteq	r1, [r8], r0, lsl #22
    11c0:	1a6f0800 	bne	1bc31c8 <__Stack_Size+0x1bc2dc8>
    11c4:	11da0000 	bicsne	r0, sl, r0
    11c8:	011c0000 	tsteq	ip, r0
    11cc:	40080251 	andmi	r0, r8, r1, asr r2
    11d0:	0550011c 	ldrbeq	r0, [r0, #-284]	; 0x11c
    11d4:	0138000c 	teqeq	r8, ip
    11d8:	701b0040 	andsvc	r0, fp, r0, asr #32
    11dc:	6c080007 	stcvs	0, cr0, [r8], {7}
    11e0:	f700001b 			; <UNDEFINED> instruction: 0xf700001b
    11e4:	1c000011 	stcne	0, cr0, [r0], {17}
    11e8:	08025101 	stmdaeq	r2, {r0, r8, ip, lr}
    11ec:	50011c20 	andpl	r1, r1, r0, lsr #24
    11f0:	0c000c05 	stceq	12, cr0, [r0], {5}
    11f4:	27004001 	strcs	r4, [r0, -r1]
    11f8:	0800079c 	stmdaeq	r0, {r2, r3, r4, r7, r8, r9, sl}
    11fc:	00001a89 	andeq	r1, r0, r9, lsl #21
    1200:	0007b01b 	andeq	fp, r7, fp, lsl r0
    1204:	000c1d08 	andeq	r1, ip, r8, lsl #26
    1208:	00122200 	andseq	r2, r2, r0, lsl #4
    120c:	52011c00 	andpl	r1, r1, #0, 24
    1210:	011c3701 	tsteq	ip, r1, lsl #14
    1214:	ae030551 	cfrshl32ge	mvfx3, mvfx1, r0
    1218:	1c080027 	stcne	0, cr0, [r8], {39}	; 0x27
    121c:	77025001 	strvc	r5, [r2, -r1]
    1220:	bc1b0000 	ldclt	0, cr0, [fp], {-0}
    1224:	05080007 	streq	r0, [r8, #-7]
    1228:	39000009 	stmdbcc	r0, {r0, r3}
    122c:	1c000012 	stcne	0, cr0, [r0], {18}
    1230:	03055001 	movweq	r5, #20481	; 0x5001
    1234:	080027be 	stmdaeq	r0, {r1, r2, r3, r4, r5, r7, r8, r9, sl, sp}
    1238:	07d02700 	ldrbeq	r2, [r0, r0, lsl #14]
    123c:	0a950800 	beq	fe543244 <SCS_BASE+0x1e535244>
    1240:	30000000 	andcc	r0, r0, r0
    1244:	00000949 	andeq	r0, r0, r9, asr #18
    1248:	00001253 	andeq	r1, r0, r3, asr r2
    124c:	00011631 	andeq	r1, r1, r1, lsr r6
    1250:	05000f00 	streq	r0, [r0, #-3840]	; 0xf00
    1254:	0000049c 	muleq	r0, ip, r4
    1258:	0006b705 	andeq	fp, r6, r5, lsl #14
    125c:	06241900 	strteq	r1, [r4], -r0, lsl #18
    1260:	a5010000 	strge	r0, [r1, #-0]
    1264:	00080404 	andeq	r0, r8, r4, lsl #8
    1268:	00008c08 	andeq	r8, r0, r8, lsl #24
    126c:	a59c0100 	ldrge	r0, [ip, #256]	; 0x100
    1270:	27000013 	smladcs	r0, r3, r0, r0
    1274:	0800080a 	stmdaeq	r0, {r1, r3, fp}
    1278:	00001ba6 	andeq	r1, r0, r6, lsr #23
    127c:	0008121b 	andeq	r1, r8, fp, lsl r2
    1280:	001bad08 	andseq	sl, fp, r8, lsl #26
    1284:	00129100 	andseq	r9, r2, r0, lsl #2
    1288:	50011c00 	andpl	r1, r1, r0, lsl #24
    128c:	243c4003 	ldrtcs	r4, [ip], #-3
    1290:	08162700 	ldmdaeq	r6, {r8, r9, sl, sp}
    1294:	1bbe0800 	blne	fef8329c <SCS_BASE+0x1ef7529c>
    1298:	2a1b0000 	bcs	6c12a0 <__Stack_Size+0x6c0ea0>
    129c:	c9080008 	stmdbgt	r8, {r3}
    12a0:	b400001b 	strlt	r0, [r0], #-27
    12a4:	1c000012 	stcne	0, cr0, [r0], {18}
    12a8:	31015101 	tstcc	r1, r1, lsl #2
    12ac:	0350011c 	cmpeq	r0, #28, 2
    12b0:	00401d0a 	subeq	r1, r0, sl, lsl #26
    12b4:	00083632 	andeq	r3, r8, r2, lsr r6
    12b8:	001be008 	andseq	lr, fp, r8
    12bc:	0012d000 	andseq	sp, r2, r0
    12c0:	51011c00 	tstpl	r1, r0, lsl #24
    12c4:	011c3101 	tsteq	ip, r1, lsl #2
    12c8:	010c0550 	tsteq	ip, r0, asr r5
    12cc:	00108200 	andseq	r8, r0, r0, lsl #4
    12d0:	00083c1b 	andeq	r3, r8, fp, lsl ip
    12d4:	001bf708 	andseq	pc, fp, r8, lsl #14
    12d8:	0012e300 	andseq	lr, r2, r0, lsl #6
    12dc:	50011c00 	andpl	r1, r1, r0, lsl #24
    12e0:	1b004001 	blne	112ec <__Stack_Size+0x10eec>
    12e4:	08000842 	stmdaeq	r0, {r1, r6, fp}
    12e8:	00001c08 	andeq	r1, r0, r8, lsl #24
    12ec:	000012f6 	strdeq	r1, [r0], -r6
    12f0:	0150011c 	cmpeq	r0, ip, lsl r1
    12f4:	481b0032 	ldmdami	fp, {r1, r4, r5}
    12f8:	19080008 	stmdbne	r8, {r3}
    12fc:	0900001c 	stmdbeq	r0, {r2, r3, r4}
    1300:	1c000013 	stcne	0, cr0, [r0], {19}
    1304:	30015001 	andcc	r5, r1, r1
    1308:	084e1b00 	stmdaeq	lr, {r8, r9, fp, ip}^
    130c:	1c2b0800 	stcne	8, cr0, [fp], #-0
    1310:	131c0000 	tstne	ip, #0
    1314:	011c0000 	tsteq	ip, r0
    1318:	00300150 	eorseq	r0, r0, r0, asr r1
    131c:	0008561b 	andeq	r5, r8, fp, lsl r6
    1320:	001c3d08 	andseq	r3, ip, r8, lsl #26
    1324:	00133100 	andseq	r3, r3, r0, lsl #2
    1328:	50011c00 	andpl	r1, r1, r0, lsl #24
    132c:	04000a03 	streq	r0, [r0], #-2563	; 0xa03
    1330:	08621b00 	stmdaeq	r2!, {r8, r9, fp, ip}^
    1334:	1c4f0800 	mcrrne	8, 0, r0, pc, cr0
    1338:	134d0000 	movtne	r0, #53248	; 0xd000
    133c:	011c0000 	tsteq	ip, r0
    1340:	404c0351 	submi	r0, ip, r1, asr r3
    1344:	50011c24 	andpl	r1, r1, r4, lsr #24
    1348:	243c4003 	ldrtcs	r4, [ip], #-3
    134c:	08681b00 	stmdaeq	r8!, {r8, r9, fp, ip}^
    1350:	1c660800 	stclne	8, cr0, [r6], #-0
    1354:	13610000 	cmnne	r1, #0
    1358:	011c0000 	tsteq	ip, r0
    135c:	00740250 	rsbseq	r0, r4, r0, asr r2
    1360:	086e1b00 	stmdaeq	lr!, {r8, r9, fp, ip}^
    1364:	1c780800 	ldclne	8, cr0, [r8], #-0
    1368:	13750000 	cmnne	r5, #0
    136c:	011c0000 	tsteq	ip, r0
    1370:	39080250 	stmdbcc	r8, {r4, r6, r9}
    1374:	08781b00 	ldmdaeq	r8!, {r8, r9, fp, ip}^
    1378:	1c8e0800 	stcne	8, cr0, [lr], {0}
    137c:	13880000 	orrne	r0, r8, #0
    1380:	011c0000 	tsteq	ip, r0
    1384:	00320150 	eorseq	r0, r2, r0, asr r1
    1388:	00087e1b 	andeq	r7, r8, fp, lsl lr
    138c:	001ca008 	andseq	sl, ip, r8
    1390:	00139b00 	andseq	r9, r3, r0, lsl #22
    1394:	50011c00 	andpl	r1, r1, r0, lsl #24
    1398:	27003001 	strcs	r3, [r0, -r1]
    139c:	08000882 	stmdaeq	r0, {r1, r7, fp}
    13a0:	00001cb2 			; <UNDEFINED> instruction: 0x00001cb2
    13a4:	0b141900 	bleq	5077ac <__Stack_Size+0x5073ac>
    13a8:	f6010000 			; <UNDEFINED> instruction: 0xf6010000
    13ac:	00089004 	andeq	r9, r8, r4
    13b0:	00010808 	andeq	r0, r1, r8, lsl #16
    13b4:	239c0100 	orrscs	r0, ip, #0, 2
    13b8:	1a000015 	bne	1414 <__Stack_Size+0x1014>
    13bc:	0000067a 	andeq	r0, r0, sl, ror r6
    13c0:	3f04fc01 	svccc	0x0004fc01
    13c4:	02000005 	andeq	r0, r0, #5
    13c8:	b61b5c91 			; <UNDEFINED> instruction: 0xb61b5c91
    13cc:	be080008 	cdplt	0, 0, cr0, cr8, cr8, {0}
    13d0:	e400001c 	str	r0, [r0], #-28
    13d4:	1c000013 	stcne	0, cr0, [r0], {19}
    13d8:	91025101 	tstls	r2, r1, lsl #2
    13dc:	50011c5c 	andpl	r1, r1, ip, asr ip
    13e0:	00007402 	andeq	r7, r0, r2, lsl #8
    13e4:	0008ce1b 	andeq	ip, r8, fp, lsl lr
    13e8:	001cbe08 	andseq	fp, ip, r8, lsl #28
    13ec:	00140400 	andseq	r0, r4, r0, lsl #8
    13f0:	51011c00 	tstpl	r1, r0, lsl #24
    13f4:	78009108 	stmdavc	r0, {r3, r8, ip, pc}
    13f8:	28082200 	stmdacs	r8, {r9, sp}
    13fc:	50011c1c 	andpl	r1, r1, ip, lsl ip
    1400:	00007502 	andeq	r7, r0, r2, lsl #10
    1404:	0008e41b 	andeq	lr, r8, fp, lsl r4
    1408:	001cbe08 	andseq	fp, ip, r8, lsl #28
    140c:	00142400 	andseq	r2, r4, r0, lsl #8
    1410:	51011c00 	tstpl	r1, r0, lsl #24
    1414:	78009108 	stmdavc	r0, {r3, r8, ip, pc}
    1418:	28082200 	stmdacs	r8, {r9, sp}
    141c:	50011c1c 	andpl	r1, r1, ip, lsl ip
    1420:	00007502 	andeq	r7, r0, r2, lsl #10
    1424:	0008fa1b 	andeq	pc, r8, fp, lsl sl	; <UNPREDICTABLE>
    1428:	001cbe08 	andseq	fp, ip, r8, lsl #28
    142c:	00144400 	andseq	r4, r4, r0, lsl #8
    1430:	51011c00 	tstpl	r1, r0, lsl #24
    1434:	78009108 	stmdavc	r0, {r3, r8, ip, pc}
    1438:	28082200 	stmdacs	r8, {r9, sp}
    143c:	50011c1c 	andpl	r1, r1, ip, lsl ip
    1440:	00007502 	andeq	r7, r0, r2, lsl #10
    1444:	0009161b 	andeq	r1, r9, fp, lsl r6
    1448:	001cbe08 	andseq	fp, ip, r8, lsl #28
    144c:	00146700 	andseq	r6, r4, r0, lsl #14
    1450:	51011c00 	tstpl	r1, r0, lsl #24
    1454:	78009108 	stmdavc	r0, {r3, r8, ip, pc}
    1458:	28082200 	stmdacs	r8, {r9, sp}
    145c:	50011c1c 	andpl	r1, r1, ip, lsl ip
    1460:	08000c05 	stmdaeq	r0, {r0, r2, sl, fp}
    1464:	1b004001 	blne	11470 <__Stack_Size+0x11070>
    1468:	08000932 	stmdaeq	r0, {r1, r4, r5, r8, fp}
    146c:	00001cbe 			; <UNDEFINED> instruction: 0x00001cbe
    1470:	00001487 	andeq	r1, r0, r7, lsl #9
    1474:	0851011c 	ldmdaeq	r1, {r2, r3, r4, r8}^
    1478:	00780091 			; <UNDEFINED> instruction: 0x00780091
    147c:	1c280822 	stcne	8, cr0, [r8], #-136	; 0xffffff78
    1480:	0250011c 	subseq	r0, r0, #28, 2
    1484:	1b000074 	blne	165c <__Stack_Size+0x125c>
    1488:	0800094c 	stmdaeq	r0, {r2, r3, r6, r8, fp}
    148c:	00001cbe 			; <UNDEFINED> instruction: 0x00001cbe
    1490:	000014a1 	andeq	r1, r0, r1, lsr #9
    1494:	0251011c 	subseq	r0, r1, #28, 2
    1498:	011c5c91 			; <UNDEFINED> instruction: 0x011c5c91
    149c:	00740250 	rsbseq	r0, r4, r0, asr r2
    14a0:	09621b00 	stmdbeq	r2!, {r8, r9, fp, ip}^
    14a4:	1cbe0800 	ldcne	8, cr0, [lr]
    14a8:	14bb0000 	ldrtne	r0, [fp], #0
    14ac:	011c0000 	tsteq	ip, r0
    14b0:	5c910251 	lfmpl	f0, 4, [r1], {81}	; 0x51
    14b4:	0250011c 	subseq	r0, r0, #28, 2
    14b8:	1b000079 	blne	16a4 <__Stack_Size+0x12a4>
    14bc:	0800096a 	stmdaeq	r0, {r1, r3, r5, r6, r8, fp}
    14c0:	00001b88 	andeq	r1, r0, r8, lsl #23
    14c4:	000014d5 	ldrdeq	r1, [r0], -r5
    14c8:	0251011c 	subseq	r0, r1, #28, 2
    14cc:	011c0078 	tsteq	ip, r8, ror r0
    14d0:	00790250 	rsbseq	r0, r9, r0, asr r2
    14d4:	09721b00 	ldmdbeq	r2!, {r8, r9, fp, ip}^
    14d8:	1b880800 	blne	fe2034e0 <SCS_BASE+0x1e1f54e0>
    14dc:	14ef0000 	strbtne	r0, [pc], #0	; 14e4 <__Stack_Size+0x10e4>
    14e0:	011c0000 	tsteq	ip, r0
    14e4:	00750251 	rsbseq	r0, r5, r1, asr r2
    14e8:	0250011c 	subseq	r0, r0, #28, 2
    14ec:	1b000074 	blne	16c4 <__Stack_Size+0x12c4>
    14f0:	0800097a 	stmdaeq	r0, {r1, r3, r4, r5, r6, r8, fp}
    14f4:	00001b6c 	andeq	r1, r0, ip, ror #22
    14f8:	00001509 	andeq	r1, r0, r9, lsl #10
    14fc:	0251011c 	subseq	r0, r1, #28, 2
    1500:	011c0077 	tsteq	ip, r7, ror r0
    1504:	00740250 	rsbseq	r0, r4, r0, asr r2
    1508:	09821d00 	stmibeq	r2, {r8, sl, fp, ip}
    150c:	1cda0800 	ldclne	8, cr0, [sl], {0}
    1510:	011c0000 	tsteq	ip, r0
    1514:	00760251 	rsbseq	r0, r6, r1, asr r2
    1518:	0550011c 	ldrbeq	r0, [r0, #-284]	; 0x11c
    151c:	3001000c 	andcc	r0, r1, ip
    1520:	19000000 	stmdbne	r0, {}	; <UNPREDICTABLE>
    1524:	00000a87 	andeq	r0, r0, r7, lsl #21
    1528:	98055b01 	stmdals	r5, {r0, r8, r9, fp, ip, lr}
    152c:	7c080009 	stcvc	0, cr0, [r8], {9}
    1530:	01000000 	mrseq	r0, (UNDEF: 0)
    1534:	0015c49c 	mulseq	r5, ip, r4
    1538:	05481a00 	strbeq	r1, [r8, #-2560]	; 0xa00
    153c:	5d010000 	stcpl	0, cr0, [r1, #-0]
    1540:	00058305 	andeq	r8, r5, r5, lsl #6
    1544:	6c910200 	lfmvs	f0, 4, [r1], {0}
    1548:	0009a41b 	andeq	sl, r9, fp, lsl r4
    154c:	001cf008 	andseq	pc, ip, r8
    1550:	00156200 	andseq	r6, r5, r0, lsl #4
    1554:	51011c00 	tstpl	r1, r0, lsl #24
    1558:	011c3001 	tsteq	ip, r1
    155c:	47400350 	smlsldmi	r0, r0, r0, r3	; <UNPREDICTABLE>
    1560:	ae1b0024 	cdpge	0, 1, cr0, cr11, cr4, {1}
    1564:	07080009 	streq	r0, [r8, -r9]
    1568:	7700001d 	smladvc	r0, sp, r0, r0
    156c:	1c000015 	stcne	0, cr0, [r0], {21}
    1570:	0a035001 	beq	d557c <__Stack_Size+0xd517c>
    1574:	1b000500 	blne	297c <__Stack_Size+0x257c>
    1578:	080009c8 	stmdaeq	r0, {r3, r6, r7, r8, fp}
    157c:	00001d18 	andeq	r1, r0, r8, lsl sp
    1580:	0000158b 	andeq	r1, r0, fp, lsl #11
    1584:	0250011c 	subseq	r0, r0, #28, 2
    1588:	1b006c91 	blne	1c7d4 <__Stack_Size+0x1c3d4>
    158c:	080009e0 	stmdaeq	r0, {r5, r6, r7, r8, fp}
    1590:	00001d18 	andeq	r1, r0, r8, lsl sp
    1594:	0000159f 	muleq	r0, pc, r5	; <UNPREDICTABLE>
    1598:	0250011c 	subseq	r0, r0, #28, 2
    159c:	1b006c91 	blne	1c7e8 <__Stack_Size+0x1c3e8>
    15a0:	080009f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r8, fp}
    15a4:	00001d18 	andeq	r1, r0, r8, lsl sp
    15a8:	000015b3 			; <UNDEFINED> instruction: 0x000015b3
    15ac:	0250011c 	subseq	r0, r0, #28, 2
    15b0:	1d006c91 	stcne	12, cr6, [r0, #-580]	; 0xfffffdbc
    15b4:	08000a10 	stmdaeq	r0, {r4, r9, fp}
    15b8:	00001d18 	andeq	r1, r0, r8, lsl sp
    15bc:	0250011c 	subseq	r0, r0, #28, 2
    15c0:	00006c91 	muleq	r0, r1, ip
    15c4:	000c2533 	andeq	r2, ip, r3, lsr r5
    15c8:	f7b20100 			; <UNDEFINED> instruction: 0xf7b20100
    15cc:	14000006 	strne	r0, [r0], #-6
    15d0:	0c08000a 	stceq	0, cr0, [r8], {10}
    15d4:	01000001 	tsteq	r0, r1
    15d8:	0017e89c 	mulseq	r7, ip, r8
    15dc:	032c3400 	teqeq	ip, #0, 8
    15e0:	e7010000 	str	r0, [r1, -r0]
    15e4:	00000041 	andeq	r0, r0, r1, asr #32
    15e8:	000006bf 			; <UNDEFINED> instruction: 0x000006bf
    15ec:	000a7334 	andeq	r7, sl, r4, lsr r3
    15f0:	c2fd0100 	rscsgt	r0, sp, #0, 2
    15f4:	0b000006 	bleq	1614 <__Stack_Size+0x1214>
    15f8:	34000007 	strcc	r0, [r0], #-7
    15fc:	00000163 	andeq	r0, r0, r3, ror #2
    1600:	0041fe01 	subeq	pc, r1, r1, lsl #28
    1604:	071e0000 	ldreq	r0, [lr, -r0]
    1608:	1a270000 	bne	9c1610 <__Stack_Size+0x9c1210>
    160c:	5d08000a 	stcpl	0, cr0, [r8, #-40]	; 0xffffffd8
    1610:	27000012 	smladcs	r0, r2, r0, r0
    1614:	08000a1e 	stmdaeq	r0, {r1, r2, r3, r4, r9, fp}
    1618:	000013a5 	andeq	r1, r0, r5, lsr #7
    161c:	000a2227 	andeq	r2, sl, r7, lsr #4
    1620:	00152308 	andseq	r2, r5, r8, lsl #6
    1624:	0a262700 	beq	98b22c <__Stack_Size+0x98ae2c>
    1628:	073e0800 	ldreq	r0, [lr, -r0, lsl #16]!
    162c:	2e1b0000 	cdpcs	0, 1, cr0, cr11, cr0, {0}
    1630:	3008000a 	andcc	r0, r8, sl
    1634:	4300001d 	movwmi	r0, #29
    1638:	1c000016 	stcne	0, cr0, [r0], {22}
    163c:	0a035001 	beq	d5648 <__Stack_Size+0xd5248>
    1640:	1b002328 	blne	a2e8 <__Stack_Size+0x9ee8>
    1644:	08000a34 	stmdaeq	r0, {r2, r4, r5, r9, fp}
    1648:	00001d41 	andeq	r1, r0, r1, asr #26
    164c:	00001656 	andeq	r1, r0, r6, asr r6
    1650:	0150011c 	cmpeq	r0, ip, lsl r1
    1654:	3c1b0031 	ldccc	0, cr0, [fp], {49}	; 0x31
    1658:	5208000a 	andpl	r0, r8, #10
    165c:	6b00001d 	blvs	16d8 <__Stack_Size+0x12d8>
    1660:	1c000016 	stcne	0, cr0, [r0], {22}
    1664:	0a035001 	beq	d5670 <__Stack_Size+0xd5270>
    1668:	1b005555 	blne	16bc4 <__Stack_Size+0x167c4>
    166c:	08000a42 	stmdaeq	r0, {r1, r6, r9, fp}
    1670:	00001d63 	andeq	r1, r0, r3, ror #26
    1674:	0000167e 	andeq	r1, r0, lr, ror r6
    1678:	0150011c 	cmpeq	r0, ip, lsl r1
    167c:	481b0030 	ldmdami	fp, {r4, r5}
    1680:	7408000a 	strvc	r0, [r8], #-10
    1684:	9100001d 	tstls	r0, sp, lsl r0
    1688:	1c000016 	stcne	0, cr0, [r0], {22}
    168c:	3a015001 	bcc	55698 <__Stack_Size+0x55298>
    1690:	0a521b00 	beq	1488298 <__Stack_Size+0x1487e98>
    1694:	0cc10800 	stcleq	8, cr0, [r1], {0}
    1698:	16ac0000 	strtne	r0, [ip], r0
    169c:	011c0000 	tsteq	ip, r0
    16a0:	e1080451 	tst	r8, r1, asr r4
    16a4:	011c2439 	tsteq	ip, r9, lsr r4
    16a8:	00310150 	eorseq	r0, r1, r0, asr r1
    16ac:	000a621b 	andeq	r6, sl, fp, lsl r2
    16b0:	000bc608 	andeq	ip, fp, r8, lsl #12
    16b4:	0016c000 	andseq	ip, r6, r0
    16b8:	50011c00 	andpl	r1, r1, r0, lsl #24
    16bc:	00460802 	subeq	r0, r6, r2, lsl #16
    16c0:	000a6627 	andeq	r6, sl, r7, lsr #12
    16c4:	001d8508 	andseq	r8, sp, r8, lsl #10
    16c8:	0a6c1b00 	beq	1b082d0 <__Stack_Size+0x1b07ed0>
    16cc:	09050800 	stmdbeq	r5, {fp}
    16d0:	16e00000 	strbtne	r0, [r0], r0
    16d4:	011c0000 	tsteq	ip, r0
    16d8:	d4030550 	strle	r0, [r3], #-1360	; 0x550
    16dc:	00080027 	andeq	r0, r8, r7, lsr #32
    16e0:	000a741b 	andeq	r7, sl, fp, lsl r4
    16e4:	001d8c08 	andseq	r8, sp, r8, lsl #24
    16e8:	0016fc00 	andseq	pc, r6, r0, lsl #24
    16ec:	51011c00 	tstpl	r1, r0, lsl #24
    16f0:	011c3101 	tsteq	ip, r1, lsl #2
    16f4:	000c0550 	andeq	r0, ip, r0, asr r5
    16f8:	0040010c 	subeq	r0, r0, ip, lsl #2
    16fc:	000a7e1b 	andeq	r7, sl, fp, lsl lr
    1700:	00090508 	andeq	r0, r9, r8, lsl #10
    1704:	00171300 	andseq	r1, r7, r0, lsl #6
    1708:	50011c00 	andpl	r1, r1, r0, lsl #24
    170c:	27eb0305 	strbcs	r0, [fp, r5, lsl #6]!
    1710:	1b000800 	blne	3718 <__Stack_Size+0x3318>
    1714:	08000a88 	stmdaeq	r0, {r3, r7, r9, fp}
    1718:	00001c78 	andeq	r1, r0, r8, ror ip
    171c:	00001727 	andeq	r1, r0, r7, lsr #14
    1720:	0250011c 	subseq	r0, r0, #28, 2
    1724:	27007d08 	strcs	r7, [r0, -r8, lsl #26]
    1728:	08000a90 	stmdaeq	r0, {r4, r7, r9, fp}
    172c:	00001da6 	andeq	r1, r0, r6, lsr #27
    1730:	000a9a1b 	andeq	r9, sl, fp, lsl sl
    1734:	001d8c08 	andseq	r8, sp, r8, lsl #24
    1738:	00174c00 	andseq	r4, r7, r0, lsl #24
    173c:	51011c00 	tstpl	r1, r0, lsl #24
    1740:	011c3101 	tsteq	ip, r1, lsl #2
    1744:	000c0550 	andeq	r0, ip, r0, asr r5
    1748:	0040010c 	subeq	r0, r0, ip, lsl #2
    174c:	000aaa1b 	andeq	sl, sl, fp, lsl sl
    1750:	00090508 	andeq	r0, r9, r8, lsl #10
    1754:	00176300 	andseq	r6, r7, r0, lsl #6
    1758:	50011c00 	andpl	r1, r1, r0, lsl #24
    175c:	28100305 	ldmdacs	r0, {r0, r2, r8, r9}
    1760:	1b000800 	blne	3768 <__Stack_Size+0x3368>
    1764:	08000ab0 	stmdaeq	r0, {r4, r5, r7, r9, fp}
    1768:	000009df 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    176c:	00001777 	andeq	r1, r0, r7, ror r7
    1770:	0250011c 	subseq	r0, r0, #28, 2
    1774:	1b000075 	blne	1950 <__Stack_Size+0x1550>
    1778:	08000ab6 	stmdaeq	r0, {r1, r2, r4, r5, r7, r9, fp}
    177c:	00000905 	andeq	r0, r0, r5, lsl #18
    1780:	0000178e 	andeq	r1, r0, lr, lsl #15
    1784:	0550011c 	ldrbeq	r0, [r0, #-284]	; 0x11c
    1788:	0027cd03 	eoreq	ip, r7, r3, lsl #26
    178c:	bc1b0008 	ldclt	0, cr0, [fp], {8}
    1790:	c608000a 	strgt	r0, [r8], -sl
    1794:	a200000b 	andge	r0, r0, #11
    1798:	1c000017 	stcne	0, cr0, [r0], {23}
    179c:	08025001 	stmdaeq	r2, {r0, ip, lr}
    17a0:	c0270064 	eorgt	r0, r7, r4, rrx
    17a4:	ae08000a 	cdpge	0, 0, cr0, cr8, cr10, {0}
    17a8:	1b00001d 	blne	1824 <__Stack_Size+0x1424>
    17ac:	08000ac6 	stmdaeq	r0, {r1, r2, r6, r7, r9, fp}
    17b0:	00000bc6 	andeq	r0, r0, r6, asr #23
    17b4:	000017bf 			; <UNDEFINED> instruction: 0x000017bf
    17b8:	0250011c 	subseq	r0, r0, #28, 2
    17bc:	2e006408 	cdpcs	4, 0, cr6, cr0, cr8, {0}
    17c0:	08000ad8 	stmdaeq	r0, {r3, r4, r6, r7, r9, fp}
    17c4:	1b007502 	blne	1ebd4 <__Stack_Size+0x1e7d4>
    17c8:	08000aea 	stmdaeq	r0, {r1, r3, r5, r6, r7, r9, fp}
    17cc:	00000905 	andeq	r0, r0, r5, lsl #18
    17d0:	000017de 	ldrdeq	r1, [r0], -lr
    17d4:	0550011c 	ldrbeq	r0, [r0, #-284]	; 0x11c
    17d8:	0027f903 	eoreq	pc, r7, r3, lsl #18
    17dc:	ee270008 	cdp	0, 2, cr0, cr7, cr8, {0}
    17e0:	6308000a 	movwvs	r0, #32778	; 0x800a
    17e4:	0000000e 	andeq	r0, r0, lr
    17e8:	000ccc35 	andeq	ip, ip, r5, lsr ip
    17ec:	0b4e0100 	bleq	1381bf4 <__Stack_Size+0x13817f4>
    17f0:	05000001 	streq	r0, [r0, #-1]
    17f4:	00013403 	andeq	r3, r1, r3, lsl #8
    17f8:	05213520 	streq	r3, [r1, #-1312]!	; 0x520
    17fc:	4f010000 	svcmi	0x00010000
    1800:	0000062f 	andeq	r0, r0, pc, lsr #12
    1804:	01940305 	orrseq	r0, r4, r5, lsl #6
    1808:	65302000 	ldrvs	r2, [r0, #-0]!
    180c:	1b000000 	blne	1814 <__Stack_Size+0x1414>
    1810:	36000018 			; <UNDEFINED> instruction: 0x36000018
    1814:	00000116 	andeq	r0, r0, r6, lsl r1
    1818:	350003ff 	strcc	r0, [r0, #-1023]	; 0x3ff
    181c:	000000a5 	andeq	r0, r0, r5, lsr #1
    1820:	182c5101 	stmdane	ip!, {r0, r8, ip, lr}
    1824:	03050000 	movweq	r0, #20480	; 0x5000
    1828:	200001a4 	andcs	r0, r0, r4, lsr #3
    182c:	00180a05 	andseq	r0, r8, r5, lsl #20
    1830:	05af3500 	streq	r3, [pc, #1280]!	; 1d38 <__Stack_Size+0x1938>
    1834:	52010000 	andpl	r0, r1, #0
    1838:	00001842 	andeq	r1, r0, r2, asr #16
    183c:	01900305 	orrseq	r0, r0, r5, lsl #6
    1840:	53052000 	movwpl	r2, #20480	; 0x5000
    1844:	35000000 	strcc	r0, [r0, #-0]
    1848:	0000040c 	andeq	r0, r0, ip, lsl #8
    184c:	18425201 	stmdane	r2, {r0, r9, ip, lr}^
    1850:	03050000 	movweq	r0, #20480	; 0x5000
    1854:	2000013c 	andcs	r0, r0, ip, lsr r1
    1858:	00094930 	andeq	r4, r9, r0, lsr r9
    185c:	00186800 	andseq	r6, r8, r0, lsl #16
    1860:	01163100 	tsteq	r6, r0, lsl #2
    1864:	00500000 	subseq	r0, r0, r0
    1868:	00036035 	andeq	r6, r3, r5, lsr r0
    186c:	58540100 	ldmdapl	r4, {r8}^
    1870:	05000018 	streq	r0, [r0, #-24]
    1874:	00013e03 	andeq	r3, r1, r3, lsl #28
    1878:	02053520 	andeq	r3, r5, #32, 10	; 0x8000000
    187c:	56010000 	strpl	r0, [r1], -r0
    1880:	00000076 	andeq	r0, r0, r6, ror r0
    1884:	01380305 	teqeq	r8, r5, lsl #6
    1888:	f6352000 			; <UNDEFINED> instruction: 0xf6352000
    188c:	01000005 	tsteq	r0, r5
    1890:	00004158 	andeq	r4, r0, r8, asr r1
    1894:	08030500 	stmdaeq	r3, {r8, sl}
    1898:	35200001 	strcc	r0, [r0, #-1]!
    189c:	000000bf 	strheq	r0, [r0], -pc	; <UNPREDICTABLE>
    18a0:	00768401 	rsbseq	r8, r6, r1, lsl #8
    18a4:	03050000 	movweq	r0, #20480	; 0x5000
    18a8:	200000e4 	andcs	r0, r0, r4, ror #1
    18ac:	00063635 	andeq	r3, r6, r5, lsr r6
    18b0:	76850100 	strvc	r0, [r5], r0, lsl #2
    18b4:	05000000 	streq	r0, [r0, #-0]
    18b8:	0000e803 	andeq	lr, r0, r3, lsl #16
    18bc:	09ab3520 	stmibeq	fp!, {r5, r8, sl, ip, sp}
    18c0:	8b010000 	blhi	418c8 <__Stack_Size+0x414c8>
    18c4:	000018ce 	andeq	r1, r0, lr, asr #17
    18c8:	06a40305 	strteq	r0, [r4], r5, lsl #6
    18cc:	65052000 	strvs	r2, [r5, #-0]
    18d0:	35000000 	strcc	r0, [r0, #-0]
    18d4:	00000c9a 	muleq	r0, sl, ip
    18d8:	18ce8c01 	stmiane	lr, {r0, sl, fp, pc}^
    18dc:	03050000 	movweq	r0, #20480	; 0x5000
    18e0:	20000135 	andcs	r0, r0, r5, lsr r1
    18e4:	00006530 	andeq	r6, r0, r0, lsr r5
    18e8:	0018f400 	andseq	pc, r8, r0, lsl #8
    18ec:	01163100 	tsteq	r6, r0, lsl #2
    18f0:	00ff0000 	rscseq	r0, pc, r0
    18f4:	00070f35 	andeq	r0, r7, r5, lsr pc
    18f8:	058d0100 	streq	r0, [sp, #256]	; 0x100
    18fc:	05000019 	streq	r0, [r0, #-25]
    1900:	0005a403 	andeq	sl, r5, r3, lsl #8
    1904:	18e40520 	stmiane	r4!, {r5, r8, sl}^
    1908:	1b350000 	blne	d41910 <__Stack_Size+0xd41510>
    190c:	01000003 	tsteq	r0, r3
    1910:	00007693 	muleq	r0, r3, r6
    1914:	f0030500 			; <UNDEFINED> instruction: 0xf0030500
    1918:	35200000 	strcc	r0, [r0, #-0]!
    191c:	0000018e 	andeq	r0, r0, lr, lsl #3
    1920:	00769301 	rsbseq	r9, r6, r1, lsl #6
    1924:	03050000 	movweq	r0, #20480	; 0x5000
    1928:	200000fc 	strdcs	r0, [r0], -ip
    192c:	0008d935 	andeq	sp, r8, r5, lsr r9
    1930:	76930100 	ldrvc	r0, [r3], r0, lsl #2
    1934:	05000000 	streq	r0, [r0, #-0]
    1938:	00010403 	andeq	r0, r1, r3, lsl #8
    193c:	0bca3520 	bleq	ff28edc4 <SCS_BASE+0x1f280dc4>
    1940:	94010000 	strls	r0, [r1], #-0
    1944:	00000076 	andeq	r0, r0, r6, ror r0
    1948:	00f80305 	rscseq	r0, r8, r5, lsl #6
    194c:	a5352000 	ldrge	r2, [r5, #-0]!
    1950:	01000008 	tsteq	r0, r8
    1954:	00007695 	muleq	r0, r5, r6
    1958:	f4030500 	vst3.8	{d0,d2,d4}, [r3], r0
    195c:	35200000 	strcc	r0, [r0, #-0]!
    1960:	000004f5 	strdeq	r0, [r0], -r5
    1964:	00ab9f01 	adceq	r9, fp, r1, lsl #30
    1968:	03050000 	movweq	r0, #20480	; 0x5000
    196c:	20000100 	andcs	r0, r0, r0, lsl #2
    1970:	00066c35 	andeq	r6, r6, r5, lsr ip
    1974:	aba50100 	blge	fe941d7c <SCS_BASE+0x1e933d7c>
    1978:	05000000 	streq	r0, [r0, #-0]
    197c:	00000003 	andeq	r0, r0, r3
    1980:	03dd3720 	bicseq	r3, sp, #32, 14	; 0x800000
    1984:	a7010000 	strge	r0, [r1, -r0]
    1988:	0000198c 	andeq	r1, r0, ip, lsl #19
    198c:	00004105 	andeq	r4, r0, r5, lsl #2
    1990:	087b3800 	ldmdaeq	fp!, {fp, ip, sp}^
    1994:	29010000 	stmdbcs	r1, {}	; <UNPREDICTABLE>
    1998:	00006502 	andeq	r6, r0, r2, lsl #10
    199c:	ec030500 	cfstr32	mvfx0, [r3], {-0}
    19a0:	39200000 	stmdbcc	r0!, {}	; <UNPREDICTABLE>
    19a4:	00000922 	andeq	r0, r0, r2, lsr #18
    19a8:	42022b01 	andmi	r2, r2, #1024	; 0x400
    19ac:	30000018 	andcc	r0, r0, r8, lsl r0
    19b0:	00000065 	andeq	r0, r0, r5, rrx
    19b4:	000019bf 			; <UNDEFINED> instruction: 0x000019bf
    19b8:	00011631 	andeq	r1, r1, r1, lsr r6
    19bc:	39003f00 	stmdbcc	r0, {r8, r9, sl, fp, ip, sp}
    19c0:	00000b78 	andeq	r0, r0, r8, ror fp
    19c4:	af022c01 	svcge	0x00022c01
    19c8:	3a000019 	bcc	1a34 <__Stack_Size+0x1634>
    19cc:	00000cbb 			; <UNDEFINED> instruction: 0x00000cbb
    19d0:	e202a407 	and	sl, r2, #117440512	; 0x7000000
    19d4:	3b000019 	blcc	1a40 <__Stack_Size+0x1640>
    19d8:	000019e2 	andeq	r1, r0, r2, ror #19
    19dc:	0019e83b 	andseq	lr, r9, fp, lsr r8
    19e0:	04110000 	ldreq	r0, [r1], #-0
    19e4:	0000039f 	muleq	r0, pc, r3	; <UNPREDICTABLE>
    19e8:	05d30411 	ldrbeq	r0, [r3, #1041]	; 0x411
    19ec:	863a0000 	ldrthi	r0, [sl], -r0
    19f0:	0700000c 	streq	r0, [r0, -ip]
    19f4:	1a0a02c0 	bne	2824fc <__Stack_Size+0x2820fc>
    19f8:	e23b0000 	eors	r0, fp, #0
    19fc:	3b000019 	blcc	1a68 <__Stack_Size+0x1668>
    1a00:	00000053 	andeq	r0, r0, r3, asr r0
    1a04:	0000533b 	andeq	r5, r0, fp, lsr r3
    1a08:	b73a0000 	ldrlt	r0, [sl, -r0]!
    1a0c:	07000002 	streq	r0, [r0, -r2]
    1a10:	1a2102fc 	bne	842608 <__Stack_Size+0x842208>
    1a14:	e23b0000 	eors	r0, fp, #0
    1a18:	3b000019 	blcc	1a84 <__Stack_Size+0x1684>
    1a1c:	00000053 	andeq	r0, r0, r3, asr r0
    1a20:	08b93a00 	ldmeq	r9!, {r9, fp, ip, sp}
    1a24:	b2070000 	andlt	r0, r7, #0
    1a28:	001a3d02 	andseq	r3, sl, r2, lsl #26
    1a2c:	19e23b00 	stmibne	r2!, {r8, r9, fp, ip, sp}^
    1a30:	533b0000 	teqpl	fp, #0
    1a34:	3b000000 	blcc	1a3c <__Stack_Size+0x163c>
    1a38:	000000eb 	andeq	r0, r0, fp, ror #1
    1a3c:	08f43c00 	ldmeq	r4!, {sl, fp, ip, sp}^
    1a40:	f7080000 			; <UNDEFINED> instruction: 0xf7080000
    1a44:	00001a53 	andeq	r1, r0, r3, asr sl
    1a48:	001a533b 	andseq	r5, sl, fp, lsr r3
    1a4c:	00533b00 	subseq	r3, r3, r0, lsl #22
    1a50:	11000000 	mrsne	r0, (UNDEF: 0)
    1a54:	00046904 	andeq	r6, r4, r4, lsl #18
    1a58:	03473c00 	movteq	r3, #31744	; 0x7c00
    1a5c:	ec080000 	stc	0, cr0, [r8], {-0}
    1a60:	00001a6f 	andeq	r1, r0, pc, ror #20
    1a64:	001a533b 	andseq	r5, sl, fp, lsr r3
    1a68:	00533b00 	subseq	r3, r3, r0, lsl #22
    1a6c:	3d000000 	stccc	0, cr0, [r0, #-0]
    1a70:	000003ae 	andeq	r0, r0, lr, lsr #7
    1a74:	00cbf608 	sbceq	pc, fp, r8, lsl #12
    1a78:	1a890000 	bne	fe241a80 <SCS_BASE+0x1e233a80>
    1a7c:	533b0000 	teqpl	fp, #0
    1a80:	3b00001a 	blcc	1af0 <__Stack_Size+0x16f0>
    1a84:	00000053 	andeq	r0, r0, r3, asr r0
    1a88:	0b913c00 	bleq	fe450a90 <SCS_BASE+0x1e442a90>
    1a8c:	7a010000 	bvc	41a94 <__Stack_Size+0x41694>
    1a90:	00001a9a 	muleq	r0, sl, sl
    1a94:	0000653b 	andeq	r6, r0, fp, lsr r5
    1a98:	c63c0000 	ldrtgt	r0, [ip], -r0
    1a9c:	0b000008 	bleq	1ac4 <__Stack_Size+0x16c4>
    1aa0:	001aab39 	andseq	sl, sl, r9, lsr fp
    1aa4:	00413b00 	subeq	r3, r1, r0, lsl #22
    1aa8:	3c000000 	stccc	0, cr0, [r0], {-0}
    1aac:	00000ce8 	andeq	r0, r0, r8, ror #25
    1ab0:	1abce108 	bne	fef39ed8 <SCS_BASE+0x1ef2bed8>
    1ab4:	bc3b0000 	ldclt	0, cr0, [fp], #-0
    1ab8:	0000001a 	andeq	r0, r0, sl, lsl r0
    1abc:	062f0411 			; <UNDEFINED> instruction: 0x062f0411
    1ac0:	663c0000 	ldrtvs	r0, [ip], -r0
    1ac4:	0800000a 	stmdaeq	r0, {r1, r3}
    1ac8:	001ad3df 			; <UNDEFINED> instruction: 0x001ad3df
    1acc:	1a533b00 	bne	14d06d4 <__Stack_Size+0x14d02d4>
    1ad0:	3c000000 	stccc	0, cr0, [r0], {-0}
    1ad4:	0000014c 	andeq	r0, r0, ip, asr #2
    1ad8:	1ae9e008 	bne	ffa79b00 <SCS_BASE+0x1fa6bb00>
    1adc:	533b0000 	teqpl	fp, #0
    1ae0:	3b00001a 	blcc	1b50 <__Stack_Size+0x1750>
    1ae4:	00001abc 			; <UNDEFINED> instruction: 0x00001abc
    1ae8:	08903c00 	ldmeq	r0, {sl, fp, ip, sp}
    1aec:	e5080000 	str	r0, [r8, #-0]
    1af0:	00001b04 	andeq	r1, r0, r4, lsl #22
    1af4:	001a533b 	andseq	r5, sl, fp, lsr r3
    1af8:	00533b00 	subseq	r3, r3, r0, lsl #22
    1afc:	eb3b0000 	bl	ec1b04 <__Stack_Size+0xec1704>
    1b00:	00000000 	andeq	r0, r0, r0
    1b04:	00027a3c 	andeq	r7, r2, ip, lsr sl
    1b08:	1ae40800 	bne	ff903b10 <SCS_BASE+0x1f8f5b10>
    1b0c:	3b00001b 	blcc	1b80 <__Stack_Size+0x1780>
    1b10:	00001a53 	andeq	r1, r0, r3, asr sl
    1b14:	0000eb3b 	andeq	lr, r0, fp, lsr fp
    1b18:	a43e0000 	ldrtge	r0, [lr], #-0
    1b1c:	04000004 	streq	r0, [r0], #-4
    1b20:	023a3cb8 	eorseq	r3, sl, #184, 24	; 0xb800
    1b24:	c9040000 	stmdbgt	r4, {}	; <UNPREDICTABLE>
    1b28:	00001b32 	andeq	r1, r0, r2, lsr fp
    1b2c:	0000533b 	andeq	r5, r0, fp, lsr r3
    1b30:	2a3d0000 	bcs	f41b38 <__Stack_Size+0xf41738>
    1b34:	0400000c 	streq	r0, [r0], #-12
    1b38:	00049cba 			; <UNDEFINED> instruction: 0x00049cba
    1b3c:	001b4700 	andseq	r4, fp, r0, lsl #14
    1b40:	00413b00 	subeq	r3, r1, r0, lsl #22
    1b44:	3e000000 	cdpcc	0, 0, cr0, cr0, cr0, {0}
    1b48:	00000614 	andeq	r0, r0, r4, lsl r6
    1b4c:	0a3ab904 	beq	eaff64 <__Stack_Size+0xeafb64>
    1b50:	07000005 	streq	r0, [r0, -r5]
    1b54:	1b6502b0 	blne	194261c <__Stack_Size+0x194221c>
    1b58:	e23b0000 	eors	r0, fp, #0
    1b5c:	3b000019 	blcc	1bc8 <__Stack_Size+0x17c8>
    1b60:	000000eb 	andeq	r0, r0, fp, ror #1
    1b64:	09763e00 	ldmdbeq	r6!, {r9, sl, fp, ip, sp}^
    1b68:	480a0000 	stmdami	sl, {}	; <UNPREDICTABLE>
    1b6c:	00074f3c 	andeq	r4, r7, ip, lsr pc
    1b70:	82e20500 	rschi	r0, r2, #0, 10
    1b74:	3b00001b 	blcc	1be8 <__Stack_Size+0x17e8>
    1b78:	00001b82 	andeq	r1, r0, r2, lsl #23
    1b7c:	0000533b 	andeq	r5, r0, fp, lsr r3
    1b80:	04110000 	ldreq	r0, [r1], #-0
    1b84:	00000182 	andeq	r0, r0, r2, lsl #3
    1b88:	00036c3c 	andeq	r6, r3, ip, lsr ip
    1b8c:	9ee10500 	cdpls	5, 14, cr0, cr1, cr0, {0}
    1b90:	3b00001b 	blcc	1c04 <__Stack_Size+0x1804>
    1b94:	00001b82 	andeq	r1, r0, r2, lsl #23
    1b98:	0000533b 	andeq	r5, r0, fp, lsr r3
    1b9c:	9d3f0000 	ldcls	0, cr0, [pc, #-0]	; 1ba4 <__Stack_Size+0x17a4>
    1ba0:	06000001 	streq	r0, [r0], -r1
    1ba4:	b43e0110 	ldrtlt	r0, [lr], #-272	; 0x110
    1ba8:	0c000000 	stceq	0, cr0, [r0], {-0}
    1bac:	05ce3cfd 	strbeq	r3, [lr, #3325]	; 0xcfd
    1bb0:	fe0c0000 	cdp2	0, 0, cr0, cr12, cr0, {0}
    1bb4:	00001bbe 			; <UNDEFINED> instruction: 0x00001bbe
    1bb8:	0000413b 	andeq	r4, r0, fp, lsr r1
    1bbc:	4f400000 	svcmi	0x00400000
    1bc0:	0c000002 	stceq	0, cr0, [r0], {2}
    1bc4:	00010bff 	strdeq	r0, [r1], -pc	; <UNPREDICTABLE>
    1bc8:	0b613a00 	bleq	18503d0 <__Stack_Size+0x184ffd0>
    1bcc:	120c0000 	andne	r0, ip, #0
    1bd0:	001be001 	andseq	lr, fp, r1
    1bd4:	00413b00 	subeq	r3, r1, r0, lsl #22
    1bd8:	eb3b0000 	bl	ec1be0 <__Stack_Size+0xec17e0>
    1bdc:	00000000 	andeq	r0, r0, r0
    1be0:	0005633a 	andeq	r6, r5, sl, lsr r3
    1be4:	01130c00 	tsteq	r3, r0, lsl #24
    1be8:	00001bf7 	strdeq	r1, [r0], -r7
    1bec:	0000413b 	andeq	r4, r0, fp, lsr r1
    1bf0:	00eb3b00 	rsceq	r3, fp, r0, lsl #22
    1bf4:	3c000000 	stccc	0, cr0, [r0], {-0}
    1bf8:	000001cb 	andeq	r0, r0, fp, asr #3
    1bfc:	1c08b504 	cfstr32ne	mvfx11, [r8], {4}
    1c00:	413b0000 	teqmi	fp, r0
    1c04:	00000000 	andeq	r0, r0, r0
    1c08:	0007713c 	andeq	r7, r7, ip, lsr r1
    1c0c:	19b30400 	ldmibne	r3!, {sl}
    1c10:	3b00001c 	blcc	1c88 <__Stack_Size+0x1888>
    1c14:	00000041 	andeq	r0, r0, r1, asr #32
    1c18:	06be3a00 	ldrteq	r3, [lr], r0, lsl #20
    1c1c:	060c0000 	streq	r0, [ip], -r0
    1c20:	001c2b01 	andseq	r2, ip, r1, lsl #22
    1c24:	00413b00 	subeq	r3, r1, r0, lsl #22
    1c28:	3a000000 	bcc	1c30 <__Stack_Size+0x1830>
    1c2c:	000001f5 	strdeq	r0, [r0], -r5
    1c30:	3d01080c 	stccc	8, cr0, [r1, #-48]	; 0xffffffd0
    1c34:	3b00001c 	blcc	1cac <__Stack_Size+0x18ac>
    1c38:	00000041 	andeq	r0, r0, r1, asr #32
    1c3c:	06ee3a00 	strbteq	r3, [lr], r0, lsl #20
    1c40:	070c0000 	streq	r0, [ip, -r0]
    1c44:	001c4f01 	andseq	r4, ip, r1, lsl #30
    1c48:	00413b00 	subeq	r3, r1, r0, lsl #22
    1c4c:	3a000000 	bcc	1c54 <__Stack_Size+0x1854>
    1c50:	0000016f 	andeq	r0, r0, pc, ror #2
    1c54:	6601020c 	strvs	r0, [r1], -ip, lsl #4
    1c58:	3b00001c 	blcc	1cd0 <__Stack_Size+0x18d0>
    1c5c:	00000041 	andeq	r0, r0, r1, asr #32
    1c60:	0000413b 	andeq	r4, r0, fp, lsr r1
    1c64:	9d3a0000 	ldcls	0, cr0, [sl, #-0]
    1c68:	0c00000b 	stceq	0, cr0, [r0], {11}
    1c6c:	1c780103 	ldfnee	f0, [r8], #-12
    1c70:	eb3b0000 	bl	ec1c78 <__Stack_Size+0xec1878>
    1c74:	00000000 	andeq	r0, r0, r0
    1c78:	0007b141 	andeq	fp, r7, r1, asr #2
    1c7c:	01190c00 	tsteq	r9, r0, lsl #24
    1c80:	000000cb 	andeq	r0, r0, fp, asr #1
    1c84:	00001c8e 	andeq	r1, r0, lr, lsl #25
    1c88:	0000653b 	andeq	r6, r0, fp, lsr r5
    1c8c:	183a0000 	ldmdane	sl!, {}	; <UNPREDICTABLE>
    1c90:	0c000000 	stceq	0, cr0, [r0], {-0}
    1c94:	1ca00104 	stfnes	f0, [r0], #16
    1c98:	413b0000 	teqmi	fp, r0
    1c9c:	00000000 	andeq	r0, r0, r0
    1ca0:	0007a03a 	andeq	sl, r7, sl, lsr r0
    1ca4:	010a0c00 	tsteq	sl, r0, lsl #24
    1ca8:	00001cb2 			; <UNDEFINED> instruction: 0x00001cb2
    1cac:	0000413b 	andeq	r4, r0, fp, lsr r1
    1cb0:	2d420000 	stclcs	0, cr0, [r2, #-0]
    1cb4:	0c000009 	stceq	0, cr0, [r0], {9}
    1cb8:	00650105 	rsbeq	r0, r5, r5, lsl #2
    1cbc:	eb3c0000 	bl	f01cc4 <__Stack_Size+0xf018c4>
    1cc0:	05000001 	streq	r0, [r0, #-1]
    1cc4:	001cd4db 			; <UNDEFINED> instruction: 0x001cd4db
    1cc8:	1b823b00 	blne	fe0908d0 <SCS_BASE+0x1e0828d0>
    1ccc:	d43b0000 	ldrtle	r0, [fp], #-0
    1cd0:	0000001c 	andeq	r0, r0, ip, lsl r0
    1cd4:	053f0411 	ldreq	r0, [pc, #-1041]!	; 18cb <__Stack_Size+0x14cb>
    1cd8:	9a3c0000 	bls	f01ce0 <__Stack_Size+0xf018e0>
    1cdc:	05000003 	streq	r0, [r0, #-3]
    1ce0:	001cf0e8 	andseq	pc, ip, r8, ror #1
    1ce4:	00413b00 	subeq	r3, r1, r0, lsl #22
    1ce8:	eb3b0000 	bl	ec1cf0 <__Stack_Size+0xec18f0>
    1cec:	00000000 	andeq	r0, r0, r0
    1cf0:	0005853a 	andeq	r8, r5, sl, lsr r5
    1cf4:	010f0600 	tsteq	pc, r0, lsl #12
    1cf8:	00001d07 	andeq	r1, r0, r7, lsl #26
    1cfc:	0000413b 	andeq	r4, r0, fp, lsr r1
    1d00:	00413b00 	subeq	r3, r1, r0, lsl #22
    1d04:	3c000000 	stccc	0, cr0, [r0], {-0}
    1d08:	00000bdf 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    1d0c:	1d18ff06 	ldcne	15, cr15, [r8, #-24]	; 0xffffffe8
    1d10:	413b0000 	teqmi	fp, r0
    1d14:	00000000 	andeq	r0, r0, r0
    1d18:	0006fe3a 	andeq	pc, r6, sl, lsr lr	; <UNPREDICTABLE>
    1d1c:	01000600 	tsteq	r0, r0, lsl #12
    1d20:	00001d2a 	andeq	r1, r0, sl, lsr #26
    1d24:	001d2a3b 	andseq	r2, sp, fp, lsr sl
    1d28:	04110000 	ldreq	r0, [r1], #-0
    1d2c:	00000583 	andeq	r0, r0, r3, lsl #11
    1d30:	000a463c 	andeq	r4, sl, ip, lsr r6
    1d34:	41380b00 	teqmi	r8, r0, lsl #22
    1d38:	3b00001d 	blcc	1db4 <__Stack_Size+0x19b4>
    1d3c:	00000041 	andeq	r0, r0, r1, asr #32
    1d40:	078f3c00 	streq	r3, [pc, r0, lsl #24]
    1d44:	3a0b0000 	bcc	2c1d4c <__Stack_Size+0x2c194c>
    1d48:	00001d52 	andeq	r1, r0, r2, asr sp
    1d4c:	0000eb3b 	andeq	lr, r0, fp, lsr fp
    1d50:	333c0000 	teqcc	ip, #0
    1d54:	0d000003 	stceq	0, cr0, [r0, #-12]
    1d58:	001d633c 	andseq	r6, sp, ip, lsr r3
    1d5c:	00533b00 	subseq	r3, r3, r0, lsl #22
    1d60:	3c000000 	stccc	0, cr0, [r0], {-0}
    1d64:	0000068d 	andeq	r0, r0, sp, lsl #13
    1d68:	1d743d0d 	ldclne	13, cr3, [r4, #-52]!	; 0xffffffcc
    1d6c:	653b0000 	ldrvs	r0, [fp, #-0]!
    1d70:	00000000 	andeq	r0, r0, r0
    1d74:	00065d3c 	andeq	r5, r6, ip, lsr sp
    1d78:	853e0d00 	ldrhi	r0, [lr, #-3328]!	; 0xd00
    1d7c:	3b00001d 	blcc	1df8 <__Stack_Size+0x19f8>
    1d80:	00000053 	andeq	r0, r0, r3, asr r0
    1d84:	03853e00 	orreq	r3, r5, #0, 28
    1d88:	190e0000 	stmdbne	lr, {}	; <UNPREDICTABLE>
    1d8c:	0004b13d 	andeq	fp, r4, sp, lsr r1
    1d90:	65dd0500 	ldrbvs	r0, [sp, #1280]	; 0x500
    1d94:	a6000000 	strge	r0, [r0], -r0
    1d98:	3b00001d 	blcc	1e14 <__Stack_Size+0x1a14>
    1d9c:	00001b82 	andeq	r1, r0, r2, lsl #23
    1da0:	0000533b 	andeq	r5, r0, fp, lsr r3
    1da4:	8f3f0000 	svchi	0x003f0000
    1da8:	0c000009 	stceq	0, cr0, [r0], {9}
    1dac:	6540011a 	strbvs	r0, [r0, #-282]	; 0x11a
    1db0:	0a000002 	beq	1dc0 <__Stack_Size+0x19c0>
    1db4:	00065f45 	andeq	r5, r6, r5, asr #30
    1db8:	09c10000 	stmibeq	r1, {}^	; <UNPREDICTABLE>
    1dbc:	00040000 	andeq	r0, r4, r0
    1dc0:	000003d7 	ldrdeq	r0, [r0], -r7
    1dc4:	00290104 	eoreq	r0, r9, r4, lsl #2
    1dc8:	38010000 	stmdacc	r1, {}	; <UNPREDICTABLE>
    1dcc:	c200000d 	andgt	r0, r0, #13
    1dd0:	f8000003 			; <UNDEFINED> instruction: 0xf8000003
    1dd4:	00000000 	andeq	r0, r0, r0
    1dd8:	b2000000 	andlt	r0, r0, #0
    1ddc:	02000005 	andeq	r0, r0, #5
    1de0:	08570504 	ldmdaeq	r7, {r2, r8, sl}^
    1de4:	02020000 	andeq	r0, r2, #0
    1de8:	00082905 	andeq	r2, r8, r5, lsl #18
    1dec:	06010200 	streq	r0, [r1], -r0, lsl #4
    1df0:	00000a10 	andeq	r0, r0, r0, lsl sl
    1df4:	32337503 	eorscc	r7, r3, #12582912	; 0xc00000
    1df8:	45270200 	strmi	r0, [r7, #-512]!	; 0x200
    1dfc:	02000000 	andeq	r0, r0, #0
    1e00:	09640704 	stmdbeq	r4!, {r2, r8, r9, sl}^
    1e04:	75030000 	strvc	r0, [r3, #-0]
    1e08:	02003631 	andeq	r3, r0, #51380224	; 0x3100000
    1e0c:	00005728 	andeq	r5, r0, r8, lsr #14
    1e10:	07020200 	streq	r0, [r2, -r0, lsl #4]
    1e14:	00000c09 	andeq	r0, r0, r9, lsl #24
    1e18:	00387503 	eorseq	r7, r8, r3, lsl #10
    1e1c:	00682902 	rsbeq	r2, r8, r2, lsl #18
    1e20:	01020000 	mrseq	r0, (UNDEF: 2)
    1e24:	000a0e08 	andeq	r0, sl, r8, lsl #28
    1e28:	04750400 	ldrbteq	r0, [r5], #-1024	; 0x400
    1e2c:	2f020000 	svccs	0x00020000
    1e30:	0000007a 	andeq	r0, r0, sl, ror r0
    1e34:	00004505 	andeq	r4, r0, r5, lsl #10
    1e38:	02ca0400 	sbceq	r0, sl, #0, 8
    1e3c:	30020000 	andcc	r0, r2, r0
    1e40:	0000008a 	andeq	r0, r0, sl, lsl #1
    1e44:	00005705 	andeq	r5, r0, r5, lsl #14
    1e48:	02010600 	andeq	r0, r1, #0, 12
    1e4c:	0000a43c 	andeq	sl, r0, ip, lsr r4
    1e50:	1ec30700 	cdpne	7, 12, cr0, cr3, cr0, {0}
    1e54:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    1e58:	00544553 	subseq	r4, r4, r3, asr r5
    1e5c:	1b040001 	blne	101e68 <__Stack_Size+0x101a68>
    1e60:	02000025 	andeq	r0, r0, #37	; 0x25
    1e64:	00008f3c 	andeq	r8, r0, ip, lsr pc
    1e68:	07040200 	streq	r0, [r4, -r0, lsl #4]
    1e6c:	0000095b 	andeq	r0, r0, fp, asr r9
    1e70:	0b035009 	bleq	d5e9c <__Stack_Size+0xd5a9c>
    1e74:	0002c702 	andeq	ip, r2, r2, lsl #14
    1e78:	52430a00 	subpl	r0, r3, #0, 20
    1e7c:	0d030031 	stceq	0, cr0, [r3, #-196]	; 0xffffff3c
    1e80:	00007f02 	andeq	r7, r0, r2, lsl #30
    1e84:	e30b0000 	movw	r0, #45056	; 0xb000
    1e88:	03000007 	movweq	r0, #7
    1e8c:	004c020e 	subeq	r0, ip, lr, lsl #4
    1e90:	0a020000 	beq	81e98 <__Stack_Size+0x81a98>
    1e94:	00325243 	eorseq	r5, r2, r3, asr #4
    1e98:	7f020f03 	svcvc	0x00020f03
    1e9c:	04000000 	streq	r0, [r0], #-0
    1ea0:	0007ed0b 	andeq	lr, r7, fp, lsl #26
    1ea4:	02100300 	andseq	r0, r0, #0, 6
    1ea8:	0000004c 	andeq	r0, r0, ip, asr #32
    1eac:	05c90b06 	strbeq	r0, [r9, #2822]	; 0xb06
    1eb0:	11030000 	mrsne	r0, (UNDEF: 3)
    1eb4:	00007f02 	andeq	r7, r0, r2, lsl #30
    1eb8:	f70b0800 			; <UNDEFINED> instruction: 0xf70b0800
    1ebc:	03000007 	movweq	r0, #7
    1ec0:	004c0212 	subeq	r0, ip, r2, lsl r2
    1ec4:	0b0a0000 	bleq	281ecc <__Stack_Size+0x281acc>
    1ec8:	00000493 	muleq	r0, r3, r4
    1ecc:	7f021303 	svcvc	0x00021303
    1ed0:	0c000000 	stceq	0, cr0, [r0], {-0}
    1ed4:	0008010b 	andeq	r0, r8, fp, lsl #2
    1ed8:	02140300 	andseq	r0, r4, #0, 6
    1edc:	0000004c 	andeq	r0, r0, ip, asr #32
    1ee0:	52530a0e 	subspl	r0, r3, #57344	; 0xe000
    1ee4:	02150300 	andseq	r0, r5, #0, 6
    1ee8:	0000007f 	andeq	r0, r0, pc, ror r0
    1eec:	080b0b10 	stmdaeq	fp, {r4, r8, r9, fp}
    1ef0:	16030000 	strne	r0, [r3], -r0
    1ef4:	00004c02 	andeq	r4, r0, r2, lsl #24
    1ef8:	450a1200 	strmi	r1, [sl, #-512]	; 0x200
    1efc:	03005247 	movweq	r5, #583	; 0x247
    1f00:	007f0217 	rsbseq	r0, pc, r7, lsl r2	; <UNPREDICTABLE>
    1f04:	0b140000 	bleq	501f0c <__Stack_Size+0x501b0c>
    1f08:	00000815 	andeq	r0, r0, r5, lsl r8
    1f0c:	4c021803 	stcmi	8, cr1, [r2], {3}
    1f10:	16000000 	strne	r0, [r0], -r0
    1f14:	0002fe0b 	andeq	pc, r2, fp, lsl #28
    1f18:	02190300 	andseq	r0, r9, #0, 6
    1f1c:	0000007f 	andeq	r0, r0, pc, ror r0
    1f20:	081f0b18 	ldmdaeq	pc, {r3, r4, r8, r9, fp}	; <UNPREDICTABLE>
    1f24:	1a030000 	bne	c1f2c <__Stack_Size+0xc1b2c>
    1f28:	00004c02 	andeq	r4, r0, r2, lsl #24
    1f2c:	040b1a00 	streq	r1, [fp], #-2560	; 0xa00
    1f30:	03000003 	movweq	r0, #3
    1f34:	007f021b 	rsbseq	r0, pc, fp, lsl r2	; <UNPREDICTABLE>
    1f38:	0b1c0000 	bleq	701f40 <__Stack_Size+0x701b40>
    1f3c:	00000c7c 	andeq	r0, r0, ip, ror ip
    1f40:	4c021c03 	stcmi	12, cr1, [r2], {3}
    1f44:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
    1f48:	0005430b 	andeq	r4, r5, fp, lsl #6
    1f4c:	021d0300 	andseq	r0, sp, #0, 6
    1f50:	0000007f 	andeq	r0, r0, pc, ror r0
    1f54:	08330b20 	ldmdaeq	r3!, {r5, r8, r9, fp}
    1f58:	1e030000 	cdpne	0, 0, cr0, cr3, cr0, {0}
    1f5c:	00004c02 	andeq	r4, r0, r2, lsl #24
    1f60:	430a2200 	movwmi	r2, #41472	; 0xa200
    1f64:	0300544e 	movweq	r5, #1102	; 0x44e
    1f68:	007f021f 	rsbseq	r0, pc, pc, lsl r2	; <UNPREDICTABLE>
    1f6c:	0b240000 	bleq	901f74 <__Stack_Size+0x901b74>
    1f70:	0000083d 	andeq	r0, r0, sp, lsr r8
    1f74:	4c022003 	stcmi	0, cr2, [r2], {3}
    1f78:	26000000 	strcs	r0, [r0], -r0
    1f7c:	4353500a 	cmpmi	r3, #10
    1f80:	02210300 	eoreq	r0, r1, #0, 6
    1f84:	0000007f 	andeq	r0, r0, pc, ror r0
    1f88:	0aa60b28 	beq	fe984c30 <SCS_BASE+0x1e976c30>
    1f8c:	22030000 	andcs	r0, r3, #0
    1f90:	00004c02 	andeq	r4, r0, r2, lsl #24
    1f94:	410a2a00 	tstmi	sl, r0, lsl #20
    1f98:	03005252 	movweq	r5, #594	; 0x252
    1f9c:	007f0223 	rsbseq	r0, pc, r3, lsr #4
    1fa0:	0b2c0000 	bleq	b01fa8 <__Stack_Size+0xb01ba8>
    1fa4:	00000ab1 			; <UNDEFINED> instruction: 0x00000ab1
    1fa8:	4c022403 	cfstrsmi	mvf2, [r2], {3}
    1fac:	2e000000 	cdpcs	0, 0, cr0, cr0, cr0, {0}
    1fb0:	5243520a 	subpl	r5, r3, #-1610612736	; 0xa0000000
    1fb4:	02250300 	eoreq	r0, r5, #0, 6
    1fb8:	0000007f 	andeq	r0, r0, pc, ror r0
    1fbc:	0abc0b30 	beq	fef04c84 <SCS_BASE+0x1eef6c84>
    1fc0:	26030000 	strcs	r0, [r3], -r0
    1fc4:	00004c02 	andeq	r4, r0, r2, lsl #24
    1fc8:	ea0b3200 	b	2ce7d0 <__Stack_Size+0x2ce3d0>
    1fcc:	03000002 	movweq	r0, #2
    1fd0:	007f0227 	rsbseq	r0, pc, r7, lsr #4
    1fd4:	0b340000 	bleq	d01fdc <__Stack_Size+0xd01bdc>
    1fd8:	00000ac7 	andeq	r0, r0, r7, asr #21
    1fdc:	4c022803 	stcmi	8, cr2, [r2], {3}
    1fe0:	36000000 	strcc	r0, [r0], -r0
    1fe4:	0002ef0b 	andeq	lr, r2, fp, lsl #30
    1fe8:	02290300 	eoreq	r0, r9, #0, 6
    1fec:	0000007f 	andeq	r0, r0, pc, ror r0
    1ff0:	0ad20b38 	beq	ff484cd8 <SCS_BASE+0x1f476cd8>
    1ff4:	2a030000 	bcs	c1ffc <__Stack_Size+0xc1bfc>
    1ff8:	00004c02 	andeq	r4, r0, r2, lsl #24
    1ffc:	f40b3a00 	vst1.8	{d3-d4}, [fp], r0
    2000:	03000002 	movweq	r0, #2
    2004:	007f022b 	rsbseq	r0, pc, fp, lsr #4
    2008:	0b3c0000 	bleq	f02010 <__Stack_Size+0xf01c10>
    200c:	00000add 	ldrdeq	r0, [r0], -sp
    2010:	4c022c03 	stcmi	12, cr2, [r2], {3}
    2014:	3e000000 	cdpcc	0, 0, cr0, cr0, cr0, {0}
    2018:	0002f90b 	andeq	pc, r2, fp, lsl #18
    201c:	022d0300 	eoreq	r0, sp, #0, 6
    2020:	0000007f 	andeq	r0, r0, pc, ror r0
    2024:	0ae80b40 	beq	ffa04d2c <SCS_BASE+0x1f9f6d2c>
    2028:	2e030000 	cdpcs	0, 0, cr0, cr3, cr0, {0}
    202c:	00004c02 	andeq	r4, r0, r2, lsl #24
    2030:	c50b4200 	strgt	r4, [fp, #-512]	; 0x200
    2034:	03000002 	movweq	r0, #2
    2038:	007f022f 	rsbseq	r0, pc, pc, lsr #4
    203c:	0b440000 	bleq	1102044 <__Stack_Size+0x1101c44>
    2040:	00000af3 	strdeq	r0, [r0], -r3
    2044:	4c023003 	stcmi	0, cr3, [r2], {3}
    2048:	46000000 	strmi	r0, [r0], -r0
    204c:	5243440a 	subpl	r4, r3, #167772160	; 0xa000000
    2050:	02310300 	eorseq	r0, r1, #0, 6
    2054:	0000007f 	andeq	r0, r0, pc, ror r0
    2058:	0afe0b48 	beq	fff84d80 <SCS_BASE+0x1ff76d80>
    205c:	32030000 	andcc	r0, r3, #0
    2060:	00004c02 	andeq	r4, r0, r2, lsl #24
    2064:	600b4a00 	andvs	r4, fp, r0, lsl #20
    2068:	03000008 	movweq	r0, #8
    206c:	007f0233 	rsbseq	r0, pc, r3, lsr r2	; <UNPREDICTABLE>
    2070:	0b4c0000 	bleq	1302078 <__Stack_Size+0x1301c78>
    2074:	00000b09 	andeq	r0, r0, r9, lsl #22
    2078:	4c023403 	cfstrsmi	mvf3, [r2], {3}
    207c:	4e000000 	cdpmi	0, 0, cr0, cr0, cr0, {0}
    2080:	026e0c00 	rsbeq	r0, lr, #0, 24
    2084:	35030000 	strcc	r0, [r3, #-0]
    2088:	0000b602 	andeq	fp, r0, r2, lsl #12
    208c:	031c0900 	tsteq	ip, #0, 18
    2090:	03910238 	orrseq	r0, r1, #56, 4	; 0x80000003
    2094:	530a0000 	movwpl	r0, #40960	; 0xa000
    2098:	3a030052 	bcc	c21e8 <__Stack_Size+0xc1de8>
    209c:	00007f02 	andeq	r7, r0, r2, lsl #30
    20a0:	e30b0000 	movw	r0, #45056	; 0xb000
    20a4:	03000007 	movweq	r0, #7
    20a8:	004c023b 	subeq	r0, ip, fp, lsr r2
    20ac:	0a020000 	beq	820b4 <__Stack_Size+0x81cb4>
    20b0:	03005244 	movweq	r5, #580	; 0x244
    20b4:	007f023c 	rsbseq	r0, pc, ip, lsr r2	; <UNPREDICTABLE>
    20b8:	0b040000 	bleq	1020c0 <__Stack_Size+0x101cc0>
    20bc:	000007ed 	andeq	r0, r0, sp, ror #15
    20c0:	4c023d03 	stcmi	13, cr3, [r2], {3}
    20c4:	06000000 	streq	r0, [r0], -r0
    20c8:	5252420a 	subspl	r4, r2, #-1610612736	; 0xa0000000
    20cc:	023e0300 	eorseq	r0, lr, #0, 6
    20d0:	0000007f 	andeq	r0, r0, pc, ror r0
    20d4:	07f70b08 	ldrbeq	r0, [r7, r8, lsl #22]!
    20d8:	3f030000 	svccc	0x00030000
    20dc:	00004c02 	andeq	r4, r0, r2, lsl #24
    20e0:	430a0a00 	movwmi	r0, #43520	; 0xaa00
    20e4:	03003152 	movweq	r3, #338	; 0x152
    20e8:	007f0240 	rsbseq	r0, pc, r0, asr #4
    20ec:	0b0c0000 	bleq	3020f4 <__Stack_Size+0x301cf4>
    20f0:	00000801 	andeq	r0, r0, r1, lsl #16
    20f4:	4c024103 	stfmis	f4, [r2], {3}
    20f8:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    20fc:	3252430a 	subscc	r4, r2, #671088640	; 0x28000000
    2100:	02420300 	subeq	r0, r2, #0, 6
    2104:	0000007f 	andeq	r0, r0, pc, ror r0
    2108:	080b0b10 	stmdaeq	fp, {r4, r8, r9, fp}
    210c:	43030000 	movwmi	r0, #12288	; 0x3000
    2110:	00004c02 	andeq	r4, r0, r2, lsl #24
    2114:	430a1200 	movwmi	r1, #41472	; 0xa200
    2118:	03003352 	movweq	r3, #850	; 0x352
    211c:	007f0244 	rsbseq	r0, pc, r4, asr #4
    2120:	0b140000 	bleq	502128 <__Stack_Size+0x501d28>
    2124:	00000815 	andeq	r0, r0, r5, lsl r8
    2128:	4c024503 	cfstr32mi	mvfx4, [r2], {3}
    212c:	16000000 	strne	r0, [r0], -r0
    2130:	00024a0b 	andeq	r4, r2, fp, lsl #20
    2134:	02460300 	subeq	r0, r6, #0, 6
    2138:	0000007f 	andeq	r0, r0, pc, ror r0
    213c:	081f0b18 	ldmdaeq	pc, {r3, r4, r8, r9, fp}	; <UNPREDICTABLE>
    2140:	47030000 	strmi	r0, [r3, -r0]
    2144:	00004c02 	andeq	r4, r0, r2, lsl #24
    2148:	0c001a00 	stceq	10, cr1, [r0], {-0}
    214c:	000004c7 	andeq	r0, r0, r7, asr #9
    2150:	d3024803 	movwle	r4, #10243	; 0x2803
    2154:	0d000002 	stceq	0, cr0, [r0, #-8]
    2158:	00000f8e 	andeq	r0, r0, lr, lsl #31
    215c:	0b202901 	bleq	80c568 <__Stack_Size+0x80c168>
    2160:	00020800 	andeq	r0, r2, r0, lsl #16
    2164:	9c010000 	stcls	0, cr0, [r1], {-0}
    2168:	000f5b0d 	andeq	r5, pc, sp, lsl #22
    216c:	22350100 	eorscs	r0, r5, #0, 2
    2170:	0208000b 	andeq	r0, r8, #11
    2174:	01000000 	mrseq	r0, (UNDEF: 0)
    2178:	12320d9c 	eorsne	r0, r2, #156, 26	; 0x2700
    217c:	44010000 	strmi	r0, [r1], #-0
    2180:	08000b24 	stmdaeq	r0, {r2, r5, r8, r9, fp}
    2184:	00000002 	andeq	r0, r0, r2
    2188:	b40d9c01 	strlt	r9, [sp], #-3073	; 0xc01
    218c:	0100000f 	tsteq	r0, pc
    2190:	000b2651 	andeq	r2, fp, r1, asr r6
    2194:	00000208 	andeq	r0, r0, r8, lsl #4
    2198:	0d9c0100 	ldfeqs	f0, [ip]
    219c:	00000eeb 	andeq	r0, r0, fp, ror #29
    21a0:	0b285e01 	bleq	a199ac <__Stack_Size+0xa195ac>
    21a4:	00020800 	andeq	r0, r2, r0, lsl #16
    21a8:	9c010000 	stcls	0, cr0, [r1], {-0}
    21ac:	0010bb0d 	andseq	fp, r0, sp, lsl #22
    21b0:	2a6b0100 	bcs	1ac25b8 <__Stack_Size+0x1ac21b8>
    21b4:	0208000b 	andeq	r0, r8, #11
    21b8:	01000000 	mrseq	r0, (UNDEF: 0)
    21bc:	115c0d9c 			; <UNDEFINED> instruction: 0x115c0d9c
    21c0:	76010000 	strvc	r0, [r1], -r0
    21c4:	08000b2c 	stmdaeq	r0, {r2, r3, r5, r8, r9, fp}
    21c8:	00000002 	andeq	r0, r0, r2
    21cc:	300d9c01 	andcc	r9, sp, r1, lsl #24
    21d0:	0100000d 	tsteq	r0, sp
    21d4:	000b2e81 	andeq	r2, fp, r1, lsl #29
    21d8:	00000208 	andeq	r0, r0, r8, lsl #4
    21dc:	0d9c0100 	ldfeqs	f0, [ip]
    21e0:	00000f4c 	andeq	r0, r0, ip, asr #30
    21e4:	0b308c01 	bleq	c251f0 <__Stack_Size+0xc24df0>
    21e8:	00140800 	andseq	r0, r4, r0, lsl #16
    21ec:	9c010000 	stcls	0, cr0, [r1], {-0}
    21f0:	000f7e0d 	andeq	r7, pc, sp, lsl #28
    21f4:	449f0100 	ldrmi	r0, [pc], #256	; 21fc <__Stack_Size+0x1dfc>
    21f8:	0208000b 	andeq	r0, r8, #11
    21fc:	01000000 	mrseq	r0, (UNDEF: 0)
    2200:	12550d9c 	subsne	r0, r5, #156, 26	; 0x2700
    2204:	aa010000 	bge	4220c <__Stack_Size+0x41e0c>
    2208:	08000b46 	stmdaeq	r0, {r1, r2, r6, r8, r9, fp}
    220c:	00000002 	andeq	r0, r0, r2
    2210:	260d9c01 	strcs	r9, [sp], -r1, lsl #24
    2214:	01000010 	tsteq	r0, r0, lsl r0
    2218:	000b48b5 			; <UNDEFINED> instruction: 0x000b48b5
    221c:	00000208 	andeq	r0, r0, r8, lsl #4
    2220:	0d9c0100 	ldfeqs	f0, [ip]
    2224:	000010c8 	andeq	r1, r0, r8, asr #1
    2228:	0b4ac001 	bleq	12b2234 <__Stack_Size+0x12b1e34>
    222c:	00020800 	andeq	r0, r2, r0, lsl #16
    2230:	9c010000 	stcls	0, cr0, [r1], {-0}
    2234:	0011250d 	andseq	r2, r1, sp, lsl #10
    2238:	4ccb0100 	stfmie	f0, [fp], {0}
    223c:	0208000b 	andeq	r0, r8, #11
    2240:	01000000 	mrseq	r0, (UNDEF: 0)
    2244:	11ad0d9c 			; <UNDEFINED> instruction: 0x11ad0d9c
    2248:	d6010000 	strle	r0, [r1], -r0
    224c:	08000b4e 	stmdaeq	r0, {r1, r2, r3, r6, r8, r9, fp}
    2250:	00000002 	andeq	r0, r0, r2
    2254:	c30d9c01 	movwgt	r9, #56321	; 0xdc01
    2258:	0100000d 	tsteq	r0, sp
    225c:	000b50e1 	andeq	r5, fp, r1, ror #1
    2260:	00000208 	andeq	r0, r0, r8, lsl #4
    2264:	0d9c0100 	ldfeqs	f0, [ip]
    2268:	00001080 	andeq	r1, r0, r0, lsl #1
    226c:	0b52ec01 	bleq	14bd278 <__Stack_Size+0x14bce78>
    2270:	00020800 	andeq	r0, r2, r0, lsl #16
    2274:	9c010000 	stcls	0, cr0, [r1], {-0}
    2278:	0011d50d 	andseq	sp, r1, sp, lsl #10
    227c:	54f70100 	ldrbtpl	r0, [r7], #256	; 0x100
    2280:	0208000b 	andeq	r0, r8, #11
    2284:	01000000 	mrseq	r0, (UNDEF: 0)
    2288:	0e7b0e9c 	mrceq	14, 3, r0, cr11, cr12, {4}
    228c:	02010000 	andeq	r0, r1, #0
    2290:	000b5601 	andeq	r5, fp, r1, lsl #12
    2294:	00000208 	andeq	r0, r0, r8, lsl #4
    2298:	0e9c0100 	fmleqe	f0, f4, f0
    229c:	00001050 	andeq	r1, r0, r0, asr r0
    22a0:	58010d01 	stmdapl	r1, {r0, r8, sl, fp}
    22a4:	0208000b 	andeq	r0, r8, #11
    22a8:	01000000 	mrseq	r0, (UNDEF: 0)
    22ac:	11bc0e9c 			; <UNDEFINED> instruction: 0x11bc0e9c
    22b0:	18010000 	stmdane	r1, {}	; <UNPREDICTABLE>
    22b4:	00000001 	andeq	r0, r0, r1
    22b8:	00000200 	andeq	r0, r0, r0, lsl #4
    22bc:	0e9c0100 	fmleqe	f0, f4, f0
    22c0:	00000e2e 	andeq	r0, r0, lr, lsr #28
    22c4:	00012301 	andeq	r2, r1, r1, lsl #6
    22c8:	02000000 	andeq	r0, r0, #0
    22cc:	01000000 	mrseq	r0, (UNDEF: 0)
    22d0:	0fec0e9c 	svceq	0x00ec0e9c
    22d4:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
    22d8:	00000001 	andeq	r0, r0, r1
    22dc:	00000200 	andeq	r0, r0, r0, lsl #4
    22e0:	0e9c0100 	fmleqe	f0, f4, f0
    22e4:	00001194 	muleq	r0, r4, r1
    22e8:	00013901 	andeq	r3, r1, r1, lsl #18
    22ec:	02000000 	andeq	r0, r0, #0
    22f0:	01000000 	mrseq	r0, (UNDEF: 0)
    22f4:	0e150e9c 	mrceq	14, 0, r0, cr5, cr12, {4}
    22f8:	44010000 	strmi	r0, [r1], #-0
    22fc:	00000001 	andeq	r0, r0, r1
    2300:	00000200 	andeq	r0, r0, r0, lsl #4
    2304:	0e9c0100 	fmleqe	f0, f4, f0
    2308:	000010d7 	ldrdeq	r1, [r0], -r7
    230c:	00014f01 	andeq	r4, r1, r1, lsl #30
    2310:	02000000 	andeq	r0, r0, #0
    2314:	01000000 	mrseq	r0, (UNDEF: 0)
    2318:	12090e9c 	andne	r0, r9, #156, 28	; 0x9c0
    231c:	5a010000 	bpl	42324 <__Stack_Size+0x41f24>
    2320:	00000001 	andeq	r0, r0, r1
    2324:	00000200 	andeq	r0, r0, r0, lsl #4
    2328:	0e9c0100 	fmleqe	f0, f4, f0
    232c:	00000e47 	andeq	r0, r0, r7, asr #28
    2330:	5a016501 	bpl	5b73c <__Stack_Size+0x5b33c>
    2334:	0208000b 	andeq	r0, r8, #11
    2338:	01000000 	mrseq	r0, (UNDEF: 0)
    233c:	0ed20e9c 	mrceq	14, 6, r0, cr2, cr12, {4}
    2340:	71010000 	mrsvc	r0, (UNDEF: 1)
    2344:	000b5c01 	andeq	r5, fp, r1, lsl #24
    2348:	00000208 	andeq	r0, r0, r8, lsl #4
    234c:	0f9c0100 	svceq	0x009c0100
    2350:	000010a1 	andeq	r1, r0, r1, lsr #1
    2354:	5e017d01 	cdppl	13, 0, cr7, cr1, cr1, {0}
    2358:	0408000b 	streq	r0, [r8], #-11
    235c:	01000000 	mrseq	r0, (UNDEF: 0)
    2360:	0005b59c 	muleq	r5, ip, r5
    2364:	0b621000 	bleq	188636c <__Stack_Size+0x1885f6c>
    2368:	09670800 	stmdbeq	r7!, {fp}^
    236c:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    2370:	00001149 	andeq	r1, r0, r9, asr #2
    2374:	62018901 	andvs	r8, r1, #16384	; 0x4000
    2378:	0208000b 	andeq	r0, r8, #11
    237c:	01000000 	mrseq	r0, (UNDEF: 0)
    2380:	0f110e9c 	svceq	0x00110e9c
    2384:	94010000 	strls	r0, [r1], #-0
    2388:	000b6401 	andeq	r6, fp, r1, lsl #8
    238c:	00000208 	andeq	r0, r0, r8, lsl #4
    2390:	0e9c0100 	fmleqe	f0, f4, f0
    2394:	00000d1d 	andeq	r0, r0, sp, lsl sp
    2398:	66019f01 	strvs	r9, [r1], -r1, lsl #30
    239c:	0208000b 	andeq	r0, r8, #11
    23a0:	01000000 	mrseq	r0, (UNDEF: 0)
    23a4:	0d770e9c 	ldcleq	14, cr0, [r7, #-624]!	; 0xfffffd90
    23a8:	aa010000 	bge	423b0 <__Stack_Size+0x41fb0>
    23ac:	000b6801 	andeq	r6, fp, r1, lsl #16
    23b0:	00000208 	andeq	r0, r0, r8, lsl #4
    23b4:	0e9c0100 	fmleqe	f0, f4, f0
    23b8:	000011f6 	strdeq	r1, [r0], -r6
    23bc:	6a01b601 	bvs	6fbc8 <__Stack_Size+0x6f7c8>
    23c0:	0208000b 	andeq	r0, r8, #11
    23c4:	01000000 	mrseq	r0, (UNDEF: 0)
    23c8:	10380e9c 	mlasne	r8, ip, lr, r0
    23cc:	c2010000 	andgt	r0, r1, #0
    23d0:	000b6c01 	andeq	r6, fp, r1, lsl #24
    23d4:	00000208 	andeq	r0, r0, r8, lsl #4
    23d8:	0e9c0100 	fmleqe	f0, f4, f0
    23dc:	00000fd9 	ldrdeq	r0, [r0], -r9
    23e0:	6e01cd01 	cdpvs	13, 0, cr12, cr1, cr1, {0}
    23e4:	0208000b 	andeq	r0, r8, #11
    23e8:	01000000 	mrseq	r0, (UNDEF: 0)
    23ec:	12450f9c 	subne	r0, r5, #156, 30	; 0x270
    23f0:	dc010000 	stcle	0, cr0, [r1], {-0}
    23f4:	000b7001 	andeq	r7, fp, r1
    23f8:	00001408 	andeq	r1, r0, r8, lsl #8
    23fc:	6d9c0100 	ldfvss	f0, [ip]
    2400:	11000006 	tstne	r0, r6
    2404:	08000b7c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r8, r9, fp}
    2408:	0000096e 	andeq	r0, r0, lr, ror #18
    240c:	00000663 	andeq	r0, r0, r3, ror #12
    2410:	01510112 	cmpeq	r1, r2, lsl r1
    2414:	50011231 	andpl	r1, r1, r1, lsr r2
    2418:	244a4003 	strbcs	r4, [sl], #-3
    241c:	0b841000 	bleq	fe106424 <SCS_BASE+0x1e0f8424>
    2420:	098b0800 	stmibeq	fp, {fp}
    2424:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    2428:	00000ec2 	andeq	r0, r0, r2, asr #29
    242c:	8401ef01 	strhi	lr, [r1], #-3841	; 0xf01
    2430:	0208000b 	andeq	r0, r8, #11
    2434:	01000000 	mrseq	r0, (UNDEF: 0)
    2438:	10f00e9c 	smlalsne	r0, r0, ip, lr	; <UNPREDICTABLE>
    243c:	fa010000 	blx	42444 <__Stack_Size+0x42044>
    2440:	000b8601 	andeq	r8, fp, r1, lsl #12
    2444:	00000208 	andeq	r0, r0, r8, lsl #4
    2448:	0e9c0100 	fmleqe	f0, f4, f0
    244c:	00000ded 	andeq	r0, r0, sp, ror #27
    2450:	88020501 	stmdahi	r2, {r0, r8, sl}
    2454:	0208000b 	andeq	r0, r8, #11
    2458:	01000000 	mrseq	r0, (UNDEF: 0)
    245c:	11360e9c 			; <UNDEFINED> instruction: 0x11360e9c
    2460:	10010000 	andne	r0, r1, r0
    2464:	000b8a02 	andeq	r8, fp, r2, lsl #20
    2468:	00000208 	andeq	r0, r0, r8, lsl #4
    246c:	0e9c0100 	fmleqe	f0, f4, f0
    2470:	00000d0a 	andeq	r0, r0, sl, lsl #26
    2474:	8c021b01 	stchi	11, cr1, [r2], {1}
    2478:	0208000b 	andeq	r0, r8, #11
    247c:	01000000 	mrseq	r0, (UNDEF: 0)
    2480:	11000e9c 			; <UNDEFINED> instruction: 0x11000e9c
    2484:	26010000 	strcs	r0, [r1], -r0
    2488:	000b8e02 	andeq	r8, fp, r2, lsl #28
    248c:	00000208 	andeq	r0, r0, r8, lsl #4
    2490:	0e9c0100 	fmleqe	f0, f4, f0
    2494:	00001091 	muleq	r0, r1, r0
    2498:	90023101 	andls	r3, r2, r1, lsl #2
    249c:	0208000b 	andeq	r0, r8, #11
    24a0:	01000000 	mrseq	r0, (UNDEF: 0)
    24a4:	11e60e9c 	stlexhne	r0, ip, [r6]
    24a8:	3c010000 	stccc	0, cr0, [r1], {-0}
    24ac:	000b9202 	andeq	r9, fp, r2, lsl #4
    24b0:	00000208 	andeq	r0, r0, r8, lsl #4
    24b4:	0f9c0100 	svceq	0x009c0100
    24b8:	00001113 	andeq	r1, r0, r3, lsl r1
    24bc:	94024d01 	strls	r4, [r2], #-3329	; 0xd01
    24c0:	3408000b 	strcc	r0, [r8], #-11
    24c4:	01000000 	mrseq	r0, (UNDEF: 0)
    24c8:	0007459c 	muleq	r7, ip, r5
    24cc:	0ba01100 	bleq	fe8068d4 <SCS_BASE+0x1e7f88d4>
    24d0:	09930800 	ldmibeq	r3, {fp}
    24d4:	07310000 	ldreq	r0, [r1, -r0]!
    24d8:	01120000 	tsteq	r2, r0
    24dc:	250a0351 	strcs	r0, [sl, #-849]	; 0x351
    24e0:	50011205 	andpl	r1, r1, r5, lsl #4
    24e4:	38000c05 	stmdacc	r0, {r0, r2, sl, fp}
    24e8:	13004001 	movwne	r4, #1
    24ec:	08000bb4 	stmdaeq	r0, {r2, r4, r5, r7, r8, r9, fp}
    24f0:	000009b3 			; <UNDEFINED> instruction: 0x000009b3
    24f4:	05500112 	ldrbeq	r0, [r0, #-274]	; 0x112
    24f8:	0138000c 	teqeq	r8, ip
    24fc:	0f000040 	svceq	0x00000040
    2500:	00001264 	andeq	r1, r0, r4, ror #4
    2504:	c8025d01 	stmdagt	r2, {r0, r8, sl, fp, ip, lr}
    2508:	3c08000b 	stccc	0, cr0, [r8], {11}
    250c:	01000000 	mrseq	r0, (UNDEF: 0)
    2510:	00077d9c 	muleq	r7, ip, sp
    2514:	72731400 	rsbsvc	r1, r3, #0, 8
    2518:	02620100 	rsbeq	r0, r2, #0, 2
    251c:	0000003a 	andeq	r0, r0, sl, lsr r0
    2520:	010c0305 	tsteq	ip, r5, lsl #6
    2524:	e2132000 	ands	r2, r3, #0
    2528:	b308000b 	movwlt	r0, #32779	; 0x800b
    252c:	12000009 	andne	r0, r0, #9
    2530:	75025001 	strvc	r5, [r2, #-1]
    2534:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    2538:	00000eff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    253c:	04027301 	streq	r7, [r2], #-769	; 0x301
    2540:	0208000c 	andeq	r0, r8, #12
    2544:	01000000 	mrseq	r0, (UNDEF: 0)
    2548:	0d620e9c 	stcleq	14, cr0, [r2, #-624]!	; 0xfffffd90
    254c:	7f010000 	svcvc	0x00010000
    2550:	000c0602 	andeq	r0, ip, r2, lsl #12
    2554:	00000208 	andeq	r0, r0, r8, lsl #4
    2558:	0e9c0100 	fmleqe	f0, f4, f0
    255c:	00000d9c 	muleq	r0, ip, sp
    2560:	08028a01 	stmdaeq	r2, {r0, r9, fp, pc}
    2564:	0208000c 	andeq	r0, r8, #12
    2568:	01000000 	mrseq	r0, (UNDEF: 0)
    256c:	0e000e9c 	mcreq	14, 0, r0, cr0, cr12, {4}
    2570:	95010000 	strls	r0, [r1, #-0]
    2574:	000c0a02 	andeq	r0, ip, r2, lsl #20
    2578:	00000208 	andeq	r0, r0, r8, lsl #4
    257c:	0e9c0100 	fmleqe	f0, f4, f0
    2580:	00001167 	andeq	r1, r0, r7, ror #2
    2584:	0c02a001 	stceq	0, cr10, [r2], {1}
    2588:	0208000c 	andeq	r0, r8, #12
    258c:	01000000 	mrseq	r0, (UNDEF: 0)
    2590:	0fc60e9c 	svceq	0x00c60e9c
    2594:	ac010000 	stcge	0, cr0, [r1], {-0}
    2598:	000c0e02 	andeq	r0, ip, r2, lsl #28
    259c:	00000208 	andeq	r0, r0, r8, lsl #4
    25a0:	0e9c0100 	fmleqe	f0, f4, f0
    25a4:	00000f24 	andeq	r0, r0, r4, lsr #30
    25a8:	1002b801 	andne	fp, r2, r1, lsl #16
    25ac:	0208000c 	andeq	r0, r8, #12
    25b0:	01000000 	mrseq	r0, (UNDEF: 0)
    25b4:	0db00e9c 	ldceq	14, cr0, [r0, #624]!	; 0x270
    25b8:	c3010000 	movwgt	r0, #4096	; 0x1000
    25bc:	000c1202 	andeq	r1, ip, r2, lsl #4
    25c0:	00000208 	andeq	r0, r0, r8, lsl #4
    25c4:	0e9c0100 	fmleqe	f0, f4, f0
    25c8:	00000f6e 	andeq	r0, r0, lr, ror #30
    25cc:	1402ce01 	strne	ip, [r2], #-3585	; 0xe01
    25d0:	0208000c 	andeq	r0, r8, #12
    25d4:	01000000 	mrseq	r0, (UNDEF: 0)
    25d8:	10050e9c 	mulne	r5, ip, lr
    25dc:	d9010000 	stmdble	r1, {}	; <UNPREDICTABLE>
    25e0:	000c1602 	andeq	r1, ip, r2, lsl #12
    25e4:	00000208 	andeq	r0, r0, r8, lsl #4
    25e8:	0e9c0100 	fmleqe	f0, f4, f0
    25ec:	00000e59 	andeq	r0, r0, r9, asr lr
    25f0:	1802e401 	stmdane	r2, {r0, sl, sp, lr, pc}
    25f4:	0208000c 	andeq	r0, r8, #12
    25f8:	01000000 	mrseq	r0, (UNDEF: 0)
    25fc:	12220e9c 	eorne	r0, r2, #156, 28	; 0x9c0
    2600:	ef010000 	svc	0x00010000
    2604:	000c1a02 	andeq	r1, ip, r2, lsl #20
    2608:	00000208 	andeq	r0, r0, r8, lsl #4
    260c:	0e9c0100 	fmleqe	f0, f4, f0
    2610:	00000e8c 	andeq	r0, r0, ip, lsl #29
    2614:	1c02fa01 	stcne	10, cr15, [r2], {1}
    2618:	0208000c 	andeq	r0, r8, #12
    261c:	01000000 	mrseq	r0, (UNDEF: 0)
    2620:	0d8b0e9c 	stceq	14, cr0, [fp, #624]	; 0x270
    2624:	05010000 	streq	r0, [r1, #-0]
    2628:	000c1e03 	andeq	r1, ip, r3, lsl #28
    262c:	00000208 	andeq	r0, r0, r8, lsl #4
    2630:	0e9c0100 	fmleqe	f0, f4, f0
    2634:	00001015 	andeq	r1, r0, r5, lsl r0
    2638:	20031001 	andcs	r1, r3, r1
    263c:	0208000c 	andeq	r0, r8, #12
    2640:	01000000 	mrseq	r0, (UNDEF: 0)
    2644:	0f3c0e9c 	svceq	0x003c0e9c
    2648:	1b010000 	blne	42650 <__Stack_Size+0x42250>
    264c:	000c2203 	andeq	r2, ip, r3, lsl #4
    2650:	00000208 	andeq	r0, r0, r8, lsl #4
    2654:	0e9c0100 	fmleqe	f0, f4, f0
    2658:	00000eb2 			; <UNDEFINED> instruction: 0x00000eb2
    265c:	24032601 	strcs	r2, [r3], #-1537	; 0x601
    2660:	0208000c 	andeq	r0, r8, #12
    2664:	01000000 	mrseq	r0, (UNDEF: 0)
    2668:	0f9b0e9c 	svceq	0x009b0e9c
    266c:	31010000 	mrscc	r0, (UNDEF: 1)
    2670:	000c2603 	andeq	r2, ip, r3, lsl #12
    2674:	00000208 	andeq	r0, r0, r8, lsl #4
    2678:	0e9c0100 	fmleqe	f0, f4, f0
    267c:	0000117b 	andeq	r1, r0, fp, ror r1
    2680:	28033c01 	stmdacs	r3, {r0, sl, fp, ip, sp}
    2684:	0208000c 	andeq	r0, r8, #12
    2688:	01000000 	mrseq	r0, (UNDEF: 0)
    268c:	0dd40e9c 	ldcleq	14, cr0, [r4, #624]	; 0x270
    2690:	47010000 	strmi	r0, [r1, -r0]
    2694:	000c2a03 	andeq	r2, ip, r3, lsl #20
    2698:	00000208 	andeq	r0, r0, r8, lsl #4
    269c:	0e9c0100 	fmleqe	f0, f4, f0
    26a0:	00000d47 	andeq	r0, r0, r7, asr #26
    26a4:	2c035301 	stccs	3, cr5, [r3], {1}
    26a8:	0208000c 	andeq	r0, r8, #12
    26ac:	01000000 	mrseq	r0, (UNDEF: 0)
    26b0:	0205159c 	andeq	r1, r5, #156, 10	; 0x27000000
    26b4:	1d010000 	stcne	0, cr0, [r1, #-0]
    26b8:	0000006f 	andeq	r0, r0, pc, rrx
    26bc:	00005e16 	andeq	r5, r0, r6, lsl lr
    26c0:	00091300 	andeq	r1, r9, r0, lsl #6
    26c4:	00af1700 	adceq	r1, pc, r0, lsl #14
    26c8:	03ff0000 	mvnseq	r0, #0
    26cc:	00a51800 	adceq	r1, r5, r0, lsl #16
    26d0:	47010000 	strmi	r0, [r1, -r0]
    26d4:	00091f02 	andeq	r1, r9, r2, lsl #30
    26d8:	09020500 	stmdbeq	r2, {r8, sl}
    26dc:	0c180000 	ldceq	0, cr0, [r8], {-0}
    26e0:	01000004 	tsteq	r0, r4
    26e4:	09300248 	ldmdbeq	r0!, {r3, r6, r9}
    26e8:	4c050000 	stcmi	0, cr0, [r5], {-0}
    26ec:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    26f0:	000009ab 	andeq	r0, r0, fp, lsr #19
    26f4:	41024a01 	tstmi	r2, r1, lsl #20
    26f8:	05000009 	streq	r0, [r0, #-9]
    26fc:	0000005e 	andeq	r0, r0, lr, asr r0
    2700:	00005e16 	andeq	r5, r0, r6, lsl lr
    2704:	00095600 	andeq	r5, r9, r0, lsl #12
    2708:	00af1900 	adceq	r1, pc, r0, lsl #18
    270c:	00ff0000 	rscseq	r0, pc, r0
    2710:	00070f18 	andeq	r0, r7, r8, lsl pc
    2714:	024b0100 	subeq	r0, fp, #0, 2
    2718:	00000962 	andeq	r0, r0, r2, ror #18
    271c:	00094605 	andeq	r4, r9, r5, lsl #12
    2720:	10731a00 	rsbsne	r1, r3, r0, lsl #20
    2724:	15010000 	strne	r0, [r1, #-0]
    2728:	000e9c1b 	andeq	r9, lr, fp, lsl ip
    272c:	02fe0400 	rscseq	r0, lr, #0, 8
    2730:	00000985 	andeq	r0, r0, r5, lsl #19
    2734:	0009851c 	andeq	r8, r9, ip, lsl r5
    2738:	004c1c00 	subeq	r1, ip, r0, lsl #24
    273c:	1d000000 	stcne	0, cr0, [r0, #-0]
    2740:	0002c704 	andeq	ip, r2, r4, lsl #14
    2744:	06b11e00 	ldrteq	r1, [r1], r0, lsl #28
    2748:	d9010000 	stmdble	r1, {}	; <UNPREDICTABLE>
    274c:	10611f01 	rsbne	r1, r1, r1, lsl #30
    2750:	f8050000 			; <UNDEFINED> instruction: 0xf8050000
    2754:	000000a4 	andeq	r0, r0, r4, lsr #1
    2758:	000009ad 	andeq	r0, r0, sp, lsr #19
    275c:	0009ad1c 	andeq	sl, r9, ip, lsl sp
    2760:	004c1c00 	subeq	r1, ip, r0, lsl #24
    2764:	1d000000 	stcne	0, cr0, [r0, #-0]
    2768:	00039104 	andeq	r9, r3, r4, lsl #2
    276c:	0e692000 	cdpeq	0, 6, cr2, cr9, cr0, {0}
    2770:	ed050000 	stc	0, cr0, [r5, #-0]
    2774:	0000004c 	andeq	r0, r0, ip, asr #32
    2778:	0009ad1c 	andeq	sl, r9, ip, lsl sp
    277c:	24000000 	strcs	r0, [r0], #-0
    2780:	04000001 	streq	r0, [r0], #-1
    2784:	0005a300 	andeq	sl, r5, r0, lsl #6
    2788:	29010400 	stmdbcs	r1, {sl}
    278c:	01000000 	mrseq	r0, (UNDEF: 0)
    2790:	00001276 	andeq	r1, r0, r6, ror r2
    2794:	000003c2 	andeq	r0, r0, r2, asr #7
    2798:	00000a96 	muleq	r0, r6, sl
    279c:	57050402 	strpl	r0, [r5, -r2, lsl #8]
    27a0:	02000008 	andeq	r0, r0, #8
    27a4:	08290502 	stmdaeq	r9!, {r1, r8, sl}
    27a8:	01020000 	mrseq	r0, (UNDEF: 2)
    27ac:	000a1006 	andeq	r1, sl, r6
    27b0:	07040200 	streq	r0, [r4, -r0, lsl #4]
    27b4:	00000964 	andeq	r0, r0, r4, ror #18
    27b8:	09070202 	stmdbeq	r7, {r1, r9}
    27bc:	0300000c 	movweq	r0, #12
    27c0:	02003875 	andeq	r3, r0, #7667712	; 0x750000
    27c4:	00004a29 	andeq	r4, r0, r9, lsr #20
    27c8:	08010200 	stmdaeq	r1, {r9}
    27cc:	00000a0e 	andeq	r0, r0, lr, lsl #20
    27d0:	5b070402 	blpl	1c37e0 <__Stack_Size+0x1c33e0>
    27d4:	04000009 	streq	r0, [r0], #-9
    27d8:	00000040 	andeq	r0, r0, r0, asr #32
    27dc:	00000068 	andeq	r0, r0, r8, rrx
    27e0:	00005105 	andeq	r5, r0, r5, lsl #2
    27e4:	06001100 	streq	r1, [r0], -r0, lsl #2
    27e8:	000012bd 			; <UNDEFINED> instruction: 0x000012bd
    27ec:	00791601 	rsbseq	r1, r9, r1, lsl #12
    27f0:	03050000 	movweq	r0, #20480	; 0x5000
    27f4:	08002741 	stmdaeq	r0, {r0, r6, r8, r9, sl, sp}
    27f8:	00005807 	andeq	r5, r0, r7, lsl #16
    27fc:	00400400 	subeq	r0, r0, r0, lsl #8
    2800:	008e0000 	addeq	r0, lr, r0
    2804:	51050000 	mrspl	r0, (UNDEF: 5)
    2808:	42000000 	andmi	r0, r0, #0
    280c:	131c0600 	tstne	ip, #0, 12
    2810:	30010000 	andcc	r0, r1, r0
    2814:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2818:	26fe0305 	ldrbtcs	r0, [lr], r5, lsl #6
    281c:	7e070800 	cdpvc	8, 0, cr0, cr7, cr0, {0}
    2820:	04000000 	streq	r0, [r0], #-0
    2824:	00000040 	andeq	r0, r0, r0, asr #32
    2828:	000000b4 	strheq	r0, [r0], -r4
    282c:	00005105 	andeq	r5, r0, r5, lsl #2
    2830:	06000300 	streq	r0, [r0], -r0, lsl #6
    2834:	000012df 	ldrdeq	r1, [r0], -pc	; <UNPREDICTABLE>
    2838:	00c58301 	sbceq	r8, r5, r1, lsl #6
    283c:	03050000 	movweq	r0, #20480	; 0x5000
    2840:	080026fa 	stmdaeq	r0, {r1, r3, r4, r5, r6, r7, r9, sl, sp}
    2844:	0000a407 	andeq	sl, r0, r7, lsl #8
    2848:	129f0600 	addsne	r0, pc, #0, 12
    284c:	8b010000 	blhi	42854 <__Stack_Size+0x42454>
    2850:	000000db 	ldrdeq	r0, [r0], -fp
    2854:	26e80305 	strbtcs	r0, [r8], r5, lsl #6
    2858:	58070800 	stmdapl	r7, {fp}
    285c:	04000000 	streq	r0, [r0], #-0
    2860:	00000040 	andeq	r0, r0, r0, asr #32
    2864:	000000f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    2868:	00005105 	andeq	r5, r0, r5, lsl #2
    286c:	06003300 	streq	r3, [r0], -r0, lsl #6
    2870:	000012fd 	strdeq	r1, [r0], -sp
    2874:	01019d01 	tsteq	r1, r1, lsl #26
    2878:	03050000 	movweq	r0, #20480	; 0x5000
    287c:	080026b4 	stmdaeq	r0, {r2, r4, r5, r7, r9, sl, sp}
    2880:	0000e007 	andeq	lr, r0, r7
    2884:	00400400 	subeq	r0, r0, r0, lsl #8
    2888:	01160000 	tsteq	r6, r0
    288c:	51050000 	mrspl	r0, (UNDEF: 5)
    2890:	19000000 	stmdbne	r0, {}	; <UNPREDICTABLE>
    2894:	12810600 	addne	r0, r1, #0, 12
    2898:	b7010000 	strlt	r0, [r1, -r0]
    289c:	00000106 	andeq	r0, r0, r6, lsl #2
    28a0:	00010305 	andeq	r0, r1, r5, lsl #6
    28a4:	86002000 	strhi	r2, [r0], -r0
    28a8:	04000003 	streq	r0, [r0], #-3
    28ac:	0005f500 	andeq	pc, r5, r0, lsl #10
    28b0:	29010400 	stmdbcs	r1, {sl}
    28b4:	01000000 	mrseq	r0, (UNDEF: 0)
    28b8:	0000134f 	andeq	r1, r0, pc, asr #6
    28bc:	000003c2 	andeq	r0, r0, r2, asr #7
    28c0:	00000348 	andeq	r0, r0, r8, asr #6
    28c4:	00000000 	andeq	r0, r0, r0
    28c8:	00000add 	ldrdeq	r0, [r0], -sp
    28cc:	57050402 	strpl	r0, [r5, -r2, lsl #8]
    28d0:	02000008 	andeq	r0, r0, #8
    28d4:	08290502 	stmdaeq	r9!, {r1, r8, sl}
    28d8:	01020000 	mrseq	r0, (UNDEF: 2)
    28dc:	000a1006 	andeq	r1, sl, r6
    28e0:	33750300 	cmncc	r5, #0, 6
    28e4:	27020032 	smladxcs	r2, r2, r0, r0
    28e8:	00000045 	andeq	r0, r0, r5, asr #32
    28ec:	64070402 	strvs	r0, [r7], #-1026	; 0x402
    28f0:	03000009 	movweq	r0, #9
    28f4:	00363175 	eorseq	r3, r6, r5, ror r1
    28f8:	00572802 	subseq	r2, r7, r2, lsl #16
    28fc:	02020000 	andeq	r0, r2, #0
    2900:	000c0907 	andeq	r0, ip, r7, lsl #18
    2904:	38750300 	ldmdacc	r5!, {r8, r9}^
    2908:	68290200 	stmdavs	r9!, {r9}
    290c:	02000000 	andeq	r0, r0, #0
    2910:	0a0e0801 	beq	38491c <__Stack_Size+0x38451c>
    2914:	75040000 	strvc	r0, [r4, #-0]
    2918:	02000004 	andeq	r0, r0, #4
    291c:	00007a2f 	andeq	r7, r0, pc, lsr #20
    2920:	00450500 	subeq	r0, r5, r0, lsl #10
    2924:	01060000 	mrseq	r0, (UNDEF: 6)
    2928:	00943a02 	addseq	r3, r4, r2, lsl #20
    292c:	9f070000 	svcls	0x00070000
    2930:	00000008 	andeq	r0, r0, r8
    2934:	0002a007 	andeq	sl, r2, r7
    2938:	04000100 	streq	r0, [r0], #-256	; 0x100
    293c:	0000061f 	andeq	r0, r0, pc, lsl r6
    2940:	007f3a02 	rsbseq	r3, pc, r2, lsl #20
    2944:	04020000 	streq	r0, [r2], #-0
    2948:	00095b07 	andeq	r5, r9, r7, lsl #22
    294c:	03010600 	movweq	r0, #5632	; 0x1600
    2950:	0000cd1c 	andeq	ip, r0, ip, lsl sp
    2954:	04880700 	streq	r0, [r8], #1792	; 0x700
    2958:	07010000 	streq	r0, [r1, -r0]
    295c:	00000865 	andeq	r0, r0, r5, ror #16
    2960:	01320702 	teqeq	r2, r2, lsl #14
    2964:	07030000 	streq	r0, [r3, -r0]
    2968:	00000512 	andeq	r0, r0, r2, lsl r5
    296c:	042a0704 	strteq	r0, [sl], #-1796	; 0x704
    2970:	00050000 	andeq	r0, r5, r0
    2974:	00078204 	andeq	r8, r7, r4, lsl #4
    2978:	a6220300 	strtge	r0, [r2], -r0, lsl #6
    297c:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    2980:	00005e04 	andeq	r5, r0, r4, lsl #28
    2984:	0a580900 	beq	1604d8c <__Stack_Size+0x160498c>
    2988:	05010000 	streq	r0, [r1, #-0]
    298c:	00010f30 	andeq	r0, r1, r0, lsr pc
    2990:	0a9a0700 	beq	fe684598 <SCS_BASE+0x1e676598>
    2994:	07000000 	streq	r0, [r0, -r0]
    2998:	00000c1c 	andeq	r0, r0, ip, lsl ip
    299c:	060c0701 	streq	r0, [ip], -r1, lsl #14
    29a0:	07020000 	streq	r0, [r2, -r0]
    29a4:	00000c5c 	andeq	r0, r0, ip, asr ip
    29a8:	04d50703 	ldrbeq	r0, [r5], #1795	; 0x703
    29ac:	07040000 	streq	r0, [r4, -r0]
    29b0:	000009f2 	strdeq	r0, [r0], -r2
    29b4:	9f0a0005 	svcls	0x000a0005
    29b8:	01000013 	tsteq	r0, r3, lsl r0
    29bc:	000c3041 	andeq	r3, ip, r1, asr #32
    29c0:	00000c08 	andeq	r0, r0, r8, lsl #24
    29c4:	0b9c0100 	bleq	fe702dcc <SCS_BASE+0x1e6f4dcc>
    29c8:	00001378 	andeq	r1, r0, r8, ror r3
    29cc:	00947601 	addseq	r7, r4, r1, lsl #12
    29d0:	0c3c0000 	ldceq	0, cr0, [ip], #-0
    29d4:	01040800 	tsteq	r4, r0, lsl #16
    29d8:	9c010000 	stcls	0, cr0, [r1], {-0}
    29dc:	000001b7 			; <UNDEFINED> instruction: 0x000001b7
    29e0:	0003630c 	andeq	r6, r3, ip, lsl #6
    29e4:	d8760100 	ldmdale	r6!, {r8}^
    29e8:	31000000 	mrscc	r0, (UNDEF: 0)
    29ec:	0c000007 	stceq	0, cr0, [r0], {7}
    29f0:	00003c6f 	andeq	r3, r0, pc, ror #24
    29f4:	004c7601 	subeq	r7, ip, r1, lsl #12
    29f8:	075d0000 	ldrbeq	r0, [sp, -r0]
    29fc:	5a0d0000 	bpl	342a04 <__Stack_Size+0x342604>
    2a00:	01000013 	tsteq	r0, r3, lsl r0
    2a04:	00004c78 	andeq	r4, r0, r8, ror ip
    2a08:	00077e00 	andeq	r7, r7, r0, lsl #28
    2a0c:	13d40d00 	bicsne	r0, r4, #0, 26
    2a10:	79010000 	stmdbvc	r1, {}	; <UNPREDICTABLE>
    2a14:	0000005e 	andeq	r0, r0, lr, asr r0
    2a18:	000007a8 	andeq	r0, r0, r8, lsr #15
    2a1c:	00038e0e 	andeq	r8, r3, lr, lsl #28
    2a20:	b77a0100 	ldrblt	r0, [sl, -r0, lsl #2]!
    2a24:	02000001 	andeq	r0, r0, #1
    2a28:	280f5791 	stmdacs	pc, {r0, r4, r7, r8, r9, sl, ip, lr}	; <UNPREDICTABLE>
    2a2c:	0d000003 	stceq	0, cr0, [r0, #-12]
    2a30:	00003554 	andeq	r3, r0, r4, asr r5
    2a34:	003a8901 	eorseq	r8, sl, r1, lsl #18
    2a38:	07c70000 	strbeq	r0, [r7, r0]
    2a3c:	96100000 	ldrls	r0, [r0], -r0
    2a40:	1808000c 	stmdane	r8, {r2, r3}
    2a44:	ac000003 	stcge	0, cr0, [r0], {3}
    2a48:	11000001 	tstne	r0, r1
    2a4c:	7d035101 	stfvcs	f5, [r3, #-4]
    2a50:	12000600 	andne	r0, r0, #0, 12
    2a54:	08000cb8 	stmdaeq	r0, {r3, r4, r5, r7, sl, fp}
    2a58:	00000332 	andeq	r0, r0, r2, lsr r3
    2a5c:	cd050000 	stcgt	0, cr0, [r5, #-0]
    2a60:	13000000 	movwne	r0, #0
    2a64:	0000133e 	andeq	r1, r0, lr, lsr r3
    2a68:	0d405901 	stcleq	9, cr5, [r0, #-4]
    2a6c:	005c0800 	subseq	r0, ip, r0, lsl #16
    2a70:	9c010000 	stcls	0, cr0, [r1], {-0}
    2a74:	00000235 	andeq	r0, r0, r5, lsr r2
    2a78:	000d5a14 	andeq	r5, sp, r4, lsl sl
    2a7c:	00000e08 	andeq	r0, r0, r8, lsl #28
    2a80:	00020900 	andeq	r0, r2, r0, lsl #18
    2a84:	075e1500 	ldrbeq	r1, [lr, -r0, lsl #10]
    2a88:	67010000 	strvs	r0, [r1, -r0]
    2a8c:	00000235 	andeq	r0, r0, r5, lsr r2
    2a90:	000001ef 	andeq	r0, r0, pc, ror #3
    2a94:	5e120016 	mrcpl	0, 0, r0, cr2, cr6, {0}
    2a98:	5008000d 	andpl	r0, r8, sp
    2a9c:	17000003 	strne	r0, [r0, -r3]
    2aa0:	08000d68 	stmdaeq	r0, {r3, r5, r6, r8, sl, fp}
    2aa4:	00000120 	andeq	r0, r0, r0, lsr #2
    2aa8:	02500111 	subseq	r0, r0, #1073741828	; 0x40000004
    2aac:	00000074 	andeq	r0, r0, r4, ror r0
    2ab0:	000d4a10 	andeq	r4, sp, r0, lsl sl
    2ab4:	00036108 	andeq	r6, r3, r8, lsl #2
    2ab8:	00022500 	andeq	r2, r2, r0, lsl #10
    2abc:	51011100 	mrspl	r1, (UNDEF: 17)
    2ac0:	06a50305 	strteq	r0, [r5], r5, lsl #6
    2ac4:	01112000 	tsteq	r1, r0
    2ac8:	00330150 	eorseq	r0, r3, r0, asr r1
    2acc:	000d8818 	andeq	r8, sp, r8, lsl r8
    2ad0:	00037b08 	andeq	r7, r3, r8, lsl #22
    2ad4:	50011100 	andpl	r1, r1, r0, lsl #2
    2ad8:	00003301 	andeq	r3, r0, r1, lsl #6
    2adc:	69050419 	stmdbvs	r5, {r0, r3, r4, sl}
    2ae0:	1300746e 	movwne	r7, #1134	; 0x46e
    2ae4:	000013af 	andeq	r1, r0, pc, lsr #7
    2ae8:	0000bd01 	andeq	fp, r0, r1, lsl #26
    2aec:	00200000 	eoreq	r0, r0, r0
    2af0:	9c010000 	stcls	0, cr0, [r1], {-0}
    2af4:	00000263 	andeq	r0, r0, r3, ror #4
    2af8:	0013bc0e 	andseq	fp, r3, lr, lsl #24
    2afc:	3ac00100 	bcc	ff002f04 <SCS_BASE+0x1eff4f04>
    2b00:	05000000 	streq	r0, [r0, #-0]
    2b04:	00011403 	andeq	r1, r1, r3, lsl #8
    2b08:	5e1a0020 	cdppl	0, 1, cr0, cr10, cr0, {1}
    2b0c:	73000000 	movwvc	r0, #0
    2b10:	1b000002 	blne	2b20 <__Stack_Size+0x2720>
    2b14:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2b18:	781c003f 	ldmdavc	ip, {r0, r1, r2, r3, r4, r5}
    2b1c:	0100000b 	tsteq	r0, fp
    2b20:	00026321 	andeq	r6, r2, r1, lsr #6
    2b24:	a5030500 	strge	r0, [r3, #-1280]	; 0x500
    2b28:	1a200006 	bne	802b48 <__Stack_Size+0x802748>
    2b2c:	0000005e 	andeq	r0, r0, lr, asr r0
    2b30:	0000028f 	andeq	r0, r0, pc, lsl #5
    2b34:	a51e001d 	ldrge	r0, [lr, #-29]
    2b38:	01000000 	mrseq	r0, (UNDEF: 0)
    2b3c:	00029a24 	andeq	r9, r2, r4, lsr #20
    2b40:	02840500 	addeq	r0, r4, #0, 10
    2b44:	0c1e0000 	ldceq	0, cr0, [lr], {-0}
    2b48:	01000004 	tsteq	r0, r4
    2b4c:	0002aa25 	andeq	sl, r2, r5, lsr #20
    2b50:	004c0500 	subeq	r0, ip, r0, lsl #10
    2b54:	1b1e0000 	blne	782b5c <__Stack_Size+0x78275c>
    2b58:	01000003 	tsteq	r0, r3
    2b5c:	00006f27 	andeq	r6, r0, r7, lsr #30
    2b60:	0bca1e00 	bleq	ff28a368 <SCS_BASE+0x1f27c368>
    2b64:	27010000 	strcs	r0, [r1, -r0]
    2b68:	0000006f 	andeq	r0, r0, pc, rrx
    2b6c:	00018e1e 	andeq	r8, r1, lr, lsl lr
    2b70:	6f270100 	svcvs	0x00270100
    2b74:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
    2b78:	000004f5 	strdeq	r0, [r0], -r5
    2b7c:	005e2801 	subseq	r2, lr, r1, lsl #16
    2b80:	6c1e0000 	ldcvs	0, cr0, [lr], {-0}
    2b84:	01000006 	tsteq	r0, r6
    2b88:	00009429 	andeq	r9, r0, r9, lsr #8
    2b8c:	03dd1e00 	bicseq	r1, sp, #0, 28
    2b90:	2a010000 	bcs	42b98 <__Stack_Size+0x42798>
    2b94:	000002f1 	strdeq	r0, [r0], -r1
    2b98:	00003a05 	andeq	r3, r0, r5, lsl #20
    2b9c:	13851c00 	orrne	r1, r5, #0, 24
    2ba0:	38010000 	stmdacc	r1, {}	; <UNPREDICTABLE>
    2ba4:	0000005e 	andeq	r0, r0, lr, asr r0
    2ba8:	01100305 	tsteq	r0, r5, lsl #6
    2bac:	221c2000 	andscs	r2, ip, #0
    2bb0:	01000009 	tsteq	r0, r9
    2bb4:	0002aa58 	andeq	sl, r2, r8, asr sl
    2bb8:	12030500 	andne	r0, r3, #0, 10
    2bbc:	1f200001 	svcne	0x00200001
    2bc0:	00001366 	andeq	r1, r0, r6, ror #6
    2bc4:	00cdbd03 	sbceq	fp, sp, r3, lsl #26
    2bc8:	03320000 	teqeq	r2, #0
    2bcc:	3a200000 	bcc	802bd4 <__Stack_Size+0x8027d4>
    2bd0:	20000000 	andcs	r0, r0, r0
    2bd4:	0000003a 	andeq	r0, r0, sl, lsr r0
    2bd8:	09bd2100 	ldmibeq	sp!, {r8, sp}
    2bdc:	33010000 	movwcc	r0, #4096	; 0x1000
    2be0:	00000343 	andeq	r0, r0, r3, asr #6
    2be4:	00034320 	andeq	r4, r3, r0, lsr #6
    2be8:	04080000 	streq	r0, [r8], #-0
    2bec:	00000349 	andeq	r0, r0, r9, asr #6
    2bf0:	17080102 	strne	r0, [r8, -r2, lsl #2]
    2bf4:	1500000a 	strne	r0, [r0, #-10]
    2bf8:	0000075e 	andeq	r0, r0, lr, asr r7
    2bfc:	02356701 	eorseq	r6, r5, #262144	; 0x40000
    2c00:	03610000 	cmneq	r1, #0
    2c04:	00160000 	andseq	r0, r6, r0
    2c08:	0013921f 	andseq	r9, r3, pc, lsl r2
    2c0c:	3a1e0400 	bcc	783c14 <__Stack_Size+0x783814>
    2c10:	7b000000 	blvc	2c18 <__Stack_Size+0x2818>
    2c14:	20000003 	andcs	r0, r0, r3
    2c18:	0000005e 	andeq	r0, r0, lr, asr r0
    2c1c:	0000d820 	andeq	sp, r0, r0, lsr #16
    2c20:	c7220000 	strgt	r0, [r2, -r0]!
    2c24:	06000013 			; <UNDEFINED> instruction: 0x06000013
    2c28:	5e200272 	mcrpl	2, 1, r0, cr0, cr2, {3}
    2c2c:	00000000 	andeq	r0, r0, r0
    2c30:	00022200 	andeq	r2, r2, r0, lsl #4
    2c34:	c9000400 	stmdbgt	r0, {sl}
    2c38:	04000007 	streq	r0, [r0], #-7
    2c3c:	00002901 	andeq	r2, r0, r1, lsl #18
    2c40:	14580100 	ldrbne	r0, [r8], #-256	; 0x100
    2c44:	03c20000 	biceq	r0, r2, #0
    2c48:	03700000 	cmneq	r0, #0
    2c4c:	00000000 	andeq	r0, r0, r0
    2c50:	0c420000 	mareq	acc0, r0, r2
    2c54:	04020000 	streq	r0, [r2], #-0
    2c58:	00085705 	andeq	r5, r8, r5, lsl #14
    2c5c:	05020200 	streq	r0, [r2, #-512]	; 0x200
    2c60:	00000829 	andeq	r0, r0, r9, lsr #16
    2c64:	10060102 	andne	r0, r6, r2, lsl #2
    2c68:	0200000a 	andeq	r0, r0, #10
    2c6c:	09640704 	stmdbeq	r4!, {r2, r8, r9, sl}^
    2c70:	75030000 	strvc	r0, [r3, #-0]
    2c74:	02003631 	andeq	r3, r0, #51380224	; 0x3100000
    2c78:	00004c28 	andeq	r4, r0, r8, lsr #24
    2c7c:	07020200 	streq	r0, [r2, -r0, lsl #4]
    2c80:	00000c09 	andeq	r0, r0, r9, lsl #24
    2c84:	00387503 	eorseq	r7, r8, r3, lsl #10
    2c88:	005d2902 	subseq	r2, sp, r2, lsl #18
    2c8c:	01020000 	mrseq	r0, (UNDEF: 2)
    2c90:	000a0e08 	andeq	r0, sl, r8, lsl #28
    2c94:	07040200 	streq	r0, [r4, -r0, lsl #4]
    2c98:	0000095b 	andeq	r0, r0, fp, asr r9
    2c9c:	00530404 	subseq	r0, r3, r4, lsl #8
    2ca0:	87050000 	strhi	r0, [r5, -r0]
    2ca4:	01000009 	tsteq	r0, r9
    2ca8:	00963003 	addseq	r3, r6, r3
    2cac:	79060000 	stmdbvc	r6, {}	; <UNPREDICTABLE>
    2cb0:	00000003 	andeq	r0, r0, r3
    2cb4:	000cb106 	andeq	fp, ip, r6, lsl #2
    2cb8:	11060100 	mrsne	r0, (UNDEF: 22)
    2cbc:	02000002 	andeq	r0, r0, #2
    2cc0:	00064f06 	andeq	r4, r6, r6, lsl #30
    2cc4:	07000300 	streq	r0, [r0, -r0, lsl #6]
    2cc8:	00000988 	andeq	r0, r0, r8, lsl #19
    2ccc:	00713703 	rsbseq	r3, r1, r3, lsl #14
    2cd0:	6b080000 	blvs	202cd8 <__Stack_Size+0x2028d8>
    2cd4:	b0000000 	andlt	r0, r0, r0
    2cd8:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    2cdc:	00000041 	andeq	r0, r0, r1, asr #32
    2ce0:	a1040400 	tstge	r4, r0, lsl #8
    2ce4:	0a000000 	beq	2cec <__Stack_Size+0x28ec>
    2ce8:	000013e2 	andeq	r1, r0, r2, ror #7
    2cec:	537f0330 	cmnpl	pc, #48, 6	; 0xc0000000
    2cf0:	0b000001 	bleq	2cfc <__Stack_Size+0x28fc>
    2cf4:	00002965 	andeq	r2, r0, r5, ror #18
    2cf8:	01548103 	cmpeq	r4, r3, lsl #2
    2cfc:	0b000000 	bleq	2d04 <__Stack_Size+0x2904>
    2d00:	000016d5 	ldrdeq	r1, [r0], -r5
    2d04:	01548203 	cmpeq	r4, r3, lsl #4
    2d08:	0b040000 	bleq	102d10 <__Stack_Size+0x102910>
    2d0c:	00001490 	muleq	r0, r0, r4
    2d10:	01548503 	cmpeq	r4, r3, lsl #10
    2d14:	0b080000 	bleq	202d1c <__Stack_Size+0x20291c>
    2d18:	0000143b 	andeq	r1, r0, fp, lsr r4
    2d1c:	01548603 	cmpeq	r4, r3, lsl #12
    2d20:	0b0c0000 	bleq	302d28 <__Stack_Size+0x302928>
    2d24:	00001463 	andeq	r1, r0, r3, ror #8
    2d28:	01699803 	cmneq	r9, r3, lsl #16
    2d2c:	0b100000 	bleq	402d34 <__Stack_Size+0x402934>
    2d30:	00001406 	andeq	r1, r0, r6, lsl #8
    2d34:	0169a303 	cmneq	r9, r3, lsl #6
    2d38:	0b140000 	bleq	502d40 <__Stack_Size+0x502940>
    2d3c:	00001474 	andeq	r1, r0, r4, ror r4
    2d40:	0183ad03 	orreq	sl, r3, r3, lsl #26
    2d44:	0b180000 	bleq	602d4c <__Stack_Size+0x60294c>
    2d48:	000016a1 	andeq	r1, r0, r1, lsr #13
    2d4c:	00b0af03 	adcseq	sl, r0, r3, lsl #30
    2d50:	0b1c0000 	bleq	702d58 <__Stack_Size+0x702958>
    2d54:	000019e4 	andeq	r1, r0, r4, ror #19
    2d58:	00b0b003 	adcseq	fp, r0, r3
    2d5c:	0b200000 	bleq	802d64 <__Stack_Size+0x802964>
    2d60:	000018e2 	andeq	r1, r0, r2, ror #17
    2d64:	00b0b103 	adcseq	fp, r0, r3, lsl #2
    2d68:	0b240000 	bleq	902d70 <__Stack_Size+0x902970>
    2d6c:	000013ef 	andeq	r1, r0, pc, ror #7
    2d70:	0189b503 	orreq	fp, r9, r3, lsl #10
    2d74:	0b280000 	bleq	a02d7c <__Stack_Size+0xa0297c>
    2d78:	00003743 	andeq	r3, r0, r3, asr #14
    2d7c:	0053b703 	subseq	fp, r3, r3, lsl #14
    2d80:	002c0000 	eoreq	r0, ip, r0
    2d84:	5304040c 	movwpl	r0, #17420	; 0x440c
    2d88:	08000001 	stmdaeq	r0, {r0}
    2d8c:	00000096 	muleq	r0, r6, r0
    2d90:	00000169 	andeq	r0, r0, r9, ror #2
    2d94:	00005309 	andeq	r5, r0, r9, lsl #6
    2d98:	04040000 	streq	r0, [r4], #-0
    2d9c:	0000015a 	andeq	r0, r0, sl, asr r1
    2da0:	00009608 	andeq	r9, r0, r8, lsl #12
    2da4:	00018300 	andeq	r8, r1, r0, lsl #6
    2da8:	00530900 	subseq	r0, r3, r0, lsl #18
    2dac:	53090000 	movwpl	r0, #36864	; 0x9000
    2db0:	00000000 	andeq	r0, r0, r0
    2db4:	016f0404 	cmneq	pc, r4, lsl #8
    2db8:	040d0000 	streq	r0, [sp], #-0
    2dbc:	0013e307 	andseq	lr, r3, r7, lsl #6
    2dc0:	b6b90300 	ldrtlt	r0, [r9], r0, lsl #6
    2dc4:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    2dc8:	00001073 	andeq	r1, r0, r3, ror r0
    2dcc:	0d9c3e01 	ldceq	14, cr3, [ip, #4]
    2dd0:	006c0800 	rsbeq	r0, ip, r0, lsl #16
    2dd4:	9c010000 	stcls	0, cr0, [r1], {-0}
    2dd8:	000001b5 			; <UNDEFINED> instruction: 0x000001b5
    2ddc:	000dca0f 	andeq	ip, sp, pc, lsl #20
    2de0:	00021e08 	andeq	r1, r2, r8, lsl #28
    2de4:	29100000 	ldmdbcs	r0, {}	; <UNPREDICTABLE>
    2de8:	01000014 	tsteq	r0, r4, lsl r0
    2dec:	0001c61a 	andeq	ip, r1, sl, lsl r6
    2df0:	e6030500 	str	r0, [r3], -r0, lsl #10
    2df4:	11200006 	teqne	r0, r6
    2df8:	00000041 	andeq	r0, r0, r1, asr #32
    2dfc:	00141912 	andseq	r1, r4, r2, lsl r9
    2e00:	8bee0300 	blhi	ffb83a08 <SCS_BASE+0x1fb75a08>
    2e04:	10000001 	andne	r0, r0, r1
    2e08:	0000142f 	andeq	r1, r0, pc, lsr #8
    2e0c:	01e71b01 	mvneq	r1, r1, lsl #22
    2e10:	03050000 	movweq	r0, #20480	; 0x5000
    2e14:	20000118 	andcs	r0, r0, r8, lsl r1
    2e18:	00005311 	andeq	r5, r0, r1, lsl r3
    2e1c:	01541300 	cmpeq	r4, r0, lsl #6
    2e20:	01fc0000 	mvnseq	r0, r0
    2e24:	64140000 	ldrvs	r0, [r4], #-0
    2e28:	06000000 	streq	r0, [r0], -r0
    2e2c:	144e1000 	strbne	r1, [lr], #-0
    2e30:	25010000 	strcs	r0, [r1, #-0]
    2e34:	000001ec 	andeq	r0, r0, ip, ror #3
    2e38:	00380305 	eorseq	r0, r8, r5, lsl #6
    2e3c:	fb102000 	blx	40ae46 <__Stack_Size+0x40aa46>
    2e40:	01000013 	tsteq	r0, r3, lsl r0
    2e44:	0001ec30 	andeq	lr, r1, r0, lsr ip
    2e48:	1c030500 	cfstr32ne	mvfx0, [r3], {-0}
    2e4c:	15200000 	strne	r0, [r0, #-0]!
    2e50:	000014a2 	andeq	r1, r0, r2, lsr #9
    2e54:	55001a04 	strpl	r1, [r0, #-2564]	; 0xa04
    2e58:	0400000b 	streq	r0, [r0], #-11
    2e5c:	0008d200 	andeq	sp, r8, r0, lsl #4
    2e60:	29010400 	stmdbcs	r1, {sl}
    2e64:	01000000 	mrseq	r0, (UNDEF: 0)
    2e68:	00001547 	andeq	r1, r0, r7, asr #10
    2e6c:	000003c2 	andeq	r0, r0, r2, asr #7
    2e70:	00000380 	andeq	r0, r0, r0, lsl #7
    2e74:	00000000 	andeq	r0, r0, r0
    2e78:	00000cd4 	ldrdeq	r0, [r0], -r4
    2e7c:	57050402 	strpl	r0, [r5, -r2, lsl #8]
    2e80:	02000008 	andeq	r0, r0, #8
    2e84:	08290502 	stmdaeq	r9!, {r1, r8, sl}
    2e88:	01020000 	mrseq	r0, (UNDEF: 2)
    2e8c:	000a1006 	andeq	r1, sl, r6
    2e90:	33750300 	cmncc	r5, #0, 6
    2e94:	27020032 	smladxcs	r2, r2, r0, r0
    2e98:	00000045 	andeq	r0, r0, r5, asr #32
    2e9c:	64070402 	strvs	r0, [r7], #-1026	; 0x402
    2ea0:	03000009 	movweq	r0, #9
    2ea4:	00363175 	eorseq	r3, r6, r5, ror r1
    2ea8:	00572802 	subseq	r2, r7, r2, lsl #16
    2eac:	02020000 	andeq	r0, r2, #0
    2eb0:	000c0907 	andeq	r0, ip, r7, lsl #18
    2eb4:	38750300 	ldmdacc	r5!, {r8, r9}^
    2eb8:	68290200 	stmdavs	r9!, {r9}
    2ebc:	02000000 	andeq	r0, r0, #0
    2ec0:	0a0e0801 	beq	384ecc <__Stack_Size+0x384acc>
    2ec4:	04020000 	streq	r0, [r2], #-0
    2ec8:	00095b07 	andeq	r5, r9, r7, lsl #22
    2ecc:	16090400 	strne	r0, [r9], -r0, lsl #8
    2ed0:	04010000 	streq	r0, [r1], #-0
    2ed4:	00009b16 	andeq	r9, r0, r6, lsl fp
    2ed8:	17870500 	strne	r0, [r7, r0, lsl #10]
    2edc:	05000000 	streq	r0, [r0, #-0]
    2ee0:	000018a2 	andeq	r1, r0, r2, lsr #17
    2ee4:	15940501 	ldrne	r0, [r4, #1281]	; 0x501
    2ee8:	05020000 	streq	r0, [r2, #-0]
    2eec:	000019f8 	strdeq	r1, [r0], -r8
    2ef0:	e1060003 	tst	r6, r3
    2ef4:	08000014 	stmdaeq	r0, {r2, r4}
    2ef8:	00c02703 	sbceq	r2, r0, r3, lsl #14
    2efc:	50070000 	andpl	r0, r7, r0
    2f00:	03000017 	movweq	r0, #23
    2f04:	0000c029 	andeq	ip, r0, r9, lsr #32
    2f08:	db070000 	blle	1c2f10 <__Stack_Size+0x1c2b10>
    2f0c:	03000016 	movweq	r0, #22
    2f10:	00004c2a 	andeq	r4, r0, sl, lsr #24
    2f14:	08000400 	stmdaeq	r0, {sl}
    2f18:	00005e04 	andeq	r5, r0, r4, lsl #28
    2f1c:	17d20900 	ldrbne	r0, [r2, r0, lsl #18]
    2f20:	2c030000 	stccs	0, cr0, [r3], {-0}
    2f24:	0000009b 	muleq	r0, fp, r0
    2f28:	0017d109 	andseq	sp, r7, r9, lsl #2
    2f2c:	dc2c0300 	stcle	3, cr0, [ip], #-0
    2f30:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    2f34:	00009b04 	andeq	r9, r0, r4, lsl #22
    2f38:	09870400 	stmibeq	r7, {sl}
    2f3c:	03010000 	movweq	r0, #4096	; 0x1000
    2f40:	00010730 	andeq	r0, r1, r0, lsr r7
    2f44:	03790500 	cmneq	r9, #0, 10
    2f48:	05000000 	streq	r0, [r0, #-0]
    2f4c:	00000cb1 			; <UNDEFINED> instruction: 0x00000cb1
    2f50:	02110501 	andseq	r0, r1, #4194304	; 0x400000
    2f54:	05020000 	streq	r0, [r2, #-0]
    2f58:	0000064f 	andeq	r0, r0, pc, asr #12
    2f5c:	88090003 	stmdahi	r9, {r0, r1}
    2f60:	03000009 	movweq	r0, #9
    2f64:	0000e237 	andeq	lr, r0, r7, lsr r2
    2f68:	18470600 	stmdane	r7, {r9, sl}^
    2f6c:	030c0000 	movweq	r0, #49152	; 0xc000
    2f70:	00014f3b 	andeq	r4, r1, fp, lsr pc
    2f74:	15bd0700 	ldrne	r0, [sp, #1792]!	; 0x700
    2f78:	53030000 	movwpl	r0, #12288	; 0x3000
    2f7c:	0000004c 	andeq	r0, r0, ip, asr #32
    2f80:	19930700 	ldmibne	r3, {r8, r9, sl}
    2f84:	54030000 	strpl	r0, [r3], #-0
    2f88:	0000004c 	andeq	r0, r0, ip, asr #32
    2f8c:	37460702 	strbcc	r0, [r6, -r2, lsl #14]
    2f90:	55030000 	strpl	r0, [r3, #-0]
    2f94:	0000004c 	andeq	r0, r0, ip, asr #32
    2f98:	18b60704 	ldmne	r6!, {r2, r8, r9, sl}
    2f9c:	56030000 	strpl	r0, [r3], -r0
    2fa0:	0000015e 	andeq	r0, r0, lr, asr r1
    2fa4:	c00a0008 	andgt	r0, sl, r8
    2fa8:	5e000000 	cdppl	0, 0, cr0, cr0, cr0, {0}
    2fac:	0b000001 	bleq	2fb8 <__Stack_Size+0x2bb8>
    2fb0:	0000004c 	andeq	r0, r0, ip, asr #32
    2fb4:	4f040800 	svcmi	0x00040800
    2fb8:	09000001 	stmdbeq	r0, {r0}
    2fbc:	00001848 	andeq	r1, r0, r8, asr #16
    2fc0:	01125703 	tsteq	r2, r3, lsl #14
    2fc4:	8d060000 	stchi	0, cr0, [r6, #-0]
    2fc8:	02000018 	andeq	r0, r0, #24
    2fcc:	01945b03 	orrseq	r5, r4, r3, lsl #22
    2fd0:	b5070000 	strlt	r0, [r7, #-0]
    2fd4:	03000016 	movweq	r0, #22
    2fd8:	00005e5d 	andeq	r5, r0, sp, asr lr
    2fdc:	e1070000 	mrs	r0, (UNDEF: 7)
    2fe0:	03000017 	movweq	r0, #23
    2fe4:	00005e5e 	andeq	r5, r0, lr, asr lr
    2fe8:	09000100 	stmdbeq	r0, {r8}
    2fec:	0000188e 	andeq	r1, r0, lr, lsl #17
    2ff0:	016f6003 	cmneq	pc, r3
    2ff4:	420c0000 	andmi	r0, ip, #0
    2ff8:	03020057 	movweq	r0, #8279	; 0x2057
    2ffc:	0001c365 	andeq	ip, r1, r5, ror #6
    3000:	62620d00 	rsbvs	r0, r2, #0, 26
    3004:	67030031 	smladxvs	r3, r1, r0, r0
    3008:	0000005e 	andeq	r0, r0, lr, asr r0
    300c:	62620d00 	rsbvs	r0, r2, #0, 26
    3010:	68030030 	stmdavs	r3, {r4, r5}
    3014:	0000005e 	andeq	r0, r0, lr, asr r0
    3018:	020e0001 	andeq	r0, lr, #1
    301c:	01df6203 	bicseq	r6, pc, r3, lsl #4
    3020:	770f0000 	strvc	r0, [pc, -r0]
    3024:	4c640300 	stclmi	3, cr0, [r4], #-0
    3028:	0f000000 	svceq	0x00000000
    302c:	03007762 	movweq	r7, #1890	; 0x762
    3030:	00019f6a 	andeq	r9, r1, sl, ror #30
    3034:	08090000 	stmdaeq	r9, {}	; <UNPREDICTABLE>
    3038:	0300001a 	movweq	r0, #26
    303c:	0001c36b 	andeq	ip, r1, fp, ror #6
    3040:	153a0600 	ldrne	r0, [sl, #-1536]!	; 0x600
    3044:	031c0000 	tsteq	ip, #0
    3048:	00027b6d 	andeq	r7, r2, sp, ror #22
    304c:	18f60700 	ldmne	r6!, {r8, r9, sl}^
    3050:	6f030000 	svcvs	0x00030000
    3054:	0000005e 	andeq	r0, r0, lr, asr r0
    3058:	14a90700 	strtne	r0, [r9], #1792	; 0x700
    305c:	70030000 	andvc	r0, r3, r0
    3060:	0000005e 	andeq	r0, r0, lr, asr r0
    3064:	16850701 	strne	r0, [r5], r1, lsl #14
    3068:	71030000 	mrsvc	r0, (UNDEF: 3)
    306c:	000001df 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    3070:	15600702 	strbne	r0, [r0, #-1794]!	; 0x702
    3074:	72030000 	andvc	r0, r3, #0
    3078:	000001df 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    307c:	17650704 	strbne	r0, [r5, -r4, lsl #14]!
    3080:	73030000 	movwvc	r0, #12288	; 0x3000
    3084:	000001df 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    3088:	18950706 	ldmne	r5, {r1, r2, r8, r9, sl}
    308c:	75030000 	strvc	r0, [r3, #-0]
    3090:	0000005e 	andeq	r0, r0, lr, asr r0
    3094:	19830708 	stmibne	r3, {r3, r8, r9, sl}
    3098:	76030000 	strvc	r0, [r3], -r0
    309c:	0000005e 	andeq	r0, r0, lr, asr r0
    30a0:	17710709 	ldrbne	r0, [r1, -r9, lsl #14]!
    30a4:	77030000 	strvc	r0, [r3, -r0]
    30a8:	0000005e 	andeq	r0, r0, lr, asr r0
    30ac:	17bf070a 	ldrne	r0, [pc, sl, lsl #14]!
    30b0:	78030000 	stmdavc	r3, {}	; <UNPREDICTABLE>
    30b4:	0000005e 	andeq	r0, r0, lr, asr r0
    30b8:	182e070b 	stmdane	lr!, {r0, r1, r3, r8, r9, sl}
    30bc:	79030000 	stmdbvc	r3, {}	; <UNPREDICTABLE>
    30c0:	0000005e 	andeq	r0, r0, lr, asr r0
    30c4:	1967070c 	stmdbne	r7!, {r2, r3, r8, r9, sl}^
    30c8:	7c030000 	stcvc	0, cr0, [r3], {-0}
    30cc:	00000164 	andeq	r0, r0, r4, ror #2
    30d0:	3b090010 	blcc	243118 <__Stack_Size+0x242d18>
    30d4:	03000015 	movweq	r0, #21
    30d8:	0001ea7d 	andeq	lr, r1, sp, ror sl
    30dc:	13e20600 	mvnne	r0, #0, 12
    30e0:	03300000 	teqeq	r0, #0
    30e4:	0003237f 	andeq	r2, r3, pc, ror r3
    30e8:	29650700 	stmdbcs	r5!, {r8, r9, sl}^
    30ec:	81030000 	mrshi	r0, (UNDEF: 3)
    30f0:	00000324 	andeq	r0, r0, r4, lsr #6
    30f4:	16d50700 	ldrbne	r0, [r5], r0, lsl #14
    30f8:	82030000 	andhi	r0, r3, #0
    30fc:	00000324 	andeq	r0, r0, r4, lsr #6
    3100:	14900704 	ldrne	r0, [r0], #1796	; 0x704
    3104:	85030000 	strhi	r0, [r3, #-0]
    3108:	00000324 	andeq	r0, r0, r4, lsr #6
    310c:	143b0708 	ldrtne	r0, [fp], #-1800	; 0x708
    3110:	86030000 	strhi	r0, [r3], -r0
    3114:	00000324 	andeq	r0, r0, r4, lsr #6
    3118:	1463070c 	strbtne	r0, [r3], #-1804	; 0x70c
    311c:	98030000 	stmdals	r3, {}	; <UNPREDICTABLE>
    3120:	00000339 	andeq	r0, r0, r9, lsr r3
    3124:	14060710 	strne	r0, [r6], #-1808	; 0x710
    3128:	a3030000 	movwge	r0, #12288	; 0x3000
    312c:	00000339 	andeq	r0, r0, r9, lsr r3
    3130:	14740714 	ldrbtne	r0, [r4], #-1812	; 0x714
    3134:	ad030000 	stcge	0, cr0, [r3, #-0]
    3138:	00000353 	andeq	r0, r0, r3, asr r3
    313c:	16a10718 	ssatne	r0, #2, r8, lsl #14
    3140:	af030000 	svcge	0x00030000
    3144:	0000015e 	andeq	r0, r0, lr, asr r1
    3148:	19e4071c 	stmibne	r4!, {r2, r3, r4, r8, r9, sl}^
    314c:	b0030000 	andlt	r0, r3, r0
    3150:	0000015e 	andeq	r0, r0, lr, asr r1
    3154:	18e20720 	stmiane	r2!, {r5, r8, r9, sl}^
    3158:	b1030000 	mrslt	r0, (UNDEF: 3)
    315c:	0000015e 	andeq	r0, r0, lr, asr r1
    3160:	13ef0724 	mvnne	r0, #36, 14	; 0x900000
    3164:	b5030000 	strlt	r0, [r3, #-0]
    3168:	00000359 	andeq	r0, r0, r9, asr r3
    316c:	37430728 	strbcc	r0, [r3, -r8, lsr #14]
    3170:	b7030000 	strlt	r0, [r3, -r0]
    3174:	0000005e 	andeq	r0, r0, lr, asr r0
    3178:	0810002c 	ldmdaeq	r0, {r2, r3, r5}
    317c:	00032304 	andeq	r2, r3, r4, lsl #6
    3180:	01070a00 	tsteq	r7, r0, lsl #20
    3184:	03390000 	teqeq	r9, #0
    3188:	5e0b0000 	cdppl	0, 0, cr0, cr11, cr0, {0}
    318c:	00000000 	andeq	r0, r0, r0
    3190:	032a0408 	teqeq	sl, #8, 8	; 0x8000000
    3194:	070a0000 	streq	r0, [sl, -r0]
    3198:	53000001 	movwpl	r0, #1
    319c:	0b000003 	bleq	31b0 <__Stack_Size+0x2db0>
    31a0:	0000005e 	andeq	r0, r0, lr, asr r0
    31a4:	00005e0b 	andeq	r5, r0, fp, lsl #28
    31a8:	04080000 	streq	r0, [r8], #-0
    31ac:	0000033f 	andeq	r0, r0, pc, lsr r3
    31b0:	e3090411 	movw	r0, #37905	; 0x9411
    31b4:	03000013 	movweq	r0, #19
    31b8:	000286b9 			; <UNDEFINED> instruction: 0x000286b9
    31bc:	14fb0600 	ldrbtne	r0, [fp], #1536	; 0x600
    31c0:	03240000 	teqeq	r4, #0
    31c4:	0003dfbb 			; <UNDEFINED> instruction: 0x0003dfbb
    31c8:	17fd0700 	ldrbne	r0, [sp, r0, lsl #14]!
    31cc:	bd030000 	stclt	0, cr0, [r3, #-0]
    31d0:	00000324 	andeq	r0, r0, r4, lsr #6
    31d4:	16f90700 	ldrbtne	r0, [r9], r0, lsl #14
    31d8:	be030000 	cdplt	0, 0, cr0, cr3, cr0, {0}
    31dc:	00000324 	andeq	r0, r0, r4, lsr #6
    31e0:	165d0704 	ldrbne	r0, [sp], -r4, lsl #14
    31e4:	bf030000 	svclt	0x00030000
    31e8:	00000324 	andeq	r0, r0, r4, lsr #6
    31ec:	170f0708 	strne	r0, [pc, -r8, lsl #14]
    31f0:	c0030000 	andgt	r0, r3, r0
    31f4:	00000324 	andeq	r0, r0, r4, lsr #6
    31f8:	1513070c 	ldrne	r0, [r3, #-1804]	; 0x70c
    31fc:	c1030000 	mrsgt	r0, (UNDEF: 3)
    3200:	00000324 	andeq	r0, r0, r4, lsr #6
    3204:	18bf0710 	ldmne	pc!, {r4, r8, r9, sl}	; <UNPREDICTABLE>
    3208:	c2030000 	andgt	r0, r3, #0
    320c:	00000324 	andeq	r0, r0, r4, lsr #6
    3210:	199f0714 	ldmibne	pc, {r2, r4, r8, r9, sl}	; <UNPREDICTABLE>
    3214:	c3030000 	movwgt	r0, #12288	; 0x3000
    3218:	00000324 	andeq	r0, r0, r4, lsr #6
    321c:	15a70718 	strne	r0, [r7, #1816]!	; 0x718
    3220:	c4030000 	strgt	r0, [r3], #-0
    3224:	00000324 	andeq	r0, r0, r4, lsr #6
    3228:	166f071c 			; <UNDEFINED> instruction: 0x166f071c
    322c:	c5030000 	strgt	r0, [r3, #-0]
    3230:	00000324 	andeq	r0, r0, r4, lsr #6
    3234:	fc090020 	stc2	0, cr0, [r9], {32}
    3238:	03000014 	movweq	r0, #20
    323c:	000366c7 	andeq	r6, r3, r7, asr #13
    3240:	05081200 	streq	r1, [r8, #-512]	; 0x200
    3244:	00042316 	andeq	r2, r4, r6, lsl r3
    3248:	15e80700 	strbne	r0, [r8, #1792]!	; 0x700
    324c:	18050000 	stmdane	r5, {}	; <UNPREDICTABLE>
    3250:	0000003a 	andeq	r0, r0, sl, lsr r0
    3254:	14c20700 	strbne	r0, [r2], #1792	; 0x700
    3258:	19050000 	stmdbne	r5, {}	; <UNPREDICTABLE>
    325c:	0000005e 	andeq	r0, r0, lr, asr r0
    3260:	15220704 	strne	r0, [r2, #-1796]!	; 0x704
    3264:	1a050000 	bne	14326c <__Stack_Size+0x142e6c>
    3268:	0000005e 	andeq	r0, r0, lr, asr r0
    326c:	18840705 	stmne	r4, {r0, r2, r8, r9, sl}
    3270:	1b050000 	blne	143278 <__Stack_Size+0x142e78>
    3274:	0000005e 	andeq	r0, r0, lr, asr r0
    3278:	25090006 	strcs	r0, [r9, #-6]
    327c:	0500001a 	streq	r0, [r0, #-26]
    3280:	0003ea1c 	andeq	lr, r3, ip, lsl sl
    3284:	0a580400 	beq	160428c <__Stack_Size+0x1603e8c>
    3288:	06010000 	streq	r0, [r1], -r0
    328c:	00045f30 	andeq	r5, r4, r0, lsr pc
    3290:	0a9a0500 	beq	fe684698 <SCS_BASE+0x1e676698>
    3294:	05000000 	streq	r0, [r0, #-0]
    3298:	00000c1c 	andeq	r0, r0, ip, lsl ip
    329c:	060c0501 	streq	r0, [ip], -r1, lsl #10
    32a0:	05020000 	streq	r0, [r2, #-0]
    32a4:	00000c5c 	andeq	r0, r0, ip, asr ip
    32a8:	04d50503 	ldrbeq	r0, [r5], #1283	; 0x503
    32ac:	05040000 	streq	r0, [r4, #-0]
    32b0:	000009f2 	strdeq	r0, [r0], -r2
    32b4:	56130005 	ldrpl	r0, [r3], -r5
    32b8:	01000018 	tsteq	r0, r8, lsl r0
    32bc:	000e08c9 	andeq	r0, lr, r9, asr #17
    32c0:	00001808 	andeq	r1, r0, r8, lsl #16
    32c4:	809c0100 	addshi	r0, ip, r0, lsl #2
    32c8:	14000004 	strne	r0, [r0], #-4
    32cc:	00001721 	andeq	r1, r0, r1, lsr #14
    32d0:	0480cb01 	streq	ip, [r0], #2817	; 0xb01
    32d4:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    32d8:	00027b04 	andeq	r7, r2, r4, lsl #22
    32dc:	17271500 	strne	r1, [r7, -r0, lsl #10]!
    32e0:	db010000 	blle	432e8 <__Stack_Size+0x42ee8>
    32e4:	08000e20 	stmdaeq	r0, {r5, r9, sl, fp}
    32e8:	0000000c 	andeq	r0, r0, ip
    32ec:	13159c01 	tstne	r5, #256	; 0x100
    32f0:	01000018 	tsteq	r0, r8, lsl r0
    32f4:	000e2ce8 	andeq	r2, lr, r8, ror #25
    32f8:	00001408 	andeq	r1, r0, r8, lsl #8
    32fc:	159c0100 	ldrne	r0, [ip, #256]	; 0x100
    3300:	00001907 	andeq	r1, r0, r7, lsl #18
    3304:	0e40fb01 	vmlaeq.f64	d31, d0, d1
    3308:	00020800 	andeq	r0, r2, r0, lsl #16
    330c:	9c010000 	stcls	0, cr0, [r1], {-0}
    3310:	0019b716 	andseq	fp, r9, r6, lsl r7
    3314:	01080100 	mrseq	r0, (UNDEF: 24)
    3318:	00000107 	andeq	r0, r0, r7, lsl #2
    331c:	08000e44 	stmdaeq	r0, {r2, r6, r9, sl, fp}
    3320:	0000005c 	andeq	r0, r0, ip, asr r0
    3324:	05009c01 	streq	r9, [r0, #-3073]	; 0xc01
    3328:	5b170000 	blpl	5c3330 <__Stack_Size+0x5c2f30>
    332c:	01000017 	tsteq	r0, r7, lsl r0
    3330:	005e0108 	subseq	r0, lr, r8, lsl #2
    3334:	07e60000 	strbeq	r0, [r6, r0]!
    3338:	78180000 	ldmdavc	r8, {}	; <UNPREDICTABLE>
    333c:	01000018 	tsteq	r0, r8, lsl r0
    3340:	015e010d 	cmpeq	lr, sp, lsl #2
    3344:	08200000 	stmdaeq	r0!, {}	; <UNPREDICTABLE>
    3348:	8a190000 	bhi	643350 <__Stack_Size+0x642f50>
    334c:	1a08000e 	bne	20338c <__Stack_Size+0x202f8c>
    3350:	74025001 	strvc	r5, [r2], #-1
    3354:	16000000 	strne	r0, [r0], -r0
    3358:	00001576 	andeq	r1, r0, r6, ror r5
    335c:	07013401 	streq	r3, [r1, -r1, lsl #8]
    3360:	a0000001 	andge	r0, r0, r1
    3364:	2408000e 	strcs	r0, [r8], #-14
    3368:	01000000 	mrseq	r0, (UNDEF: 0)
    336c:	00052b9c 	muleq	r5, ip, fp
    3370:	175b1700 	ldrbne	r1, [fp, -r0, lsl #14]
    3374:	34010000 	strcc	r0, [r1], #-0
    3378:	00005e01 	andeq	r5, r0, r1, lsl #28
    337c:	00086200 	andeq	r6, r8, r0, lsl #4
    3380:	34160000 	ldrcc	r0, [r6], #-0
    3384:	01000019 	tsteq	r0, r9, lsl r0
    3388:	0107018e 	smlabbeq	r7, lr, r1, r0
    338c:	0ec40000 	cdpeq	0, 12, cr0, cr4, cr0, {0}
    3390:	00100800 	andseq	r0, r0, r0, lsl #16
    3394:	9c010000 	stcls	0, cr0, [r1], {-0}
    3398:	00000564 	andeq	r0, r0, r4, ror #10
    339c:	0017c717 	andseq	ip, r7, r7, lsl r7
    33a0:	018e0100 	orreq	r0, lr, r0, lsl #2
    33a4:	0000005e 	andeq	r0, r0, lr, asr r0
    33a8:	0000089c 	muleq	r0, ip, r8
    33ac:	0018361b 	andseq	r3, r8, fp, lsl r6
    33b0:	018e0100 	orreq	r0, lr, r0, lsl #2
    33b4:	0000005e 	andeq	r0, r0, lr, asr r0
    33b8:	16005101 	strne	r5, [r0], -r1, lsl #2
    33bc:	00001634 	andeq	r1, r0, r4, lsr r6
    33c0:	c001a301 	andgt	sl, r1, r1, lsl #6
    33c4:	d4000000 	strle	r0, [r0], #-0
    33c8:	1808000e 	stmdane	r8, {r1, r2, r3}
    33cc:	01000000 	mrseq	r0, (UNDEF: 0)
    33d0:	00058f9c 	muleq	r5, ip, pc	; <UNPREDICTABLE>
    33d4:	3d321700 	ldccc	7, cr1, [r2, #-0]
    33d8:	a3010000 	movwge	r0, #4096	; 0x1000
    33dc:	00004c01 	andeq	r4, r0, r1, lsl #24
    33e0:	0008d600 	andeq	sp, r8, r0, lsl #12
    33e4:	a0160000 	andsge	r0, r6, r0
    33e8:	01000017 	tsteq	r0, r7, lsl r0
    33ec:	00c001c1 	sbceq	r0, r0, r1, asr #3
    33f0:	0eec0000 	cdpeq	0, 14, cr0, cr12, cr0, {0}
    33f4:	002c0800 	eoreq	r0, ip, r0, lsl #16
    33f8:	9c010000 	stcls	0, cr0, [r1], {-0}
    33fc:	000005ba 			; <UNDEFINED> instruction: 0x000005ba
    3400:	003d3217 	eorseq	r3, sp, r7, lsl r2
    3404:	01c10100 	biceq	r0, r1, r0, lsl #2
    3408:	0000004c 	andeq	r0, r0, ip, asr #32
    340c:	000008f7 	strdeq	r0, [r0], -r7
    3410:	1a0f1300 	bne	3c8018 <__Stack_Size+0x3c7c18>
    3414:	6a010000 	bvs	4341c <__Stack_Size+0x4301c>
    3418:	08000f18 	stmdaeq	r0, {r3, r4, r8, r9, sl, fp}
    341c:	00000024 	andeq	r0, r0, r4, lsr #32
    3420:	05eb9c01 	strbeq	r9, [fp, #3073]!	; 0xc01
    3424:	1e1c0000 	cdpne	0, 1, cr0, cr12, cr0, {0}
    3428:	5408000f 	strpl	r0, [r8], #-15
    342c:	1c00000a 	stcne	0, cr0, [r0], {10}
    3430:	08000f2a 	stmdaeq	r0, {r1, r3, r5, r8, r9, sl, fp}
    3434:	00000a5b 	andeq	r0, r0, fp, asr sl
    3438:	000f2e1c 	andeq	r2, pc, ip, lsl lr	; <UNPREDICTABLE>
    343c:	000a6608 	andeq	r6, sl, r8, lsl #12
    3440:	c4130000 	ldrgt	r0, [r3], #-0
    3444:	01000016 	tsteq	r0, r6, lsl r0
    3448:	000f3c84 	andeq	r3, pc, r4, lsl #25
    344c:	0000e008 	andeq	lr, r0, r8
    3450:	129c0100 	addsne	r0, ip, #0, 2
    3454:	1d000008 	stcne	0, cr0, [r0, #-32]	; 0xffffffe0
    3458:	08000f54 	stmdaeq	r0, {r2, r4, r6, r8, r9, sl, fp}
    345c:	00000a71 	andeq	r0, r0, r1, ror sl
    3460:	00000614 	andeq	r0, r0, r4, lsl r6
    3464:	0250011a 	subseq	r0, r0, #-2147483642	; 0x80000006
    3468:	1d000074 	stcne	0, cr0, [r0, #-464]	; 0xfffffe30
    346c:	08000f5e 	stmdaeq	r0, {r1, r2, r3, r4, r6, r8, r9, sl, fp}
    3470:	00000a83 	andeq	r0, r0, r3, lsl #21
    3474:	0000062f 	andeq	r0, r0, pc, lsr #12
    3478:	0351011a 	cmpeq	r1, #-2147483642	; 0x80000006
    347c:	1a02000a 	bne	834ac <__Stack_Size+0x830ac>
    3480:	74025001 	strvc	r5, [r2], #-1
    3484:	661d0000 	ldrvs	r0, [sp], -r0
    3488:	9a08000f 	bls	2034cc <__Stack_Size+0x2030cc>
    348c:	4800000a 	stmdami	r0, {r1, r3}
    3490:	1a000006 	bne	34b0 <__Stack_Size+0x30b0>
    3494:	40015101 	andmi	r5, r1, r1, lsl #2
    3498:	0250011a 	subseq	r0, r0, #-2147483642	; 0x80000006
    349c:	1d000074 	stcne	0, cr0, [r0, #-464]	; 0xfffffe30
    34a0:	08000f6e 	stmdaeq	r0, {r1, r2, r3, r5, r6, r8, r9, sl, fp}
    34a4:	00000ab1 			; <UNDEFINED> instruction: 0x00000ab1
    34a8:	00000662 	andeq	r0, r0, r2, ror #12
    34ac:	0251011a 	subseq	r0, r1, #-2147483642	; 0x80000006
    34b0:	011a4008 	tsteq	sl, r8
    34b4:	00740250 	rsbseq	r0, r4, r0, asr r2
    34b8:	0f761d00 	svceq	0x00761d00
    34bc:	0ac80800 	beq	ff2054c4 <SCS_BASE+0x1f1f74c4>
    34c0:	067c0000 	ldrbteq	r0, [ip], -r0
    34c4:	011a0000 	tsteq	sl, r0
    34c8:	80080251 	andhi	r0, r8, r1, asr r2
    34cc:	0250011a 	subseq	r0, r0, #-2147483642	; 0x80000006
    34d0:	1d000074 	stcne	0, cr0, [r0, #-464]	; 0xfffffe30
    34d4:	08000f7c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r8, r9, sl, fp}
    34d8:	00000adf 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    34dc:	00000690 	muleq	r0, r0, r6
    34e0:	0250011a 	subseq	r0, r0, #-2147483642	; 0x80000006
    34e4:	1d000074 	stcne	0, cr0, [r0, #-464]	; 0xfffffe30
    34e8:	08000f88 	stmdaeq	r0, {r3, r7, r8, r9, sl, fp}
    34ec:	00000af1 	strdeq	r0, [r0], -r1
    34f0:	000006a4 	andeq	r0, r0, r4, lsr #13
    34f4:	0250011a 	subseq	r0, r0, #-2147483642	; 0x80000006
    34f8:	1d000074 	stcne	0, cr0, [r0, #-464]	; 0xfffffe30
    34fc:	08000f8e 	stmdaeq	r0, {r1, r2, r3, r7, r8, r9, sl, fp}
    3500:	00000b08 	andeq	r0, r0, r8, lsl #22
    3504:	000006b8 			; <UNDEFINED> instruction: 0x000006b8
    3508:	0250011a 	subseq	r0, r0, #-2147483642	; 0x80000006
    350c:	1d000074 	stcne	0, cr0, [r0, #-464]	; 0xfffffe30
    3510:	08000f96 	stmdaeq	r0, {r1, r2, r4, r7, r8, r9, sl, fp}
    3514:	00000a83 	andeq	r0, r0, r3, lsl #21
    3518:	000006d1 	ldrdeq	r0, [r0], -r1
    351c:	0251011a 	subseq	r0, r1, #-2147483642	; 0x80000006
    3520:	011a0074 	tsteq	sl, r4, ror r0
    3524:	00310150 	eorseq	r0, r1, r0, asr r1
    3528:	000f9e1d 	andeq	r9, pc, sp, lsl lr	; <UNPREDICTABLE>
    352c:	000ac808 	andeq	ip, sl, r8, lsl #16
    3530:	0006ea00 	andeq	lr, r6, r0, lsl #20
    3534:	51011a00 	tstpl	r1, r0, lsl #20
    3538:	1ac00802 	bne	ff005548 <SCS_BASE+0x1eff7548>
    353c:	31015001 	tstcc	r1, r1
    3540:	0fa61d00 	svceq	0x00a61d00
    3544:	0a9a0800 	beq	fe68554c <SCS_BASE+0x1e67754c>
    3548:	07030000 	streq	r0, [r3, -r0]
    354c:	011a0000 	tsteq	sl, r0
    3550:	20080251 	andcs	r0, r8, r1, asr r2
    3554:	0150011a 	cmpeq	r0, sl, lsl r1
    3558:	ae1d0031 	mrcge	0, 0, r0, cr13, cr1, {1}
    355c:	1a08000f 	bne	2035a0 <__Stack_Size+0x2031a0>
    3560:	1c00000b 	stcne	0, cr0, [r0], {11}
    3564:	1a000007 	bne	3588 <__Stack_Size+0x3188>
    3568:	74025101 	strvc	r5, [r2], #-257	; 0x101
    356c:	50011a00 	andpl	r1, r1, r0, lsl #20
    3570:	1d003101 	stfnes	f3, [r0, #-4]
    3574:	08000fb8 	stmdaeq	r0, {r3, r4, r5, r7, r8, r9, sl, fp}
    3578:	00000a83 	andeq	r0, r0, r3, lsl #21
    357c:	00000736 	andeq	r0, r0, r6, lsr r7
    3580:	0351011a 	cmpeq	r1, #-2147483642	; 0x80000006
    3584:	1a06000a 	bne	1835b4 <__Stack_Size+0x1831b4>
    3588:	32015001 	andcc	r5, r1, #1
    358c:	0fc21d00 	svceq	0x00c21d00
    3590:	0ac80800 	beq	ff205598 <SCS_BASE+0x1f1f7598>
    3594:	07500000 	ldrbeq	r0, [r0, -r0]
    3598:	011a0000 	tsteq	sl, r0
    359c:	000a0351 	andeq	r0, sl, r1, asr r3
    35a0:	50011a01 	andpl	r1, r1, r1, lsl #20
    35a4:	1d003201 	sfmne	f3, 4, [r0, #-4]
    35a8:	08000fca 	stmdaeq	r0, {r1, r3, r6, r7, r8, r9, sl, fp}
    35ac:	00000b1a 	andeq	r0, r0, sl, lsl fp
    35b0:	00000769 	andeq	r0, r0, r9, ror #14
    35b4:	0251011a 	subseq	r0, r1, #-2147483642	; 0x80000006
    35b8:	011a0074 	tsteq	sl, r4, ror r0
    35bc:	00320150 	eorseq	r0, r2, r0, asr r1
    35c0:	000fd21d 	andeq	sp, pc, sp, lsl r2	; <UNPREDICTABLE>
    35c4:	000a9a08 	andeq	r9, sl, r8, lsl #20
    35c8:	00078200 	andeq	r8, r7, r0, lsl #4
    35cc:	51011a00 	tstpl	r1, r0, lsl #20
    35d0:	1a200802 	bne	8055e0 <__Stack_Size+0x8051e0>
    35d4:	32015001 	andcc	r5, r1, #1
    35d8:	0fda1d00 	svceq	0x00da1d00
    35dc:	0a830800 	beq	fe0c55e4 <SCS_BASE+0x1e0b75e4>
    35e0:	079b0000 	ldreq	r0, [fp, r0]
    35e4:	011a0000 	tsteq	sl, r0
    35e8:	00740251 	rsbseq	r0, r4, r1, asr r2
    35ec:	0150011a 	cmpeq	r0, sl, lsl r1
    35f0:	e41d0033 	ldr	r0, [sp], #-51	; 0x33
    35f4:	b108000f 	tstlt	r8, pc
    35f8:	b500000a 	strlt	r0, [r0, #-10]
    35fc:	1a000007 	bne	3620 <__Stack_Size+0x3220>
    3600:	0a035101 	beq	d7a0c <__Stack_Size+0xd760c>
    3604:	011a0110 	tsteq	sl, r0, lsl r1
    3608:	00330150 	eorseq	r0, r3, r0, asr r1
    360c:	000fec1d 	andeq	lr, pc, sp, lsl ip	; <UNPREDICTABLE>
    3610:	000af108 	andeq	pc, sl, r8, lsl #2
    3614:	0007ce00 	andeq	ip, r7, r0, lsl #28
    3618:	51011a00 	tstpl	r1, r0, lsl #20
    361c:	1a400802 	bne	100562c <__Stack_Size+0x100522c>
    3620:	33015001 	movwcc	r5, #4097	; 0x1001
    3624:	0ff61d00 	svceq	0x00f61d00
    3628:	0b1a0800 	bleq	685630 <__Stack_Size+0x685230>
    362c:	07e80000 	strbeq	r0, [r8, r0]!
    3630:	011a0000 	tsteq	sl, r0
    3634:	000a0351 	andeq	r0, sl, r1, asr r3
    3638:	50011a30 	andpl	r1, r1, r0, lsr sl
    363c:	1d003301 	stcne	3, cr3, [r0, #-4]
    3640:	08000ffe 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp}
    3644:	00000a9a 	muleq	r0, sl, sl
    3648:	00000801 	andeq	r0, r0, r1, lsl #16
    364c:	0251011a 	subseq	r0, r1, #-2147483642	; 0x80000006
    3650:	011a0074 	tsteq	sl, r4, ror r0
    3654:	00330150 	eorseq	r0, r3, r0, asr r1
    3658:	0010041e 	andseq	r0, r0, lr, lsl r4
    365c:	000b3108 	andeq	r3, fp, r8, lsl #2
    3660:	50011a00 	andpl	r1, r1, r0, lsl #20
    3664:	00007402 	andeq	r7, r0, r2, lsl #8
    3668:	16901600 	ldrne	r1, [r0], r0, lsl #12
    366c:	5d010000 	stcpl	0, cr0, [r1, #-0]
    3670:	0000c001 	andeq	ip, r0, r1
    3674:	00101c00 	andseq	r1, r0, r0, lsl #24
    3678:	00000c08 	andeq	r0, r0, r8, lsl #24
    367c:	509c0100 	addspl	r0, ip, r0, lsl #2
    3680:	17000008 	strne	r0, [r0, -r8]
    3684:	00003d32 	andeq	r3, r0, r2, lsr sp
    3688:	4c015d01 	stcmi	13, cr5, [r1], {1}
    368c:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    3690:	1f000009 	svcne	0x00000009
    3694:	08001022 	stmdaeq	r0, {r1, r5, ip}
    3698:	00000b42 	andeq	r0, r0, r2, asr #22
    369c:	0551011a 	ldrbeq	r0, [r1, #-282]	; 0x11a
    36a0:	00008c03 	andeq	r8, r0, r3, lsl #24
    36a4:	16000020 	strne	r0, [r0], -r0, lsr #32
    36a8:	000019d3 	ldrdeq	r1, [r0], -r3
    36ac:	c0016a01 	andgt	r6, r1, r1, lsl #20
    36b0:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
    36b4:	0c080010 	stceq	0, cr0, [r8], {16}
    36b8:	01000000 	mrseq	r0, (UNDEF: 0)
    36bc:	00088e9c 	muleq	r8, ip, lr
    36c0:	3d321700 	ldccc	7, cr1, [r2, #-0]
    36c4:	6a010000 	bvs	436cc <__Stack_Size+0x432cc>
    36c8:	00004c01 	andeq	r4, r0, r1, lsl #24
    36cc:	00093900 	andeq	r3, r9, r0, lsl #18
    36d0:	102e1f00 	eorne	r1, lr, r0, lsl #30
    36d4:	0b420800 	bleq	10856dc <__Stack_Size+0x10852dc>
    36d8:	011a0000 	tsteq	sl, r0
    36dc:	94030551 	strls	r0, [r3], #-1361	; 0x551
    36e0:	00200000 	eoreq	r0, r0, r0
    36e4:	18d11600 	ldmne	r1, {r9, sl, ip}^
    36e8:	77010000 	strvc	r0, [r1, -r0]
    36ec:	0000c001 	andeq	ip, r0, r1
    36f0:	00103400 	andseq	r3, r0, r0, lsl #8
    36f4:	00002008 	andeq	r2, r0, r8
    36f8:	d29c0100 	addsle	r0, ip, #0, 2
    36fc:	17000008 	strne	r0, [r0, -r8]
    3700:	00003d32 	andeq	r3, r0, r2, lsr sp
    3704:	4c017701 	stcmi	7, cr7, [r1], {1}
    3708:	5a000000 	bpl	3710 <__Stack_Size+0x3310>
    370c:	18000009 	stmdane	r0, {r0, r3}
    3710:	00001798 	muleq	r0, r8, r7
    3714:	5e017a01 	vmlapl.f32	s14, s2, s2
    3718:	94000000 	strls	r0, [r0], #-0
    371c:	20000009 	andcs	r0, r0, r9
    3720:	08001048 	stmdaeq	r0, {r3, r6, ip}
    3724:	00000b42 	andeq	r0, r0, r2, asr #22
    3728:	14192100 	ldrne	r2, [r9], #-256	; 0x100
    372c:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
    3730:	0000035b 	andeq	r0, r0, fp, asr r3
    3734:	005c0305 	subseq	r0, ip, r5, lsl #6
    3738:	64212000 	strtvs	r2, [r1], #-0
    373c:	01000035 	tsteq	r0, r5, lsr r0
    3740:	0003df3e 	andeq	sp, r3, lr, lsr pc
    3744:	bc030500 	cfstr32lt	mvfx0, [r3], {-0}
    3748:	21200000 	teqcs	r0, r0
    374c:	000015f0 	strdeq	r1, [r0], -r0
    3750:	01942801 	orrseq	r2, r4, r1, lsl #16
    3754:	03050000 	movweq	r0, #20480	; 0x5000
    3758:	200000e0 	andcs	r0, r0, r0, ror #1
    375c:	00195b22 	andseq	r5, r9, r2, lsr #22
    3760:	7bf10300 	blvc	ffc44368 <SCS_BASE+0x1fc36368>
    3764:	22000002 	andcs	r0, r0, #2
    3768:	000015c9 	andeq	r1, r0, r9, asr #11
    376c:	04802207 	streq	r2, [r0], #519	; 0x207
    3770:	5e230000 	cdppl	0, 2, cr0, cr3, cr0, {0}
    3774:	2b000000 	blcs	377c <__Stack_Size+0x337c>
    3778:	24000009 	strcs	r0, [r0], #-9
    377c:	0000006f 	andeq	r0, r0, pc, rrx
    3780:	bd220011 	stclt	0, cr0, [r2, #-68]!	; 0xffffffbc
    3784:	08000012 	stmdaeq	r0, {r1, r4}
    3788:	00093637 	andeq	r3, r9, r7, lsr r6
    378c:	091b2500 	ldmdbeq	fp, {r8, sl, sp}
    3790:	5e230000 	cdppl	0, 2, cr0, cr3, cr0, {0}
    3794:	4b000000 	blmi	379c <__Stack_Size+0x339c>
    3798:	24000009 	strcs	r0, [r0], #-9
    379c:	0000006f 	andeq	r0, r0, pc, rrx
    37a0:	1c220042 	stcne	0, cr0, [r2], #-264	; 0xfffffef8
    37a4:	08000013 	stmdaeq	r0, {r0, r1, r4}
    37a8:	00095638 	andeq	r5, r9, r8, lsr r6
    37ac:	093b2500 	ldmdbeq	fp!, {r8, sl, sp}
    37b0:	5e230000 	cdppl	0, 2, cr0, cr3, cr0, {0}
    37b4:	6b000000 	blvs	37bc <__Stack_Size+0x33bc>
    37b8:	24000009 	strcs	r0, [r0], #-9
    37bc:	0000006f 	andeq	r0, r0, pc, rrx
    37c0:	df220003 	svcle	0x00220003
    37c4:	08000012 	stmdaeq	r0, {r1, r4}
    37c8:	0009763a 	andeq	r7, r9, sl, lsr r6
    37cc:	095b2500 	ldmdbeq	fp, {r8, sl, sp}^
    37d0:	9f220000 	svcls	0x00220000
    37d4:	08000012 	stmdaeq	r0, {r1, r4}
    37d8:	0009863b 	andeq	r8, r9, fp, lsr r6
    37dc:	091b2500 	ldmdbeq	fp, {r8, sl, sp}
    37e0:	5e230000 	cdppl	0, 2, cr0, cr3, cr0, {0}
    37e4:	9b000000 	blls	37ec <__Stack_Size+0x33ec>
    37e8:	24000009 	strcs	r0, [r0], #-9
    37ec:	0000006f 	andeq	r0, r0, pc, rrx
    37f0:	fd220033 	stc2	0, cr0, [r2, #-204]!	; 0xffffff34
    37f4:	08000012 	stmdaeq	r0, {r1, r4}
    37f8:	0009a63c 	andeq	sl, r9, ip, lsr r6
    37fc:	098b2500 	stmibeq	fp, {r8, sl, sp}
    3800:	5e230000 	cdppl	0, 2, cr0, cr3, cr0, {0}
    3804:	bb000000 	bllt	380c <__Stack_Size+0x340c>
    3808:	24000009 	strcs	r0, [r0], #-9
    380c:	0000006f 	andeq	r0, r0, pc, rrx
    3810:	81220019 	teqhi	r2, r9, lsl r0
    3814:	08000012 	stmdaeq	r0, {r1, r4}
    3818:	0009ab3d 	andeq	sl, r9, sp, lsr fp
    381c:	14ad2100 	strtne	r2, [sp], #256	; 0x100
    3820:	18010000 	stmdane	r1, {}	; <UNPREDICTABLE>
    3824:	0000005e 	andeq	r0, r0, lr, asr r0
    3828:	011c0305 	tsteq	ip, r5, lsl #6
    382c:	dd222000 	stcle	0, cr2, [r2, #-0]
    3830:	01000003 	tsteq	r0, r3
    3834:	0009e21a 	andeq	lr, r9, sl, lsl r2
    3838:	003a2600 	eorseq	r2, sl, r0, lsl #12
    383c:	6b210000 	blvs	843844 <__Stack_Size+0x843444>
    3840:	01000015 	tsteq	r0, r5, lsl r0
    3844:	0004231c 	andeq	r2, r4, ip, lsl r3
    3848:	54030500 	strpl	r0, [r3], #-1280	; 0x500
    384c:	21200000 	teqcs	r0, r0
    3850:	00001749 	andeq	r1, r0, r9, asr #14
    3854:	00c64b01 	sbceq	r4, r6, r1, lsl #22
    3858:	03050000 	movweq	r0, #20480	; 0x5000
    385c:	2000008c 	andcs	r0, r0, ip, lsl #1
    3860:	00197121 	andseq	r7, r9, r1, lsr #2
    3864:	c6510100 	ldrbgt	r0, [r1], -r0, lsl #2
    3868:	05000000 	streq	r0, [r0, #-0]
    386c:	00009403 	andeq	r9, r0, r3, lsl #8
    3870:	00c62320 	sbceq	r2, r6, r0, lsr #6
    3874:	0a2a0000 	beq	a8387c <__Stack_Size+0xa8347c>
    3878:	6f240000 	svcvs	0x00240000
    387c:	03000000 	movweq	r0, #0
    3880:	15d62100 	ldrbne	r2, [r6, #256]	; 0x100
    3884:	57010000 	strpl	r0, [r1, -r0]
    3888:	00000a1a 	andeq	r0, r0, sl, lsl sl
    388c:	009c0305 	addseq	r0, ip, r5, lsl #6
    3890:	b5272000 	strlt	r2, [r7, #-0]!
    3894:	01000014 	tsteq	r0, r4, lsl r0
    3898:	0a4d0107 	beq	1343cbc <__Stack_Size+0x13438bc>
    389c:	03050000 	movweq	r0, #20480	; 0x5000
    38a0:	20000120 	andcs	r0, r0, r0, lsr #2
    38a4:	69050428 	stmdbvs	r5, {r3, r5, sl}
    38a8:	2900746e 	stmdbcs	r0, {r1, r2, r3, r5, r6, sl, ip, sp, lr}
    38ac:	00001552 	andeq	r1, r0, r2, asr r5
    38b0:	f52a5406 			; <UNDEFINED> instruction: 0xf52a5406
    38b4:	06000017 			; <UNDEFINED> instruction: 0x06000017
    38b8:	00010744 	andeq	r0, r1, r4, asr #14
    38bc:	152d2a00 	strne	r2, [sp, #-2560]!	; 0xa00
    38c0:	1a090000 	bne	2438c8 <__Stack_Size+0x2434c8>
    38c4:	0000003a 	andeq	r0, r0, sl, lsr r0
    38c8:	0016532b 	andseq	r5, r6, fp, lsr #6
    38cc:	02620a00 	rsbeq	r0, r2, #0, 20
    38d0:	00000a83 	andeq	r0, r0, r3, lsl #21
    38d4:	00004c0b 	andeq	r4, r0, fp, lsl #24
    38d8:	d72b0000 	strle	r0, [fp, -r0]!
    38dc:	0a000014 	beq	3934 <__Stack_Size+0x3534>
    38e0:	0a9a026a 	beq	fe684290 <SCS_BASE+0x1e676290>
    38e4:	5e0b0000 	cdppl	0, 0, cr0, cr11, cr0, {0}
    38e8:	0b000000 	bleq	38f0 <__Stack_Size+0x34f0>
    38ec:	0000004c 	andeq	r0, r0, ip, asr #32
    38f0:	14c92b00 	strbne	r2, [r9], #2816	; 0xb00
    38f4:	6c0a0000 	stcvs	0, cr0, [sl], {-0}
    38f8:	000ab102 	andeq	fp, sl, r2, lsl #2
    38fc:	005e0b00 	subseq	r0, lr, r0, lsl #22
    3900:	4c0b0000 	stcmi	0, cr0, [fp], {-0}
    3904:	00000000 	andeq	r0, r0, r0
    3908:	0014ef2b 	andseq	lr, r4, fp, lsr #30
    390c:	02840a00 	addeq	r0, r4, #0, 20
    3910:	00000ac8 	andeq	r0, r0, r8, asr #21
    3914:	00005e0b 	andeq	r5, r0, fp, lsl #28
    3918:	004c0b00 	subeq	r0, ip, r0, lsl #22
    391c:	2b000000 	blcs	3924 <__Stack_Size+0x3524>
    3920:	000015fd 	strdeq	r1, [r0], -sp
    3924:	df02830a 	svcle	0x0002830a
    3928:	0b00000a 	bleq	3958 <__Stack_Size+0x3558>
    392c:	0000005e 	andeq	r0, r0, lr, asr r0
    3930:	00004c0b 	andeq	r4, r0, fp, lsl #24
    3934:	232b0000 	teqcs	fp, #0
    3938:	0a000019 	beq	39a4 <__Stack_Size+0x35a4>
    393c:	0af10278 	beq	ffc44324 <SCS_BASE+0x1fc36324>
    3940:	5e0b0000 	cdppl	0, 0, cr0, cr11, cr0, {0}
    3944:	00000000 	andeq	r0, r0, r0
    3948:	001a312b 	andseq	r3, sl, fp, lsr #2
    394c:	02890a00 	addeq	r0, r9, #0, 20
    3950:	00000b08 	andeq	r0, r0, r8, lsl #22
    3954:	00005e0b 	andeq	r5, r0, fp, lsl #28
    3958:	004c0b00 	subeq	r0, ip, r0, lsl #22
    395c:	2b000000 	blcs	3964 <__Stack_Size+0x3564>
    3960:	000013c7 	andeq	r1, r0, r7, asr #7
    3964:	1a02720a 	bne	a0194 <__Stack_Size+0x9fd94>
    3968:	0b00000b 	bleq	399c <__Stack_Size+0x359c>
    396c:	0000005e 	andeq	r0, r0, lr, asr r0
    3970:	16eb2b00 	strbtne	r2, [fp], r0, lsl #22
    3974:	6d0a0000 	stcvs	0, cr0, [sl, #-0]
    3978:	000b3102 	andeq	r3, fp, r2, lsl #2
    397c:	005e0b00 	subseq	r0, lr, r0, lsl #22
    3980:	4c0b0000 	stcmi	0, cr0, [fp], {-0}
    3984:	00000000 	andeq	r0, r0, r0
    3988:	0016742c 	andseq	r7, r6, ip, lsr #8
    398c:	42eb0300 	rscmi	r0, fp, #0, 6
    3990:	0b00000b 	bleq	39c4 <__Stack_Size+0x35c4>
    3994:	0000005e 	andeq	r0, r0, lr, asr r0
    3998:	16192d00 	ldrne	r2, [r9], -r0, lsl #26
    399c:	e7030000 	str	r0, [r3, -r0]
    39a0:	000000c0 	andeq	r0, r0, r0, asr #1
    39a4:	00004c0b 	andeq	r4, r0, fp, lsl #24
    39a8:	00d10b00 	sbcseq	r0, r1, r0, lsl #22
    39ac:	00000000 	andeq	r0, r0, r0
    39b0:	00000500 	andeq	r0, r0, r0, lsl #10
    39b4:	0b460004 	bleq	11839cc <__Stack_Size+0x11835cc>
    39b8:	01040000 	mrseq	r0, (UNDEF: 4)
    39bc:	00000029 	andeq	r0, r0, r9, lsr #32
    39c0:	001a4b01 	andseq	r4, sl, r1, lsl #22
    39c4:	0003c200 	andeq	ip, r3, r0, lsl #4
    39c8:	0003f800 	andeq	pc, r3, r0, lsl #16
    39cc:	00000000 	andeq	r0, r0, r0
    39d0:	000ee700 	andeq	lr, lr, r0, lsl #14
    39d4:	05040200 	streq	r0, [r4, #-512]	; 0x200
    39d8:	00000857 	andeq	r0, r0, r7, asr r8
    39dc:	29050202 	stmdbcs	r5, {r1, r9}
    39e0:	02000008 	andeq	r0, r0, #8
    39e4:	0a100601 	beq	4051f0 <__Stack_Size+0x404df0>
    39e8:	75030000 	strvc	r0, [r3, #-0]
    39ec:	02003233 	andeq	r3, r0, #805306371	; 0x30000003
    39f0:	00004527 	andeq	r4, r0, r7, lsr #10
    39f4:	07040200 	streq	r0, [r4, -r0, lsl #4]
    39f8:	00000964 	andeq	r0, r0, r4, ror #18
    39fc:	36317503 	ldrtcc	r7, [r1], -r3, lsl #10
    3a00:	57280200 	strpl	r0, [r8, -r0, lsl #4]!
    3a04:	02000000 	andeq	r0, r0, #0
    3a08:	0c090702 	stceq	7, cr0, [r9], {2}
    3a0c:	75030000 	strvc	r0, [r3, #-0]
    3a10:	29020038 	stmdbcs	r2, {r3, r4, r5}
    3a14:	00000068 	andeq	r0, r0, r8, rrx
    3a18:	0e080102 	adfeqe	f0, f0, f2
    3a1c:	0400000a 	streq	r0, [r0], #-10
    3a20:	00000475 	andeq	r0, r0, r5, ror r4
    3a24:	007a2f02 	rsbseq	r2, sl, r2, lsl #30
    3a28:	45050000 	strmi	r0, [r5, #-0]
    3a2c:	06000000 	streq	r0, [r0], -r0
    3a30:	943e0201 	ldrtls	r0, [lr], #-513	; 0x201
    3a34:	07000000 	streq	r0, [r0, -r0]
    3a38:	0000055b 	andeq	r0, r0, fp, asr r5
    3a3c:	09410700 	stmdbeq	r1, {r8, r9, sl}^
    3a40:	00010000 	andeq	r0, r1, r0
    3a44:	00012204 	andeq	r2, r1, r4, lsl #4
    3a48:	7f3e0200 	svcvc	0x003e0200
    3a4c:	02000000 	andeq	r0, r0, #0
    3a50:	095b0704 	ldmdbeq	fp, {r2, r8, r9, sl}^
    3a54:	1c080000 	stcne	0, cr0, [r8], {-0}
    3a58:	0b014e03 	bleq	5726c <__Stack_Size+0x56e6c>
    3a5c:	09000001 	stmdbeq	r0, {r0}
    3a60:	004c5243 	subeq	r5, ip, r3, asr #4
    3a64:	6f015003 	svcvs	0x00015003
    3a68:	00000000 	andeq	r0, r0, r0
    3a6c:	48524309 	ldmdami	r2, {r0, r3, r8, r9, lr}^
    3a70:	01510300 	cmpeq	r1, r0, lsl #6
    3a74:	0000006f 	andeq	r0, r0, pc, rrx
    3a78:	44490904 	strbmi	r0, [r9], #-2308	; 0x904
    3a7c:	52030052 	andpl	r0, r3, #82	; 0x52
    3a80:	00006f01 	andeq	r6, r0, r1, lsl #30
    3a84:	4f090800 	svcmi	0x00090800
    3a88:	03005244 	movweq	r5, #580	; 0x244
    3a8c:	006f0153 	rsbeq	r0, pc, r3, asr r1	; <UNPREDICTABLE>
    3a90:	0a0c0000 	beq	303a98 <__Stack_Size+0x303698>
    3a94:	000000db 	ldrdeq	r0, [r0], -fp
    3a98:	6f015403 	svcvs	0x00015403
    3a9c:	10000000 	andne	r0, r0, r0
    3aa0:	52524209 	subspl	r4, r2, #-1879048192	; 0x90000000
    3aa4:	01550300 	cmpeq	r5, r0, lsl #6
    3aa8:	0000006f 	andeq	r0, r0, pc, rrx
    3aac:	0cf90a14 	vldmiaeq	r9!, {s1-s20}
    3ab0:	56030000 	strpl	r0, [r3], -r0
    3ab4:	00006f01 	andeq	r6, r0, r1, lsl #30
    3ab8:	0b001800 	bleq	9ac0 <__Stack_Size+0x96c0>
    3abc:	00000904 	andeq	r0, r0, r4, lsl #18
    3ac0:	a6015703 	strge	r5, [r1], -r3, lsl #14
    3ac4:	0c000000 	stceq	0, cr0, [r0], {-0}
    3ac8:	00005e04 	andeq	r5, r0, r4, lsl #28
    3acc:	09870d00 	stmibeq	r7, {r8, sl, fp}
    3ad0:	04010000 	streq	r0, [r1], #-0
    3ad4:	00014230 	andeq	r4, r1, r0, lsr r2
    3ad8:	03790700 	cmneq	r9, #0, 14
    3adc:	07000000 	streq	r0, [r0, -r0]
    3ae0:	00000cb1 			; <UNDEFINED> instruction: 0x00000cb1
    3ae4:	02110701 	andseq	r0, r1, #262144	; 0x40000
    3ae8:	07020000 	streq	r0, [r2, -r0]
    3aec:	0000064f 	andeq	r0, r0, pc, asr #12
    3af0:	88040003 	stmdahi	r4, {r0, r1}
    3af4:	04000009 	streq	r0, [r0], #-9
    3af8:	00011d37 	andeq	r1, r1, r7, lsr sp
    3afc:	0a580d00 	beq	1606f04 <__Stack_Size+0x1606b04>
    3b00:	05010000 	streq	r0, [r1, #-0]
    3b04:	00017e30 	andeq	r7, r1, r0, lsr lr
    3b08:	0a9a0700 	beq	fe685710 <SCS_BASE+0x1e677710>
    3b0c:	07000000 	streq	r0, [r0, -r0]
    3b10:	00000c1c 	andeq	r0, r0, ip, lsl ip
    3b14:	060c0701 	streq	r0, [ip], -r1, lsl #14
    3b18:	07020000 	streq	r0, [r2, -r0]
    3b1c:	00000c5c 	andeq	r0, r0, ip, asr ip
    3b20:	04d50703 	ldrbeq	r0, [r5], #1795	; 0x703
    3b24:	07040000 	streq	r0, [r4, -r0]
    3b28:	000009f2 	strdeq	r0, [r0], -r2
    3b2c:	b30e0005 	movwlt	r0, #57349	; 0xe005
    3b30:	0100001a 	tsteq	r0, sl, lsl r0
    3b34:	98010126 	stmdals	r1, {r1, r2, r5, r8}
    3b38:	0f000001 	svceq	0x00000001
    3b3c:	00001a7c 	andeq	r1, r0, ip, ror sl
    3b40:	94012601 	strls	r2, [r1], #-1537	; 0x601
    3b44:	00000000 	andeq	r0, r0, r0
    3b48:	001a3e10 	andseq	r3, sl, r0, lsl lr
    3b4c:	01730100 	cmneq	r3, r0, lsl #2
    3b50:	08001054 	stmdaeq	r0, {r2, r4, r6, ip}
    3b54:	00000028 	andeq	r0, r0, r8, lsr #32
    3b58:	01eb9c01 	mvneq	r9, r1, lsl #24
    3b5c:	00110000 	andseq	r0, r1, r0
    3b60:	0100001b 	tsteq	r0, fp, lsl r0
    3b64:	003a0173 	eorseq	r0, sl, r3, ror r1
    3b68:	09b20000 	ldmibeq	r2!, {}	; <UNPREDICTABLE>
    3b6c:	16120000 	ldrne	r0, [r2], -r0
    3b70:	0100001b 	tsteq	r0, fp, lsl r0
    3b74:	01170173 	tsteq	r7, r3, ror r1
    3b78:	51010000 	mrspl	r0, (UNDEF: 1)
    3b7c:	6e656c13 	mcrvs	12, 3, r6, cr5, cr3, {0}
    3b80:	01730100 	cmneq	r3, r0, lsl #2
    3b84:	0000005e 	andeq	r0, r0, lr, asr r0
    3b88:	69145201 	ldmdbvs	r4, {r0, r9, ip, lr}
    3b8c:	01007864 	tsteq	r0, r4, ror #16
    3b90:	005e0175 	subseq	r0, lr, r5, ror r1
    3b94:	09d00000 	ldmibeq	r0, {}^	; <UNPREDICTABLE>
    3b98:	15000000 	strne	r0, [r0, #-0]
    3b9c:	000017f5 	strdeq	r1, [r0], -r5
    3ba0:	01422701 	cmpeq	r2, r1, lsl #14
    3ba4:	107c0000 	rsbsne	r0, ip, r0
    3ba8:	00380800 	eorseq	r0, r8, r0, lsl #16
    3bac:	9c010000 	stcls	0, cr0, [r1], {-0}
    3bb0:	00000251 	andeq	r0, r0, r1, asr r2
    3bb4:	00386916 	eorseq	r6, r8, r6, lsl r9
    3bb8:	4c2a0100 	stfmis	f0, [sl], #-0
    3bbc:	01000000 	mrseq	r0, (UNDEF: 0)
    3bc0:	00017e17 	andeq	r7, r1, r7, lsl lr
    3bc4:	00107e00 	andseq	r7, r0, r0, lsl #28
    3bc8:	00000a08 	andeq	r0, r0, r8, lsl #20
    3bcc:	182d0100 	stmdane	sp!, {r8}
    3bd0:	0000018b 	andeq	r0, r0, fp, lsl #3
    3bd4:	107e1901 	rsbsne	r1, lr, r1, lsl #18
    3bd8:	000a0800 	andeq	r0, sl, r0, lsl #16
    3bdc:	8b180000 	blhi	603be4 <__Stack_Size+0x6037e4>
    3be0:	01000001 	tsteq	r0, r1
    3be4:	0010881a 	andseq	r8, r0, sl, lsl r8
    3be8:	00048008 	andeq	r8, r4, r8
    3bec:	51011b00 	tstpl	r1, r0, lsl #22
    3bf0:	20000a03 	andcs	r0, r0, r3, lsl #20
    3bf4:	0550011b 	ldrbeq	r0, [r0, #-283]	; 0x11b
    3bf8:	0110000c 	tsteq	r0, ip
    3bfc:	00000040 	andeq	r0, r0, r0, asr #32
    3c00:	1ad11c00 	bne	ff44ac08 <SCS_BASE+0x1f43cc08>
    3c04:	5a010000 	bpl	43c0c <__Stack_Size+0x4380c>
    3c08:	00000000 	andeq	r0, r0, r0
    3c0c:	00000004 	andeq	r0, r0, r4
    3c10:	02709c01 	rsbseq	r9, r0, #256	; 0x100
    3c14:	001d0000 	andseq	r0, sp, r0
    3c18:	eb000000 	bl	3c20 <__Stack_Size+0x3820>
    3c1c:	00000001 	andeq	r0, r0, r1
    3c20:	00017e1e 	andeq	r7, r1, lr, lsl lr
    3c24:	0010b400 	andseq	fp, r0, r0, lsl #8
    3c28:	00001c08 	andeq	r1, r0, r8, lsl #24
    3c2c:	d89c0100 	ldmle	ip, {r8}
    3c30:	1f000002 	svcne	0x00000002
    3c34:	0000018b 	andeq	r0, r0, fp, lsl #3
    3c38:	00000a07 	andeq	r0, r0, r7, lsl #20
    3c3c:	0010b620 	andseq	fp, r0, r0, lsr #12
    3c40:	00000a08 	andeq	r0, r0, r8, lsl #20
    3c44:	0002bd00 	andeq	fp, r2, r0, lsl #26
    3c48:	018b1f00 	orreq	r1, fp, r0, lsl #30
    3c4c:	0a410000 	beq	1043c54 <__Stack_Size+0x1043854>
    3c50:	c0210000 	eorgt	r0, r1, r0
    3c54:	80080010 	andhi	r0, r8, r0, lsl r0
    3c58:	1b000004 	blne	3c70 <__Stack_Size+0x3870>
    3c5c:	0a035101 	beq	d8068 <__Stack_Size+0xd7c68>
    3c60:	011b2000 	tsteq	fp, r0
    3c64:	000c0550 	andeq	r0, ip, r0, asr r5
    3c68:	00400110 	subeq	r0, r0, r0, lsl r1
    3c6c:	10ca2100 	sbcne	r2, sl, r0, lsl #2
    3c70:	049c0800 	ldreq	r0, [ip], #2048	; 0x800
    3c74:	011b0000 	tsteq	fp, r0
    3c78:	000a0351 	andeq	r0, sl, r1, asr r3
    3c7c:	50011b20 	andpl	r1, r1, r0, lsr #22
    3c80:	10000c05 	andne	r0, r0, r5, lsl #24
    3c84:	00004001 	andeq	r4, r0, r1
    3c88:	00026515 	andeq	r6, r2, r5, lsl r5
    3c8c:	42470100 	submi	r0, r7, #0, 2
    3c90:	d0000001 	andle	r0, r0, r1
    3c94:	24080010 	strcs	r0, [r8], #-16
    3c98:	01000000 	mrseq	r0, (UNDEF: 0)
    3c9c:	0003029c 	muleq	r3, ip, r2
    3ca0:	10e41a00 	rscne	r1, r4, r0, lsl #20
    3ca4:	017e0800 	cmneq	lr, r0, lsl #16
    3ca8:	011b0000 	tsteq	fp, r0
    3cac:	00740250 	rsbseq	r0, r4, r0, asr r2
    3cb0:	761c0000 	ldrvc	r0, [ip], -r0
    3cb4:	01000009 	tsteq	r0, r9
    3cb8:	0010f45f 	andseq	pc, r0, pc, asr r4	; <UNPREDICTABLE>
    3cbc:	00000408 	andeq	r0, r0, r8, lsl #8
    3cc0:	219c0100 	orrscs	r0, ip, r0, lsl #2
    3cc4:	1d000003 	stcne	0, cr0, [r0, #-12]
    3cc8:	080010f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, ip}
    3ccc:	000002d8 	ldrdeq	r0, [r0], -r8
    3cd0:	15522200 	ldrbne	r2, [r2, #-512]	; 0x200
    3cd4:	3b010000 	blcc	43cdc <__Stack_Size+0x438dc>
    3cd8:	0010f801 	andseq	pc, r0, r1, lsl #16
    3cdc:	00003408 	andeq	r3, r0, r8, lsl #8
    3ce0:	8a9c0100 	bhi	fe7040e8 <SCS_BASE+0x1e6f60e8>
    3ce4:	23000003 	movwcs	r0, #3
    3ce8:	00001a95 	muleq	r0, r5, sl
    3cec:	3a013d01 	bcc	530f8 <__Stack_Size+0x52cf8>
    3cf0:	54000000 	strpl	r0, [r0], #-0
    3cf4:	2300000a 	movwcs	r0, #10
    3cf8:	00001a60 	andeq	r1, r0, r0, ror #20
    3cfc:	3a013d01 	bcc	53108 <__Stack_Size+0x52d08>
    3d00:	8d000000 	stchi	0, cr0, [r0, #-0]
    3d04:	2300000a 	movwcs	r0, #10
    3d08:	00001aa4 	andeq	r1, r0, r4, lsr #21
    3d0c:	3a013d01 	bcc	53118 <__Stack_Size+0x52d18>
    3d10:	b6000000 	strlt	r0, [r0], -r0
    3d14:	2400000a 	strcs	r0, [r0], #-10
    3d18:	08001110 	stmdaeq	r0, {r4, r8, ip}
    3d1c:	00000198 	muleq	r0, r8, r1
    3d20:	0000037a 	andeq	r0, r0, sl, ror r3
    3d24:	0152011b 	cmpeq	r2, fp, lsl r1
    3d28:	1e210038 	mcrne	0, 1, r0, cr1, cr8, {1}
    3d2c:	98080011 	stmdals	r8, {r0, r4}
    3d30:	1b000001 	blne	3d3c <__Stack_Size+0x393c>
    3d34:	34015201 	strcc	r5, [r1], #-513	; 0x201
    3d38:	91220000 	teqls	r2, r0
    3d3c:	0100000b 	tsteq	r0, fp
    3d40:	112c015d 	teqne	ip, sp, asr r1
    3d44:	002a0800 	eoreq	r0, sl, r0, lsl #16
    3d48:	9c010000 	stcls	0, cr0, [r1], {-0}
    3d4c:	00000422 	andeq	r0, r0, r2, lsr #8
    3d50:	74616425 	strbtvc	r6, [r1], #-1061	; 0x425
    3d54:	015d0100 	cmpeq	sp, r0, lsl #2
    3d58:	0000005e 	andeq	r0, r0, lr, asr r0
    3d5c:	00000ad4 	ldrdeq	r0, [r0], -r4
    3d60:	001a5526 	andseq	r5, sl, r6, lsr #10
    3d64:	015f0100 	cmpeq	pc, r0, lsl #2
    3d68:	0000006f 	andeq	r0, r0, pc, rrx
    3d6c:	00088826 	andeq	r8, r8, r6, lsr #16
    3d70:	01600100 	cmneq	r0, r0, lsl #2
    3d74:	0000006f 	andeq	r0, r0, pc, rrx
    3d78:	00113a24 	andseq	r3, r1, r4, lsr #20
    3d7c:	0004b208 	andeq	fp, r4, r8, lsl #4
    3d80:	0003db00 	andeq	sp, r3, r0, lsl #22
    3d84:	50011b00 	andpl	r1, r1, r0, lsl #22
    3d88:	24003501 	strcs	r3, [r0], #-1281	; 0x501
    3d8c:	08001144 	stmdaeq	r0, {r2, r6, r8, ip}
    3d90:	000004c3 	andeq	r0, r0, r3, asr #9
    3d94:	000003fa 	strdeq	r0, [r0], -sl
    3d98:	0152011b 	cmpeq	r2, fp, lsl r1
    3d9c:	51011b31 	tstpl	r1, r1, lsr fp
    3da0:	1bc00802 	blne	ff005db0 <SCS_BASE+0x1eff7db0>
    3da4:	74025001 	strvc	r5, [r2], #-1
    3da8:	4c240000 	stcmi	0, cr0, [r4], #-0
    3dac:	de080011 	mcrle	0, 0, r0, cr8, cr1, {0}
    3db0:	12000004 	andne	r0, r0, #4
    3db4:	1b000004 	blne	3dcc <__Stack_Size+0x39cc>
    3db8:	31015101 	tstcc	r1, r1, lsl #2
    3dbc:	0150011b 	cmpeq	r0, fp, lsl r1
    3dc0:	521a0031 	andspl	r0, sl, #49	; 0x31
    3dc4:	f5080011 			; <UNDEFINED> instruction: 0xf5080011
    3dc8:	1b000004 	blne	3de0 <__Stack_Size+0x39e0>
    3dcc:	31015001 	tstcc	r1, r1
    3dd0:	85270000 	strhi	r0, [r7, #-0]!
    3dd4:	0600001a 			; <UNDEFINED> instruction: 0x0600001a
    3dd8:	00004c2d 	andeq	r4, r0, sp, lsr #24
    3ddc:	005e2800 	subseq	r2, lr, r0, lsl #16
    3de0:	043d0000 	ldrteq	r0, [sp], #-0
    3de4:	9f290000 	svcls	0x00290000
    3de8:	19000000 	stmdbne	r0, {}	; <UNPREDICTABLE>
    3dec:	12812700 	addne	r2, r1, #0, 14
    3df0:	3d070000 	stccc	0, cr0, [r7, #-0]
    3df4:	0000042d 	andeq	r0, r0, sp, lsr #8
    3df8:	001b062a 	andseq	r0, fp, sl, lsr #12
    3dfc:	3a0d0100 	bcc	344204 <__Stack_Size+0x343e04>
    3e00:	05000000 	streq	r0, [r0, #-0]
    3e04:	00012c03 	andeq	r2, r1, r3, lsl #24
    3e08:	1ac42a20 	bne	ff10e690 <SCS_BASE+0x1f100690>
    3e0c:	0e010000 	cdpeq	0, 0, cr0, cr1, cr0, {0}
    3e10:	0000005e 	andeq	r0, r0, lr, asr r0
    3e14:	01280305 	teqeq	r8, r5, lsl #6
    3e18:	dd2a2000 	stcle	0, cr2, [sl, #-0]
    3e1c:	01000003 	tsteq	r0, r3
    3e20:	00047b15 	andeq	r7, r4, r5, lsl fp
    3e24:	24030500 	strcs	r0, [r3], #-1280	; 0x500
    3e28:	05200001 	streq	r0, [r0, #-1]!
    3e2c:	0000003a 	andeq	r0, r0, sl, lsr r0
    3e30:	00074f2b 	andeq	r4, r7, fp, lsr #30
    3e34:	96e20800 	strbtls	r0, [r2], r0, lsl #16
    3e38:	2c000004 	stccs	0, cr0, [r0], {4}
    3e3c:	00000496 	muleq	r0, r6, r4
    3e40:	00004c2c 	andeq	r4, r0, ip, lsr #24
    3e44:	040c0000 	streq	r0, [ip], #-0
    3e48:	0000010b 	andeq	r0, r0, fp, lsl #2
    3e4c:	00036c2b 	andeq	r6, r3, fp, lsr #24
    3e50:	b2e10800 	rsclt	r0, r1, #0, 16
    3e54:	2c000004 	stccs	0, cr0, [r0], {4}
    3e58:	00000496 	muleq	r0, r6, r4
    3e5c:	00004c2c 	andeq	r4, r0, ip, lsr #24
    3e60:	0b2b0000 	bleq	ac3e68 <__Stack_Size+0xac3a68>
    3e64:	05000002 	streq	r0, [r0, #-2]
    3e68:	0004c357 	andeq	ip, r4, r7, asr r3
    3e6c:	003a2c00 	eorseq	r2, sl, r0, lsl #24
    3e70:	2b000000 	blcs	3e78 <__Stack_Size+0x3a78>
    3e74:	00001adf 	ldrdeq	r1, [r0], -pc	; <UNPREDICTABLE>
    3e78:	04de1909 	ldrbeq	r1, [lr], #2313	; 0x909
    3e7c:	172c0000 	strne	r0, [ip, -r0]!
    3e80:	2c000001 	stccs	0, cr0, [r0], {1}
    3e84:	0000004c 	andeq	r0, r0, ip, asr #32
    3e88:	00004c2c 	andeq	r4, r0, ip, lsr #24
    3e8c:	6f2d0000 	svcvs	0x002d0000
    3e90:	0a00001a 	beq	3f00 <__Stack_Size+0x3b00>
    3e94:	04f50288 	ldrbteq	r0, [r5], #648	; 0x288
    3e98:	5e2c0000 	cdppl	0, 2, cr0, cr12, cr0, {0}
    3e9c:	2c000000 	stccs	0, cr0, [r0], {-0}
    3ea0:	0000004c 	andeq	r0, r0, ip, asr #32
    3ea4:	1af32e00 	bne	ffccf6ac <SCS_BASE+0x1fcc16ac>
    3ea8:	710a0000 	mrsvc	r0, (UNDEF: 10)
    3eac:	005e2c02 	subseq	r2, lr, r2, lsl #24
    3eb0:	00000000 	andeq	r0, r0, r0
    3eb4:	000008b7 			; <UNDEFINED> instruction: 0x000008b7
    3eb8:	0de30004 	stcleq	0, cr0, [r3, #16]!
    3ebc:	01040000 	mrseq	r0, (UNDEF: 4)
    3ec0:	00000029 	andeq	r0, r0, r9, lsr #32
    3ec4:	001b9301 	andseq	r9, fp, r1, lsl #6
    3ec8:	0003c200 	andeq	ip, r3, r0, lsl #4
    3ecc:	00044000 	andeq	r4, r4, r0
    3ed0:	00000000 	andeq	r0, r0, r0
    3ed4:	00106e00 	andseq	r6, r0, r0, lsl #28
    3ed8:	05040200 	streq	r0, [r4, #-512]	; 0x200
    3edc:	00000857 	andeq	r0, r0, r7, asr r8
    3ee0:	29050202 	stmdbcs	r5, {r1, r9}
    3ee4:	02000008 	andeq	r0, r0, #8
    3ee8:	0a100601 	beq	4056f4 <__Stack_Size+0x4052f4>
    3eec:	75030000 	strvc	r0, [r3, #-0]
    3ef0:	02003233 	andeq	r3, r0, #805306371	; 0x30000003
    3ef4:	00004527 	andeq	r4, r0, r7, lsr #10
    3ef8:	07040200 	streq	r0, [r4, -r0, lsl #4]
    3efc:	00000964 	andeq	r0, r0, r4, ror #18
    3f00:	36317503 	ldrtcc	r7, [r1], -r3, lsl #10
    3f04:	57280200 	strpl	r0, [r8, -r0, lsl #4]!
    3f08:	02000000 	andeq	r0, r0, #0
    3f0c:	0c090702 	stceq	7, cr0, [r9], {2}
    3f10:	75030000 	strvc	r0, [r3, #-0]
    3f14:	29020038 	stmdbcs	r2, {r3, r4, r5}
    3f18:	00000068 	andeq	r0, r0, r8, rrx
    3f1c:	0e080102 	adfeqe	f0, f0, f2
    3f20:	0400000a 	streq	r0, [r0], #-10
    3f24:	00000475 	andeq	r0, r0, r5, ror r4
    3f28:	007a2f02 	rsbseq	r2, sl, r2, lsl #30
    3f2c:	45050000 	strmi	r0, [r5, #-0]
    3f30:	04000000 	streq	r0, [r0], #-0
    3f34:	000002ca 	andeq	r0, r0, sl, asr #5
    3f38:	008a3002 	addeq	r3, sl, r2
    3f3c:	57050000 	strpl	r0, [r5, -r0]
    3f40:	06000000 	streq	r0, [r0], -r0
    3f44:	a43c0201 	ldrtge	r0, [ip], #-513	; 0x201
    3f48:	07000000 	streq	r0, [r0, -r0]
    3f4c:	00001ec3 	andeq	r1, r0, r3, asr #29
    3f50:	45530800 	ldrbmi	r0, [r3, #-2048]	; 0x800
    3f54:	00010054 	andeq	r0, r1, r4, asr r0
    3f58:	0007b804 	andeq	fp, r7, r4, lsl #16
    3f5c:	8f3c0200 	svchi	0x003c0200
    3f60:	06000000 	streq	r0, [r0], -r0
    3f64:	c43e0201 	ldrtgt	r0, [lr], #-513	; 0x201
    3f68:	07000000 	streq	r0, [r0, -r0]
    3f6c:	0000055b 	andeq	r0, r0, fp, asr r5
    3f70:	09410700 	stmdbeq	r1, {r8, r9, sl}^
    3f74:	00010000 	andeq	r0, r1, r0
    3f78:	00012204 	andeq	r2, r1, r4, lsl #4
    3f7c:	af3e0200 	svcge	0x003e0200
    3f80:	02000000 	andeq	r0, r0, #0
    3f84:	095b0704 	ldmdbeq	fp, {r2, r8, r9, sl}^
    3f88:	24090000 	strcs	r0, [r9], #-0
    3f8c:	52010c03 	andpl	r0, r1, #768	; 0x300
    3f90:	0a000001 	beq	3f9c <__Stack_Size+0x3b9c>
    3f94:	00524341 	subseq	r4, r2, r1, asr #6
    3f98:	6f010e03 	svcvs	0x00010e03
    3f9c:	00000000 	andeq	r0, r0, r0
    3fa0:	001c000b 	andseq	r0, ip, fp
    3fa4:	010f0300 	mrseq	r0, SP_hyp
    3fa8:	0000006f 	andeq	r0, r0, pc, rrx
    3fac:	1bfd0b04 	blne	fff46bc4 <SCS_BASE+0x1ff38bc4>
    3fb0:	10030000 	andne	r0, r3, r0
    3fb4:	00006f01 	andeq	r6, r0, r1, lsl #30
    3fb8:	530a0800 	movwpl	r0, #43008	; 0xa800
    3fbc:	11030052 	qaddne	r0, r2, r3
    3fc0:	00006f01 	andeq	r6, r0, r1, lsl #30
    3fc4:	430a0c00 	movwmi	r0, #44032	; 0xac00
    3fc8:	12030052 	andne	r0, r3, #82	; 0x52
    3fcc:	00006f01 	andeq	r6, r0, r1, lsl #30
    3fd0:	410a1000 	mrsmi	r1, (UNDEF: 10)
    3fd4:	13030052 	movwne	r0, #12370	; 0x3052
    3fd8:	00006f01 	andeq	r6, r0, r1, lsl #30
    3fdc:	a80b1400 	stmdage	fp, {sl, ip}
    3fe0:	0300001d 	movweq	r0, #29
    3fe4:	006f0114 	rsbeq	r0, pc, r4, lsl r1	; <UNPREDICTABLE>
    3fe8:	0a180000 	beq	603ff0 <__Stack_Size+0x603bf0>
    3fec:	0052424f 	subseq	r4, r2, pc, asr #4
    3ff0:	6f011503 	svcvs	0x00011503
    3ff4:	1c000000 	stcne	0, cr0, [r0], {-0}
    3ff8:	001bad0b 	andseq	sl, fp, fp, lsl #26
    3ffc:	01160300 	tsteq	r6, r0, lsl #6
    4000:	0000006f 	andeq	r0, r0, pc, rrx
    4004:	b10c0020 	tstlt	ip, r0, lsr #32
    4008:	0300001d 	movweq	r0, #29
    400c:	00d60117 	sbcseq	r0, r6, r7, lsl r1
    4010:	10090000 	andne	r0, r9, r0
    4014:	d0011903 	andle	r1, r1, r3, lsl #18
    4018:	0a000001 	beq	4024 <__Stack_Size+0x3c24>
    401c:	00504452 	subseq	r4, r0, r2, asr r4
    4020:	7f011b03 	svcvc	0x00011b03
    4024:	00000000 	andeq	r0, r0, r0
    4028:	001d820b 	andseq	r8, sp, fp, lsl #4
    402c:	011c0300 	tsteq	ip, r0, lsl #6
    4030:	0000007f 	andeq	r0, r0, pc, ror r0
    4034:	1d870b02 	vstrne	d0, [r7, #8]
    4038:	1d030000 	stcne	0, cr0, [r3, #-0]
    403c:	00007f01 	andeq	r7, r0, r1, lsl #30
    4040:	8d0b0400 	cfstrshi	mvf0, [fp, #-0]
    4044:	0300001d 	movweq	r0, #29
    4048:	007f011e 	rsbseq	r0, pc, lr, lsl r1	; <UNPREDICTABLE>
    404c:	0b060000 	bleq	184054 <__Stack_Size+0x183c54>
    4050:	00001bc6 	andeq	r1, r0, r6, asr #23
    4054:	7f011f03 	svcvc	0x00011f03
    4058:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    405c:	001bcb0b 	andseq	ip, fp, fp, lsl #22
    4060:	01200300 	teqeq	r0, r0, lsl #6
    4064:	0000007f 	andeq	r0, r0, pc, ror r0
    4068:	1bd00b0a 	blne	ff406c98 <SCS_BASE+0x1f3f8c98>
    406c:	21030000 	mrscs	r0, (UNDEF: 3)
    4070:	00007f01 	andeq	r7, r0, r1, lsl #30
    4074:	d50b0c00 	strle	r0, [fp, #-3072]	; 0xc00
    4078:	0300001b 	movweq	r0, #27
    407c:	007f0122 	rsbseq	r0, pc, r2, lsr #2
    4080:	000e0000 	andeq	r0, lr, r0
    4084:	001ced0c 	andseq	lr, ip, ip, lsl #26
    4088:	01230300 	teqeq	r3, r0, lsl #6
    408c:	0000015e 	andeq	r0, r0, lr, asr r1
    4090:	1c040106 	stfnes	f0, [r4], {6}
    4094:	00000203 	andeq	r0, r0, r3, lsl #4
    4098:	00048807 	andeq	r8, r4, r7, lsl #16
    409c:	65070100 	strvs	r0, [r7, #-256]	; 0x100
    40a0:	02000008 	andeq	r0, r0, #8
    40a4:	00013207 	andeq	r3, r1, r7, lsl #4
    40a8:	12070300 	andne	r0, r7, #0, 6
    40ac:	04000005 	streq	r0, [r0], #-5
    40b0:	00042a07 	andeq	r2, r4, r7, lsl #20
    40b4:	04000500 	streq	r0, [r0], #-1280	; 0x500
    40b8:	00000782 	andeq	r0, r0, r2, lsl #15
    40bc:	01dc2204 	bicseq	r2, ip, r4, lsl #4
    40c0:	dd0d0000 	stcle	0, cr0, [sp, #-0]
    40c4:	0100001c 	tsteq	r0, ip, lsl r0
    40c8:	0203033f 	andeq	r0, r3, #-67108864	; 0xfc000000
    40cc:	2c010000 	stccs	0, cr0, [r1], {-0}
    40d0:	0e000002 	cdpeq	0, 0, cr0, cr0, cr2, {0}
    40d4:	00001c40 	andeq	r1, r0, r0, asr #24
    40d8:	03034101 	movweq	r4, #12545	; 0x3101
    40dc:	00000002 	andeq	r0, r0, r2
    40e0:	0007710f 	andeq	r7, r7, pc, lsl #2
    40e4:	58560100 	ldmdapl	r6, {r8}^
    40e8:	18080011 	stmdane	r8, {r0, r4}
    40ec:	01000000 	mrseq	r0, (UNDEF: 0)
    40f0:	0002519c 	muleq	r2, ip, r1
    40f4:	1b611000 	blne	18480fc <__Stack_Size+0x1847cfc>
    40f8:	56010000 	strpl	r0, [r1], -r0
    40fc:	0000003a 	andeq	r0, r0, sl, lsr r0
    4100:	00000af3 	strdeq	r0, [r0], -r3
    4104:	1cf80f00 	ldclne	15, cr0, [r8]
    4108:	6a010000 	bvs	44110 <__Stack_Size+0x43d10>
    410c:	00000000 	andeq	r0, r0, r0
    4110:	00000018 	andeq	r0, r0, r8, lsl r0
    4114:	02769c01 	rsbseq	r9, r6, #256	; 0x100
    4118:	c7100000 	ldrgt	r0, [r0, -r0]
    411c:	0100001c 	tsteq	r0, ip, lsl r0
    4120:	00003a6a 	andeq	r3, r0, sl, ror #20
    4124:	000b1400 	andeq	r1, fp, r0, lsl #8
    4128:	cb0f0000 	blgt	3c4130 <__Stack_Size+0x3c3d30>
    412c:	01000001 	tsteq	r0, r1
    4130:	0011707e 	andseq	r7, r1, lr, ror r0
    4134:	00001808 	andeq	r1, r0, r8, lsl #16
    4138:	9b9c0100 	blls	fe704540 <SCS_BASE+0x1e6f6540>
    413c:	10000002 	andne	r0, r0, r2
    4140:	00001dda 	ldrdeq	r1, [r0], -sl
    4144:	003a7e01 	eorseq	r7, sl, r1, lsl #28
    4148:	0b350000 	bleq	d44150 <__Stack_Size+0xd43d50>
    414c:	11000000 	mrsne	r0, (UNDEF: 0)
    4150:	000004a4 	andeq	r0, r0, r4, lsr #9
    4154:	11889001 	orrne	r9, r8, r1
    4158:	00180800 	andseq	r0, r8, r0, lsl #16
    415c:	9c010000 	stcls	0, cr0, [r1], {-0}
    4160:	00061411 	andeq	r1, r6, r1, lsl r4
    4164:	a09e0100 	addsge	r0, lr, r0, lsl #2
    4168:	10080011 	andne	r0, r8, r1, lsl r0
    416c:	01000000 	mrseq	r0, (UNDEF: 0)
    4170:	1d2d129c 	sfmne	f1, 4, [sp, #-624]!	; 0xfffffd90
    4174:	96010000 	strls	r0, [r1], -r0
    4178:	00003a02 	andeq	r3, r0, r2, lsl #20
    417c:	00000000 	andeq	r0, r0, r0
    4180:	00000c00 	andeq	r0, r0, r0, lsl #24
    4184:	129c0100 	addsne	r0, ip, #0, 2
    4188:	00001bda 	ldrdeq	r1, [r0], -sl
    418c:	3a02a301 	bcc	acd98 <__Stack_Size+0xac998>
    4190:	00000000 	andeq	r0, r0, r0
    4194:	0c000000 	stceq	0, cr0, [r0], {-0}
    4198:	01000000 	mrseq	r0, (UNDEF: 0)
    419c:	1c93139c 	ldcne	3, cr1, [r3], {156}	; 0x9c
    41a0:	b1010000 	mrslt	r0, (UNDEF: 1)
    41a4:	0000a402 	andeq	sl, r0, r2, lsl #8
    41a8:	00000000 	andeq	r0, r0, r0
    41ac:	00001000 	andeq	r1, r0, r0
    41b0:	149c0100 	ldrne	r0, [ip], #256	; 0x100
    41b4:	14000003 	strne	r0, [r0], #-3
    41b8:	00001b53 	andeq	r1, r0, r3, asr fp
    41bc:	a402b301 	strge	fp, [r2], #-769	; 0x301
    41c0:	56000000 	strpl	r0, [r0], -r0
    41c4:	0000000b 	andeq	r0, r0, fp
    41c8:	001b6f13 	andseq	r6, fp, r3, lsl pc
    41cc:	02c70100 	sbceq	r0, r7, #0, 2
    41d0:	000000a4 	andeq	r0, r0, r4, lsr #1
    41d4:	00000000 	andeq	r0, r0, r0
    41d8:	00000010 	andeq	r0, r0, r0, lsl r0
    41dc:	033f9c01 	teqeq	pc, #256	; 0x100
    41e0:	4c140000 	ldcmi	0, cr0, [r4], {-0}
    41e4:	0100001c 	tsteq	r0, ip, lsl r0
    41e8:	00a402c9 	adceq	r0, r4, r9, asr #5
    41ec:	0b7b0000 	bleq	1ec41f4 <__Stack_Size+0x1ec3df4>
    41f0:	15000000 	strne	r0, [r0, #-0]
    41f4:	00001b1b 	andeq	r1, r0, fp, lsl fp
    41f8:	0002e201 	andeq	lr, r2, r1, lsl #4
    41fc:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    4200:	01000000 	mrseq	r0, (UNDEF: 0)
    4204:	0003749c 	muleq	r3, ip, r4
    4208:	1d9f1600 	ldcne	6, cr1, [pc]	; 4210 <__Stack_Size+0x3e10>
    420c:	e2010000 	and	r0, r1, #0
    4210:	00004c02 	andeq	r4, r0, r2, lsl #24
    4214:	000ba100 	andeq	sl, fp, r0, lsl #2
    4218:	1a7c1700 	bne	1f09e20 <__Stack_Size+0x1f09a20>
    421c:	e2010000 	and	r0, r1, #0
    4220:	0000c402 	andeq	ip, r0, r2, lsl #8
    4224:	00510100 	subseq	r0, r1, r0, lsl #2
    4228:	001c6d13 	andseq	r6, ip, r3, lsl sp
    422c:	03010100 	movweq	r0, #4352	; 0x1100
    4230:	000000a4 	andeq	r0, r0, r4, lsr #1
    4234:	00000000 	andeq	r0, r0, r0
    4238:	00000020 	andeq	r0, r0, r0, lsr #32
    423c:	03af9c01 			; <UNDEFINED> instruction: 0x03af9c01
    4240:	5b160000 	blpl	584248 <__Stack_Size+0x583e48>
    4244:	0100001d 	tsteq	r0, sp, lsl r0
    4248:	004c0301 	subeq	r0, ip, r1, lsl #6
    424c:	0bdb0000 	bleq	ff6c4254 <SCS_BASE+0x1f6b6254>
    4250:	4c140000 	ldcmi	0, cr0, [r4], {-0}
    4254:	0100001c 	tsteq	r0, ip, lsl r0
    4258:	00a40303 	adceq	r0, r4, r3, lsl #6
    425c:	0c150000 	ldceq	0, cr0, [r5], {-0}
    4260:	15000000 	strne	r0, [r0, #-0]
    4264:	0000023a 	andeq	r0, r0, sl, lsr r2
    4268:	b0032e01 	andlt	r2, r3, r1, lsl #28
    426c:	0c080011 	stceq	0, cr0, [r8], {17}
    4270:	01000000 	mrseq	r0, (UNDEF: 0)
    4274:	0003d49c 	muleq	r3, ip, r4
    4278:	1d5b1700 	ldclne	7, cr1, [fp, #-0]
    427c:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
    4280:	00004c03 	andeq	r4, r0, r3, lsl #24
    4284:	00500100 	subseq	r0, r0, r0, lsl #2
    4288:	00020e18 	andeq	r0, r2, r8, lsl lr
    428c:	0011bc00 	andseq	fp, r1, r0, lsl #24
    4290:	00002808 	andeq	r2, r0, r8, lsl #16
    4294:	009c0100 	addseq	r0, ip, r0, lsl #2
    4298:	19000004 	stmdbne	r0, {r2}
    429c:	0000021f 	andeq	r0, r0, pc, lsl r2
    42a0:	00000c34 	andeq	r0, r0, r4, lsr ip
    42a4:	0011ca1a 	andseq	ip, r1, sl, lsl sl
    42a8:	00000e08 	andeq	r0, r0, r8, lsl #28
    42ac:	021f1b00 	andseq	r1, pc, #0, 22
    42b0:	00000000 	andeq	r0, r0, r0
    42b4:	001b8d1c 	andseq	r8, fp, ip, lsl sp
    42b8:	03850100 	orreq	r0, r5, #0, 2
    42bc:	00041801 	andeq	r1, r4, r1, lsl #16
    42c0:	00691d00 	rsbeq	r1, r9, r0, lsl #26
    42c4:	6f038701 	svcvs	0x00038701
    42c8:	00000000 	andeq	r0, r0, r0
    42cc:	001dbf13 	andseq	fp, sp, r3, lsl pc
    42d0:	03660100 	cmneq	r6, #0, 2
    42d4:	00000203 	andeq	r0, r0, r3, lsl #4
    42d8:	080011e4 	stmdaeq	r0, {r2, r5, r6, r7, r8, ip}
    42dc:	00000036 	andeq	r0, r0, r6, lsr r0
    42e0:	048c9c01 	streq	r9, [ip], #3073	; 0xc01
    42e4:	8b160000 	blhi	5842ec <__Stack_Size+0x583eec>
    42e8:	0100001c 	tsteq	r0, ip, lsl r0
    42ec:	003a0366 	eorseq	r0, sl, r6, ror #6
    42f0:	0c530000 	mraeq	r0, r3, acc0
    42f4:	45140000 	ldrmi	r0, [r4, #-0]
    42f8:	0100001c 	tsteq	r0, ip, lsl r0
    42fc:	02030368 	andeq	r0, r3, #104, 6	; 0xa0000001
    4300:	0c710000 	ldcleq	0, cr0, [r1], #-0
    4304:	001e0000 	andseq	r0, lr, r0
    4308:	f2000004 	vhadd.s8	d0, d0, d4
    430c:	12080011 	andne	r0, r8, #17
    4310:	01000000 	mrseq	r0, (UNDEF: 0)
    4314:	04790370 	ldrbteq	r0, [r9], #-880	; 0x370
    4318:	f21a0000 	vhadd.s16	d0, d10, d0
    431c:	12080011 	andne	r0, r8, #17
    4320:	1f000000 	svcne	0x00000000
    4324:	0000040d 	andeq	r0, r0, sp, lsl #8
    4328:	00749102 	rsbseq	r9, r4, r2, lsl #2
    432c:	11ec2000 	mvnne	r2, r0
    4330:	020e0800 	andeq	r0, lr, #0, 16
    4334:	08200000 	stmdaeq	r0!, {}	; <UNPREDICTABLE>
    4338:	0e080012 	mcreq	0, 0, r0, cr8, cr2, {0}
    433c:	00000002 	andeq	r0, r0, r2
    4340:	000c2a21 	andeq	r2, ip, r1, lsr #20
    4344:	03ad0100 			; <UNDEFINED> instruction: 0x03ad0100
    4348:	1c000002 	stcne	0, cr0, [r0], {2}
    434c:	40080012 	andmi	r0, r8, r2, lsl r0
    4350:	01000000 	mrseq	r0, (UNDEF: 0)
    4354:	0004ea9c 	muleq	r4, ip, sl
    4358:	1c561000 	mrane	r1, r6, acc0
    435c:	ad010000 	stcge	0, cr0, [r1, #-0]
    4360:	0000003a 	andeq	r0, r0, sl, lsr r0
    4364:	00000ca6 	andeq	r0, r0, r6, lsr #25
    4368:	001c4522 	andseq	r4, ip, r2, lsr #10
    436c:	03af0100 			; <UNDEFINED> instruction: 0x03af0100
    4370:	d2000002 	andle	r0, r0, #2
    4374:	2300000c 	movwcs	r0, #12
    4378:	08001228 	stmdaeq	r0, {r3, r5, r9, ip}
    437c:	00000418 	andeq	r0, r0, r8, lsl r4
    4380:	000004d8 	ldrdeq	r0, [r0], -r8
    4384:	03500124 	cmpeq	r0, #36, 2
    4388:	000fff0a 	andeq	pc, pc, sl, lsl #30
    438c:	00124825 	andseq	r4, r2, r5, lsr #16
    4390:	00041808 	andeq	r1, r4, r8, lsl #16
    4394:	50012400 	andpl	r2, r1, r0, lsl #8
    4398:	0fff0a03 	svceq	0x00ff0a03
    439c:	b2210000 	eorlt	r0, r1, #0
    43a0:	0100001b 	tsteq	r0, fp, lsl r0
    43a4:	000203d4 	ldrdeq	r0, [r2], -r4
    43a8:	00000000 	andeq	r0, r0, r0
    43ac:	00003c00 	andeq	r3, r0, r0, lsl #24
    43b0:	399c0100 	ldmibcc	ip, {r8}
    43b4:	22000005 	andcs	r0, r0, #5
    43b8:	00001c45 	andeq	r1, r0, r5, asr #24
    43bc:	0203d601 	andeq	sp, r3, #1048576	; 0x100000
    43c0:	0cfc0000 	ldcleq	0, cr0, [ip]
    43c4:	00230000 	eoreq	r0, r3, r0
    43c8:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    43cc:	27000004 	strcs	r0, [r0, -r4]
    43d0:	24000005 	strcs	r0, [r0], #-5
    43d4:	0a035001 	beq	d83e0 <__Stack_Size+0xd7fe0>
    43d8:	25000fff 	strcs	r0, [r0, #-4095]	; 0xfff
    43dc:	00000000 	andeq	r0, r0, r0
    43e0:	00000418 	andeq	r0, r0, r8, lsl r4
    43e4:	03500124 	cmpeq	r0, #36, 2
    43e8:	000fff0a 	andeq	pc, pc, sl, lsl #30
    43ec:	1b3c2100 	blne	f0c7f4 <__Stack_Size+0xf0c3f4>
    43f0:	f7010000 			; <UNDEFINED> instruction: 0xf7010000
    43f4:	00000203 	andeq	r0, r0, r3, lsl #4
    43f8:	00000000 	andeq	r0, r0, r0
    43fc:	00000070 	andeq	r0, r0, r0, ror r0
    4400:	059b9c01 	ldreq	r9, [fp, #3073]	; 0xc01
    4404:	45220000 	strmi	r0, [r2, #-0]!
    4408:	0100001c 	tsteq	r0, ip, lsl r0
    440c:	000203f9 	strdeq	r0, [r2], -r9
    4410:	000d2600 	andeq	r2, sp, r0, lsl #12
    4414:	00002300 	andeq	r2, r0, r0, lsl #6
    4418:	04180000 	ldreq	r0, [r8], #-0
    441c:	05760000 	ldrbeq	r0, [r6, #-0]!
    4420:	01240000 	teqeq	r4, r0
    4424:	ff0a0350 			; <UNDEFINED> instruction: 0xff0a0350
    4428:	0023000f 	eoreq	r0, r3, pc
    442c:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    4430:	8b000004 	blhi	4448 <__Stack_Size+0x4048>
    4434:	24000005 	strcs	r0, [r0], #-5
    4438:	0a035001 	beq	d8444 <__Stack_Size+0xd8044>
    443c:	25000fff 	strcs	r0, [r0, #-4095]	; 0xfff
    4440:	00000000 	andeq	r0, r0, r0
    4444:	00000418 	andeq	r0, r0, r8, lsl r4
    4448:	01500124 	cmpeq	r0, r4, lsr #2
    444c:	1300003f 	movwne	r0, #63	; 0x3f
    4450:	00001366 	andeq	r1, r0, r6, ror #6
    4454:	03013601 	movweq	r3, #5633	; 0x1601
    4458:	5c000002 	stcpl	0, cr0, [r0], {2}
    445c:	48080012 	stmdami	r8, {r1, r4}
    4460:	01000000 	mrseq	r0, (UNDEF: 0)
    4464:	00061b9c 	muleq	r6, ip, fp
    4468:	3c3e1600 	ldccc	6, cr1, [lr], #-0
    446c:	36010000 	strcc	r0, [r1], -r0
    4470:	00003a01 	andeq	r3, r0, r1, lsl #20
    4474:	000d5b00 	andeq	r5, sp, r0, lsl #22
    4478:	1cc21600 	stclne	6, cr1, [r2], {0}
    447c:	36010000 	strcc	r0, [r1], -r0
    4480:	00003a01 	andeq	r3, r0, r1, lsl #20
    4484:	000d8700 	andeq	r8, sp, r0, lsl #14
    4488:	1c451400 	cfstrdne	mvd1, [r5], {-0}
    448c:	38010000 	stmdacc	r1, {}	; <UNPREDICTABLE>
    4490:	00020301 	andeq	r0, r2, r1, lsl #6
    4494:	000db300 	andeq	fp, sp, r0, lsl #6
    4498:	12682300 	rsbne	r2, r8, #0, 6
    449c:	04180800 	ldreq	r0, [r8], #-2048	; 0x800
    44a0:	05f80000 	ldrbeq	r0, [r8, #0]!
    44a4:	01240000 	teqeq	r4, r0
    44a8:	003f0150 	eorseq	r0, pc, r0, asr r1	; <UNPREDICTABLE>
    44ac:	00128023 	andseq	r8, r2, r3, lsr #32
    44b0:	00041808 	andeq	r1, r4, r8, lsl #16
    44b4:	00060b00 	andeq	r0, r6, r0, lsl #22
    44b8:	50012400 	andpl	r2, r1, r0, lsl #8
    44bc:	25003f01 	strcs	r3, [r0, #-3841]	; 0xf01
    44c0:	0800128e 	stmdaeq	r0, {r1, r2, r3, r7, r9, ip}
    44c4:	00000418 	andeq	r0, r0, r8, lsl r4
    44c8:	01500124 	cmpeq	r0, r4, lsr #2
    44cc:	1300003f 	movwne	r0, #63	; 0x3f
    44d0:	00001d45 	andeq	r1, r0, r5, asr #26
    44d4:	03017101 	movweq	r7, #4353	; 0x1101
    44d8:	00000002 	andeq	r0, r0, r2
    44dc:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
    44e0:	01000000 	mrseq	r0, (UNDEF: 0)
    44e4:	0006889c 	muleq	r6, ip, r8
    44e8:	3c3e1600 	ldccc	6, cr1, [lr], #-0
    44ec:	71010000 	mrsvc	r0, (UNDEF: 1)
    44f0:	00003a01 	andeq	r3, r0, r1, lsl #20
    44f4:	000de800 	andeq	lr, sp, r0, lsl #16
    44f8:	1cc21600 	stclne	6, cr1, [r2], {0}
    44fc:	71010000 	mrsvc	r0, (UNDEF: 1)
    4500:	00004c01 	andeq	r4, r0, r1, lsl #24
    4504:	000e1400 	andeq	r1, lr, r0, lsl #8
    4508:	1c451400 	cfstrdne	mvd1, [r5], {-0}
    450c:	73010000 	movwvc	r0, #4096	; 0x1000
    4510:	00020301 	andeq	r0, r2, r1, lsl #6
    4514:	000e3500 	andeq	r3, lr, r0, lsl #10
    4518:	00002300 	andeq	r2, r0, r0, lsl #6
    451c:	04180000 	ldreq	r0, [r8], #-0
    4520:	06780000 	ldrbteq	r0, [r8], -r0
    4524:	01240000 	teqeq	r4, r0
    4528:	003f0150 	eorseq	r0, pc, r0, asr r1	; <UNPREDICTABLE>
    452c:	00000025 	andeq	r0, r0, r5, lsr #32
    4530:	00041800 	andeq	r1, r4, r0, lsl #16
    4534:	50012400 	andpl	r2, r1, r0, lsl #8
    4538:	00003f01 	andeq	r3, r0, r1, lsl #30
    453c:	001d1113 	andseq	r1, sp, r3, lsl r1
    4540:	01990100 	orrseq	r0, r9, r0, lsl #2
    4544:	00000203 	andeq	r0, r0, r3, lsl #4
    4548:	00000000 	andeq	r0, r0, r0
    454c:	00000048 	andeq	r0, r0, r8, asr #32
    4550:	06f59c01 	ldrbteq	r9, [r5], r1, lsl #24
    4554:	3e160000 	cdpcc	0, 1, cr0, cr6, cr0, {0}
    4558:	0100003c 	tsteq	r0, ip, lsr r0
    455c:	003a0199 	mlaseq	sl, r9, r1, r0
    4560:	0e5f0000 	cdpeq	0, 5, cr0, cr15, cr0, {0}
    4564:	c2160000 	andsgt	r0, r6, #0
    4568:	0100001c 	tsteq	r0, ip, lsl r0
    456c:	005e0199 			; <UNDEFINED> instruction: 0x005e0199
    4570:	0e8b0000 	cdpeq	0, 8, cr0, cr11, cr0, {0}
    4574:	45140000 	ldrmi	r0, [r4, #-0]
    4578:	0100001c 	tsteq	r0, ip, lsl r0
    457c:	0203019b 	andeq	r0, r3, #-1073741786	; 0xc0000026
    4580:	0eac0000 	cdpeq	0, 10, cr0, cr12, cr0, {0}
    4584:	00230000 	eoreq	r0, r3, r0
    4588:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    458c:	e5000004 	str	r0, [r0, #-4]
    4590:	24000006 	strcs	r0, [r0], #-6
    4594:	3f015001 	svccc	0x00015001
    4598:	00002500 	andeq	r2, r0, r0, lsl #10
    459c:	04180000 	ldreq	r0, [r8], #-0
    45a0:	01240000 	teqeq	r4, r0
    45a4:	003f0150 	eorseq	r0, pc, r0, asr r1	; <UNPREDICTABLE>
    45a8:	1d661300 	stclne	3, cr1, [r6, #-0]
    45ac:	ca010000 	bgt	445b4 <__Stack_Size+0x441b4>
    45b0:	00020301 	andeq	r0, r2, r1, lsl #6
    45b4:	00000000 	andeq	r0, r0, r0
    45b8:	0000a000 	andeq	sl, r0, r0
    45bc:	cb9c0100 	blgt	fe7049c4 <SCS_BASE+0x1e6f69c4>
    45c0:	16000007 	strne	r0, [r0], -r7
    45c4:	00001d93 	muleq	r0, r3, sp
    45c8:	3a01ca01 	bcc	76dd4 <__Stack_Size+0x769d4>
    45cc:	d6000000 	strle	r0, [r0], -r0
    45d0:	1400000e 	strne	r0, [r0], #-14
    45d4:	00001cbd 			; <UNDEFINED> instruction: 0x00001cbd
    45d8:	4c01cc01 	stcmi	12, cr12, [r1], {1}
    45dc:	1f000000 	svcne	0x00000000
    45e0:	1400000f 	strne	r0, [r0], #-15
    45e4:	00001c81 	andeq	r1, r0, r1, lsl #25
    45e8:	4c01cc01 	stcmi	12, cr12, [r1], {1}
    45ec:	6b000000 	blvs	45f4 <__Stack_Size+0x41f4>
    45f0:	1400000f 	strne	r0, [r0], #-15
    45f4:	00001b2a 	andeq	r1, r0, sl, lsr #22
    45f8:	4c01cc01 	stcmi	12, cr12, [r1], {1}
    45fc:	c3000000 	movwgt	r0, #0
    4600:	1400000f 	strne	r0, [r0], #-15
    4604:	00001c63 	andeq	r1, r0, r3, ror #24
    4608:	4c01cc01 	stcmi	12, cr12, [r1], {1}
    460c:	1f000000 	svcne	0x00000000
    4610:	14000010 	strne	r0, [r0], #-16
    4614:	00001c45 	andeq	r1, r0, r5, asr #24
    4618:	0301ce01 	movweq	ip, #7681	; 0x1e01
    461c:	67000002 	strvs	r0, [r0, -r2]
    4620:	23000010 	movwcs	r0, #16
    4624:	00000000 	andeq	r0, r0, r0
    4628:	00000418 	andeq	r0, r0, r8, lsl r4
    462c:	00000782 	andeq	r0, r0, r2, lsl #15
    4630:	01500124 	cmpeq	r0, r4, lsr #2
    4634:	0023003f 	eoreq	r0, r3, pc, lsr r0
    4638:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    463c:	95000004 	strls	r0, [r0, #-4]
    4640:	24000007 	strcs	r0, [r0], #-7
    4644:	3f015001 	svccc	0x00015001
    4648:	00002300 	andeq	r2, r0, r0, lsl #6
    464c:	04180000 	ldreq	r0, [r8], #-0
    4650:	07a80000 	streq	r0, [r8, r0]!
    4654:	01240000 	teqeq	r4, r0
    4658:	003f0150 	eorseq	r0, pc, r0, asr r1	; <UNPREDICTABLE>
    465c:	00000023 	andeq	r0, r0, r3, lsr #32
    4660:	00041800 	andeq	r1, r4, r0, lsl #16
    4664:	0007bb00 	andeq	fp, r7, r0, lsl #22
    4668:	50012400 	andpl	r2, r1, r0, lsl #8
    466c:	25003f01 	strcs	r3, [r0, #-3841]	; 0xf01
    4670:	00000000 	andeq	r0, r0, r0
    4674:	00000418 	andeq	r0, r0, r8, lsl r4
    4678:	01500124 	cmpeq	r0, r4, lsr #2
    467c:	1300003f 	movwne	r0, #63	; 0x3f
    4680:	00001c28 	andeq	r1, r0, r8, lsr #24
    4684:	03021901 	movweq	r1, #10497	; 0x2901
    4688:	00000002 	andeq	r0, r0, r2
    468c:	8c000000 	stchi	0, cr0, [r0], {-0}
    4690:	01000000 	mrseq	r0, (UNDEF: 0)
    4694:	0008419c 	muleq	r8, ip, r1
    4698:	1a7c1600 	bne	1f09ea0 <__Stack_Size+0x1f09aa0>
    469c:	19010000 	stmdbne	r1, {}	; <UNPREDICTABLE>
    46a0:	0000c402 	andeq	ip, r0, r2, lsl #8
    46a4:	0010bd00 	andseq	fp, r0, r0, lsl #26
    46a8:	1c451400 	cfstrdne	mvd1, [r5], {-0}
    46ac:	1b010000 	blne	446b4 <__Stack_Size+0x442b4>
    46b0:	00020302 	andeq	r0, r2, r2, lsl #6
    46b4:	0010de00 	andseq	sp, r0, r0, lsl #28
    46b8:	00002300 	andeq	r2, r0, r0, lsl #6
    46bc:	04180000 	ldreq	r0, [r8], #-0
    46c0:	081a0000 	ldmdaeq	sl, {}	; <UNPREDICTABLE>
    46c4:	01240000 	teqeq	r4, r0
    46c8:	ff0a0350 			; <UNDEFINED> instruction: 0xff0a0350
    46cc:	0023000f 	eoreq	r0, r3, pc
    46d0:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    46d4:	2f000004 	svccs	0x00000004
    46d8:	24000008 	strcs	r0, [r0], #-8
    46dc:	0a035001 	beq	d86e8 <__Stack_Size+0xd82e8>
    46e0:	25000fff 	strcs	r0, [r0, #-4095]	; 0xfff
    46e4:	00000000 	andeq	r0, r0, r0
    46e8:	00000418 	andeq	r0, r0, r8, lsl r4
    46ec:	03500124 	cmpeq	r0, #36, 2
    46f0:	000fff0a 	andeq	pc, pc, sl, lsl #30
    46f4:	1c052600 	stcne	6, cr2, [r5], {-0}
    46f8:	6a010000 	bvs	44700 <__Stack_Size+0x44300>
    46fc:	00020302 	andeq	r0, r2, r2, lsl #6
    4700:	00000000 	andeq	r0, r0, r0
    4704:	00005400 	andeq	r5, r0, r0, lsl #8
    4708:	169c0100 	ldrne	r0, [ip], r0, lsl #2
    470c:	00001c20 	andeq	r1, r0, r0, lsr #24
    4710:	4c026a01 	stcmi	10, cr6, [r2], {1}
    4714:	13000000 	movwne	r0, #0
    4718:	16000011 			; <UNDEFINED> instruction: 0x16000011
    471c:	00001b34 	andeq	r1, r0, r4, lsr fp
    4720:	4c026a01 	stcmi	10, cr6, [r2], {1}
    4724:	34000000 	strcc	r0, [r0], #-0
    4728:	16000011 			; <UNDEFINED> instruction: 0x16000011
    472c:	00001cb4 			; <UNDEFINED> instruction: 0x00001cb4
    4730:	4c026a01 	stcmi	10, cr6, [r2], {1}
    4734:	55000000 	strpl	r0, [r0, #-0]
    4738:	14000011 	strne	r0, [r0], #-17
    473c:	00001c45 	andeq	r1, r0, r5, asr #24
    4740:	03026c01 	movweq	r6, #11265	; 0x2c01
    4744:	76000002 	strvc	r0, [r0], -r2
    4748:	23000011 	movwcs	r0, #17
    474c:	00000000 	andeq	r0, r0, r0
    4750:	00000418 	andeq	r0, r0, r8, lsl r4
    4754:	000008aa 	andeq	r0, r0, sl, lsr #17
    4758:	01500124 	cmpeq	r0, r4, lsr #2
    475c:	0025003f 	eoreq	r0, r5, pc, lsr r0
    4760:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    4764:	24000004 	strcs	r0, [r0], #-4
    4768:	3f015001 	svccc	0x00015001
    476c:	a9000000 	stmdbge	r0, {}	; <UNPREDICTABLE>
    4770:	04000001 	streq	r0, [r0], #-1
    4774:	00103100 	andseq	r3, r0, r0, lsl #2
    4778:	29010400 	stmdbcs	r1, {sl}
    477c:	01000000 	mrseq	r0, (UNDEF: 0)
    4780:	00001e0a 	andeq	r1, r0, sl, lsl #28
    4784:	000003c2 	andeq	r0, r0, r2, asr #7
    4788:	00000500 	andeq	r0, r0, r0, lsl #10
    478c:	00000000 	andeq	r0, r0, r0
    4790:	00001380 	andeq	r1, r0, r0, lsl #7
    4794:	57050402 	strpl	r0, [r5, -r2, lsl #8]
    4798:	02000008 	andeq	r0, r0, #8
    479c:	08290502 	stmdaeq	r9!, {r1, r8, sl}
    47a0:	01020000 	mrseq	r0, (UNDEF: 2)
    47a4:	000a1006 	andeq	r1, sl, r6
    47a8:	33750300 	cmncc	r5, #0, 6
    47ac:	27020032 	smladxcs	r2, r2, r0, r0
    47b0:	00000045 	andeq	r0, r0, r5, asr #32
    47b4:	64070402 	strvs	r0, [r7], #-1026	; 0x402
    47b8:	03000009 	movweq	r0, #9
    47bc:	00363175 	eorseq	r3, r6, r5, ror r1
    47c0:	00572802 	subseq	r2, r7, r2, lsl #16
    47c4:	02020000 	andeq	r0, r2, #0
    47c8:	000c0907 	andeq	r0, ip, r7, lsl #18
    47cc:	38750300 	ldmdacc	r5!, {r8, r9}^
    47d0:	68290200 	stmdavs	r9!, {r9}
    47d4:	02000000 	andeq	r0, r0, #0
    47d8:	0a0e0801 	beq	3867e4 <__Stack_Size+0x3863e4>
    47dc:	75040000 	strvc	r0, [r4, #-0]
    47e0:	02000004 	andeq	r0, r0, #4
    47e4:	00007a2f 	andeq	r7, r0, pc, lsr #20
    47e8:	00450500 	subeq	r0, r5, r0, lsl #10
    47ec:	01060000 	mrseq	r0, (UNDEF: 6)
    47f0:	00943c02 	addseq	r3, r4, r2, lsl #24
    47f4:	c3070000 	movwgt	r0, #28672	; 0x7000
    47f8:	0000001e 	andeq	r0, r0, lr, lsl r0
    47fc:	54455308 	strbpl	r5, [r5], #-776	; 0x308
    4800:	04000100 	streq	r0, [r0], #-256	; 0x100
    4804:	000007b8 			; <UNDEFINED> instruction: 0x000007b8
    4808:	007f3c02 	rsbseq	r3, pc, r2, lsl #24
    480c:	04020000 	streq	r0, [r2], #-0
    4810:	00095b07 	andeq	r5, r9, r7, lsl #22
    4814:	03100900 	tsteq	r0, #0, 18
    4818:	00e10178 	rsceq	r0, r1, r8, ror r1
    481c:	4b0a0000 	blmi	284824 <__Stack_Size+0x284424>
    4820:	7a030052 	bvc	c4970 <__Stack_Size+0xc4570>
    4824:	00006f01 	andeq	r6, r0, r1, lsl #30
    4828:	500a0000 	andpl	r0, sl, r0
    482c:	7b030052 	blvc	c497c <__Stack_Size+0xc457c>
    4830:	00006f01 	andeq	r6, r0, r1, lsl #30
    4834:	520a0400 	andpl	r0, sl, #0, 8
    4838:	0300524c 	movweq	r5, #588	; 0x24c
    483c:	006f017c 	rsbeq	r0, pc, ip, ror r1	; <UNPREDICTABLE>
    4840:	0a080000 	beq	204848 <__Stack_Size+0x204448>
    4844:	03005253 	movweq	r5, #595	; 0x253
    4848:	006f017d 	rsbeq	r0, pc, sp, ror r1	; <UNPREDICTABLE>
    484c:	000c0000 	andeq	r0, ip, r0
    4850:	001e640b 	andseq	r6, lr, fp, lsl #8
    4854:	017e0300 	cmneq	lr, r0, lsl #6
    4858:	000000a6 	andeq	r0, r0, r6, lsr #1
    485c:	0003330c 	andeq	r3, r3, ip, lsl #6
    4860:	a42d0100 	strtge	r0, [sp], #-256	; 0x100
    4864:	0c080012 	stceq	0, cr0, [r8], {18}
    4868:	01000000 	mrseq	r0, (UNDEF: 0)
    486c:	0001109c 	muleq	r1, ip, r0
    4870:	1e400d00 	cdpne	13, 4, cr0, cr0, cr0, {0}
    4874:	2d010000 	stccs	0, cr0, [r1, #-0]
    4878:	0000004c 	andeq	r0, r0, ip, asr #32
    487c:	0c005001 	stceq	0, cr5, [r0], {1}
    4880:	0000068d 	andeq	r0, r0, sp, lsl #13
    4884:	12b04401 	adcsne	r4, r0, #16777216	; 0x1000000
    4888:	000c0800 	andeq	r0, ip, r0, lsl #16
    488c:	9c010000 	stcls	0, cr0, [r1], {-0}
    4890:	00000133 	andeq	r0, r0, r3, lsr r1
    4894:	001dfb0d 	andseq	pc, sp, sp, lsl #22
    4898:	5e440100 	dvfpls	f0, f4, f0
    489c:	01000000 	mrseq	r0, (UNDEF: 0)
    48a0:	5d0c0050 	stcpl	0, cr0, [ip, #-320]	; 0xfffffec0
    48a4:	01000006 	tsteq	r0, r6
    48a8:	0012bc54 	andseq	fp, r2, r4, asr ip
    48ac:	00000c08 	andeq	r0, r0, r8, lsl #24
    48b0:	569c0100 	ldrpl	r0, [ip], r0, lsl #2
    48b4:	0d000001 	stceq	0, cr0, [r0, #-4]
    48b8:	00000665 	andeq	r0, r0, r5, ror #12
    48bc:	004c5401 	subeq	r5, ip, r1, lsl #8
    48c0:	50010000 	andpl	r0, r1, r0
    48c4:	1e230e00 	cdpne	14, 2, cr0, cr3, cr0, {0}
    48c8:	64010000 	strvs	r0, [r1], #-0
    48cc:	00000000 	andeq	r0, r0, r0
    48d0:	00000010 	andeq	r0, r0, r0, lsl r0
    48d4:	ef0e9c01 	svc	0x000e9c01
    48d8:	0100001d 	tsteq	r0, sp, lsl r0
    48dc:	00000071 	andeq	r0, r0, r1, ror r0
    48e0:	00001000 	andeq	r1, r0, r0
    48e4:	0f9c0100 	svceq	0x009c0100
    48e8:	00001e51 	andeq	r1, r0, r1, asr lr
    48ec:	00948001 	addseq	r8, r4, r1
    48f0:	00000000 	andeq	r0, r0, r0
    48f4:	00140000 	andseq	r0, r4, r0
    48f8:	9c010000 	stcls	0, cr0, [r1], {-0}
    48fc:	001e3610 	andseq	r3, lr, r0, lsl r6
    4900:	4c800100 	stfmis	f0, [r0], {0}
    4904:	a0000000 	andge	r0, r0, r0
    4908:	11000011 	tstne	r0, r1, lsl r0
    490c:	00001c4c 	andeq	r1, r0, ip, asr #24
    4910:	00948201 	addseq	r8, r4, r1, lsl #4
    4914:	11c10000 	bicne	r0, r1, r0
    4918:	00000000 	andeq	r0, r0, r0
    491c:	00000743 	andeq	r0, r0, r3, asr #14
    4920:	11320004 	teqne	r2, r4
    4924:	01040000 	mrseq	r0, (UNDEF: 4)
    4928:	00000029 	andeq	r0, r0, r9, lsr #32
    492c:	001ed701 	andseq	sp, lr, r1, lsl #14
    4930:	0003c200 	andeq	ip, r3, r0, lsl #4
    4934:	00053800 	andeq	r3, r5, r0, lsl #16
    4938:	00000000 	andeq	r0, r0, r0
    493c:	00145000 	andseq	r5, r4, r0
    4940:	05040200 	streq	r0, [r4, #-512]	; 0x200
    4944:	00000857 	andeq	r0, r0, r7, asr r8
    4948:	29050202 	stmdbcs	r5, {r1, r9}
    494c:	02000008 	andeq	r0, r0, #8
    4950:	0a100601 	beq	40615c <__Stack_Size+0x405d5c>
    4954:	75030000 	strvc	r0, [r3, #-0]
    4958:	02003233 	andeq	r3, r0, #805306371	; 0x30000003
    495c:	00004527 	andeq	r4, r0, r7, lsr #10
    4960:	07040200 	streq	r0, [r4, -r0, lsl #4]
    4964:	00000964 	andeq	r0, r0, r4, ror #18
    4968:	36317503 	ldrtcc	r7, [r1], -r3, lsl #10
    496c:	57280200 	strpl	r0, [r8, -r0, lsl #4]!
    4970:	02000000 	andeq	r0, r0, #0
    4974:	0c090702 	stceq	7, cr0, [r9], {2}
    4978:	75030000 	strvc	r0, [r3, #-0]
    497c:	29020038 	stmdbcs	r2, {r3, r4, r5}
    4980:	00000068 	andeq	r0, r0, r8, rrx
    4984:	0e080102 	adfeqe	f0, f0, f2
    4988:	0400000a 	streq	r0, [r0], #-10
    498c:	00000475 	andeq	r0, r0, r5, ror r4
    4990:	007a2f02 	rsbseq	r2, sl, r2, lsl #30
    4994:	45050000 	strmi	r0, [r5, #-0]
    4998:	06000000 	streq	r0, [r0], -r0
    499c:	943e0201 	ldrtls	r0, [lr], #-513	; 0x201
    49a0:	07000000 	streq	r0, [r0, -r0]
    49a4:	0000055b 	andeq	r0, r0, fp, asr r5
    49a8:	09410700 	stmdbeq	r1, {r8, r9, sl}^
    49ac:	00010000 	andeq	r0, r1, r0
    49b0:	00012204 	andeq	r2, r1, r4, lsl #4
    49b4:	7f3e0200 	svcvc	0x003e0200
    49b8:	02000000 	andeq	r0, r0, #0
    49bc:	095b0704 	ldmdbeq	fp, {r2, r8, r9, sl}^
    49c0:	1c080000 	stcne	0, cr0, [r8], {-0}
    49c4:	0b014e03 	bleq	581d8 <__Stack_Size+0x57dd8>
    49c8:	09000001 	stmdbeq	r0, {r0}
    49cc:	004c5243 	subeq	r5, ip, r3, asr #4
    49d0:	6f015003 	svcvs	0x00015003
    49d4:	00000000 	andeq	r0, r0, r0
    49d8:	48524309 	ldmdami	r2, {r0, r3, r8, r9, lr}^
    49dc:	01510300 	cmpeq	r1, r0, lsl #6
    49e0:	0000006f 	andeq	r0, r0, pc, rrx
    49e4:	44490904 	strbmi	r0, [r9], #-2308	; 0x904
    49e8:	52030052 	andpl	r0, r3, #82	; 0x52
    49ec:	00006f01 	andeq	r6, r0, r1, lsl #30
    49f0:	4f090800 	svcmi	0x00090800
    49f4:	03005244 	movweq	r5, #580	; 0x244
    49f8:	006f0153 	rsbeq	r0, pc, r3, asr r1	; <UNPREDICTABLE>
    49fc:	0a0c0000 	beq	304a04 <__Stack_Size+0x304604>
    4a00:	000000db 	ldrdeq	r0, [r0], -fp
    4a04:	6f015403 	svcvs	0x00015403
    4a08:	10000000 	andne	r0, r0, r0
    4a0c:	52524209 	subspl	r4, r2, #-1879048192	; 0x90000000
    4a10:	01550300 	cmpeq	r5, r0, lsl #6
    4a14:	0000006f 	andeq	r0, r0, pc, rrx
    4a18:	0cf90a14 	vldmiaeq	r9!, {s1-s20}
    4a1c:	56030000 	strpl	r0, [r3], -r0
    4a20:	00006f01 	andeq	r6, r0, r1, lsl #30
    4a24:	0b001800 	bleq	aa2c <__Stack_Size+0xa62c>
    4a28:	00000904 	andeq	r0, r0, r4, lsl #18
    4a2c:	a6015703 	strge	r5, [r1], -r3, lsl #14
    4a30:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    4a34:	01590318 	cmpeq	r9, r8, lsl r3
    4a38:	00000148 	andeq	r0, r0, r8, asr #2
    4a3c:	00200d0a 	eoreq	r0, r0, sl, lsl #26
    4a40:	015b0300 	cmpeq	fp, r0, lsl #6
    4a44:	0000006f 	andeq	r0, r0, pc, rrx
    4a48:	20020a00 	andcs	r0, r2, r0, lsl #20
    4a4c:	5c030000 	stcpl	0, cr0, [r3], {-0}
    4a50:	00006f01 	andeq	r6, r0, r1, lsl #30
    4a54:	f00a0400 			; <UNDEFINED> instruction: 0xf00a0400
    4a58:	0300001e 	movweq	r0, #30
    4a5c:	0158015d 	cmpeq	r8, sp, asr r1
    4a60:	00080000 	andeq	r0, r8, r0
    4a64:	00006f0c 	andeq	r6, r0, ip, lsl #30
    4a68:	00015800 	andeq	r5, r1, r0, lsl #16
    4a6c:	009f0d00 	addseq	r0, pc, r0, lsl #26
    4a70:	00030000 	andeq	r0, r3, r0
    4a74:	00014805 	andeq	r4, r1, r5, lsl #16
    4a78:	1feb0b00 	svcne	0x00eb0b00
    4a7c:	5e030000 	cdppl	0, 0, cr0, cr3, cr0, {0}
    4a80:	00011701 	andeq	r1, r1, r1, lsl #14
    4a84:	04010600 	streq	r0, [r1], #-1536	; 0x600
    4a88:	00018423 	andeq	r8, r1, r3, lsr #8
    4a8c:	030a0700 	movweq	r0, #42752	; 0xa700
    4a90:	07010000 	streq	r0, [r1, -r0]
    4a94:	0000022a 	andeq	r0, r0, sl, lsr #4
    4a98:	0a210702 	beq	8466a8 <__Stack_Size+0x8462a8>
    4a9c:	00030000 	andeq	r0, r3, r0
    4aa0:	0007c304 	andeq	ip, r7, r4, lsl #6
    4aa4:	69270400 	stmdbvs	r7!, {sl}
    4aa8:	06000001 	streq	r0, [r0], -r1
    4aac:	c92e0401 	stmdbgt	lr!, {r0, sl}
    4ab0:	07000001 	streq	r0, [r0, -r1]
    4ab4:	000007d5 	ldrdeq	r0, [r0], -r5
    4ab8:	0c660700 	stcleq	7, cr0, [r6], #-0
    4abc:	07040000 	streq	r0, [r4, -r0]
    4ac0:	000003ea 	andeq	r0, r0, sl, ror #7
    4ac4:	041c0728 	ldreq	r0, [ip], #-1832	; 0x728
    4ac8:	00c80000 	sbceq	r0, r8, r0
    4acc:	00044507 	andeq	r4, r4, r7, lsl #10
    4ad0:	00071400 	andeq	r1, r7, r0, lsl #8
    4ad4:	10000000 	andne	r0, r0, r0
    4ad8:	00072007 	andeq	r2, r7, r7
    4adc:	47071c00 	strmi	r1, [r7, -r0, lsl #24]
    4ae0:	18000008 	stmdane	r0, {r3}
    4ae4:	09110400 	ldmdbeq	r1, {sl}
    4ae8:	36040000 	strcc	r0, [r4], -r0
    4aec:	0000018f 	andeq	r0, r0, pc, lsl #3
    4af0:	3e04040e 	cdpcc	4, 0, cr0, cr4, cr14, {0}
    4af4:	00000201 	andeq	r0, r0, r1, lsl #4
    4af8:	0001030f 	andeq	r0, r1, pc, lsl #6
    4afc:	4c400400 	cfstrdmi	mvd0, [r0], {-0}
    4b00:	00000000 	andeq	r0, r0, r0
    4b04:	000bf80f 	andeq	pc, fp, pc, lsl #16
    4b08:	84410400 	strbhi	r0, [r1], #-1024	; 0x400
    4b0c:	02000001 	andeq	r0, r0, #1
    4b10:	0000e00f 	andeq	lr, r0, pc
    4b14:	c9420400 	stmdbgt	r2, {sl}^
    4b18:	03000001 	movweq	r0, #1
    4b1c:	09fd0400 	ldmibeq	sp!, {sl}^
    4b20:	43040000 	movwmi	r0, #16384	; 0x4000
    4b24:	000001d4 	ldrdeq	r0, [r0], -r4
    4b28:	47040106 	strmi	r0, [r4, -r6, lsl #2]
    4b2c:	00000221 	andeq	r0, r0, r1, lsr #4
    4b30:	001ebf07 	andseq	fp, lr, r7, lsl #30
    4b34:	78070000 	stmdavc	r7, {}	; <UNPREDICTABLE>
    4b38:	0100001e 	tsteq	r0, lr, lsl r0
    4b3c:	1ff80400 	svcne	0x00f80400
    4b40:	49040000 	stmdbmi	r4, {}	; <UNPREDICTABLE>
    4b44:	0000020c 	andeq	r0, r0, ip, lsl #4
    4b48:	001f0f10 	andseq	r0, pc, r0, lsl pc	; <UNPREDICTABLE>
    4b4c:	00330100 	eorseq	r0, r3, r0, lsl #2
    4b50:	a4000000 	strge	r0, [r0], #-0
    4b54:	01000000 	mrseq	r0, (UNDEF: 0)
    4b58:	00030d9c 	muleq	r3, ip, sp
    4b5c:	20071100 	andcs	r1, r7, r0, lsl #2
    4b60:	33010000 	movwcc	r0, #4096	; 0x1000
    4b64:	0000030d 	andeq	r0, r0, sp, lsl #6
    4b68:	00001202 	andeq	r1, r0, r2, lsl #4
    4b6c:	00000012 	andeq	r0, r0, r2, lsl r0
    4b70:	00073300 	andeq	r3, r7, r0, lsl #6
    4b74:	00026800 	andeq	r6, r2, r0, lsl #16
    4b78:	51011300 	mrspl	r1, SP_irq
    4b7c:	01133101 	tsteq	r3, r1, lsl #2
    4b80:	00340150 	eorseq	r0, r4, r0, asr r1
    4b84:	00000012 	andeq	r0, r0, r2, lsl r0
    4b88:	00073300 	andeq	r3, r7, r0, lsl #6
    4b8c:	00028100 	andeq	r8, r2, r0, lsl #2
    4b90:	51011300 	mrspl	r1, SP_irq
    4b94:	01133101 	tsteq	r3, r1, lsl #2
    4b98:	40080250 	andmi	r0, r8, r0, asr r2
    4b9c:	00001200 	andeq	r1, r0, r0, lsl #4
    4ba0:	07330000 	ldreq	r0, [r3, -r0]!
    4ba4:	02990000 	addseq	r0, r9, #0
    4ba8:	01130000 	tsteq	r3, r0
    4bac:	13310151 	teqne	r1, #1073741844	; 0x40000014
    4bb0:	38015001 	stmdacc	r1, {r0, ip, lr}
    4bb4:	00001200 	andeq	r1, r0, r0, lsl #4
    4bb8:	07330000 	ldreq	r0, [r3, -r0]!
    4bbc:	02b10000 	adcseq	r0, r1, #0
    4bc0:	01130000 	tsteq	r3, r0
    4bc4:	13310151 	teqne	r1, #1073741844	; 0x40000014
    4bc8:	40015001 	andmi	r5, r1, r1
    4bcc:	00001200 	andeq	r1, r0, r0, lsl #4
    4bd0:	07330000 	ldreq	r0, [r3, -r0]!
    4bd4:	02ca0000 	sbceq	r0, sl, #0
    4bd8:	01130000 	tsteq	r3, r0
    4bdc:	13310151 	teqne	r1, #1073741844	; 0x40000014
    4be0:	08025001 	stmdaeq	r2, {r0, ip, lr}
    4be4:	00120020 	andseq	r0, r2, r0, lsr #32
    4be8:	33000000 	movwcc	r0, #0
    4bec:	e3000007 	movw	r0, #7
    4bf0:	13000002 	movwne	r0, #2
    4bf4:	31015101 	tstcc	r1, r1, lsl #2
    4bf8:	02500113 	subseq	r0, r0, #-1073741820	; 0xc0000004
    4bfc:	12008008 	andne	r8, r0, #8
    4c00:	00000000 	andeq	r0, r0, r0
    4c04:	00000733 	andeq	r0, r0, r3, lsr r7
    4c08:	000002fd 	strdeq	r0, [r0], -sp
    4c0c:	01510113 	cmpeq	r1, r3, lsl r1
    4c10:	50011331 	andpl	r1, r1, r1, lsr r3
    4c14:	01000a03 	tsteq	r0, r3, lsl #20
    4c18:	00001400 	andeq	r1, r0, r0, lsl #8
    4c1c:	07330000 	ldreq	r0, [r3, -r0]!
    4c20:	01130000 	tsteq	r3, r0
    4c24:	00300151 	eorseq	r0, r0, r1, asr r1
    4c28:	0b041500 	bleq	10a030 <__Stack_Size+0x109c30>
    4c2c:	10000001 	andne	r0, r0, r1
    4c30:	00002029 	andeq	r2, r0, r9, lsr #32
    4c34:	00006b01 	andeq	r6, r0, r1, lsl #22
    4c38:	00160000 	andseq	r0, r6, r0
    4c3c:	9c010000 	stcls	0, cr0, [r1], {-0}
    4c40:	00000355 	andeq	r0, r0, r5, asr r3
    4c44:	00000012 	andeq	r0, r0, r2, lsl r0
    4c48:	00073300 	andeq	r3, r7, r0, lsl #6
    4c4c:	00034000 	andeq	r4, r3, r0
    4c50:	51011300 	mrspl	r1, SP_irq
    4c54:	01133101 	tsteq	r3, r1, lsl #2
    4c58:	00310150 	eorseq	r0, r1, r0, asr r1
    4c5c:	00000014 	andeq	r0, r0, r4, lsl r0
    4c60:	00073300 	andeq	r3, r7, r0, lsl #6
    4c64:	51011300 	mrspl	r1, SP_irq
    4c68:	01133001 	tsteq	r3, r1
    4c6c:	00310150 	eorseq	r0, r1, r0, asr r1
    4c70:	01eb1000 	mvneq	r1, r0
    4c74:	7c010000 	stcvc	0, cr0, [r1], {-0}
    4c78:	080012c8 	stmdaeq	r0, {r3, r6, r7, r9, ip}
    4c7c:	0000009c 	muleq	r0, ip, r0
    4c80:	03e19c01 	mvneq	r9, #256	; 0x100
    4c84:	07160000 	ldreq	r0, [r6, -r0]
    4c88:	01000020 	tsteq	r0, r0, lsr #32
    4c8c:	00030d7c 	andeq	r0, r3, ip, ror sp
    4c90:	11500100 	cmpne	r0, r0, lsl #2
    4c94:	00001f99 	muleq	r0, r9, pc	; <UNPREDICTABLE>
    4c98:	03e17c01 	mvneq	r7, #256	; 0x100
    4c9c:	12c40000 	sbcne	r0, r4, #0
    4ca0:	4c170000 	ldcmi	0, cr0, [r7], {-0}
    4ca4:	0100001f 	tsteq	r0, pc, lsl r0
    4ca8:	00003a7e 	andeq	r3, r0, lr, ror sl
    4cac:	0012e500 	andseq	lr, r2, r0, lsl #10
    4cb0:	1fbc1700 	svcne	0x00bc1700
    4cb4:	7e010000 	cdpvc	0, 0, cr0, cr1, cr0, {0}
    4cb8:	0000003a 	andeq	r0, r0, sl, lsr r0
    4cbc:	00001314 	andeq	r1, r0, r4, lsl r3
    4cc0:	001e7117 	andseq	r7, lr, r7, lsl r1
    4cc4:	3a7e0100 	bcc	1f850cc <__Stack_Size+0x1f84ccc>
    4cc8:	3e000000 	cdpcc	0, 0, cr0, cr0, cr0, {0}
    4ccc:	18000013 	stmdane	r0, {r0, r1, r4}
    4cd0:	00736f70 	rsbseq	r6, r3, r0, ror pc
    4cd4:	003a7e01 	eorseq	r7, sl, r1, lsl #28
    4cd8:	13740000 	cmnne	r4, #0
    4cdc:	3d170000 	ldccc	0, cr0, [r7, #-0]
    4ce0:	0100001f 	tsteq	r0, pc, lsl r0
    4ce4:	00003a7f 	andeq	r3, r0, pc, ror sl
    4ce8:	0013d200 	andseq	sp, r3, r0, lsl #4
    4cec:	1ef71700 	cdpne	7, 15, cr1, cr7, cr0, {0}
    4cf0:	7f010000 	svcvc	0x00010000
    4cf4:	0000003a 	andeq	r0, r0, sl, lsr r0
    4cf8:	000013fc 	strdeq	r1, [r0], -ip
    4cfc:	01041500 	tsteq	r4, r0, lsl #10
    4d00:	10000002 	andne	r0, r0, r2
    4d04:	00001ea8 	andeq	r1, r0, r8, lsr #29
    4d08:	0000e501 	andeq	lr, r0, r1, lsl #10
    4d0c:	00100000 	andseq	r0, r0, r0
    4d10:	9c010000 	stcls	0, cr0, [r1], {-0}
    4d14:	0000040a 	andeq	r0, r0, sl, lsl #8
    4d18:	001f9916 	andseq	r9, pc, r6, lsl r9	; <UNPREDICTABLE>
    4d1c:	e1e50100 	mvn	r0, r0, lsl #2
    4d20:	01000003 	tsteq	r0, r3
    4d24:	b1190050 	tstlt	r9, r0, asr r0
    4d28:	01000004 	tsteq	r0, r4
    4d2c:	00005ef6 	strdeq	r5, [r0], -r6
    4d30:	00136400 	andseq	r6, r3, r0, lsl #8
    4d34:	00000c08 	andeq	r0, r0, r8, lsl #24
    4d38:	4f9c0100 	svcmi	0x009c0100
    4d3c:	11000004 	tstne	r0, r4
    4d40:	00002007 	andeq	r2, r0, r7
    4d44:	030df601 	movweq	pc, #54785	; 0xd601	; <UNPREDICTABLE>
    4d48:	14620000 	strbtne	r0, [r2], #-0
    4d4c:	03160000 	tsteq	r6, #0
    4d50:	01000001 	tsteq	r0, r1
    4d54:	00004cf6 	strdeq	r4, [r0], -r6
    4d58:	17510100 	ldrbne	r0, [r1, -r0, lsl #2]
    4d5c:	00001c4c 	andeq	r1, r0, ip, asr #24
    4d60:	005ef801 	subseq	pc, lr, r1, lsl #16
    4d64:	14830000 	strne	r0, [r3], #0
    4d68:	1a000000 	bne	4d70 <__Stack_Size+0x4970>
    4d6c:	00001f7e 	andeq	r1, r0, lr, ror pc
    4d70:	4c011001 	stcmi	0, cr1, [r1], {1}
    4d74:	00000000 	andeq	r0, r0, r0
    4d78:	06000000 	streq	r0, [r0], -r0
    4d7c:	01000000 	mrseq	r0, (UNDEF: 0)
    4d80:	00047a9c 	muleq	r4, ip, sl
    4d84:	20071b00 	andcs	r1, r7, r0, lsl #22
    4d88:	10010000 	andne	r0, r1, r0
    4d8c:	00030d01 	andeq	r0, r3, r1, lsl #26
    4d90:	0014ad00 	andseq	sl, r4, r0, lsl #26
    4d94:	121a0000 	andsne	r0, sl, #0
    4d98:	01000020 	tsteq	r0, r0, lsr #32
    4d9c:	005e0121 	subseq	r0, lr, r1, lsr #2
    4da0:	00000000 	andeq	r0, r0, r0
    4da4:	000c0000 	andeq	r0, ip, r0
    4da8:	9c010000 	stcls	0, cr0, [r1], {-0}
    4dac:	000004c3 	andeq	r0, r0, r3, asr #9
    4db0:	0020071b 	eoreq	r0, r0, fp, lsl r7
    4db4:	01210100 	teqeq	r1, r0, lsl #2
    4db8:	0000030d 	andeq	r0, r0, sp, lsl #6
    4dbc:	000014ce 	andeq	r1, r0, lr, asr #9
    4dc0:	0001031c 	andeq	r0, r1, ip, lsl r3
    4dc4:	01210100 	teqeq	r1, r0, lsl #2
    4dc8:	0000004c 	andeq	r0, r0, ip, asr #32
    4dcc:	4c1d5101 	ldfmis	f5, [sp], {1}
    4dd0:	0100001c 	tsteq	r0, ip, lsl r0
    4dd4:	005e0123 	subseq	r0, lr, r3, lsr #2
    4dd8:	14ef0000 	strbtne	r0, [pc], #0	; 4de0 <__Stack_Size+0x49e0>
    4ddc:	1a000000 	bne	4de4 <__Stack_Size+0x49e4>
    4de0:	00001e80 	andeq	r1, r0, r0, lsl #29
    4de4:	4c013b01 	stcmi	11, cr3, [r1], {1}
    4de8:	00000000 	andeq	r0, r0, r0
    4dec:	06000000 	streq	r0, [r0], -r0
    4df0:	01000000 	mrseq	r0, (UNDEF: 0)
    4df4:	0004ee9c 	muleq	r4, ip, lr
    4df8:	20071b00 	andcs	r1, r7, r0, lsl #22
    4dfc:	3b010000 	blcc	44e04 <__Stack_Size+0x44a04>
    4e00:	00030d01 	andeq	r0, r3, r1, lsl #26
    4e04:	00151900 	andseq	r1, r5, r0, lsl #18
    4e08:	6c1e0000 	ldcvs	0, cr0, [lr], {-0}
    4e0c:	01000003 	tsteq	r0, r3
    4e10:	1370014d 	cmnne	r0, #1073741843	; 0x40000013
    4e14:	00040800 	andeq	r0, r4, r0, lsl #16
    4e18:	9c010000 	stcls	0, cr0, [r1], {-0}
    4e1c:	00000521 	andeq	r0, r0, r1, lsr #10
    4e20:	0020071c 	eoreq	r0, r0, ip, lsl r7
    4e24:	014d0100 	mrseq	r0, (UNDEF: 93)
    4e28:	0000030d 	andeq	r0, r0, sp, lsl #6
    4e2c:	031c5001 	tsteq	ip, #1
    4e30:	01000001 	tsteq	r0, r1
    4e34:	004c014d 	subeq	r0, ip, sp, asr #2
    4e38:	51010000 	mrspl	r0, (UNDEF: 1)
    4e3c:	074f1e00 	strbeq	r1, [pc, -r0, lsl #28]
    4e40:	60010000 	andvs	r0, r1, r0
    4e44:	00137401 	andseq	r7, r3, r1, lsl #8
    4e48:	00000408 	andeq	r0, r0, r8, lsl #8
    4e4c:	549c0100 	ldrpl	r0, [ip], #256	; 0x100
    4e50:	1c000005 	stcne	0, cr0, [r0], {5}
    4e54:	00002007 	andeq	r2, r0, r7
    4e58:	0d016001 	stceq	0, cr6, [r1, #-4]
    4e5c:	01000003 	tsteq	r0, r3
    4e60:	01031c50 	tsteq	r3, r0, asr ip
    4e64:	60010000 	andvs	r0, r1, r0
    4e68:	00004c01 	andeq	r4, r0, r1, lsl #24
    4e6c:	00510100 	subseq	r0, r1, r0, lsl #2
    4e70:	001ec91e 	andseq	ip, lr, lr, lsl r9
    4e74:	01760100 	cmneq	r6, r0, lsl #2
    4e78:	00000000 	andeq	r0, r0, r0
    4e7c:	0000000a 	andeq	r0, r0, sl
    4e80:	05959c01 	ldreq	r9, [r5, #3073]	; 0xc01
    4e84:	071c0000 	ldreq	r0, [ip, -r0]
    4e88:	01000020 	tsteq	r0, r0, lsr #32
    4e8c:	030d0176 	movweq	r0, #53622	; 0xd176
    4e90:	50010000 	andpl	r0, r1, r0
    4e94:	0001031c 	andeq	r0, r1, ip, lsl r3
    4e98:	01760100 	cmneq	r6, r0, lsl #2
    4e9c:	0000004c 	andeq	r0, r0, ip, asr #32
    4ea0:	b81c5101 	ldmdalt	ip, {r0, r8, ip, lr}
    4ea4:	0100001e 	tsteq	r0, lr, lsl r0
    4ea8:	02210176 	eoreq	r0, r1, #-2147483619	; 0x8000001d
    4eac:	52010000 	andpl	r0, r1, #0
    4eb0:	1fc71e00 	svcne	0x00c71e00
    4eb4:	90010000 	andls	r0, r1, r0
    4eb8:	00000001 	andeq	r0, r0, r1
    4ebc:	00000400 	andeq	r0, r0, r0, lsl #8
    4ec0:	c89c0100 	ldmgt	ip, {r8}
    4ec4:	1c000005 	stcne	0, cr0, [r0], {5}
    4ec8:	00002007 	andeq	r2, r0, r7
    4ecc:	0d019001 	stceq	0, cr9, [r1, #-4]
    4ed0:	01000003 	tsteq	r0, r3
    4ed4:	1f441c50 	svcne	0x00441c50
    4ed8:	90010000 	andls	r0, r1, r0
    4edc:	00004c01 	andeq	r4, r0, r1, lsl #24
    4ee0:	00510100 	subseq	r0, r1, r0, lsl #2
    4ee4:	001fa91e 	andseq	sl, pc, lr, lsl r9	; <UNPREDICTABLE>
    4ee8:	01a20100 			; <UNDEFINED> instruction: 0x01a20100
    4eec:	00000000 	andeq	r0, r0, r0
    4ef0:	00000010 	andeq	r0, r0, r0, lsl r0
    4ef4:	060b9c01 	streq	r9, [fp], -r1, lsl #24
    4ef8:	071c0000 	ldreq	r0, [ip, -r0]
    4efc:	01000020 	tsteq	r0, r0, lsr #32
    4f00:	030d01a2 	movweq	r0, #53666	; 0xd1a2
    4f04:	50010000 	andpl	r0, r1, r0
    4f08:	0001031c 	andeq	r0, r1, ip, lsl r3
    4f0c:	01a20100 			; <UNDEFINED> instruction: 0x01a20100
    4f10:	0000004c 	andeq	r0, r0, ip, asr #32
    4f14:	741f5101 	ldrvc	r5, [pc], #-257	; 4f1c <__Stack_Size+0x4b1c>
    4f18:	0100706d 	tsteq	r0, sp, rrx
    4f1c:	003a01a4 	eorseq	r0, sl, r4, lsr #3
    4f20:	153a0000 	ldrne	r0, [sl, #-0]!
    4f24:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
    4f28:	00001f1b 	andeq	r1, r0, fp, lsl pc
    4f2c:	0001c301 	andeq	ip, r1, r1, lsl #6
    4f30:	1c000000 	stcne	0, cr0, [r0], {-0}
    4f34:	01000000 	mrseq	r0, (UNDEF: 0)
    4f38:	0006529c 	muleq	r6, ip, r2
    4f3c:	1eff1b00 	vmovne.f64	d17, #240	; 0xf0
    4f40:	c3010000 	movwgt	r0, #4096	; 0x1000
    4f44:	00005e01 	andeq	r5, r0, r1, lsl #28
    4f48:	00155b00 	andseq	r5, r5, r0, lsl #22
    4f4c:	1f581b00 	svcne	0x00581b00
    4f50:	c3010000 	movwgt	r0, #4096	; 0x1000
    4f54:	00005e01 	andeq	r5, r0, r1, lsl #28
    4f58:	00157c00 	andseq	r7, r5, r0, lsl #24
    4f5c:	1f3d1d00 	svcne	0x003d1d00
    4f60:	c5010000 	strgt	r0, [r1, #-0]
    4f64:	00003a01 	andeq	r3, r0, r1, lsl #20
    4f68:	00159d00 	andseq	r9, r5, r0, lsl #26
    4f6c:	941e0000 	ldrls	r0, [lr], #-0
    4f70:	0100001e 	tsteq	r0, lr, lsl r0
    4f74:	000001dc 	ldrdeq	r0, [r0], -ip
    4f78:	000c0000 	andeq	r0, ip, r0
    4f7c:	9c010000 	stcls	0, cr0, [r1], {-0}
    4f80:	00000677 	andeq	r0, r0, r7, ror r6
    4f84:	001a7c1c 	andseq	r7, sl, ip, lsl ip
    4f88:	01dc0100 	bicseq	r0, ip, r0, lsl #2
    4f8c:	00000094 	muleq	r0, r4, r0
    4f90:	1e005001 	cdpne	0, 0, cr5, cr0, cr1, {0}
    4f94:	0000039a 	muleq	r0, sl, r3
    4f98:	78020701 	stmdavc	r2, {r0, r8, r9, sl}
    4f9c:	54080013 	strpl	r0, [r8], #-19
    4fa0:	01000000 	mrseq	r0, (UNDEF: 0)
    4fa4:	0006ec9c 	muleq	r6, ip, ip
    4fa8:	1f321b00 	svcne	0x00321b00
    4fac:	07010000 	streq	r0, [r1, -r0]
    4fb0:	00003a02 	andeq	r3, r0, r2, lsl #20
    4fb4:	0015d500 	andseq	sp, r5, r0, lsl #10
    4fb8:	1a7c1c00 	bne	1f0bfc0 <__Stack_Size+0x1f0bbc0>
    4fbc:	07010000 	streq	r0, [r1, -r0]
    4fc0:	00009402 	andeq	r9, r0, r2, lsl #8
    4fc4:	1f510100 	svcne	0x00510100
    4fc8:	00706d74 	rsbseq	r6, r0, r4, ror sp
    4fcc:	3a020901 	bcc	873d8 <__Stack_Size+0x86fd8>
    4fd0:	f6000000 			; <UNDEFINED> instruction: 0xf6000000
    4fd4:	1d000015 	stcne	0, cr0, [r0, #-84]	; 0xffffffac
    4fd8:	00001fe6 	andeq	r1, r0, r6, ror #31
    4fdc:	3a020901 	bcc	873e8 <__Stack_Size+0x86fe8>
    4fe0:	27000000 	strcs	r0, [r0, -r0]
    4fe4:	1d000016 	stcne	0, cr0, [r0, #-88]	; 0xffffffa8
    4fe8:	00001f3d 	andeq	r1, r0, sp, lsr pc
    4fec:	3a020901 	bcc	873f8 <__Stack_Size+0x86ff8>
    4ff0:	50000000 	andpl	r0, r0, r0
    4ff4:	1d000016 	stcne	0, cr0, [r0, #-88]	; 0xffffffa8
    4ff8:	00001f91 	muleq	r0, r1, pc	; <UNPREDICTABLE>
    4ffc:	3a020901 	bcc	87408 <__Stack_Size+0x87008>
    5000:	6f000000 	svcvs	0x00000000
    5004:	00000016 	andeq	r0, r0, r6, lsl r0
    5008:	001fd21e 	andseq	sp, pc, lr, lsl r2	; <UNPREDICTABLE>
    500c:	02390100 	eorseq	r0, r9, #0, 2
    5010:	00000000 	andeq	r0, r0, r0
    5014:	0000002a 	andeq	r0, r0, sl, lsr #32
    5018:	07339c01 	ldreq	r9, [r3, -r1, lsl #24]!
    501c:	ff1b0000 			; <UNDEFINED> instruction: 0xff1b0000
    5020:	0100001e 	tsteq	r0, lr, lsl r0
    5024:	005e0239 	subseq	r0, lr, r9, lsr r2
    5028:	16aa0000 	strtne	r0, [sl], r0
    502c:	581b0000 	ldmdapl	fp, {}	; <UNPREDICTABLE>
    5030:	0100001f 	tsteq	r0, pc, lsl r0
    5034:	005e0239 	subseq	r0, lr, r9, lsr r2
    5038:	16cb0000 	strbne	r0, [fp], r0
    503c:	741f0000 	ldrvc	r0, [pc], #-0	; 5044 <__Stack_Size+0x4c44>
    5040:	0100706d 	tsteq	r0, sp, rrx
    5044:	003a023b 	eorseq	r0, sl, fp, lsr r2
    5048:	16ec0000 	strbtne	r0, [ip], r0
    504c:	20000000 	andcs	r0, r0, r0
    5050:	00001f67 	andeq	r1, r0, r7, ror #30
    5054:	21011405 	tstcs	r1, r5, lsl #8
    5058:	0000003a 	andeq	r0, r0, sl, lsr r0
    505c:	00009421 	andeq	r9, r0, r1, lsr #8
    5060:	79000000 	stmdbvc	r0, {}	; <UNPREDICTABLE>
    5064:	04000009 	streq	r0, [r0], #-9
    5068:	00131a00 	andseq	r1, r3, r0, lsl #20
    506c:	29010400 	stmdbcs	r1, {sl}
    5070:	01000000 	mrseq	r0, (UNDEF: 0)
    5074:	000020d3 	ldrdeq	r2, [r0], -r3
    5078:	000003c2 	andeq	r0, r0, r2, asr #7
    507c:	000005c8 	andeq	r0, r0, r8, asr #11
    5080:	00000000 	andeq	r0, r0, r0
    5084:	0000168e 	andeq	r1, r0, lr, lsl #13
    5088:	57050402 	strpl	r0, [r5, -r2, lsl #8]
    508c:	02000008 	andeq	r0, r0, #8
    5090:	08290502 	stmdaeq	r9!, {r1, r8, sl}
    5094:	01020000 	mrseq	r0, (UNDEF: 2)
    5098:	000a1006 	andeq	r1, sl, r6
    509c:	33750300 	cmncc	r5, #0, 6
    50a0:	27020032 	smladxcs	r2, r2, r0, r0
    50a4:	00000045 	andeq	r0, r0, r5, asr #32
    50a8:	64070402 	strvs	r0, [r7], #-1026	; 0x402
    50ac:	03000009 	movweq	r0, #9
    50b0:	00363175 	eorseq	r3, r6, r5, ror r1
    50b4:	00572802 	subseq	r2, r7, r2, lsl #16
    50b8:	02020000 	andeq	r0, r2, #0
    50bc:	000c0907 	andeq	r0, ip, r7, lsl #18
    50c0:	38750300 	ldmdacc	r5!, {r8, r9}^
    50c4:	68290200 	stmdavs	r9!, {r9}
    50c8:	02000000 	andeq	r0, r0, #0
    50cc:	0a0e0801 	beq	3870d8 <__Stack_Size+0x386cd8>
    50d0:	75040000 	strvc	r0, [r4, #-0]
    50d4:	02000004 	andeq	r0, r0, #4
    50d8:	00007a2f 	andeq	r7, r0, pc, lsr #20
    50dc:	00450500 	subeq	r0, r5, r0, lsl #10
    50e0:	a8040000 	stmdage	r4, {}	; <UNPREDICTABLE>
    50e4:	02000023 	andeq	r0, r0, #35	; 0x23
    50e8:	00008a33 	andeq	r8, r0, r3, lsr sl
    50ec:	007a0600 	rsbseq	r0, sl, r0, lsl #12
    50f0:	01070000 	mrseq	r0, (UNDEF: 7)
    50f4:	00a43c02 	adceq	r3, r4, r2, lsl #24
    50f8:	c3080000 	movwgt	r0, #32768	; 0x8000
    50fc:	0000001e 	andeq	r0, r0, lr, lsl r0
    5100:	54455309 	strbpl	r5, [r5], #-777	; 0x309
    5104:	04000100 	streq	r0, [r0], #-256	; 0x100
    5108:	0000251b 	andeq	r2, r0, fp, lsl r5
    510c:	008f3c02 	addeq	r3, pc, r2, lsl #24
    5110:	01070000 	mrseq	r0, (UNDEF: 7)
    5114:	00c43e02 	sbceq	r3, r4, r2, lsl #28
    5118:	5b080000 	blpl	205120 <__Stack_Size+0x204d20>
    511c:	00000005 	andeq	r0, r0, r5
    5120:	00094108 	andeq	r4, r9, r8, lsl #2
    5124:	04000100 	streq	r0, [r0], #-256	; 0x100
    5128:	00000122 	andeq	r0, r0, r2, lsr #2
    512c:	00af3e02 	adceq	r3, pc, r2, lsl #28
    5130:	04020000 	streq	r0, [r2], #-0
    5134:	00095b07 	andeq	r5, r9, r7, lsl #22
    5138:	033c0a00 	teqeq	ip, #0, 20
    513c:	77018103 	strvc	r8, [r1, -r3, lsl #2]
    5140:	0b000001 	bleq	514c <__Stack_Size+0x4d4c>
    5144:	00002333 	andeq	r2, r0, r3, lsr r3
    5148:	87018303 	strhi	r8, [r1, -r3, lsl #6]
    514c:	00000001 	andeq	r0, r0, r1
    5150:	0007e30b 	andeq	lr, r7, fp, lsl #6
    5154:	01840300 	orreq	r0, r4, r0, lsl #6
    5158:	0000018c 	andeq	r0, r0, ip, lsl #3
    515c:	22f70b08 	rscscs	r0, r7, #8, 22	; 0x2000
    5160:	85030000 	strhi	r0, [r3, #-0]
    5164:	00019c01 	andeq	r9, r1, r1, lsl #24
    5168:	9e0b8000 	cdpls	0, 0, cr8, cr11, cr0, {0}
    516c:	03000021 	movweq	r0, #33	; 0x21
    5170:	018c0186 	orreq	r0, ip, r6, lsl #3
    5174:	0c880000 	stceq	0, cr0, [r8], {0}
    5178:	0000230d 	andeq	r2, r0, sp, lsl #6
    517c:	a1018703 	tstge	r1, r3, lsl #14
    5180:	00000001 	andeq	r0, r0, r1
    5184:	07f70c01 	ldrbeq	r0, [r7, r1, lsl #24]!
    5188:	88030000 	stmdahi	r3, {}	; <UNPREDICTABLE>
    518c:	00018c01 	andeq	r8, r1, r1, lsl #24
    5190:	0c010800 	stceq	8, cr0, [r1], {-0}
    5194:	00002259 	andeq	r2, r0, r9, asr r2
    5198:	a6018903 	strge	r8, [r1], -r3, lsl #18
    519c:	80000001 	andhi	r0, r0, r1
    51a0:	08010c01 	stmdaeq	r1, {r0, sl, fp}
    51a4:	8a030000 	bhi	c51ac <__Stack_Size+0xc4dac>
    51a8:	00018c01 	andeq	r8, r1, r1, lsl #24
    51ac:	0c018800 	stceq	8, cr8, [r1], {-0}
    51b0:	00002039 	andeq	r2, r0, r9, lsr r0
    51b4:	ab018b03 	blge	67dc8 <__Stack_Size+0x679c8>
    51b8:	00000001 	andeq	r0, r0, r1
    51bc:	080b0c02 	stmdaeq	fp, {r1, sl, fp}
    51c0:	8c030000 	stchi	0, cr0, [r3], {-0}
    51c4:	0001b001 	andeq	fp, r1, r1
    51c8:	0d020800 	stceq	8, cr0, [r2, #-0]
    51cc:	00525049 	subseq	r5, r2, r9, asr #32
    51d0:	d0018d03 	andle	r8, r1, r3, lsl #26
    51d4:	00000001 	andeq	r0, r0, r1
    51d8:	6f0e0003 	svcvs	0x000e0003
    51dc:	87000000 	strhi	r0, [r0, -r0]
    51e0:	0f000001 	svceq	0x00000001
    51e4:	000000cf 	andeq	r0, r0, pc, asr #1
    51e8:	77050001 	strvc	r0, [r5, -r1]
    51ec:	0e000001 	cdpeq	0, 0, cr0, cr0, cr1, {0}
    51f0:	0000003a 	andeq	r0, r0, sl, lsr r0
    51f4:	0000019c 	muleq	r0, ip, r1
    51f8:	0000cf0f 	andeq	ip, r0, pc, lsl #30
    51fc:	05001d00 	streq	r1, [r0, #-3328]	; 0xd00
    5200:	00000177 	andeq	r0, r0, r7, ror r1
    5204:	00017705 	andeq	r7, r1, r5, lsl #14
    5208:	01770500 	cmneq	r7, r0, lsl #10
    520c:	77050000 	strvc	r0, [r5, -r0]
    5210:	0e000001 	cdpeq	0, 0, cr0, cr0, cr1, {0}
    5214:	0000003a 	andeq	r0, r0, sl, lsr r0
    5218:	000001c0 	andeq	r0, r0, r0, asr #3
    521c:	0000cf0f 	andeq	ip, r0, pc, lsl #30
    5220:	0e003d00 	cdpeq	13, 0, cr3, cr0, cr0, {0}
    5224:	0000006f 	andeq	r0, r0, pc, rrx
    5228:	000001d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    522c:	0000cf0f 	andeq	ip, r0, pc, lsl #30
    5230:	05000e00 	streq	r0, [r0, #-3584]	; 0xe00
    5234:	000001c0 	andeq	r0, r0, r0, asr #3
    5238:	00227f10 	eoreq	r7, r2, r0, lsl pc
    523c:	018e0300 	orreq	r0, lr, r0, lsl #6
    5240:	000000d6 	ldrdeq	r0, [r0], -r6
    5244:	90034011 	andls	r4, r3, r1, lsl r0
    5248:	0002a101 	andeq	sl, r2, r1, lsl #2
    524c:	21410b00 	cmpcs	r1, r0, lsl #22
    5250:	92030000 	andls	r0, r3, #0
    5254:	00007f01 	andeq	r7, r0, r1, lsl #30
    5258:	990b0000 	stmdbls	fp, {}	; <UNPREDICTABLE>
    525c:	03000021 	movweq	r0, #33	; 0x21
    5260:	006f0193 	mlseq	pc, r3, r1, r0	; <UNPREDICTABLE>
    5264:	0b040000 	bleq	10526c <__Stack_Size+0x104e6c>
    5268:	00002308 	andeq	r2, r0, r8, lsl #6
    526c:	6f019403 	svcvs	0x00019403
    5270:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    5274:	0022530b 	eoreq	r5, r2, fp, lsl #6
    5278:	01950300 	orrseq	r0, r5, r0, lsl #6
    527c:	0000006f 	andeq	r0, r0, pc, rrx
    5280:	4353120c 	cmpmi	r3, #12, 4	; 0xc0000000
    5284:	96030052 			; <UNDEFINED> instruction: 0x96030052
    5288:	00006f01 	andeq	r6, r0, r1, lsl #30
    528c:	43121000 	tstmi	r2, #0
    5290:	03005243 	movweq	r5, #579	; 0x243
    5294:	006f0197 	mlseq	pc, r7, r1, r0	; <UNPREDICTABLE>
    5298:	0b140000 	bleq	5052a0 <__Stack_Size+0x504ea0>
    529c:	00002274 	andeq	r2, r0, r4, ror r2
    52a0:	b1019803 	tstlt	r1, r3, lsl #16
    52a4:	18000002 	stmdane	r0, {r1}
    52a8:	0022790b 	eoreq	r7, r2, fp, lsl #18
    52ac:	01990300 	orrseq	r0, r9, r0, lsl #6
    52b0:	0000006f 	andeq	r0, r0, pc, rrx
    52b4:	222e0b24 	eorcs	r0, lr, #36, 22	; 0x9000
    52b8:	9a030000 	bls	c52c0 <__Stack_Size+0xc4ec0>
    52bc:	00006f01 	andeq	r6, r0, r1, lsl #30
    52c0:	2e0b2800 	cdpcs	8, 0, cr2, cr11, cr0, {0}
    52c4:	03000023 	movweq	r0, #35	; 0x23
    52c8:	006f019b 	mlseq	pc, fp, r1, r0	; <UNPREDICTABLE>
    52cc:	0b2c0000 	bleq	b052d4 <__Stack_Size+0xb04ed4>
    52d0:	00002312 	andeq	r2, r0, r2, lsl r3
    52d4:	6f019c03 	svcvs	0x00019c03
    52d8:	30000000 	andcc	r0, r0, r0
    52dc:	0022ad0b 	eoreq	sl, r2, fp, lsl #26
    52e0:	019d0300 	orrseq	r0, sp, r0, lsl #6
    52e4:	0000006f 	andeq	r0, r0, pc, rrx
    52e8:	22050b34 	andcs	r0, r5, #52, 22	; 0xd000
    52ec:	9e030000 	cdpls	0, 0, cr0, cr3, cr0, {0}
    52f0:	00006f01 	andeq	r6, r0, r1, lsl #30
    52f4:	430b3800 	movwmi	r3, #47104	; 0xb800
    52f8:	03000024 	movweq	r0, #36	; 0x24
    52fc:	006f019f 	mlseq	pc, pc, r1, r0	; <UNPREDICTABLE>
    5300:	003c0000 	eorseq	r0, ip, r0
    5304:	00006f0e 	andeq	r6, r0, lr, lsl #30
    5308:	0002b100 	andeq	fp, r2, r0, lsl #2
    530c:	00cf0f00 	sbceq	r0, pc, r0, lsl #30
    5310:	00020000 	andeq	r0, r2, r0
    5314:	0002a105 	andeq	sl, r2, r5, lsl #2
    5318:	23541000 	cmpcs	r4, #0
    531c:	a0030000 	andge	r0, r3, r0
    5320:	0001e101 	andeq	lr, r1, r1, lsl #2
    5324:	04041300 	streq	r1, [r4], #-768	; 0x300
    5328:	0002fb1a 	andeq	pc, r2, sl, lsl fp	; <UNPREDICTABLE>
    532c:	06d31400 	ldrbeq	r1, [r3], r0, lsl #8
    5330:	1c040000 	stcne	0, cr0, [r4], {-0}
    5334:	0000005e 	andeq	r0, r0, lr, asr r0
    5338:	0c3a1400 	cfldrseq	mvf1, [sl], #-0
    533c:	1d040000 	stcne	0, cr0, [r4, #-0]
    5340:	0000005e 	andeq	r0, r0, lr, asr r0
    5344:	0b391401 	bleq	e4a350 <__Stack_Size+0xe49f50>
    5348:	1e040000 	cdpne	0, 0, cr0, cr4, cr0, {0}
    534c:	0000005e 	andeq	r0, r0, lr, asr r0
    5350:	09481402 	stmdbeq	r8, {r1, sl, ip}^
    5354:	1f040000 	svcne	0x00040000
    5358:	000000c4 	andeq	r0, r0, r4, asr #1
    535c:	cf040003 	svcgt	0x00040003
    5360:	04000002 	streq	r0, [r0], #-2
    5364:	0002c220 	andeq	ip, r2, r0, lsr #4
    5368:	24921500 	ldrcs	r1, [r2], #1280	; 0x500
    536c:	24010000 	strcs	r0, [r1], #-0
    5370:	00000000 	andeq	r0, r0, r0
    5374:	00000034 	andeq	r0, r0, r4, lsr r0
    5378:	032b9c01 	teqeq	fp, #256	; 0x100
    537c:	98160000 	ldmdals	r6, {}	; <UNPREDICTABLE>
    5380:	01000035 	tsteq	r0, r5, lsr r0
    5384:	00003a26 	andeq	r3, r0, r6, lsr #20
    5388:	00172900 	andseq	r2, r7, r0, lsl #18
    538c:	fe150000 	cdp2	0, 1, cr0, cr5, cr0, {0}
    5390:	01000023 	tsteq	r0, r3, lsr #32
    5394:	0000003b 	andeq	r0, r0, fp, lsr r0
    5398:	00003000 	andeq	r3, r0, r0
    539c:	509c0100 	addspl	r0, ip, r0, lsl #2
    53a0:	16000003 	strne	r0, [r0], -r3
    53a4:	00003598 	muleq	r0, r8, r5
    53a8:	003a3d01 	eorseq	r3, sl, r1, lsl #26
    53ac:	17480000 	strbne	r0, [r8, -r0]
    53b0:	15000000 	strne	r0, [r0, #-0]
    53b4:	00000bdf 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    53b8:	13cc6101 	bicne	r6, ip, #1073741824	; 0x40000000
    53bc:	00140800 	andseq	r0, r4, r0, lsl #16
    53c0:	9c010000 	stcls	0, cr0, [r1], {-0}
    53c4:	00000375 	andeq	r0, r0, r5, ror r3
    53c8:	00214717 	eoreq	r4, r1, r7, lsl r7
    53cc:	3a610100 	bcc	18457d4 <__Stack_Size+0x18453d4>
    53d0:	80000000 	andhi	r0, r0, r0
    53d4:	00000017 	andeq	r0, r0, r7, lsl r0
    53d8:	0006fe15 	andeq	pc, r6, r5, lsl lr	; <UNPREDICTABLE>
    53dc:	e0740100 	rsbs	r0, r4, r0, lsl #2
    53e0:	84080013 	strhi	r0, [r8], #-19
    53e4:	01000000 	mrseq	r0, (UNDEF: 0)
    53e8:	0003e39c 	muleq	r3, ip, r3
    53ec:	205d1800 	subscs	r1, sp, r0, lsl #16
    53f0:	74010000 	strvc	r0, [r1], #-0
    53f4:	000003e3 	andeq	r0, r0, r3, ror #7
    53f8:	fc165001 	ldc2	0, cr5, [r6], {1}
    53fc:	01000022 	tsteq	r0, r2, lsr #32
    5400:	00003a76 	andeq	r3, r0, r6, ror sl
    5404:	0017a100 	andseq	sl, r7, r0, lsl #2
    5408:	1f3d1600 	svcne	0x003d1600
    540c:	76010000 	strvc	r0, [r1], -r0
    5410:	0000003a 	andeq	r0, r0, sl, lsr r0
    5414:	000017fd 	strdeq	r1, [r0], -sp
    5418:	001f9116 	andseq	r9, pc, r6, lsl r1	; <UNPREDICTABLE>
    541c:	3a760100 	bcc	1d85824 <__Stack_Size+0x1d85424>
    5420:	33000000 	movwcc	r0, #0
    5424:	16000018 			; <UNDEFINED> instruction: 0x16000018
    5428:	000020cc 	andeq	r2, r0, ip, asr #1
    542c:	003a7701 	eorseq	r7, sl, r1, lsl #14
    5430:	186e0000 	stmdane	lr!, {}^	; <UNPREDICTABLE>
    5434:	b3160000 	tstlt	r6, #0
    5438:	01000022 	tsteq	r0, r2, lsr #32
    543c:	00003a77 	andeq	r3, r0, r7, ror sl
    5440:	0018b700 	andseq	fp, r8, r0, lsl #14
    5444:	04190000 	ldreq	r0, [r9], #-0
    5448:	000002fb 	strdeq	r0, [r0], -fp
    544c:	0022e715 	eoreq	lr, r2, r5, lsl r7
    5450:	00a80100 	adceq	r0, r8, r0, lsl #2
    5454:	0c000000 	stceq	0, cr0, [r0], {-0}
    5458:	01000000 	mrseq	r0, (UNDEF: 0)
    545c:	00040c9c 	muleq	r4, ip, ip
    5460:	205d1800 	subscs	r1, sp, r0, lsl #16
    5464:	a8010000 	stmdage	r1, {}	; <UNPREDICTABLE>
    5468:	000003e3 	andeq	r0, r0, r3, ror #7
    546c:	15005001 	strne	r5, [r0, #-1]
    5470:	000020bc 	strheq	r2, [r0], -ip
    5474:	0000b801 	andeq	fp, r0, r1, lsl #16
    5478:	00040000 	andeq	r0, r4, r0
    547c:	9c010000 	stcls	0, cr0, [r1], {-0}
    5480:	0000042b 	andeq	r0, r0, fp, lsr #8
    5484:	0000001a 	andeq	r0, r0, sl, lsl r0
    5488:	00093d00 	andeq	r3, r9, r0, lsl #26
    548c:	ec150000 	ldc	0, cr0, [r5], {-0}
    5490:	01000020 	tsteq	r0, r0, lsr #32
    5494:	000000c4 	andeq	r0, r0, r4, asr #1
    5498:	00000400 	andeq	r0, r0, r0, lsl #8
    549c:	4a9c0100 	bmi	fe7058a4 <SCS_BASE+0x1e6f78a4>
    54a0:	1a000004 	bne	54b8 <__Stack_Size+0x50b8>
    54a4:	00000000 	andeq	r0, r0, r0
    54a8:	00000944 	andeq	r0, r0, r4, asr #18
    54ac:	23171500 	tstcs	r7, #0, 10
    54b0:	d0010000 	andle	r0, r1, r0
    54b4:	00000000 	andeq	r0, r0, r0
    54b8:	00000004 	andeq	r0, r0, r4
    54bc:	04699c01 	strbteq	r9, [r9], #-3073	; 0xc01
    54c0:	001a0000 	andseq	r0, sl, r0
    54c4:	4b000000 	blmi	54cc <__Stack_Size+0x50cc>
    54c8:	00000009 	andeq	r0, r0, r9
    54cc:	00215a15 	eoreq	r5, r1, r5, lsl sl
    54d0:	00dc0100 	sbcseq	r0, ip, r0, lsl #2
    54d4:	04000000 	streq	r0, [r0], #-0
    54d8:	01000000 	mrseq	r0, (UNDEF: 0)
    54dc:	0004889c 	muleq	r4, ip, r8
    54e0:	00001a00 	andeq	r1, r0, r0, lsl #20
    54e4:	09520000 	ldmdbeq	r2, {}^	; <UNPREDICTABLE>
    54e8:	15000000 	strne	r0, [r0, #-0]
    54ec:	000021f2 	strdeq	r2, [r0], -r2	; <UNPREDICTABLE>
    54f0:	0000ea01 	andeq	lr, r0, r1, lsl #20
    54f4:	00060000 	andeq	r0, r6, r0
    54f8:	9c010000 	stcls	0, cr0, [r1], {-0}
    54fc:	000004c0 	andeq	r0, r0, r0, asr #9
    5500:	00240d17 	eoreq	r0, r4, r7, lsl sp
    5504:	3aea0100 	bcc	ffa8590c <SCS_BASE+0x1fa7790c>
    5508:	f1000000 	cps	#0
    550c:	1b000018 	blne	5574 <__Stack_Size+0x5174>
    5510:	00000000 	andeq	r0, r0, r0
    5514:	00000959 	andeq	r0, r0, r9, asr r9
    5518:	0550011c 	ldrbeq	r0, [r0, #-284]	; 0x11c
    551c:	345001f3 	ldrbcc	r0, [r0], #-499	; 0x1f3
    5520:	1d000024 	stcne	0, cr0, [r0, #-144]	; 0xffffff70
    5524:	0000228c 	andeq	r2, r0, ip, lsl #5
    5528:	003af901 	eorseq	pc, sl, r1, lsl #18
    552c:	00000000 	andeq	r0, r0, r0
    5530:	00040000 	andeq	r0, r4, r0
    5534:	9c010000 	stcls	0, cr0, [r1], {-0}
    5538:	000004e3 	andeq	r0, r0, r3, ror #9
    553c:	0000001a 	andeq	r0, r0, sl, lsl r0
    5540:	00096a00 	andeq	r6, r9, r0, lsl #20
    5544:	6d1e0000 	ldcvs	0, cr0, [lr, #-0]
    5548:	01000020 	tsteq	r0, r0, lsr #32
    554c:	004c0105 	subeq	r0, ip, r5, lsl #2
    5550:	00000000 	andeq	r0, r0, r0
    5554:	00100000 	andseq	r0, r0, r0
    5558:	9c010000 	stcls	0, cr0, [r1], {-0}
    555c:	0023db1f 	eoreq	sp, r3, pc, lsl fp
    5560:	01120100 	tsteq	r2, r0, lsl #2
    5564:	000000a4 	andeq	r0, r0, r4, lsr #1
    5568:	00000000 	andeq	r0, r0, r0
    556c:	00000020 	andeq	r0, r0, r0, lsr #32
    5570:	05449c01 	strbeq	r9, [r4, #-3073]	; 0xc01
    5574:	d3200000 	teqle	r0, #0
    5578:	01000006 	tsteq	r0, r6
    557c:	005e0112 	subseq	r0, lr, r2, lsl r1
    5580:	19120000 	ldmdbne	r2, {}	; <UNPREDICTABLE>
    5584:	9e210000 	cdpls	0, 2, cr0, cr1, cr0, {0}
    5588:	01000024 	tsteq	r0, r4, lsr #32
    558c:	00a40114 	adceq	r0, r4, r4, lsl r1
    5590:	19330000 	ldmdbne	r3!, {}	; <UNPREDICTABLE>
    5594:	74220000 	strtvc	r0, [r2], #-0
    5598:	0100706d 	tsteq	r0, sp, rrx
    559c:	003a0115 	eorseq	r0, sl, r5, lsl r1
    55a0:	195a0000 	ldmdbne	sl, {}^	; <UNPREDICTABLE>
    55a4:	23000000 	movwcs	r0, #0
    55a8:	0000220a 	andeq	r2, r0, sl, lsl #4
    55ac:	00012e01 	andeq	r2, r1, r1, lsl #28
    55b0:	0c000000 	stceq	0, cr0, [r0], {-0}
    55b4:	01000000 	mrseq	r0, (UNDEF: 0)
    55b8:	0005699c 	muleq	r5, ip, r9
    55bc:	06d32400 	ldrbeq	r2, [r3], r0, lsl #8
    55c0:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
    55c4:	00005e01 	andeq	r5, r0, r1, lsl #28
    55c8:	00500100 	subseq	r0, r0, r0, lsl #2
    55cc:	00203e23 	eoreq	r3, r0, r3, lsr #28
    55d0:	013d0100 	teqeq	sp, r0, lsl #2
    55d4:	00000000 	andeq	r0, r0, r0
    55d8:	00000018 	andeq	r0, r0, r8, lsl r0
    55dc:	05909c01 	ldreq	r9, [r0, #3073]	; 0xc01
    55e0:	d3200000 	teqle	r0, #0
    55e4:	01000006 	tsteq	r0, r6
    55e8:	005e013d 	subseq	r0, lr, sp, lsr r1
    55ec:	19790000 	ldmdbne	r9!, {}^	; <UNPREDICTABLE>
    55f0:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
    55f4:	0000216e 	andeq	r2, r0, lr, ror #2
    55f8:	4c014d01 	stcmi	13, cr4, [r1], {1}
    55fc:	00000000 	andeq	r0, r0, r0
    5600:	10000000 	andne	r0, r0, r0
    5604:	01000000 	mrseq	r0, (UNDEF: 0)
    5608:	24701f9c 	ldrbtcs	r1, [r0], #-3996	; 0xf9c
    560c:	5a010000 	bpl	45614 <__Stack_Size+0x45214>
    5610:	0000a401 	andeq	sl, r0, r1, lsl #8
    5614:	00000000 	andeq	r0, r0, r0
    5618:	00002000 	andeq	r2, r0, r0
    561c:	f19c0100 			; <UNDEFINED> instruction: 0xf19c0100
    5620:	20000005 	andcs	r0, r0, r5
    5624:	000006d3 	ldrdeq	r0, [r0], -r3
    5628:	5e015a01 	vmlapl.f32	s10, s2, s2
    562c:	9a000000 	bls	5634 <__Stack_Size+0x5234>
    5630:	21000019 	tstcs	r0, r9, lsl r0
    5634:	00002426 	andeq	r2, r0, r6, lsr #8
    5638:	a4015c01 	strge	r5, [r1], #-3073	; 0xc01
    563c:	bb000000 	bllt	5644 <__Stack_Size+0x5244>
    5640:	22000019 	andcs	r0, r0, #25
    5644:	00706d74 	rsbseq	r6, r0, r4, ror sp
    5648:	3a015d01 	bcc	5ca54 <__Stack_Size+0x5c654>
    564c:	e2000000 	and	r0, r0, #0
    5650:	00000019 	andeq	r0, r0, r9, lsl r0
    5654:	0021391e 	eoreq	r3, r1, lr, lsl r9
    5658:	01770100 	cmneq	r7, r0, lsl #2
    565c:	0000003a 	andeq	r0, r0, sl, lsr r0
    5660:	00000000 	andeq	r0, r0, r0
    5664:	0000000c 	andeq	r0, r0, ip
    5668:	85239c01 	strhi	r9, [r3, #-3073]!	; 0xc01
    566c:	01000005 	tsteq	r0, r5
    5670:	14640189 	strbtne	r0, [r4], #-393	; 0x189
    5674:	00140800 	andseq	r0, r4, r0, lsl #16
    5678:	9c010000 	stcls	0, cr0, [r1], {-0}
    567c:	0000063e 	andeq	r0, r0, lr, lsr r6
    5680:	00241920 	eoreq	r1, r4, r0, lsr #18
    5684:	01890100 	orreq	r0, r9, r0, lsl #2
    5688:	0000003a 	andeq	r0, r0, sl, lsr r0
    568c:	00001a01 	andeq	r1, r0, r1, lsl #20
    5690:	00199820 	andseq	r9, r9, r0, lsr #16
    5694:	01890100 	orreq	r0, r9, r0, lsl #2
    5698:	0000003a 	andeq	r0, r0, sl, lsr r0
    569c:	00001a22 	andeq	r1, r0, r2, lsr #20
    56a0:	019d2300 	orrseq	r2, sp, r0, lsl #6
    56a4:	99010000 	stmdbls	r1, {}	; <UNPREDICTABLE>
    56a8:	00147801 	andseq	r7, r4, r1, lsl #16
    56ac:	00001808 	andeq	r1, r0, r8, lsl #16
    56b0:	5e9c0100 	fmlple	f0, f4, f0
    56b4:	25000006 	strcs	r0, [r0, #-6]
    56b8:	08001484 	stmdaeq	r0, {r2, r7, sl, ip}
    56bc:	00000975 	andeq	r0, r0, r5, ror r9
    56c0:	21b62600 			; <UNDEFINED> instruction: 0x21b62600
    56c4:	a7010000 	strge	r0, [r1, -r0]
    56c8:	00000001 	andeq	r0, r0, r1
    56cc:	00001000 	andeq	r1, r0, r0
    56d0:	239c0100 	orrscs	r0, ip, #0, 2
    56d4:	000022d3 	ldrdeq	r2, [r0], -r3
    56d8:	0001ba01 	andeq	fp, r1, r1, lsl #20
    56dc:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    56e0:	01000000 	mrseq	r0, (UNDEF: 0)
    56e4:	0006a59c 	muleq	r6, ip, r5
    56e8:	24632000 	strbtcs	r2, [r3], #-0
    56ec:	ba010000 	blt	456f4 <__Stack_Size+0x452f4>
    56f0:	00005e01 	andeq	r5, r0, r1, lsl #28
    56f4:	001a4300 	andseq	r4, sl, r0, lsl #6
    56f8:	1a7c2400 	bne	1f0e700 <__Stack_Size+0x1f0e300>
    56fc:	ba010000 	blt	45704 <__Stack_Size+0x45304>
    5700:	0000c401 	andeq	ip, r0, r1, lsl #8
    5704:	00510100 	subseq	r0, r1, r0, lsl #2
    5708:	0022ba23 	eoreq	fp, r2, r3, lsr #20
    570c:	01d80100 	bicseq	r0, r8, r0, lsl #2
    5710:	00000000 	andeq	r0, r0, r0
    5714:	00000020 	andeq	r0, r0, r0, lsr #32
    5718:	06ec9c01 	strbteq	r9, [ip], r1, lsl #24
    571c:	8b200000 	blhi	805724 <__Stack_Size+0x805324>
    5720:	01000021 	tsteq	r0, r1, lsr #32
    5724:	003a01d8 	ldrsbteq	r0, [sl], -r8
    5728:	1a7d0000 	bne	1f45730 <__Stack_Size+0x1f45330>
    572c:	7c200000 	stcvc	0, cr0, [r0], #-0
    5730:	0100001a 	tsteq	r0, sl, lsl r0
    5734:	00c401d8 	ldrdeq	r0, [r4], #24
    5738:	1a9e0000 	bne	fe785740 <SCS_BASE+0x1e777740>
    573c:	3d210000 	stccc	0, cr0, [r1, #-0]
    5740:	0100001f 	tsteq	r0, pc, lsl r0
    5744:	003a01da 	ldrsbteq	r0, [sl], -sl
    5748:	1ad80000 	bne	ff605750 <SCS_BASE+0x1f5f7750>
    574c:	23000000 	movwcs	r0, #0
    5750:	0000210b 	andeq	r2, r0, fp, lsl #2
    5754:	00020001 	andeq	r0, r2, r1
    5758:	4c000000 	stcmi	0, cr0, [r0], {-0}
    575c:	01000000 	mrseq	r0, (UNDEF: 0)
    5760:	0007739c 	muleq	r7, ip, r3
    5764:	218b2000 	orrcs	r2, fp, r0
    5768:	00010000 	andeq	r0, r1, r0
    576c:	00003a02 	andeq	r3, r0, r2, lsl #20
    5770:	001b2000 	andseq	r2, fp, r0
    5774:	23bb2000 			; <UNDEFINED> instruction: 0x23bb2000
    5778:	00010000 	andeq	r0, r1, r0
    577c:	00005e02 	andeq	r5, r0, r2, lsl #28
    5780:	001b4100 	andseq	r4, fp, r0, lsl #2
    5784:	20a32000 	adccs	r2, r3, r0
    5788:	01010000 	mrseq	r0, (UNDEF: 1)
    578c:	00005e02 	andeq	r5, r0, r2, lsl #28
    5790:	001b6200 	andseq	r6, fp, r0, lsl #4
    5794:	1fe62100 	svcne	0x00e62100
    5798:	03010000 	movweq	r0, #4096	; 0x1000
    579c:	00003a02 	andeq	r3, r0, r2, lsl #20
    57a0:	001b8300 	andseq	r8, fp, r0, lsl #6
    57a4:	23292100 	teqcs	r9, #0, 2
    57a8:	03010000 	movweq	r0, #4096	; 0x1000
    57ac:	00003a02 	andeq	r3, r0, r2, lsl #20
    57b0:	001bc000 	andseq	ip, fp, r0
    57b4:	24482100 	strbcs	r2, [r8], #-256	; 0x100
    57b8:	03010000 	movweq	r0, #4096	; 0x1000
    57bc:	00003a02 	andeq	r3, r0, r2, lsl #20
    57c0:	001bf000 	andseq	pc, fp, r0
    57c4:	22fc2100 	rscscs	r2, ip, #0, 2
    57c8:	04010000 	streq	r0, [r1], #-0
    57cc:	00003a02 	andeq	r3, r0, r2, lsl #20
    57d0:	001c1400 	andseq	r1, ip, r0, lsl #8
    57d4:	601f0000 	andsvs	r0, pc, r0
    57d8:	01000023 	tsteq	r0, r3, lsr #32
    57dc:	00a4022a 	adceq	r0, r4, sl, lsr #4
    57e0:	00000000 	andeq	r0, r0, r0
    57e4:	001c0000 	andseq	r0, ip, r0
    57e8:	9c010000 	stcls	0, cr0, [r1], {-0}
    57ec:	000007ce 	andeq	r0, r0, lr, asr #15
    57f0:	00218b20 	eoreq	r8, r1, r0, lsr #22
    57f4:	022a0100 	eoreq	r0, sl, #0, 2
    57f8:	0000003a 	andeq	r0, r0, sl, lsr r0
    57fc:	00001c59 	andeq	r1, r0, r9, asr ip
    5800:	001c4c21 	andseq	r4, ip, r1, lsr #24
    5804:	022c0100 	eoreq	r0, ip, #0, 2
    5808:	000000a4 	andeq	r0, r0, r4, lsr #1
    580c:	00001c7a 	andeq	r1, r0, sl, ror ip
    5810:	706d7422 	rsbvc	r7, sp, r2, lsr #8
    5814:	022d0100 	eoreq	r0, sp, #0, 2
    5818:	0000003a 	andeq	r0, r0, sl, lsr r0
    581c:	00001ca1 	andeq	r1, r0, r1, lsr #25
    5820:	00222721 	eoreq	r2, r2, r1, lsr #14
    5824:	022d0100 	eoreq	r0, sp, #0, 2
    5828:	0000003a 	andeq	r0, r0, sl, lsr r0
    582c:	00001cd0 	ldrdeq	r1, [r0], -r0
    5830:	22332300 	eorscs	r2, r3, #0, 6
    5834:	50010000 	andpl	r0, r1, r0
    5838:	00000002 	andeq	r0, r0, r2
    583c:	00001800 	andeq	r1, r0, r0, lsl #16
    5840:	059c0100 	ldreq	r0, [ip, #256]	; 0x100
    5844:	20000008 	andcs	r0, r0, r8
    5848:	0000218b 	andeq	r2, r0, fp, lsl #3
    584c:	3a025001 	bcc	99858 <__Stack_Size+0x99458>
    5850:	19000000 	stmdbne	r0, {}	; <UNPREDICTABLE>
    5854:	2200001d 	andcs	r0, r0, #29
    5858:	00706d74 	rsbseq	r6, r0, r4, ror sp
    585c:	3a025201 	bcc	9a068 <__Stack_Size+0x99c68>
    5860:	3a000000 	bcc	5868 <__Stack_Size+0x5468>
    5864:	0000001d 	andeq	r0, r0, sp, lsl r0
    5868:	00238623 	eoreq	r8, r3, r3, lsr #12
    586c:	02680100 	rsbeq	r0, r8, #0, 2
    5870:	00000000 	andeq	r0, r0, r0
    5874:	00000018 	andeq	r0, r0, r8, lsl r0
    5878:	083c9c01 	ldmdaeq	ip!, {r0, sl, fp, ip, pc}
    587c:	8b200000 	blhi	805884 <__Stack_Size+0x805484>
    5880:	01000021 	tsteq	r0, r1, lsr #32
    5884:	003a0268 	eorseq	r0, sl, r8, ror #4
    5888:	1d5c0000 	ldclne	0, cr0, [ip, #-0]
    588c:	74220000 	strtvc	r0, [r2], #-0
    5890:	0100706d 	tsteq	r0, sp, rrx
    5894:	003a026a 	eorseq	r0, sl, sl, ror #4
    5898:	1d7d0000 	ldclne	0, cr0, [sp, #-0]
    589c:	1f000000 	svcne	0x00000000
    58a0:	000021cd 	andeq	r2, r0, sp, asr #3
    58a4:	a4028601 	strge	r8, [r2], #-1537	; 0x601
    58a8:	00000000 	andeq	r0, r0, r0
    58ac:	1c000000 	stcne	0, cr0, [r0], {-0}
    58b0:	01000000 	mrseq	r0, (UNDEF: 0)
    58b4:	0008979c 	muleq	r8, ip, r7
    58b8:	218b2000 	orrcs	r2, fp, r0
    58bc:	86010000 	strhi	r0, [r1], -r0
    58c0:	00003a02 	andeq	r3, r0, r2, lsl #20
    58c4:	001dac00 	andseq	sl, sp, r0, lsl #24
    58c8:	1c4c2100 	stfnee	f2, [ip], {-0}
    58cc:	88010000 	stmdahi	r1, {}	; <UNPREDICTABLE>
    58d0:	0000a402 	andeq	sl, r0, r2, lsl #8
    58d4:	001dcd00 	andseq	ip, sp, r0, lsl #26
    58d8:	6d742200 	lfmvs	f2, 2, [r4, #-0]
    58dc:	8a010070 	bhi	45aa4 <__Stack_Size+0x456a4>
    58e0:	00003a02 	andeq	r3, r0, r2, lsl #20
    58e4:	001df400 	andseq	pc, sp, r0, lsl #8
    58e8:	22272100 	eorcs	r2, r7, #0, 2
    58ec:	8a010000 	bhi	458f4 <__Stack_Size+0x454f4>
    58f0:	00003a02 	andeq	r3, r0, r2, lsl #20
    58f4:	001e2300 	andseq	r2, lr, r0, lsl #6
    58f8:	381f0000 	ldmdacc	pc, {}	; <UNPREDICTABLE>
    58fc:	01000023 	tsteq	r0, r3, lsr #32
    5900:	003a02ae 	eorseq	r0, sl, lr, lsr #5
    5904:	00000000 	andeq	r0, r0, r0
    5908:	00300000 	eorseq	r0, r0, r0
    590c:	9c010000 	stcls	0, cr0, [r1], {-0}
    5910:	000008f2 	strdeq	r0, [r0], -r2
    5914:	00218b20 	eoreq	r8, r1, r0, lsr #22
    5918:	02ae0100 	adceq	r0, lr, #0, 2
    591c:	0000003a 	andeq	r0, r0, sl, lsr r0
    5920:	00001e6c 	andeq	r1, r0, ip, ror #28
    5924:	0023ae21 	eoreq	sl, r3, r1, lsr #28
    5928:	02b00100 	adcseq	r0, r0, #0, 2
    592c:	0000003a 	andeq	r0, r0, sl, lsr r0
    5930:	00001ebf 			; <UNDEFINED> instruction: 0x00001ebf
    5934:	001f3d21 	andseq	r3, pc, r1, lsr #26
    5938:	02b10100 	adcseq	r0, r1, #0, 2
    593c:	0000003a 	andeq	r0, r0, sl, lsr r0
    5940:	00001f0c 	andeq	r1, r0, ip, lsl #30
    5944:	00222721 	eoreq	r2, r2, r1, lsr #14
    5948:	02b10100 	adcseq	r0, r1, #0, 2
    594c:	0000003a 	andeq	r0, r0, sl, lsr r0
    5950:	00001f5b 	andeq	r1, r0, fp, asr pc
    5954:	208e1f00 	addcs	r1, lr, r0, lsl #30
    5958:	dc010000 	stcle	0, cr0, [r1], {-0}
    595c:	00003a02 	andeq	r3, r0, r2, lsl #20
    5960:	00000000 	andeq	r0, r0, r0
    5964:	00001400 	andeq	r1, r0, r0, lsl #8
    5968:	3d9c0100 	ldfccs	f0, [ip]
    596c:	20000009 	andcs	r0, r0, r9
    5970:	0000218b 	andeq	r2, r0, fp, lsl #3
    5974:	3a02dc01 	bcc	bc980 <__Stack_Size+0xbc580>
    5978:	d8000000 	stmdale	r0, {}	; <UNPREDICTABLE>
    597c:	2100001f 	tstcs	r0, pc, lsl r0
    5980:	000020fe 	strdeq	r2, [r0], -lr
    5984:	3a02de01 	bcc	bd190 <__Stack_Size+0xbcd90>
    5988:	f9000000 			; <UNDEFINED> instruction: 0xf9000000
    598c:	2200001f 	andcs	r0, r0, #31
    5990:	00706d74 	rsbseq	r6, r0, r4, ror sp
    5994:	3a02df01 	bcc	bd5a0 <__Stack_Size+0xbd1a0>
    5998:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    599c:	00000020 	andeq	r0, r0, r0, lsr #32
    59a0:	00243627 	eoreq	r3, r4, r7, lsr #12
    59a4:	27290500 	strcs	r0, [r9, -r0, lsl #10]!
    59a8:	00002454 	andeq	r2, r0, r4, asr r4
    59ac:	a7272805 	strge	r2, [r7, -r5, lsl #16]!
    59b0:	05000021 	streq	r0, [r0, #-33]	; 0x21
    59b4:	229c272c 	addscs	r2, ip, #44, 14	; 0xb00000
    59b8:	2b050000 	blcs	1459c0 <__Stack_Size+0x1455c0>
    59bc:	00225e28 	eoreq	r5, r2, r8, lsr #28
    59c0:	6a2e0500 	bvs	b86dc8 <__Stack_Size+0xb869c8>
    59c4:	29000009 	stmdbcs	r0, {r0, r3}
    59c8:	0000003a 	andeq	r0, r0, sl, lsr r0
    59cc:	212c2a00 	teqcs	ip, r0, lsl #20
    59d0:	2f050000 	svccs	0x00050000
    59d4:	0000003a 	andeq	r0, r0, sl, lsr r0
    59d8:	00226e27 	eoreq	r6, r2, r7, lsr #28
    59dc:	001f0500 	andseq	r0, pc, r0, lsl #10
    59e0:	0000086d 	andeq	r0, r0, sp, ror #16
    59e4:	15920004 	ldrne	r0, [r2, #4]
    59e8:	01040000 	mrseq	r0, (UNDEF: 4)
    59ec:	00000029 	andeq	r0, r0, r9, lsr #32
    59f0:	0024f401 	eoreq	pc, r4, r1, lsl #8
    59f4:	0003c200 	andeq	ip, r3, r0, lsl #4
    59f8:	0006c000 	andeq	ip, r6, r0
    59fc:	00000000 	andeq	r0, r0, r0
    5a00:	0019ca00 	andseq	ip, r9, r0, lsl #20
    5a04:	05040200 	streq	r0, [r4, #-512]	; 0x200
    5a08:	00000857 	andeq	r0, r0, r7, asr r8
    5a0c:	29050202 	stmdbcs	r5, {r1, r9}
    5a10:	02000008 	andeq	r0, r0, #8
    5a14:	0a100601 	beq	407220 <__Stack_Size+0x406e20>
    5a18:	75030000 	strvc	r0, [r3, #-0]
    5a1c:	02003233 	andeq	r3, r0, #805306371	; 0x30000003
    5a20:	00004527 	andeq	r4, r0, r7, lsr #10
    5a24:	07040200 	streq	r0, [r4, -r0, lsl #4]
    5a28:	00000964 	andeq	r0, r0, r4, ror #18
    5a2c:	36317503 	ldrtcc	r7, [r1], -r3, lsl #10
    5a30:	57280200 	strpl	r0, [r8, -r0, lsl #4]!
    5a34:	02000000 	andeq	r0, r0, #0
    5a38:	0c090702 	stceq	7, cr0, [r9], {2}
    5a3c:	75030000 	strvc	r0, [r3, #-0]
    5a40:	29020038 	stmdbcs	r2, {r3, r4, r5}
    5a44:	00000068 	andeq	r0, r0, r8, rrx
    5a48:	0e080102 	adfeqe	f0, f0, f2
    5a4c:	0300000a 	movweq	r0, #10
    5a50:	00386375 	eorseq	r6, r8, r5, ror r3
    5a54:	007a2d02 	rsbseq	r2, sl, r2, lsl #26
    5a58:	68040000 	stmdavs	r4, {}	; <UNPREDICTABLE>
    5a5c:	05000000 	streq	r0, [r0, #-0]
    5a60:	00000475 	andeq	r0, r0, r5, ror r4
    5a64:	008a2f02 	addeq	r2, sl, r2, lsl #30
    5a68:	45060000 	strmi	r0, [r6, #-0]
    5a6c:	03000000 	movweq	r0, #0
    5a70:	00387576 	eorseq	r7, r8, r6, ror r5
    5a74:	009a3102 	addseq	r3, sl, r2, lsl #2
    5a78:	68060000 	stmdavs	r6, {}	; <UNPREDICTABLE>
    5a7c:	07000000 	streq	r0, [r0, -r0]
    5a80:	b43c0201 	ldrtlt	r0, [ip], #-513	; 0x201
    5a84:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    5a88:	00001ec3 	andeq	r1, r0, r3, asr #29
    5a8c:	45530900 	ldrbmi	r0, [r3, #-2304]	; 0x900
    5a90:	00010054 	andeq	r0, r1, r4, asr r0
    5a94:	0007b805 	andeq	fp, r7, r5, lsl #16
    5a98:	9f3c0200 	svcls	0x003c0200
    5a9c:	05000000 	streq	r0, [r0, #-0]
    5aa0:	0000251b 	andeq	r2, r0, fp, lsl r5
    5aa4:	009f3c02 	addseq	r3, pc, r2, lsl #24
    5aa8:	01070000 	mrseq	r0, (UNDEF: 7)
    5aac:	00df3e02 	sbcseq	r3, pc, r2, lsl #28
    5ab0:	5b080000 	blpl	205ab8 <__Stack_Size+0x2056b8>
    5ab4:	00000005 	andeq	r0, r0, r5
    5ab8:	00094108 	andeq	r4, r9, r8, lsl #2
    5abc:	05000100 	streq	r0, [r0, #-256]	; 0x100
    5ac0:	00000122 	andeq	r0, r0, r2, lsr #2
    5ac4:	00ca3e02 	sbceq	r3, sl, r2, lsl #28
    5ac8:	01070000 	mrseq	r0, (UNDEF: 7)
    5acc:	00ff4102 	rscseq	r4, pc, r2, lsl #2
    5ad0:	b5080000 	strlt	r0, [r8, #-0]
    5ad4:	0000000c 	andeq	r0, r0, ip
    5ad8:	00037d08 	andeq	r7, r3, r8, lsl #26
    5adc:	05000100 	streq	r0, [r0, #-256]	; 0x100
    5ae0:	00000157 	andeq	r0, r0, r7, asr r1
    5ae4:	00ea4102 	rsceq	r4, sl, r2, lsl #2
    5ae8:	04020000 	streq	r0, [r2], #-0
    5aec:	00095b07 	andeq	r5, r9, r7, lsl #22
    5af0:	03280a00 	teqeq	r8, #0, 20
    5af4:	019c01aa 	orrseq	r0, ip, sl, lsr #3
    5af8:	430b0000 	movwmi	r0, #45056	; 0xb000
    5afc:	ac030052 	stcge	0, cr0, [r3], {82}	; 0x52
    5b00:	00007f01 	andeq	r7, r0, r1, lsl #30
    5b04:	750c0000 	strvc	r0, [ip, #-0]
    5b08:	03000025 	movweq	r0, #37	; 0x25
    5b0c:	007f01ad 	rsbseq	r0, pc, sp, lsr #3
    5b10:	0b040000 	bleq	105b18 <__Stack_Size+0x105718>
    5b14:	00524943 	subseq	r4, r2, r3, asr #18
    5b18:	7f01ae03 	svcvc	0x0001ae03
    5b1c:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    5b20:	0025da0c 	eoreq	sp, r5, ip, lsl #20
    5b24:	01af0300 			; <UNDEFINED> instruction: 0x01af0300
    5b28:	0000007f 	andeq	r0, r0, pc, ror r0
    5b2c:	24bb0c0c 	ldrtcs	r0, [fp], #3084	; 0xc0c
    5b30:	b0030000 	andlt	r0, r3, r0
    5b34:	00007f01 	andeq	r7, r0, r1, lsl #30
    5b38:	fc0c1000 	stc2	0, cr1, [ip], {-0}
    5b3c:	03000025 	movweq	r0, #37	; 0x25
    5b40:	007f01b1 	ldrhteq	r0, [pc], #-17
    5b44:	0c140000 	ldceq	0, cr0, [r4], {-0}
    5b48:	0000260d 	andeq	r2, r0, sp, lsl #12
    5b4c:	7f01b203 	svcvc	0x0001b203
    5b50:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    5b54:	0025890c 	eoreq	r8, r5, ip, lsl #18
    5b58:	01b30300 			; <UNDEFINED> instruction: 0x01b30300
    5b5c:	0000007f 	andeq	r0, r0, pc, ror r0
    5b60:	25240c1c 	strcs	r0, [r4, #-3100]!	; 0xc1c
    5b64:	b4030000 	strlt	r0, [r3], #-0
    5b68:	00007f01 	andeq	r7, r0, r1, lsl #30
    5b6c:	430b2000 	movwmi	r2, #45056	; 0xb000
    5b70:	03005253 	movweq	r5, #595	; 0x253
    5b74:	007f01b5 	ldrhteq	r0, [pc], #-21
    5b78:	00240000 	eoreq	r0, r4, r0
    5b7c:	0024af0d 	eoreq	sl, r4, sp, lsl #30
    5b80:	01b60300 			; <UNDEFINED> instruction: 0x01b60300
    5b84:	00000111 	andeq	r0, r0, r1, lsl r1
    5b88:	1904140e 	stmdbne	r4, {r1, r2, r3, sl, ip}
    5b8c:	000001ed 	andeq	r0, r0, sp, ror #3
    5b90:	0026b40f 	eoreq	fp, r6, pc, lsl #8
    5b94:	3a1b0400 	bcc	6c6b9c <__Stack_Size+0x6c679c>
    5b98:	00000000 	andeq	r0, r0, r0
    5b9c:	00257a0f 	eoreq	r7, r5, pc, lsl #20
    5ba0:	3a1c0400 	bcc	706ba8 <__Stack_Size+0x7067a8>
    5ba4:	04000000 	streq	r0, [r0], #-0
    5ba8:	00270c0f 	eoreq	r0, r7, pc, lsl #24
    5bac:	3a1d0400 	bcc	746bb4 <__Stack_Size+0x7467b4>
    5bb0:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    5bb4:	0026d00f 	eoreq	sp, r6, pc
    5bb8:	3a1e0400 	bcc	786bc0 <__Stack_Size+0x7867c0>
    5bbc:	0c000000 	stceq	0, cr0, [r0], {-0}
    5bc0:	0026550f 	eoreq	r5, r6, pc, lsl #10
    5bc4:	3a1f0400 	bcc	7c6bcc <__Stack_Size+0x7c67cc>
    5bc8:	10000000 	andne	r0, r0, r0
    5bcc:	25420500 	strbcs	r0, [r2, #-1280]	; 0x500
    5bd0:	20040000 	andcs	r0, r4, r0
    5bd4:	000001a8 	andeq	r0, r0, r8, lsr #3
    5bd8:	0000b410 	andeq	fp, r0, r0, lsl r4
    5bdc:	907c0100 	rsbsls	r0, ip, r0, lsl #2
    5be0:	3c080014 	stccc	0, cr0, [r8], {20}
    5be4:	01000000 	mrseq	r0, (UNDEF: 0)
    5be8:	05ce119c 	strbeq	r1, [lr, #412]	; 0x19c
    5bec:	9f010000 	svcls	0x00010000
    5bf0:	080014cc 	stmdaeq	r0, {r2, r3, r6, r7, sl, ip}
    5bf4:	00000038 	andeq	r0, r0, r8, lsr r0
    5bf8:	022c9c01 	eoreq	r9, ip, #256	; 0x100
    5bfc:	f3120000 	vhadd.u16	d0, d2, d0
    5c00:	01000026 	tsteq	r0, r6, lsr #32
    5c04:	00003a9f 	muleq	r0, pc, sl	; <UNPREDICTABLE>
    5c08:	00500100 	subseq	r0, r0, r0, lsl #2
    5c0c:	00263711 	eoreq	r3, r6, r1, lsl r7
    5c10:	00e90100 	rsceq	r0, r9, r0, lsl #2
    5c14:	14000000 	strne	r0, [r0], #-0
    5c18:	01000000 	mrseq	r0, (UNDEF: 0)
    5c1c:	0002609c 	muleq	r2, ip, r0
    5c20:	26411300 	strbcs	r1, [r1], -r0, lsl #6
    5c24:	e9010000 	stmdb	r1, {}	; <UNPREDICTABLE>
    5c28:	0000005e 	andeq	r0, r0, lr, asr r0
    5c2c:	00002043 	andeq	r2, r0, r3, asr #32
    5c30:	001f3d14 	andseq	r3, pc, r4, lsl sp	; <UNPREDICTABLE>
    5c34:	3aeb0100 	bcc	ffac603c <SCS_BASE+0x1fab803c>
    5c38:	64000000 	strvs	r0, [r0], #-0
    5c3c:	00000020 	andeq	r0, r0, r0, lsr #32
    5c40:	00277615 	eoreq	r7, r7, r5, lsl r6
    5c44:	01060100 	mrseq	r0, (UNDEF: 22)
    5c48:	00000000 	andeq	r0, r0, r0
    5c4c:	0000000c 	andeq	r0, r0, ip
    5c50:	02859c01 	addeq	r9, r5, #256	; 0x100
    5c54:	7c160000 	ldcvc	0, cr0, [r6], {-0}
    5c58:	0100001a 	tsteq	r0, sl, lsl r0
    5c5c:	00df0106 	sbcseq	r0, pc, r6, lsl #2
    5c60:	50010000 	andpl	r0, r1, r0
    5c64:	016f1500 	cmneq	pc, r0, lsl #10
    5c68:	1f010000 	svcne	0x00010000
    5c6c:	00150401 	andseq	r0, r5, r1, lsl #8
    5c70:	00001408 	andeq	r1, r0, r8, lsl #8
    5c74:	cc9c0100 	ldfgts	f0, [ip], {0}
    5c78:	17000002 	strne	r0, [r0, -r2]
    5c7c:	0000266f 	andeq	r2, r0, pc, ror #12
    5c80:	3a011f01 	bcc	4d88c <__Stack_Size+0x4d48c>
    5c84:	8e000000 	cdphi	0, 0, cr0, cr0, cr0, {0}
    5c88:	17000020 	strne	r0, [r0, -r0, lsr #32]
    5c8c:	00002554 	andeq	r2, r0, r4, asr r5
    5c90:	3a011f01 	bcc	4d89c <__Stack_Size+0x4d49c>
    5c94:	af000000 	svcge	0x00000000
    5c98:	18000020 	stmdane	r0, {r5}
    5c9c:	00001f3d 	andeq	r1, r0, sp, lsr pc
    5ca0:	3a012101 	bcc	4e0ac <__Stack_Size+0x4dcac>
    5ca4:	d0000000 	andle	r0, r0, r0
    5ca8:	00000020 	andeq	r0, r0, r0, lsr #32
    5cac:	000b9d15 	andeq	r9, fp, r5, lsl sp
    5cb0:	013c0100 	teqeq	ip, r0, lsl #2
    5cb4:	08001518 	stmdaeq	r0, {r3, r4, r8, sl, ip}
    5cb8:	0000000c 	andeq	r0, r0, ip
    5cbc:	02f19c01 	rscseq	r9, r1, #256	; 0x100
    5cc0:	7c160000 	ldcvc	0, cr0, [r6], {-0}
    5cc4:	0100001a 	tsteq	r0, sl, lsl r0
    5cc8:	00df013c 	sbcseq	r0, pc, ip, lsr r1	; <UNPREDICTABLE>
    5ccc:	50010000 	andpl	r0, r1, r0
    5cd0:	00181500 	andseq	r1, r8, r0, lsl #10
    5cd4:	4f010000 	svcmi	0x00010000
    5cd8:	00152401 	andseq	r2, r5, r1, lsl #8
    5cdc:	00001408 	andeq	r1, r0, r8, lsl #8
    5ce0:	289c0100 	ldmcs	ip, {r8}
    5ce4:	17000003 	strne	r0, [r0, -r3]
    5ce8:	000026fb 	strdeq	r2, [r0], -fp
    5cec:	3a014f01 	bcc	598f8 <__Stack_Size+0x594f8>
    5cf0:	0d000000 	stceq	0, cr0, [r0, #-0]
    5cf4:	18000021 	stmdane	r0, {r0, r5}
    5cf8:	00001f3d 	andeq	r1, r0, sp, lsr pc
    5cfc:	3a015101 	bcc	5a108 <__Stack_Size+0x59d08>
    5d00:	2e000000 	cdpcs	0, 0, cr0, cr0, cr0, {0}
    5d04:	00000021 	andeq	r0, r0, r1, lsr #32
    5d08:	00092d19 	andeq	r2, r9, r9, lsl sp
    5d0c:	016d0100 	cmneq	sp, r0, lsl #2
    5d10:	0000005e 	andeq	r0, r0, lr, asr r0
    5d14:	08001538 	stmdaeq	r0, {r3, r4, r5, r8, sl, ip}
    5d18:	00000010 	andeq	r0, r0, r0, lsl r0
    5d1c:	be159c01 	cdplt	12, 1, cr9, cr5, cr1, {0}
    5d20:	01000006 	tsteq	r0, r6
    5d24:	15480184 	strbne	r0, [r8, #-388]	; 0x184
    5d28:	00140800 	andseq	r0, r4, r0, lsl #16
    5d2c:	9c010000 	stcls	0, cr0, [r1], {-0}
    5d30:	00000375 	andeq	r0, r0, r5, ror r3
    5d34:	00269f17 	eoreq	r9, r6, r7, lsl pc
    5d38:	01840100 	orreq	r0, r4, r0, lsl #2
    5d3c:	0000003a 	andeq	r0, r0, sl, lsr r0
    5d40:	00002158 	andeq	r2, r0, r8, asr r1
    5d44:	001f3d18 	andseq	r3, pc, r8, lsl sp	; <UNPREDICTABLE>
    5d48:	01860100 	orreq	r0, r6, r0, lsl #2
    5d4c:	0000003a 	andeq	r0, r0, sl, lsr r0
    5d50:	00002179 	andeq	r2, r0, r9, ror r1
    5d54:	06ee1500 	strbteq	r1, [lr], r0, lsl #10
    5d58:	a5010000 	strge	r0, [r1, #-0]
    5d5c:	00155c01 	andseq	r5, r5, r1, lsl #24
    5d60:	00001408 	andeq	r1, r0, r8, lsl #8
    5d64:	ac9c0100 	ldfges	f0, [ip], {0}
    5d68:	17000003 	strne	r0, [r0, -r3]
    5d6c:	000024c4 	andeq	r2, r0, r4, asr #9
    5d70:	3a01a501 	bcc	6f17c <__Stack_Size+0x6ed7c>
    5d74:	a3000000 	movwge	r0, #0
    5d78:	18000021 	stmdane	r0, {r0, r5}
    5d7c:	00001f3d 	andeq	r1, r0, sp, lsr pc
    5d80:	3a01a701 	bcc	6f98c <__Stack_Size+0x6f58c>
    5d84:	c4000000 	strgt	r0, [r0], #-0
    5d88:	00000021 	andeq	r0, r0, r1, lsr #32
    5d8c:	0001f515 	andeq	pc, r1, r5, lsl r5	; <UNPREDICTABLE>
    5d90:	01c60100 	biceq	r0, r6, r0, lsl #2
    5d94:	08001570 	stmdaeq	r0, {r4, r5, r6, r8, sl, ip}
    5d98:	00000014 	andeq	r0, r0, r4, lsl r0
    5d9c:	03e39c01 	mvneq	r9, #256	; 0x100
    5da0:	c4170000 	ldrgt	r0, [r7], #-0
    5da4:	01000024 	tsteq	r0, r4, lsr #32
    5da8:	003a01c6 	eorseq	r0, sl, r6, asr #3
    5dac:	21ee0000 	mvncs	r0, r0
    5db0:	3d180000 	ldccc	0, cr0, [r8, #-0]
    5db4:	0100001f 	tsteq	r0, pc, lsl r0
    5db8:	003a01c8 	eorseq	r0, sl, r8, asr #3
    5dbc:	220f0000 	andcs	r0, pc, #0
    5dc0:	15000000 	strne	r0, [r0, #-0]
    5dc4:	000026e0 	andeq	r2, r0, r0, ror #13
    5dc8:	0001e901 	andeq	lr, r1, r1, lsl #18
    5dcc:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    5dd0:	01000000 	mrseq	r0, (UNDEF: 0)
    5dd4:	0004189c 	muleq	r4, ip, r8
    5dd8:	27891700 	strcs	r1, [r9, r0, lsl #14]
    5ddc:	e9010000 	stmdb	r1, {}	; <UNPREDICTABLE>
    5de0:	00005e01 	andeq	r5, r0, r1, lsl #28
    5de4:	00223900 	eoreq	r3, r2, r0, lsl #18
    5de8:	1a7c1600 	bne	1f0b5f0 <__Stack_Size+0x1f0b1f0>
    5dec:	e9010000 	stmdb	r1, {}	; <UNPREDICTABLE>
    5df0:	0000df01 	andeq	sp, r0, r1, lsl #30
    5df4:	00510100 	subseq	r0, r1, r0, lsl #2
    5df8:	0007a015 	andeq	sl, r7, r5, lsl r0
    5dfc:	02080100 	andeq	r0, r8, #0, 2
    5e00:	08001584 	stmdaeq	r0, {r2, r7, r8, sl, ip}
    5e04:	0000000c 	andeq	r0, r0, ip
    5e08:	043d9c01 	ldrteq	r9, [sp], #-3073	; 0xc01
    5e0c:	8e160000 	cdphi	0, 1, cr0, cr6, cr0, {0}
    5e10:	01000026 	tsteq	r0, r6, lsr #32
    5e14:	003a0208 	eorseq	r0, sl, r8, lsl #4
    5e18:	50010000 	andpl	r0, r1, r0
    5e1c:	24cd1500 	strbcs	r1, [sp], #1280	; 0x500
    5e20:	1d010000 	stcne	0, cr0, [r1, #-0]
    5e24:	00000002 	andeq	r0, r0, r2
    5e28:	00001400 	andeq	r1, r0, r0, lsl #8
    5e2c:	749c0100 	ldrvc	r0, [ip], #256	; 0x100
    5e30:	17000004 	strne	r0, [r0, -r4]
    5e34:	00002538 	andeq	r2, r0, r8, lsr r5
    5e38:	3a021d01 	bcc	8d244 <__Stack_Size+0x8ce44>
    5e3c:	73000000 	movwvc	r0, #0
    5e40:	18000022 	stmdane	r0, {r1, r5}
    5e44:	00001f3d 	andeq	r1, r0, sp, lsr pc
    5e48:	3a021f01 	bcc	8da54 <__Stack_Size+0x8d654>
    5e4c:	94000000 	strls	r0, [r0], #-0
    5e50:	00000022 	andeq	r0, r0, r2, lsr #32
    5e54:	00271c15 	eoreq	r1, r7, r5, lsl ip
    5e58:	023c0100 	eorseq	r0, ip, #0, 2
    5e5c:	00000000 	andeq	r0, r0, r0
    5e60:	00000020 	andeq	r0, r0, r0, lsr #32
    5e64:	04999c01 	ldreq	r9, [r9], #3073	; 0xc01
    5e68:	0c160000 	ldceq	0, cr0, [r6], {-0}
    5e6c:	01000025 	tsteq	r0, r5, lsr #32
    5e70:	005e023c 	subseq	r0, lr, ip, lsr r2
    5e74:	50010000 	andpl	r0, r1, r0
    5e78:	25cf1500 	strbcs	r1, [pc, #1280]	; 6380 <__Stack_Size+0x5f80>
    5e7c:	63010000 	movwvs	r0, #4096	; 0x1000
    5e80:	00000002 	andeq	r0, r0, r2
    5e84:	00000c00 	andeq	r0, r0, r0, lsl #24
    5e88:	be9c0100 	fmllte	f0, f4, f0
    5e8c:	16000004 	strne	r0, [r0], -r4
    5e90:	00001a7c 	andeq	r1, r0, ip, ror sl
    5e94:	df026301 	svcle	0x00026301
    5e98:	01000000 	mrseq	r0, (UNDEF: 0)
    5e9c:	7d150050 	ldcvc	0, cr0, [r5, #-320]	; 0xfffffec0
    5ea0:	01000026 	tsteq	r0, r6, lsr #32
    5ea4:	00000279 	andeq	r0, r0, r9, ror r2
    5ea8:	00100000 	andseq	r0, r0, r0
    5eac:	9c010000 	stcls	0, cr0, [r1], {-0}
    5eb0:	000004e5 	andeq	r0, r0, r5, ror #9
    5eb4:	00259f17 	eoreq	r9, r5, r7, lsl pc
    5eb8:	02790100 	rsbseq	r0, r9, #0, 2
    5ebc:	0000003a 	andeq	r0, r0, sl, lsr r0
    5ec0:	000022be 			; <UNDEFINED> instruction: 0x000022be
    5ec4:	274d1500 	strbcs	r1, [sp, -r0, lsl #10]
    5ec8:	8c010000 	stchi	0, cr0, [r1], {-0}
    5ecc:	00000002 	andeq	r0, r0, r2
    5ed0:	00000c00 	andeq	r0, r0, r0, lsl #24
    5ed4:	0a9c0100 	beq	fe7062dc <SCS_BASE+0x1e6f82dc>
    5ed8:	16000005 	strne	r0, [r0], -r5
    5edc:	00001a7c 	andeq	r1, r0, ip, ror sl
    5ee0:	df028c01 	svcle	0x00028c01
    5ee4:	01000000 	mrseq	r0, (UNDEF: 0)
    5ee8:	3b150050 	blcc	546030 <__Stack_Size+0x545c30>
    5eec:	01000027 	tsteq	r0, r7, lsr #32
    5ef0:	1590029c 	ldrne	r0, [r0, #668]	; 0x29c
    5ef4:	00840800 	addeq	r0, r4, r0, lsl #16
    5ef8:	9c010000 	stcls	0, cr0, [r1], {-0}
    5efc:	0000056f 	andeq	r0, r0, pc, ror #10
    5f00:	0026c516 	eoreq	ip, r6, r6, lsl r5
    5f04:	029c0100 	addseq	r0, ip, #0, 2
    5f08:	0000056f 	andeq	r0, r0, pc, ror #10
    5f0c:	741a5001 	ldrvc	r5, [sl], #-1
    5f10:	0100706d 	tsteq	r0, sp, rrx
    5f14:	003a029e 	mlaseq	sl, lr, r2, r0
    5f18:	22df0000 	sbcscs	r0, pc, #0
    5f1c:	c7180000 	ldrgt	r0, [r8, -r0]
    5f20:	01000025 	tsteq	r0, r5, lsr #32
    5f24:	003a029e 	mlaseq	sl, lr, r2, r0
    5f28:	23630000 	cmncs	r3, #0
    5f2c:	f2180000 	vhadd.s16	d0, d8, d0
    5f30:	01000025 	tsteq	r0, r5, lsr #32
    5f34:	003a029e 	mlaseq	sl, lr, r2, r0
    5f38:	23930000 	orrscs	r0, r3, #0
    5f3c:	ed180000 	ldc	0, cr0, [r8, #-0]
    5f40:	01000026 	tsteq	r0, r6, lsr #32
    5f44:	003a029e 	mlaseq	sl, lr, r2, r0
    5f48:	23b80000 			; <UNDEFINED> instruction: 0x23b80000
    5f4c:	1b000000 	blne	5f54 <__Stack_Size+0x5b54>
    5f50:	0001ed04 	andeq	lr, r1, r4, lsl #26
    5f54:	255f1500 	ldrbcs	r1, [pc, #-1280]	; 5a5c <__Stack_Size+0x565c>
    5f58:	00010000 	andeq	r0, r1, r0
    5f5c:	00000003 	andeq	r0, r0, r3
    5f60:	00001800 	andeq	r1, r0, r0, lsl #16
    5f64:	aa9c0100 	bge	fe70636c <SCS_BASE+0x1e6f836c>
    5f68:	17000005 	strne	r0, [r0, -r5]
    5f6c:	00002790 	muleq	r0, r0, r7
    5f70:	3a030001 	bcc	c5f7c <__Stack_Size+0xc5b7c>
    5f74:	43000000 	movwmi	r0, #0
    5f78:	16000024 	strne	r0, [r0], -r4, lsr #32
    5f7c:	00001a7c 	andeq	r1, r0, ip, ror sl
    5f80:	df030001 	svcle	0x00030001
    5f84:	01000000 	mrseq	r0, (UNDEF: 0)
    5f88:	61150051 	tstvs	r5, r1, asr r0
    5f8c:	0100000b 	tsteq	r0, fp
    5f90:	16140321 	ldrne	r0, [r4], -r1, lsr #6
    5f94:	00180800 	andseq	r0, r8, r0, lsl #16
    5f98:	9c010000 	stcls	0, cr0, [r1], {-0}
    5f9c:	000005df 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    5fa0:	00252917 	eoreq	r2, r5, r7, lsl r9
    5fa4:	03210100 	teqeq	r1, #0, 2
    5fa8:	0000003a 	andeq	r0, r0, sl, lsr r0
    5fac:	0000247d 	andeq	r2, r0, sp, ror r4
    5fb0:	001a7c16 	andseq	r7, sl, r6, lsl ip
    5fb4:	03210100 	teqeq	r1, #0, 2
    5fb8:	000000df 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    5fbc:	15005101 	strne	r5, [r0, #-257]	; 0x101
    5fc0:	00000563 	andeq	r0, r0, r3, ror #10
    5fc4:	2c034301 	stccs	3, cr4, [r3], {1}
    5fc8:	18080016 	stmdane	r8, {r1, r2, r4}
    5fcc:	01000000 	mrseq	r0, (UNDEF: 0)
    5fd0:	0006149c 	muleq	r6, ip, r4
    5fd4:	25e31700 	strbcs	r1, [r3, #1792]!	; 0x700
    5fd8:	43010000 	movwmi	r0, #4096	; 0x1000
    5fdc:	00003a03 	andeq	r3, r0, r3, lsl #20
    5fe0:	0024b700 	eoreq	fp, r4, r0, lsl #14
    5fe4:	1a7c1600 	bne	1f0b7ec <__Stack_Size+0x1f0b3ec>
    5fe8:	43010000 	movwmi	r0, #4096	; 0x1000
    5fec:	0000df03 	andeq	sp, r0, r3, lsl #30
    5ff0:	00510100 	subseq	r0, r1, r0, lsl #2
    5ff4:	001f6715 	andseq	r6, pc, r5, lsl r7	; <UNPREDICTABLE>
    5ff8:	03630100 	cmneq	r3, #0, 2
    5ffc:	08001644 	stmdaeq	r0, {r2, r6, r9, sl, ip}
    6000:	00000018 	andeq	r0, r0, r8, lsl r0
    6004:	06499c01 	strbeq	r9, [r9], -r1, lsl #24
    6008:	29170000 	ldmdbcs	r7, {}	; <UNPREDICTABLE>
    600c:	01000025 	tsteq	r0, r5, lsr #32
    6010:	003a0363 	eorseq	r0, sl, r3, ror #6
    6014:	24f10000 	ldrbtcs	r0, [r1], #0
    6018:	7c160000 	ldcvc	0, cr0, [r6], {-0}
    601c:	0100001a 	tsteq	r0, sl, lsl r0
    6020:	00df0363 	sbcseq	r0, pc, r3, ror #6
    6024:	51010000 	mrspl	r0, (UNDEF: 1)
    6028:	25b01500 	ldrcs	r1, [r0, #1280]!	; 0x500
    602c:	84010000 	strhi	r0, [r1], #-0
    6030:	00165c03 	andseq	r5, r6, r3, lsl #24
    6034:	00001808 	andeq	r1, r0, r8, lsl #16
    6038:	7e9c0100 	fmlvce	f0, f4, f0
    603c:	17000006 	strne	r0, [r0, -r6]
    6040:	000025e3 	andeq	r2, r0, r3, ror #11
    6044:	3a038401 	bcc	e7050 <__Stack_Size+0xe6c50>
    6048:	2b000000 	blcs	6050 <__Stack_Size+0x5c50>
    604c:	16000025 	strne	r0, [r0], -r5, lsr #32
    6050:	00001a7c 	andeq	r1, r0, ip, ror sl
    6054:	df038401 	svcle	0x00038401
    6058:	01000000 	mrseq	r0, (UNDEF: 0)
    605c:	24150051 	ldrcs	r0, [r5], #-81	; 0x51
    6060:	01000026 	tsteq	r0, r6, lsr #32
    6064:	0000039c 	muleq	r0, ip, r3
    6068:	000c0000 	andeq	r0, ip, r0
    606c:	9c010000 	stcls	0, cr0, [r1], {-0}
    6070:	000006a3 	andeq	r0, r0, r3, lsr #13
    6074:	001a7c16 	andseq	r7, sl, r6, lsl ip
    6078:	039c0100 	orrseq	r0, ip, #0, 2
    607c:	000000df 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    6080:	15005001 	strne	r5, [r0, #-1]
    6084:	0000275b 	andeq	r2, r0, fp, asr r7
    6088:	0003ac01 	andeq	sl, r3, r1, lsl #24
    608c:	0c000000 	stceq	0, cr0, [r0], {-0}
    6090:	01000000 	mrseq	r0, (UNDEF: 0)
    6094:	0006c89c 	muleq	r6, ip, r8
    6098:	1a7c1600 	bne	1f0b8a0 <__Stack_Size+0x1f0b4a0>
    609c:	ac010000 	stcge	0, cr0, [r1], {-0}
    60a0:	0000df03 	andeq	sp, r0, r3, lsl #30
    60a4:	00500100 	subseq	r0, r0, r0, lsl #2
    60a8:	00259115 	eoreq	r9, r5, r5, lsl r1
    60ac:	03c10100 	biceq	r0, r1, #0, 2
    60b0:	00000000 	andeq	r0, r0, r0
    60b4:	0000000c 	andeq	r0, r0, ip
    60b8:	06ed9c01 	strbteq	r9, [sp], r1, lsl #24
    60bc:	81160000 	tsthi	r6, r0
    60c0:	01000027 	tsteq	r0, r7, lsr #32
    60c4:	005e03c1 	subseq	r0, lr, r1, asr #7
    60c8:	50010000 	andpl	r0, r1, r0
    60cc:	07b11c00 	ldreq	r1, [r1, r0, lsl #24]!
    60d0:	dd010000 	stcle	0, cr0, [r1, #-0]
    60d4:	0000b403 	andeq	fp, r0, r3, lsl #8
    60d8:	00167400 	andseq	r7, r6, r0, lsl #8
    60dc:	00002808 	andeq	r2, r0, r8, lsl #16
    60e0:	489c0100 	ldmmi	ip, {r8}
    60e4:	17000007 	strne	r0, [r0, -r7]
    60e8:	00002666 	andeq	r2, r0, r6, ror #12
    60ec:	5e03dd01 	cdppl	13, 0, cr13, cr3, cr1, {0}
    60f0:	65000000 	strvs	r0, [r0, #-0]
    60f4:	1a000025 	bne	6190 <__Stack_Size+0x5d90>
    60f8:	00706d74 	rsbseq	r6, r0, r4, ror sp
    60fc:	3a03df01 	bcc	fdd08 <__Stack_Size+0xfd908>
    6100:	86000000 	strhi	r0, [r0], -r0
    6104:	18000025 	stmdane	r0, {r0, r2, r5}
    6108:	00002603 	andeq	r2, r0, r3, lsl #12
    610c:	3a03e001 	bcc	fe118 <__Stack_Size+0xfdd18>
    6110:	cf000000 	svcgt	0x00000000
    6114:	18000025 	stmdane	r0, {r0, r2, r5}
    6118:	00001c4c 	andeq	r1, r0, ip, asr #24
    611c:	b403e101 	strlt	lr, [r3], #-257	; 0x101
    6120:	05000000 	streq	r0, [r0, #-0]
    6124:	00000026 	andeq	r0, r0, r6, lsr #32
    6128:	00024f1d 	andeq	r4, r2, sp, lsl pc
    612c:	ffc60100 			; <UNDEFINED> instruction: 0xffc60100
    6130:	9c000000 	stcls	0, cr0, [r0], {-0}
    6134:	2e080016 	mcrcs	0, 0, r0, cr8, cr6, {0}
    6138:	01000000 	mrseq	r0, (UNDEF: 0)
    613c:	0007b29c 	muleq	r7, ip, r2
    6140:	26151e00 	ldrcs	r1, [r5], -r0, lsl #28
    6144:	c8010000 	stmdagt	r1, {}	; <UNPREDICTABLE>
    6148:	0000007f 	andeq	r0, r0, pc, ror r0
    614c:	14749102 	ldrbtne	r9, [r4], #-258	; 0x102
    6150:	00001c45 	andeq	r1, r0, r5, asr #24
    6154:	00ffc901 	rscseq	ip, pc, r1, lsl #18
    6158:	26480000 	strbcs	r0, [r8], -r0
    615c:	aa140000 	bge	506164 <__Stack_Size+0x505d64>
    6160:	01000026 	tsteq	r0, r6, lsr #32
    6164:	0000b4ca 	andeq	fp, r0, sl, asr #9
    6168:	00266d00 	eoreq	r6, r6, r0, lsl #26
    616c:	16a81f00 	strtne	r1, [r8], r0, lsl #30
    6170:	06ed0800 	strbteq	r0, [sp], r0, lsl #16
    6174:	07a10000 	streq	r0, [r1, r0]!
    6178:	01200000 	teqeq	r0, r0
    617c:	31080250 	tstcc	r8, r0, asr r2
    6180:	16be2100 	ldrtne	r2, [lr], r0, lsl #2
    6184:	06ed0800 	strbteq	r0, [sp], r0, lsl #16
    6188:	01200000 	teqeq	r0, r0
    618c:	31080250 	tstcc	r8, r0, asr r2
    6190:	8f220000 	svchi	0x00220000
    6194:	01000009 	tsteq	r0, r9
    6198:	16cc0410 			; <UNDEFINED> instruction: 0x16cc0410
    619c:	00100800 	andseq	r0, r0, r0, lsl #16
    61a0:	9c010000 	stcls	0, cr0, [r1], {-0}
    61a4:	0025141c 	eoreq	r1, r5, ip, lsl r4
    61a8:	04240100 	strteq	r0, [r4], #-256	; 0x100
    61ac:	000000bf 	strheq	r0, [r0], -pc	; <UNPREDICTABLE>
    61b0:	00000000 	andeq	r0, r0, r0
    61b4:	00000014 	andeq	r0, r0, r4, lsl r0
    61b8:	07ff9c01 	ldrbeq	r9, [pc, r1, lsl #24]!
    61bc:	89170000 	ldmdbhi	r7, {}	; <UNPREDICTABLE>
    61c0:	01000027 	tsteq	r0, r7, lsr #32
    61c4:	005e0424 	subseq	r0, lr, r4, lsr #8
    61c8:	26800000 	strcs	r0, [r0], r0
    61cc:	4c180000 	ldcmi	0, cr0, [r8], {-0}
    61d0:	0100001c 	tsteq	r0, ip, lsl r0
    61d4:	00bf0426 	adcseq	r0, pc, r6, lsr #8
    61d8:	26a10000 	strtcs	r0, [r1], r0
    61dc:	15000000 	strne	r0, [r0, #-0]
    61e0:	000024de 	ldrdeq	r2, [r0], -lr
    61e4:	00044701 	andeq	r4, r4, r1, lsl #14
    61e8:	0c000000 	stceq	0, cr0, [r0], {-0}
    61ec:	01000000 	mrseq	r0, (UNDEF: 0)
    61f0:	0008249c 	muleq	r8, ip, r4
    61f4:	27891600 	strcs	r1, [r9, r0, lsl #12]
    61f8:	47010000 	strmi	r0, [r1, -r0]
    61fc:	00005e04 	andeq	r5, r0, r4, lsl #28
    6200:	00500100 	subseq	r0, r0, r0, lsl #2
    6204:	00006f23 	andeq	r6, r0, r3, lsr #30
    6208:	00083400 	andeq	r3, r8, r0, lsl #8
    620c:	010a2400 	tsteq	sl, r0, lsl #8
    6210:	000f0000 	andeq	r0, pc, r0
    6214:	00272a1e 	eoreq	r2, r7, lr, lsl sl
    6218:	456f0100 	strbmi	r0, [pc, #-256]!	; 6120 <__Stack_Size+0x5d20>
    621c:	05000008 	streq	r0, [r0, #-8]
    6220:	00275303 	eoreq	r5, r7, r3, lsl #6
    6224:	08240408 	stmdaeq	r4!, {r3, sl}
    6228:	6f230000 	svcvs	0x00230000
    622c:	5a000000 	bpl	6234 <__Stack_Size+0x5e34>
    6230:	24000008 	strcs	r0, [r0], #-8
    6234:	0000010a 	andeq	r0, r0, sl, lsl #2
    6238:	9e1e0003 	cdpls	0, 1, cr0, cr14, cr3, {0}
    623c:	01000027 	tsteq	r0, r7, lsr #32
    6240:	00086b70 	andeq	r6, r8, r0, ror fp
    6244:	63030500 	movwvs	r0, #13568	; 0x3500
    6248:	04080027 	streq	r0, [r8], #-39	; 0x27
    624c:	0000084a 	andeq	r0, r0, sl, asr #16
    6250:	001f3e00 	andseq	r3, pc, r0, lsl #28
    6254:	b9000400 	stmdblt	r0, {sl}
    6258:	04000017 	streq	r0, [r0], #-23
    625c:	00002901 	andeq	r2, r0, r1, lsl #18
    6260:	2d6a0100 	stfcse	f0, [sl, #-0]
    6264:	03c20000 	biceq	r0, r2, #0
    6268:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    626c:	00000000 	andeq	r0, r0, r0
    6270:	1ce70000 	stclne	0, cr0, [r7]
    6274:	04020000 	streq	r0, [r2], #-0
    6278:	00085705 	andeq	r5, r8, r5, lsl #14
    627c:	05020200 	streq	r0, [r2, #-512]	; 0x200
    6280:	00000829 	andeq	r0, r0, r9, lsr #16
    6284:	10060102 	andne	r0, r6, r2, lsl #2
    6288:	0300000a 	movweq	r0, #10
    628c:	00323375 	eorseq	r3, r2, r5, ror r3
    6290:	00452702 	subeq	r2, r5, r2, lsl #14
    6294:	04020000 	streq	r0, [r2], #-0
    6298:	00096407 	andeq	r6, r9, r7, lsl #8
    629c:	31750300 	cmncc	r5, r0, lsl #6
    62a0:	28020036 	stmdacs	r2, {r1, r2, r4, r5}
    62a4:	00000057 	andeq	r0, r0, r7, asr r0
    62a8:	09070202 	stmdbeq	r7, {r1, r9}
    62ac:	0300000c 	movweq	r0, #12
    62b0:	02003875 	andeq	r3, r0, #7667712	; 0x750000
    62b4:	00006829 	andeq	r6, r0, r9, lsr #16
    62b8:	08010200 	stmdaeq	r1, {r9}
    62bc:	00000a0e 	andeq	r0, r0, lr, lsl #20
    62c0:	00047504 	andeq	r7, r4, r4, lsl #10
    62c4:	7a2f0200 	bvc	bc6acc <__Stack_Size+0xbc66cc>
    62c8:	05000000 	streq	r0, [r0, #-0]
    62cc:	00000045 	andeq	r0, r0, r5, asr #32
    62d0:	0002ca04 	andeq	ip, r2, r4, lsl #20
    62d4:	8a300200 	bhi	c06adc <__Stack_Size+0xc066dc>
    62d8:	05000000 	streq	r0, [r0, #-0]
    62dc:	00000057 	andeq	r0, r0, r7, asr r0
    62e0:	3c020106 	stfccs	f0, [r2], {6}
    62e4:	000000a4 	andeq	r0, r0, r4, lsr #1
    62e8:	001ec307 	andseq	ip, lr, r7, lsl #6
    62ec:	53080000 	movwpl	r0, #32768	; 0x8000
    62f0:	01005445 	tsteq	r0, r5, asr #8
    62f4:	07b80400 	ldreq	r0, [r8, r0, lsl #8]!
    62f8:	3c020000 	stccc	0, cr0, [r2], {-0}
    62fc:	0000008f 	andeq	r0, r0, pc, lsl #1
    6300:	00251b04 	eoreq	r1, r5, r4, lsl #22
    6304:	8f3c0200 	svchi	0x003c0200
    6308:	06000000 	streq	r0, [r0], -r0
    630c:	cf3e0201 	svcgt	0x003e0201
    6310:	07000000 	streq	r0, [r0, -r0]
    6314:	0000055b 	andeq	r0, r0, fp, asr r5
    6318:	09410700 	stmdbeq	r1, {r8, r9, sl}^
    631c:	00010000 	andeq	r0, r1, r0
    6320:	00012204 	andeq	r2, r1, r4, lsl #4
    6324:	ba3e0200 	blt	f86b2c <__Stack_Size+0xf8672c>
    6328:	02000000 	andeq	r0, r0, #0
    632c:	095b0704 	ldmdbeq	fp, {r2, r8, r9, sl}^
    6330:	50090000 	andpl	r0, r9, r0
    6334:	f2020b03 	vqdmulh.s<illegal width 8>	d0, d2, d3
    6338:	0a000002 	beq	6348 <__Stack_Size+0x5f48>
    633c:	00315243 	eorseq	r5, r1, r3, asr #4
    6340:	7f020d03 	svcvc	0x00020d03
    6344:	00000000 	andeq	r0, r0, r0
    6348:	0007e30b 	andeq	lr, r7, fp, lsl #6
    634c:	020e0300 	andeq	r0, lr, #0, 6
    6350:	0000004c 	andeq	r0, r0, ip, asr #32
    6354:	52430a02 	subpl	r0, r3, #8192	; 0x2000
    6358:	0f030032 	svceq	0x00030032
    635c:	00007f02 	andeq	r7, r0, r2, lsl #30
    6360:	ed0b0400 	cfstrs	mvf0, [fp, #-0]
    6364:	03000007 	movweq	r0, #7
    6368:	004c0210 	subeq	r0, ip, r0, lsl r2
    636c:	0b060000 	bleq	186374 <__Stack_Size+0x185f74>
    6370:	000005c9 	andeq	r0, r0, r9, asr #11
    6374:	7f021103 	svcvc	0x00021103
    6378:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    637c:	0007f70b 	andeq	pc, r7, fp, lsl #14
    6380:	02120300 	andseq	r0, r2, #0, 6
    6384:	0000004c 	andeq	r0, r0, ip, asr #32
    6388:	04930b0a 	ldreq	r0, [r3], #2826	; 0xb0a
    638c:	13030000 	movwne	r0, #12288	; 0x3000
    6390:	00007f02 	andeq	r7, r0, r2, lsl #30
    6394:	010b0c00 	tsteq	fp, r0, lsl #24
    6398:	03000008 	movweq	r0, #8
    639c:	004c0214 	subeq	r0, ip, r4, lsl r2
    63a0:	0a0e0000 	beq	3863a8 <__Stack_Size+0x385fa8>
    63a4:	03005253 	movweq	r5, #595	; 0x253
    63a8:	007f0215 	rsbseq	r0, pc, r5, lsl r2	; <UNPREDICTABLE>
    63ac:	0b100000 	bleq	4063b4 <__Stack_Size+0x405fb4>
    63b0:	0000080b 	andeq	r0, r0, fp, lsl #16
    63b4:	4c021603 	stcmi	6, cr1, [r2], {3}
    63b8:	12000000 	andne	r0, r0, #0
    63bc:	5247450a 	subpl	r4, r7, #41943040	; 0x2800000
    63c0:	02170300 	andseq	r0, r7, #0, 6
    63c4:	0000007f 	andeq	r0, r0, pc, ror r0
    63c8:	08150b14 	ldmdaeq	r5, {r2, r4, r8, r9, fp}
    63cc:	18030000 	stmdane	r3, {}	; <UNPREDICTABLE>
    63d0:	00004c02 	andeq	r4, r0, r2, lsl #24
    63d4:	fe0b1600 	cdp2	6, 0, cr1, cr11, cr0, {0}
    63d8:	03000002 	movweq	r0, #2
    63dc:	007f0219 	rsbseq	r0, pc, r9, lsl r2	; <UNPREDICTABLE>
    63e0:	0b180000 	bleq	6063e8 <__Stack_Size+0x605fe8>
    63e4:	0000081f 	andeq	r0, r0, pc, lsl r8
    63e8:	4c021a03 	stcmi	10, cr1, [r2], {3}
    63ec:	1a000000 	bne	63f4 <__Stack_Size+0x5ff4>
    63f0:	0003040b 	andeq	r0, r3, fp, lsl #8
    63f4:	021b0300 	andseq	r0, fp, #0, 6
    63f8:	0000007f 	andeq	r0, r0, pc, ror r0
    63fc:	0c7c0b1c 	ldcleq	11, cr0, [ip], #-112	; 0xffffff90
    6400:	1c030000 	stcne	0, cr0, [r3], {-0}
    6404:	00004c02 	andeq	r4, r0, r2, lsl #24
    6408:	430b1e00 	movwmi	r1, #48640	; 0xbe00
    640c:	03000005 	movweq	r0, #5
    6410:	007f021d 	rsbseq	r0, pc, sp, lsl r2	; <UNPREDICTABLE>
    6414:	0b200000 	bleq	80641c <__Stack_Size+0x80601c>
    6418:	00000833 	andeq	r0, r0, r3, lsr r8
    641c:	4c021e03 	stcmi	14, cr1, [r2], {3}
    6420:	22000000 	andcs	r0, r0, #0
    6424:	544e430a 	strbpl	r4, [lr], #-778	; 0x30a
    6428:	021f0300 	andseq	r0, pc, #0, 6
    642c:	0000007f 	andeq	r0, r0, pc, ror r0
    6430:	083d0b24 	ldmdaeq	sp!, {r2, r5, r8, r9, fp}
    6434:	20030000 	andcs	r0, r3, r0
    6438:	00004c02 	andeq	r4, r0, r2, lsl #24
    643c:	500a2600 	andpl	r2, sl, r0, lsl #12
    6440:	03004353 	movweq	r4, #851	; 0x353
    6444:	007f0221 	rsbseq	r0, pc, r1, lsr #4
    6448:	0b280000 	bleq	a06450 <__Stack_Size+0xa06050>
    644c:	00000aa6 	andeq	r0, r0, r6, lsr #21
    6450:	4c022203 	sfmmi	f2, 4, [r2], {3}
    6454:	2a000000 	bcs	645c <__Stack_Size+0x605c>
    6458:	5252410a 	subspl	r4, r2, #-2147483646	; 0x80000002
    645c:	02230300 	eoreq	r0, r3, #0, 6
    6460:	0000007f 	andeq	r0, r0, pc, ror r0
    6464:	0ab10b2c 	beq	fec4911c <SCS_BASE+0x1ec3b11c>
    6468:	24030000 	strcs	r0, [r3], #-0
    646c:	00004c02 	andeq	r4, r0, r2, lsl #24
    6470:	520a2e00 	andpl	r2, sl, #0, 28
    6474:	03005243 	movweq	r5, #579	; 0x243
    6478:	007f0225 	rsbseq	r0, pc, r5, lsr #4
    647c:	0b300000 	bleq	c06484 <__Stack_Size+0xc06084>
    6480:	00000abc 			; <UNDEFINED> instruction: 0x00000abc
    6484:	4c022603 	stcmi	6, cr2, [r2], {3}
    6488:	32000000 	andcc	r0, r0, #0
    648c:	0002ea0b 	andeq	lr, r2, fp, lsl #20
    6490:	02270300 	eoreq	r0, r7, #0, 6
    6494:	0000007f 	andeq	r0, r0, pc, ror r0
    6498:	0ac70b34 	beq	ff1c9170 <SCS_BASE+0x1f1bb170>
    649c:	28030000 	stmdacs	r3, {}	; <UNPREDICTABLE>
    64a0:	00004c02 	andeq	r4, r0, r2, lsl #24
    64a4:	ef0b3600 	svc	0x000b3600
    64a8:	03000002 	movweq	r0, #2
    64ac:	007f0229 	rsbseq	r0, pc, r9, lsr #4
    64b0:	0b380000 	bleq	e064b8 <__Stack_Size+0xe060b8>
    64b4:	00000ad2 	ldrdeq	r0, [r0], -r2
    64b8:	4c022a03 	stcmi	10, cr2, [r2], {3}
    64bc:	3a000000 	bcc	64c4 <__Stack_Size+0x60c4>
    64c0:	0002f40b 	andeq	pc, r2, fp, lsl #8
    64c4:	022b0300 	eoreq	r0, fp, #0, 6
    64c8:	0000007f 	andeq	r0, r0, pc, ror r0
    64cc:	0add0b3c 	beq	ff7491c4 <SCS_BASE+0x1f73b1c4>
    64d0:	2c030000 	stccs	0, cr0, [r3], {-0}
    64d4:	00004c02 	andeq	r4, r0, r2, lsl #24
    64d8:	f90b3e00 			; <UNDEFINED> instruction: 0xf90b3e00
    64dc:	03000002 	movweq	r0, #2
    64e0:	007f022d 	rsbseq	r0, pc, sp, lsr #4
    64e4:	0b400000 	bleq	10064ec <__Stack_Size+0x10060ec>
    64e8:	00000ae8 	andeq	r0, r0, r8, ror #21
    64ec:	4c022e03 	stcmi	14, cr2, [r2], {3}
    64f0:	42000000 	andmi	r0, r0, #0
    64f4:	0002c50b 	andeq	ip, r2, fp, lsl #10
    64f8:	022f0300 	eoreq	r0, pc, #0, 6
    64fc:	0000007f 	andeq	r0, r0, pc, ror r0
    6500:	0af30b44 	beq	ffcc9218 <SCS_BASE+0x1fcbb218>
    6504:	30030000 	andcc	r0, r3, r0
    6508:	00004c02 	andeq	r4, r0, r2, lsl #24
    650c:	440a4600 	strmi	r4, [sl], #-1536	; 0x600
    6510:	03005243 	movweq	r5, #579	; 0x243
    6514:	007f0231 	rsbseq	r0, pc, r1, lsr r2	; <UNPREDICTABLE>
    6518:	0b480000 	bleq	1206520 <__Stack_Size+0x1206120>
    651c:	00000afe 	strdeq	r0, [r0], -lr
    6520:	4c023203 	sfmmi	f3, 4, [r2], {3}
    6524:	4a000000 	bmi	652c <__Stack_Size+0x612c>
    6528:	0008600b 	andeq	r6, r8, fp
    652c:	02330300 	eorseq	r0, r3, #0, 6
    6530:	0000007f 	andeq	r0, r0, pc, ror r0
    6534:	0b090b4c 	bleq	24926c <__Stack_Size+0x248e6c>
    6538:	34030000 	strcc	r0, [r3], #-0
    653c:	00004c02 	andeq	r4, r0, r2, lsl #24
    6540:	0c004e00 	stceq	14, cr4, [r0], {-0}
    6544:	0000026e 	andeq	r0, r0, lr, ror #4
    6548:	e1023503 	tst	r2, r3, lsl #10
    654c:	0d000000 	stceq	0, cr0, [r0, #-0]
    6550:	431b040a 	tstmi	fp, #167772160	; 0xa000000
    6554:	0e000003 	cdpeq	0, 0, cr0, cr0, cr3, {0}
    6558:	0000047a 	andeq	r0, r0, sl, ror r4
    655c:	004c1d04 	subeq	r1, ip, r4, lsl #26
    6560:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    6564:	0000059f 	muleq	r0, pc, r5	; <UNPREDICTABLE>
    6568:	004c1e04 	subeq	r1, ip, r4, lsl #28
    656c:	0e020000 	cdpeq	0, 0, cr0, cr2, cr0, {0}
    6570:	000006e3 	andeq	r0, r0, r3, ror #13
    6574:	004c1f04 	subeq	r1, ip, r4, lsl #30
    6578:	0e040000 	cdpeq	0, 0, cr0, cr4, cr0, {0}
    657c:	000002a5 	andeq	r0, r0, r5, lsr #5
    6580:	004c2004 	subeq	r2, ip, r4
    6584:	0e060000 	cdpeq	0, 0, cr0, cr6, cr0, {0}
    6588:	000004df 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    658c:	005e2104 	subseq	r2, lr, r4, lsl #2
    6590:	00080000 	andeq	r0, r8, r0
    6594:	000bb204 	andeq	fp, fp, r4, lsl #4
    6598:	fe220400 	cdp2	4, 2, cr0, cr2, cr0, {0}
    659c:	0d000002 	stceq	0, cr0, [r0, #-8]
    65a0:	b7250410 			; <UNDEFINED> instruction: 0xb7250410
    65a4:	0e000003 	cdpeq	0, 0, cr0, cr0, cr3, {0}
    65a8:	00002f22 	andeq	r2, r0, r2, lsr #30
    65ac:	004c2704 	subeq	r2, ip, r4, lsl #14
    65b0:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    65b4:	00002aa2 	andeq	r2, r0, r2, lsr #21
    65b8:	004c2804 	subeq	r2, ip, r4, lsl #16
    65bc:	0e020000 	cdpeq	0, 0, cr0, cr2, cr0, {0}
    65c0:	00002ff3 	strdeq	r2, [r0], -r3
    65c4:	004c2904 	subeq	r2, ip, r4, lsl #18
    65c8:	0e040000 	cdpeq	0, 0, cr0, cr4, cr0, {0}
    65cc:	00002a85 	andeq	r2, r0, r5, lsl #21
    65d0:	004c2a04 	subeq	r2, ip, r4, lsl #20
    65d4:	0e060000 	cdpeq	0, 0, cr0, cr6, cr0, {0}
    65d8:	0000284b 	andeq	r2, r0, fp, asr #16
    65dc:	004c2b04 	subeq	r2, ip, r4, lsl #22
    65e0:	0e080000 	cdpeq	0, 0, cr0, cr8, cr0, {0}
    65e4:	00002ca8 	andeq	r2, r0, r8, lsr #25
    65e8:	004c2c04 	subeq	r2, ip, r4, lsl #24
    65ec:	0e0a0000 	cdpeq	0, 0, cr0, cr10, cr0, {0}
    65f0:	0000299f 	muleq	r0, pc, r9	; <UNPREDICTABLE>
    65f4:	004c2d04 	subeq	r2, ip, r4, lsl #26
    65f8:	0e0c0000 	cdpeq	0, 0, cr0, cr12, cr0, {0}
    65fc:	00002ded 	andeq	r2, r0, sp, ror #27
    6600:	004c2e04 	subeq	r2, ip, r4, lsl #28
    6604:	000e0000 	andeq	r0, lr, r0
    6608:	00283904 	eoreq	r3, r8, r4, lsl #18
    660c:	4e2f0400 	cdpmi	4, 2, cr0, cr15, cr0, {0}
    6610:	0d000003 	stceq	0, cr0, [r0, #-12]
    6614:	0732040a 	ldreq	r0, [r2, -sl, lsl #8]!
    6618:	0e000004 	cdpeq	0, 0, cr0, cr0, cr4, {0}
    661c:	00002e4f 	andeq	r2, r0, pc, asr #28
    6620:	004c3404 	subeq	r3, ip, r4, lsl #8
    6624:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    6628:	00002f4a 	andeq	r2, r0, sl, asr #30
    662c:	004c3504 	subeq	r3, ip, r4, lsl #10
    6630:	0e020000 	cdpeq	0, 0, cr0, cr2, cr0, {0}
    6634:	00002eda 	ldrdeq	r2, [r0], -sl
    6638:	004c3604 	subeq	r3, ip, r4, lsl #12
    663c:	0e040000 	cdpeq	0, 0, cr0, cr4, cr0, {0}
    6640:	00002bd5 	ldrdeq	r2, [r0], -r5
    6644:	004c3704 	subeq	r3, ip, r4, lsl #14
    6648:	0e060000 	cdpeq	0, 0, cr0, cr6, cr0, {0}
    664c:	00003122 	andeq	r3, r0, r2, lsr #2
    6650:	004c3804 	subeq	r3, ip, r4, lsl #16
    6654:	00080000 	andeq	r0, r8, r0
    6658:	00289f04 	eoreq	r9, r8, r4, lsl #30
    665c:	c2390400 	eorsgt	r0, r9, #0, 8
    6660:	0d000003 	stceq	0, cr0, [r0, #-12]
    6664:	6f3c040e 	svcvs	0x003c040e
    6668:	0e000004 	cdpeq	0, 0, cr0, cr0, cr4, {0}
    666c:	00002f3c 	andeq	r2, r0, ip, lsr pc
    6670:	004c3e04 	subeq	r3, ip, r4, lsl #28
    6674:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    6678:	00002a11 	andeq	r2, r0, r1, lsl sl
    667c:	004c3f04 	subeq	r3, ip, r4, lsl #30
    6680:	0e020000 	cdpeq	0, 0, cr0, cr2, cr0, {0}
    6684:	00002ba8 	andeq	r2, r0, r8, lsr #23
    6688:	004c4004 	subeq	r4, ip, r4
    668c:	0e040000 	cdpeq	0, 0, cr0, cr4, cr0, {0}
    6690:	00003045 	andeq	r3, r0, r5, asr #32
    6694:	004c4104 	subeq	r4, ip, r4, lsl #2
    6698:	0e060000 	cdpeq	0, 0, cr0, cr6, cr0, {0}
    669c:	00002c9e 	muleq	r0, lr, ip
    66a0:	004c4204 	subeq	r4, ip, r4, lsl #4
    66a4:	0e080000 	cdpeq	0, 0, cr0, cr8, cr0, {0}
    66a8:	00002b4f 	andeq	r2, r0, pc, asr #22
    66ac:	004c4304 	subeq	r4, ip, r4, lsl #6
    66b0:	0e0a0000 	cdpeq	0, 0, cr0, cr10, cr0, {0}
    66b4:	00002fcd 	andeq	r2, r0, sp, asr #31
    66b8:	004c4404 	subeq	r4, ip, r4, lsl #8
    66bc:	000c0000 	andeq	r0, ip, r0
    66c0:	002c2b04 	eoreq	r2, ip, r4, lsl #22
    66c4:	12450400 	subne	r0, r5, #0, 8
    66c8:	0f000004 	svceq	0x00000004
    66cc:	00003157 	andeq	r3, r0, r7, asr r1
    66d0:	01051801 	tsteq	r5, r1, lsl #16
    66d4:	000004ac 	andeq	r0, r0, ip, lsr #9
    66d8:	0029c910 	eoreq	ip, r9, r0, lsl r9
    66dc:	05180100 	ldreq	r0, [r8, #-256]	; 0x100
    66e0:	000004ac 	andeq	r0, r0, ip, lsr #9
    66e4:	0028b110 	eoreq	fp, r8, r0, lsl r1
    66e8:	05180100 	ldreq	r0, [r8, #-256]	; 0x100
    66ec:	0000004c 	andeq	r0, r0, ip, asr #32
    66f0:	0029af11 	eoreq	sl, r9, r1, lsl pc
    66f4:	051a0100 	ldreq	r0, [sl, #-256]	; 0x100
    66f8:	0000004c 	andeq	r0, r0, ip, asr #32
    66fc:	f2041200 	vhsub.s8	d1, d4, d0
    6700:	13000002 	movwne	r0, #2
    6704:	00002a4a 	andeq	r2, r0, sl, asr #20
    6708:	000bed01 	andeq	lr, fp, r1, lsl #26
    670c:	32000000 	andcc	r0, r0, #0
    6710:	01000000 	mrseq	r0, (UNDEF: 0)
    6714:	0005279c 	muleq	r5, ip, r7
    6718:	29c91400 	stmibcs	r9, {sl, ip}^
    671c:	ed010000 	stc	0, cr0, [r1, #-0]
    6720:	0004ac0b 	andeq	sl, r4, fp, lsl #24
    6724:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    6728:	00002f4a 	andeq	r2, r0, sl, asr #30
    672c:	4c0bed01 	stcmi	13, cr14, [fp], {1}
    6730:	e0000000 	and	r0, r0, r0
    6734:	15000026 	strne	r0, [r0, #-38]	; 0x26
    6738:	00002eda 	ldrdeq	r2, [r0], -sl
    673c:	4c0bed01 	stcmi	13, cr14, [fp], {1}
    6740:	01000000 	mrseq	r0, (UNDEF: 0)
    6744:	15000027 	strne	r0, [r0, #-39]	; 0x27
    6748:	00003122 	andeq	r3, r0, r2, lsr #2
    674c:	4c0bee01 	stcmi	14, cr14, [fp], {1}
    6750:	22000000 	andcs	r0, r0, #0
    6754:	16000027 	strne	r0, [r0], -r7, lsr #32
    6758:	00002e3d 	andeq	r2, r0, sp, lsr lr
    675c:	4c0bf001 	stcmi	0, cr15, [fp], {1}
    6760:	43000000 	movwmi	r0, #0
    6764:	16000027 	strne	r0, [r0], -r7, lsr #32
    6768:	00002b20 	andeq	r2, r0, r0, lsr #22
    676c:	4c0bf001 	stcmi	0, cr15, [fp], {1}
    6770:	7e000000 	cdpvc	0, 0, cr0, cr0, cr0, {0}
    6774:	00000027 	andeq	r0, r0, r7, lsr #32
    6778:	00288113 	eoreq	r8, r8, r3, lsl r1
    677c:	0c1b0100 	ldfeqs	f0, [fp], {-0}
    6780:	00000000 	andeq	r0, r0, r0
    6784:	0000003a 	andeq	r0, r0, sl, lsr r0
    6788:	05ac9c01 	streq	r9, [ip, #3073]!	; 0xc01
    678c:	c9140000 	ldmdbgt	r4, {}	; <UNPREDICTABLE>
    6790:	01000029 	tsteq	r0, r9, lsr #32
    6794:	04ac0c1b 	strteq	r0, [ip], #3099	; 0xc1b
    6798:	50010000 	andpl	r0, r1, r0
    679c:	002f4a15 	eoreq	r4, pc, r5, lsl sl	; <UNPREDICTABLE>
    67a0:	0c1b0100 	ldfeqs	f0, [fp], {-0}
    67a4:	0000004c 	andeq	r0, r0, ip, asr #32
    67a8:	000027a8 	andeq	r2, r0, r8, lsr #15
    67ac:	002eda15 	eoreq	sp, lr, r5, lsl sl
    67b0:	0c1b0100 	ldfeqs	f0, [fp], {-0}
    67b4:	0000004c 	andeq	r0, r0, ip, asr #32
    67b8:	000027c9 	andeq	r2, r0, r9, asr #15
    67bc:	00312215 	eorseq	r2, r1, r5, lsl r2
    67c0:	0c1c0100 	ldfeqs	f0, [ip], {-0}
    67c4:	0000004c 	andeq	r0, r0, ip, asr #32
    67c8:	000027ea 	andeq	r2, r0, sl, ror #15
    67cc:	002e3d16 	eoreq	r3, lr, r6, lsl sp
    67d0:	0c1e0100 	ldfeqs	f0, [lr], {-0}
    67d4:	0000004c 	andeq	r0, r0, ip, asr #32
    67d8:	0000280b 	andeq	r2, r0, fp, lsl #16
    67dc:	002b2016 	eoreq	r2, fp, r6, lsl r0
    67e0:	0c1e0100 	ldfeqs	f0, [lr], {-0}
    67e4:	0000004c 	andeq	r0, r0, ip, asr #32
    67e8:	00002835 	andeq	r2, r0, r5, lsr r8
    67ec:	706d7417 	rsbvc	r7, sp, r7, lsl r4
    67f0:	0c1e0100 	ldfeqs	f0, [lr], {-0}
    67f4:	0000004c 	andeq	r0, r0, ip, asr #32
    67f8:	0000285f 	andeq	r2, r0, pc, asr r8
    67fc:	30521800 	subscc	r1, r2, r0, lsl #16
    6800:	86010000 	strhi	r0, [r1], -r0
    6804:	00000000 	andeq	r0, r0, r0
    6808:	000000c8 	andeq	r0, r0, r8, asr #1
    680c:	06b89c01 	ldrteq	r9, [r8], r1, lsl #24
    6810:	c9190000 	ldmdbgt	r9, {}	; <UNPREDICTABLE>
    6814:	01000029 	tsteq	r0, r9, lsr #32
    6818:	0004ac86 	andeq	sl, r4, r6, lsl #25
    681c:	00289200 	eoreq	r9, r8, r0, lsl #4
    6820:	00001a00 	andeq	r1, r0, r0, lsl #20
    6824:	1f170000 	svcne	0x00170000
    6828:	05e80000 	strbeq	r0, [r8, #0]!
    682c:	011b0000 	tsteq	fp, r0
    6830:	1b310151 	blne	c46d7c <__Stack_Size+0xc4697c>
    6834:	31015001 	tstcc	r1, r1
    6838:	00001a00 	andeq	r1, r0, r0, lsl #20
    683c:	1f2e0000 	svcne	0x002e0000
    6840:	06020000 	streq	r0, [r2], -r0
    6844:	011b0000 	tsteq	fp, r0
    6848:	1b310151 	blne	c46d94 <__Stack_Size+0xc46994>
    684c:	0a035001 	beq	da858 <__Stack_Size+0xda458>
    6850:	1a000800 	bne	8858 <__Stack_Size+0x8458>
    6854:	00000000 	andeq	r0, r0, r0
    6858:	00001f17 	andeq	r1, r0, r7, lsl pc
    685c:	0000061a 	andeq	r0, r0, sl, lsl r6
    6860:	0151011b 	cmpeq	r1, fp, lsl r1
    6864:	50011b31 	andpl	r1, r1, r1, lsr fp
    6868:	1c003201 	sfmne	f3, 4, [r0], {1}
    686c:	00000000 	andeq	r0, r0, r0
    6870:	00001f17 	andeq	r1, r0, r7, lsl pc
    6874:	0000062d 	andeq	r0, r0, sp, lsr #12
    6878:	0151011b 	cmpeq	r1, fp, lsl r1
    687c:	001a0030 	andseq	r0, sl, r0, lsr r0
    6880:	17000000 	strne	r0, [r0, -r0]
    6884:	4500001f 	strmi	r0, [r0, #-31]
    6888:	1b000006 	blne	68a8 <__Stack_Size+0x64a8>
    688c:	31015101 	tstcc	r1, r1, lsl #2
    6890:	0150011b 	cmpeq	r0, fp, lsl r1
    6894:	001a0034 	andseq	r0, sl, r4, lsr r0
    6898:	17000000 	strne	r0, [r0, -r0]
    689c:	5d00001f 	stcpl	0, cr0, [r0, #-124]	; 0xffffff84
    68a0:	1b000006 	blne	68c0 <__Stack_Size+0x64c0>
    68a4:	31015101 	tstcc	r1, r1, lsl #2
    68a8:	0150011b 	cmpeq	r0, fp, lsl r1
    68ac:	001a0038 	andseq	r0, sl, r8, lsr r0
    68b0:	17000000 	strne	r0, [r0, -r0]
    68b4:	7500001f 	strvc	r0, [r0, #-31]
    68b8:	1b000006 	blne	68d8 <__Stack_Size+0x64d8>
    68bc:	31015101 	tstcc	r1, r1, lsl #2
    68c0:	0150011b 	cmpeq	r0, fp, lsl r1
    68c4:	001a0040 	andseq	r0, sl, r0, asr #32
    68c8:	17000000 	strne	r0, [r0, -r0]
    68cc:	8e00001f 	mcrhi	0, 0, r0, cr0, cr15, {0}
    68d0:	1b000006 	blne	68f0 <__Stack_Size+0x64f0>
    68d4:	31015101 	tstcc	r1, r1, lsl #2
    68d8:	0250011b 	subseq	r0, r0, #-1073741818	; 0xc0000006
    68dc:	1a002008 	bne	e904 <__Stack_Size+0xe504>
    68e0:	00000000 	andeq	r0, r0, r0
    68e4:	00001f2e 	andeq	r1, r0, lr, lsr #30
    68e8:	000006a8 	andeq	r0, r0, r8, lsr #13
    68ec:	0151011b 	cmpeq	r1, fp, lsl r1
    68f0:	50011b31 	andpl	r1, r1, r1, lsr fp
    68f4:	20000a03 	andcs	r0, r0, r3, lsl #20
    68f8:	00001d00 	andeq	r1, r0, r0, lsl #26
    68fc:	1f2e0000 	svcne	0x002e0000
    6900:	011b0000 	tsteq	fp, r0
    6904:	00300151 	eorseq	r0, r0, r1, asr r1
    6908:	0cbb1800 	ldceq	8, cr1, [fp]
    690c:	c6010000 	strgt	r0, [r1], -r0
    6910:	080016dc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r9, sl, ip}
    6914:	0000003c 	andeq	r0, r0, ip, lsr r0
    6918:	06e89c01 	strbteq	r9, [r8], r1, lsl #24
    691c:	c91e0000 	ldmdbgt	lr, {}	; <UNPREDICTABLE>
    6920:	01000029 	tsteq	r0, r9, lsr #32
    6924:	0004acc6 	andeq	sl, r4, r6, asr #25
    6928:	1e500100 	rdfnes	f0, f0, f0
    692c:	00002b79 	andeq	r2, r0, r9, ror fp
    6930:	06e8c601 	strbteq	ip, [r8], r1, lsl #12
    6934:	51010000 	mrspl	r0, (UNDEF: 1)
    6938:	43041200 	movwmi	r1, #16896	; 0x4200
    693c:	18000003 	stmdane	r0, {r0, r1}
    6940:	0000295e 	andeq	r2, r0, lr, asr r9
    6944:	0000ed01 	andeq	lr, r0, r1, lsl #26
    6948:	00740000 	rsbseq	r0, r4, r0
    694c:	9c010000 	stcls	0, cr0, [r1], {-0}
    6950:	0000074b 	andeq	r0, r0, fp, asr #14
    6954:	0029c91e 	eoreq	ip, r9, lr, lsl r9
    6958:	aced0100 	stfgee	f0, [sp]
    695c:	01000004 	tsteq	r0, r4
    6960:	2d911e50 	ldccs	14, cr1, [r1, #320]	; 0x140
    6964:	ed010000 	stc	0, cr0, [r1, #-0]
    6968:	0000074b 	andeq	r0, r0, fp, asr #14
    696c:	021f5101 	andseq	r5, pc, #1073741824	; 0x40000000
    6970:	0100002f 	tsteq	r0, pc, lsr #32
    6974:	00004cef 	andeq	r4, r0, pc, ror #25
    6978:	00296d00 	eoreq	r6, r9, r0, lsl #26
    697c:	2b201f00 	blcs	80e584 <__Stack_Size+0x80e184>
    6980:	ef010000 	svc	0x00010000
    6984:	0000004c 	andeq	r0, r0, ip, asr #32
    6988:	0000298c 	andeq	r2, r0, ip, lsl #19
    698c:	0030f51f 	eorseq	pc, r0, pc, lsl r5	; <UNPREDICTABLE>
    6990:	4cef0100 	stfmie	f0, [pc]	; 6998 <__Stack_Size+0x6598>
    6994:	b6000000 	strlt	r0, [r0], -r0
    6998:	00000029 	andeq	r0, r0, r9, lsr #32
    699c:	03b70412 			; <UNDEFINED> instruction: 0x03b70412
    69a0:	26200000 	strtcs	r0, [r0], -r0
    69a4:	0100002a 	tsteq	r0, sl, lsr #32
    69a8:	00000148 	andeq	r0, r0, r8, asr #2
    69ac:	00880000 	addeq	r0, r8, r0
    69b0:	9c010000 	stcls	0, cr0, [r1], {-0}
    69b4:	000007b4 			; <UNDEFINED> instruction: 0x000007b4
    69b8:	0029c914 	eoreq	ip, r9, r4, lsl r9
    69bc:	01480100 	mrseq	r0, (UNDEF: 88)
    69c0:	000004ac 	andeq	r0, r0, ip, lsr #9
    69c4:	91145001 	tstls	r4, r1
    69c8:	0100002d 	tsteq	r0, sp, lsr #32
    69cc:	074b0148 	strbeq	r0, [fp, -r8, asr #2]
    69d0:	51010000 	mrspl	r0, (UNDEF: 1)
    69d4:	002f0216 	eoreq	r0, pc, r6, lsl r2	; <UNPREDICTABLE>
    69d8:	014a0100 	mrseq	r0, (UNDEF: 90)
    69dc:	0000004c 	andeq	r0, r0, ip, asr #32
    69e0:	000029f2 	strdeq	r2, [r0], -r2	; <UNPREDICTABLE>
    69e4:	002b2016 	eoreq	r2, fp, r6, lsl r0
    69e8:	014a0100 	mrseq	r0, (UNDEF: 90)
    69ec:	0000004c 	andeq	r0, r0, ip, asr #32
    69f0:	00002a11 	andeq	r2, r0, r1, lsl sl
    69f4:	0030f516 	eorseq	pc, r0, r6, lsl r5	; <UNPREDICTABLE>
    69f8:	014a0100 	mrseq	r0, (UNDEF: 90)
    69fc:	0000004c 	andeq	r0, r0, ip, asr #32
    6a00:	00002a72 	andeq	r2, r0, r2, ror sl
    6a04:	2ab22000 	bcs	fec8ea0c <SCS_BASE+0x1ec80a0c>
    6a08:	a4010000 	strge	r0, [r1], #-0
    6a0c:	00000001 	andeq	r0, r0, r1
    6a10:	00008400 	andeq	r8, r0, r0, lsl #8
    6a14:	179c0100 	ldrne	r0, [ip, r0, lsl #2]
    6a18:	14000008 	strne	r0, [r0], #-8
    6a1c:	000029c9 	andeq	r2, r0, r9, asr #19
    6a20:	ac01a401 	cfstrsge	mvf10, [r1], {1}
    6a24:	01000004 	tsteq	r0, r4
    6a28:	2d911450 	cfldrscs	mvf1, [r1, #320]	; 0x140
    6a2c:	a4010000 	strge	r0, [r1], #-0
    6a30:	00074b01 	andeq	r4, r7, r1, lsl #22
    6a34:	16510100 	ldrbne	r0, [r1], -r0, lsl #2
    6a38:	00002f02 	andeq	r2, r0, r2, lsl #30
    6a3c:	4c01a601 	stcmi	6, cr10, [r1], {1}
    6a40:	a7000000 	strge	r0, [r0, -r0]
    6a44:	1600002a 	strne	r0, [r0], -sl, lsr #32
    6a48:	00002b20 	andeq	r2, r0, r0, lsr #22
    6a4c:	4c01a601 	stcmi	6, cr10, [r1], {1}
    6a50:	c6000000 	strgt	r0, [r0], -r0
    6a54:	1600002a 	strne	r0, [r0], -sl, lsr #32
    6a58:	000030f5 	strdeq	r3, [r0], -r5
    6a5c:	4c01a601 	stcmi	6, cr10, [r1], {1}
    6a60:	27000000 	strcs	r0, [r0, -r0]
    6a64:	0000002b 	andeq	r0, r0, fp, lsr #32
    6a68:	002d4a20 	eoreq	r4, sp, r0, lsr #20
    6a6c:	02000100 	andeq	r0, r0, #0, 2
    6a70:	00000000 	andeq	r0, r0, r0
    6a74:	00000068 	andeq	r0, r0, r8, rrx
    6a78:	087c9c01 	ldmdaeq	ip!, {r0, sl, fp, ip, pc}^
    6a7c:	c9140000 	ldmdbgt	r4, {}	; <UNPREDICTABLE>
    6a80:	01000029 	tsteq	r0, r9, lsr #32
    6a84:	04ac0200 	strteq	r0, [ip], #512	; 0x200
    6a88:	50010000 	andpl	r0, r1, r0
    6a8c:	002d9115 	eoreq	r9, sp, r5, lsl r1
    6a90:	02000100 	andeq	r0, r0, #0, 2
    6a94:	0000074b 	andeq	r0, r0, fp, asr #14
    6a98:	00002b5c 	andeq	r2, r0, ip, asr fp
    6a9c:	002f0216 	eoreq	r0, pc, r6, lsl r2	; <UNPREDICTABLE>
    6aa0:	02020100 	andeq	r0, r2, #0, 2
    6aa4:	0000004c 	andeq	r0, r0, ip, asr #32
    6aa8:	00002b7d 	andeq	r2, r0, sp, ror fp
    6aac:	002b2016 	eoreq	r2, fp, r6, lsl r0
    6ab0:	02020100 	andeq	r0, r2, #0, 2
    6ab4:	0000004c 	andeq	r0, r0, ip, asr #32
    6ab8:	00002b9c 	muleq	r0, ip, fp
    6abc:	0030f516 	eorseq	pc, r0, r6, lsl r5	; <UNPREDICTABLE>
    6ac0:	02020100 	andeq	r0, r2, #0, 2
    6ac4:	0000004c 	andeq	r0, r0, ip, asr #32
    6ac8:	00002bc6 	andeq	r2, r0, r6, asr #23
    6acc:	2f7f2000 	svccs	0x007f2000
    6ad0:	d1010000 	mrsle	r0, (UNDEF: 1)
    6ad4:	00000002 	andeq	r0, r0, r2
    6ad8:	00002200 	andeq	r2, r0, r0, lsl #4
    6adc:	af9c0100 	svcge	0x009c0100
    6ae0:	14000008 	strne	r0, [r0], #-8
    6ae4:	000029c9 	andeq	r2, r0, r9, asr #19
    6ae8:	ac02d101 	stfged	f5, [r2], {1}
    6aec:	01000004 	tsteq	r0, r4
    6af0:	2b0d1450 	blcs	34bc38 <__Stack_Size+0x34b838>
    6af4:	d1010000 	mrsle	r0, (UNDEF: 1)
    6af8:	0008af02 	andeq	sl, r8, r2, lsl #30
    6afc:	00510100 	subseq	r0, r1, r0, lsl #2
    6b00:	046f0412 	strbteq	r0, [pc], #-1042	; 6b08 <__Stack_Size+0x6708>
    6b04:	0f200000 	svceq	0x00200000
    6b08:	01000030 	tsteq	r0, r0, lsr r0
    6b0c:	000002ee 	andeq	r0, r0, lr, ror #5
    6b10:	00120000 	andseq	r0, r2, r0
    6b14:	9c010000 	stcls	0, cr0, [r1], {-0}
    6b18:	000008da 	ldrdeq	r0, [r0], -sl
    6b1c:	002b7914 	eoreq	r7, fp, r4, lsl r9
    6b20:	02ee0100 	rsceq	r0, lr, #0, 2
    6b24:	000006e8 	andeq	r0, r0, r8, ror #13
    6b28:	20005001 	andcs	r5, r0, r1
    6b2c:	0000291a 	andeq	r2, r0, sl, lsl r9
    6b30:	00030001 	andeq	r0, r3, r1
    6b34:	14000000 	strne	r0, [r0], #-0
    6b38:	01000000 	mrseq	r0, (UNDEF: 0)
    6b3c:	0008ff9c 	muleq	r8, ip, pc	; <UNPREDICTABLE>
    6b40:	2d911400 	cfldrscs	mvf1, [r1]
    6b44:	00010000 	andeq	r0, r1, r0
    6b48:	00074b03 	andeq	r4, r7, r3, lsl #22
    6b4c:	00500100 	subseq	r0, r0, r0, lsl #2
    6b50:	0027be20 	eoreq	fp, r7, r0, lsr #28
    6b54:	03150100 	tsteq	r5, #0, 2
    6b58:	00000000 	andeq	r0, r0, r0
    6b5c:	00000010 	andeq	r0, r0, r0, lsl r0
    6b60:	09249c01 	stmdbeq	r4!, {r0, sl, fp, ip, pc}
    6b64:	f8140000 			; <UNDEFINED> instruction: 0xf8140000
    6b68:	0100002c 	tsteq	r0, ip, lsr #32
    6b6c:	09240315 	stmdbeq	r4!, {r0, r2, r4, r8, r9}
    6b70:	50010000 	andpl	r0, r1, r0
    6b74:	07041200 	streq	r1, [r4, -r0, lsl #4]
    6b78:	20000004 	andcs	r0, r0, r4
    6b7c:	0000308a 	andeq	r3, r0, sl, lsl #1
    6b80:	00032701 	andeq	r2, r3, r1, lsl #14
    6b84:	12000000 	andne	r0, r0, #0
    6b88:	01000000 	mrseq	r0, (UNDEF: 0)
    6b8c:	00094f9c 	muleq	r9, ip, pc	; <UNPREDICTABLE>
    6b90:	2b0d1400 	blcs	34bb98 <__Stack_Size+0x34b798>
    6b94:	27010000 	strcs	r0, [r1, -r0]
    6b98:	0008af03 	andeq	sl, r8, r3, lsl #30
    6b9c:	00500100 	subseq	r0, r0, r0, lsl #2
    6ba0:	00050a20 	andeq	r0, r5, r0, lsr #20
    6ba4:	033c0100 	teqeq	ip, #0, 2
    6ba8:	08001718 	stmdaeq	r0, {r3, r4, r8, r9, sl, ip}
    6bac:	00000018 	andeq	r0, r0, r8, lsl r0
    6bb0:	09829c01 	stmibeq	r2, {r0, sl, fp, ip, pc}
    6bb4:	c9140000 	ldmdbgt	r4, {}	; <UNPREDICTABLE>
    6bb8:	01000029 	tsteq	r0, r9, lsr #32
    6bbc:	04ac033c 	strteq	r0, [ip], #828	; 0x33c
    6bc0:	50010000 	andpl	r0, r1, r0
    6bc4:	001a7c14 	andseq	r7, sl, r4, lsl ip
    6bc8:	033c0100 	teqeq	ip, #0, 2
    6bcc:	000000cf 	andeq	r0, r0, pc, asr #1
    6bd0:	20005101 	andcs	r5, r0, r1, lsl #2
    6bd4:	00002f59 	andeq	r2, r0, r9, asr pc
    6bd8:	00035701 	andeq	r5, r3, r1, lsl #14
    6bdc:	1c000000 	stcne	0, cr0, [r0], {-0}
    6be0:	01000000 	mrseq	r0, (UNDEF: 0)
    6be4:	0009b59c 	muleq	r9, ip, r5
    6be8:	29c91400 	stmibcs	r9, {sl, ip}^
    6bec:	57010000 	strpl	r0, [r1, -r0]
    6bf0:	0004ac03 	andeq	sl, r4, r3, lsl #24
    6bf4:	14500100 	ldrbne	r0, [r0], #-256	; 0x100
    6bf8:	00001a7c 	andeq	r1, r0, ip, ror sl
    6bfc:	cf035701 	svcgt	0x00035701
    6c00:	01000000 	mrseq	r0, (UNDEF: 0)
    6c04:	b9200051 	stmdblt	r0!, {r0, r4, r6}
    6c08:	01000008 	tsteq	r0, r8
    6c0c:	1730037d 			; <UNDEFINED> instruction: 0x1730037d
    6c10:	00120800 	andseq	r0, r2, r0, lsl #16
    6c14:	9c010000 	stcls	0, cr0, [r1], {-0}
    6c18:	000009f8 	strdeq	r0, [r0], -r8
    6c1c:	0029c914 	eoreq	ip, r9, r4, lsl r9
    6c20:	037d0100 	cmneq	sp, #0, 2
    6c24:	000004ac 	andeq	r0, r0, ip, lsr #9
    6c28:	fc155001 	ldc2	0, cr5, [r5], {1}
    6c2c:	01000030 	tsteq	r0, r0, lsr r0
    6c30:	004c037d 	subeq	r0, ip, sp, ror r3
    6c34:	2bf00000 	blcs	ffc06c3c <SCS_BASE+0x1fbf8c3c>
    6c38:	7c140000 	ldcvc	0, cr0, [r4], {-0}
    6c3c:	0100001a 	tsteq	r0, sl, lsl r0
    6c40:	00cf037d 	sbceq	r0, pc, sp, ror r3	; <UNPREDICTABLE>
    6c44:	52010000 	andpl	r0, r1, #0
    6c48:	2c542000 	mracs	r2, r4, acc0
    6c4c:	a0010000 	andge	r0, r1, r0
    6c50:	00000003 	andeq	r0, r0, r3
    6c54:	00000400 	andeq	r0, r0, r0, lsl #8
    6c58:	2b9c0100 	blcs	fe707060 <SCS_BASE+0x1e6f9060>
    6c5c:	1400000a 	strne	r0, [r0], #-10
    6c60:	000029c9 	andeq	r2, r0, r9, asr #19
    6c64:	ac03a001 	stcge	0, cr10, [r3], {1}
    6c68:	01000004 	tsteq	r0, r4
    6c6c:	2e2d1450 	mcrcs	4, 1, r1, cr13, cr0, {2}
    6c70:	a0010000 	andge	r0, r1, r0
    6c74:	00004c03 	andeq	r4, r0, r3, lsl #24
    6c78:	00510100 	subseq	r0, r1, r0, lsl #2
    6c7c:	002aea20 	eoreq	lr, sl, r0, lsr #20
    6c80:	03bf0100 			; <UNDEFINED> instruction: 0x03bf0100
    6c84:	00000000 	andeq	r0, r0, r0
    6c88:	00000008 	andeq	r0, r0, r8
    6c8c:	0a6e9c01 	beq	1badc98 <__Stack_Size+0x1bad898>
    6c90:	c9140000 	ldmdbgt	r4, {}	; <UNPREDICTABLE>
    6c94:	01000029 	tsteq	r0, r9, lsr #32
    6c98:	04ac03bf 	strteq	r0, [ip], #959	; 0x3bf
    6c9c:	50010000 	andpl	r0, r1, r0
    6ca0:	002c1f14 	eoreq	r1, ip, r4, lsl pc
    6ca4:	03bf0100 			; <UNDEFINED> instruction: 0x03bf0100
    6ca8:	0000004c 	andeq	r0, r0, ip, asr #32
    6cac:	8f155101 	svchi	0x00155101
    6cb0:	0100002a 	tsteq	r0, sl, lsr #32
    6cb4:	004c03bf 	strheq	r0, [ip], #-63	; 0xffffffc1
    6cb8:	2c2a0000 	stccs	0, cr0, [sl], #-0
    6cbc:	20000000 	andcs	r0, r0, r0
    6cc0:	00003004 	andeq	r3, r0, r4
    6cc4:	0003dc01 	andeq	sp, r3, r1, lsl #24
    6cc8:	12000000 	andne	r0, r0, #0
    6ccc:	01000000 	mrseq	r0, (UNDEF: 0)
    6cd0:	000ab19c 	muleq	sl, ip, r1
    6cd4:	29c91400 	stmibcs	r9, {sl, ip}^
    6cd8:	dc010000 	stcle	0, cr0, [r1], {-0}
    6cdc:	0004ac03 	andeq	sl, r4, r3, lsl #24
    6ce0:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    6ce4:	0000312f 	andeq	r3, r0, pc, lsr #2
    6ce8:	4c03dc01 	stcmi	12, cr13, [r3], {1}
    6cec:	4b000000 	blmi	6cf4 <__Stack_Size+0x68f4>
    6cf0:	1400002c 	strne	r0, [r0], #-44	; 0x2c
    6cf4:	00001a7c 	andeq	r1, r0, ip, ror sl
    6cf8:	cf03dc01 	svcgt	0x0003dc01
    6cfc:	01000000 	mrseq	r0, (UNDEF: 0)
    6d00:	92200052 	eorls	r0, r0, #82	; 0x52
    6d04:	0100002e 	tsteq	r0, lr, lsr #32
    6d08:	000003f8 	strdeq	r0, [r0], -r8
    6d0c:	000e0000 	andeq	r0, lr, r0
    6d10:	9c010000 	stcls	0, cr0, [r1], {-0}
    6d14:	00000ad6 	ldrdeq	r0, [r0], -r6
    6d18:	0029c914 	eoreq	ip, r9, r4, lsl r9
    6d1c:	03f80100 	mvnseq	r0, #0, 2
    6d20:	000004ac 	andeq	r0, r0, ip, lsr #9
    6d24:	20005001 	andcs	r5, r0, r1
    6d28:	00002ace 	andeq	r2, r0, lr, asr #21
    6d2c:	00040e01 	andeq	r0, r4, r1, lsl #28
    6d30:	1a000000 	bne	6d38 <__Stack_Size+0x6938>
    6d34:	01000000 	mrseq	r0, (UNDEF: 0)
    6d38:	000b3f9c 	muleq	fp, ip, pc	; <UNPREDICTABLE>
    6d3c:	29c91400 	stmibcs	r9, {sl, ip}^
    6d40:	0e010000 	cdpeq	0, 0, cr0, cr1, cr0, {0}
    6d44:	0004ac04 	andeq	sl, r4, r4, lsl #24
    6d48:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    6d4c:	000028b1 			; <UNDEFINED> instruction: 0x000028b1
    6d50:	4c040e01 	stcmi	14, cr0, [r4], {1}
    6d54:	85000000 	strhi	r0, [r0, #-0]
    6d58:	2100002c 	tstcs	r0, ip, lsr #32
    6d5c:	0000047a 	andeq	r0, r0, sl, ror r4
    6d60:	00000000 	andeq	r0, r0, r0
    6d64:	0000000e 	andeq	r0, r0, lr
    6d68:	22041501 	andcs	r1, r4, #4194304	; 0x400000
    6d6c:	00000493 	muleq	r0, r3, r4
    6d70:	00002c85 	andeq	r2, r0, r5, lsl #25
    6d74:	00048723 	andeq	r8, r4, r3, lsr #14
    6d78:	24500100 	ldrbcs	r0, [r0], #-256	; 0x100
    6d7c:	00000000 	andeq	r0, r0, r0
    6d80:	0000000e 	andeq	r0, r0, lr
    6d84:	00049f25 	andeq	r9, r4, r5, lsr #30
    6d88:	002ca600 	eoreq	sl, ip, r0, lsl #12
    6d8c:	00000000 	andeq	r0, r0, r0
    6d90:	002f9e20 	eoreq	r9, pc, r0, lsr #28
    6d94:	042d0100 	strteq	r0, [sp], #-256	; 0x100
    6d98:	00000000 	andeq	r0, r0, r0
    6d9c:	00000034 	andeq	r0, r0, r4, lsr r0
    6da0:	0bee9c01 	bleq	ffbaddac <SCS_BASE+0x1fb9fdac>
    6da4:	c9150000 	ldmdbgt	r5, {}	; <UNPREDICTABLE>
    6da8:	01000029 	tsteq	r0, r9, lsr #32
    6dac:	04ac042d 	strteq	r0, [ip], #1069	; 0x42d
    6db0:	2cdb0000 	ldclcs	0, cr0, [fp], {0}
    6db4:	b8150000 	ldmdalt	r5, {}	; <UNPREDICTABLE>
    6db8:	0100002c 	tsteq	r0, ip, lsr #32
    6dbc:	004c042d 	subeq	r0, ip, sp, lsr #8
    6dc0:	2d0f0000 	stccs	0, cr0, [pc, #-0]	; 6dc8 <__Stack_Size+0x69c8>
    6dc4:	4a150000 	bmi	546dcc <__Stack_Size+0x5469cc>
    6dc8:	0100002f 	tsteq	r0, pc, lsr #32
    6dcc:	004c042e 	subeq	r0, ip, lr, lsr #8
    6dd0:	2d300000 	ldccs	0, cr0, [r0, #-0]
    6dd4:	26150000 	ldrcs	r0, [r5], -r0
    6dd8:	01000031 	tsteq	r0, r1, lsr r0
    6ddc:	004c042e 	subeq	r0, ip, lr, lsr #8
    6de0:	2d510000 	ldclcs	0, cr0, [r1, #-0]
    6de4:	7a260000 	bvc	986dec <__Stack_Size+0x9869ec>
    6de8:	00000004 	andeq	r0, r0, r4
    6dec:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    6df0:	01000000 	mrseq	r0, (UNDEF: 0)
    6df4:	0bcb0441 	bleq	ff2c7f00 <SCS_BASE+0x1f2b9f00>
    6df8:	93230000 	teqls	r3, #0
    6dfc:	01000004 	tsteq	r0, r4
    6e00:	04872355 	streq	r2, [r7], #853	; 0x355
    6e04:	54010000 	strpl	r0, [r1], #-0
    6e08:	00000024 	andeq	r0, r0, r4, lsr #32
    6e0c:	00000e00 	andeq	r0, r0, r0, lsl #28
    6e10:	049f2500 	ldreq	r2, [pc], #1280	; 6e18 <__Stack_Size+0x6a18>
    6e14:	2d8b0000 	stccs	0, cr0, [fp]
    6e18:	00000000 	andeq	r0, r0, r0
    6e1c:	0000001a 	andeq	r0, r0, sl, lsl r0
    6e20:	00052700 	andeq	r2, r5, r0, lsl #14
    6e24:	000be400 	andeq	lr, fp, r0, lsl #8
    6e28:	52011b00 	andpl	r1, r1, #0, 22
    6e2c:	011b3101 	tsteq	fp, r1, lsl #2
    6e30:	00740250 	rsbseq	r0, r4, r0, asr r2
    6e34:	00002700 	andeq	r2, r0, r0, lsl #14
    6e38:	04b20000 	ldrteq	r0, [r2], #0
    6e3c:	20000000 	andcs	r0, r0, r0
    6e40:	00002dfe 	strdeq	r2, [r0], -lr
    6e44:	0004b101 	andeq	fp, r4, r1, lsl #2
    6e48:	14000000 	strne	r0, [r0], #-0
    6e4c:	01000000 	mrseq	r0, (UNDEF: 0)
    6e50:	000c519c 	muleq	ip, ip, r1
    6e54:	29c91400 	stmibcs	r9, {sl, ip}^
    6e58:	b1010000 	mrslt	r0, (UNDEF: 1)
    6e5c:	0004ac04 	andeq	sl, r4, r4, lsl #24
    6e60:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    6e64:	000028c8 	andeq	r2, r0, r8, asr #17
    6e68:	4c04b101 	stfmid	f3, [r4], {1}
    6e6c:	b5000000 	strlt	r0, [r0, #-0]
    6e70:	1400002d 	strne	r0, [r0], #-45	; 0x2d
    6e74:	000030c3 	andeq	r3, r0, r3, asr #1
    6e78:	4c04b101 	stfmid	f3, [r4], {1}
    6e7c:	01000000 	mrseq	r0, (UNDEF: 0)
    6e80:	2da21552 	cfstr32cs	mvfx1, [r2, #328]!	; 0x148
    6e84:	b2010000 	andlt	r0, r1, #0
    6e88:	00004c04 	andeq	r4, r0, r4, lsl #24
    6e8c:	002dd600 	eoreq	sp, sp, r0, lsl #12
    6e90:	29af1600 	stmibcs	pc!, {r9, sl, ip}	; <UNPREDICTABLE>
    6e94:	b4010000 	strlt	r0, [r1], #-0
    6e98:	00004c04 	andeq	r4, r0, r4, lsl #24
    6e9c:	002df700 	eoreq	pc, sp, r0, lsl #14
    6ea0:	ea200000 	b	806ea8 <__Stack_Size+0x806aa8>
    6ea4:	0100002e 	tsteq	r0, lr, lsr #32
    6ea8:	0000045b 	andeq	r0, r0, fp, asr r4
    6eac:	001a0000 	andseq	r0, sl, r0
    6eb0:	9c010000 	stcls	0, cr0, [r1], {-0}
    6eb4:	00000cc8 	andeq	r0, r0, r8, asr #25
    6eb8:	0029c915 	eoreq	ip, r9, r5, lsl r9
    6ebc:	045b0100 	ldrbeq	r0, [fp], #-256	; 0x100
    6ec0:	000004ac 	andeq	r0, r0, ip, lsr #9
    6ec4:	00002e26 	andeq	r2, r0, r6, lsr #28
    6ec8:	0028c815 	eoreq	ip, r8, r5, lsl r8
    6ecc:	045b0100 	ldrbeq	r0, [fp], #-256	; 0x100
    6ed0:	0000004c 	andeq	r0, r0, ip, asr #32
    6ed4:	00002e44 	andeq	r2, r0, r4, asr #28
    6ed8:	0030c315 	eorseq	ip, r0, r5, lsl r3
    6edc:	045b0100 	ldrbeq	r0, [fp], #-256	; 0x100
    6ee0:	0000004c 	andeq	r0, r0, ip, asr #32
    6ee4:	00002e65 	andeq	r2, r0, r5, ror #28
    6ee8:	002da215 	eoreq	sl, sp, r5, lsl r2
    6eec:	045c0100 	ldrbeq	r0, [ip], #-256	; 0x100
    6ef0:	0000004c 	andeq	r0, r0, ip, asr #32
    6ef4:	00002e86 	andeq	r2, r0, r6, lsl #29
    6ef8:	0029af16 	eoreq	sl, r9, r6, lsl pc
    6efc:	045e0100 	ldrbeq	r0, [lr], #-256	; 0x100
    6f00:	0000004c 	andeq	r0, r0, ip, asr #32
    6f04:	00002ea7 	andeq	r2, r0, r7, lsr #29
    6f08:	00000028 	andeq	r0, r0, r8, lsr #32
    6f0c:	000bee00 	andeq	lr, fp, r0, lsl #28
    6f10:	50011b00 	andpl	r1, r1, r0, lsl #22
    6f14:	00007402 	andeq	r7, r0, r2, lsl #8
    6f18:	2a322000 	bcs	c8ef20 <__Stack_Size+0xc8eb20>
    6f1c:	8d010000 	stchi	0, cr0, [r1, #-0]
    6f20:	00000004 	andeq	r0, r0, r4
    6f24:	00001400 	andeq	r1, r0, r0, lsl #8
    6f28:	2f9c0100 	svccs	0x009c0100
    6f2c:	1500000d 	strne	r0, [r0, #-13]
    6f30:	000029c9 	andeq	r2, r0, r9, asr #19
    6f34:	ac048d01 	stcge	13, cr8, [r4], {1}
    6f38:	e4000004 	str	r0, [r0], #-4
    6f3c:	1500002e 	strne	r0, [r0, #-46]	; 0x2e
    6f40:	000028c8 	andeq	r2, r0, r8, asr #17
    6f44:	4c048d01 	stcmi	13, cr8, [r4], {1}
    6f48:	02000000 	andeq	r0, r0, #0
    6f4c:	1500002f 	strne	r0, [r0, #-47]	; 0x2f
    6f50:	000030c3 	andeq	r3, r0, r3, asr #1
    6f54:	4c048e01 	stcmi	14, cr8, [r4], {1}
    6f58:	23000000 	movwcs	r0, #0
    6f5c:	1500002f 	strne	r0, [r0, #-47]	; 0x2f
    6f60:	00002da2 	andeq	r2, r0, r2, lsr #27
    6f64:	4c048e01 	stcmi	14, cr8, [r4], {1}
    6f68:	44000000 	strmi	r0, [r0], #-0
    6f6c:	2800002f 	stmdacs	r0, {r0, r1, r2, r3, r5}
    6f70:	00000000 	andeq	r0, r0, r0
    6f74:	00000bee 	andeq	r0, r0, lr, ror #23
    6f78:	0250011b 	subseq	r0, r0, #-1073741818	; 0xc0000006
    6f7c:	00000074 	andeq	r0, r0, r4, ror r0
    6f80:	000c8620 	andeq	r8, ip, r0, lsr #12
    6f84:	04d60100 	ldrbeq	r0, [r6], #256	; 0x100
    6f88:	08001742 	stmdaeq	r0, {r1, r6, r8, r9, sl, ip}
    6f8c:	00000006 	andeq	r0, r0, r6
    6f90:	0d709c01 	ldcleq	12, cr9, [r0, #-4]!
    6f94:	c9140000 	ldmdbgt	r4, {}	; <UNPREDICTABLE>
    6f98:	01000029 	tsteq	r0, r9, lsr #32
    6f9c:	04ac04d6 	strteq	r0, [ip], #1238	; 0x4d6
    6fa0:	50010000 	andpl	r0, r1, r0
    6fa4:	002eb414 	eoreq	fp, lr, r4, lsl r4
    6fa8:	04d60100 	ldrbeq	r0, [r6], #256	; 0x100
    6fac:	0000004c 	andeq	r0, r0, ip, asr #32
    6fb0:	f1145101 			; <UNDEFINED> instruction: 0xf1145101
    6fb4:	0100002b 	tsteq	r0, fp, lsr #32
    6fb8:	004c04d6 	ldrdeq	r0, [ip], #-70	; 0xffffffba
    6fbc:	52010000 	andpl	r0, r1, #0
    6fc0:	2d142000 	ldccs	0, cr2, [r4, #-0]
    6fc4:	f2010000 	vhadd.s8	d0, d1, d0
    6fc8:	00000004 	andeq	r0, r0, r4
    6fcc:	00001000 	andeq	r1, r0, r0
    6fd0:	b59c0100 	ldrlt	r0, [ip, #256]	; 0x100
    6fd4:	1400000d 	strne	r0, [r0], #-13
    6fd8:	000029c9 	andeq	r2, r0, r9, asr #19
    6fdc:	ac04f201 	sfmge	f7, 1, [r4], {1}
    6fe0:	01000004 	tsteq	r0, r4
    6fe4:	059f1550 	ldreq	r1, [pc, #1360]	; 753c <__Stack_Size+0x713c>
    6fe8:	f2010000 	vhadd.s8	d0, d1, d0
    6fec:	00004c04 	andeq	r4, r0, r4, lsl #24
    6ff0:	002f6500 	eoreq	r6, pc, r0, lsl #10
    6ff4:	2a1f1600 	bcs	7cc7fc <__Stack_Size+0x7cc3fc>
    6ff8:	f4010000 	vst4.8	{d0-d3}, [r1], r0
    6ffc:	00004c04 	andeq	r4, r0, r4, lsl #24
    7000:	002f8600 	eoreq	r8, pc, r0, lsl #12
    7004:	7a290000 	bvc	a4700c <__Stack_Size+0xa46c0c>
    7008:	00000004 	andeq	r0, r0, r4
    700c:	10000000 	andne	r0, r0, r0
    7010:	01000000 	mrseq	r0, (UNDEF: 0)
    7014:	000de29c 	muleq	sp, ip, r2
    7018:	04872300 	streq	r2, [r7], #768	; 0x300
    701c:	50010000 	andpl	r0, r1, r0
    7020:	00049322 	andeq	r9, r4, r2, lsr #6
    7024:	002fbb00 	eoreq	fp, pc, r0, lsl #22
    7028:	049f2500 	ldreq	r2, [pc], #1280	; 7030 <__Stack_Size+0x6c30>
    702c:	2fdc0000 	svccs	0x00dc0000
    7030:	20000000 	andcs	r0, r0, r0
    7034:	00002c7a 	andeq	r2, r0, sl, ror ip
    7038:	00054501 	andeq	r4, r5, r1, lsl #10
    703c:	3c000000 	stccc	0, cr0, [r0], {-0}
    7040:	01000000 	mrseq	r0, (UNDEF: 0)
    7044:	000e679c 	muleq	lr, ip, r7
    7048:	29c91400 	stmibcs	r9, {sl, ip}^
    704c:	45010000 	strmi	r0, [r1, #-0]
    7050:	0004ac05 	andeq	sl, r4, r5, lsl #24
    7054:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    7058:	00002bc5 	andeq	r2, r0, r5, asr #23
    705c:	4c054501 	cfstr32mi	mvfx4, [r5], {1}
    7060:	11000000 	mrsne	r0, (UNDEF: 0)
    7064:	15000030 	strne	r0, [r0, #-48]	; 0x30
    7068:	0000297f 	andeq	r2, r0, pc, ror r9
    706c:	4c054601 	stcmi	6, cr4, [r5], {1}
    7070:	32000000 	andcc	r0, r0, #0
    7074:	15000030 	strne	r0, [r0, #-48]	; 0x30
    7078:	000029df 	ldrdeq	r2, [r0], -pc	; <UNPREDICTABLE>
    707c:	4c054601 	stcmi	6, cr4, [r5], {1}
    7080:	53000000 	movwpl	r0, #0
    7084:	16000030 			; <UNDEFINED> instruction: 0x16000030
    7088:	000029af 	andeq	r2, r0, pc, lsr #19
    708c:	4c054801 	stcmi	8, cr4, [r5], {1}
    7090:	74000000 	strvc	r0, [r0], #-0
    7094:	16000030 			; <UNDEFINED> instruction: 0x16000030
    7098:	00002e3d 	andeq	r2, r0, sp, lsr lr
    709c:	4c054901 	stcmi	9, cr4, [r5], {1}
    70a0:	a9000000 	stmdbge	r0, {}	; <UNPREDICTABLE>
    70a4:	16000030 			; <UNDEFINED> instruction: 0x16000030
    70a8:	00002b20 	andeq	r2, r0, r0, lsr #22
    70ac:	4c054a01 	stcmi	10, cr4, [r5], {1}
    70b0:	d3000000 	movwle	r0, #0
    70b4:	00000030 	andeq	r0, r0, r0, lsr r0
    70b8:	00302620 	eorseq	r2, r0, r0, lsr #12
    70bc:	057f0100 	ldrbeq	r0, [pc, #-256]!	; 6fc4 <__Stack_Size+0x6bc4>
    70c0:	00000000 	andeq	r0, r0, r0
    70c4:	00000010 	andeq	r0, r0, r0, lsl r0
    70c8:	0eac9c01 	cdpeq	12, 10, cr9, cr12, cr1, {0}
    70cc:	c9140000 	ldmdbgt	r4, {}	; <UNPREDICTABLE>
    70d0:	01000029 	tsteq	r0, r9, lsr #32
    70d4:	04ac057f 	strteq	r0, [ip], #1407	; 0x57f
    70d8:	50010000 	andpl	r0, r1, r0
    70dc:	0029ce15 	eoreq	ip, r9, r5, lsl lr
    70e0:	057f0100 	ldrbeq	r0, [pc, #-256]!	; 6fe8 <__Stack_Size+0x6be8>
    70e4:	0000004c 	andeq	r0, r0, ip, asr #32
    70e8:	000030fd 	strdeq	r3, [r0], -sp
    70ec:	002e3d16 	eoreq	r3, lr, r6, lsl sp
    70f0:	05810100 	streq	r0, [r1, #256]	; 0x100
    70f4:	0000004c 	andeq	r0, r0, ip, asr #32
    70f8:	0000311e 	andeq	r3, r0, lr, lsl r1
    70fc:	29062000 	stmdbcs	r6, {sp}
    7100:	a1010000 	mrsge	r0, (UNDEF: 1)
    7104:	00000005 	andeq	r0, r0, r5
    7108:	00001400 	andeq	r1, r0, r0, lsl #8
    710c:	f19c0100 			; <UNDEFINED> instruction: 0xf19c0100
    7110:	1400000e 	strne	r0, [r0], #-14
    7114:	000029c9 	andeq	r2, r0, r9, asr #19
    7118:	ac05a101 	stfged	f2, [r5], {1}
    711c:	01000004 	tsteq	r0, r4
    7120:	29ce1550 	stmibcs	lr, {r4, r6, r8, sl, ip}^
    7124:	a1010000 	mrsge	r0, (UNDEF: 1)
    7128:	00004c05 	andeq	r4, r0, r5, lsl #24
    712c:	00315300 	eorseq	r5, r1, r0, lsl #6
    7130:	2e3d1600 	cfmsuba32cs	mvax0, mvax1, mvfx13, mvfx0
    7134:	a3010000 	movwge	r0, #4096	; 0x1000
    7138:	00004c05 	andeq	r4, r0, r5, lsl #24
    713c:	00317400 	eorseq	r7, r1, r0, lsl #8
    7140:	03200000 	teqeq	r0, #0
    7144:	01000031 	tsteq	r0, r1, lsr r0
    7148:	000005c3 	andeq	r0, r0, r3, asr #11
    714c:	00100000 	andseq	r0, r0, r0
    7150:	9c010000 	stcls	0, cr0, [r1], {-0}
    7154:	00000f36 	andeq	r0, r0, r6, lsr pc
    7158:	0029c914 	eoreq	ip, r9, r4, lsl r9
    715c:	05c30100 	strbeq	r0, [r3, #256]	; 0x100
    7160:	000004ac 	andeq	r0, r0, ip, lsr #9
    7164:	ce155001 	cdpgt	0, 1, cr5, cr5, cr1, {0}
    7168:	01000029 	tsteq	r0, r9, lsr #32
    716c:	004c05c3 	subeq	r0, ip, r3, asr #11
    7170:	31a90000 			; <UNDEFINED> instruction: 0x31a90000
    7174:	46160000 	ldrmi	r0, [r6], -r0
    7178:	0100002e 	tsteq	r0, lr, lsr #32
    717c:	004c05c5 	subeq	r0, ip, r5, asr #11
    7180:	31ca0000 	biccc	r0, sl, r0
    7184:	20000000 	andcs	r0, r0, r0
    7188:	00002d56 	andeq	r2, r0, r6, asr sp
    718c:	0005e501 	andeq	lr, r5, r1, lsl #10
    7190:	14000000 	strne	r0, [r0], #-0
    7194:	01000000 	mrseq	r0, (UNDEF: 0)
    7198:	000f7b9c 	muleq	pc, ip, fp	; <UNPREDICTABLE>
    719c:	29c91400 	stmibcs	r9, {sl, ip}^
    71a0:	e5010000 	str	r0, [r1, #-0]
    71a4:	0004ac05 	andeq	sl, r4, r5, lsl #24
    71a8:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    71ac:	000029ce 	andeq	r2, r0, lr, asr #19
    71b0:	4c05e501 	cfstr32mi	mvfx14, [r5], {1}
    71b4:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    71b8:	16000031 			; <UNDEFINED> instruction: 0x16000031
    71bc:	00002e46 	andeq	r2, r0, r6, asr #28
    71c0:	4c05e701 	stcmi	7, cr14, [r5], {1}
    71c4:	20000000 	andcs	r0, r0, r0
    71c8:	00000032 	andeq	r0, r0, r2, lsr r0
    71cc:	002af820 	eoreq	pc, sl, r0, lsr #16
    71d0:	06020100 	streq	r0, [r2], -r0, lsl #2
    71d4:	00000000 	andeq	r0, r0, r0
    71d8:	00000018 	andeq	r0, r0, r8, lsl r0
    71dc:	0fae9c01 	svceq	0x00ae9c01
    71e0:	c9140000 	ldmdbgt	r4, {}	; <UNPREDICTABLE>
    71e4:	01000029 	tsteq	r0, r9, lsr #32
    71e8:	04ac0602 	strteq	r0, [ip], #1538	; 0x602
    71ec:	50010000 	andpl	r0, r1, r0
    71f0:	001a7c14 	andseq	r7, sl, r4, lsl ip
    71f4:	06020100 	streq	r0, [r2], -r0, lsl #2
    71f8:	000000cf 	andeq	r0, r0, pc, asr #1
    71fc:	20005101 	andcs	r5, r0, r1, lsl #2
    7200:	00002e5b 	andeq	r2, r0, fp, asr lr
    7204:	00061d01 	andeq	r1, r6, r1, lsl #26
    7208:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    720c:	01000000 	mrseq	r0, (UNDEF: 0)
    7210:	000fe19c 	muleq	pc, ip, r1	; <UNPREDICTABLE>
    7214:	29c91400 	stmibcs	r9, {sl, ip}^
    7218:	1d010000 	stcne	0, cr0, [r1, #-0]
    721c:	0004ac06 	andeq	sl, r4, r6, lsl #24
    7220:	14500100 	ldrbne	r0, [r0], #-256	; 0x100
    7224:	00001a7c 	andeq	r1, r0, ip, ror sl
    7228:	cf061d01 	svcgt	0x00061d01
    722c:	01000000 	mrseq	r0, (UNDEF: 0)
    7230:	43200051 	teqmi	r0, #81	; 0x51
    7234:	01000029 	tsteq	r0, r9, lsr #32
    7238:	00000639 	andeq	r0, r0, r9, lsr r6
    723c:	00180000 	andseq	r0, r8, r0
    7240:	9c010000 	stcls	0, cr0, [r1], {-0}
    7244:	00001014 	andeq	r1, r0, r4, lsl r0
    7248:	0029c914 	eoreq	ip, r9, r4, lsl r9
    724c:	06390100 	ldrteq	r0, [r9], -r0, lsl #2
    7250:	000004ac 	andeq	r0, r0, ip, lsr #9
    7254:	7c145001 	ldcvc	0, cr5, [r4], {1}
    7258:	0100001a 	tsteq	r0, sl, lsl r0
    725c:	00cf0639 	sbceq	r0, pc, r9, lsr r6	; <UNPREDICTABLE>
    7260:	51010000 	mrspl	r0, (UNDEF: 1)
    7264:	2e692000 	cdpcs	0, 6, cr2, cr9, cr0, {0}
    7268:	55010000 	strpl	r0, [r1, #-0]
    726c:	00000006 	andeq	r0, r0, r6
    7270:	00001800 	andeq	r1, r0, r0, lsl #16
    7274:	479c0100 	ldrmi	r0, [ip, r0, lsl #2]
    7278:	14000010 	strne	r0, [r0], #-16
    727c:	000029c9 	andeq	r2, r0, r9, asr #19
    7280:	ac065501 	cfstr32ge	mvfx5, [r6], {1}
    7284:	01000004 	tsteq	r0, r4
    7288:	1a7c1450 	bne	1f0c3d0 <__Stack_Size+0x1f0bfd0>
    728c:	55010000 	strpl	r0, [r1, #-0]
    7290:	0000cf06 	andeq	ip, r0, r6, lsl #30
    7294:	00510100 	subseq	r0, r1, r0, lsl #2
    7298:	00296a20 	eoreq	r6, r9, r0, lsr #20
    729c:	06740100 	ldrbteq	r0, [r4], -r0, lsl #2
    72a0:	00000000 	andeq	r0, r0, r0
    72a4:	00000010 	andeq	r0, r0, r0, lsl r0
    72a8:	108c9c01 	addne	r9, ip, r1, lsl #24
    72ac:	c9140000 	ldmdbgt	r4, {}	; <UNPREDICTABLE>
    72b0:	01000029 	tsteq	r0, r9, lsr #32
    72b4:	04ac0674 	strteq	r0, [ip], #1652	; 0x674
    72b8:	50010000 	andpl	r0, r1, r0
    72bc:	00282b15 	eoreq	r2, r8, r5, lsl fp
    72c0:	06740100 	ldrbteq	r0, [r4], -r0, lsl #2
    72c4:	0000004c 	andeq	r0, r0, ip, asr #32
    72c8:	00003255 	andeq	r3, r0, r5, asr r2
    72cc:	002e3d16 	eoreq	r3, lr, r6, lsl sp
    72d0:	06760100 	ldrbteq	r0, [r6], -r0, lsl #2
    72d4:	0000004c 	andeq	r0, r0, ip, asr #32
    72d8:	00003276 	andeq	r3, r0, r6, ror r2
    72dc:	28f12000 	ldmcs	r1!, {sp}^
    72e0:	95010000 	strls	r0, [r1, #-0]
    72e4:	00000006 	andeq	r0, r0, r6
    72e8:	00001400 	andeq	r1, r0, r0, lsl #8
    72ec:	d19c0100 	orrsle	r0, ip, r0, lsl #2
    72f0:	14000010 	strne	r0, [r0], #-16
    72f4:	000029c9 	andeq	r2, r0, r9, asr #19
    72f8:	ac069501 	cfstr32ge	mvfx9, [r6], {1}
    72fc:	01000004 	tsteq	r0, r4
    7300:	282b1550 	stmdacs	fp!, {r4, r6, r8, sl, ip}
    7304:	95010000 	strls	r0, [r1, #-0]
    7308:	00004c06 	andeq	r4, r0, r6, lsl #24
    730c:	0032ab00 	eorseq	sl, r2, r0, lsl #22
    7310:	2e3d1600 	cfmsuba32cs	mvax0, mvax1, mvfx13, mvfx0
    7314:	97010000 	strls	r0, [r1, -r0]
    7318:	00004c06 	andeq	r4, r0, r6, lsl #24
    731c:	0032cc00 	eorseq	ip, r2, r0, lsl #24
    7320:	5a200000 	bpl	807328 <__Stack_Size+0x806f28>
    7324:	01000028 	tsteq	r0, r8, lsr #32
    7328:	000006b6 			; <UNDEFINED> instruction: 0x000006b6
    732c:	00100000 	andseq	r0, r0, r0
    7330:	9c010000 	stcls	0, cr0, [r1], {-0}
    7334:	00001116 	andeq	r1, r0, r6, lsl r1
    7338:	0029c914 	eoreq	ip, r9, r4, lsl r9
    733c:	06b60100 	ldrteq	r0, [r6], r0, lsl #2
    7340:	000004ac 	andeq	r0, r0, ip, lsr #9
    7344:	2b155001 	blcs	55b350 <__Stack_Size+0x55af50>
    7348:	01000028 	tsteq	r0, r8, lsr #32
    734c:	004c06b6 	strheq	r0, [ip], #-102	; 0xffffff9a
    7350:	33010000 	movwcc	r0, #4096	; 0x1000
    7354:	46160000 	ldrmi	r0, [r6], -r0
    7358:	0100002e 	tsteq	r0, lr, lsr #32
    735c:	004c06b8 	strheq	r0, [ip], #-104	; 0xffffff98
    7360:	33220000 	teqcc	r2, #0
    7364:	20000000 	andcs	r0, r0, r0
    7368:	000027cf 	andeq	r2, r0, pc, asr #15
    736c:	0006d701 	andeq	sp, r6, r1, lsl #14
    7370:	14000000 	strne	r0, [r0], #-0
    7374:	01000000 	mrseq	r0, (UNDEF: 0)
    7378:	00115b9c 	mulseq	r1, ip, fp
    737c:	29c91400 	stmibcs	r9, {sl, ip}^
    7380:	d7010000 	strle	r0, [r1, -r0]
    7384:	0004ac06 	andeq	sl, r4, r6, lsl #24
    7388:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    738c:	0000282b 	andeq	r2, r0, fp, lsr #16
    7390:	4c06d701 	stcmi	7, cr13, [r6], {1}
    7394:	57000000 	strpl	r0, [r0, -r0]
    7398:	16000033 			; <UNDEFINED> instruction: 0x16000033
    739c:	00002e46 	andeq	r2, r0, r6, asr #28
    73a0:	4c06d901 	stcmi	9, cr13, [r6], {1}
    73a4:	78000000 	stmdavc	r0, {}	; <UNPREDICTABLE>
    73a8:	00000033 	andeq	r0, r0, r3, lsr r0
    73ac:	002ddb20 	eoreq	sp, sp, r0, lsr #22
    73b0:	06f70100 	ldrbteq	r0, [r7], r0, lsl #2
    73b4:	00000000 	andeq	r0, r0, r0
    73b8:	00000010 	andeq	r0, r0, r0, lsl r0
    73bc:	11a09c01 	lslne	r9, r1, #24
    73c0:	c9140000 	ldmdbgt	r4, {}	; <UNPREDICTABLE>
    73c4:	01000029 	tsteq	r0, r9, lsr #32
    73c8:	04ac06f7 	strteq	r0, [ip], #1783	; 0x6f7
    73cc:	50010000 	andpl	r0, r1, r0
    73d0:	00288c15 	eoreq	r8, r8, r5, lsl ip
    73d4:	06f70100 	ldrbteq	r0, [r7], r0, lsl #2
    73d8:	0000004c 	andeq	r0, r0, ip, asr #32
    73dc:	000033ad 	andeq	r3, r0, sp, lsr #7
    73e0:	002e3d16 	eoreq	r3, lr, r6, lsl sp
    73e4:	06f90100 	ldrbteq	r0, [r9], r0, lsl #2
    73e8:	0000004c 	andeq	r0, r0, ip, asr #32
    73ec:	000033ce 	andeq	r3, r0, lr, asr #7
    73f0:	2b3d2000 	blcs	f4f3f8 <__Stack_Size+0xf4eff8>
    73f4:	18010000 	stmdane	r1, {}	; <UNPREDICTABLE>
    73f8:	00000007 	andeq	r0, r0, r7
    73fc:	00001400 	andeq	r1, r0, r0, lsl #8
    7400:	e59c0100 	ldr	r0, [ip, #256]	; 0x100
    7404:	14000011 	strne	r0, [r0], #-17
    7408:	000029c9 	andeq	r2, r0, r9, asr #19
    740c:	ac071801 	stcge	8, cr1, [r7], {1}
    7410:	01000004 	tsteq	r0, r4
    7414:	288c1550 	stmcs	ip, {r4, r6, r8, sl, ip}
    7418:	18010000 	stmdane	r1, {}	; <UNPREDICTABLE>
    741c:	00004c07 	andeq	r4, r0, r7, lsl #24
    7420:	00340300 	eorseq	r0, r4, r0, lsl #6
    7424:	2e3d1600 	cfmsuba32cs	mvax0, mvax1, mvfx13, mvfx0
    7428:	1a010000 	bne	47430 <__Stack_Size+0x47030>
    742c:	00004c07 	andeq	r4, r0, r7, lsl #24
    7430:	00342400 	eorseq	r2, r4, r0, lsl #8
    7434:	b7200000 	strlt	r0, [r0, -r0]!
    7438:	01000029 	tsteq	r0, r9, lsr #32
    743c:	00000739 	andeq	r0, r0, r9, lsr r7
    7440:	00100000 	andseq	r0, r0, r0
    7444:	9c010000 	stcls	0, cr0, [r1], {-0}
    7448:	0000122a 	andeq	r1, r0, sl, lsr #4
    744c:	0029c914 	eoreq	ip, r9, r4, lsl r9
    7450:	07390100 	ldreq	r0, [r9, -r0, lsl #2]!
    7454:	000004ac 	andeq	r0, r0, ip, lsr #9
    7458:	8c155001 	ldchi	0, cr5, [r5], {1}
    745c:	01000028 	tsteq	r0, r8, lsr #32
    7460:	004c0739 	subeq	r0, ip, r9, lsr r7
    7464:	34590000 	ldrbcc	r0, [r9], #-0
    7468:	46160000 	ldrmi	r0, [r6], -r0
    746c:	0100002e 	tsteq	r0, lr, lsr #32
    7470:	004c073b 	subeq	r0, ip, fp, lsr r7
    7474:	347a0000 	ldrbtcc	r0, [sl], #-0
    7478:	20000000 	andcs	r0, r0, r0
    747c:	000027ac 	andeq	r2, r0, ip, lsr #15
    7480:	00075a01 	andeq	r5, r7, r1, lsl #20
    7484:	14000000 	strne	r0, [r0], #-0
    7488:	01000000 	mrseq	r0, (UNDEF: 0)
    748c:	00126f9c 	mulseq	r2, ip, pc	; <UNPREDICTABLE>
    7490:	29c91400 	stmibcs	r9, {sl, ip}^
    7494:	5a010000 	bpl	4749c <__Stack_Size+0x4709c>
    7498:	0004ac07 	andeq	sl, r4, r7, lsl #24
    749c:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    74a0:	0000288c 	andeq	r2, r0, ip, lsl #17
    74a4:	4c075a01 	stcmi	10, cr5, [r7], {1}
    74a8:	af000000 	svcge	0x00000000
    74ac:	16000034 			; <UNDEFINED> instruction: 0x16000034
    74b0:	00002e46 	andeq	r2, r0, r6, asr #28
    74b4:	4c075c01 	stcmi	12, cr5, [r7], {1}
    74b8:	d0000000 	andle	r0, r0, r0
    74bc:	00000034 	andeq	r0, r0, r4, lsr r0
    74c0:	00309d20 	eorseq	r9, r0, r0, lsr #26
    74c4:	077b0100 	ldrbeq	r0, [fp, -r0, lsl #2]!
    74c8:	00000000 	andeq	r0, r0, r0
    74cc:	00000010 	andeq	r0, r0, r0, lsl r0
    74d0:	12b49c01 	adcsne	r9, r4, #256	; 0x100
    74d4:	c9140000 	ldmdbgt	r4, {}	; <UNPREDICTABLE>
    74d8:	01000029 	tsteq	r0, r9, lsr #32
    74dc:	04ac077b 	strteq	r0, [ip], #1915	; 0x77b
    74e0:	50010000 	andpl	r0, r1, r0
    74e4:	002be515 	eoreq	lr, fp, r5, lsl r5
    74e8:	077b0100 	ldrbeq	r0, [fp, -r0, lsl #2]!
    74ec:	0000004c 	andeq	r0, r0, ip, asr #32
    74f0:	00003505 	andeq	r3, r0, r5, lsl #10
    74f4:	002e3d16 	eoreq	r3, lr, r6, lsl sp
    74f8:	077d0100 	ldrbeq	r0, [sp, -r0, lsl #2]!
    74fc:	0000004c 	andeq	r0, r0, ip, asr #32
    7500:	00003526 	andeq	r3, r0, r6, lsr #10
    7504:	2f8e2000 	svccs	0x008e2000
    7508:	9b010000 	blls	47510 <__Stack_Size+0x47110>
    750c:	00000007 	andeq	r0, r0, r7
    7510:	00001000 	andeq	r1, r0, r0
    7514:	f99c0100 			; <UNDEFINED> instruction: 0xf99c0100
    7518:	14000012 	strne	r0, [r0], #-18
    751c:	000029c9 	andeq	r2, r0, r9, asr #19
    7520:	ac079b01 	stcge	11, cr9, [r7], {1}
    7524:	01000004 	tsteq	r0, r4
    7528:	2be51550 	blcs	ff94ca70 <SCS_BASE+0x1f93ea70>
    752c:	9b010000 	blls	47534 <__Stack_Size+0x47134>
    7530:	00004c07 	andeq	r4, r0, r7, lsl #24
    7534:	00355b00 	eorseq	r5, r5, r0, lsl #22
    7538:	2e3d1600 	cfmsuba32cs	mvax0, mvax1, mvfx13, mvfx0
    753c:	9d010000 	stcls	0, cr0, [r1, #-0]
    7540:	00004c07 	andeq	r4, r0, r7, lsl #24
    7544:	00357c00 	eorseq	r7, r5, r0, lsl #24
    7548:	3a200000 	bcc	807550 <__Stack_Size+0x807150>
    754c:	0100002d 	tsteq	r0, sp, lsr #32
    7550:	000007bb 			; <UNDEFINED> instruction: 0x000007bb
    7554:	00100000 	andseq	r0, r0, r0
    7558:	9c010000 	stcls	0, cr0, [r1], {-0}
    755c:	0000133e 	andeq	r1, r0, lr, lsr r3
    7560:	0029c914 	eoreq	ip, r9, r4, lsl r9
    7564:	07bb0100 	ldreq	r0, [fp, r0, lsl #2]!
    7568:	000004ac 	andeq	r0, r0, ip, lsr #9
    756c:	e5155001 	ldr	r5, [r5, #-1]
    7570:	0100002b 	tsteq	r0, fp, lsr #32
    7574:	004c07bb 	strheq	r0, [ip], #-123	; 0xffffff85
    7578:	35a60000 	strcc	r0, [r6, #0]!
    757c:	46160000 	ldrmi	r0, [r6], -r0
    7580:	0100002e 	tsteq	r0, lr, lsr #32
    7584:	004c07bd 	strheq	r0, [ip], #-125	; 0xffffff83
    7588:	35c70000 	strbcc	r0, [r7]
    758c:	20000000 	andcs	r0, r0, r0
    7590:	00002abe 			; <UNDEFINED> instruction: 0x00002abe
    7594:	0007db01 	andeq	sp, r7, r1, lsl #22
    7598:	10000000 	andne	r0, r0, r0
    759c:	01000000 	mrseq	r0, (UNDEF: 0)
    75a0:	0013839c 	mulseq	r3, ip, r3
    75a4:	29c91400 	stmibcs	r9, {sl, ip}^
    75a8:	db010000 	blle	475b0 <__Stack_Size+0x471b0>
    75ac:	0004ac07 	andeq	sl, r4, r7, lsl #24
    75b0:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    75b4:	00002be5 	andeq	r2, r0, r5, ror #23
    75b8:	4c07db01 	stcmi	11, cr13, [r7], {1}
    75bc:	fc000000 	stc2	0, cr0, [r0], {-0}
    75c0:	16000035 			; <UNDEFINED> instruction: 0x16000035
    75c4:	00002e46 	andeq	r2, r0, r6, asr #28
    75c8:	4c07dd01 	stcmi	13, cr13, [r7], {1}
    75cc:	1d000000 	stcne	0, cr0, [r0, #-0]
    75d0:	00000036 	andeq	r0, r0, r6, lsr r0
    75d4:	002cd120 	eoreq	sp, ip, r0, lsr #2
    75d8:	07fb0100 	ldrbeq	r0, [fp, r0, lsl #2]!
    75dc:	00000000 	andeq	r0, r0, r0
    75e0:	00000010 	andeq	r0, r0, r0, lsl r0
    75e4:	13c89c01 	bicne	r9, r8, #256	; 0x100
    75e8:	c9140000 	ldmdbgt	r4, {}	; <UNPREDICTABLE>
    75ec:	01000029 	tsteq	r0, r9, lsr #32
    75f0:	04ac07fb 	strteq	r0, [ip], #2043	; 0x7fb
    75f4:	50010000 	andpl	r0, r1, r0
    75f8:	00284b15 	eoreq	r4, r8, r5, lsl fp
    75fc:	07fb0100 	ldrbeq	r0, [fp, r0, lsl #2]!
    7600:	0000004c 	andeq	r0, r0, ip, asr #32
    7604:	00003647 	andeq	r3, r0, r7, asr #12
    7608:	002b2016 	eoreq	r2, fp, r6, lsl r0
    760c:	07fd0100 	ldrbeq	r0, [sp, r0, lsl #2]!
    7610:	0000004c 	andeq	r0, r0, ip, asr #32
    7614:	00003668 	andeq	r3, r0, r8, ror #12
    7618:	2e0c2000 	cdpcs	0, 0, cr2, cr12, cr0, {0}
    761c:	18010000 	stmdane	r1, {}	; <UNPREDICTABLE>
    7620:	00000008 	andeq	r0, r0, r8
    7624:	00001000 	andeq	r1, r0, r0
    7628:	0d9c0100 	ldfeqs	f0, [ip]
    762c:	14000014 	strne	r0, [r0], #-20
    7630:	000029c9 	andeq	r2, r0, r9, asr #19
    7634:	ac081801 	stcge	8, cr1, [r8], {1}
    7638:	01000004 	tsteq	r0, r4
    763c:	2ca81550 	cfstr32cs	mvfx1, [r8], #320	; 0x140
    7640:	18010000 	stmdane	r1, {}	; <UNPREDICTABLE>
    7644:	00004c08 	andeq	r4, r0, r8, lsl #24
    7648:	00369d00 	eorseq	r9, r6, r0, lsl #26
    764c:	2b201600 	blcs	80ce54 <__Stack_Size+0x80ca54>
    7650:	1a010000 	bne	47658 <__Stack_Size+0x47258>
    7654:	00004c08 	andeq	r4, r0, r8, lsl #24
    7658:	0036be00 	eorseq	fp, r6, r0, lsl #28
    765c:	6e200000 	cdpvs	0, 2, cr0, cr0, cr0, {0}
    7660:	01000031 	tsteq	r0, r1, lsr r0
    7664:	00000836 	andeq	r0, r0, r6, lsr r8
    7668:	00140000 	andseq	r0, r4, r0
    766c:	9c010000 	stcls	0, cr0, [r1], {-0}
    7670:	00001452 	andeq	r1, r0, r2, asr r4
    7674:	0029c914 	eoreq	ip, r9, r4, lsl r9
    7678:	08360100 	ldmdaeq	r6!, {r8}
    767c:	000004ac 	andeq	r0, r0, ip, lsr #9
    7680:	4b155001 	blmi	55b68c <__Stack_Size+0x55b28c>
    7684:	01000028 	tsteq	r0, r8, lsr #32
    7688:	004c0836 	subeq	r0, ip, r6, lsr r8
    768c:	36f30000 	ldrbtcc	r0, [r3], r0
    7690:	20160000 	andscs	r0, r6, r0
    7694:	0100002b 	tsteq	r0, fp, lsr #32
    7698:	004c0838 	subeq	r0, ip, r8, lsr r8
    769c:	37140000 	ldrcc	r0, [r4, -r0]
    76a0:	20000000 	andcs	r0, r0, r0
    76a4:	0000305d 	andeq	r3, r0, sp, asr r0
    76a8:	00085301 	andeq	r5, r8, r1, lsl #6
    76ac:	14000000 	strne	r0, [r0], #-0
    76b0:	01000000 	mrseq	r0, (UNDEF: 0)
    76b4:	0014979c 	mulseq	r4, ip, r7
    76b8:	29c91400 	stmibcs	r9, {sl, ip}^
    76bc:	53010000 	movwpl	r0, #4096	; 0x1000
    76c0:	0004ac08 	andeq	sl, r4, r8, lsl #24
    76c4:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    76c8:	00002ca8 	andeq	r2, r0, r8, lsr #25
    76cc:	4c085301 	stcmi	3, cr5, [r8], {1}
    76d0:	49000000 	stmdbmi	r0, {}	; <UNPREDICTABLE>
    76d4:	16000037 			; <UNDEFINED> instruction: 0x16000037
    76d8:	00002b20 	andeq	r2, r0, r0, lsr #22
    76dc:	4c085501 	cfstr32mi	mvfx5, [r8], {1}
    76e0:	6a000000 	bvs	76e8 <__Stack_Size+0x72e8>
    76e4:	00000037 	andeq	r0, r0, r7, lsr r0
    76e8:	0030ad20 	eorseq	sl, r0, r0, lsr #26
    76ec:	08710100 	ldmdaeq	r1!, {r8}^
    76f0:	00000000 	andeq	r0, r0, r0
    76f4:	00000014 	andeq	r0, r0, r4, lsl r0
    76f8:	14dc9c01 	ldrbne	r9, [ip], #3073	; 0xc01
    76fc:	c9140000 	ldmdbgt	r4, {}	; <UNPREDICTABLE>
    7700:	01000029 	tsteq	r0, r9, lsr #32
    7704:	04ac0871 	strteq	r0, [ip], #2161	; 0x871
    7708:	50010000 	andpl	r0, r1, r0
    770c:	00284b15 	eoreq	r4, r8, r5, lsl fp
    7710:	08710100 	ldmdaeq	r1!, {r8}^
    7714:	0000004c 	andeq	r0, r0, ip, asr #32
    7718:	0000379f 	muleq	r0, pc, r7	; <UNPREDICTABLE>
    771c:	002b2016 	eoreq	r2, fp, r6, lsl r0
    7720:	08730100 	ldmdaeq	r3!, {r8}^
    7724:	0000004c 	andeq	r0, r0, ip, asr #32
    7728:	000037c0 	andeq	r3, r0, r0, asr #15
    772c:	28142000 	ldmdacs	r4, {sp}
    7730:	8e010000 	cdphi	0, 0, cr0, cr1, cr0, {0}
    7734:	00000008 	andeq	r0, r0, r8
    7738:	00001400 	andeq	r1, r0, r0, lsl #8
    773c:	219c0100 	orrscs	r0, ip, r0, lsl #2
    7740:	14000015 	strne	r0, [r0], #-21
    7744:	000029c9 	andeq	r2, r0, r9, asr #19
    7748:	ac088e01 	stcge	14, cr8, [r8], {1}
    774c:	01000004 	tsteq	r0, r4
    7750:	2ca81550 	cfstr32cs	mvfx1, [r8], #320	; 0x140
    7754:	8e010000 	cdphi	0, 0, cr0, cr1, cr0, {0}
    7758:	00004c08 	andeq	r4, r0, r8, lsl #24
    775c:	0037f500 	eorseq	pc, r7, r0, lsl #10
    7760:	2b201600 	blcs	80cf68 <__Stack_Size+0x80cb68>
    7764:	90010000 	andls	r0, r1, r0
    7768:	00004c08 	andeq	r4, r0, r8, lsl #24
    776c:	00381600 	eorseq	r1, r8, r0, lsl #12
    7770:	74200000 	strtvc	r0, [r0], #-0
    7774:	01000030 	tsteq	r0, r0, lsr r0
    7778:	000008ac 	andeq	r0, r0, ip, lsr #17
    777c:	00140000 	andseq	r0, r4, r0
    7780:	9c010000 	stcls	0, cr0, [r1], {-0}
    7784:	00001566 	andeq	r1, r0, r6, ror #10
    7788:	0029c914 	eoreq	ip, r9, r4, lsl r9
    778c:	08ac0100 	stmiaeq	ip!, {r8}
    7790:	000004ac 	andeq	r0, r0, ip, lsr #9
    7794:	4b155001 	blmi	55b7a0 <__Stack_Size+0x55b3a0>
    7798:	01000028 	tsteq	r0, r8, lsr #32
    779c:	004c08ac 	subeq	r0, ip, ip, lsr #17
    77a0:	384b0000 	stmdacc	fp, {}^	; <UNPREDICTABLE>
    77a4:	20160000 	andscs	r0, r6, r0
    77a8:	0100002b 	tsteq	r0, fp, lsr #32
    77ac:	004c08ae 	subeq	r0, ip, lr, lsr #17
    77b0:	386c0000 	stmdacc	ip!, {}^	; <UNPREDICTABLE>
    77b4:	20000000 	andcs	r0, r0, r0
    77b8:	00002c03 	andeq	r2, r0, r3, lsl #24
    77bc:	0008ce01 	andeq	ip, r8, r1, lsl #28
    77c0:	1c000000 	stcne	0, cr0, [r0], {-0}
    77c4:	01000000 	mrseq	r0, (UNDEF: 0)
    77c8:	0015a99c 	mulseq	r5, ip, r9
    77cc:	29c91400 	stmibcs	r9, {sl, ip}^
    77d0:	ce010000 	cdpgt	0, 0, cr0, cr1, cr0, {0}
    77d4:	0004ac08 	andeq	sl, r4, r8, lsl #24
    77d8:	14500100 	ldrbne	r0, [r0], #-256	; 0x100
    77dc:	00002e4f 	andeq	r2, r0, pc, asr #28
    77e0:	4c08ce01 	stcmi	14, cr12, [r8], {1}
    77e4:	01000000 	mrseq	r0, (UNDEF: 0)
    77e8:	2ebe1551 	mrccs	5, 5, r1, cr14, cr1, {2}
    77ec:	ce010000 	cdpgt	0, 0, cr0, cr1, cr0, {0}
    77f0:	00004c08 	andeq	r4, r0, r8, lsl #24
    77f4:	0038a100 	eorseq	sl, r8, r0, lsl #2
    77f8:	dc200000 	stcle	0, cr0, [r0], #-0
    77fc:	01000028 	tsteq	r0, r8, lsr #32
    7800:	000008ea 	andeq	r0, r0, sl, ror #17
    7804:	001c0000 	andseq	r0, ip, r0
    7808:	9c010000 	stcls	0, cr0, [r1], {-0}
    780c:	000015ec 	andeq	r1, r0, ip, ror #11
    7810:	0029c914 	eoreq	ip, r9, r4, lsl r9
    7814:	08ea0100 	stmiaeq	sl!, {r8}^
    7818:	000004ac 	andeq	r0, r0, ip, lsr #9
    781c:	4f145001 	svcmi	0x00145001
    7820:	0100002e 	tsteq	r0, lr, lsr #32
    7824:	004c08ea 	subeq	r0, ip, sl, ror #17
    7828:	51010000 	mrspl	r0, (UNDEF: 1)
    782c:	002c9515 	eoreq	r9, ip, r5, lsl r5
    7830:	08ea0100 	stmiaeq	sl!, {r8}^
    7834:	0000004c 	andeq	r0, r0, ip, asr #32
    7838:	000038c2 	andeq	r3, r0, r2, asr #17
    783c:	2b902000 	blcs	fe40f844 <SCS_BASE+0x1e401844>
    7840:	12010000 	andne	r0, r1, #0
    7844:	00000009 	andeq	r0, r0, r9
    7848:	00004400 	andeq	r4, r0, r0, lsl #8
    784c:	339c0100 	orrscc	r0, ip, #0, 2
    7850:	15000016 	strne	r0, [r0, #-22]
    7854:	000029c9 	andeq	r2, r0, r9, asr #19
    7858:	ac091201 	sfmge	f1, 4, [r9], {1}
    785c:	e3000004 	movw	r0, #4
    7860:	15000038 	strne	r0, [r0, #-56]	; 0x38
    7864:	00002e4f 	andeq	r2, r0, pc, asr #28
    7868:	4c091201 	sfmmi	f1, 4, [r9], {1}
    786c:	03000000 	movweq	r0, #0
    7870:	15000039 	strne	r0, [r0, #-57]	; 0x39
    7874:	00002f22 	andeq	r2, r0, r2, lsr #30
    7878:	4c091201 	sfmmi	f1, 4, [r9], {1}
    787c:	3d000000 	stccc	0, cr0, [r0, #-0]
    7880:	00000039 	andeq	r0, r0, r9, lsr r0
    7884:	002dc320 	eoreq	ip, sp, r0, lsr #6
    7888:	09380100 	ldmdbeq	r8!, {r8}
    788c:	00000000 	andeq	r0, r0, r0
    7890:	00000018 	andeq	r0, r0, r8, lsl r0
    7894:	16669c01 	strbtne	r9, [r6], -r1, lsl #24
    7898:	c9140000 	ldmdbgt	r4, {}	; <UNPREDICTABLE>
    789c:	01000029 	tsteq	r0, r9, lsr #32
    78a0:	04ac0938 	strteq	r0, [ip], #2360	; 0x938
    78a4:	50010000 	andpl	r0, r1, r0
    78a8:	001a7c14 	andseq	r7, sl, r4, lsl ip
    78ac:	09380100 	ldmdbeq	r8!, {r8}
    78b0:	000000cf 	andeq	r0, r0, pc, asr #1
    78b4:	20005101 	andcs	r5, r0, r1, lsl #2
    78b8:	0000292b 	andeq	r2, r0, fp, lsr #18
    78bc:	00095501 	andeq	r5, r9, r1, lsl #10
    78c0:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    78c4:	01000000 	mrseq	r0, (UNDEF: 0)
    78c8:	0016999c 	mulseq	r6, ip, r9
    78cc:	29c91400 	stmibcs	r9, {sl, ip}^
    78d0:	55010000 	strpl	r0, [r1, #-0]
    78d4:	0004ac09 	andeq	sl, r4, r9, lsl #24
    78d8:	14500100 	ldrbne	r0, [r0], #-256	; 0x100
    78dc:	00002ce7 	andeq	r2, r0, r7, ror #25
    78e0:	4c095501 	cfstr32mi	mvfx5, [r9], {1}
    78e4:	01000000 	mrseq	r0, (UNDEF: 0)
    78e8:	3f200051 	svccc	0x00200051
    78ec:	0100002c 	tsteq	r0, ip, lsr #32
    78f0:	00000970 	andeq	r0, r0, r0, ror r9
    78f4:	00180000 	andseq	r0, r8, r0
    78f8:	9c010000 	stcls	0, cr0, [r1], {-0}
    78fc:	000016cc 	andeq	r1, r0, ip, asr #13
    7900:	0029c914 	eoreq	ip, r9, r4, lsl r9
    7904:	09700100 	ldmdbeq	r0!, {r8}^
    7908:	000004ac 	andeq	r0, r0, ip, lsr #9
    790c:	7c145001 	ldcvc	0, cr5, [r4], {1}
    7910:	0100001a 	tsteq	r0, sl, lsl r0
    7914:	00cf0970 	sbceq	r0, pc, r0, ror r9	; <UNPREDICTABLE>
    7918:	51010000 	mrspl	r0, (UNDEF: 1)
    791c:	2f0b2000 	svccs	0x000b2000
    7920:	8d010000 	stchi	0, cr0, [r1, #-0]
    7924:	00000009 	andeq	r0, r0, r9
    7928:	00001600 	andeq	r1, r0, r0, lsl #12
    792c:	019c0100 	orrseq	r0, ip, r0, lsl #2
    7930:	14000017 	strne	r0, [r0], #-23
    7934:	000029c9 	andeq	r2, r0, r9, asr #19
    7938:	ac098d01 	stcge	13, cr8, [r9], {1}
    793c:	01000004 	tsteq	r0, r4
    7940:	29531550 	ldmdbcs	r3, {r4, r6, r8, sl, ip}^
    7944:	8d010000 	stchi	0, cr0, [r1, #-0]
    7948:	00004c09 	andeq	r4, r0, r9, lsl #24
    794c:	00395e00 	eorseq	r5, r9, r0, lsl #28
    7950:	61200000 	teqvs	r0, r0
    7954:	0100002b 	tsteq	r0, fp, lsr #32
    7958:	000009ae 	andeq	r0, r0, lr, lsr #19
    795c:	00160000 	andseq	r0, r6, r0
    7960:	9c010000 	stcls	0, cr0, [r1], {-0}
    7964:	00001736 	andeq	r1, r0, r6, lsr r7
    7968:	0029c914 	eoreq	ip, r9, r4, lsl r9
    796c:	09ae0100 	stmibeq	lr!, {r8}
    7970:	000004ac 	andeq	r0, r0, ip, lsr #9
    7974:	2d155001 	ldccs	0, cr5, [r5, #-4]
    7978:	0100002f 	tsteq	r0, pc, lsr #32
    797c:	004c09ae 	subeq	r0, ip, lr, lsr #19
    7980:	397f0000 	ldmdbcc	pc!, {}^	; <UNPREDICTABLE>
    7984:	20000000 	andcs	r0, r0, r0
    7988:	00002daf 	andeq	r2, r0, pc, lsr #27
    798c:	0009ca01 	andeq	ip, r9, r1, lsl #20
    7990:	16000000 	strne	r0, [r0], -r0
    7994:	01000000 	mrseq	r0, (UNDEF: 0)
    7998:	00176b9c 	mulseq	r7, ip, fp
    799c:	29c91400 	stmibcs	r9, {sl, ip}^
    79a0:	ca010000 	bgt	479a8 <__Stack_Size+0x475a8>
    79a4:	0004ac09 	andeq	sl, r4, r9, lsl #24
    79a8:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    79ac:	00002a03 	andeq	r2, r0, r3, lsl #20
    79b0:	4c09ca01 	stcmi	10, cr12, [r9], {1}
    79b4:	a0000000 	andge	r0, r0, r0
    79b8:	00000039 	andeq	r0, r0, r9, lsr r0
    79bc:	00313d20 	eorseq	r3, r1, r0, lsr #26
    79c0:	09e40100 	stmibeq	r4!, {r8}^
    79c4:	00000000 	andeq	r0, r0, r0
    79c8:	00000016 	andeq	r0, r0, r6, lsl r0
    79cc:	17a09c01 	strne	r9, [r0, r1, lsl #24]!
    79d0:	c9140000 	ldmdbgt	r4, {}	; <UNPREDICTABLE>
    79d4:	01000029 	tsteq	r0, r9, lsr #32
    79d8:	04ac09e4 	strteq	r0, [ip], #2532	; 0x9e4
    79dc:	50010000 	andpl	r0, r1, r0
    79e0:	002fb915 	eoreq	fp, pc, r5, lsl r9	; <UNPREDICTABLE>
    79e4:	09e40100 	stmibeq	r4!, {r8}^
    79e8:	0000004c 	andeq	r0, r0, ip, asr #32
    79ec:	000039c1 	andeq	r3, r0, r1, asr #19
    79f0:	2bb62000 	blcs	fed8f9f8 <SCS_BASE+0x1ed819f8>
    79f4:	f9010000 			; <UNDEFINED> instruction: 0xf9010000
    79f8:	00000009 	andeq	r0, r0, r9
    79fc:	00000400 	andeq	r0, r0, r0, lsl #8
    7a00:	d39c0100 	orrsle	r0, ip, #0, 2
    7a04:	14000017 	strne	r0, [r0], #-23
    7a08:	000029c9 	andeq	r2, r0, r9, asr #19
    7a0c:	ac09f901 	stcge	9, cr15, [r9], {1}
    7a10:	01000004 	tsteq	r0, r4
    7a14:	31f91450 	mvnscc	r1, r0, asr r4
    7a18:	f9010000 			; <UNDEFINED> instruction: 0xf9010000
    7a1c:	00004c09 	andeq	r4, r0, r9, lsl #24
    7a20:	00510100 	subseq	r0, r1, r0, lsl #2
    7a24:	002fe120 	eoreq	lr, pc, r0, lsr #2
    7a28:	0a0a0100 	beq	287e30 <__Stack_Size+0x287a30>
    7a2c:	00000000 	andeq	r0, r0, r0
    7a30:	00000004 	andeq	r0, r0, r4
    7a34:	18069c01 	stmdane	r6, {r0, sl, fp, ip, pc}
    7a38:	c9140000 	ldmdbgt	r4, {}	; <UNPREDICTABLE>
    7a3c:	01000029 	tsteq	r0, r9, lsr #32
    7a40:	04ac0a0a 	strteq	r0, [ip], #2570	; 0xa0a
    7a44:	50010000 	andpl	r0, r1, r0
    7a48:	002fe814 	eoreq	lr, pc, r4, lsl r8	; <UNPREDICTABLE>
    7a4c:	0a0a0100 	beq	287e54 <__Stack_Size+0x287a54>
    7a50:	0000004c 	andeq	r0, r0, ip, asr #32
    7a54:	20005101 	andcs	r5, r0, r1, lsl #2
    7a58:	000027e4 	andeq	r2, r0, r4, ror #15
    7a5c:	000a1c01 	andeq	r1, sl, r1, lsl #24
    7a60:	04000000 	streq	r0, [r0], #-0
    7a64:	01000000 	mrseq	r0, (UNDEF: 0)
    7a68:	0018399c 	mulseq	r8, ip, r9
    7a6c:	29c91400 	stmibcs	r9, {sl, ip}^
    7a70:	1c010000 	stcne	0, cr0, [r1], {-0}
    7a74:	0004ac0a 	andeq	sl, r4, sl, lsl #24
    7a78:	14500100 	ldrbne	r0, [r0], #-256	; 0x100
    7a7c:	000027eb 	andeq	r2, r0, fp, ror #15
    7a80:	4c0a1c01 	stcmi	12, cr1, [sl], {1}
    7a84:	01000000 	mrseq	r0, (UNDEF: 0)
    7a88:	f4200051 	vld4.16	{d0-d3}, [r0 :64], r1
    7a8c:	01000027 	tsteq	r0, r7, lsr #32
    7a90:	00000a2e 	andeq	r0, r0, lr, lsr #20
    7a94:	00040000 	andeq	r0, r4, r0
    7a98:	9c010000 	stcls	0, cr0, [r1], {-0}
    7a9c:	0000186c 	andeq	r1, r0, ip, ror #16
    7aa0:	0029c914 	eoreq	ip, r9, r4, lsl r9
    7aa4:	0a2e0100 	beq	b87eac <__Stack_Size+0xb87aac>
    7aa8:	000004ac 	andeq	r0, r0, ip, lsr #9
    7aac:	fb145001 	blx	51baba <__Stack_Size+0x51b6ba>
    7ab0:	01000027 	tsteq	r0, r7, lsr #32
    7ab4:	004c0a2e 	subeq	r0, ip, lr, lsr #20
    7ab8:	51010000 	mrspl	r0, (UNDEF: 1)
    7abc:	2d2a2000 	stccs	0, cr2, [sl, #-0]
    7ac0:	40010000 	andmi	r0, r1, r0
    7ac4:	0000000a 	andeq	r0, r0, sl
    7ac8:	00000400 	andeq	r0, r0, r0, lsl #8
    7acc:	9f9c0100 	svcls	0x009c0100
    7ad0:	14000018 	strne	r0, [r0], #-24
    7ad4:	000029c9 	andeq	r2, r0, r9, asr #19
    7ad8:	ac0a4001 	stcge	0, cr4, [sl], {1}
    7adc:	01000004 	tsteq	r0, r4
    7ae0:	2d311450 	cfldrscs	mvf1, [r1, #-320]!	; 0xfffffec0
    7ae4:	40010000 	andmi	r0, r1, r0
    7ae8:	00004c0a 	andeq	r4, r0, sl, lsl #24
    7aec:	00510100 	subseq	r0, r1, r0, lsl #2
    7af0:	00280420 	eoreq	r0, r8, r0, lsr #8
    7af4:	0a520100 	beq	1487efc <__Stack_Size+0x1487afc>
    7af8:	00000000 	andeq	r0, r0, r0
    7afc:	00000006 	andeq	r0, r0, r6
    7b00:	18d29c01 	ldmne	r2, {r0, sl, fp, ip, pc}^
    7b04:	c9140000 	ldmdbgt	r4, {}	; <UNPREDICTABLE>
    7b08:	01000029 	tsteq	r0, r9, lsr #32
    7b0c:	04ac0a52 	strteq	r0, [ip], #2642	; 0xa52
    7b10:	50010000 	andpl	r0, r1, r0
    7b14:	00280b14 	eoreq	r0, r8, r4, lsl fp
    7b18:	0a520100 	beq	1487f20 <__Stack_Size+0x1487b20>
    7b1c:	0000004c 	andeq	r0, r0, ip, asr #32
    7b20:	20005101 	andcs	r5, r0, r1, lsl #2
    7b24:	00002eaa 	andeq	r2, r0, sl, lsr #29
    7b28:	000a6a01 	andeq	r6, sl, r1, lsl #20
    7b2c:	16000000 	strne	r0, [r0], -r0
    7b30:	01000000 	mrseq	r0, (UNDEF: 0)
    7b34:	0019079c 	mulseq	r9, ip, r7
    7b38:	29c91400 	stmibcs	r9, {sl, ip}^
    7b3c:	6a010000 	bvs	47b44 <__Stack_Size+0x47744>
    7b40:	0004ac0a 	andeq	sl, r4, sl, lsl #24
    7b44:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    7b48:	00002e23 	andeq	r2, r0, r3, lsr #28
    7b4c:	4c0a6a01 	stcmi	10, cr6, [sl], {1}
    7b50:	e2000000 	and	r0, r0, #0
    7b54:	00000039 	andeq	r0, r0, r9, lsr r0
    7b58:	002c6620 	eoreq	r6, ip, r0, lsr #12
    7b5c:	0a860100 	beq	fe187f64 <SCS_BASE+0x1e179f64>
    7b60:	00000000 	andeq	r0, r0, r0
    7b64:	0000001a 	andeq	r0, r0, sl, lsl r0
    7b68:	193c9c01 	ldmdbne	ip!, {r0, sl, fp, ip, pc}
    7b6c:	c9140000 	ldmdbgt	r4, {}	; <UNPREDICTABLE>
    7b70:	01000029 	tsteq	r0, r9, lsr #32
    7b74:	04ac0a86 	strteq	r0, [ip], #2694	; 0xa86
    7b78:	50010000 	andpl	r0, r1, r0
    7b7c:	002e2315 	eoreq	r2, lr, r5, lsl r3
    7b80:	0a860100 	beq	fe187f88 <SCS_BASE+0x1e179f88>
    7b84:	0000004c 	andeq	r0, r0, ip, asr #32
    7b88:	00003a03 	andeq	r3, r0, r3, lsl #20
    7b8c:	30d62000 	sbcscc	r2, r6, r0
    7b90:	8a010000 	bhi	47b98 <__Stack_Size+0x47798>
    7b94:	00000002 	andeq	r0, r0, r2
    7b98:	00006e00 	andeq	r6, r0, r0, lsl #28
    7b9c:	3e9c0100 	fmlcce	f0, f4, f0
    7ba0:	1500001a 	strne	r0, [r0, #-26]
    7ba4:	000029c9 	andeq	r2, r0, r9, asr #19
    7ba8:	ac028a01 	stcge	10, cr8, [r2], {1}
    7bac:	24000004 	strcs	r0, [r0], #-4
    7bb0:	1500003a 	strne	r0, [r0, #-58]	; 0x3a
    7bb4:	00002cf8 	strdeq	r2, [r0], -r8
    7bb8:	24028a01 	strcs	r8, [r2], #-2561	; 0xa01
    7bbc:	8a000009 	bhi	7be8 <__Stack_Size+0x77e8>
    7bc0:	1600003a 			; <UNDEFINED> instruction: 0x1600003a
    7bc4:	00002f6c 	andeq	r2, r0, ip, ror #30
    7bc8:	4c028c01 	stcmi	12, cr8, [r2], {1}
    7bcc:	cf000000 	svcgt	0x00000000
    7bd0:	1600003a 			; <UNDEFINED> instruction: 0x1600003a
    7bd4:	00002e7e 	andeq	r2, r0, lr, ror lr
    7bd8:	4c028d01 	stcmi	13, cr8, [r2], {1}
    7bdc:	f9000000 			; <UNDEFINED> instruction: 0xf9000000
    7be0:	1a00003a 	bne	7cd0 <__Stack_Size+0x78d0>
    7be4:	00000000 	andeq	r0, r0, r0
    7be8:	000004b2 			; <UNDEFINED> instruction: 0x000004b2
    7bec:	000019a6 	andeq	r1, r0, r6, lsr #19
    7bf0:	0250011b 	subseq	r0, r0, #-1073741818	; 0xc0000006
    7bf4:	1a000075 	bne	7dd0 <__Stack_Size+0x79d0>
    7bf8:	00000000 	andeq	r0, r0, r0
    7bfc:	000018d2 	ldrdeq	r1, [r0], -r2
    7c00:	000019ba 			; <UNDEFINED> instruction: 0x000019ba
    7c04:	0250011b 	subseq	r0, r0, #-1073741818	; 0xc0000006
    7c08:	1a000075 	bne	7de4 <__Stack_Size+0x79e4>
    7c0c:	00000000 	andeq	r0, r0, r0
    7c10:	00000527 	andeq	r0, r0, r7, lsr #10
    7c14:	000019da 	ldrdeq	r1, [r0], -sl
    7c18:	0252011b 	subseq	r0, r2, #-1073741818	; 0xc0000006
    7c1c:	011b0076 	tsteq	fp, r6, ror r0
    7c20:	00770251 	rsbseq	r0, r7, r1, asr r2
    7c24:	0250011b 	subseq	r0, r0, #-1073741818	; 0xc0000006
    7c28:	1c000075 	stcne	0, cr0, [r0], {117}	; 0x75
    7c2c:	00000000 	andeq	r0, r0, r0
    7c30:	00001907 	andeq	r1, r0, r7, lsl #18
    7c34:	000019ef 	andeq	r1, r0, pc, ror #19
    7c38:	0350011b 	cmpeq	r0, #-1073741818	; 0xc0000006
    7c3c:	005001f3 	ldrsheq	r0, [r0], #-19	; 0xffffffed
    7c40:	00000027 	andeq	r0, r0, r7, lsr #32
    7c44:	00052700 	andeq	r2, r5, r0, lsl #14
    7c48:	00001a00 	andeq	r1, r0, r0, lsl #20
    7c4c:	19070000 	stmdbne	r7, {}	; <UNPREDICTABLE>
    7c50:	1a0c0000 	bne	307c58 <__Stack_Size+0x307858>
    7c54:	011b0000 	tsteq	fp, r0
    7c58:	00750250 	rsbseq	r0, r5, r0, asr r2
    7c5c:	00001a00 	andeq	r1, r0, r0, lsl #20
    7c60:	04b20000 	ldrteq	r0, [r2], #0
    7c64:	1a2c0000 	bne	b07c6c <__Stack_Size+0xb0786c>
    7c68:	011b0000 	tsteq	fp, r0
    7c6c:	00760252 	rsbseq	r0, r6, r2, asr r2
    7c70:	0251011b 	subseq	r0, r1, #-1073741818	; 0xc0000006
    7c74:	011b0077 	tsteq	fp, r7, ror r0
    7c78:	00750250 	rsbseq	r0, r5, r0, asr r2
    7c7c:	00001d00 	andeq	r1, r0, r0, lsl #26
    7c80:	18d20000 	ldmne	r2, {}^	; <UNPREDICTABLE>
    7c84:	011b0000 	tsteq	fp, r0
    7c88:	01f30350 	mvnseq	r0, r0, asr r3
    7c8c:	20000050 	andcs	r0, r0, r0, asr r0
    7c90:	00002ec6 	andeq	r2, r0, r6, asr #29
    7c94:	000aa201 	andeq	sl, sl, r1, lsl #4
    7c98:	16000000 	strne	r0, [r0], -r0
    7c9c:	01000000 	mrseq	r0, (UNDEF: 0)
    7ca0:	001a739c 	mulseq	sl, ip, r3
    7ca4:	29c91400 	stmibcs	r9, {sl, ip}^
    7ca8:	a2010000 	andge	r0, r1, #0
    7cac:	0004ac0a 	andeq	sl, r4, sl, lsl #24
    7cb0:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    7cb4:	00002e23 	andeq	r2, r0, r3, lsr #28
    7cb8:	4c0aa201 	sfmmi	f2, 1, [sl], {1}
    7cbc:	23000000 	movwcs	r0, #0
    7cc0:	0000003b 	andeq	r0, r0, fp, lsr r0
    7cc4:	0029ef20 	eoreq	lr, r9, r0, lsr #30
    7cc8:	0abe0100 	beq	fef880d0 <SCS_BASE+0x1ef7a0d0>
    7ccc:	00000000 	andeq	r0, r0, r0
    7cd0:	0000001a 	andeq	r0, r0, sl, lsl r0
    7cd4:	1aa89c01 	bne	fea2ece0 <SCS_BASE+0x1ea20ce0>
    7cd8:	c9140000 	ldmdbgt	r4, {}	; <UNPREDICTABLE>
    7cdc:	01000029 	tsteq	r0, r9, lsr #32
    7ce0:	04ac0abe 	strteq	r0, [ip], #2750	; 0xabe
    7ce4:	50010000 	andpl	r0, r1, r0
    7ce8:	002e2315 	eoreq	r2, lr, r5, lsl r3
    7cec:	0abe0100 	beq	fef880f4 <SCS_BASE+0x1ef7a0f4>
    7cf0:	0000004c 	andeq	r0, r0, ip, asr #32
    7cf4:	00003b44 	andeq	r3, r0, r4, asr #22
    7cf8:	2d092a00 	vstrcs	s4, [r9, #-0]
    7cfc:	4b010000 	blmi	47d04 <__Stack_Size+0x47904>
    7d00:	1b0a010c 	blne	288138 <__Stack_Size+0x287d38>
    7d04:	c9100000 	ldmdbgt	r0, {}	; <UNPREDICTABLE>
    7d08:	01000029 	tsteq	r0, r9, lsr #32
    7d0c:	04ac0c4b 	strteq	r0, [ip], #3147	; 0xc4b
    7d10:	4a100000 	bmi	407d18 <__Stack_Size+0x407918>
    7d14:	0100002f 	tsteq	r0, pc, lsr #32
    7d18:	004c0c4b 	subeq	r0, ip, fp, asr #24
    7d1c:	da100000 	ble	407d24 <__Stack_Size+0x407924>
    7d20:	0100002e 	tsteq	r0, lr, lsr #32
    7d24:	004c0c4b 	subeq	r0, ip, fp, asr #24
    7d28:	22100000 	andscs	r0, r0, #0
    7d2c:	01000031 	tsteq	r0, r1, lsr r0
    7d30:	004c0c4c 	subeq	r0, ip, ip, asr #24
    7d34:	46110000 	ldrmi	r0, [r1], -r0
    7d38:	0100002e 	tsteq	r0, lr, lsr #32
    7d3c:	004c0c4e 	subeq	r0, ip, lr, asr #24
    7d40:	20110000 	andscs	r0, r1, r0
    7d44:	0100002b 	tsteq	r0, fp, lsr #32
    7d48:	004c0c4e 	subeq	r0, ip, lr, asr #24
    7d4c:	742b0000 	strtvc	r0, [fp], #-0
    7d50:	0100706d 	tsteq	r0, sp, rrx
    7d54:	004c0c4e 	subeq	r0, ip, lr, asr #24
    7d58:	2a000000 	bcs	7d60 <__Stack_Size+0x7960>
    7d5c:	0000303a 	andeq	r3, r0, sl, lsr r0
    7d60:	010c7a01 	tsteq	ip, r1, lsl #20
    7d64:	00001b6c 	andeq	r1, r0, ip, ror #22
    7d68:	0029c910 	eoreq	ip, r9, r0, lsl r9
    7d6c:	0c7a0100 	ldfeqe	f0, [sl], #-0
    7d70:	000004ac 	andeq	r0, r0, ip, lsr #9
    7d74:	002f4a10 	eoreq	r4, pc, r0, lsl sl	; <UNPREDICTABLE>
    7d78:	0c7a0100 	ldfeqe	f0, [sl], #-0
    7d7c:	0000004c 	andeq	r0, r0, ip, asr #32
    7d80:	002eda10 	eoreq	sp, lr, r0, lsl sl
    7d84:	0c7a0100 	ldfeqe	f0, [sl], #-0
    7d88:	0000004c 	andeq	r0, r0, ip, asr #32
    7d8c:	00312210 	eorseq	r2, r1, r0, lsl r2
    7d90:	0c7b0100 	ldfeqe	f0, [fp], #-0
    7d94:	0000004c 	andeq	r0, r0, ip, asr #32
    7d98:	002e4611 	eoreq	r4, lr, r1, lsl r6
    7d9c:	0c7d0100 	ldfeqe	f0, [sp], #-0
    7da0:	0000004c 	andeq	r0, r0, ip, asr #32
    7da4:	002b2011 	eoreq	r2, fp, r1, lsl r0
    7da8:	0c7d0100 	ldfeqe	f0, [sp], #-0
    7dac:	0000004c 	andeq	r0, r0, ip, asr #32
    7db0:	706d742b 	rsbvc	r7, sp, fp, lsr #8
    7db4:	0c7d0100 	ldfeqe	f0, [sp], #-0
    7db8:	0000004c 	andeq	r0, r0, ip, asr #32
    7dbc:	31172000 	tstcc	r7, r0
    7dc0:	49010000 	stmdbmi	r1, {}	; <UNPREDICTABLE>
    7dc4:	00000002 	andeq	r0, r0, r2
    7dc8:	0000b600 	andeq	fp, r0, r0, lsl #12
    7dcc:	c49c0100 	ldrgt	r0, [ip], #256	; 0x100
    7dd0:	1500001c 	strne	r0, [r0, #-28]
    7dd4:	000029c9 	andeq	r2, r0, r9, asr #19
    7dd8:	ac024901 	stcge	9, cr4, [r2], {1}
    7ddc:	65000004 	strvs	r0, [r0, #-4]
    7de0:	1500003b 	strne	r0, [r0, #-59]	; 0x3b
    7de4:	00002cf8 	strdeq	r2, [r0], -r8
    7de8:	24024901 	strcs	r4, [r2], #-2305	; 0x901
    7dec:	fd000009 	stc2	0, cr0, [r0, #-36]	; 0xffffffdc
    7df0:	2c00003b 	stccs	0, cr0, [r0], {59}	; 0x3b
    7df4:	00001aa8 	andeq	r1, r0, r8, lsr #21
    7df8:	00000000 	andeq	r0, r0, r0
    7dfc:	000007c8 	andeq	r0, r0, r8, asr #15
    7e00:	fc026a01 	stc2	10, cr6, [r2], {1}
    7e04:	2200001b 	andcs	r0, r0, #27
    7e08:	00001ad9 	ldrdeq	r1, [r0], -r9
    7e0c:	00003c5b 	andeq	r3, r0, fp, asr ip
    7e10:	001acd22 	andseq	ip, sl, r2, lsr #26
    7e14:	003c6e00 	eorseq	r6, ip, r0, lsl #28
    7e18:	1ac12200 	bne	ff050620 <SCS_BASE+0x1f042620>
    7e1c:	3c810000 	stccc	0, cr0, [r1], {0}
    7e20:	b5220000 	strlt	r0, [r2, #-0]!
    7e24:	9400001a 	strls	r0, [r0], #-26
    7e28:	2d00003c 	stccs	0, cr0, [r0, #-240]	; 0xffffff10
    7e2c:	000007c8 	andeq	r0, r0, r8, asr #15
    7e30:	001ae525 	andseq	lr, sl, r5, lsr #10
    7e34:	003cb500 	eorseq	fp, ip, r0, lsl #10
    7e38:	1af12500 	bne	ffc51240 <SCS_BASE+0x1fc43240>
    7e3c:	3cf00000 	ldclcc	0, cr0, [r0]
    7e40:	fd250000 	stc2	0, cr0, [r5, #-0]
    7e44:	2600001a 			; <UNDEFINED> instruction: 0x2600001a
    7e48:	0000003d 	andeq	r0, r0, sp, lsr r0
    7e4c:	1b0a2c00 	blne	292e54 <__Stack_Size+0x292a54>
    7e50:	00000000 	andeq	r0, r0, r0
    7e54:	07e80000 	strbeq	r0, [r8, r0]!
    7e58:	74010000 	strvc	r0, [r1], #-0
    7e5c:	001c5602 	andseq	r5, ip, r2, lsl #12
    7e60:	1b3b2200 	blne	ed0668 <__Stack_Size+0xed0268>
    7e64:	3d490000 	stclcc	0, cr0, [r9, #-0]
    7e68:	2f220000 	svccs	0x00220000
    7e6c:	5c00001b 	stcpl	0, cr0, [r0], {27}
    7e70:	2200003d 	andcs	r0, r0, #61	; 0x3d
    7e74:	00001b23 	andeq	r1, r0, r3, lsr #22
    7e78:	00003d6f 	andeq	r3, r0, pc, ror #26
    7e7c:	001b1722 	andseq	r1, fp, r2, lsr #14
    7e80:	003d8200 	eorseq	r8, sp, r0, lsl #4
    7e84:	07e82d00 	strbeq	r2, [r8, r0, lsl #26]!
    7e88:	47250000 	strmi	r0, [r5, -r0]!
    7e8c:	a300001b 	movwge	r0, #27
    7e90:	2500003d 	strcs	r0, [r0, #-61]	; 0x3d
    7e94:	00001b53 	andeq	r1, r0, r3, asr fp
    7e98:	00003dea 	andeq	r3, r0, sl, ror #27
    7e9c:	001b5f25 	andseq	r5, fp, r5, lsr #30
    7ea0:	003e2500 	eorseq	r2, lr, r0, lsl #10
    7ea4:	1a000000 	bne	7eac <__Stack_Size+0x7aac>
    7ea8:	00000000 	andeq	r0, r0, r0
    7eac:	000004b2 			; <UNDEFINED> instruction: 0x000004b2
    7eb0:	00001c6a 	andeq	r1, r0, sl, ror #24
    7eb4:	0250011b 	subseq	r0, r0, #-1073741818	; 0xc0000006
    7eb8:	1c000074 	stcne	0, cr0, [r0], {116}	; 0x74
    7ebc:	00000000 	andeq	r0, r0, r0
    7ec0:	000018d2 	ldrdeq	r1, [r0], -r2
    7ec4:	00001c7f 	andeq	r1, r0, pc, ror ip
    7ec8:	0350011b 	cmpeq	r0, #-1073741818	; 0xc0000006
    7ecc:	005001f3 	ldrsheq	r0, [r0], #-19	; 0xffffffed
    7ed0:	00000027 	andeq	r0, r0, r7, lsr #32
    7ed4:	00052700 	andeq	r2, r5, r0, lsl #14
    7ed8:	00001c00 	andeq	r1, r0, r0, lsl #24
    7edc:	19070000 	stmdbne	r7, {}	; <UNPREDICTABLE>
    7ee0:	1c9d0000 	ldcne	0, cr0, [sp], {0}
    7ee4:	011b0000 	tsteq	fp, r0
    7ee8:	01f30350 	mvnseq	r0, r0, asr r3
    7eec:	001c0050 	andseq	r0, ip, r0, asr r0
    7ef0:	3e000000 	cdpcc	0, 0, cr0, cr0, cr0, {0}
    7ef4:	b200001a 	andlt	r0, r0, #26
    7ef8:	1b00001c 	blne	7f70 <__Stack_Size+0x7b70>
    7efc:	f3035001 	vhadd.u8	d5, d3, d1
    7f00:	1d005001 	stcne	0, cr5, [r0, #-4]
    7f04:	00000000 	andeq	r0, r0, r0
    7f08:	00001a73 	andeq	r1, r0, r3, ror sl
    7f0c:	0350011b 	cmpeq	r0, #-1073741818	; 0xc0000006
    7f10:	005001f3 	ldrsheq	r0, [r0], #-19	; 0xffffffed
    7f14:	2b282000 	blcs	a0ff1c <__Stack_Size+0xa0fb1c>
    7f18:	d8010000 	stmdale	r1, {}	; <UNPREDICTABLE>
    7f1c:	0000000a 	andeq	r0, r0, sl
    7f20:	00001000 	andeq	r1, r0, r0
    7f24:	f99c0100 			; <UNDEFINED> instruction: 0xf99c0100
    7f28:	1400001c 	strne	r0, [r0], #-28
    7f2c:	000029c9 	andeq	r2, r0, r9, asr #19
    7f30:	ac0ad801 	stcge	8, cr13, [sl], {1}
    7f34:	01000004 	tsteq	r0, r4
    7f38:	28971550 	ldmcs	r7, {r4, r6, r8, sl, ip}
    7f3c:	d8010000 	stmdale	r1, {}	; <UNPREDICTABLE>
    7f40:	00004c0a 	andeq	r4, r0, sl, lsl #24
    7f44:	003e4800 	eorseq	r4, lr, r0, lsl #16
    7f48:	8f2e0000 	svchi	0x002e0000
    7f4c:	01000029 	tsteq	r0, r9, lsr #32
    7f50:	004c0aec 	subeq	r0, ip, ip, ror #21
    7f54:	00000000 	andeq	r0, r0, r0
    7f58:	00060000 	andeq	r0, r6, r0
    7f5c:	9c010000 	stcls	0, cr0, [r1], {-0}
    7f60:	00001d24 	andeq	r1, r0, r4, lsr #26
    7f64:	0029c915 	eoreq	ip, r9, r5, lsl r9
    7f68:	0aec0100 	beq	ffb08370 <SCS_BASE+0x1fafa370>
    7f6c:	000004ac 	andeq	r0, r0, ip, lsr #9
    7f70:	00003e69 	andeq	r3, r0, r9, ror #28
    7f74:	2a552e00 	bcs	155377c <__Stack_Size+0x155337c>
    7f78:	fd010000 	stc2	0, cr0, [r1, #-0]
    7f7c:	00004c0a 	andeq	r4, r0, sl, lsl #24
    7f80:	00000000 	andeq	r0, r0, r0
    7f84:	00000600 	andeq	r0, r0, r0, lsl #12
    7f88:	4f9c0100 	svcmi	0x009c0100
    7f8c:	1500001d 	strne	r0, [r0, #-29]
    7f90:	000029c9 	andeq	r2, r0, r9, asr #19
    7f94:	ac0afd01 	stcge	13, cr15, [sl], {1}
    7f98:	8a000004 	bhi	7fb0 <__Stack_Size+0x7bb0>
    7f9c:	0000003e 	andeq	r0, r0, lr, lsr r0
    7fa0:	002a652e 	eoreq	r6, sl, lr, lsr #10
    7fa4:	0b0e0100 	bleq	3883ac <__Stack_Size+0x387fac>
    7fa8:	0000004c 	andeq	r0, r0, ip, asr #32
    7fac:	00000000 	andeq	r0, r0, r0
    7fb0:	00000006 	andeq	r0, r0, r6
    7fb4:	1d7a9c01 	ldclne	12, cr9, [sl, #-4]!
    7fb8:	c9150000 	ldmdbgt	r5, {}	; <UNPREDICTABLE>
    7fbc:	01000029 	tsteq	r0, r9, lsr #32
    7fc0:	04ac0b0e 	strteq	r0, [ip], #2830	; 0xb0e
    7fc4:	3eab0000 	cdpcc	0, 10, cr0, cr11, cr0, {0}
    7fc8:	2e000000 	cdpcs	0, 0, cr0, cr0, cr0, {0}
    7fcc:	00002a75 	andeq	r2, r0, r5, ror sl
    7fd0:	4c0b1f01 	stcmi	15, cr1, [fp], {1}
    7fd4:	00000000 	andeq	r0, r0, r0
    7fd8:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    7fdc:	01000000 	mrseq	r0, (UNDEF: 0)
    7fe0:	001da59c 	mulseq	sp, ip, r5
    7fe4:	29c91500 	stmibcs	r9, {r8, sl, ip}^
    7fe8:	1f010000 	svcne	0x00010000
    7fec:	0004ac0b 	andeq	sl, r4, fp, lsl #24
    7ff0:	003ecc00 	eorseq	ip, lr, r0, lsl #24
    7ff4:	822e0000 	eorhi	r0, lr, #0
    7ff8:	0100002d 	tsteq	r0, sp, lsr #32
    7ffc:	004c0b2f 	subeq	r0, ip, pc, lsr #22
    8000:	00000000 	andeq	r0, r0, r0
    8004:	00060000 	andeq	r0, r6, r0
    8008:	9c010000 	stcls	0, cr0, [r1], {-0}
    800c:	00001dd0 	ldrdeq	r1, [r0], -r0
    8010:	0029c915 	eoreq	ip, r9, r5, lsl r9
    8014:	0b2f0100 	bleq	bc841c <__Stack_Size+0xbc801c>
    8018:	000004ac 	andeq	r0, r0, ip, lsr #9
    801c:	00003eed 	andeq	r3, r0, sp, ror #29
    8020:	2c0e2e00 	stccs	14, cr2, [lr], {-0}
    8024:	3f010000 	svccc	0x00010000
    8028:	00004c0b 	andeq	r4, r0, fp, lsl #24
    802c:	00000000 	andeq	r0, r0, r0
    8030:	00000600 	andeq	r0, r0, r0, lsl #12
    8034:	fb9c0100 	blx	fe70843e <SCS_BASE+0x1e6fa43e>
    8038:	1500001d 	strne	r0, [r0, #-29]
    803c:	000029c9 	andeq	r2, r0, r9, asr #19
    8040:	ac0b3f01 	stcge	15, cr3, [fp], {1}
    8044:	0e000004 	cdpeq	0, 0, cr0, cr0, cr4, {0}
    8048:	0000003f 	andeq	r0, r0, pc, lsr r0
    804c:	00286f2e 	eoreq	r6, r8, lr, lsr #30
    8050:	0b5d0100 	bleq	1748458 <__Stack_Size+0x1748058>
    8054:	000000a4 	andeq	r0, r0, r4, lsr #1
    8058:	00000000 	andeq	r0, r0, r0
    805c:	0000000c 	andeq	r0, r0, ip
    8060:	1e449c01 	cdpne	12, 4, cr9, cr4, cr1, {0}
    8064:	c9150000 	ldmdbgt	r5, {}	; <UNPREDICTABLE>
    8068:	01000029 	tsteq	r0, r9, lsr #32
    806c:	04ac0b5d 	strteq	r0, [ip], #2909	; 0xb5d
    8070:	3f2f0000 	svccc	0x002f0000
    8074:	9f140000 	svcls	0x00140000
    8078:	0100002b 	tsteq	r0, fp, lsr #32
    807c:	004c0b5d 	subeq	r0, ip, sp, asr fp
    8080:	51010000 	mrspl	r0, (UNDEF: 1)
    8084:	001c4c16 	andseq	r4, ip, r6, lsl ip
    8088:	0b5f0100 	bleq	17c8490 <__Stack_Size+0x17c8090>
    808c:	000000af 	andeq	r0, r0, pc, lsr #1
    8090:	00003f50 	andeq	r3, r0, r0, asr pc
    8094:	02b72000 	adcseq	r2, r7, #0
    8098:	86010000 	strhi	r0, [r1], -r0
    809c:	0017480b 	andseq	r4, r7, fp, lsl #16
    80a0:	00000808 	andeq	r0, r0, r8, lsl #16
    80a4:	799c0100 	ldmibvc	ip, {r8}
    80a8:	1400001e 	strne	r0, [r0], #-30
    80ac:	000029c9 	andeq	r2, r0, r9, asr #19
    80b0:	ac0b8601 	stcge	6, cr8, [fp], {1}
    80b4:	01000004 	tsteq	r0, r4
    80b8:	2b9f1550 	blcs	fe7cd600 <SCS_BASE+0x1e7bf600>
    80bc:	86010000 	strhi	r0, [r1], -r0
    80c0:	00004c0b 	andeq	r4, r0, fp, lsl #24
    80c4:	003f7800 	eorseq	r7, pc, r0, lsl #16
    80c8:	e52e0000 	str	r0, [lr, #-0]!
    80cc:	01000030 	tsteq	r0, r0, lsr r0
    80d0:	00af0ba2 	adceq	r0, pc, r2, lsr #23
    80d4:	00000000 	andeq	r0, r0, r0
    80d8:	00160000 	andseq	r0, r6, r0
    80dc:	9c010000 	stcls	0, cr0, [r1], {-0}
    80e0:	00001ee2 	andeq	r1, r0, r2, ror #29
    80e4:	0029c915 	eoreq	ip, r9, r5, lsl r9
    80e8:	0ba20100 	bleq	fe8884f0 <SCS_BASE+0x1e87a4f0>
    80ec:	000004ac 	andeq	r0, r0, ip, lsr #9
    80f0:	00003f99 	muleq	r0, r9, pc	; <UNPREDICTABLE>
    80f4:	0030fc14 	eorseq	pc, r0, r4, lsl ip	; <UNPREDICTABLE>
    80f8:	0ba20100 	bleq	fe888500 <SCS_BASE+0x1e87a500>
    80fc:	0000004c 	andeq	r0, r0, ip, asr #32
    8100:	4c165101 	ldfmis	f5, [r6], {1}
    8104:	0100001c 	tsteq	r0, ip, lsl r0
    8108:	00af0ba4 	adceq	r0, pc, r4, lsr #23
    810c:	3fba0000 	svccc	0x00ba0000
    8110:	4d160000 	ldcmi	0, cr0, [r6, #-0]
    8114:	0100001c 	tsteq	r0, ip, lsl r0
    8118:	004c0ba5 	subeq	r0, ip, r5, lsr #23
    811c:	3fd90000 	svccc	0x00d90000
    8120:	e8160000 	ldmda	r6, {}	; <UNPREDICTABLE>
    8124:	01000028 	tsteq	r0, r8, lsr #32
    8128:	004c0ba5 	subeq	r0, ip, r5, lsr #23
    812c:	3ffd0000 	svccc	0x00fd0000
    8130:	20000000 	andcs	r0, r0, r0
    8134:	00000e9c 	muleq	r0, ip, lr
    8138:	500bcd01 	andpl	ip, fp, r1, lsl #26
    813c:	08080017 	stmdaeq	r8, {r0, r1, r2, r4}
    8140:	01000000 	mrseq	r0, (UNDEF: 0)
    8144:	001f179c 	mulseq	pc, ip, r7	; <UNPREDICTABLE>
    8148:	29c91400 	stmibcs	r9, {sl, ip}^
    814c:	cd010000 	stcgt	0, cr0, [r1, #-0]
    8150:	0004ac0b 	andeq	sl, r4, fp, lsl #24
    8154:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    8158:	000030fc 	strdeq	r3, [r0], -ip
    815c:	4c0bcd01 	stcmi	13, cr12, [fp], {1}
    8160:	21000000 	mrscs	r0, (UNDEF: 0)
    8164:	00000040 	andeq	r0, r0, r0, asr #32
    8168:	0025b02f 	eoreq	fp, r5, pc, lsr #32
    816c:	01150500 	tsteq	r5, r0, lsl #10
    8170:	00001f2e 	andeq	r1, r0, lr, lsr #30
    8174:	00003a30 	andeq	r3, r0, r0, lsr sl
    8178:	00cf3000 	sbceq	r3, pc, r0
    817c:	31000000 	mrscc	r0, (UNDEF: 0)
    8180:	00001f67 	andeq	r1, r0, r7, ror #30
    8184:	30011405 	andcc	r1, r1, r5, lsl #8
    8188:	0000003a 	andeq	r0, r0, sl, lsr r0
    818c:	0000cf30 	andeq	ip, r0, r0, lsr pc
    8190:	07000000 	streq	r0, [r0, -r0]
    8194:	04000002 	streq	r0, [r0], #-2
    8198:	001a7700 	andseq	r7, sl, r0, lsl #14
    819c:	29010400 	stmdbcs	r1, {sl}
    81a0:	01000000 	mrseq	r0, (UNDEF: 0)
    81a4:	00003197 	muleq	r0, r7, r1
    81a8:	000003c2 	andeq	r0, r0, r2, asr #7
    81ac:	00000ad0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    81b0:	00000000 	andeq	r0, r0, r0
    81b4:	0000261c 	andeq	r2, r0, ip, lsl r6
    81b8:	57050402 	strpl	r0, [r5, -r2, lsl #8]
    81bc:	02000008 	andeq	r0, r0, #8
    81c0:	08290502 	stmdaeq	r9!, {r1, r8, sl}
    81c4:	01020000 	mrseq	r0, (UNDEF: 2)
    81c8:	000a1006 	andeq	r1, sl, r6
    81cc:	33750300 	cmncc	r5, #0, 6
    81d0:	27020032 	smladxcs	r2, r2, r0, r0
    81d4:	00000045 	andeq	r0, r0, r5, asr #32
    81d8:	64070402 	strvs	r0, [r7], #-1026	; 0x402
    81dc:	02000009 	andeq	r0, r0, #9
    81e0:	0c090702 	stceq	7, cr0, [r9], {2}
    81e4:	75030000 	strvc	r0, [r3, #-0]
    81e8:	29020038 	stmdbcs	r2, {r3, r4, r5}
    81ec:	0000005d 	andeq	r0, r0, sp, asr r0
    81f0:	0e080102 	adfeqe	f0, f0, f2
    81f4:	0400000a 	streq	r0, [r0], #-10
    81f8:	00000475 	andeq	r0, r0, r5, ror r4
    81fc:	006f2f02 	rsbeq	r2, pc, r2, lsl #30
    8200:	45050000 	strmi	r0, [r5, #-0]
    8204:	04000000 	streq	r0, [r0], #-0
    8208:	000023a8 	andeq	r2, r0, r8, lsr #7
    820c:	007f3302 	rsbseq	r3, pc, r2, lsl #6
    8210:	6f060000 	svcvs	0x00060000
    8214:	07000000 	streq	r0, [r0, -r0]
    8218:	993c0201 	ldmdbls	ip!, {r0, r9}
    821c:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    8220:	00001ec3 	andeq	r1, r0, r3, asr #29
    8224:	45530900 	ldrbmi	r0, [r3, #-2304]	; 0x900
    8228:	00010054 	andeq	r0, r1, r4, asr r0
    822c:	0007b804 	andeq	fp, r7, r4, lsl #16
    8230:	843c0200 	ldrthi	r0, [ip], #-512	; 0x200
    8234:	07000000 	streq	r0, [r0, -r0]
    8238:	b93e0201 	ldmdblt	lr!, {r0, r9}
    823c:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    8240:	0000055b 	andeq	r0, r0, fp, asr r5
    8244:	09410800 	stmdbeq	r1, {fp}^
    8248:	00010000 	andeq	r0, r1, r0
    824c:	00012204 	andeq	r2, r1, r4, lsl #4
    8250:	a43e0200 	ldrtge	r0, [lr], #-512	; 0x200
    8254:	02000000 	andeq	r0, r0, #0
    8258:	095b0704 	ldmdbeq	fp, {r2, r8, r9, sl}^
    825c:	100a0000 	andne	r0, sl, r0
    8260:	09020203 	stmdbeq	r2, {r0, r1, r9}
    8264:	0b000001 	bleq	8270 <__Stack_Size+0x7e70>
    8268:	000031ec 	andeq	r3, r0, ip, ror #3
    826c:	64020403 	strvs	r0, [r2], #-1027	; 0x403
    8270:	00000000 	andeq	r0, r0, r0
    8274:	0032190b 	eorseq	r1, r2, fp, lsl #18
    8278:	02050300 	andeq	r0, r5, #0, 6
    827c:	00000064 	andeq	r0, r0, r4, rrx
    8280:	41560c04 	cmpmi	r6, r4, lsl #24
    8284:	0603004c 	streq	r0, [r3], -ip, asr #32
    8288:	00006402 	andeq	r6, r0, r2, lsl #8
    828c:	d60b0800 	strle	r0, [fp], -r0, lsl #16
    8290:	03000031 	movweq	r0, #49	; 0x31
    8294:	00740207 	rsbseq	r0, r4, r7, lsl #4
    8298:	000c0000 	andeq	r0, ip, r0
    829c:	0031dc0d 	eorseq	sp, r1, sp, lsl #24
    82a0:	02080300 	andeq	r0, r8, #0, 6
    82a4:	000000cb 	andeq	r0, r0, fp, asr #1
    82a8:	0032010e 	eorseq	r0, r2, lr, lsl #2
    82ac:	002b0100 	eoreq	r0, fp, r0, lsl #2
    82b0:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    82b4:	01000000 	mrseq	r0, (UNDEF: 0)
    82b8:	0001389c 	muleq	r1, ip, r8
    82bc:	321e0f00 	andscc	r0, lr, #0, 30
    82c0:	2b010000 	blcs	482c8 <__Stack_Size+0x47ec8>
    82c4:	0000003a 	andeq	r0, r0, sl, lsr r0
    82c8:	0e005001 	cdpeq	0, 0, cr5, cr0, cr1, {0}
    82cc:	00000a46 	andeq	r0, r0, r6, asr #20
    82d0:	17584201 	ldrbne	r4, [r8, -r1, lsl #4]
    82d4:	000c0800 	andeq	r0, ip, r0, lsl #16
    82d8:	9c010000 	stcls	0, cr0, [r1], {-0}
    82dc:	0000015b 	andeq	r0, r0, fp, asr r1
    82e0:	0006650f 	andeq	r6, r6, pc, lsl #10
    82e4:	3a420100 	bcc	10886ec <__Stack_Size+0x10882ec>
    82e8:	01000000 	mrseq	r0, (UNDEF: 0)
    82ec:	c60e0050 			; <UNDEFINED> instruction: 0xc60e0050
    82f0:	01000008 	tsteq	r0, r8
    82f4:	00176455 	andseq	r6, r7, r5, asr r4
    82f8:	00002808 	andeq	r2, r0, r8, lsl #16
    82fc:	809c0100 	addshi	r0, ip, r0, lsl #2
    8300:	10000001 	andne	r0, r0, r1
    8304:	000031f1 	strdeq	r3, [r0], -r1
    8308:	003a5501 	eorseq	r5, sl, r1, lsl #10
    830c:	40420000 	submi	r0, r2, r0
    8310:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    8314:	0000078f 	andeq	r0, r0, pc, lsl #15
    8318:	178c7001 	strne	r7, [ip, r1]
    831c:	00180800 	andseq	r0, r8, r0, lsl #16
    8320:	9c010000 	stcls	0, cr0, [r1], {-0}
    8324:	000001a3 	andeq	r0, r0, r3, lsr #3
    8328:	001a7c0f 	andseq	r7, sl, pc, lsl #24
    832c:	b9700100 	ldmdblt	r0!, {r8}^
    8330:	01000000 	mrseq	r0, (UNDEF: 0)
    8334:	84110050 	ldrhi	r0, [r1], #-80	; 0x50
    8338:	01000031 	tsteq	r0, r1, lsr r0
    833c:	00003a86 	andeq	r3, r0, r6, lsl #21
    8340:	00000000 	andeq	r0, r0, r0
    8344:	00000c00 	andeq	r0, r0, r0, lsl #24
    8348:	129c0100 	addsne	r0, ip, #0, 2
    834c:	000031b3 			; <UNDEFINED> instruction: 0x000031b3
    8350:	00999601 	addseq	r9, r9, r1, lsl #12
    8354:	00000000 	andeq	r0, r0, r0
    8358:	001c0000 	andseq	r0, ip, r0
    835c:	9c010000 	stcls	0, cr0, [r1], {-0}
    8360:	0031c910 	eorseq	ip, r1, r0, lsl r9
    8364:	53960100 	orrspl	r0, r6, #0, 2
    8368:	7d000000 	stcvc	0, cr0, [r0, #-0]
    836c:	13000040 	movwne	r0, #64	; 0x40
    8370:	00002603 	andeq	r2, r0, r3, lsl #12
    8374:	003a9801 	eorseq	r9, sl, r1, lsl #16
    8378:	409e0000 	addsmi	r0, lr, r0
    837c:	74140000 	ldrvc	r0, [r4], #-0
    8380:	0100706d 	tsteq	r0, sp, rrx
    8384:	00003a98 	muleq	r0, r8, sl
    8388:	0040bd00 	subeq	fp, r0, r0, lsl #26
    838c:	1c4c1300 	mcrrne	3, 0, r1, ip, cr0
    8390:	99010000 	stmdbls	r1, {}	; <UNPREDICTABLE>
    8394:	00000099 	muleq	r0, r9, r0
    8398:	000040ea 	andeq	r4, r0, sl, ror #1
    839c:	0a280000 	beq	a083a4 <__Stack_Size+0xa07fa4>
    83a0:	00040000 	andeq	r0, r4, r0
    83a4:	00001b9f 	muleq	r0, pc, fp	; <UNPREDICTABLE>
    83a8:	00290104 	eoreq	r0, r9, r4, lsl #2
    83ac:	c2010000 	andgt	r0, r1, #0
    83b0:	c2000033 	andgt	r0, r0, #51	; 0x33
    83b4:	08000003 	stmdaeq	r0, {r0, r1}
    83b8:	0000000b 	andeq	r0, r0, fp
    83bc:	fe000000 	cdp2	0, 0, cr0, cr0, cr0, {0}
    83c0:	02000026 	andeq	r0, r0, #38	; 0x26
    83c4:	09690704 	stmdbeq	r9!, {r2, r8, r9, sl}^
    83c8:	04020000 	streq	r0, [r2], #-0
    83cc:	00085705 	andeq	r5, r8, r5, lsl #14
    83d0:	05020200 	streq	r0, [r2, #-512]	; 0x200
    83d4:	00000829 	andeq	r0, r0, r9, lsr #16
    83d8:	10060102 	andne	r0, r6, r2, lsl #2
    83dc:	0300000a 	movweq	r0, #10
    83e0:	00323375 	eorseq	r3, r2, r5, ror r3
    83e4:	004c2702 	subeq	r2, ip, r2, lsl #14
    83e8:	04020000 	streq	r0, [r2], #-0
    83ec:	00096407 	andeq	r6, r9, r7, lsl #8
    83f0:	31750300 	cmncc	r5, r0, lsl #6
    83f4:	28020036 	stmdacs	r2, {r1, r2, r4, r5}
    83f8:	0000005e 	andeq	r0, r0, lr, asr r0
    83fc:	09070202 	stmdbeq	r7, {r1, r9}
    8400:	0300000c 	movweq	r0, #12
    8404:	02003875 	andeq	r3, r0, #7667712	; 0x750000
    8408:	00006f29 	andeq	r6, r0, r9, lsr #30
    840c:	08010200 	stmdaeq	r1, {r9}
    8410:	00000a0e 	andeq	r0, r0, lr, lsl #20
    8414:	00047504 	andeq	r7, r4, r4, lsl #10
    8418:	812f0200 	teqhi	pc, r0, lsl #4
    841c:	05000000 	streq	r0, [r0, #-0]
    8420:	0000004c 	andeq	r0, r0, ip, asr #32
    8424:	0002ca04 	andeq	ip, r2, r4, lsl #20
    8428:	91300200 	teqls	r0, r0, lsl #4
    842c:	05000000 	streq	r0, [r0, #-0]
    8430:	0000005e 	andeq	r0, r0, lr, asr r0
    8434:	3c020106 	stfccs	f0, [r2], {6}
    8438:	000000ab 	andeq	r0, r0, fp, lsr #1
    843c:	001ec307 	andseq	ip, lr, r7, lsl #6
    8440:	53080000 	movwpl	r0, #32768	; 0x8000
    8444:	01005445 	tsteq	r0, r5, asr #8
    8448:	07b80400 	ldreq	r0, [r8, r0, lsl #8]!
    844c:	3c020000 	stccc	0, cr0, [r2], {-0}
    8450:	00000096 	muleq	r0, r6, r0
    8454:	00251b04 	eoreq	r1, r5, r4, lsl #22
    8458:	963c0200 	ldrtls	r0, [ip], -r0, lsl #4
    845c:	06000000 	streq	r0, [r0], -r0
    8460:	d63e0201 	ldrtle	r0, [lr], -r1, lsl #4
    8464:	07000000 	streq	r0, [r0, -r0]
    8468:	0000055b 	andeq	r0, r0, fp, asr r5
    846c:	09410700 	stmdbeq	r1, {r8, r9, sl}^
    8470:	00010000 	andeq	r0, r1, r0
    8474:	00012204 	andeq	r2, r1, r4, lsl #4
    8478:	c13e0200 	teqgt	lr, r0, lsl #4
    847c:	02000000 	andeq	r0, r0, #0
    8480:	095b0704 	ldmdbeq	fp, {r2, r8, r9, sl}^
    8484:	1c090000 	stcne	0, cr0, [r9], {-0}
    8488:	a6023803 	strge	r3, [r2], -r3, lsl #16
    848c:	0a000001 	beq	8498 <__Stack_Size+0x8098>
    8490:	03005253 	movweq	r5, #595	; 0x253
    8494:	0086023a 	addeq	r0, r6, sl, lsr r2
    8498:	0b000000 	bleq	84a0 <__Stack_Size+0x80a0>
    849c:	000007e3 	andeq	r0, r0, r3, ror #15
    84a0:	53023b03 	movwpl	r3, #11011	; 0x2b03
    84a4:	02000000 	andeq	r0, r0, #0
    84a8:	0052440a 	subseq	r4, r2, sl, lsl #8
    84ac:	86023c03 	strhi	r3, [r2], -r3, lsl #24
    84b0:	04000000 	streq	r0, [r0], #-0
    84b4:	0007ed0b 	andeq	lr, r7, fp, lsl #26
    84b8:	023d0300 	eorseq	r0, sp, #0, 6
    84bc:	00000053 	andeq	r0, r0, r3, asr r0
    84c0:	52420a06 	subpl	r0, r2, #24576	; 0x6000
    84c4:	3e030052 	mcrcc	0, 0, r0, cr3, cr2, {2}
    84c8:	00008602 	andeq	r8, r0, r2, lsl #12
    84cc:	f70b0800 			; <UNDEFINED> instruction: 0xf70b0800
    84d0:	03000007 	movweq	r0, #7
    84d4:	0053023f 	subseq	r0, r3, pc, lsr r2
    84d8:	0a0a0000 	beq	2884e0 <__Stack_Size+0x2880e0>
    84dc:	00315243 	eorseq	r5, r1, r3, asr #4
    84e0:	86024003 	strhi	r4, [r2], -r3
    84e4:	0c000000 	stceq	0, cr0, [r0], {-0}
    84e8:	0008010b 	andeq	r0, r8, fp, lsl #2
    84ec:	02410300 	subeq	r0, r1, #0, 6
    84f0:	00000053 	andeq	r0, r0, r3, asr r0
    84f4:	52430a0e 	subpl	r0, r3, #57344	; 0xe000
    84f8:	42030032 	andmi	r0, r3, #50	; 0x32
    84fc:	00008602 	andeq	r8, r0, r2, lsl #12
    8500:	0b0b1000 	bleq	2cc508 <__Stack_Size+0x2cc108>
    8504:	03000008 	movweq	r0, #8
    8508:	00530243 	subseq	r0, r3, r3, asr #4
    850c:	0a120000 	beq	488514 <__Stack_Size+0x488114>
    8510:	00335243 	eorseq	r5, r3, r3, asr #4
    8514:	86024403 	strhi	r4, [r2], -r3, lsl #8
    8518:	14000000 	strne	r0, [r0], #-0
    851c:	0008150b 	andeq	r1, r8, fp, lsl #10
    8520:	02450300 	subeq	r0, r5, #0, 6
    8524:	00000053 	andeq	r0, r0, r3, asr r0
    8528:	024a0b16 	subeq	r0, sl, #22528	; 0x5800
    852c:	46030000 	strmi	r0, [r3], -r0
    8530:	00008602 	andeq	r8, r0, r2, lsl #12
    8534:	1f0b1800 	svcne	0x000b1800
    8538:	03000008 	movweq	r0, #8
    853c:	00530247 	subseq	r0, r3, r7, asr #4
    8540:	001a0000 	andseq	r0, sl, r0
    8544:	0004c70c 	andeq	ip, r4, ip, lsl #14
    8548:	02480300 	subeq	r0, r8, #0, 6
    854c:	000000e8 	andeq	r0, r0, r8, ror #1
    8550:	1a04100d 	bne	10c58c <__Stack_Size+0x10c18c>
    8554:	00000203 	andeq	r0, r0, r3, lsl #4
    8558:	0002910e 	andeq	r9, r2, lr, lsl #2
    855c:	411c0400 	tstmi	ip, r0, lsl #8
    8560:	00000000 	andeq	r0, r0, r0
    8564:	00017d0e 	andeq	r7, r1, lr, lsl #26
    8568:	531d0400 	tstpl	sp, #0, 8
    856c:	04000000 	streq	r0, [r0], #-0
    8570:	0001bc0e 	andeq	fp, r1, lr, lsl #24
    8574:	531e0400 	tstpl	lr, #0, 8
    8578:	06000000 	streq	r0, [r0], -r0
    857c:	000b540e 	andeq	r5, fp, lr, lsl #8
    8580:	531f0400 	tstpl	pc, #0, 8
    8584:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    8588:	0005be0e 	andeq	fp, r5, lr, lsl #28
    858c:	53200400 	teqpl	r0, #0, 8
    8590:	0a000000 	beq	8598 <__Stack_Size+0x8198>
    8594:	0005dc0e 	andeq	sp, r5, lr, lsl #24
    8598:	53210400 	teqpl	r1, #0, 8
    859c:	0c000000 	stceq	0, cr0, [r0], {-0}
    85a0:	0b270400 	bleq	9c95a8 <__Stack_Size+0x9c91a8>
    85a4:	22040000 	andcs	r0, r4, #0
    85a8:	000001b2 			; <UNDEFINED> instruction: 0x000001b2
    85ac:	2504080d 	strcs	r0, [r4, #-2061]	; 0x80d
    85b0:	00000247 	andeq	r0, r0, r7, asr #4
    85b4:	0034130e 	eorseq	r1, r4, lr, lsl #6
    85b8:	53270400 	teqpl	r7, #0, 8
    85bc:	00000000 	andeq	r0, r0, r0
    85c0:	0034c10e 	eorseq	ip, r4, lr, lsl #2
    85c4:	53280400 	teqpl	r8, #0, 8
    85c8:	02000000 	andeq	r0, r0, #0
    85cc:	00323f0e 	eorseq	r3, r2, lr, lsl #30
    85d0:	53290400 	teqpl	r9, #0, 8
    85d4:	04000000 	streq	r0, [r0], #-0
    85d8:	0034d30e 	eorseq	sp, r4, lr, lsl #6
    85dc:	532a0400 	teqpl	sl, #0, 8
    85e0:	06000000 	streq	r0, [r0], -r0
    85e4:	32780400 	rsbscc	r0, r8, #0, 8
    85e8:	2b040000 	blcs	1085f0 <__Stack_Size+0x1081f0>
    85ec:	0000020e 	andeq	r0, r0, lr, lsl #4
    85f0:	1905140d 	stmdbne	r5, {r0, r2, r3, sl, ip}
    85f4:	00000297 	muleq	r0, r7, r2
    85f8:	0026b40e 	eoreq	fp, r6, lr, lsl #8
    85fc:	411b0500 	tstmi	fp, r0, lsl #10
    8600:	00000000 	andeq	r0, r0, r0
    8604:	00257a0e 	eoreq	r7, r5, lr, lsl #20
    8608:	411c0500 	tstmi	ip, r0, lsl #10
    860c:	04000000 	streq	r0, [r0], #-0
    8610:	00270c0e 	eoreq	r0, r7, lr, lsl #24
    8614:	411d0500 	tstmi	sp, r0, lsl #10
    8618:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    861c:	0026d00e 	eoreq	sp, r6, lr
    8620:	411e0500 	tstmi	lr, r0, lsl #10
    8624:	0c000000 	stceq	0, cr0, [r0], {-0}
    8628:	0026550e 	eoreq	r5, r6, lr, lsl #10
    862c:	411f0500 	tstmi	pc, r0, lsl #10
    8630:	10000000 	andne	r0, r0, r0
    8634:	25420400 	strbcs	r0, [r2, #-1024]	; 0x400
    8638:	20050000 	andcs	r0, r5, r0
    863c:	00000252 	andeq	r0, r0, r2, asr r2
    8640:	000a660f 	andeq	r6, sl, pc, lsl #12
    8644:	a45a0100 	ldrbge	r0, [sl], #-256	; 0x100
    8648:	94080017 	strls	r0, [r8], #-23
    864c:	01000000 	mrseq	r0, (UNDEF: 0)
    8650:	0003729c 	muleq	r3, ip, r2
    8654:	33bb1000 			; <UNDEFINED> instruction: 0x33bb1000
    8658:	5a010000 	bpl	48660 <__Stack_Size+0x48260>
    865c:	00000372 	andeq	r0, r0, r2, ror r3
    8660:	00004129 	andeq	r4, r0, r9, lsr #2
    8664:	0017d811 	andseq	sp, r7, r1, lsl r8
    8668:	0009e508 	andeq	lr, r9, r8, lsl #10
    866c:	0002e000 	andeq	lr, r2, r0
    8670:	51011200 	mrspl	r1, R9_usr
    8674:	01123101 	tsteq	r2, r1, lsl #2
    8678:	000a0350 	andeq	r0, sl, r0, asr r3
    867c:	e6130040 	ldr	r0, [r3], -r0, asr #32
    8680:	e5080017 	str	r0, [r8, #-23]
    8684:	fa000009 	blx	86b0 <__Stack_Size+0x82b0>
    8688:	12000002 	andne	r0, r0, #2
    868c:	30015101 	andcc	r5, r1, r1, lsl #2
    8690:	03500112 	cmpeq	r0, #-2147483644	; 0x80000004
    8694:	0040000a 	subeq	r0, r0, sl
    8698:	0017f011 	andseq	pc, r7, r1, lsl r0	; <UNPREDICTABLE>
    869c:	0009fc08 	andeq	pc, r9, r8, lsl #24
    86a0:	00031400 	andeq	r1, r3, r0, lsl #8
    86a4:	51011200 	mrspl	r1, R9_usr
    86a8:	01123101 	tsteq	r2, r1, lsl #2
    86ac:	3d400350 	stclcc	3, cr0, [r0, #-320]	; 0xfffffec0
    86b0:	00110024 	andseq	r0, r1, r4, lsr #32
    86b4:	fc080018 	stc2	0, cr0, [r8], {24}
    86b8:	2e000009 	cdpcs	0, 0, cr0, cr0, cr9, {0}
    86bc:	12000003 	andne	r0, r0, #3
    86c0:	31015101 	tstcc	r1, r1, lsl #2
    86c4:	03500112 	cmpeq	r0, #-2147483644	; 0x80000004
    86c8:	00243e40 	eoreq	r3, r4, r0, asr #28
    86cc:	00181011 	andseq	r1, r8, r1, lsl r0
    86d0:	0009fc08 	andeq	pc, r9, r8, lsl #24
    86d4:	00034800 	andeq	r4, r3, r0, lsl #16
    86d8:	51011200 	mrspl	r1, R9_usr
    86dc:	01123101 	tsteq	r2, r1, lsl #2
    86e0:	3f400350 	svccc	0x00400350
    86e4:	20110024 	andscs	r0, r1, r4, lsr #32
    86e8:	fc080018 	stc2	0, cr0, [r8], {24}
    86ec:	62000009 	andvs	r0, r0, #9
    86f0:	12000003 	andne	r0, r0, #3
    86f4:	31015101 	tstcc	r1, r1, lsl #2
    86f8:	03500112 	cmpeq	r0, #-2147483644	; 0x80000004
    86fc:	00244040 	eoreq	r4, r4, r0, asr #32
    8700:	00182e14 	andseq	r2, r8, r4, lsl lr
    8704:	0009fc08 	andeq	pc, r9, r8, lsl #24
    8708:	51011200 	mrspl	r1, R9_usr
    870c:	00003001 	andeq	r3, r0, r1
    8710:	01a60415 			; <UNDEFINED> instruction: 0x01a60415
    8714:	4c0f0000 	stcmi	0, cr0, [pc], {-0}
    8718:	01000001 	tsteq	r0, r1
    871c:	0018388c 	andseq	r3, r8, ip, lsl #17
    8720:	00008808 	andeq	r8, r0, r8, lsl #16
    8724:	159c0100 	ldrne	r0, [ip, #256]	; 0x100
    8728:	10000004 	andne	r0, r0, r4
    872c:	000033bb 			; <UNDEFINED> instruction: 0x000033bb
    8730:	03728c01 	cmneq	r2, #256	; 0x100
    8734:	41b90000 			; <UNDEFINED> instruction: 0x41b90000
    8738:	dc100000 	ldcle	0, cr0, [r0], {-0}
    873c:	01000033 	tsteq	r0, r3, lsr r0
    8740:	0004158c 	andeq	r1, r4, ip, lsl #11
    8744:	0041e500 	subeq	lr, r1, r0, lsl #10
    8748:	1f3d1600 	svcne	0x003d1600
    874c:	8e010000 	cdphi	0, 0, cr0, cr1, cr0, {0}
    8750:	00000041 	andeq	r0, r0, r1, asr #32
    8754:	00004211 	andeq	r4, r0, r1, lsl r2
    8758:	0032d516 	eorseq	sp, r2, r6, lsl r5
    875c:	418e0100 	orrmi	r0, lr, r0, lsl #2
    8760:	fe000000 	cdp2	0, 0, cr0, cr0, cr0, {0}
    8764:	16000042 	strne	r0, [r0], -r2, asr #32
    8768:	00003230 	andeq	r3, r0, r0, lsr r2
    876c:	00418f01 	subeq	r8, r1, r1, lsl #30
    8770:	43750000 	cmnmi	r5, #0
    8774:	52160000 	andspl	r0, r6, #0
    8778:	01000034 	tsteq	r0, r4, lsr r0
    877c:	00004190 	muleq	r0, r0, r1
    8780:	0043ee00 	subeq	lr, r3, r0, lsl #28
    8784:	336b1600 	cmncc	fp, #0, 12
    8788:	91010000 	mrsls	r0, (UNDEF: 1)
    878c:	00000041 	andeq	r0, r0, r1, asr #32
    8790:	000041b9 			; <UNDEFINED> instruction: 0x000041b9
    8794:	00337617 	eorseq	r7, r3, r7, lsl r6
    8798:	97920100 	ldrls	r0, [r2, r0, lsl #2]
    879c:	02000002 	andeq	r0, r0, #2
    87a0:	7e185c91 	mrcvc	12, 0, r5, cr8, cr1, {4}
    87a4:	13080018 	movwne	r0, #32792	; 0x8018
    87a8:	1200000a 	andne	r0, r0, #10
    87ac:	91025001 	tstls	r2, r1
    87b0:	1500005c 	strne	r0, [r0, #-92]	; 0x5c
    87b4:	00020304 	andeq	r0, r2, r4, lsl #6
    87b8:	0ce80f00 	stcleq	15, cr0, [r8]
    87bc:	e8010000 	stmda	r1, {}	; <UNPREDICTABLE>
    87c0:	080018c0 	stmdaeq	r0, {r6, r7, fp, ip}
    87c4:	00000016 	andeq	r0, r0, r6, lsl r0
    87c8:	043e9c01 	ldrteq	r9, [lr], #-3073	; 0xc01
    87cc:	dc190000 	ldcle	0, cr0, [r9], {-0}
    87d0:	01000033 	tsteq	r0, r3, lsr r0
    87d4:	000415e8 	andeq	r1, r4, r8, ror #11
    87d8:	00500100 	subseq	r0, r0, r0, lsl #2
    87dc:	00348e0f 	eorseq	r8, r4, pc, lsl #28
    87e0:	00ff0100 	rscseq	r0, pc, r0, lsl #2
    87e4:	20000000 	andcs	r0, r0, r0
    87e8:	01000000 	mrseq	r0, (UNDEF: 0)
    87ec:	0004809c 	muleq	r4, ip, r0
    87f0:	33bb1900 			; <UNDEFINED> instruction: 0x33bb1900
    87f4:	ff010000 			; <UNDEFINED> instruction: 0xff010000
    87f8:	00000372 	andeq	r0, r0, r2, ror r3
    87fc:	32105001 	andscc	r5, r0, #1
    8800:	01000033 	tsteq	r0, r3, lsr r0
    8804:	000480ff 	strdeq	r8, [r4], -pc	; <UNPREDICTABLE>
    8808:	00448c00 	subeq	r8, r4, r0, lsl #24
    880c:	1f3d1a00 	svcne	0x003d1a00
    8810:	01010000 	mrseq	r0, (UNDEF: 1)
    8814:	00004101 	andeq	r4, r0, r1, lsl #2
    8818:	0044ad00 	subeq	sl, r4, r0, lsl #26
    881c:	04150000 	ldreq	r0, [r5], #-0
    8820:	00000247 	andeq	r0, r0, r7, asr #4
    8824:	0033551b 	eorseq	r5, r3, fp, lsl r5
    8828:	01230100 	teqeq	r3, r0, lsl #2
    882c:	00000000 	andeq	r0, r0, r0
    8830:	0000000c 	andeq	r0, r0, ip
    8834:	04ab9c01 	strteq	r9, [fp], #3073	; 0xc01
    8838:	321c0000 	andscc	r0, ip, #0
    883c:	01000033 	tsteq	r0, r3, lsr r0
    8840:	04800123 	streq	r0, [r0], #291	; 0x123
    8844:	50010000 	andpl	r0, r1, r0
    8848:	027a1b00 	rsbseq	r1, sl, #0, 22
    884c:	37010000 	strcc	r0, [r1, -r0]
    8850:	0018d601 	andseq	sp, r8, r1, lsl #12
    8854:	00001808 	andeq	r1, r0, r8, lsl #16
    8858:	de9c0100 	fmllee	f0, f4, f0
    885c:	1c000004 	stcne	0, cr0, [r0], {4}
    8860:	000033bb 			; <UNDEFINED> instruction: 0x000033bb
    8864:	72013701 	andvc	r3, r1, #262144	; 0x40000
    8868:	01000003 	tsteq	r0, r3
    886c:	1a7c1c50 	bne	1f0f9b4 <__Stack_Size+0x1f0f5b4>
    8870:	37010000 	strcc	r0, [r1, -r0]
    8874:	0000d601 	andeq	sp, r0, r1, lsl #12
    8878:	00510100 	subseq	r0, r1, r0, lsl #2
    887c:	0008901b 	andeq	r9, r8, fp, lsl r0
    8880:	01620100 	cmneq	r2, r0, lsl #2
    8884:	080018ee 	stmdaeq	r0, {r1, r2, r3, r5, r6, r7, fp, ip}
    8888:	00000032 	andeq	r0, r0, r2, lsr r0
    888c:	05639c01 	strbeq	r9, [r3, #-3073]!	; 0xc01
    8890:	bb1d0000 	bllt	748898 <__Stack_Size+0x748498>
    8894:	01000033 	tsteq	r0, r3, lsr r0
    8898:	03720162 	cmneq	r2, #-2147483624	; 0x80000018
    889c:	44e70000 	strbtmi	r0, [r7], #0
    88a0:	bd1d0000 	ldclt	0, cr0, [sp, #-0]
    88a4:	01000032 	tsteq	r0, r2, lsr r0
    88a8:	00530162 	subseq	r0, r3, r2, ror #2
    88ac:	45200000 	strmi	r0, [r0, #-0]!
    88b0:	7c1d0000 	ldcvc	0, cr0, [sp], {-0}
    88b4:	0100001a 	tsteq	r0, sl, lsl r0
    88b8:	00d60162 	sbcseq	r0, r6, r2, ror #2
    88bc:	45410000 	strbmi	r0, [r1, #-0]
    88c0:	e11a0000 	tst	sl, r0
    88c4:	01000034 	tsteq	r0, r4, lsr r0
    88c8:	00410164 	subeq	r0, r1, r4, ror #2
    88cc:	457b0000 	ldrbmi	r0, [fp, #-0]!
    88d0:	fc1a0000 	ldc2	0, cr0, [sl], {-0}
    88d4:	01000033 	tsteq	r0, r3, lsr r0
    88d8:	00410164 	subeq	r0, r1, r4, ror #2
    88dc:	459f0000 	ldrmi	r0, [pc]	; 88e4 <__Stack_Size+0x84e4>
    88e0:	cc1a0000 	ldcgt	0, cr0, [sl], {-0}
    88e4:	01000034 	tsteq	r0, r4, lsr r0
    88e8:	00410164 	subeq	r0, r1, r4, ror #2
    88ec:	45da0000 	ldrbmi	r0, [sl]
    88f0:	6b1e0000 	blvs	7888f8 <__Stack_Size+0x7884f8>
    88f4:	01000033 	tsteq	r0, r3, lsr r0
    88f8:	00410165 	subeq	r0, r1, r5, ror #2
    88fc:	50010000 	andpl	r0, r1, r0
    8900:	32b01b00 	adcscc	r1, r0, #0, 22
    8904:	9d010000 	stcls	0, cr0, [r1, #-0]
    8908:	00000001 	andeq	r0, r0, r1
    890c:	00001200 	andeq	r1, r0, r0, lsl #4
    8910:	a69c0100 	ldrge	r0, [ip], r0, lsl #2
    8914:	1c000005 	stcne	0, cr0, [r0], {5}
    8918:	000033bb 			; <UNDEFINED> instruction: 0x000033bb
    891c:	72019d01 	andvc	r9, r1, #1, 26	; 0x40
    8920:	01000003 	tsteq	r0, r3
    8924:	33481d50 	movtcc	r1, #36176	; 0x8d50
    8928:	9d010000 	stcls	0, cr0, [r1, #-0]
    892c:	00005301 	andeq	r5, r0, r1, lsl #6
    8930:	00462200 	subeq	r2, r6, r0, lsl #4
    8934:	1a7c1c00 	bne	1f0f93c <__Stack_Size+0x1f0f53c>
    8938:	9d010000 	stcls	0, cr0, [r1, #-0]
    893c:	0000d601 	andeq	sp, r0, r1, lsl #12
    8940:	00520100 	subseq	r0, r2, r0, lsl #2
    8944:	0033871b 	eorseq	r8, r3, fp, lsl r7
    8948:	01bc0100 			; <UNDEFINED> instruction: 0x01bc0100
    894c:	00000000 	andeq	r0, r0, r0
    8950:	00000016 	andeq	r0, r0, r6, lsl r0
    8954:	05db9c01 	ldrbeq	r9, [fp, #3073]	; 0xc01
    8958:	bb1c0000 	bllt	708960 <__Stack_Size+0x708560>
    895c:	01000033 	tsteq	r0, r3, lsr r0
    8960:	037201bc 	cmneq	r2, #188, 2	; 0x2f
    8964:	50010000 	andpl	r0, r1, r0
    8968:	0033ed1d 	eorseq	lr, r3, sp, lsl sp
    896c:	01bc0100 			; <UNDEFINED> instruction: 0x01bc0100
    8970:	00000065 	andeq	r0, r0, r5, rrx
    8974:	0000465c 	andeq	r4, r0, ip, asr r6
    8978:	349e1b00 	ldrcc	r1, [lr], #2816	; 0xb00
    897c:	d5010000 	strle	r0, [r1, #-0]
    8980:	00000001 	andeq	r0, r0, r1
    8984:	00001600 	andeq	r1, r0, r0, lsl #12
    8988:	109c0100 	addsne	r0, ip, r0, lsl #2
    898c:	1c000006 	stcne	0, cr0, [r0], {6}
    8990:	000033bb 			; <UNDEFINED> instruction: 0x000033bb
    8994:	7201d501 	andvc	sp, r1, #4194304	; 0x400000
    8998:	01000003 	tsteq	r0, r3
    899c:	32a31d50 	adccc	r1, r3, #80, 26	; 0x1400
    89a0:	d5010000 	strle	r0, [r1, #-0]
    89a4:	00005301 	andeq	r5, r0, r1, lsl #6
    89a8:	00467d00 	subeq	r7, r6, r0, lsl #26
    89ac:	1f1b0000 	svcne	0x001b0000
    89b0:	01000034 	tsteq	r0, r4, lsr r0
    89b4:	000001ea 	andeq	r0, r0, sl, ror #3
    89b8:	00180000 	andseq	r0, r8, r0
    89bc:	9c010000 	stcls	0, cr0, [r1], {-0}
    89c0:	00000643 	andeq	r0, r0, r3, asr #12
    89c4:	0033bb1c 	eorseq	fp, r3, ip, lsl fp
    89c8:	01ea0100 	mvneq	r0, r0, lsl #2
    89cc:	00000372 	andeq	r0, r0, r2, ror r3
    89d0:	7c1c5001 	ldcvc	0, cr5, [ip], {1}
    89d4:	0100001a 	tsteq	r0, sl, lsl r0
    89d8:	00d601ea 	sbcseq	r0, r6, sl, ror #3
    89dc:	51010000 	mrspl	r0, (UNDEF: 1)
    89e0:	33061b00 	movwcc	r1, #27392	; 0x6b00
    89e4:	0a010000 	beq	489ec <__Stack_Size+0x485ec>
    89e8:	00000002 	andeq	r0, r0, r2
    89ec:	00001600 	andeq	r1, r0, r0, lsl #12
    89f0:	789c0100 	ldmvc	ip, {r8}
    89f4:	1c000006 	stcne	0, cr0, [r0], {6}
    89f8:	000033bb 			; <UNDEFINED> instruction: 0x000033bb
    89fc:	72020a01 	andvc	r0, r2, #4096	; 0x1000
    8a00:	01000003 	tsteq	r0, r3
    8a04:	325d1d50 	subscc	r1, sp, #80, 26	; 0x1400
    8a08:	0a010000 	beq	48a10 <__Stack_Size+0x48610>
    8a0c:	00005302 	andeq	r5, r0, r2, lsl #6
    8a10:	00469e00 	subeq	r9, r6, r0, lsl #28
    8a14:	451b0000 	ldrmi	r0, [fp, #-0]
    8a18:	01000034 	tsteq	r0, r4, lsr r0
    8a1c:	0000021f 	andeq	r0, r0, pc, lsl r2
    8a20:	00180000 	andseq	r0, r8, r0
    8a24:	9c010000 	stcls	0, cr0, [r1], {-0}
    8a28:	000006ab 	andeq	r0, r0, fp, lsr #13
    8a2c:	0033bb1c 	eorseq	fp, r3, ip, lsl fp
    8a30:	021f0100 	andseq	r0, pc, #0, 2
    8a34:	00000372 	andeq	r0, r0, r2, ror r3
    8a38:	7c1c5001 	ldcvc	0, cr5, [ip], {1}
    8a3c:	0100001a 	tsteq	r0, sl, lsl r0
    8a40:	00d6021f 	sbcseq	r0, r6, pc, lsl r2
    8a44:	51010000 	mrspl	r0, (UNDEF: 1)
    8a48:	03471b00 	movteq	r1, #31488	; 0x7b00
    8a4c:	3b010000 	blcc	48a54 <__Stack_Size+0x48654>
    8a50:	00192002 	andseq	r2, r9, r2
    8a54:	00000808 	andeq	r0, r0, r8, lsl #16
    8a58:	e09c0100 	adds	r0, ip, r0, lsl #2
    8a5c:	1c000006 	stcne	0, cr0, [r0], {6}
    8a60:	000033bb 			; <UNDEFINED> instruction: 0x000033bb
    8a64:	72023b01 	andvc	r3, r2, #1024	; 0x400
    8a68:	01000003 	tsteq	r0, r3
    8a6c:	1cc21d50 	stclne	13, cr1, [r2], {80}	; 0x50
    8a70:	3b010000 	blcc	48a78 <__Stack_Size+0x48678>
    8a74:	00005302 	andeq	r5, r0, r2, lsl #6
    8a78:	0046bf00 	subeq	fp, r6, r0, lsl #30
    8a7c:	691f0000 	ldmdbvs	pc, {}	; <UNPREDICTABLE>
    8a80:	0100000e 	tsteq	r0, lr
    8a84:	0053024e 	subseq	r0, r3, lr, asr #4
    8a88:	19280000 	stmdbne	r8!, {}	; <UNPREDICTABLE>
    8a8c:	00080800 	andeq	r0, r8, r0, lsl #16
    8a90:	9c010000 	stcls	0, cr0, [r1], {-0}
    8a94:	0000070b 	andeq	r0, r0, fp, lsl #14
    8a98:	0033bb1d 	eorseq	fp, r3, sp, lsl fp
    8a9c:	024e0100 	subeq	r0, lr, #0, 2
    8aa0:	00000372 	andeq	r0, r0, r2, ror r3
    8aa4:	000046e0 	andeq	r4, r0, r0, ror #13
    8aa8:	33ab1b00 			; <UNDEFINED> instruction: 0x33ab1b00
    8aac:	60010000 	andvs	r0, r1, r0
    8ab0:	00000002 	andeq	r0, r0, r2
    8ab4:	00000c00 	andeq	r0, r0, r0, lsl #24
    8ab8:	309c0100 	addscc	r0, ip, r0, lsl #2
    8abc:	1c000007 	stcne	0, cr0, [r0], {7}
    8ac0:	000033bb 			; <UNDEFINED> instruction: 0x000033bb
    8ac4:	72026001 	andvc	r6, r2, #1
    8ac8:	01000003 	tsteq	r0, r3
    8acc:	981b0050 	ldmdals	fp, {r4, r6}
    8ad0:	01000033 	tsteq	r0, r3, lsr r0
    8ad4:	00000273 	andeq	r0, r0, r3, ror r2
    8ad8:	00120000 	andseq	r0, r2, r0
    8adc:	9c010000 	stcls	0, cr0, [r1], {-0}
    8ae0:	00000765 	andeq	r0, r0, r5, ror #14
    8ae4:	0033bb1c 	eorseq	fp, r3, ip, lsl fp
    8ae8:	02730100 	rsbseq	r0, r3, #0, 2
    8aec:	00000372 	andeq	r0, r0, r2, ror r3
    8af0:	f61d5001 			; <UNDEFINED> instruction: 0xf61d5001
    8af4:	01000032 	tsteq	r0, r2, lsr r0
    8af8:	00650273 	rsbeq	r0, r5, r3, ror r2
    8afc:	47010000 	strmi	r0, [r1, -r0]
    8b00:	1b000000 	blne	8b08 <__Stack_Size+0x8708>
    8b04:	0000324a 	andeq	r3, r0, sl, asr #4
    8b08:	00028901 	andeq	r8, r2, r1, lsl #18
    8b0c:	12000000 	andne	r0, r0, #0
    8b10:	01000000 	mrseq	r0, (UNDEF: 0)
    8b14:	00079a9c 	muleq	r7, ip, sl
    8b18:	33bb1c00 			; <UNDEFINED> instruction: 0x33bb1c00
    8b1c:	89010000 	stmdbhi	r1, {}	; <UNPREDICTABLE>
    8b20:	00037202 	andeq	r7, r3, r2, lsl #4
    8b24:	1d500100 	ldfnee	f0, [r0, #-0]
    8b28:	000034b1 			; <UNDEFINED> instruction: 0x000034b1
    8b2c:	65028901 	strvs	r8, [r2, #-2305]	; 0x901
    8b30:	22000000 	andcs	r0, r0, #0
    8b34:	00000047 	andeq	r0, r0, r7, asr #32
    8b38:	00347b1b 	eorseq	r7, r4, fp, lsl fp
    8b3c:	029f0100 	addseq	r0, pc, #0, 2
    8b40:	00000000 	andeq	r0, r0, r0
    8b44:	00000018 	andeq	r0, r0, r8, lsl r0
    8b48:	07cd9c01 	strbeq	r9, [sp, r1, lsl #24]
    8b4c:	bb1c0000 	bllt	708b54 <__Stack_Size+0x708754>
    8b50:	01000033 	tsteq	r0, r3, lsr r0
    8b54:	0372029f 	cmneq	r2, #-268435447	; 0xf0000009
    8b58:	50010000 	andpl	r0, r1, r0
    8b5c:	001a7c1c 	andseq	r7, sl, ip, lsl ip
    8b60:	029f0100 	addseq	r0, pc, #0, 2
    8b64:	000000d6 	ldrdeq	r0, [r0], -r6
    8b68:	1b005101 	blne	1cf74 <__Stack_Size+0x1cb74>
    8b6c:	00003464 	andeq	r3, r0, r4, ror #8
    8b70:	0002bc01 	andeq	fp, r2, r1, lsl #24
    8b74:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    8b78:	01000000 	mrseq	r0, (UNDEF: 0)
    8b7c:	0008009c 	muleq	r8, ip, r0
    8b80:	33bb1c00 			; <UNDEFINED> instruction: 0x33bb1c00
    8b84:	bc010000 	stclt	0, cr0, [r1], {-0}
    8b88:	00037202 	andeq	r7, r3, r2, lsl #4
    8b8c:	1c500100 	ldfnee	f0, [r0], {-0}
    8b90:	00001a7c 	andeq	r1, r0, ip, ror sl
    8b94:	d602bc01 	strle	fp, [r2], -r1, lsl #24
    8b98:	01000000 	mrseq	r0, (UNDEF: 0)
    8b9c:	8f1b0051 	svchi	0x001b0051
    8ba0:	01000032 	tsteq	r0, r2, lsr r0
    8ba4:	000002d9 	ldrdeq	r0, [r0], -r9
    8ba8:	00180000 	andseq	r0, r8, r0
    8bac:	9c010000 	stcls	0, cr0, [r1], {-0}
    8bb0:	00000833 	andeq	r0, r0, r3, lsr r8
    8bb4:	0033bb1c 	eorseq	fp, r3, ip, lsl fp
    8bb8:	02d90100 	sbcseq	r0, r9, #0, 2
    8bbc:	00000372 	andeq	r0, r0, r2, ror r3
    8bc0:	7c1c5001 	ldcvc	0, cr5, [ip], {1}
    8bc4:	0100001a 	tsteq	r0, sl, lsl r0
    8bc8:	00d602d9 	ldrsbeq	r0, [r6], #41	; 0x29
    8bcc:	51010000 	mrspl	r0, (UNDEF: 1)
    8bd0:	34021b00 	strcc	r1, [r2], #-2816	; 0xb00
    8bd4:	f8010000 			; <UNDEFINED> instruction: 0xf8010000
    8bd8:	00000002 	andeq	r0, r0, r2
    8bdc:	00001600 	andeq	r1, r0, r0, lsl #12
    8be0:	689c0100 	ldmvs	ip, {r8}
    8be4:	1c000008 	stcne	0, cr0, [r0], {8}
    8be8:	000033bb 			; <UNDEFINED> instruction: 0x000033bb
    8bec:	7202f801 	andvc	pc, r2, #65536	; 0x10000
    8bf0:	01000003 	tsteq	r0, r3
    8bf4:	32c61d50 	sbccc	r1, r6, #80, 26	; 0x1400
    8bf8:	f8010000 			; <UNDEFINED> instruction: 0xf8010000
    8bfc:	00005302 	andeq	r5, r0, r2, lsl #6
    8c00:	00474300 	subeq	r4, r7, r0, lsl #6
    8c04:	371b0000 	ldrcc	r0, [fp, -r0]
    8c08:	01000034 	tsteq	r0, r4, lsr r0
    8c0c:	0000030d 	andeq	r0, r0, sp, lsl #6
    8c10:	00180000 	andseq	r0, r8, r0
    8c14:	9c010000 	stcls	0, cr0, [r1], {-0}
    8c18:	0000089b 	muleq	r0, fp, r8
    8c1c:	0033bb1c 	eorseq	fp, r3, ip, lsl fp
    8c20:	030d0100 	movweq	r0, #53504	; 0xd100
    8c24:	00000372 	andeq	r0, r0, r2, ror r3
    8c28:	7c1c5001 	ldcvc	0, cr5, [ip], {1}
    8c2c:	0100001a 	tsteq	r0, sl, lsl r0
    8c30:	00d6030d 	sbcseq	r0, r6, sp, lsl #6
    8c34:	51010000 	mrspl	r0, (UNDEF: 1)
    8c38:	03ae1f00 			; <UNDEFINED> instruction: 0x03ae1f00
    8c3c:	35010000 	strcc	r0, [r1, #-0]
    8c40:	0000ab03 	andeq	sl, r0, r3, lsl #22
    8c44:	00193000 	andseq	r3, r9, r0
    8c48:	00000c08 	andeq	r0, r0, r8, lsl #24
    8c4c:	e49c0100 	ldr	r0, [ip], #256	; 0x100
    8c50:	1d000008 	stcne	0, cr0, [r0, #-32]	; 0xffffffe0
    8c54:	000033bb 			; <UNDEFINED> instruction: 0x000033bb
    8c58:	72033501 	andvc	r3, r3, #4194304	; 0x400000
    8c5c:	64000003 	strvs	r0, [r0], #-3
    8c60:	1c000047 	stcne	0, cr0, [r0], {71}	; 0x47
    8c64:	00003327 	andeq	r3, r0, r7, lsr #6
    8c68:	53033501 	movwpl	r3, #13569	; 0x3501
    8c6c:	01000000 	mrseq	r0, (UNDEF: 0)
    8c70:	1c4c1a51 	mcrrne	10, 5, r1, ip, cr1
    8c74:	37010000 	strcc	r0, [r1, -r0]
    8c78:	0000ab03 	andeq	sl, r0, r3, lsl #22
    8c7c:	00478500 	subeq	r8, r7, r0, lsl #10
    8c80:	f41b0000 			; <UNDEFINED> instruction: 0xf41b0000
    8c84:	01000008 	tsteq	r0, r8
    8c88:	193c0369 	ldmdbne	ip!, {r0, r3, r5, r6, r8, r9}
    8c8c:	00080800 	andeq	r0, r8, r0, lsl #16
    8c90:	9c010000 	stcls	0, cr0, [r1], {-0}
    8c94:	00000919 	andeq	r0, r0, r9, lsl r9
    8c98:	0033bb1c 	eorseq	fp, r3, ip, lsl fp
    8c9c:	03690100 	cmneq	r9, #0, 2
    8ca0:	00000372 	andeq	r0, r0, r2, ror r3
    8ca4:	271d5001 	ldrcs	r5, [sp, -r1]
    8ca8:	01000033 	tsteq	r0, r3, lsr r0
    8cac:	00530369 	subseq	r0, r3, r9, ror #6
    8cb0:	47ad0000 	strmi	r0, [sp, r0]!
    8cb4:	1f000000 	svcne	0x00000000
    8cb8:	00001061 	andeq	r1, r0, r1, rrx
    8cbc:	b6038a01 	strlt	r8, [r3], -r1, lsl #20
    8cc0:	44000000 	strmi	r0, [r0], #-0
    8cc4:	3e080019 	mcrcc	0, 0, r0, cr8, cr9, {0}
    8cc8:	01000000 	mrseq	r0, (UNDEF: 0)
    8ccc:	0009949c 	muleq	r9, ip, r4
    8cd0:	33bb1d00 			; <UNDEFINED> instruction: 0x33bb1d00
    8cd4:	8a010000 	bhi	48cdc <__Stack_Size+0x488dc>
    8cd8:	00037203 	andeq	r7, r3, r3, lsl #4
    8cdc:	0047ce00 	subeq	ip, r7, r0, lsl #28
    8ce0:	32bd1d00 	adcscc	r1, sp, #0, 26
    8ce4:	8a010000 	bhi	48cec <__Stack_Size+0x488ec>
    8ce8:	00005303 	andeq	r5, r0, r3, lsl #6
    8cec:	00480800 	subeq	r0, r8, r0, lsl #16
    8cf0:	33fb1a00 	mvnscc	r1, #0, 20
    8cf4:	8c010000 	stchi	0, cr0, [r1], {-0}
    8cf8:	00004103 	andeq	r4, r0, r3, lsl #2
    8cfc:	00483400 	subeq	r3, r8, r0, lsl #8
    8d00:	34cc1a00 	strbcc	r1, [ip], #2560	; 0xa00
    8d04:	8c010000 	stchi	0, cr0, [r1], {-0}
    8d08:	00004103 	andeq	r4, r0, r3, lsl #2
    8d0c:	0048b200 	subeq	fp, r8, r0, lsl #4
    8d10:	34e11a00 	strbtcc	r1, [r1], #2560	; 0xa00
    8d14:	8c010000 	stchi	0, cr0, [r1], {-0}
    8d18:	00004103 	andeq	r4, r0, r3, lsl #2
    8d1c:	0048fa00 	subeq	pc, r8, r0, lsl #20
    8d20:	1c4c1a00 	mcrrne	10, 0, r1, ip, cr0
    8d24:	8d010000 	stchi	0, cr0, [r1, #-0]
    8d28:	0000b603 	andeq	fp, r0, r3, lsl #12
    8d2c:	00491e00 	subeq	r1, r9, r0, lsl #28
    8d30:	de1b0000 	cdple	0, 1, cr0, cr11, cr0, {0}
    8d34:	01000032 	tsteq	r0, r2, lsr r0
    8d38:	000003da 	ldrdeq	r0, [r0], -sl
    8d3c:	000e0000 	andeq	r0, lr, r0
    8d40:	9c010000 	stcls	0, cr0, [r1], {-0}
    8d44:	000009e5 	andeq	r0, r0, r5, ror #19
    8d48:	0033bb1c 	eorseq	fp, r3, ip, lsl fp
    8d4c:	03da0100 	bicseq	r0, sl, #0, 2
    8d50:	00000372 	andeq	r0, r0, r2, ror r3
    8d54:	bd1d5001 	ldclt	0, cr5, [sp, #-4]
    8d58:	01000032 	tsteq	r0, r2, lsr r0
    8d5c:	005303da 	ldrsbeq	r0, [r3], #-58	; 0xffffffc6
    8d60:	493d0000 	ldmdbmi	sp!, {}	; <UNPREDICTABLE>
    8d64:	fb1a0000 	blx	688d6e <__Stack_Size+0x68896e>
    8d68:	01000033 	tsteq	r0, r3, lsr r0
    8d6c:	005303dc 	ldrsbeq	r0, [r3], #-60	; 0xffffffc4
    8d70:	495e0000 	ldmdbmi	lr, {}^	; <UNPREDICTABLE>
    8d74:	cc200000 	stcgt	0, cr0, [r0], #-0
    8d78:	01000034 	tsteq	r0, r4, lsr r0
    8d7c:	005303dc 	ldrsbeq	r0, [r3], #-60	; 0xffffffc4
    8d80:	21000000 	mrscs	r0, (UNDEF: 0)
    8d84:	00001f67 	andeq	r1, r0, r7, ror #30
    8d88:	fc011405 	stc2	4, cr1, [r1], {5}
    8d8c:	22000009 	andcs	r0, r0, #9
    8d90:	00000041 	andeq	r0, r0, r1, asr #32
    8d94:	0000d622 	andeq	sp, r0, r2, lsr #12
    8d98:	b0210000 	eorlt	r0, r1, r0
    8d9c:	05000025 	streq	r0, [r0, #-37]	; 0x25
    8da0:	0a130115 	beq	4c91fc <__Stack_Size+0x4c8dfc>
    8da4:	41220000 	teqmi	r2, r0
    8da8:	22000000 	andcs	r0, r0, #0
    8dac:	000000d6 	ldrdeq	r0, [r0], -r6
    8db0:	273b2100 	ldrcs	r2, [fp, -r0, lsl #2]!
    8db4:	10050000 	andne	r0, r5, r0
    8db8:	000a2501 	andeq	r2, sl, r1, lsl #10
    8dbc:	0a252200 	beq	9515c4 <__Stack_Size+0x9511c4>
    8dc0:	15000000 	strne	r0, [r0, #-0]
    8dc4:	00029704 	andeq	r9, r2, r4, lsl #14
    8dc8:	00580000 	subseq	r0, r8, r0
    8dcc:	00020000 	andeq	r0, r2, r0
    8dd0:	00001d8c 	andeq	r1, r0, ip, lsl #27
    8dd4:	2a160104 	bcs	5891ec <__Stack_Size+0x588dec>
    8dd8:	01340000 	teqeq	r4, r0
    8ddc:	01a20800 			; <UNDEFINED> instruction: 0x01a20800
    8de0:	696c0800 	stmdbvs	ip!, {fp}^
    8de4:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
    8de8:	6f632f63 	svcvs	0x00632f63
    8dec:	78657472 	stmdavc	r5!, {r1, r4, r5, r6, sl, ip, sp, lr}^
    8df0:	6d5f336d 	ldclvs	3, cr3, [pc, #-436]	; 8c44 <__Stack_Size+0x8844>
    8df4:	6f726361 	svcvs	0x00726361
    8df8:	2f00732e 	svccs	0x0000732e
    8dfc:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
    8e00:	6d692f73 	stclvs	15, cr2, [r9, #-460]!	; 0xfffffe34
    8e04:	432f6361 	teqmi	pc, #-2080374783	; 0x84000001
    8e08:	72447075 	subvc	r7, r4, #117	; 0x75
    8e0c:	5f656e6f 	svcpl	0x00656e6f
    8e10:	746f6f42 	strbtvc	r6, [pc], #-3906	; 8e18 <__Stack_Size+0x8a18>
    8e14:	4e47002f 	cdpmi	0, 4, cr0, cr7, cr15, {1}
    8e18:	53412055 	movtpl	r2, #4181	; 0x1055
    8e1c:	322e3220 	eorcc	r3, lr, #32, 4
    8e20:	00302e34 	eorseq	r2, r0, r4, lsr lr
    8e24:	00ec8001 	rsceq	r8, ip, r1
    8e28:	00040000 	andeq	r0, r4, r0
    8e2c:	00001da0 	andeq	r1, r0, r0, lsr #27
    8e30:	00290104 	eoreq	r0, r9, r4, lsl #2
    8e34:	f8010000 			; <UNDEFINED> instruction: 0xf8010000
    8e38:	c2000034 	andgt	r0, r0, #52	; 0x34
    8e3c:	e8000003 	stmda	r0, {r0, r1}
    8e40:	0000000b 	andeq	r0, r0, fp
    8e44:	b0000000 	andlt	r0, r0, r0
    8e48:	0200002a 	andeq	r0, r0, #42	; 0x2a
    8e4c:	0000352a 	andeq	r3, r0, sl, lsr #10
    8e50:	1984d701 	stmibne	r4, {r0, r8, r9, sl, ip, lr, pc}
    8e54:	00500800 	subseq	r0, r0, r0, lsl #16
    8e58:	9c010000 	stcls	0, cr0, [r1], {-0}
    8e5c:	0000005e 	andeq	r0, r0, lr, asr r0
    8e60:	00352303 	eorseq	r2, r5, r3, lsl #6
    8e64:	5ed90100 	cdppl	1, 13, cr0, cr9, cr0, {0}
    8e68:	04000000 	streq	r0, [r0], #-0
    8e6c:	00003513 	andeq	r3, r0, r3, lsl r5
    8e70:	005ed901 	subseq	sp, lr, r1, lsl #18
    8e74:	49850000 	stmibmi	r5, {}	; <UNPREDICTABLE>
    8e78:	b6050000 	strlt	r0, [r5], -r0
    8e7c:	dd080019 	stcle	0, cr0, [r8, #-100]	; 0xffffff9c
    8e80:	00000000 	andeq	r0, r0, r0
    8e84:	00640406 	rsbeq	r0, r4, r6, lsl #8
    8e88:	04070000 	streq	r0, [r7], #-0
    8e8c:	00096407 	andeq	r6, r9, r7, lsl #8
    8e90:	351b0800 	ldrcc	r0, [fp, #-2048]	; 0x800
    8e94:	5f010000 	svcpl	0x00010000
    8e98:	00000064 	andeq	r0, r0, r4, rrx
    8e9c:	00353e08 	eorseq	r3, r5, r8, lsl #28
    8ea0:	64610100 	strbtvs	r0, [r1], #-256	; 0x100
    8ea4:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    8ea8:	00003552 	andeq	r3, r0, r2, asr r5
    8eac:	00646301 	rsbeq	r6, r4, r1, lsl #6
    8eb0:	38080000 	stmdacc	r8, {}	; <UNPREDICTABLE>
    8eb4:	01000035 	tsteq	r0, r5, lsr r0
    8eb8:	00006466 	andeq	r6, r0, r6, ror #8
    8ebc:	34f20800 	ldrbtcc	r0, [r2], #2048	; 0x800
    8ec0:	68010000 	stmdavs	r1, {}	; <UNPREDICTABLE>
    8ec4:	00000064 	andeq	r0, r0, r4, rrx
    8ec8:	0034ea09 	eorseq	lr, r4, r9, lsl #20
    8ecc:	0a6b0100 	beq	1ac92d4 <__Stack_Size+0x1ac8ed4>
    8ed0:	000000c0 	andeq	r0, r0, r0, asr #1
    8ed4:	000000b9 	strheq	r0, [r0], -r9
    8ed8:	0000b90b 	andeq	fp, r0, fp, lsl #18
    8edc:	07004c00 	streq	r4, [r0, -r0, lsl #24]
    8ee0:	095b0704 	ldmdbeq	fp, {r2, r8, r9, sl}^
    8ee4:	04060000 	streq	r0, [r6], #-0
    8ee8:	000000c6 	andeq	r0, r0, r6, asr #1
    8eec:	35450d0c 	strbcc	r0, [r5, #-3340]	; 0xd0c
    8ef0:	7f010000 	svcvc	0x00010000
    8ef4:	000000d8 	ldrdeq	r0, [r0], -r8
    8ef8:	00000305 	andeq	r0, r0, r5, lsl #6
    8efc:	a90e0800 	stmdbge	lr, {fp}
    8f00:	0f000000 	svceq	0x00000000
    8f04:	00000c25 	andeq	r0, r0, r5, lsr #24
    8f08:	00e87201 	rsceq	r7, r8, r1, lsl #4
    8f0c:	04100000 	ldreq	r0, [r0], #-0
    8f10:	746e6905 	strbtvc	r6, [lr], #-2309	; 0x905
    8f14:	03f60000 	mvnseq	r0, #0
    8f18:	00040000 	andeq	r0, r4, r0
    8f1c:	00001e78 	andeq	r1, r0, r8, ror lr
    8f20:	00290104 	eoreq	r0, r9, r4, lsl #2
    8f24:	7b010000 	blvc	48f2c <__Stack_Size+0x48b2c>
    8f28:	c2000035 	andgt	r0, r0, #53	; 0x35
    8f2c:	f8000003 			; <UNDEFINED> instruction: 0xf8000003
    8f30:	0000000b 	andeq	r0, r0, fp
    8f34:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    8f38:	0200002b 	andeq	r0, r0, #43	; 0x2b
    8f3c:	08570504 	ldmdaeq	r7, {r2, r8, sl}^
    8f40:	02020000 	andeq	r0, r2, #0
    8f44:	00082905 	andeq	r2, r8, r5, lsl #18
    8f48:	06010200 	streq	r0, [r1], -r0, lsl #4
    8f4c:	00000a10 	andeq	r0, r0, r0, lsl sl
    8f50:	64070402 	strvs	r0, [r7], #-1026	; 0x402
    8f54:	03000009 	movweq	r0, #9
    8f58:	00363175 	eorseq	r3, r6, r5, ror r1
    8f5c:	004c2802 	subeq	r2, ip, r2, lsl #16
    8f60:	02020000 	andeq	r0, r2, #0
    8f64:	000c0907 	andeq	r0, ip, r7, lsl #18
    8f68:	38750300 	ldmdacc	r5!, {r8, r9}^
    8f6c:	5d290200 	sfmpl	f0, 4, [r9, #-0]
    8f70:	02000000 	andeq	r0, r0, #0
    8f74:	0a0e0801 	beq	38af80 <__Stack_Size+0x38ab80>
    8f78:	04020000 	streq	r0, [r2], #-0
    8f7c:	00095b07 	andeq	r5, r9, r7, lsl #22
    8f80:	53040400 	movwpl	r0, #17408	; 0x4400
    8f84:	05000000 	streq	r0, [r0, #-0]
    8f88:	00000987 	andeq	r0, r0, r7, lsl #19
    8f8c:	96300301 	ldrtls	r0, [r0], -r1, lsl #6
    8f90:	06000000 	streq	r0, [r0], -r0
    8f94:	00000379 	andeq	r0, r0, r9, ror r3
    8f98:	0cb10600 	ldceq	6, cr0, [r1]
    8f9c:	06010000 	streq	r0, [r1], -r0
    8fa0:	00000211 	andeq	r0, r0, r1, lsl r2
    8fa4:	064f0602 	strbeq	r0, [pc], -r2, lsl #12
    8fa8:	00030000 	andeq	r0, r3, r0
    8fac:	00098807 	andeq	r8, r9, r7, lsl #16
    8fb0:	71370300 	teqvc	r7, r0, lsl #6
    8fb4:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    8fb8:	00001847 	andeq	r1, r0, r7, asr #16
    8fbc:	de3b030c 	cdple	3, 3, cr0, cr11, cr12, {0}
    8fc0:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    8fc4:	000015bd 			; <UNDEFINED> instruction: 0x000015bd
    8fc8:	00415303 	subeq	r5, r1, r3, lsl #6
    8fcc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    8fd0:	00001993 	muleq	r0, r3, r9
    8fd4:	00415403 	subeq	r5, r1, r3, lsl #8
    8fd8:	09020000 	stmdbeq	r2, {}	; <UNPREDICTABLE>
    8fdc:	00003746 	andeq	r3, r0, r6, asr #14
    8fe0:	00415503 	subeq	r5, r1, r3, lsl #10
    8fe4:	09040000 	stmdbeq	r4, {}	; <UNPREDICTABLE>
    8fe8:	000018b6 			; <UNDEFINED> instruction: 0x000018b6
    8fec:	00ed5603 	rsceq	r5, sp, r3, lsl #12
    8ff0:	00080000 	andeq	r0, r8, r0
    8ff4:	00006b0a 	andeq	r6, r0, sl, lsl #22
    8ff8:	0000ed00 	andeq	lr, r0, r0, lsl #26
    8ffc:	00410b00 	subeq	r0, r1, r0, lsl #22
    9000:	04000000 	streq	r0, [r0], #-0
    9004:	0000de04 	andeq	sp, r0, r4, lsl #28
    9008:	18480700 	stmdane	r8, {r8, r9, sl}^
    900c:	57030000 	strpl	r0, [r3, -r0]
    9010:	000000a1 	andeq	r0, r0, r1, lsr #1
    9014:	0057420c 	subseq	r4, r7, ip, lsl #4
    9018:	22650302 	rsbcs	r0, r5, #134217728	; 0x8000000
    901c:	0d000001 	stceq	0, cr0, [r0, #-4]
    9020:	00316262 	eorseq	r6, r1, r2, ror #4
    9024:	00536703 	subseq	r6, r3, r3, lsl #14
    9028:	0d000000 	stceq	0, cr0, [r0, #-0]
    902c:	00306262 	eorseq	r6, r0, r2, ror #4
    9030:	00536803 	subseq	r6, r3, r3, lsl #16
    9034:	00010000 	andeq	r0, r1, r0
    9038:	6203020e 	andvs	r0, r3, #-536870912	; 0xe0000000
    903c:	0000013e 	andeq	r0, r0, lr, lsr r1
    9040:	0300770f 	movweq	r7, #1807	; 0x70f
    9044:	00004164 	andeq	r4, r0, r4, ror #2
    9048:	77620f00 	strbvc	r0, [r2, -r0, lsl #30]!
    904c:	fe6a0300 	cdp2	3, 6, cr0, cr10, cr0, {0}
    9050:	00000000 	andeq	r0, r0, r0
    9054:	001a0807 	andseq	r0, sl, r7, lsl #16
    9058:	226b0300 	rsbcs	r0, fp, #0, 6
    905c:	08000001 	stmdaeq	r0, {r0}
    9060:	0000153a 	andeq	r1, r0, sl, lsr r5
    9064:	da6d031c 	ble	1b49cdc <__Stack_Size+0x1b498dc>
    9068:	09000001 	stmdbeq	r0, {r0}
    906c:	000018f6 	strdeq	r1, [r0], -r6
    9070:	00536f03 	subseq	r6, r3, r3, lsl #30
    9074:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    9078:	000014a9 	andeq	r1, r0, r9, lsr #9
    907c:	00537003 	subseq	r7, r3, r3
    9080:	09010000 	stmdbeq	r1, {}	; <UNPREDICTABLE>
    9084:	00001685 	andeq	r1, r0, r5, lsl #13
    9088:	013e7103 	teqeq	lr, r3, lsl #2
    908c:	09020000 	stmdbeq	r2, {}	; <UNPREDICTABLE>
    9090:	00001560 	andeq	r1, r0, r0, ror #10
    9094:	013e7203 	teqeq	lr, r3, lsl #4
    9098:	09040000 	stmdbeq	r4, {}	; <UNPREDICTABLE>
    909c:	00001765 	andeq	r1, r0, r5, ror #14
    90a0:	013e7303 	teqeq	lr, r3, lsl #6
    90a4:	09060000 	stmdbeq	r6, {}	; <UNPREDICTABLE>
    90a8:	00001895 	muleq	r0, r5, r8
    90ac:	00537503 	subseq	r7, r3, r3, lsl #10
    90b0:	09080000 	stmdbeq	r8, {}	; <UNPREDICTABLE>
    90b4:	00001983 	andeq	r1, r0, r3, lsl #19
    90b8:	00537603 	subseq	r7, r3, r3, lsl #12
    90bc:	09090000 	stmdbeq	r9, {}	; <UNPREDICTABLE>
    90c0:	00001771 	andeq	r1, r0, r1, ror r7
    90c4:	00537703 	subseq	r7, r3, r3, lsl #14
    90c8:	090a0000 	stmdbeq	sl, {}	; <UNPREDICTABLE>
    90cc:	000017bf 			; <UNDEFINED> instruction: 0x000017bf
    90d0:	00537803 	subseq	r7, r3, r3, lsl #16
    90d4:	090b0000 	stmdbeq	fp, {}	; <UNPREDICTABLE>
    90d8:	0000182e 	andeq	r1, r0, lr, lsr #16
    90dc:	00537903 	subseq	r7, r3, r3, lsl #18
    90e0:	090c0000 	stmdbeq	ip, {}	; <UNPREDICTABLE>
    90e4:	00001967 	andeq	r1, r0, r7, ror #18
    90e8:	00f37c03 	rscseq	r7, r3, r3, lsl #24
    90ec:	00100000 	andseq	r0, r0, r0
    90f0:	00153b07 	andseq	r3, r5, r7, lsl #22
    90f4:	497d0300 	ldmdbmi	sp!, {r8, r9}^
    90f8:	08000001 	stmdaeq	r0, {r0}
    90fc:	000013e2 	andeq	r1, r0, r2, ror #7
    9100:	827f0330 	rsbshi	r0, pc, #48, 6	; 0xc0000000
    9104:	09000002 	stmdbeq	r0, {r1}
    9108:	00002965 	andeq	r2, r0, r5, ror #18
    910c:	02838103 	addeq	r8, r3, #-1073741824	; 0xc0000000
    9110:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    9114:	000016d5 	ldrdeq	r1, [r0], -r5
    9118:	02838203 	addeq	r8, r3, #805306368	; 0x30000000
    911c:	09040000 	stmdbeq	r4, {}	; <UNPREDICTABLE>
    9120:	00001490 	muleq	r0, r0, r4
    9124:	02838503 	addeq	r8, r3, #12582912	; 0xc00000
    9128:	09080000 	stmdbeq	r8, {}	; <UNPREDICTABLE>
    912c:	0000143b 	andeq	r1, r0, fp, lsr r4
    9130:	02838603 	addeq	r8, r3, #3145728	; 0x300000
    9134:	090c0000 	stmdbeq	ip, {}	; <UNPREDICTABLE>
    9138:	00001463 	andeq	r1, r0, r3, ror #8
    913c:	02989803 	addseq	r9, r8, #196608	; 0x30000
    9140:	09100000 	ldmdbeq	r0, {}	; <UNPREDICTABLE>
    9144:	00001406 	andeq	r1, r0, r6, lsl #8
    9148:	0298a303 	addseq	sl, r8, #201326592	; 0xc000000
    914c:	09140000 	ldmdbeq	r4, {}	; <UNPREDICTABLE>
    9150:	00001474 	andeq	r1, r0, r4, ror r4
    9154:	02b2ad03 	adcseq	sl, r2, #3, 26	; 0xc0
    9158:	09180000 	ldmdbeq	r8, {}	; <UNPREDICTABLE>
    915c:	000016a1 	andeq	r1, r0, r1, lsr #13
    9160:	00edaf03 	rsceq	sl, sp, r3, lsl #30
    9164:	091c0000 	ldmdbeq	ip, {}	; <UNPREDICTABLE>
    9168:	000019e4 	andeq	r1, r0, r4, ror #19
    916c:	00edb003 	rsceq	fp, sp, r3
    9170:	09200000 	stmdbeq	r0!, {}	; <UNPREDICTABLE>
    9174:	000018e2 	andeq	r1, r0, r2, ror #17
    9178:	00edb103 	rsceq	fp, sp, r3, lsl #2
    917c:	09240000 	stmdbeq	r4!, {}	; <UNPREDICTABLE>
    9180:	000013ef 	andeq	r1, r0, pc, ror #7
    9184:	02b8b503 	adcseq	fp, r8, #12582912	; 0xc00000
    9188:	09280000 	stmdbeq	r8!, {}	; <UNPREDICTABLE>
    918c:	00003743 	andeq	r3, r0, r3, asr #14
    9190:	0053b703 	subseq	fp, r3, r3, lsl #14
    9194:	002c0000 	eoreq	r0, ip, r0
    9198:	82040410 	andhi	r0, r4, #16, 8	; 0x10000000
    919c:	0a000002 	beq	91ac <__Stack_Size+0x8dac>
    91a0:	00000096 	muleq	r0, r6, r0
    91a4:	00000298 	muleq	r0, r8, r2
    91a8:	0000530b 	andeq	r5, r0, fp, lsl #6
    91ac:	04040000 	streq	r0, [r4], #-0
    91b0:	00000289 	andeq	r0, r0, r9, lsl #5
    91b4:	0000960a 	andeq	r9, r0, sl, lsl #12
    91b8:	0002b200 	andeq	fp, r2, r0, lsl #4
    91bc:	00530b00 	subseq	r0, r3, r0, lsl #22
    91c0:	530b0000 	movwpl	r0, #45056	; 0xb000
    91c4:	00000000 	andeq	r0, r0, r0
    91c8:	029e0404 	addseq	r0, lr, #4, 8	; 0x4000000
    91cc:	04110000 	ldreq	r0, [r1], #-0
    91d0:	0013e307 	andseq	lr, r3, r7, lsl #6
    91d4:	e5b90300 	ldr	r0, [r9, #768]!	; 0x300
    91d8:	08000001 	stmdaeq	r0, {r0}
    91dc:	000014fb 	strdeq	r1, [r0], -fp
    91e0:	3ebb0324 	cdpcc	3, 11, cr0, cr11, cr4, {1}
    91e4:	09000003 	stmdbeq	r0, {r0, r1}
    91e8:	000017fd 	strdeq	r1, [r0], -sp
    91ec:	0283bd03 	addeq	fp, r3, #3, 26	; 0xc0
    91f0:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    91f4:	000016f9 	strdeq	r1, [r0], -r9
    91f8:	0283be03 	addeq	fp, r3, #3, 28	; 0x30
    91fc:	09040000 	stmdbeq	r4, {}	; <UNPREDICTABLE>
    9200:	0000165d 	andeq	r1, r0, sp, asr r6
    9204:	0283bf03 	addeq	fp, r3, #3, 30
    9208:	09080000 	stmdbeq	r8, {}	; <UNPREDICTABLE>
    920c:	0000170f 	andeq	r1, r0, pc, lsl #14
    9210:	0283c003 	addeq	ip, r3, #3
    9214:	090c0000 	stmdbeq	ip, {}	; <UNPREDICTABLE>
    9218:	00001513 	andeq	r1, r0, r3, lsl r5
    921c:	0283c103 	addeq	ip, r3, #-1073741824	; 0xc0000000
    9220:	09100000 	ldmdbeq	r0, {}	; <UNPREDICTABLE>
    9224:	000018bf 			; <UNDEFINED> instruction: 0x000018bf
    9228:	0283c203 	addeq	ip, r3, #805306368	; 0x30000000
    922c:	09140000 	ldmdbeq	r4, {}	; <UNPREDICTABLE>
    9230:	0000199f 	muleq	r0, pc, r9	; <UNPREDICTABLE>
    9234:	0283c303 	addeq	ip, r3, #201326592	; 0xc000000
    9238:	09180000 	ldmdbeq	r8, {}	; <UNPREDICTABLE>
    923c:	000015a7 	andeq	r1, r0, r7, lsr #11
    9240:	0283c403 	addeq	ip, r3, #50331648	; 0x3000000
    9244:	091c0000 	ldmdbeq	ip, {}	; <UNPREDICTABLE>
    9248:	0000166f 	andeq	r1, r0, pc, ror #12
    924c:	0283c503 	addeq	ip, r3, #12582912	; 0xc00000
    9250:	00200000 	eoreq	r0, r0, r0
    9254:	0014fc07 	andseq	pc, r4, r7, lsl #24
    9258:	c5c70300 	strbgt	r0, [r7, #768]	; 0x300
    925c:	12000002 	andne	r0, r0, #2
    9260:	00000385 	andeq	r0, r0, r5, lsl #7
    9264:	19d43501 	ldmibne	r4, {r0, r8, sl, ip, sp}^
    9268:	00340800 	eorseq	r0, r4, r0, lsl #16
    926c:	9c010000 	stcls	0, cr0, [r1], {-0}
    9270:	00141913 	andseq	r1, r4, r3, lsl r9
    9274:	baee0300 	blt	ffb89e7c <SCS_BASE+0x1fb7be7c>
    9278:	13000002 	movwne	r0, #2
    927c:	00003564 	andeq	r3, r0, r4, ror #10
    9280:	033eef03 	teqeq	lr, #3, 30
    9284:	5b140000 	blpl	50928c <__Stack_Size+0x508e8c>
    9288:	01000019 	tsteq	r0, r9, lsl r0
    928c:	0001da27 	andeq	sp, r1, r7, lsr #20
    9290:	f4030500 	vst3.8	{d0,d2,d4}, [r3], r0
    9294:	14200006 	strtne	r0, [r0], #-6
    9298:	00003596 	muleq	r0, r6, r5
    929c:	00531801 	subseq	r1, r3, r1, lsl #16
    92a0:	03050000 	movweq	r0, #20480	; 0x5000
    92a4:	200006f0 	strdcs	r0, [r0], -r0	; <UNPREDICTABLE>
    92a8:	0015c914 	andseq	ip, r5, r4, lsl r9
    92ac:	a31d0100 	tstge	sp, #0, 2
    92b0:	05000003 	streq	r0, [r0, #-3]
    92b4:	00071403 	andeq	r1, r7, r3, lsl #8
    92b8:	da040420 	ble	10a340 <__Stack_Size+0x109f40>
    92bc:	14000001 	strne	r0, [r0], #-1
    92c0:	0000359e 	muleq	r0, lr, r5
    92c4:	03ba2001 			; <UNDEFINED> instruction: 0x03ba2001
    92c8:	03050000 	movweq	r0, #20480	; 0x5000
    92cc:	200006ec 	andcs	r0, r0, ip, ror #13
    92d0:	02ba0404 	adcseq	r0, sl, #4, 8	; 0x4000000
    92d4:	63140000 	tstvs	r4, #0
    92d8:	01000035 	tsteq	r0, r5, lsr r0
    92dc:	0003d128 	andeq	sp, r3, r8, lsr #2
    92e0:	10030500 	andne	r0, r3, r0, lsl #10
    92e4:	04200007 	strteq	r0, [r0], #-7
    92e8:	00033e04 	andeq	r3, r3, r4, lsl #28
    92ec:	35591400 	ldrbcc	r1, [r9, #-1024]	; 0x400
    92f0:	25010000 	strcs	r0, [r1, #-0]
    92f4:	00000041 	andeq	r0, r0, r1, asr #32
    92f8:	06e80305 	strbteq	r0, [r8], r5, lsl #6
    92fc:	85142000 	ldrhi	r2, [r4, #-0]
    9300:	0100001a 	tsteq	r0, sl, lsl r0
    9304:	00004126 	andeq	r4, r0, r6, lsr #2
    9308:	18030500 	stmdane	r3, {r8, sl}
    930c:	00200007 	eoreq	r0, r0, r7
    9310:	00000e25 	andeq	r0, r0, r5, lsr #28
    9314:	1f7f0004 	svcne	0x007f0004
    9318:	01040000 	mrseq	r0, (UNDEF: 4)
    931c:	00000029 	andeq	r0, r0, r9, lsr #32
    9320:	0035c801 	eorseq	ip, r5, r1, lsl #16
    9324:	0003c200 	andeq	ip, r3, r0, lsl #4
    9328:	000c7800 	andeq	r7, ip, r0, lsl #16
    932c:	00000000 	andeq	r0, r0, r0
    9330:	002b9800 	eoreq	r9, fp, r0, lsl #16
    9334:	05040200 	streq	r0, [r4, #-512]	; 0x200
    9338:	00000857 	andeq	r0, r0, r7, asr r8
    933c:	29050202 	stmdbcs	r5, {r1, r9}
    9340:	02000008 	andeq	r0, r0, #8
    9344:	0a100601 	beq	40ab50 <__Stack_Size+0x40a750>
    9348:	75030000 	strvc	r0, [r3, #-0]
    934c:	02003233 	andeq	r3, r0, #805306371	; 0x30000003
    9350:	00004527 	andeq	r4, r0, r7, lsr #10
    9354:	07040200 	streq	r0, [r4, -r0, lsl #4]
    9358:	00000964 	andeq	r0, r0, r4, ror #18
    935c:	36317503 	ldrtcc	r7, [r1], -r3, lsl #10
    9360:	57280200 	strpl	r0, [r8, -r0, lsl #4]!
    9364:	02000000 	andeq	r0, r0, #0
    9368:	0c090702 	stceq	7, cr0, [r9], {2}
    936c:	75030000 	strvc	r0, [r3, #-0]
    9370:	29020038 	stmdbcs	r2, {r3, r4, r5}
    9374:	00000068 	andeq	r0, r0, r8, rrx
    9378:	0e080102 	adfeqe	f0, f0, f2
    937c:	0400000a 	streq	r0, [r0], #-10
    9380:	843a0201 	ldrthi	r0, [sl], #-513	; 0x201
    9384:	05000000 	streq	r0, [r0, #-0]
    9388:	0000089f 	muleq	r0, pc, r8	; <UNPREDICTABLE>
    938c:	02a00500 	adceq	r0, r0, #0, 10
    9390:	00010000 	andeq	r0, r1, r0
    9394:	00061f06 	andeq	r1, r6, r6, lsl #30
    9398:	6f3a0200 	svcvs	0x003a0200
    939c:	02000000 	andeq	r0, r0, #0
    93a0:	095b0704 	ldmdbeq	fp, {r2, r8, r9, sl}^
    93a4:	09070000 	stmdbeq	r7, {}	; <UNPREDICTABLE>
    93a8:	01000016 	tsteq	r0, r6, lsl r0
    93ac:	00bb1603 	adcseq	r1, fp, r3, lsl #12
    93b0:	87050000 	strhi	r0, [r5, -r0]
    93b4:	00000017 	andeq	r0, r0, r7, lsl r0
    93b8:	0018a205 	andseq	sl, r8, r5, lsl #4
    93bc:	94050100 	strls	r0, [r5], #-256	; 0x100
    93c0:	02000015 	andeq	r0, r0, #21
    93c4:	0019f805 	andseq	pc, r9, r5, lsl #16
    93c8:	07000300 	streq	r0, [r0, -r0, lsl #6]
    93cc:	00001500 	andeq	r1, r0, r0, lsl #10
    93d0:	1c1f0301 	ldcne	3, cr0, [pc], {1}
    93d4:	05000001 	streq	r0, [r0, #-1]
    93d8:	00003908 	andeq	r3, r0, r8, lsl #18
    93dc:	37d60500 	ldrbcc	r0, [r6, r0, lsl #10]
    93e0:	05010000 	streq	r0, [r1, #-0]
    93e4:	000007ed 	andeq	r0, r0, sp, ror #15
    93e8:	366f0502 	strbtcc	r0, [pc], -r2, lsl #10
    93ec:	05030000 	streq	r0, [r3, #-0]
    93f0:	000007f7 	strdeq	r0, [r0], -r7
    93f4:	36d10504 	ldrbcc	r0, [r1], r4, lsl #10
    93f8:	05050000 	streq	r0, [r5, #-0]
    93fc:	0000382e 	andeq	r3, r0, lr, lsr #16
    9400:	372b0506 	strcc	r0, [fp, -r6, lsl #10]!
    9404:	05070000 	streq	r0, [r7, #-0]
    9408:	00003953 	andeq	r3, r0, r3, asr r9
    940c:	39af0508 	stmibcc	pc!, {r3, r8, sl}	; <UNPREDICTABLE>
    9410:	05090000 	streq	r0, [r9, #-0]
    9414:	0000379d 	muleq	r0, sp, r7
    9418:	37f9050a 	ldrbcc	r0, [r9, sl, lsl #10]!
    941c:	050b0000 	streq	r0, [fp, #-0]
    9420:	000036f4 	strdeq	r3, [r0], -r4
    9424:	38e2050c 	stmiacc	r2!, {r2, r3, r8, sl}^
    9428:	000c0000 	andeq	r0, ip, r0
    942c:	0035b707 	eorseq	fp, r5, r7, lsl #14
    9430:	32030100 	andcc	r0, r3, #0, 2
    9434:	00000147 	andeq	r0, r0, r7, asr #2
    9438:	00396505 	eorseq	r6, r9, r5, lsl #10
    943c:	48050100 	stmdami	r5, {r8}
    9440:	02000036 	andeq	r0, r0, #54	; 0x36
    9444:	00383d05 	eorseq	r3, r8, r5, lsl #26
    9448:	39050300 	stmdbcc	r5, {r8, r9}
    944c:	04000039 	streq	r0, [r0], #-57	; 0x39
    9450:	00391305 	eorseq	r1, r9, r5, lsl #6
    9454:	07000500 	streq	r0, [r0, -r0, lsl #10]
    9458:	0000367b 	andeq	r3, r0, fp, ror r6
    945c:	603c0301 	eorsvs	r0, ip, r1, lsl #6
    9460:	05000001 	streq	r0, [r0, #-1]
    9464:	0000378e 	andeq	r3, r0, lr, lsl #15
    9468:	368d0500 	strcc	r0, [sp], r0, lsl #10
    946c:	00010000 	andeq	r0, r1, r0
    9470:	0035a807 	eorseq	sl, r5, r7, lsl #16
    9474:	19040100 	stmdbne	r4, {r8}
    9478:	000001a9 	andeq	r0, r0, r9, lsr #3
    947c:	0036b205 	eorseq	fp, r6, r5, lsl #4
    9480:	59050000 	stmdbpl	r5, {}	; <UNPREDICTABLE>
    9484:	01000037 	tsteq	r0, r7, lsr r0
    9488:	0036c905 	eorseq	ip, r6, r5, lsl #18
    948c:	fe050200 	cdp2	2, 0, cr0, cr5, cr0, {0}
    9490:	03000035 	movweq	r0, #53	; 0x35
    9494:	0036c405 	eorseq	ip, r6, r5, lsl #8
    9498:	f9050400 			; <UNDEFINED> instruction: 0xf9050400
    949c:	05000035 	streq	r0, [r0, #-53]	; 0x35
    94a0:	00389205 	eorseq	r9, r8, r5, lsl #4
    94a4:	a2050600 	andge	r0, r5, #0, 12
    94a8:	07000036 	smladxeq	r0, r6, r0, r0
    94ac:	0037e405 	eorseq	lr, r7, r5, lsl #8
    94b0:	a1050800 	tstge	r5, r0, lsl #16
    94b4:	09000038 	stmdbeq	r0, {r3, r4, r5}
    94b8:	14e10800 	strbtne	r0, [r1], #2048	; 0x800
    94bc:	04080000 	streq	r0, [r8], #-0
    94c0:	0001ce27 	andeq	ip, r1, r7, lsr #28
    94c4:	17500900 	ldrbne	r0, [r0, -r0, lsl #18]
    94c8:	29040000 	stmdbcs	r4, {}	; <UNPREDICTABLE>
    94cc:	000001ce 	andeq	r0, r0, lr, asr #3
    94d0:	16db0900 	ldrbne	r0, [fp], r0, lsl #18
    94d4:	2a040000 	bcs	1094dc <__Stack_Size+0x1090dc>
    94d8:	0000004c 	andeq	r0, r0, ip, asr #32
    94dc:	040a0004 	streq	r0, [sl], #-4
    94e0:	0000005e 	andeq	r0, r0, lr, asr r0
    94e4:	0017d206 	andseq	sp, r7, r6, lsl #4
    94e8:	a92c0400 	stmdbge	ip!, {sl}
    94ec:	07000001 	streq	r0, [r0, -r1]
    94f0:	00000987 	andeq	r0, r0, r7, lsl #19
    94f4:	04300401 	ldrteq	r0, [r0], #-1025	; 0x401
    94f8:	05000002 	streq	r0, [r0, #-2]
    94fc:	00000379 	andeq	r0, r0, r9, ror r3
    9500:	0cb10500 	cfldr32eq	mvfx0, [r1]
    9504:	05010000 	streq	r0, [r1, #-0]
    9508:	00000211 	andeq	r0, r0, r1, lsl r2
    950c:	064f0502 	strbeq	r0, [pc], -r2, lsl #10
    9510:	00030000 	andeq	r0, r3, r0
    9514:	00098806 	andeq	r8, r9, r6, lsl #16
    9518:	df370400 	svcle	0x00370400
    951c:	08000001 	stmdaeq	r0, {r0}
    9520:	00001847 	andeq	r1, r0, r7, asr #16
    9524:	4c3b040c 	cfldrsmi	mvf0, [fp], #-48	; 0xffffffd0
    9528:	09000002 	stmdbeq	r0, {r1}
    952c:	000015bd 			; <UNDEFINED> instruction: 0x000015bd
    9530:	004c5304 	subeq	r5, ip, r4, lsl #6
    9534:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    9538:	00001993 	muleq	r0, r3, r9
    953c:	004c5404 	subeq	r5, ip, r4, lsl #8
    9540:	09020000 	stmdbeq	r2, {}	; <UNPREDICTABLE>
    9544:	00003746 	andeq	r3, r0, r6, asr #14
    9548:	004c5504 	subeq	r5, ip, r4, lsl #10
    954c:	09040000 	stmdbeq	r4, {}	; <UNPREDICTABLE>
    9550:	000018b6 			; <UNDEFINED> instruction: 0x000018b6
    9554:	025b5604 	subseq	r5, fp, #4, 12	; 0x400000
    9558:	00080000 	andeq	r0, r8, r0
    955c:	0001ce0b 	andeq	ip, r1, fp, lsl #28
    9560:	00025b00 	andeq	r5, r2, r0, lsl #22
    9564:	004c0c00 	subeq	r0, ip, r0, lsl #24
    9568:	0a000000 	beq	9570 <__Stack_Size+0x9170>
    956c:	00024c04 	andeq	r4, r2, r4, lsl #24
    9570:	18480600 	stmdane	r8, {r9, sl}^
    9574:	57040000 	strpl	r0, [r4, -r0]
    9578:	0000020f 	andeq	r0, r0, pc, lsl #4
    957c:	00188d08 	andseq	r8, r8, r8, lsl #26
    9580:	5b040200 	blpl	109d88 <__Stack_Size+0x109988>
    9584:	00000291 	muleq	r0, r1, r2
    9588:	0016b509 	andseq	fp, r6, r9, lsl #10
    958c:	5e5d0400 	cdppl	4, 5, cr0, cr13, cr0, {0}
    9590:	00000000 	andeq	r0, r0, r0
    9594:	0017e109 	andseq	lr, r7, r9, lsl #2
    9598:	5e5e0400 	cdppl	4, 5, cr0, cr14, cr0, {0}
    959c:	01000000 	mrseq	r0, (UNDEF: 0)
    95a0:	188e0600 	stmne	lr, {r9, sl}
    95a4:	60040000 	andvs	r0, r4, r0
    95a8:	0000026c 	andeq	r0, r0, ip, ror #4
    95ac:	0057420d 	subseq	r4, r7, sp, lsl #4
    95b0:	c0650402 	rsbgt	r0, r5, r2, lsl #8
    95b4:	0e000002 	cdpeq	0, 0, cr0, cr0, cr2, {0}
    95b8:	00316262 	eorseq	r6, r1, r2, ror #4
    95bc:	005e6704 	subseq	r6, lr, r4, lsl #14
    95c0:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    95c4:	00306262 	eorseq	r6, r0, r2, ror #4
    95c8:	005e6804 	subseq	r6, lr, r4, lsl #16
    95cc:	00010000 	andeq	r0, r1, r0
    95d0:	6204020f 	andvs	r0, r4, #-268435456	; 0xf0000000
    95d4:	000002dc 	ldrdeq	r0, [r0], -ip
    95d8:	04007710 	streq	r7, [r0], #-1808	; 0x710
    95dc:	00004c64 	andeq	r4, r0, r4, ror #24
    95e0:	77621000 	strbvc	r1, [r2, -r0]!
    95e4:	9c6a0400 	cfstrdls	mvd0, [sl], #-0
    95e8:	00000002 	andeq	r0, r0, r2
    95ec:	001a0806 	andseq	r0, sl, r6, lsl #16
    95f0:	c06b0400 	rsbgt	r0, fp, r0, lsl #8
    95f4:	08000002 	stmdaeq	r0, {r1}
    95f8:	0000153a 	andeq	r1, r0, sl, lsr r5
    95fc:	786d041c 	stmdavc	sp!, {r2, r3, r4, sl}^
    9600:	09000003 	stmdbeq	r0, {r0, r1}
    9604:	000018f6 	strdeq	r1, [r0], -r6
    9608:	005e6f04 	subseq	r6, lr, r4, lsl #30
    960c:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    9610:	000014a9 	andeq	r1, r0, r9, lsr #9
    9614:	005e7004 	subseq	r7, lr, r4
    9618:	09010000 	stmdbeq	r1, {}	; <UNPREDICTABLE>
    961c:	00001685 	andeq	r1, r0, r5, lsl #13
    9620:	02dc7104 	sbcseq	r7, ip, #4, 2
    9624:	09020000 	stmdbeq	r2, {}	; <UNPREDICTABLE>
    9628:	00001560 	andeq	r1, r0, r0, ror #10
    962c:	02dc7204 	sbcseq	r7, ip, #4, 4	; 0x40000000
    9630:	09040000 	stmdbeq	r4, {}	; <UNPREDICTABLE>
    9634:	00001765 	andeq	r1, r0, r5, ror #14
    9638:	02dc7304 	sbcseq	r7, ip, #4, 6	; 0x10000000
    963c:	09060000 	stmdbeq	r6, {}	; <UNPREDICTABLE>
    9640:	00001895 	muleq	r0, r5, r8
    9644:	005e7504 	subseq	r7, lr, r4, lsl #10
    9648:	09080000 	stmdbeq	r8, {}	; <UNPREDICTABLE>
    964c:	00001983 	andeq	r1, r0, r3, lsl #19
    9650:	005e7604 	subseq	r7, lr, r4, lsl #12
    9654:	09090000 	stmdbeq	r9, {}	; <UNPREDICTABLE>
    9658:	00001771 	andeq	r1, r0, r1, ror r7
    965c:	005e7704 	subseq	r7, lr, r4, lsl #14
    9660:	090a0000 	stmdbeq	sl, {}	; <UNPREDICTABLE>
    9664:	000017bf 			; <UNDEFINED> instruction: 0x000017bf
    9668:	005e7804 	subseq	r7, lr, r4, lsl #16
    966c:	090b0000 	stmdbeq	fp, {}	; <UNPREDICTABLE>
    9670:	0000182e 	andeq	r1, r0, lr, lsr #16
    9674:	005e7904 	subseq	r7, lr, r4, lsl #18
    9678:	090c0000 	stmdbeq	ip, {}	; <UNPREDICTABLE>
    967c:	00001967 	andeq	r1, r0, r7, ror #18
    9680:	02617c04 	rsbeq	r7, r1, #4, 24	; 0x400
    9684:	00100000 	andseq	r0, r0, r0
    9688:	00153b06 	andseq	r3, r5, r6, lsl #22
    968c:	e77d0400 	ldrb	r0, [sp, -r0, lsl #8]!
    9690:	08000002 	stmdaeq	r0, {r1}
    9694:	000013e2 	andeq	r1, r0, r2, ror #7
    9698:	207f0430 	rsbscs	r0, pc, r0, lsr r4	; <UNPREDICTABLE>
    969c:	09000004 	stmdbeq	r0, {r2}
    96a0:	00002965 	andeq	r2, r0, r5, ror #18
    96a4:	04218104 	strteq	r8, [r1], #-260	; 0x104
    96a8:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    96ac:	000016d5 	ldrdeq	r1, [r0], -r5
    96b0:	04218204 	strteq	r8, [r1], #-516	; 0x204
    96b4:	09040000 	stmdbeq	r4, {}	; <UNPREDICTABLE>
    96b8:	00001490 	muleq	r0, r0, r4
    96bc:	04218504 	strteq	r8, [r1], #-1284	; 0x504
    96c0:	09080000 	stmdbeq	r8, {}	; <UNPREDICTABLE>
    96c4:	0000143b 	andeq	r1, r0, fp, lsr r4
    96c8:	04218604 	strteq	r8, [r1], #-1540	; 0x604
    96cc:	090c0000 	stmdbeq	ip, {}	; <UNPREDICTABLE>
    96d0:	00001463 	andeq	r1, r0, r3, ror #8
    96d4:	04369804 	ldrteq	r9, [r6], #-2052	; 0x804
    96d8:	09100000 	ldmdbeq	r0, {}	; <UNPREDICTABLE>
    96dc:	00001406 	andeq	r1, r0, r6, lsl #8
    96e0:	0436a304 	ldrteq	sl, [r6], #-772	; 0x304
    96e4:	09140000 	ldmdbeq	r4, {}	; <UNPREDICTABLE>
    96e8:	00001474 	andeq	r1, r0, r4, ror r4
    96ec:	0450ad04 	ldrbeq	sl, [r0], #-3332	; 0xd04
    96f0:	09180000 	ldmdbeq	r8, {}	; <UNPREDICTABLE>
    96f4:	000016a1 	andeq	r1, r0, r1, lsr #13
    96f8:	025baf04 	subseq	sl, fp, #4, 30
    96fc:	091c0000 	ldmdbeq	ip, {}	; <UNPREDICTABLE>
    9700:	000019e4 	andeq	r1, r0, r4, ror #19
    9704:	025bb004 	subseq	fp, fp, #4
    9708:	09200000 	stmdbeq	r0!, {}	; <UNPREDICTABLE>
    970c:	000018e2 	andeq	r1, r0, r2, ror #17
    9710:	025bb104 	subseq	fp, fp, #4, 2
    9714:	09240000 	stmdbeq	r4!, {}	; <UNPREDICTABLE>
    9718:	000013ef 	andeq	r1, r0, pc, ror #7
    971c:	0456b504 	ldrbeq	fp, [r6], #-1284	; 0x504
    9720:	09280000 	stmdbeq	r8!, {}	; <UNPREDICTABLE>
    9724:	00003743 	andeq	r3, r0, r3, asr #14
    9728:	005eb704 	subseq	fp, lr, r4, lsl #14
    972c:	002c0000 	eoreq	r0, ip, r0
    9730:	20040a11 	andcs	r0, r4, r1, lsl sl
    9734:	0b000004 	bleq	974c <__Stack_Size+0x934c>
    9738:	00000204 	andeq	r0, r0, r4, lsl #4
    973c:	00000436 	andeq	r0, r0, r6, lsr r4
    9740:	00005e0c 	andeq	r5, r0, ip, lsl #28
    9744:	040a0000 	streq	r0, [sl], #-0
    9748:	00000427 	andeq	r0, r0, r7, lsr #8
    974c:	0002040b 	andeq	r0, r2, fp, lsl #8
    9750:	00045000 	andeq	r5, r4, r0
    9754:	005e0c00 	subseq	r0, lr, r0, lsl #24
    9758:	5e0c0000 	cdppl	0, 0, cr0, cr12, cr0, {0}
    975c:	00000000 	andeq	r0, r0, r0
    9760:	043c040a 	ldrteq	r0, [ip], #-1034	; 0x40a
    9764:	04120000 	ldreq	r0, [r2], #-0
    9768:	0013e306 	andseq	lr, r3, r6, lsl #6
    976c:	83b90400 			; <UNDEFINED> instruction: 0x83b90400
    9770:	08000003 	stmdaeq	r0, {r0, r1}
    9774:	000014fb 	strdeq	r1, [r0], -fp
    9778:	dcbb0424 	cfldrsle	mvf0, [fp], #144	; 0x90
    977c:	09000004 	stmdbeq	r0, {r2}
    9780:	000017fd 	strdeq	r1, [r0], -sp
    9784:	0421bd04 	strteq	fp, [r1], #-3332	; 0xd04
    9788:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    978c:	000016f9 	strdeq	r1, [r0], -r9
    9790:	0421be04 	strteq	fp, [r1], #-3588	; 0xe04
    9794:	09040000 	stmdbeq	r4, {}	; <UNPREDICTABLE>
    9798:	0000165d 	andeq	r1, r0, sp, asr r6
    979c:	0421bf04 	strteq	fp, [r1], #-3844	; 0xf04
    97a0:	09080000 	stmdbeq	r8, {}	; <UNPREDICTABLE>
    97a4:	0000170f 	andeq	r1, r0, pc, lsl #14
    97a8:	0421c004 	strteq	ip, [r1], #-4
    97ac:	090c0000 	stmdbeq	ip, {}	; <UNPREDICTABLE>
    97b0:	00001513 	andeq	r1, r0, r3, lsl r5
    97b4:	0421c104 	strteq	ip, [r1], #-260	; 0x104
    97b8:	09100000 	ldmdbeq	r0, {}	; <UNPREDICTABLE>
    97bc:	000018bf 			; <UNDEFINED> instruction: 0x000018bf
    97c0:	0421c204 	strteq	ip, [r1], #-516	; 0x204
    97c4:	09140000 	ldmdbeq	r4, {}	; <UNPREDICTABLE>
    97c8:	0000199f 	muleq	r0, pc, r9	; <UNPREDICTABLE>
    97cc:	0421c304 	strteq	ip, [r1], #-772	; 0x304
    97d0:	09180000 	ldmdbeq	r8, {}	; <UNPREDICTABLE>
    97d4:	000015a7 	andeq	r1, r0, r7, lsr #11
    97d8:	0421c404 	strteq	ip, [r1], #-1028	; 0x404
    97dc:	091c0000 	ldmdbeq	ip, {}	; <UNPREDICTABLE>
    97e0:	0000166f 	andeq	r1, r0, pc, ror #12
    97e4:	0421c504 	strteq	ip, [r1], #-1284	; 0x504
    97e8:	00200000 	eoreq	r0, r0, r0
    97ec:	0014fc06 	andseq	pc, r4, r6, lsl #24
    97f0:	63c70400 	bicvs	r0, r7, #0, 8
    97f4:	13000004 	movwne	r0, #4
    97f8:	000038a7 	andeq	r3, r0, r7, lsr #17
    97fc:	02048001 	andeq	r8, r4, #1
    9800:	02010000 	andeq	r0, r1, #0
    9804:	14000005 	strne	r0, [r0], #-5
    9808:	01006552 	tsteq	r0, r2, asr r5
    980c:	00020482 	andeq	r0, r2, r2, lsl #9
    9810:	2e150000 	cdpcs	0, 1, cr0, cr5, cr0, {0}
    9814:	01000036 	tsteq	r0, r6, lsr r0
    9818:	0001ce3d 	andeq	ip, r1, sp, lsr lr
    981c:	001a0800 	andseq	r0, sl, r0, lsl #16
    9820:	00002408 	andeq	r2, r0, r8, lsl #8
    9824:	2b9c0100 	blcs	fe709c2c <SCS_BASE+0x1e6fbc2c>
    9828:	16000005 	strne	r0, [r0], -r5
    982c:	00003d32 	andeq	r3, r0, r2, lsr sp
    9830:	004c3d01 	subeq	r3, ip, r1, lsl #26
    9834:	49c80000 	stmibmi	r8, {}^	; <UNPREDICTABLE>
    9838:	15000000 	strne	r0, [r0, #-0]
    983c:	00003807 	andeq	r3, r0, r7, lsl #16
    9840:	01ce6b01 	biceq	r6, lr, r1, lsl #22
    9844:	1a2c0000 	bne	b0984c <__Stack_Size+0xb0944c>
    9848:	00240800 	eoreq	r0, r4, r0, lsl #16
    984c:	9c010000 	stcls	0, cr0, [r1], {-0}
    9850:	00000554 	andeq	r0, r0, r4, asr r5
    9854:	003d3216 	eorseq	r3, sp, r6, lsl r2
    9858:	4c6b0100 	stfmie	f0, [fp], #-0
    985c:	e9000000 	stmdb	r0, {}	; <UNPREDICTABLE>
    9860:	00000049 	andeq	r0, r0, r9, asr #32
    9864:	00397715 	eorseq	r7, r9, r5, lsl r7
    9868:	cea30100 	fdvgts	f0, f3, f0
    986c:	50000001 	andpl	r0, r0, r1
    9870:	9008001a 	andls	r0, r8, sl, lsl r0
    9874:	01000000 	mrseq	r0, (UNDEF: 0)
    9878:	0005c29c 	muleq	r5, ip, r2
    987c:	3d321600 	ldccc	6, cr1, [r2, #-0]
    9880:	a3010000 	movwge	r0, #4096	; 0x1000
    9884:	0000004c 	andeq	r0, r0, ip, asr #32
    9888:	00004a0a 	andeq	r4, r0, sl, lsl #20
    988c:	001a7017 	andseq	r7, sl, r7, lsl r0
    9890:	00001c08 	andeq	r1, r0, r8, lsl #24
    9894:	00059900 	andeq	r9, r5, r0, lsl #18
    9898:	198b1800 	stmibne	fp, {fp, ip}
    989c:	b1010000 	mrslt	r0, (UNDEF: 1)
    98a0:	0000005e 	andeq	r0, r0, lr, asr r0
    98a4:	00004a2b 	andeq	r4, r0, fp, lsr #20
    98a8:	1a941900 	bne	fe50fcb0 <SCS_BASE+0x1e501cb0>
    98ac:	00300800 	eorseq	r0, r0, r0, lsl #16
    98b0:	1d180000 	ldcne	0, cr0, [r8, #-0]
    98b4:	01000038 	tsteq	r0, r8, lsr r0
    98b8:	00005ecf 	andeq	r5, r0, pc, asr #29
    98bc:	004a4a00 	subeq	r4, sl, r0, lsl #20
    98c0:	37031800 	strcc	r1, [r3, -r0, lsl #16]
    98c4:	d0010000 	andle	r0, r1, r0
    98c8:	0000005e 	andeq	r0, r0, lr, asr r0
    98cc:	00004a7b 	andeq	r4, r0, fp, ror sl
    98d0:	4f1a0000 	svcmi	0x001a0000
    98d4:	01000038 	tsteq	r0, r8, lsr r0
    98d8:	1ae001f4 	bne	ff80a0b0 <SCS_BASE+0x1f7fc0b0>
    98dc:	00ac0800 	adceq	r0, ip, r0, lsl #16
    98e0:	9c010000 	stcls	0, cr0, [r1], {-0}
    98e4:	00000687 	andeq	r0, r0, r7, lsl #13
    98e8:	0037511b 	eorseq	r5, r7, fp, lsl r1
    98ec:	01f60100 	mvnseq	r0, r0, lsl #2
    98f0:	00000687 	andeq	r0, r0, r7, lsl #13
    98f4:	00004a99 	muleq	r0, r9, sl
    98f8:	00370b1b 	eorseq	r0, r7, fp, lsl fp
    98fc:	01f70100 	mvnseq	r0, r0, lsl #2
    9900:	0000003a 	andeq	r0, r0, sl, lsr r0
    9904:	00004aae 	andeq	r4, r0, lr, lsr #21
    9908:	0018951b 	andseq	r9, r8, fp, lsl r5
    990c:	01f80100 	mvnseq	r0, r0, lsl #2
    9910:	0000003a 	andeq	r0, r0, sl, lsr r0
    9914:	00004af2 	strdeq	r4, [r0], -r2
    9918:	0007151b 	andeq	r1, r7, fp, lsl r5
    991c:	01fa0100 	mvnseq	r0, r0, lsl #2
    9920:	000001ce 	andeq	r0, r0, lr, asr #3
    9924:	00004b3d 	andeq	r4, r0, sp, lsr fp
    9928:	003d321b 	eorseq	r3, sp, fp, lsl r2
    992c:	01fb0100 	mvnseq	r0, r0, lsl #2
    9930:	0000003a 	andeq	r0, r0, sl, lsr r0
    9934:	00004b5b 	andeq	r4, r0, fp, asr fp
    9938:	0038801c 	eorseq	r8, r8, ip, lsl r0
    993c:	022f0100 	eoreq	r0, pc, #0, 2
    9940:	08001b6c 	stmdaeq	r0, {r2, r3, r5, r6, r8, r9, fp, ip}
    9944:	001b381d 	andseq	r3, fp, sp, lsl r8
    9948:	00064408 	andeq	r4, r6, r8, lsl #8
    994c:	50011e00 	andpl	r1, r1, r0, lsl #28
    9950:	00007402 	andeq	r7, r0, r2, lsl #8
    9954:	001b401f 	andseq	r4, fp, pc, lsl r0
    9958:	000d4b08 	andeq	r4, sp, r8, lsl #22
    995c:	00065700 	andeq	r5, r6, r0, lsl #14
    9960:	50011e00 	andpl	r1, r1, r0, lsl #28
    9964:	1f003001 	svcne	0x00003001
    9968:	08001b4a 	stmdaeq	r0, {r1, r3, r6, r8, r9, fp, ip}
    996c:	00000d61 	andeq	r0, r0, r1, ror #26
    9970:	00000671 	andeq	r0, r0, r1, ror r6
    9974:	0252011e 	subseq	r0, r2, #-2147483641	; 0x80000007
    9978:	011e0074 	tsteq	lr, r4, ror r0
    997c:	00790250 	rsbseq	r0, r9, r0, asr r2
    9980:	1b522000 	blne	1491988 <__Stack_Size+0x1491588>
    9984:	0d7c0800 	ldcleq	8, cr0, [ip, #-0]
    9988:	011e0000 	tsteq	lr, r0
    998c:	00740251 	rsbseq	r0, r4, r1, asr r2
    9990:	0150011e 	cmpeq	r0, lr, lsl r1
    9994:	0a000030 	beq	9a5c <__Stack_Size+0x965c>
    9998:	00026104 	andeq	r6, r2, r4, lsl #2
    999c:	39952100 	ldmibcc	r5, {r8, sp}
    99a0:	52010000 	andpl	r0, r1, #0
    99a4:	00000204 	andeq	r0, r0, r4, lsl #4
    99a8:	08001b8c 	stmdaeq	r0, {r2, r3, r7, r8, r9, fp, ip}
    99ac:	00000038 	andeq	r0, r0, r8, lsr r0
    99b0:	e7229c01 	str	r9, [r2, -r1, lsl #24]!
    99b4:	c4000004 	strgt	r0, [r0], #-4
    99b8:	4808001b 	stmdami	r8, {r0, r1, r3, r4}
    99bc:	01000000 	mrseq	r0, (UNDEF: 0)
    99c0:	0006ce9c 	muleq	r6, ip, lr
    99c4:	04f72300 	ldrbteq	r2, [r7], #768	; 0x300
    99c8:	4be00000 	blmi	ff8099d0 <SCS_BASE+0x1f7fb9d0>
    99cc:	e6190000 	ldr	r0, [r9], -r0
    99d0:	1608001b 			; <UNDEFINED> instruction: 0x1608001b
    99d4:	24000000 	strcs	r0, [r0], #-0
    99d8:	000004f7 	strdeq	r0, [r0], -r7
    99dc:	e3150000 	tst	r5, #0
    99e0:	01000035 	tsteq	r0, r5, lsr r0
    99e4:	000204f5 	strdeq	r0, [r2], -r5
    99e8:	001c0c00 	andseq	r0, ip, r0, lsl #24
    99ec:	0000d808 	andeq	sp, r0, r8, lsl #16
    99f0:	aa9c0100 	bge	fe709df8 <SCS_BASE+0x1e6fbdf8>
    99f4:	18000007 	stmdane	r0, {r0, r1, r2}
    99f8:	00003614 	andeq	r3, r0, r4, lsl r6
    99fc:	003af701 	eorseq	pc, sl, r1, lsl #14
    9a00:	4bfe0000 	blmi	fff89a08 <SCS_BASE+0x1ff7ba08>
    9a04:	ad180000 	ldcge	0, cr0, [r8, #-0]
    9a08:	01000026 	tsteq	r0, r6, lsr #32
    9a0c:	00003af8 	strdeq	r3, [r0], -r8
    9a10:	004c3600 	subeq	r3, ip, r0, lsl #12
    9a14:	1c281900 	stcne	9, cr1, [r8], #-0
    9a18:	00a80800 	adceq	r0, r8, r0, lsl #16
    9a1c:	4e250000 	cdpmi	0, 2, cr0, cr5, cr0, {0}
    9a20:	01000039 	tsteq	r0, r9, lsr r0
    9a24:	07aa0102 	streq	r0, [sl, r2, lsl #2]!
    9a28:	1d1b0000 	ldcne	0, cr0, [fp, #-0]
    9a2c:	01000038 	tsteq	r0, r8, lsr r0
    9a30:	003a0103 	eorseq	r0, sl, r3, lsl #2
    9a34:	4c490000 	marmi	acc0, r0, r9
    9a38:	031b0000 	tsteq	fp, #0
    9a3c:	01000037 	tsteq	r0, r7, lsr r0
    9a40:	003a0104 	eorseq	r0, sl, r4, lsl #2
    9a44:	4c830000 	stcmi	0, cr0, [r3], {0}
    9a48:	72260000 	eorvc	r0, r6, #0
    9a4c:	01005045 	tsteq	r0, r5, asr #32
    9a50:	003a0105 	eorseq	r0, sl, r5, lsl #2
    9a54:	4c490000 	marmi	acc0, r0, r9
    9a58:	aa170000 	bge	5c9a60 <__Stack_Size+0x5c9660>
    9a5c:	1a08001c 	bne	209ad4 <__Stack_Size+0x2096d4>
    9a60:	68000000 	stmdavs	r0, {}	; <UNPREDICTABLE>
    9a64:	1b000007 	blne	9a88 <__Stack_Size+0x9688>
    9a68:	00003868 	andeq	r3, r0, r8, ror #16
    9a6c:	4c013f01 	stcmi	15, cr3, [r1], {1}
    9a70:	bb000000 	bllt	9a78 <__Stack_Size+0x9678>
    9a74:	0000004c 	andeq	r0, r0, ip, asr #32
    9a78:	001c841f 	andseq	r8, ip, pc, lsl r4
    9a7c:	000d9308 	andeq	r9, sp, r8, lsl #6
    9a80:	00077c00 	andeq	r7, r7, r0, lsl #24
    9a84:	50011e00 	andpl	r1, r1, r0, lsl #28
    9a88:	00007402 	andeq	r7, r0, r2, lsl #8
    9a8c:	001c8c1f 	andseq	r8, ip, pc, lsl ip
    9a90:	000da508 	andeq	sl, sp, r8, lsl #10
    9a94:	00079600 	andeq	r9, r7, r0, lsl #12
    9a98:	51011e00 	tstpl	r1, r0, lsl #28
    9a9c:	1e300802 	cdpne	8, 3, cr0, cr0, cr2, {0}
    9aa0:	74025001 	strvc	r5, [r2], #-1
    9aa4:	a4270000 	strtge	r0, [r7], #-0
    9aa8:	bc08001c 	stclt	0, cr0, [r8], {28}
    9aac:	2700000d 	strcs	r0, [r0, -sp]
    9ab0:	08001caa 	stmdaeq	r0, {r1, r3, r5, r7, sl, fp, ip}
    9ab4:	00000dd3 	ldrdeq	r0, [r0], -r3
    9ab8:	040a0000 	streq	r0, [sl], #-0
    9abc:	00000291 	muleq	r0, r1, r2
    9ac0:	00376428 	eorseq	r6, r7, r8, lsr #8
    9ac4:	01520100 	cmpeq	r2, r0, lsl #2
    9ac8:	00000204 	andeq	r0, r0, r4, lsl #4
    9acc:	08001ce4 	stmdaeq	r0, {r2, r5, r6, r7, sl, fp, ip}
    9ad0:	0000008c 	andeq	r0, r0, ip, lsl #1
    9ad4:	08379c01 	ldmdaeq	r7!, {r0, sl, fp, ip, pc}
    9ad8:	031b0000 	tsteq	fp, #0
    9adc:	01000037 	tsteq	r0, r7, lsr r0
    9ae0:	003a0154 	eorseq	r0, sl, r4, asr r1
    9ae4:	4ce90000 	stclmi	0, cr0, [r9]
    9ae8:	1d1b0000 	ldcne	0, cr0, [fp, #-0]
    9aec:	01000038 	tsteq	r0, r8, lsr r0
    9af0:	003a0155 	eorseq	r0, sl, r5, asr r1
    9af4:	4d230000 	stcmi	0, cr0, [r3, #-0]
    9af8:	72260000 	eorvc	r0, r6, #0
    9afc:	01005045 	tsteq	r0, r5, asr #32
    9b00:	003a0156 	eorseq	r0, sl, r6, asr r1
    9b04:	4d230000 	stcmi	0, cr0, [r3, #-0]
    9b08:	ad1b0000 	ldcge	0, cr0, [fp, #-0]
    9b0c:	01000026 	tsteq	r0, r6, lsr #32
    9b10:	003a0157 	eorseq	r0, sl, r7, asr r1
    9b14:	4d6e0000 	stclmi	0, cr0, [lr, #-0]
    9b18:	08290000 	stmdaeq	r9!, {}	; <UNPREDICTABLE>
    9b1c:	2000000c 	andcs	r0, r0, ip
    9b20:	25000008 	strcs	r0, [r0, #-8]
    9b24:	00003868 	andeq	r3, r0, r8, ror #16
    9b28:	4c017301 	stcmi	3, cr7, [r1], {1}
    9b2c:	00000000 	andeq	r0, r0, r0
    9b30:	000c382a 	andeq	r3, ip, sl, lsr #16
    9b34:	38681b00 	stmdacc	r8!, {r8, r9, fp, ip}^
    9b38:	79010000 	stmdbvc	r1, {}	; <UNPREDICTABLE>
    9b3c:	00004c01 	andeq	r4, r0, r1, lsl #24
    9b40:	004d8100 	subeq	r8, sp, r0, lsl #2
    9b44:	2b000000 	blcs	9b4c <__Stack_Size+0x974c>
    9b48:	000038c8 	andeq	r3, r0, r8, asr #17
    9b4c:	04018801 	streq	r8, [r1], #-2049	; 0x801
    9b50:	70000002 	andvc	r0, r0, r2
    9b54:	2408001d 	strcs	r0, [r8], #-29
    9b58:	01000000 	mrseq	r0, (UNDEF: 0)
    9b5c:	16192c9c 			; <UNDEFINED> instruction: 0x16192c9c
    9b60:	a2010000 	andge	r0, r1, #0
    9b64:	0001ce01 	andeq	ip, r1, r1, lsl #28
    9b68:	001d9400 	andseq	r9, sp, r0, lsl #8
    9b6c:	00001c08 	andeq	r1, r0, r8, lsl #24
    9b70:	949c0100 	ldrls	r0, [ip], #256	; 0x100
    9b74:	2d000008 	stccs	0, cr0, [r0, #-32]	; 0xffffffe0
    9b78:	00003d32 	andeq	r3, r0, r2, lsr sp
    9b7c:	4c01a201 	sfmmi	f2, 1, [r1], {1}
    9b80:	9a000000 	bls	9b88 <__Stack_Size+0x9788>
    9b84:	2e00004d 	cdpcs	0, 0, cr0, cr0, cr13, {2}
    9b88:	00003902 	andeq	r3, r0, r2, lsl #18
    9b8c:	9401a201 	strls	sl, [r1], #-513	; 0x201
    9b90:	01000008 	tsteq	r0, r8
    9b94:	19972f51 	ldmibne	r7, {r0, r4, r6, r8, r9, sl, fp, sp}
    9b98:	a4010000 	strge	r0, [r1], #-0
    9b9c:	00003a01 	andeq	r3, r0, r1, lsl #20
    9ba0:	00520100 	subseq	r0, r2, r0, lsl #2
    9ba4:	01d4040a 	bicseq	r0, r4, sl, lsl #8
    9ba8:	802c0000 	eorhi	r0, ip, r0
    9bac:	01000037 	tsteq	r0, r7, lsr r0
    9bb0:	005e03f6 	ldrsheq	r0, [lr], #-54	; 0xffffffca
    9bb4:	1db00000 	ldcne	0, cr0, [r0]
    9bb8:	00440800 	subeq	r0, r4, r0, lsl #16
    9bbc:	9c010000 	stcls	0, cr0, [r1], {-0}
    9bc0:	000008c4 	andeq	r0, r0, r4, asr #17
    9bc4:	001dbe20 	andseq	fp, sp, r0, lsr #28
    9bc8:	000dbc08 	andeq	fp, sp, r8, lsl #24
    9bcc:	50011e00 	andpl	r1, r1, r0, lsl #28
    9bd0:	00003001 	andeq	r3, r0, r1
    9bd4:	00371d30 	eorseq	r1, r7, r0, lsr sp
    9bd8:	023a0100 	eorseq	r0, sl, #0, 2
    9bdc:	0008fe01 	andeq	pc, r8, r1, lsl #28
    9be0:	39272500 	stmdbcc	r7!, {r8, sl, sp}
    9be4:	3c010000 	stccc	0, cr0, [r1], {-0}
    9be8:	00020402 	andeq	r0, r2, r2, lsl #8
    9bec:	175b2500 	ldrbne	r2, [fp, -r0, lsl #10]
    9bf0:	3d010000 	stccc	0, cr0, [r1, #-0]
    9bf4:	00003a02 	andeq	r3, r0, r2, lsl #20
    9bf8:	18952500 	ldmne	r5, {r8, sl, sp}
    9bfc:	3e010000 	cdpcc	0, 0, cr0, cr1, cr0, {0}
    9c00:	00003a02 	andeq	r3, r0, r2, lsl #20
    9c04:	37183100 	ldrcc	r3, [r8, -r0, lsl #2]
    9c08:	ae010000 	cdpge	0, 0, cr0, cr1, cr0, {0}
    9c0c:	1f300002 	svcne	0x00300002
    9c10:	01000037 	tsteq	r0, r7, lsr r0
    9c14:	800102ba 			; <UNDEFINED> instruction: 0x800102ba
    9c18:	25000009 	strcs	r0, [r0, #-9]
    9c1c:	00001878 	andeq	r1, r0, r8, ror r8
    9c20:	5b02bc01 	blpl	b8c2c <__Stack_Size+0xb882c>
    9c24:	25000002 	strcs	r0, [r0, #-2]
    9c28:	00003927 	andeq	r3, r0, r7, lsr #18
    9c2c:	0402bd01 	streq	fp, [r2], #-3329	; 0xd01
    9c30:	25000002 	strcs	r0, [r0, #-2]
    9c34:	000038bd 			; <UNDEFINED> instruction: 0x000038bd
    9c38:	3a02be01 	bcc	b9444 <__Stack_Size+0xb9044>
    9c3c:	25000000 	strcs	r0, [r0, #-0]
    9c40:	0000381d 	andeq	r3, r0, sp, lsl r8
    9c44:	3a02c001 	bcc	b9c50 <__Stack_Size+0xb9850>
    9c48:	25000000 	strcs	r0, [r0, #-0]
    9c4c:	0000365a 	andeq	r3, r0, sl, asr r6
    9c50:	3a02c001 	bcc	b9c5c <__Stack_Size+0xb985c>
    9c54:	25000000 	strcs	r0, [r0, #-0]
    9c58:	00001997 	muleq	r0, r7, r9
    9c5c:	3a02c101 	bcc	ba068 <__Stack_Size+0xb9c68>
    9c60:	25000000 	strcs	r0, [r0, #-0]
    9c64:	000026ad 	andeq	r2, r0, sp, lsr #13
    9c68:	3a02c101 	bcc	ba074 <__Stack_Size+0xb9c74>
    9c6c:	32000000 	andcc	r0, r0, #0
    9c70:	00000971 	andeq	r0, r0, r1, ror r9
    9c74:	0037ab25 	eorseq	sl, r7, r5, lsr #22
    9c78:	02cd0100 	sbceq	r0, sp, #0, 2
    9c7c:	0000005e 	andeq	r0, r0, lr, asr r0
    9c80:	c1253300 	teqgt	r5, r0, lsl #6
    9c84:	01000015 	tsteq	r0, r5, lsl r0
    9c88:	09800346 	stmibeq	r0, {r1, r2, r6, r8, r9}
    9c8c:	00000000 	andeq	r0, r0, r0
    9c90:	00003a34 	andeq	r3, r0, r4, lsr sl
    9c94:	38712800 	ldmdacc	r1!, {fp, sp}^
    9c98:	6d010000 	stcvs	0, cr0, [r1, #-0]
    9c9c:	00005e03 	andeq	r5, r0, r3, lsl #28
    9ca0:	001df400 	andseq	pc, sp, r0, lsl #8
    9ca4:	0002dc08 	andeq	sp, r2, r8, lsl #24
    9ca8:	129c0100 	addsne	r0, ip, #0, 2
    9cac:	3500000b 	strcc	r0, [r0, #-11]
    9cb0:	03700104 	cmneq	r0, #4, 2
    9cb4:	000009bd 			; <UNDEFINED> instruction: 0x000009bd
    9cb8:	01006236 	tsteq	r0, r6, lsr r2
    9cbc:	01ce0372 	biceq	r0, lr, r2, ror r3
    9cc0:	77360000 	ldrvc	r0, [r6, -r0]!
    9cc4:	03730100 	cmneq	r3, #0, 2
    9cc8:	00000b12 	andeq	r0, r0, r2, lsl fp
    9ccc:	361d1b00 	ldrcc	r1, [sp], -r0, lsl #22
    9cd0:	74010000 	strvc	r0, [r1], #-0
    9cd4:	00099f03 	andeq	r9, r9, r3, lsl #30
    9cd8:	004dbb00 	subeq	fp, sp, r0, lsl #22
    9cdc:	36bd3700 	ldrtcc	r3, [sp], r0, lsl #14
    9ce0:	7d010000 	stcvc	0, cr0, [r1, #-0]
    9ce4:	00004c03 	andeq	r4, r0, r3, lsl #24
    9ce8:	c4380100 	ldrtgt	r0, [r8], #-256	; 0x100
    9cec:	48000008 	stmdami	r0, {r3}
    9cf0:	c608001e 			; <UNDEFINED> instruction: 0xc608001e
    9cf4:	01000000 	mrseq	r0, (UNDEF: 0)
    9cf8:	0a5a0392 	beq	168ab48 <__Stack_Size+0x168a748>
    9cfc:	48190000 	ldmdami	r9, {}	; <UNPREDICTABLE>
    9d00:	c608001e 			; <UNDEFINED> instruction: 0xc608001e
    9d04:	23000000 	movwcs	r0, #0
    9d08:	000008d1 	ldrdeq	r0, [r0], -r1
    9d0c:	00004dde 	ldrdeq	r4, [r0], -lr
    9d10:	0008dd23 	andeq	sp, r8, r3, lsr #26
    9d14:	004e8700 	subeq	r8, lr, r0, lsl #14
    9d18:	08e92300 	stmiaeq	r9!, {r8, r9, sp}^
    9d1c:	4e9a0000 	cdpmi	0, 9, cr0, cr10, cr0, {0}
    9d20:	f5390000 			; <UNDEFINED> instruction: 0xf5390000
    9d24:	08000008 	stmdaeq	r0, {r3}
    9d28:	2708001f 	smladcs	r8, pc, r0, r0	; <UNPREDICTABLE>
    9d2c:	08001e58 	stmdaeq	r0, {r3, r4, r6, r9, sl, fp, ip}
    9d30:	0000068d 	andeq	r0, r0, sp, lsl #13
    9d34:	001e921d 	andseq	r9, lr, sp, lsl r2
    9d38:	000a3408 	andeq	r3, sl, r8, lsl #8
    9d3c:	50011e00 	andpl	r1, r1, r0, lsl #28
    9d40:	00007402 	andeq	r7, r0, r2, lsl #8
    9d44:	001ea827 	andseq	sl, lr, r7, lsr #16
    9d48:	00083708 	andeq	r3, r8, r8, lsl #14
    9d4c:	1ec42700 	cdpne	7, 12, cr2, cr4, cr0, {0}
    9d50:	06ce0800 	strbeq	r0, [lr], r0, lsl #16
    9d54:	d2270000 	eorle	r0, r7, #0
    9d58:	e708001e 	smlad	r8, lr, r0, r0
    9d5c:	27000004 	strcs	r0, [r0, -r4]
    9d60:	08001ee4 	stmdaeq	r0, {r2, r5, r6, r7, r9, sl, fp, ip}
    9d64:	000007b0 			; <UNDEFINED> instruction: 0x000007b0
    9d68:	fe3a0000 	cdp2	0, 3, cr0, cr10, cr0, {0}
    9d6c:	0e000008 	cdpeq	0, 0, cr0, cr0, cr8, {0}
    9d70:	6008001f 	andvs	r0, r8, pc, lsl r0
    9d74:	0100000c 	tsteq	r0, ip
    9d78:	0af60397 	beq	ffd8abdc <SCS_BASE+0x1fd7cbdc>
    9d7c:	602a0000 	eorvs	r0, sl, r0
    9d80:	2300000c 	movwcs	r0, #12
    9d84:	0000090b 	andeq	r0, r0, fp, lsl #18
    9d88:	00004eb9 			; <UNDEFINED> instruction: 0x00004eb9
    9d8c:	00091723 	andeq	r1, r9, r3, lsr #14
    9d90:	004f3900 	subeq	r3, pc, r0, lsl #18
    9d94:	09232300 	stmdbeq	r3!, {r8, r9, sp}
    9d98:	4f630000 	svcmi	0x00630000
    9d9c:	2f230000 	svccs	0x00230000
    9da0:	8c000009 	stchi	0, cr0, [r0], {9}
    9da4:	2300004f 	movwcs	r0, #79	; 0x4f
    9da8:	0000093b 	andeq	r0, r0, fp, lsr r9
    9dac:	00004f9f 	muleq	r0, pc, pc	; <UNPREDICTABLE>
    9db0:	00094723 	andeq	r4, r9, r3, lsr #14
    9db4:	004fba00 	subeq	fp, pc, r0, lsl #20
    9db8:	09532300 	ldmdbeq	r3, {r8, r9, sp}^
    9dbc:	4fda0000 	svcmi	0x00da0000
    9dc0:	18170000 	ldmdane	r7, {}	; <UNPREDICTABLE>
    9dc4:	2208001f 	andcs	r0, r8, #31
    9dc8:	c9000000 	stmdbgt	r0, {}	; <UNPREDICTABLE>
    9dcc:	2300000a 	movwcs	r0, #10
    9dd0:	00000964 	andeq	r0, r0, r4, ror #18
    9dd4:	00004fed 	andeq	r4, r0, sp, ror #31
    9dd8:	203e1700 	eorscs	r1, lr, r0, lsl #14
    9ddc:	005e0800 	subseq	r0, lr, r0, lsl #16
    9de0:	0ae80000 	beq	ffa09de8 <SCS_BASE+0x1f9fbde8>
    9de4:	723b0000 	eorsvc	r0, fp, #0
    9de8:	02000009 	andeq	r0, r0, #9
    9dec:	9a276491 	bls	9e3038 <__Stack_Size+0x9e2c38>
    9df0:	c2080020 	andgt	r0, r8, #32
    9df4:	00000005 	andeq	r0, r0, r5
    9df8:	0020003c 	eoreq	r0, r0, ip, lsr r0
    9dfc:	50011e08 	andpl	r1, r1, r8, lsl #28
    9e00:	00007402 	andeq	r7, r0, r2, lsl #8
    9e04:	28270000 	stmdacs	r7!, {}	; <UNPREDICTABLE>
    9e08:	e508001e 	str	r0, [r8, #-30]
    9e0c:	2700000d 	strcs	r0, [r0, -sp]
    9e10:	08001e32 	stmdaeq	r0, {r1, r4, r5, r9, sl, fp, ip}
    9e14:	00000de5 	andeq	r0, r0, r5, ror #27
    9e18:	0020ac27 	eoreq	sl, r0, r7, lsr #24
    9e1c:	00089a08 	andeq	r9, r8, r8, lsl #20
    9e20:	040a0000 	streq	r0, [sl], #-0
    9e24:	0000004c 	andeq	r0, r0, ip, asr #32
    9e28:	0037ec30 	eorseq	lr, r7, r0, lsr ip
    9e2c:	01b70100 			; <UNDEFINED> instruction: 0x01b70100
    9e30:	000b5801 	andeq	r5, fp, r1, lsl #16
    9e34:	37512500 	ldrbcc	r2, [r1, -r0, lsl #10]
    9e38:	b9010000 	stmdblt	r1, {}	; <UNPREDICTABLE>
    9e3c:	00068701 	andeq	r8, r6, r1, lsl #14
    9e40:	37c92500 	strbcc	r2, [r9, r0, lsl #10]
    9e44:	ba010000 	blt	49e4c <__Stack_Size+0x49a4c>
    9e48:	00003a01 	andeq	r3, r0, r1, lsl #20
    9e4c:	ad253300 	stcge	3, cr3, [r5, #-0]
    9e50:	01000000 	mrseq	r0, (UNDEF: 0)
    9e54:	01ce01c0 	biceq	r0, lr, r0, asr #3
    9e58:	32250000 	eorcc	r0, r5, #0
    9e5c:	0100003d 	tsteq	r0, sp, lsr r0
    9e60:	003a01c1 	eorseq	r0, sl, r1, asr #3
    9e64:	00000000 	andeq	r0, r0, r0
    9e68:	00360728 	eorseq	r0, r6, r8, lsr #14
    9e6c:	03cb0100 	biceq	r0, fp, #0, 2
    9e70:	0000005e 	andeq	r0, r0, lr, asr r0
    9e74:	080020d0 	stmdaeq	r0, {r4, r6, r7, sp}
    9e78:	000000cc 	andeq	r0, r0, ip, asr #1
    9e7c:	0c2a9c01 	stceq	12, cr9, [sl], #-4
    9e80:	951b0000 	ldrls	r0, [fp, #-0]
    9e84:	01000018 	tsteq	r0, r8, lsl r0
    9e88:	003a03cd 	eorseq	r0, sl, sp, asr #7
    9e8c:	500b0000 	andpl	r0, fp, r0
    9e90:	18380000 	ldmdane	r8!, {}	; <UNPREDICTABLE>
    9e94:	e800000b 	stmda	r0, {r0, r1, r3}
    9e98:	7c080020 	stcvc	0, cr0, [r8], {32}
    9e9c:	01000000 	mrseq	r0, (UNDEF: 0)
    9ea0:	0c2003d6 	stceq	3, cr0, [r0], #-856	; 0xfffffca8
    9ea4:	e8190000 	ldmda	r9, {}	; <UNPREDICTABLE>
    9ea8:	7c080020 	stcvc	0, cr0, [r8], {32}
    9eac:	23000000 	movwcs	r0, #0
    9eb0:	00000b25 	andeq	r0, r0, r5, lsr #22
    9eb4:	00005058 	andeq	r5, r0, r8, asr r0
    9eb8:	000b3123 	andeq	r3, fp, r3, lsr #2
    9ebc:	00506d00 	subseq	r6, r0, r0, lsl #26
    9ec0:	20f01700 	rscscs	r1, r0, r0, lsl #14
    9ec4:	002a0800 	eoreq	r0, sl, r0, lsl #16
    9ec8:	0c0a0000 	stceq	0, cr0, [sl], {-0}
    9ecc:	3e230000 	cdpcc	0, 2, cr0, cr3, cr0, {0}
    9ed0:	8000000b 	andhi	r0, r0, fp
    9ed4:	23000050 	movwcs	r0, #80	; 0x50
    9ed8:	00000b4a 	andeq	r0, r0, sl, asr #22
    9edc:	0000509e 	muleq	r0, lr, r0
    9ee0:	0020fc1d 	eoreq	pc, r0, sp, lsl ip	; <UNPREDICTABLE>
    9ee4:	000be008 	andeq	lr, fp, r8
    9ee8:	50011e00 	andpl	r1, r1, r0, lsl #28
    9eec:	00007602 	andeq	r7, r0, r2, lsl #12
    9ef0:	0021101f 	eoreq	r1, r1, pc, lsl r0
    9ef4:	000dfb08 	andeq	pc, sp, r8, lsl #22
    9ef8:	000bf300 	andeq	pc, fp, r0, lsl #6
    9efc:	50011e00 	andpl	r1, r1, r0, lsl #28
    9f00:	20003001 	andcs	r3, r0, r1
    9f04:	0800211a 	stmdaeq	r0, {r1, r3, r4, r8, sp}
    9f08:	00000e11 	andeq	r0, r0, r1, lsl lr
    9f0c:	0252011e 	subseq	r0, r2, #-2147483641	; 0x80000007
    9f10:	011e0076 	tsteq	lr, r6, ror r0
    9f14:	00770250 	rsbseq	r0, r7, r0, asr r2
    9f18:	2e200000 	cdpcs	0, 2, cr0, cr0, cr0, {0}
    9f1c:	7c080021 	stcvc	0, cr0, [r8], {33}	; 0x21
    9f20:	1e00000d 	cdpne	0, 0, cr0, cr0, cr13, {0}
    9f24:	30015101 	andcc	r5, r1, r1, lsl #2
    9f28:	0150011e 	cmpeq	r0, lr, lsl r1
    9f2c:	00000030 	andeq	r0, r0, r0, lsr r0
    9f30:	0021843d 	eoreq	r8, r1, sp, lsr r4
    9f34:	00089a08 	andeq	r9, r8, r8, lsl #20
    9f38:	743e0000 	ldrtvc	r0, [lr], #-0
    9f3c:	01000016 	tsteq	r0, r6, lsl r0
    9f40:	219c0422 	orrscs	r0, ip, r2, lsr #8
    9f44:	00400800 	subeq	r0, r0, r0, lsl #16
    9f48:	9c010000 	stcls	0, cr0, [r1], {-0}
    9f4c:	00000c6d 	andeq	r0, r0, sp, ror #24
    9f50:	6c61563f 	stclvs	6, cr5, [r1], #-252	; 0xffffff04
    9f54:	04220100 	strteq	r0, [r2], #-256	; 0x100
    9f58:	0000005e 	andeq	r0, r0, lr, asr r0
    9f5c:	000050ec 	andeq	r5, r0, ip, ror #1
    9f60:	01006940 	tsteq	r0, r0, asr #18
    9f64:	003a0427 	eorseq	r0, sl, r7, lsr #8
    9f68:	52010000 	andpl	r0, r1, #0
    9f6c:	50456e26 	subpl	r6, r5, r6, lsr #28
    9f70:	04280100 	strteq	r0, [r8], #-256	; 0x100
    9f74:	0000003a 	andeq	r0, r0, sl, lsr r0
    9f78:	0000510d 	andeq	r5, r0, sp, lsl #2
    9f7c:	36632800 	strbtcc	r2, [r3], -r0, lsl #16
    9f80:	a3010000 	movwge	r0, #4096	; 0x1000
    9f84:	00005e03 	andeq	r5, r0, r3, lsl #28
    9f88:	0021dc00 	eoreq	sp, r1, r0, lsl #24
    9f8c:	00005c08 	andeq	r5, r0, r8, lsl #24
    9f90:	b39c0100 	orrslt	r0, ip, #0, 2
    9f94:	1b00000c 	blne	9fcc <__Stack_Size+0x9bcc>
    9f98:	00001895 	muleq	r0, r5, r8
    9f9c:	3a03a501 	bcc	f33a8 <__Stack_Size+0xf2fa8>
    9fa0:	20000000 	andcs	r0, r0, r0
    9fa4:	27000051 	smlsdcs	r0, r1, r0, r0
    9fa8:	080021f0 	stmdaeq	r0, {r4, r5, r6, r7, r8, sp}
    9fac:	000005c2 	andeq	r0, r0, r2, asr #11
    9fb0:	00220c27 	eoreq	r0, r2, r7, lsr #24
    9fb4:	000c2a08 	andeq	r2, ip, r8, lsl #20
    9fb8:	222a3d00 	eorcs	r3, sl, #0, 26
    9fbc:	089a0800 	ldmeq	sl, {fp}
    9fc0:	41000000 	mrsmi	r0, (UNDEF: 0)
    9fc4:	000039c1 	andeq	r3, r0, r1, asr #19
    9fc8:	38043a01 	stmdacc	r4, {r0, r9, fp, ip, sp}
    9fcc:	02080022 	andeq	r0, r8, #34	; 0x22
    9fd0:	01000000 	mrseq	r0, (UNDEF: 0)
    9fd4:	1419429c 	ldrne	r4, [r9], #-668	; 0x29c
    9fd8:	ee040000 	cdp	0, 0, cr0, cr4, cr0, {0}
    9fdc:	00000458 	andeq	r0, r0, r8, asr r4
    9fe0:	0015f042 	andseq	pc, r5, r2, asr #32
    9fe4:	91f00400 	mvnsls	r0, r0, lsl #8
    9fe8:	42000002 	andmi	r0, r0, #2
    9fec:	0000392e 	andeq	r3, r0, lr, lsr #18
    9ff0:	0ce6f404 	cfstrdeq	mvd15, [r6], #16
    9ff4:	4c340000 	ldcmi	0, cr0, [r4], #-0
    9ff8:	42000000 	andmi	r0, r0, #0
    9ffc:	0000398a 	andeq	r3, r0, sl, lsl #19
    a000:	0ce6f504 	cfstr64eq	mvdx15, [r6], #16
    a004:	c9420000 	stmdbgt	r2, {}^	; <UNPREDICTABLE>
    a008:	05000015 	streq	r0, [r0, #-21]
    a00c:	000d0122 	andeq	r0, sp, r2, lsr #2
    a010:	78040a00 	stmdavc	r4, {r9, fp}
    a014:	42000003 	andmi	r0, r0, #3
    a018:	0000359e 	muleq	r0, lr, r5
    a01c:	0d122505 	cfldr32eq	mvfx2, [r2, #-20]	; 0xffffffec
    a020:	040a0000 	streq	r0, [sl], #-0
    a024:	00000458 	andeq	r0, r0, r8, asr r4
    a028:	00356342 	eorseq	r6, r5, r2, asr #6
    a02c:	232a0500 	teqcs	sl, #0, 10
    a030:	0a00000d 	beq	a06c <__Stack_Size+0x9c6c>
    a034:	0004dc04 	andeq	sp, r4, r4, lsl #24
    a038:	36e94300 	strbtcc	r4, [r9], r0, lsl #6
    a03c:	2b010000 	blcs	4a044 <__Stack_Size+0x49c44>
    a040:	000002dc 	ldrdeq	r0, [r0], -ip
    a044:	071a0305 	ldreq	r0, [sl, -r5, lsl #6]
    a048:	3a432000 	bcc	10d2050 <__Stack_Size+0x10d1c50>
    a04c:	01000037 	tsteq	r0, r7, lsr r0
    a050:	0000842d 	andeq	r8, r0, sp, lsr #8
    a054:	30030500 	andcc	r0, r3, r0, lsl #10
    a058:	44200001 	strtmi	r0, [r0], #-1
    a05c:	000036dd 	ldrdeq	r3, [r0], -sp
    a060:	4c028506 	cfstr32mi	mvfx8, [r2], {6}
    a064:	61000000 	mrsvs	r0, (UNDEF: 0)
    a068:	0c00000d 	stceq	0, cr0, [r0], {13}
    a06c:	0000005e 	andeq	r0, r0, lr, asr r0
    a070:	1adf4500 	bne	ff7db478 <SCS_BASE+0x1f7cd478>
    a074:	19070000 	stmdbne	r7, {}	; <UNPREDICTABLE>
    a078:	00000d7c 	andeq	r0, r0, ip, ror sp
    a07c:	0001ce0c 	andeq	ip, r1, ip, lsl #28
    a080:	004c0c00 	subeq	r0, ip, r0, lsl #24
    a084:	4c0c0000 	stcmi	0, cr0, [ip], {-0}
    a088:	00000000 	andeq	r0, r0, r0
    a08c:	001a6f46 	andseq	r6, sl, r6, asr #30
    a090:	02880600 	addeq	r0, r8, #0, 12
    a094:	00000d93 	muleq	r0, r3, sp
    a098:	00005e0c 	andeq	r5, r0, ip, lsl #28
    a09c:	004c0c00 	subeq	r0, ip, r0, lsl #24
    a0a0:	46000000 	strmi	r0, [r0], -r0
    a0a4:	0000385b 	andeq	r3, r0, fp, asr r8
    a0a8:	a5028006 	strge	r8, [r2, #-6]
    a0ac:	0c00000d 	stceq	0, cr0, [r0], {13}
    a0b0:	0000005e 	andeq	r0, r0, lr, asr r0
    a0b4:	14c94600 	strbne	r4, [r9], #1536	; 0x600
    a0b8:	6c060000 	stcvs	0, cr0, [r6], {-0}
    a0bc:	000dbc02 	andeq	fp, sp, r2, lsl #24
    a0c0:	005e0c00 	subseq	r0, lr, r0, lsl #24
    a0c4:	4c0c0000 	stcmi	0, cr0, [ip], {-0}
    a0c8:	00000000 	andeq	r0, r0, r0
    a0cc:	001a3146 	andseq	r3, sl, r6, asr #2
    a0d0:	02890600 	addeq	r0, r9, #0, 12
    a0d4:	00000dd3 	ldrdeq	r0, [r0], -r3
    a0d8:	00005e0c 	andeq	r5, r0, ip, lsl #28
    a0dc:	004c0c00 	subeq	r0, ip, r0, lsl #24
    a0e0:	46000000 	strmi	r0, [r0], -r0
    a0e4:	000037bc 			; <UNDEFINED> instruction: 0x000037bc
    a0e8:	e5027f06 	str	r7, [r2, #-3846]	; 0xf06
    a0ec:	0c00000d 	stceq	0, cr0, [r0], {13}
    a0f0:	0000005e 	andeq	r0, r0, lr, asr r0
    a0f4:	37b34400 	ldrcc	r4, [r3, r0, lsl #8]!
    a0f8:	99060000 	stmdbls	r6, {}	; <UNPREDICTABLE>
    a0fc:	00004c02 	andeq	r4, r0, r2, lsl #24
    a100:	000dfb00 	andeq	pc, sp, r0, lsl #22
    a104:	004c0c00 	subeq	r0, ip, r0, lsl #24
    a108:	44000000 	strmi	r0, [r0], #-0
    a10c:	00003622 	andeq	r3, r0, r2, lsr #12
    a110:	4c028606 	stcmi	6, cr8, [r2], {6}
    a114:	11000000 	mrsne	r0, (UNDEF: 0)
    a118:	0c00000e 	stceq	0, cr0, [r0], {14}
    a11c:	0000005e 	andeq	r0, r0, lr, asr r0
    a120:	38ee4700 	stmiacc	lr!, {r8, r9, sl, lr}^
    a124:	1a070000 	bne	1ca12c <__Stack_Size+0x1c9d2c>
    a128:	0001ce0c 	andeq	ip, r1, ip, lsl #28
    a12c:	004c0c00 	subeq	r0, ip, r0, lsl #24
    a130:	4c0c0000 	stcmi	0, cr0, [ip], {-0}
    a134:	00000000 	andeq	r0, r0, r0
    a138:	00017700 	andeq	r7, r1, r0, lsl #14
    a13c:	82000400 	andhi	r0, r0, #0, 8
    a140:	04000023 	streq	r0, [r0], #-35	; 0x23
    a144:	00002901 	andeq	r2, r0, r1, lsl #18
    a148:	39fd0100 	ldmibcc	sp!, {r8}^
    a14c:	03c20000 	biceq	r0, r2, #0
    a150:	0d000000 	stceq	0, cr0, [r0, #-0]
    a154:	00000000 	andeq	r0, r0, r0
    a158:	2f2c0000 	svccs	0x002c0000
    a15c:	04020000 	streq	r0, [r2], #-0
    a160:	00085705 	andeq	r5, r8, r5, lsl #14
    a164:	05020200 	streq	r0, [r2, #-512]	; 0x200
    a168:	00000829 	andeq	r0, r0, r9, lsr #16
    a16c:	10060102 	andne	r0, r6, r2, lsl #2
    a170:	0300000a 	movweq	r0, #10
    a174:	00323375 	eorseq	r3, r2, r5, ror r3
    a178:	00452702 	subeq	r2, r5, r2, lsl #14
    a17c:	04020000 	streq	r0, [r2], #-0
    a180:	00096407 	andeq	r6, r9, r7, lsl #8
    a184:	31750300 	cmncc	r5, r0, lsl #6
    a188:	28020036 	stmdacs	r2, {r1, r2, r4, r5}
    a18c:	00000057 	andeq	r0, r0, r7, asr r0
    a190:	09070202 	stmdbeq	r7, {r1, r9}
    a194:	0300000c 	movweq	r0, #12
    a198:	02003875 	andeq	r3, r0, #7667712	; 0x750000
    a19c:	00006829 	andeq	r6, r0, r9, lsr #16
    a1a0:	08010200 	stmdaeq	r1, {r9}
    a1a4:	00000a0e 	andeq	r0, r0, lr, lsl #20
    a1a8:	5b070402 	blpl	1cb1b8 <__Stack_Size+0x1cadb8>
    a1ac:	04000009 	streq	r0, [r0], #-9
    a1b0:	00005e04 	andeq	r5, r0, r4, lsl #28
    a1b4:	1adf0500 	bne	ff7cb5bc <SCS_BASE+0x1f7bd5bc>
    a1b8:	24010000 	strcs	r0, [r1], #-0
    a1bc:	0800223a 	stmdaeq	r0, {r1, r3, r4, r5, r9, sp}
    a1c0:	00000030 	andeq	r0, r0, r0, lsr r0
    a1c4:	01049c01 	tsteq	r4, r1, lsl #24
    a1c8:	cd060000 	stcgt	0, cr0, [r6, #-0]
    a1cc:	01000039 	tsteq	r0, r9, lsr r0
    a1d0:	00007624 	andeq	r7, r0, r4, lsr #12
    a1d4:	00516600 	subseq	r6, r1, r0, lsl #12
    a1d8:	39ea0600 	stmibcc	sl!, {r9, sl}^
    a1dc:	24010000 	strcs	r0, [r1], #-0
    a1e0:	0000004c 	andeq	r0, r0, ip, asr #32
    a1e4:	000051ab 	andeq	r5, r0, fp, lsr #3
    a1e8:	0039d606 	eorseq	sp, r9, r6, lsl #12
    a1ec:	4c240100 	stfmis	f0, [r4], #-0
    a1f0:	cc000000 	stcgt	0, cr0, [r0], {-0}
    a1f4:	07000051 	smlsdeq	r0, r1, r0, r0
    a1f8:	2601006e 	strcs	r0, [r1], -lr, rrx
    a1fc:	0000003a 	andeq	r0, r0, sl, lsr r0
    a200:	69085201 	stmdbvs	r8, {r0, r9, ip, lr}
    a204:	3a270100 	bcc	9ca60c <__Stack_Size+0x9ca20c>
    a208:	ed000000 	stc	0, cr0, [r0, #-0]
    a20c:	09000051 	stmdbeq	r0, {r0, r4, r6}
    a210:	000039de 	ldrdeq	r3, [r0], -lr
    a214:	003a2701 	eorseq	r2, sl, r1, lsl #14
    a218:	524c0000 	subpl	r0, ip, #0
    a21c:	e4090000 	str	r0, [r9], #-0
    a220:	01000039 	tsteq	r0, r9, lsr r0
    a224:	00003a27 	andeq	r3, r0, r7, lsr #20
    a228:	00528300 	subseq	r8, r2, r0, lsl #6
    a22c:	39f60900 	ldmibcc	r6!, {r8, fp}^
    a230:	28010000 	stmdacs	r1, {}	; <UNPREDICTABLE>
    a234:	00000104 	andeq	r0, r0, r4, lsl #2
    a238:	000052a7 	andeq	r5, r0, r7, lsr #5
    a23c:	4c040400 	cfstrsmi	mvf0, [r4], {-0}
    a240:	05000000 	streq	r0, [r0, #-0]
    a244:	000038ee 	andeq	r3, r0, lr, ror #17
    a248:	226a3d01 	rsbcs	r3, sl, #1, 26	; 0x40
    a24c:	00240800 	eoreq	r0, r4, r0, lsl #16
    a250:	9c010000 	stcls	0, cr0, [r1], {-0}
    a254:	00000174 	andeq	r0, r0, r4, ror r1
    a258:	0039cd06 	eorseq	ip, r9, r6, lsl #26
    a25c:	763d0100 	ldrtvc	r0, [sp], -r0, lsl #2
    a260:	e2000000 	and	r0, r0, #0
    a264:	06000052 			; <UNDEFINED> instruction: 0x06000052
    a268:	000039ea 	andeq	r3, r0, sl, ror #19
    a26c:	004c3d01 	subeq	r3, ip, r1, lsl #26
    a270:	53190000 	tstpl	r9, #0
    a274:	d6060000 	strle	r0, [r6], -r0
    a278:	01000039 	tsteq	r0, r9, lsr r0
    a27c:	00004c3d 	andeq	r4, r0, sp, lsr ip
    a280:	00533a00 	subseq	r3, r3, r0, lsl #20
    a284:	006e0700 	rsbeq	r0, lr, r0, lsl #14
    a288:	003a3f01 	eorseq	r3, sl, r1, lsl #30
    a28c:	52010000 	andpl	r0, r1, #0
    a290:	01006908 	tsteq	r0, r8, lsl #18
    a294:	00003a40 	andeq	r3, r0, r0, asr #20
    a298:	00535b00 	subseq	r5, r3, r0, lsl #22
    a29c:	39f60900 	ldmibcc	r6!, {r8, fp}^
    a2a0:	41010000 	mrsmi	r0, (UNDEF: 1)
    a2a4:	00000174 	andeq	r0, r0, r4, ror r1
    a2a8:	000053ba 			; <UNDEFINED> instruction: 0x000053ba
    a2ac:	3a040400 	bcc	10b2b4 <__Stack_Size+0x10aeb4>
    a2b0:	00000000 	andeq	r0, r0, r0
    a2b4:	00000c93 	muleq	r0, r3, ip
    a2b8:	240d0004 	strcs	r0, [sp], #-4
    a2bc:	01040000 	mrseq	r0, (UNDEF: 4)
    a2c0:	00000029 	andeq	r0, r0, r9, lsr #32
    a2c4:	003b4a01 	eorseq	r4, fp, r1, lsl #20
    a2c8:	0003c200 	andeq	ip, r3, r0, lsl #4
    a2cc:	000dc800 	andeq	ip, sp, r0, lsl #16
    a2d0:	00000000 	andeq	r0, r0, r0
    a2d4:	002fd500 	eoreq	sp, pc, r0, lsl #10
    a2d8:	05040200 	streq	r0, [r4, #-512]	; 0x200
    a2dc:	00000857 	andeq	r0, r0, r7, asr r8
    a2e0:	29050202 	stmdbcs	r5, {r1, r9}
    a2e4:	02000008 	andeq	r0, r0, #8
    a2e8:	0a100601 	beq	40baf4 <__Stack_Size+0x40b6f4>
    a2ec:	75030000 	strvc	r0, [r3, #-0]
    a2f0:	02003233 	andeq	r3, r0, #805306371	; 0x30000003
    a2f4:	00004527 	andeq	r4, r0, r7, lsr #10
    a2f8:	07040200 	streq	r0, [r4, -r0, lsl #4]
    a2fc:	00000964 	andeq	r0, r0, r4, ror #18
    a300:	36317503 	ldrtcc	r7, [r1], -r3, lsl #10
    a304:	57280200 	strpl	r0, [r8, -r0, lsl #4]!
    a308:	02000000 	andeq	r0, r0, #0
    a30c:	0c090702 	stceq	7, cr0, [r9], {2}
    a310:	75030000 	strvc	r0, [r3, #-0]
    a314:	29020038 	stmdbcs	r2, {r3, r4, r5}
    a318:	00000068 	andeq	r0, r0, r8, rrx
    a31c:	0e080102 	adfeqe	f0, f0, f2
    a320:	0200000a 	andeq	r0, r0, #10
    a324:	095b0704 	ldmdbeq	fp, {r2, r8, r9, sl}^
    a328:	7d040000 	stcvc	0, cr0, [r4, #-0]
    a32c:	0100003a 	tsteq	r0, sl, lsr r0
    a330:	00951803 	addseq	r1, r5, r3, lsl #16
    a334:	17050000 	strne	r0, [r5, -r0]
    a338:	0000003a 	andeq	r0, r0, sl, lsr r0
    a33c:	003c1605 	eorseq	r1, ip, r5, lsl #12
    a340:	b9050100 	stmdblt	r5, {r8}
    a344:	0200003a 	andeq	r0, r0, #58	; 0x3a
    a348:	3a7e0600 	bcc	1f8bb50 <__Stack_Size+0x1f8b750>
    a34c:	1e030000 	cdpne	0, 0, cr0, cr3, cr0, {0}
    a350:	00000076 	andeq	r0, r0, r6, ror r0
    a354:	003cb907 	eorseq	fp, ip, r7, lsl #18
    a358:	4c9c0100 	ldfmis	f0, [ip], {0}
    a35c:	01000000 	mrseq	r0, (UNDEF: 0)
    a360:	000000bc 	strheq	r0, [r0], -ip
    a364:	003b9208 	eorseq	r9, fp, r8, lsl #4
    a368:	5e9c0100 	fmlple	f0, f4, f0
    a36c:	00000000 	andeq	r0, r0, r0
    a370:	003a8a09 	eorseq	r8, sl, r9, lsl #20
    a374:	00230100 	eoreq	r0, r3, r0, lsl #2
    a378:	0c000000 	stceq	0, cr0, [r0], {-0}
    a37c:	01000000 	mrseq	r0, (UNDEF: 0)
    a380:	0000df9c 	muleq	r0, ip, pc	; <UNPREDICTABLE>
    a384:	3caf0a00 	vstmiacc	pc!, {s0-s-1}
    a388:	23010000 	movwcs	r0, #4096	; 0x1000
    a38c:	0000004c 	andeq	r0, r0, ip, asr #32
    a390:	0b005001 	bleq	1e39c <__Stack_Size+0x1df9c>
    a394:	00003ae6 	andeq	r3, r0, r6, ror #21
    a398:	004c2f01 	subeq	r2, ip, r1, lsl #30
    a39c:	00000000 	andeq	r0, r0, r0
    a3a0:	000c0000 	andeq	r0, ip, r0
    a3a4:	9c010000 	stcls	0, cr0, [r1], {-0}
    a3a8:	003a5309 	eorseq	r5, sl, r9, lsl #6
    a3ac:	003b0100 	eorseq	r0, fp, r0, lsl #2
    a3b0:	0c000000 	stceq	0, cr0, [r0], {-0}
    a3b4:	01000000 	mrseq	r0, (UNDEF: 0)
    a3b8:	0001179c 	muleq	r1, ip, r7
    a3bc:	3caf0a00 	vstmiacc	pc!, {s0-s-1}
    a3c0:	3b010000 	blcc	4a3c8 <__Stack_Size+0x49fc8>
    a3c4:	0000004c 	andeq	r0, r0, ip, asr #32
    a3c8:	0b005001 	bleq	1e3d4 <__Stack_Size+0x1dfd4>
    a3cc:	00003c62 	andeq	r3, r0, r2, ror #24
    a3d0:	004c4701 	subeq	r4, ip, r1, lsl #14
    a3d4:	00000000 	andeq	r0, r0, r0
    a3d8:	000c0000 	andeq	r0, ip, r0
    a3dc:	9c010000 	stcls	0, cr0, [r1], {-0}
    a3e0:	003af50b 	eorseq	pc, sl, fp, lsl #10
    a3e4:	4c530100 	ldfmie	f0, [r3], {-0}
    a3e8:	00000000 	andeq	r0, r0, r0
    a3ec:	0c000000 	stceq	0, cr0, [r0], {-0}
    a3f0:	01000000 	mrseq	r0, (UNDEF: 0)
    a3f4:	3b89099c 	blcc	fe24ca6c <SCS_BASE+0x1e23ea6c>
    a3f8:	5f010000 	svcpl	0x00010000
    a3fc:	00000000 	andeq	r0, r0, r0
    a400:	0000000c 	andeq	r0, r0, ip
    a404:	01649c01 	cmneq	r4, r1, lsl #24
    a408:	af0a0000 	svcge	0x000a0000
    a40c:	0100003c 	tsteq	r0, ip, lsr r0
    a410:	00004c5f 	andeq	r4, r0, pc, asr ip
    a414:	00500100 	subseq	r0, r0, r0, lsl #2
    a418:	003b020b 	eorseq	r0, fp, fp, lsl #4
    a41c:	4c6b0100 	stfmie	f0, [fp], #-0
    a420:	00000000 	andeq	r0, r0, r0
    a424:	0c000000 	stceq	0, cr0, [r0], {-0}
    a428:	01000000 	mrseq	r0, (UNDEF: 0)
    a42c:	1653099c 			; <UNDEFINED> instruction: 0x1653099c
    a430:	77010000 	strvc	r0, [r1, -r0]
    a434:	08002290 	stmdaeq	r0, {r4, r7, r9, sp}
    a438:	00000010 	andeq	r0, r0, r0, lsl r0
    a43c:	019c9c01 	orrseq	r9, ip, r1, lsl #24
    a440:	af0a0000 	svcge	0x000a0000
    a444:	0100003c 	tsteq	r0, ip, lsr r0
    a448:	00004c77 	andeq	r4, r0, r7, ror ip
    a44c:	00500100 	subseq	r0, r0, r0, lsl #2
    a450:	003a490b 	eorseq	r4, sl, fp, lsl #18
    a454:	4c830100 	stfmis	f0, [r3], {0}
    a458:	00000000 	andeq	r0, r0, r0
    a45c:	0c000000 	stceq	0, cr0, [r0], {-0}
    a460:	01000000 	mrseq	r0, (UNDEF: 0)
    a464:	3aad099c 	bcc	feb4cadc <SCS_BASE+0x1eb3eadc>
    a468:	90010000 	andls	r0, r1, r0
    a46c:	00000000 	andeq	r0, r0, r0
    a470:	0000000e 	andeq	r0, r0, lr
    a474:	01e39c01 	mvneq	r9, r1, lsl #24
    a478:	920c0000 	andls	r0, ip, #0
    a47c:	0100003b 	tsteq	r0, fp, lsr r0
    a480:	00005e90 	muleq	r0, r0, lr
    a484:	0053f500 	subseq	pc, r3, r0, lsl #10
    a488:	3caf0a00 	vstmiacc	pc!, {s0-s-1}
    a48c:	90010000 	andls	r0, r1, r0
    a490:	0000004c 	andeq	r0, r0, ip, asr #32
    a494:	0d005101 	stfeqs	f5, [r0, #-4]
    a498:	000000a0 	andeq	r0, r0, r0, lsr #1
    a49c:	00000000 	andeq	r0, r0, r0
    a4a0:	00000010 	andeq	r0, r0, r0, lsl r0
    a4a4:	02009c01 	andeq	r9, r0, #256	; 0x100
    a4a8:	b00e0000 	andlt	r0, lr, r0
    a4ac:	16000000 	strne	r0, [r0], -r0
    a4b0:	00000054 	andeq	r0, r0, r4, asr r0
    a4b4:	0014d709 	andseq	sp, r4, r9, lsl #14
    a4b8:	a0a90100 	adcge	r0, r9, r0, lsl #2
    a4bc:	1c080022 	stcne	0, cr0, [r8], {34}	; 0x22
    a4c0:	01000000 	mrseq	r0, (UNDEF: 0)
    a4c4:	0002349c 	muleq	r2, ip, r4
    a4c8:	3b920c00 	blcc	fe48d4d0 <SCS_BASE+0x1e47f4d0>
    a4cc:	a9010000 	stmdbge	r1, {}	; <UNPREDICTABLE>
    a4d0:	0000005e 	andeq	r0, r0, lr, asr r0
    a4d4:	00005437 	andeq	r5, r0, r7, lsr r4
    a4d8:	003afc0c 	eorseq	pc, sl, ip, lsl #24
    a4dc:	4ca90100 	stfmis	f0, [r9]
    a4e0:	58000000 	stmdapl	r0, {}	; <UNPREDICTABLE>
    a4e4:	00000054 	andeq	r0, r0, r4, asr r0
    a4e8:	003d1c0f 	eorseq	r1, sp, pc, lsl #24
    a4ec:	4cb50100 	ldfmis	f0, [r5]
    a4f0:	00000000 	andeq	r0, r0, r0
    a4f4:	12000000 	andne	r0, r0, #0
    a4f8:	01000000 	mrseq	r0, (UNDEF: 0)
    a4fc:	00025d9c 	muleq	r2, ip, sp
    a500:	3b920c00 	blcc	fe48d508 <SCS_BASE+0x1e47f508>
    a504:	b5010000 	strlt	r0, [r1, #-0]
    a508:	0000005e 	andeq	r0, r0, lr, asr r0
    a50c:	00005479 	andeq	r5, r0, r9, ror r4
    a510:	14c90900 	strbne	r0, [r9], #2304	; 0x900
    a514:	c2010000 	andgt	r0, r1, #0
    a518:	080022bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r9, sp}
    a51c:	00000032 	andeq	r0, r0, r2, lsr r0
    a520:	02a89c01 	adceq	r9, r8, #256	; 0x100
    a524:	920c0000 	andls	r0, ip, #0
    a528:	0100003b 	tsteq	r0, fp, lsr r0
    a52c:	00005ec2 	andeq	r5, r0, r2, asr #29
    a530:	00549a00 	subseq	r9, r4, r0, lsl #20
    a534:	1a7e0a00 	bne	1f8cd3c <__Stack_Size+0x1f8c93c>
    a538:	c2010000 	andgt	r0, r1, #0
    a53c:	0000004c 	andeq	r0, r0, ip, asr #32
    a540:	bc105101 	ldflts	f5, [r0], {1}
    a544:	32080022 	andcc	r0, r8, #34	; 0x22
    a548:	11000000 	mrsne	r0, (UNDEF: 0)
    a54c:	00003868 	andeq	r3, r0, r8, ror #16
    a550:	004cc401 	subeq	ip, ip, r1, lsl #8
    a554:	54bb0000 	ldrtpl	r0, [fp], #0
    a558:	00000000 	andeq	r0, r0, r0
    a55c:	0016eb09 	andseq	lr, r6, r9, lsl #22
    a560:	eecf0100 	pole	f0, f7, f0
    a564:	32080022 	andcc	r0, r8, #34	; 0x22
    a568:	01000000 	mrseq	r0, (UNDEF: 0)
    a56c:	0002f39c 	muleq	r2, ip, r3
    a570:	3b920c00 	blcc	fe48d578 <SCS_BASE+0x1e47f578>
    a574:	cf010000 	svcgt	0x00010000
    a578:	0000005e 	andeq	r0, r0, lr, asr r0
    a57c:	000054ce 	andeq	r5, r0, lr, asr #9
    a580:	001a7e0a 	andseq	r7, sl, sl, lsl #28
    a584:	4ccf0100 	stfmie	f0, [pc], {0}
    a588:	01000000 	mrseq	r0, (UNDEF: 0)
    a58c:	22ee1051 	rsccs	r1, lr, #81	; 0x51
    a590:	00320800 	eorseq	r0, r2, r0, lsl #16
    a594:	68110000 	ldmdavs	r1, {}	; <UNPREDICTABLE>
    a598:	01000038 	tsteq	r0, r8, lsr r0
    a59c:	00004cd1 	ldrdeq	r4, [r0], -r1
    a5a0:	0054ef00 	subseq	lr, r4, r0, lsl #30
    a5a4:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    a5a8:	00003c9a 	muleq	r0, sl, ip
    a5ac:	0000dc01 	andeq	sp, r0, r1, lsl #24
    a5b0:	00240000 	eoreq	r0, r4, r0
    a5b4:	9c010000 	stcls	0, cr0, [r1], {-0}
    a5b8:	00000349 	andeq	r0, r0, r9, asr #6
    a5bc:	003b920c 	eorseq	r9, fp, ip, lsl #4
    a5c0:	5edc0100 	cdppl	1, 13, cr0, cr12, cr0, {0}
    a5c4:	02000000 	andeq	r0, r0, #0
    a5c8:	0a000055 	beq	a724 <__Stack_Size+0xa324>
    a5cc:	00003c22 	andeq	r3, r0, r2, lsr #24
    a5d0:	005edc01 	subseq	sp, lr, r1, lsl #24
    a5d4:	51010000 	mrspl	r0, (UNDEF: 1)
    a5d8:	003a6812 	eorseq	r6, sl, r2, lsl r8
    a5dc:	4cde0100 	ldfmie	f0, [lr], {0}
    a5e0:	13000000 	movwne	r0, #0
    a5e4:	000000a0 	andeq	r0, r0, r0, lsr #1
    a5e8:	00000000 	andeq	r0, r0, r0
    a5ec:	00000d18 	andeq	r0, r0, r8, lsl sp
    a5f0:	b00edf01 	andlt	sp, lr, r1, lsl #30
    a5f4:	02000000 	andeq	r0, r0, #0
    a5f8:	00000055 	andeq	r0, r0, r5, asr r0
    a5fc:	3b1c0f00 	blcc	70e204 <__Stack_Size+0x70de04>
    a600:	f1010000 	setend	le
    a604:	0000004c 	andeq	r0, r0, ip, asr #32
    a608:	00000000 	andeq	r0, r0, r0
    a60c:	00000012 	andeq	r0, r0, r2, lsl r0
    a610:	03729c01 	cmneq	r2, #256	; 0x100
    a614:	920c0000 	andls	r0, ip, #0
    a618:	0100003b 	tsteq	r0, fp, lsr r0
    a61c:	00005ef1 	strdeq	r5, [r0], -r1
    a620:	00552300 	subseq	r2, r5, r0, lsl #6
    a624:	6a0f0000 	bvs	3ca62c <__Stack_Size+0x3ca22c>
    a628:	0100003b 	tsteq	r0, fp, lsr r0
    a62c:	00004cfd 	strdeq	r4, [r0], -sp
    a630:	00000000 	andeq	r0, r0, r0
    a634:	00001200 	andeq	r1, r0, r0, lsl #4
    a638:	9b9c0100 	blls	fe70aa40 <SCS_BASE+0x1e6fca40>
    a63c:	0c000003 	stceq	0, cr0, [r0], {3}
    a640:	00003b92 	muleq	r0, r2, fp
    a644:	005efd01 	subseq	pc, lr, r1, lsl #26
    a648:	55440000 	strbpl	r0, [r4, #-0]
    a64c:	14000000 	strne	r0, [r0], #-0
    a650:	00001af3 	strdeq	r1, [r0], -r3
    a654:	20010901 	andcs	r0, r1, r1, lsl #18
    a658:	26080023 	strcs	r0, [r8], -r3, lsr #32
    a65c:	01000000 	mrseq	r0, (UNDEF: 0)
    a660:	0003dc9c 	muleq	r3, ip, ip
    a664:	3b921500 	blcc	fe48fa6c <SCS_BASE+0x1e481a6c>
    a668:	09010000 	stmdbeq	r1, {}	; <UNPREDICTABLE>
    a66c:	00005e01 	andeq	r5, r0, r1, lsl #28
    a670:	00556500 	subseq	r6, r5, r0, lsl #10
    a674:	23201000 	teqcs	r0, #0
    a678:	00260800 	eoreq	r0, r6, r0, lsl #16
    a67c:	68160000 	ldmdavs	r6, {}	; <UNPREDICTABLE>
    a680:	01000038 	tsteq	r0, r8, lsr r0
    a684:	004c010b 	subeq	r0, ip, fp, lsl #2
    a688:	55860000 	strpl	r0, [r6]
    a68c:	00000000 	andeq	r0, r0, r0
    a690:	0013c714 	andseq	ip, r3, r4, lsl r7
    a694:	01150100 	tsteq	r5, r0, lsl #2
    a698:	08002346 	stmdaeq	r0, {r1, r2, r6, r8, r9, sp}
    a69c:	00000026 	andeq	r0, r0, r6, lsr #32
    a6a0:	041d9c01 	ldreq	r9, [sp], #-3073	; 0xc01
    a6a4:	92150000 	andsls	r0, r5, #0
    a6a8:	0100003b 	tsteq	r0, fp, lsr r0
    a6ac:	005e0115 	subseq	r0, lr, r5, lsl r1
    a6b0:	55b10000 	ldrpl	r0, [r1, #0]!
    a6b4:	46100000 	ldrmi	r0, [r0], -r0
    a6b8:	26080023 	strcs	r0, [r8], -r3, lsr #32
    a6bc:	16000000 	strne	r0, [r0], -r0
    a6c0:	00003868 	andeq	r3, r0, r8, ror #16
    a6c4:	4c011701 	stcmi	7, cr1, [r1], {1}
    a6c8:	d2000000 	andle	r0, r0, #0
    a6cc:	00000055 	andeq	r0, r0, r5, asr r0
    a6d0:	3ce31400 	cfstrdcc	mvd1, [r3]
    a6d4:	21010000 	mrscs	r0, (UNDEF: 1)
    a6d8:	00000001 	andeq	r0, r0, r1
    a6dc:	00002000 	andeq	r2, r0, r0
    a6e0:	449c0100 	ldrmi	r0, [ip], #256	; 0x100
    a6e4:	15000004 	strne	r0, [r0, #-4]
    a6e8:	00003b92 	muleq	r0, r2, fp
    a6ec:	5e012101 	adfpls	f2, f1, f1
    a6f0:	00000000 	andeq	r0, r0, r0
    a6f4:	00000056 	andeq	r0, r0, r6, asr r0
    a6f8:	003ac414 	eorseq	ip, sl, r4, lsl r4
    a6fc:	012d0100 	teqeq	sp, r0, lsl #2
    a700:	00000000 	andeq	r0, r0, r0
    a704:	00000020 	andeq	r0, r0, r0, lsr #32
    a708:	046b9c01 	strbteq	r9, [fp], #-3073	; 0xc01
    a70c:	92150000 	andsls	r0, r5, #0
    a710:	0100003b 	tsteq	r0, fp, lsr r0
    a714:	005e012d 	subseq	r0, lr, sp, lsr #2
    a718:	56210000 	strtpl	r0, [r1], -r0
    a71c:	14000000 	strne	r0, [r0], #-0
    a720:	00001923 	andeq	r1, r0, r3, lsr #18
    a724:	6c013801 	stcvs	8, cr3, [r1], {1}
    a728:	20080023 	andcs	r0, r8, r3, lsr #32
    a72c:	01000000 	mrseq	r0, (UNDEF: 0)
    a730:	0004929c 	muleq	r4, ip, r2
    a734:	3b921500 	blcc	fe48fb3c <SCS_BASE+0x1e481b3c>
    a738:	38010000 	stmdacc	r1, {}	; <UNPREDICTABLE>
    a73c:	00005e01 	andeq	r5, r0, r1, lsl #28
    a740:	00564200 	subseq	r4, r6, r0, lsl #4
    a744:	4d140000 	ldcmi	0, cr0, [r4, #-0]
    a748:	0100003c 	tsteq	r0, ip, lsr r0
    a74c:	00000143 	andeq	r0, r0, r3, asr #2
    a750:	00200000 	eoreq	r0, r0, r0
    a754:	9c010000 	stcls	0, cr0, [r1], {-0}
    a758:	000004b9 			; <UNDEFINED> instruction: 0x000004b9
    a75c:	003b9215 	eorseq	r9, fp, r5, lsl r2
    a760:	01430100 	mrseq	r0, (UNDEF: 83)
    a764:	0000005e 	andeq	r0, r0, lr, asr r0
    a768:	00005663 	andeq	r5, r0, r3, ror #12
    a76c:	3cee1400 	cfstrdcc	mvd1, [lr]
    a770:	4e010000 	cdpmi	0, 0, cr0, cr1, cr0, {0}
    a774:	00000001 	andeq	r0, r0, r1
    a778:	00002000 	andeq	r2, r0, r0
    a77c:	e09c0100 	adds	r0, ip, r0, lsl #2
    a780:	15000004 	strne	r0, [r0, #-4]
    a784:	00003b92 	muleq	r0, r2, fp
    a788:	5e014e01 	cdppl	14, 0, cr4, cr1, cr1, {0}
    a78c:	84000000 	strhi	r0, [r0], #-0
    a790:	00000056 	andeq	r0, r0, r6, asr r0
    a794:	003a3714 	eorseq	r3, sl, r4, lsl r7
    a798:	01590100 	cmpeq	r9, r0, lsl #2
    a79c:	00000000 	andeq	r0, r0, r0
    a7a0:	00000020 	andeq	r0, r0, r0, lsr #32
    a7a4:	05079c01 	streq	r9, [r7, #-3073]	; 0xc01
    a7a8:	92150000 	andsls	r0, r5, #0
    a7ac:	0100003b 	tsteq	r0, fp, lsr r0
    a7b0:	005e0159 	subseq	r0, lr, r9, asr r1
    a7b4:	56a50000 	strtpl	r0, [r5], r0
    a7b8:	17000000 	strne	r0, [r0, -r0]
    a7bc:	00003c05 	andeq	r3, r0, r5, lsl #24
    a7c0:	4c016401 	cfstrsmi	mvf6, [r1], {1}
    a7c4:	00000000 	andeq	r0, r0, r0
    a7c8:	1a000000 	bne	a7d0 <__Stack_Size+0xa3d0>
    a7cc:	01000000 	mrseq	r0, (UNDEF: 0)
    a7d0:	0005329c 	muleq	r5, ip, r2
    a7d4:	3b921500 	blcc	fe48fbdc <SCS_BASE+0x1e481bdc>
    a7d8:	64010000 	strvs	r0, [r1], #-0
    a7dc:	00005e01 	andeq	r5, r0, r1, lsl #28
    a7e0:	0056c600 	subseq	ip, r6, r0, lsl #12
    a7e4:	d0170000 	andsle	r0, r7, r0
    a7e8:	0100003b 	tsteq	r0, fp, lsr r0
    a7ec:	004c016f 	subeq	r0, ip, pc, ror #2
    a7f0:	00000000 	andeq	r0, r0, r0
    a7f4:	001a0000 	andseq	r0, sl, r0
    a7f8:	9c010000 	stcls	0, cr0, [r1], {-0}
    a7fc:	0000055d 	andeq	r0, r0, sp, asr r5
    a800:	003b9215 	eorseq	r9, fp, r5, lsl r2
    a804:	016f0100 	cmneq	pc, r0, lsl #2
    a808:	0000005e 	andeq	r0, r0, lr, asr r0
    a80c:	000056e7 	andeq	r5, r0, r7, ror #13
    a810:	3b991400 	blcc	fe64f818 <SCS_BASE+0x1e641818>
    a814:	7a010000 	bvc	4a81c <__Stack_Size+0x4a41c>
    a818:	00000001 	andeq	r0, r0, r1
    a81c:	00001800 	andeq	r1, r0, r0, lsl #16
    a820:	849c0100 	ldrhi	r0, [ip], #256	; 0x100
    a824:	15000005 	strne	r0, [r0, #-5]
    a828:	00003b92 	muleq	r0, r2, fp
    a82c:	5e017a01 	vmlapl.f32	s14, s2, s2
    a830:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    a834:	00000057 	andeq	r0, r0, r7, asr r0
    a838:	003ad114 	eorseq	sp, sl, r4, lsl r1
    a83c:	01850100 	orreq	r0, r5, r0, lsl #2
    a840:	00000000 	andeq	r0, r0, r0
    a844:	0000001c 	andeq	r0, r0, ip, lsl r0
    a848:	05ab9c01 	streq	r9, [fp, #3073]!	; 0xc01
    a84c:	92150000 	andsls	r0, r5, #0
    a850:	0100003b 	tsteq	r0, fp, lsr r0
    a854:	005e0185 	subseq	r0, lr, r5, lsl #3
    a858:	57290000 	strpl	r0, [r9, -r0]!
    a85c:	14000000 	strne	r0, [r0], #-0
    a860:	00003a29 	andeq	r3, r0, r9, lsr #20
    a864:	00019001 	andeq	r9, r1, r1
    a868:	20000000 	andcs	r0, r0, r0
    a86c:	01000000 	mrseq	r0, (UNDEF: 0)
    a870:	0005d29c 	muleq	r5, ip, r2
    a874:	3b921500 	blcc	fe48fc7c <SCS_BASE+0x1e481c7c>
    a878:	90010000 	andls	r0, r1, r0
    a87c:	00005e01 	andeq	r5, r0, r1, lsl #28
    a880:	00574a00 	subseq	r4, r7, r0, lsl #20
    a884:	b8140000 	ldmdalt	r4, {}	; <UNPREDICTABLE>
    a888:	0100003b 	tsteq	r0, fp, lsr r0
    a88c:	0000019b 	muleq	r0, fp, r1
    a890:	00200000 	eoreq	r0, r0, r0
    a894:	9c010000 	stcls	0, cr0, [r1], {-0}
    a898:	000005f9 	strdeq	r0, [r0], -r9
    a89c:	003b9215 	eorseq	r9, fp, r5, lsl r2
    a8a0:	019b0100 	orrseq	r0, fp, r0, lsl #2
    a8a4:	0000005e 	andeq	r0, r0, lr, asr r0
    a8a8:	0000576b 	andeq	r5, r0, fp, ror #14
    a8ac:	37bc1400 	ldrcc	r1, [ip, r0, lsl #8]!
    a8b0:	a6010000 	strge	r0, [r1], -r0
    a8b4:	00238c01 	eoreq	r8, r3, r1, lsl #24
    a8b8:	00002608 	andeq	r2, r0, r8, lsl #12
    a8bc:	209c0100 	addscs	r0, ip, r0, lsl #2
    a8c0:	15000006 	strne	r0, [r0, #-6]
    a8c4:	00003b92 	muleq	r0, r2, fp
    a8c8:	5e01a601 	cfmadd32pl	mvax0, mvfx10, mvfx1, mvfx1
    a8cc:	8c000000 	stchi	0, cr0, [r0], {-0}
    a8d0:	00000057 	andeq	r0, r0, r7, asr r0
    a8d4:	00385b14 	eorseq	r5, r8, r4, lsl fp
    a8d8:	01b10100 			; <UNDEFINED> instruction: 0x01b10100
    a8dc:	080023b2 	stmdaeq	r0, {r1, r4, r5, r7, r8, r9, sp}
    a8e0:	00000026 	andeq	r0, r0, r6, lsr #32
    a8e4:	06479c01 	strbeq	r9, [r7], -r1, lsl #24
    a8e8:	92150000 	andsls	r0, r5, #0
    a8ec:	0100003b 	tsteq	r0, fp, lsr r0
    a8f0:	005e01b1 	ldrheq	r0, [lr], #-17	; 0xffffffef
    a8f4:	57ad0000 	strpl	r0, [sp, r0]!
    a8f8:	14000000 	strne	r0, [r0], #-0
    a8fc:	00003a5b 	andeq	r3, r0, fp, asr sl
    a900:	0001bd01 	andeq	fp, r1, r1, lsl #26
    a904:	22000000 	andcs	r0, r0, #0
    a908:	01000000 	mrseq	r0, (UNDEF: 0)
    a90c:	00067e9c 	muleq	r6, ip, lr
    a910:	3b921500 	blcc	fe48fd18 <SCS_BASE+0x1e481d18>
    a914:	bd010000 	stclt	0, cr0, [r1, #-0]
    a918:	00005e01 	andeq	r5, r0, r1, lsl #28
    a91c:	0057ce00 	subseq	ip, r7, r0, lsl #28
    a920:	3ae01500 	bcc	ff80fd28 <SCS_BASE+0x1f801d28>
    a924:	bd010000 	stclt	0, cr0, [r1, #-0]
    a928:	00005e01 	andeq	r5, r0, r1, lsl #28
    a92c:	0057ef00 	subseq	lr, r7, r0, lsl #30
    a930:	39170000 	ldmdbcc	r7, {}	; <UNPREDICTABLE>
    a934:	0100003c 	tsteq	r0, ip, lsr r0
    a938:	005e01c8 	subseq	r0, lr, r8, asr #3
    a93c:	00000000 	andeq	r0, r0, r0
    a940:	00120000 	andseq	r0, r2, r0
    a944:	9c010000 	stcls	0, cr0, [r1], {-0}
    a948:	000006a9 	andeq	r0, r0, r9, lsr #13
    a94c:	003b9215 	eorseq	r9, fp, r5, lsl r2
    a950:	01c80100 	biceq	r0, r8, r0, lsl #2
    a954:	0000005e 	andeq	r0, r0, lr, asr r0
    a958:	00005810 	andeq	r5, r0, r0, lsl r8
    a95c:	15fd1400 	ldrbne	r1, [sp, #1024]!	; 0x400
    a960:	d4010000 	strle	r0, [r1], #-0
    a964:	0023d801 	eoreq	sp, r3, r1, lsl #16
    a968:	00002008 	andeq	r2, r0, r8
    a96c:	e09c0100 	adds	r0, ip, r0, lsl #2
    a970:	15000006 	strne	r0, [r0, #-6]
    a974:	00003b92 	muleq	r0, r2, fp
    a978:	5e01d401 	cdppl	4, 0, cr13, cr1, cr1, {0}
    a97c:	31000000 	mrscc	r0, (UNDEF: 0)
    a980:	15000058 	strne	r0, [r0, #-88]	; 0x58
    a984:	00003c5c 	andeq	r3, r0, ip, asr ip
    a988:	4c01d401 	cfstrsmi	mvf13, [r1], {1}
    a98c:	52000000 	andpl	r0, r0, #0
    a990:	00000058 	andeq	r0, r0, r8, asr r0
    a994:	0014ef14 	andseq	lr, r4, r4, lsl pc
    a998:	01e00100 	mvneq	r0, r0, lsl #2
    a99c:	080023f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r8, r9, sp}
    a9a0:	00000020 	andeq	r0, r0, r0, lsr #32
    a9a4:	07179c01 	ldreq	r9, [r7, -r1, lsl #24]
    a9a8:	92150000 	andsls	r0, r5, #0
    a9ac:	0100003b 	tsteq	r0, fp, lsr r0
    a9b0:	005e01e0 	subseq	r0, lr, r0, ror #3
    a9b4:	58730000 	ldmdapl	r3!, {}^	; <UNPREDICTABLE>
    a9b8:	5c150000 	ldcpl	0, cr0, [r5], {-0}
    a9bc:	0100003c 	tsteq	r0, ip, lsr r0
    a9c0:	004c01e0 	subeq	r0, ip, r0, ror #3
    a9c4:	58940000 	ldmpl	r4, {}	; <UNPREDICTABLE>
    a9c8:	17000000 	strne	r0, [r0, -r0]
    a9cc:	000036dd 	ldrdeq	r3, [r0], -sp
    a9d0:	4c01eb01 	stcmi	11, cr14, [r1], {1}
    a9d4:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    a9d8:	20080024 	andcs	r0, r8, r4, lsr #32
    a9dc:	01000000 	mrseq	r0, (UNDEF: 0)
    a9e0:	0007429c 	muleq	r7, ip, r2
    a9e4:	3b921500 	blcc	fe48fdec <SCS_BASE+0x1e481dec>
    a9e8:	eb010000 	bl	4a9f0 <__Stack_Size+0x4a5f0>
    a9ec:	00005e01 	andeq	r5, r0, r1, lsl #28
    a9f0:	0058b500 	subseq	fp, r8, r0, lsl #10
    a9f4:	22170000 	andscs	r0, r7, #0
    a9f8:	01000036 	tsteq	r0, r6, lsr r0
    a9fc:	004c01f6 	strdeq	r0, [ip], #-22	; 0xffffffea
    aa00:	24380000 	ldrtcs	r0, [r8], #-0
    aa04:	00200800 	eoreq	r0, r0, r0, lsl #16
    aa08:	9c010000 	stcls	0, cr0, [r1], {-0}
    aa0c:	0000076d 	andeq	r0, r0, sp, ror #14
    aa10:	003b9215 	eorseq	r9, fp, r5, lsl r2
    aa14:	01f60100 	mvnseq	r0, r0, lsl #2
    aa18:	0000005e 	andeq	r0, r0, lr, asr r0
    aa1c:	000058d6 	ldrdeq	r5, [r0], -r6
    aa20:	1a6f1400 	bne	1bcfa28 <__Stack_Size+0x1bcf628>
    aa24:	02010000 	andeq	r0, r1, #0
    aa28:	00245802 	eoreq	r5, r4, r2, lsl #16
    aa2c:	00001c08 	andeq	r1, r0, r8, lsl #24
    aa30:	a29c0100 	addsge	r0, ip, #0, 2
    aa34:	15000007 	strne	r0, [r0, #-7]
    aa38:	00003b92 	muleq	r0, r2, fp
    aa3c:	5e020201 	cdppl	2, 0, cr0, cr2, cr1, {0}
    aa40:	f7000000 			; <UNDEFINED> instruction: 0xf7000000
    aa44:	18000058 	stmdane	r0, {r3, r4, r6}
    aa48:	00000011 	andeq	r0, r0, r1, lsl r0
    aa4c:	4c020201 	sfmmi	f0, 4, [r2], {1}
    aa50:	01000000 	mrseq	r0, (UNDEF: 0)
    aa54:	a8140051 	ldmdage	r4, {r0, r4, r6}
    aa58:	0100003b 	tsteq	r0, fp, lsr r0
    aa5c:	0000020e 	andeq	r0, r0, lr, lsl #4
    aa60:	00260000 	eoreq	r0, r6, r0
    aa64:	9c010000 	stcls	0, cr0, [r1], {-0}
    aa68:	000007f1 	strdeq	r0, [r0], -r1
    aa6c:	003aee18 	eorseq	lr, sl, r8, lsl lr
    aa70:	020e0100 	andeq	r0, lr, #0, 2
    aa74:	000007f1 	strdeq	r0, [r0], -r1
    aa78:	11155001 	tstne	r5, r1
    aa7c:	01000000 	mrseq	r0, (UNDEF: 0)
    aa80:	004c020e 	subeq	r0, ip, lr, lsl #4
    aa84:	59180000 	ldmdbpl	r8, {}	; <UNPREDICTABLE>
    aa88:	00100000 	andseq	r0, r0, r0
    aa8c:	26000000 	strcs	r0, [r0], -r0
    aa90:	16000000 	strne	r0, [r0], -r0
    aa94:	00003aa4 	andeq	r3, r0, r4, lsr #21
    aa98:	4c021001 	stcmi	0, cr1, [r2], {1}
    aa9c:	52000000 	andpl	r0, r0, #0
    aaa0:	00000059 	andeq	r0, r0, r9, asr r0
    aaa4:	3a041900 	bcc	110eac <__Stack_Size+0x110aac>
    aaa8:	14000000 	strne	r0, [r0], #-0
    aaac:	00001a31 	andeq	r1, r0, r1, lsr sl
    aab0:	74021a01 	strvc	r1, [r2], #-2561	; 0xa01
    aab4:	40080024 	andmi	r0, r8, r4, lsr #32
    aab8:	01000000 	mrseq	r0, (UNDEF: 0)
    aabc:	00085c9c 	muleq	r8, ip, ip
    aac0:	3b921500 	blcc	fe48fec8 <SCS_BASE+0x1e481ec8>
    aac4:	1a010000 	bne	4aacc <__Stack_Size+0x4a6cc>
    aac8:	00005e02 	andeq	r5, r0, r2, lsl #28
    aacc:	00597b00 	subseq	r7, r9, r0, lsl #22
    aad0:	00111500 	andseq	r1, r1, r0, lsl #10
    aad4:	1a010000 	bne	4aadc <__Stack_Size+0x4a6dc>
    aad8:	00004c02 	andeq	r4, r0, r2, lsl #24
    aadc:	00599c00 	subseq	r9, r9, r0, lsl #24
    aae0:	24741000 	ldrbtcs	r1, [r4], #-0
    aae4:	00400800 	subeq	r0, r0, r0, lsl #16
    aae8:	ee1a0000 	cdp	0, 1, cr0, cr10, cr0, {0}
    aaec:	0100003a 	tsteq	r0, sl, lsr r0
    aaf0:	07f1021c 			; <UNDEFINED> instruction: 0x07f1021c
    aaf4:	52010000 	andpl	r0, r1, #0
    aaf8:	000d301b 	andeq	r3, sp, fp, lsl r0
    aafc:	3aa41600 	bcc	fe910304 <SCS_BASE+0x1e902304>
    ab00:	1c010000 	stcne	0, cr0, [r1], {-0}
    ab04:	00004c02 	andeq	r4, r0, r2, lsl #24
    ab08:	0059bd00 	subseq	fp, r9, r0, lsl #26
    ab0c:	00000000 	andeq	r0, r0, r0
    ab10:	003cc517 	eorseq	ip, ip, r7, lsl r5
    ab14:	02250100 	eoreq	r0, r5, #0, 2
    ab18:	0000004c 	andeq	r0, r0, ip, asr #32
    ab1c:	00000000 	andeq	r0, r0, r0
    ab20:	00000020 	andeq	r0, r0, r0, lsr #32
    ab24:	08879c01 	stmeq	r7, {r0, sl, fp, ip, pc}
    ab28:	92150000 	andsls	r0, r5, #0
    ab2c:	0100003b 	tsteq	r0, fp, lsr r0
    ab30:	005e0225 	subseq	r0, lr, r5, lsr #4
    ab34:	59f50000 	ldmibpl	r5!, {}^	; <UNPREDICTABLE>
    ab38:	17000000 	strne	r0, [r0, -r0]
    ab3c:	00003c6a 	andeq	r3, r0, sl, ror #24
    ab40:	4c023001 	stcmi	0, cr3, [r2], {1}
    ab44:	b4000000 	strlt	r0, [r0], #-0
    ab48:	20080024 	andcs	r0, r8, r4, lsr #32
    ab4c:	01000000 	mrseq	r0, (UNDEF: 0)
    ab50:	0008b29c 	muleq	r8, ip, r2
    ab54:	3b921500 	blcc	fe48ff5c <SCS_BASE+0x1e481f5c>
    ab58:	30010000 	andcc	r0, r1, r0
    ab5c:	00005e02 	andeq	r5, r0, r2, lsl #28
    ab60:	005a1600 	subseq	r1, sl, r0, lsl #12
    ab64:	2a140000 	bcs	50ab6c <__Stack_Size+0x50a76c>
    ab68:	0100003b 	tsteq	r0, fp, lsr r0
    ab6c:	0000023d 	andeq	r0, r0, sp, lsr r2
    ab70:	00380000 	eorseq	r0, r8, r0
    ab74:	9c010000 	stcls	0, cr0, [r1], {-0}
    ab78:	000008f9 	strdeq	r0, [r0], -r9
    ab7c:	003b9215 	eorseq	r9, fp, r5, lsl r2
    ab80:	023d0100 	eorseq	r0, sp, #0, 2
    ab84:	0000005e 	andeq	r0, r0, lr, asr r0
    ab88:	00005a37 	andeq	r5, r0, r7, lsr sl
    ab8c:	003bc615 	eorseq	ip, fp, r5, lsl r6
    ab90:	023d0100 	eorseq	r0, sp, #0, 2
    ab94:	0000004c 	andeq	r0, r0, ip, asr #32
    ab98:	00005a58 	andeq	r5, r0, r8, asr sl
    ab9c:	003d0315 	eorseq	r0, sp, r5, lsl r3
    aba0:	023d0100 	eorseq	r0, sp, #0, 2
    aba4:	0000004c 	andeq	r0, r0, ip, asr #32
    aba8:	00005a79 	andeq	r5, r0, r9, ror sl
    abac:	3b781400 	blcc	1e0fbb4 <__Stack_Size+0x1e0f7b4>
    abb0:	49010000 	stmdbmi	r1, {}	; <UNPREDICTABLE>
    abb4:	00000002 	andeq	r0, r0, r2
    abb8:	00002000 	andeq	r2, r0, r0
    abbc:	309c0100 	addscc	r0, ip, r0, lsl #2
    abc0:	15000009 	strne	r0, [r0, #-9]
    abc4:	00003b92 	muleq	r0, r2, fp
    abc8:	5e024901 	cdppl	9, 0, cr4, cr2, cr1, {0}
    abcc:	9a000000 	bls	abd4 <__Stack_Size+0xa7d4>
    abd0:	1500005a 	strne	r0, [r0, #-90]	; 0x5a
    abd4:	00003bc6 	andeq	r3, r0, r6, asr #23
    abd8:	4c024901 	stcmi	9, cr4, [r2], {1}
    abdc:	bb000000 	bllt	abe4 <__Stack_Size+0xa7e4>
    abe0:	0000005a 	andeq	r0, r0, sl, asr r0
    abe4:	003cd214 	eorseq	sp, ip, r4, lsl r2
    abe8:	02550100 	subseq	r0, r5, #0, 2
    abec:	00000000 	andeq	r0, r0, r0
    abf0:	00000020 	andeq	r0, r0, r0, lsr #32
    abf4:	09679c01 	stmdbeq	r7!, {r0, sl, fp, ip, pc}^
    abf8:	92150000 	andsls	r0, r5, #0
    abfc:	0100003b 	tsteq	r0, fp, lsr r0
    ac00:	005e0255 	subseq	r0, lr, r5, asr r2
    ac04:	5adc0000 	bpl	ff70ac0c <SCS_BASE+0x1f6fcc0c>
    ac08:	03150000 	tsteq	r5, #0
    ac0c:	0100003d 	tsteq	r0, sp, lsr r0
    ac10:	004c0255 	subeq	r0, ip, r5, asr r2
    ac14:	5afd0000 	bpl	fff4ac1c <SCS_BASE+0x1ff3cc1c>
    ac18:	17000000 	strne	r0, [r0, -r0]
    ac1c:	00003b0b 	andeq	r3, r0, fp, lsl #22
    ac20:	4c026001 	stcmi	0, cr6, [r2], {1}
    ac24:	00000000 	andeq	r0, r0, r0
    ac28:	20000000 	andcs	r0, r0, r0
    ac2c:	01000000 	mrseq	r0, (UNDEF: 0)
    ac30:	0009929c 	muleq	r9, ip, r2
    ac34:	3b921500 	blcc	fe49003c <SCS_BASE+0x1e48203c>
    ac38:	60010000 	andvs	r0, r1, r0
    ac3c:	00005e02 	andeq	r5, r0, r2, lsl #28
    ac40:	005b1e00 	subseq	r1, fp, r0, lsl #28
    ac44:	77170000 	ldrvc	r0, [r7, -r0]
    ac48:	0100003c 	tsteq	r0, ip, lsr r0
    ac4c:	004c026b 	subeq	r0, ip, fp, ror #4
    ac50:	00000000 	andeq	r0, r0, r0
    ac54:	00200000 	eoreq	r0, r0, r0
    ac58:	9c010000 	stcls	0, cr0, [r1], {-0}
    ac5c:	000009bd 			; <UNDEFINED> instruction: 0x000009bd
    ac60:	003b9215 	eorseq	r9, fp, r5, lsl r2
    ac64:	026b0100 	rsbeq	r0, fp, #0, 2
    ac68:	0000005e 	andeq	r0, r0, lr, asr r0
    ac6c:	00005b3f 	andeq	r5, r0, pc, lsr fp
    ac70:	3c881400 	cfstrscc	mvf1, [r8], {0}
    ac74:	77010000 	strvc	r0, [r1, -r0]
    ac78:	00000002 	andeq	r0, r0, r2
    ac7c:	0000a800 	andeq	sl, r0, r0, lsl #16
    ac80:	649c0100 	ldrvs	r0, [ip], #256	; 0x100
    ac84:	1500000a 	strne	r0, [r0, #-10]
    ac88:	00003b92 	muleq	r0, r2, fp
    ac8c:	5e027701 	cdppl	7, 0, cr7, cr2, cr1, {0}
    ac90:	60000000 	andvs	r0, r0, r0
    ac94:	1500005b 	strne	r0, [r0, #-91]	; 0x5b
    ac98:	00003c22 	andeq	r3, r0, r2, lsr #24
    ac9c:	5e027701 	cdppl	7, 0, cr7, cr2, cr1, {0}
    aca0:	a5000000 	strge	r0, [r0, #-0]
    aca4:	1500005b 	strne	r0, [r0, #-91]	; 0x5b
    aca8:	00000011 	andeq	r0, r0, r1, lsl r0
    acac:	4c027701 	stcmi	7, cr7, [r2], {1}
    acb0:	ea000000 	b	acb8 <__Stack_Size+0xa8b8>
    acb4:	1c00005b 	stcne	0, cr0, [r0], {91}	; 0x5b
    acb8:	00000000 	andeq	r0, r0, r0
    acbc:	0000003a 	andeq	r0, r0, sl, lsr r0
    acc0:	00000a37 	andeq	r0, r0, r7, lsr sl
    acc4:	003aee16 	eorseq	lr, sl, r6, lsl lr
    acc8:	02790100 	rsbseq	r0, r9, #0, 2
    accc:	000007f1 	strdeq	r0, [r0], -r1
    acd0:	00005c16 	andeq	r5, r0, r6, lsl ip
    acd4:	000d481b 	andeq	r4, sp, fp, lsl r8
    acd8:	3aa41600 	bcc	fe9104e0 <SCS_BASE+0x1e9024e0>
    acdc:	79010000 	stmdbvc	r1, {}	; <UNPREDICTABLE>
    ace0:	00004c02 	andeq	r4, r0, r2, lsl #24
    ace4:	005c2900 	subseq	r2, ip, r0, lsl #18
    ace8:	1b000000 	blne	acf0 <__Stack_Size+0xa8f0>
    acec:	00000d60 	andeq	r0, r0, r0, ror #26
    acf0:	003aee16 	eorseq	lr, sl, r6, lsl lr
    acf4:	02790100 	rsbseq	r0, r9, #0, 2
    acf8:	000007f1 	strdeq	r0, [r0], -r1
    acfc:	00005c61 	andeq	r5, r0, r1, ror #24
    ad00:	000d781b 	andeq	r7, sp, fp, lsl r8
    ad04:	3aa41600 	bcc	fe91050c <SCS_BASE+0x1e90250c>
    ad08:	79010000 	stmdbvc	r1, {}	; <UNPREDICTABLE>
    ad0c:	00004c02 	andeq	r4, r0, r2, lsl #24
    ad10:	005c7f00 	subseq	r7, ip, r0, lsl #30
    ad14:	00000000 	andeq	r0, r0, r0
    ad18:	003bf314 	eorseq	pc, fp, r4, lsl r3	; <UNPREDICTABLE>
    ad1c:	02830100 	addeq	r0, r3, #0, 2
    ad20:	00000000 	andeq	r0, r0, r0
    ad24:	0000005c 	andeq	r0, r0, ip, asr r0
    ad28:	0adb9c01 	beq	ff6f1d34 <SCS_BASE+0x1f6e3d34>
    ad2c:	92150000 	andsls	r0, r5, #0
    ad30:	0100003b 	tsteq	r0, fp, lsr r0
    ad34:	005e0283 	subseq	r0, lr, r3, lsl #5
    ad38:	5cb70000 	ldcpl	0, cr0, [r7]
    ad3c:	22150000 	andscs	r0, r5, #0
    ad40:	0100003c 	tsteq	r0, ip, lsr r0
    ad44:	005e0283 	subseq	r0, lr, r3, lsl #5
    ad48:	5cf10000 	ldclpl	0, cr0, [r1]
    ad4c:	11150000 	tstne	r5, r0
    ad50:	01000000 	mrseq	r0, (UNDEF: 0)
    ad54:	004c0283 	subeq	r0, ip, r3, lsl #5
    ad58:	5d1d0000 	ldcpl	0, cr0, [sp, #-0]
    ad5c:	00100000 	andseq	r0, r0, r0
    ad60:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
    ad64:	16000000 	strne	r0, [r0], -r0
    ad68:	00003aee 	andeq	r3, r0, lr, ror #21
    ad6c:	f1028501 			; <UNDEFINED> instruction: 0xf1028501
    ad70:	49000007 	stmdbmi	r0, {r0, r1, r2}
    ad74:	1b00005d 	blne	aef0 <__Stack_Size+0xaaf0>
    ad78:	00000d98 	muleq	r0, r8, sp
    ad7c:	003aa416 	eorseq	sl, sl, r6, lsl r4
    ad80:	02850100 	addeq	r0, r5, #0, 2
    ad84:	0000004c 	andeq	r0, r0, ip, asr #32
    ad88:	00005d5c 	andeq	r5, r0, ip, asr sp
    ad8c:	14000000 	strne	r0, [r0], #-0
    ad90:	00003a92 	muleq	r0, r2, sl
    ad94:	00028f01 	andeq	r8, r2, r1, lsl #30
    ad98:	5c000000 	stcpl	0, cr0, [r0], {-0}
    ad9c:	01000000 	mrseq	r0, (UNDEF: 0)
    ada0:	000b529c 	muleq	fp, ip, r2
    ada4:	3b921500 	blcc	fe4901ac <SCS_BASE+0x1e4821ac>
    ada8:	8f010000 	svchi	0x00010000
    adac:	00005e02 	andeq	r5, r0, r2, lsl #28
    adb0:	005d9400 	subseq	r9, sp, r0, lsl #8
    adb4:	3c221500 	cfstr32cc	mvfx1, [r2], #-0
    adb8:	8f010000 	svchi	0x00010000
    adbc:	00005e02 	andeq	r5, r0, r2, lsl #28
    adc0:	005dce00 	subseq	ip, sp, r0, lsl #28
    adc4:	00111500 	andseq	r1, r1, r0, lsl #10
    adc8:	8f010000 	svchi	0x00010000
    adcc:	00004c02 	andeq	r4, r0, r2, lsl #24
    add0:	005dfa00 	subseq	pc, sp, r0, lsl #20
    add4:	00001000 	andeq	r1, r0, r0
    add8:	00380000 	eorseq	r0, r8, r0
    addc:	ee160000 	cdp	0, 1, cr0, cr6, cr0, {0}
    ade0:	0100003a 	tsteq	r0, sl, lsr r0
    ade4:	07f10291 			; <UNDEFINED> instruction: 0x07f10291
    ade8:	5e260000 	cdppl	0, 2, cr0, cr6, cr0, {0}
    adec:	b01b0000 	andslt	r0, fp, r0
    adf0:	1600000d 	strne	r0, [r0], -sp
    adf4:	00003aa4 	andeq	r3, r0, r4, lsr #21
    adf8:	4c029101 	stfmid	f1, [r2], {1}
    adfc:	39000000 	stmdbcc	r0, {}	; <UNPREDICTABLE>
    ae00:	0000005e 	andeq	r0, r0, lr, asr r0
    ae04:	e1170000 	tst	r7, r0
    ae08:	0100003b 	tsteq	r0, fp, lsr r0
    ae0c:	004c029b 	umaaleq	r0, ip, fp, r2
    ae10:	00000000 	andeq	r0, r0, r0
    ae14:	00200000 	eoreq	r0, r0, r0
    ae18:	9c010000 	stcls	0, cr0, [r1], {-0}
    ae1c:	00000b7d 	andeq	r0, r0, sp, ror fp
    ae20:	003b9215 	eorseq	r9, fp, r5, lsl r2
    ae24:	029b0100 	addseq	r0, fp, #0, 2
    ae28:	0000005e 	andeq	r0, r0, lr, asr r0
    ae2c:	00005e71 	andeq	r5, r0, r1, ror lr
    ae30:	3c271700 	stccc	7, cr1, [r7], #-0
    ae34:	a7010000 	strge	r0, [r1, -r0]
    ae38:	00004c02 	andeq	r4, r0, r2, lsl #24
    ae3c:	00000000 	andeq	r0, r0, r0
    ae40:	00002000 	andeq	r2, r0, r0
    ae44:	a89c0100 	ldmge	ip, {r8}
    ae48:	1500000b 	strne	r0, [r0, #-11]
    ae4c:	00003b92 	muleq	r0, r2, fp
    ae50:	5e02a701 	cdppl	7, 0, cr10, cr2, cr1, {0}
    ae54:	92000000 	andls	r0, r0, #0
    ae58:	0000005e 	andeq	r0, r0, lr, asr r0
    ae5c:	003b3b17 	eorseq	r3, fp, r7, lsl fp
    ae60:	02b30100 	adcseq	r0, r3, #0, 2
    ae64:	00000095 	muleq	r0, r5, r0
    ae68:	00000000 	andeq	r0, r0, r0
    ae6c:	00000044 	andeq	r0, r0, r4, asr #32
    ae70:	0bd39c01 	bleq	ff4f1e7c <SCS_BASE+0x1f4e3e7c>
    ae74:	92150000 	andsls	r0, r5, #0
    ae78:	0100003b 	tsteq	r0, fp, lsr r0
    ae7c:	005e02b3 	ldrheq	r0, [lr], #-35	; 0xffffffdd
    ae80:	5eb30000 	cdppl	0, 11, cr0, cr3, cr0, {0}
    ae84:	14000000 	strne	r0, [r0], #-0
    ae88:	00003d0d 	andeq	r3, r0, sp, lsl #26
    ae8c:	0002c401 	andeq	ip, r2, r1, lsl #8
    ae90:	42000000 	andmi	r0, r0, #0
    ae94:	01000000 	mrseq	r0, (UNDEF: 0)
    ae98:	000c089c 	muleq	ip, ip, r8
    ae9c:	3b921500 	blcc	fe4902a4 <SCS_BASE+0x1e4822a4>
    aea0:	c4010000 	strgt	r0, [r1], #-0
    aea4:	00005e02 	andeq	r5, r0, r2, lsl #28
    aea8:	005ed400 	subseq	sp, lr, r0, lsl #8
    aeac:	3c221800 	stccc	8, cr1, [r2], #-0
    aeb0:	c4010000 	strgt	r0, [r1], #-0
    aeb4:	00005e02 	andeq	r5, r0, r2, lsl #28
    aeb8:	00510100 	subseq	r0, r1, r0, lsl #2
    aebc:	003c4617 	eorseq	r4, ip, r7, lsl r6
    aec0:	02d70100 	sbcseq	r0, r7, #0, 2
    aec4:	0000004c 	andeq	r0, r0, ip, asr #32
    aec8:	00000000 	andeq	r0, r0, r0
    aecc:	00000006 	andeq	r0, r0, r6
    aed0:	0c4f9c01 	mcrreq	12, 0, r9, pc, cr1
    aed4:	621d0000 	andsvs	r0, sp, #0
    aed8:	d7010068 	strle	r0, [r1, -r8, rrx]
    aedc:	00005e02 	andeq	r5, r0, r2, lsl #28
    aee0:	005f0e00 	subseq	r0, pc, r0, lsl #28
    aee4:	6c621e00 	stclvs	14, cr1, [r2], #-0
    aee8:	02d70100 	sbcseq	r0, r7, #0, 2
    aeec:	0000005e 	andeq	r0, r0, lr, asr r0
    aef0:	fe165101 	cdp2	1, 1, cr5, cr6, cr1, {0}
    aef4:	0100003c 	tsteq	r0, ip, lsr r0
    aef8:	004c02d9 	ldrdeq	r0, [ip], #-41	; 0xffffffd7
    aefc:	5f2f0000 	svcpl	0x002f0000
    af00:	1f000000 	svcne	0x00000000
    af04:	000037b3 			; <UNDEFINED> instruction: 0x000037b3
    af08:	4c02e401 	cfstrsmi	mvf14, [r2], {1}
    af0c:	d4000000 	strle	r0, [r0], #-0
    af10:	0a080024 	beq	20afa8 <__Stack_Size+0x20aba8>
    af14:	01000000 	mrseq	r0, (UNDEF: 0)
    af18:	3b65159c 	blcc	1950590 <__Stack_Size+0x1950190>
    af1c:	e4010000 	str	r0, [r1], #-0
    af20:	00004c02 	andeq	r4, r0, r2, lsl #24
    af24:	005f6800 	subseq	r6, pc, r0, lsl #16
    af28:	3a231600 	bcc	8d0730 <__Stack_Size+0x8d0330>
    af2c:	e6010000 	str	r0, [r1], -r0
    af30:	00005e02 	andeq	r5, r0, r2, lsl #28
    af34:	005f8900 	subseq	r8, pc, r0, lsl #18
    af38:	3cfe1600 	ldclcc	6, cr1, [lr]
    af3c:	e7010000 	str	r0, [r1, -r0]
    af40:	00004c02 	andeq	r4, r0, r2, lsl #24
    af44:	005fa700 	subseq	sl, pc, r0, lsl #14
    af48:	61000000 	mrsvs	r0, (UNDEF: 0)
    af4c:	04000001 	streq	r0, [r0], #-1
    af50:	00260200 	eoreq	r0, r6, r0, lsl #4
    af54:	29010400 	stmdbcs	r1, {sl}
    af58:	01000000 	mrseq	r0, (UNDEF: 0)
    af5c:	00003d48 	andeq	r3, r0, r8, asr #26
    af60:	000003c2 	andeq	r0, r0, r2, asr #7
    af64:	00000fa8 	andeq	r0, r0, r8, lsr #31
    af68:	00000000 	andeq	r0, r0, r0
    af6c:	000034ef 	andeq	r3, r0, pc, ror #9
    af70:	57050402 	strpl	r0, [r5, -r2, lsl #8]
    af74:	02000008 	andeq	r0, r0, #8
    af78:	08290502 	stmdaeq	r9!, {r1, r8, sl}
    af7c:	01020000 	mrseq	r0, (UNDEF: 2)
    af80:	000a1006 	andeq	r1, sl, r6
    af84:	33750300 	cmncc	r5, #0, 6
    af88:	27020032 	smladxcs	r2, r2, r0, r0
    af8c:	00000045 	andeq	r0, r0, r5, asr #32
    af90:	64070402 	strvs	r0, [r7], #-1026	; 0x402
    af94:	03000009 	movweq	r0, #9
    af98:	00363175 	eorseq	r3, r6, r5, ror r1
    af9c:	00572802 	subseq	r2, r7, r2, lsl #16
    afa0:	02020000 	andeq	r0, r2, #0
    afa4:	000c0907 	andeq	r0, ip, r7, lsl #18
    afa8:	38750300 	ldmdacc	r5!, {r8, r9}^
    afac:	68290200 	stmdavs	r9!, {r9}
    afb0:	02000000 	andeq	r0, r0, #0
    afb4:	0a0e0801 	beq	38cfc0 <__Stack_Size+0x38cbc0>
    afb8:	04020000 	streq	r0, [r2], #-0
    afbc:	00095b07 	andeq	r5, r9, r7, lsl #22
    afc0:	5e040400 	cfcpyspl	mvf0, mvf4
    afc4:	05000000 	streq	r0, [r0, #-0]
    afc8:	0000152d 	andeq	r1, r0, sp, lsr #10
    afcc:	003a2301 	eorseq	r2, sl, r1, lsl #6
    afd0:	24e00000 	strbtcs	r0, [r0], #0
    afd4:	00200800 	eoreq	r0, r0, r0, lsl #16
    afd8:	9c010000 	stcls	0, cr0, [r1], {-0}
    afdc:	00139206 	andseq	r9, r3, r6, lsl #4
    afe0:	3a5f0100 	bcc	17cb3e8 <__Stack_Size+0x17cafe8>
    afe4:	00000000 	andeq	r0, r0, r0
    afe8:	24080025 	strcs	r0, [r8], #-37	; 0x25
    afec:	01000000 	mrseq	r0, (UNDEF: 0)
    aff0:	0001169c 	muleq	r1, ip, r6
    aff4:	3d260700 	stccc	7, cr0, [r6, #-0]
    aff8:	5f010000 	svcpl	0x00010000
    affc:	0000005e 	andeq	r0, r0, lr, asr r0
    b000:	00005fde 	ldrdeq	r5, [r0], -lr
    b004:	003d3907 	eorseq	r3, sp, r7, lsl #18
    b008:	765f0100 	ldrbvc	r0, [pc], -r0, lsl #2
    b00c:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    b010:	0800005f 	stmdaeq	r0, {r0, r1, r2, r3, r4, r6}
    b014:	00003d2e 	andeq	r3, r0, lr, lsr #26
    b018:	003a6101 	eorseq	r6, sl, r1, lsl #2
    b01c:	601d0000 	andsvs	r0, sp, r0
    b020:	0e090000 	cdpeq	0, 0, cr0, cr9, cr0, {0}
    b024:	21080025 	tstcs	r8, r5, lsr #32
    b028:	eb000001 	bl	b034 <__Stack_Size+0xac34>
    b02c:	0a000000 	beq	b034 <__Stack_Size+0xac34>
    b030:	75025001 	strvc	r5, [r2, #-1]
    b034:	16090000 	strne	r0, [r9], -r0
    b038:	37080025 	strcc	r0, [r8, -r5, lsr #32]
    b03c:	ff000001 			; <UNDEFINED> instruction: 0xff000001
    b040:	0a000000 	beq	b048 <__Stack_Size+0xac48>
    b044:	75025001 	strvc	r5, [r2, #-1]
    b048:	200b0000 	andcs	r0, fp, r0
    b04c:	4d080025 	stcmi	0, cr0, [r8, #-148]	; 0xffffff6c
    b050:	0a000001 	beq	b05c <__Stack_Size+0xac5c>
    b054:	74025201 	strvc	r5, [r2], #-513	; 0x201
    b058:	50010a00 	andpl	r0, r1, r0, lsl #20
    b05c:	00007602 	andeq	r7, r0, r2, lsl #12
    b060:	1a850c00 	bne	fe14e068 <SCS_BASE+0x1e140068>
    b064:	2d040000 	stccs	0, cr0, [r4, #-0]
    b068:	0000004c 	andeq	r0, r0, ip, asr #32
    b06c:	003c6a0d 	eorseq	r6, ip, sp, lsl #20
    b070:	028b0300 	addeq	r0, fp, #0, 6
    b074:	0000004c 	andeq	r0, r0, ip, asr #32
    b078:	00000137 	andeq	r0, r0, r7, lsr r1
    b07c:	00005e0e 	andeq	r5, r0, lr, lsl #28
    b080:	220d0000 	andcs	r0, sp, #0
    b084:	03000036 	movweq	r0, #54	; 0x36
    b088:	004c0286 	subeq	r0, ip, r6, lsl #5
    b08c:	014d0000 	mrseq	r0, (UNDEF: 77)
    b090:	5e0e0000 	cdppl	0, 0, cr0, cr14, cr0, {0}
    b094:	00000000 	andeq	r0, r0, r0
    b098:	0038ee0f 	eorseq	lr, r8, pc, lsl #28
    b09c:	0e1a0500 	cfmul32eq	mvfx0, mvfx10, mvfx0
    b0a0:	00000076 	andeq	r0, r0, r6, ror r0
    b0a4:	00004c0e 	andeq	r4, r0, lr, lsl #24
    b0a8:	004c0e00 	subeq	r0, ip, r0, lsl #28
    b0ac:	00000000 	andeq	r0, r0, r0
    b0b0:	0000019d 	muleq	r0, sp, r1
    b0b4:	26ed0004 	strbtcs	r0, [sp], r4
    b0b8:	01040000 	mrseq	r0, (UNDEF: 4)
    b0bc:	00000029 	andeq	r0, r0, r9, lsr #32
    b0c0:	003d6901 	eorseq	r6, sp, r1, lsl #18
    b0c4:	0003c200 	andeq	ip, r3, r0, lsl #4
    b0c8:	000fc000 	andeq	ip, pc, r0
    b0cc:	00000000 	andeq	r0, r0, r0
    b0d0:	0035b000 	eorseq	fp, r5, r0
    b0d4:	05040200 	streq	r0, [r4, #-512]	; 0x200
    b0d8:	00000857 	andeq	r0, r0, r7, asr r8
    b0dc:	29050202 	stmdbcs	r5, {r1, r9}
    b0e0:	02000008 	andeq	r0, r0, #8
    b0e4:	0a100601 	beq	40c8f0 <__Stack_Size+0x40c4f0>
    b0e8:	75030000 	strvc	r0, [r3, #-0]
    b0ec:	02003233 	andeq	r3, r0, #805306371	; 0x30000003
    b0f0:	00004527 	andeq	r4, r0, r7, lsr #10
    b0f4:	07040200 	streq	r0, [r4, -r0, lsl #4]
    b0f8:	00000964 	andeq	r0, r0, r4, ror #18
    b0fc:	36317503 	ldrtcc	r7, [r1], -r3, lsl #10
    b100:	57280200 	strpl	r0, [r8, -r0, lsl #4]!
    b104:	02000000 	andeq	r0, r0, #0
    b108:	0c090702 	stceq	7, cr0, [r9], {2}
    b10c:	75030000 	strvc	r0, [r3, #-0]
    b110:	29020038 	stmdbcs	r2, {r3, r4, r5}
    b114:	00000068 	andeq	r0, r0, r8, rrx
    b118:	0e080102 	adfeqe	f0, f0, f2
    b11c:	0200000a 	andeq	r0, r0, #10
    b120:	095b0704 	ldmdbeq	fp, {r2, r8, r9, sl}^
    b124:	05040000 	streq	r0, [r4, #-0]
    b128:	00007604 	andeq	r7, r0, r4, lsl #12
    b12c:	14a20600 	strtne	r0, [r2], #1536	; 0x600
    b130:	2a010000 	bcs	4b138 <__Stack_Size+0x4ad38>
    b134:	08002524 	stmdaeq	r0, {r2, r5, r8, sl, sp}
    b138:	0000016c 	andeq	r0, r0, ip, ror #2
    b13c:	00f69c01 	rscseq	r9, r6, r1, lsl #24
    b140:	83070000 	movwhi	r0, #28672	; 0x7000
    b144:	0100003d 	tsteq	r0, sp, lsr r0
    b148:	0000f62c 	andeq	pc, r0, ip, lsr #12
    b14c:	6e910200 	cdpvs	2, 9, cr0, cr1, cr0, {0}
    b150:	00256608 	eoreq	r6, r5, r8, lsl #12
    b154:	00001a08 	andeq	r1, r0, r8, lsl #20
    b158:	0000bd00 	andeq	fp, r0, r0, lsl #26
    b15c:	38680900 	stmdacc	r8!, {r8, fp}^
    b160:	40010000 	andmi	r0, r1, r0
    b164:	0000003a 	andeq	r0, r0, sl, lsr r0
    b168:	00006042 	andeq	r6, r0, r2, asr #32
    b16c:	25ce0800 	strbcs	r0, [lr, #2048]	; 0x800
    b170:	003e0800 	eorseq	r0, lr, r0, lsl #16
    b174:	00da0000 	sbcseq	r0, sl, r0
    b178:	68090000 	stmdavs	r9, {}	; <UNPREDICTABLE>
    b17c:	01000038 	tsteq	r0, r8, lsr r0
    b180:	00003a6d 	andeq	r3, r0, sp, ror #20
    b184:	0060a000 	rsbeq	sl, r0, r0
    b188:	940a0000 	strls	r0, [sl], #-0
    b18c:	7f080025 	svcvc	0x00080025
    b190:	0a000001 	beq	b19c <__Stack_Size+0xad9c>
    b194:	080025b4 	stmdaeq	r0, {r2, r4, r5, r7, r8, sl, sp}
    b198:	0000018a 	andeq	r0, r0, sl, lsl #3
    b19c:	0025ce0a 	eoreq	ip, r5, sl, lsl #28
    b1a0:	00019508 	andeq	r9, r1, r8, lsl #10
    b1a4:	4c0b0000 	stcmi	0, cr0, [fp], {-0}
    b1a8:	06000000 	streq	r0, [r0], -r0
    b1ac:	00003d62 	andeq	r3, r0, r2, ror #26
    b1b0:	00009801 	andeq	r9, r0, r1, lsl #16
    b1b4:	00700000 	rsbseq	r0, r0, r0
    b1b8:	9c010000 	stcls	0, cr0, [r1], {-0}
    b1bc:	00000120 	andeq	r0, r0, r0, lsr #2
    b1c0:	003d8309 	eorseq	r8, sp, r9, lsl #6
    b1c4:	3a9a0100 	bcc	fe68b5cc <SCS_BASE+0x1e67d5cc>
    b1c8:	b3000000 	movwlt	r0, #0
    b1cc:	00000060 	andeq	r0, r0, r0, rrx
    b1d0:	0014290c 	andseq	r2, r4, ip, lsl #18
    b1d4:	025b0300 	subseq	r0, fp, #0, 6
    b1d8:	000000f6 	strdeq	r0, [r0], -r6
    b1dc:	00392e0d 	eorseq	r2, r9, sp, lsl #28
    b1e0:	f6180100 			; <UNDEFINED> instruction: 0xf6180100
    b1e4:	05000000 	streq	r0, [r0, #-0]
    b1e8:	00071c03 	andeq	r1, r7, r3, lsl #24
    b1ec:	398a0d20 	stmibcc	sl, {r5, r8, sl, fp}
    b1f0:	19010000 	stmdbne	r1, {}	; <UNPREDICTABLE>
    b1f4:	000000f6 	strdeq	r0, [r0], -r6
    b1f8:	071e0305 	ldreq	r0, [lr, -r5, lsl #6]
    b1fc:	960e2000 	strls	r2, [lr], -r0
    b200:	04000035 	streq	r0, [r0], #-53	; 0x35
    b204:	00005e1d 	andeq	r5, r0, sp, lsl lr
    b208:	00770f00 	rsbseq	r0, r7, r0, lsl #30
    b20c:	01690000 	cmneq	r9, r0
    b210:	6f100000 	svcvs	0x00100000
    b214:	06000000 	streq	r0, [r0], -r0
    b218:	144e0e00 	strbne	r0, [lr], #-3584	; 0xe00
    b21c:	1c010000 	stcne	0, cr0, [r1], {-0}
    b220:	00000159 	andeq	r0, r0, r9, asr r1
    b224:	0013fb0e 	andseq	pc, r3, lr, lsl #22
    b228:	591d0100 	ldmdbpl	sp, {r8}
    b22c:	11000001 	tstne	r0, r1
    b230:	00003663 	andeq	r3, r0, r3, ror #12
    b234:	005ede05 	subseq	sp, lr, r5, lsl #28
    b238:	71110000 	tstvc	r1, r0
    b23c:	05000038 	streq	r0, [r0, #-56]	; 0x38
    b240:	00005edb 	ldrdeq	r5, [r0], -fp
    b244:	36071100 	strcc	r1, [r7], -r0, lsl #2
    b248:	dd050000 	stcle	0, cr0, [r5, #-0]
    b24c:	0000005e 	andeq	r0, r0, lr, asr r0
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void CTR_HP(void)
{
       0:	25011101 	strcs	r1, [r1, #-257]	; 0x101
  u32 wEPVal = 0;

  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
       4:	030b130e 	movweq	r1, #45838	; 0xb30e
       8:	550e1b0e 	strpl	r1, [lr, #-2830]	; 0xb0e
       c:	10011117 	andne	r1, r1, r7, lsl r1
  {
    _SetISTR((u16)CLR_CTR); /* clear CTR flag */
      10:	02000017 	andeq	r0, r0, #23
      14:	0b0b0024 	bleq	2c00ac <__Stack_Size+0x2bfcac>
    /* extract highest priority endpoint number */
    EPindex = (u8)(wIstr & ISTR_EP_ID);
      18:	0e030b3e 	vmoveq.16	d3[0], r0
      1c:	16030000 	strne	r0, [r3], -r0
    /* process related endpoint register */
    wEPVal = _GetENDPOINT(EPindex);
      20:	3a080300 	bcc	200c28 <__Stack_Size+0x200828>
      24:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
      28:	04000013 	streq	r0, [r0], #-19
    if ((wEPVal & EP_CTR_RX) != 0)
      2c:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
    {
      /* clear int flag */
      _ClearEP_CTR_RX(EPindex);
      30:	0b3b0b3a 	bleq	ec2d20 <__Stack_Size+0xec2920>
      34:	00001349 	andeq	r1, r0, r9, asr #6
      38:	49003505 	stmdbmi	r0, {r0, r2, r8, sl, ip, sp}

      /* call OUT service function */
      (*pEpInt_OUT[EPindex-1])();
      3c:	06000013 			; <UNDEFINED> instruction: 0x06000013

    } /* if((wEPVal & EP_CTR_RX) */
    else if ((wEPVal & EP_CTR_TX) != 0)
      40:	0b0b0104 	bleq	2c0458 <__Stack_Size+0x2c0058>
    {
      /* clear int flag */
      _ClearEP_CTR_TX(EPindex);
      44:	0b3b0b3a 	bleq	ec2d34 <__Stack_Size+0xec2934>
      48:	00001301 	andeq	r1, r0, r1, lsl #6
      4c:	03002807 	movweq	r2, #2055	; 0x807

      /* call IN service function */
      (*pEpInt_IN[EPindex-1])();
      50:	000d1c0e 	andeq	r1, sp, lr, lsl #24
      54:	00280800 	eoreq	r0, r8, r0, lsl #16
      58:	0d1c0803 	ldceq	8, cr0, [ip, #-12]


    } /* if((wEPVal & EP_CTR_TX) != 0) */

  }/* while(...) */
}
      5c:	13090000 	movwne	r0, #36864	; 0x9000
      60:	3a0b0b01 	bcc	2c2c6c <__Stack_Size+0x2c286c>
      64:	01053b0b 	tsteq	r5, fp, lsl #22
      68:	0a000013 	beq	bc <_Minimum_Stack_Size-0x44>
      6c:	0803000d 	stmdaeq	r3, {r0, r2, r3}
      70:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
      74:	0b381349 	bleq	e04da0 <__Stack_Size+0xe049a0>
      78:	0d0b0000 	stceq	0, cr0, [fp, #-0]
      7c:	3a0e0300 	bcc	380c84 <__Stack_Size+0x380884>
      80:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
      84:	000b3813 	andeq	r3, fp, r3, lsl r8
      88:	00160c00 	andseq	r0, r6, r0, lsl #24
      8c:	0b3a0e03 	bleq	e838a0 <__Stack_Size+0xe834a0>
      90:	1349053b 	movtne	r0, #38203	; 0x953b
      94:	130d0000 	movwne	r0, #53248	; 0xd000
      98:	3a0b0b01 	bcc	2c2ca4 <__Stack_Size+0x2c28a4>
      9c:	010b3b0b 	tsteq	fp, fp, lsl #22
      a0:	0e000013 	mcreq	0, 0, r0, cr0, cr3, {0}
      a4:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
      break;
      
    case TIM8_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
      a8:	0b3b0b3a 	bleq	ec2d98 <__Stack_Size+0xec2998>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
      ac:	0b381349 	bleq	e04dd8 <__Stack_Size+0xe049d8>
      b0:	040f0000 	streq	r0, [pc], #-0	; b8 <_Minimum_Stack_Size-0x48>
      break; 
      
    default:
      break;
  }
}
      b4:	0b0e0301 	bleq	380cc0 <__Stack_Size+0x3808c0>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
      break;
      
    case TIM8_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
      b8:	3b0b3a0b 	blcc	2ce8ec <__Stack_Size+0x2ce4ec>
      bc:	0013010b 	andseq	r0, r3, fp, lsl #2
      c0:	00151000 	andseq	r1, r5, r0
      c4:	00001927 	andeq	r1, r0, r7, lsr #18
      c8:	0b000f11 	bleq	3d14 <__Stack_Size+0x3914>
      cc:	0013490b 	andseq	r4, r3, fp, lsl #18
      d0:	012e1200 	teqeq	lr, r0, lsl #4
      d4:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
      d8:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
      dc:	13491927 	movtne	r1, #39207	; 0x9927
      e0:	13010b20 	movwne	r0, #6944	; 0x1b20
      e4:	05130000 	ldreq	r0, [r3, #-0]
      e8:	3a0e0300 	bcc	380cf0 <__Stack_Size+0x3808f0>
      ec:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
      f0:	14000013 	strne	r0, [r0], #-19
      f4:	0b0b0024 	bleq	2c018c <__Stack_Size+0x2bfd8c>
      f8:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
      fc:	2e150000 	cdpcs	0, 1, cr0, cr5, cr0, {0}
     100:	03193f00 	tsteq	r9, #0, 30
     104:	3b0b3a0e 	blcc	2ce944 <__Stack_Size+0x2ce544>
     108:	20192705 	andscs	r2, r9, r5, lsl #14
     10c:	1600000b 	strne	r0, [r0], -fp
     110:	1331002e 	teqne	r1, #46	; 0x2e
     114:	06120111 			; <UNDEFINED> instruction: 0x06120111
     118:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     11c:	17000019 	smladne	r0, r9, r0, r0
     120:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
     124:	0b3a0e03 	bleq	e83938 <__Stack_Size+0xe83538>
     128:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
     12c:	01111349 	tsteq	r1, r9, asr #6
     130:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     134:	00194297 	mulseq	r9, r7, r2
     138:	002e1800 	eoreq	r1, lr, r0, lsl #16
     13c:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     140:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     144:	01111927 	tsteq	r1, r7, lsr #18
     148:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     14c:	00194297 	mulseq	r9, r7, r2
     150:	012e1900 	teqeq	lr, r0, lsl #18
     154:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     158:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     15c:	01111927 	tsteq	r1, r7, lsr #18
     160:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     164:	01194297 			; <UNDEFINED> instruction: 0x01194297
     168:	1a000013 	bne	1bc <_Minimum_Stack_Size+0xbc>
     16c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     170:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     174:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
     178:	891b0000 	ldmdbhi	fp, {}	; <UNPREDICTABLE>
     17c:	11010182 	smlabbne	r1, r2, r1, r0
     180:	01133101 	tsteq	r3, r1, lsl #2
     184:	1c000013 	stcne	0, cr0, [r0], {19}
     188:	0001828a 	andeq	r8, r1, sl, lsl #5
     18c:	42911802 	addsmi	r1, r1, #131072	; 0x20000
     190:	1d000018 	stcne	0, cr0, [r0, #-96]	; 0xffffffa0
     194:	01018289 	smlabbeq	r1, r9, r2, r8
     198:	13310111 	teqne	r1, #1073741828	; 0x40000004
     19c:	2e1e0000 	cdpcs	0, 1, cr0, cr14, cr0, {0}
     1a0:	11133101 	tstne	r3, r1, lsl #2
     1a4:	40061201 	andmi	r1, r6, r1, lsl #4
     1a8:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     1ac:	00001301 	andeq	r1, r0, r1, lsl #6
     1b0:	3100051f 	tstcc	r0, pc, lsl r5
     1b4:	00170213 	andseq	r0, r7, r3, lsl r2
     1b8:	00052000 	andeq	r2, r5, r0
     1bc:	18021331 	stmdane	r2, {r0, r4, r5, r8, r9, ip}
     1c0:	0b210000 	bleq	8401c8 <__Stack_Size+0x83fdc8>
     1c4:	00175501 	andseq	r5, r7, r1, lsl #10
     1c8:	00052200 	andeq	r2, r5, r0, lsl #4
     1cc:	0b3a0803 	bleq	e821e0 <__Stack_Size+0xe81de0>
     1d0:	1349053b 	movtne	r0, #38203	; 0x953b
     1d4:	00001702 	andeq	r1, r0, r2, lsl #14
     1d8:	03000523 	movweq	r0, #1315	; 0x523
     1dc:	3b0b3a0e 	blcc	2cea1c <__Stack_Size+0x2ce61c>
     1e0:	02134905 	andseq	r4, r3, #81920	; 0x14000
     1e4:	24000017 	strcs	r0, [r0], #-23
     1e8:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     1ec:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     1f0:	17021349 	strne	r1, [r2, -r9, asr #6]
     1f4:	89250000 	stmdbhi	r5!, {}	; <UNPREDICTABLE>
     1f8:	11000182 	smlabbne	r0, r2, r1, r0
     1fc:	19429501 	stmdbne	r2, {r0, r8, sl, ip, pc}^
     200:	00001331 	andeq	r1, r0, r1, lsr r3
     204:	03003426 	movweq	r3, #1062	; 0x426
     208:	3b0b3a08 	blcc	2cea30 <__Stack_Size+0x2ce630>
     20c:	02134905 	andseq	r4, r3, #81920	; 0x14000
     210:	27000017 	smladcs	r0, r7, r0, r0
     214:	00018289 	andeq	r8, r1, r9, lsl #5
     218:	13310111 	teqne	r1, #1073741828	; 0x40000004
     21c:	89280000 	stmdbhi	r8!, {}	; <UNPREDICTABLE>
     220:	11010182 	smlabbne	r1, r2, r1, r0
     224:	19429501 	stmdbne	r2, {r0, r8, sl, ip, pc}^
     228:	00001331 	andeq	r1, r0, r1, lsr r3
     22c:	3f012e29 	svccc	0x00012e29
     230:	3a0e0319 	bcc	380e9c <__Stack_Size+0x380a9c>
     234:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     238:	11134919 	tstne	r3, r9, lsl r9
     23c:	40061201 	andmi	r1, r6, r1, lsl #4
     240:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     244:	00001301 	andeq	r1, r0, r1, lsl #6
     248:	0300052a 	movweq	r0, #1322	; 0x52a
     24c:	3b0b3a0e 	blcc	2cea8c <__Stack_Size+0x2ce68c>
     250:	02134905 	andseq	r4, r3, #81920	; 0x14000
     254:	2b000018 	blcs	2bc <_Minimum_Stack_Size+0x1bc>
     258:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     25c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     260:	0b1c1349 	bleq	704f8c <__Stack_Size+0x704b8c>
     264:	0b2c0000 	bleq	b0026c <__Stack_Size+0xaffe6c>
     268:	12011101 	andne	r1, r1, #1073741824	; 0x40000000
     26c:	00130106 	andseq	r0, r3, r6, lsl #2
     270:	001d2d00 	andseq	r2, sp, r0, lsl #26
     274:	01111331 	tsteq	r1, r1, lsr r3
     278:	0b580612 	bleq	1601ac8 <__Stack_Size+0x16016c8>
     27c:	00000559 	andeq	r0, r0, r9, asr r5
     280:	0182892e 	orreq	r8, r2, lr, lsr #18
     284:	93011100 	movwls	r1, #4352	; 0x1100
     288:	00001842 	andeq	r1, r0, r2, asr #16
     28c:	31011d2f 	tstcc	r1, pc, lsr #26
     290:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     294:	590b5806 	stmdbpl	fp, {r1, r2, fp, ip, lr}
     298:	00130105 	andseq	r0, r3, r5, lsl #2
     29c:	01013000 	mrseq	r3, (UNDEF: 1)
     2a0:	13011349 	movwne	r1, #4937	; 0x1349
     2a4:	21310000 	teqcs	r1, r0
     2a8:	2f134900 	svccs	0x00134900
     2ac:	3200000b 	andcc	r0, r0, #11
     2b0:	01018289 	smlabbeq	r1, r9, r2, r8
     2b4:	42950111 	addsmi	r0, r5, #1073741828	; 0x40000004
     2b8:	01133119 	tsteq	r3, r9, lsl r1
     2bc:	33000013 	movwcc	r0, #19
     2c0:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     2c4:	0b3a0e03 	bleq	e83ad8 <__Stack_Size+0xe836d8>
     2c8:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     2cc:	01111349 	tsteq	r1, r9, asr #6
     2d0:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     2d4:	01194297 			; <UNDEFINED> instruction: 0x01194297
     2d8:	34000013 	strcc	r0, [r0], #-19
     2dc:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     2e0:	0b3b0b3a 	bleq	ec2fd0 <__Stack_Size+0xec2bd0>
     2e4:	17021349 	strne	r1, [r2, -r9, asr #6]
     2e8:	34350000 	ldrtcc	r0, [r5], #-0
     2ec:	3a0e0300 	bcc	380ef4 <__Stack_Size+0x380af4>
     2f0:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     2f4:	02193f13 	andseq	r3, r9, #19, 30	; 0x4c
     2f8:	36000018 			; <UNDEFINED> instruction: 0x36000018
     2fc:	13490021 	movtne	r0, #36897	; 0x9021
     300:	0000052f 	andeq	r0, r0, pc, lsr #10
     304:	03003437 	movweq	r3, #1079	; 0x437
     308:	3b0b3a0e 	blcc	2ceb48 <__Stack_Size+0x2ce748>
     30c:	3f13490b 	svccc	0x0013490b
     310:	00193c19 	andseq	r3, r9, r9, lsl ip
     314:	00343800 	eorseq	r3, r4, r0, lsl #16
     318:	0b3a0e03 	bleq	e83b2c <__Stack_Size+0xe8372c>
     31c:	1349053b 	movtne	r0, #38203	; 0x953b
     320:	1802193f 	stmdane	r2, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
     324:	34390000 	ldrtcc	r0, [r9], #-0
     328:	3a0e0300 	bcc	380f30 <__Stack_Size+0x380b30>
     32c:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     330:	3c193f13 	ldccc	15, cr3, [r9], {19}
     334:	3a000019 	bcc	3a0 <_Minimum_Stack_Size+0x2a0>
     338:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     33c:	0b3a0e03 	bleq	e83b50 <__Stack_Size+0xe83750>
     340:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
     344:	1301193c 	movwne	r1, #6460	; 0x193c
     348:	053b0000 	ldreq	r0, [fp, #-0]!
     34c:	00134900 	andseq	r4, r3, r0, lsl #18
     350:	012e3c00 	teqeq	lr, r0, lsl #24
     354:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     358:	0b3b0b3a 	bleq	ec3048 <__Stack_Size+0xec2c48>
     35c:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
     360:	00001301 	andeq	r1, r0, r1, lsl #6
     364:	3f012e3d 	svccc	0x00012e3d
     368:	3a0e0319 	bcc	380fd4 <__Stack_Size+0x380bd4>
     36c:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     370:	3c134919 	ldccc	9, cr4, [r3], {25}
     374:	00130119 	andseq	r0, r3, r9, lsl r1
     378:	002e3e00 	eoreq	r3, lr, r0, lsl #28
     37c:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     380:	0b3b0b3a 	bleq	ec3070 <__Stack_Size+0xec2c70>
     384:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
     388:	2e3f0000 	cdpcs	0, 3, cr0, cr15, cr0, {0}
     38c:	03193f00 	tsteq	r9, #0, 30
     390:	3b0b3a0e 	blcc	2cebd0 <__Stack_Size+0x2ce7d0>
     394:	3c192705 	ldccc	7, cr2, [r9], {5}
     398:	40000019 	andmi	r0, r0, r9, lsl r0
     39c:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
     3a0:	0b3a0e03 	bleq	e83bb4 <__Stack_Size+0xe837b4>
     3a4:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     3a8:	193c1349 	ldmdbne	ip!, {r0, r3, r6, r8, r9, ip}
     3ac:	2e410000 	cdpcs	0, 4, cr0, cr1, cr0, {0}
     3b0:	03193f01 	tsteq	r9, #1, 30
     3b4:	3b0b3a0e 	blcc	2cebf4 <__Stack_Size+0x2ce7f4>
     3b8:	49192705 	ldmdbmi	r9, {r0, r2, r8, r9, sl, sp}
     3bc:	01193c13 	tsteq	r9, r3, lsl ip
     3c0:	42000013 	andmi	r0, r0, #19
     3c4:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
     3c8:	0b3a0e03 	bleq	e83bdc <__Stack_Size+0xe837dc>
     3cc:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
     3d0:	193c1349 	ldmdbne	ip!, {r0, r3, r6, r8, r9, ip}
     3d4:	01000000 	mrseq	r0, (UNDEF: 0)
     3d8:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
     3dc:	0e030b13 	vmoveq.32	d3[0], r0
     3e0:	17550e1b 	smmlane	r5, fp, lr, r0
     3e4:	17100111 			; <UNDEFINED> instruction: 0x17100111
     3e8:	24020000 	strcs	r0, [r2], #-0
     3ec:	3e0b0b00 	vmlacc.f64	d0, d11, d0
     3f0:	000e030b 	andeq	r0, lr, fp, lsl #6
     3f4:	00160300 	andseq	r0, r6, r0, lsl #6
     3f8:	0b3a0803 	bleq	e8240c <__Stack_Size+0xe8200c>
     3fc:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     400:	16040000 	strne	r0, [r4], -r0
     404:	3a0e0300 	bcc	38100c <__Stack_Size+0x380c0c>
     408:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     40c:	05000013 	streq	r0, [r0, #-19]
     410:	13490035 	movtne	r0, #36917	; 0x9035
     414:	04060000 	streq	r0, [r6], #-0
     418:	3a0b0b01 	bcc	2c3024 <__Stack_Size+0x2c2c24>
     41c:	010b3b0b 	tsteq	fp, fp, lsl #22
     420:	07000013 	smladeq	r0, r3, r0, r0
     424:	0e030028 	cdpeq	0, 0, cr0, cr3, cr8, {1}
     428:	00000d1c 	andeq	r0, r0, ip, lsl sp
     42c:	03002808 	movweq	r2, #2056	; 0x808
     430:	000d1c08 	andeq	r1, sp, r8, lsl #24
     434:	01130900 	tsteq	r3, r0, lsl #18
     438:	0b3a0b0b 	bleq	e8306c <__Stack_Size+0xe82c6c>
     43c:	1301053b 	movwne	r0, #5435	; 0x153b
     440:	0d0a0000 	stceq	0, cr0, [sl, #-0]
     444:	3a080300 	bcc	20104c <__Stack_Size+0x200c4c>
     448:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     44c:	000b3813 	andeq	r3, fp, r3, lsl r8
     450:	000d0b00 	andeq	r0, sp, r0, lsl #22
     454:	0b3a0e03 	bleq	e83c68 <__Stack_Size+0xe83868>
     458:	1349053b 	movtne	r0, #38203	; 0x953b
     45c:	00000b38 	andeq	r0, r0, r8, lsr fp
     460:	0300160c 	movweq	r1, #1548	; 0x60c
     464:	3b0b3a0e 	blcc	2ceca4 <__Stack_Size+0x2ce8a4>
     468:	00134905 	andseq	r4, r3, r5, lsl #18
     46c:	002e0d00 	eoreq	r0, lr, r0, lsl #26
     470:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     474:	0b3b0b3a 	bleq	ec3164 <__Stack_Size+0xec2d64>
     478:	01111927 	tsteq	r1, r7, lsr #18
     47c:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     480:	00194297 	mulseq	r9, r7, r2
     484:	002e0e00 	eoreq	r0, lr, r0, lsl #28
     488:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     48c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     490:	01111927 	tsteq	r1, r7, lsr #18
     494:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     498:	00194297 	mulseq	r9, r7, r2
     49c:	012e0f00 	teqeq	lr, r0, lsl #30
     4a0:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     4a4:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     4a8:	01111927 	tsteq	r1, r7, lsr #18
     4ac:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     4b0:	01194297 			; <UNDEFINED> instruction: 0x01194297
     4b4:	10000013 	andne	r0, r0, r3, lsl r0
     4b8:	00018289 	andeq	r8, r1, r9, lsl #5
     4bc:	42950111 	addsmi	r0, r5, #1073741828	; 0x40000004
     4c0:	00133119 	andseq	r3, r3, r9, lsl r1
     4c4:	82891100 	addhi	r1, r9, #0, 2
     4c8:	01110101 	tsteq	r1, r1, lsl #2
     4cc:	13011331 	movwne	r1, #4913	; 0x1331
     4d0:	8a120000 	bhi	4804d8 <__Stack_Size+0x4800d8>
     4d4:	02000182 	andeq	r0, r0, #-2147483616	; 0x80000020
     4d8:	18429118 	stmdane	r2, {r3, r4, r8, ip, pc}^
     4dc:	89130000 	ldmdbhi	r3, {}	; <UNPREDICTABLE>
     4e0:	11010182 	smlabbne	r1, r2, r1, r0
     4e4:	00133101 	andseq	r3, r3, r1, lsl #2
     4e8:	00341400 	eorseq	r1, r4, r0, lsl #8
     4ec:	0b3a0803 	bleq	e82500 <__Stack_Size+0xe82100>
     4f0:	1349053b 	movtne	r0, #38203	; 0x953b
     4f4:	00001802 	andeq	r1, r0, r2, lsl #16
     4f8:	03003415 	movweq	r3, #1045	; 0x415
     4fc:	3b0b3a0e 	blcc	2ced3c <__Stack_Size+0x2ce93c>
     500:	3f13490b 	svccc	0x0013490b
     504:	00193c19 	andseq	r3, r9, r9, lsl ip
     508:	01011600 	tsteq	r1, r0, lsl #12
     50c:	13011349 	movwne	r1, #4937	; 0x1349
     510:	21170000 	tstcs	r7, r0
     514:	2f134900 	svccs	0x00134900
     518:	18000005 	stmdane	r0, {r0, r2}
     51c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     520:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     524:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
     528:	0000193c 	andeq	r1, r0, ip, lsr r9
     52c:	49002119 	stmdbmi	r0, {r0, r3, r4, r8, sp}
     530:	000b2f13 	andeq	r2, fp, r3, lsl pc
     534:	002e1a00 	eoreq	r1, lr, r0, lsl #20
     538:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     53c:	0b3b0b3a 	bleq	ec322c <__Stack_Size+0xec2e2c>
     540:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
     544:	2e1b0000 	cdpcs	0, 1, cr0, cr11, cr0, {0}
     548:	03193f01 	tsteq	r9, #1, 30
     54c:	3b0b3a0e 	blcc	2ced8c <__Stack_Size+0x2ce98c>
     550:	3c192705 	ldccc	7, cr2, [r9], {5}
     554:	00130119 	andseq	r0, r3, r9, lsl r1
     558:	00051c00 	andeq	r1, r5, r0, lsl #24
     55c:	00001349 	andeq	r1, r0, r9, asr #6
     560:	0b000f1d 	bleq	41dc <__Stack_Size+0x3ddc>
     564:	0013490b 	andseq	r4, r3, fp, lsl #18
     568:	002e1e00 	eoreq	r1, lr, r0, lsl #28
     56c:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     570:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     574:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
     578:	2e1f0000 	cdpcs	0, 1, cr0, cr15, cr0, {0}
     57c:	03193f01 	tsteq	r9, #1, 30
     580:	3b0b3a0e 	blcc	2cedc0 <__Stack_Size+0x2ce9c0>
     584:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
     588:	01193c13 	tsteq	r9, r3, lsl ip
     58c:	20000013 	andcs	r0, r0, r3, lsl r0
     590:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     594:	0b3a0e03 	bleq	e83da8 <__Stack_Size+0xe839a8>
     598:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     59c:	193c1349 	ldmdbne	ip!, {r0, r3, r6, r8, r9, ip}
     5a0:	01000000 	mrseq	r0, (UNDEF: 0)
     5a4:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
     5a8:	0e030b13 	vmoveq.32	d3[0], r0
     5ac:	17100e1b 			; <UNDEFINED> instruction: 0x17100e1b
     5b0:	24020000 	strcs	r0, [r2], #-0
     5b4:	3e0b0b00 	vmlacc.f64	d0, d11, d0
     5b8:	000e030b 	andeq	r0, lr, fp, lsl #6
     5bc:	00160300 	andseq	r0, r6, r0, lsl #6
     5c0:	0b3a0803 	bleq	e825d4 <__Stack_Size+0xe821d4>
     5c4:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     5c8:	01040000 	mrseq	r0, (UNDEF: 4)
     5cc:	01134901 	tsteq	r3, r1, lsl #18
     5d0:	05000013 	streq	r0, [r0, #-19]
     5d4:	13490021 	movtne	r0, #36897	; 0x9021
     5d8:	00000b2f 	andeq	r0, r0, pc, lsr #22
     5dc:	03003406 	movweq	r3, #1030	; 0x406
     5e0:	3b0b3a0e 	blcc	2cee20 <__Stack_Size+0x2cea20>
     5e4:	3f13490b 	svccc	0x0013490b
     5e8:	00180219 	andseq	r0, r8, r9, lsl r2
     5ec:	00260700 	eoreq	r0, r6, r0, lsl #14
     5f0:	00001349 	andeq	r1, r0, r9, asr #6
     5f4:	01110100 	tsteq	r1, r0, lsl #2
     5f8:	0b130e25 	bleq	4c3e94 <__Stack_Size+0x4c3a94>
     5fc:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
     600:	01111755 	tsteq	r1, r5, asr r7
     604:	00001710 	andeq	r1, r0, r0, lsl r7
     608:	0b002402 	bleq	9618 <__Stack_Size+0x9218>
     60c:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     610:	0300000e 	movweq	r0, #14
     614:	08030016 	stmdaeq	r3, {r1, r2, r4}
     618:	0b3b0b3a 	bleq	ec3308 <__Stack_Size+0xec2f08>
     61c:	00001349 	andeq	r1, r0, r9, asr #6
     620:	03001604 	movweq	r1, #1540	; 0x604
     624:	3b0b3a0e 	blcc	2cee64 <__Stack_Size+0x2cea64>
     628:	0013490b 	andseq	r4, r3, fp, lsl #18
     62c:	00350500 	eorseq	r0, r5, r0, lsl #10
     630:	00001349 	andeq	r1, r0, r9, asr #6
     634:	0b010406 	bleq	41654 <__Stack_Size+0x41254>
     638:	3b0b3a0b 	blcc	2cee6c <__Stack_Size+0x2cea6c>
     63c:	0013010b 	andseq	r0, r3, fp, lsl #2
     640:	00280700 	eoreq	r0, r8, r0, lsl #14
     644:	0d1c0e03 	ldceq	14, cr0, [ip, #-12]
     648:	0f080000 	svceq	0x00080000
     64c:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
     650:	09000013 	stmdbeq	r0, {r0, r1, r4}
     654:	0e030104 	adfeqs	f0, f3, f4
     658:	0b3a0b0b 	bleq	e8328c <__Stack_Size+0xe82e8c>
     65c:	13010b3b 	movwne	r0, #6971	; 0x1b3b
     660:	2e0a0000 	cdpcs	0, 0, cr0, cr10, cr0, {0}
     664:	03193f00 	tsteq	r9, #0, 30
     668:	3b0b3a0e 	blcc	2ceea8 <__Stack_Size+0x2ceaa8>
     66c:	1119270b 	tstne	r9, fp, lsl #14
     670:	40061201 	andmi	r1, r6, r1, lsl #4
     674:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     678:	2e0b0000 	cdpcs	0, 0, cr0, cr11, cr0, {0}
     67c:	03193f01 	tsteq	r9, #1, 30
     680:	3b0b3a0e 	blcc	2ceec0 <__Stack_Size+0x2ceac0>
     684:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
     688:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     68c:	97184006 	ldrls	r4, [r8, -r6]
     690:	13011942 	movwne	r1, #6466	; 0x1942
     694:	050c0000 	streq	r0, [ip, #-0]
     698:	3a0e0300 	bcc	3812a0 <__Stack_Size+0x380ea0>
     69c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     6a0:	00170213 	andseq	r0, r7, r3, lsl r2
     6a4:	00340d00 	eorseq	r0, r4, r0, lsl #26
     6a8:	0b3a0e03 	bleq	e83ebc <__Stack_Size+0xe83abc>
     6ac:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     6b0:	00001702 	andeq	r1, r0, r2, lsl #14
     6b4:	0300340e 	movweq	r3, #1038	; 0x40e
     6b8:	3b0b3a0e 	blcc	2ceef8 <__Stack_Size+0x2ceaf8>
     6bc:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     6c0:	0f000018 	svceq	0x00000018
     6c4:	1755010b 	ldrbne	r0, [r5, -fp, lsl #2]
     6c8:	89100000 	ldmdbhi	r0, {}	; <UNPREDICTABLE>
     6cc:	11010182 	smlabbne	r1, r2, r1, r0
     6d0:	01133101 	tsteq	r3, r1, lsl #2
     6d4:	11000013 	tstne	r0, r3, lsl r0
     6d8:	0001828a 	andeq	r8, r1, sl, lsl #5
     6dc:	42911802 	addsmi	r1, r1, #131072	; 0x20000
     6e0:	12000018 	andne	r0, r0, #24
     6e4:	00018289 	andeq	r8, r1, r9, lsl #5
     6e8:	13310111 	teqne	r1, #1073741828	; 0x40000004
     6ec:	2e130000 	cdpcs	0, 1, cr0, cr3, cr0, {0}
     6f0:	03193f01 	tsteq	r9, #1, 30
     6f4:	3b0b3a0e 	blcc	2cef34 <__Stack_Size+0x2ceb34>
     6f8:	1119270b 	tstne	r9, fp, lsl #14
     6fc:	40061201 	andmi	r1, r6, r1, lsl #4
     700:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     704:	00001301 	andeq	r1, r0, r1, lsl #6
     708:	11010b14 	tstne	r1, r4, lsl fp
     70c:	01061201 	tsteq	r6, r1, lsl #4
     710:	15000013 	strne	r0, [r0, #-19]
     714:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     718:	0b3a0e03 	bleq	e83f2c <__Stack_Size+0xe83b2c>
     71c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     720:	1301193c 	movwne	r1, #6460	; 0x193c
     724:	18160000 	ldmdane	r6, {}	; <UNPREDICTABLE>
     728:	17000000 	strne	r0, [r0, -r0]
     72c:	01018289 	smlabbeq	r1, r9, r2, r8
     730:	13310111 	teqne	r1, #1073741828	; 0x40000004
     734:	89180000 	ldmdbhi	r8, {}	; <UNPREDICTABLE>
     738:	11010182 	smlabbne	r1, r2, r1, r0
     73c:	19429501 	stmdbne	r2, {r0, r8, sl, ip, pc}^
     740:	00001331 	andeq	r1, r0, r1, lsr r3
     744:	0b002419 	bleq	97b0 <__Stack_Size+0x93b0>
     748:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     74c:	1a000008 	bne	774 <__Stack_Size+0x374>
     750:	13490101 	movtne	r0, #37121	; 0x9101
     754:	00001301 	andeq	r1, r0, r1, lsl #6
     758:	4900211b 	stmdbmi	r0, {r0, r1, r3, r4, r8, sp}
     75c:	000b2f13 	andeq	r2, fp, r3, lsl pc
     760:	00341c00 	eorseq	r1, r4, r0, lsl #24
     764:	0b3a0e03 	bleq	e83f78 <__Stack_Size+0xe83b78>
     768:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     76c:	1802193f 	stmdane	r2, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
     770:	211d0000 	tstcs	sp, r0
     774:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
     778:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     77c:	0b3b0b3a 	bleq	ec346c <__Stack_Size+0xec306c>
     780:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
     784:	0000193c 	andeq	r1, r0, ip, lsr r9
     788:	3f012e1f 	svccc	0x00012e1f
     78c:	3a0e0319 	bcc	3813f8 <__Stack_Size+0x380ff8>
     790:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     794:	3c134919 	ldccc	9, cr4, [r3], {25}
     798:	00130119 	andseq	r0, r3, r9, lsl r1
     79c:	00052000 	andeq	r2, r5, r0
     7a0:	00001349 	andeq	r1, r0, r9, asr #6
     7a4:	3f012e21 	svccc	0x00012e21
     7a8:	3a0e0319 	bcc	381414 <__Stack_Size+0x381014>
     7ac:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     7b0:	01193c19 	tsteq	r9, r9, lsl ip
     7b4:	22000013 	andcs	r0, r0, #19
     7b8:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     7bc:	0b3a0e03 	bleq	e83fd0 <__Stack_Size+0xe83bd0>
     7c0:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
     7c4:	0000193c 	andeq	r1, r0, ip, lsr r9
     7c8:	01110100 	tsteq	r1, r0, lsl #2
     7cc:	0b130e25 	bleq	4c4068 <__Stack_Size+0x4c3c68>
     7d0:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
     7d4:	01111755 	tsteq	r1, r5, asr r7
     7d8:	00001710 	andeq	r1, r0, r0, lsl r7
     7dc:	0b002402 	bleq	97ec <__Stack_Size+0x93ec>
     7e0:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     7e4:	0300000e 	movweq	r0, #14
     7e8:	08030016 	stmdaeq	r3, {r1, r2, r4}
     7ec:	0b3b0b3a 	bleq	ec34dc <__Stack_Size+0xec30dc>
     7f0:	00001349 	andeq	r1, r0, r9, asr #6
     7f4:	0b000f04 	bleq	440c <__Stack_Size+0x400c>
     7f8:	0013490b 	andseq	r4, r3, fp, lsl #18
     7fc:	01040500 	tsteq	r4, r0, lsl #10
     800:	0b0b0e03 	bleq	2c4014 <__Stack_Size+0x2c3c14>
     804:	0b3b0b3a 	bleq	ec34f4 <__Stack_Size+0xec30f4>
     808:	00001301 	andeq	r1, r0, r1, lsl #6
     80c:	03002806 	movweq	r2, #2054	; 0x806
     810:	000d1c0e 	andeq	r1, sp, lr, lsl #24
     814:	00160700 	andseq	r0, r6, r0, lsl #14
     818:	0b3a0e03 	bleq	e8402c <__Stack_Size+0xe83c2c>
     81c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     820:	15080000 	strne	r0, [r8, #-0]
     824:	49192701 	ldmdbmi	r9, {r0, r8, r9, sl, sp}
     828:	00130113 	andseq	r0, r3, r3, lsl r1
     82c:	00050900 	andeq	r0, r5, r0, lsl #18
     830:	00001349 	andeq	r1, r0, r9, asr #6
     834:	0301130a 	movweq	r1, #4874	; 0x130a
     838:	3a0b0b0e 	bcc	2c3478 <__Stack_Size+0x2c3078>
     83c:	010b3b0b 	tsteq	fp, fp, lsl #22
     840:	0b000013 	bleq	894 <__Stack_Size+0x494>
     844:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
     848:	0b3b0b3a 	bleq	ec3538 <__Stack_Size+0xec3138>
     84c:	0b381349 	bleq	e05578 <__Stack_Size+0xe05178>
     850:	150c0000 	strne	r0, [ip, #-0]
     854:	00192700 	andseq	r2, r9, r0, lsl #14
     858:	000f0d00 	andeq	r0, pc, r0, lsl #26
     85c:	00000b0b 	andeq	r0, r0, fp, lsl #22
     860:	3f012e0e 	svccc	0x00012e0e
     864:	3a0e0319 	bcc	3814d0 <__Stack_Size+0x3810d0>
     868:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     86c:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
     870:	96184006 	ldrls	r4, [r8], -r6
     874:	13011942 	movwne	r1, #6466	; 0x1942
     878:	890f0000 	stmdbhi	pc, {}	; <UNPREDICTABLE>
     87c:	11000182 	smlabbne	r0, r2, r1, r0
     880:	00133101 	andseq	r3, r3, r1, lsl #2
     884:	00341000 	eorseq	r1, r4, r0
     888:	0b3a0e03 	bleq	e8409c <__Stack_Size+0xe83c9c>
     88c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     890:	1802193f 	stmdane	r2, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
     894:	35110000 	ldrcc	r0, [r1, #-0]
     898:	00134900 	andseq	r4, r3, r0, lsl #18
     89c:	00341200 	eorseq	r1, r4, r0, lsl #4
     8a0:	0b3a0e03 	bleq	e840b4 <__Stack_Size+0xe83cb4>
     8a4:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     8a8:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
     8ac:	01130000 	tsteq	r3, r0
     8b0:	01134901 	tsteq	r3, r1, lsl #18
     8b4:	14000013 	strne	r0, [r0], #-19
     8b8:	13490021 	movtne	r0, #36897	; 0x9021
     8bc:	00000b2f 	andeq	r0, r0, pc, lsr #22
     8c0:	3f002e15 	svccc	0x00002e15
     8c4:	3a0e0319 	bcc	381530 <__Stack_Size+0x381130>
     8c8:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     8cc:	00193c19 	andseq	r3, r9, r9, lsl ip
     8d0:	11010000 	mrsne	r0, (UNDEF: 1)
     8d4:	130e2501 	movwne	r2, #58625	; 0xe501
     8d8:	1b0e030b 	blne	38150c <__Stack_Size+0x38110c>
     8dc:	1117550e 	tstne	r7, lr, lsl #10
     8e0:	00171001 	andseq	r1, r7, r1
     8e4:	00240200 	eoreq	r0, r4, r0, lsl #4
     8e8:	0b3e0b0b 	bleq	f8351c <__Stack_Size+0xf8311c>
     8ec:	00000e03 	andeq	r0, r0, r3, lsl #28
     8f0:	03001603 	movweq	r1, #1539	; 0x603
     8f4:	3b0b3a08 	blcc	2cf11c <__Stack_Size+0x2ced1c>
     8f8:	0013490b 	andseq	r4, r3, fp, lsl #18
     8fc:	01040400 	tsteq	r4, r0, lsl #8
     900:	0b0b0e03 	bleq	2c4114 <__Stack_Size+0x2c3d14>
     904:	0b3b0b3a 	bleq	ec35f4 <__Stack_Size+0xec31f4>
     908:	00001301 	andeq	r1, r0, r1, lsl #6
     90c:	03002805 	movweq	r2, #2053	; 0x805
     910:	000d1c0e 	andeq	r1, sp, lr, lsl #24
     914:	01130600 	tsteq	r3, r0, lsl #12
     918:	0b0b0e03 	bleq	2c412c <__Stack_Size+0x2c3d2c>
     91c:	0b3b0b3a 	bleq	ec360c <__Stack_Size+0xec320c>
     920:	00001301 	andeq	r1, r0, r1, lsl #6
     924:	03000d07 	movweq	r0, #3335	; 0xd07
     928:	3b0b3a0e 	blcc	2cf168 <__Stack_Size+0x2ced68>
     92c:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
     930:	0800000b 	stmdaeq	r0, {r0, r1, r3}
     934:	0b0b000f 	bleq	2c0978 <__Stack_Size+0x2c0578>
     938:	00001349 	andeq	r1, r0, r9, asr #6
     93c:	03001609 	movweq	r1, #1545	; 0x609
     940:	3b0b3a0e 	blcc	2cf180 <__Stack_Size+0x2ced80>
     944:	0013490b 	andseq	r4, r3, fp, lsl #18
     948:	01150a00 	tsteq	r5, r0, lsl #20
     94c:	13491927 	movtne	r1, #39207	; 0x9927
     950:	00001301 	andeq	r1, r0, r1, lsl #6
     954:	4900050b 	stmdbmi	r0, {r0, r1, r3, r8, sl}
     958:	0c000013 	stceq	0, cr0, [r0], {19}
     95c:	08030113 	stmdaeq	r3, {r0, r1, r4, r8}
     960:	0b3a0b0b 	bleq	e83594 <__Stack_Size+0xe83194>
     964:	13010b3b 	movwne	r0, #6971	; 0x1b3b
     968:	0d0d0000 	stceq	0, cr0, [sp, #-0]
     96c:	3a080300 	bcc	201574 <__Stack_Size+0x201174>
     970:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     974:	000b3813 	andeq	r3, fp, r3, lsl r8
     978:	01170e00 	tsteq	r7, r0, lsl #28
     97c:	0b3a0b0b 	bleq	e835b0 <__Stack_Size+0xe831b0>
     980:	13010b3b 	movwne	r0, #6971	; 0x1b3b
     984:	0d0f0000 	stceq	0, cr0, [pc, #-0]	; 98c <__Stack_Size+0x58c>
     988:	3a080300 	bcc	201590 <__Stack_Size+0x201190>
     98c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     990:	10000013 	andne	r0, r0, r3, lsl r0
     994:	19270015 	stmdbne	r7!, {r0, r2, r4}
     998:	0f110000 	svceq	0x00110000
     99c:	000b0b00 	andeq	r0, fp, r0, lsl #22
     9a0:	01131200 	tsteq	r3, r0, lsl #4
     9a4:	0b3a0b0b 	bleq	e835d8 <__Stack_Size+0xe831d8>
     9a8:	13010b3b 	movwne	r0, #6971	; 0x1b3b
     9ac:	2e130000 	cdpcs	0, 1, cr0, cr3, cr0, {0}
     9b0:	03193f01 	tsteq	r9, #1, 30
     9b4:	3b0b3a0e 	blcc	2cf1f4 <__Stack_Size+0x2cedf4>
     9b8:	1119270b 	tstne	r9, fp, lsl #14
     9bc:	40061201 	andmi	r1, r6, r1, lsl #4
     9c0:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     9c4:	00001301 	andeq	r1, r0, r1, lsl #6
     9c8:	03003414 	movweq	r3, #1044	; 0x414
     9cc:	3b0b3a0e 	blcc	2cf20c <__Stack_Size+0x2cee0c>
     9d0:	0013490b 	andseq	r4, r3, fp, lsl #18
     9d4:	002e1500 	eoreq	r1, lr, r0, lsl #10
     9d8:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     9dc:	0b3b0b3a 	bleq	ec36cc <__Stack_Size+0xec32cc>
     9e0:	01111927 	tsteq	r1, r7, lsr #18
     9e4:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     9e8:	00194297 	mulseq	r9, r7, r2
     9ec:	012e1600 	teqeq	lr, r0, lsl #12
     9f0:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     9f4:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     9f8:	13491927 	movtne	r1, #39207	; 0x9927
     9fc:	06120111 			; <UNDEFINED> instruction: 0x06120111
     a00:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     a04:	00130119 	andseq	r0, r3, r9, lsl r1
     a08:	00051700 	andeq	r1, r5, r0, lsl #14
     a0c:	0b3a0e03 	bleq	e84220 <__Stack_Size+0xe83e20>
     a10:	1349053b 	movtne	r0, #38203	; 0x953b
     a14:	00001702 	andeq	r1, r0, r2, lsl #14
     a18:	03003418 	movweq	r3, #1048	; 0x418
     a1c:	3b0b3a0e 	blcc	2cf25c <__Stack_Size+0x2cee5c>
     a20:	02134905 	andseq	r4, r3, #81920	; 0x14000
     a24:	19000017 	stmdbne	r0, {r0, r1, r2, r4}
     a28:	01018289 	smlabbeq	r1, r9, r2, r8
     a2c:	00000111 	andeq	r0, r0, r1, lsl r1
     a30:	01828a1a 	orreq	r8, r2, sl, lsl sl
     a34:	91180200 	tstls	r8, r0, lsl #4
     a38:	00001842 	andeq	r1, r0, r2, asr #16
     a3c:	0300051b 	movweq	r0, #1307	; 0x51b
     a40:	3b0b3a0e 	blcc	2cf280 <__Stack_Size+0x2cee80>
     a44:	02134905 	andseq	r4, r3, #81920	; 0x14000
     a48:	1c000018 	stcne	0, cr0, [r0], {24}
     a4c:	00018289 	andeq	r8, r1, r9, lsl #5
     a50:	13310111 	teqne	r1, #1073741828	; 0x40000004
     a54:	891d0000 	ldmdbhi	sp, {}	; <UNPREDICTABLE>
     a58:	11010182 	smlabbne	r1, r2, r1, r0
     a5c:	01133101 	tsteq	r3, r1, lsl #2
     a60:	1e000013 	mcrne	0, 0, r0, cr0, cr3, {0}
     a64:	01018289 	smlabbeq	r1, r9, r2, r8
     a68:	13310111 	teqne	r1, #1073741828	; 0x40000004
     a6c:	891f0000 	ldmdbhi	pc, {}	; <UNPREDICTABLE>
     a70:	11010182 	smlabbne	r1, r2, r1, r0
     a74:	19429501 	stmdbne	r2, {r0, r8, sl, ip, pc}^
     a78:	00001331 	andeq	r1, r0, r1, lsr r3
     a7c:	01828920 	orreq	r8, r2, r0, lsr #18
     a80:	95011100 	strls	r1, [r1, #-256]	; 0x100
     a84:	13311942 	teqne	r1, #1081344	; 0x108000
     a88:	34210000 	strtcc	r0, [r1], #-0
     a8c:	3a0e0300 	bcc	381694 <__Stack_Size+0x381294>
     a90:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     a94:	02193f13 	andseq	r3, r9, #19, 30	; 0x4c
     a98:	22000018 	andcs	r0, r0, #24
     a9c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     aa0:	0b3b0b3a 	bleq	ec3790 <__Stack_Size+0xec3390>
     aa4:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
     aa8:	0000193c 	andeq	r1, r0, ip, lsr r9
     aac:	49010123 	stmdbmi	r1, {r0, r1, r5, r8}
     ab0:	00130113 	andseq	r0, r3, r3, lsl r1
     ab4:	00212400 	eoreq	r2, r1, r0, lsl #8
     ab8:	0b2f1349 	bleq	bc57e4 <__Stack_Size+0xbc53e4>
     abc:	26250000 	strtcs	r0, [r5], -r0
     ac0:	00134900 	andseq	r4, r3, r0, lsl #18
     ac4:	00352600 	eorseq	r2, r5, r0, lsl #12
     ac8:	00001349 	andeq	r1, r0, r9, asr #6
     acc:	03003427 	movweq	r3, #1063	; 0x427
     ad0:	3b0b3a0e 	blcc	2cf310 <__Stack_Size+0x2cef10>
     ad4:	3f134905 	svccc	0x00134905
     ad8:	00180219 	andseq	r0, r8, r9, lsl r2
     adc:	00242800 	eoreq	r2, r4, r0, lsl #16
     ae0:	0b3e0b0b 	bleq	f83714 <__Stack_Size+0xf83314>
     ae4:	00000803 	andeq	r0, r0, r3, lsl #16
     ae8:	3f002e29 	svccc	0x00002e29
     aec:	3a0e0319 	bcc	381758 <__Stack_Size+0x381358>
     af0:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     af4:	00193c19 	andseq	r3, r9, r9, lsl ip
     af8:	002e2a00 	eoreq	r2, lr, r0, lsl #20
     afc:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     b00:	0b3b0b3a 	bleq	ec37f0 <__Stack_Size+0xec33f0>
     b04:	13491927 	movtne	r1, #39207	; 0x9927
     b08:	0000193c 	andeq	r1, r0, ip, lsr r9
     b0c:	3f012e2b 	svccc	0x00012e2b
     b10:	3a0e0319 	bcc	38177c <__Stack_Size+0x38137c>
     b14:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     b18:	01193c19 	tsteq	r9, r9, lsl ip
     b1c:	2c000013 	stccs	0, cr0, [r0], {19}
     b20:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     b24:	0b3a0e03 	bleq	e84338 <__Stack_Size+0xe83f38>
     b28:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     b2c:	1301193c 	movwne	r1, #6460	; 0x193c
     b30:	2e2d0000 	cdpcs	0, 2, cr0, cr13, cr0, {0}
     b34:	03193f01 	tsteq	r9, #1, 30
     b38:	3b0b3a0e 	blcc	2cf378 <__Stack_Size+0x2cef78>
     b3c:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
     b40:	00193c13 	andseq	r3, r9, r3, lsl ip
     b44:	11010000 	mrsne	r0, (UNDEF: 1)
     b48:	130e2501 	movwne	r2, #58625	; 0xe501
     b4c:	1b0e030b 	blne	381780 <__Stack_Size+0x381380>
     b50:	1117550e 	tstne	r7, lr, lsl #10
     b54:	00171001 	andseq	r1, r7, r1
     b58:	00240200 	eoreq	r0, r4, r0, lsl #4
     b5c:	0b3e0b0b 	bleq	f83790 <__Stack_Size+0xf83390>
     b60:	00000e03 	andeq	r0, r0, r3, lsl #28
     b64:	03001603 	movweq	r1, #1539	; 0x603
     b68:	3b0b3a08 	blcc	2cf390 <__Stack_Size+0x2cef90>
     b6c:	0013490b 	andseq	r4, r3, fp, lsl #18
     b70:	00160400 	andseq	r0, r6, r0, lsl #8
     b74:	0b3a0e03 	bleq	e84388 <__Stack_Size+0xe83f88>
     b78:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     b7c:	35050000 	strcc	r0, [r5, #-0]
     b80:	00134900 	andseq	r4, r3, r0, lsl #18
     b84:	01040600 	tsteq	r4, r0, lsl #12
     b88:	0b3a0b0b 	bleq	e837bc <__Stack_Size+0xe833bc>
     b8c:	13010b3b 	movwne	r0, #6971	; 0x1b3b
     b90:	28070000 	stmdacs	r7, {}	; <UNPREDICTABLE>
     b94:	1c0e0300 	stcne	3, cr0, [lr], {-0}
     b98:	0800000d 	stmdaeq	r0, {r0, r2, r3}
     b9c:	0b0b0113 	bleq	2c0ff0 <__Stack_Size+0x2c0bf0>
     ba0:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     ba4:	00001301 	andeq	r1, r0, r1, lsl #6
     ba8:	03000d09 	movweq	r0, #3337	; 0xd09
     bac:	3b0b3a08 	blcc	2cf3d4 <__Stack_Size+0x2cefd4>
     bb0:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
     bb4:	0a00000b 	beq	be8 <__Stack_Size+0x7e8>
     bb8:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
     bbc:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     bc0:	0b381349 	bleq	e058ec <__Stack_Size+0xe054ec>
     bc4:	160b0000 	strne	r0, [fp], -r0
     bc8:	3a0e0300 	bcc	3817d0 <__Stack_Size+0x3813d0>
     bcc:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     bd0:	0c000013 	stceq	0, cr0, [r0], {19}
     bd4:	0b0b000f 	bleq	2c0c18 <__Stack_Size+0x2c0818>
     bd8:	00001349 	andeq	r1, r0, r9, asr #6
     bdc:	0301040d 	movweq	r0, #5133	; 0x140d
     be0:	3a0b0b0e 	bcc	2c3820 <__Stack_Size+0x2c3420>
     be4:	010b3b0b 	tsteq	fp, fp, lsl #22
     be8:	0e000013 	mcreq	0, 0, r0, cr0, cr3, {0}
     bec:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     bf0:	0b3a0e03 	bleq	e84404 <__Stack_Size+0xe84004>
     bf4:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
     bf8:	13010b20 	movwne	r0, #6944	; 0x1b20
     bfc:	050f0000 	streq	r0, [pc, #-0]	; c04 <__Stack_Size+0x804>
     c00:	3a0e0300 	bcc	381808 <__Stack_Size+0x381408>
     c04:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     c08:	10000013 	andne	r0, r0, r3, lsl r0
     c0c:	0e03012e 	adfeqsp	f0, f3, #0.5
     c10:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     c14:	01111927 	tsteq	r1, r7, lsr #18
     c18:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     c1c:	01194297 			; <UNDEFINED> instruction: 0x01194297
     c20:	11000013 	tstne	r0, r3, lsl r0
     c24:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
     c28:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     c2c:	17021349 	strne	r1, [r2, -r9, asr #6]
     c30:	05120000 	ldreq	r0, [r2, #-0]
     c34:	3a0e0300 	bcc	38183c <__Stack_Size+0x38143c>
     c38:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     c3c:	00180213 	andseq	r0, r8, r3, lsl r2
     c40:	00051300 	andeq	r1, r5, r0, lsl #6
     c44:	0b3a0803 	bleq	e82c58 <__Stack_Size+0xe82858>
     c48:	1349053b 	movtne	r0, #38203	; 0x953b
     c4c:	00001802 	andeq	r1, r0, r2, lsl #16
     c50:	03003414 	movweq	r3, #1044	; 0x414
     c54:	3b0b3a08 	blcc	2cf47c <__Stack_Size+0x2cf07c>
     c58:	02134905 	andseq	r4, r3, #81920	; 0x14000
     c5c:	15000017 	strne	r0, [r0, #-23]
     c60:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     c64:	0b3a0e03 	bleq	e84478 <__Stack_Size+0xe84078>
     c68:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     c6c:	01111349 	tsteq	r1, r9, asr #6
     c70:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     c74:	01194297 			; <UNDEFINED> instruction: 0x01194297
     c78:	16000013 			; <UNDEFINED> instruction: 0x16000013
     c7c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     c80:	0b3b0b3a 	bleq	ec3970 <__Stack_Size+0xec3570>
     c84:	0b1c1349 	bleq	7059b0 <__Stack_Size+0x7055b0>
     c88:	1d170000 	ldcne	0, cr0, [r7, #-0]
     c8c:	11133101 	tstne	r3, r1, lsl #2
     c90:	58061201 	stmdapl	r6, {r0, r9, ip}
     c94:	000b590b 	andeq	r5, fp, fp, lsl #18
     c98:	00051800 	andeq	r1, r5, r0, lsl #16
     c9c:	0b1c1331 	bleq	705968 <__Stack_Size+0x705568>
     ca0:	0b190000 	bleq	640ca8 <__Stack_Size+0x6408a8>
     ca4:	12011101 	andne	r1, r1, #1073741824	; 0x40000000
     ca8:	1a000006 	bne	cc8 <__Stack_Size+0x8c8>
     cac:	01018289 	smlabbeq	r1, r9, r2, r8
     cb0:	13310111 	teqne	r1, #1073741828	; 0x40000004
     cb4:	8a1b0000 	bhi	6c0cbc <__Stack_Size+0x6c08bc>
     cb8:	02000182 	andeq	r0, r0, #-2147483616	; 0x80000020
     cbc:	18429118 	stmdane	r2, {r3, r4, r8, ip, pc}^
     cc0:	2e1c0000 	cdpcs	0, 1, cr0, cr12, cr0, {0}
     cc4:	03193f01 	tsteq	r9, #1, 30
     cc8:	3b0b3a0e 	blcc	2cf508 <__Stack_Size+0x2cf108>
     ccc:	1119270b 	tstne	r9, fp, lsl #14
     cd0:	40061201 	andmi	r1, r6, r1, lsl #4
     cd4:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     cd8:	00001301 	andeq	r1, r0, r1, lsl #6
     cdc:	0182891d 	orreq	r8, r2, sp, lsl r9
     ce0:	95011100 	strls	r1, [r1, #-256]	; 0x100
     ce4:	13311942 	teqne	r1, #1081344	; 0x108000
     ce8:	2e1e0000 	cdpcs	0, 1, cr0, cr14, cr0, {0}
     cec:	11133101 	tstne	r3, r1, lsl #2
     cf0:	40061201 	andmi	r1, r6, r1, lsl #4
     cf4:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     cf8:	00001301 	andeq	r1, r0, r1, lsl #6
     cfc:	3100051f 	tstcc	r0, pc, lsl r5
     d00:	00170213 	andseq	r0, r7, r3, lsl r2
     d04:	010b2000 	mrseq	r2, (UNDEF: 11)
     d08:	06120111 			; <UNDEFINED> instruction: 0x06120111
     d0c:	00001301 	andeq	r1, r0, r1, lsl #6
     d10:	01828921 	orreq	r8, r2, r1, lsr #18
     d14:	95011101 	strls	r1, [r1, #-257]	; 0x101
     d18:	13311942 	teqne	r1, #1081344	; 0x108000
     d1c:	2e220000 	cdpcs	0, 2, cr0, cr2, cr0, {0}
     d20:	03193f01 	tsteq	r9, #1, 30
     d24:	3b0b3a0e 	blcc	2cf564 <__Stack_Size+0x2cf164>
     d28:	11192705 	tstne	r9, r5, lsl #14
     d2c:	40061201 	andmi	r1, r6, r1, lsl #4
     d30:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     d34:	00001301 	andeq	r1, r0, r1, lsl #6
     d38:	03003423 	movweq	r3, #1059	; 0x423
     d3c:	3b0b3a0e 	blcc	2cf57c <__Stack_Size+0x2cf17c>
     d40:	02134905 	andseq	r4, r3, #81920	; 0x14000
     d44:	24000017 	strcs	r0, [r0], #-23
     d48:	01018289 	smlabbeq	r1, r9, r2, r8
     d4c:	13310111 	teqne	r1, #1073741828	; 0x40000004
     d50:	00001301 	andeq	r1, r0, r1, lsl #6
     d54:	03000525 	movweq	r0, #1317	; 0x525
     d58:	3b0b3a08 	blcc	2cf580 <__Stack_Size+0x2cf180>
     d5c:	02134905 	andseq	r4, r3, #81920	; 0x14000
     d60:	26000017 			; <UNDEFINED> instruction: 0x26000017
     d64:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     d68:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     d6c:	00001349 	andeq	r1, r0, r9, asr #6
     d70:	03003427 	movweq	r3, #1063	; 0x427
     d74:	3b0b3a0e 	blcc	2cf5b4 <__Stack_Size+0x2cf1b4>
     d78:	3f13490b 	svccc	0x0013490b
     d7c:	00193c19 	andseq	r3, r9, r9, lsl ip
     d80:	01012800 	tsteq	r1, r0, lsl #16
     d84:	13011349 	movwne	r1, #4937	; 0x1349
     d88:	21290000 	teqcs	r9, r0
     d8c:	2f134900 	svccs	0x00134900
     d90:	2a00000b 	bcs	dc4 <__Stack_Size+0x9c4>
     d94:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     d98:	0b3b0b3a 	bleq	ec3a88 <__Stack_Size+0xec3688>
     d9c:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
     da0:	00001802 	andeq	r1, r0, r2, lsl #16
     da4:	3f012e2b 	svccc	0x00012e2b
     da8:	3a0e0319 	bcc	381a14 <__Stack_Size+0x381614>
     dac:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     db0:	01193c19 	tsteq	r9, r9, lsl ip
     db4:	2c000013 	stccs	0, cr0, [r0], {19}
     db8:	13490005 	movtne	r0, #36869	; 0x9005
     dbc:	2e2d0000 	cdpcs	0, 2, cr0, cr13, cr0, {0}
     dc0:	03193f01 	tsteq	r9, #1, 30
     dc4:	3b0b3a0e 	blcc	2cf604 <__Stack_Size+0x2cf204>
     dc8:	3c192705 	ldccc	7, cr2, [r9], {5}
     dcc:	00130119 	andseq	r0, r3, r9, lsl r1
     dd0:	012e2e00 	teqeq	lr, r0, lsl #28
     dd4:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     dd8:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     ddc:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
     de0:	01000000 	mrseq	r0, (UNDEF: 0)
     de4:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
     de8:	0e030b13 	vmoveq.32	d3[0], r0
     dec:	17550e1b 	smmlane	r5, fp, lr, r0
     df0:	17100111 			; <UNDEFINED> instruction: 0x17100111
     df4:	24020000 	strcs	r0, [r2], #-0
     df8:	3e0b0b00 	vmlacc.f64	d0, d11, d0
     dfc:	000e030b 	andeq	r0, lr, fp, lsl #6
     e00:	00160300 	andseq	r0, r6, r0, lsl #6
     e04:	0b3a0803 	bleq	e82e18 <__Stack_Size+0xe82a18>
     e08:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     e0c:	16040000 	strne	r0, [r4], -r0
     e10:	3a0e0300 	bcc	381a18 <__Stack_Size+0x381618>
     e14:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     e18:	05000013 	streq	r0, [r0, #-19]
     e1c:	13490035 	movtne	r0, #36917	; 0x9035
     e20:	04060000 	streq	r0, [r6], #-0
     e24:	3a0b0b01 	bcc	2c3a30 <__Stack_Size+0x2c3630>
     e28:	010b3b0b 	tsteq	fp, fp, lsl #22
     e2c:	07000013 	smladeq	r0, r3, r0, r0
     e30:	0e030028 	cdpeq	0, 0, cr0, cr3, cr8, {1}
     e34:	00000d1c 	andeq	r0, r0, ip, lsl sp
     e38:	03002808 	movweq	r2, #2056	; 0x808
     e3c:	000d1c08 	andeq	r1, sp, r8, lsl #24
     e40:	01130900 	tsteq	r3, r0, lsl #18
     e44:	0b3a0b0b 	bleq	e83a78 <__Stack_Size+0xe83678>
     e48:	1301053b 	movwne	r0, #5435	; 0x153b
     e4c:	0d0a0000 	stceq	0, cr0, [sl, #-0]
     e50:	3a080300 	bcc	201a58 <__Stack_Size+0x201658>
     e54:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     e58:	000b3813 	andeq	r3, fp, r3, lsl r8
     e5c:	000d0b00 	andeq	r0, sp, r0, lsl #22
     e60:	0b3a0e03 	bleq	e84674 <__Stack_Size+0xe84274>
     e64:	1349053b 	movtne	r0, #38203	; 0x953b
     e68:	00000b38 	andeq	r0, r0, r8, lsr fp
     e6c:	0300160c 	movweq	r1, #1548	; 0x60c
     e70:	3b0b3a0e 	blcc	2cf6b0 <__Stack_Size+0x2cf2b0>
     e74:	00134905 	andseq	r4, r3, r5, lsl #18
     e78:	012e0d00 	teqeq	lr, r0, lsl #26
     e7c:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     e80:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     e84:	13491927 	movtne	r1, #39207	; 0x9927
     e88:	13010b20 	movwne	r0, #6944	; 0x1b20
     e8c:	340e0000 	strcc	r0, [lr], #-0
     e90:	3a0e0300 	bcc	381a98 <__Stack_Size+0x381698>
     e94:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     e98:	0f000013 	svceq	0x00000013
     e9c:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     ea0:	0b3a0e03 	bleq	e846b4 <__Stack_Size+0xe842b4>
     ea4:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     ea8:	06120111 			; <UNDEFINED> instruction: 0x06120111
     eac:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     eb0:	00130119 	andseq	r0, r3, r9, lsl r1
     eb4:	00051000 	andeq	r1, r5, r0
     eb8:	0b3a0e03 	bleq	e846cc <__Stack_Size+0xe842cc>
     ebc:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     ec0:	00001702 	andeq	r1, r0, r2, lsl #14
     ec4:	3f002e11 	svccc	0x00002e11
     ec8:	3a0e0319 	bcc	381b34 <__Stack_Size+0x381734>
     ecc:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     ed0:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
     ed4:	97184006 	ldrls	r4, [r8, -r6]
     ed8:	00001942 	andeq	r1, r0, r2, asr #18
     edc:	3f002e12 	svccc	0x00002e12
     ee0:	3a0e0319 	bcc	381b4c <__Stack_Size+0x38174c>
     ee4:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     ee8:	11134919 	tstne	r3, r9, lsl r9
     eec:	40061201 	andmi	r1, r6, r1, lsl #4
     ef0:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     ef4:	2e130000 	cdpcs	0, 1, cr0, cr3, cr0, {0}
     ef8:	03193f01 	tsteq	r9, #1, 30
     efc:	3b0b3a0e 	blcc	2cf73c <__Stack_Size+0x2cf33c>
     f00:	49192705 	ldmdbmi	r9, {r0, r2, r8, r9, sl, sp}
     f04:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     f08:	97184006 	ldrls	r4, [r8, -r6]
     f0c:	13011942 	movwne	r1, #6466	; 0x1942
     f10:	34140000 	ldrcc	r0, [r4], #-0
     f14:	3a0e0300 	bcc	381b1c <__Stack_Size+0x38171c>
     f18:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     f1c:	00170213 	andseq	r0, r7, r3, lsl r2
     f20:	012e1500 	teqeq	lr, r0, lsl #10
     f24:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     f28:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     f2c:	01111927 	tsteq	r1, r7, lsr #18
     f30:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     f34:	01194297 			; <UNDEFINED> instruction: 0x01194297
     f38:	16000013 			; <UNDEFINED> instruction: 0x16000013
     f3c:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
     f40:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     f44:	17021349 	strne	r1, [r2, -r9, asr #6]
     f48:	05170000 	ldreq	r0, [r7, #-0]
     f4c:	3a0e0300 	bcc	381b54 <__Stack_Size+0x381754>
     f50:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     f54:	00180213 	andseq	r0, r8, r3, lsl r2
     f58:	012e1800 	teqeq	lr, r0, lsl #16
     f5c:	01111331 	tsteq	r1, r1, lsr r3
     f60:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     f64:	01194297 			; <UNDEFINED> instruction: 0x01194297
     f68:	19000013 	stmdbne	r0, {r0, r1, r4}
     f6c:	13310034 	teqne	r1, #52	; 0x34
     f70:	00001702 	andeq	r1, r0, r2, lsl #14
     f74:	11010b1a 	tstne	r1, sl, lsl fp
     f78:	00061201 	andeq	r1, r6, r1, lsl #4
     f7c:	00341b00 	eorseq	r1, r4, r0, lsl #22
     f80:	00001331 	andeq	r1, r0, r1, lsr r3
     f84:	03012e1c 	movweq	r2, #7708	; 0x1e1c
     f88:	3b0b3a0e 	blcc	2cf7c8 <__Stack_Size+0x2cf3c8>
     f8c:	20192705 	andscs	r2, r9, r5, lsl #14
     f90:	0013010b 	andseq	r0, r3, fp, lsl #2
     f94:	00341d00 	eorseq	r1, r4, r0, lsl #26
     f98:	0b3a0803 	bleq	e82fac <__Stack_Size+0xe82bac>
     f9c:	1349053b 	movtne	r0, #38203	; 0x953b
     fa0:	1d1e0000 	ldcne	0, cr0, [lr, #-0]
     fa4:	11133101 	tstne	r3, r1, lsl #2
     fa8:	58061201 	stmdapl	r6, {r0, r9, ip}
     fac:	0105590b 	tsteq	r5, fp, lsl #18
     fb0:	1f000013 	svcne	0x00000013
     fb4:	13310034 	teqne	r1, #52	; 0x34
     fb8:	00001802 	andeq	r1, r0, r2, lsl #16
     fbc:	01828920 	orreq	r8, r2, r0, lsr #18
     fc0:	31011100 	mrscc	r1, (UNDEF: 17)
     fc4:	21000013 	tstcs	r0, r3, lsl r0
     fc8:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     fcc:	0b3a0e03 	bleq	e847e0 <__Stack_Size+0xe843e0>
     fd0:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     fd4:	01111349 	tsteq	r1, r9, asr #6
     fd8:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     fdc:	01194297 			; <UNDEFINED> instruction: 0x01194297
     fe0:	22000013 	andcs	r0, r0, #19
     fe4:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     fe8:	0b3b0b3a 	bleq	ec3cd8 <__Stack_Size+0xec38d8>
     fec:	17021349 	strne	r1, [r2, -r9, asr #6]
     ff0:	89230000 	stmdbhi	r3!, {}	; <UNPREDICTABLE>
     ff4:	11010182 	smlabbne	r1, r2, r1, r0
     ff8:	01133101 	tsteq	r3, r1, lsl #2
     ffc:	24000013 	strcs	r0, [r0], #-19
    1000:	0001828a 	andeq	r8, r1, sl, lsl #5
    1004:	42911802 	addsmi	r1, r1, #131072	; 0x20000
    1008:	25000018 	strcs	r0, [r0, #-24]
    100c:	01018289 	smlabbeq	r1, r9, r2, r8
    1010:	13310111 	teqne	r1, #1073741828	; 0x40000004
    1014:	2e260000 	cdpcs	0, 2, cr0, cr6, cr0, {0}
    1018:	03193f01 	tsteq	r9, #1, 30
    101c:	3b0b3a0e 	blcc	2cf85c <__Stack_Size+0x2cf45c>
    1020:	49192705 	ldmdbmi	r9, {r0, r2, r8, r9, sl, sp}
    1024:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    1028:	97184006 	ldrls	r4, [r8, -r6]
    102c:	00001942 	andeq	r1, r0, r2, asr #18
    1030:	01110100 	tsteq	r1, r0, lsl #2
    1034:	0b130e25 	bleq	4c48d0 <__Stack_Size+0x4c44d0>
    1038:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
    103c:	01111755 	tsteq	r1, r5, asr r7
    1040:	00001710 	andeq	r1, r0, r0, lsl r7
    1044:	0b002402 	bleq	a054 <__Stack_Size+0x9c54>
    1048:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
    104c:	0300000e 	movweq	r0, #14
    1050:	08030016 	stmdaeq	r3, {r1, r2, r4}
    1054:	0b3b0b3a 	bleq	ec3d44 <__Stack_Size+0xec3944>
    1058:	00001349 	andeq	r1, r0, r9, asr #6
    105c:	03001604 	movweq	r1, #1540	; 0x604
    1060:	3b0b3a0e 	blcc	2cf8a0 <__Stack_Size+0x2cf4a0>
    1064:	0013490b 	andseq	r4, r3, fp, lsl #18
    1068:	00350500 	eorseq	r0, r5, r0, lsl #10
    106c:	00001349 	andeq	r1, r0, r9, asr #6
    1070:	0b010406 	bleq	42090 <__Stack_Size+0x41c90>
    1074:	3b0b3a0b 	blcc	2cf8a8 <__Stack_Size+0x2cf4a8>
    1078:	0013010b 	andseq	r0, r3, fp, lsl #2
    107c:	00280700 	eoreq	r0, r8, r0, lsl #14
    1080:	0d1c0e03 	ldceq	14, cr0, [ip, #-12]
    1084:	28080000 	stmdacs	r8, {}	; <UNPREDICTABLE>
    1088:	1c080300 	stcne	3, cr0, [r8], {-0}
    108c:	0900000d 	stmdbeq	r0, {r0, r2, r3}
    1090:	0b0b0113 	bleq	2c14e4 <__Stack_Size+0x2c10e4>
    1094:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1098:	00001301 	andeq	r1, r0, r1, lsl #6
    109c:	03000d0a 	movweq	r0, #3338	; 0xd0a
    10a0:	3b0b3a08 	blcc	2cf8c8 <__Stack_Size+0x2cf4c8>
    10a4:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
    10a8:	0b00000b 	bleq	10dc <__Stack_Size+0xcdc>
    10ac:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
    10b0:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    10b4:	00001349 	andeq	r1, r0, r9, asr #6
    10b8:	3f012e0c 	svccc	0x00012e0c
    10bc:	3a0e0319 	bcc	381d28 <__Stack_Size+0x381928>
    10c0:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    10c4:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
    10c8:	97184006 	ldrls	r4, [r8, -r6]
    10cc:	13011942 	movwne	r1, #6466	; 0x1942
    10d0:	050d0000 	streq	r0, [sp, #-0]
    10d4:	3a0e0300 	bcc	381cdc <__Stack_Size+0x3818dc>
    10d8:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    10dc:	00180213 	andseq	r0, r8, r3, lsl r2
    10e0:	002e0e00 	eoreq	r0, lr, r0, lsl #28
    10e4:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    10e8:	0b3b0b3a 	bleq	ec3dd8 <__Stack_Size+0xec39d8>
    10ec:	01111927 	tsteq	r1, r7, lsr #18
    10f0:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    10f4:	00194297 	mulseq	r9, r7, r2
    10f8:	012e0f00 	teqeq	lr, r0, lsl #30
    10fc:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    1100:	0b3b0b3a 	bleq	ec3df0 <__Stack_Size+0xec39f0>
    1104:	13491927 	movtne	r1, #39207	; 0x9927
    1108:	06120111 			; <UNDEFINED> instruction: 0x06120111
    110c:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    1110:	10000019 	andne	r0, r0, r9, lsl r0
    1114:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    1118:	0b3b0b3a 	bleq	ec3e08 <__Stack_Size+0xec3a08>
    111c:	17021349 	strne	r1, [r2, -r9, asr #6]
    1120:	34110000 	ldrcc	r0, [r1], #-0
    1124:	3a0e0300 	bcc	381d2c <__Stack_Size+0x38192c>
    1128:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    112c:	00170213 	andseq	r0, r7, r3, lsl r2
    1130:	11010000 	mrsne	r0, (UNDEF: 1)
    1134:	130e2501 	movwne	r2, #58625	; 0xe501
    1138:	1b0e030b 	blne	381d6c <__Stack_Size+0x38196c>
    113c:	1117550e 	tstne	r7, lr, lsl #10
    1140:	00171001 	andseq	r1, r7, r1
    1144:	00240200 	eoreq	r0, r4, r0, lsl #4
    1148:	0b3e0b0b 	bleq	f83d7c <__Stack_Size+0xf8397c>
    114c:	00000e03 	andeq	r0, r0, r3, lsl #28
    1150:	03001603 	movweq	r1, #1539	; 0x603
    1154:	3b0b3a08 	blcc	2cf97c <__Stack_Size+0x2cf57c>
    1158:	0013490b 	andseq	r4, r3, fp, lsl #18
    115c:	00160400 	andseq	r0, r6, r0, lsl #8
    1160:	0b3a0e03 	bleq	e84974 <__Stack_Size+0xe84574>
    1164:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1168:	35050000 	strcc	r0, [r5, #-0]
    116c:	00134900 	andseq	r4, r3, r0, lsl #18
    1170:	01040600 	tsteq	r4, r0, lsl #12
    1174:	0b3a0b0b 	bleq	e83da8 <__Stack_Size+0xe839a8>
    1178:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    117c:	28070000 	stmdacs	r7, {}	; <UNPREDICTABLE>
    1180:	1c0e0300 	stcne	3, cr0, [lr], {-0}
    1184:	0800000d 	stmdaeq	r0, {r0, r2, r3}
    1188:	0b0b0113 	bleq	2c15dc <__Stack_Size+0x2c11dc>
    118c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1190:	00001301 	andeq	r1, r0, r1, lsl #6
    1194:	03000d09 	movweq	r0, #3337	; 0xd09
    1198:	3b0b3a08 	blcc	2cf9c0 <__Stack_Size+0x2cf5c0>
    119c:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
    11a0:	0a00000b 	beq	11d4 <__Stack_Size+0xdd4>
    11a4:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
    11a8:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    11ac:	0b381349 	bleq	e05ed8 <__Stack_Size+0xe05ad8>
    11b0:	160b0000 	strne	r0, [fp], -r0
    11b4:	3a0e0300 	bcc	381dbc <__Stack_Size+0x3819bc>
    11b8:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    11bc:	0c000013 	stceq	0, cr0, [r0], {19}
    11c0:	13490101 	movtne	r0, #37121	; 0x9101
    11c4:	00001301 	andeq	r1, r0, r1, lsl #6
    11c8:	4900210d 	stmdbmi	r0, {r0, r2, r3, r8, sp}
    11cc:	000b2f13 	andeq	r2, fp, r3, lsl pc
    11d0:	01130e00 	tsteq	r3, r0, lsl #28
    11d4:	0b3a0b0b 	bleq	e83e08 <__Stack_Size+0xe83a08>
    11d8:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    11dc:	0d0f0000 	stceq	0, cr0, [pc, #-0]	; 11e4 <__Stack_Size+0xde4>
    11e0:	3a0e0300 	bcc	381de8 <__Stack_Size+0x3819e8>
    11e4:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    11e8:	000b3813 	andeq	r3, fp, r3, lsl r8
    11ec:	012e1000 	teqeq	lr, r0
    11f0:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    11f4:	0b3b0b3a 	bleq	ec3ee4 <__Stack_Size+0xec3ae4>
    11f8:	01111927 	tsteq	r1, r7, lsr #18
    11fc:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    1200:	01194297 			; <UNDEFINED> instruction: 0x01194297
    1204:	11000013 	tstne	r0, r3, lsl r0
    1208:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    120c:	0b3b0b3a 	bleq	ec3efc <__Stack_Size+0xec3afc>
    1210:	17021349 	strne	r1, [r2, -r9, asr #6]
    1214:	89120000 	ldmdbhi	r2, {}	; <UNPREDICTABLE>
    1218:	11010182 	smlabbne	r1, r2, r1, r0
    121c:	01133101 	tsteq	r3, r1, lsl #2
    1220:	13000013 	movwne	r0, #19
    1224:	0001828a 	andeq	r8, r1, sl, lsl #5
    1228:	42911802 	addsmi	r1, r1, #131072	; 0x20000
    122c:	14000018 	strne	r0, [r0], #-24
    1230:	01018289 	smlabbeq	r1, r9, r2, r8
    1234:	42950111 	addsmi	r0, r5, #1073741828	; 0x40000004
    1238:	00133119 	andseq	r3, r3, r9, lsl r1
    123c:	000f1500 	andeq	r1, pc, r0, lsl #10
    1240:	13490b0b 	movtne	r0, #39691	; 0x9b0b
    1244:	05160000 	ldreq	r0, [r6, #-0]
    1248:	3a0e0300 	bcc	381e50 <__Stack_Size+0x381a50>
    124c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1250:	00180213 	andseq	r0, r8, r3, lsl r2
    1254:	00341700 	eorseq	r1, r4, r0, lsl #14
    1258:	0b3a0e03 	bleq	e84a6c <__Stack_Size+0xe8466c>
    125c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1260:	00001702 	andeq	r1, r0, r2, lsl #14
    1264:	03003418 	movweq	r3, #1048	; 0x418
    1268:	3b0b3a08 	blcc	2cfa90 <__Stack_Size+0x2cf690>
    126c:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    1270:	19000017 	stmdbne	r0, {r0, r1, r2, r4}
    1274:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    1278:	0b3a0e03 	bleq	e84a8c <__Stack_Size+0xe8468c>
    127c:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
    1280:	01111349 	tsteq	r1, r9, asr #6
    1284:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    1288:	01194297 			; <UNDEFINED> instruction: 0x01194297
    128c:	1a000013 	bne	12e0 <__Stack_Size+0xee0>
    1290:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    1294:	0b3a0e03 	bleq	e84aa8 <__Stack_Size+0xe846a8>
    1298:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    129c:	01111349 	tsteq	r1, r9, asr #6
    12a0:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    12a4:	01194297 			; <UNDEFINED> instruction: 0x01194297
    12a8:	1b000013 	blne	12fc <__Stack_Size+0xefc>
    12ac:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    12b0:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    12b4:	17021349 	strne	r1, [r2, -r9, asr #6]
    12b8:	051c0000 	ldreq	r0, [ip, #-0]
    12bc:	3a0e0300 	bcc	381ec4 <__Stack_Size+0x381ac4>
    12c0:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    12c4:	00180213 	andseq	r0, r8, r3, lsl r2
    12c8:	00341d00 	eorseq	r1, r4, r0, lsl #26
    12cc:	0b3a0e03 	bleq	e84ae0 <__Stack_Size+0xe846e0>
    12d0:	1349053b 	movtne	r0, #38203	; 0x953b
    12d4:	00001702 	andeq	r1, r0, r2, lsl #14
    12d8:	3f012e1e 	svccc	0x00012e1e
    12dc:	3a0e0319 	bcc	381f48 <__Stack_Size+0x381b48>
    12e0:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    12e4:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
    12e8:	97184006 	ldrls	r4, [r8, -r6]
    12ec:	13011942 	movwne	r1, #6466	; 0x1942
    12f0:	341f0000 	ldrcc	r0, [pc], #-0	; 12f8 <__Stack_Size+0xef8>
    12f4:	3a080300 	bcc	201efc <__Stack_Size+0x201afc>
    12f8:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    12fc:	00170213 	andseq	r0, r7, r3, lsl r2
    1300:	012e2000 	teqeq	lr, r0
    1304:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    1308:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    130c:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
    1310:	05210000 	streq	r0, [r1, #-0]!
    1314:	00134900 	andseq	r4, r3, r0, lsl #18
    1318:	11010000 	mrsne	r0, (UNDEF: 1)
    131c:	130e2501 	movwne	r2, #58625	; 0xe501
    1320:	1b0e030b 	blne	381f54 <__Stack_Size+0x381b54>
    1324:	1117550e 	tstne	r7, lr, lsl #10
    1328:	00171001 	andseq	r1, r7, r1
    132c:	00240200 	eoreq	r0, r4, r0, lsl #4
    1330:	0b3e0b0b 	bleq	f83f64 <__Stack_Size+0xf83b64>
    1334:	00000e03 	andeq	r0, r0, r3, lsl #28
    1338:	03001603 	movweq	r1, #1539	; 0x603
    133c:	3b0b3a08 	blcc	2cfb64 <__Stack_Size+0x2cf764>
    1340:	0013490b 	andseq	r4, r3, fp, lsl #18
    1344:	00160400 	andseq	r0, r6, r0, lsl #8
    1348:	0b3a0e03 	bleq	e84b5c <__Stack_Size+0xe8475c>
    134c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1350:	35050000 	strcc	r0, [r5, #-0]
    1354:	00134900 	andseq	r4, r3, r0, lsl #18
    1358:	00260600 	eoreq	r0, r6, r0, lsl #12
    135c:	00001349 	andeq	r1, r0, r9, asr #6
    1360:	0b010407 	bleq	42384 <__Stack_Size+0x41f84>
    1364:	3b0b3a0b 	blcc	2cfb98 <__Stack_Size+0x2cf798>
    1368:	0013010b 	andseq	r0, r3, fp, lsl #2
    136c:	00280800 	eoreq	r0, r8, r0, lsl #16
    1370:	0d1c0e03 	ldceq	14, cr0, [ip, #-12]
    1374:	28090000 	stmdacs	r9, {}	; <UNPREDICTABLE>
    1378:	1c080300 	stcne	3, cr0, [r8], {-0}
    137c:	0a00000d 	beq	13b8 <__Stack_Size+0xfb8>
    1380:	050b0113 	streq	r0, [fp, #-275]	; 0x113
    1384:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1388:	00001301 	andeq	r1, r0, r1, lsl #6
    138c:	03000d0b 	movweq	r0, #3339	; 0xd0b
    1390:	3b0b3a0e 	blcc	2cfbd0 <__Stack_Size+0x2cf7d0>
    1394:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
    1398:	0c00000b 	stceq	0, cr0, [r0], {11}
    139c:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
    13a0:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    13a4:	05381349 	ldreq	r1, [r8, #-841]!	; 0x349
    13a8:	0d0d0000 	stceq	0, cr0, [sp, #-0]
    13ac:	3a080300 	bcc	201fb4 <__Stack_Size+0x201bb4>
    13b0:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    13b4:	00053813 	andeq	r3, r5, r3, lsl r8
    13b8:	01010e00 	tsteq	r1, r0, lsl #28
    13bc:	13011349 	movwne	r1, #4937	; 0x1349
    13c0:	210f0000 	mrscs	r0, CPSR
    13c4:	2f134900 	svccs	0x00134900
    13c8:	1000000b 	andne	r0, r0, fp
    13cc:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
    13d0:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    13d4:	00001349 	andeq	r1, r0, r9, asr #6
    13d8:	0b011311 	bleq	46024 <__Stack_Size+0x45c24>
    13dc:	3b0b3a0b 	blcc	2cfc10 <__Stack_Size+0x2cf810>
    13e0:	00130105 	andseq	r0, r3, r5, lsl #2
    13e4:	000d1200 	andeq	r1, sp, r0, lsl #4
    13e8:	0b3a0803 	bleq	e833fc <__Stack_Size+0xe82ffc>
    13ec:	1349053b 	movtne	r0, #38203	; 0x953b
    13f0:	00000b38 	andeq	r0, r0, r8, lsr fp
    13f4:	0b011313 	bleq	46048 <__Stack_Size+0x45c48>
    13f8:	3b0b3a0b 	blcc	2cfc2c <__Stack_Size+0x2cf82c>
    13fc:	0013010b 	andseq	r0, r3, fp, lsl #2
    1400:	000d1400 	andeq	r1, sp, r0, lsl #8
    1404:	0b3a0e03 	bleq	e84c18 <__Stack_Size+0xe84818>
    1408:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    140c:	00000b38 	andeq	r0, r0, r8, lsr fp
    1410:	3f012e15 	svccc	0x00012e15
    1414:	3a0e0319 	bcc	382080 <__Stack_Size+0x381c80>
    1418:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    141c:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
    1420:	97184006 	ldrls	r4, [r8, -r6]
    1424:	13011942 	movwne	r1, #6466	; 0x1942
    1428:	34160000 	ldrcc	r0, [r6], #-0
    142c:	3a0e0300 	bcc	382034 <__Stack_Size+0x381c34>
    1430:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1434:	00170213 	andseq	r0, r7, r3, lsl r2
    1438:	00051700 	andeq	r1, r5, r0, lsl #14
    143c:	0b3a0e03 	bleq	e84c50 <__Stack_Size+0xe84850>
    1440:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1444:	00001702 	andeq	r1, r0, r2, lsl #14
    1448:	03000518 	movweq	r0, #1304	; 0x518
    144c:	3b0b3a0e 	blcc	2cfc8c <__Stack_Size+0x2cf88c>
    1450:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    1454:	19000018 	stmdbne	r0, {r3, r4}
    1458:	0b0b000f 	bleq	2c149c <__Stack_Size+0x2c109c>
    145c:	00001349 	andeq	r1, r0, r9, asr #6
    1460:	0182891a 	orreq	r8, r2, sl, lsl r9
    1464:	95011100 	strls	r1, [r1, #-256]	; 0x100
    1468:	13311942 	teqne	r1, #1081344	; 0x108000
    146c:	891b0000 	ldmdbhi	fp, {}	; <UNPREDICTABLE>
    1470:	11010182 	smlabbne	r1, r2, r1, r0
    1474:	19429501 	stmdbne	r2, {r0, r8, sl, ip, pc}^
    1478:	00001331 	andeq	r1, r0, r1, lsr r3
    147c:	01828a1c 	orreq	r8, r2, ip, lsl sl
    1480:	91180200 	tstls	r8, r0, lsl #4
    1484:	00001842 	andeq	r1, r0, r2, asr #16
    1488:	3f012e1d 	svccc	0x00012e1d
    148c:	3a0e0319 	bcc	3820f8 <__Stack_Size+0x381cf8>
    1490:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    1494:	11134919 	tstne	r3, r9, lsl r9
    1498:	40061201 	andmi	r1, r6, r1, lsl #4
    149c:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    14a0:	00001301 	andeq	r1, r0, r1, lsl #6
    14a4:	3f002e1e 	svccc	0x00002e1e
    14a8:	3a0e0319 	bcc	382114 <__Stack_Size+0x381d14>
    14ac:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    14b0:	11134919 	tstne	r3, r9, lsl r9
    14b4:	40061201 	andmi	r1, r6, r1, lsl #4
    14b8:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    14bc:	2e1f0000 	cdpcs	0, 1, cr0, cr15, cr0, {0}
    14c0:	03193f01 	tsteq	r9, #1, 30
    14c4:	3b0b3a0e 	blcc	2cfd04 <__Stack_Size+0x2cf904>
    14c8:	49192705 	ldmdbmi	r9, {r0, r2, r8, r9, sl, sp}
    14cc:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    14d0:	97184006 	ldrls	r4, [r8, -r6]
    14d4:	13011942 	movwne	r1, #6466	; 0x1942
    14d8:	05200000 	streq	r0, [r0, #-0]!
    14dc:	3a0e0300 	bcc	3820e4 <__Stack_Size+0x381ce4>
    14e0:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    14e4:	00170213 	andseq	r0, r7, r3, lsl r2
    14e8:	00342100 	eorseq	r2, r4, r0, lsl #2
    14ec:	0b3a0e03 	bleq	e84d00 <__Stack_Size+0xe84900>
    14f0:	1349053b 	movtne	r0, #38203	; 0x953b
    14f4:	00001702 	andeq	r1, r0, r2, lsl #14
    14f8:	03003422 	movweq	r3, #1058	; 0x422
    14fc:	3b0b3a08 	blcc	2cfd24 <__Stack_Size+0x2cf924>
    1500:	02134905 	andseq	r4, r3, #81920	; 0x14000
    1504:	23000017 	movwcs	r0, #23
    1508:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    150c:	0b3a0e03 	bleq	e84d20 <__Stack_Size+0xe84920>
    1510:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    1514:	06120111 			; <UNDEFINED> instruction: 0x06120111
    1518:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    151c:	00130119 	andseq	r0, r3, r9, lsl r1
    1520:	00052400 	andeq	r2, r5, r0, lsl #8
    1524:	0b3a0e03 	bleq	e84d38 <__Stack_Size+0xe84938>
    1528:	1349053b 	movtne	r0, #38203	; 0x953b
    152c:	00001802 	andeq	r1, r0, r2, lsl #16
    1530:	01828925 	orreq	r8, r2, r5, lsr #18
    1534:	31011100 	mrscc	r1, (UNDEF: 17)
    1538:	26000013 			; <UNDEFINED> instruction: 0x26000013
    153c:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
    1540:	0b3a0e03 	bleq	e84d54 <__Stack_Size+0xe84954>
    1544:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    1548:	06120111 			; <UNDEFINED> instruction: 0x06120111
    154c:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    1550:	27000019 	smladcs	r0, r9, r0, r0
    1554:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
    1558:	0b3a0e03 	bleq	e84d6c <__Stack_Size+0xe8496c>
    155c:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
    1560:	0000193c 	andeq	r1, r0, ip, lsr r9
    1564:	3f012e28 	svccc	0x00012e28
    1568:	3a0e0319 	bcc	3821d4 <__Stack_Size+0x381dd4>
    156c:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    1570:	01193c19 	tsteq	r9, r9, lsl ip
    1574:	29000013 	stmdbcs	r0, {r0, r1, r4}
    1578:	13490005 	movtne	r0, #36869	; 0x9005
    157c:	2e2a0000 	cdpcs	0, 2, cr0, cr10, cr0, {0}
    1580:	03193f00 	tsteq	r9, #0, 30
    1584:	3b0b3a0e 	blcc	2cfdc4 <__Stack_Size+0x2cf9c4>
    1588:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
    158c:	00193c13 	andseq	r3, r9, r3, lsl ip
    1590:	11010000 	mrsne	r0, (UNDEF: 1)
    1594:	130e2501 	movwne	r2, #58625	; 0xe501
    1598:	1b0e030b 	blne	3821cc <__Stack_Size+0x381dcc>
    159c:	1117550e 	tstne	r7, lr, lsl #10
    15a0:	00171001 	andseq	r1, r7, r1
    15a4:	00240200 	eoreq	r0, r4, r0, lsl #4
    15a8:	0b3e0b0b 	bleq	f841dc <__Stack_Size+0xf83ddc>
    15ac:	00000e03 	andeq	r0, r0, r3, lsl #28
    15b0:	03001603 	movweq	r1, #1539	; 0x603
    15b4:	3b0b3a08 	blcc	2cfddc <__Stack_Size+0x2cf9dc>
    15b8:	0013490b 	andseq	r4, r3, fp, lsl #18
    15bc:	00260400 	eoreq	r0, r6, r0, lsl #8
    15c0:	00001349 	andeq	r1, r0, r9, asr #6
    15c4:	03001605 	movweq	r1, #1541	; 0x605
    15c8:	3b0b3a0e 	blcc	2cfe08 <__Stack_Size+0x2cfa08>
    15cc:	0013490b 	andseq	r4, r3, fp, lsl #18
    15d0:	00350600 	eorseq	r0, r5, r0, lsl #12
    15d4:	00001349 	andeq	r1, r0, r9, asr #6
    15d8:	0b010407 	bleq	425fc <__Stack_Size+0x421fc>
    15dc:	3b0b3a0b 	blcc	2cfe10 <__Stack_Size+0x2cfa10>
    15e0:	0013010b 	andseq	r0, r3, fp, lsl #2
    15e4:	00280800 	eoreq	r0, r8, r0, lsl #16
    15e8:	0d1c0e03 	ldceq	14, cr0, [ip, #-12]
    15ec:	28090000 	stmdacs	r9, {}	; <UNPREDICTABLE>
    15f0:	1c080300 	stcne	3, cr0, [r8], {-0}
    15f4:	0a00000d 	beq	1630 <__Stack_Size+0x1230>
    15f8:	0b0b0113 	bleq	2c1a4c <__Stack_Size+0x2c164c>
    15fc:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1600:	00001301 	andeq	r1, r0, r1, lsl #6
    1604:	03000d0b 	movweq	r0, #3339	; 0xd0b
    1608:	3b0b3a08 	blcc	2cfe30 <__Stack_Size+0x2cfa30>
    160c:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
    1610:	0c00000b 	stceq	0, cr0, [r0], {11}
    1614:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
    1618:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    161c:	0b381349 	bleq	e06348 <__Stack_Size+0xe05f48>
    1620:	160d0000 	strne	r0, [sp], -r0
    1624:	3a0e0300 	bcc	38222c <__Stack_Size+0x381e2c>
    1628:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    162c:	0e000013 	mcreq	0, 0, r0, cr0, cr3, {0}
    1630:	0b0b0113 	bleq	2c1a84 <__Stack_Size+0x2c1684>
    1634:	0b3b0b3a 	bleq	ec4324 <__Stack_Size+0xec3f24>
    1638:	00001301 	andeq	r1, r0, r1, lsl #6
    163c:	03000d0f 	movweq	r0, #3343	; 0xd0f
    1640:	3b0b3a0e 	blcc	2cfe80 <__Stack_Size+0x2cfa80>
    1644:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
    1648:	1000000b 	andne	r0, r0, fp
    164c:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
    1650:	0b3a0e03 	bleq	e84e64 <__Stack_Size+0xe84a64>
    1654:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
    1658:	06120111 			; <UNDEFINED> instruction: 0x06120111
    165c:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    1660:	11000019 	tstne	r0, r9, lsl r0
    1664:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    1668:	0b3a0e03 	bleq	e84e7c <__Stack_Size+0xe84a7c>
    166c:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
    1670:	06120111 			; <UNDEFINED> instruction: 0x06120111
    1674:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    1678:	00130119 	andseq	r0, r3, r9, lsl r1
    167c:	00051200 	andeq	r1, r5, r0, lsl #4
    1680:	0b3a0e03 	bleq	e84e94 <__Stack_Size+0xe84a94>
    1684:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1688:	00001802 	andeq	r1, r0, r2, lsl #16
    168c:	03000513 	movweq	r0, #1299	; 0x513
    1690:	3b0b3a0e 	blcc	2cfed0 <__Stack_Size+0x2cfad0>
    1694:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    1698:	14000017 	strne	r0, [r0], #-23
    169c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    16a0:	0b3b0b3a 	bleq	ec4390 <__Stack_Size+0xec3f90>
    16a4:	17021349 	strne	r1, [r2, -r9, asr #6]
    16a8:	2e150000 	cdpcs	0, 1, cr0, cr5, cr0, {0}
    16ac:	03193f01 	tsteq	r9, #1, 30
    16b0:	3b0b3a0e 	blcc	2cfef0 <__Stack_Size+0x2cfaf0>
    16b4:	11192705 	tstne	r9, r5, lsl #14
    16b8:	40061201 	andmi	r1, r6, r1, lsl #4
    16bc:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    16c0:	00001301 	andeq	r1, r0, r1, lsl #6
    16c4:	03000516 	movweq	r0, #1302	; 0x516
    16c8:	3b0b3a0e 	blcc	2cff08 <__Stack_Size+0x2cfb08>
    16cc:	02134905 	andseq	r4, r3, #81920	; 0x14000
    16d0:	17000018 	smladne	r0, r8, r0, r0
    16d4:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    16d8:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    16dc:	17021349 	strne	r1, [r2, -r9, asr #6]
    16e0:	34180000 	ldrcc	r0, [r8], #-0
    16e4:	3a0e0300 	bcc	3822ec <__Stack_Size+0x381eec>
    16e8:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    16ec:	00170213 	andseq	r0, r7, r3, lsl r2
    16f0:	002e1900 	eoreq	r1, lr, r0, lsl #18
    16f4:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    16f8:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    16fc:	13491927 	movtne	r1, #39207	; 0x9927
    1700:	06120111 			; <UNDEFINED> instruction: 0x06120111
    1704:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    1708:	1a000019 	bne	1774 <__Stack_Size+0x1374>
    170c:	08030034 	stmdaeq	r3, {r2, r4, r5}
    1710:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1714:	17021349 	strne	r1, [r2, -r9, asr #6]
    1718:	0f1b0000 	svceq	0x001b0000
    171c:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
    1720:	1c000013 	stcne	0, cr0, [r0], {19}
    1724:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    1728:	0b3a0e03 	bleq	e84f3c <__Stack_Size+0xe84b3c>
    172c:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    1730:	01111349 	tsteq	r1, r9, asr #6
    1734:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    1738:	01194297 			; <UNDEFINED> instruction: 0x01194297
    173c:	1d000013 	stcne	0, cr0, [r0, #-76]	; 0xffffffb4
    1740:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    1744:	0b3a0e03 	bleq	e84f58 <__Stack_Size+0xe84b58>
    1748:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
    174c:	01111349 	tsteq	r1, r9, asr #6
    1750:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    1754:	01194297 			; <UNDEFINED> instruction: 0x01194297
    1758:	1e000013 	mcrne	0, 0, r0, cr0, cr3, {0}
    175c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    1760:	0b3b0b3a 	bleq	ec4450 <__Stack_Size+0xec4050>
    1764:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
    1768:	891f0000 	ldmdbhi	pc, {}	; <UNPREDICTABLE>
    176c:	11010182 	smlabbne	r1, r2, r1, r0
    1770:	01133101 	tsteq	r3, r1, lsl #2
    1774:	20000013 	andcs	r0, r0, r3, lsl r0
    1778:	0001828a 	andeq	r8, r1, sl, lsl #5
    177c:	42911802 	addsmi	r1, r1, #131072	; 0x20000
    1780:	21000018 	tstcs	r0, r8, lsl r0
    1784:	01018289 	smlabbeq	r1, r9, r2, r8
    1788:	13310111 	teqne	r1, #1073741828	; 0x40000004
    178c:	2e220000 	cdpcs	0, 2, cr0, cr2, cr0, {0}
    1790:	03193f00 	tsteq	r9, #0, 30
    1794:	3b0b3a0e 	blcc	2cffd4 <__Stack_Size+0x2cfbd4>
    1798:	11192705 	tstne	r9, r5, lsl #14
    179c:	40061201 	andmi	r1, r6, r1, lsl #4
    17a0:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    17a4:	01230000 	teqeq	r3, r0
    17a8:	01134901 	tsteq	r3, r1, lsl #18
    17ac:	24000013 	strcs	r0, [r0], #-19
    17b0:	13490021 	movtne	r0, #36897	; 0x9021
    17b4:	00000b2f 	andeq	r0, r0, pc, lsr #22
    17b8:	01110100 	tsteq	r1, r0, lsl #2
    17bc:	0b130e25 	bleq	4c5058 <__Stack_Size+0x4c4c58>
    17c0:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
    17c4:	01111755 	tsteq	r1, r5, asr r7
    17c8:	00001710 	andeq	r1, r0, r0, lsl r7
    17cc:	0b002402 	bleq	a7dc <__Stack_Size+0xa3dc>
    17d0:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
    17d4:	0300000e 	movweq	r0, #14
    17d8:	08030016 	stmdaeq	r3, {r1, r2, r4}
    17dc:	0b3b0b3a 	bleq	ec44cc <__Stack_Size+0xec40cc>
    17e0:	00001349 	andeq	r1, r0, r9, asr #6
    17e4:	03001604 	movweq	r1, #1540	; 0x604
    17e8:	3b0b3a0e 	blcc	2d0028 <__Stack_Size+0x2cfc28>
    17ec:	0013490b 	andseq	r4, r3, fp, lsl #18
    17f0:	00350500 	eorseq	r0, r5, r0, lsl #10
    17f4:	00001349 	andeq	r1, r0, r9, asr #6
    17f8:	0b010406 	bleq	42818 <__Stack_Size+0x42418>
    17fc:	3b0b3a0b 	blcc	2d0030 <__Stack_Size+0x2cfc30>
    1800:	0013010b 	andseq	r0, r3, fp, lsl #2
    1804:	00280700 	eoreq	r0, r8, r0, lsl #14
    1808:	0d1c0e03 	ldceq	14, cr0, [ip, #-12]
    180c:	28080000 	stmdacs	r8, {}	; <UNPREDICTABLE>
    1810:	1c080300 	stcne	3, cr0, [r8], {-0}
    1814:	0900000d 	stmdbeq	r0, {r0, r2, r3}
    1818:	0b0b0113 	bleq	2c1c6c <__Stack_Size+0x2c186c>
    181c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1820:	00001301 	andeq	r1, r0, r1, lsl #6
    1824:	03000d0a 	movweq	r0, #3338	; 0xd0a
    1828:	3b0b3a08 	blcc	2d0050 <__Stack_Size+0x2cfc50>
    182c:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
    1830:	0b00000b 	bleq	1864 <__Stack_Size+0x1464>
    1834:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
    1838:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    183c:	0b381349 	bleq	e06568 <__Stack_Size+0xe06168>
    1840:	160c0000 	strne	r0, [ip], -r0
    1844:	3a0e0300 	bcc	38244c <__Stack_Size+0x38204c>
    1848:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    184c:	0d000013 	stceq	0, cr0, [r0, #-76]	; 0xffffffb4
    1850:	0b0b0113 	bleq	2c1ca4 <__Stack_Size+0x2c18a4>
    1854:	0b3b0b3a 	bleq	ec4544 <__Stack_Size+0xec4144>
    1858:	00001301 	andeq	r1, r0, r1, lsl #6
    185c:	03000d0e 	movweq	r0, #3342	; 0xd0e
    1860:	3b0b3a0e 	blcc	2d00a0 <__Stack_Size+0x2cfca0>
    1864:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
    1868:	0f00000b 	svceq	0x0000000b
    186c:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    1870:	0b3a0e03 	bleq	e85084 <__Stack_Size+0xe84c84>
    1874:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    1878:	13010b20 	movwne	r0, #6944	; 0x1b20
    187c:	05100000 	ldreq	r0, [r0, #-0]
    1880:	3a0e0300 	bcc	382488 <__Stack_Size+0x382088>
    1884:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1888:	11000013 	tstne	r0, r3, lsl r0
    188c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    1890:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1894:	00001349 	andeq	r1, r0, r9, asr #6
    1898:	0b000f12 	bleq	54e8 <__Stack_Size+0x50e8>
    189c:	0013490b 	andseq	r4, r3, fp, lsl #18
    18a0:	012e1300 	teqeq	lr, r0, lsl #6
    18a4:	0b3a0e03 	bleq	e850b8 <__Stack_Size+0xe84cb8>
    18a8:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    18ac:	06120111 			; <UNDEFINED> instruction: 0x06120111
    18b0:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    18b4:	00130119 	andseq	r0, r3, r9, lsl r1
    18b8:	00051400 	andeq	r1, r5, r0, lsl #8
    18bc:	0b3a0e03 	bleq	e850d0 <__Stack_Size+0xe84cd0>
    18c0:	1349053b 	movtne	r0, #38203	; 0x953b
    18c4:	00001802 	andeq	r1, r0, r2, lsl #16
    18c8:	03000515 	movweq	r0, #1301	; 0x515
    18cc:	3b0b3a0e 	blcc	2d010c <__Stack_Size+0x2cfd0c>
    18d0:	02134905 	andseq	r4, r3, #81920	; 0x14000
    18d4:	16000017 			; <UNDEFINED> instruction: 0x16000017
    18d8:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    18dc:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    18e0:	17021349 	strne	r1, [r2, -r9, asr #6]
    18e4:	34170000 	ldrcc	r0, [r7], #-0
    18e8:	3a080300 	bcc	2024f0 <__Stack_Size+0x2020f0>
    18ec:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    18f0:	00170213 	andseq	r0, r7, r3, lsl r2
    18f4:	012e1800 	teqeq	lr, r0, lsl #16
    18f8:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    18fc:	0b3b0b3a 	bleq	ec45ec <__Stack_Size+0xec41ec>
    1900:	01111927 	tsteq	r1, r7, lsr #18
    1904:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    1908:	01194297 			; <UNDEFINED> instruction: 0x01194297
    190c:	19000013 	stmdbne	r0, {r0, r1, r4}
    1910:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    1914:	0b3b0b3a 	bleq	ec4604 <__Stack_Size+0xec4204>
    1918:	17021349 	strne	r1, [r2, -r9, asr #6]
    191c:	891a0000 	ldmdbhi	sl, {}	; <UNPREDICTABLE>
    1920:	11010182 	smlabbne	r1, r2, r1, r0
    1924:	01133101 	tsteq	r3, r1, lsl #2
    1928:	1b000013 	blne	197c <__Stack_Size+0x157c>
    192c:	0001828a 	andeq	r8, r1, sl, lsl #5
    1930:	42911802 	addsmi	r1, r1, #131072	; 0x20000
    1934:	1c000018 	stcne	0, cr0, [r0], {24}
    1938:	01018289 	smlabbeq	r1, r9, r2, r8
    193c:	42950111 	addsmi	r0, r5, #1073741828	; 0x40000004
    1940:	01133119 	tsteq	r3, r9, lsl r1
    1944:	1d000013 	stcne	0, cr0, [r0, #-76]	; 0xffffffb4
    1948:	01018289 	smlabbeq	r1, r9, r2, r8
    194c:	42950111 	addsmi	r0, r5, #1073741828	; 0x40000004
    1950:	00133119 	andseq	r3, r3, r9, lsl r1
    1954:	00051e00 	andeq	r1, r5, r0, lsl #28
    1958:	0b3a0e03 	bleq	e8516c <__Stack_Size+0xe84d6c>
    195c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1960:	00001802 	andeq	r1, r0, r2, lsl #16
    1964:	0300341f 	movweq	r3, #1055	; 0x41f
    1968:	3b0b3a0e 	blcc	2d01a8 <__Stack_Size+0x2cfda8>
    196c:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    1970:	20000017 	andcs	r0, r0, r7, lsl r0
    1974:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    1978:	0b3a0e03 	bleq	e8518c <__Stack_Size+0xe84d8c>
    197c:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    1980:	06120111 			; <UNDEFINED> instruction: 0x06120111
    1984:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    1988:	00130119 	andseq	r0, r3, r9, lsl r1
    198c:	011d2100 	tsteq	sp, r0, lsl #2
    1990:	01111331 	tsteq	r1, r1, lsr r3
    1994:	0b580612 	bleq	16031e4 <__Stack_Size+0x1602de4>
    1998:	00000559 	andeq	r0, r0, r9, asr r5
    199c:	31000522 	tstcc	r0, r2, lsr #10
    19a0:	00170213 	andseq	r0, r7, r3, lsl r2
    19a4:	00052300 	andeq	r2, r5, r0, lsl #6
    19a8:	18021331 	stmdane	r2, {r0, r4, r5, r8, r9, ip}
    19ac:	0b240000 	bleq	9019b4 <__Stack_Size+0x9015b4>
    19b0:	12011101 	andne	r1, r1, #1073741824	; 0x40000000
    19b4:	25000006 	strcs	r0, [r0, #-6]
    19b8:	13310034 	teqne	r1, #52	; 0x34
    19bc:	00001702 	andeq	r1, r0, r2, lsl #14
    19c0:	31011d26 	tstcc	r1, r6, lsr #26
    19c4:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    19c8:	590b5806 	stmdbpl	fp, {r1, r2, fp, ip, lr}
    19cc:	00130105 	andseq	r0, r3, r5, lsl #2
    19d0:	82892700 	addhi	r2, r9, #0, 14
    19d4:	01110001 	tsteq	r1, r1
    19d8:	00001331 	andeq	r1, r0, r1, lsr r3
    19dc:	01828928 	orreq	r8, r2, r8, lsr #18
    19e0:	31011101 	tstcc	r1, r1, lsl #2
    19e4:	29000013 	stmdbcs	r0, {r0, r1, r4}
    19e8:	1331012e 	teqne	r1, #-2147483637	; 0x8000000b
    19ec:	06120111 			; <UNDEFINED> instruction: 0x06120111
    19f0:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    19f4:	00130119 	andseq	r0, r3, r9, lsl r1
    19f8:	012e2a00 	teqeq	lr, r0, lsl #20
    19fc:	0b3a0e03 	bleq	e85210 <__Stack_Size+0xe84e10>
    1a00:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    1a04:	13010b20 	movwne	r0, #6944	; 0x1b20
    1a08:	342b0000 	strtcc	r0, [fp], #-0
    1a0c:	3a080300 	bcc	202614 <__Stack_Size+0x202214>
    1a10:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1a14:	2c000013 	stccs	0, cr0, [r0], {19}
    1a18:	1331011d 	teqne	r1, #1073741831	; 0x40000007
    1a1c:	17550152 			; <UNDEFINED> instruction: 0x17550152
    1a20:	05590b58 	ldrbeq	r0, [r9, #-2904]	; 0xb58
    1a24:	00001301 	andeq	r1, r0, r1, lsl #6
    1a28:	55010b2d 	strpl	r0, [r1, #-2861]	; 0xb2d
    1a2c:	2e000017 	mcrcs	0, 0, r0, cr0, cr7, {0}
    1a30:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    1a34:	0b3a0e03 	bleq	e85248 <__Stack_Size+0xe84e48>
    1a38:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    1a3c:	01111349 	tsteq	r1, r9, asr #6
    1a40:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    1a44:	01194297 			; <UNDEFINED> instruction: 0x01194297
    1a48:	2f000013 	svccs	0x00000013
    1a4c:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    1a50:	0b3a0e03 	bleq	e85264 <__Stack_Size+0xe84e64>
    1a54:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    1a58:	1301193c 	movwne	r1, #6460	; 0x193c
    1a5c:	05300000 	ldreq	r0, [r0, #-0]!
    1a60:	00134900 	andseq	r4, r3, r0, lsl #18
    1a64:	012e3100 	teqeq	lr, r0, lsl #2
    1a68:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    1a6c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1a70:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
    1a74:	01000000 	mrseq	r0, (UNDEF: 0)
    1a78:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
    1a7c:	0e030b13 	vmoveq.32	d3[0], r0
    1a80:	17550e1b 	smmlane	r5, fp, lr, r0
    1a84:	17100111 			; <UNDEFINED> instruction: 0x17100111
    1a88:	24020000 	strcs	r0, [r2], #-0
    1a8c:	3e0b0b00 	vmlacc.f64	d0, d11, d0
    1a90:	000e030b 	andeq	r0, lr, fp, lsl #6
    1a94:	00160300 	andseq	r0, r6, r0, lsl #6
    1a98:	0b3a0803 	bleq	e83aac <__Stack_Size+0xe836ac>
    1a9c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1aa0:	16040000 	strne	r0, [r4], -r0
    1aa4:	3a0e0300 	bcc	3826ac <__Stack_Size+0x3822ac>
    1aa8:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1aac:	05000013 	streq	r0, [r0, #-19]
    1ab0:	13490035 	movtne	r0, #36917	; 0x9035
    1ab4:	26060000 	strcs	r0, [r6], -r0
    1ab8:	00134900 	andseq	r4, r3, r0, lsl #18
    1abc:	01040700 	tsteq	r4, r0, lsl #14
    1ac0:	0b3a0b0b 	bleq	e846f4 <__Stack_Size+0xe842f4>
    1ac4:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    1ac8:	28080000 	stmdacs	r8, {}	; <UNPREDICTABLE>
    1acc:	1c0e0300 	stcne	3, cr0, [lr], {-0}
    1ad0:	0900000d 	stmdbeq	r0, {r0, r2, r3}
    1ad4:	08030028 	stmdaeq	r3, {r3, r5}
    1ad8:	00000d1c 	andeq	r0, r0, ip, lsl sp
    1adc:	0b01130a 	bleq	4670c <__Stack_Size+0x4630c>
    1ae0:	3b0b3a0b 	blcc	2d0314 <__Stack_Size+0x2cff14>
    1ae4:	00130105 	andseq	r0, r3, r5, lsl #2
    1ae8:	000d0b00 	andeq	r0, sp, r0, lsl #22
    1aec:	0b3a0e03 	bleq	e85300 <__Stack_Size+0xe84f00>
    1af0:	1349053b 	movtne	r0, #38203	; 0x953b
    1af4:	00000b38 	andeq	r0, r0, r8, lsr fp
    1af8:	03000d0c 	movweq	r0, #3340	; 0xd0c
    1afc:	3b0b3a08 	blcc	2d0324 <__Stack_Size+0x2cff24>
    1b00:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
    1b04:	0d00000b 	stceq	0, cr0, [r0, #-44]	; 0xffffffd4
    1b08:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
    1b0c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1b10:	00001349 	andeq	r1, r0, r9, asr #6
    1b14:	3f012e0e 	svccc	0x00012e0e
    1b18:	3a0e0319 	bcc	382784 <__Stack_Size+0x382384>
    1b1c:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    1b20:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
    1b24:	97184006 	ldrls	r4, [r8, -r6]
    1b28:	13011942 	movwne	r1, #6466	; 0x1942
    1b2c:	050f0000 	streq	r0, [pc, #-0]	; 1b34 <__Stack_Size+0x1734>
    1b30:	3a0e0300 	bcc	382738 <__Stack_Size+0x382338>
    1b34:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1b38:	00180213 	andseq	r0, r8, r3, lsl r2
    1b3c:	00051000 	andeq	r1, r5, r0
    1b40:	0b3a0e03 	bleq	e85354 <__Stack_Size+0xe84f54>
    1b44:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1b48:	00001702 	andeq	r1, r0, r2, lsl #14
    1b4c:	3f002e11 	svccc	0x00002e11
    1b50:	3a0e0319 	bcc	3827bc <__Stack_Size+0x3823bc>
    1b54:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    1b58:	11134919 	tstne	r3, r9, lsl r9
    1b5c:	40061201 	andmi	r1, r6, r1, lsl #4
    1b60:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    1b64:	2e120000 	cdpcs	0, 1, cr0, cr2, cr0, {0}
    1b68:	03193f01 	tsteq	r9, #1, 30
    1b6c:	3b0b3a0e 	blcc	2d03ac <__Stack_Size+0x2cffac>
    1b70:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
    1b74:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    1b78:	97184006 	ldrls	r4, [r8, -r6]
    1b7c:	00001942 	andeq	r1, r0, r2, asr #18
    1b80:	03003413 	movweq	r3, #1043	; 0x413
    1b84:	3b0b3a0e 	blcc	2d03c4 <__Stack_Size+0x2cffc4>
    1b88:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    1b8c:	14000017 	strne	r0, [r0], #-23
    1b90:	08030034 	stmdaeq	r3, {r2, r4, r5}
    1b94:	0b3b0b3a 	bleq	ec4884 <__Stack_Size+0xec4484>
    1b98:	17021349 	strne	r1, [r2, -r9, asr #6]
    1b9c:	01000000 	mrseq	r0, (UNDEF: 0)
    1ba0:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
    1ba4:	0e030b13 	vmoveq.32	d3[0], r0
    1ba8:	17550e1b 	smmlane	r5, fp, lr, r0
    1bac:	17100111 			; <UNDEFINED> instruction: 0x17100111
    1bb0:	24020000 	strcs	r0, [r2], #-0
    1bb4:	3e0b0b00 	vmlacc.f64	d0, d11, d0
    1bb8:	000e030b 	andeq	r0, lr, fp, lsl #6
    1bbc:	00160300 	andseq	r0, r6, r0, lsl #6
    1bc0:	0b3a0803 	bleq	e83bd4 <__Stack_Size+0xe837d4>
    1bc4:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1bc8:	16040000 	strne	r0, [r4], -r0
    1bcc:	3a0e0300 	bcc	3827d4 <__Stack_Size+0x3823d4>
    1bd0:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1bd4:	05000013 	streq	r0, [r0, #-19]
    1bd8:	13490035 	movtne	r0, #36917	; 0x9035
    1bdc:	04060000 	streq	r0, [r6], #-0
    1be0:	3a0b0b01 	bcc	2c47ec <__Stack_Size+0x2c43ec>
    1be4:	010b3b0b 	tsteq	fp, fp, lsl #22
    1be8:	07000013 	smladeq	r0, r3, r0, r0
    1bec:	0e030028 	cdpeq	0, 0, cr0, cr3, cr8, {1}
    1bf0:	00000d1c 	andeq	r0, r0, ip, lsl sp
    1bf4:	03002808 	movweq	r2, #2056	; 0x808
    1bf8:	000d1c08 	andeq	r1, sp, r8, lsl #24
    1bfc:	01130900 	tsteq	r3, r0, lsl #18
    1c00:	0b3a0b0b 	bleq	e84834 <__Stack_Size+0xe84434>
    1c04:	1301053b 	movwne	r0, #5435	; 0x153b
    1c08:	0d0a0000 	stceq	0, cr0, [sl, #-0]
    1c0c:	3a080300 	bcc	202814 <__Stack_Size+0x202414>
    1c10:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1c14:	000b3813 	andeq	r3, fp, r3, lsl r8
    1c18:	000d0b00 	andeq	r0, sp, r0, lsl #22
    1c1c:	0b3a0e03 	bleq	e85430 <__Stack_Size+0xe85030>
    1c20:	1349053b 	movtne	r0, #38203	; 0x953b
    1c24:	00000b38 	andeq	r0, r0, r8, lsr fp
    1c28:	0300160c 	movweq	r1, #1548	; 0x60c
    1c2c:	3b0b3a0e 	blcc	2d046c <__Stack_Size+0x2d006c>
    1c30:	00134905 	andseq	r4, r3, r5, lsl #18
    1c34:	01130d00 	tsteq	r3, r0, lsl #26
    1c38:	0b3a0b0b 	bleq	e8486c <__Stack_Size+0xe8446c>
    1c3c:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    1c40:	0d0e0000 	stceq	0, cr0, [lr, #-0]
    1c44:	3a0e0300 	bcc	38284c <__Stack_Size+0x38244c>
    1c48:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1c4c:	000b3813 	andeq	r3, fp, r3, lsl r8
    1c50:	012e0f00 	teqeq	lr, r0, lsl #30
    1c54:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    1c58:	0b3b0b3a 	bleq	ec4948 <__Stack_Size+0xec4548>
    1c5c:	01111927 	tsteq	r1, r7, lsr #18
    1c60:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    1c64:	01194297 			; <UNDEFINED> instruction: 0x01194297
    1c68:	10000013 	andne	r0, r0, r3, lsl r0
    1c6c:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    1c70:	0b3b0b3a 	bleq	ec4960 <__Stack_Size+0xec4560>
    1c74:	17021349 	strne	r1, [r2, -r9, asr #6]
    1c78:	89110000 	ldmdbhi	r1, {}	; <UNPREDICTABLE>
    1c7c:	11010182 	smlabbne	r1, r2, r1, r0
    1c80:	01133101 	tsteq	r3, r1, lsl #2
    1c84:	12000013 	andne	r0, r0, #19
    1c88:	0001828a 	andeq	r8, r1, sl, lsl #5
    1c8c:	42911802 	addsmi	r1, r1, #131072	; 0x20000
    1c90:	13000018 	movwne	r0, #24
    1c94:	01018289 	smlabbeq	r1, r9, r2, r8
    1c98:	42950111 	addsmi	r0, r5, #1073741828	; 0x40000004
    1c9c:	01133119 	tsteq	r3, r9, lsl r1
    1ca0:	14000013 	strne	r0, [r0], #-19
    1ca4:	01018289 	smlabbeq	r1, r9, r2, r8
    1ca8:	42950111 	addsmi	r0, r5, #1073741828	; 0x40000004
    1cac:	00133119 	andseq	r3, r3, r9, lsl r1
    1cb0:	000f1500 	andeq	r1, pc, r0, lsl #10
    1cb4:	13490b0b 	movtne	r0, #39691	; 0x9b0b
    1cb8:	34160000 	ldrcc	r0, [r6], #-0
    1cbc:	3a0e0300 	bcc	3828c4 <__Stack_Size+0x3824c4>
    1cc0:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1cc4:	00170213 	andseq	r0, r7, r3, lsl r2
    1cc8:	00341700 	eorseq	r1, r4, r0, lsl #14
    1ccc:	0b3a0e03 	bleq	e854e0 <__Stack_Size+0xe850e0>
    1cd0:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1cd4:	00001802 	andeq	r1, r0, r2, lsl #16
    1cd8:	01828918 	orreq	r8, r2, r8, lsl r9
    1cdc:	31011101 	tstcc	r1, r1, lsl #2
    1ce0:	19000013 	stmdbne	r0, {r0, r1, r4}
    1ce4:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    1ce8:	0b3b0b3a 	bleq	ec49d8 <__Stack_Size+0xec45d8>
    1cec:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
    1cf0:	341a0000 	ldrcc	r0, [sl], #-0
    1cf4:	3a0e0300 	bcc	3828fc <__Stack_Size+0x3824fc>
    1cf8:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1cfc:	00170213 	andseq	r0, r7, r3, lsl r2
    1d00:	012e1b00 	teqeq	lr, r0, lsl #22
    1d04:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    1d08:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1d0c:	01111927 	tsteq	r1, r7, lsr #18
    1d10:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    1d14:	01194297 			; <UNDEFINED> instruction: 0x01194297
    1d18:	1c000013 	stcne	0, cr0, [r0], {19}
    1d1c:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    1d20:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1d24:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
    1d28:	051d0000 	ldreq	r0, [sp, #-0]
    1d2c:	3a0e0300 	bcc	382934 <__Stack_Size+0x382534>
    1d30:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1d34:	00170213 	andseq	r0, r7, r3, lsl r2
    1d38:	00341e00 	eorseq	r1, r4, r0, lsl #28
    1d3c:	0b3a0e03 	bleq	e85550 <__Stack_Size+0xe85150>
    1d40:	1349053b 	movtne	r0, #38203	; 0x953b
    1d44:	00001802 	andeq	r1, r0, r2, lsl #16
    1d48:	3f012e1f 	svccc	0x00012e1f
    1d4c:	3a0e0319 	bcc	3829b8 <__Stack_Size+0x3825b8>
    1d50:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    1d54:	11134919 	tstne	r3, r9, lsl r9
    1d58:	40061201 	andmi	r1, r6, r1, lsl #4
    1d5c:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    1d60:	00001301 	andeq	r1, r0, r1, lsl #6
    1d64:	03003420 	movweq	r3, #1056	; 0x420
    1d68:	3b0b3a0e 	blcc	2d05a8 <__Stack_Size+0x2d01a8>
    1d6c:	00134905 	andseq	r4, r3, r5, lsl #18
    1d70:	012e2100 	teqeq	lr, r0, lsl #2
    1d74:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    1d78:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1d7c:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
    1d80:	00001301 	andeq	r1, r0, r1, lsl #6
    1d84:	49000522 	stmdbmi	r0, {r1, r5, r8, sl}
    1d88:	00000013 	andeq	r0, r0, r3, lsl r0
    1d8c:	10001101 	andne	r1, r0, r1, lsl #2
    1d90:	12011106 	andne	r1, r1, #-2147483647	; 0x80000001
    1d94:	1b080301 	blne	2029a0 <__Stack_Size+0x2025a0>
    1d98:	13082508 	movwne	r2, #34056	; 0x8508
    1d9c:	00000005 	andeq	r0, r0, r5
    1da0:	25011101 	strcs	r1, [r1, #-257]	; 0x101
    1da4:	030b130e 	movweq	r1, #45838	; 0xb30e
    1da8:	550e1b0e 	strpl	r1, [lr, #-2830]	; 0xb0e
    1dac:	10011117 	andne	r1, r1, r7, lsl r1
    1db0:	02000017 	andeq	r0, r0, #23
    1db4:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    1db8:	0b3a0e03 	bleq	e855cc <__Stack_Size+0xe851cc>
    1dbc:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
    1dc0:	06120111 			; <UNDEFINED> instruction: 0x06120111
    1dc4:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    1dc8:	00130119 	andseq	r0, r3, r9, lsl r1
    1dcc:	00340300 	eorseq	r0, r4, r0, lsl #6
    1dd0:	0b3a0e03 	bleq	e855e4 <__Stack_Size+0xe851e4>
    1dd4:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1dd8:	34040000 	strcc	r0, [r4], #-0
    1ddc:	3a0e0300 	bcc	3829e4 <__Stack_Size+0x3825e4>
    1de0:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1de4:	00170213 	andseq	r0, r7, r3, lsl r2
    1de8:	82890500 	addhi	r0, r9, #0, 10
    1dec:	01110001 	tsteq	r1, r1
    1df0:	00001331 	andeq	r1, r0, r1, lsr r3
    1df4:	0b000f06 	bleq	5a14 <__Stack_Size+0x5614>
    1df8:	0013490b 	andseq	r4, r3, fp, lsl #18
    1dfc:	00240700 	eoreq	r0, r4, r0, lsl #14
    1e00:	0b3e0b0b 	bleq	f84a34 <__Stack_Size+0xf84634>
    1e04:	00000e03 	andeq	r0, r0, r3, lsl #28
    1e08:	03003408 	movweq	r3, #1032	; 0x408
    1e0c:	3b0b3a0e 	blcc	2d064c <__Stack_Size+0x2d024c>
    1e10:	3f13490b 	svccc	0x0013490b
    1e14:	00193c19 	andseq	r3, r9, r9, lsl ip
    1e18:	00340900 	eorseq	r0, r4, r0, lsl #18
    1e1c:	0b3a0e03 	bleq	e85630 <__Stack_Size+0xe85230>
    1e20:	193f0b3b 	ldmdbne	pc!, {r0, r1, r3, r4, r5, r8, r9, fp}	; <UNPREDICTABLE>
    1e24:	0000193c 	andeq	r1, r0, ip, lsr r9
    1e28:	4901010a 	stmdbmi	r1, {r1, r3, r8}
    1e2c:	00130113 	andseq	r0, r3, r3, lsl r1
    1e30:	00210b00 	eoreq	r0, r1, r0, lsl #22
    1e34:	0b2f1349 	bleq	bc6b60 <__Stack_Size+0xbc6760>
    1e38:	150c0000 	strne	r0, [ip, #-0]
    1e3c:	00192700 	andseq	r2, r9, r0, lsl #14
    1e40:	00340d00 	eorseq	r0, r4, r0, lsl #26
    1e44:	0b3a0e03 	bleq	e85658 <__Stack_Size+0xe85258>
    1e48:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1e4c:	1802193f 	stmdane	r2, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
    1e50:	260e0000 	strcs	r0, [lr], -r0
    1e54:	00134900 	andseq	r4, r3, r0, lsl #18
    1e58:	002e0f00 	eoreq	r0, lr, r0, lsl #30
    1e5c:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    1e60:	0b3b0b3a 	bleq	ec4b50 <__Stack_Size+0xec4750>
    1e64:	13491927 	movtne	r1, #39207	; 0x9927
    1e68:	0000193c 	andeq	r1, r0, ip, lsr r9
    1e6c:	0b002410 	bleq	aeb4 <__Stack_Size+0xaab4>
    1e70:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
    1e74:	00000008 	andeq	r0, r0, r8
    1e78:	25011101 	strcs	r1, [r1, #-257]	; 0x101
    1e7c:	030b130e 	movweq	r1, #45838	; 0xb30e
    1e80:	550e1b0e 	strpl	r1, [lr, #-2830]	; 0xb0e
    1e84:	10011117 	andne	r1, r1, r7, lsl r1
    1e88:	02000017 	andeq	r0, r0, #23
    1e8c:	0b0b0024 	bleq	2c1f24 <__Stack_Size+0x2c1b24>
    1e90:	0e030b3e 	vmoveq.16	d3[0], r0
    1e94:	16030000 	strne	r0, [r3], -r0
    1e98:	3a080300 	bcc	202aa0 <__Stack_Size+0x2026a0>
    1e9c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1ea0:	04000013 	streq	r0, [r0], #-19
    1ea4:	0b0b000f 	bleq	2c1ee8 <__Stack_Size+0x2c1ae8>
    1ea8:	00001349 	andeq	r1, r0, r9, asr #6
    1eac:	03010405 	movweq	r0, #5125	; 0x1405
    1eb0:	3a0b0b0e 	bcc	2c4af0 <__Stack_Size+0x2c46f0>
    1eb4:	010b3b0b 	tsteq	fp, fp, lsl #22
    1eb8:	06000013 			; <UNDEFINED> instruction: 0x06000013
    1ebc:	0e030028 	cdpeq	0, 0, cr0, cr3, cr8, {1}
    1ec0:	00000d1c 	andeq	r0, r0, ip, lsl sp
    1ec4:	03001607 	movweq	r1, #1543	; 0x607
    1ec8:	3b0b3a0e 	blcc	2d0708 <__Stack_Size+0x2d0308>
    1ecc:	0013490b 	andseq	r4, r3, fp, lsl #18
    1ed0:	01130800 	tsteq	r3, r0, lsl #16
    1ed4:	0b0b0e03 	bleq	2c56e8 <__Stack_Size+0x2c52e8>
    1ed8:	0b3b0b3a 	bleq	ec4bc8 <__Stack_Size+0xec47c8>
    1edc:	00001301 	andeq	r1, r0, r1, lsl #6
    1ee0:	03000d09 	movweq	r0, #3337	; 0xd09
    1ee4:	3b0b3a0e 	blcc	2d0724 <__Stack_Size+0x2d0324>
    1ee8:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
    1eec:	0a00000b 	beq	1f20 <__Stack_Size+0x1b20>
    1ef0:	19270115 	stmdbne	r7!, {r0, r2, r4, r8}
    1ef4:	13011349 	movwne	r1, #4937	; 0x1349
    1ef8:	050b0000 	streq	r0, [fp, #-0]
    1efc:	00134900 	andseq	r4, r3, r0, lsl #18
    1f00:	01130c00 	tsteq	r3, r0, lsl #24
    1f04:	0b0b0803 	bleq	2c3f18 <__Stack_Size+0x2c3b18>
    1f08:	0b3b0b3a 	bleq	ec4bf8 <__Stack_Size+0xec47f8>
    1f0c:	00001301 	andeq	r1, r0, r1, lsl #6
    1f10:	03000d0d 	movweq	r0, #3341	; 0xd0d
    1f14:	3b0b3a08 	blcc	2d073c <__Stack_Size+0x2d033c>
    1f18:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
    1f1c:	0e00000b 	cdpeq	0, 0, cr0, cr0, cr11, {0}
    1f20:	0b0b0117 	bleq	2c2384 <__Stack_Size+0x2c1f84>
    1f24:	0b3b0b3a 	bleq	ec4c14 <__Stack_Size+0xec4814>
    1f28:	00001301 	andeq	r1, r0, r1, lsl #6
    1f2c:	03000d0f 	movweq	r0, #3343	; 0xd0f
    1f30:	3b0b3a08 	blcc	2d0758 <__Stack_Size+0x2d0358>
    1f34:	0013490b 	andseq	r4, r3, fp, lsl #18
    1f38:	00151000 	andseq	r1, r5, r0
    1f3c:	00001927 	andeq	r1, r0, r7, lsr #18
    1f40:	0b000f11 	bleq	5b8c <__Stack_Size+0x578c>
    1f44:	1200000b 	andne	r0, r0, #11
    1f48:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
    1f4c:	0b3a0e03 	bleq	e85760 <__Stack_Size+0xe85360>
    1f50:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
    1f54:	06120111 			; <UNDEFINED> instruction: 0x06120111
    1f58:	00001840 	andeq	r1, r0, r0, asr #16
    1f5c:	03003413 	movweq	r3, #1043	; 0x413
    1f60:	3b0b3a0e 	blcc	2d07a0 <__Stack_Size+0x2d03a0>
    1f64:	3f13490b 	svccc	0x0013490b
    1f68:	00193c19 	andseq	r3, r9, r9, lsl ip
    1f6c:	00341400 	eorseq	r1, r4, r0, lsl #8
    1f70:	0b3a0e03 	bleq	e85784 <__Stack_Size+0xe85384>
    1f74:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1f78:	1802193f 	stmdane	r2, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
    1f7c:	01000000 	mrseq	r0, (UNDEF: 0)
    1f80:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
    1f84:	0e030b13 	vmoveq.32	d3[0], r0
    1f88:	17550e1b 	smmlane	r5, fp, lr, r0
    1f8c:	17100111 			; <UNDEFINED> instruction: 0x17100111
    1f90:	24020000 	strcs	r0, [r2], #-0
    1f94:	3e0b0b00 	vmlacc.f64	d0, d11, d0
    1f98:	000e030b 	andeq	r0, lr, fp, lsl #6
    1f9c:	00160300 	andseq	r0, r6, r0, lsl #6
    1fa0:	0b3a0803 	bleq	e83fb4 <__Stack_Size+0xe83bb4>
    1fa4:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1fa8:	04040000 	streq	r0, [r4], #-0
    1fac:	3a0b0b01 	bcc	2c4bb8 <__Stack_Size+0x2c47b8>
    1fb0:	010b3b0b 	tsteq	fp, fp, lsl #22
    1fb4:	05000013 	streq	r0, [r0, #-19]
    1fb8:	0e030028 	cdpeq	0, 0, cr0, cr3, cr8, {1}
    1fbc:	00000d1c 	andeq	r0, r0, ip, lsl sp
    1fc0:	03001606 	movweq	r1, #1542	; 0x606
    1fc4:	3b0b3a0e 	blcc	2d0804 <__Stack_Size+0x2d0404>
    1fc8:	0013490b 	andseq	r4, r3, fp, lsl #18
    1fcc:	01040700 	tsteq	r4, r0, lsl #14
    1fd0:	0b0b0e03 	bleq	2c57e4 <__Stack_Size+0x2c53e4>
    1fd4:	0b3b0b3a 	bleq	ec4cc4 <__Stack_Size+0xec48c4>
    1fd8:	00001301 	andeq	r1, r0, r1, lsl #6
    1fdc:	03011308 	movweq	r1, #4872	; 0x1308
    1fe0:	3a0b0b0e 	bcc	2c4c20 <__Stack_Size+0x2c4820>
    1fe4:	010b3b0b 	tsteq	fp, fp, lsl #22
    1fe8:	09000013 	stmdbeq	r0, {r0, r1, r4}
    1fec:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
    1ff0:	0b3b0b3a 	bleq	ec4ce0 <__Stack_Size+0xec48e0>
    1ff4:	0b381349 	bleq	e06d20 <__Stack_Size+0xe06920>
    1ff8:	0f0a0000 	svceq	0x000a0000
    1ffc:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
    2000:	0b000013 	bleq	2054 <__Stack_Size+0x1c54>
    2004:	19270115 	stmdbne	r7!, {r0, r2, r4, r8}
    2008:	13011349 	movwne	r1, #4937	; 0x1349
    200c:	050c0000 	streq	r0, [ip, #-0]
    2010:	00134900 	andseq	r4, r3, r0, lsl #18
    2014:	01130d00 	tsteq	r3, r0, lsl #26
    2018:	0b0b0803 	bleq	2c402c <__Stack_Size+0x2c3c2c>
    201c:	0b3b0b3a 	bleq	ec4d0c <__Stack_Size+0xec490c>
    2020:	00001301 	andeq	r1, r0, r1, lsl #6
    2024:	03000d0e 	movweq	r0, #3342	; 0xd0e
    2028:	3b0b3a08 	blcc	2d0850 <__Stack_Size+0x2d0450>
    202c:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
    2030:	0f00000b 	svceq	0x0000000b
    2034:	0b0b0117 	bleq	2c2498 <__Stack_Size+0x2c2098>
    2038:	0b3b0b3a 	bleq	ec4d28 <__Stack_Size+0xec4928>
    203c:	00001301 	andeq	r1, r0, r1, lsl #6
    2040:	03000d10 	movweq	r0, #3344	; 0xd10
    2044:	3b0b3a08 	blcc	2d086c <__Stack_Size+0x2d046c>
    2048:	0013490b 	andseq	r4, r3, fp, lsl #18
    204c:	00151100 	andseq	r1, r5, r0, lsl #2
    2050:	00001927 	andeq	r1, r0, r7, lsr #18
    2054:	0b000f12 	bleq	5ca4 <__Stack_Size+0x58a4>
    2058:	1300000b 	movwne	r0, #11
    205c:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    2060:	0b3a0e03 	bleq	e85874 <__Stack_Size+0xe85474>
    2064:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
    2068:	0b201349 	bleq	806d94 <__Stack_Size+0x806994>
    206c:	00001301 	andeq	r1, r0, r1, lsl #6
    2070:	03003414 	movweq	r3, #1044	; 0x414
    2074:	3b0b3a08 	blcc	2d089c <__Stack_Size+0x2d049c>
    2078:	0013490b 	andseq	r4, r3, fp, lsl #18
    207c:	012e1500 	teqeq	lr, r0, lsl #10
    2080:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    2084:	0b3b0b3a 	bleq	ec4d74 <__Stack_Size+0xec4974>
    2088:	13491927 	movtne	r1, #39207	; 0x9927
    208c:	06120111 			; <UNDEFINED> instruction: 0x06120111
    2090:	42961840 	addsmi	r1, r6, #64, 16	; 0x400000
    2094:	00130119 	andseq	r0, r3, r9, lsl r1
    2098:	00051600 	andeq	r1, r5, r0, lsl #12
    209c:	0b3a0e03 	bleq	e858b0 <__Stack_Size+0xe854b0>
    20a0:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    20a4:	00001702 	andeq	r1, r0, r2, lsl #14
    20a8:	11010b17 	tstne	r1, r7, lsl fp
    20ac:	01061201 	tsteq	r6, r1, lsl #4
    20b0:	18000013 	stmdane	r0, {r0, r1, r4}
    20b4:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    20b8:	0b3b0b3a 	bleq	ec4da8 <__Stack_Size+0xec49a8>
    20bc:	17021349 	strne	r1, [r2, -r9, asr #6]
    20c0:	0b190000 	bleq	6420c8 <__Stack_Size+0x641cc8>
    20c4:	12011101 	andne	r1, r1, #1073741824	; 0x40000000
    20c8:	1a000006 	bne	20e8 <__Stack_Size+0x1ce8>
    20cc:	0e03012e 	adfeqsp	f0, f3, #0.5
    20d0:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    20d4:	01111927 	tsteq	r1, r7, lsr #18
    20d8:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    20dc:	01194297 			; <UNDEFINED> instruction: 0x01194297
    20e0:	1b000013 	blne	2134 <__Stack_Size+0x1d34>
    20e4:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    20e8:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    20ec:	17021349 	strne	r1, [r2, -r9, asr #6]
    20f0:	0a1c0000 	beq	7020f8 <__Stack_Size+0x701cf8>
    20f4:	3a0e0300 	bcc	382cfc <__Stack_Size+0x3828fc>
    20f8:	11053b0b 	tstne	r5, fp, lsl #22
    20fc:	1d000001 	stcne	0, cr0, [r0, #-4]
    2100:	01018289 	smlabbeq	r1, r9, r2, r8
    2104:	13010111 	movwne	r0, #4369	; 0x1111
    2108:	8a1e0000 	bhi	782110 <__Stack_Size+0x781d10>
    210c:	02000182 	andeq	r0, r0, #-2147483616	; 0x80000020
    2110:	18429118 	stmdane	r2, {r3, r4, r8, ip, pc}^
    2114:	891f0000 	ldmdbhi	pc, {}	; <UNPREDICTABLE>
    2118:	11010182 	smlabbne	r1, r2, r1, r0
    211c:	01133101 	tsteq	r3, r1, lsl #2
    2120:	20000013 	andcs	r0, r0, r3, lsl r0
    2124:	01018289 	smlabbeq	r1, r9, r2, r8
    2128:	13310111 	teqne	r1, #1073741828	; 0x40000004
    212c:	2e210000 	cdpcs	0, 2, cr0, cr1, cr0, {0}
    2130:	03193f00 	tsteq	r9, #0, 30
    2134:	3b0b3a0e 	blcc	2d0974 <__Stack_Size+0x2d0574>
    2138:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
    213c:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    2140:	96184006 	ldrls	r4, [r8], -r6
    2144:	00001942 	andeq	r1, r0, r2, asr #18
    2148:	31012e22 	tstcc	r1, r2, lsr #28
    214c:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    2150:	96184006 	ldrls	r4, [r8], -r6
    2154:	13011942 	movwne	r1, #6466	; 0x1942
    2158:	34230000 	strtcc	r0, [r3], #-0
    215c:	02133100 	andseq	r3, r3, #0, 2
    2160:	24000017 	strcs	r0, [r0], #-23
    2164:	13310034 	teqne	r1, #52	; 0x34
    2168:	34250000 	strtcc	r0, [r5], #-0
    216c:	3a0e0300 	bcc	382d74 <__Stack_Size+0x382974>
    2170:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    2174:	26000013 			; <UNDEFINED> instruction: 0x26000013
    2178:	08030034 	stmdaeq	r3, {r2, r4, r5}
    217c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    2180:	17021349 	strne	r1, [r2, -r9, asr #6]
    2184:	89270000 	stmdbhi	r7!, {}	; <UNPREDICTABLE>
    2188:	11000182 	smlabbne	r0, r2, r1, r0
    218c:	00133101 	andseq	r3, r3, r1, lsl #2
    2190:	012e2800 	teqeq	lr, r0, lsl #16
    2194:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    2198:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    219c:	13491927 	movtne	r1, #39207	; 0x9927
    21a0:	06120111 			; <UNDEFINED> instruction: 0x06120111
    21a4:	42961840 	addsmi	r1, r6, #64, 16	; 0x400000
    21a8:	00130119 	andseq	r0, r3, r9, lsl r1
    21ac:	010b2900 	tsteq	fp, r0, lsl #18
    21b0:	13011755 	movwne	r1, #5973	; 0x1755
    21b4:	0b2a0000 	bleq	a821bc <__Stack_Size+0xa81dbc>
    21b8:	00175501 	andseq	r5, r7, r1, lsl #10
    21bc:	002e2b00 	eoreq	r2, lr, r0, lsl #22
    21c0:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    21c4:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    21c8:	13491927 	movtne	r1, #39207	; 0x9927
    21cc:	06120111 			; <UNDEFINED> instruction: 0x06120111
    21d0:	42961840 	addsmi	r1, r6, #64, 16	; 0x400000
    21d4:	2c000019 	stccs	0, cr0, [r0], {25}
    21d8:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    21dc:	0b3a0e03 	bleq	e859f0 <__Stack_Size+0xe855f0>
    21e0:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    21e4:	01111349 	tsteq	r1, r9, asr #6
    21e8:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    21ec:	01194297 			; <UNDEFINED> instruction: 0x01194297
    21f0:	2d000013 	stccs	0, cr0, [r0, #-76]	; 0xffffffb4
    21f4:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    21f8:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    21fc:	17021349 	strne	r1, [r2, -r9, asr #6]
    2200:	052e0000 	streq	r0, [lr, #-0]!
    2204:	3a0e0300 	bcc	382e0c <__Stack_Size+0x382a0c>
    2208:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    220c:	00180213 	andseq	r0, r8, r3, lsl r2
    2210:	00342f00 	eorseq	r2, r4, r0, lsl #30
    2214:	0b3a0e03 	bleq	e85a28 <__Stack_Size+0xe85628>
    2218:	1349053b 	movtne	r0, #38203	; 0x953b
    221c:	00001802 	andeq	r1, r0, r2, lsl #16
    2220:	03012e30 	movweq	r2, #7728	; 0x1e30
    2224:	3b0b3a0e 	blcc	2d0a64 <__Stack_Size+0x2d0664>
    2228:	20192705 	andscs	r2, r9, r5, lsl #14
    222c:	0013010b 	andseq	r0, r3, fp, lsl #2
    2230:	000a3100 	andeq	r3, sl, r0, lsl #2
    2234:	0b3a0e03 	bleq	e85a48 <__Stack_Size+0xe85648>
    2238:	0000053b 	andeq	r0, r0, fp, lsr r5
    223c:	01010b32 	tsteq	r1, r2, lsr fp
    2240:	33000013 	movwcc	r0, #19
    2244:	0000010b 	andeq	r0, r0, fp, lsl #2
    2248:	49003534 	stmdbmi	r0, {r2, r4, r5, r8, sl, ip, sp}
    224c:	35000013 	strcc	r0, [r0, #-19]
    2250:	0b0b0117 	bleq	2c26b4 <__Stack_Size+0x2c22b4>
    2254:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    2258:	00001301 	andeq	r1, r0, r1, lsl #6
    225c:	03000d36 	movweq	r0, #3382	; 0xd36
    2260:	3b0b3a08 	blcc	2d0a88 <__Stack_Size+0x2d0688>
    2264:	00134905 	andseq	r4, r3, r5, lsl #18
    2268:	00343700 	eorseq	r3, r4, r0, lsl #14
    226c:	0b3a0e03 	bleq	e85a80 <__Stack_Size+0xe85680>
    2270:	1349053b 	movtne	r0, #38203	; 0x953b
    2274:	00000b1c 	andeq	r0, r0, ip, lsl fp
    2278:	31011d38 	tstcc	r1, r8, lsr sp
    227c:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    2280:	590b5806 	stmdbpl	fp, {r1, r2, fp, ip, lr}
    2284:	00130105 	andseq	r0, r3, r5, lsl #2
    2288:	000a3900 	andeq	r3, sl, r0, lsl #18
    228c:	01111331 	tsteq	r1, r1, lsr r3
    2290:	1d3a0000 	ldcne	0, cr0, [sl, #-0]
    2294:	52133101 	andspl	r3, r3, #1073741824	; 0x40000000
    2298:	58175501 	ldmdapl	r7, {r0, r8, sl, ip, lr}
    229c:	0105590b 	tsteq	r5, fp, lsl #18
    22a0:	3b000013 	blcc	22f4 <__Stack_Size+0x1ef4>
    22a4:	13310034 	teqne	r1, #52	; 0x34
    22a8:	00001802 	andeq	r1, r0, r2, lsl #16
    22ac:	0182893c 	orreq	r8, r2, ip, lsr r9
    22b0:	00011101 	andeq	r1, r1, r1, lsl #2
    22b4:	82893d00 	addhi	r3, r9, #0, 26
    22b8:	01110001 	tsteq	r1, r1
    22bc:	31194295 			; <UNDEFINED> instruction: 0x31194295
    22c0:	3e000013 	mcrcc	0, 0, r0, cr0, cr3, {0}
    22c4:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    22c8:	0b3a0e03 	bleq	e85adc <__Stack_Size+0xe856dc>
    22cc:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    22d0:	06120111 			; <UNDEFINED> instruction: 0x06120111
    22d4:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    22d8:	00130119 	andseq	r0, r3, r9, lsl r1
    22dc:	00053f00 	andeq	r3, r5, r0, lsl #30
    22e0:	0b3a0803 	bleq	e842f4 <__Stack_Size+0xe83ef4>
    22e4:	1349053b 	movtne	r0, #38203	; 0x953b
    22e8:	00001702 	andeq	r1, r0, r2, lsl #14
    22ec:	03003440 	movweq	r3, #1088	; 0x440
    22f0:	3b0b3a08 	blcc	2d0b18 <__Stack_Size+0x2d0718>
    22f4:	02134905 	andseq	r4, r3, #81920	; 0x14000
    22f8:	41000018 	tstmi	r0, r8, lsl r0
    22fc:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
    2300:	0b3a0e03 	bleq	e85b14 <__Stack_Size+0xe85714>
    2304:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    2308:	06120111 			; <UNDEFINED> instruction: 0x06120111
    230c:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    2310:	42000019 	andmi	r0, r0, #25
    2314:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    2318:	0b3b0b3a 	bleq	ec5008 <__Stack_Size+0xec4c08>
    231c:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
    2320:	0000193c 	andeq	r1, r0, ip, lsr r9
    2324:	03003443 	movweq	r3, #1091	; 0x443
    2328:	3b0b3a0e 	blcc	2d0b68 <__Stack_Size+0x2d0768>
    232c:	3f13490b 	svccc	0x0013490b
    2330:	00180219 	andseq	r0, r8, r9, lsl r2
    2334:	012e4400 	teqeq	lr, r0, lsl #8
    2338:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    233c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    2340:	13491927 	movtne	r1, #39207	; 0x9927
    2344:	1301193c 	movwne	r1, #6460	; 0x193c
    2348:	2e450000 	cdpcs	0, 4, cr0, cr5, cr0, {0}
    234c:	03193f01 	tsteq	r9, #1, 30
    2350:	3b0b3a0e 	blcc	2d0b90 <__Stack_Size+0x2d0790>
    2354:	3c19270b 	ldccc	7, cr2, [r9], {11}
    2358:	00130119 	andseq	r0, r3, r9, lsl r1
    235c:	012e4600 	teqeq	lr, r0, lsl #12
    2360:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    2364:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    2368:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
    236c:	00001301 	andeq	r1, r0, r1, lsl #6
    2370:	3f012e47 	svccc	0x00012e47
    2374:	3a0e0319 	bcc	382fe0 <__Stack_Size+0x382be0>
    2378:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    237c:	00193c19 	andseq	r3, r9, r9, lsl ip
    2380:	11010000 	mrsne	r0, (UNDEF: 1)
    2384:	130e2501 	movwne	r2, #58625	; 0xe501
    2388:	1b0e030b 	blne	382fbc <__Stack_Size+0x382bbc>
    238c:	1117550e 	tstne	r7, lr, lsl #10
    2390:	00171001 	andseq	r1, r7, r1
    2394:	00240200 	eoreq	r0, r4, r0, lsl #4
    2398:	0b3e0b0b 	bleq	f84fcc <__Stack_Size+0xf84bcc>
    239c:	00000e03 	andeq	r0, r0, r3, lsl #28
    23a0:	03001603 	movweq	r1, #1539	; 0x603
    23a4:	3b0b3a08 	blcc	2d0bcc <__Stack_Size+0x2d07cc>
    23a8:	0013490b 	andseq	r4, r3, fp, lsl #18
    23ac:	000f0400 	andeq	r0, pc, r0, lsl #8
    23b0:	13490b0b 	movtne	r0, #39691	; 0x9b0b
    23b4:	2e050000 	cdpcs	0, 0, cr0, cr5, cr0, {0}
    23b8:	03193f01 	tsteq	r9, #1, 30
    23bc:	3b0b3a0e 	blcc	2d0bfc <__Stack_Size+0x2d07fc>
    23c0:	1119270b 	tstne	r9, fp, lsl #14
    23c4:	40061201 	andmi	r1, r6, r1, lsl #4
    23c8:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    23cc:	00001301 	andeq	r1, r0, r1, lsl #6
    23d0:	03000506 	movweq	r0, #1286	; 0x506
    23d4:	3b0b3a0e 	blcc	2d0c14 <__Stack_Size+0x2d0814>
    23d8:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    23dc:	07000017 	smladeq	r0, r7, r0, r0
    23e0:	08030034 	stmdaeq	r3, {r2, r4, r5}
    23e4:	0b3b0b3a 	bleq	ec50d4 <__Stack_Size+0xec4cd4>
    23e8:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
    23ec:	34080000 	strcc	r0, [r8], #-0
    23f0:	3a080300 	bcc	202ff8 <__Stack_Size+0x202bf8>
    23f4:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    23f8:	00170213 	andseq	r0, r7, r3, lsl r2
    23fc:	00340900 	eorseq	r0, r4, r0, lsl #18
    2400:	0b3a0e03 	bleq	e85c14 <__Stack_Size+0xe85814>
    2404:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    2408:	00001702 	andeq	r1, r0, r2, lsl #14
    240c:	01110100 	tsteq	r1, r0, lsl #2
    2410:	0b130e25 	bleq	4c5cac <__Stack_Size+0x4c58ac>
    2414:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
    2418:	01111755 	tsteq	r1, r5, asr r7
    241c:	00001710 	andeq	r1, r0, r0, lsl r7
    2420:	0b002402 	bleq	b430 <__Stack_Size+0xb030>
    2424:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
    2428:	0300000e 	movweq	r0, #14
    242c:	08030016 	stmdaeq	r3, {r1, r2, r4}
    2430:	0b3b0b3a 	bleq	ec5120 <__Stack_Size+0xec4d20>
    2434:	00001349 	andeq	r1, r0, r9, asr #6
    2438:	03010404 	movweq	r0, #5124	; 0x1404
    243c:	3a0b0b0e 	bcc	2c507c <__Stack_Size+0x2c4c7c>
    2440:	010b3b0b 	tsteq	fp, fp, lsl #22
    2444:	05000013 	streq	r0, [r0, #-19]
    2448:	0e030028 	cdpeq	0, 0, cr0, cr3, cr8, {1}
    244c:	00000d1c 	andeq	r0, r0, ip, lsl sp
    2450:	03001606 	movweq	r1, #1542	; 0x606
    2454:	3b0b3a0e 	blcc	2d0c94 <__Stack_Size+0x2d0894>
    2458:	0013490b 	andseq	r4, r3, fp, lsl #18
    245c:	012e0700 	teqeq	lr, r0, lsl #14
    2460:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    2464:	0b3b0b3a 	bleq	ec5154 <__Stack_Size+0xec4d54>
    2468:	13491927 	movtne	r1, #39207	; 0x9927
    246c:	13010b20 	movwne	r0, #6944	; 0x1b20
    2470:	05080000 	streq	r0, [r8, #-0]
    2474:	3a0e0300 	bcc	38307c <__Stack_Size+0x382c7c>
    2478:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    247c:	09000013 	stmdbeq	r0, {r0, r1, r4}
    2480:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    2484:	0b3a0e03 	bleq	e85c98 <__Stack_Size+0xe85898>
    2488:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
    248c:	06120111 			; <UNDEFINED> instruction: 0x06120111
    2490:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    2494:	00130119 	andseq	r0, r3, r9, lsl r1
    2498:	00050a00 	andeq	r0, r5, r0, lsl #20
    249c:	0b3a0e03 	bleq	e85cb0 <__Stack_Size+0xe858b0>
    24a0:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    24a4:	00001802 	andeq	r1, r0, r2, lsl #16
    24a8:	3f002e0b 	svccc	0x00002e0b
    24ac:	3a0e0319 	bcc	383118 <__Stack_Size+0x382d18>
    24b0:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    24b4:	11134919 	tstne	r3, r9, lsl r9
    24b8:	40061201 	andmi	r1, r6, r1, lsl #4
    24bc:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    24c0:	050c0000 	streq	r0, [ip, #-0]
    24c4:	3a0e0300 	bcc	3830cc <__Stack_Size+0x382ccc>
    24c8:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    24cc:	00170213 	andseq	r0, r7, r3, lsl r2
    24d0:	012e0d00 	teqeq	lr, r0, lsl #26
    24d4:	01111331 	tsteq	r1, r1, lsr r3
    24d8:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    24dc:	01194297 			; <UNDEFINED> instruction: 0x01194297
    24e0:	0e000013 	mcreq	0, 0, r0, cr0, cr3, {0}
    24e4:	13310005 	teqne	r1, #5
    24e8:	00001702 	andeq	r1, r0, r2, lsl #14
    24ec:	3f012e0f 	svccc	0x00012e0f
    24f0:	3a0e0319 	bcc	38315c <__Stack_Size+0x382d5c>
    24f4:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    24f8:	11134919 	tstne	r3, r9, lsl r9
    24fc:	40061201 	andmi	r1, r6, r1, lsl #4
    2500:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    2504:	00001301 	andeq	r1, r0, r1, lsl #6
    2508:	11010b10 	tstne	r1, r0, lsl fp
    250c:	00061201 	andeq	r1, r6, r1, lsl #4
    2510:	00341100 	eorseq	r1, r4, r0, lsl #2
    2514:	0b3a0e03 	bleq	e85d28 <__Stack_Size+0xe85928>
    2518:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    251c:	00001702 	andeq	r1, r0, r2, lsl #14
    2520:	03003412 	movweq	r3, #1042	; 0x412
    2524:	3b0b3a0e 	blcc	2d0d64 <__Stack_Size+0x2d0964>
    2528:	0013490b 	andseq	r4, r3, fp, lsl #18
    252c:	011d1300 	tsteq	sp, r0, lsl #6
    2530:	01521331 	cmpeq	r2, r1, lsr r3
    2534:	0b581755 	bleq	1608290 <__Stack_Size+0x1607e90>
    2538:	00000b59 	andeq	r0, r0, r9, asr fp
    253c:	3f012e14 	svccc	0x00012e14
    2540:	3a0e0319 	bcc	3831ac <__Stack_Size+0x382dac>
    2544:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    2548:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
    254c:	97184006 	ldrls	r4, [r8, -r6]
    2550:	13011942 	movwne	r1, #6466	; 0x1942
    2554:	05150000 	ldreq	r0, [r5, #-0]
    2558:	3a0e0300 	bcc	383160 <__Stack_Size+0x382d60>
    255c:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    2560:	00170213 	andseq	r0, r7, r3, lsl r2
    2564:	00341600 	eorseq	r1, r4, r0, lsl #12
    2568:	0b3a0e03 	bleq	e85d7c <__Stack_Size+0xe8597c>
    256c:	1349053b 	movtne	r0, #38203	; 0x953b
    2570:	00001702 	andeq	r1, r0, r2, lsl #14
    2574:	3f012e17 	svccc	0x00012e17
    2578:	3a0e0319 	bcc	3831e4 <__Stack_Size+0x382de4>
    257c:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    2580:	11134919 	tstne	r3, r9, lsl r9
    2584:	40061201 	andmi	r1, r6, r1, lsl #4
    2588:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    258c:	00001301 	andeq	r1, r0, r1, lsl #6
    2590:	03000518 	movweq	r0, #1304	; 0x518
    2594:	3b0b3a0e 	blcc	2d0dd4 <__Stack_Size+0x2d09d4>
    2598:	02134905 	andseq	r4, r3, #81920	; 0x14000
    259c:	19000018 	stmdbne	r0, {r3, r4}
    25a0:	0b0b000f 	bleq	2c25e4 <__Stack_Size+0x2c21e4>
    25a4:	00001349 	andeq	r1, r0, r9, asr #6
    25a8:	0300341a 	movweq	r3, #1050	; 0x41a
    25ac:	3b0b3a0e 	blcc	2d0dec <__Stack_Size+0x2d09ec>
    25b0:	02134905 	andseq	r4, r3, #81920	; 0x14000
    25b4:	1b000018 	blne	261c <__Stack_Size+0x221c>
    25b8:	1755010b 	ldrbne	r0, [r5, -fp, lsl #2]
    25bc:	0b1c0000 	bleq	7025c4 <__Stack_Size+0x7021c4>
    25c0:	12011101 	andne	r1, r1, #1073741824	; 0x40000000
    25c4:	00130106 	andseq	r0, r3, r6, lsl #2
    25c8:	00051d00 	andeq	r1, r5, r0, lsl #26
    25cc:	0b3a0803 	bleq	e845e0 <__Stack_Size+0xe841e0>
    25d0:	1349053b 	movtne	r0, #38203	; 0x953b
    25d4:	00001702 	andeq	r1, r0, r2, lsl #14
    25d8:	0300051e 	movweq	r0, #1310	; 0x51e
    25dc:	3b0b3a08 	blcc	2d0e04 <__Stack_Size+0x2d0a04>
    25e0:	02134905 	andseq	r4, r3, #81920	; 0x14000
    25e4:	1f000018 	svcne	0x00000018
    25e8:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    25ec:	0b3a0e03 	bleq	e85e00 <__Stack_Size+0xe85a00>
    25f0:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    25f4:	01111349 	tsteq	r1, r9, asr #6
    25f8:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    25fc:	00194297 	mulseq	r9, r7, r2
    2600:	11010000 	mrsne	r0, (UNDEF: 1)
    2604:	130e2501 	movwne	r2, #58625	; 0xe501
    2608:	1b0e030b 	blne	38323c <__Stack_Size+0x382e3c>
    260c:	1117550e 	tstne	r7, lr, lsl #10
    2610:	00171001 	andseq	r1, r7, r1
    2614:	00240200 	eoreq	r0, r4, r0, lsl #4
    2618:	0b3e0b0b 	bleq	f8524c <__Stack_Size+0xf84e4c>
    261c:	00000e03 	andeq	r0, r0, r3, lsl #28
    2620:	03001603 	movweq	r1, #1539	; 0x603
    2624:	3b0b3a08 	blcc	2d0e4c <__Stack_Size+0x2d0a4c>
    2628:	0013490b 	andseq	r4, r3, fp, lsl #18
    262c:	000f0400 	andeq	r0, pc, r0, lsl #8
    2630:	13490b0b 	movtne	r0, #39691	; 0x9b0b
    2634:	2e050000 	cdpcs	0, 0, cr0, cr5, cr0, {0}
    2638:	03193f00 	tsteq	r9, #0, 30
    263c:	3b0b3a0e 	blcc	2d0e7c <__Stack_Size+0x2d0a7c>
    2640:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
    2644:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    2648:	97184006 	ldrls	r4, [r8, -r6]
    264c:	00001942 	andeq	r1, r0, r2, asr #18
    2650:	3f012e06 	svccc	0x00012e06
    2654:	3a0e0319 	bcc	3832c0 <__Stack_Size+0x382ec0>
    2658:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    265c:	11134919 	tstne	r3, r9, lsl r9
    2660:	40061201 	andmi	r1, r6, r1, lsl #4
    2664:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    2668:	00001301 	andeq	r1, r0, r1, lsl #6
    266c:	03000507 	movweq	r0, #1287	; 0x507
    2670:	3b0b3a0e 	blcc	2d0eb0 <__Stack_Size+0x2d0ab0>
    2674:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    2678:	08000017 	stmdaeq	r0, {r0, r1, r2, r4}
    267c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    2680:	0b3b0b3a 	bleq	ec5370 <__Stack_Size+0xec4f70>
    2684:	17021349 	strne	r1, [r2, -r9, asr #6]
    2688:	89090000 	stmdbhi	r9, {}	; <UNPREDICTABLE>
    268c:	11010182 	smlabbne	r1, r2, r1, r0
    2690:	01133101 	tsteq	r3, r1, lsl #2
    2694:	0a000013 	beq	26e8 <__Stack_Size+0x22e8>
    2698:	0001828a 	andeq	r8, r1, sl, lsl #5
    269c:	42911802 	addsmi	r1, r1, #131072	; 0x20000
    26a0:	0b000018 	bleq	2708 <__Stack_Size+0x2308>
    26a4:	01018289 	smlabbeq	r1, r9, r2, r8
    26a8:	13310111 	teqne	r1, #1073741828	; 0x40000004
    26ac:	340c0000 	strcc	r0, [ip], #-0
    26b0:	3a0e0300 	bcc	3832b8 <__Stack_Size+0x382eb8>
    26b4:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    26b8:	3c193f13 	ldccc	15, cr3, [r9], {19}
    26bc:	0d000019 	stceq	0, cr0, [r0, #-100]	; 0xffffff9c
    26c0:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    26c4:	0b3a0e03 	bleq	e85ed8 <__Stack_Size+0xe85ad8>
    26c8:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    26cc:	193c1349 	ldmdbne	ip!, {r0, r3, r6, r8, r9, ip}
    26d0:	00001301 	andeq	r1, r0, r1, lsl #6
    26d4:	4900050e 	stmdbmi	r0, {r1, r2, r3, r8, sl}
    26d8:	0f000013 	svceq	0x00000013
    26dc:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    26e0:	0b3a0e03 	bleq	e85ef4 <__Stack_Size+0xe85af4>
    26e4:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
    26e8:	0000193c 	andeq	r1, r0, ip, lsr r9
    26ec:	01110100 	tsteq	r1, r0, lsl #2
    26f0:	0b130e25 	bleq	4c5f8c <__Stack_Size+0x4c5b8c>
    26f4:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
    26f8:	01111755 	tsteq	r1, r5, asr r7
    26fc:	00001710 	andeq	r1, r0, r0, lsl r7
    2700:	0b002402 	bleq	b710 <__Stack_Size+0xb310>
    2704:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
    2708:	0300000e 	movweq	r0, #14
    270c:	08030016 	stmdaeq	r3, {r1, r2, r4}
    2710:	0b3b0b3a 	bleq	ec5400 <__Stack_Size+0xec5000>
    2714:	00001349 	andeq	r1, r0, r9, asr #6
    2718:	27001504 	strcs	r1, [r0, -r4, lsl #10]
    271c:	05000019 	streq	r0, [r0, #-25]
    2720:	0b0b000f 	bleq	2c2764 <__Stack_Size+0x2c2364>
    2724:	00001349 	andeq	r1, r0, r9, asr #6
    2728:	3f012e06 	svccc	0x00012e06
    272c:	3a0e0319 	bcc	383398 <__Stack_Size+0x382f98>
    2730:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    2734:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
    2738:	96184006 	ldrls	r4, [r8], -r6
    273c:	13011942 	movwne	r1, #6466	; 0x1942
    2740:	34070000 	strcc	r0, [r7], #-0
    2744:	3a0e0300 	bcc	38334c <__Stack_Size+0x382f4c>
    2748:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    274c:	00180213 	andseq	r0, r8, r3, lsl r2
    2750:	010b0800 	tsteq	fp, r0, lsl #16
    2754:	06120111 			; <UNDEFINED> instruction: 0x06120111
    2758:	00001301 	andeq	r1, r0, r1, lsl #6
    275c:	03003409 	movweq	r3, #1033	; 0x409
    2760:	3b0b3a0e 	blcc	2d0fa0 <__Stack_Size+0x2d0ba0>
    2764:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    2768:	0a000017 	beq	27cc <__Stack_Size+0x23cc>
    276c:	00018289 	andeq	r8, r1, r9, lsl #5
    2770:	13310111 	teqne	r1, #1073741828	; 0x40000004
    2774:	350b0000 	strcc	r0, [fp, #-0]
    2778:	00134900 	andseq	r4, r3, r0, lsl #18
    277c:	00340c00 	eorseq	r0, r4, r0, lsl #24
    2780:	0b3a0e03 	bleq	e85f94 <__Stack_Size+0xe85b94>
    2784:	1349053b 	movtne	r0, #38203	; 0x953b
    2788:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
    278c:	340d0000 	strcc	r0, [sp], #-0
    2790:	3a0e0300 	bcc	383398 <__Stack_Size+0x382f98>
    2794:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    2798:	02193f13 	andseq	r3, r9, #19, 30	; 0x4c
    279c:	0e000018 	mcreq	0, 0, r0, cr0, cr8, {0}
    27a0:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    27a4:	0b3b0b3a 	bleq	ec5494 <__Stack_Size+0xec5094>
    27a8:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
    27ac:	0000193c 	andeq	r1, r0, ip, lsr r9
    27b0:	4901010f 	stmdbmi	r1, {r0, r1, r2, r3, r8}
    27b4:	00130113 	andseq	r0, r3, r3, lsl r1
    27b8:	00211000 	eoreq	r1, r1, r0
    27bc:	0b2f1349 	bleq	bc74e8 <__Stack_Size+0xbc70e8>
    27c0:	2e110000 	cdpcs	0, 1, cr0, cr1, cr0, {0}
    27c4:	03193f00 	tsteq	r9, #0, 30
    27c8:	3b0b3a0e 	blcc	2d1008 <__Stack_Size+0x2d0c08>
    27cc:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
    27d0:	00193c13 	andseq	r3, r9, r3, lsl ip
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void CTR_HP(void)
{
       0:	000005ae 	andeq	r0, r0, lr, lsr #11
  u32 wEPVal = 0;

  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
       4:	01280002 	teqeq	r8, r2
       8:	01020000 	mrseq	r0, (UNDEF: 2)
       c:	000d0efb 	strdeq	r0, [sp], -fp
  {
    _SetISTR((u16)CLR_CTR); /* clear CTR flag */
      10:	01010101 	tsteq	r1, r1, lsl #2
      14:	01000000 	mrseq	r0, (UNDEF: 0)
    /* extract highest priority endpoint number */
    EPindex = (u8)(wIstr & ISTR_EP_ID);
      18:	6c010000 	stcvs	0, cr0, [r1], {-0}
      1c:	692f6269 	stmdbvs	pc!, {r0, r3, r5, r6, r9, sp, lr}	; <UNPREDICTABLE>
    /* process related endpoint register */
    wEPVal = _GetENDPOINT(EPindex);
      20:	6c00636e 	stcvs	3, cr6, [r0], {110}	; 0x6e
      24:	552f6269 	strpl	r6, [pc, #-617]!	; fffffdc3 <SCS_BASE+0x1fff1dc3>
      28:	6c5f4253 	lfmvs	f4, 2, [pc], {83}	; 0x53
    if ((wEPVal & EP_CTR_RX) != 0)
      2c:	692f6269 	stmdbvs	pc!, {r0, r3, r5, r6, r9, sp, lr}	; <UNPREDICTABLE>
    {
      /* clear int flag */
      _ClearEP_CTR_RX(EPindex);
      30:	0000636e 	andeq	r6, r0, lr, ror #6
      34:	6e69616d 	powvsez	f6, f1, #5.0
      38:	0000632e 	andeq	r6, r0, lr, lsr #6

      /* call OUT service function */
      (*pEpInt_OUT[EPindex-1])();
      3c:	74730000 	ldrbtvc	r0, [r3], #-0

    } /* if((wEPVal & EP_CTR_RX) */
    else if ((wEPVal & EP_CTR_TX) != 0)
      40:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    {
      /* clear int flag */
      _ClearEP_CTR_TX(EPindex);
      44:	5f783031 	svcpl	0x00783031
      48:	65707974 	ldrbvs	r7, [r0, #-2420]!	; 0x974
      4c:	0100682e 	tsteq	r0, lr, lsr #16

      /* call IN service function */
      (*pEpInt_IN[EPindex-1])();
      50:	74730000 	ldrbtvc	r0, [r3], #-0
      54:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
      58:	5f783031 	svcpl	0x00783031


    } /* if((wEPVal & EP_CTR_TX) != 0) */

  }/* while(...) */
}
      5c:	2e70616d 	rpwcssz	f6, f0, #5.0
      60:	00010068 	andeq	r0, r1, r8, rrx
      64:	6d747300 	ldclvs	3, cr7, [r4, #-0]
      68:	31663233 	cmncc	r6, r3, lsr r2
      6c:	665f7830 			; <UNDEFINED> instruction: 0x665f7830
      70:	6873616c 	ldmdavs	r3!, {r2, r3, r5, r6, r8, sp, lr}^
      74:	0100682e 	tsteq	r0, lr, lsr #16
      78:	74730000 	ldrbtvc	r0, [r3], #-0
      7c:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
      80:	5f783031 	svcpl	0x00783031
      84:	6f697067 	svcvs	0x00697067
      88:	0100682e 	tsteq	r0, lr, lsr #16
      8c:	74730000 	ldrbtvc	r0, [r3], #-0
      90:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
      94:	5f783031 	svcpl	0x00783031
      98:	6369766e 	cmnvs	r9, #115343360	; 0x6e00000
      9c:	0100682e 	tsteq	r0, lr, lsr #16
      a0:	74730000 	ldrbtvc	r0, [r3], #-0
      a4:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
      break;
      
    case TIM8_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
      a8:	5f783031 	svcpl	0x00783031
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
      ac:	2e6d6974 	mcrcs	9, 3, r6, cr13, cr4, {3}
      b0:	00010068 	andeq	r0, r1, r8, rrx
      break; 
      
    default:
      break;
  }
}
      b4:	6d747300 	ldclvs	3, cr7, [r4, #-0]
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
      break;
      
    case TIM8_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
      b8:	31663233 	cmncc	r6, r3, lsr r2
      bc:	755f7830 	ldrbvc	r7, [pc, #-2096]	; fffff894 <SCS_BASE+0x1fff1894>
      c0:	74726173 	ldrbtvc	r6, [r2], #-371	; 0x173
      c4:	0100682e 	tsteq	r0, lr, lsr #16
      c8:	73750000 	cmnvc	r5, #0
      cc:	6f635f62 	svcvs	0x00635f62
      d0:	682e6572 	stmdavs	lr!, {r1, r4, r5, r6, r8, sl, sp, lr}
      d4:	00000200 	andeq	r0, r0, r0, lsl #4
      d8:	49425355 	stmdbmi	r2, {r0, r2, r4, r6, r8, r9, ip, lr}^
      dc:	2e74696e 	cdpcs	9, 7, cr6, cr4, cr14, {3}
      e0:	00000068 	andeq	r0, r0, r8, rrx
      e4:	6d747300 	ldclvs	3, cr7, [r4, #-0]
      e8:	31663233 	cmncc	r6, r3, lsr r2
      ec:	735f7830 	cmpvc	pc, #48, 16	; 0x300000
      f0:	69747379 	ldmdbvs	r4!, {r0, r3, r4, r5, r6, r8, r9, ip, sp, lr}^
      f4:	682e6b63 	stmdavs	lr!, {r0, r1, r5, r6, r8, r9, fp, sp, lr}
      f8:	00000100 	andeq	r0, r0, r0, lsl #2
      fc:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     100:	30316632 	eorscc	r6, r1, r2, lsr r6
     104:	63725f78 	cmnvs	r2, #120, 30	; 0x1e0
     108:	00682e63 	rsbeq	r2, r8, r3, ror #28
     10c:	73000001 	movwvc	r0, #1
     110:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
     114:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     118:	6477695f 	ldrbtvs	r6, [r7], #-2399	; 0x95f
     11c:	00682e67 	rsbeq	r2, r8, r7, ror #28
     120:	75000001 	strvc	r0, [r0, #-1]
     124:	695f6273 	ldmdbvs	pc, {r0, r1, r4, r5, r6, r9, sp, lr}^	; <UNPREDICTABLE>
     128:	2e74696e 	cdpcs	9, 7, cr6, cr4, cr14, {3}
     12c:	00020068 	andeq	r0, r2, r8, rrx
     130:	05000000 	streq	r0, [r0, #-0]
     134:	0001a402 	andeq	sl, r1, r2, lsl #8
     138:	02970308 	addseq	r0, r7, #8, 6	; 0x20000000
     13c:	06021401 	streq	r1, [r2], -r1, lsl #8
     140:	00010100 	andeq	r0, r1, r0, lsl #2
     144:	01b00205 	lslseq	r0, r5, #4
     148:	9c030800 	stcls	8, cr0, [r3], {-0}
     14c:	33160102 	tstcc	r6, #-2147483648	; 0x80000000
     150:	01000802 	tsteq	r0, r2, lsl #16
     154:	02050001 	andeq	r0, r5, #1
     158:	080001c4 	stmdaeq	r0, {r2, r6, r7, r8}
     15c:	0102a903 	tsteq	r2, r3, lsl #18
     160:	06024b13 			; <UNDEFINED> instruction: 0x06024b13
     164:	00010100 	andeq	r0, r1, r0, lsl #2
     168:	01d80205 	bicseq	r0, r8, r5, lsl #4
     16c:	af030800 	svcge	0x00030800
     170:	43240102 	teqmi	r4, #-2147483648	; 0x80000000
     174:	2f29251b 	svccs	0x0029251b
     178:	33302f2f 	teqcc	r0, #47, 30	; 0xbc
     17c:	026d5d77 	rsbeq	r5, sp, #7616	; 0x1dc0
     180:	01010003 	tsteq	r1, r3
     184:	00020500 	andeq	r0, r2, r0, lsl #10
     188:	03000000 	movweq	r0, #0
     18c:	130102d0 	movwne	r0, #4816	; 0x12d0
     190:	01000a02 	tsteq	r0, r2, lsl #20
     194:	02050001 	andeq	r0, r5, #1
     198:	00000000 	andeq	r0, r0, r0
     19c:	0102d503 	tsteq	r2, r3, lsl #10
     1a0:	1c032f13 	stcne	15, cr2, [r3], {19}
     1a4:	58640390 	stmdapl	r4!, {r4, r7, r8, r9}^
     1a8:	022e1e03 	eoreq	r1, lr, #3, 28	; 0x30
     1ac:	01010006 	tsteq	r1, r6
     1b0:	28020500 	stmdacs	r2, {r8, sl}
     1b4:	03080002 	movweq	r0, #32770	; 0x8002
     1b8:	200103a3 	andcs	r0, r1, r3, lsr #7
     1bc:	02004b26 	andeq	r4, r0, #38912	; 0x9800
     1c0:	684b0104 	stmdavs	fp, {r2, r8}^
     1c4:	01000402 	tsteq	r0, r2, lsl #8
     1c8:	02050001 	andeq	r0, r5, #1
     1cc:	00000000 	andeq	r0, r0, r0
     1d0:	0103af03 	tsteq	r3, r3, lsl #30
     1d4:	59233a22 	stmdbpl	r3!, {r1, r5, r9, fp, ip, sp}
     1d8:	59593d75 	ldmdbpl	r9, {r0, r2, r4, r5, r6, r8, sl, fp, ip, sp}^
     1dc:	02022d3d 	andeq	r2, r2, #3904	; 0xf40
     1e0:	00010100 	andeq	r0, r1, r0, lsl #2
     1e4:	02500205 	subseq	r0, r0, #1342177280	; 0x50000000
     1e8:	bb030800 	bllt	c21f0 <__Stack_Size+0xc1df0>
     1ec:	02000103 	andeq	r0, r0, #-1073741824	; 0xc0000000
     1f0:	00300104 	eorseq	r0, r0, r4, lsl #2
     1f4:	3e030402 	cdpcc	4, 0, cr0, cr3, cr2, {0}
     1f8:	0001023e 	andeq	r0, r1, lr, lsr r2
     1fc:	05000101 	streq	r0, [r0, #-257]	; 0x101
     200:	00026202 	andeq	r6, r2, r2, lsl #4
     204:	03c40308 	biceq	r0, r4, #8, 6	; 0x20000000
     208:	4b232001 	blmi	8c8214 <__Stack_Size+0x8c7e14>
     20c:	2f3e2c4d 	svccs	0x003e2c4d
     210:	022d214b 	eoreq	r2, sp, #-1073741806	; 0xc0000012
     214:	01010002 	tsteq	r1, r2
     218:	96020500 	strls	r0, [r2], -r0, lsl #10
     21c:	03080002 	movweq	r0, #32770	; 0x8002
     220:	200103d1 	ldrdcs	r0, [r1], -r1
     224:	2d213d21 	stccs	13, cr3, [r1, #-132]!	; 0xffffff7c
     228:	01000202 	tsteq	r0, r2, lsl #4
     22c:	02050001 	andeq	r0, r5, #1
     230:	080002aa 	stmdaeq	r0, {r1, r3, r5, r7, r9}
     234:	0103d703 	tsteq	r3, r3, lsl #14
     238:	213d2120 	teqcs	sp, r0, lsr #2
     23c:	0002022d 	andeq	r0, r2, sp, lsr #4
     240:	05000101 	streq	r0, [r0, #-257]	; 0x101
     244:	00000002 	andeq	r0, r0, r2
     248:	03de0300 	bicseq	r0, lr, #0, 6
     24c:	233a2201 	teqcs	sl, #268435456	; 0x10000000
     250:	593d7559 	ldmdbpl	sp!, {r0, r3, r4, r6, r8, sl, ip, sp, lr}
     254:	022d3d59 	eoreq	r3, sp, #5696	; 0x1640
     258:	01010002 	tsteq	r1, r2
     25c:	be020500 	cfsh32lt	mvfx0, mvfx2, #0
     260:	03080002 	movweq	r0, #32770	; 0x8002
     264:	000103eb 	andeq	r0, r1, fp, ror #7
     268:	30010402 	andcc	r0, r1, r2, lsl #8
     26c:	03040200 	movweq	r0, #16896	; 0x4200
     270:	01023e3e 	tsteq	r2, lr, lsr lr
     274:	00010100 	andeq	r0, r1, r0, lsl #2
     278:	00000205 	andeq	r0, r0, r5, lsl #4
     27c:	f4030000 	vst4.8	{d0-d3}, [r3], r0
     280:	23200103 	teqcs	r0, #-1073741824	; 0xc0000000
     284:	3e2c4d4b 	cdpcc	13, 2, cr4, cr12, cr11, {2}
     288:	2d214b2f 	fstmdbxcs	r1!, {d4-d26}	;@ Deprecated
     28c:	01000202 	tsteq	r0, r2, lsl #4
     290:	02050001 	andeq	r0, r5, #1
     294:	00000000 	andeq	r0, r0, r0
     298:	01048103 	tsteq	r4, r3, lsl #2
     29c:	213d2120 	teqcs	sp, r0, lsr #2
     2a0:	0002022d 	andeq	r0, r2, sp, lsr #4
     2a4:	05000101 	streq	r0, [r0, #-257]	; 0x101
     2a8:	00000002 	andeq	r0, r0, r2
     2ac:	04870300 	streq	r0, [r7], #768	; 0x300
     2b0:	3d212001 	stccc	0, cr2, [r1, #-4]!
     2b4:	02022d21 	andeq	r2, r2, #2112	; 0x840
     2b8:	00010100 	andeq	r0, r1, r0, lsl #2
     2bc:	00000205 	andeq	r0, r0, r5, lsl #4
     2c0:	8e030000 	cdphi	0, 0, cr0, cr3, cr0, {0}
     2c4:	9f130104 	svcls	0x00130104
     2c8:	01000602 	tsteq	r0, r2, lsl #12
     2cc:	02050001 	andeq	r0, r5, #1
     2d0:	080002d0 	stmdaeq	r0, {r4, r6, r7, r9}
     2d4:	01049a03 	tsteq	r4, r3, lsl #20
     2d8:	003e2220 	eorseq	r2, lr, r0, lsr #4
     2dc:	30010402 	andcc	r0, r1, r2, lsl #8
     2e0:	2d214c3f 	stccs	12, cr4, [r1, #-252]!	; 0xffffff04
     2e4:	01000502 	tsteq	r0, r2, lsl #10
     2e8:	02050001 	andeq	r0, r5, #1
     2ec:	080002fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r9}
     2f0:	0107eb03 	tsteq	r7, r3, lsl #22
     2f4:	211f7731 	tstcs	pc, r1, lsr r7	; <UNPREDICTABLE>
     2f8:	04020022 	streq	r0, [r2], #-34	; 0x22
     2fc:	002e0601 	eoreq	r0, lr, r1, lsl #12
     300:	3c040402 	cfstrscc	mvf0, [r4], {2}
     304:	2122063c 	teqcs	r2, ip, lsr r6
     308:	01000102 	tsteq	r0, r2, lsl #2
     30c:	02050001 	andeq	r0, r5, #1
     310:	0800032a 	stmdaeq	r0, {r1, r3, r5, r8, r9}
     314:	0107f903 	tsteq	r7, r3, lsl #18
     318:	0200595c 	andeq	r5, r0, #92, 18	; 0x170000
     31c:	42390204 	eorsmi	r0, r9, #4, 4	; 0x40000000
     320:	01000202 	tsteq	r0, r2, lsl #4
     324:	02050001 	andeq	r0, r5, #1
     328:	08000350 	stmdaeq	r0, {r4, r6, r8, r9}
     32c:	0108c003 	tsteq	r8, r3
     330:	2f3d3f4d 	svccs	0x003d3f4d
     334:	291e312f 	ldmdbcs	lr, {r0, r1, r2, r3, r5, r8, ip, sp}
     338:	3d223025 	stccc	0, cr3, [r2, #-148]!	; 0xffffff6c
     33c:	3f6a4d3e 	svccc	0x006a4d3e
     340:	4d3e3d30 	ldcmi	13, cr3, [lr, #-192]!	; 0xffffff40
     344:	3d313169 	ldfccs	f3, [r1, #-420]!	; 0xfffffe5c
     348:	4c6a4d3e 	stclmi	13, cr4, [sl], #-248	; 0xffffff08
     34c:	01000802 	tsteq	r0, r2, lsl #16
     350:	02050001 	andeq	r0, r5, #1
     354:	08000408 	stmdaeq	r0, {r3, sl}
     358:	0104ad03 	tsteq	r4, r3, lsl #26
     35c:	02001b33 	andeq	r1, r0, #52224	; 0xcc00
     360:	00260304 	eoreq	r0, r6, r4, lsl #6
     364:	3b030402 	blcc	c1374 <__Stack_Size+0xc0f74>
     368:	200a0339 	andcs	r0, sl, r9, lsr r3
     36c:	4b2f2c22 	blmi	bcb3fc <__Stack_Size+0xbcaffc>
     370:	0200251b 	andeq	r2, r0, #113246208	; 0x6c00000
     374:	0d030104 	stfeqs	f0, [r3, #-16]
     378:	66170320 	ldrvs	r0, [r7], -r0, lsr #6
     37c:	1b334b49 	blne	cd30a8 <__Stack_Size+0xcd2ca8>
     380:	04020033 	streq	r0, [r2], #-51	; 0x33
     384:	02003003 	andeq	r3, r0, #3
     388:	51570304 	cmppl	r7, r4, lsl #6
     38c:	01040200 	mrseq	r0, R12_usr
     390:	02005806 	andeq	r5, r0, #393216	; 0x60000
     394:	063c0204 	ldrteq	r0, [ip], -r4, lsl #4
     398:	820c035b 	andhi	r0, ip, #1811939329	; 0x6c000001
     39c:	36207803 	strtcc	r7, [r0], -r3, lsl #16
     3a0:	1d033e2f 	stcne	14, cr3, [r3, #-188]	; 0xffffff44
     3a4:	2e630320 	cdpcs	3, 6, cr0, cr3, cr0, {1}
     3a8:	3c150321 	ldccc	3, cr0, [r5], {33}	; 0x21
     3ac:	33324e30 	teqcc	r2, #48, 28	; 0x300
     3b0:	25312b1b 	ldrcs	r2, [r1, #-2843]!	; 0xb1b
     3b4:	01040200 	mrseq	r0, R12_usr
     3b8:	04020034 	streq	r0, [r2], #-52	; 0x34
     3bc:	063c0603 	ldrteq	r0, [ip], -r3, lsl #12
     3c0:	0402004d 	streq	r0, [r2], #-77	; 0x4d
     3c4:	02009202 	andeq	r9, r0, #536870912	; 0x20000000
     3c8:	00670204 	rsbeq	r0, r7, r4, lsl #4
     3cc:	1f020402 	svcne	0x00020402
     3d0:	02040200 	andeq	r0, r4, #0, 4
     3d4:	0402002f 	streq	r0, [r2], #-47	; 0x2f
     3d8:	2e7a0302 	cdpcs	3, 7, cr0, cr10, cr2, {0}
     3dc:	02040200 	andeq	r0, r4, #0, 4
     3e0:	04020034 	streq	r0, [r2], #-52	; 0x34
     3e4:	0a033d02 	beq	cf7f4 <__Stack_Size+0xcf3f4>
     3e8:	232f4c4a 	teqcs	pc, #18944	; 0x4a00
     3ec:	212d213d 	teqcs	sp, sp, lsr r1
     3f0:	4b4b422f 	blmi	12d0cb4 <__Stack_Size+0x12d08b4>
     3f4:	033a304b 	teqeq	sl, #75	; 0x4b
     3f8:	032e7ccd 	teqeq	lr, #52480	; 0xcd00
     3fc:	032e03b5 	teqeq	lr, #-738197502	; 0xd4000002
     400:	77032e0b 	strvc	r2, [r3, -fp, lsl #28]
     404:	4a090358 	bmi	24116c <__Stack_Size+0x240d6c>
     408:	3f2f5021 	svccc	0x002f5021
     40c:	01040200 	mrseq	r0, R12_usr
     410:	4b065806 	blmi	196430 <__Stack_Size+0x196030>
     414:	034d3e31 	movteq	r3, #56881	; 0xde31
     418:	3624660c 	strtcc	r6, [r4], -ip, lsl #12
     41c:	6a303d32 	bvs	c0f8ec <__Stack_Size+0xc0f4ec>
     420:	003d863e 	eorseq	r8, sp, lr, lsr r6
     424:	06010402 	streq	r0, [r1], -r2, lsl #8
     428:	3d3e064a 	ldccc	6, cr0, [lr, #-296]!	; 0xfffffed8
     42c:	02002f86 	andeq	r2, r0, #536	; 0x218
     430:	66060104 	strvs	r0, [r6], -r4, lsl #2
     434:	01040200 	mrseq	r0, R12_usr
     438:	09035906 	stmdbeq	r3, {r1, r2, r8, fp, ip, lr}
     43c:	c8033074 	stmdagt	r3, {r2, r4, r5, r6, ip, sp}
     440:	b803207c 	stmdalt	r3, {r2, r3, r4, r5, r6, sp}
     444:	50802e03 	addpl	r2, r0, r3, lsl #28
     448:	3d304723 	ldccc	7, cr4, [r0, #-140]!	; 0xffffff74
     44c:	005e324b 	subseq	r3, lr, fp, asr #4
     450:	06010402 	streq	r0, [r1], -r2, lsl #8
     454:	04020058 	streq	r0, [r2], #-88	; 0x58
     458:	3f063c02 	svccc	0x00063c02
     45c:	4b213d1f 	blmi	84f8e0 <__Stack_Size+0x84f4e0>
     460:	02004b22 	andeq	r4, r0, #34816	; 0x8800
     464:	2e060104 	adfcss	f0, f6, f4
     468:	02005906 	andeq	r5, r0, #98304	; 0x18000
     46c:	00670104 	rsbeq	r0, r7, r4, lsl #2
     470:	64020402 	strvs	r0, [r2], #-1026	; 0x402
     474:	21163402 	tstcs	r6, r2, lsl #8
     478:	6732212d 	ldrvs	r2, [r2, -sp, lsr #2]!
     47c:	675e9f68 	ldrbvs	r9, [lr, -r8, ror #30]
     480:	02004e31 	andeq	r4, r0, #784	; 0x310
     484:	2e060104 	adfcss	f0, f6, f4
     488:	003f4b06 	eorseq	r4, pc, r6, lsl #22
     48c:	30030402 	andcc	r0, r3, r2, lsl #8
     490:	03040200 	movweq	r0, #16896	; 0x4200
     494:	13023f2d 	movwne	r3, #12077	; 0x2f2d
     498:	00010100 	andeq	r0, r1, r0, lsl #2
     49c:	08040205 	stmdaeq	r4, {r0, r2, r9}
     4a0:	a5030800 	strge	r0, [r3, #-2048]	; 0x800
     4a4:	31220109 	teqcc	r2, r9, lsl #2
     4a8:	301e3e4d 	andscc	r3, lr, sp, asr #28
     4ac:	03202803 	teqeq	r0, #196608	; 0x30000
     4b0:	78035813 	stmdavc	r3, {r0, r1, r4, fp, ip, lr}
     4b4:	4a50032e 	bmi	1401174 <__Stack_Size+0x1400d74>
     4b8:	3f3f3f3f 	svccc	0x003f3f3f
     4bc:	0200694d 	andeq	r6, r0, #1261568	; 0x134000
     4c0:	5c3f0104 	ldfpls	f0, [pc], #-16	; 4b8 <__Stack_Size+0xb8>
     4c4:	0402003e 	streq	r0, [r2], #-62	; 0x3e
     4c8:	09023e01 	stmdbeq	r2, {r0, r9, sl, fp, ip, sp}
     4cc:	00010100 	andeq	r0, r1, r0, lsl #2
     4d0:	08900205 	ldmeq	r0, {r0, r2, r9}
     4d4:	f6030800 			; <UNDEFINED> instruction: 0xf6030800
     4d8:	0b030109 	bleq	c0904 <__Stack_Size+0xc0504>
     4dc:	031f262e 	tsteq	pc, #48234496	; 0x2e00000
     4e0:	21212e78 	teqcs	r1, r8, ror lr
     4e4:	2c2f2c21 	stccs	12, cr2, [pc], #-132	; 468 <__Stack_Size+0x68>
     4e8:	3a223231 	bcc	88cdb4 <__Stack_Size+0x88c9b4>
     4ec:	3429342f 	strtcc	r3, [r9], #-1071	; 0x42f
     4f0:	2f2f2f39 	svccs	0x002f2f39
     4f4:	1e302c34 	mrcne	12, 1, r2, cr0, cr4, {1}
     4f8:	31312f2f 	teqcc	r1, pc, lsr #30
     4fc:	2e0d0339 	mcrcs	3, 0, r0, cr13, cr9, {1}
     500:	2f207403 	svccs	0x00207403
     504:	2e19032f 	cdpcs	3, 1, cr0, cr9, cr15, {1}
     508:	3f2e7403 	svccc	0x002e7403
     50c:	2f207a03 	svccs	0x00207a03
     510:	3f342f2f 	svccc	0x00342f2f
     514:	2f2e7a03 	svccs	0x002e7a03
     518:	22322f2f 	eorscs	r2, r2, #47, 30	; 0xbc
     51c:	2f302d2c 	svccs	0x00302d2c
     520:	4a140330 	bmi	5011e8 <__Stack_Size+0x500de8>
     524:	024d4f4b 	subeq	r4, sp, #300	; 0x12c
     528:	0101000b 	tsteq	r1, fp
     52c:	98020500 	stmdals	r2, {r8, sl}
     530:	03080009 	movweq	r0, #32777	; 0x8009
     534:	03010adb 	movweq	r0, #6875	; 0x1adb
     538:	355d200b 	ldrbcc	r2, [sp, #-11]
     53c:	33207903 	teqcc	r0, #49152	; 0xc000
     540:	2f1c241f 	svccs	0x001c241f
     544:	312f2f2f 	teqcc	pc, pc, lsr #30
     548:	2f2f1c24 	svccs	0x002f1c24
     54c:	24312f2f 	ldrtcs	r2, [r1], #-3887	; 0xf2f
     550:	2f2f2f1c 	svccs	0x002f2f1c
     554:	1c24302f 	stcne	0, cr3, [r4], #-188	; 0xffffff44
     558:	2f2f2f2f 	svccs	0x002f2f2f
     55c:	00020230 	andeq	r0, r2, r0, lsr r2
     560:	05000101 	streq	r0, [r0, #-257]	; 0x101
     564:	000a1402 	andeq	r1, sl, r2, lsl #8
     568:	01b20308 			; <UNDEFINED> instruction: 0x01b20308
     56c:	31312201 	teqcc	r1, r1, lsl #4
     570:	3e4d3130 	mcrcc	1, 2, r3, cr13, cr0, {1}
     574:	0c033e4c 	stceq	14, cr3, [r3], {76}	; 0x4c
     578:	1f4b593c 	svcne	0x004b593c
     57c:	3f313121 	svccc	0x00313121
     580:	1b254467 	blne	951724 <__Stack_Size+0x951324>
     584:	002f4e25 	eoreq	r4, pc, r5, lsr #28
     588:	1b010402 	blne	41598 <__Stack_Size+0x41198>
     58c:	02040200 	andeq	r0, r4, #0, 4
     590:	03066606 	movweq	r6, #26118	; 0x6606
     594:	3d222e12 	stccc	14, cr2, [r2, #-72]!	; 0xffffffb8
     598:	2f3d3f3d 	svccs	0x003d3f3d
     59c:	3d1f2141 	ldfccs	f2, [pc, #-260]	; 4a0 <__Stack_Size+0xa0>
     5a0:	22242121 	eorcs	r2, r4, #1073741832	; 0x40000008
     5a4:	01040200 	mrseq	r0, R12_usr
     5a8:	4c2e5c03 	stcmi	12, cr5, [lr], #-12
     5ac:	001b023e 	andseq	r0, fp, lr, lsr r2
     5b0:	04e00101 	strbteq	r0, [r0], #257	; 0x101
     5b4:	00020000 	andeq	r0, r2, r0
     5b8:	0000007c 	andeq	r0, r0, ip, ror r0
     5bc:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
     5c0:	0101000d 	tsteq	r1, sp
     5c4:	00000101 	andeq	r0, r0, r1, lsl #2
     5c8:	00000100 	andeq	r0, r0, r0, lsl #2
     5cc:	62696c01 	rsbvs	r6, r9, #256	; 0x100
     5d0:	636e692f 	cmnvs	lr, #770048	; 0xbc000
     5d4:	74730000 	ldrbtvc	r0, [r3], #-0
     5d8:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     5dc:	5f783031 	svcpl	0x00783031
     5e0:	632e7469 	teqvs	lr, #1761607680	; 0x69000000
     5e4:	00000000 	andeq	r0, r0, r0
     5e8:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     5ec:	30316632 	eorscc	r6, r1, r2, lsr r6
     5f0:	79745f78 	ldmdbvc	r4!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
     5f4:	682e6570 	stmdavs	lr!, {r4, r5, r6, r8, sl, sp, lr}
     5f8:	00000100 	andeq	r0, r0, r0, lsl #2
     5fc:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     600:	30316632 	eorscc	r6, r1, r2, lsr r6
     604:	616d5f78 	smcvs	54776	; 0xd5f8
     608:	00682e70 	rsbeq	r2, r8, r0, ror lr
     60c:	73000001 	movwvc	r0, #1
     610:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
     614:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     618:	6d69745f 	cfstrdvs	mvd7, [r9, #-380]!	; 0xfffffe84
     61c:	0100682e 	tsteq	r0, lr, lsr #16
     620:	74730000 	ldrbtvc	r0, [r3], #-0
     624:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     628:	5f783031 	svcpl	0x00783031
     62c:	72617375 	rsbvc	r7, r1, #-738197503	; 0xd4000001
     630:	00682e74 	rsbeq	r2, r8, r4, ror lr
     634:	00000001 	andeq	r0, r0, r1
     638:	20020500 	andcs	r0, r2, r0, lsl #10
     63c:	0308000b 	movweq	r0, #32779	; 0x800b
     640:	01020129 	tsteq	r2, r9, lsr #2
     644:	00010100 	andeq	r0, r1, r0, lsl #2
     648:	0b220205 	bleq	880e64 <__Stack_Size+0x880a64>
     64c:	35030800 	strcc	r0, [r3, #-2048]	; 0x800
     650:	00010201 	andeq	r0, r1, r1, lsl #4
     654:	05000101 	streq	r0, [r0, #-257]	; 0x101
     658:	000b2402 	andeq	r2, fp, r2, lsl #8
     65c:	00c40308 	sbceq	r0, r4, r8, lsl #6
     660:	00010201 	andeq	r0, r1, r1, lsl #4
     664:	05000101 	streq	r0, [r0, #-257]	; 0x101
     668:	000b2602 	andeq	r2, fp, r2, lsl #12
     66c:	00d10308 	sbcseq	r0, r1, r8, lsl #6
     670:	00010201 	andeq	r0, r1, r1, lsl #4
     674:	05000101 	streq	r0, [r0, #-257]	; 0x101
     678:	000b2802 	andeq	r2, fp, r2, lsl #16
     67c:	00de0308 	sbcseq	r0, lr, r8, lsl #6
     680:	00010201 	andeq	r0, r1, r1, lsl #4
     684:	05000101 	streq	r0, [r0, #-257]	; 0x101
     688:	000b2a02 	andeq	r2, fp, r2, lsl #20
     68c:	00eb0308 	rsceq	r0, fp, r8, lsl #6
     690:	00010201 	andeq	r0, r1, r1, lsl #4
     694:	05000101 	streq	r0, [r0, #-257]	; 0x101
     698:	000b2c02 	andeq	r2, fp, r2, lsl #24
     69c:	00f60308 	rscseq	r0, r6, r8, lsl #6
     6a0:	00010201 	andeq	r0, r1, r1, lsl #4
     6a4:	05000101 	streq	r0, [r0, #-257]	; 0x101
     6a8:	000b2e02 	andeq	r2, fp, r2, lsl #28
     6ac:	01810308 	orreq	r0, r1, r8, lsl #6
     6b0:	00010201 	andeq	r0, r1, r1, lsl #4
     6b4:	05000101 	streq	r0, [r0, #-257]	; 0x101
     6b8:	000b3002 	andeq	r3, fp, r2
     6bc:	018c0308 	orreq	r0, ip, r8, lsl #6
     6c0:	023e1701 	eorseq	r1, lr, #262144	; 0x40000
     6c4:	01010007 	tsteq	r1, r7
     6c8:	44020500 	strmi	r0, [r2], #-1280	; 0x500
     6cc:	0308000b 	movweq	r0, #32779	; 0x800b
     6d0:	0201019f 	andeq	r0, r1, #-1073741785	; 0xc0000027
     6d4:	01010001 	tsteq	r1, r1
     6d8:	46020500 	strmi	r0, [r2], -r0, lsl #10
     6dc:	0308000b 	movweq	r0, #32779	; 0x800b
     6e0:	020101aa 	andeq	r0, r1, #-2147483606	; 0x8000002a
     6e4:	01010001 	tsteq	r1, r1
     6e8:	48020500 	stmdami	r2, {r8, sl}
     6ec:	0308000b 	movweq	r0, #32779	; 0x800b
     6f0:	020101b5 	andeq	r0, r1, #1073741869	; 0x4000002d
     6f4:	01010001 	tsteq	r1, r1
     6f8:	4a020500 	bmi	81b00 <__Stack_Size+0x81700>
     6fc:	0308000b 	movweq	r0, #32779	; 0x800b
     700:	020101c0 	andeq	r0, r1, #192, 2	; 0x30
     704:	01010001 	tsteq	r1, r1
     708:	4c020500 	cfstr32mi	mvfx0, [r2], {-0}
     70c:	0308000b 	movweq	r0, #32779	; 0x800b
     710:	020101cb 	andeq	r0, r1, #-1073741774	; 0xc0000032
     714:	01010001 	tsteq	r1, r1
     718:	4e020500 	cfsh32mi	mvfx0, mvfx2, #0
     71c:	0308000b 	movweq	r0, #32779	; 0x800b
     720:	020101d6 	andeq	r0, r1, #-2147483595	; 0x80000035
     724:	01010001 	tsteq	r1, r1
     728:	50020500 	andpl	r0, r2, r0, lsl #10
     72c:	0308000b 	movweq	r0, #32779	; 0x800b
     730:	020101e1 	andeq	r0, r1, #1073741880	; 0x40000038
     734:	01010001 	tsteq	r1, r1
     738:	52020500 	andpl	r0, r2, #0, 10
     73c:	0308000b 	movweq	r0, #32779	; 0x800b
     740:	020101ec 	andeq	r0, r1, #236, 2	; 0x3b
     744:	01010001 	tsteq	r1, r1
     748:	54020500 	strpl	r0, [r2], #-1280	; 0x500
     74c:	0308000b 	movweq	r0, #32779	; 0x800b
     750:	020101f7 	andeq	r0, r1, #-1073741763	; 0xc000003d
     754:	01010001 	tsteq	r1, r1
     758:	56020500 	strpl	r0, [r2], -r0, lsl #10
     75c:	0308000b 	movweq	r0, #32779	; 0x800b
     760:	02010282 	andeq	r0, r1, #536870920	; 0x20000008
     764:	01010001 	tsteq	r1, r1
     768:	58020500 	stmdapl	r2, {r8, sl}
     76c:	0308000b 	movweq	r0, #32779	; 0x800b
     770:	0201028d 	andeq	r0, r1, #-805306360	; 0xd0000008
     774:	01010001 	tsteq	r1, r1
     778:	00020500 	andeq	r0, r2, r0, lsl #10
     77c:	03000000 	movweq	r0, #0
     780:	02010298 	andeq	r0, r1, #152, 4	; 0x80000009
     784:	01010001 	tsteq	r1, r1
     788:	00020500 	andeq	r0, r2, r0, lsl #10
     78c:	03000000 	movweq	r0, #0
     790:	020102a3 	andeq	r0, r1, #805306378	; 0x3000000a
     794:	01010001 	tsteq	r1, r1
     798:	00020500 	andeq	r0, r2, r0, lsl #10
     79c:	03000000 	movweq	r0, #0
     7a0:	020102ae 	andeq	r0, r1, #-536870902	; 0xe000000a
     7a4:	01010001 	tsteq	r1, r1
     7a8:	00020500 	andeq	r0, r2, r0, lsl #10
     7ac:	03000000 	movweq	r0, #0
     7b0:	020102b9 	andeq	r0, r1, #-1879048181	; 0x9000000b
     7b4:	01010001 	tsteq	r1, r1
     7b8:	00020500 	andeq	r0, r2, r0, lsl #10
     7bc:	03000000 	movweq	r0, #0
     7c0:	020102c4 	andeq	r0, r1, #196, 4	; 0x4000000c
     7c4:	01010001 	tsteq	r1, r1
     7c8:	00020500 	andeq	r0, r2, r0, lsl #10
     7cc:	03000000 	movweq	r0, #0
     7d0:	020102cf 	andeq	r0, r1, #-268435444	; 0xf000000c
     7d4:	01010001 	tsteq	r1, r1
     7d8:	00020500 	andeq	r0, r2, r0, lsl #10
     7dc:	03000000 	movweq	r0, #0
     7e0:	020102da 	andeq	r0, r1, #-1610612723	; 0xa000000d
     7e4:	01010001 	tsteq	r1, r1
     7e8:	5a020500 	bpl	81bf0 <__Stack_Size+0x817f0>
     7ec:	0308000b 	movweq	r0, #32779	; 0x800b
     7f0:	020102e5 	andeq	r0, r1, #1342177294	; 0x5000000e
     7f4:	01010001 	tsteq	r1, r1
     7f8:	5c020500 	cfstr32pl	mvfx0, [r2], {-0}
     7fc:	0308000b 	movweq	r0, #32779	; 0x800b
     800:	020102f1 	andeq	r0, r1, #268435471	; 0x1000000f
     804:	01010001 	tsteq	r1, r1
     808:	5e020500 	cfsh32pl	mvfx0, mvfx2, #0
     80c:	0308000b 	movweq	r0, #32779	; 0x800b
     810:	130102fd 	movwne	r0, #4861	; 0x12fd
     814:	01000202 	tsteq	r0, r2, lsl #4
     818:	02050001 	andeq	r0, r5, #1
     81c:	08000b62 	stmdaeq	r0, {r1, r5, r6, r8, r9, fp}
     820:	01038903 	tsteq	r3, r3, lsl #18
     824:	01000102 	tsteq	r0, r2, lsl #2
     828:	02050001 	andeq	r0, r5, #1
     82c:	08000b64 	stmdaeq	r0, {r2, r5, r6, r8, r9, fp}
     830:	01039403 	tsteq	r3, r3, lsl #8
     834:	01000102 	tsteq	r0, r2, lsl #2
     838:	02050001 	andeq	r0, r5, #1
     83c:	08000b66 	stmdaeq	r0, {r1, r2, r5, r6, r8, r9, fp}
     840:	01039f03 	tsteq	r3, r3, lsl #30
     844:	01000102 	tsteq	r0, r2, lsl #2
     848:	02050001 	andeq	r0, r5, #1
     84c:	08000b68 	stmdaeq	r0, {r3, r5, r6, r8, r9, fp}
     850:	0103aa03 	tsteq	r3, r3, lsl #20
     854:	01000102 	tsteq	r0, r2, lsl #2
     858:	02050001 	andeq	r0, r5, #1
     85c:	08000b6a 	stmdaeq	r0, {r1, r3, r5, r6, r8, r9, fp}
     860:	0103b603 	tsteq	r3, r3, lsl #12
     864:	01000102 	tsteq	r0, r2, lsl #2
     868:	02050001 	andeq	r0, r5, #1
     86c:	08000b6c 	stmdaeq	r0, {r2, r3, r5, r6, r8, r9, fp}
     870:	0103c203 	tsteq	r3, r3, lsl #4
     874:	01000102 	tsteq	r0, r2, lsl #2
     878:	02050001 	andeq	r0, r5, #1
     87c:	08000b6e 	stmdaeq	r0, {r1, r2, r3, r5, r6, r8, r9, fp}
     880:	0103cd03 	tsteq	r3, r3, lsl #26
     884:	01000102 	tsteq	r0, r2, lsl #2
     888:	02050001 	andeq	r0, r5, #1
     88c:	08000b70 	stmdaeq	r0, {r4, r5, r6, r8, r9, fp}
     890:	0103dc03 	tsteq	r3, r3, lsl #24
     894:	2c5e2301 	mrrccs	3, 0, r2, lr, cr1
     898:	01000202 	tsteq	r0, r2, lsl #4
     89c:	02050001 	andeq	r0, r5, #1
     8a0:	08000b84 	stmdaeq	r0, {r2, r7, r8, r9, fp}
     8a4:	0103ef03 	tsteq	r3, r3, lsl #30
     8a8:	01000102 	tsteq	r0, r2, lsl #2
     8ac:	02050001 	andeq	r0, r5, #1
     8b0:	08000b86 	stmdaeq	r0, {r1, r2, r7, r8, r9, fp}
     8b4:	0103fa03 	tsteq	r3, r3, lsl #20
     8b8:	01000102 	tsteq	r0, r2, lsl #2
     8bc:	02050001 	andeq	r0, r5, #1
     8c0:	08000b88 	stmdaeq	r0, {r3, r7, r8, r9, fp}
     8c4:	01048503 	tsteq	r4, r3, lsl #10
     8c8:	01000102 	tsteq	r0, r2, lsl #2
     8cc:	02050001 	andeq	r0, r5, #1
     8d0:	08000b8a 	stmdaeq	r0, {r1, r3, r7, r8, r9, fp}
     8d4:	01049003 	tsteq	r4, r3
     8d8:	01000102 	tsteq	r0, r2, lsl #2
     8dc:	02050001 	andeq	r0, r5, #1
     8e0:	08000b8c 	stmdaeq	r0, {r2, r3, r7, r8, r9, fp}
     8e4:	01049b03 	tsteq	r4, r3, lsl #22
     8e8:	01000102 	tsteq	r0, r2, lsl #2
     8ec:	02050001 	andeq	r0, r5, #1
     8f0:	08000b8e 	stmdaeq	r0, {r1, r2, r3, r7, r8, r9, fp}
     8f4:	0104a603 	tsteq	r4, r3, lsl #12
     8f8:	01000102 	tsteq	r0, r2, lsl #2
     8fc:	02050001 	andeq	r0, r5, #1
     900:	08000b90 	stmdaeq	r0, {r4, r7, r8, r9, fp}
     904:	0104b103 	tsteq	r4, r3, lsl #2
     908:	01000102 	tsteq	r0, r2, lsl #2
     90c:	02050001 	andeq	r0, r5, #1
     910:	08000b92 	stmdaeq	r0, {r1, r4, r7, r8, r9, fp}
     914:	0104bc03 	tsteq	r4, r3, lsl #24
     918:	01000102 	tsteq	r0, r2, lsl #2
     91c:	02050001 	andeq	r0, r5, #1
     920:	08000b94 	stmdaeq	r0, {r2, r4, r7, r8, r9, fp}
     924:	0104cd03 	tsteq	r4, r3, lsl #26
     928:	02672101 	rsbeq	r2, r7, #1073741824	; 0x40000000
     92c:	01010013 	tsteq	r1, r3, lsl r0
     930:	c8020500 	stmdagt	r2, {r8, sl}
     934:	0308000b 	movweq	r0, #32779	; 0x800b
     938:	180104dd 	stmdane	r1, {r0, r2, r3, r4, r6, r7, sl}
     93c:	26207a03 	strtcs	r7, [r0], -r3, lsl #20
     940:	000e02d7 	ldrdeq	r0, [lr], -r7
     944:	05000101 	streq	r0, [r0, #-257]	; 0x101
     948:	000c0402 	andeq	r0, ip, r2, lsl #8
     94c:	04f30308 	ldrbteq	r0, [r3], #776	; 0x308
     950:	00010201 	andeq	r0, r1, r1, lsl #4
     954:	05000101 	streq	r0, [r0, #-257]	; 0x101
     958:	000c0602 	andeq	r0, ip, r2, lsl #12
     95c:	04ff0308 	ldrbteq	r0, [pc], #776	; 964 <__Stack_Size+0x564>
     960:	00010201 	andeq	r0, r1, r1, lsl #4
     964:	05000101 	streq	r0, [r0, #-257]	; 0x101
     968:	000c0802 	andeq	r0, ip, r2, lsl #16
     96c:	058a0308 	streq	r0, [sl, #776]	; 0x308
     970:	00010201 	andeq	r0, r1, r1, lsl #4
     974:	05000101 	streq	r0, [r0, #-257]	; 0x101
     978:	000c0a02 	andeq	r0, ip, r2, lsl #20
     97c:	05950308 	ldreq	r0, [r5, #776]	; 0x308
     980:	00010201 	andeq	r0, r1, r1, lsl #4
     984:	05000101 	streq	r0, [r0, #-257]	; 0x101
     988:	000c0c02 	andeq	r0, ip, r2, lsl #24
     98c:	05a00308 	streq	r0, [r0, #776]!	; 0x308
     990:	00010201 	andeq	r0, r1, r1, lsl #4
     994:	05000101 	streq	r0, [r0, #-257]	; 0x101
     998:	000c0e02 	andeq	r0, ip, r2, lsl #28
     99c:	05ac0308 	streq	r0, [ip, #776]!	; 0x308
     9a0:	00010201 	andeq	r0, r1, r1, lsl #4
     9a4:	05000101 	streq	r0, [r0, #-257]	; 0x101
     9a8:	000c1002 	andeq	r1, ip, r2
     9ac:	05b80308 	ldreq	r0, [r8, #776]!	; 0x308
     9b0:	00010201 	andeq	r0, r1, r1, lsl #4
     9b4:	05000101 	streq	r0, [r0, #-257]	; 0x101
     9b8:	000c1202 	andeq	r1, ip, r2, lsl #4
     9bc:	05c30308 	strbeq	r0, [r3, #776]	; 0x308
     9c0:	00010201 	andeq	r0, r1, r1, lsl #4
     9c4:	05000101 	streq	r0, [r0, #-257]	; 0x101
     9c8:	000c1402 	andeq	r1, ip, r2, lsl #8
     9cc:	05ce0308 	strbeq	r0, [lr, #776]	; 0x308
     9d0:	00010201 	andeq	r0, r1, r1, lsl #4
     9d4:	05000101 	streq	r0, [r0, #-257]	; 0x101
     9d8:	000c1602 	andeq	r1, ip, r2, lsl #12
     9dc:	05d90308 	ldrbeq	r0, [r9, #776]	; 0x308
     9e0:	00010201 	andeq	r0, r1, r1, lsl #4
     9e4:	05000101 	streq	r0, [r0, #-257]	; 0x101
     9e8:	000c1802 	andeq	r1, ip, r2, lsl #16
     9ec:	05e40308 	strbeq	r0, [r4, #776]!	; 0x308
     9f0:	00010201 	andeq	r0, r1, r1, lsl #4
     9f4:	05000101 	streq	r0, [r0, #-257]	; 0x101
     9f8:	000c1a02 	andeq	r1, ip, r2, lsl #20
     9fc:	05ef0308 	strbeq	r0, [pc, #776]!	; d0c <__Stack_Size+0x90c>
     a00:	00010201 	andeq	r0, r1, r1, lsl #4
     a04:	05000101 	streq	r0, [r0, #-257]	; 0x101
     a08:	000c1c02 	andeq	r1, ip, r2, lsl #24
     a0c:	05fa0308 	ldrbeq	r0, [sl, #776]!	; 0x308
     a10:	00010201 	andeq	r0, r1, r1, lsl #4
     a14:	05000101 	streq	r0, [r0, #-257]	; 0x101
     a18:	000c1e02 	andeq	r1, ip, r2, lsl #28
     a1c:	06850308 	streq	r0, [r5], r8, lsl #6
     a20:	00010201 	andeq	r0, r1, r1, lsl #4
     a24:	05000101 	streq	r0, [r0, #-257]	; 0x101
     a28:	000c2002 	andeq	r2, ip, r2
     a2c:	06900308 	ldreq	r0, [r0], r8, lsl #6
     a30:	00010201 	andeq	r0, r1, r1, lsl #4
     a34:	05000101 	streq	r0, [r0, #-257]	; 0x101
     a38:	000c2202 	andeq	r2, ip, r2, lsl #4
     a3c:	069b0308 	ldreq	r0, [fp], r8, lsl #6
     a40:	00010201 	andeq	r0, r1, r1, lsl #4
     a44:	05000101 	streq	r0, [r0, #-257]	; 0x101
     a48:	000c2402 	andeq	r2, ip, r2, lsl #8
     a4c:	06a60308 	strteq	r0, [r6], r8, lsl #6
     a50:	00010201 	andeq	r0, r1, r1, lsl #4
     a54:	05000101 	streq	r0, [r0, #-257]	; 0x101
     a58:	000c2602 	andeq	r2, ip, r2, lsl #12
     a5c:	06b10308 	ldrteq	r0, [r1], r8, lsl #6
     a60:	00010201 	andeq	r0, r1, r1, lsl #4
     a64:	05000101 	streq	r0, [r0, #-257]	; 0x101
     a68:	000c2802 	andeq	r2, ip, r2, lsl #16
     a6c:	06bc0308 	ldrteq	r0, [ip], r8, lsl #6
     a70:	00010201 	andeq	r0, r1, r1, lsl #4
     a74:	05000101 	streq	r0, [r0, #-257]	; 0x101
     a78:	000c2a02 	andeq	r2, ip, r2, lsl #20
     a7c:	06c70308 	strbeq	r0, [r7], r8, lsl #6
     a80:	00010201 	andeq	r0, r1, r1, lsl #4
     a84:	05000101 	streq	r0, [r0, #-257]	; 0x101
     a88:	000c2c02 	andeq	r2, ip, r2, lsl #24
     a8c:	06d30308 	ldrbeq	r0, [r3], r8, lsl #6
     a90:	00010201 	andeq	r0, r1, r1, lsl #4
     a94:	00430101 	subeq	r0, r3, r1, lsl #2
     a98:	00020000 	andeq	r0, r2, r0
     a9c:	0000003d 	andeq	r0, r0, sp, lsr r0
     aa0:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
     aa4:	0101000d 	tsteq	r1, sp
     aa8:	00000101 	andeq	r0, r0, r1, lsl #2
     aac:	00000100 	andeq	r0, r0, r0, lsl #2
     ab0:	62696c01 	rsbvs	r6, r9, #256	; 0x100
     ab4:	636e692f 	cmnvs	lr, #770048	; 0xbc000
     ab8:	73750000 	cmnvc	r5, #0
     abc:	65645f62 	strbvs	r5, [r4, #-3938]!	; 0xf62
     ac0:	632e6373 	teqvs	lr, #-872415231	; 0xcc000001
     ac4:	00000000 	andeq	r0, r0, r0
     ac8:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     acc:	30316632 	eorscc	r6, r1, r2, lsr r6
     ad0:	79745f78 	ldmdbvc	r4!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
     ad4:	682e6570 	stmdavs	lr!, {r4, r5, r6, r8, sl, sp, lr}
     ad8:	00000100 	andeq	r0, r0, r0, lsl #2
     adc:	00016100 	andeq	r6, r1, r0, lsl #2
     ae0:	8c000200 	sfmhi	f0, 4, [r0], {-0}
     ae4:	02000000 	andeq	r0, r0, #0
     ae8:	0d0efb01 	vstreq	d15, [lr, #-4]
     aec:	01010100 	mrseq	r0, (UNDEF: 17)
     af0:	00000001 	andeq	r0, r0, r1
     af4:	01000001 	tsteq	r0, r1
     af8:	2f62696c 	svccs	0x0062696c
     afc:	00636e69 	rsbeq	r6, r3, r9, ror #28
     b00:	2f62696c 	svccs	0x0062696c
     b04:	5f425355 	svcpl	0x00425355
     b08:	2f62696c 	svccs	0x0062696c
     b0c:	00636e69 	rsbeq	r6, r3, r9, ror #28
     b10:	7500002e 	strvc	r0, [r0, #-46]	; 0x2e
     b14:	655f6273 	ldrbvs	r6, [pc, #-627]	; 8a9 <__Stack_Size+0x4a9>
     b18:	2e70646e 	cdpcs	4, 7, cr6, cr0, cr14, {3}
     b1c:	00000063 	andeq	r0, r0, r3, rrx
     b20:	6d747300 	ldclvs	3, cr7, [r4, #-0]
     b24:	31663233 	cmncc	r6, r3, lsr r2
     b28:	745f7830 	ldrbvc	r7, [pc], #-2096	; b30 <__Stack_Size+0x730>
     b2c:	2e657079 	mcrcs	0, 3, r7, cr5, cr9, {3}
     b30:	00010068 	andeq	r0, r1, r8, rrx
     b34:	6d747300 	ldclvs	3, cr7, [r4, #-0]
     b38:	31663233 	cmncc	r6, r3, lsr r2
     b3c:	665f7830 			; <UNDEFINED> instruction: 0x665f7830
     b40:	6873616c 	ldmdavs	r3!, {r2, r3, r5, r6, r8, sp, lr}^
     b44:	0100682e 	tsteq	r0, lr, lsr #16
     b48:	73750000 	cmnvc	r5, #0
     b4c:	69735f62 	ldmdbvs	r3!, {r1, r5, r6, r8, r9, sl, fp, ip, lr}^
     b50:	00682e6c 	rsbeq	r2, r8, ip, ror #28
     b54:	55000002 	strpl	r0, [r0, #-2]
     b58:	6e494253 	mcrvs	2, 2, r4, cr9, cr3, {2}
     b5c:	682e7469 	stmdavs	lr!, {r0, r3, r5, r6, sl, ip, sp, lr}
     b60:	00000300 	andeq	r0, r0, r0, lsl #6
     b64:	5f627375 	svcpl	0x00627375
     b68:	73676572 	cmnvc	r7, #478150656	; 0x1c800000
     b6c:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     b70:	00000000 	andeq	r0, r0, r0
     b74:	0c300205 	lfmeq	f0, 4, [r0], #-20	; 0xffffffec
     b78:	c1030800 	tstgt	r3, r0, lsl #16
     b7c:	02140100 	andseq	r0, r4, #0, 2
     b80:	01010006 	tsteq	r1, r6
     b84:	3c020500 	cfstr32cc	mvfx0, [r2], {-0}
     b88:	0308000c 	movweq	r0, #32780	; 0x800c
     b8c:	340100f5 	strcc	r0, [r1], #-245	; 0xf5
     b90:	26207a03 	strtcs	r7, [r0], -r3, lsl #20
     b94:	26207a03 	strtcs	r7, [r0], -r3, lsl #20
     b98:	26207a03 	strtcs	r7, [r0], -r3, lsl #20
     b9c:	02005a23 	andeq	r5, r0, #143360	; 0x23000
     ba0:	20060104 	andcs	r0, r6, r4, lsl #2
     ba4:	4b083606 	blmi	20e3c4 <__Stack_Size+0x20dfc4>
     ba8:	5a301e76 	bpl	c08588 <__Stack_Size+0xc08188>
     bac:	233d4c32 	teqcs	sp, #12800	; 0x3200
     bb0:	0402004c 	streq	r0, [r2], #-76	; 0x4c
     bb4:	02003102 	andeq	r3, r0, #-2147483648	; 0x80000000
     bb8:	00220204 	eoreq	r0, r2, r4, lsl #4
     bbc:	1e020402 	cdpne	4, 0, cr0, cr2, cr2, {0}
     bc0:	02040200 	andeq	r0, r4, #0, 4
     bc4:	04020030 	streq	r0, [r2], #-48	; 0x30
     bc8:	82620302 	rsbhi	r0, r2, #134217728	; 0x8000000
     bcc:	02040200 	andeq	r0, r4, #0, 4
     bd0:	00201e03 	eoreq	r1, r0, r3, lsl #28
     bd4:	03020402 	movweq	r0, #9218	; 0x2402
     bd8:	02003c62 	andeq	r3, r0, #25088	; 0x6200
     bdc:	1e030204 	cdpne	2, 0, cr0, cr3, cr4, {0}
     be0:	04020020 	streq	r0, [r2], #-32
     be4:	02003002 	andeq	r3, r0, #2
     be8:	001e0204 	andseq	r0, lr, r4, lsl #4
     bec:	22020402 	andcs	r0, r2, #33554432	; 0x2000000
     bf0:	4c4d304e 	mcrrmi	0, 4, r3, sp, cr14
     bf4:	1e301e1e 	mrcne	14, 1, r1, cr0, cr14, {0}
     bf8:	02200903 	eoreq	r0, r0, #49152	; 0xc000
     bfc:	01010014 	tsteq	r1, r4, lsl r0
     c00:	40020500 	andmi	r0, r2, r0, lsl #10
     c04:	0308000d 	movweq	r0, #32781	; 0x800d
     c08:	230100d9 	movwcs	r0, #4313	; 0x10d9
     c0c:	034a0903 	movteq	r0, #43267	; 0xa903
     c10:	09032077 	stmdbeq	r3, {r0, r1, r2, r4, r5, r6, sp}
     c14:	20770320 	rsbscs	r0, r7, r0, lsr #6
     c18:	03200903 	teqeq	r0, #49152	; 0xc000
     c1c:	09032077 	stmdbeq	r3, {r0, r1, r2, r4, r5, r6, sp}
     c20:	5b2f212e 	blpl	bc90e0 <__Stack_Size+0xbc8ce0>
     c24:	207a0326 	rsbscs	r0, sl, r6, lsr #6
     c28:	0c022ca6 	stceq	12, cr2, [r2], {166}	; 0xa6
     c2c:	00010100 	andeq	r0, r1, r0, lsl #2
     c30:	00000205 	andeq	r0, r0, r5, lsl #4
     c34:	be030000 	cdplt	0, 0, cr0, cr3, cr0, {0}
     c38:	4c150101 	ldfmis	f0, [r5], {1}
     c3c:	0007025b 	andeq	r0, r7, fp, asr r2
     c40:	008e0101 	addeq	r0, lr, r1, lsl #2
     c44:	00020000 	andeq	r0, r2, r0
     c48:	00000068 	andeq	r0, r0, r8, rrx
     c4c:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
     c50:	0101000d 	tsteq	r1, sp
     c54:	00000101 	andeq	r0, r0, r1, lsl #2
     c58:	00000100 	andeq	r0, r0, r0, lsl #2
     c5c:	62696c01 	rsbvs	r6, r9, #256	; 0x100
     c60:	636e692f 	cmnvs	lr, #770048	; 0xbc000
     c64:	62696c00 	rsbvs	r6, r9, #0, 24
     c68:	4253552f 	subsmi	r5, r3, #197132288	; 0xbc00000
     c6c:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
     c70:	636e692f 	cmnvs	lr, #770048	; 0xbc000
     c74:	73750000 	cmnvc	r5, #0
     c78:	73695f62 	cmnvc	r9, #392	; 0x188
     c7c:	632e7274 	teqvs	lr, #116, 4	; 0x40000007
     c80:	00000000 	andeq	r0, r0, r0
     c84:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     c88:	30316632 	eorscc	r6, r1, r2, lsr r6
     c8c:	79745f78 	ldmdbvc	r4!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
     c90:	682e6570 	stmdavs	lr!, {r4, r5, r6, r8, sl, sp, lr}
     c94:	00000100 	andeq	r0, r0, r0, lsl #2
     c98:	5f627375 	svcpl	0x00627375
     c9c:	65726f63 	ldrbvs	r6, [r2, #-3939]!	; 0xf63
     ca0:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     ca4:	73750000 	cmnvc	r5, #0
     ca8:	6e695f62 	cdpvs	15, 6, cr5, cr9, cr2, {3}
     cac:	00682e74 	rsbeq	r2, r8, r4, ror lr
     cb0:	00000002 	andeq	r0, r0, r2
     cb4:	9c020500 	cfstr32ls	mvfx0, [r2], {-0}
     cb8:	0308000d 	movweq	r0, #32781	; 0x800d
     cbc:	5b22013e 	blpl	8811bc <__Stack_Size+0x880dbc>
     cc0:	211f2f43 	tstcs	pc, r3, asr #30
     cc4:	4a090350 	bmi	241a0c <__Stack_Size+0x24160c>
     cc8:	433d4434 	teqmi	sp, #52, 8	; 0x34000000
     ccc:	02365035 	eorseq	r5, r6, #53	; 0x35
     cd0:	0101000e 	tsteq	r1, lr
     cd4:	0000020f 	andeq	r0, r0, pc, lsl #4
     cd8:	00ba0002 	adcseq	r0, sl, r2
     cdc:	01020000 	mrseq	r0, (UNDEF: 2)
     ce0:	000d0efb 	strdeq	r0, [sp], -fp
     ce4:	01010101 	tsteq	r1, r1, lsl #2
     ce8:	01000000 	mrseq	r0, (UNDEF: 0)
     cec:	6c010000 	stcvs	0, cr0, [r1], {-0}
     cf0:	692f6269 	stmdbvs	pc!, {r0, r3, r5, r6, r9, sp, lr}	; <UNPREDICTABLE>
     cf4:	6c00636e 	stcvs	3, cr6, [r0], {110}	; 0x6e
     cf8:	552f6269 	strpl	r6, [pc, #-617]!	; a97 <__Stack_Size+0x697>
     cfc:	6c5f4253 	lfmvs	f4, 2, [pc], {83}	; 0x53
     d00:	692f6269 	stmdbvs	pc!, {r0, r3, r5, r6, r9, sp, lr}	; <UNPREDICTABLE>
     d04:	0000636e 	andeq	r6, r0, lr, ror #6
     d08:	5f627375 	svcpl	0x00627375
     d0c:	706f7270 	rsbvc	r7, pc, r0, ror r2	; <UNPREDICTABLE>
     d10:	0000632e 	andeq	r6, r0, lr, lsr #6
     d14:	74730000 	ldrbtvc	r0, [r3], #-0
     d18:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     d1c:	5f783031 	svcpl	0x00783031
     d20:	65707974 	ldrbvs	r7, [r0, #-2420]!	; 0x974
     d24:	0100682e 	tsteq	r0, lr, lsr #16
     d28:	73750000 	cmnvc	r5, #0
     d2c:	6f635f62 	svcvs	0x00635f62
     d30:	682e6572 	stmdavs	lr!, {r1, r4, r5, r6, r8, sl, sp, lr}
     d34:	00000200 	andeq	r0, r0, r0, lsl #4
     d38:	5f627375 	svcpl	0x00627375
     d3c:	2e666564 	cdpcs	5, 6, cr6, cr6, cr4, {3}
     d40:	00020068 	andeq	r0, r2, r8, rrx
     d44:	62737500 	rsbsvs	r7, r3, #0, 10
     d48:	6f72705f 	svcvs	0x0072705f
     d4c:	00682e70 	rsbeq	r2, r8, r0, ror lr
     d50:	55000000 	strpl	r0, [r0, #-0]
     d54:	6e494253 	mcrvs	2, 2, r4, cr9, cr3, {2}
     d58:	682e7469 	stmdavs	lr!, {r0, r3, r5, r6, sl, ip, sp, lr}
     d5c:	00000000 	andeq	r0, r0, r0
     d60:	5f627375 	svcpl	0x00627375
     d64:	74696e69 	strbtvc	r6, [r9], #-3689	; 0xe69
     d68:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     d6c:	73750000 	cmnvc	r5, #0
     d70:	65645f62 	strbvs	r5, [r4, #-3938]!	; 0xf62
     d74:	682e6373 	stmdavs	lr!, {r0, r1, r4, r5, r6, r8, r9, sp, lr}
     d78:	00000000 	andeq	r0, r0, r0
     d7c:	5f627375 	svcpl	0x00627375
     d80:	2e6c6973 	mcrcs	9, 3, r6, cr12, cr3, {3}
     d84:	00020068 	andeq	r0, r2, r8, rrx
     d88:	62737500 	rsbsvs	r7, r3, #0, 10
     d8c:	6765725f 			; <UNDEFINED> instruction: 0x6765725f
     d90:	00682e73 	rsbeq	r2, r8, r3, ror lr
     d94:	00000002 	andeq	r0, r0, r2
     d98:	08020500 	stmdaeq	r2, {r8, sl}
     d9c:	0308000e 	movweq	r0, #32782	; 0x800e
     da0:	150101c9 	strne	r0, [r1, #-457]	; 0x1c9
     da4:	0009023f 	andeq	r0, r9, pc, lsr r2
     da8:	05000101 	streq	r0, [r0, #-257]	; 0x101
     dac:	000e2002 	andeq	r2, lr, r2
     db0:	01db0308 	bicseq	r0, fp, r8, lsl #6
     db4:	06021301 	streq	r1, [r2], -r1, lsl #6
     db8:	00010100 	andeq	r0, r1, r0, lsl #2
     dbc:	0e2c0205 	cdpeq	2, 2, cr0, cr12, cr5, {0}
     dc0:	e8030800 	stmda	r3, {fp}
     dc4:	41130101 	tstmi	r3, r1, lsl #2
     dc8:	01000702 	tsteq	r0, r2, lsl #14
     dcc:	02050001 	andeq	r0, r5, #1
     dd0:	08000e40 	stmdaeq	r0, {r6, r9, sl, fp}
     dd4:	0101fb03 	tsteq	r1, r3, lsl #22
     dd8:	01000102 	tsteq	r0, r2, lsl #2
     ddc:	02050001 	andeq	r0, r5, #1
     de0:	08000e44 	stmdaeq	r0, {r2, r6, r9, sl, fp}
     de4:	01028803 	tsteq	r2, r3, lsl #16
     de8:	20790319 	rsbscs	r0, r9, r9, lsl r3
     dec:	10032227 	andne	r2, r3, r7, lsr #4
     df0:	2e750374 	mrccs	3, 3, r0, cr5, cr4, {3}
     df4:	321c2430 	andscc	r2, ip, #48, 8	; 0x30000000
     df8:	034f301c 	movteq	r3, #61468	; 0xf01c
     dfc:	11032e74 	tstne	r3, r4, ror lr
     e00:	221f2120 	andscs	r2, pc, #32, 2
     e04:	2121211e 	teqcs	r1, lr, lsl r1
     e08:	000a0221 	andeq	r0, sl, r1, lsr #4
     e0c:	05000101 	streq	r0, [r0, #-257]	; 0x101
     e10:	000ea002 	andeq	sl, lr, r2
     e14:	02b40308 	adcseq	r0, r4, #8, 6	; 0x20000000
     e18:	01120301 	tsteq	r2, r1, lsl #6
     e1c:	21523e76 	cmpcs	r2, r6, ror lr
     e20:	01000302 	tsteq	r0, r2, lsl #6
     e24:	02050001 	andeq	r0, r5, #1
     e28:	08000ec4 	stmdaeq	r0, {r2, r6, r7, r9, sl, fp}
     e2c:	01038e03 	tsteq	r3, r3, lsl #28
     e30:	03242414 	teqeq	r4, #20, 8	; 0x14000000
     e34:	02274a7a 	eoreq	r4, r7, #499712	; 0x7a000
     e38:	01010001 	tsteq	r1, r1
     e3c:	d4020500 	strle	r0, [r2], #-1280	; 0x500
     e40:	0308000e 	movweq	r0, #32782	; 0x800e
     e44:	030103a3 	movweq	r0, #5027	; 0x13a3
     e48:	4b22010e 	blmi	881288 <__Stack_Size+0x880e88>
     e4c:	05022122 	streq	r2, [r2, #-290]	; 0x122
     e50:	00010100 	andeq	r0, r1, r0, lsl #2
     e54:	0eec0205 	cdpeq	2, 14, cr0, cr12, cr5, {0}
     e58:	c1030800 	tstgt	r3, r0, lsl #16
     e5c:	4c160103 	ldfmis	f0, [r6], {3}
     e60:	234b224c 	movtcs	r2, #45644	; 0xb24c
     e64:	00070221 	andeq	r0, r7, r1, lsr #4
     e68:	05000101 	streq	r0, [r0, #-257]	; 0x101
     e6c:	000f1802 	andeq	r1, pc, r2, lsl #16
     e70:	00ea0308 	rsceq	r0, sl, r8, lsl #6
     e74:	4d302401 	cfldrsmi	mvf2, [r0, #-4]!
     e78:	07023031 	smladxeq	r2, r1, r0, r3
     e7c:	00010100 	andeq	r0, r1, r0, lsl #2
     e80:	0f3c0205 	svceq	0x003c0205
     e84:	84030800 	strhi	r0, [r3], #-2048	; 0x800
     e88:	23140101 	tstcs	r4, #1073741824	; 0x40000000
     e8c:	221b231d 	andscs	r2, fp, #1946157056	; 0x74000000
     e90:	03261d23 	teqeq	r6, #2240	; 0x8c0
     e94:	593f200f 	ldmdbpl	pc!, {r0, r1, r2, r3, sp}	; <UNPREDICTABLE>
     e98:	3d4b4b4b 	vstrcc	d20, [fp, #-300]	; 0xfffffed4
     e9c:	4b4b3f67 	blmi	12d0c40 <__Stack_Size+0x12d0840>
     ea0:	59594d4b 	ldmdbpl	r9, {r0, r1, r3, r6, r8, sl, fp, lr}^
     ea4:	594b4d4b 	stmdbpl	fp, {r0, r1, r3, r6, r8, sl, fp, lr}^
     ea8:	3f4d594b 	svccc	0x004d594b
     eac:	01000c02 	tsteq	r0, r2, lsl #24
     eb0:	02050001 	andeq	r0, r5, #1
     eb4:	0800101c 	stmdaeq	r0, {r2, r3, r4, ip}
     eb8:	0102dd03 	tsteq	r2, r3, lsl #26
     ebc:	00060214 	andeq	r0, r6, r4, lsl r2
     ec0:	05000101 	streq	r0, [r0, #-257]	; 0x101
     ec4:	00102802 	andseq	r2, r0, r2, lsl #16
     ec8:	02ea0308 	rsceq	r0, sl, #8, 6	; 0x20000000
     ecc:	06021401 	streq	r1, [r2], -r1, lsl #8
     ed0:	00010100 	andeq	r0, r1, r0, lsl #2
     ed4:	10340205 	eorsne	r0, r4, r5, lsl #4
     ed8:	f7030800 			; <UNDEFINED> instruction: 0xf7030800
     edc:	3d140102 	ldfccs	f0, [r4, #-8]
     ee0:	06025a34 			; <UNDEFINED> instruction: 0x06025a34
     ee4:	83010100 	movwhi	r0, #4352	; 0x1100
     ee8:	02000001 	andeq	r0, r0, #1
     eec:	0000c500 	andeq	ip, r0, r0, lsl #10
     ef0:	fb010200 	blx	416fa <__Stack_Size+0x412fa>
     ef4:	01000d0e 	tsteq	r0, lr, lsl #26
     ef8:	00010101 	andeq	r0, r1, r1, lsl #2
     efc:	00010000 	andeq	r0, r1, r0
     f00:	696c0100 	stmdbvs	ip!, {r8}^
     f04:	6e692f62 	cdpvs	15, 6, cr2, cr9, cr2, {3}
     f08:	696c0063 	stmdbvs	ip!, {r0, r1, r5, r6}^
     f0c:	53552f62 	cmppl	r5, #392	; 0x188
     f10:	696c5f42 	stmdbvs	ip!, {r1, r6, r8, r9, sl, fp, ip, lr}^
     f14:	6e692f62 	cdpvs	15, 6, cr2, cr9, cr2, {3}
     f18:	55000063 	strpl	r0, [r0, #-99]	; 0x63
     f1c:	6e494253 	mcrvs	2, 2, r4, cr9, cr3, {2}
     f20:	632e7469 	teqvs	lr, #1761607680	; 0x69000000
     f24:	00000000 	andeq	r0, r0, r0
     f28:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     f2c:	30316632 	eorscc	r6, r1, r2, lsr r6
     f30:	79745f78 	ldmdbvc	r4!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
     f34:	682e6570 	stmdavs	lr!, {r4, r5, r6, r8, sl, sp, lr}
     f38:	00000100 	andeq	r0, r0, r0, lsl #2
     f3c:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     f40:	30316632 	eorscc	r6, r1, r2, lsr r6
     f44:	616d5f78 	smcvs	54776	; 0xd5f8
     f48:	00682e70 	rsbeq	r2, r8, r0, ror lr
     f4c:	75000001 	strvc	r0, [r0, #-1]
     f50:	635f6273 	cmpvs	pc, #805306375	; 0x30000007
     f54:	2e65726f 	cdpcs	2, 6, cr7, cr5, cr15, {3}
     f58:	00020068 	andeq	r0, r2, r8, rrx
     f5c:	42535500 	subsmi	r5, r3, #0, 10
     f60:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
     f64:	0000682e 	andeq	r6, r0, lr, lsr #16
     f68:	73750000 	cmnvc	r5, #0
     f6c:	6e695f62 	cdpvs	15, 6, cr5, cr9, cr2, {3}
     f70:	682e7469 	stmdavs	lr!, {r0, r3, r5, r6, sl, ip, sp, lr}
     f74:	00000200 	andeq	r0, r0, r0, lsl #4
     f78:	5f627375 	svcpl	0x00627375
     f7c:	63736564 	cmnvs	r3, #100, 10	; 0x19000000
     f80:	0000682e 	andeq	r6, r0, lr, lsr #16
     f84:	74730000 	ldrbtvc	r0, [r3], #-0
     f88:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     f8c:	5f783031 	svcpl	0x00783031
     f90:	6f697067 	svcvs	0x00697067
     f94:	0100682e 	tsteq	r0, lr, lsr #16
     f98:	73750000 	cmnvc	r5, #0
     f9c:	656d5f62 	strbvs	r5, [sp, #-3938]!	; 0xf62
     fa0:	00682e6d 	rsbeq	r2, r8, sp, ror #28
     fa4:	75000002 	strvc	r0, [r0, #-2]
     fa8:	725f6273 	subsvc	r6, pc, #805306375	; 0x30000007
     fac:	2e736765 	cdpcs	7, 7, cr6, cr3, cr5, {3}
     fb0:	00020068 	andeq	r0, r2, r8, rrx
     fb4:	05000000 	streq	r0, [r0, #-0]
     fb8:	00105402 	andseq	r5, r0, r2, lsl #8
     fbc:	02f30308 	rscseq	r0, r3, #8, 6	; 0x20000000
     fc0:	02002301 	andeq	r2, r0, #67108864	; 0x4000000
     fc4:	20060104 	andcs	r0, r6, r4, lsl #2
     fc8:	32303e06 	eorscc	r3, r0, #6, 28	; 0x60
     fcc:	3e223a41 	vnmulcc.f32	s6, s4, s2
     fd0:	01000102 	tsteq	r0, r2, lsl #2
     fd4:	02050001 	andeq	r0, r5, #1
     fd8:	0800107c 	stmdaeq	r0, {r2, r3, r4, r5, r6, ip}
     fdc:	03012703 	movweq	r2, #5891	; 0x1703
     fe0:	03200283 	teqeq	r0, #805306376	; 0x30000008
     fe4:	42587e86 	subsmi	r7, r8, #2144	; 0x860
     fe8:	221c241e 	andscs	r2, ip, #503316480	; 0x1e000000
     fec:	02243d22 	eoreq	r3, r4, #2176	; 0x880
     ff0:	0101000a 	tsteq	r1, sl
     ff4:	00020500 	andeq	r0, r2, r0, lsl #10
     ff8:	03000000 	movweq	r0, #0
     ffc:	130100da 	movwne	r0, #4314	; 0x10da
    1000:	01000202 	tsteq	r0, r2, lsl #4
    1004:	02050001 	andeq	r0, r5, #1
    1008:	080010b4 	stmdaeq	r0, {r2, r4, r5, r7, ip}
    100c:	0102a603 	tsteq	r2, r3, lsl #12
    1010:	025d2313 	subseq	r2, sp, #1275068416	; 0x4c000000
    1014:	01010008 	tsteq	r1, r8
    1018:	d0020500 	andle	r0, r2, r0, lsl #10
    101c:	03080010 	movweq	r0, #32784	; 0x8010
    1020:	230100c7 	movwcs	r0, #4295	; 0x10c7
    1024:	353e3e3e 	ldrcc	r3, [lr, #-3646]!	; 0xe3e
    1028:	01000602 	tsteq	r0, r2, lsl #12
    102c:	02050001 	andeq	r0, r5, #1
    1030:	080010f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, ip}
    1034:	0100df03 	tsteq	r0, r3, lsl #30
    1038:	00020213 	andeq	r0, r2, r3, lsl r2
    103c:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1040:	0010f802 	andseq	pc, r0, r2, lsl #16
    1044:	02bb0308 	adcseq	r0, fp, #8, 6	; 0x20000000
    1048:	231d1501 	tstcs	sp, #4194304	; 0x400000
    104c:	30322121 	eorscc	r2, r2, r1, lsr #2
    1050:	022b234b 	eoreq	r2, fp, #738197505	; 0x2c000001
    1054:	0101000b 	tsteq	r1, fp
    1058:	2c020500 	cfstr32cs	mvfx0, [r2], {-0}
    105c:	03080011 	movweq	r0, #32785	; 0x8011
    1060:	200102dd 	ldrdcs	r0, [r1], -sp
    1064:	4b593e40 	blmi	165096c <__Stack_Size+0x165056c>
    1068:	0002023e 	andeq	r0, r2, lr, lsr r2
    106c:	030e0101 	movweq	r0, #57601	; 0xe101
    1070:	00020000 	andeq	r0, r2, r0
    1074:	00000074 	andeq	r0, r0, r4, ror r0
    1078:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
    107c:	0101000d 	tsteq	r1, sp
    1080:	00000101 	andeq	r0, r0, r1, lsl #2
    1084:	00000100 	andeq	r0, r0, r0, lsl #2
    1088:	62696c01 	rsbvs	r6, r9, #256	; 0x100
    108c:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
    1090:	62696c00 	rsbvs	r6, r9, #0, 24
    1094:	636e692f 	cmnvs	lr, #770048	; 0xbc000
    1098:	74730000 	ldrbtvc	r0, [r3], #-0
    109c:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    10a0:	5f783031 	svcpl	0x00783031
    10a4:	73616c66 	cmnvc	r1, #26112	; 0x6600
    10a8:	00632e68 	rsbeq	r2, r3, r8, ror #28
    10ac:	73000001 	movwvc	r0, #1
    10b0:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    10b4:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    10b8:	7079745f 	rsbsvc	r7, r9, pc, asr r4
    10bc:	00682e65 	rsbeq	r2, r8, r5, ror #28
    10c0:	73000002 	movwvc	r0, #2
    10c4:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    10c8:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    10cc:	70616d5f 	rsbvc	r6, r1, pc, asr sp
    10d0:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    10d4:	74730000 	ldrbtvc	r0, [r3], #-0
    10d8:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    10dc:	5f783031 	svcpl	0x00783031
    10e0:	73616c66 	cmnvc	r1, #26112	; 0x6600
    10e4:	00682e68 	rsbeq	r2, r8, r8, ror #28
    10e8:	00000002 	andeq	r0, r0, r2
    10ec:	58020500 	stmdapl	r2, {r8, sl}
    10f0:	03080011 	movweq	r0, #32785	; 0x8011
    10f4:	170100d6 			; <UNDEFINED> instruction: 0x170100d6
    10f8:	00070259 	andeq	r0, r7, r9, asr r2
    10fc:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1100:	00000002 	andeq	r0, r0, r2
    1104:	00ea0300 	rsceq	r0, sl, r0, lsl #6
    1108:	02591701 	subseq	r1, r9, #262144	; 0x40000
    110c:	01010007 	tsteq	r1, r7
    1110:	70020500 	andvc	r0, r2, r0, lsl #10
    1114:	03080011 	movweq	r0, #32785	; 0x8011
    1118:	170100fe 			; <UNDEFINED> instruction: 0x170100fe
    111c:	00070259 	andeq	r0, r7, r9, asr r2
    1120:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1124:	00118802 	andseq	r8, r1, r2, lsl #16
    1128:	01900308 	orrseq	r0, r0, r8, lsl #6
    112c:	023d1401 	eorseq	r1, sp, #16777216	; 0x1000000
    1130:	01010009 	tsteq	r1, r9
    1134:	a0020500 	andge	r0, r2, r0, lsl #10
    1138:	03080011 	movweq	r0, #32785	; 0x8011
    113c:	1401019e 	strne	r0, [r1], #-414	; 0x19e
    1140:	01000802 	tsteq	r0, r2, lsl #16
    1144:	02050001 	andeq	r0, r5, #1
    1148:	00000000 	andeq	r0, r0, r0
    114c:	01059603 	tsteq	r5, r3, lsl #12
    1150:	04022f14 	streq	r2, [r2], #-3860	; 0xf14
    1154:	00010100 	andeq	r0, r1, r0, lsl #2
    1158:	00000205 	andeq	r0, r0, r5, lsl #4
    115c:	a3030000 	movwge	r0, #12288	; 0x3000
    1160:	2f140105 	svccs	0x00140105
    1164:	01000402 	tsteq	r0, r2, lsl #8
    1168:	02050001 	andeq	r0, r5, #1
    116c:	00000000 	andeq	r0, r0, r0
    1170:	0105b103 	tsteq	r5, r3, lsl #2
    1174:	2e090315 	mcrcs	3, 0, r0, cr9, cr5, {0}
    1178:	01000602 	tsteq	r0, r2, lsl #12
    117c:	02050001 	andeq	r0, r5, #1
    1180:	00000000 	andeq	r0, r0, r0
    1184:	0105c703 	tsteq	r5, r3, lsl #14
    1188:	2e0a0315 	mcrcs	3, 0, r0, cr10, cr5, {0}
    118c:	01000602 	tsteq	r0, r2, lsl #12
    1190:	02050001 	andeq	r0, r5, #1
    1194:	00000000 	andeq	r0, r0, r0
    1198:	0105e203 	tsteq	r5, r3, lsl #4
    119c:	33231d28 	teqcc	r3, #40, 26	; 0xa00
    11a0:	01000702 	tsteq	r0, r2, lsl #14
    11a4:	02050001 	andeq	r0, r5, #1
    11a8:	00000000 	andeq	r0, r0, r0
    11ac:	01068103 	tsteq	r6, r3, lsl #2
    11b0:	41263e18 	teqmi	r6, r8, lsl lr
    11b4:	3c100329 	ldccc	3, cr0, [r0], {41}	; 0x29
    11b8:	01000402 	tsteq	r0, r2, lsl #8
    11bc:	02050001 	andeq	r0, r5, #1
    11c0:	080011b0 	stmdaeq	r0, {r4, r5, r7, r8, ip}
    11c4:	0106ae03 	tsteq	r6, r3, lsl #28
    11c8:	00060217 	andeq	r0, r6, r7, lsl r2
    11cc:	05000101 	streq	r0, [r0, #-257]	; 0x101
    11d0:	0011bc02 	andseq	fp, r1, r2, lsl #24
    11d4:	06bf0308 	ldrteq	r0, [pc], r8, lsl #6
    11d8:	42501501 	subsmi	r1, r0, #4194304	; 0x400000
    11dc:	4a700342 	bmi	1c01eec <__Stack_Size+0x1c01aec>
    11e0:	20100334 	andscs	r0, r0, r4, lsr r3
    11e4:	01000302 	tsteq	r0, r2, lsl #6
    11e8:	02050001 	andeq	r0, r5, #1
    11ec:	080011e4 	stmdaeq	r0, {r2, r5, r6, r7, r8, ip}
    11f0:	0106e603 	tsteq	r6, r3, lsl #12
    11f4:	00312420 	eorseq	r2, r1, r0, lsr #8
    11f8:	06010402 	streq	r0, [r1], -r2, lsl #8
    11fc:	1903062e 	stmdbne	r3, {r1, r2, r3, r5, r9, sl}
    1200:	68033020 	stmdavs	r3, {r5, ip, sp}
    1204:	5d332f74 	ldcpl	15, cr2, [r3, #-464]!	; 0xfffffe30
    1208:	01000202 	tsteq	r0, r2, lsl #4
    120c:	02050001 	andeq	r0, r5, #1
    1210:	0800121c 	stmdaeq	r0, {r2, r3, r4, r9, ip}
    1214:	0101ad03 	tsteq	r1, r3, lsl #26
    1218:	314c2720 	cmpcc	ip, r0, lsr #14
    121c:	214b2925 	cmpcs	fp, r5, lsr #18
    1220:	6b23304d 	blvs	8cd35c <__Stack_Size+0x8ccf5c>
    1224:	01000302 	tsteq	r0, r2, lsl #6
    1228:	02050001 	andeq	r0, r5, #1
    122c:	00000000 	andeq	r0, r0, r0
    1230:	0101d403 	tsteq	r1, r3, lsl #8
    1234:	24314c24 	ldrtcs	r4, [r1], #-3108	; 0xc24
    1238:	304d4b2a 	subcc	r4, sp, sl, lsr #22
    123c:	03026b23 	movweq	r6, #11043	; 0x2b23
    1240:	00010100 	andeq	r0, r1, r0, lsl #2
    1244:	00000205 	andeq	r0, r0, r5, lsl #4
    1248:	f7030000 			; <UNDEFINED> instruction: 0xf7030000
    124c:	4c240101 	stfmis	f0, [r4], #-4
    1250:	78033631 	stmdavc	r3, {r0, r4, r5, r9, sl, ip, sp}
    1254:	4b3f212e 	blmi	fc9714 <__Stack_Size+0xfc9314>
    1258:	0331304d 	teqeq	r1, #77	; 0x4d
    125c:	77033c09 	strvc	r3, [r3, -r9, lsl #24]
    1260:	1d233120 	stfnes	f3, [r3, #-128]!	; 0xffffff80
    1264:	0a03313f 	beq	cd768 <__Stack_Size+0xcd368>
    1268:	026c232e 	rsbeq	r2, ip, #-1207959552	; 0xb8000000
    126c:	01010007 	tsteq	r1, r7
    1270:	5c020500 	cfstr32pl	mvfx0, [r2], {-0}
    1274:	03080012 	movweq	r0, #32786	; 0x8012
    1278:	200102b6 			; <UNDEFINED> instruction: 0x200102b6
    127c:	20790327 	rsbscs	r0, r9, r7, lsr #6
    1280:	25323027 	ldrcs	r3, [r2, #-39]!	; 0x27
    1284:	30314c1b 	eorscc	r4, r1, fp, lsl ip
    1288:	0a033132 	beq	cd758 <__Stack_Size+0xcd358>
    128c:	026c233c 	rsbeq	r2, ip, #60, 6	; 0xf0000000
    1290:	01010004 	tsteq	r1, r4
    1294:	00020500 	andeq	r0, r2, r0, lsl #10
    1298:	03000000 	movweq	r0, #0
    129c:	200102f1 	strdcs	r0, [r1], -r1
    12a0:	20790327 	rsbscs	r0, r9, r7, lsr #6
    12a4:	24313027 	ldrtcs	r3, [r1], #-39	; 0x27
    12a8:	30224c1c 	eorcc	r4, r2, ip, lsl ip
    12ac:	04026b23 	streq	r6, [r2], #-2851	; 0xb23
    12b0:	00010100 	andeq	r0, r1, r0, lsl #2
    12b4:	00000205 	andeq	r0, r0, r5, lsl #4
    12b8:	99030000 	stmdbls	r3, {}	; <UNPREDICTABLE>
    12bc:	26200103 	strtcs	r0, [r0], -r3, lsl #2
    12c0:	26207a03 	strtcs	r7, [r0], -r3, lsl #20
    12c4:	1b333130 	blne	ccd78c <__Stack_Size+0xccd38c>
    12c8:	1c243f21 	stcne	15, cr3, [r4], #-132	; 0xffffff7c
    12cc:	2330233d 	teqcs	r0, #-201326592	; 0xf4000000
    12d0:	0006026b 	andeq	r0, r6, fp, ror #4
    12d4:	05000101 	streq	r0, [r0, #-257]	; 0x101
    12d8:	00000002 	andeq	r0, r0, r2
    12dc:	03ca0300 	biceq	r0, sl, #0, 6
    12e0:	0f032001 	svceq	0x00032001
    12e4:	77033e20 	strvc	r3, [r3, -r0, lsr #28]
    12e8:	200c032e 	andcs	r0, ip, lr, lsr #6
    12ec:	032e7503 	teqeq	lr, #12582912	; 0xc00000
    12f0:	3d21200b 	stccc	0, cr2, [r1, #-44]!	; 0xffffffd4
    12f4:	033e1e22 	teqeq	lr, #544	; 0x220
    12f8:	15032072 	strne	r2, [r3, #-114]	; 0x72
    12fc:	1d23372e 	stcne	7, cr3, [r3, #-184]!	; 0xffffff48
    1300:	033e3023 	teqeq	lr, #35	; 0x23
    1304:	17032069 	strne	r2, [r3, -r9, rrx]
    1308:	033f2320 	teqeq	pc, #32, 6	; 0x80000000
    130c:	1c032e64 	stcne	14, cr2, [r3], {100}	; 0x64
    1310:	6203302e 	andvs	r3, r3, #46	; 0x2e
    1314:	201e0320 	andscs	r0, lr, r0, lsr #6
    1318:	5d033f23 	stcpl	15, cr3, [r3, #-140]	; 0xffffff74
    131c:	2023032e 	eorcs	r0, r3, lr, lsr #6
    1320:	205b034c 	subscs	r0, fp, ip, asr #6
    1324:	23202503 	teqcs	r0, #12582912	; 0xc00000
    1328:	026b313f 	rsbeq	r3, fp, #-1073741809	; 0xc000000f
    132c:	01010007 	tsteq	r1, r7
    1330:	00020500 	andeq	r0, r2, r0, lsl #10
    1334:	03000000 	movweq	r0, #0
    1338:	20010499 	mulcs	r1, r9, r4
    133c:	35314c26 	ldrcc	r4, [r1, #-3110]!	; 0xc26
    1340:	212e7903 	teqcs	lr, r3, lsl #18
    1344:	304d4b3e 	subcc	r4, sp, lr, lsr fp
    1348:	225a5b31 	subscs	r5, sl, #50176	; 0xc400
    134c:	314c3232 	cmpcc	ip, r2, lsr r2
    1350:	026c2379 	rsbeq	r2, ip, #-469762047	; 0xe4000001
    1354:	01010007 	tsteq	r1, r7
    1358:	00020500 	andeq	r0, r2, r0, lsl #10
    135c:	03000000 	movweq	r0, #0
    1360:	030104ea 	movweq	r0, #5354	; 0x14ea
    1364:	77032009 	strvc	r2, [r3, -r9]
    1368:	2009032e 	andcs	r0, r9, lr, lsr #6
    136c:	73033f21 	movwvc	r3, #16161	; 0x3f21
    1370:	2e0d0320 	cdpcs	3, 0, cr0, cr13, cr0, {1}
    1374:	3f763130 	svccc	0x00763130
    1378:	026b233e 	rsbeq	r2, fp, #-134217728	; 0xf8000000
    137c:	01010007 	tsteq	r1, r7
    1380:	000000cc 	andeq	r0, r0, ip, asr #1
    1384:	005e0002 	subseq	r0, lr, r2
    1388:	01020000 	mrseq	r0, (UNDEF: 2)
    138c:	000d0efb 	strdeq	r0, [sp], -fp
    1390:	01010101 	tsteq	r1, r1, lsl #2
    1394:	01000000 	mrseq	r0, (UNDEF: 0)
    1398:	6c010000 	stcvs	0, cr0, [r1], {-0}
    139c:	732f6269 	teqvc	pc, #-1879048186	; 0x90000006
    13a0:	6c006372 	stcvs	3, cr6, [r0], {114}	; 0x72
    13a4:	692f6269 	stmdbvs	pc!, {r0, r3, r5, r6, r9, sp, lr}	; <UNPREDICTABLE>
    13a8:	0000636e 	andeq	r6, r0, lr, ror #6
    13ac:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    13b0:	30316632 	eorscc	r6, r1, r2, lsr r6
    13b4:	77695f78 			; <UNDEFINED> instruction: 0x77695f78
    13b8:	632e6764 	teqvs	lr, #100, 14	; 0x1900000
    13bc:	00000100 	andeq	r0, r0, r0, lsl #2
    13c0:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    13c4:	30316632 	eorscc	r6, r1, r2, lsr r6
    13c8:	79745f78 	ldmdbvc	r4!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    13cc:	682e6570 	stmdavs	lr!, {r4, r5, r6, r8, sl, sp, lr}
    13d0:	00000200 	andeq	r0, r0, r0, lsl #4
    13d4:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    13d8:	30316632 	eorscc	r6, r1, r2, lsr r6
    13dc:	616d5f78 	smcvs	54776	; 0xd5f8
    13e0:	00682e70 	rsbeq	r2, r8, r0, ror lr
    13e4:	00000002 	andeq	r0, r0, r2
    13e8:	a4020500 	strge	r0, [r2], #-1280	; 0x500
    13ec:	03080012 	movweq	r0, #32786	; 0x8012
    13f0:	0216012d 	andseq	r0, r6, #1073741835	; 0x4000000b
    13f4:	01010006 	tsteq	r1, r6
    13f8:	b0020500 	andlt	r0, r2, r0, lsl #10
    13fc:	03080012 	movweq	r0, #32786	; 0x8012
    1400:	160100c4 	strne	r0, [r1], -r4, asr #1
    1404:	01000602 	tsteq	r0, r2, lsl #12
    1408:	02050001 	andeq	r0, r5, #1
    140c:	080012bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r9, ip}
    1410:	0100d403 	tsteq	r0, r3, lsl #8
    1414:	00060216 	andeq	r0, r6, r6, lsl r2
    1418:	05000101 	streq	r0, [r0, #-257]	; 0x101
    141c:	00000002 	andeq	r0, r0, r2
    1420:	00e40300 	rsceq	r0, r4, r0, lsl #6
    1424:	08021301 	stmdaeq	r2, {r0, r8, r9, ip}
    1428:	00010100 	andeq	r0, r1, r0, lsl #2
    142c:	00000205 	andeq	r0, r0, r5, lsl #4
    1430:	f1030000 			; <UNDEFINED> instruction: 0xf1030000
    1434:	02130100 	andseq	r0, r3, #0, 2
    1438:	01010008 	tsteq	r1, r8
    143c:	00020500 	andeq	r0, r2, r0, lsl #10
    1440:	03000000 	movweq	r0, #0
    1444:	18010180 	stmdane	r1, {r7, r8}
    1448:	023c0b03 	eorseq	r0, ip, #3072	; 0xc00
    144c:	01010007 	tsteq	r1, r7
    1450:	0000023a 	andeq	r0, r0, sl, lsr r2
    1454:	00850002 	addeq	r0, r5, r2
    1458:	01020000 	mrseq	r0, (UNDEF: 2)
    145c:	000d0efb 	strdeq	r0, [sp], -fp
    1460:	01010101 	tsteq	r1, r1, lsl #2
    1464:	01000000 	mrseq	r0, (UNDEF: 0)
    1468:	6c010000 	stcvs	0, cr0, [r1], {-0}
    146c:	732f6269 	teqvc	pc, #-1879048186	; 0x90000006
    1470:	6c006372 	stcvs	3, cr6, [r0], {114}	; 0x72
    1474:	692f6269 	stmdbvs	pc!, {r0, r3, r5, r6, r9, sp, lr}	; <UNPREDICTABLE>
    1478:	0000636e 	andeq	r6, r0, lr, ror #6
    147c:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    1480:	30316632 	eorscc	r6, r1, r2, lsr r6
    1484:	70675f78 	rsbvc	r5, r7, r8, ror pc
    1488:	632e6f69 	teqvs	lr, #420	; 0x1a4
    148c:	00000100 	andeq	r0, r0, r0, lsl #2
    1490:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    1494:	30316632 	eorscc	r6, r1, r2, lsr r6
    1498:	79745f78 	ldmdbvc	r4!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    149c:	682e6570 	stmdavs	lr!, {r4, r5, r6, r8, sl, sp, lr}
    14a0:	00000200 	andeq	r0, r0, r0, lsl #4
    14a4:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    14a8:	30316632 	eorscc	r6, r1, r2, lsr r6
    14ac:	616d5f78 	smcvs	54776	; 0xd5f8
    14b0:	00682e70 	rsbeq	r2, r8, r0, ror lr
    14b4:	73000002 	movwvc	r0, #2
    14b8:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    14bc:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    14c0:	6970675f 	ldmdbvs	r0!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, sp, lr}^
    14c4:	00682e6f 	rsbeq	r2, r8, pc, ror #28
    14c8:	73000002 	movwvc	r0, #2
    14cc:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    14d0:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    14d4:	6363725f 	cmnvs	r3, #-268435451	; 0xf0000005
    14d8:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    14dc:	00000000 	andeq	r0, r0, r0
    14e0:	00000205 	andeq	r0, r0, r5, lsl #4
    14e4:	33030000 	movwcc	r0, #12288	; 0x3000
    14e8:	4bf52401 	blmi	ffd4a4f4 <SCS_BASE+0x1fd3c4f4>
    14ec:	ac17032a 	ldcge	3, cr0, [r7], {42}	; 0x2a
    14f0:	2e70034b 	cdpcs	3, 7, cr0, cr0, cr11, {2}
    14f4:	324b324b 	subcc	r3, fp, #-1342177276	; 0xb0000004
    14f8:	2e09034b 	cdpcs	3, 0, cr0, cr9, cr11, {2}
    14fc:	4259324b 	subsmi	r3, r9, #-1342177276	; 0xb0000004
    1500:	022e7a03 	eoreq	r7, lr, #12288	; 0x3000
    1504:	01010008 	tsteq	r1, r8
    1508:	00020500 	andeq	r0, r2, r0, lsl #10
    150c:	03000000 	movweq	r0, #0
    1510:	210100eb 	smlattcs	r1, fp, r0, r0
    1514:	04022d4c 	streq	r2, [r2], #-3404	; 0xd4c
    1518:	00010100 	andeq	r0, r1, r0, lsl #2
    151c:	12c80205 	sbcne	r0, r8, #1342177280	; 0x50000000
    1520:	fc030800 	stc2	8, cr0, [r3], {-0}
    1524:	0a030100 	beq	c192c <__Stack_Size+0xc152c>
    1528:	20760301 	rsbscs	r0, r6, r1, lsl #6
    152c:	25200c03 	strcs	r0, [r0, #-3075]!	; 0xc03
    1530:	20740333 	rsbscs	r0, r4, r3, lsr r3
    1534:	223e3335 	eorscs	r3, lr, #-738197504	; 0xd4000000
    1538:	30303022 	eorscc	r3, r0, r2, lsr #32
    153c:	1d343d30 	ldcne	13, cr3, [r4, #-192]!	; 0xffffff40
    1540:	2233224d 	eorscs	r2, r3, #-805306364	; 0xd0000004
    1544:	02040200 	andeq	r0, r4, #0, 4
    1548:	032e6603 	teqeq	lr, #3145728	; 0x300000
    154c:	30253c1f 	eorcc	r3, r5, pc, lsl ip
    1550:	2f303e21 	svccs	0x00303e21
    1554:	343d3030 	ldrtcc	r3, [sp], #-48	; 0x30
    1558:	31224d1d 	teqcc	r2, sp, lsl sp
    155c:	04020022 	streq	r0, [r2], #-34	; 0x22
    1560:	2e690302 	cdpcs	3, 6, cr0, cr9, cr2, {0}
    1564:	023c1b03 	eorseq	r1, ip, #3072	; 0xc00
    1568:	01010002 	tsteq	r1, r2
    156c:	00020500 	andeq	r0, r2, r0, lsl #10
    1570:	03000000 	movweq	r0, #0
    1574:	140101e5 	strne	r0, [r1], #-485	; 0x1e5
    1578:	03022f3d 	movweq	r2, #12093	; 0x2f3d
    157c:	00010100 	andeq	r0, r1, r0, lsl #2
    1580:	13640205 	cmnne	r4, #1342177280	; 0x50000000
    1584:	f6030800 			; <UNDEFINED> instruction: 0xf6030800
    1588:	03190101 	tsteq	r9, #1073741824	; 0x40000000
    158c:	04022e09 	streq	r2, [r2], #-3593	; 0xe09
    1590:	00010100 	andeq	r0, r1, r0, lsl #2
    1594:	00000205 	andeq	r0, r0, r5, lsl #4
    1598:	90030000 	andls	r0, r3, r0
    159c:	21160102 	tstcs	r6, r2, lsl #2
    15a0:	01000202 	tsteq	r0, r2, lsl #4
    15a4:	02050001 	andeq	r0, r5, #1
    15a8:	00000000 	andeq	r0, r0, r0
    15ac:	0102a103 	tsteq	r2, r3, lsl #2
    15b0:	2e090319 	mcrcs	3, 0, r0, cr9, cr9, {0}
    15b4:	01000402 	tsteq	r0, r2, lsl #8
    15b8:	02050001 	andeq	r0, r5, #1
    15bc:	00000000 	andeq	r0, r0, r0
    15c0:	0102bb03 	tsteq	r2, r3, lsl #22
    15c4:	02022116 	andeq	r2, r2, #-2147483643	; 0x80000005
    15c8:	00010100 	andeq	r0, r1, r0, lsl #2
    15cc:	13700205 	cmnne	r0, #1342177280	; 0x50000000
    15d0:	cd030800 	stcgt	8, cr0, [r3, #-0]
    15d4:	02170102 	andseq	r0, r7, #-2147483648	; 0x80000000
    15d8:	01010002 	tsteq	r1, r2
    15dc:	74020500 	strvc	r0, [r2], #-1280	; 0x500
    15e0:	03080013 	movweq	r0, #32787	; 0x8013
    15e4:	170102e0 	strne	r0, [r1, -r0, ror #5]
    15e8:	01000202 	tsteq	r0, r2, lsl #4
    15ec:	02050001 	andeq	r0, r5, #1
    15f0:	00000000 	andeq	r0, r0, r0
    15f4:	0102f603 	tsteq	r2, r3, lsl #12
    15f8:	02322218 	eorseq	r2, r2, #24, 4	; 0x80000001
    15fc:	01010002 	tsteq	r1, r2
    1600:	00020500 	andeq	r0, r2, r0, lsl #10
    1604:	03000000 	movweq	r0, #0
    1608:	16010390 			; <UNDEFINED> instruction: 0x16010390
    160c:	01000202 	tsteq	r0, r2, lsl #4
    1610:	02050001 	andeq	r0, r5, #1
    1614:	00000000 	andeq	r0, r0, r0
    1618:	0103a203 	tsteq	r3, r3, lsl #4
    161c:	22223019 	eorcs	r3, r2, #25
    1620:	02022222 	andeq	r2, r2, #536870914	; 0x20000002
    1624:	00010100 	andeq	r0, r1, r0, lsl #2
    1628:	00000205 	andeq	r0, r0, r5, lsl #4
    162c:	c3030000 	movwgt	r0, #12288	; 0x3000
    1630:	30190103 	andscc	r0, r9, r3, lsl #2
    1634:	0502305a 	streq	r3, [r2, #-90]	; 0x5a
    1638:	00010100 	andeq	r0, r1, r0, lsl #2
    163c:	00000205 	andeq	r0, r0, r5, lsl #4
    1640:	dc030000 	stcle	0, cr0, [r3], {-0}
    1644:	02160103 	andseq	r0, r6, #-1073741824	; 0xc0000000
    1648:	01010006 	tsteq	r1, r6
    164c:	78020500 	stmdavc	r2, {r8, sl}
    1650:	03080013 	movweq	r0, #32787	; 0x8013
    1654:	27010487 	strcs	r0, [r1, -r7, lsl #9]
    1658:	22234525 	eorcs	r4, r3, #155189248	; 0x9400000
    165c:	4c2f1f23 	stcmi	15, cr1, [pc], #-140	; 15d8 <__Stack_Size+0x11d8>
    1660:	2e7a0328 	cdpcs	3, 7, cr0, cr10, cr8, {1}
    1664:	20700326 	rsbscs	r0, r0, r6, lsr #6
    1668:	342e0a03 	strtcc	r0, [lr], #-2563	; 0xa03
    166c:	4d22314b 	stfmis	f3, [r2, #-300]!	; 0xfffffed4
    1670:	01000602 	tsteq	r0, r2, lsl #12
    1674:	02050001 	andeq	r0, r5, #1
    1678:	00000000 	andeq	r0, r0, r0
    167c:	0104b903 	tsteq	r4, r3, lsl #18
    1680:	82790319 	rsbshi	r0, r9, #1677721600	; 0x64000000
    1684:	301e2227 	andscc	r2, lr, r7, lsr #4
    1688:	0005023d 	andeq	r0, r5, sp, lsr r2
    168c:	03380101 	teqeq	r8, #1073741824	; 0x40000000
    1690:	00020000 	andeq	r0, r2, r0
    1694:	00000086 	andeq	r0, r0, r6, lsl #1
    1698:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
    169c:	0101000d 	tsteq	r1, sp
    16a0:	00000101 	andeq	r0, r0, r1, lsl #2
    16a4:	00000100 	andeq	r0, r0, r0, lsl #2
    16a8:	62696c01 	rsbvs	r6, r9, #256	; 0x100
    16ac:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
    16b0:	62696c00 	rsbvs	r6, r9, #0, 24
    16b4:	636e692f 	cmnvs	lr, #770048	; 0xbc000
    16b8:	74730000 	ldrbtvc	r0, [r3], #-0
    16bc:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    16c0:	5f783031 	svcpl	0x00783031
    16c4:	6369766e 	cmnvs	r9, #115343360	; 0x6e00000
    16c8:	0100632e 	tsteq	r0, lr, lsr #6
    16cc:	74730000 	ldrbtvc	r0, [r3], #-0
    16d0:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    16d4:	5f783031 	svcpl	0x00783031
    16d8:	65707974 	ldrbvs	r7, [r0, #-2420]!	; 0x974
    16dc:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    16e0:	74730000 	ldrbtvc	r0, [r3], #-0
    16e4:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    16e8:	5f783031 	svcpl	0x00783031
    16ec:	2e70616d 	rpwcssz	f6, f0, #5.0
    16f0:	00020068 	andeq	r0, r2, r8, rrx
    16f4:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    16f8:	31663233 	cmncc	r6, r3, lsr r2
    16fc:	6e5f7830 	mrcvs	8, 2, r7, cr15, cr0, {1}
    1700:	2e636976 	mcrcs	9, 3, r6, cr3, cr6, {3}
    1704:	00020068 	andeq	r0, r2, r8, rrx
    1708:	726f6300 	rsbvc	r6, pc, #0, 6
    170c:	6d786574 	cfldr64vs	mvdx6, [r8, #-464]!	; 0xfffffe30
    1710:	616d5f33 	cmnvs	sp, r3, lsr pc
    1714:	2e6f7263 	cdpcs	2, 6, cr7, cr15, cr3, {3}
    1718:	00020068 	andeq	r0, r2, r8, rrx
    171c:	05000000 	streq	r0, [r0, #-0]
    1720:	00000002 	andeq	r0, r0, r2
    1724:	01240300 	teqeq	r4, r0, lsl #6
    1728:	4b2d2115 	blmi	b49b84 <__Stack_Size+0xb49784>
    172c:	00302f2f 	eorseq	r2, r0, pc, lsr #30
    1730:	22030402 	andcs	r0, r3, #33554432	; 0x2000000
    1734:	03040200 	movweq	r0, #16896	; 0x4200
    1738:	0402002c 	streq	r0, [r2], #-44	; 0x2c
    173c:	02002203 	andeq	r2, r0, #805306368	; 0x30000000
    1740:	001e0304 	andseq	r0, lr, r4, lsl #6
    1744:	22030402 	andcs	r0, r3, #33554432	; 0x2000000
    1748:	03040200 	movweq	r0, #16896	; 0x4200
    174c:	0402242c 	streq	r2, [r2], #-1068	; 0x42c
    1750:	00010100 	andeq	r0, r1, r0, lsl #2
    1754:	00000205 	andeq	r0, r0, r5, lsl #4
    1758:	3b030000 	blcc	c1760 <__Stack_Size+0xc1360>
    175c:	1e3e1501 	cdpne	5, 3, cr1, cr14, cr1, {0}
    1760:	21212f21 	teqcs	r1, r1, lsr #30
    1764:	3d213e23 	stccc	14, cr3, [r1, #-140]!	; 0xffffff74
    1768:	00060221 	andeq	r0, r6, r1, lsr #4
    176c:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1770:	0013cc02 	andseq	ip, r3, r2, lsl #24
    1774:	00e10308 	rsceq	r0, r1, r8, lsl #6
    1778:	0a021701 	beq	87384 <__Stack_Size+0x86f84>
    177c:	00010100 	andeq	r0, r1, r0, lsl #2
    1780:	13e00205 	mvnne	r0, #1342177280	; 0x50000000
    1784:	f4030800 	vst2.8	{d0-d1}, [r3], r0
    1788:	0a030100 	beq	c1b90 <__Stack_Size+0xc1790>
    178c:	20760301 	rsbscs	r0, r6, r1, lsl #6
    1790:	232e0a03 	teqcs	lr, #12288	; 0x3000
    1794:	2e780328 	cdpcs	3, 7, cr0, cr8, cr8, {1}
    1798:	313d1c24 	teqcc	sp, r4, lsr #24
    179c:	2c95312c 	ldfcss	f3, [r5], {44}	; 0x2c
    17a0:	242b241f 	strtcs	r2, [fp], #-1055	; 0x41f
    17a4:	3122212f 	teqcc	r2, pc, lsr #2
    17a8:	49211f21 	stmdbmi	r1!, {r0, r5, r8, r9, sl, fp, ip}
    17ac:	02492150 	subeq	r2, r9, #80, 2
    17b0:	0101000a 	tsteq	r1, sl
    17b4:	00020500 	andeq	r0, r2, r0, lsl #10
    17b8:	03000000 	movweq	r0, #0
    17bc:	140101a8 	strne	r0, [r1], #-424	; 0x1a8
    17c0:	0221212f 	eoreq	r2, r1, #-1073741813	; 0xc000000b
    17c4:	01010002 	tsteq	r1, r2
    17c8:	00020500 	andeq	r0, r2, r0, lsl #10
    17cc:	03000000 	movweq	r0, #0
    17d0:	130101b8 	movwne	r0, #4536	; 0x11b8
    17d4:	01000202 	tsteq	r0, r2, lsl #4
    17d8:	02050001 	andeq	r0, r5, #1
    17dc:	00000000 	andeq	r0, r0, r0
    17e0:	0101c403 	tsteq	r1, r3, lsl #8
    17e4:	00020213 	andeq	r0, r2, r3, lsl r2
    17e8:	05000101 	streq	r0, [r0, #-257]	; 0x101
    17ec:	00000002 	andeq	r0, r0, r2
    17f0:	01d00300 	bicseq	r0, r0, r0, lsl #6
    17f4:	02021301 	andeq	r1, r2, #67108864	; 0x4000000
    17f8:	00010100 	andeq	r0, r1, r0, lsl #2
    17fc:	00000205 	andeq	r0, r0, r5, lsl #4
    1800:	dc030000 	stcle	0, cr0, [r3], {-0}
    1804:	02130101 	andseq	r0, r3, #1073741824	; 0x40000000
    1808:	01010002 	tsteq	r1, r2
    180c:	00020500 	andeq	r0, r2, r0, lsl #10
    1810:	03000000 	movweq	r0, #0
    1814:	160101ea 	strne	r0, [r1], -sl, ror #3
    1818:	01000302 	tsteq	r0, r2, lsl #6
    181c:	02050001 	andeq	r0, r5, #1
    1820:	00000000 	andeq	r0, r0, r0
    1824:	0101f903 	tsteq	r1, r3, lsl #18
    1828:	00020213 	andeq	r0, r2, r3, lsl r2
    182c:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1830:	00000002 	andeq	r0, r0, r2
    1834:	02850300 	addeq	r0, r5, #0, 6
    1838:	022f1301 	eoreq	r1, pc, #67108864	; 0x4000000
    183c:	01010006 	tsteq	r1, r6
    1840:	00020500 	andeq	r0, r2, r0, lsl #10
    1844:	03000000 	movweq	r0, #0
    1848:	19010292 	stmdbne	r1, {r1, r4, r7, r9}
    184c:	6609034c 	strvs	r0, [r9], -ip, asr #6
    1850:	01000602 	tsteq	r0, r2, lsl #12
    1854:	02050001 	andeq	r0, r5, #1
    1858:	00000000 	andeq	r0, r0, r0
    185c:	0102ae03 	tsteq	r2, r3, lsl #28
    1860:	00060216 	andeq	r0, r6, r6, lsl r2
    1864:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1868:	00000002 	andeq	r0, r0, r2
    186c:	02bd0300 	adcseq	r0, sp, #0, 6
    1870:	0c021601 	stceq	6, cr1, [r2], {1}
    1874:	00010100 	andeq	r0, r1, r0, lsl #2
    1878:	00000205 	andeq	r0, r0, r5, lsl #4
    187c:	cd030000 	stcgt	0, cr0, [r3, #-0]
    1880:	2f130102 	svccs	0x00130102
    1884:	01000602 	tsteq	r0, r2, lsl #12
    1888:	02050001 	andeq	r0, r5, #1
    188c:	00000000 	andeq	r0, r0, r0
    1890:	0102da03 	tsteq	r2, r3, lsl #20
    1894:	09034c19 	stmdbeq	r3, {r0, r3, r4, sl, fp, lr}
    1898:	00060266 	andeq	r0, r6, r6, ror #4
    189c:	05000101 	streq	r0, [r0, #-257]	; 0x101
    18a0:	00000002 	andeq	r0, r0, r2
    18a4:	02f70300 	rscseq	r0, r7, #0, 6
    18a8:	022f1301 	eoreq	r1, pc, #67108864	; 0x4000000
    18ac:	01010004 	tsteq	r1, r4
    18b0:	64020500 	strvs	r0, [r2], #-1280	; 0x500
    18b4:	03080014 	movweq	r0, #32788	; 0x8014
    18b8:	17010389 	strne	r0, [r1, -r9, lsl #7]
    18bc:	01000a02 	tsteq	r0, r2, lsl #20
    18c0:	02050001 	andeq	r0, r5, #1
    18c4:	08001478 	stmdaeq	r0, {r3, r4, r5, r6, sl, ip}
    18c8:	01039903 	tsteq	r3, r3, lsl #18
    18cc:	02003d21 	andeq	r3, r0, #2112	; 0x840
    18d0:	022f0104 	eoreq	r0, pc, #4, 2
    18d4:	01010006 	tsteq	r1, r6
    18d8:	00020500 	andeq	r0, r2, r0, lsl #10
    18dc:	03000000 	movweq	r0, #0
    18e0:	130103a7 	movwne	r0, #5031	; 0x13a7
    18e4:	01000802 	tsteq	r0, r2, lsl #16
    18e8:	02050001 	andeq	r0, r5, #1
    18ec:	00000000 	andeq	r0, r0, r0
    18f0:	0103ba03 	tsteq	r3, r3, lsl #20
    18f4:	32221e27 	eorcc	r1, r2, #624	; 0x270
    18f8:	01000702 	tsteq	r0, r2, lsl #14
    18fc:	02050001 	andeq	r0, r5, #1
    1900:	00000000 	andeq	r0, r0, r0
    1904:	0103d803 	tsteq	r3, r3, lsl #16
    1908:	40225a19 	eormi	r5, r2, r9, lsl sl
    190c:	01000702 	tsteq	r0, r2, lsl #14
    1910:	02050001 	andeq	r0, r5, #1
    1914:	00000000 	andeq	r0, r0, r0
    1918:	01048103 	tsteq	r4, r3, lsl #2
    191c:	03010903 	movweq	r0, #6403	; 0x1903
    1920:	09032077 	stmdbeq	r3, {r0, r1, r2, r4, r5, r6, sp}
    1924:	1e314b20 	vaddne.f64	d4, d1, d16
    1928:	702d253f 	eorvc	r2, sp, pc, lsr r5
    192c:	221e2326 	andscs	r2, lr, #-1744830464	; 0x98000000
    1930:	2078033d 	rsbscs	r0, r8, sp, lsr r3
    1934:	06022424 	streq	r2, [r2], -r4, lsr #8
    1938:	00010100 	andeq	r0, r1, r0, lsl #2
    193c:	00000205 	andeq	r0, r0, r5, lsl #4
    1940:	aa030000 	bge	c1948 <__Stack_Size+0xc1548>
    1944:	0c030104 	stfeqs	f0, [r3], {4}
    1948:	30301c01 	eorscc	r1, r0, r1, lsl #24
    194c:	022e0b03 	eoreq	r0, lr, #3072	; 0xc00
    1950:	01010007 	tsteq	r1, r7
    1954:	00020500 	andeq	r0, r2, r0, lsl #10
    1958:	03000000 	movweq	r0, #0
    195c:	030104d0 	movweq	r0, #5328	; 0x14d0
    1960:	301e0109 	andscc	r0, lr, r9, lsl #2
    1964:	01000902 	tsteq	r0, r2, lsl #18
    1968:	02050001 	andeq	r0, r5, #1
    196c:	00000000 	andeq	r0, r0, r0
    1970:	0104e803 	tsteq	r4, r3, lsl #16
    1974:	1e010903 	cdpne	9, 0, cr0, cr1, cr3, {0}
    1978:	00090230 	andeq	r0, r9, r0, lsr r2
    197c:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1980:	00000002 	andeq	r0, r0, r2
    1984:	05860300 	streq	r0, [r6, #768]	; 0x300
    1988:	010c0301 	tsteq	ip, r1, lsl #6
    198c:	0330301c 	teqeq	r0, #28
    1990:	07022e0b 	streq	r2, [r2, -fp, lsl #28]
    1994:	00010100 	andeq	r0, r1, r0, lsl #2
    1998:	00000205 	andeq	r0, r0, r5, lsl #4
    199c:	ae030000 	cdpge	0, 0, cr0, cr3, cr0, {0}
    19a0:	3f190105 	svccc	0x00190105
    19a4:	7a033022 	bvc	cda34 <__Stack_Size+0xcd634>
    19a8:	223d362e 	eorscs	r3, sp, #48234496	; 0x2e00000
    19ac:	02233340 	eoreq	r3, r3, #64, 6
    19b0:	01010004 	tsteq	r1, r4
    19b4:	00020500 	andeq	r0, r2, r0, lsl #10
    19b8:	03000000 	movweq	r0, #0
    19bc:	030105dc 	movweq	r0, #5596	; 0x15dc
    19c0:	32302009 	eorscc	r2, r0, #9
    19c4:	00040223 	andeq	r0, r4, r3, lsr #4
    19c8:	03190101 	tsteq	r9, #1073741824	; 0x40000000
    19cc:	00020000 	andeq	r0, r2, r0
    19d0:	00000070 	andeq	r0, r0, r0, ror r0
    19d4:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
    19d8:	0101000d 	tsteq	r1, sp
    19dc:	00000101 	andeq	r0, r0, r1, lsl #2
    19e0:	00000100 	andeq	r0, r0, r0, lsl #2
    19e4:	62696c01 	rsbvs	r6, r9, #256	; 0x100
    19e8:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
    19ec:	62696c00 	rsbvs	r6, r9, #0, 24
    19f0:	636e692f 	cmnvs	lr, #770048	; 0xbc000
    19f4:	74730000 	ldrbtvc	r0, [r3], #-0
    19f8:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    19fc:	5f783031 	svcpl	0x00783031
    1a00:	2e636372 	mcrcs	3, 3, r6, cr3, cr2, {3}
    1a04:	00010063 	andeq	r0, r1, r3, rrx
    1a08:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    1a0c:	31663233 	cmncc	r6, r3, lsr r2
    1a10:	745f7830 	ldrbvc	r7, [pc], #-2096	; 1a18 <__Stack_Size+0x1618>
    1a14:	2e657079 	mcrcs	0, 3, r7, cr5, cr9, {3}
    1a18:	00020068 	andeq	r0, r2, r8, rrx
    1a1c:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    1a20:	31663233 	cmncc	r6, r3, lsr r2
    1a24:	6d5f7830 	ldclvs	8, cr7, [pc, #-192]	; 196c <__Stack_Size+0x156c>
    1a28:	682e7061 	stmdavs	lr!, {r0, r5, r6, ip, sp, lr}
    1a2c:	00000200 	andeq	r0, r0, r0, lsl #4
    1a30:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    1a34:	30316632 	eorscc	r6, r1, r2, lsr r6
    1a38:	63725f78 	cmnvs	r2, #120, 30	; 0x1e0
    1a3c:	00682e63 	rsbeq	r2, r8, r3, ror #28
    1a40:	00000002 	andeq	r0, r0, r2
    1a44:	90020500 	andls	r0, r2, r0, lsl #10
    1a48:	03080014 	movweq	r0, #32788	; 0x8014
    1a4c:	140100fc 	strne	r0, [r1], #-252	; 0xfc
    1a50:	4d694d5b 	stclmi	13, cr4, [r9, #-364]!	; 0xfffffe94
    1a54:	0007024d 	andeq	r0, r7, sp, asr #4
    1a58:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1a5c:	0014cc02 	andseq	ip, r4, r2, lsl #24
    1a60:	019f0308 	orrseq	r0, pc, r8, lsl #6
    1a64:	03261801 	teqeq	r6, #65536	; 0x10000
    1a68:	4d4d2e7a 	stclmi	14, cr2, [sp, #-488]	; 0xfffffe18
    1a6c:	08024f5c 	stmdaeq	r2, {r2, r3, r4, r6, r8, r9, sl, fp, lr}
    1a70:	00010100 	andeq	r0, r1, r0, lsl #2
    1a74:	00000205 	andeq	r0, r0, r5, lsl #4
    1a78:	e9030000 	stmdb	r3, {}	; <UNPREDICTABLE>
    1a7c:	31180101 	tstcc	r8, r1, lsl #2
    1a80:	04023131 	streq	r3, [r2], #-305	; 0x131
    1a84:	00010100 	andeq	r0, r1, r0, lsl #2
    1a88:	00000205 	andeq	r0, r0, r5, lsl #4
    1a8c:	86030000 	strhi	r0, [r3], -r0
    1a90:	02160102 	andseq	r0, r6, #-2147483648	; 0x80000000
    1a94:	01010006 	tsteq	r1, r6
    1a98:	04020500 	streq	r0, [r2], #-1280	; 0x500
    1a9c:	03080015 	movweq	r0, #32789	; 0x8015
    1aa0:	1901029f 	stmdbne	r1, {r0, r1, r2, r3, r4, r7, r9}
    1aa4:	02233f31 	eoreq	r3, r3, #49, 30	; 0xc4
    1aa8:	01010004 	tsteq	r1, r4
    1aac:	18020500 	stmdane	r2, {r8, sl}
    1ab0:	03080015 	movweq	r0, #32789	; 0x8015
    1ab4:	160102bc 			; <UNDEFINED> instruction: 0x160102bc
    1ab8:	01000602 	tsteq	r0, r2, lsl #12
    1abc:	02050001 	andeq	r0, r5, #1
    1ac0:	08001524 	stmdaeq	r0, {r2, r5, r8, sl, ip}
    1ac4:	0102cf03 	tsteq	r2, r3, lsl #30
    1ac8:	23313118 	teqcs	r1, #24, 2
    1acc:	01000502 	tsteq	r0, r2, lsl #10
    1ad0:	02050001 	andeq	r0, r5, #1
    1ad4:	08001538 	stmdaeq	r0, {r3, r4, r5, r8, sl, ip}
    1ad8:	0102ed03 	tsteq	r2, r3, lsl #26
    1adc:	06022f13 			; <UNDEFINED> instruction: 0x06022f13
    1ae0:	00010100 	andeq	r0, r1, r0, lsl #2
    1ae4:	15480205 	strbne	r0, [r8, #-517]	; 0x205
    1ae8:	84030800 	strhi	r0, [r3], #-2048	; 0x800
    1aec:	31180103 	tstcc	r8, r3, lsl #2
    1af0:	05022331 	streq	r2, [r2, #-817]	; 0x331
    1af4:	00010100 	andeq	r0, r1, r0, lsl #2
    1af8:	155c0205 	ldrbne	r0, [ip, #-517]	; 0x205
    1afc:	a5030800 	strge	r0, [r3, #-2048]	; 0x800
    1b00:	31180103 	tstcc	r8, r3, lsl #2
    1b04:	05022331 	streq	r2, [r2, #-817]	; 0x331
    1b08:	00010100 	andeq	r0, r1, r0, lsl #2
    1b0c:	15700205 	ldrbne	r0, [r0, #-517]!	; 0x205
    1b10:	c6030800 	strgt	r0, [r3], -r0, lsl #16
    1b14:	31180103 	tstcc	r8, r3, lsl #2
    1b18:	04023131 	streq	r3, [r2], #-305	; 0x131
    1b1c:	00010100 	andeq	r0, r1, r0, lsl #2
    1b20:	00000205 	andeq	r0, r0, r5, lsl #4
    1b24:	e9030000 	stmdb	r3, {}	; <UNPREDICTABLE>
    1b28:	1d280103 	stfnes	f0, [r8, #-12]!
    1b2c:	07023323 	streq	r3, [r2, -r3, lsr #6]
    1b30:	00010100 	andeq	r0, r1, r0, lsl #2
    1b34:	15840205 	strne	r0, [r4, #517]	; 0x205
    1b38:	88030800 	stmdahi	r3, {fp}
    1b3c:	02160104 	andseq	r0, r6, #4, 2
    1b40:	01010006 	tsteq	r1, r6
    1b44:	00020500 	andeq	r0, r2, r0, lsl #10
    1b48:	03000000 	movweq	r0, #0
    1b4c:	1801049d 	stmdane	r1, {r0, r2, r3, r4, r7, sl}
    1b50:	02233131 	eoreq	r3, r3, #1073741836	; 0x4000000c
    1b54:	01010005 	tsteq	r1, r5
    1b58:	00020500 	andeq	r0, r2, r0, lsl #10
    1b5c:	03000000 	movweq	r0, #0
    1b60:	180104bc 	stmdane	r1, {r2, r3, r4, r5, r7, sl}
    1b64:	207a0334 	rsbscs	r0, sl, r4, lsr r3
    1b68:	214e2323 	cmpcs	lr, r3, lsr #6
    1b6c:	00050224 	andeq	r0, r5, r4, lsr #4
    1b70:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1b74:	00000002 	andeq	r0, r0, r2
    1b78:	04e30300 	strbteq	r0, [r3], #768	; 0x300
    1b7c:	06021601 	streq	r1, [r2], -r1, lsl #12
    1b80:	00010100 	andeq	r0, r1, r0, lsl #2
    1b84:	00000205 	andeq	r0, r0, r5, lsl #4
    1b88:	f9030000 			; <UNDEFINED> instruction: 0xf9030000
    1b8c:	02170104 	andseq	r0, r7, #4, 2
    1b90:	01010008 	tsteq	r1, r8
    1b94:	00020500 	andeq	r0, r2, r0, lsl #10
    1b98:	03000000 	movweq	r0, #0
    1b9c:	1601058c 	strne	r0, [r1], -ip, lsl #11
    1ba0:	01000602 	tsteq	r0, r2, lsl #12
    1ba4:	02050001 	andeq	r0, r5, #1
    1ba8:	08001590 	stmdaeq	r0, {r4, r7, r8, sl, ip}
    1bac:	01059c03 	tsteq	r5, r3, lsl #24
    1bb0:	3e241c16 	mcrcc	12, 1, r1, cr4, cr6, {0}
    1bb4:	1e233351 	mcrne	3, 1, r3, cr3, cr1, {2}
    1bb8:	27321c32 			; <UNDEFINED> instruction: 0x27321c32
    1bbc:	0c03323f 	sfmeq	f3, 4, [r3], {63}	; 0x3f
    1bc0:	321f223c 	andscc	r2, pc, #60, 4	; 0xc0000003
    1bc4:	4d32214d 	ldfmis	f2, [r2, #-308]!	; 0xfffffecc
    1bc8:	213f3221 	teqcs	pc, r1, lsr #4
    1bcc:	0d02312f 	stfeqs	f3, [r2, #-188]	; 0xffffff44
    1bd0:	00010100 	andeq	r0, r1, r0, lsl #2
    1bd4:	00000205 	andeq	r0, r0, r5, lsl #4
    1bd8:	80030000 	andhi	r0, r3, r0
    1bdc:	1e270106 	sufnes	f0, f7, f6
    1be0:	07023222 	streq	r3, [r2, -r2, lsr #4]
    1be4:	00010100 	andeq	r0, r1, r0, lsl #2
    1be8:	16140205 	ldrne	r0, [r4], -r5, lsl #4
    1bec:	a1030800 	tstge	r3, r0, lsl #16
    1bf0:	1e270106 	sufnes	f0, f7, f6
    1bf4:	07023222 	streq	r3, [r2, -r2, lsr #4]
    1bf8:	00010100 	andeq	r0, r1, r0, lsl #2
    1bfc:	162c0205 	strtne	r0, [ip], -r5, lsl #4
    1c00:	c3030800 	movwgt	r0, #14336	; 0x3800
    1c04:	1e270106 	sufnes	f0, f7, f6
    1c08:	07023222 	streq	r3, [r2, -r2, lsr #4]
    1c0c:	00010100 	andeq	r0, r1, r0, lsl #2
    1c10:	16440205 	strbne	r0, [r4], -r5, lsl #4
    1c14:	e3030800 	movw	r0, #14336	; 0x3800
    1c18:	1e270106 	sufnes	f0, f7, f6
    1c1c:	07023222 	streq	r3, [r2, -r2, lsr #4]
    1c20:	00010100 	andeq	r0, r1, r0, lsl #2
    1c24:	165c0205 	ldrbne	r0, [ip], -r5, lsl #4
    1c28:	84030800 	strhi	r0, [r3], #-2048	; 0x800
    1c2c:	1e270107 	sufnes	f0, f7, f7
    1c30:	07023222 	streq	r3, [r2, -r2, lsr #4]
    1c34:	00010100 	andeq	r0, r1, r0, lsl #2
    1c38:	00000205 	andeq	r0, r0, r5, lsl #4
    1c3c:	9c030000 	stcls	0, cr0, [r3], {-0}
    1c40:	02160107 	andseq	r0, r6, #-1073741823	; 0xc0000001
    1c44:	01010006 	tsteq	r1, r6
    1c48:	00020500 	andeq	r0, r2, r0, lsl #10
    1c4c:	03000000 	movweq	r0, #0
    1c50:	160107ac 	strne	r0, [r1], -ip, lsr #15
    1c54:	01000602 	tsteq	r0, r2, lsl #12
    1c58:	02050001 	andeq	r0, r5, #1
    1c5c:	00000000 	andeq	r0, r0, r0
    1c60:	0107c103 	tsteq	r7, r3, lsl #2
    1c64:	00060217 	andeq	r0, r6, r7, lsl r2
    1c68:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1c6c:	00167402 	andseq	r7, r6, r2, lsl #8
    1c70:	07dd0308 	ldrbeq	r0, [sp, r8, lsl #6]
    1c74:	01090301 	tsteq	r9, r1, lsl #6
    1c78:	22303e22 	eorscs	r3, r0, #544	; 0x220
    1c7c:	0b032632 	bleq	cb54c <__Stack_Size+0xcb14c>
    1c80:	0006024a 	andeq	r0, r6, sl, asr #4
    1c84:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1c88:	00169c02 	andseq	r9, r6, r2, lsl #24
    1c8c:	01c60308 	biceq	r0, r6, r8, lsl #6
    1c90:	02002101 	andeq	r2, r0, #1073741824	; 0x40000000
    1c94:	00350204 	eorseq	r0, r5, r4, lsl #4
    1c98:	3d020402 	cfstrscc	mvf0, [r2, #-8]
    1c9c:	02040200 	andeq	r0, r4, #0, 4
    1ca0:	0402003d 	streq	r0, [r2], #-61	; 0x3d
    1ca4:	06200601 	strteq	r0, [r0], -r1, lsl #12
    1ca8:	3c0a034d 	stccc	3, cr0, [sl], {77}	; 0x4d
    1cac:	01000602 	tsteq	r0, r2, lsl #12
    1cb0:	02050001 	andeq	r0, r5, #1
    1cb4:	080016cc 	stmdaeq	r0, {r2, r3, r6, r7, r9, sl, ip}
    1cb8:	01089003 	tsteq	r8, r3
    1cbc:	00080214 	andeq	r0, r8, r4, lsl r2
    1cc0:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1cc4:	00000002 	andeq	r0, r0, r2
    1cc8:	08a40300 	stmiaeq	r4!, {r8, r9}
    1ccc:	0b031901 	bleq	c80d8 <__Stack_Size+0xc7cd8>
    1cd0:	0007023c 	andeq	r0, r7, ip, lsr r2
    1cd4:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1cd8:	00000002 	andeq	r0, r0, r2
    1cdc:	08c70300 	stmiaeq	r7, {r8, r9}^
    1ce0:	06021801 	streq	r1, [r2], -r1, lsl #16
    1ce4:	31010100 	mrscc	r0, (UNDEF: 17)
    1ce8:	02000009 	andeq	r0, r0, #9
    1cec:	00008300 	andeq	r8, r0, r0, lsl #6
    1cf0:	fb010200 	blx	424fa <__Stack_Size+0x420fa>
    1cf4:	01000d0e 	tsteq	r0, lr, lsl #26
    1cf8:	00010101 	andeq	r0, r1, r1, lsl #2
    1cfc:	00010000 	andeq	r0, r1, r0
    1d00:	696c0100 	stmdbvs	ip!, {r8}^
    1d04:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
    1d08:	696c0063 	stmdbvs	ip!, {r0, r1, r5, r6}^
    1d0c:	6e692f62 	cdpvs	15, 6, cr2, cr9, cr2, {3}
    1d10:	73000063 	movwvc	r0, #99	; 0x63
    1d14:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    1d18:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    1d1c:	6d69745f 	cfstrdvs	mvd7, [r9, #-380]!	; 0xfffffe84
    1d20:	0100632e 	tsteq	r0, lr, lsr #6
    1d24:	74730000 	ldrbtvc	r0, [r3], #-0
    1d28:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    1d2c:	5f783031 	svcpl	0x00783031
    1d30:	65707974 	ldrbvs	r7, [r0, #-2420]!	; 0x974
    1d34:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    1d38:	74730000 	ldrbtvc	r0, [r3], #-0
    1d3c:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    1d40:	5f783031 	svcpl	0x00783031
    1d44:	2e70616d 	rpwcssz	f6, f0, #5.0
    1d48:	00020068 	andeq	r0, r2, r8, rrx
    1d4c:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    1d50:	31663233 	cmncc	r6, r3, lsr r2
    1d54:	745f7830 	ldrbvc	r7, [pc], #-2096	; 1d5c <__Stack_Size+0x195c>
    1d58:	682e6d69 	stmdavs	lr!, {r0, r3, r5, r6, r8, sl, fp, sp, lr}
    1d5c:	00000200 	andeq	r0, r0, r0, lsl #4
    1d60:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    1d64:	30316632 	eorscc	r6, r1, r2, lsr r6
    1d68:	63725f78 	cmnvs	r2, #120, 30	; 0x1e0
    1d6c:	00682e63 	rsbeq	r2, r8, r3, ror #28
    1d70:	00000002 	andeq	r0, r0, r2
    1d74:	00020500 	andeq	r0, r2, r0, lsl #10
    1d78:	03000000 	movweq	r0, #0
    1d7c:	240117ee 	strcs	r1, [r1], #-2030	; 0x7ee
    1d80:	211f2168 	tstcs	pc, r8, ror #2
    1d84:	5c2b4023 	stcpl	0, cr4, [fp], #-140	; 0xffffff74
    1d88:	02022123 	andeq	r2, r2, #-1073741816	; 0xc0000008
    1d8c:	00010100 	andeq	r0, r1, r0, lsl #2
    1d90:	00000205 	andeq	r0, r0, r5, lsl #4
    1d94:	9c030000 	stcls	0, cr0, [r3], {-0}
    1d98:	68240118 	stmdavs	r4!, {r3, r4, r8}
    1d9c:	242a2421 	strtcs	r2, [sl], #-1057	; 0x421
    1da0:	2a326333 	bcs	c9aa74 <__Stack_Size+0xc9a674>
    1da4:	02212324 	eoreq	r2, r1, #36, 6	; 0x90000000
    1da8:	01010002 	tsteq	r1, r2
    1dac:	00020500 	andeq	r0, r2, r0, lsl #10
    1db0:	03000000 	movweq	r0, #0
    1db4:	24010186 	strcs	r0, [r1], #-390	; 0x186
    1db8:	77034bec 	strvc	r4, [r3, -ip, ror #23]
    1dbc:	5915082e 	ldmdbpl	r5, {r1, r2, r3, r5, fp}
    1dc0:	4b3c0903 	blmi	f041d4 <__Stack_Size+0xf03dd4>
    1dc4:	032e1f03 	teqeq	lr, #3, 30
    1dc8:	4b322e61 	blmi	c8d754 <__Stack_Size+0xc8d354>
    1dcc:	4b324b32 	blmi	c94a9c <__Stack_Size+0xc9469c>
    1dd0:	59324b32 	ldmdbpl	r2!, {r1, r4, r5, r8, r9, fp, lr}
    1dd4:	2e7a0342 	cdpcs	3, 7, cr0, cr10, cr2, {2}
    1dd8:	01000902 	tsteq	r0, r2, lsl #18
    1ddc:	02050001 	andeq	r0, r5, #1
    1de0:	080016dc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r9, sl, ip}
    1de4:	0101c603 	tsteq	r1, r3, lsl #12
    1de8:	31775919 	cmncc	r7, r9, lsl r9
    1dec:	02003031 	andeq	r3, r0, #49	; 0x31
    1df0:	3c060104 	stfccs	f0, [r6], {4}
    1df4:	05024d06 	streq	r4, [r2, #-3334]	; 0xd06
    1df8:	00010100 	andeq	r0, r1, r0, lsl #2
    1dfc:	00000205 	andeq	r0, r0, r5, lsl #4
    1e00:	ed030000 	stc	0, cr0, [r3, #-0]
    1e04:	0a030101 	beq	c2210 <__Stack_Size+0xc1e10>
    1e08:	20760301 	rsbscs	r0, r6, r1, lsl #6
    1e0c:	5b200a03 	blpl	804620 <__Stack_Size+0x804220>
    1e10:	1d262323 	stcne	3, cr2, [r6, #-140]!	; 0xffffff74
    1e14:	033f2b50 	teqeq	pc, #80, 22	; 0x14000
    1e18:	77032e09 	strvc	r2, [r3, -r9, lsl #28]
    1e1c:	20090320 	andcs	r0, r9, r0, lsr #6
    1e20:	03251b22 	teqeq	r5, #34816	; 0x8800
    1e24:	12032069 	andne	r2, r3, #105	; 0x69
    1e28:	02002520 	andeq	r2, r0, #32, 10	; 0x8000000
    1e2c:	20060104 	andcs	r0, r6, r4, lsl #2
    1e30:	4a150306 	bmi	542a50 <__Stack_Size+0x542650>
    1e34:	1d2e7603 	stcne	6, cr7, [lr, #-12]!
    1e38:	351d2631 	ldrcc	r2, [sp, #-1585]	; 0x631
    1e3c:	4a0a031c 	bmi	282ab4 <__Stack_Size+0x2826b4>
    1e40:	02232331 	eoreq	r2, r3, #-1006632960	; 0xc4000000
    1e44:	01010005 	tsteq	r1, r5
    1e48:	00020500 	andeq	r0, r2, r0, lsl #10
    1e4c:	03000000 	movweq	r0, #0
    1e50:	030102c8 	movweq	r0, #4808	; 0x12c8
    1e54:	7603010a 	strvc	r0, [r3], -sl, lsl #2
    1e58:	200a0320 	andcs	r0, sl, r0, lsr #6
    1e5c:	2623235b 			; <UNDEFINED> instruction: 0x2623235b
    1e60:	2b314d1d 	blcs	c552dc <__Stack_Size+0xc54edc>
    1e64:	231d2323 	tstcs	sp, #-1946157056	; 0x8c000000
    1e68:	206e0331 	rsbcs	r0, lr, r1, lsr r3
    1e6c:	31201203 	teqcc	r0, r3, lsl #4
    1e70:	0022231d 	eoreq	r2, r2, sp, lsl r3
    1e74:	06010402 	streq	r0, [r1], -r2, lsl #8
    1e78:	3152063c 	cmpcc	r2, ip, lsr r6
    1e7c:	3f31231d 	svccc	0x0031231d
    1e80:	79033f40 	stmdbvc	r3, {r6, r8, r9, sl, fp, ip, sp}
    1e84:	4e312720 	cdpmi	7, 3, cr2, cr1, cr0, {1}
    1e88:	04022323 	streq	r2, [r2], #-803	; 0x323
    1e8c:	00010100 	andeq	r0, r1, r0, lsl #2
    1e90:	00000205 	andeq	r0, r0, r5, lsl #4
    1e94:	a4030000 	strge	r0, [r3], #-0
    1e98:	0a030103 	beq	c22ac <__Stack_Size+0xc1eac>
    1e9c:	20760301 	rsbscs	r0, r6, r1, lsl #6
    1ea0:	5b200a03 	blpl	8046b4 <__Stack_Size+0x8042b4>
    1ea4:	1d262323 	stcne	3, cr2, [r6, #-140]!	; 0xffffff74
    1ea8:	23232b50 	teqcs	r3, #80, 22	; 0x14000
    1eac:	0331231d 	teqeq	r1, #1946157056	; 0x74000000
    1eb0:	1203206e 	andne	r2, r3, #110	; 0x6e
    1eb4:	231d3120 	tstcs	sp, #32, 2
    1eb8:	04020022 	streq	r0, [r2], #-34	; 0x22
    1ebc:	063c0601 	ldrteq	r0, [ip], -r1, lsl #12
    1ec0:	0a033152 	beq	ce410 <__Stack_Size+0xce010>
    1ec4:	2e730320 	cdpcs	3, 7, cr0, cr3, cr0, {1}
    1ec8:	23353123 	teqcs	r5, #-1073741816	; 0xc0000008
    1ecc:	03207603 	teqeq	r0, #3145728	; 0x300000
    1ed0:	7903200a 	stmdbvc	r3, {r1, r3, sp}
    1ed4:	200a032e 	andcs	r0, sl, lr, lsr #6
    1ed8:	03207603 	teqeq	r0, #3145728	; 0x300000
    1edc:	76032e0a 	strvc	r2, [r3], -sl, lsl #28
    1ee0:	200a032e 	andcs	r0, sl, lr, lsr #6
    1ee4:	02232324 	eoreq	r2, r3, #36, 6	; 0x90000000
    1ee8:	01010004 	tsteq	r1, r4
    1eec:	00020500 	andeq	r0, r2, r0, lsl #10
    1ef0:	03000000 	movweq	r0, #0
    1ef4:	03010480 	movweq	r0, #5248	; 0x1480
    1ef8:	7603010a 	strvc	r0, [r3], -sl, lsl #2
    1efc:	200a0320 	andcs	r0, sl, r0, lsr #6
    1f00:	2623235b 			; <UNDEFINED> instruction: 0x2623235b
    1f04:	312b501d 	teqcc	fp, sp, lsl r0
    1f08:	31231d23 	teqcc	r3, r3, lsr #26
    1f0c:	03206e03 	teqeq	r0, #3, 28	; 0x30
    1f10:	03312012 	teqeq	r1, #18
    1f14:	0c032074 	stceq	0, cr2, [r3], {116}	; 0x74
    1f18:	251b3020 	ldrcs	r3, [fp, #-32]
    1f1c:	01040200 	mrseq	r0, R12_usr
    1f20:	52062e06 	andpl	r2, r6, #6, 28	; 0x60
    1f24:	2340311d 	movtcs	r3, #285	; 0x11d
    1f28:	00040223 	andeq	r0, r4, r3, lsr #4
    1f2c:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1f30:	00000002 	andeq	r0, r0, r2
    1f34:	05d10300 	ldrbeq	r0, [r1, #768]	; 0x300
    1f38:	010d0301 	tsteq	sp, r1, lsl #6
    1f3c:	01010008 	tsteq	r1, r8
    1f40:	00020500 	andeq	r0, r2, r0, lsl #10
    1f44:	03000000 	movweq	r0, #0
    1f48:	140105ee 	strne	r0, [r1], #-1518	; 0x5ee
    1f4c:	21212f3d 	teqcs	r1, sp, lsr pc
    1f50:	01000202 	tsteq	r0, r2, lsl #4
    1f54:	02050001 	andeq	r0, r5, #1
    1f58:	00000000 	andeq	r0, r0, r0
    1f5c:	01068003 	tsteq	r6, r3
    1f60:	21212f14 	teqcs	r1, r4, lsl pc
    1f64:	21212121 	teqcs	r1, r1, lsr #2
    1f68:	01000202 	tsteq	r0, r2, lsl #4
    1f6c:	02050001 	andeq	r0, r5, #1
    1f70:	00000000 	andeq	r0, r0, r0
    1f74:	01069503 	tsteq	r6, r3, lsl #10
    1f78:	211e2214 	tstcs	lr, r4, lsl r2
    1f7c:	02212121 	eoreq	r2, r1, #1073741832	; 0x40000008
    1f80:	01010002 	tsteq	r1, r2
    1f84:	00020500 	andeq	r0, r2, r0, lsl #10
    1f88:	03000000 	movweq	r0, #0
    1f8c:	140106a7 	strne	r0, [r1], #-1703	; 0x6a7
    1f90:	2121212f 	teqcs	r1, pc, lsr #2
    1f94:	02022121 	andeq	r2, r2, #1073741832	; 0x40000008
    1f98:	00010100 	andeq	r0, r1, r0, lsl #2
    1f9c:	17180205 	ldrne	r0, [r8, -r5, lsl #4]
    1fa0:	bc030800 	stclt	8, cr0, [r3], {-0}
    1fa4:	1d1a0106 	ldfnes	f0, [sl, #-24]	; 0xffffffe8
    1fa8:	06024f23 	streq	r4, [r2], -r3, lsr #30
    1fac:	00010100 	andeq	r0, r1, r0, lsl #2
    1fb0:	00000205 	andeq	r0, r0, r5, lsl #4
    1fb4:	d7030000 	strle	r0, [r3, -r0]
    1fb8:	2b1a0106 	blcs	6823d8 <__Stack_Size+0x681fd8>
    1fbc:	05026b23 	streq	r6, [r2, #-2851]	; 0xb23
    1fc0:	00010100 	andeq	r0, r1, r0, lsl #2
    1fc4:	17300205 	ldrne	r0, [r0, -r5, lsl #4]!
    1fc8:	fd030800 	stc2	8, cr0, [r3, #-0]
    1fcc:	0a030106 	beq	c23ec <__Stack_Size+0xc1fec>
    1fd0:	33232b01 	teqcc	r3, #1024	; 0x400
    1fd4:	01000402 	tsteq	r0, r2, lsl #8
    1fd8:	02050001 	andeq	r0, r5, #1
    1fdc:	00000000 	andeq	r0, r0, r0
    1fe0:	0107a003 	tsteq	r7, r3
    1fe4:	00020219 	andeq	r0, r2, r9, lsl r2
    1fe8:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1fec:	00000002 	andeq	r0, r0, r2
    1ff0:	07bf0300 	ldreq	r0, [pc, r0, lsl #6]!
    1ff4:	04021901 	streq	r1, [r2], #-2305	; 0x901
    1ff8:	00010100 	andeq	r0, r1, r0, lsl #2
    1ffc:	00000205 	andeq	r0, r0, r5, lsl #4
    2000:	dc030000 	stcle	0, cr0, [r3], {-0}
    2004:	0a030107 	beq	c2428 <__Stack_Size+0xc2028>
    2008:	33232b01 	teqcc	r3, #1024	; 0x400
    200c:	01000402 	tsteq	r0, r2, lsl #8
    2010:	02050001 	andeq	r0, r5, #1
    2014:	00000000 	andeq	r0, r0, r0
    2018:	0107f803 	tsteq	r7, r3, lsl #16
    201c:	00070217 	andeq	r0, r7, r7, lsl r2
    2020:	05000101 	streq	r0, [r0, #-257]	; 0x101
    2024:	00000002 	andeq	r0, r0, r2
    2028:	088e0300 	stmeq	lr, {r8, r9}
    202c:	02920301 	addseq	r0, r2, #67108864	; 0x4000000
    2030:	234d2301 	movtcs	r2, #54017	; 0xd301
    2034:	207dee03 	rsbscs	lr, sp, r3, lsl #28
    2038:	01000602 	tsteq	r0, r2, lsl #12
    203c:	02050001 	andeq	r0, r5, #1
    2040:	00000000 	andeq	r0, r0, r0
    2044:	0108ae03 	tsteq	r8, r3, lsl #28
    2048:	78032820 	stmdavc	r3, {r5, fp, sp}
    204c:	2e0a0320 	cdpcs	3, 0, cr0, cr10, cr0, {1}
    2050:	0340222c 	movteq	r2, #556	; 0x22c
    2054:	232e01e4 	teqcs	lr, #228, 2	; 0x39
    2058:	9a03234d 	bls	cad94 <__Stack_Size+0xca994>
    205c:	0602207e 			; <UNDEFINED> instruction: 0x0602207e
    2060:	00010100 	andeq	r0, r1, r0, lsl #2
    2064:	00000205 	andeq	r0, r0, r5, lsl #4
    2068:	b2030000 	andlt	r0, r3, #0
    206c:	09030109 	stmdbeq	r3, {r0, r3, r8}
    2070:	233f3f20 	teqcs	pc, #32, 30	; 0x80
    2074:	01000202 	tsteq	r0, r2, lsl #4
    2078:	02050001 	andeq	r0, r5, #1
    207c:	00000000 	andeq	r0, r0, r0
    2080:	0108dc03 	tsteq	r8, r3, lsl #24
    2084:	200a0320 	andcs	r0, sl, r0, lsr #6
    2088:	314b2831 	cmpcc	fp, r1, lsr r8
    208c:	01000202 	tsteq	r0, r2, lsl #4
    2090:	02050001 	andeq	r0, r5, #1
    2094:	00000000 	andeq	r0, r0, r0
    2098:	01098e03 	tsteq	r9, r3, lsl #28
    209c:	02312820 	eorseq	r2, r1, #32, 16	; 0x200000
    20a0:	01010006 	tsteq	r1, r6
    20a4:	42020500 	andmi	r0, r2, #0, 10
    20a8:	03080017 	movweq	r0, #32791	; 0x8017
    20ac:	180109d6 	stmdane	r1, {r1, r2, r4, r6, r7, r8, fp}
    20b0:	00020223 	andeq	r0, r2, r3, lsr #4
    20b4:	05000101 	streq	r0, [r0, #-257]	; 0x101
    20b8:	00000002 	andeq	r0, r0, r2
    20bc:	09f20300 	ldmibeq	r2!, {r8, r9}^
    20c0:	4d231901 	stcmi	9, cr1, [r3, #-4]!
    20c4:	00020223 	andeq	r0, r2, r3, lsr #4
    20c8:	05000101 	streq	r0, [r0, #-257]	; 0x101
    20cc:	00000002 	andeq	r0, r0, r2
    20d0:	0a980300 	beq	fe602cd8 <SCS_BASE+0x1e5f4cd8>
    20d4:	4d231a01 	vstmdbmi	r3!, {s2}
    20d8:	00020223 	andeq	r0, r2, r3, lsr #4
    20dc:	05000101 	streq	r0, [r0, #-257]	; 0x101
    20e0:	00000002 	andeq	r0, r0, r2
    20e4:	0ac60300 	beq	ff182cec <SCS_BASE+0x1f174cec>
    20e8:	200c0301 	andcs	r0, ip, r1, lsl #6
    20ec:	03272323 	teqeq	r7, #-1946157056	; 0x8c000000
    20f0:	32272e79 	eorcc	r2, r7, #1936	; 0x790
    20f4:	322e7803 	eorcc	r7, lr, #196608	; 0x30000
    20f8:	251c242a 	ldrcs	r2, [ip, #-1066]	; 0x42a
    20fc:	2e780332 	mrccs	3, 3, r0, cr8, cr2, {1}
    2100:	23233224 	teqcs	r3, #36, 4	; 0x40000002
    2104:	00020223 	andeq	r0, r2, r3, lsr #4
    2108:	05000101 	streq	r0, [r0, #-257]	; 0x101
    210c:	00000002 	andeq	r0, r0, r2
    2110:	0aff0300 	beq	fffc2d18 <SCS_BASE+0x1ffb4d18>
    2114:	4d231901 	stcmi	9, cr1, [r3, #-4]!
    2118:	00020223 	andeq	r0, r2, r3, lsr #4
    211c:	05000101 	streq	r0, [r0, #-257]	; 0x101
    2120:	00000002 	andeq	r0, r0, r2
    2124:	0ba10300 	bleq	fe842d2c <SCS_BASE+0x1e834d2c>
    2128:	4d231901 	stcmi	9, cr1, [r3, #-4]!
    212c:	0002023f 	andeq	r0, r2, pc, lsr r2
    2130:	05000101 	streq	r0, [r0, #-257]	; 0x101
    2134:	00000002 	andeq	r0, r0, r2
    2138:	0bc30300 	bleq	ff0c2d40 <SCS_BASE+0x1f0b4d40>
    213c:	4d231901 	stcmi	9, cr1, [r3, #-4]!
    2140:	00020223 	andeq	r0, r2, r3, lsr #4
    2144:	05000101 	streq	r0, [r0, #-257]	; 0x101
    2148:	00000002 	andeq	r0, r0, r2
    214c:	0be50300 	bleq	ff942d54 <SCS_BASE+0x1f934d54>
    2150:	4d231801 	stcmi	8, cr1, [r3, #-4]!
    2154:	0002023f 	andeq	r0, r2, pc, lsr r2
    2158:	05000101 	streq	r0, [r0, #-257]	; 0x101
    215c:	00000002 	andeq	r0, r0, r2
    2160:	0c820300 	stceq	3, cr0, [r2], {0}
    2164:	231d1a01 	tstcs	sp, #4096	; 0x1000
    2168:	0006024f 	andeq	r0, r6, pc, asr #4
    216c:	05000101 	streq	r0, [r0, #-257]	; 0x101
    2170:	00000002 	andeq	r0, r0, r2
    2174:	0c9d0300 	ldceq	3, cr0, [sp], {0}
    2178:	231d1a01 	tstcs	sp, #4096	; 0x1000
    217c:	0006024f 	andeq	r0, r6, pc, asr #4
    2180:	05000101 	streq	r0, [r0, #-257]	; 0x101
    2184:	00000002 	andeq	r0, r0, r2
    2188:	0cb90300 	ldceq	3, cr0, [r9]
    218c:	231d1a01 	tstcs	sp, #4096	; 0x1000
    2190:	0006024f 	andeq	r0, r6, pc, asr #4
    2194:	05000101 	streq	r0, [r0, #-257]	; 0x101
    2198:	00000002 	andeq	r0, r0, r2
    219c:	0cd50300 	ldcleq	3, cr0, [r5], {0}
    21a0:	231d1a01 	tstcs	sp, #4096	; 0x1000
    21a4:	0006024f 	andeq	r0, r6, pc, asr #4
    21a8:	05000101 	streq	r0, [r0, #-257]	; 0x101
    21ac:	00000002 	andeq	r0, r0, r2
    21b0:	0cf40300 	ldcleq	3, cr0, [r4]
    21b4:	4d231901 	stcmi	9, cr1, [r3, #-4]!
    21b8:	00020223 	andeq	r0, r2, r3, lsr #4
    21bc:	05000101 	streq	r0, [r0, #-257]	; 0x101
    21c0:	00000002 	andeq	r0, r0, r2
    21c4:	0d950300 	ldceq	3, cr0, [r5]
    21c8:	4d231901 	stcmi	9, cr1, [r3, #-4]!
    21cc:	0002023f 	andeq	r0, r2, pc, lsr r2
    21d0:	05000101 	streq	r0, [r0, #-257]	; 0x101
    21d4:	00000002 	andeq	r0, r0, r2
    21d8:	0db60300 	ldceq	3, cr0, [r6]
    21dc:	4d231901 	stcmi	9, cr1, [r3, #-4]!
    21e0:	00020223 	andeq	r0, r2, r3, lsr #4
    21e4:	05000101 	streq	r0, [r0, #-257]	; 0x101
    21e8:	00000002 	andeq	r0, r0, r2
    21ec:	0dd70300 	ldcleq	3, cr0, [r7]
    21f0:	4d231901 	stcmi	9, cr1, [r3, #-4]!
    21f4:	0002023f 	andeq	r0, r2, pc, lsr r2
    21f8:	05000101 	streq	r0, [r0, #-257]	; 0x101
    21fc:	00000002 	andeq	r0, r0, r2
    2200:	0df70300 	ldcleq	3, cr0, [r7]
    2204:	4d231a01 	vstmdbmi	r3!, {s2}
    2208:	00020223 	andeq	r0, r2, r3, lsr #4
    220c:	05000101 	streq	r0, [r0, #-257]	; 0x101
    2210:	00000002 	andeq	r0, r0, r2
    2214:	0e980300 	cdpeq	3, 9, cr0, cr8, cr0, {0}
    2218:	4d231a01 	vstmdbmi	r3!, {s2}
    221c:	0002023f 	andeq	r0, r2, pc, lsr r2
    2220:	05000101 	streq	r0, [r0, #-257]	; 0x101
    2224:	00000002 	andeq	r0, r0, r2
    2228:	0eb90300 	cdpeq	3, 11, cr0, cr9, cr0, {0}
    222c:	4d231a01 	vstmdbmi	r3!, {s2}
    2230:	00020223 	andeq	r0, r2, r3, lsr #4
    2234:	05000101 	streq	r0, [r0, #-257]	; 0x101
    2238:	00000002 	andeq	r0, r0, r2
    223c:	0eda0300 	cdpeq	3, 13, cr0, cr10, cr0, {0}
    2240:	4d231a01 	vstmdbmi	r3!, {s2}
    2244:	0002023f 	andeq	r0, r2, pc, lsr r2
    2248:	05000101 	streq	r0, [r0, #-257]	; 0x101
    224c:	00000002 	andeq	r0, r0, r2
    2250:	0efb0300 	cdpeq	3, 15, cr0, cr11, cr0, {0}
    2254:	4d231901 	stcmi	9, cr1, [r3, #-4]!
    2258:	00020223 	andeq	r0, r2, r3, lsr #4
    225c:	05000101 	streq	r0, [r0, #-257]	; 0x101
    2260:	00000002 	andeq	r0, r0, r2
    2264:	0f9b0300 	svceq	0x009b0300
    2268:	31231901 	teqcc	r3, r1, lsl #18
    226c:	0002023f 	andeq	r0, r2, pc, lsr r2
    2270:	05000101 	streq	r0, [r0, #-257]	; 0x101
    2274:	00000002 	andeq	r0, r0, r2
    2278:	0fbb0300 	svceq	0x00bb0300
    227c:	4d231901 	stcmi	9, cr1, [r3, #-4]!
    2280:	00020223 	andeq	r0, r2, r3, lsr #4
    2284:	05000101 	streq	r0, [r0, #-257]	; 0x101
    2288:	00000002 	andeq	r0, r0, r2
    228c:	0fdb0300 	svceq	0x00db0300
    2290:	31231901 	teqcc	r3, r1, lsl #18
    2294:	0002023f 	andeq	r0, r2, pc, lsr r2
    2298:	05000101 	streq	r0, [r0, #-257]	; 0x101
    229c:	00000002 	andeq	r0, r0, r2
    22a0:	0ffb0300 	svceq	0x00fb0300
    22a4:	4b231901 	blmi	8c86b0 <__Stack_Size+0x8c82b0>
    22a8:	00020223 	andeq	r0, r2, r3, lsr #4
    22ac:	05000101 	streq	r0, [r0, #-257]	; 0x101
    22b0:	00000002 	andeq	r0, r0, r2
    22b4:	10980300 	addsne	r0, r8, r0, lsl #6
    22b8:	4b231901 	blmi	8c86c4 <__Stack_Size+0x8c82c4>
    22bc:	00020223 	andeq	r0, r2, r3, lsr #4
    22c0:	05000101 	streq	r0, [r0, #-257]	; 0x101
    22c4:	00000002 	andeq	r0, r0, r2
    22c8:	10b60300 	adcsne	r0, r6, r0, lsl #6
    22cc:	4b231901 	blmi	8c86d8 <__Stack_Size+0x8c82d8>
    22d0:	0002023f 	andeq	r0, r2, pc, lsr r2
    22d4:	05000101 	streq	r0, [r0, #-257]	; 0x101
    22d8:	00000002 	andeq	r0, r0, r2
    22dc:	10d30300 	sbcsne	r0, r3, r0, lsl #6
    22e0:	4b231901 	blmi	8c86ec <__Stack_Size+0x8c82ec>
    22e4:	0002023f 	andeq	r0, r2, pc, lsr r2
    22e8:	05000101 	streq	r0, [r0, #-257]	; 0x101
    22ec:	00000002 	andeq	r0, r0, r2
    22f0:	10f10300 	rscsne	r0, r1, r0, lsl #6
    22f4:	4b231901 	blmi	8c8700 <__Stack_Size+0x8c8300>
    22f8:	0002023f 	andeq	r0, r2, pc, lsr r2
    22fc:	05000101 	streq	r0, [r0, #-257]	; 0x101
    2300:	00000002 	andeq	r0, r0, r2
    2304:	118e0300 	orrne	r0, lr, r0, lsl #6
    2308:	4b231901 	blmi	8c8714 <__Stack_Size+0x8c8314>
    230c:	0002023f 	andeq	r0, r2, pc, lsr r2
    2310:	05000101 	streq	r0, [r0, #-257]	; 0x101
    2314:	00000002 	andeq	r0, r0, r2
    2318:	11ac0300 			; <UNDEFINED> instruction: 0x11ac0300
    231c:	4b231901 	blmi	8c8728 <__Stack_Size+0x8c8328>
    2320:	0002023f 	andeq	r0, r2, pc, lsr r2
    2324:	05000101 	streq	r0, [r0, #-257]	; 0x101
    2328:	00000002 	andeq	r0, r0, r2
    232c:	11ce0300 	bicne	r0, lr, r0, lsl #6
    2330:	79031901 	stmdbvc	r3, {r0, r8, fp, ip}
    2334:	02692720 	rsbeq	r2, r9, #32, 14	; 0x800000
    2338:	01010006 	tsteq	r1, r6
    233c:	00020500 	andeq	r0, r2, r0, lsl #10
    2340:	03000000 	movweq	r0, #0
    2344:	190111ea 	stmdbne	r1, {r1, r3, r5, r6, r7, r8, ip}
    2348:	27207903 	strcs	r7, [r0, -r3, lsl #18]!
    234c:	00060269 	andeq	r0, r6, r9, ror #4
    2350:	05000101 	streq	r0, [r0, #-257]	; 0x101
    2354:	00000002 	andeq	r0, r0, r2
    2358:	12920300 	addsne	r0, r2, #0, 6
    235c:	79031901 	stmdbvc	r3, {r0, r8, fp, ip}
    2360:	4d682720 	stclmi	7, cr2, [r8, #-128]!	; 0xffffff80
    2364:	1d693469 	cfstrdne	mvd3, [r9, #-420]!	; 0xfffffe5c
    2368:	00050231 	andeq	r0, r5, r1, lsr r2
    236c:	05000101 	streq	r0, [r0, #-257]	; 0x101
    2370:	00000002 	andeq	r0, r0, r2
    2374:	12b80300 	adcsne	r0, r8, #0, 6
    2378:	231d1a01 	tstcs	sp, #4096	; 0x1000
    237c:	0006024f 	andeq	r0, r6, pc, asr #4
    2380:	05000101 	streq	r0, [r0, #-257]	; 0x101
    2384:	00000002 	andeq	r0, r0, r2
    2388:	12d50300 	sbcsne	r0, r5, #0, 6
    238c:	231d1a01 	tstcs	sp, #4096	; 0x1000
    2390:	0006024f 	andeq	r0, r6, pc, asr #4
    2394:	05000101 	streq	r0, [r0, #-257]	; 0x101
    2398:	00000002 	andeq	r0, r0, r2
    239c:	12f00300 	rscsne	r0, r0, #0, 6
    23a0:	231d1a01 	tstcs	sp, #4096	; 0x1000
    23a4:	0006024f 	andeq	r0, r6, pc, asr #4
    23a8:	05000101 	streq	r0, [r0, #-257]	; 0x101
    23ac:	00000002 	andeq	r0, r0, r2
    23b0:	138d0300 	orrne	r0, sp, #0, 6
    23b4:	02691801 	rsbeq	r1, r9, #65536	; 0x10000
    23b8:	01010005 	tsteq	r1, r5
    23bc:	00020500 	andeq	r0, r2, r0, lsl #10
    23c0:	03000000 	movweq	r0, #0
    23c4:	190113ae 	stmdbne	r1, {r1, r2, r3, r5, r7, r8, r9, ip}
    23c8:	00050269 	andeq	r0, r5, r9, ror #4
    23cc:	05000101 	streq	r0, [r0, #-257]	; 0x101
    23d0:	00000002 	andeq	r0, r0, r2
    23d4:	13ca0300 	bicne	r0, sl, #0, 6
    23d8:	02691801 	rsbeq	r1, r9, #65536	; 0x10000
    23dc:	01010005 	tsteq	r1, r5
    23e0:	00020500 	andeq	r0, r2, r0, lsl #10
    23e4:	03000000 	movweq	r0, #0
    23e8:	180113e4 	stmdane	r1, {r2, r5, r6, r7, r8, r9, ip}
    23ec:	00050269 	andeq	r0, r5, r9, ror #4
    23f0:	05000101 	streq	r0, [r0, #-257]	; 0x101
    23f4:	00000002 	andeq	r0, r0, r2
    23f8:	13f90300 	mvnsne	r0, #0, 6
    23fc:	02021701 	andeq	r1, r2, #262144	; 0x40000
    2400:	00010100 	andeq	r0, r1, r0, lsl #2
    2404:	00000205 	andeq	r0, r0, r5, lsl #4
    2408:	8a030000 	bhi	c2410 <__Stack_Size+0xc2010>
    240c:	02170114 	andseq	r0, r7, #20, 2
    2410:	01010002 	tsteq	r1, r2
    2414:	00020500 	andeq	r0, r2, r0, lsl #10
    2418:	03000000 	movweq	r0, #0
    241c:	1701149c 			; <UNDEFINED> instruction: 0x1701149c
    2420:	01000202 	tsteq	r0, r2, lsl #4
    2424:	02050001 	andeq	r0, r5, #1
    2428:	00000000 	andeq	r0, r0, r0
    242c:	0114ae03 	tsteq	r4, r3, lsl #28
    2430:	00020217 	andeq	r0, r2, r7, lsl r2
    2434:	05000101 	streq	r0, [r0, #-257]	; 0x101
    2438:	00000002 	andeq	r0, r0, r2
    243c:	14c00300 	strbne	r0, [r0], #768	; 0x300
    2440:	02021701 	andeq	r1, r2, #262144	; 0x40000
    2444:	00010100 	andeq	r0, r1, r0, lsl #2
    2448:	00000205 	andeq	r0, r0, r5, lsl #4
    244c:	d2030000 	andle	r0, r3, #0
    2450:	02170114 	andseq	r0, r7, #20, 2
    2454:	01010003 	tsteq	r1, r3
    2458:	00020500 	andeq	r0, r2, r0, lsl #10
    245c:	03000000 	movweq	r0, #0
    2460:	180114ea 	stmdane	r1, {r1, r3, r5, r6, r7, sl, ip}
    2464:	00050269 	andeq	r0, r5, r9, ror #4
    2468:	05000101 	streq	r0, [r0, #-257]	; 0x101
    246c:	00000002 	andeq	r0, r0, r2
    2470:	15860300 	strne	r0, [r6, #768]	; 0x300
    2474:	02691801 	rsbeq	r1, r9, #65536	; 0x10000
    2478:	01010007 	tsteq	r1, r7
    247c:	00020500 	andeq	r0, r2, r0, lsl #10
    2480:	03000000 	movweq	r0, #0
    2484:	2001058a 	andcs	r0, r1, sl, lsl #11
    2488:	200a0328 	andcs	r0, sl, r8, lsr #6
    248c:	03207603 	teqeq	r0, #3145728	; 0x300000
    2490:	73032013 	movwvc	r2, #12307	; 0x3013
    2494:	6e03402e 	cdpvs	0, 0, cr4, cr3, cr14, {1}
    2498:	20180320 	andscs	r0, r8, r0, lsr #6
    249c:	4d323f4d 	ldcmi	15, cr3, [r2, #-308]!	; 0xfffffecc
    24a0:	2e110369 	cdpcs	3, 1, cr0, cr1, cr9, {3}
    24a4:	332e6f03 	teqcc	lr, #3, 30
    24a8:	30694d32 	rsbcc	r4, r9, r2, lsr sp
    24ac:	0002022c 	andeq	r0, r2, ip, lsr #4
    24b0:	05000101 	streq	r0, [r0, #-257]	; 0x101
    24b4:	00000002 	andeq	r0, r0, r2
    24b8:	15a20300 	strne	r0, [r2, #768]!	; 0x300
    24bc:	02691801 	rsbeq	r1, r9, #65536	; 0x10000
    24c0:	01010005 	tsteq	r1, r5
    24c4:	00020500 	andeq	r0, r2, r0, lsl #10
    24c8:	03000000 	movweq	r0, #0
    24cc:	180115be 	stmdane	r1, {r1, r2, r3, r4, r5, r7, r8, sl, ip}
    24d0:	00070269 	andeq	r0, r7, r9, ror #4
    24d4:	05000101 	streq	r0, [r0, #-257]	; 0x101
    24d8:	00000002 	andeq	r0, r0, r2
    24dc:	04c90300 	strbeq	r0, [r9], #768	; 0x300
    24e0:	09032001 	stmdbeq	r3, {r0, sp}
    24e4:	20770320 	rsbscs	r0, r7, r0, lsr #6
    24e8:	234a0903 	movtcs	r0, #43267	; 0xa903
    24ec:	2e200333 	mcrcs	3, 1, r0, cr0, cr3, {1}
    24f0:	302e6003 	eorcc	r6, lr, r3
    24f4:	16033331 			; <UNDEFINED> instruction: 0x16033331
    24f8:	2e6a032e 	cdpcs	3, 6, cr0, cr10, cr14, {1}
    24fc:	13ea0330 	mvnne	r0, #48, 6	; 0xc0000000
    2500:	6c96033c 	ldcvs	3, cr0, [r6], {60}	; 0x3c
    2504:	13ea0320 	mvnne	r0, #32, 6	; 0x80000000
    2508:	1f215a20 	svcne	0x00215a20
    250c:	4b322421 	blmi	c8b598 <__Stack_Size+0xc8b198>
    2510:	03312446 	teqeq	r1, #1174405120	; 0x46000000
    2514:	03206c8f 	teqeq	r0, #36608	; 0x8f00
    2518:	032013f2 	teqeq	r0, #-939524093	; 0xc8000003
    251c:	03206c9a 	teqeq	r0, #39424	; 0x9a00
    2520:	91032e74 	tstls	r3, r4, ror lr
    2524:	215a2e14 	cmpcs	sl, r4, lsl lr
    2528:	40243824 	eormi	r3, r4, r4, lsr #16
    252c:	1c322a2f 	ldcne	10, cr2, [r2], #-188	; 0xffffff44
    2530:	ea033124 	b	ce9c8 <__Stack_Size+0xce5c8>
    2534:	0322206b 	teqeq	r2, #107	; 0x6b
    2538:	032e1495 	teqeq	lr, #-1795162112	; 0x95000000
    253c:	02206be9 	eoreq	r6, r0, #238592	; 0x3a400
    2540:	01010002 	tsteq	r1, r2
    2544:	00020500 	andeq	r0, r2, r0, lsl #10
    2548:	03000000 	movweq	r0, #0
    254c:	180115d8 	stmdane	r1, {r3, r4, r6, r7, r8, sl, ip}
    2550:	0005023f 	andeq	r0, r5, pc, lsr r2
    2554:	05000101 	streq	r0, [r0, #-257]	; 0x101
    2558:	00000002 	andeq	r0, r0, r2
    255c:	15ec0300 	strbne	r0, [ip, #768]!	; 0x300
    2560:	02211701 	eoreq	r1, r1, #262144	; 0x40000
    2564:	01010002 	tsteq	r1, r2
    2568:	00020500 	andeq	r0, r2, r0, lsl #10
    256c:	03000000 	movweq	r0, #0
    2570:	170115fd 			; <UNDEFINED> instruction: 0x170115fd
    2574:	00020221 	andeq	r0, r2, r1, lsr #4
    2578:	05000101 	streq	r0, [r0, #-257]	; 0x101
    257c:	00000002 	andeq	r0, r0, r2
    2580:	168e0300 	strne	r0, [lr], r0, lsl #6
    2584:	02211701 	eoreq	r1, r1, #262144	; 0x40000
    2588:	01010002 	tsteq	r1, r2
    258c:	00020500 	andeq	r0, r2, r0, lsl #10
    2590:	03000000 	movweq	r0, #0
    2594:	1701169f 			; <UNDEFINED> instruction: 0x1701169f
    2598:	0002022f 	andeq	r0, r2, pc, lsr #4
    259c:	05000101 	streq	r0, [r0, #-257]	; 0x101
    25a0:	00000002 	andeq	r0, r0, r2
    25a4:	16af0300 	strtne	r0, [pc], r0, lsl #6
    25a8:	02211701 	eoreq	r1, r1, #262144	; 0x40000
    25ac:	01010002 	tsteq	r1, r2
    25b0:	00020500 	andeq	r0, r2, r0, lsl #10
    25b4:	03000000 	movweq	r0, #0
    25b8:	170116bf 			; <UNDEFINED> instruction: 0x170116bf
    25bc:	00020221 	andeq	r0, r2, r1, lsr #4
    25c0:	05000101 	streq	r0, [r0, #-257]	; 0x101
    25c4:	00000002 	andeq	r0, r0, r2
    25c8:	16dd0300 	ldrbne	r0, [sp], r0, lsl #6
    25cc:	09031a01 	stmdbeq	r3, {r0, r9, fp, ip}
    25d0:	0004022e 	andeq	r0, r4, lr, lsr #4
    25d4:	05000101 	streq	r0, [r0, #-257]	; 0x101
    25d8:	00174802 	andseq	r4, r7, r2, lsl #16
    25dc:	17860308 	strne	r0, [r6, r8, lsl #6]
    25e0:	04021801 	streq	r1, [r2], #-2049	; 0x801
    25e4:	00010100 	andeq	r0, r1, r0, lsl #2
    25e8:	00000205 	andeq	r0, r0, r5, lsl #4
    25ec:	a2030000 	andge	r0, r3, #0
    25f0:	09030117 	stmdbeq	r3, {r0, r1, r2, r4, r8}
    25f4:	2c222201 	sfmcs	f2, 4, [r2], #-4
    25f8:	04020022 	streq	r0, [r2], #-34	; 0x22
    25fc:	00200601 	eoreq	r0, r0, r1, lsl #12
    2600:	06010402 	streq	r0, [r1], -r2, lsl #8
    2604:	01024322 	tsteq	r2, r2, lsr #6
    2608:	00010100 	andeq	r0, r1, r0, lsl #2
    260c:	17500205 	ldrbne	r0, [r0, -r5, lsl #4]
    2610:	cd030800 	stcgt	8, cr0, [r3, #-0]
    2614:	02180117 	andseq	r0, r8, #-1073741819	; 0xc0000005
    2618:	01010004 	tsteq	r1, r4
    261c:	000000de 	ldrdeq	r0, [r0], -lr
    2620:	00610002 	rsbeq	r0, r1, r2
    2624:	01020000 	mrseq	r0, (UNDEF: 2)
    2628:	000d0efb 	strdeq	r0, [sp], -fp
    262c:	01010101 	tsteq	r1, r1, lsl #2
    2630:	01000000 	mrseq	r0, (UNDEF: 0)
    2634:	6c010000 	stcvs	0, cr0, [r1], {-0}
    2638:	732f6269 	teqvc	pc, #-1879048186	; 0x90000006
    263c:	6c006372 	stcvs	3, cr6, [r0], {114}	; 0x72
    2640:	692f6269 	stmdbvs	pc!, {r0, r3, r5, r6, r9, sp, lr}	; <UNPREDICTABLE>
    2644:	0000636e 	andeq	r6, r0, lr, ror #6
    2648:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    264c:	30316632 	eorscc	r6, r1, r2, lsr r6
    2650:	79735f78 	ldmdbvc	r3!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    2654:	63697473 	cmnvs	r9, #1929379840	; 0x73000000
    2658:	00632e6b 	rsbeq	r2, r3, fp, ror #28
    265c:	73000001 	movwvc	r0, #1
    2660:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    2664:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    2668:	7079745f 	rsbsvc	r7, r9, pc, asr r4
    266c:	00682e65 	rsbeq	r2, r8, r5, ror #28
    2670:	73000002 	movwvc	r0, #2
    2674:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    2678:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    267c:	70616d5f 	rsbvc	r6, r1, pc, asr sp
    2680:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    2684:	00000000 	andeq	r0, r0, r0
    2688:	00000205 	andeq	r0, r0, r5, lsl #4
    268c:	2b030000 	blcs	c2694 <__Stack_Size+0xc2294>
    2690:	4e222401 	cdpmi	4, 2, cr2, cr2, cr1, {0}
    2694:	01000602 	tsteq	r0, r2, lsl #12
    2698:	02050001 	andeq	r0, r5, #1
    269c:	08001758 	stmdaeq	r0, {r3, r4, r6, r8, r9, sl, ip}
    26a0:	0100c203 	tsteq	r0, r3, lsl #4
    26a4:	00060216 	andeq	r0, r6, r6, lsl r2
    26a8:	05000101 	streq	r0, [r0, #-257]	; 0x101
    26ac:	00176402 	andseq	r6, r7, r2, lsl #8
    26b0:	00d50308 	sbcseq	r0, r5, r8, lsl #6
    26b4:	4c3e1601 	ldcmi	6, cr1, [lr], #-4
    26b8:	06025c30 			; <UNDEFINED> instruction: 0x06025c30
    26bc:	00010100 	andeq	r0, r1, r0, lsl #2
    26c0:	178c0205 	strne	r0, [ip, r5, lsl #4]
    26c4:	f0030800 			; <UNDEFINED> instruction: 0xf0030800
    26c8:	1e260100 	sufnes	f0, f6, f0
    26cc:	06024022 	streq	r4, [r2], -r2, lsr #32
    26d0:	00010100 	andeq	r0, r1, r0, lsl #2
    26d4:	00000205 	andeq	r0, r0, r5, lsl #4
    26d8:	86030000 	strhi	r0, [r3], -r0
    26dc:	2f130101 	svccs	0x00130101
    26e0:	01000402 	tsteq	r0, r2, lsl #8
    26e4:	02050001 	andeq	r0, r5, #1
    26e8:	00000000 	andeq	r0, r0, r0
    26ec:	01019603 	tsteq	r1, r3, lsl #12
    26f0:	3e010a03 	vmlacc.f32	s0, s2, s6
    26f4:	09032332 	stmdbeq	r3, {r1, r4, r5, r8, r9, sp}
    26f8:	0006022e 	andeq	r0, r6, lr, lsr #4
    26fc:	03140101 	tsteq	r4, #1073741824	; 0x40000000
    2700:	00020000 	andeq	r0, r2, r0
    2704:	00000087 	andeq	r0, r0, r7, lsl #1
    2708:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
    270c:	0101000d 	tsteq	r1, sp
    2710:	00000101 	andeq	r0, r0, r1, lsl #2
    2714:	00000100 	andeq	r0, r0, r0, lsl #2
    2718:	62696c01 	rsbvs	r6, r9, #256	; 0x100
    271c:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
    2720:	62696c00 	rsbvs	r6, r9, #0, 24
    2724:	636e692f 	cmnvs	lr, #770048	; 0xbc000
    2728:	74730000 	ldrbtvc	r0, [r3], #-0
    272c:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    2730:	5f783031 	svcpl	0x00783031
    2734:	72617375 	rsbvc	r7, r1, #-738197503	; 0xd4000001
    2738:	00632e74 	rsbeq	r2, r3, r4, ror lr
    273c:	73000001 	movwvc	r0, #1
    2740:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    2744:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    2748:	7079745f 	rsbsvc	r7, r9, pc, asr r4
    274c:	00682e65 	rsbeq	r2, r8, r5, ror #28
    2750:	73000002 	movwvc	r0, #2
    2754:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    2758:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    275c:	70616d5f 	rsbvc	r6, r1, pc, asr sp
    2760:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    2764:	74730000 	ldrbtvc	r0, [r3], #-0
    2768:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    276c:	5f783031 	svcpl	0x00783031
    2770:	72617375 	rsbvc	r7, r1, #-738197503	; 0xd4000001
    2774:	00682e74 	rsbeq	r2, r8, r4, ror lr
    2778:	73000002 	movwvc	r0, #2
    277c:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    2780:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    2784:	6363725f 	cmnvs	r3, #-268435451	; 0xf0000005
    2788:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    278c:	00000000 	andeq	r0, r0, r0
    2790:	17a40205 	strne	r0, [r4, r5, lsl #4]!
    2794:	da030800 	ble	c479c <__Stack_Size+0xc439c>
    2798:	08240100 	stmdaeq	r4!, {r8}
    279c:	581b033f 	ldmdapl	fp, {r0, r1, r2, r3, r4, r5, r8, r9}
    27a0:	5c2e6603 	stcpl	6, cr6, [lr], #-12
    27a4:	40594059 	subsmi	r4, r9, r9, asr r0
    27a8:	42594059 	subsmi	r4, r9, #89	; 0x59
    27ac:	022e7a03 	eoreq	r7, lr, #12288	; 0x3000
    27b0:	01010007 	tsteq	r1, r7
    27b4:	38020500 	stmdacc	r2, {r8, sl}
    27b8:	03080018 	movweq	r0, #32792	; 0x8018
    27bc:	0301018c 	movweq	r0, #4492	; 0x118c
    27c0:	03263c15 	teqeq	r6, #5376	; 0x1500
    27c4:	3222207a 	eorcc	r2, r2, #122	; 0x7a
    27c8:	03282323 	teqeq	r8, #-1946157056	; 0x8c000000
    27cc:	03282e78 	teqeq	r8, #120, 28	; 0x780
    27d0:	03342e7a 	teqeq	r4, #1952	; 0x7a0
    27d4:	3234207a 	eorscc	r2, r4, #122	; 0x7a
    27d8:	7a032623 	bvc	cc06c <__Stack_Size+0xcbc6c>
    27dc:	4e032220 	cdpmi	2, 0, cr2, cr3, cr0, {1}
    27e0:	2036032e 	eorscs	r0, r6, lr, lsr #6
    27e4:	1c432423 	cfstrdne	mvd2, [r3], {35}	; 0x23
    27e8:	4d674e24 	stclmi	14, cr4, [r7, #-144]!	; 0xffffff70
    27ec:	022f773d 	eoreq	r7, pc, #15990784	; 0xf40000
    27f0:	01010005 	tsteq	r1, r5
    27f4:	c0020500 	andgt	r0, r2, r0, lsl #10
    27f8:	03080018 	movweq	r0, #32792	; 0x8018
    27fc:	140101e8 	strne	r0, [r1], #-488	; 0x1e8
    2800:	212f1d40 	teqcs	pc, r0, asr #26
    2804:	02022121 	andeq	r2, r2, #1073741832	; 0x40000008
    2808:	00010100 	andeq	r0, r1, r0, lsl #2
    280c:	00000205 	andeq	r0, r0, r5, lsl #4
    2810:	ff030000 			; <UNDEFINED> instruction: 0xff030000
    2814:	15030101 	strne	r0, [r3, #-257]	; 0x101
    2818:	206b0301 	rsbcs	r0, fp, r1, lsl #6
    281c:	03201503 	teqeq	r0, #12582912	; 0xc00000
    2820:	0a032076 	beq	caa00 <__Stack_Size+0xca600>
    2824:	3c760320 	ldclcc	3, cr0, [r6], #-128	; 0xffffff80
    2828:	03200a03 	teqeq	r0, #12288	; 0x3000
    282c:	32352e78 	eorscc	r2, r5, #120, 28	; 0x780
    2830:	01000202 	tsteq	r0, r2, lsl #4
    2834:	02050001 	andeq	r0, r5, #1
    2838:	00000000 	andeq	r0, r0, r0
    283c:	0102a303 	tsteq	r2, r3, lsl #6
    2840:	21212f14 	teqcs	r1, r4, lsl pc
    2844:	01000202 	tsteq	r0, r2, lsl #4
    2848:	02050001 	andeq	r0, r5, #1
    284c:	080018d6 	stmdaeq	r0, {r1, r2, r4, r6, r7, fp, ip}
    2850:	0102b703 	tsteq	r2, r3, lsl #14
    2854:	4f231d1a 	svcmi	0x00231d1a
    2858:	01000602 	tsteq	r0, r2, lsl #12
    285c:	02050001 	andeq	r0, r5, #1
    2860:	080018ee 	stmdaeq	r0, {r1, r2, r3, r5, r6, r7, fp, ip}
    2864:	0102e203 	tsteq	r2, r3, lsl #4
    2868:	33200d03 	teqcc	r0, #3, 26	; 0xc0
    286c:	22301e3e 	eorscs	r1, r0, #992	; 0x3e0
    2870:	22322230 	eorscs	r2, r2, #48, 4
    2874:	05024022 	streq	r4, [r2, #-34]	; 0x22
    2878:	00010100 	andeq	r0, r1, r0, lsl #2
    287c:	00000205 	andeq	r0, r0, r5, lsl #4
    2880:	9d030000 	stcls	0, cr0, [r3, #-0]
    2884:	0a030103 	beq	c2c98 <__Stack_Size+0xc2898>
    2888:	34242a01 	strtcc	r2, [r4], #-2561	; 0xa01
    288c:	01000402 	tsteq	r0, r2, lsl #8
    2890:	02050001 	andeq	r0, r5, #1
    2894:	00000000 	andeq	r0, r0, r0
    2898:	0103bc03 	tsteq	r3, r3, lsl #24
    289c:	05026818 	streq	r6, [r2, #-2072]	; 0x818
    28a0:	00010100 	andeq	r0, r1, r0, lsl #2
    28a4:	00000205 	andeq	r0, r0, r5, lsl #4
    28a8:	d5030000 	strle	r0, [r3, #-0]
    28ac:	67170103 	ldrvs	r0, [r7, -r3, lsl #2]
    28b0:	01000502 	tsteq	r0, r2, lsl #10
    28b4:	02050001 	andeq	r0, r5, #1
    28b8:	00000000 	andeq	r0, r0, r0
    28bc:	0103ea03 	tsteq	r3, r3, lsl #20
    28c0:	4f231d1a 	svcmi	0x00231d1a
    28c4:	01000602 	tsteq	r0, r2, lsl #12
    28c8:	02050001 	andeq	r0, r5, #1
    28cc:	00000000 	andeq	r0, r0, r0
    28d0:	01048a03 	tsteq	r4, r3, lsl #20
    28d4:	05026717 	streq	r6, [r2, #-1815]	; 0x717
    28d8:	00010100 	andeq	r0, r1, r0, lsl #2
    28dc:	00000205 	andeq	r0, r0, r5, lsl #4
    28e0:	9f030000 	svcls	0x00030000
    28e4:	1d1a0104 	ldfnes	f0, [sl, #-16]
    28e8:	06024f23 	streq	r4, [r2], -r3, lsr #30
    28ec:	00010100 	andeq	r0, r1, r0, lsl #2
    28f0:	19200205 	stmdbne	r0!, {r0, r2, r9}
    28f4:	bb030800 	bllt	c48fc <__Stack_Size+0xc44fc>
    28f8:	02180104 	andseq	r0, r8, #4, 2
    28fc:	01010004 	tsteq	r1, r4
    2900:	28020500 	stmdacs	r2, {r8, sl}
    2904:	03080019 	movweq	r0, #32793	; 0x8019
    2908:	170104ce 	strne	r0, [r1, -lr, asr #9]
    290c:	00030221 	andeq	r0, r3, r1, lsr #4
    2910:	05000101 	streq	r0, [r0, #-257]	; 0x101
    2914:	00000002 	andeq	r0, r0, r2
    2918:	04e00300 	strbteq	r0, [r0], #768	; 0x300
    291c:	06021701 	streq	r1, [r2], -r1, lsl #14
    2920:	00010100 	andeq	r0, r1, r0, lsl #2
    2924:	00000205 	andeq	r0, r0, r5, lsl #4
    2928:	f3030000 	vhadd.u8	d0, d3, d0
    292c:	3e170104 	mufccs	f0, f7, f4
    2930:	01000602 	tsteq	r0, r2, lsl #12
    2934:	02050001 	andeq	r0, r5, #1
    2938:	00000000 	andeq	r0, r0, r0
    293c:	01058903 	tsteq	r5, r3, lsl #18
    2940:	05024c17 	streq	r4, [r2, #-3095]	; 0xc17
    2944:	00010100 	andeq	r0, r1, r0, lsl #2
    2948:	00000205 	andeq	r0, r0, r5, lsl #4
    294c:	9f030000 	svcls	0x00030000
    2950:	1d1a0105 	ldfnes	f0, [sl, #-20]	; 0xffffffec
    2954:	06024f23 	streq	r4, [r2], -r3, lsr #30
    2958:	00010100 	andeq	r0, r1, r0, lsl #2
    295c:	00000205 	andeq	r0, r0, r5, lsl #4
    2960:	bc030000 	stclt	0, cr0, [r3], {-0}
    2964:	1d1a0105 	ldfnes	f0, [sl, #-20]	; 0xffffffec
    2968:	06024f23 	streq	r4, [r2], -r3, lsr #30
    296c:	00010100 	andeq	r0, r1, r0, lsl #2
    2970:	00000205 	andeq	r0, r0, r5, lsl #4
    2974:	d9030000 	stmdble	r3, {}	; <UNPREDICTABLE>
    2978:	1d1a0105 	ldfnes	f0, [sl, #-20]	; 0xffffffec
    297c:	06024f23 	streq	r4, [r2], -r3, lsr #30
    2980:	00010100 	andeq	r0, r1, r0, lsl #2
    2984:	00000205 	andeq	r0, r0, r5, lsl #4
    2988:	f8030000 			; <UNDEFINED> instruction: 0xf8030000
    298c:	67170105 	ldrvs	r0, [r7, -r5, lsl #2]
    2990:	01000502 	tsteq	r0, r2, lsl #10
    2994:	02050001 	andeq	r0, r5, #1
    2998:	00000000 	andeq	r0, r0, r0
    299c:	01068d03 	tsteq	r6, r3, lsl #26
    29a0:	4f231d1a 	svcmi	0x00231d1a
    29a4:	01000602 	tsteq	r0, r2, lsl #12
    29a8:	02050001 	andeq	r0, r5, #1
    29ac:	08001930 	stmdaeq	r0, {r4, r5, r8, fp, ip}
    29b0:	0106b503 	tsteq	r6, r3, lsl #10
    29b4:	2e09031a 	mcrcs	3, 0, r0, cr9, cr10, {0}
    29b8:	01000402 	tsteq	r0, r2, lsl #8
    29bc:	02050001 	andeq	r0, r5, #1
    29c0:	0800193c 	stmdaeq	r0, {r2, r3, r4, r5, r8, fp, ip}
    29c4:	0106e903 	tsteq	r6, r3, lsl #18
    29c8:	00040218 	andeq	r0, r4, r8, lsl r2
    29cc:	05000101 	streq	r0, [r0, #-257]	; 0x101
    29d0:	00194402 	andseq	r4, r9, r2, lsl #8
    29d4:	078a0308 	streq	r0, [sl, r8, lsl #6]
    29d8:	010f0301 	tsteq	pc, r1, lsl #6
    29dc:	03207103 	teqeq	r0, #-1073741824	; 0xc0000000
    29e0:	3033200a 	eorscc	r2, r3, sl
    29e4:	3022301e 	eorcc	r3, r2, lr, lsl r0
    29e8:	30423222 	subcc	r3, r2, r2, lsr #4
    29ec:	01040200 	mrseq	r0, R12_usr
    29f0:	0402001d 	streq	r0, [r2], #-29
    29f4:	02003f01 	andeq	r3, r0, #1, 30
    29f8:	4e220104 	sufmis	f0, f2, f4
    29fc:	00010224 	andeq	r0, r1, r4, lsr #4
    2a00:	05000101 	streq	r0, [r0, #-257]	; 0x101
    2a04:	00000002 	andeq	r0, r0, r2
    2a08:	07da0300 	ldrbeq	r0, [sl, r0, lsl #6]
    2a0c:	010a0301 	tsteq	sl, r1, lsl #6
    2a10:	0004023d 	andeq	r0, r4, sp, lsr r2
    2a14:	00960101 	addseq	r0, r6, r1, lsl #2
    2a18:	00020000 	andeq	r0, r2, r0
    2a1c:	0000002f 	andeq	r0, r0, pc, lsr #32
    2a20:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
    2a24:	0101000d 	tsteq	r1, sp
    2a28:	00000101 	andeq	r0, r0, r1, lsl #2
    2a2c:	00000100 	andeq	r0, r0, r0, lsl #2
    2a30:	62696c01 	rsbvs	r6, r9, #256	; 0x100
    2a34:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
    2a38:	6f630000 	svcvs	0x00630000
    2a3c:	78657472 	stmdavc	r5!, {r1, r4, r5, r6, sl, ip, sp, lr}^
    2a40:	6d5f336d 	ldclvs	3, cr3, [pc, #-436]	; 2894 <__Stack_Size+0x2494>
    2a44:	6f726361 	svcvs	0x00726361
    2a48:	0100732e 	tsteq	r0, lr, lsr #6
    2a4c:	00000000 	andeq	r0, r0, r0
    2a50:	01340205 	teqeq	r4, r5, lsl #4
    2a54:	34030800 	strcc	r0, [r3], #-2048	; 0x800
    2a58:	0b032101 	bleq	cae64 <__Stack_Size+0xcaa64>
    2a5c:	0b032120 	bleq	caee4 <__Stack_Size+0xcaae4>
    2a60:	0b032120 	bleq	caee8 <__Stack_Size+0xcaae8>
    2a64:	0b032f20 	bleq	ce6ec <__Stack_Size+0xce2ec>
    2a68:	0b032f20 	bleq	ce6f0 <__Stack_Size+0xce2f0>
    2a6c:	0b032f20 	bleq	ce6f4 <__Stack_Size+0xce2f4>
    2a70:	0b032120 	bleq	caef8 <__Stack_Size+0xcaaf8>
    2a74:	0b032f20 	bleq	ce6fc <__Stack_Size+0xce2fc>
    2a78:	032f2f20 	teqeq	pc, #32, 30	; 0x80
    2a7c:	032f200a 	teqeq	pc, #10
    2a80:	032f200b 	teqeq	pc, #11
    2a84:	032f200b 	teqeq	pc, #11
    2a88:	032f200b 	teqeq	pc, #11
    2a8c:	0321200a 	teqeq	r1, #10
    2a90:	0321200b 	teqeq	r1, #11
    2a94:	0321200b 	teqeq	r1, #11
    2a98:	0321200b 	teqeq	r1, #11
    2a9c:	032f200b 	teqeq	pc, #11
    2aa0:	032f200b 	teqeq	pc, #11
    2aa4:	0321200a 	teqeq	r1, #10
    2aa8:	0221200b 	eoreq	r2, r1, #11
    2aac:	01010001 	tsteq	r1, r1
    2ab0:	00000055 	andeq	r0, r0, r5, asr r0
    2ab4:	00310002 	eorseq	r0, r1, r2
    2ab8:	01020000 	mrseq	r0, (UNDEF: 2)
    2abc:	000d0efb 	strdeq	r0, [sp], -fp
    2ac0:	01010101 	tsteq	r1, r1, lsl #2
    2ac4:	01000000 	mrseq	r0, (UNDEF: 0)
    2ac8:	6c010000 	stcvs	0, cr0, [r1], {-0}
    2acc:	732f6269 	teqvc	pc, #-1879048186	; 0x90000006
    2ad0:	00006372 	andeq	r6, r0, r2, ror r3
    2ad4:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    2ad8:	30316632 	eorscc	r6, r1, r2, lsr r6
    2adc:	65765f78 	ldrbvs	r5, [r6, #-3960]!	; 0xf78
    2ae0:	726f7463 	rsbvc	r7, pc, #1660944384	; 0x63000000
    2ae4:	0100632e 	tsteq	r0, lr, lsr #6
    2ae8:	00000000 	andeq	r0, r0, r0
    2aec:	19840205 	stmibne	r4, {r0, r2, r9}
    2af0:	d7030800 	strle	r0, [r3, -r0, lsl #16]
    2af4:	02000101 	andeq	r0, r0, #1073741824	; 0x40000000
    2af8:	3e7b0104 	rpwcce	f0, f3, f4
    2afc:	01040200 	mrseq	r0, R12_usr
    2b00:	2f503e6c 	svccs	0x00503e6c
    2b04:	01000f02 	tsteq	r0, r2, lsl #30
    2b08:	00008b01 	andeq	r8, r0, r1, lsl #22
    2b0c:	6d000200 	sfmvs	f0, 4, [r0, #-0]
    2b10:	02000000 	andeq	r0, r0, #0
    2b14:	0d0efb01 	vstreq	d15, [lr, #-4]
    2b18:	01010100 	mrseq	r0, (UNDEF: 17)
    2b1c:	00000001 	andeq	r0, r0, r1
    2b20:	01000001 	tsteq	r0, r1
    2b24:	2f62696c 	svccs	0x0062696c
    2b28:	5f425355 	svcpl	0x00425355
    2b2c:	2f62696c 	svccs	0x0062696c
    2b30:	00637273 	rsbeq	r7, r3, r3, ror r2
    2b34:	2f62696c 	svccs	0x0062696c
    2b38:	00636e69 	rsbeq	r6, r3, r9, ror #28
    2b3c:	696c2f2e 	stmdbvs	ip!, {r1, r2, r3, r5, r8, r9, sl, fp, sp}^
    2b40:	53552f62 	cmppl	r5, #392	; 0x188
    2b44:	696c5f42 	stmdbvs	ip!, {r1, r6, r8, r9, sl, fp, ip, lr}^
    2b48:	6e692f62 	cdpvs	15, 6, cr2, cr9, cr2, {3}
    2b4c:	75000063 	strvc	r0, [r0, #-99]	; 0x63
    2b50:	695f6273 	ldmdbvs	pc, {r0, r1, r4, r5, r6, r9, sp, lr}^	; <UNPREDICTABLE>
    2b54:	2e74696e 	cdpcs	9, 7, cr6, cr4, cr14, {3}
    2b58:	00010063 	andeq	r0, r1, r3, rrx
    2b5c:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    2b60:	31663233 	cmncc	r6, r3, lsr r2
    2b64:	745f7830 	ldrbvc	r7, [pc], #-2096	; 2b6c <__Stack_Size+0x276c>
    2b68:	2e657079 	mcrcs	0, 3, r7, cr5, cr9, {3}
    2b6c:	00020068 	andeq	r0, r2, r8, rrx
    2b70:	62737500 	rsbsvs	r7, r3, #0, 10
    2b74:	726f635f 	rsbvc	r6, pc, #2080374785	; 0x7c000001
    2b78:	00682e65 	rsbeq	r2, r8, r5, ror #28
    2b7c:	00000003 	andeq	r0, r0, r3
    2b80:	d4020500 	strle	r0, [r2], #-1280	; 0x500
    2b84:	03080019 	movweq	r0, #32793	; 0x8019
    2b88:	31130135 	tstcc	r3, r5, lsr r1
    2b8c:	3d2f211d 	stfccs	f2, [pc, #-116]!	; 2b20 <__Stack_Size+0x2720>
    2b90:	02221e22 	eoreq	r1, r2, #544	; 0x220
    2b94:	0101000e 	tsteq	r1, lr
    2b98:	00000390 	muleq	r0, r0, r3
    2b9c:	00a30002 	adceq	r0, r3, r2
    2ba0:	01020000 	mrseq	r0, (UNDEF: 2)
    2ba4:	000d0efb 	strdeq	r0, [sp], -fp
    2ba8:	01010101 	tsteq	r1, r1, lsl #2
    2bac:	01000000 	mrseq	r0, (UNDEF: 0)
    2bb0:	6c010000 	stcvs	0, cr0, [r1], {-0}
    2bb4:	552f6269 	strpl	r6, [pc, #-617]!	; 2953 <__Stack_Size+0x2553>
    2bb8:	6c5f4253 	lfmvs	f4, 2, [pc], {83}	; 0x53
    2bbc:	732f6269 	teqvc	pc, #-1879048186	; 0x90000006
    2bc0:	6c006372 	stcvs	3, cr6, [r0], {114}	; 0x72
    2bc4:	692f6269 	stmdbvs	pc!, {r0, r3, r5, r6, r9, sp, lr}	; <UNPREDICTABLE>
    2bc8:	2e00636e 	cdpcs	3, 0, cr6, cr0, cr14, {3}
    2bcc:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
    2bd0:	4253552f 	subsmi	r5, r3, #197132288	; 0xbc00000
    2bd4:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
    2bd8:	636e692f 	cmnvs	lr, #770048	; 0xbc000
    2bdc:	73750000 	cmnvc	r5, #0
    2be0:	6f635f62 	svcvs	0x00635f62
    2be4:	632e6572 	teqvs	lr, #478150656	; 0x1c800000
    2be8:	00000100 	andeq	r0, r0, r0, lsl #2
    2bec:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    2bf0:	30316632 	eorscc	r6, r1, r2, lsr r6
    2bf4:	79745f78 	ldmdbvc	r4!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    2bf8:	682e6570 	stmdavs	lr!, {r4, r5, r6, r8, sl, sp, lr}
    2bfc:	00000200 	andeq	r0, r0, r0, lsl #4
    2c00:	5f627375 	svcpl	0x00627375
    2c04:	2e666564 	cdpcs	5, 6, cr6, cr6, cr4, {3}
    2c08:	00030068 	andeq	r0, r3, r8, rrx
    2c0c:	62737500 	rsbsvs	r7, r3, #0, 10
    2c10:	726f635f 	rsbvc	r6, pc, #2080374785	; 0x7c000001
    2c14:	00682e65 	rsbeq	r2, r8, r5, ror #28
    2c18:	75000003 	strvc	r0, [r0, #-3]
    2c1c:	695f6273 	ldmdbvs	pc, {r0, r1, r4, r5, r6, r9, sp, lr}^	; <UNPREDICTABLE>
    2c20:	2e74696e 	cdpcs	9, 7, cr6, cr4, cr14, {3}
    2c24:	00030068 	andeq	r0, r3, r8, rrx
    2c28:	62737500 	rsbsvs	r7, r3, #0, 10
    2c2c:	6765725f 			; <UNDEFINED> instruction: 0x6765725f
    2c30:	00682e73 	rsbeq	r2, r8, r3, ror lr
    2c34:	75000003 	strvc	r0, [r0, #-3]
    2c38:	6d5f6273 	lfmvs	f6, 2, [pc, #-460]	; 2a74 <__Stack_Size+0x2674>
    2c3c:	682e6d65 	stmdavs	lr!, {r0, r2, r5, r6, r8, sl, fp, sp, lr}
    2c40:	00000300 	andeq	r0, r0, r0, lsl #6
    2c44:	02050000 	andeq	r0, r5, #0
    2c48:	08001a08 	stmdaeq	r0, {r3, r9, fp, ip}
    2c4c:	2f013d03 	svccs	0x00013d03
    2c50:	4b223e22 	blmi	8924e0 <__Stack_Size+0x8920e0>
    2c54:	0005022f 	andeq	r0, r5, pc, lsr #4
    2c58:	05000101 	streq	r0, [r0, #-257]	; 0x101
    2c5c:	001a2c02 	andseq	r2, sl, r2, lsl #24
    2c60:	00eb0308 	rsceq	r0, fp, r8, lsl #6
    2c64:	3e222f01 	cdpcc	15, 2, cr2, cr2, cr1, {0}
    2c68:	022f4b22 	eoreq	r4, pc, #34816	; 0x8800
    2c6c:	01010005 	tsteq	r1, r5
    2c70:	50020500 	andpl	r0, r2, r0, lsl #10
    2c74:	0308001a 	movweq	r0, #32794	; 0x801a
    2c78:	2f0101a3 	svccs	0x000101a3
    2c7c:	22243d22 	eorcs	r3, r4, #2176	; 0x880
    2c80:	235b301e 	cmpcs	fp, #30
    2c84:	4e304422 	cdpmi	4, 3, cr4, cr0, cr2, {1}
    2c88:	22313340 	eorscs	r3, r1, #64, 6
    2c8c:	1d314740 	ldcne	7, cr4, [r1, #-256]!	; 0xffffff00
    2c90:	03424c23 	movteq	r4, #11299	; 0x2c23
    2c94:	2b4b580b 	blcs	12d8cc8 <__Stack_Size+0x12d88c8>
    2c98:	00070224 	andeq	r0, r7, r4, lsr #4
    2c9c:	05000101 	streq	r0, [r0, #-257]	; 0x101
    2ca0:	001ae002 	andseq	lr, sl, r2
    2ca4:	03f40308 	mvnseq	r0, #8, 6	; 0x20000000
    2ca8:	214b2f01 	cmpcs	fp, r1, lsl #30
    2cac:	04020025 	streq	r0, [r2], #-37	; 0x25
    2cb0:	06200601 	strteq	r0, [r0], -r1, lsl #12
    2cb4:	03ae4d30 			; <UNDEFINED> instruction: 0x03ae4d30
    2cb8:	79032e0c 	stmdbvc	r3, {r2, r3, r9, sl, fp, sp}
    2cbc:	2e0e033c 	mcrcs	3, 0, r0, cr14, cr12, {1}
    2cc0:	85795121 	ldrbhi	r5, [r9, #-289]!	; 0x121
    2cc4:	2f2a244c 	svccs	0x002a244c
    2cc8:	02313e3d 	eorseq	r3, r1, #976	; 0x3d0
    2ccc:	01010010 	tsteq	r1, r0, lsl r0
    2cd0:	8c020500 	cfstr32hi	mvfx0, [r2], {-0}
    2cd4:	0308001b 	movweq	r0, #32795	; 0x801b
    2cd8:	220100d2 	andcs	r0, r1, #210	; 0xd2
    2cdc:	2f591f21 	svccs	0x00591f21
    2ce0:	324b2130 	subcc	r2, fp, #48, 2
    2ce4:	00080222 	andeq	r0, r8, r2, lsr #4
    2ce8:	05000101 	streq	r0, [r0, #-257]	; 0x101
    2cec:	001bc402 	andseq	ip, fp, r2, lsl #8
    2cf0:	01800308 	orreq	r0, r0, r8, lsl #6
    2cf4:	3e842401 	cdpcc	4, 8, cr2, cr4, cr1, {0}
    2cf8:	01040200 	mrseq	r0, R12_usr
    2cfc:	2f062006 	svccs	0x00062006
    2d00:	1f214b34 	svcne	0x00214b34
    2d04:	0221422f 	eoreq	r4, r1, #-268435454	; 0xf0000002
    2d08:	01010007 	tsteq	r1, r7
    2d0c:	0c020500 	cfstr32eq	mvfx0, [r2], {-0}
    2d10:	0308001c 	movweq	r0, #32796	; 0x801c
    2d14:	210101f5 	strdcs	r0, [r1, -r5]
    2d18:	224b3e40 	subcs	r3, fp, #64, 28	; 0x400
    2d1c:	03423d35 	movteq	r3, #11573	; 0x2d35
    2d20:	7203200f 	andvc	r2, r3, #15
    2d24:	035f4320 	cmpeq	pc, #32, 6	; 0x80000000
    2d28:	40322075 	eorsmi	r2, r2, r5, ror r0
    2d2c:	04020031 	streq	r0, [r2], #-49	; 0x31
    2d30:	062e0601 	strteq	r0, [lr], -r1, lsl #12
    2d34:	3c09032f 	stccc	3, cr0, [r9], {47}	; 0x2f
    2d38:	231d2347 	tstcs	sp, #469762049	; 0x1c000001
    2d3c:	5a5e4c4d 	bpl	1795e78 <__Stack_Size+0x1795a78>
    2d40:	cc306c23 	ldcgt	12, cr6, [r0], #-140	; 0xffffff74
    2d44:	0221314b 	eoreq	r3, r1, #-1073741806	; 0xc0000012
    2d48:	01010009 	tsteq	r1, r9
    2d4c:	e4020500 	str	r0, [r2], #-1280	; 0x500
    2d50:	0308001c 	movweq	r0, #32796	; 0x801c
    2d54:	260102d2 			; <UNDEFINED> instruction: 0x260102d2
    2d58:	03200f03 	teqeq	r0, #3, 30
    2d5c:	0f032071 	svceq	0x00032071
    2d60:	20710320 	rsbscs	r0, r1, r0, lsr #6
    2d64:	32544321 	subscc	r4, r4, #-2080374784	; 0x84000000
    2d68:	002f3140 	eoreq	r3, pc, r0, asr #2
    2d6c:	06010402 	streq	r0, [r1], -r2, lsl #8
    2d70:	0321062e 	teqeq	r1, #48234496	; 0x2e00000
    2d74:	23552e09 	cmpcs	r5, #9, 28	; 0x90
    2d78:	2e7a0342 	cdpcs	3, 7, cr0, cr10, cr2, {2}
    2d7c:	2e7a0334 	mrccs	3, 3, r0, cr10, cr4, {1}
    2d80:	207a0334 	rsbscs	r0, sl, r4, lsr r3
    2d84:	034b7734 	movteq	r7, #46900	; 0xb734
    2d88:	12032e6f 	andne	r2, r3, #1776	; 0x6f0
    2d8c:	00080220 	andeq	r0, r8, r0, lsr #4
    2d90:	05000101 	streq	r0, [r0, #-257]	; 0x101
    2d94:	001d7002 	andseq	r7, sp, r2
    2d98:	03880308 	orreq	r0, r8, #8, 6	; 0x20000000
    2d9c:	4c672101 	stfmie	f2, [r7], #-4
    2da0:	01000702 	tsteq	r0, r2, lsl #14
    2da4:	02050001 	andeq	r0, r5, #1
    2da8:	08001d94 	stmdaeq	r0, {r2, r4, r7, r8, sl, fp, ip}
    2dac:	0103a203 	tsteq	r3, r3, lsl #4
    2db0:	2f231d15 	svccs	0x00231d15
    2db4:	2f233d22 	svccs	0x00233d22
    2db8:	01000302 	tsteq	r0, r2, lsl #6
    2dbc:	02050001 	andeq	r0, r5, #1
    2dc0:	08001db0 	stmdaeq	r0, {r4, r5, r7, r8, sl, fp, ip}
    2dc4:	0107f603 	tsteq	r7, r3, lsl #12
    2dc8:	594c6825 	stmdbpl	ip, {r0, r2, r5, fp, sp, lr}^
    2dcc:	024a1803 	subeq	r1, sl, #196608	; 0x30000
    2dd0:	0101000e 	tsteq	r1, lr
    2dd4:	f4020500 	vst3.8	{d0,d2,d4}, [r2], r0
    2dd8:	0308001d 	movweq	r0, #32797	; 0x801d
    2ddc:	030106ed 	movweq	r0, #5869	; 0x16ed
    2de0:	2b3f2011 	blcs	fcae2c <__Stack_Size+0xfcaa2c>
    2de4:	47311d23 	ldrmi	r1, [r1, -r3, lsr #26]!
    2de8:	4c302f5d 	ldcmi	15, cr2, [r0], #-372	; 0xfffffe8c
    2dec:	033d3f5a 	teqeq	sp, #360	; 0x168
    2df0:	4e4a7db1 	mcrmi	13, 2, r7, cr10, cr1, {5}
    2df4:	4f304030 	svcmi	0x00304030
    2df8:	033d3d29 	teqeq	sp, #2624	; 0xa40
    2dfc:	03304a10 	teqeq	r0, #16, 20	; 0x10000
    2e00:	03593c3c 	cmpeq	r9, #60, 24	; 0x3c00
    2e04:	3e3d3c44 	cdpcc	12, 3, cr3, cr13, cr4, {2}
    2e08:	3d3d3044 	ldccc	0, cr3, [sp, #-272]!	; 0xfffffef0
    2e0c:	3c0b033e 	stccc	3, cr0, [fp], {62}	; 0x3e
    2e10:	31413031 	cmpcc	r1, r1, lsr r0
    2e14:	09033033 	stmdbeq	r3, {r0, r1, r4, r5, ip, sp}
    2e18:	2e0a032e 	cdpcs	3, 0, cr0, cr10, cr14, {1}
    2e1c:	7503aa36 	strvc	sl, [r3, #-2614]	; 0xa36
    2e20:	2010032e 	andscs	r0, r0, lr, lsr #6
    2e24:	303c1a03 	eorscc	r1, ip, r3, lsl #20
    2e28:	3e302f3e 	mrccc	15, 1, r2, cr0, cr14, {1}
    2e2c:	42303e30 	eorsmi	r3, r0, #48, 28	; 0x300
    2e30:	5e4b695a 	mcrpl	9, 2, r6, cr11, cr10, {2}
    2e34:	30517530 	subscc	r7, r1, r0, lsr r5
    2e38:	03200e03 	teqeq	r0, #3, 28	; 0x30
    2e3c:	5f432072 	svcpl	0x00432072
    2e40:	32207503 	eorcc	r7, r0, #12582912	; 0xc00000
    2e44:	03593140 	cmpeq	r9, #64, 2
    2e48:	50303c09 	eorspl	r3, r0, r9, lsl #24
    2e4c:	674b5930 	smlaldxvs	r5, fp, r0, r9
    2e50:	233d2289 	teqcs	sp, #-1879048184	; 0x90000008
    2e54:	3067322f 	rsbcc	r3, r7, pc, lsr #4
    2e58:	3f316941 	svccc	0x00316941
    2e5c:	3e3f4d41 	cdpcc	13, 3, cr4, cr15, cr1, {2}
    2e60:	5a301508 	bpl	c08288 <__Stack_Size+0xc07e88>
    2e64:	4b405a30 	blmi	101972c <__Stack_Size+0x101932c>
    2e68:	39032f40 	stmdbcc	r3, {r6, r8, r9, sl, fp, sp}
    2e6c:	cc032f4a 	stcgt	15, cr2, [r3], {74}	; 0x4a
    2e70:	2c032e7e 	stccs	14, cr2, [r3], {126}	; 0x7e
    2e74:	2e0b032e 	cdpcs	3, 0, cr0, cr11, cr14, {1}
    2e78:	01000c02 	tsteq	r0, r2, lsl #24
    2e7c:	02050001 	andeq	r0, r5, #1
    2e80:	080020d0 	stmdaeq	r0, {r4, r6, r7, sp}
    2e84:	0107cb03 	tsteq	r7, r3, lsl #22
    2e88:	02003e21 	andeq	r3, r0, #528	; 0x210
    2e8c:	2e060104 	adfcss	f0, f6, f4
    2e90:	02003306 	andeq	r3, r0, #402653184	; 0x18000000
    2e94:	2e060104 	adfcss	f0, f6, f4
    2e98:	7bea0306 	blvc	ffa83ab8 <SCS_BASE+0x1fa75ab8>
    2e9c:	33221e2e 	teqcc	r2, #736	; 0x2e0
    2ea0:	211f5926 	tstcs	pc, r6, lsr #18
    2ea4:	331b252f 	tstcc	fp, #197132288	; 0xbc00000
    2ea8:	1f213078 	svcne	0x00213078
    2eac:	2f211f2f 	svccs	0x00211f2f
    2eb0:	221e3e3f 	andscs	r3, lr, #1008	; 0x3f0
    2eb4:	2f402232 	svccs	0x00402232
    2eb8:	ac03ef03 	stcge	15, cr14, [r3], {3}
    2ebc:	7603303f 			; <UNDEFINED> instruction: 0x7603303f
    2ec0:	2017034a 	andscs	r0, r7, sl, asr #6
    2ec4:	0e022d31 	mcreq	13, 0, r2, cr2, cr1, {1}
    2ec8:	00010100 	andeq	r0, r1, r0, lsl #2
    2ecc:	219c0205 	orrscs	r0, ip, r5, lsl #4
    2ed0:	a2030800 	andge	r0, r3, #0, 16
    2ed4:	23250108 	teqcs	r5, #8, 2
    2ed8:	0402001d 	streq	r0, [r2], #-29
    2edc:	02002301 	andeq	r2, r0, #67108864	; 0x4000000
    2ee0:	00300304 	eorseq	r0, r0, r4, lsl #6
    2ee4:	e2030402 	and	r0, r3, #33554432	; 0x2000000
    2ee8:	00090232 	andeq	r0, r9, r2, lsr r2
    2eec:	05000101 	streq	r0, [r0, #-257]	; 0x101
    2ef0:	0021dc02 	eoreq	sp, r1, r2, lsl #24
    2ef4:	07a30308 	streq	r0, [r3, r8, lsl #6]!
    2ef8:	003e2101 	eorseq	r2, lr, r1, lsl #2
    2efc:	06010402 	streq	r0, [r1], -r2, lsl #8
    2f00:	3030062e 	eorscc	r0, r0, lr, lsr #12
    2f04:	0200303f 	andeq	r3, r0, #63	; 0x3f
    2f08:	003d0104 	eorseq	r0, sp, r4, lsl #2
    2f0c:	1f010402 	svcne	0x00010402
    2f10:	504c3d31 	subpl	r3, ip, r1, lsr sp
    2f14:	022d3123 	eoreq	r3, sp, #-1073741816	; 0xc0000008
    2f18:	01010009 	tsteq	r1, r9
    2f1c:	38020500 	stmdacc	r2, {r8, sl}
    2f20:	03080022 	movweq	r0, #32802	; 0x8022
    2f24:	020108ba 	andeq	r0, r1, #12189696	; 0xba0000
    2f28:	01010001 	tsteq	r1, r1
    2f2c:	000000a5 	andeq	r0, r0, r5, lsr #1
    2f30:	004c0002 	subeq	r0, ip, r2
    2f34:	01020000 	mrseq	r0, (UNDEF: 2)
    2f38:	000d0efb 	strdeq	r0, [sp], -fp
    2f3c:	01010101 	tsteq	r1, r1, lsl #2
    2f40:	01000000 	mrseq	r0, (UNDEF: 0)
    2f44:	6c010000 	stcvs	0, cr0, [r1], {-0}
    2f48:	552f6269 	strpl	r6, [pc, #-617]!	; 2ce7 <__Stack_Size+0x28e7>
    2f4c:	6c5f4253 	lfmvs	f4, 2, [pc], {83}	; 0x53
    2f50:	732f6269 	teqvc	pc, #-1879048186	; 0x90000006
    2f54:	6c006372 	stcvs	3, cr6, [r0], {114}	; 0x72
    2f58:	692f6269 	stmdbvs	pc!, {r0, r3, r5, r6, r9, sp, lr}	; <UNPREDICTABLE>
    2f5c:	0000636e 	andeq	r6, r0, lr, ror #6
    2f60:	5f627375 	svcpl	0x00627375
    2f64:	2e6d656d 	cdpcs	5, 6, cr6, cr13, cr13, {3}
    2f68:	00010063 	andeq	r0, r1, r3, rrx
    2f6c:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    2f70:	31663233 	cmncc	r6, r3, lsr r2
    2f74:	745f7830 	ldrbvc	r7, [pc], #-2096	; 2f7c <__Stack_Size+0x2b7c>
    2f78:	2e657079 	mcrcs	0, 3, r7, cr5, cr9, {3}
    2f7c:	00020068 	andeq	r0, r2, r8, rrx
    2f80:	05000000 	streq	r0, [r0, #-0]
    2f84:	00223a02 	eoreq	r3, r2, r2, lsl #20
    2f88:	01240308 	teqeq	r4, r8, lsl #6
    2f8c:	2b232b24 	blcs	8cdc24 <__Stack_Size+0x8cd824>
    2f90:	02002123 	andeq	r2, r0, #-1073741816	; 0xc0000008
    2f94:	20060104 	andcs	r0, r6, r4, lsl #2
    2f98:	03040200 	movweq	r0, #16896	; 0x4200
    2f9c:	02004e06 	andeq	r4, r0, #6, 28	; 0x60
    2fa0:	002c0304 	eoreq	r0, ip, r4, lsl #6
    2fa4:	30030402 	andcc	r0, r3, r2, lsl #8
    2fa8:	03040200 	movweq	r0, #16896	; 0x4200
    2fac:	01024e2f 	tsteq	r2, pc, lsr #28
    2fb0:	00010100 	andeq	r0, r1, r0, lsl #2
    2fb4:	226a0205 	rsbcs	r0, sl, #1342177280	; 0x50000000
    2fb8:	3d030800 	stccc	8, cr0, [r3, #-0]
    2fbc:	232b2401 	teqcs	fp, #16777216	; 0x1000000
    2fc0:	0021232b 	eoreq	r2, r1, fp, lsr #6
    2fc4:	06010402 	streq	r0, [r1], -r2, lsl #8
    2fc8:	04020020 	streq	r0, [r2], #-32
    2fcc:	69300603 	ldmdbvs	r0!, {r0, r1, r9, sl}
    2fd0:	01000102 	tsteq	r0, r2, lsl #2
    2fd4:	00051601 	andeq	r1, r5, r1, lsl #12
    2fd8:	6d000200 	sfmvs	f0, 4, [r0, #-0]
    2fdc:	02000000 	andeq	r0, r0, #0
    2fe0:	0d0efb01 	vstreq	d15, [lr, #-4]
    2fe4:	01010100 	mrseq	r0, (UNDEF: 17)
    2fe8:	00000001 	andeq	r0, r0, r1
    2fec:	01000001 	tsteq	r0, r1
    2ff0:	2f62696c 	svccs	0x0062696c
    2ff4:	5f425355 	svcpl	0x00425355
    2ff8:	2f62696c 	svccs	0x0062696c
    2ffc:	00637273 	rsbeq	r7, r3, r3, ror r2
    3000:	2f62696c 	svccs	0x0062696c
    3004:	00636e69 	rsbeq	r6, r3, r9, ror #28
    3008:	696c2f2e 	stmdbvs	ip!, {r1, r2, r3, r5, r8, r9, sl, fp, sp}^
    300c:	53552f62 	cmppl	r5, #392	; 0x188
    3010:	696c5f42 	stmdbvs	ip!, {r1, r6, r8, r9, sl, fp, ip, lr}^
    3014:	6e692f62 	cdpvs	15, 6, cr2, cr9, cr2, {3}
    3018:	75000063 	strvc	r0, [r0, #-99]	; 0x63
    301c:	725f6273 	subsvc	r6, pc, #805306375	; 0x30000007
    3020:	2e736765 	cdpcs	7, 7, cr6, cr3, cr5, {3}
    3024:	00010063 	andeq	r0, r1, r3, rrx
    3028:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    302c:	31663233 	cmncc	r6, r3, lsr r2
    3030:	745f7830 	ldrbvc	r7, [pc], #-2096	; 3038 <__Stack_Size+0x2c38>
    3034:	2e657079 	mcrcs	0, 3, r7, cr5, cr9, {3}
    3038:	00020068 	andeq	r0, r2, r8, rrx
    303c:	62737500 	rsbsvs	r7, r3, #0, 10
    3040:	6765725f 			; <UNDEFINED> instruction: 0x6765725f
    3044:	00682e73 	rsbeq	r2, r8, r3, ror lr
    3048:	00000003 	andeq	r0, r0, r3
    304c:	00020500 	andeq	r0, r2, r0, lsl #10
    3050:	03000000 	movweq	r0, #0
    3054:	02130123 	andseq	r0, r3, #-1073741816	; 0xc0000008
    3058:	01010006 	tsteq	r1, r6
    305c:	00020500 	andeq	r0, r2, r0, lsl #10
    3060:	03000000 	movweq	r0, #0
    3064:	2f13012f 	svccs	0x0013012f
    3068:	01000402 	tsteq	r0, r2, lsl #8
    306c:	02050001 	andeq	r0, r5, #1
    3070:	00000000 	andeq	r0, r0, r0
    3074:	13013b03 	movwne	r3, #6915	; 0x1b03
    3078:	01000602 	tsteq	r0, r2, lsl #12
    307c:	02050001 	andeq	r0, r5, #1
    3080:	00000000 	andeq	r0, r0, r0
    3084:	0100c703 	tsteq	r0, r3, lsl #14
    3088:	04022f13 	streq	r2, [r2], #-3859	; 0xf13
    308c:	00010100 	andeq	r0, r1, r0, lsl #2
    3090:	00000205 	andeq	r0, r0, r5, lsl #4
    3094:	d3030000 	movwle	r0, #12288	; 0x3000
    3098:	2f130100 	svccs	0x00130100
    309c:	01000402 	tsteq	r0, r2, lsl #8
    30a0:	02050001 	andeq	r0, r5, #1
    30a4:	00000000 	andeq	r0, r0, r0
    30a8:	0100df03 	tsteq	r0, r3, lsl #30
    30ac:	00060213 	andeq	r0, r6, r3, lsl r2
    30b0:	05000101 	streq	r0, [r0, #-257]	; 0x101
    30b4:	00000002 	andeq	r0, r0, r2
    30b8:	00eb0300 	rsceq	r0, fp, r0, lsl #6
    30bc:	022f1301 	eoreq	r1, pc, #67108864	; 0x4000000
    30c0:	01010004 	tsteq	r1, r4
    30c4:	90020500 	andls	r0, r2, r0, lsl #10
    30c8:	03080022 	movweq	r0, #32802	; 0x8022
    30cc:	130100f7 	movwne	r0, #4343	; 0x10f7
    30d0:	01000802 	tsteq	r0, r2, lsl #16
    30d4:	02050001 	andeq	r0, r5, #1
    30d8:	00000000 	andeq	r0, r0, r0
    30dc:	01018303 	tsteq	r1, r3, lsl #6
    30e0:	04022f13 	streq	r2, [r2], #-3859	; 0xf13
    30e4:	00010100 	andeq	r0, r1, r0, lsl #2
    30e8:	00000205 	andeq	r0, r0, r5, lsl #4
    30ec:	90030000 	andls	r0, r3, r0
    30f0:	02130101 	andseq	r0, r3, #1073741824	; 0x40000000
    30f4:	01010007 	tsteq	r1, r7
    30f8:	00020500 	andeq	r0, r2, r0, lsl #10
    30fc:	03000000 	movweq	r0, #0
    3100:	1301019c 	movwne	r0, #4508	; 0x119c
    3104:	00020267 	andeq	r0, r2, r7, ror #4
    3108:	05000101 	streq	r0, [r0, #-257]	; 0x101
    310c:	0022a002 	eoreq	sl, r2, r2
    3110:	01a90308 			; <UNDEFINED> instruction: 0x01a90308
    3114:	0e021301 	cdpeq	3, 0, cr1, cr2, cr1, {0}
    3118:	00010100 	andeq	r0, r1, r0, lsl #2
    311c:	00000205 	andeq	r0, r0, r5, lsl #4
    3120:	b5030000 	strlt	r0, [r3, #-0]
    3124:	67130101 	ldrvs	r0, [r3, -r1, lsl #2]
    3128:	01000302 	tsteq	r0, r2, lsl #6
    312c:	02050001 	andeq	r0, r5, #1
    3130:	080022bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r9, sp}
    3134:	0101c203 	tsteq	r1, r3, lsl #4
    3138:	00190213 	andseq	r0, r9, r3, lsl r2
    313c:	05000101 	streq	r0, [r0, #-257]	; 0x101
    3140:	0022ee02 	eoreq	lr, r2, r2, lsl #28
    3144:	01cf0308 	biceq	r0, pc, r8, lsl #6
    3148:	19021301 	stmdbne	r2, {r0, r8, r9, ip}
    314c:	00010100 	andeq	r0, r1, r0, lsl #2
    3150:	00000205 	andeq	r0, r0, r5, lsl #4
    3154:	dc030000 	stcle	0, cr0, [r3], {-0}
    3158:	41030101 	tstmi	r3, r1, lsl #2
    315c:	00c20301 	sbceq	r0, r2, r1, lsl #6
    3160:	7fbe0358 	svcvc	0x00be0358
    3164:	00c20320 	sbceq	r0, r2, r0, lsr #6
    3168:	303e2220 	eorscc	r2, lr, r0, lsr #4
    316c:	01000502 	tsteq	r0, r2, lsl #10
    3170:	02050001 	andeq	r0, r5, #1
    3174:	00000000 	andeq	r0, r0, r0
    3178:	0101f103 	tsteq	r1, r3, lsl #2
    317c:	03026713 	movweq	r6, #10003	; 0x2713
    3180:	00010100 	andeq	r0, r1, r0, lsl #2
    3184:	00000205 	andeq	r0, r0, r5, lsl #4
    3188:	fd030000 	stc2	0, cr0, [r3, #-0]
    318c:	67130101 	ldrvs	r0, [r3, -r1, lsl #2]
    3190:	01000302 	tsteq	r0, r2, lsl #6
    3194:	02050001 	andeq	r0, r5, #1
    3198:	08002320 	stmdaeq	r0, {r5, r8, r9, sp}
    319c:	01028903 	tsteq	r2, r3, lsl #18
    31a0:	00130213 	andseq	r0, r3, r3, lsl r2
    31a4:	05000101 	streq	r0, [r0, #-257]	; 0x101
    31a8:	00234602 	eoreq	r4, r3, r2, lsl #12
    31ac:	02950308 	addseq	r0, r5, #8, 6	; 0x20000000
    31b0:	13021301 	movwne	r1, #8961	; 0x2301
    31b4:	00010100 	andeq	r0, r1, r0, lsl #2
    31b8:	00000205 	andeq	r0, r0, r5, lsl #4
    31bc:	a1030000 	mrsge	r0, (UNDEF: 3)
    31c0:	02130102 	andseq	r0, r3, #-2147483648	; 0x80000000
    31c4:	01010010 	tsteq	r1, r0, lsl r0
    31c8:	00020500 	andeq	r0, r2, r0, lsl #10
    31cc:	03000000 	movweq	r0, #0
    31d0:	130102ad 	movwne	r0, #4781	; 0x12ad
    31d4:	01001002 	tsteq	r0, r2
    31d8:	02050001 	andeq	r0, r5, #1
    31dc:	0800236c 	stmdaeq	r0, {r2, r3, r5, r6, r8, r9, sp}
    31e0:	0102b803 	tsteq	r2, r3, lsl #16
    31e4:	00100213 	andseq	r0, r0, r3, lsl r2
    31e8:	05000101 	streq	r0, [r0, #-257]	; 0x101
    31ec:	00000002 	andeq	r0, r0, r2
    31f0:	02c30300 	sbceq	r0, r3, #0, 6
    31f4:	10021301 	andne	r1, r2, r1, lsl #6
    31f8:	00010100 	andeq	r0, r1, r0, lsl #2
    31fc:	00000205 	andeq	r0, r0, r5, lsl #4
    3200:	ce030000 	cdpgt	0, 0, cr0, cr3, cr0, {0}
    3204:	02130102 	andseq	r0, r3, #-2147483648	; 0x80000000
    3208:	01010010 	tsteq	r1, r0, lsl r0
    320c:	00020500 	andeq	r0, r2, r0, lsl #10
    3210:	03000000 	movweq	r0, #0
    3214:	130102d9 	movwne	r0, #4825	; 0x12d9
    3218:	01001002 	tsteq	r0, r2
    321c:	02050001 	andeq	r0, r5, #1
    3220:	00000000 	andeq	r0, r0, r0
    3224:	0102e403 	tsteq	r2, r3, lsl #8
    3228:	05028313 	streq	r8, [r2, #-787]	; 0x313
    322c:	00010100 	andeq	r0, r1, r0, lsl #2
    3230:	00000205 	andeq	r0, r0, r5, lsl #4
    3234:	ef030000 	svc	0x00030000
    3238:	83130102 	tsthi	r3, #-2147483648	; 0x80000000
    323c:	01000502 	tsteq	r0, r2, lsl #10
    3240:	02050001 	andeq	r0, r5, #1
    3244:	00000000 	andeq	r0, r0, r0
    3248:	0102fa03 	tsteq	r2, r3, lsl #20
    324c:	000c0213 	andeq	r0, ip, r3, lsl r2
    3250:	05000101 	streq	r0, [r0, #-257]	; 0x101
    3254:	00000002 	andeq	r0, r0, r2
    3258:	03850300 	orreq	r0, r5, #0, 6
    325c:	0e021301 	cdpeq	3, 0, cr1, cr2, cr1, {0}
    3260:	00010100 	andeq	r0, r1, r0, lsl #2
    3264:	00000205 	andeq	r0, r0, r5, lsl #4
    3268:	90030000 	andls	r0, r3, r0
    326c:	02130103 	andseq	r0, r3, #-1073741824	; 0xc0000000
    3270:	01010010 	tsteq	r1, r0, lsl r0
    3274:	00020500 	andeq	r0, r2, r0, lsl #10
    3278:	03000000 	movweq	r0, #0
    327c:	1301039b 	movwne	r0, #5019	; 0x139b
    3280:	01001002 	tsteq	r0, r2
    3284:	02050001 	andeq	r0, r5, #1
    3288:	0800238c 	stmdaeq	r0, {r2, r3, r7, r8, r9, sp}
    328c:	0103a603 	tsteq	r3, r3, lsl #12
    3290:	00130213 	andseq	r0, r3, r3, lsl r2
    3294:	05000101 	streq	r0, [r0, #-257]	; 0x101
    3298:	0023b202 	eoreq	fp, r3, r2, lsl #4
    329c:	03b10308 			; <UNDEFINED> instruction: 0x03b10308
    32a0:	13021301 	movwne	r1, #8961	; 0x2301
    32a4:	00010100 	andeq	r0, r1, r0, lsl #2
    32a8:	00000205 	andeq	r0, r0, r5, lsl #4
    32ac:	bd030000 	stclt	0, cr0, [r3, #-0]
    32b0:	08130103 	ldmdaeq	r3, {r0, r1, r8}
    32b4:	00010100 	andeq	r0, r1, r0, lsl #2
    32b8:	00000205 	andeq	r0, r0, r5, lsl #4
    32bc:	c8030000 	stmdagt	r3, {}	; <UNPREDICTABLE>
    32c0:	67130103 	ldrvs	r0, [r3, -r3, lsl #2]
    32c4:	01000302 	tsteq	r0, r2, lsl #6
    32c8:	02050001 	andeq	r0, r5, #1
    32cc:	080023d8 	stmdaeq	r0, {r3, r4, r6, r7, r8, r9, sp}
    32d0:	0103d403 	tsteq	r3, r3, lsl #8
    32d4:	00100213 	andseq	r0, r0, r3, lsl r2
    32d8:	05000101 	streq	r0, [r0, #-257]	; 0x101
    32dc:	0023f802 	eoreq	pc, r3, r2, lsl #16
    32e0:	03e00308 	mvneq	r0, #8, 6	; 0x20000000
    32e4:	10021301 	andne	r1, r2, r1, lsl #6
    32e8:	00010100 	andeq	r0, r1, r0, lsl #2
    32ec:	24180205 	ldrcs	r0, [r8], #-517	; 0x205
    32f0:	eb030800 	bl	c52f8 <__Stack_Size+0xc4ef8>
    32f4:	ad130103 	ldfges	f0, [r3, #-12]
    32f8:	01000502 	tsteq	r0, r2, lsl #10
    32fc:	02050001 	andeq	r0, r5, #1
    3300:	08002438 	stmdaeq	r0, {r3, r4, r5, sl, sp}
    3304:	0103f603 	tsteq	r3, r3, lsl #12
    3308:	07029113 	smladeq	r2, r3, r1, r9
    330c:	00010100 	andeq	r0, r1, r0, lsl #2
    3310:	24580205 	ldrbcs	r0, [r8], #-517	; 0x205
    3314:	82030800 	andhi	r0, r3, #0, 16
    3318:	02130104 	andseq	r0, r3, #4, 2
    331c:	0101000e 	tsteq	r1, lr
    3320:	00020500 	andeq	r0, r2, r0, lsl #10
    3324:	03000000 	movweq	r0, #0
    3328:	1301048e 	movwne	r0, #5262	; 0x148e
    332c:	01040200 	mrseq	r0, R12_usr
    3330:	02002e06 	andeq	r2, r0, #6, 28	; 0x60
    3334:	009e0204 	addseq	r0, lr, r4, lsl #4
    3338:	58080402 	stmdapl	r8, {r1, sl}
    333c:	01000202 	tsteq	r0, r2, lsl #4
    3340:	02050001 	andeq	r0, r5, #1
    3344:	08002474 	stmdaeq	r0, {r2, r4, r5, r6, sl, sp}
    3348:	01049a03 	tsteq	r4, r3, lsl #20
    334c:	04020013 	streq	r0, [r2], #-19
    3350:	00ac0601 	adceq	r0, ip, r1, lsl #12
    3354:	9e020402 	cdpls	4, 0, cr0, cr2, cr2, {0}
    3358:	08040200 	stmdaeq	r4, {r9}
    335c:	00060258 	andeq	r0, r6, r8, asr r2
    3360:	05000101 	streq	r0, [r0, #-257]	; 0x101
    3364:	00000002 	andeq	r0, r0, r2
    3368:	04a50300 	strteq	r0, [r5], #768	; 0x300
    336c:	02911301 	addseq	r1, r1, #67108864	; 0x4000000
    3370:	01010007 	tsteq	r1, r7
    3374:	b4020500 	strlt	r0, [r2], #-1280	; 0x500
    3378:	03080024 	movweq	r0, #32804	; 0x8024
    337c:	130104b0 	movwne	r0, #5296	; 0x14b0
    3380:	00070291 	muleq	r7, r1, r2
    3384:	05000101 	streq	r0, [r0, #-257]	; 0x101
    3388:	00000002 	andeq	r0, r0, r2
    338c:	04bd0300 	ldrteq	r0, [sp], #768	; 0x300
    3390:	1b022101 	blne	8b79c <__Stack_Size+0x8b39c>
    3394:	00010100 	andeq	r0, r1, r0, lsl #2
    3398:	00000205 	andeq	r0, r0, r5, lsl #4
    339c:	c9030000 	stmdbgt	r3, {}	; <UNPREDICTABLE>
    33a0:	02130104 	andseq	r0, r3, #4, 2
    33a4:	01010010 	tsteq	r1, r0, lsl r0
    33a8:	00020500 	andeq	r0, r2, r0, lsl #10
    33ac:	03000000 	movweq	r0, #0
    33b0:	130104d5 	movwne	r0, #5333	; 0x14d5
    33b4:	01001002 	tsteq	r0, r2
    33b8:	02050001 	andeq	r0, r5, #1
    33bc:	00000000 	andeq	r0, r0, r0
    33c0:	0104e003 	tsteq	r4, r3
    33c4:	0502ad13 	streq	sl, [r2, #-3347]	; 0xd13
    33c8:	00010100 	andeq	r0, r1, r0, lsl #2
    33cc:	00000205 	andeq	r0, r0, r5, lsl #4
    33d0:	eb030000 	bl	c33d8 <__Stack_Size+0xc2fd8>
    33d4:	91130104 	tstls	r3, r4, lsl #2
    33d8:	01000702 	tsteq	r0, r2, lsl #14
    33dc:	02050001 	andeq	r0, r5, #1
    33e0:	00000000 	andeq	r0, r0, r0
    33e4:	0104f703 	tsteq	r4, r3, lsl #14
    33e8:	00211f13 	eoreq	r1, r1, r3, lsl pc
    33ec:	06010402 	streq	r0, [r1], -r2, lsl #8
    33f0:	04020020 	streq	r0, [r2], #-32
    33f4:	0200ac03 	andeq	sl, r0, #768	; 0x300
    33f8:	00ac0404 	adceq	r0, ip, r4, lsl #8
    33fc:	660a0402 	strvs	r0, [sl], -r2, lsl #8
    3400:	10040200 	andne	r0, r4, r0, lsl #4
    3404:	0402009e 	streq	r0, [r2], #-158	; 0x9e
    3408:	02009e02 	andeq	r9, r0, #2, 28
    340c:	002e0b04 	eoreq	r0, lr, r4, lsl #22
    3410:	08110402 	ldmdaeq	r1, {r1, sl}
    3414:	04020012 	streq	r0, [r2], #-18
    3418:	09025817 	stmdbeq	r2, {r0, r1, r2, r4, fp, ip, lr}
    341c:	00010100 	andeq	r0, r1, r0, lsl #2
    3420:	00000205 	andeq	r0, r0, r5, lsl #4
    3424:	83030000 	movwhi	r0, #12288	; 0x3000
    3428:	00130105 	andseq	r0, r3, r5, lsl #2
    342c:	06010402 	streq	r0, [r1], -r2, lsl #8
    3430:	0402002e 	streq	r0, [r2], #-46	; 0x2e
    3434:	0200ac03 	andeq	sl, r0, #768	; 0x300
    3438:	009e0404 	addseq	r0, lr, r4, lsl #8
    343c:	580a0402 	stmdapl	sl, {r1, sl}
    3440:	02040200 	andeq	r0, r4, #0, 4
    3444:	0402002e 	streq	r0, [r2], #-46	; 0x2e
    3448:	0e022e0b 	cdpeq	14, 0, cr2, cr2, cr11, {0}
    344c:	00010100 	andeq	r0, r1, r0, lsl #2
    3450:	00000205 	andeq	r0, r0, r5, lsl #4
    3454:	8f030000 	svchi	0x00030000
    3458:	00130105 	andseq	r0, r3, r5, lsl #2
    345c:	06010402 	streq	r0, [r1], -r2, lsl #8
    3460:	0402002e 	streq	r0, [r2], #-46	; 0x2e
    3464:	0200ac03 	andeq	sl, r0, #768	; 0x300
    3468:	009e0404 	addseq	r0, lr, r4, lsl #8
    346c:	580a0402 	stmdapl	sl, {r1, sl}
    3470:	02040200 	andeq	r0, r4, #0, 4
    3474:	0402002e 	streq	r0, [r2], #-46	; 0x2e
    3478:	0e022e0b 	cdpeq	14, 0, cr2, cr2, cr11, {0}
    347c:	00010100 	andeq	r0, r1, r0, lsl #2
    3480:	00000205 	andeq	r0, r0, r5, lsl #4
    3484:	9b030000 	blls	c348c <__Stack_Size+0xc308c>
    3488:	91130105 	tstls	r3, r5, lsl #2
    348c:	01000702 	tsteq	r0, r2, lsl #14
    3490:	02050001 	andeq	r0, r5, #1
    3494:	00000000 	andeq	r0, r0, r0
    3498:	0105a703 	tsteq	r5, r3, lsl #14
    349c:	07029113 	smladeq	r2, r3, r1, r9
    34a0:	00010100 	andeq	r0, r1, r0, lsl #2
    34a4:	00000205 	andeq	r0, r0, r5, lsl #4
    34a8:	b3030000 	movwlt	r0, #12288	; 0x3000
    34ac:	bc130105 	ldflts	f0, [r3], {5}
    34b0:	022546a1 	eoreq	r4, r5, #168820736	; 0xa100000
    34b4:	01010007 	tsteq	r1, r7
    34b8:	00020500 	andeq	r0, r2, r0, lsl #10
    34bc:	03000000 	movweq	r0, #0
    34c0:	130105c4 	movwne	r0, #5572	; 0x15c4
    34c4:	0230d830 	eorseq	sp, r0, #48, 16	; 0x300000
    34c8:	0101000f 	tsteq	r1, pc
    34cc:	00020500 	andeq	r0, r2, r0, lsl #10
    34d0:	03000000 	movweq	r0, #0
    34d4:	160105d7 			; <UNDEFINED> instruction: 0x160105d7
    34d8:	01000302 	tsteq	r0, r2, lsl #6
    34dc:	02050001 	andeq	r0, r5, #1
    34e0:	080024d4 	stmdaeq	r0, {r2, r4, r6, r7, sl, sp}
    34e4:	0105e403 	tsteq	r5, r3, lsl #8
    34e8:	03023016 	movweq	r3, #8214	; 0x2016
    34ec:	bd010100 	stflts	f0, [r1, #-0]
    34f0:	02000000 	andeq	r0, r0, #0
    34f4:	00008700 	andeq	r8, r0, r0, lsl #14
    34f8:	fb010200 	blx	43d02 <__Stack_Size+0x43902>
    34fc:	01000d0e 	tsteq	r0, lr, lsl #26
    3500:	00010101 	andeq	r0, r1, r1, lsl #2
    3504:	00010000 	andeq	r0, r1, r0
    3508:	696c0100 	stmdbvs	ip!, {r8}^
    350c:	53552f62 	cmppl	r5, #392	; 0x188
    3510:	696c5f42 	stmdbvs	ip!, {r1, r6, r8, r9, sl, fp, ip, lr}^
    3514:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
    3518:	696c0063 	stmdbvs	ip!, {r0, r1, r5, r6}^
    351c:	6e692f62 	cdpvs	15, 6, cr2, cr9, cr2, {3}
    3520:	2f2e0063 	svccs	0x002e0063
    3524:	2f62696c 	svccs	0x0062696c
    3528:	5f425355 	svcpl	0x00425355
    352c:	2f62696c 	svccs	0x0062696c
    3530:	00636e69 	rsbeq	r6, r3, r9, ror #28
    3534:	62737500 	rsbsvs	r7, r3, #0, 10
    3538:	6c69735f 	stclvs	3, cr7, [r9], #-380	; 0xfffffe84
    353c:	0100632e 	tsteq	r0, lr, lsr #6
    3540:	74730000 	ldrbtvc	r0, [r3], #-0
    3544:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    3548:	5f783031 	svcpl	0x00783031
    354c:	65707974 	ldrbvs	r7, [r0, #-2420]!	; 0x974
    3550:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    3554:	73750000 	cmnvc	r5, #0
    3558:	65725f62 	ldrbvs	r5, [r2, #-3938]!	; 0xf62
    355c:	682e7367 	stmdavs	lr!, {r0, r1, r2, r5, r6, r8, r9, ip, sp, lr}
    3560:	00000300 	andeq	r0, r0, r0, lsl #6
    3564:	5f627375 	svcpl	0x00627375
    3568:	74696e69 	strbtvc	r6, [r9], #-3689	; 0xe69
    356c:	0300682e 	movweq	r6, #2094	; 0x82e
    3570:	73750000 	cmnvc	r5, #0
    3574:	656d5f62 	strbvs	r5, [sp, #-3938]!	; 0xf62
    3578:	00682e6d 	rsbeq	r2, r8, sp, ror #28
    357c:	00000003 	andeq	r0, r0, r3
    3580:	e0020500 	and	r0, r2, r0, lsl #10
    3584:	03080024 	movweq	r0, #32804	; 0x8024
    3588:	2f170123 	svccs	0x00170123
    358c:	033e211f 	teqeq	lr, #-1073741817	; 0xc0000007
    3590:	07022e0a 	streq	r2, [r2, -sl, lsl #28]
    3594:	00010100 	andeq	r0, r1, r0, lsl #2
    3598:	25000205 	strcs	r0, [r0, #-517]	; 0x205
    359c:	df030800 	svcle	0x00030800
    35a0:	03260100 	teqeq	r6, #0, 2
    35a4:	3f263c7a 	svccc	0x00263c7a
    35a8:	02821303 	addeq	r1, r2, #201326592	; 0xc000000
    35ac:	01010002 	tsteq	r1, r2
    35b0:	000000e5 	andeq	r0, r0, r5, ror #1
    35b4:	00880002 	addeq	r0, r8, r2
    35b8:	01020000 	mrseq	r0, (UNDEF: 2)
    35bc:	000d0efb 	strdeq	r0, [sp], -fp
    35c0:	01010101 	tsteq	r1, r1, lsl #2
    35c4:	01000000 	mrseq	r0, (UNDEF: 0)
    35c8:	6c010000 	stcvs	0, cr0, [r1], {-0}
    35cc:	552f6269 	strpl	r6, [pc, #-617]!	; 336b <__Stack_Size+0x2f6b>
    35d0:	6c5f4253 	lfmvs	f4, 2, [pc], {83}	; 0x53
    35d4:	732f6269 	teqvc	pc, #-1879048186	; 0x90000006
    35d8:	6c006372 	stcvs	3, cr6, [r0], {114}	; 0x72
    35dc:	692f6269 	stmdbvs	pc!, {r0, r3, r5, r6, r9, sp, lr}	; <UNPREDICTABLE>
    35e0:	2e00636e 	cdpcs	3, 0, cr6, cr0, cr14, {3}
    35e4:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
    35e8:	4253552f 	subsmi	r5, r3, #197132288	; 0xbc00000
    35ec:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
    35f0:	636e692f 	cmnvs	lr, #770048	; 0xbc000
    35f4:	73750000 	cmnvc	r5, #0
    35f8:	6e695f62 	cdpvs	15, 6, cr5, cr9, cr2, {3}
    35fc:	00632e74 	rsbeq	r2, r3, r4, ror lr
    3600:	73000001 	movwvc	r0, #1
    3604:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    3608:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    360c:	7079745f 	rsbsvc	r7, r9, pc, asr r4
    3610:	00682e65 	rsbeq	r2, r8, r5, ror #28
    3614:	75000002 	strvc	r0, [r0, #-2]
    3618:	725f6273 	subsvc	r6, pc, #805306375	; 0x30000007
    361c:	2e736765 	cdpcs	7, 7, cr6, cr3, cr5, {3}
    3620:	00030068 	andeq	r0, r3, r8, rrx
    3624:	62737500 	rsbsvs	r7, r3, #0, 10
    3628:	696e695f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, sp, lr}^
    362c:	00682e74 	rsbeq	r2, r8, r4, ror lr
    3630:	75000003 	strvc	r0, [r0, #-3]
    3634:	635f6273 	cmpvs	pc, #805306375	; 0x30000007
    3638:	2e65726f 	cdpcs	2, 6, cr7, cr5, cr15, {3}
    363c:	00030068 	andeq	r0, r3, r8, rrx
    3640:	05000000 	streq	r0, [r0, #-0]
    3644:	00252402 	eoreq	r2, r5, r2, lsl #8
    3648:	012a0308 	teqeq	sl, r8, lsl #6
    364c:	59853e21 	stmibpl	r5, {r0, r5, r9, sl, fp, ip, sp}
    3650:	3d2e0a03 	vstmdbcc	lr!, {s0-s2}
    3654:	4c4b2f1f 	mcrrmi	15, 1, r2, fp, cr15
    3658:	035944cc 	cmpeq	r9, #204, 8	; 0xcc000000
    365c:	4c4c3c0e 	mcrrmi	12, 0, r3, ip, cr14
    3660:	595a4359 	ldmdbpl	sl, {r0, r3, r4, r6, r8, r9, lr}^
    3664:	03d70831 	bicseq	r0, r7, #3211264	; 0x310000
    3668:	5b912009 	blpl	fe44b694 <SCS_BASE+0x1e43d694>
    366c:	4e311d3f 	mrcmi	13, 1, r1, cr1, cr15, {1}
    3670:	311d935b 	tstcc	sp, fp, asr r3
    3674:	0013025e 	andseq	r0, r3, lr, asr r2
    3678:	05000101 	streq	r0, [r0, #-257]	; 0x101
    367c:	00000002 	andeq	r0, r0, r2
    3680:	01980300 	orrseq	r0, r8, r0, lsl #6
    3684:	3e762301 	cdpcc	3, 7, cr2, cr6, cr1, {0}
    3688:	3f31675a 	svccc	0x0031675a
    368c:	3131311d 	teqcc	r1, sp, lsl r1
    3690:	5e311d3f 	mrcpl	13, 1, r1, cr1, cr15, {1}
    3694:	01000b02 	tsteq	r0, r2, lsl #22
    3698:	Address 0x0000000000003698 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void CTR_HP(void)
{
       0:	0000000c 	andeq	r0, r0, ip
  u32 wEPVal = 0;

  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
       4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
       8:	7c020001 	stcvc	0, cr0, [r2], {1}
       c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  {
    _SetISTR((u16)CLR_CTR); /* clear CTR flag */
      10:	0000000c 	andeq	r0, r0, ip
      14:	00000000 	andeq	r0, r0, r0
    /* extract highest priority endpoint number */
    EPindex = (u8)(wIstr & ISTR_EP_ID);
      18:	080001a4 	stmdaeq	r0, {r2, r5, r7, r8}
      1c:	0000000c 	andeq	r0, r0, ip
    /* process related endpoint register */
    wEPVal = _GetENDPOINT(EPindex);
      20:	0000000c 	andeq	r0, r0, ip
      24:	00000000 	andeq	r0, r0, r0
      28:	080001b0 	stmdaeq	r0, {r4, r5, r7, r8}
    if ((wEPVal & EP_CTR_RX) != 0)
      2c:	00000014 	andeq	r0, r0, r4, lsl r0
    {
      /* clear int flag */
      _ClearEP_CTR_RX(EPindex);
      30:	0000000c 	andeq	r0, r0, ip
      34:	00000000 	andeq	r0, r0, r0
      38:	080001c4 	stmdaeq	r0, {r2, r6, r7, r8}

      /* call OUT service function */
      (*pEpInt_OUT[EPindex-1])();
      3c:	00000014 	andeq	r0, r0, r4, lsl r0

    } /* if((wEPVal & EP_CTR_RX) */
    else if ((wEPVal & EP_CTR_TX) != 0)
      40:	00000014 	andeq	r0, r0, r4, lsl r0
    {
      /* clear int flag */
      _ClearEP_CTR_TX(EPindex);
      44:	00000000 	andeq	r0, r0, r0
      48:	080001d8 	stmdaeq	r0, {r3, r4, r6, r7, r8}
      4c:	0000004e 	andeq	r0, r0, lr, asr #32

      /* call IN service function */
      (*pEpInt_IN[EPindex-1])();
      50:	8e180e41 	cdphi	14, 1, cr0, cr8, cr1, {2}
      54:	040e6401 	streq	r6, [lr], #-1025	; 0x401
      58:	0000000c 	andeq	r0, r0, ip
	...


    } /* if((wEPVal & EP_CTR_TX) != 0) */

  }/* while(...) */
}
      64:	00000014 	andeq	r0, r0, r4, lsl r0
      68:	0000000c 	andeq	r0, r0, ip
	...
      74:	00000030 	andeq	r0, r0, r0, lsr r0
      78:	00000014 	andeq	r0, r0, r4, lsl r0
      7c:	00000000 	andeq	r0, r0, r0
      80:	08000228 	stmdaeq	r0, {r3, r5, r9}
      84:	00000028 	andeq	r0, r0, r8, lsr #32
      88:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
      8c:	00018e02 	andeq	r8, r1, r2, lsl #28
      90:	00000020 	andeq	r0, r0, r0, lsr #32
	...
      9c:	0000004a 	andeq	r0, r0, sl, asr #32
      a0:	83100e41 	tsthi	r0, #1040	; 0x410
      a4:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
      break;
      
    case TIM8_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
      a8:	62018e02 	andvs	r8, r1, #2, 28
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
      ac:	c3c4c5ce 	bicgt	ip, r4, #864026624	; 0x33800000
      b0:	0000000e 	andeq	r0, r0, lr
      break; 
      
    default:
      break;
  }
}
      b4:	00000014 	andeq	r0, r0, r4, lsl r0
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
      break;
      
    case TIM8_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
      b8:	00000000 	andeq	r0, r0, r0
      bc:	08000250 	stmdaeq	r0, {r4, r6, r9}
      c0:	00000012 	andeq	r0, r0, r2, lsl r0
      c4:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
      c8:	00018e02 	andeq	r8, r1, r2, lsl #28
      cc:	00000018 	andeq	r0, r0, r8, lsl r0
      d0:	00000000 	andeq	r0, r0, r0
      d4:	08000262 	stmdaeq	r0, {r1, r5, r6, r9}
      d8:	00000034 	andeq	r0, r0, r4, lsr r0
      dc:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
      e0:	57018e02 	strpl	r8, [r1, -r2, lsl #28]
      e4:	000ec4ce 	andeq	ip, lr, lr, asr #9
      e8:	00000018 	andeq	r0, r0, r8, lsl r0
      ec:	00000000 	andeq	r0, r0, r0
      f0:	08000296 	stmdaeq	r0, {r1, r2, r4, r7, r9}
      f4:	00000014 	andeq	r0, r0, r4, lsl r0
      f8:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
      fc:	47018e02 	strmi	r8, [r1, -r2, lsl #28]
     100:	000ec4ce 	andeq	ip, lr, lr, asr #9
     104:	00000018 	andeq	r0, r0, r8, lsl r0
     108:	00000000 	andeq	r0, r0, r0
     10c:	080002aa 	stmdaeq	r0, {r1, r3, r5, r7, r9}
     110:	00000014 	andeq	r0, r0, r4, lsl r0
     114:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     118:	47018e02 	strmi	r8, [r1, -r2, lsl #28]
     11c:	000ec4ce 	andeq	ip, lr, lr, asr #9
     120:	00000020 	andeq	r0, r0, r0, lsr #32
	...
     12c:	0000004a 	andeq	r0, r0, sl, asr #32
     130:	83100e41 	tsthi	r0, #1040	; 0x410
     134:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
     138:	62018e02 	andvs	r8, r1, #2, 28
     13c:	c3c4c5ce 	bicgt	ip, r4, #864026624	; 0x33800000
     140:	0000000e 	andeq	r0, r0, lr
     144:	00000014 	andeq	r0, r0, r4, lsl r0
     148:	00000000 	andeq	r0, r0, r0
     14c:	080002be 	stmdaeq	r0, {r1, r2, r3, r4, r5, r7, r9}
     150:	00000012 	andeq	r0, r0, r2, lsl r0
     154:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     158:	00018e02 	andeq	r8, r1, r2, lsl #28
     15c:	00000018 	andeq	r0, r0, r8, lsl r0
	...
     168:	00000034 	andeq	r0, r0, r4, lsr r0
     16c:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     170:	57018e02 	strpl	r8, [r1, -r2, lsl #28]
     174:	000ec4ce 	andeq	ip, lr, lr, asr #9
     178:	00000018 	andeq	r0, r0, r8, lsl r0
	...
     184:	00000014 	andeq	r0, r0, r4, lsl r0
     188:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     18c:	47018e02 	strmi	r8, [r1, -r2, lsl #28]
     190:	000ec4ce 	andeq	ip, lr, lr, asr #9
     194:	00000018 	andeq	r0, r0, r8, lsl r0
	...
     1a0:	00000014 	andeq	r0, r0, r4, lsl r0
     1a4:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     1a8:	47018e02 	strmi	r8, [r1, -r2, lsl #28]
     1ac:	000ec4ce 	andeq	ip, lr, lr, asr #9
     1b0:	0000000c 	andeq	r0, r0, ip
	...
     1bc:	00000020 	andeq	r0, r0, r0, lsr #32
     1c0:	00000018 	andeq	r0, r0, r8, lsl r0
     1c4:	00000000 	andeq	r0, r0, r0
     1c8:	080002d0 	stmdaeq	r0, {r4, r6, r7, r9}
     1cc:	0000002c 	andeq	r0, r0, ip, lsr #32
     1d0:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     1d4:	50018e02 	andpl	r8, r1, r2, lsl #28
     1d8:	000ec4ce 	andeq	ip, lr, lr, asr #9
     1dc:	00000018 	andeq	r0, r0, r8, lsl r0
     1e0:	00000000 	andeq	r0, r0, r0
     1e4:	080002fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r9}
     1e8:	0000002e 	andeq	r0, r0, lr, lsr #32
     1ec:	840c0e41 	strhi	r0, [ip], #-3649	; 0xe41
     1f0:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
     1f4:	00000001 	andeq	r0, r0, r1
     1f8:	00000018 	andeq	r0, r0, r8, lsl r0
     1fc:	00000000 	andeq	r0, r0, r0
     200:	0800032a 	stmdaeq	r0, {r1, r3, r5, r8, r9}
     204:	00000024 	andeq	r0, r0, r4, lsr #32
     208:	840c0e42 	strhi	r0, [ip], #-3650	; 0xe42
     20c:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
     210:	00000001 	andeq	r0, r0, r1
     214:	0000001c 	andeq	r0, r0, ip, lsl r0
     218:	00000000 	andeq	r0, r0, r0
     21c:	08000350 	stmdaeq	r0, {r4, r6, r8, r9}
     220:	000000b8 	strheq	r0, [r0], -r8
     224:	840c0e41 	strhi	r0, [ip], #-3649	; 0xe41
     228:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
     22c:	200e4301 	andcs	r4, lr, r1, lsl #6
     230:	0c0e5102 	stfeqs	f5, [lr], {2}
     234:	00000024 	andeq	r0, r0, r4, lsr #32
     238:	00000000 	andeq	r0, r0, r0
     23c:	08000408 	stmdaeq	r0, {r3, sl}
     240:	000003fc 	strdeq	r0, [r0], -ip
     244:	84240e42 	strthi	r0, [r4], #-3650	; 0xe42
     248:	86088509 	strhi	r8, [r8], -r9, lsl #10
     24c:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
     250:	8a048905 	bhi	12266c <__Stack_Size+0x12226c>
     254:	8e028b03 	vmlahi.f64	d8, d2, d3
     258:	580e4201 	stmdapl	lr, {r0, r9, lr}
     25c:	0000001c 	andeq	r0, r0, ip, lsl r0
     260:	00000000 	andeq	r0, r0, r0
     264:	08000804 	stmdaeq	r0, {r2, fp}
     268:	0000008c 	andeq	r0, r0, ip, lsl #1
     26c:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     270:	54018e02 	strpl	r8, [r1], #-3586	; 0xe02
     274:	0ec4ce0a 	cdpeq	14, 12, cr12, cr4, cr10, {0}
     278:	000b4400 	andeq	r4, fp, r0, lsl #8
     27c:	00000024 	andeq	r0, r0, r4, lsr #32
     280:	00000000 	andeq	r0, r0, r0
     284:	08000890 	stmdaeq	r0, {r4, r7, fp}
     288:	00000108 	andeq	r0, r0, r8, lsl #2
     28c:	84280e42 	strthi	r0, [r8], #-3650	; 0xe42
     290:	86068507 	strhi	r8, [r6], -r7, lsl #10
     294:	88048705 	stmdahi	r4, {r0, r2, r8, r9, sl, pc}
     298:	8e028903 	cdphi	9, 0, cr8, cr2, cr3, {0}
     29c:	0e780201 	cdpeq	2, 7, cr0, cr8, cr1, {0}
     2a0:	0000001c 	andeq	r0, r0, ip, lsl r0
     2a4:	00000018 	andeq	r0, r0, r8, lsl r0
     2a8:	00000000 	andeq	r0, r0, r0
     2ac:	08000998 	stmdaeq	r0, {r3, r4, r7, r8, fp}
     2b0:	0000007c 	andeq	r0, r0, ip, ror r0
     2b4:	84180e41 	ldrhi	r0, [r8], #-3649	; 0xe41
     2b8:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
     2bc:	0c0e7c01 	stceq	12, cr7, [lr], {1}
     2c0:	00000018 	andeq	r0, r0, r8, lsl r0
     2c4:	00000000 	andeq	r0, r0, r0
     2c8:	08000a14 	stmdaeq	r0, {r2, r4, r9, fp}
     2cc:	0000010c 	andeq	r0, r0, ip, lsl #2
     2d0:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xe41
     2d4:	86038504 	strhi	r8, [r3], -r4, lsl #10
     2d8:	00018e02 	andeq	r8, r1, r2, lsl #28
     2dc:	0000000c 	andeq	r0, r0, ip
     2e0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     2e4:	7c020001 	stcvc	0, cr0, [r2], {1}
     2e8:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     2ec:	0000000c 	andeq	r0, r0, ip
     2f0:	000002dc 	ldrdeq	r0, [r0], -ip
     2f4:	08000b20 	stmdaeq	r0, {r5, r8, r9, fp}
     2f8:	00000002 	andeq	r0, r0, r2
     2fc:	0000000c 	andeq	r0, r0, ip
     300:	000002dc 	ldrdeq	r0, [r0], -ip
     304:	08000b22 	stmdaeq	r0, {r1, r5, r8, r9, fp}
     308:	00000002 	andeq	r0, r0, r2
     30c:	0000000c 	andeq	r0, r0, ip
     310:	000002dc 	ldrdeq	r0, [r0], -ip
     314:	08000b24 	stmdaeq	r0, {r2, r5, r8, r9, fp}
     318:	00000002 	andeq	r0, r0, r2
     31c:	0000000c 	andeq	r0, r0, ip
     320:	000002dc 	ldrdeq	r0, [r0], -ip
     324:	08000b26 	stmdaeq	r0, {r1, r2, r5, r8, r9, fp}
     328:	00000002 	andeq	r0, r0, r2
     32c:	0000000c 	andeq	r0, r0, ip
     330:	000002dc 	ldrdeq	r0, [r0], -ip
     334:	08000b28 	stmdaeq	r0, {r3, r5, r8, r9, fp}
     338:	00000002 	andeq	r0, r0, r2
     33c:	0000000c 	andeq	r0, r0, ip
     340:	000002dc 	ldrdeq	r0, [r0], -ip
     344:	08000b2a 	stmdaeq	r0, {r1, r3, r5, r8, r9, fp}
     348:	00000002 	andeq	r0, r0, r2
     34c:	0000000c 	andeq	r0, r0, ip
     350:	000002dc 	ldrdeq	r0, [r0], -ip
     354:	08000b2c 	stmdaeq	r0, {r2, r3, r5, r8, r9, fp}
     358:	00000002 	andeq	r0, r0, r2
     35c:	0000000c 	andeq	r0, r0, ip
     360:	000002dc 	ldrdeq	r0, [r0], -ip
     364:	08000b2e 	stmdaeq	r0, {r1, r2, r3, r5, r8, r9, fp}
     368:	00000002 	andeq	r0, r0, r2
     36c:	0000000c 	andeq	r0, r0, ip
     370:	000002dc 	ldrdeq	r0, [r0], -ip
     374:	08000b30 	stmdaeq	r0, {r4, r5, r8, r9, fp}
     378:	00000014 	andeq	r0, r0, r4, lsl r0
     37c:	0000000c 	andeq	r0, r0, ip
     380:	000002dc 	ldrdeq	r0, [r0], -ip
     384:	08000b44 	stmdaeq	r0, {r2, r6, r8, r9, fp}
     388:	00000002 	andeq	r0, r0, r2
     38c:	0000000c 	andeq	r0, r0, ip
     390:	000002dc 	ldrdeq	r0, [r0], -ip
     394:	08000b46 	stmdaeq	r0, {r1, r2, r6, r8, r9, fp}
     398:	00000002 	andeq	r0, r0, r2
     39c:	0000000c 	andeq	r0, r0, ip
     3a0:	000002dc 	ldrdeq	r0, [r0], -ip
     3a4:	08000b48 	stmdaeq	r0, {r3, r6, r8, r9, fp}
     3a8:	00000002 	andeq	r0, r0, r2
     3ac:	0000000c 	andeq	r0, r0, ip
     3b0:	000002dc 	ldrdeq	r0, [r0], -ip
     3b4:	08000b4a 	stmdaeq	r0, {r1, r3, r6, r8, r9, fp}
     3b8:	00000002 	andeq	r0, r0, r2
     3bc:	0000000c 	andeq	r0, r0, ip
     3c0:	000002dc 	ldrdeq	r0, [r0], -ip
     3c4:	08000b4c 	stmdaeq	r0, {r2, r3, r6, r8, r9, fp}
     3c8:	00000002 	andeq	r0, r0, r2
     3cc:	0000000c 	andeq	r0, r0, ip
     3d0:	000002dc 	ldrdeq	r0, [r0], -ip
     3d4:	08000b4e 	stmdaeq	r0, {r1, r2, r3, r6, r8, r9, fp}
     3d8:	00000002 	andeq	r0, r0, r2
     3dc:	0000000c 	andeq	r0, r0, ip
     3e0:	000002dc 	ldrdeq	r0, [r0], -ip
     3e4:	08000b50 	stmdaeq	r0, {r4, r6, r8, r9, fp}
     3e8:	00000002 	andeq	r0, r0, r2
     3ec:	0000000c 	andeq	r0, r0, ip
     3f0:	000002dc 	ldrdeq	r0, [r0], -ip
     3f4:	08000b52 	stmdaeq	r0, {r1, r4, r6, r8, r9, fp}
     3f8:	00000002 	andeq	r0, r0, r2
     3fc:	0000000c 	andeq	r0, r0, ip
     400:	000002dc 	ldrdeq	r0, [r0], -ip
     404:	08000b54 	stmdaeq	r0, {r2, r4, r6, r8, r9, fp}
     408:	00000002 	andeq	r0, r0, r2
     40c:	0000000c 	andeq	r0, r0, ip
     410:	000002dc 	ldrdeq	r0, [r0], -ip
     414:	08000b56 	stmdaeq	r0, {r1, r2, r4, r6, r8, r9, fp}
     418:	00000002 	andeq	r0, r0, r2
     41c:	0000000c 	andeq	r0, r0, ip
     420:	000002dc 	ldrdeq	r0, [r0], -ip
     424:	08000b58 	stmdaeq	r0, {r3, r4, r6, r8, r9, fp}
     428:	00000002 	andeq	r0, r0, r2
     42c:	0000000c 	andeq	r0, r0, ip
     430:	000002dc 	ldrdeq	r0, [r0], -ip
     434:	00000000 	andeq	r0, r0, r0
     438:	00000002 	andeq	r0, r0, r2
     43c:	0000000c 	andeq	r0, r0, ip
     440:	000002dc 	ldrdeq	r0, [r0], -ip
     444:	00000000 	andeq	r0, r0, r0
     448:	00000002 	andeq	r0, r0, r2
     44c:	0000000c 	andeq	r0, r0, ip
     450:	000002dc 	ldrdeq	r0, [r0], -ip
     454:	00000000 	andeq	r0, r0, r0
     458:	00000002 	andeq	r0, r0, r2
     45c:	0000000c 	andeq	r0, r0, ip
     460:	000002dc 	ldrdeq	r0, [r0], -ip
     464:	00000000 	andeq	r0, r0, r0
     468:	00000002 	andeq	r0, r0, r2
     46c:	0000000c 	andeq	r0, r0, ip
     470:	000002dc 	ldrdeq	r0, [r0], -ip
     474:	00000000 	andeq	r0, r0, r0
     478:	00000002 	andeq	r0, r0, r2
     47c:	0000000c 	andeq	r0, r0, ip
     480:	000002dc 	ldrdeq	r0, [r0], -ip
     484:	00000000 	andeq	r0, r0, r0
     488:	00000002 	andeq	r0, r0, r2
     48c:	0000000c 	andeq	r0, r0, ip
     490:	000002dc 	ldrdeq	r0, [r0], -ip
     494:	00000000 	andeq	r0, r0, r0
     498:	00000002 	andeq	r0, r0, r2
     49c:	0000000c 	andeq	r0, r0, ip
     4a0:	000002dc 	ldrdeq	r0, [r0], -ip
     4a4:	08000b5a 	stmdaeq	r0, {r1, r3, r4, r6, r8, r9, fp}
     4a8:	00000002 	andeq	r0, r0, r2
     4ac:	0000000c 	andeq	r0, r0, ip
     4b0:	000002dc 	ldrdeq	r0, [r0], -ip
     4b4:	08000b5c 	stmdaeq	r0, {r2, r3, r4, r6, r8, r9, fp}
     4b8:	00000002 	andeq	r0, r0, r2
     4bc:	0000000c 	andeq	r0, r0, ip
     4c0:	000002dc 	ldrdeq	r0, [r0], -ip
     4c4:	08000b5e 	stmdaeq	r0, {r1, r2, r3, r4, r6, r8, r9, fp}
     4c8:	00000004 	andeq	r0, r0, r4
     4cc:	0000000c 	andeq	r0, r0, ip
     4d0:	000002dc 	ldrdeq	r0, [r0], -ip
     4d4:	08000b62 	stmdaeq	r0, {r1, r5, r6, r8, r9, fp}
     4d8:	00000002 	andeq	r0, r0, r2
     4dc:	0000000c 	andeq	r0, r0, ip
     4e0:	000002dc 	ldrdeq	r0, [r0], -ip
     4e4:	08000b64 	stmdaeq	r0, {r2, r5, r6, r8, r9, fp}
     4e8:	00000002 	andeq	r0, r0, r2
     4ec:	0000000c 	andeq	r0, r0, ip
     4f0:	000002dc 	ldrdeq	r0, [r0], -ip
     4f4:	08000b66 	stmdaeq	r0, {r1, r2, r5, r6, r8, r9, fp}
     4f8:	00000002 	andeq	r0, r0, r2
     4fc:	0000000c 	andeq	r0, r0, ip
     500:	000002dc 	ldrdeq	r0, [r0], -ip
     504:	08000b68 	stmdaeq	r0, {r3, r5, r6, r8, r9, fp}
     508:	00000002 	andeq	r0, r0, r2
     50c:	0000000c 	andeq	r0, r0, ip
     510:	000002dc 	ldrdeq	r0, [r0], -ip
     514:	08000b6a 	stmdaeq	r0, {r1, r3, r5, r6, r8, r9, fp}
     518:	00000002 	andeq	r0, r0, r2
     51c:	0000000c 	andeq	r0, r0, ip
     520:	000002dc 	ldrdeq	r0, [r0], -ip
     524:	08000b6c 	stmdaeq	r0, {r2, r3, r5, r6, r8, r9, fp}
     528:	00000002 	andeq	r0, r0, r2
     52c:	0000000c 	andeq	r0, r0, ip
     530:	000002dc 	ldrdeq	r0, [r0], -ip
     534:	08000b6e 	stmdaeq	r0, {r1, r2, r3, r5, r6, r8, r9, fp}
     538:	00000002 	andeq	r0, r0, r2
     53c:	00000018 	andeq	r0, r0, r8, lsl r0
     540:	000002dc 	ldrdeq	r0, [r0], -ip
     544:	08000b70 	stmdaeq	r0, {r4, r5, r6, r8, r9, fp}
     548:	00000014 	andeq	r0, r0, r4, lsl r0
     54c:	83080e41 	movwhi	r0, #36417	; 0x8e41
     550:	47018e02 	strmi	r8, [r1, -r2, lsl #28]
     554:	000ec3ce 	andeq	ip, lr, lr, asr #7
     558:	0000000c 	andeq	r0, r0, ip
     55c:	000002dc 	ldrdeq	r0, [r0], -ip
     560:	08000b84 	stmdaeq	r0, {r2, r7, r8, r9, fp}
     564:	00000002 	andeq	r0, r0, r2
     568:	0000000c 	andeq	r0, r0, ip
     56c:	000002dc 	ldrdeq	r0, [r0], -ip
     570:	08000b86 	stmdaeq	r0, {r1, r2, r7, r8, r9, fp}
     574:	00000002 	andeq	r0, r0, r2
     578:	0000000c 	andeq	r0, r0, ip
     57c:	000002dc 	ldrdeq	r0, [r0], -ip
     580:	08000b88 	stmdaeq	r0, {r3, r7, r8, r9, fp}
     584:	00000002 	andeq	r0, r0, r2
     588:	0000000c 	andeq	r0, r0, ip
     58c:	000002dc 	ldrdeq	r0, [r0], -ip
     590:	08000b8a 	stmdaeq	r0, {r1, r3, r7, r8, r9, fp}
     594:	00000002 	andeq	r0, r0, r2
     598:	0000000c 	andeq	r0, r0, ip
     59c:	000002dc 	ldrdeq	r0, [r0], -ip
     5a0:	08000b8c 	stmdaeq	r0, {r2, r3, r7, r8, r9, fp}
     5a4:	00000002 	andeq	r0, r0, r2
     5a8:	0000000c 	andeq	r0, r0, ip
     5ac:	000002dc 	ldrdeq	r0, [r0], -ip
     5b0:	08000b8e 	stmdaeq	r0, {r1, r2, r3, r7, r8, r9, fp}
     5b4:	00000002 	andeq	r0, r0, r2
     5b8:	0000000c 	andeq	r0, r0, ip
     5bc:	000002dc 	ldrdeq	r0, [r0], -ip
     5c0:	08000b90 	stmdaeq	r0, {r4, r7, r8, r9, fp}
     5c4:	00000002 	andeq	r0, r0, r2
     5c8:	0000000c 	andeq	r0, r0, ip
     5cc:	000002dc 	ldrdeq	r0, [r0], -ip
     5d0:	08000b92 	stmdaeq	r0, {r1, r4, r7, r8, r9, fp}
     5d4:	00000002 	andeq	r0, r0, r2
     5d8:	00000014 	andeq	r0, r0, r4, lsl r0
     5dc:	000002dc 	ldrdeq	r0, [r0], -ip
     5e0:	08000b94 	stmdaeq	r0, {r2, r4, r7, r8, r9, fp}
     5e4:	00000034 	andeq	r0, r0, r4, lsr r0
     5e8:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     5ec:	00018e02 	andeq	r8, r1, r2, lsl #28
     5f0:	00000018 	andeq	r0, r0, r8, lsl r0
     5f4:	000002dc 	ldrdeq	r0, [r0], -ip
     5f8:	08000bc8 	stmdaeq	r0, {r3, r6, r7, r8, r9, fp}
     5fc:	0000003c 	andeq	r0, r0, ip, lsr r0
     600:	83100e42 	tsthi	r0, #1056	; 0x420
     604:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
     608:	00018e02 	andeq	r8, r1, r2, lsl #28
     60c:	0000000c 	andeq	r0, r0, ip
     610:	000002dc 	ldrdeq	r0, [r0], -ip
     614:	08000c04 	stmdaeq	r0, {r2, sl, fp}
     618:	00000002 	andeq	r0, r0, r2
     61c:	0000000c 	andeq	r0, r0, ip
     620:	000002dc 	ldrdeq	r0, [r0], -ip
     624:	08000c06 	stmdaeq	r0, {r1, r2, sl, fp}
     628:	00000002 	andeq	r0, r0, r2
     62c:	0000000c 	andeq	r0, r0, ip
     630:	000002dc 	ldrdeq	r0, [r0], -ip
     634:	08000c08 	stmdaeq	r0, {r3, sl, fp}
     638:	00000002 	andeq	r0, r0, r2
     63c:	0000000c 	andeq	r0, r0, ip
     640:	000002dc 	ldrdeq	r0, [r0], -ip
     644:	08000c0a 	stmdaeq	r0, {r1, r3, sl, fp}
     648:	00000002 	andeq	r0, r0, r2
     64c:	0000000c 	andeq	r0, r0, ip
     650:	000002dc 	ldrdeq	r0, [r0], -ip
     654:	08000c0c 	stmdaeq	r0, {r2, r3, sl, fp}
     658:	00000002 	andeq	r0, r0, r2
     65c:	0000000c 	andeq	r0, r0, ip
     660:	000002dc 	ldrdeq	r0, [r0], -ip
     664:	08000c0e 	stmdaeq	r0, {r1, r2, r3, sl, fp}
     668:	00000002 	andeq	r0, r0, r2
     66c:	0000000c 	andeq	r0, r0, ip
     670:	000002dc 	ldrdeq	r0, [r0], -ip
     674:	08000c10 	stmdaeq	r0, {r4, sl, fp}
     678:	00000002 	andeq	r0, r0, r2
     67c:	0000000c 	andeq	r0, r0, ip
     680:	000002dc 	ldrdeq	r0, [r0], -ip
     684:	08000c12 	stmdaeq	r0, {r1, r4, sl, fp}
     688:	00000002 	andeq	r0, r0, r2
     68c:	0000000c 	andeq	r0, r0, ip
     690:	000002dc 	ldrdeq	r0, [r0], -ip
     694:	08000c14 	stmdaeq	r0, {r2, r4, sl, fp}
     698:	00000002 	andeq	r0, r0, r2
     69c:	0000000c 	andeq	r0, r0, ip
     6a0:	000002dc 	ldrdeq	r0, [r0], -ip
     6a4:	08000c16 	stmdaeq	r0, {r1, r2, r4, sl, fp}
     6a8:	00000002 	andeq	r0, r0, r2
     6ac:	0000000c 	andeq	r0, r0, ip
     6b0:	000002dc 	ldrdeq	r0, [r0], -ip
     6b4:	08000c18 	stmdaeq	r0, {r3, r4, sl, fp}
     6b8:	00000002 	andeq	r0, r0, r2
     6bc:	0000000c 	andeq	r0, r0, ip
     6c0:	000002dc 	ldrdeq	r0, [r0], -ip
     6c4:	08000c1a 	stmdaeq	r0, {r1, r3, r4, sl, fp}
     6c8:	00000002 	andeq	r0, r0, r2
     6cc:	0000000c 	andeq	r0, r0, ip
     6d0:	000002dc 	ldrdeq	r0, [r0], -ip
     6d4:	08000c1c 	stmdaeq	r0, {r2, r3, r4, sl, fp}
     6d8:	00000002 	andeq	r0, r0, r2
     6dc:	0000000c 	andeq	r0, r0, ip
     6e0:	000002dc 	ldrdeq	r0, [r0], -ip
     6e4:	08000c1e 	stmdaeq	r0, {r1, r2, r3, r4, sl, fp}
     6e8:	00000002 	andeq	r0, r0, r2
     6ec:	0000000c 	andeq	r0, r0, ip
     6f0:	000002dc 	ldrdeq	r0, [r0], -ip
     6f4:	08000c20 	stmdaeq	r0, {r5, sl, fp}
     6f8:	00000002 	andeq	r0, r0, r2
     6fc:	0000000c 	andeq	r0, r0, ip
     700:	000002dc 	ldrdeq	r0, [r0], -ip
     704:	08000c22 	stmdaeq	r0, {r1, r5, sl, fp}
     708:	00000002 	andeq	r0, r0, r2
     70c:	0000000c 	andeq	r0, r0, ip
     710:	000002dc 	ldrdeq	r0, [r0], -ip
     714:	08000c24 	stmdaeq	r0, {r2, r5, sl, fp}
     718:	00000002 	andeq	r0, r0, r2
     71c:	0000000c 	andeq	r0, r0, ip
     720:	000002dc 	ldrdeq	r0, [r0], -ip
     724:	08000c26 	stmdaeq	r0, {r1, r2, r5, sl, fp}
     728:	00000002 	andeq	r0, r0, r2
     72c:	0000000c 	andeq	r0, r0, ip
     730:	000002dc 	ldrdeq	r0, [r0], -ip
     734:	08000c28 	stmdaeq	r0, {r3, r5, sl, fp}
     738:	00000002 	andeq	r0, r0, r2
     73c:	0000000c 	andeq	r0, r0, ip
     740:	000002dc 	ldrdeq	r0, [r0], -ip
     744:	08000c2a 	stmdaeq	r0, {r1, r3, r5, sl, fp}
     748:	00000002 	andeq	r0, r0, r2
     74c:	0000000c 	andeq	r0, r0, ip
     750:	000002dc 	ldrdeq	r0, [r0], -ip
     754:	08000c2c 	stmdaeq	r0, {r2, r3, r5, sl, fp}
     758:	00000002 	andeq	r0, r0, r2
     75c:	0000000c 	andeq	r0, r0, ip
     760:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     764:	7c020001 	stcvc	0, cr0, [r2], {1}
     768:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     76c:	0000000c 	andeq	r0, r0, ip
     770:	0000075c 	andeq	r0, r0, ip, asr r7
     774:	08000c30 	stmdaeq	r0, {r4, r5, sl, fp}
     778:	0000000c 	andeq	r0, r0, ip
     77c:	00000028 	andeq	r0, r0, r8, lsr #32
     780:	0000075c 	andeq	r0, r0, ip, asr r7
     784:	08000c3c 	stmdaeq	r0, {r2, r3, r4, r5, sl, fp}
     788:	00000104 	andeq	r0, r0, r4, lsl #2
     78c:	84240e42 	strthi	r0, [r4], #-3650	; 0xe42
     790:	86088509 	strhi	r8, [r8], -r9, lsl #10
     794:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
     798:	8a048905 	bhi	122bb4 <__Stack_Size+0x1227b4>
     79c:	8e028b03 	vmlahi.f64	d8, d2, d3
     7a0:	380e4201 	stmdacc	lr, {r0, r9, lr}
     7a4:	240e6c02 	strcs	r6, [lr], #-3074	; 0xc02
     7a8:	00000020 	andeq	r0, r0, r0, lsr #32
     7ac:	0000075c 	andeq	r0, r0, ip, asr r7
     7b0:	08000d40 	stmdaeq	r0, {r6, r8, sl, fp}
     7b4:	0000005c 	andeq	r0, r0, ip, asr r0
     7b8:	83100e41 	tsthi	r0, #1040	; 0x410
     7bc:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
     7c0:	61018e02 	tstvs	r1, r2, lsl #28
     7c4:	c3c4c5ce 	bicgt	ip, r4, #864026624	; 0x33800000
     7c8:	0000000e 	andeq	r0, r0, lr
     7cc:	0000000c 	andeq	r0, r0, ip
     7d0:	0000075c 	andeq	r0, r0, ip, asr r7
     7d4:	00000000 	andeq	r0, r0, r0
     7d8:	00000020 	andeq	r0, r0, r0, lsr #32
     7dc:	0000000c 	andeq	r0, r0, ip
     7e0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     7e4:	7c020001 	stcvc	0, cr0, [r2], {1}
     7e8:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     7ec:	00000018 	andeq	r0, r0, r8, lsl r0
     7f0:	000007dc 	ldrdeq	r0, [r0], -ip
     7f4:	08000d9c 	stmdaeq	r0, {r2, r3, r4, r7, r8, sl, fp}
     7f8:	0000006c 	andeq	r0, r0, ip, rrx
     7fc:	83100e41 	tsthi	r0, #1040	; 0x410
     800:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
     804:	00018e02 	andeq	r8, r1, r2, lsl #28
     808:	0000000c 	andeq	r0, r0, ip
     80c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     810:	7c020001 	stcvc	0, cr0, [r2], {1}
     814:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     818:	0000000c 	andeq	r0, r0, ip
     81c:	00000808 	andeq	r0, r0, r8, lsl #16
     820:	08000e08 	stmdaeq	r0, {r3, r9, sl, fp}
     824:	00000018 	andeq	r0, r0, r8, lsl r0
     828:	0000000c 	andeq	r0, r0, ip
     82c:	00000808 	andeq	r0, r0, r8, lsl #16
     830:	08000e20 	stmdaeq	r0, {r5, r9, sl, fp}
     834:	0000000c 	andeq	r0, r0, ip
     838:	0000000c 	andeq	r0, r0, ip
     83c:	00000808 	andeq	r0, r0, r8, lsl #16
     840:	08000e2c 	stmdaeq	r0, {r2, r3, r5, r9, sl, fp}
     844:	00000014 	andeq	r0, r0, r4, lsl r0
     848:	0000000c 	andeq	r0, r0, ip
     84c:	00000808 	andeq	r0, r0, r8, lsl #16
     850:	08000e40 	stmdaeq	r0, {r6, r9, sl, fp}
     854:	00000002 	andeq	r0, r0, r2
     858:	00000014 	andeq	r0, r0, r4, lsl r0
     85c:	00000808 	andeq	r0, r0, r8, lsl #16
     860:	08000e44 	stmdaeq	r0, {r2, r6, r9, sl, fp}
     864:	0000005c 	andeq	r0, r0, ip, asr r0
     868:	84080e42 	strhi	r0, [r8], #-3650	; 0xe42
     86c:	00018e02 	andeq	r8, r1, r2, lsl #28
     870:	0000000c 	andeq	r0, r0, ip
     874:	00000808 	andeq	r0, r0, r8, lsl #16
     878:	08000ea0 	stmdaeq	r0, {r5, r7, r9, sl, fp}
     87c:	00000024 	andeq	r0, r0, r4, lsr #32
     880:	0000000c 	andeq	r0, r0, ip
     884:	00000808 	andeq	r0, r0, r8, lsl #16
     888:	08000ec4 	stmdaeq	r0, {r2, r6, r7, r9, sl, fp}
     88c:	00000010 	andeq	r0, r0, r0, lsl r0
     890:	0000000c 	andeq	r0, r0, ip
     894:	00000808 	andeq	r0, r0, r8, lsl #16
     898:	08000ed4 	stmdaeq	r0, {r2, r4, r6, r7, r9, sl, fp}
     89c:	00000018 	andeq	r0, r0, r8, lsl r0
     8a0:	0000000c 	andeq	r0, r0, ip
     8a4:	00000808 	andeq	r0, r0, r8, lsl #16
     8a8:	08000eec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r9, sl, fp}
     8ac:	0000002c 	andeq	r0, r0, ip, lsr #32
     8b0:	00000014 	andeq	r0, r0, r4, lsl r0
     8b4:	00000808 	andeq	r0, r0, r8, lsl #16
     8b8:	08000f18 	stmdaeq	r0, {r3, r4, r8, r9, sl, fp}
     8bc:	00000024 	andeq	r0, r0, r4, lsr #32
     8c0:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     8c4:	00018e02 	andeq	r8, r1, r2, lsl #28
     8c8:	00000014 	andeq	r0, r0, r4, lsl r0
     8cc:	00000808 	andeq	r0, r0, r8, lsl #16
     8d0:	08000f3c 	stmdaeq	r0, {r2, r3, r4, r5, r8, r9, sl, fp}
     8d4:	000000e0 	andeq	r0, r0, r0, ror #1
     8d8:	84080e45 	strhi	r0, [r8], #-3653	; 0xe45
     8dc:	00018e02 	andeq	r8, r1, r2, lsl #28
     8e0:	0000000c 	andeq	r0, r0, ip
     8e4:	00000808 	andeq	r0, r0, r8, lsl #16
     8e8:	0800101c 	stmdaeq	r0, {r2, r3, r4, ip}
     8ec:	0000000c 	andeq	r0, r0, ip
     8f0:	0000000c 	andeq	r0, r0, ip
     8f4:	00000808 	andeq	r0, r0, r8, lsl #16
     8f8:	08001028 	stmdaeq	r0, {r3, r5, ip}
     8fc:	0000000c 	andeq	r0, r0, ip
     900:	0000000c 	andeq	r0, r0, ip
     904:	00000808 	andeq	r0, r0, r8, lsl #16
     908:	08001034 	stmdaeq	r0, {r2, r4, r5, ip}
     90c:	00000020 	andeq	r0, r0, r0, lsr #32
     910:	0000000c 	andeq	r0, r0, ip
     914:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     918:	7c020001 	stcvc	0, cr0, [r2], {1}
     91c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     920:	00000018 	andeq	r0, r0, r8, lsl r0
     924:	00000910 	andeq	r0, r0, r0, lsl r9
     928:	08001054 	stmdaeq	r0, {r2, r4, r6, ip}
     92c:	00000028 	andeq	r0, r0, r8, lsr #32
     930:	840c0e41 	strhi	r0, [ip], #-3649	; 0xe41
     934:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
     938:	00000001 	andeq	r0, r0, r1
     93c:	00000014 	andeq	r0, r0, r4, lsl r0
     940:	00000910 	andeq	r0, r0, r0, lsl r9
     944:	0800107c 	stmdaeq	r0, {r2, r3, r4, r5, r6, ip}
     948:	00000038 	andeq	r0, r0, r8, lsr r0
     94c:	83080e41 	movwhi	r0, #36417	; 0x8e41
     950:	00018e02 	andeq	r8, r1, r2, lsl #28
     954:	0000000c 	andeq	r0, r0, ip
     958:	00000910 	andeq	r0, r0, r0, lsl r9
     95c:	00000000 	andeq	r0, r0, r0
     960:	00000004 	andeq	r0, r0, r4
     964:	0000000c 	andeq	r0, r0, ip
     968:	00000910 	andeq	r0, r0, r0, lsl r9
     96c:	080010b4 	stmdaeq	r0, {r2, r4, r5, r7, ip}
     970:	0000001c 	andeq	r0, r0, ip, lsl r0
     974:	00000018 	andeq	r0, r0, r8, lsl r0
     978:	00000910 	andeq	r0, r0, r0, lsl r9
     97c:	080010d0 	stmdaeq	r0, {r4, r6, r7, ip}
     980:	00000024 	andeq	r0, r0, r4, lsr #32
     984:	83100e41 	tsthi	r0, #1040	; 0x410
     988:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
     98c:	00018e02 	andeq	r8, r1, r2, lsl #28
     990:	0000000c 	andeq	r0, r0, ip
     994:	00000910 	andeq	r0, r0, r0, lsl r9
     998:	080010f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, ip}
     99c:	00000004 	andeq	r0, r0, r4
     9a0:	0000001c 	andeq	r0, r0, ip, lsl r0
     9a4:	00000910 	andeq	r0, r0, r0, lsl r9
     9a8:	080010f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, ip}
     9ac:	00000034 	andeq	r0, r0, r4, lsr r0
     9b0:	84080e42 	strhi	r0, [r8], #-3650	; 0xe42
     9b4:	4d018e02 	stcmi	14, cr8, [r1, #-8]
     9b8:	0ec4ce0a 	cdpeq	14, 12, cr12, cr4, cr10, {0}
     9bc:	000b4400 	andeq	r4, fp, r0, lsl #8
     9c0:	00000018 	andeq	r0, r0, r8, lsl r0
     9c4:	00000910 	andeq	r0, r0, r0, lsl r9
     9c8:	0800112c 	stmdaeq	r0, {r2, r3, r5, r8, ip}
     9cc:	0000002a 	andeq	r0, r0, sl, lsr #32
     9d0:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xe41
     9d4:	53018e02 	movwpl	r8, #7682	; 0x1e02
     9d8:	0000080e 	andeq	r0, r0, lr, lsl #16
     9dc:	0000000c 	andeq	r0, r0, ip
     9e0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     9e4:	7c020001 	stcvc	0, cr0, [r2], {1}
     9e8:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     9ec:	0000000c 	andeq	r0, r0, ip
     9f0:	000009dc 	ldrdeq	r0, [r0], -ip
     9f4:	08001158 	stmdaeq	r0, {r3, r4, r6, r8, ip}
     9f8:	00000018 	andeq	r0, r0, r8, lsl r0
     9fc:	0000000c 	andeq	r0, r0, ip
     a00:	000009dc 	ldrdeq	r0, [r0], -ip
     a04:	00000000 	andeq	r0, r0, r0
     a08:	00000018 	andeq	r0, r0, r8, lsl r0
     a0c:	0000000c 	andeq	r0, r0, ip
     a10:	000009dc 	ldrdeq	r0, [r0], -ip
     a14:	08001170 	stmdaeq	r0, {r4, r5, r6, r8, ip}
     a18:	00000018 	andeq	r0, r0, r8, lsl r0
     a1c:	0000000c 	andeq	r0, r0, ip
     a20:	000009dc 	ldrdeq	r0, [r0], -ip
     a24:	08001188 	stmdaeq	r0, {r3, r7, r8, ip}
     a28:	00000018 	andeq	r0, r0, r8, lsl r0
     a2c:	0000000c 	andeq	r0, r0, ip
     a30:	000009dc 	ldrdeq	r0, [r0], -ip
     a34:	080011a0 	stmdaeq	r0, {r5, r7, r8, ip}
     a38:	00000010 	andeq	r0, r0, r0, lsl r0
     a3c:	0000000c 	andeq	r0, r0, ip
     a40:	000009dc 	ldrdeq	r0, [r0], -ip
     a44:	00000000 	andeq	r0, r0, r0
     a48:	0000000c 	andeq	r0, r0, ip
     a4c:	0000000c 	andeq	r0, r0, ip
     a50:	000009dc 	ldrdeq	r0, [r0], -ip
     a54:	00000000 	andeq	r0, r0, r0
     a58:	0000000c 	andeq	r0, r0, ip
     a5c:	0000000c 	andeq	r0, r0, ip
     a60:	000009dc 	ldrdeq	r0, [r0], -ip
     a64:	00000000 	andeq	r0, r0, r0
     a68:	00000010 	andeq	r0, r0, r0, lsl r0
     a6c:	0000000c 	andeq	r0, r0, ip
     a70:	000009dc 	ldrdeq	r0, [r0], -ip
     a74:	00000000 	andeq	r0, r0, r0
     a78:	00000010 	andeq	r0, r0, r0, lsl r0
     a7c:	0000000c 	andeq	r0, r0, ip
     a80:	000009dc 	ldrdeq	r0, [r0], -ip
     a84:	00000000 	andeq	r0, r0, r0
     a88:	00000018 	andeq	r0, r0, r8, lsl r0
     a8c:	0000000c 	andeq	r0, r0, ip
     a90:	000009dc 	ldrdeq	r0, [r0], -ip
     a94:	00000000 	andeq	r0, r0, r0
     a98:	00000020 	andeq	r0, r0, r0, lsr #32
     a9c:	0000000c 	andeq	r0, r0, ip
     aa0:	000009dc 	ldrdeq	r0, [r0], -ip
     aa4:	080011b0 	stmdaeq	r0, {r4, r5, r7, r8, ip}
     aa8:	0000000c 	andeq	r0, r0, ip
     aac:	0000000c 	andeq	r0, r0, ip
     ab0:	000009dc 	ldrdeq	r0, [r0], -ip
     ab4:	080011bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r8, ip}
     ab8:	00000028 	andeq	r0, r0, r8, lsr #32
     abc:	00000018 	andeq	r0, r0, r8, lsl r0
     ac0:	000009dc 	ldrdeq	r0, [r0], -ip
     ac4:	080011e4 	stmdaeq	r0, {r2, r5, r6, r7, r8, ip}
     ac8:	00000036 	andeq	r0, r0, r6, lsr r0
     acc:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xe41
     ad0:	59018e02 	stmdbpl	r1, {r1, r9, sl, fp, pc}
     ad4:	0000080e 	andeq	r0, r0, lr, lsl #16
     ad8:	00000018 	andeq	r0, r0, r8, lsl r0
     adc:	000009dc 	ldrdeq	r0, [r0], -ip
     ae0:	0800121c 	stmdaeq	r0, {r2, r3, r4, r9, ip}
     ae4:	00000040 	andeq	r0, r0, r0, asr #32
     ae8:	83100e41 	tsthi	r0, #1040	; 0x410
     aec:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
     af0:	00018e02 	andeq	r8, r1, r2, lsl #28
     af4:	00000014 	andeq	r0, r0, r4, lsl r0
     af8:	000009dc 	ldrdeq	r0, [r0], -ip
     afc:	00000000 	andeq	r0, r0, r0
     b00:	0000003c 	andeq	r0, r0, ip, lsr r0
     b04:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     b08:	00018e02 	andeq	r8, r1, r2, lsl #28
     b0c:	00000014 	andeq	r0, r0, r4, lsl r0
     b10:	000009dc 	ldrdeq	r0, [r0], -ip
     b14:	00000000 	andeq	r0, r0, r0
     b18:	00000070 	andeq	r0, r0, r0, ror r0
     b1c:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     b20:	00018e02 	andeq	r8, r1, r2, lsl #28
     b24:	00000018 	andeq	r0, r0, r8, lsl r0
     b28:	000009dc 	ldrdeq	r0, [r0], -ip
     b2c:	0800125c 	stmdaeq	r0, {r2, r3, r4, r6, r9, ip}
     b30:	00000048 	andeq	r0, r0, r8, asr #32
     b34:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xe41
     b38:	86038504 	strhi	r8, [r3], -r4, lsl #10
     b3c:	00018e02 	andeq	r8, r1, r2, lsl #28
     b40:	00000018 	andeq	r0, r0, r8, lsl r0
     b44:	000009dc 	ldrdeq	r0, [r0], -ip
     b48:	00000000 	andeq	r0, r0, r0
     b4c:	00000038 	andeq	r0, r0, r8, lsr r0
     b50:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xe41
     b54:	86038504 	strhi	r8, [r3], -r4, lsl #10
     b58:	00018e02 	andeq	r8, r1, r2, lsl #28
     b5c:	00000018 	andeq	r0, r0, r8, lsl r0
     b60:	000009dc 	ldrdeq	r0, [r0], -ip
     b64:	00000000 	andeq	r0, r0, r0
     b68:	00000048 	andeq	r0, r0, r8, asr #32
     b6c:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xe41
     b70:	86038504 	strhi	r8, [r3], -r4, lsl #10
     b74:	00018e02 	andeq	r8, r1, r2, lsl #28
     b78:	00000014 	andeq	r0, r0, r4, lsl r0
     b7c:	000009dc 	ldrdeq	r0, [r0], -ip
     b80:	00000000 	andeq	r0, r0, r0
     b84:	000000a0 	andeq	r0, r0, r0, lsr #1
     b88:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     b8c:	00018e02 	andeq	r8, r1, r2, lsl #28
     b90:	00000018 	andeq	r0, r0, r8, lsl r0
     b94:	000009dc 	ldrdeq	r0, [r0], -ip
     b98:	00000000 	andeq	r0, r0, r0
     b9c:	0000008c 	andeq	r0, r0, ip, lsl #1
     ba0:	83100e41 	tsthi	r0, #1040	; 0x410
     ba4:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
     ba8:	00018e02 	andeq	r8, r1, r2, lsl #28
     bac:	0000001c 	andeq	r0, r0, ip, lsl r0
     bb0:	000009dc 	ldrdeq	r0, [r0], -ip
     bb4:	00000000 	andeq	r0, r0, r0
     bb8:	00000054 	andeq	r0, r0, r4, asr r0
     bbc:	83180e41 	tsthi	r8, #1040	; 0x410
     bc0:	85058406 	strhi	r8, [r5, #-1030]	; 0x406
     bc4:	87038604 	strhi	r8, [r3, -r4, lsl #12]
     bc8:	00018e02 	andeq	r8, r1, r2, lsl #28
     bcc:	0000000c 	andeq	r0, r0, ip
     bd0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     bd4:	7c020001 	stcvc	0, cr0, [r2], {1}
     bd8:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     bdc:	0000000c 	andeq	r0, r0, ip
     be0:	00000bcc 	andeq	r0, r0, ip, asr #23
     be4:	080012a4 	stmdaeq	r0, {r2, r5, r7, r9, ip}
     be8:	0000000c 	andeq	r0, r0, ip
     bec:	0000000c 	andeq	r0, r0, ip
     bf0:	00000bcc 	andeq	r0, r0, ip, asr #23
     bf4:	080012b0 	stmdaeq	r0, {r4, r5, r7, r9, ip}
     bf8:	0000000c 	andeq	r0, r0, ip
     bfc:	0000000c 	andeq	r0, r0, ip
     c00:	00000bcc 	andeq	r0, r0, ip, asr #23
     c04:	080012bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r9, ip}
     c08:	0000000c 	andeq	r0, r0, ip
     c0c:	0000000c 	andeq	r0, r0, ip
     c10:	00000bcc 	andeq	r0, r0, ip, asr #23
     c14:	00000000 	andeq	r0, r0, r0
     c18:	00000010 	andeq	r0, r0, r0, lsl r0
     c1c:	0000000c 	andeq	r0, r0, ip
     c20:	00000bcc 	andeq	r0, r0, ip, asr #23
     c24:	00000000 	andeq	r0, r0, r0
     c28:	00000010 	andeq	r0, r0, r0, lsl r0
     c2c:	0000000c 	andeq	r0, r0, ip
     c30:	00000bcc 	andeq	r0, r0, ip, asr #23
     c34:	00000000 	andeq	r0, r0, r0
     c38:	00000014 	andeq	r0, r0, r4, lsl r0
     c3c:	0000000c 	andeq	r0, r0, ip
     c40:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     c44:	7c020001 	stcvc	0, cr0, [r2], {1}
     c48:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     c4c:	0000001c 	andeq	r0, r0, ip, lsl r0
     c50:	00000c3c 	andeq	r0, r0, ip, lsr ip
     c54:	00000000 	andeq	r0, r0, r0
     c58:	000000a4 	andeq	r0, r0, r4, lsr #1
     c5c:	83080e41 	movwhi	r0, #36417	; 0x8e41
     c60:	02018e02 	andeq	r8, r1, #2, 28
     c64:	c3ce0a49 	bicgt	r0, lr, #299008	; 0x49000
     c68:	0b42000e 	bleq	1080ca8 <__Stack_Size+0x10808a8>
     c6c:	00000018 	andeq	r0, r0, r8, lsl r0
     c70:	00000c3c 	andeq	r0, r0, ip, lsr ip
     c74:	00000000 	andeq	r0, r0, r0
     c78:	00000016 	andeq	r0, r0, r6, lsl r0
     c7c:	83080e41 	movwhi	r0, #36417	; 0x8e41
     c80:	46018e02 	strmi	r8, [r1], -r2, lsl #28
     c84:	000ec3ce 	andeq	ip, lr, lr, asr #7
     c88:	0000001c 	andeq	r0, r0, ip, lsl r0
     c8c:	00000c3c 	andeq	r0, r0, ip, lsr ip
     c90:	080012c8 	stmdaeq	r0, {r3, r6, r7, r9, ip}
     c94:	0000009c 	muleq	r0, ip, r0
     c98:	84140e42 	ldrhi	r0, [r4], #-3650	; 0xe42
     c9c:	86048505 	strhi	r8, [r4], -r5, lsl #10
     ca0:	8e028703 	cdphi	7, 0, cr8, cr2, cr3, {0}
     ca4:	00000001 	andeq	r0, r0, r1
     ca8:	0000000c 	andeq	r0, r0, ip
     cac:	00000c3c 	andeq	r0, r0, ip, lsr ip
     cb0:	00000000 	andeq	r0, r0, r0
     cb4:	00000010 	andeq	r0, r0, r0, lsl r0
     cb8:	0000000c 	andeq	r0, r0, ip
     cbc:	00000c3c 	andeq	r0, r0, ip, lsr ip
     cc0:	08001364 	stmdaeq	r0, {r2, r5, r6, r8, r9, ip}
     cc4:	0000000c 	andeq	r0, r0, ip
     cc8:	0000000c 	andeq	r0, r0, ip
     ccc:	00000c3c 	andeq	r0, r0, ip, lsr ip
     cd0:	00000000 	andeq	r0, r0, r0
     cd4:	00000006 	andeq	r0, r0, r6
     cd8:	0000000c 	andeq	r0, r0, ip
     cdc:	00000c3c 	andeq	r0, r0, ip, lsr ip
     ce0:	00000000 	andeq	r0, r0, r0
     ce4:	0000000c 	andeq	r0, r0, ip
     ce8:	0000000c 	andeq	r0, r0, ip
     cec:	00000c3c 	andeq	r0, r0, ip, lsr ip
     cf0:	00000000 	andeq	r0, r0, r0
     cf4:	00000006 	andeq	r0, r0, r6
     cf8:	0000000c 	andeq	r0, r0, ip
     cfc:	00000c3c 	andeq	r0, r0, ip, lsr ip
     d00:	08001370 	stmdaeq	r0, {r4, r5, r6, r8, r9, ip}
     d04:	00000004 	andeq	r0, r0, r4
     d08:	0000000c 	andeq	r0, r0, ip
     d0c:	00000c3c 	andeq	r0, r0, ip, lsr ip
     d10:	08001374 	stmdaeq	r0, {r2, r4, r5, r6, r8, r9, ip}
     d14:	00000004 	andeq	r0, r0, r4
     d18:	0000000c 	andeq	r0, r0, ip
     d1c:	00000c3c 	andeq	r0, r0, ip, lsr ip
     d20:	00000000 	andeq	r0, r0, r0
     d24:	0000000a 	andeq	r0, r0, sl
     d28:	0000000c 	andeq	r0, r0, ip
     d2c:	00000c3c 	andeq	r0, r0, ip, lsr ip
     d30:	00000000 	andeq	r0, r0, r0
     d34:	00000004 	andeq	r0, r0, r4
     d38:	0000000c 	andeq	r0, r0, ip
     d3c:	00000c3c 	andeq	r0, r0, ip, lsr ip
     d40:	00000000 	andeq	r0, r0, r0
     d44:	00000010 	andeq	r0, r0, r0, lsl r0
     d48:	0000000c 	andeq	r0, r0, ip
     d4c:	00000c3c 	andeq	r0, r0, ip, lsr ip
     d50:	00000000 	andeq	r0, r0, r0
     d54:	0000001c 	andeq	r0, r0, ip, lsl r0
     d58:	0000000c 	andeq	r0, r0, ip
     d5c:	00000c3c 	andeq	r0, r0, ip, lsr ip
     d60:	00000000 	andeq	r0, r0, r0
     d64:	0000000c 	andeq	r0, r0, ip
     d68:	00000018 	andeq	r0, r0, r8, lsl r0
     d6c:	00000c3c 	andeq	r0, r0, ip, lsr ip
     d70:	08001378 	stmdaeq	r0, {r3, r4, r5, r6, r8, r9, ip}
     d74:	00000054 	andeq	r0, r0, r4, asr r0
     d78:	840c0e41 	strhi	r0, [ip], #-3649	; 0xe41
     d7c:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
     d80:	00000001 	andeq	r0, r0, r1
     d84:	00000014 	andeq	r0, r0, r4, lsl r0
     d88:	00000c3c 	andeq	r0, r0, ip, lsr ip
     d8c:	00000000 	andeq	r0, r0, r0
     d90:	0000002a 	andeq	r0, r0, sl, lsr #32
     d94:	84080e49 	strhi	r0, [r8], #-3657	; 0xe49
     d98:	00018e02 	andeq	r8, r1, r2, lsl #28
     d9c:	0000000c 	andeq	r0, r0, ip
     da0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     da4:	7c020001 	stcvc	0, cr0, [r2], {1}
     da8:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     dac:	0000000c 	andeq	r0, r0, ip
     db0:	00000d9c 	muleq	r0, ip, sp
     db4:	00000000 	andeq	r0, r0, r0
     db8:	00000034 	andeq	r0, r0, r4, lsr r0
     dbc:	0000000c 	andeq	r0, r0, ip
     dc0:	00000d9c 	muleq	r0, ip, sp
     dc4:	00000000 	andeq	r0, r0, r0
     dc8:	00000030 	andeq	r0, r0, r0, lsr r0
     dcc:	0000000c 	andeq	r0, r0, ip
     dd0:	00000d9c 	muleq	r0, ip, sp
     dd4:	080013cc 	stmdaeq	r0, {r2, r3, r6, r7, r8, r9, ip}
     dd8:	00000014 	andeq	r0, r0, r4, lsl r0
     ddc:	00000018 	andeq	r0, r0, r8, lsl r0
     de0:	00000d9c 	muleq	r0, ip, sp
     de4:	080013e0 	stmdaeq	r0, {r5, r6, r7, r8, r9, ip}
     de8:	00000084 	andeq	r0, r0, r4, lsl #1
     dec:	840c0e42 	strhi	r0, [ip], #-3650	; 0xe42
     df0:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
     df4:	00000001 	andeq	r0, r0, r1
     df8:	0000000c 	andeq	r0, r0, ip
     dfc:	00000d9c 	muleq	r0, ip, sp
     e00:	00000000 	andeq	r0, r0, r0
     e04:	0000000c 	andeq	r0, r0, ip
     e08:	0000000c 	andeq	r0, r0, ip
     e0c:	00000d9c 	muleq	r0, ip, sp
     e10:	00000000 	andeq	r0, r0, r0
     e14:	00000004 	andeq	r0, r0, r4
     e18:	0000000c 	andeq	r0, r0, ip
     e1c:	00000d9c 	muleq	r0, ip, sp
     e20:	00000000 	andeq	r0, r0, r0
     e24:	00000004 	andeq	r0, r0, r4
     e28:	0000000c 	andeq	r0, r0, ip
     e2c:	00000d9c 	muleq	r0, ip, sp
     e30:	00000000 	andeq	r0, r0, r0
     e34:	00000004 	andeq	r0, r0, r4
     e38:	0000000c 	andeq	r0, r0, ip
     e3c:	00000d9c 	muleq	r0, ip, sp
     e40:	00000000 	andeq	r0, r0, r0
     e44:	00000004 	andeq	r0, r0, r4
     e48:	0000000c 	andeq	r0, r0, ip
     e4c:	00000d9c 	muleq	r0, ip, sp
     e50:	00000000 	andeq	r0, r0, r0
     e54:	00000006 	andeq	r0, r0, r6
     e58:	0000000c 	andeq	r0, r0, ip
     e5c:	00000d9c 	muleq	r0, ip, sp
     e60:	00000000 	andeq	r0, r0, r0
     e64:	00000004 	andeq	r0, r0, r4
     e68:	0000000c 	andeq	r0, r0, ip
     e6c:	00000d9c 	muleq	r0, ip, sp
     e70:	00000000 	andeq	r0, r0, r0
     e74:	00000010 	andeq	r0, r0, r0, lsl r0
     e78:	0000000c 	andeq	r0, r0, ip
     e7c:	00000d9c 	muleq	r0, ip, sp
     e80:	00000000 	andeq	r0, r0, r0
     e84:	00000020 	andeq	r0, r0, r0, lsr #32
     e88:	0000000c 	andeq	r0, r0, ip
     e8c:	00000d9c 	muleq	r0, ip, sp
     e90:	00000000 	andeq	r0, r0, r0
     e94:	0000000c 	andeq	r0, r0, ip
     e98:	0000000c 	andeq	r0, r0, ip
     e9c:	00000d9c 	muleq	r0, ip, sp
     ea0:	00000000 	andeq	r0, r0, r0
     ea4:	00000018 	andeq	r0, r0, r8, lsl r0
     ea8:	0000000c 	andeq	r0, r0, ip
     eac:	00000d9c 	muleq	r0, ip, sp
     eb0:	00000000 	andeq	r0, r0, r0
     eb4:	00000010 	andeq	r0, r0, r0, lsl r0
     eb8:	0000000c 	andeq	r0, r0, ip
     ebc:	00000d9c 	muleq	r0, ip, sp
     ec0:	00000000 	andeq	r0, r0, r0
     ec4:	00000020 	andeq	r0, r0, r0, lsr #32
     ec8:	0000000c 	andeq	r0, r0, ip
     ecc:	00000d9c 	muleq	r0, ip, sp
     ed0:	00000000 	andeq	r0, r0, r0
     ed4:	0000000c 	andeq	r0, r0, ip
     ed8:	0000000c 	andeq	r0, r0, ip
     edc:	00000d9c 	muleq	r0, ip, sp
     ee0:	08001464 	stmdaeq	r0, {r2, r5, r6, sl, ip}
     ee4:	00000014 	andeq	r0, r0, r4, lsl r0
     ee8:	00000014 	andeq	r0, r0, r4, lsl r0
     eec:	00000d9c 	muleq	r0, ip, sp
     ef0:	08001478 	stmdaeq	r0, {r3, r4, r5, r6, sl, ip}
     ef4:	00000018 	andeq	r0, r0, r8, lsl r0
     ef8:	83080e41 	movwhi	r0, #36417	; 0x8e41
     efc:	00018e02 	andeq	r8, r1, r2, lsl #28
     f00:	0000000c 	andeq	r0, r0, ip
     f04:	00000d9c 	muleq	r0, ip, sp
     f08:	00000000 	andeq	r0, r0, r0
     f0c:	00000010 	andeq	r0, r0, r0, lsl r0
     f10:	0000000c 	andeq	r0, r0, ip
     f14:	00000d9c 	muleq	r0, ip, sp
     f18:	00000000 	andeq	r0, r0, r0
     f1c:	00000018 	andeq	r0, r0, r8, lsl r0
     f20:	0000000c 	andeq	r0, r0, ip
     f24:	00000d9c 	muleq	r0, ip, sp
     f28:	00000000 	andeq	r0, r0, r0
     f2c:	00000020 	andeq	r0, r0, r0, lsr #32
     f30:	00000014 	andeq	r0, r0, r4, lsl r0
     f34:	00000d9c 	muleq	r0, ip, sp
     f38:	00000000 	andeq	r0, r0, r0
     f3c:	0000004c 	andeq	r0, r0, ip, asr #32
     f40:	84080e42 	strhi	r0, [r8], #-3650	; 0xe42
     f44:	00018e02 	andeq	r8, r1, r2, lsl #28
     f48:	0000000c 	andeq	r0, r0, ip
     f4c:	00000d9c 	muleq	r0, ip, sp
     f50:	00000000 	andeq	r0, r0, r0
     f54:	0000001c 	andeq	r0, r0, ip, lsl r0
     f58:	0000000c 	andeq	r0, r0, ip
     f5c:	00000d9c 	muleq	r0, ip, sp
     f60:	00000000 	andeq	r0, r0, r0
     f64:	00000018 	andeq	r0, r0, r8, lsl r0
     f68:	0000000c 	andeq	r0, r0, ip
     f6c:	00000d9c 	muleq	r0, ip, sp
     f70:	00000000 	andeq	r0, r0, r0
     f74:	00000018 	andeq	r0, r0, r8, lsl r0
     f78:	0000000c 	andeq	r0, r0, ip
     f7c:	00000d9c 	muleq	r0, ip, sp
     f80:	00000000 	andeq	r0, r0, r0
     f84:	0000001c 	andeq	r0, r0, ip, lsl r0
     f88:	0000000c 	andeq	r0, r0, ip
     f8c:	00000d9c 	muleq	r0, ip, sp
     f90:	00000000 	andeq	r0, r0, r0
     f94:	00000030 	andeq	r0, r0, r0, lsr r0
     f98:	0000000c 	andeq	r0, r0, ip
     f9c:	00000d9c 	muleq	r0, ip, sp
     fa0:	00000000 	andeq	r0, r0, r0
     fa4:	00000014 	andeq	r0, r0, r4, lsl r0
     fa8:	0000000c 	andeq	r0, r0, ip
     fac:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     fb0:	7c020001 	stcvc	0, cr0, [r2], {1}
     fb4:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     fb8:	0000000c 	andeq	r0, r0, ip
     fbc:	00000fa8 	andeq	r0, r0, r8, lsr #31
     fc0:	08001490 	stmdaeq	r0, {r4, r7, sl, ip}
     fc4:	0000003c 	andeq	r0, r0, ip, lsr r0
     fc8:	0000000c 	andeq	r0, r0, ip
     fcc:	00000fa8 	andeq	r0, r0, r8, lsr #31
     fd0:	080014cc 	stmdaeq	r0, {r2, r3, r6, r7, sl, ip}
     fd4:	00000038 	andeq	r0, r0, r8, lsr r0
     fd8:	0000000c 	andeq	r0, r0, ip
     fdc:	00000fa8 	andeq	r0, r0, r8, lsr #31
     fe0:	00000000 	andeq	r0, r0, r0
     fe4:	00000014 	andeq	r0, r0, r4, lsl r0
     fe8:	0000000c 	andeq	r0, r0, ip
     fec:	00000fa8 	andeq	r0, r0, r8, lsr #31
     ff0:	00000000 	andeq	r0, r0, r0
     ff4:	0000000c 	andeq	r0, r0, ip
     ff8:	0000000c 	andeq	r0, r0, ip
     ffc:	00000fa8 	andeq	r0, r0, r8, lsr #31
    1000:	08001504 	stmdaeq	r0, {r2, r8, sl, ip}
    1004:	00000014 	andeq	r0, r0, r4, lsl r0
    1008:	0000000c 	andeq	r0, r0, ip
    100c:	00000fa8 	andeq	r0, r0, r8, lsr #31
    1010:	08001518 	stmdaeq	r0, {r3, r4, r8, sl, ip}
    1014:	0000000c 	andeq	r0, r0, ip
    1018:	0000000c 	andeq	r0, r0, ip
    101c:	00000fa8 	andeq	r0, r0, r8, lsr #31
    1020:	08001524 	stmdaeq	r0, {r2, r5, r8, sl, ip}
    1024:	00000014 	andeq	r0, r0, r4, lsl r0
    1028:	0000000c 	andeq	r0, r0, ip
    102c:	00000fa8 	andeq	r0, r0, r8, lsr #31
    1030:	08001538 	stmdaeq	r0, {r3, r4, r5, r8, sl, ip}
    1034:	00000010 	andeq	r0, r0, r0, lsl r0
    1038:	0000000c 	andeq	r0, r0, ip
    103c:	00000fa8 	andeq	r0, r0, r8, lsr #31
    1040:	08001548 	stmdaeq	r0, {r3, r6, r8, sl, ip}
    1044:	00000014 	andeq	r0, r0, r4, lsl r0
    1048:	0000000c 	andeq	r0, r0, ip
    104c:	00000fa8 	andeq	r0, r0, r8, lsr #31
    1050:	0800155c 	stmdaeq	r0, {r2, r3, r4, r6, r8, sl, ip}
    1054:	00000014 	andeq	r0, r0, r4, lsl r0
    1058:	0000000c 	andeq	r0, r0, ip
    105c:	00000fa8 	andeq	r0, r0, r8, lsr #31
    1060:	08001570 	stmdaeq	r0, {r4, r5, r6, r8, sl, ip}
    1064:	00000014 	andeq	r0, r0, r4, lsl r0
    1068:	0000000c 	andeq	r0, r0, ip
    106c:	00000fa8 	andeq	r0, r0, r8, lsr #31
    1070:	00000000 	andeq	r0, r0, r0
    1074:	00000018 	andeq	r0, r0, r8, lsl r0
    1078:	0000000c 	andeq	r0, r0, ip
    107c:	00000fa8 	andeq	r0, r0, r8, lsr #31
    1080:	08001584 	stmdaeq	r0, {r2, r7, r8, sl, ip}
    1084:	0000000c 	andeq	r0, r0, ip
    1088:	0000000c 	andeq	r0, r0, ip
    108c:	00000fa8 	andeq	r0, r0, r8, lsr #31
    1090:	00000000 	andeq	r0, r0, r0
    1094:	00000014 	andeq	r0, r0, r4, lsl r0
    1098:	0000000c 	andeq	r0, r0, ip
    109c:	00000fa8 	andeq	r0, r0, r8, lsr #31
    10a0:	00000000 	andeq	r0, r0, r0
    10a4:	00000020 	andeq	r0, r0, r0, lsr #32
    10a8:	0000000c 	andeq	r0, r0, ip
    10ac:	00000fa8 	andeq	r0, r0, r8, lsr #31
    10b0:	00000000 	andeq	r0, r0, r0
    10b4:	0000000c 	andeq	r0, r0, ip
    10b8:	0000000c 	andeq	r0, r0, ip
    10bc:	00000fa8 	andeq	r0, r0, r8, lsr #31
    10c0:	00000000 	andeq	r0, r0, r0
    10c4:	00000010 	andeq	r0, r0, r0, lsl r0
    10c8:	0000000c 	andeq	r0, r0, ip
    10cc:	00000fa8 	andeq	r0, r0, r8, lsr #31
    10d0:	00000000 	andeq	r0, r0, r0
    10d4:	0000000c 	andeq	r0, r0, ip
    10d8:	00000014 	andeq	r0, r0, r4, lsl r0
    10dc:	00000fa8 	andeq	r0, r0, r8, lsr #31
    10e0:	08001590 	stmdaeq	r0, {r4, r7, r8, sl, ip}
    10e4:	00000084 	andeq	r0, r0, r4, lsl #1
    10e8:	84080e42 	strhi	r0, [r8], #-3650	; 0xe42
    10ec:	00018e02 	andeq	r8, r1, r2, lsl #28
    10f0:	0000000c 	andeq	r0, r0, ip
    10f4:	00000fa8 	andeq	r0, r0, r8, lsr #31
    10f8:	00000000 	andeq	r0, r0, r0
    10fc:	00000018 	andeq	r0, r0, r8, lsl r0
    1100:	0000000c 	andeq	r0, r0, ip
    1104:	00000fa8 	andeq	r0, r0, r8, lsr #31
    1108:	08001614 	stmdaeq	r0, {r2, r4, r9, sl, ip}
    110c:	00000018 	andeq	r0, r0, r8, lsl r0
    1110:	0000000c 	andeq	r0, r0, ip
    1114:	00000fa8 	andeq	r0, r0, r8, lsr #31
    1118:	0800162c 	stmdaeq	r0, {r2, r3, r5, r9, sl, ip}
    111c:	00000018 	andeq	r0, r0, r8, lsl r0
    1120:	0000000c 	andeq	r0, r0, ip
    1124:	00000fa8 	andeq	r0, r0, r8, lsr #31
    1128:	08001644 	stmdaeq	r0, {r2, r6, r9, sl, ip}
    112c:	00000018 	andeq	r0, r0, r8, lsl r0
    1130:	0000000c 	andeq	r0, r0, ip
    1134:	00000fa8 	andeq	r0, r0, r8, lsr #31
    1138:	0800165c 	stmdaeq	r0, {r2, r3, r4, r6, r9, sl, ip}
    113c:	00000018 	andeq	r0, r0, r8, lsl r0
    1140:	0000000c 	andeq	r0, r0, ip
    1144:	00000fa8 	andeq	r0, r0, r8, lsr #31
    1148:	00000000 	andeq	r0, r0, r0
    114c:	0000000c 	andeq	r0, r0, ip
    1150:	0000000c 	andeq	r0, r0, ip
    1154:	00000fa8 	andeq	r0, r0, r8, lsr #31
    1158:	00000000 	andeq	r0, r0, r0
    115c:	0000000c 	andeq	r0, r0, ip
    1160:	0000000c 	andeq	r0, r0, ip
    1164:	00000fa8 	andeq	r0, r0, r8, lsr #31
    1168:	00000000 	andeq	r0, r0, r0
    116c:	0000000c 	andeq	r0, r0, ip
    1170:	0000000c 	andeq	r0, r0, ip
    1174:	00000fa8 	andeq	r0, r0, r8, lsr #31
    1178:	08001674 	stmdaeq	r0, {r2, r4, r5, r6, r9, sl, ip}
    117c:	00000028 	andeq	r0, r0, r8, lsr #32
    1180:	00000014 	andeq	r0, r0, r4, lsl r0
    1184:	00000fa8 	andeq	r0, r0, r8, lsr #31
    1188:	0800169c 	stmdaeq	r0, {r2, r3, r4, r7, r9, sl, ip}
    118c:	0000002e 	andeq	r0, r0, lr, lsr #32
    1190:	8e100e41 	cdphi	14, 1, cr0, cr0, cr1, {2}
    1194:	040e5401 	streq	r5, [lr], #-1025	; 0x401
    1198:	0000000c 	andeq	r0, r0, ip
    119c:	00000fa8 	andeq	r0, r0, r8, lsr #31
    11a0:	080016cc 	stmdaeq	r0, {r2, r3, r6, r7, r9, sl, ip}
    11a4:	00000010 	andeq	r0, r0, r0, lsl r0
    11a8:	0000000c 	andeq	r0, r0, ip
    11ac:	00000fa8 	andeq	r0, r0, r8, lsr #31
    11b0:	00000000 	andeq	r0, r0, r0
    11b4:	00000014 	andeq	r0, r0, r4, lsl r0
    11b8:	0000000c 	andeq	r0, r0, ip
    11bc:	00000fa8 	andeq	r0, r0, r8, lsr #31
    11c0:	00000000 	andeq	r0, r0, r0
    11c4:	0000000c 	andeq	r0, r0, ip
    11c8:	0000000c 	andeq	r0, r0, ip
    11cc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    11d0:	7c020001 	stcvc	0, cr0, [r2], {1}
    11d4:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    11d8:	00000018 	andeq	r0, r0, r8, lsl r0
    11dc:	000011c8 	andeq	r1, r0, r8, asr #3
    11e0:	00000000 	andeq	r0, r0, r0
    11e4:	00000032 	andeq	r0, r0, r2, lsr r0
    11e8:	840c0e41 	strhi	r0, [ip], #-3649	; 0xe41
    11ec:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
    11f0:	00000001 	andeq	r0, r0, r1
    11f4:	00000018 	andeq	r0, r0, r8, lsl r0
    11f8:	000011c8 	andeq	r1, r0, r8, asr #3
    11fc:	00000000 	andeq	r0, r0, r0
    1200:	0000003a 	andeq	r0, r0, sl, lsr r0
    1204:	840c0e41 	strhi	r0, [ip], #-3649	; 0xe41
    1208:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
    120c:	00000001 	andeq	r0, r0, r1
    1210:	00000024 	andeq	r0, r0, r4, lsr #32
    1214:	000011c8 	andeq	r1, r0, r8, asr #3
    1218:	00000000 	andeq	r0, r0, r0
    121c:	000000c8 	andeq	r0, r0, r8, asr #1
    1220:	83080e41 	movwhi	r0, #36417	; 0x8e41
    1224:	76018e02 	strvc	r8, [r1], -r2, lsl #28
    1228:	0ec3ce0a 	cdpeq	14, 12, cr12, cr3, cr10, {0}
    122c:	620b4200 	andvs	r4, fp, #0, 4
    1230:	0ec3ce0a 	cdpeq	14, 12, cr12, cr3, cr10, {0}
    1234:	000b4200 	andeq	r4, fp, r0, lsl #4
    1238:	0000000c 	andeq	r0, r0, ip
    123c:	000011c8 	andeq	r1, r0, r8, asr #3
    1240:	080016dc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r9, sl, ip}
    1244:	0000003c 	andeq	r0, r0, ip, lsr r0
    1248:	00000018 	andeq	r0, r0, r8, lsl r0
    124c:	000011c8 	andeq	r1, r0, r8, asr #3
    1250:	00000000 	andeq	r0, r0, r0
    1254:	00000074 	andeq	r0, r0, r4, ror r0
    1258:	84100e42 	ldrhi	r0, [r0], #-3650	; 0xe42
    125c:	86038504 	strhi	r8, [r3], -r4, lsl #10
    1260:	00018e02 	andeq	r8, r1, r2, lsl #28
    1264:	00000018 	andeq	r0, r0, r8, lsl r0
    1268:	000011c8 	andeq	r1, r0, r8, asr #3
    126c:	00000000 	andeq	r0, r0, r0
    1270:	00000088 	andeq	r0, r0, r8, lsl #1
    1274:	840c0e42 	strhi	r0, [ip], #-3650	; 0xe42
    1278:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
    127c:	00000001 	andeq	r0, r0, r1
    1280:	00000018 	andeq	r0, r0, r8, lsl r0
    1284:	000011c8 	andeq	r1, r0, r8, asr #3
    1288:	00000000 	andeq	r0, r0, r0
    128c:	00000084 	andeq	r0, r0, r4, lsl #1
    1290:	84100e42 	ldrhi	r0, [r0], #-3650	; 0xe42
    1294:	86038504 	strhi	r8, [r3], -r4, lsl #10
    1298:	00018e02 	andeq	r8, r1, r2, lsl #28
    129c:	00000018 	andeq	r0, r0, r8, lsl r0
    12a0:	000011c8 	andeq	r1, r0, r8, asr #3
    12a4:	00000000 	andeq	r0, r0, r0
    12a8:	00000068 	andeq	r0, r0, r8, rrx
    12ac:	840c0e42 	strhi	r0, [ip], #-3650	; 0xe42
    12b0:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
    12b4:	00000001 	andeq	r0, r0, r1
    12b8:	0000000c 	andeq	r0, r0, ip
    12bc:	000011c8 	andeq	r1, r0, r8, asr #3
    12c0:	00000000 	andeq	r0, r0, r0
    12c4:	00000022 	andeq	r0, r0, r2, lsr #32
    12c8:	0000000c 	andeq	r0, r0, ip
    12cc:	000011c8 	andeq	r1, r0, r8, asr #3
    12d0:	00000000 	andeq	r0, r0, r0
    12d4:	00000012 	andeq	r0, r0, r2, lsl r0
    12d8:	0000000c 	andeq	r0, r0, ip
    12dc:	000011c8 	andeq	r1, r0, r8, asr #3
    12e0:	00000000 	andeq	r0, r0, r0
    12e4:	00000014 	andeq	r0, r0, r4, lsl r0
    12e8:	0000000c 	andeq	r0, r0, ip
    12ec:	000011c8 	andeq	r1, r0, r8, asr #3
    12f0:	00000000 	andeq	r0, r0, r0
    12f4:	00000010 	andeq	r0, r0, r0, lsl r0
    12f8:	0000000c 	andeq	r0, r0, ip
    12fc:	000011c8 	andeq	r1, r0, r8, asr #3
    1300:	00000000 	andeq	r0, r0, r0
    1304:	00000012 	andeq	r0, r0, r2, lsl r0
    1308:	0000000c 	andeq	r0, r0, ip
    130c:	000011c8 	andeq	r1, r0, r8, asr #3
    1310:	08001718 	stmdaeq	r0, {r3, r4, r8, r9, sl, ip}
    1314:	00000018 	andeq	r0, r0, r8, lsl r0
    1318:	0000000c 	andeq	r0, r0, ip
    131c:	000011c8 	andeq	r1, r0, r8, asr #3
    1320:	00000000 	andeq	r0, r0, r0
    1324:	0000001c 	andeq	r0, r0, ip, lsl r0
    1328:	0000000c 	andeq	r0, r0, ip
    132c:	000011c8 	andeq	r1, r0, r8, asr #3
    1330:	08001730 	stmdaeq	r0, {r4, r5, r8, r9, sl, ip}
    1334:	00000012 	andeq	r0, r0, r2, lsl r0
    1338:	0000000c 	andeq	r0, r0, ip
    133c:	000011c8 	andeq	r1, r0, r8, asr #3
    1340:	00000000 	andeq	r0, r0, r0
    1344:	00000004 	andeq	r0, r0, r4
    1348:	0000000c 	andeq	r0, r0, ip
    134c:	000011c8 	andeq	r1, r0, r8, asr #3
    1350:	00000000 	andeq	r0, r0, r0
    1354:	00000008 	andeq	r0, r0, r8
    1358:	0000000c 	andeq	r0, r0, ip
    135c:	000011c8 	andeq	r1, r0, r8, asr #3
    1360:	00000000 	andeq	r0, r0, r0
    1364:	00000012 	andeq	r0, r0, r2, lsl r0
    1368:	0000000c 	andeq	r0, r0, ip
    136c:	000011c8 	andeq	r1, r0, r8, asr #3
    1370:	00000000 	andeq	r0, r0, r0
    1374:	0000000e 	andeq	r0, r0, lr
    1378:	0000000c 	andeq	r0, r0, ip
    137c:	000011c8 	andeq	r1, r0, r8, asr #3
    1380:	00000000 	andeq	r0, r0, r0
    1384:	0000001a 	andeq	r0, r0, sl, lsl r0
    1388:	00000018 	andeq	r0, r0, r8, lsl r0
    138c:	000011c8 	andeq	r1, r0, r8, asr #3
    1390:	00000000 	andeq	r0, r0, r0
    1394:	00000034 	andeq	r0, r0, r4, lsr r0
    1398:	83100e41 	tsthi	r0, #1040	; 0x410
    139c:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
    13a0:	00018e02 	andeq	r8, r1, r2, lsl #28
    13a4:	00000014 	andeq	r0, r0, r4, lsl r0
    13a8:	000011c8 	andeq	r1, r0, r8, asr #3
    13ac:	00000000 	andeq	r0, r0, r0
    13b0:	00000014 	andeq	r0, r0, r4, lsl r0
    13b4:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
    13b8:	00018e02 	andeq	r8, r1, r2, lsl #28
    13bc:	00000014 	andeq	r0, r0, r4, lsl r0
    13c0:	000011c8 	andeq	r1, r0, r8, asr #3
    13c4:	00000000 	andeq	r0, r0, r0
    13c8:	0000001a 	andeq	r0, r0, sl, lsl r0
    13cc:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
    13d0:	00018e02 	andeq	r8, r1, r2, lsl #28
    13d4:	00000014 	andeq	r0, r0, r4, lsl r0
    13d8:	000011c8 	andeq	r1, r0, r8, asr #3
    13dc:	00000000 	andeq	r0, r0, r0
    13e0:	00000014 	andeq	r0, r0, r4, lsl r0
    13e4:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
    13e8:	00018e02 	andeq	r8, r1, r2, lsl #28
    13ec:	0000000c 	andeq	r0, r0, ip
    13f0:	000011c8 	andeq	r1, r0, r8, asr #3
    13f4:	08001742 	stmdaeq	r0, {r1, r6, r8, r9, sl, ip}
    13f8:	00000006 	andeq	r0, r0, r6
    13fc:	0000000c 	andeq	r0, r0, ip
    1400:	000011c8 	andeq	r1, r0, r8, asr #3
    1404:	00000000 	andeq	r0, r0, r0
    1408:	00000010 	andeq	r0, r0, r0, lsl r0
    140c:	0000000c 	andeq	r0, r0, ip
    1410:	000011c8 	andeq	r1, r0, r8, asr #3
    1414:	00000000 	andeq	r0, r0, r0
    1418:	00000010 	andeq	r0, r0, r0, lsl r0
    141c:	00000018 	andeq	r0, r0, r8, lsl r0
    1420:	000011c8 	andeq	r1, r0, r8, asr #3
    1424:	00000000 	andeq	r0, r0, r0
    1428:	0000003c 	andeq	r0, r0, ip, lsr r0
    142c:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xe41
    1430:	86038504 	strhi	r8, [r3], -r4, lsl #10
    1434:	00018e02 	andeq	r8, r1, r2, lsl #28
    1438:	0000000c 	andeq	r0, r0, ip
    143c:	000011c8 	andeq	r1, r0, r8, asr #3
    1440:	00000000 	andeq	r0, r0, r0
    1444:	00000010 	andeq	r0, r0, r0, lsl r0
    1448:	0000000c 	andeq	r0, r0, ip
    144c:	000011c8 	andeq	r1, r0, r8, asr #3
    1450:	00000000 	andeq	r0, r0, r0
    1454:	00000014 	andeq	r0, r0, r4, lsl r0
    1458:	0000000c 	andeq	r0, r0, ip
    145c:	000011c8 	andeq	r1, r0, r8, asr #3
    1460:	00000000 	andeq	r0, r0, r0
    1464:	00000010 	andeq	r0, r0, r0, lsl r0
    1468:	0000000c 	andeq	r0, r0, ip
    146c:	000011c8 	andeq	r1, r0, r8, asr #3
    1470:	00000000 	andeq	r0, r0, r0
    1474:	00000014 	andeq	r0, r0, r4, lsl r0
    1478:	0000000c 	andeq	r0, r0, ip
    147c:	000011c8 	andeq	r1, r0, r8, asr #3
    1480:	00000000 	andeq	r0, r0, r0
    1484:	00000018 	andeq	r0, r0, r8, lsl r0
    1488:	0000000c 	andeq	r0, r0, ip
    148c:	000011c8 	andeq	r1, r0, r8, asr #3
    1490:	00000000 	andeq	r0, r0, r0
    1494:	00000018 	andeq	r0, r0, r8, lsl r0
    1498:	0000000c 	andeq	r0, r0, ip
    149c:	000011c8 	andeq	r1, r0, r8, asr #3
    14a0:	00000000 	andeq	r0, r0, r0
    14a4:	00000018 	andeq	r0, r0, r8, lsl r0
    14a8:	0000000c 	andeq	r0, r0, ip
    14ac:	000011c8 	andeq	r1, r0, r8, asr #3
    14b0:	00000000 	andeq	r0, r0, r0
    14b4:	00000018 	andeq	r0, r0, r8, lsl r0
    14b8:	0000000c 	andeq	r0, r0, ip
    14bc:	000011c8 	andeq	r1, r0, r8, asr #3
    14c0:	00000000 	andeq	r0, r0, r0
    14c4:	00000010 	andeq	r0, r0, r0, lsl r0
    14c8:	0000000c 	andeq	r0, r0, ip
    14cc:	000011c8 	andeq	r1, r0, r8, asr #3
    14d0:	00000000 	andeq	r0, r0, r0
    14d4:	00000014 	andeq	r0, r0, r4, lsl r0
    14d8:	0000000c 	andeq	r0, r0, ip
    14dc:	000011c8 	andeq	r1, r0, r8, asr #3
    14e0:	00000000 	andeq	r0, r0, r0
    14e4:	00000010 	andeq	r0, r0, r0, lsl r0
    14e8:	0000000c 	andeq	r0, r0, ip
    14ec:	000011c8 	andeq	r1, r0, r8, asr #3
    14f0:	00000000 	andeq	r0, r0, r0
    14f4:	00000014 	andeq	r0, r0, r4, lsl r0
    14f8:	0000000c 	andeq	r0, r0, ip
    14fc:	000011c8 	andeq	r1, r0, r8, asr #3
    1500:	00000000 	andeq	r0, r0, r0
    1504:	00000010 	andeq	r0, r0, r0, lsl r0
    1508:	0000000c 	andeq	r0, r0, ip
    150c:	000011c8 	andeq	r1, r0, r8, asr #3
    1510:	00000000 	andeq	r0, r0, r0
    1514:	00000014 	andeq	r0, r0, r4, lsl r0
    1518:	0000000c 	andeq	r0, r0, ip
    151c:	000011c8 	andeq	r1, r0, r8, asr #3
    1520:	00000000 	andeq	r0, r0, r0
    1524:	00000010 	andeq	r0, r0, r0, lsl r0
    1528:	0000000c 	andeq	r0, r0, ip
    152c:	000011c8 	andeq	r1, r0, r8, asr #3
    1530:	00000000 	andeq	r0, r0, r0
    1534:	00000014 	andeq	r0, r0, r4, lsl r0
    1538:	0000000c 	andeq	r0, r0, ip
    153c:	000011c8 	andeq	r1, r0, r8, asr #3
    1540:	00000000 	andeq	r0, r0, r0
    1544:	00000010 	andeq	r0, r0, r0, lsl r0
    1548:	0000000c 	andeq	r0, r0, ip
    154c:	000011c8 	andeq	r1, r0, r8, asr #3
    1550:	00000000 	andeq	r0, r0, r0
    1554:	00000010 	andeq	r0, r0, r0, lsl r0
    1558:	0000000c 	andeq	r0, r0, ip
    155c:	000011c8 	andeq	r1, r0, r8, asr #3
    1560:	00000000 	andeq	r0, r0, r0
    1564:	00000010 	andeq	r0, r0, r0, lsl r0
    1568:	0000000c 	andeq	r0, r0, ip
    156c:	000011c8 	andeq	r1, r0, r8, asr #3
    1570:	00000000 	andeq	r0, r0, r0
    1574:	00000010 	andeq	r0, r0, r0, lsl r0
    1578:	0000000c 	andeq	r0, r0, ip
    157c:	000011c8 	andeq	r1, r0, r8, asr #3
    1580:	00000000 	andeq	r0, r0, r0
    1584:	00000010 	andeq	r0, r0, r0, lsl r0
    1588:	0000000c 	andeq	r0, r0, ip
    158c:	000011c8 	andeq	r1, r0, r8, asr #3
    1590:	00000000 	andeq	r0, r0, r0
    1594:	00000010 	andeq	r0, r0, r0, lsl r0
    1598:	0000000c 	andeq	r0, r0, ip
    159c:	000011c8 	andeq	r1, r0, r8, asr #3
    15a0:	00000000 	andeq	r0, r0, r0
    15a4:	00000014 	andeq	r0, r0, r4, lsl r0
    15a8:	0000000c 	andeq	r0, r0, ip
    15ac:	000011c8 	andeq	r1, r0, r8, asr #3
    15b0:	00000000 	andeq	r0, r0, r0
    15b4:	00000014 	andeq	r0, r0, r4, lsl r0
    15b8:	0000000c 	andeq	r0, r0, ip
    15bc:	000011c8 	andeq	r1, r0, r8, asr #3
    15c0:	00000000 	andeq	r0, r0, r0
    15c4:	00000014 	andeq	r0, r0, r4, lsl r0
    15c8:	0000000c 	andeq	r0, r0, ip
    15cc:	000011c8 	andeq	r1, r0, r8, asr #3
    15d0:	00000000 	andeq	r0, r0, r0
    15d4:	00000014 	andeq	r0, r0, r4, lsl r0
    15d8:	0000000c 	andeq	r0, r0, ip
    15dc:	000011c8 	andeq	r1, r0, r8, asr #3
    15e0:	00000000 	andeq	r0, r0, r0
    15e4:	00000014 	andeq	r0, r0, r4, lsl r0
    15e8:	00000014 	andeq	r0, r0, r4, lsl r0
    15ec:	000011c8 	andeq	r1, r0, r8, asr #3
    15f0:	00000000 	andeq	r0, r0, r0
    15f4:	0000001c 	andeq	r0, r0, ip, lsl r0
    15f8:	84080e42 	strhi	r0, [r8], #-3650	; 0xe42
    15fc:	00018e02 	andeq	r8, r1, r2, lsl #28
    1600:	00000014 	andeq	r0, r0, r4, lsl r0
    1604:	000011c8 	andeq	r1, r0, r8, asr #3
    1608:	00000000 	andeq	r0, r0, r0
    160c:	0000001c 	andeq	r0, r0, ip, lsl r0
    1610:	84080e42 	strhi	r0, [r8], #-3650	; 0xe42
    1614:	00018e02 	andeq	r8, r1, r2, lsl #28
    1618:	00000014 	andeq	r0, r0, r4, lsl r0
    161c:	000011c8 	andeq	r1, r0, r8, asr #3
    1620:	00000000 	andeq	r0, r0, r0
    1624:	00000044 	andeq	r0, r0, r4, asr #32
    1628:	84080e42 	strhi	r0, [r8], #-3650	; 0xe42
    162c:	00018e02 	andeq	r8, r1, r2, lsl #28
    1630:	0000000c 	andeq	r0, r0, ip
    1634:	000011c8 	andeq	r1, r0, r8, asr #3
    1638:	00000000 	andeq	r0, r0, r0
    163c:	00000018 	andeq	r0, r0, r8, lsl r0
    1640:	0000000c 	andeq	r0, r0, ip
    1644:	000011c8 	andeq	r1, r0, r8, asr #3
    1648:	00000000 	andeq	r0, r0, r0
    164c:	00000018 	andeq	r0, r0, r8, lsl r0
    1650:	0000000c 	andeq	r0, r0, ip
    1654:	000011c8 	andeq	r1, r0, r8, asr #3
    1658:	00000000 	andeq	r0, r0, r0
    165c:	00000018 	andeq	r0, r0, r8, lsl r0
    1660:	0000000c 	andeq	r0, r0, ip
    1664:	000011c8 	andeq	r1, r0, r8, asr #3
    1668:	00000000 	andeq	r0, r0, r0
    166c:	00000016 	andeq	r0, r0, r6, lsl r0
    1670:	0000000c 	andeq	r0, r0, ip
    1674:	000011c8 	andeq	r1, r0, r8, asr #3
    1678:	00000000 	andeq	r0, r0, r0
    167c:	00000016 	andeq	r0, r0, r6, lsl r0
    1680:	0000000c 	andeq	r0, r0, ip
    1684:	000011c8 	andeq	r1, r0, r8, asr #3
    1688:	00000000 	andeq	r0, r0, r0
    168c:	00000016 	andeq	r0, r0, r6, lsl r0
    1690:	0000000c 	andeq	r0, r0, ip
    1694:	000011c8 	andeq	r1, r0, r8, asr #3
    1698:	00000000 	andeq	r0, r0, r0
    169c:	00000016 	andeq	r0, r0, r6, lsl r0
    16a0:	0000000c 	andeq	r0, r0, ip
    16a4:	000011c8 	andeq	r1, r0, r8, asr #3
    16a8:	00000000 	andeq	r0, r0, r0
    16ac:	00000004 	andeq	r0, r0, r4
    16b0:	0000000c 	andeq	r0, r0, ip
    16b4:	000011c8 	andeq	r1, r0, r8, asr #3
    16b8:	00000000 	andeq	r0, r0, r0
    16bc:	00000004 	andeq	r0, r0, r4
    16c0:	0000000c 	andeq	r0, r0, ip
    16c4:	000011c8 	andeq	r1, r0, r8, asr #3
    16c8:	00000000 	andeq	r0, r0, r0
    16cc:	00000004 	andeq	r0, r0, r4
    16d0:	0000000c 	andeq	r0, r0, ip
    16d4:	000011c8 	andeq	r1, r0, r8, asr #3
    16d8:	00000000 	andeq	r0, r0, r0
    16dc:	00000004 	andeq	r0, r0, r4
    16e0:	0000000c 	andeq	r0, r0, ip
    16e4:	000011c8 	andeq	r1, r0, r8, asr #3
    16e8:	00000000 	andeq	r0, r0, r0
    16ec:	00000004 	andeq	r0, r0, r4
    16f0:	0000000c 	andeq	r0, r0, ip
    16f4:	000011c8 	andeq	r1, r0, r8, asr #3
    16f8:	00000000 	andeq	r0, r0, r0
    16fc:	00000006 	andeq	r0, r0, r6
    1700:	0000000c 	andeq	r0, r0, ip
    1704:	000011c8 	andeq	r1, r0, r8, asr #3
    1708:	00000000 	andeq	r0, r0, r0
    170c:	00000016 	andeq	r0, r0, r6, lsl r0
    1710:	0000000c 	andeq	r0, r0, ip
    1714:	000011c8 	andeq	r1, r0, r8, asr #3
    1718:	00000000 	andeq	r0, r0, r0
    171c:	0000001a 	andeq	r0, r0, sl, lsl r0
    1720:	00000030 	andeq	r0, r0, r0, lsr r0
    1724:	000011c8 	andeq	r1, r0, r8, asr #3
    1728:	00000000 	andeq	r0, r0, r0
    172c:	0000006e 	andeq	r0, r0, lr, rrx
    1730:	83180e41 	tsthi	r8, #1040	; 0x410
    1734:	85058406 	strhi	r8, [r5, #-1030]	; 0x406
    1738:	87038604 	strhi	r8, [r3, -r4, lsl #12]
    173c:	62018e02 	andvs	r8, r1, #2, 28
    1740:	c6c7ce0a 	strbgt	ip, [r7], sl, lsl #28
    1744:	0ec3c4c5 	cdpeq	4, 12, cr12, cr3, cr5, {6}
    1748:	500b4200 	andpl	r4, fp, r0, lsl #4
    174c:	c5c6c7ce 	strbgt	ip, [r6, #1998]	; 0x7ce
    1750:	000ec3c4 	andeq	ip, lr, r4, asr #7
    1754:	0000000c 	andeq	r0, r0, ip
    1758:	000011c8 	andeq	r1, r0, r8, asr #3
    175c:	00000000 	andeq	r0, r0, r0
    1760:	00000016 	andeq	r0, r0, r6, lsl r0
    1764:	0000000c 	andeq	r0, r0, ip
    1768:	000011c8 	andeq	r1, r0, r8, asr #3
    176c:	00000000 	andeq	r0, r0, r0
    1770:	0000001a 	andeq	r0, r0, sl, lsl r0
    1774:	00000048 	andeq	r0, r0, r8, asr #32
    1778:	000011c8 	andeq	r1, r0, r8, asr #3
    177c:	00000000 	andeq	r0, r0, r0
    1780:	000000b6 	strheq	r0, [r0], -r6
    1784:	83180e41 	tsthi	r8, #1040	; 0x410
    1788:	85058406 	strhi	r8, [r5, #-1030]	; 0x406
    178c:	87038604 	strhi	r8, [r3, -r4, lsl #12]
    1790:	4d018e02 	stcmi	14, cr8, [r1, #-8]
    1794:	c6c7ce0a 	strbgt	ip, [r7], sl, lsl #28
    1798:	0ec3c4c5 	cdpeq	4, 12, cr12, cr3, cr5, {6}
    179c:	480b4200 	stmdami	fp, {r9, lr}
    17a0:	c6c7ce0a 	strbgt	ip, [r7], sl, lsl #28
    17a4:	0ec3c4c5 	cdpeq	4, 12, cr12, cr3, cr5, {6}
    17a8:	600b4200 	andvs	r4, fp, r0, lsl #4
    17ac:	c6c7ce0a 	strbgt	ip, [r7], sl, lsl #28
    17b0:	0ec3c4c5 	cdpeq	4, 12, cr12, cr3, cr5, {6}
    17b4:	5c0b4200 	sfmpl	f4, 4, [fp], {-0}
    17b8:	c5c6c7ce 	strbgt	ip, [r6, #1998]	; 0x7ce
    17bc:	000ec3c4 	andeq	ip, lr, r4, asr #7
    17c0:	0000000c 	andeq	r0, r0, ip
    17c4:	000011c8 	andeq	r1, r0, r8, asr #3
    17c8:	00000000 	andeq	r0, r0, r0
    17cc:	00000010 	andeq	r0, r0, r0, lsl r0
    17d0:	0000000c 	andeq	r0, r0, ip
    17d4:	000011c8 	andeq	r1, r0, r8, asr #3
    17d8:	00000000 	andeq	r0, r0, r0
    17dc:	00000006 	andeq	r0, r0, r6
    17e0:	0000000c 	andeq	r0, r0, ip
    17e4:	000011c8 	andeq	r1, r0, r8, asr #3
    17e8:	00000000 	andeq	r0, r0, r0
    17ec:	00000006 	andeq	r0, r0, r6
    17f0:	0000000c 	andeq	r0, r0, ip
    17f4:	000011c8 	andeq	r1, r0, r8, asr #3
    17f8:	00000000 	andeq	r0, r0, r0
    17fc:	00000006 	andeq	r0, r0, r6
    1800:	0000000c 	andeq	r0, r0, ip
    1804:	000011c8 	andeq	r1, r0, r8, asr #3
    1808:	00000000 	andeq	r0, r0, r0
    180c:	00000008 	andeq	r0, r0, r8
    1810:	0000000c 	andeq	r0, r0, ip
    1814:	000011c8 	andeq	r1, r0, r8, asr #3
    1818:	00000000 	andeq	r0, r0, r0
    181c:	00000006 	andeq	r0, r0, r6
    1820:	0000000c 	andeq	r0, r0, ip
    1824:	000011c8 	andeq	r1, r0, r8, asr #3
    1828:	00000000 	andeq	r0, r0, r0
    182c:	00000006 	andeq	r0, r0, r6
    1830:	0000000c 	andeq	r0, r0, ip
    1834:	000011c8 	andeq	r1, r0, r8, asr #3
    1838:	00000000 	andeq	r0, r0, r0
    183c:	0000000c 	andeq	r0, r0, ip
    1840:	0000000c 	andeq	r0, r0, ip
    1844:	000011c8 	andeq	r1, r0, r8, asr #3
    1848:	08001748 	stmdaeq	r0, {r3, r6, r8, r9, sl, ip}
    184c:	00000008 	andeq	r0, r0, r8
    1850:	0000000c 	andeq	r0, r0, ip
    1854:	000011c8 	andeq	r1, r0, r8, asr #3
    1858:	00000000 	andeq	r0, r0, r0
    185c:	00000016 	andeq	r0, r0, r6, lsl r0
    1860:	0000000c 	andeq	r0, r0, ip
    1864:	000011c8 	andeq	r1, r0, r8, asr #3
    1868:	08001750 	stmdaeq	r0, {r4, r6, r8, r9, sl, ip}
    186c:	00000008 	andeq	r0, r0, r8
    1870:	0000000c 	andeq	r0, r0, ip
    1874:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1878:	7c020001 	stcvc	0, cr0, [r2], {1}
    187c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1880:	0000000c 	andeq	r0, r0, ip
    1884:	00001870 	andeq	r1, r0, r0, ror r8
    1888:	00000000 	andeq	r0, r0, r0
    188c:	00000018 	andeq	r0, r0, r8, lsl r0
    1890:	0000000c 	andeq	r0, r0, ip
    1894:	00001870 	andeq	r1, r0, r0, ror r8
    1898:	08001758 	stmdaeq	r0, {r3, r4, r6, r8, r9, sl, ip}
    189c:	0000000c 	andeq	r0, r0, ip
    18a0:	0000000c 	andeq	r0, r0, ip
    18a4:	00001870 	andeq	r1, r0, r0, ror r8
    18a8:	08001764 	stmdaeq	r0, {r2, r5, r6, r8, r9, sl, ip}
    18ac:	00000028 	andeq	r0, r0, r8, lsr #32
    18b0:	0000000c 	andeq	r0, r0, ip
    18b4:	00001870 	andeq	r1, r0, r0, ror r8
    18b8:	0800178c 	stmdaeq	r0, {r2, r3, r7, r8, r9, sl, ip}
    18bc:	00000018 	andeq	r0, r0, r8, lsl r0
    18c0:	0000000c 	andeq	r0, r0, ip
    18c4:	00001870 	andeq	r1, r0, r0, ror r8
    18c8:	00000000 	andeq	r0, r0, r0
    18cc:	0000000c 	andeq	r0, r0, ip
    18d0:	0000000c 	andeq	r0, r0, ip
    18d4:	00001870 	andeq	r1, r0, r0, ror r8
    18d8:	00000000 	andeq	r0, r0, r0
    18dc:	0000001c 	andeq	r0, r0, ip, lsl r0
    18e0:	0000000c 	andeq	r0, r0, ip
    18e4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    18e8:	7c020001 	stcvc	0, cr0, [r2], {1}
    18ec:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    18f0:	00000024 	andeq	r0, r0, r4, lsr #32
    18f4:	000018e0 	andeq	r1, r0, r0, ror #17
    18f8:	080017a4 	stmdaeq	r0, {r2, r5, r7, r8, r9, sl, ip}
    18fc:	00000094 	muleq	r0, r4, r0
    1900:	83080e41 	movwhi	r0, #36417	; 0x8e41
    1904:	5b018e02 	blpl	65114 <__Stack_Size+0x64d14>
    1908:	0ec3ce0a 	cdpeq	14, 12, cr12, cr3, cr10, {0}
    190c:	620b4500 	andvs	r4, fp, #0, 10
    1910:	0ec3ce0a 	cdpeq	14, 12, cr12, cr3, cr10, {0}
    1914:	000b4200 	andeq	r4, fp, r0, lsl #4
    1918:	0000001c 	andeq	r0, r0, ip, lsl r0
    191c:	000018e0 	andeq	r1, r0, r0, ror #17
    1920:	08001838 	stmdaeq	r0, {r3, r4, r5, fp, ip}
    1924:	00000088 	andeq	r0, r0, r8, lsl #1
    1928:	840c0e41 	strhi	r0, [ip], #-3649	; 0xe41
    192c:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
    1930:	280e5d01 	stmdacs	lr, {r0, r8, sl, fp, ip, lr}
    1934:	000c0e62 	andeq	r0, ip, r2, ror #28
    1938:	0000000c 	andeq	r0, r0, ip
    193c:	000018e0 	andeq	r1, r0, r0, ror #17
    1940:	080018c0 	stmdaeq	r0, {r6, r7, fp, ip}
    1944:	00000016 	andeq	r0, r0, r6, lsl r0
    1948:	00000014 	andeq	r0, r0, r4, lsl r0
    194c:	000018e0 	andeq	r1, r0, r0, ror #17
    1950:	00000000 	andeq	r0, r0, r0
    1954:	00000020 	andeq	r0, r0, r0, lsr #32
    1958:	84080e42 	strhi	r0, [r8], #-3650	; 0xe42
    195c:	00018e02 	andeq	r8, r1, r2, lsl #28
    1960:	0000000c 	andeq	r0, r0, ip
    1964:	000018e0 	andeq	r1, r0, r0, ror #17
    1968:	00000000 	andeq	r0, r0, r0
    196c:	0000000c 	andeq	r0, r0, ip
    1970:	0000000c 	andeq	r0, r0, ip
    1974:	000018e0 	andeq	r1, r0, r0, ror #17
    1978:	080018d6 	stmdaeq	r0, {r1, r2, r4, r6, r7, fp, ip}
    197c:	00000018 	andeq	r0, r0, r8, lsl r0
    1980:	00000014 	andeq	r0, r0, r4, lsl r0
    1984:	000018e0 	andeq	r1, r0, r0, ror #17
    1988:	080018ee 	stmdaeq	r0, {r1, r2, r3, r5, r6, r7, fp, ip}
    198c:	00000032 	andeq	r0, r0, r2, lsr r0
    1990:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
    1994:	00018e02 	andeq	r8, r1, r2, lsl #28
    1998:	0000000c 	andeq	r0, r0, ip
    199c:	000018e0 	andeq	r1, r0, r0, ror #17
    19a0:	00000000 	andeq	r0, r0, r0
    19a4:	00000012 	andeq	r0, r0, r2, lsl r0
    19a8:	0000000c 	andeq	r0, r0, ip
    19ac:	000018e0 	andeq	r1, r0, r0, ror #17
    19b0:	00000000 	andeq	r0, r0, r0
    19b4:	00000016 	andeq	r0, r0, r6, lsl r0
    19b8:	0000000c 	andeq	r0, r0, ip
    19bc:	000018e0 	andeq	r1, r0, r0, ror #17
    19c0:	00000000 	andeq	r0, r0, r0
    19c4:	00000016 	andeq	r0, r0, r6, lsl r0
    19c8:	0000000c 	andeq	r0, r0, ip
    19cc:	000018e0 	andeq	r1, r0, r0, ror #17
    19d0:	00000000 	andeq	r0, r0, r0
    19d4:	00000018 	andeq	r0, r0, r8, lsl r0
    19d8:	0000000c 	andeq	r0, r0, ip
    19dc:	000018e0 	andeq	r1, r0, r0, ror #17
    19e0:	00000000 	andeq	r0, r0, r0
    19e4:	00000016 	andeq	r0, r0, r6, lsl r0
    19e8:	0000000c 	andeq	r0, r0, ip
    19ec:	000018e0 	andeq	r1, r0, r0, ror #17
    19f0:	00000000 	andeq	r0, r0, r0
    19f4:	00000018 	andeq	r0, r0, r8, lsl r0
    19f8:	0000000c 	andeq	r0, r0, ip
    19fc:	000018e0 	andeq	r1, r0, r0, ror #17
    1a00:	08001920 	stmdaeq	r0, {r5, r8, fp, ip}
    1a04:	00000008 	andeq	r0, r0, r8
    1a08:	0000000c 	andeq	r0, r0, ip
    1a0c:	000018e0 	andeq	r1, r0, r0, ror #17
    1a10:	08001928 	stmdaeq	r0, {r3, r5, r8, fp, ip}
    1a14:	00000008 	andeq	r0, r0, r8
    1a18:	0000000c 	andeq	r0, r0, ip
    1a1c:	000018e0 	andeq	r1, r0, r0, ror #17
    1a20:	00000000 	andeq	r0, r0, r0
    1a24:	0000000c 	andeq	r0, r0, ip
    1a28:	0000000c 	andeq	r0, r0, ip
    1a2c:	000018e0 	andeq	r1, r0, r0, ror #17
    1a30:	00000000 	andeq	r0, r0, r0
    1a34:	00000012 	andeq	r0, r0, r2, lsl r0
    1a38:	0000000c 	andeq	r0, r0, ip
    1a3c:	000018e0 	andeq	r1, r0, r0, ror #17
    1a40:	00000000 	andeq	r0, r0, r0
    1a44:	00000012 	andeq	r0, r0, r2, lsl r0
    1a48:	0000000c 	andeq	r0, r0, ip
    1a4c:	000018e0 	andeq	r1, r0, r0, ror #17
    1a50:	00000000 	andeq	r0, r0, r0
    1a54:	00000018 	andeq	r0, r0, r8, lsl r0
    1a58:	0000000c 	andeq	r0, r0, ip
    1a5c:	000018e0 	andeq	r1, r0, r0, ror #17
    1a60:	00000000 	andeq	r0, r0, r0
    1a64:	00000018 	andeq	r0, r0, r8, lsl r0
    1a68:	0000000c 	andeq	r0, r0, ip
    1a6c:	000018e0 	andeq	r1, r0, r0, ror #17
    1a70:	00000000 	andeq	r0, r0, r0
    1a74:	00000018 	andeq	r0, r0, r8, lsl r0
    1a78:	0000000c 	andeq	r0, r0, ip
    1a7c:	000018e0 	andeq	r1, r0, r0, ror #17
    1a80:	00000000 	andeq	r0, r0, r0
    1a84:	00000016 	andeq	r0, r0, r6, lsl r0
    1a88:	0000000c 	andeq	r0, r0, ip
    1a8c:	000018e0 	andeq	r1, r0, r0, ror #17
    1a90:	00000000 	andeq	r0, r0, r0
    1a94:	00000018 	andeq	r0, r0, r8, lsl r0
    1a98:	0000000c 	andeq	r0, r0, ip
    1a9c:	000018e0 	andeq	r1, r0, r0, ror #17
    1aa0:	08001930 	stmdaeq	r0, {r4, r5, r8, fp, ip}
    1aa4:	0000000c 	andeq	r0, r0, ip
    1aa8:	0000000c 	andeq	r0, r0, ip
    1aac:	000018e0 	andeq	r1, r0, r0, ror #17
    1ab0:	0800193c 	stmdaeq	r0, {r2, r3, r4, r5, r8, fp, ip}
    1ab4:	00000008 	andeq	r0, r0, r8
    1ab8:	00000014 	andeq	r0, r0, r4, lsl r0
    1abc:	000018e0 	andeq	r1, r0, r0, ror #17
    1ac0:	08001944 	stmdaeq	r0, {r2, r6, r8, fp, ip}
    1ac4:	0000003e 	andeq	r0, r0, lr, lsr r0
    1ac8:	84080e42 	strhi	r0, [r8], #-3650	; 0xe42
    1acc:	00018e02 	andeq	r8, r1, r2, lsl #28
    1ad0:	0000000c 	andeq	r0, r0, ip
    1ad4:	000018e0 	andeq	r1, r0, r0, ror #17
    1ad8:	00000000 	andeq	r0, r0, r0
    1adc:	0000000e 	andeq	r0, r0, lr
    1ae0:	0000000c 	andeq	r0, r0, ip
    1ae4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1ae8:	7c020001 	stcvc	0, cr0, [r2], {1}
    1aec:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1af0:	0000001c 	andeq	r0, r0, ip, lsl r0
    1af4:	00001ae0 	andeq	r1, r0, r0, ror #21
    1af8:	08001984 	stmdaeq	r0, {r2, r7, r8, fp, ip}
    1afc:	00000050 	andeq	r0, r0, r0, asr r0
    1b00:	000d0941 	andeq	r0, sp, r1, asr #18
    1b04:	8d080e44 	stchi	14, cr0, [r8, #-272]	; 0xfffffef0
    1b08:	56018e02 	strpl	r8, [r1], -r2, lsl #28
    1b0c:	000ec0ce 	andeq	ip, lr, lr, asr #1
    1b10:	0000000c 	andeq	r0, r0, ip
    1b14:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1b18:	7c020001 	stcvc	0, cr0, [r2], {1}
    1b1c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1b20:	0000000c 	andeq	r0, r0, ip
    1b24:	00001b10 	andeq	r1, r0, r0, lsl fp
    1b28:	080019d4 	stmdaeq	r0, {r2, r4, r6, r7, r8, fp, ip}
    1b2c:	00000034 	andeq	r0, r0, r4, lsr r0
    1b30:	0000000c 	andeq	r0, r0, ip
    1b34:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1b38:	7c020001 	stcvc	0, cr0, [r2], {1}
    1b3c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1b40:	00000014 	andeq	r0, r0, r4, lsl r0
    1b44:	00001b30 	andeq	r1, r0, r0, lsr fp
    1b48:	08001a08 	stmdaeq	r0, {r3, r9, fp, ip}
    1b4c:	00000024 	andeq	r0, r0, r4, lsr #32
    1b50:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
    1b54:	00018e02 	andeq	r8, r1, r2, lsl #28
    1b58:	00000014 	andeq	r0, r0, r4, lsl r0
    1b5c:	00001b30 	andeq	r1, r0, r0, lsr fp
    1b60:	08001a2c 	stmdaeq	r0, {r2, r3, r5, r9, fp, ip}
    1b64:	00000024 	andeq	r0, r0, r4, lsr #32
    1b68:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
    1b6c:	00018e02 	andeq	r8, r1, r2, lsl #28
    1b70:	00000014 	andeq	r0, r0, r4, lsl r0
    1b74:	00001b30 	andeq	r1, r0, r0, lsr fp
    1b78:	08001a50 	stmdaeq	r0, {r4, r6, r9, fp, ip}
    1b7c:	00000090 	muleq	r0, r0, r0
    1b80:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
    1b84:	00018e02 	andeq	r8, r1, r2, lsl #28
    1b88:	00000020 	andeq	r0, r0, r0, lsr #32
    1b8c:	00001b30 	andeq	r1, r0, r0, lsr fp
    1b90:	08001ae0 	stmdaeq	r0, {r5, r6, r7, r9, fp, ip}
    1b94:	000000ac 	andeq	r0, r0, ip, lsr #1
    1b98:	83200e42 	teqhi	r0, #1056	; 0x420
    1b9c:	85078408 	strhi	r8, [r7, #-1032]	; 0x408
    1ba0:	87058606 	strhi	r8, [r5, -r6, lsl #12]
    1ba4:	89038804 	stmdbhi	r3, {r2, fp, pc}
    1ba8:	00018e02 	andeq	r8, r1, r2, lsl #28
    1bac:	00000014 	andeq	r0, r0, r4, lsl r0
    1bb0:	00001b30 	andeq	r1, r0, r0, lsr fp
    1bb4:	08001b8c 	stmdaeq	r0, {r2, r3, r7, r8, r9, fp, ip}
    1bb8:	00000038 	andeq	r0, r0, r8, lsr r0
    1bbc:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
    1bc0:	00018e02 	andeq	r8, r1, r2, lsl #28
    1bc4:	00000018 	andeq	r0, r0, r8, lsl r0
    1bc8:	00001b30 	andeq	r1, r0, r0, lsr fp
    1bcc:	08001bc4 	stmdaeq	r0, {r2, r6, r7, r8, r9, fp, ip}
    1bd0:	00000048 	andeq	r0, r0, r8, asr #32
    1bd4:	83100e41 	tsthi	r0, #1040	; 0x410
    1bd8:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
    1bdc:	00018e02 	andeq	r8, r1, r2, lsl #28
    1be0:	00000018 	andeq	r0, r0, r8, lsl r0
    1be4:	00001b30 	andeq	r1, r0, r0, lsr fp
    1be8:	08001c0c 	stmdaeq	r0, {r2, r3, sl, fp, ip}
    1bec:	000000d8 	ldrdeq	r0, [r0], -r8
    1bf0:	83100e41 	tsthi	r0, #1040	; 0x410
    1bf4:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
    1bf8:	00018e02 	andeq	r8, r1, r2, lsl #28
    1bfc:	00000018 	andeq	r0, r0, r8, lsl r0
    1c00:	00001b30 	andeq	r1, r0, r0, lsr fp
    1c04:	08001ce4 	stmdaeq	r0, {r2, r5, r6, r7, sl, fp, ip}
    1c08:	0000008c 	andeq	r0, r0, ip, lsl #1
    1c0c:	83100e41 	tsthi	r0, #1040	; 0x410
    1c10:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
    1c14:	00018e02 	andeq	r8, r1, r2, lsl #28
    1c18:	00000014 	andeq	r0, r0, r4, lsl r0
    1c1c:	00001b30 	andeq	r1, r0, r0, lsr fp
    1c20:	08001d70 	stmdaeq	r0, {r4, r5, r6, r8, sl, fp, ip}
    1c24:	00000024 	andeq	r0, r0, r4, lsr #32
    1c28:	83080e41 	movwhi	r0, #36417	; 0x8e41
    1c2c:	00018e02 	andeq	r8, r1, r2, lsl #28
    1c30:	00000014 	andeq	r0, r0, r4, lsl r0
    1c34:	00001b30 	andeq	r1, r0, r0, lsr fp
    1c38:	08001d94 	stmdaeq	r0, {r2, r4, r7, r8, sl, fp, ip}
    1c3c:	0000001c 	andeq	r0, r0, ip, lsl r0
    1c40:	84080e42 	strhi	r0, [r8], #-3650	; 0xe42
    1c44:	00018e02 	andeq	r8, r1, r2, lsl #28
    1c48:	00000014 	andeq	r0, r0, r4, lsl r0
    1c4c:	00001b30 	andeq	r1, r0, r0, lsr fp
    1c50:	08001db0 	stmdaeq	r0, {r4, r5, r7, r8, sl, fp, ip}
    1c54:	00000044 	andeq	r0, r0, r4, asr #32
    1c58:	83080e41 	movwhi	r0, #36417	; 0x8e41
    1c5c:	00018e02 	andeq	r8, r1, r2, lsl #28
    1c60:	00000024 	andeq	r0, r0, r4, lsr #32
    1c64:	00001b30 	andeq	r1, r0, r0, lsr fp
    1c68:	08001df4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r8, sl, fp, ip}
    1c6c:	000002dc 	ldrdeq	r0, [r0], -ip
    1c70:	84200e41 	strthi	r0, [r0], #-3649	; 0xe41
    1c74:	86048505 	strhi	r8, [r4], -r5, lsl #10
    1c78:	8e028703 	cdphi	7, 0, cr8, cr2, cr3, {0}
    1c7c:	015c0301 	cmpeq	ip, r1, lsl #6
    1c80:	41140e0a 	tstmi	r4, sl, lsl #28
    1c84:	0000000b 	andeq	r0, r0, fp
    1c88:	00000028 	andeq	r0, r0, r8, lsr #32
    1c8c:	00001b30 	andeq	r1, r0, r0, lsr fp
    1c90:	080020d0 	stmdaeq	r0, {r4, r6, r7, sp}
    1c94:	000000cc 	andeq	r0, r0, ip, asr #1
    1c98:	83180e41 	tsthi	r8, #1040	; 0x410
    1c9c:	85058406 	strhi	r8, [r5, #-1030]	; 0x406
    1ca0:	87038604 	strhi	r8, [r3, -r4, lsl #12]
    1ca4:	02018e02 	andeq	r8, r1, #2, 28
    1ca8:	c6c7ce57 			; <UNDEFINED> instruction: 0xc6c7ce57
    1cac:	0ec3c4c5 	cdpeq	4, 12, cr12, cr3, cr5, {6}
    1cb0:	00000000 	andeq	r0, r0, r0
    1cb4:	00000018 	andeq	r0, r0, r8, lsl r0
    1cb8:	00001b30 	andeq	r1, r0, r0, lsr fp
    1cbc:	0800219c 	stmdaeq	r0, {r2, r3, r4, r7, r8, sp}
    1cc0:	00000040 	andeq	r0, r0, r0, asr #32
    1cc4:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xe41
    1cc8:	86038504 	strhi	r8, [r3], -r4, lsl #10
    1ccc:	00018e02 	andeq	r8, r1, r2, lsl #28
    1cd0:	00000018 	andeq	r0, r0, r8, lsl r0
    1cd4:	00001b30 	andeq	r1, r0, r0, lsr fp
    1cd8:	080021dc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r8, sp}
    1cdc:	0000005c 	andeq	r0, r0, ip, asr r0
    1ce0:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
    1ce4:	64018e02 	strvs	r8, [r1], #-3586	; 0xe02
    1ce8:	000ec4ce 	andeq	ip, lr, lr, asr #9
    1cec:	0000000c 	andeq	r0, r0, ip
    1cf0:	00001b30 	andeq	r1, r0, r0, lsr fp
    1cf4:	08002238 	stmdaeq	r0, {r3, r4, r5, r9, sp}
    1cf8:	00000002 	andeq	r0, r0, r2
    1cfc:	0000000c 	andeq	r0, r0, ip
    1d00:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1d04:	7c020001 	stcvc	0, cr0, [r2], {1}
    1d08:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1d0c:	00000018 	andeq	r0, r0, r8, lsl r0
    1d10:	00001cfc 	strdeq	r1, [r0], -ip
    1d14:	0800223a 	stmdaeq	r0, {r1, r3, r4, r5, r9, sp}
    1d18:	00000030 	andeq	r0, r0, r0, lsr r0
    1d1c:	840c0e41 	strhi	r0, [ip], #-3649	; 0xe41
    1d20:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
    1d24:	00000001 	andeq	r0, r0, r1
    1d28:	00000014 	andeq	r0, r0, r4, lsl r0
    1d2c:	00001cfc 	strdeq	r1, [r0], -ip
    1d30:	0800226a 	stmdaeq	r0, {r1, r3, r5, r6, r9, sp}
    1d34:	00000024 	andeq	r0, r0, r4, lsr #32
    1d38:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
    1d3c:	00018e02 	andeq	r8, r1, r2, lsl #28
    1d40:	0000000c 	andeq	r0, r0, ip
    1d44:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1d48:	7c020001 	stcvc	0, cr0, [r2], {1}
    1d4c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1d50:	0000000c 	andeq	r0, r0, ip
    1d54:	00001d40 	andeq	r1, r0, r0, asr #26
    1d58:	00000000 	andeq	r0, r0, r0
    1d5c:	0000000c 	andeq	r0, r0, ip
    1d60:	0000000c 	andeq	r0, r0, ip
    1d64:	00001d40 	andeq	r1, r0, r0, asr #26
    1d68:	00000000 	andeq	r0, r0, r0
    1d6c:	0000000c 	andeq	r0, r0, ip
    1d70:	0000000c 	andeq	r0, r0, ip
    1d74:	00001d40 	andeq	r1, r0, r0, asr #26
    1d78:	00000000 	andeq	r0, r0, r0
    1d7c:	0000000c 	andeq	r0, r0, ip
    1d80:	0000000c 	andeq	r0, r0, ip
    1d84:	00001d40 	andeq	r1, r0, r0, asr #26
    1d88:	00000000 	andeq	r0, r0, r0
    1d8c:	0000000c 	andeq	r0, r0, ip
    1d90:	0000000c 	andeq	r0, r0, ip
    1d94:	00001d40 	andeq	r1, r0, r0, asr #26
    1d98:	00000000 	andeq	r0, r0, r0
    1d9c:	0000000c 	andeq	r0, r0, ip
    1da0:	0000000c 	andeq	r0, r0, ip
    1da4:	00001d40 	andeq	r1, r0, r0, asr #26
    1da8:	00000000 	andeq	r0, r0, r0
    1dac:	0000000c 	andeq	r0, r0, ip
    1db0:	0000000c 	andeq	r0, r0, ip
    1db4:	00001d40 	andeq	r1, r0, r0, asr #26
    1db8:	00000000 	andeq	r0, r0, r0
    1dbc:	0000000c 	andeq	r0, r0, ip
    1dc0:	0000000c 	andeq	r0, r0, ip
    1dc4:	00001d40 	andeq	r1, r0, r0, asr #26
    1dc8:	08002290 	stmdaeq	r0, {r4, r7, r9, sp}
    1dcc:	00000010 	andeq	r0, r0, r0, lsl r0
    1dd0:	0000000c 	andeq	r0, r0, ip
    1dd4:	00001d40 	andeq	r1, r0, r0, asr #26
    1dd8:	00000000 	andeq	r0, r0, r0
    1ddc:	0000000c 	andeq	r0, r0, ip
    1de0:	0000000c 	andeq	r0, r0, ip
    1de4:	00001d40 	andeq	r1, r0, r0, asr #26
    1de8:	00000000 	andeq	r0, r0, r0
    1dec:	0000000e 	andeq	r0, r0, lr
    1df0:	0000000c 	andeq	r0, r0, ip
    1df4:	00001d40 	andeq	r1, r0, r0, asr #26
    1df8:	00000000 	andeq	r0, r0, r0
    1dfc:	00000010 	andeq	r0, r0, r0, lsl r0
    1e00:	0000000c 	andeq	r0, r0, ip
    1e04:	00001d40 	andeq	r1, r0, r0, asr #26
    1e08:	080022a0 	stmdaeq	r0, {r5, r7, r9, sp}
    1e0c:	0000001c 	andeq	r0, r0, ip, lsl r0
    1e10:	0000000c 	andeq	r0, r0, ip
    1e14:	00001d40 	andeq	r1, r0, r0, asr #26
    1e18:	00000000 	andeq	r0, r0, r0
    1e1c:	00000012 	andeq	r0, r0, r2, lsl r0
    1e20:	0000000c 	andeq	r0, r0, ip
    1e24:	00001d40 	andeq	r1, r0, r0, asr #26
    1e28:	080022bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r9, sp}
    1e2c:	00000032 	andeq	r0, r0, r2, lsr r0
    1e30:	0000000c 	andeq	r0, r0, ip
    1e34:	00001d40 	andeq	r1, r0, r0, asr #26
    1e38:	080022ee 	stmdaeq	r0, {r1, r2, r3, r5, r6, r7, r9, sp}
    1e3c:	00000032 	andeq	r0, r0, r2, lsr r0
    1e40:	0000000c 	andeq	r0, r0, ip
    1e44:	00001d40 	andeq	r1, r0, r0, asr #26
    1e48:	00000000 	andeq	r0, r0, r0
    1e4c:	00000024 	andeq	r0, r0, r4, lsr #32
    1e50:	0000000c 	andeq	r0, r0, ip
    1e54:	00001d40 	andeq	r1, r0, r0, asr #26
    1e58:	00000000 	andeq	r0, r0, r0
    1e5c:	00000012 	andeq	r0, r0, r2, lsl r0
    1e60:	0000000c 	andeq	r0, r0, ip
    1e64:	00001d40 	andeq	r1, r0, r0, asr #26
    1e68:	00000000 	andeq	r0, r0, r0
    1e6c:	00000012 	andeq	r0, r0, r2, lsl r0
    1e70:	0000000c 	andeq	r0, r0, ip
    1e74:	00001d40 	andeq	r1, r0, r0, asr #26
    1e78:	08002320 	stmdaeq	r0, {r5, r8, r9, sp}
    1e7c:	00000026 	andeq	r0, r0, r6, lsr #32
    1e80:	0000000c 	andeq	r0, r0, ip
    1e84:	00001d40 	andeq	r1, r0, r0, asr #26
    1e88:	08002346 	stmdaeq	r0, {r1, r2, r6, r8, r9, sp}
    1e8c:	00000026 	andeq	r0, r0, r6, lsr #32
    1e90:	0000000c 	andeq	r0, r0, ip
    1e94:	00001d40 	andeq	r1, r0, r0, asr #26
    1e98:	00000000 	andeq	r0, r0, r0
    1e9c:	00000020 	andeq	r0, r0, r0, lsr #32
    1ea0:	0000000c 	andeq	r0, r0, ip
    1ea4:	00001d40 	andeq	r1, r0, r0, asr #26
    1ea8:	00000000 	andeq	r0, r0, r0
    1eac:	00000020 	andeq	r0, r0, r0, lsr #32
    1eb0:	0000000c 	andeq	r0, r0, ip
    1eb4:	00001d40 	andeq	r1, r0, r0, asr #26
    1eb8:	0800236c 	stmdaeq	r0, {r2, r3, r5, r6, r8, r9, sp}
    1ebc:	00000020 	andeq	r0, r0, r0, lsr #32
    1ec0:	0000000c 	andeq	r0, r0, ip
    1ec4:	00001d40 	andeq	r1, r0, r0, asr #26
    1ec8:	00000000 	andeq	r0, r0, r0
    1ecc:	00000020 	andeq	r0, r0, r0, lsr #32
    1ed0:	0000000c 	andeq	r0, r0, ip
    1ed4:	00001d40 	andeq	r1, r0, r0, asr #26
    1ed8:	00000000 	andeq	r0, r0, r0
    1edc:	00000020 	andeq	r0, r0, r0, lsr #32
    1ee0:	0000000c 	andeq	r0, r0, ip
    1ee4:	00001d40 	andeq	r1, r0, r0, asr #26
    1ee8:	00000000 	andeq	r0, r0, r0
    1eec:	00000020 	andeq	r0, r0, r0, lsr #32
    1ef0:	0000000c 	andeq	r0, r0, ip
    1ef4:	00001d40 	andeq	r1, r0, r0, asr #26
    1ef8:	00000000 	andeq	r0, r0, r0
    1efc:	0000001a 	andeq	r0, r0, sl, lsl r0
    1f00:	0000000c 	andeq	r0, r0, ip
    1f04:	00001d40 	andeq	r1, r0, r0, asr #26
    1f08:	00000000 	andeq	r0, r0, r0
    1f0c:	0000001a 	andeq	r0, r0, sl, lsl r0
    1f10:	0000000c 	andeq	r0, r0, ip
    1f14:	00001d40 	andeq	r1, r0, r0, asr #26
    1f18:	00000000 	andeq	r0, r0, r0
    1f1c:	00000018 	andeq	r0, r0, r8, lsl r0
    1f20:	0000000c 	andeq	r0, r0, ip
    1f24:	00001d40 	andeq	r1, r0, r0, asr #26
    1f28:	00000000 	andeq	r0, r0, r0
    1f2c:	0000001c 	andeq	r0, r0, ip, lsl r0
    1f30:	0000000c 	andeq	r0, r0, ip
    1f34:	00001d40 	andeq	r1, r0, r0, asr #26
    1f38:	00000000 	andeq	r0, r0, r0
    1f3c:	00000020 	andeq	r0, r0, r0, lsr #32
    1f40:	0000000c 	andeq	r0, r0, ip
    1f44:	00001d40 	andeq	r1, r0, r0, asr #26
    1f48:	00000000 	andeq	r0, r0, r0
    1f4c:	00000020 	andeq	r0, r0, r0, lsr #32
    1f50:	0000000c 	andeq	r0, r0, ip
    1f54:	00001d40 	andeq	r1, r0, r0, asr #26
    1f58:	0800238c 	stmdaeq	r0, {r2, r3, r7, r8, r9, sp}
    1f5c:	00000026 	andeq	r0, r0, r6, lsr #32
    1f60:	0000000c 	andeq	r0, r0, ip
    1f64:	00001d40 	andeq	r1, r0, r0, asr #26
    1f68:	080023b2 	stmdaeq	r0, {r1, r4, r5, r7, r8, r9, sp}
    1f6c:	00000026 	andeq	r0, r0, r6, lsr #32
    1f70:	0000000c 	andeq	r0, r0, ip
    1f74:	00001d40 	andeq	r1, r0, r0, asr #26
    1f78:	00000000 	andeq	r0, r0, r0
    1f7c:	00000022 	andeq	r0, r0, r2, lsr #32
    1f80:	0000000c 	andeq	r0, r0, ip
    1f84:	00001d40 	andeq	r1, r0, r0, asr #26
    1f88:	00000000 	andeq	r0, r0, r0
    1f8c:	00000012 	andeq	r0, r0, r2, lsl r0
    1f90:	0000000c 	andeq	r0, r0, ip
    1f94:	00001d40 	andeq	r1, r0, r0, asr #26
    1f98:	080023d8 	stmdaeq	r0, {r3, r4, r6, r7, r8, r9, sp}
    1f9c:	00000020 	andeq	r0, r0, r0, lsr #32
    1fa0:	0000000c 	andeq	r0, r0, ip
    1fa4:	00001d40 	andeq	r1, r0, r0, asr #26
    1fa8:	080023f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r8, r9, sp}
    1fac:	00000020 	andeq	r0, r0, r0, lsr #32
    1fb0:	0000000c 	andeq	r0, r0, ip
    1fb4:	00001d40 	andeq	r1, r0, r0, asr #26
    1fb8:	08002418 	stmdaeq	r0, {r3, r4, sl, sp}
    1fbc:	00000020 	andeq	r0, r0, r0, lsr #32
    1fc0:	0000000c 	andeq	r0, r0, ip
    1fc4:	00001d40 	andeq	r1, r0, r0, asr #26
    1fc8:	08002438 	stmdaeq	r0, {r3, r4, r5, sl, sp}
    1fcc:	00000020 	andeq	r0, r0, r0, lsr #32
    1fd0:	0000000c 	andeq	r0, r0, ip
    1fd4:	00001d40 	andeq	r1, r0, r0, asr #26
    1fd8:	08002458 	stmdaeq	r0, {r3, r4, r6, sl, sp}
    1fdc:	0000001c 	andeq	r0, r0, ip, lsl r0
    1fe0:	0000000c 	andeq	r0, r0, ip
    1fe4:	00001d40 	andeq	r1, r0, r0, asr #26
    1fe8:	00000000 	andeq	r0, r0, r0
    1fec:	00000026 	andeq	r0, r0, r6, lsr #32
    1ff0:	0000000c 	andeq	r0, r0, ip
    1ff4:	00001d40 	andeq	r1, r0, r0, asr #26
    1ff8:	08002474 	stmdaeq	r0, {r2, r4, r5, r6, sl, sp}
    1ffc:	00000040 	andeq	r0, r0, r0, asr #32
    2000:	0000000c 	andeq	r0, r0, ip
    2004:	00001d40 	andeq	r1, r0, r0, asr #26
    2008:	00000000 	andeq	r0, r0, r0
    200c:	00000020 	andeq	r0, r0, r0, lsr #32
    2010:	0000000c 	andeq	r0, r0, ip
    2014:	00001d40 	andeq	r1, r0, r0, asr #26
    2018:	080024b4 	stmdaeq	r0, {r2, r4, r5, r7, sl, sp}
    201c:	00000020 	andeq	r0, r0, r0, lsr #32
    2020:	00000014 	andeq	r0, r0, r4, lsl r0
    2024:	00001d40 	andeq	r1, r0, r0, asr #26
    2028:	00000000 	andeq	r0, r0, r0
    202c:	00000038 	andeq	r0, r0, r8, lsr r0
    2030:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
    2034:	00018e02 	andeq	r8, r1, r2, lsl #28
    2038:	0000000c 	andeq	r0, r0, ip
    203c:	00001d40 	andeq	r1, r0, r0, asr #26
    2040:	00000000 	andeq	r0, r0, r0
    2044:	00000020 	andeq	r0, r0, r0, lsr #32
    2048:	0000000c 	andeq	r0, r0, ip
    204c:	00001d40 	andeq	r1, r0, r0, asr #26
    2050:	00000000 	andeq	r0, r0, r0
    2054:	00000020 	andeq	r0, r0, r0, lsr #32
    2058:	0000000c 	andeq	r0, r0, ip
    205c:	00001d40 	andeq	r1, r0, r0, asr #26
    2060:	00000000 	andeq	r0, r0, r0
    2064:	00000020 	andeq	r0, r0, r0, lsr #32
    2068:	0000000c 	andeq	r0, r0, ip
    206c:	00001d40 	andeq	r1, r0, r0, asr #26
    2070:	00000000 	andeq	r0, r0, r0
    2074:	00000020 	andeq	r0, r0, r0, lsr #32
    2078:	00000014 	andeq	r0, r0, r4, lsl r0
    207c:	00001d40 	andeq	r1, r0, r0, asr #26
    2080:	00000000 	andeq	r0, r0, r0
    2084:	000000a8 	andeq	r0, r0, r8, lsr #1
    2088:	84080e42 	strhi	r0, [r8], #-3650	; 0xe42
    208c:	00018e02 	andeq	r8, r1, r2, lsl #28
    2090:	0000000c 	andeq	r0, r0, ip
    2094:	00001d40 	andeq	r1, r0, r0, asr #26
    2098:	00000000 	andeq	r0, r0, r0
    209c:	0000005c 	andeq	r0, r0, ip, asr r0
    20a0:	0000000c 	andeq	r0, r0, ip
    20a4:	00001d40 	andeq	r1, r0, r0, asr #26
    20a8:	00000000 	andeq	r0, r0, r0
    20ac:	0000005c 	andeq	r0, r0, ip, asr r0
    20b0:	0000000c 	andeq	r0, r0, ip
    20b4:	00001d40 	andeq	r1, r0, r0, asr #26
    20b8:	00000000 	andeq	r0, r0, r0
    20bc:	00000020 	andeq	r0, r0, r0, lsr #32
    20c0:	0000000c 	andeq	r0, r0, ip
    20c4:	00001d40 	andeq	r1, r0, r0, asr #26
    20c8:	00000000 	andeq	r0, r0, r0
    20cc:	00000020 	andeq	r0, r0, r0, lsr #32
    20d0:	0000000c 	andeq	r0, r0, ip
    20d4:	00001d40 	andeq	r1, r0, r0, asr #26
    20d8:	00000000 	andeq	r0, r0, r0
    20dc:	00000044 	andeq	r0, r0, r4, asr #32
    20e0:	0000000c 	andeq	r0, r0, ip
    20e4:	00001d40 	andeq	r1, r0, r0, asr #26
    20e8:	00000000 	andeq	r0, r0, r0
    20ec:	00000042 	andeq	r0, r0, r2, asr #32
    20f0:	0000000c 	andeq	r0, r0, ip
    20f4:	00001d40 	andeq	r1, r0, r0, asr #26
    20f8:	00000000 	andeq	r0, r0, r0
    20fc:	00000006 	andeq	r0, r0, r6
    2100:	0000000c 	andeq	r0, r0, ip
    2104:	00001d40 	andeq	r1, r0, r0, asr #26
    2108:	080024d4 	stmdaeq	r0, {r2, r4, r6, r7, sl, sp}
    210c:	0000000a 	andeq	r0, r0, sl
    2110:	0000000c 	andeq	r0, r0, ip
    2114:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    2118:	7c020001 	stcvc	0, cr0, [r2], {1}
    211c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    2120:	0000000c 	andeq	r0, r0, ip
    2124:	00002110 	andeq	r2, r0, r0, lsl r1
    2128:	080024e0 	stmdaeq	r0, {r5, r6, r7, sl, sp}
    212c:	00000020 	andeq	r0, r0, r0, lsr #32
    2130:	00000018 	andeq	r0, r0, r8, lsl r0
    2134:	00002110 	andeq	r2, r0, r0, lsl r1
    2138:	08002500 	stmdaeq	r0, {r8, sl, sp}
    213c:	00000024 	andeq	r0, r0, r4, lsr #32
    2140:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xe41
    2144:	86038504 	strhi	r8, [r3], -r4, lsl #10
    2148:	00018e02 	andeq	r8, r1, r2, lsl #28
    214c:	0000000c 	andeq	r0, r0, ip
    2150:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    2154:	7c020001 	stcvc	0, cr0, [r2], {1}
    2158:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    215c:	0000001c 	andeq	r0, r0, ip, lsl r0
    2160:	0000214c 	andeq	r2, r0, ip, asr #2
    2164:	08002524 	stmdaeq	r0, {r2, r5, r8, sl, sp}
    2168:	0000016c 	andeq	r0, r0, ip, ror #2
    216c:	84180e41 	ldrhi	r0, [r8], #-3649	; 0xe41
    2170:	86038504 	strhi	r8, [r3], -r4, lsl #10
    2174:	02018e02 	andeq	r8, r1, #2, 28
    2178:	00100ea3 	andseq	r0, r0, r3, lsr #29
    217c:	00000014 	andeq	r0, r0, r4, lsl r0
    2180:	0000214c 	andeq	r2, r0, ip, asr #2
    2184:	00000000 	andeq	r0, r0, r0
    2188:	00000070 	andeq	r0, r0, r0, ror r0
    218c:	83080e41 	movwhi	r0, #36417	; 0x8e41
    2190:	00018e02 	andeq	r8, r1, r2, lsl #28

Disassembly of section .debug_str:

00000000 <.debug_str>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void CTR_HP(void)
{
       0:	4f495047 	svcmi	0x00495047
  u32 wEPVal = 0;

  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
       4:	646f4d5f 	strbtvs	r4, [pc], #-3423	; c <_Minimum_Stack_Size-0xf4>
       8:	754f5f65 	strbvc	r5, [pc, #-3941]	; fffff0ab <SCS_BASE+0x1fff10ab>
       c:	50505f74 	subspl	r5, r0, r4, ror pc
  {
    _SetISTR((u16)CLR_CTR); /* clear CTR flag */
      10:	6f437700 	svcvs	0x00437700
      14:	00746e75 	rsbseq	r6, r4, r5, ror lr
    /* extract highest priority endpoint number */
    EPindex = (u8)(wIstr & ISTR_EP_ID);
      18:	5f434352 	svcpl	0x00434352
      1c:	43535953 	cmpmi	r3, #1359872	; 0x14c000
    /* process related endpoint register */
    wEPVal = _GetENDPOINT(EPindex);
      20:	6f434b4c 	svcvs	0x00434b4c
      24:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
      28:	554e4700 	strbpl	r4, [lr, #-1792]	; 0x700
    if ((wEPVal & EP_CTR_RX) != 0)
      2c:	34204320 	strtcc	r4, [r0], #-800	; 0x320
    {
      /* clear int flag */
      _ClearEP_CTR_RX(EPindex);
      30:	332e392e 	teqcc	lr, #753664	; 0xb8000
      34:	31303220 	teqcc	r0, r0, lsr #4
      38:	32353035 	eorscc	r3, r5, #53	; 0x35

      /* call OUT service function */
      (*pEpInt_OUT[EPindex-1])();
      3c:	72282039 	eorvc	r2, r8, #57	; 0x39

    } /* if((wEPVal & EP_CTR_RX) */
    else if ((wEPVal & EP_CTR_TX) != 0)
      40:	61656c65 	cmnvs	r5, r5, ror #24
    {
      /* clear int flag */
      _ClearEP_CTR_TX(EPindex);
      44:	20296573 	eorcs	r6, r9, r3, ror r5
      48:	4d52415b 	ldfmie	f4, [r2, #-364]	; 0xfffffe94
      4c:	626d652f 	rsbvs	r6, sp, #197132288	; 0xbc00000

      /* call IN service function */
      (*pEpInt_IN[EPindex-1])();
      50:	65646465 	strbvs	r6, [r4, #-1125]!	; 0x465
      54:	5f342d64 	svcpl	0x00342d64
      58:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40


    } /* if((wEPVal & EP_CTR_TX) != 0) */

  }/* while(...) */
}
      5c:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
      60:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
      64:	6f697369 	svcvs	0x00697369
      68:	3232206e 	eorscc	r2, r2, #110	; 0x6e
      6c:	38383234 	ldmdacc	r8!, {r2, r4, r5, r9, ip, sp}
      70:	6d2d205d 	stcvs	0, cr2, [sp, #-372]!	; 0xfffffe8c
      74:	3d757063 	ldclcc	0, cr7, [r5, #-396]!	; 0xfffffe74
      78:	74726f63 	ldrbtvc	r6, [r2], #-3939	; 0xf63
      7c:	6d2d7865 	stcvs	8, cr7, [sp, #-404]!	; 0xfffffe6c
      80:	6d2d2033 	stcvs	0, cr2, [sp, #-204]!	; 0xffffff34
      84:	6d756874 	ldclvs	8, cr6, [r5, #-464]!	; 0xfffffe30
      88:	672d2062 	strvs	r2, [sp, -r2, rrx]!
      8c:	734f2d20 	movtvc	r2, #64800	; 0xfd20
      90:	66662d20 	strbtvs	r2, [r6], -r0, lsr #26
      94:	74636e75 	strbtvc	r6, [r3], #-3701	; 0xe75
      98:	2d6e6f69 	stclcs	15, cr6, [lr, #-420]!	; 0xfffffe5c
      9c:	74636573 	strbtvc	r6, [r3], #-1395	; 0x573
      a0:	736e6f69 	cmnvc	lr, #420	; 0x1a4
      a4:	70776700 	rsbsvc	r6, r7, r0, lsl #14
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
      break;
      
    case TIM8_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
      a8:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
      ac:	66754254 			; <UNDEFINED> instruction: 0x66754254
      b0:	00726566 	rsbseq	r6, r2, r6, ror #10
      break; 
      
    default:
      break;
  }
}
      b4:	5f434352 	svcpl	0x00434352
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
      break;
      
    case TIM8_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
      b8:	6e496544 	cdpvs	5, 4, cr6, cr9, cr4, {2}
      bc:	67007469 	strvs	r7, [r0, -r9, ror #8]
      c0:	54323375 	ldrtpl	r3, [r2], #-885	; 0x375
      c4:	6e696d69 	cdpvs	13, 6, cr6, cr9, cr9, {3}
      c8:	756f4367 	strbvc	r4, [pc, #-871]!	; fffffd69 <SCS_BASE+0x1fff1d69>
      cc:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
      d0:	00736d31 	rsbseq	r6, r3, r1, lsr sp
      d4:	6e69616d 	powvsez	f6, f1, #5.0
      d8:	4200632e 	andmi	r6, r0, #-1207959552	; 0xb8000000
      dc:	00525253 	subseq	r5, r2, r3, asr r2
      e0:	4f495047 	svcmi	0x00495047
      e4:	646f4d5f 	strbtvs	r4, [pc], #-3423	; ec <_Minimum_Stack_Size-0x14>
      e8:	70620065 	rsbvc	r0, r2, r5, rrx
      ec:	6d6d6f43 	stclvs	15, cr6, [sp, #-268]!	; 0xfffffef4
      f0:	00646e61 	rsbeq	r6, r4, r1, ror #28
      f4:	61656c43 	cmnvs	r5, r3, asr #24
      f8:	66754272 			; <UNDEFINED> instruction: 0x66754272
      fc:	32726566 	rsbscc	r6, r2, #427819008	; 0x19800000
     100:	47003635 	smladxmi	r0, r5, r6, r3
     104:	5f4f4950 	svcpl	0x004f4950
     108:	006e6950 	rsbeq	r6, lr, r0, asr r9
     10c:	5f425355 	svcpl	0x00425355
     110:	5f447854 	svcpl	0x00447854
     114:	5f636544 	svcpl	0x00636544
     118:	46003855 			; <UNDEFINED> instruction: 0x46003855
     11c:	454c4941 	strbmi	r4, [ip, #-2369]	; 0x941
     120:	75460044 	strbvc	r0, [r6, #-68]	; 0x44
     124:	6974636e 	ldmdbvs	r4!, {r1, r2, r3, r5, r6, r8, r9, sp, lr}^
     128:	6c616e6f 	stclvs	14, cr6, [r1], #-444	; 0xfffffe44
     12c:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
     130:	4c460065 	mcrrmi	0, 6, r0, r6, cr5
     134:	5f485341 	svcpl	0x00485341
     138:	4f525245 	svcmi	0x00525245
     13c:	52575f52 	subspl	r5, r7, #328	; 0x148
     140:	536c0050 	cmnpl	ip, #80	; 0x50
     144:	44746e65 	ldrbtmi	r6, [r4], #-3685	; 0xe65
     148:	00617461 	rsbeq	r7, r1, r1, ror #8
     14c:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
     150:	6e495f54 	mcrvs	15, 2, r5, cr9, cr4, {2}
     154:	45007469 	strmi	r7, [r0, #-1129]	; 0x469
     158:	726f7272 	rsbvc	r7, pc, #536870919	; 0x20000007
     15c:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
     160:	4a007375 	bmi	1cf3c <__Stack_Size+0x1cb3c>
     164:	41706d75 	cmnmi	r0, r5, ror sp
     168:	65726464 	ldrbvs	r6, [r2, #-1124]!	; 0x464
     16c:	52007373 	andpl	r7, r0, #-872415231	; 0xcc000001
     170:	505f4343 	subspl	r4, pc, r3, asr #6
     174:	6f434c4c 	svcvs	0x00434c4c
     178:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
     17c:	41535500 	cmpmi	r3, r0, lsl #10
     180:	575f5452 			; <UNDEFINED> instruction: 0x575f5452
     184:	4c64726f 	sfmmi	f7, 2, [r4], #-444	; 0xfffffe44
     188:	74676e65 	strbtvc	r6, [r7], #-3685	; 0xe65
     18c:	77670068 	strbvc	r0, [r7, -r8, rrx]!
     190:	6f547852 	svcvs	0x00547852
     194:	436c6174 	cmnmi	ip, #116, 2
     198:	746e756f 	strbtvc	r7, [lr], #-1391	; 0x56f
     19c:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
     1a0:	65475f43 	strbvs	r5, [r7, #-3907]	; 0xf43
     1a4:	6172656e 	cmnvs	r2, lr, ror #10
     1a8:	79536574 	ldmdbvc	r3, {r2, r4, r5, r6, r8, sl, sp, lr}^
     1ac:	6d657473 	cfstrdvs	mvd7, [r5, #-460]!	; 0xfffffe34
     1b0:	65736552 	ldrbvs	r6, [r3, #-1362]!	; 0x552
     1b4:	696c0074 	stmdbvs	ip!, {r2, r4, r5, r6}^
     1b8:	0074696d 	rsbseq	r6, r4, sp, ror #18
     1bc:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
     1c0:	74535f54 	ldrbvc	r5, [r3], #-3924	; 0xf54
     1c4:	6942706f 	stmdbvs	r2, {r0, r1, r2, r3, r5, r6, ip, sp, lr}^
     1c8:	46007374 			; <UNDEFINED> instruction: 0x46007374
     1cc:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
     1d0:	6572505f 	ldrbvs	r5, [r2, #-95]!	; 0x5f
     1d4:	63746566 	cmnvs	r4, #427819008	; 0x19800000
     1d8:	66754268 	ldrbtvs	r4, [r5], -r8, ror #4
     1dc:	43726566 	cmnmi	r2, #427819008	; 0x19800000
     1e0:	6200646d 	andvs	r6, r0, #1828716544	; 0x6d000000
     1e4:	6e647561 	cdpvs	5, 6, cr7, cr4, cr1, {3}
     1e8:	47006d75 	smlsdxmi	r0, r5, sp, r6
     1ec:	5f4f4950 	svcpl	0x004f4950
     1f0:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
     1f4:	43435200 	movtmi	r5, #12800	; 0x3200
     1f8:	4c43505f 	mcrrmi	0, 5, r5, r3, cr15
     1fc:	6f43324b 	svcvs	0x0043324b
     200:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
     204:	6d695400 	cfstrdvs	mvd5, [r9, #-0]
     208:	44676e69 	strbtmi	r6, [r7], #-3689	; 0xe69
     20c:	79616c65 	stmdbvc	r1!, {r0, r2, r5, r6, sl, fp, sp, lr}^
     210:	42535500 	subsmi	r5, r3, #0, 10
     214:	534e555f 	movtpl	r5, #58719	; 0xe55f
     218:	4f505055 	svcmi	0x00505055
     21c:	54005452 	strpl	r5, [r0], #-1106	; 0x452
     220:	53747365 	cmnpl	r4, #-1811939327	; 0x94000001
     224:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
     228:	50470073 	subpl	r0, r7, r3, ror r0
     22c:	535f4f49 	cmppl	pc, #292	; 0x124
     230:	64656570 	strbtvs	r6, [r5], #-1392	; 0x570
     234:	484d325f 	stmdami	sp, {r0, r1, r2, r3, r4, r6, r9, ip, sp}^
     238:	4c46007a 	mcrrmi	0, 7, r0, r6, cr10
     23c:	5f485341 	svcpl	0x00485341
     240:	61656c43 	cmnvs	r5, r3, asr #24
     244:	616c4672 	smcvs	50274	; 0xc462
     248:	54470067 	strbpl	r0, [r7], #-103	; 0x67
     24c:	52005250 	andpl	r5, r0, #80, 4
     250:	575f4343 	ldrbpl	r4, [pc, -r3, asr #6]
     254:	46746961 	ldrbtmi	r6, [r4], -r1, ror #18
     258:	5348726f 	movtpl	r7, #33391	; 0x826f
     25c:	61745345 	cmnvs	r4, r5, asr #6
     260:	70557472 	subsvc	r7, r5, r2, ror r4
     264:	776f5000 	strbvc	r5, [pc, -r0]!
     268:	664f7265 	strbvs	r7, [pc], -r5, ror #4
     26c:	49540066 	ldmdbmi	r4, {r1, r2, r5, r6}^
     270:	79545f4d 	ldmdbvc	r4, {r0, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
     274:	65446570 	strbvs	r6, [r4, #-1392]	; 0x570
     278:	53550066 	cmppl	r5, #102	; 0x66
     27c:	5f545241 	svcpl	0x00545241
     280:	00646d43 	rsbeq	r6, r4, r3, asr #26
     284:	5f425355 	svcpl	0x00425355
     288:	48447854 	stmdami	r4, {r2, r4, r6, fp, ip, sp, lr}^
     28c:	36317865 	ldrtcc	r7, [r1], -r5, ror #16
     290:	41535500 	cmpmi	r3, r0, lsl #10
     294:	425f5452 	subsmi	r5, pc, #1375731712	; 0x52000000
     298:	52647561 	rsbpl	r7, r4, #406847488	; 0x18400000
     29c:	00657461 	rsbeq	r7, r5, r1, ror #8
     2a0:	45555254 	ldrbmi	r5, [r5, #-596]	; 0x254
     2a4:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
     2a8:	6f6c435f 	svcvs	0x006c435f
     2ac:	69446b63 	stmdbvs	r4, {r0, r1, r5, r6, r8, r9, fp, sp, lr}^
     2b0:	69736976 	ldmdbvs	r3!, {r1, r2, r4, r5, r6, r8, fp, sp, lr}^
     2b4:	54006e6f 	strpl	r6, [r0], #-3695	; 0xe6f
     2b8:	435f4d49 	cmpmi	pc, #4672	; 0x1240
     2bc:	7261656c 	rsbvc	r6, r1, #108, 10	; 0x1b000000
     2c0:	67616c46 	strbvs	r6, [r1, -r6, asr #24]!
     2c4:	54444200 	strbpl	r4, [r4], #-512	; 0x200
     2c8:	75760052 	ldrbvc	r0, [r6, #-82]!	; 0x52
     2cc:	4e003631 	mcrmi	6, 0, r3, cr0, cr1, {1}
     2d0:	5f434956 	svcpl	0x00434956
     2d4:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
     2d8:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0x954
     2dc:	00666544 	rsbeq	r6, r6, r4, asr #10
     2e0:	6e655362 	cdpvs	3, 6, cr5, cr5, cr2, {3}
     2e4:	74614474 	strbtvc	r4, [r1], #-1140	; 0x474
     2e8:	43430061 	movtmi	r0, #12385	; 0x3061
     2ec:	43003152 	movwmi	r3, #338	; 0x152
     2f0:	00325243 	eorseq	r5, r2, r3, asr #4
     2f4:	33524343 	cmpcc	r2, #201326593	; 0xc000001
     2f8:	52434300 	subpl	r4, r3, #0, 6
     2fc:	43430034 	movtmi	r0, #12340	; 0x3034
     300:	0031524d 	eorseq	r5, r1, sp, asr #4
     304:	524d4343 	subpl	r4, sp, #201326593	; 0xc000001
     308:	50470032 	subpl	r0, r7, r2, lsr r0
     30c:	535f4f49 	cmppl	pc, #292	; 0x124
     310:	64656570 	strbtvs	r6, [r5], #-1392	; 0x570
     314:	4d30315f 	ldfmis	f3, [r0, #-380]!	; 0xfffffe84
     318:	67007a48 	strvs	r7, [r0, -r8, asr #20]
     31c:	64644177 	strbtvs	r4, [r4], #-375	; 0x177
     320:	73736572 	cmnvc	r3, #478150656	; 0x1c800000
     324:	6e696f50 	mcrvs	15, 3, r6, cr9, cr0, {2}
     328:	00726574 	rsbseq	r6, r2, r4, ror r5
     32c:	41746f4e 	cmnmi	r4, lr, asr #30
     330:	49007070 	stmdbmi	r0, {r4, r5, r6, ip, sp, lr}
     334:	5f474457 	svcpl	0x00474457
     338:	74697257 	strbtvc	r7, [r9], #-599	; 0x257
     33c:	63634165 	cmnvs	r3, #1073741849	; 0x40000019
     340:	43737365 	cmnmi	r3, #-1811939327	; 0x94000001
     344:	5500646d 	strpl	r6, [r0, #-1133]	; 0x46d
     348:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
     34c:	6e65535f 	mcrvs	3, 3, r5, cr5, cr15, {2}
     350:	74614464 	strbtvc	r4, [r1], #-1124	; 0x464
     354:	53770061 	cmnpl	r7, #97	; 0x61
     358:	44746e65 	ldrbtmi	r6, [r4], #-3685	; 0xe65
     35c:	00617461 	rsbeq	r7, r1, r1, ror #8
     360:	52706267 	rsbspl	r6, r0, #1879048198	; 0x70000006
     364:	66754278 			; <UNDEFINED> instruction: 0x66754278
     368:	00726566 	rsbseq	r6, r2, r6, ror #10
     36c:	4f495047 	svcmi	0x00495047
     370:	7465535f 	strbtvc	r5, [r5], #-863	; 0x35f
     374:	73746942 	cmnvc	r4, #1081344	; 0x108000
     378:	42535500 	subsmi	r5, r3, #0, 10
     37c:	4355535f 	cmpmi	r5, #2080374785	; 0x7c000001
     380:	53534543 	cmppl	r3, #281018368	; 0x10c00000
     384:	42535500 	subsmi	r5, r3, #0, 10
     388:	696e495f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
     38c:	4c460074 	mcrrmi	0, 7, r0, r6, cr4
     390:	53485341 	movtpl	r5, #33601	; 0x8341
     394:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
     398:	50470073 	subpl	r0, r7, r3, ror r0
     39c:	505f4f49 	subspl	r4, pc, r9, asr #30
     3a0:	65526e69 	ldrbvs	r6, [r2, #-3689]	; 0xe69
     3a4:	4370616d 	cmnmi	r0, #1073741851	; 0x4000001b
     3a8:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
     3ac:	53550067 	cmppl	r5, #103	; 0x67
     3b0:	5f545241 	svcpl	0x00545241
     3b4:	46746547 	ldrbtmi	r6, [r4], -r7, asr #10
     3b8:	5367616c 	cmnpl	r7, #108, 2
     3bc:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
     3c0:	552f0073 	strpl	r0, [pc, #-115]!	; 355 <_Minimum_Stack_Size+0x255>
     3c4:	73726573 	cmnvc	r2, #482344960	; 0x1cc00000
     3c8:	616d692f 	cmnvs	sp, pc, lsr #18
     3cc:	75432f63 	strbvc	r2, [r3, #-3939]	; 0xf63
     3d0:	6f724470 	svcvs	0x00724470
     3d4:	425f656e 	subsmi	r6, pc, #461373440	; 0x1b800000
     3d8:	2f746f6f 	svccs	0x00746f6f
     3dc:	65446200 	strbvs	r6, [r4, #-512]	; 0x200
     3e0:	65636976 	strbvs	r6, [r3, #-2422]!	; 0x976
     3e4:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
     3e8:	50470065 	subpl	r0, r7, r5, rrx
     3ec:	4d5f4f49 	ldclmi	15, cr4, [pc, #-292]	; 2d0 <_Minimum_Stack_Size+0x1d0>
     3f0:	5f65646f 	svcpl	0x0065646f
     3f4:	00445049 	subeq	r5, r4, r9, asr #32
     3f8:	6f6d654d 	svcvs	0x006d654d
     3fc:	72507972 	subsvc	r7, r0, #1867776	; 0x1c8000
     400:	6172676f 	cmnvs	r2, pc, ror #14
     404:	6174536d 	cmnvs	r4, sp, ror #6
     408:	00737574 	rsbseq	r7, r3, r4, ror r5
     40c:	53557767 	cmppl	r5, #27000832	; 0x19c0000
     410:	57545241 	ldrbpl	r5, [r4, -r1, asr #4]
     414:	65746972 	ldrbvs	r6, [r4, #-2418]!	; 0x972
     418:	00727450 	rsbseq	r7, r2, r0, asr r4
     41c:	4f495047 	svcmi	0x00495047
     420:	646f4d5f 	strbtvs	r4, [pc], #-3423	; 428 <__Stack_Size+0x28>
     424:	50495f65 	subpl	r5, r9, r5, ror #30
     428:	4c460055 	mcrrmi	0, 5, r0, r6, cr5
     42c:	5f485341 	svcpl	0x00485341
     430:	454d4954 	strbmi	r4, [sp, #-2388]	; 0x954
     434:	0054554f 	subseq	r5, r4, pc, asr #10
     438:	5f425355 	svcpl	0x00425355
     43c:	48447854 	stmdami	r4, {r2, r4, r6, fp, ip, sp, lr}^
     440:	32337865 	eorscc	r7, r3, #6619136	; 0x650000
     444:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
     448:	6f4d5f4f 	svcvs	0x004d5f4f
     44c:	4f5f6564 	svcmi	0x005f6564
     450:	4f5f7475 	svcmi	0x005f7475
     454:	72450044 	subvc	r0, r5, #68	; 0x44
     458:	43657361 	cmnmi	r5, #-2080374783	; 0x84000001
     45c:	746e756f 	strbtvc	r7, [lr], #-1391	; 0x56f
     460:	62007265 	andvs	r7, r0, #1342177286	; 0x50000006
     464:	61447852 	cmpvs	r4, r2, asr r8
     468:	4e006174 	mcrmi	1, 0, r6, cr0, cr4, {3}
     46c:	664f7262 	strbvs	r7, [pc], -r2, ror #4
     470:	65676150 	strbvs	r6, [r7, #-336]!	; 0x150
     474:	33757600 	cmncc	r5, #0, 12
     478:	49540032 	ldmdbmi	r4, {r1, r4, r5}^
     47c:	72505f4d 	subsvc	r5, r0, #308	; 0x134
     480:	61637365 	cmnvs	r3, r5, ror #6
     484:	0072656c 	rsbseq	r6, r2, ip, ror #10
     488:	53414c46 	movtpl	r4, #7238	; 0x1c46
     48c:	55425f48 	strbpl	r5, [r2, #-3912]	; 0xf48
     490:	44005953 	strmi	r5, [r0], #-2387	; 0x953
     494:	00524549 	subseq	r4, r2, r9, asr #10
     498:	5f425355 	svcpl	0x00425355
     49c:	48447854 	stmdami	r4, {r2, r4, r6, fp, ip, sp, lr}^
     4a0:	00387865 	eorseq	r7, r8, r5, ror #16
     4a4:	53414c46 	movtpl	r4, #7238	; 0x1c46
     4a8:	6e555f48 	cdpvs	15, 5, cr5, cr5, cr8, {2}
     4ac:	6b636f6c 	blvs	18dc264 <__Stack_Size+0x18dbe64>
     4b0:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
     4b4:	65525f4f 	ldrbvs	r5, [r2, #-3919]	; 0xf4f
     4b8:	6e496461 	cdpvs	4, 4, cr6, cr9, cr1, {3}
     4bc:	44747570 	ldrbtmi	r7, [r4], #-1392	; 0x570
     4c0:	42617461 	rsbmi	r7, r1, #1627389952	; 0x61000000
     4c4:	55007469 	strpl	r7, [r0, #-1129]	; 0x469
     4c8:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
     4cc:	7079545f 	rsbsvc	r5, r9, pc, asr r4
     4d0:	66654465 	strbtvs	r4, [r5], -r5, ror #8
     4d4:	44444100 	strbmi	r4, [r4], #-256	; 0x100
     4d8:	53534552 	cmppl	r3, #343932928	; 0x14800000
     4dc:	54004445 	strpl	r4, [r0], #-1093	; 0x445
     4e0:	525f4d49 	subspl	r4, pc, #4672	; 0x1240
     4e4:	74657065 	strbtvc	r7, [r5], #-101	; 0x65
     4e8:	6f697469 	svcvs	0x00697469
     4ec:	756f436e 	strbvc	r4, [pc, #-878]!	; 186 <_Minimum_Stack_Size+0x86>
     4f0:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
     4f4:	46626700 	strbtmi	r6, [r2], -r0, lsl #14
     4f8:	6873616c 	ldmdavs	r3!, {r2, r3, r5, r6, r8, sp, lr}^
     4fc:	6e776f44 	cdpvs	15, 7, cr6, cr7, cr4, {2}
     500:	64616f6c 	strbtvs	r6, [r1], #-3948	; 0xf6c
     504:	72617453 	rsbvc	r7, r1, #1392508928	; 0x53000000
     508:	49540074 	ldmdbmi	r4, {r2, r4, r5, r6}^
     50c:	6d435f4d 	stclvs	15, cr5, [r3, #-308]	; 0xfffffecc
     510:	4c460064 	mcrrmi	0, 6, r0, r6, cr4
     514:	5f485341 	svcpl	0x00485341
     518:	504d4f43 	subpl	r4, sp, r3, asr #30
     51c:	4554454c 	ldrbmi	r4, [r4, #-1356]	; 0x54c
     520:	41535500 	cmpmi	r3, r0, lsl #10
     524:	495f5452 	ldmdbmi	pc, {r1, r4, r6, sl, ip, lr}^	; <UNPREDICTABLE>
     528:	5374696e 	cmnpl	r4, #1802240	; 0x1b8000
     52c:	63757274 	cmnvs	r5, #116, 4	; 0x40000007
     530:	65727574 	ldrbvs	r7, [r2, #-1396]!	; 0x574
     534:	72745300 	rsbsvc	r5, r4, #0, 6
     538:	43676e69 	cmnmi	r7, #1680	; 0x690
     53c:	61706d6f 	cmnvs	r0, pc, ror #26
     540:	43006572 	movwmi	r6, #1394	; 0x572
     544:	00524543 	subseq	r4, r2, r3, asr #10
     548:	4349564e 	movtmi	r5, #38478	; 0x964e
     54c:	696e495f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
     550:	72745374 	rsbsvc	r5, r4, #116, 6	; 0xd0000001
     554:	75746375 	ldrbvc	r6, [r4, #-885]!	; 0x375
     558:	44006572 	strmi	r6, [r0], #-1394	; 0x572
     55c:	42415349 	submi	r5, r1, #603979777	; 0x24000001
     560:	5200454c 	andpl	r4, r0, #76, 10	; 0x13000000
     564:	415f4343 	cmpmi	pc, r3, asr #6
     568:	50314250 	eorspl	r4, r1, r0, asr r2
     56c:	70697265 	rsbvc	r7, r9, r5, ror #4
     570:	6f6c4368 	svcvs	0x006c4368
     574:	6d436b63 	vstrvs	d22, [r3, #-396]	; 0xfffffe74
     578:	73750064 	cmnvc	r5, #100	; 0x64
     57c:	43785262 	cmnmi	r8, #536870918	; 0x20000006
     580:	746e756f 	strbtvc	r7, [lr], #-1391	; 0x56f
     584:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
     588:	65535f43 	ldrbvs	r5, [r3, #-3907]	; 0xf43
     58c:	63655674 	cmnvs	r5, #116, 12	; 0x7400000
     590:	54726f74 	ldrbtpl	r6, [r2], #-3956	; 0xf74
     594:	656c6261 	strbvs	r6, [ip, #-609]!	; 0x261
     598:	44706200 	ldrbtmi	r6, [r0], #-512	; 0x200
     59c:	54007473 	strpl	r7, [r0], #-1139	; 0x473
     5a0:	435f4d49 	cmpmi	pc, #4672	; 0x1240
     5a4:	746e756f 	strbtvc	r7, [lr], #-1391	; 0x56f
     5a8:	6f4d7265 	svcvs	0x004d7265
     5ac:	67006564 	strvs	r6, [r0, -r4, ror #10]
     5b0:	41535577 	cmpmi	r3, r7, ror r5
     5b4:	65525452 	ldrbvs	r5, [r2, #-1106]	; 0x452
     5b8:	74506461 	ldrbvc	r6, [r0], #-1121	; 0x461
     5bc:	53550072 	cmppl	r5, #114	; 0x72
     5c0:	5f545241 	svcpl	0x00545241
     5c4:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xf4d
     5c8:	434d5300 	movtmi	r5, #54016	; 0xd300
     5cc:	43520052 	cmpmi	r2, #82	; 0x52
     5d0:	53485f43 	movtpl	r5, #36675	; 0x8f43
     5d4:	6e6f4345 	cdpvs	3, 6, cr4, cr15, cr5, {2}
     5d8:	00676966 	rsbeq	r6, r7, r6, ror #18
     5dc:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
     5e0:	61485f54 	cmpvs	r8, r4, asr pc
     5e4:	61776472 	cmnvs	r7, r2, ror r4
     5e8:	6c466572 	cfstr64vs	mvdx6, [r6], {114}	; 0x72
     5ec:	6f43776f 	svcvs	0x0043776f
     5f0:	6f72746e 	svcvs	0x0072746e
     5f4:	7767006c 	strbvc	r0, [r7, -ip, rrx]!
     5f8:	74697257 	strbtvc	r7, [r9], #-599	; 0x257
     5fc:	6f725065 	svcvs	0x00725065
     600:	74636574 	strbtvc	r6, [r3], #-1396	; 0x574
     604:	61506465 	cmpvs	r0, r5, ror #8
     608:	00736567 	rsbseq	r6, r3, r7, ror #10
     60c:	45574f50 	ldrbmi	r4, [r7, #-3920]	; 0xf50
     610:	00444552 	subeq	r4, r4, r2, asr r5
     614:	53414c46 	movtpl	r4, #7238	; 0x1c46
     618:	6f4c5f48 	svcvs	0x004c5f48
     61c:	62006b63 	andvs	r6, r0, #101376	; 0x18c00
     620:	006c6f6f 	rsbeq	r6, ip, pc, ror #30
     624:	5f434352 	svcpl	0x00434352
     628:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
     62c:	72756769 	rsbsvc	r6, r5, #27525120	; 0x1a40000
     630:	6f697461 	svcvs	0x00697461
     634:	7567006e 	strbvc	r0, [r7, #-110]!	; 0x6e
     638:	69543233 	ldmdbvs	r4, {r0, r1, r4, r5, r9, ip, sp}^
     63c:	676e696d 	strbvs	r6, [lr, -sp, ror #18]!
     640:	6e756f43 	cdpvs	15, 7, cr6, cr5, cr3, {2}
     644:	31726574 	cmncc	r2, r4, ror r5
     648:	545f736d 	ldrbpl	r7, [pc], #-877	; 650 <__Stack_Size+0x250>
     64c:	55006478 	strpl	r6, [r0, #-1144]	; 0x478
     650:	4e5f4253 	mrcmi	2, 2, r4, cr15, cr3, {2}
     654:	525f544f 	subspl	r5, pc, #1325400064	; 0x4f000000
     658:	59444145 	stmdbpl	r4, {r0, r2, r6, r8, lr}^
     65c:	44574900 	ldrbmi	r4, [r7], #-2304	; 0x900
     660:	65535f47 	ldrbvs	r5, [r3, #-3911]	; 0xf47
     664:	6c655274 	sfmvs	f5, 2, [r5], #-464	; 0xfffffe30
     668:	0064616f 	rsbeq	r6, r4, pc, ror #2
     66c:	73496267 	movtvc	r6, #37479	; 0x9267
     670:	73616c46 	cmnvc	r1, #17920	; 0x4600
     674:	636f4c68 	cmnvs	pc, #104, 24	; 0x6800
     678:	5047006b 	subpl	r0, r7, fp, rrx
     67c:	495f4f49 	ldmdbmi	pc, {r0, r3, r6, r8, r9, sl, fp, lr}^	; <UNPREDICTABLE>
     680:	5374696e 	cmnpl	r4, #1802240	; 0x1b8000
     684:	63757274 	cmnvs	r5, #116, 4	; 0x40000007
     688:	65727574 	ldrbvs	r7, [r2, #-1396]!	; 0x574
     68c:	44574900 	ldrbmi	r4, [r7], #-2304	; 0x900
     690:	65535f47 	ldrbvs	r5, [r3, #-3911]	; 0xf47
     694:	65725074 	ldrbvs	r5, [r2, #-116]!	; 0x74
     698:	6c616373 	stclvs	3, cr6, [r1], #-460	; 0xfffffe34
     69c:	52007265 	andpl	r7, r0, #1342177286	; 0x50000006
     6a0:	75424478 	strbvc	r4, [r2, #-1144]	; 0x478
     6a4:	72656666 	rsbvc	r6, r5, #106954752	; 0x6600000
     6a8:	6d6f7246 	sfmvs	f7, 2, [pc, #-280]!	; 598 <__Stack_Size+0x198>
     6ac:	74736f48 	ldrbtvc	r6, [r3], #-3912	; 0xf48
     6b0:	746e4900 	strbtvc	r4, [lr], #-2304	; 0x900
     6b4:	75727265 	ldrbvc	r7, [r2, #-613]!	; 0x265
     6b8:	6d317470 	cfldrsvs	mvf7, [r1, #-448]!	; 0xfffffe40
     6bc:	43520073 	cmpmi	r2, #115	; 0x73
     6c0:	43485f43 	movtmi	r5, #36675	; 0x8f43
     6c4:	6f434b4c 	svcvs	0x00434b4c
     6c8:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
     6cc:	79426200 	stmdbvc	r2, {r9, sp, lr}^
     6d0:	4e006574 	cfrshl64mi	mvdx0, mvdx4, r6
     6d4:	5f434956 	svcpl	0x00434956
     6d8:	43515249 	cmpmi	r1, #-1879048188	; 0x90000004
     6dc:	6e6e6168 	powvsez	f6, f6, #0.0
     6e0:	54006c65 	strpl	r6, [r0], #-3173	; 0xc65
     6e4:	505f4d49 	subspl	r4, pc, r9, asr #26
     6e8:	6f697265 	svcvs	0x00697265
     6ec:	43520064 	cmpmi	r2, #100	; 0x64
     6f0:	43505f43 	cmpmi	r0, #268	; 0x10c
     6f4:	43314b4c 	teqmi	r1, #76, 22	; 0x13000
     6f8:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
     6fc:	564e0067 	strbpl	r0, [lr], -r7, rrx
     700:	495f4349 	ldmdbmi	pc, {r0, r3, r6, r8, r9, lr}^	; <UNPREDICTABLE>
     704:	0074696e 	rsbseq	r6, r4, lr, ror #18
     708:	6974706f 	ldmdbvs	r4!, {r0, r1, r2, r3, r5, r6, ip, sp, lr}^
     70c:	67006e6f 	strvs	r6, [r0, -pc, ror #28]
     710:	58447062 	stmdapl	r4, {r1, r5, r6, ip, sp, lr}^
     714:	7461444c 	strbtvc	r4, [r1], #-1100	; 0x44c
     718:	66754261 	ldrbtvs	r4, [r5], -r1, ror #4
     71c:	00726566 	rsbseq	r6, r2, r6, ror #10
     720:	4f495047 	svcmi	0x00495047
     724:	646f4d5f 	strbtvs	r4, [pc], #-3423	; 72c <__Stack_Size+0x32c>
     728:	46415f65 	strbmi	r5, [r1], -r5, ror #30
     72c:	00444f5f 	subeq	r4, r4, pc, asr pc
     730:	656d6954 	strbvs	r6, [sp, #-2388]!	; 0x954
     734:	6f435f72 	svcvs	0x00435f72
     738:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
     73c:	74617275 	strbtvc	r7, [r1], #-629	; 0x275
     740:	006e6f69 	rsbeq	r6, lr, r9, ror #30
     744:	61745374 	cmnvs	r4, r4, ror r3
     748:	64417472 	strbvs	r7, [r1], #-1138	; 0x472
     74c:	47007264 	strmi	r7, [r0, -r4, ror #4]
     750:	5f4f4950 	svcpl	0x004f4950
     754:	65736552 	ldrbvs	r6, [r3, #-1362]!	; 0x552
     758:	74694274 	strbtvc	r4, [r9], #-628	; 0x274
     75c:	6c430073 	mcrrvs	0, 7, r0, r3, cr3
     760:	54726165 	ldrbtpl	r6, [r2], #-357	; 0x165
     764:	4f656d69 	svcmi	0x00656d69
     768:	75427475 	strbvc	r7, [r2, #-1141]	; 0x475
     76c:	72656666 	rsbvc	r6, r5, #106954752	; 0x6600000
     770:	414c4600 	cmpmi	ip, r0, lsl #12
     774:	535f4853 	cmppl	pc, #5439488	; 0x530000
     778:	614c7465 	cmpvs	ip, r5, ror #8
     77c:	636e6574 	cmnvs	lr, #116, 10	; 0x1d000000
     780:	4c460079 	mcrrmi	0, 7, r0, r6, cr9
     784:	5f485341 	svcpl	0x00485341
     788:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
     78c:	53007375 	movwpl	r7, #885	; 0x375
     790:	69547379 	ldmdbvs	r4, {r0, r3, r4, r5, r6, r8, r9, ip, sp, lr}^
     794:	495f6b63 	ldmdbmi	pc, {r0, r1, r5, r6, r8, r9, fp, sp, lr}^	; <UNPREDICTABLE>
     798:	6e6f4354 	mcrvs	3, 3, r4, cr15, cr4, {2}
     79c:	00676966 	rsbeq	r6, r7, r6, ror #18
     7a0:	5f434352 	svcpl	0x00434352
     7a4:	43425355 	movtmi	r5, #9045	; 0x2355
     7a8:	6f434b4c 	svcvs	0x00434b4c
     7ac:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
     7b0:	43435200 	movtmi	r5, #12800	; 0x3200
     7b4:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
     7b8:	67616c46 	strbvs	r6, [r1, -r6, asr #24]!
     7bc:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
     7c0:	47007375 	smlsdxmi	r0, r5, r3, r7
     7c4:	534f4950 	movtpl	r4, #63824	; 0xf950
     7c8:	64656570 	strbtvs	r6, [r5], #-1392	; 0x570
     7cc:	7079545f 	rsbsvc	r5, r9, pc, asr r4
     7d0:	66654465 	strbtvs	r4, [r5], -r5, ror #8
     7d4:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
     7d8:	6f4d5f4f 	svcvs	0x004d5f4f
     7dc:	415f6564 	cmpmi	pc, r4, ror #10
     7e0:	52004e49 	andpl	r4, r0, #1168	; 0x490
     7e4:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
     7e8:	30444556 	subcc	r4, r4, r6, asr r5
     7ec:	53455200 	movtpl	r5, #20992	; 0x5200
     7f0:	45565245 	ldrbmi	r5, [r6, #-581]	; 0x245
     7f4:	52003144 	andpl	r3, r0, #68, 2
     7f8:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
     7fc:	32444556 	subcc	r4, r4, #360710144	; 0x15800000
     800:	53455200 	movtpl	r5, #20992	; 0x5200
     804:	45565245 	ldrbmi	r5, [r6, #-581]	; 0x245
     808:	52003344 	andpl	r3, r0, #68, 6	; 0x10000001
     80c:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
     810:	34444556 	strbcc	r4, [r4], #-1366	; 0x556
     814:	53455200 	movtpl	r5, #20992	; 0x5200
     818:	45565245 	ldrbmi	r5, [r6, #-581]	; 0x245
     81c:	52003544 	andpl	r3, r0, #68, 10	; 0x11000000
     820:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
     824:	36444556 			; <UNDEFINED> instruction: 0x36444556
     828:	6f687300 	svcvs	0x00687300
     82c:	69207472 	stmdbvs	r0!, {r1, r4, r5, r6, sl, ip, sp, lr}
     830:	5200746e 	andpl	r7, r0, #1845493760	; 0x6e000000
     834:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
     838:	38444556 	stmdacc	r4, {r1, r2, r4, r6, r8, sl, lr}^
     83c:	53455200 	movtpl	r5, #20992	; 0x5200
     840:	45565245 	ldrbmi	r5, [r6, #-581]	; 0x245
     844:	47003944 	strmi	r3, [r0, -r4, asr #18]
     848:	5f4f4950 	svcpl	0x004f4950
     84c:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xf4d
     850:	5f46415f 	svcpl	0x0046415f
     854:	6c005050 	stcvs	0, cr5, [r0], {80}	; 0x50
     858:	20676e6f 	rsbcs	r6, r7, pc, ror #28
     85c:	00746e69 	rsbseq	r6, r4, r9, ror #28
     860:	52414d44 	subpl	r4, r1, #68, 26	; 0x1100
     864:	414c4600 	cmpmi	ip, r0, lsl #12
     868:	455f4853 	ldrbmi	r4, [pc, #-2131]	; 1d <_Minimum_Stack_Size-0xe3>
     86c:	524f5252 	subpl	r5, pc, #536870917	; 0x20000005
     870:	0047505f 	subeq	r5, r7, pc, asr r0
     874:	53534150 	cmppl	r3, #80, 2
     878:	67004445 	strvs	r4, [r0, -r5, asr #8]
     87c:	756f4362 	strbvc	r4, [pc, #-866]!	; 522 <__Stack_Size+0x122>
     880:	4300746e 	movwmi	r7, #1134	; 0x46e
     884:	6b636568 	blvs	18d9e2c <__Stack_Size+0x18d9a2c>
     888:	656d6954 	strbvs	r6, [sp, #-2388]!	; 0x954
     88c:	0074754f 	rsbseq	r7, r4, pc, asr #10
     890:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
     894:	54495f54 	strbpl	r5, [r9], #-3924	; 0xf54
     898:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
     89c:	46006769 	strmi	r6, [r0], -r9, ror #14
     8a0:	45534c41 	ldrbmi	r4, [r3, #-3137]	; 0xc41
     8a4:	45776700 	ldrbmi	r6, [r7, #-1792]!	; 0x700
     8a8:	6441646e 	strbvs	r6, [r1], #-1134	; 0x46e
     8ac:	73657264 	cmnvc	r5, #100, 4	; 0x40000006
     8b0:	696f5073 	stmdbvs	pc!, {r0, r1, r4, r5, r6, ip, lr}^	; <UNPREDICTABLE>
     8b4:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
     8b8:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
     8bc:	4354495f 	cmpmi	r4, #1556480	; 0x17c000
     8c0:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
     8c4:	79530067 	ldmdbvc	r3, {r0, r1, r2, r5, r6}^
     8c8:	63695473 	cmnvs	r9, #1929379840	; 0x73000000
     8cc:	6f435f6b 	svcvs	0x00435f6b
     8d0:	65746e75 	ldrbvs	r6, [r4, #-3701]!	; 0xe75
     8d4:	646d4372 	strbtvs	r4, [sp], #-882	; 0x372
     8d8:	52776700 	rsbspl	r6, r7, #0, 14
     8dc:	69656365 	stmdbvs	r5!, {r0, r2, r5, r6, r8, r9, sp, lr}^
     8e0:	43646576 	cmnmi	r4, #494927872	; 0x1d800000
     8e4:	6b636568 	blvs	18d9e8c <__Stack_Size+0x18d9a8c>
     8e8:	466d7553 			; <UNDEFINED> instruction: 0x466d7553
     8ec:	486d6f72 	stmdami	sp!, {r1, r4, r5, r6, r8, r9, sl, fp, sp, lr}^
     8f0:	0074736f 	rsbseq	r7, r4, pc, ror #6
     8f4:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
     8f8:	6c435f54 	mcrrvs	15, 5, r5, r3, cr4
     8fc:	46726165 	ldrbtmi	r6, [r2], -r5, ror #2
     900:	0067616c 	rsbeq	r6, r7, ip, ror #2
     904:	4f495047 	svcmi	0x00495047
     908:	7079545f 	rsbsvc	r5, r9, pc, asr r4
     90c:	66654465 	strbtvs	r4, [r5], -r5, ror #8
     910:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
     914:	646f4d4f 	strbtvs	r4, [pc], #-3407	; 91c <__Stack_Size+0x51c>
     918:	79545f65 	ldmdbvc	r4, {r0, r2, r5, r6, r8, r9, sl, fp, ip, lr}^
     91c:	65446570 	strbvs	r6, [r4, #-1392]	; 0x570
     920:	53550066 	cmppl	r5, #102	; 0x66
     924:	78525f42 	ldmdavc	r2, {r1, r6, r8, r9, sl, fp, ip, lr}^
     928:	746e435f 	strbtvc	r4, [lr], #-863	; 0x35f
     92c:	43435200 	movtmi	r5, #12800	; 0x3200
     930:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
     934:	43535953 	cmpmi	r3, #1359872	; 0x14c000
     938:	6f534b4c 	svcvs	0x00534b4c
     93c:	65637275 	strbvs	r7, [r3, #-629]!	; 0x275
     940:	414e4500 	cmpmi	lr, r0, lsl #10
     944:	00454c42 	subeq	r4, r5, r2, asr #24
     948:	4349564e 	movtmi	r5, #38478	; 0x964e
     94c:	5152495f 	cmppl	r2, pc, asr r9
     950:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
     954:	436c656e 	cmnmi	ip, #461373440	; 0x1b800000
     958:	7300646d 	movwvc	r6, #1133	; 0x46d
     95c:	74657a69 	strbtvc	r7, [r5], #-2665	; 0xa69
     960:	00657079 	rsbeq	r7, r5, r9, ror r0
     964:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
     968:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
     96c:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0x769
     970:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
     974:	73550074 	cmpvc	r5, #116	; 0x74
     978:	70635662 	rsbvc	r5, r3, r2, ror #12
     97c:	63736944 	cmnvs	r3, #68, 18	; 0x110000
     980:	656e6e6f 	strbvs	r6, [lr, #-3695]!	; 0xe6f
     984:	5f007463 	svcpl	0x00007463
     988:	55534552 	ldrbpl	r4, [r3, #-1362]	; 0x552
     98c:	5200544c 	andpl	r5, r0, #76, 8	; 0x4c000000
     990:	435f4343 	cmpmi	pc, #201326593	; 0xc000001
     994:	7261656c 	rsbvc	r6, r1, #108, 10	; 0x1b000000
     998:	67616c46 	strbvs	r6, [r1, -r6, asr #24]!
     99c:	72655300 	rsbvc	r5, r5, #0, 6
     9a0:	4d6c6169 	stfmie	f6, [ip, #-420]!	; 0xfffffe5c
     9a4:	74696e6f 	strbtvc	r6, [r9], #-3695	; 0xe6f
     9a8:	6700726f 	strvs	r7, [r0, -pc, ror #4]
     9ac:	4c584462 	cfldrdmi	mvd4, [r8], {98}	; 0x62
     9b0:	74697257 	strbtvc	r7, [r9], #-599	; 0x257
     9b4:	696f5065 	stmdbvs	pc!, {r0, r2, r5, r6, ip, lr}^	; <UNPREDICTABLE>
     9b8:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
     9bc:	42535500 	subsmi	r5, r3, #0, 10
     9c0:	4478545f 	ldrbtmi	r5, [r8], #-1119	; 0x45f
     9c4:	69727453 	ldmdbvs	r2!, {r0, r1, r4, r6, sl, ip, sp, lr}^
     9c8:	5400676e 	strpl	r6, [r0], #-1902	; 0x76e
     9cc:	545f4d49 	ldrbpl	r4, [pc], #-3401	; 9d4 <__Stack_Size+0x5d4>
     9d0:	42656d69 	rsbmi	r6, r5, #6720	; 0x1a40
     9d4:	53657361 	cmnpl	r5, #-2080374783	; 0x84000001
     9d8:	63757274 	cmnvs	r5, #116, 4	; 0x40000007
     9dc:	65727574 	ldrbvs	r7, [r2, #-1396]!	; 0x574
     9e0:	6c786400 	cfldrdvs	mvd6, [r8], #-0
     9e4:	7465675f 	strbtvc	r6, [r5], #-1887	; 0x75f
     9e8:	7561625f 	strbvc	r6, [r1, #-607]!	; 0x25f
     9ec:	74617264 	strbtvc	r7, [r1], #-612	; 0x264
     9f0:	4f430065 	svcmi	0x00430065
     9f4:	4749464e 	strbmi	r4, [r9, -lr, asr #12]
     9f8:	44455255 	strbmi	r5, [r5], #-597	; 0x255
     9fc:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
     a00:	6e495f4f 	cdpvs	15, 4, cr5, cr9, cr15, {2}
     a04:	79547469 	ldmdbvc	r4, {r0, r3, r5, r6, sl, ip, sp, lr}^
     a08:	65446570 	strbvs	r6, [r4, #-1392]	; 0x570
     a0c:	6e750066 	cdpvs	0, 7, cr0, cr5, cr6, {3}
     a10:	6e676973 	mcrvs	9, 3, r6, cr7, cr3, {3}
     a14:	63206465 	teqvs	r0, #1694498816	; 0x65000000
     a18:	00726168 	rsbseq	r6, r2, r8, ror #2
     a1c:	706d5462 	rsbvc	r5, sp, r2, ror #8
     a20:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
     a24:	70535f4f 	subsvc	r5, r3, pc, asr #30
     a28:	5f646565 	svcpl	0x00646565
     a2c:	484d3035 	stmdami	sp, {r0, r2, r4, r5, ip, sp}^
     a30:	5355007a 	cmppl	r5, #122	; 0x7a
     a34:	5f545241 	svcpl	0x00545241
     a38:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
     a3c:	72756769 	rsbsvc	r6, r5, #27525120	; 0x1a40000
     a40:	6f697461 	svcvs	0x00697461
     a44:	7953006e 	ldmdbvc	r3, {r1, r2, r3, r5, r6}^
     a48:	63695473 	cmnvs	r9, #1929379840	; 0x73000000
     a4c:	65535f6b 	ldrbvs	r5, [r3, #-3947]	; 0xf6b
     a50:	6c655274 	sfmvs	f5, 2, [r5], #-464	; 0xfffffe30
     a54:	0064616f 	rsbeq	r6, r4, pc, ror #2
     a58:	5645445f 			; <UNDEFINED> instruction: 0x5645445f
     a5c:	5f454349 	svcpl	0x00454349
     a60:	54415453 	strbpl	r5, [r1], #-1107	; 0x453
     a64:	53550045 	cmppl	r5, #69	; 0x45
     a68:	5f545241 	svcpl	0x00545241
     a6c:	6e496544 	cdpvs	5, 4, cr6, cr9, cr4, {2}
     a70:	4a007469 	bmi	1dc1c <__Stack_Size+0x1d81c>
     a74:	5f706d75 	svcpl	0x00706d75
     a78:	415f6f54 	cmpmi	pc, r4, asr pc	; <UNPREDICTABLE>
     a7c:	696c7070 	stmdbvs	ip!, {r4, r5, r6, ip, sp, lr}^
     a80:	69746163 	ldmdbvs	r4!, {r0, r1, r5, r6, r8, sp, lr}^
     a84:	4e006e6f 	cdpmi	14, 0, cr6, cr0, cr15, {3}
     a88:	5f434956 	svcpl	0x00434956
     a8c:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
     a90:	72756769 	rsbsvc	r6, r5, #27525120	; 0x1a40000
     a94:	6f697461 	svcvs	0x00697461
     a98:	4e55006e 	cdpmi	0, 5, cr0, cr5, cr14, {3}
     a9c:	4e4e4f43 	cdpmi	15, 4, cr4, cr14, cr3, {2}
     aa0:	45544345 	ldrbmi	r4, [r4, #-837]	; 0x345
     aa4:	45520044 	ldrbmi	r0, [r2, #-68]	; 0x44
     aa8:	56524553 			; <UNDEFINED> instruction: 0x56524553
     aac:	30314445 	eorscc	r4, r1, r5, asr #8
     ab0:	53455200 	movtpl	r5, #20992	; 0x5200
     ab4:	45565245 	ldrbmi	r5, [r6, #-581]	; 0x245
     ab8:	00313144 	eorseq	r3, r1, r4, asr #2
     abc:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0x552
     ac0:	44455652 	strbmi	r5, [r5], #-1618	; 0x652
     ac4:	52003231 	andpl	r3, r0, #268435459	; 0x10000003
     ac8:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
     acc:	31444556 	cmpcc	r4, r6, asr r5
     ad0:	45520033 	ldrbmi	r0, [r2, #-51]	; 0x33
     ad4:	56524553 			; <UNDEFINED> instruction: 0x56524553
     ad8:	34314445 	ldrtcc	r4, [r1], #-1093	; 0x445
     adc:	53455200 	movtpl	r5, #20992	; 0x5200
     ae0:	45565245 	ldrbmi	r5, [r6, #-581]	; 0x245
     ae4:	00353144 	eorseq	r3, r5, r4, asr #2
     ae8:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0x552
     aec:	44455652 	strbmi	r5, [r5], #-1618	; 0x652
     af0:	52003631 	andpl	r3, r0, #51380224	; 0x3100000
     af4:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
     af8:	31444556 	cmpcc	r4, r6, asr r5
     afc:	45520037 	ldrbmi	r0, [r2, #-55]	; 0x37
     b00:	56524553 			; <UNDEFINED> instruction: 0x56524553
     b04:	38314445 	ldmdacc	r1!, {r0, r2, r6, sl, lr}
     b08:	53455200 	movtpl	r5, #20992	; 0x5200
     b0c:	45565245 	ldrbmi	r5, [r6, #-581]	; 0x245
     b10:	00393144 	eorseq	r3, r9, r4, asr #2
     b14:	4f495047 	svcmi	0x00495047
     b18:	6e6f435f 	mcrvs	3, 3, r4, cr15, cr15, {2}
     b1c:	75676966 	strbvc	r6, [r7, #-2406]!	; 0x966
     b20:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
     b24:	55006e6f 	strpl	r6, [r0, #-3695]	; 0xe6f
     b28:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
     b2c:	696e495f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
     b30:	70795474 	rsbsvc	r5, r9, r4, ror r4
     b34:	66654465 	strbtvs	r4, [r5], -r5, ror #8
     b38:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
     b3c:	52495f43 	subpl	r5, r9, #268	; 0x10c
     b40:	61684351 	cmnvs	r8, r1, asr r3
     b44:	6c656e6e 	stclvs	14, cr6, [r5], #-440	; 0xfffffe48
     b48:	50627553 	rsbpl	r7, r2, r3, asr r5
     b4c:	726f6972 	rsbvc	r6, pc, #1867776	; 0x1c8000
     b50:	00797469 	rsbseq	r7, r9, r9, ror #8
     b54:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
     b58:	61505f54 	cmpvs	r0, r4, asr pc
     b5c:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
     b60:	43435200 	movtmi	r5, #12800	; 0x3200
     b64:	4250415f 	subsmi	r4, r0, #-1073741801	; 0xc0000017
     b68:	72655032 	rsbvc	r5, r5, #50	; 0x32
     b6c:	43687069 	cmnmi	r8, #105	; 0x69
     b70:	6b636f6c 	blvs	18dc928 <__Stack_Size+0x18dc528>
     b74:	00646d43 	rsbeq	r6, r4, r3, asr #26
     b78:	5f425355 	svcpl	0x00425355
     b7c:	425f7852 	subsmi	r7, pc, #5373952	; 0x520000
     b80:	65666675 	strbvs	r6, [r6, #-1653]!	; 0x675
     b84:	54620072 	strbtpl	r0, [r2], #-114	; 0x72
     b88:	696d7265 	stmdbvs	sp!, {r0, r2, r5, r6, r9, ip, sp, lr}^
     b8c:	6574616e 	ldrbvs	r6, [r4, #-366]!	; 0x16e
     b90:	42535500 	subsmi	r5, r3, #0, 10
     b94:	4478545f 	ldrbtmi	r5, [r8], #-1119	; 0x45f
     b98:	65747942 	ldrbvs	r7, [r4, #-2370]!	; 0x942
     b9c:	43435200 	movtmi	r5, #12800	; 0x3200
     ba0:	4c4c505f 	mcrrmi	0, 5, r5, ip, cr15
     ba4:	00646d43 	rsbeq	r6, r4, r3, asr #26
     ba8:	6e754670 	mrcvs	6, 3, r4, cr5, cr0, {3}
     bac:	6f697463 	svcvs	0x00697463
     bb0:	4954006e 	ldmdbmi	r4, {r1, r2, r3, r5, r6}^
     bb4:	69545f4d 	ldmdbvs	r4, {r0, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
     bb8:	6142656d 	cmpvs	r2, sp, ror #10
     bbc:	6e496573 	mcrvs	5, 2, r6, cr9, cr3, {3}
     bc0:	79547469 	ldmdbvc	r4, {r0, r3, r5, r6, sl, ip, sp, lr}^
     bc4:	65446570 	strbvs	r6, [r4, #-1392]	; 0x570
     bc8:	77670066 	strbvc	r0, [r7, -r6, rrx]!
     bcc:	636c6143 	cmnvs	ip, #-1073741808	; 0xc0000010
     bd0:	74616c75 	strbtvc	r6, [r1], #-3189	; 0xc75
     bd4:	68436465 	stmdavs	r3, {r0, r2, r5, r6, sl, sp, lr}^
     bd8:	536b6365 	cmnpl	fp, #-1811939327	; 0x94000001
     bdc:	4e006d75 	mcrmi	13, 0, r6, cr0, cr5, {3}
     be0:	5f434956 	svcpl	0x00434956
     be4:	6f697250 	svcvs	0x00697250
     be8:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
     bec:	756f7247 	strbvc	r7, [pc, #-583]!	; 9ad <__Stack_Size+0x5ad>
     bf0:	6e6f4370 	mcrvs	3, 3, r4, cr15, cr0, {3}
     bf4:	00676966 	rsbeq	r6, r7, r6, ror #18
     bf8:	4f495047 	svcmi	0x00495047
     bfc:	6570535f 	ldrbvs	r5, [r0, #-863]!	; 0x35f
     c00:	62006465 	andvs	r6, r0, #1694498816	; 0x65000000
     c04:	63725370 	cmnvs	r2, #112, 6	; 0xc0000001
     c08:	6f687300 	svcvs	0x00687300
     c0c:	75207472 	strvc	r7, [r0, #-1138]!	; 0x472
     c10:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
     c14:	2064656e 	rsbcs	r6, r4, lr, ror #10
     c18:	00746e69 	rsbseq	r6, r4, r9, ror #28
     c1c:	41545441 	cmpmi	r4, r1, asr #8
     c20:	44454843 	strbmi	r4, [r5], #-2115	; 0x843
     c24:	69616d00 	stmdbvs	r1!, {r8, sl, fp, sp, lr}^
     c28:	4c46006e 	mcrrmi	0, 6, r0, r6, cr14
     c2c:	5f485341 	svcpl	0x00485341
     c30:	73617245 	cmnvc	r1, #1342177284	; 0x50000004
     c34:	67615065 	strbvs	r5, [r1, -r5, rrx]!
     c38:	564e0065 	strbpl	r0, [lr], -r5, rrx
     c3c:	495f4349 	ldmdbmi	pc, {r0, r3, r6, r8, r9, lr}^	; <UNPREDICTABLE>
     c40:	68435152 	stmdavs	r3, {r1, r4, r6, r8, ip, lr}^
     c44:	656e6e61 	strbvs	r6, [lr, #-3681]!	; 0xe61
     c48:	6572506c 	ldrbvs	r5, [r2, #-108]!	; 0x6c
     c4c:	74706d65 	ldrbtvc	r6, [r0], #-3429	; 0xd65
     c50:	506e6f69 	rsbpl	r6, lr, r9, ror #30
     c54:	726f6972 	rsbvc	r6, pc, #1867776	; 0x1c8000
     c58:	00797469 	rsbseq	r7, r9, r9, ror #8
     c5c:	50535553 	subspl	r5, r3, r3, asr r5
     c60:	45444e45 	strbmi	r4, [r4, #-3653]	; 0xe45
     c64:	50470044 	subpl	r0, r7, r4, asr #32
     c68:	4d5f4f49 	ldclmi	15, cr4, [pc, #-292]	; b4c <__Stack_Size+0x74c>
     c6c:	5f65646f 	svcpl	0x0065646f
     c70:	465f4e49 	ldrbmi	r4, [pc], -r9, asr #28
     c74:	54414f4c 	strbpl	r4, [r1], #-3916	; 0xf4c
     c78:	00474e49 	subeq	r4, r7, r9, asr #28
     c7c:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0x552
     c80:	44455652 	strbmi	r5, [r5], #-1618	; 0x652
     c84:	49540037 	ldmdbmi	r4, {r0, r1, r2, r4, r5}^
     c88:	72505f4d 	subsvc	r5, r0, #308	; 0x134
     c8c:	61637365 	cmnvs	r3, r5, ror #6
     c90:	4372656c 	cmnmi	r2, #108, 10	; 0x1b000000
     c94:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
     c98:	62670067 	rsbvs	r0, r7, #103	; 0x67
     c9c:	524c5844 	subpl	r5, ip, #68, 16	; 0x440000
     ca0:	50646165 	rsbpl	r6, r4, r5, ror #2
     ca4:	746e696f 	strbtvc	r6, [lr], #-2415	; 0x96f
     ca8:	6e007265 	cdpvs	2, 0, cr7, cr0, cr5, {3}
     cac:	656d6954 	strbvs	r6, [sp, #-2388]!	; 0x954
     cb0:	42535500 	subsmi	r5, r3, #0, 10
     cb4:	5252455f 	subspl	r4, r2, #398458880	; 0x17c00000
     cb8:	5400524f 	strpl	r5, [r0], #-591	; 0x24f
     cbc:	545f4d49 	ldrbpl	r4, [pc], #-3401	; cc4 <__Stack_Size+0x8c4>
     cc0:	42656d69 	rsbmi	r6, r5, #6720	; 0x1a40
     cc4:	49657361 	stmdbmi	r5!, {r0, r5, r6, r8, r9, ip, sp, lr}^
     cc8:	0074696e 	rsbseq	r6, r4, lr, ror #18
     ccc:	53455348 	movtpl	r5, #21320	; 0x5348
     cd0:	74726174 	ldrbtvc	r6, [r2], #-372	; 0x174
     cd4:	74537055 	ldrbvc	r7, [r3], #-85	; 0x55
     cd8:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
     cdc:	72745300 	rsbsvc	r5, r4, #0, 6
     ce0:	43676e69 	cmnmi	r7, #1680	; 0x690
     ce4:	0079706f 	rsbseq	r7, r9, pc, rrx
     ce8:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
     cec:	74535f54 	ldrbvc	r5, [r3], #-3924	; 0xf54
     cf0:	74637572 	strbtvc	r7, [r3], #-1394	; 0x572
     cf4:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
     cf8:	4b434c00 	blmi	10d3d00 <__Stack_Size+0x10d3900>
     cfc:	78640052 	stmdavc	r4!, {r1, r4, r6}^
     d00:	7561426c 	strbvc	r4, [r1, #-620]!	; 0x26c
     d04:	74617264 	strbtvc	r7, [r1], #-612	; 0x264
     d08:	32490065 	subcc	r0, r9, #101	; 0x65
     d0c:	455f3243 	ldrbmi	r3, [pc, #-579]	; ad1 <__Stack_Size+0x6d1>
     d10:	52495f56 	subpl	r5, r9, #344	; 0x158
     d14:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     d18:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
     d1c:	54584500 	ldrbpl	r4, [r8], #-1280	; 0x500
     d20:	355f3949 	ldrbcc	r3, [pc, #-2377]	; 3df <_Minimum_Stack_Size+0x2df>
     d24:	5152495f 	cmppl	r2, pc, asr r9
     d28:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
     d2c:	0072656c 	rsbseq	r6, r2, ip, ror #10
     d30:	646e6550 	strbtvs	r6, [lr], #-1360	; 0x550
     d34:	00435653 	subeq	r5, r3, r3, asr r6
     d38:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     d3c:	30316632 	eorscc	r6, r1, r2, lsr r6
     d40:	74695f78 	strbtvc	r5, [r9], #-3960	; 0xf78
     d44:	4400632e 	strmi	r6, [r0], #-814	; 0x32e
     d48:	5f32414d 	svcpl	0x0032414d
     d4c:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
     d50:	346c656e 	strbtcc	r6, [ip], #-1390	; 0x56e
     d54:	495f355f 	ldmdbmi	pc, {r0, r1, r2, r3, r4, r6, r8, sl, ip, sp}^	; <UNPREDICTABLE>
     d58:	61485152 	cmpvs	r8, r2, asr r1
     d5c:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
     d60:	58450072 	stmdapl	r5, {r1, r4, r5, r6}^
     d64:	35314954 	ldrcc	r4, [r1, #-2388]!	; 0x954
     d68:	5f30315f 	svcpl	0x0030315f
     d6c:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     d70:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     d74:	54007265 	strpl	r7, [r0], #-613	; 0x265
     d78:	5f314d49 	svcpl	0x00314d49
     d7c:	5f4b5242 	svcpl	0x004b5242
     d80:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     d84:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     d88:	55007265 	strpl	r7, [r0, #-613]	; 0x265
     d8c:	34545241 	ldrbcc	r5, [r4], #-577	; 0x241
     d90:	5152495f 	cmppl	r2, pc, asr r9
     d94:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
     d98:	0072656c 	rsbseq	r6, r2, ip, ror #10
     d9c:	41435452 	cmpmi	r3, r2, asr r4
     da0:	6d72616c 	ldfvse	f6, [r2, #-432]!	; 0xfffffe50
     da4:	5152495f 	cmppl	r2, pc, asr r9
     da8:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
     dac:	0072656c 	rsbseq	r6, r2, ip, ror #10
     db0:	384d4954 	stmdacc	sp, {r2, r4, r6, r8, fp, lr}^
     db4:	5f43435f 	svcpl	0x0043435f
     db8:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     dbc:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     dc0:	45007265 	strmi	r7, [r0, #-613]	; 0x265
     dc4:	30495458 	subcc	r5, r9, r8, asr r4
     dc8:	5152495f 	cmppl	r2, pc, asr r9
     dcc:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
     dd0:	0072656c 	rsbseq	r6, r2, ip, ror #10
     dd4:	32414d44 	subcc	r4, r1, #68, 26	; 0x1100
     dd8:	6168435f 	cmnvs	r8, pc, asr r3
     ddc:	6c656e6e 	stclvs	14, cr6, [r5], #-440	; 0xfffffe48
     de0:	52495f33 	subpl	r5, r9, #51, 30	; 0xcc
     de4:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     de8:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
     dec:	43324900 	teqmi	r2, #0, 18
     df0:	56455f31 			; <UNDEFINED> instruction: 0x56455f31
     df4:	5152495f 	cmppl	r2, pc, asr r9
     df8:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
     dfc:	0072656c 	rsbseq	r6, r2, ip, ror #10
     e00:	57425355 	smlsldpl	r5, r2, r5, r3
     e04:	55656b61 	strbpl	r6, [r5, #-2913]!	; 0xb61
     e08:	52495f70 	subpl	r5, r9, #112, 30	; 0x1c0
     e0c:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     e10:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
     e14:	414d4400 	cmpmi	sp, r0, lsl #8
     e18:	68435f31 	stmdavs	r3, {r0, r4, r5, r8, r9, sl, fp, ip, lr}^
     e1c:	656e6e61 	strbvs	r6, [lr, #-3681]!	; 0xe61
     e20:	495f356c 	ldmdbmi	pc, {r2, r3, r5, r6, r8, sl, ip, sp}^	; <UNPREDICTABLE>
     e24:	61485152 	cmpvs	r8, r2, asr r1
     e28:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
     e2c:	4d440072 	stclmi	0, cr0, [r4, #-456]	; 0xfffffe38
     e30:	435f3141 	cmpmi	pc, #1073741840	; 0x40000010
     e34:	6e6e6168 	powvsez	f6, f6, #0.0
     e38:	5f326c65 	svcpl	0x00326c65
     e3c:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     e40:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     e44:	41007265 	tstmi	r0, r5, ror #4
     e48:	5f314344 	svcpl	0x00314344
     e4c:	52495f32 	subpl	r5, r9, #50, 30	; 0xc8
     e50:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     e54:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
     e58:	49445300 	stmdbmi	r4, {r8, r9, ip, lr}^
     e5c:	52495f4f 	subpl	r5, r9, #316	; 0x13c
     e60:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     e64:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
     e68:	41535500 	cmpmi	r3, r0, lsl #10
     e6c:	525f5452 	subspl	r5, pc, #1375731712	; 0x52000000
     e70:	69656365 	stmdbvs	r5!, {r0, r2, r5, r6, r8, r9, sp, lr}^
     e74:	61446576 	hvcvs	18006	; 0x4656
     e78:	45006174 	strmi	r6, [r0, #-372]	; 0x174
     e7c:	33495458 	movtcc	r5, #37976	; 0x9458
     e80:	5152495f 	cmppl	r2, pc, asr r9
     e84:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
     e88:	0072656c 	rsbseq	r6, r2, ip, ror #10
     e8c:	33495053 	movtcc	r5, #36947	; 0x9053
     e90:	5152495f 	cmppl	r2, pc, asr r9
     e94:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
     e98:	0072656c 	rsbseq	r6, r2, ip, ror #10
     e9c:	5f4d4954 	svcpl	0x004d4954
     ea0:	61656c43 	cmnvs	r5, r3, asr #24
     ea4:	50544972 	subspl	r4, r4, r2, ror r9
     ea8:	69646e65 	stmdbvs	r4!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
     eac:	6942676e 	stmdbvs	r2, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
     eb0:	49540074 	ldmdbmi	r4, {r2, r4, r5, r6}^
     eb4:	495f374d 	ldmdbmi	pc, {r0, r2, r3, r6, r8, r9, sl, ip, sp}^	; <UNPREDICTABLE>
     eb8:	61485152 	cmpvs	r8, r2, asr r1
     ebc:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
     ec0:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
     ec4:	495f334d 	ldmdbmi	pc, {r0, r2, r3, r6, r8, r9, ip, sp}^	; <UNPREDICTABLE>
     ec8:	61485152 	cmpvs	r8, r2, asr r1
     ecc:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
     ed0:	53550072 	cmppl	r5, #114	; 0x72
     ed4:	50485f42 	subpl	r5, r8, r2, asr #30
     ed8:	4e41435f 	mcrmi	3, 2, r4, cr1, cr15, {2}
     edc:	5f58545f 	svcpl	0x0058545f
     ee0:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     ee4:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     ee8:	55007265 	strpl	r7, [r0, #-613]	; 0x265
     eec:	65676173 	strbvs	r6, [r7, #-371]!	; 0x173
     ef0:	6c756146 	ldfvse	f6, [r5], #-280	; 0xfffffee8
     ef4:	63784574 	cmnvs	r8, #116, 10	; 0x1d000000
     ef8:	69747065 	ldmdbvs	r4!, {r0, r2, r5, r6, ip, sp, lr}^
     efc:	55006e6f 	strpl	r6, [r0, #-3695]	; 0xe6f
     f00:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
     f04:	52495f33 	subpl	r5, r9, #51, 30	; 0xcc
     f08:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     f0c:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
     f10:	4e414300 	cdpmi	3, 4, cr4, cr1, cr0, {0}
     f14:	4543535f 	strbmi	r5, [r3, #-863]	; 0x35f
     f18:	5152495f 	cmppl	r2, pc, asr r9
     f1c:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
     f20:	0072656c 	rsbseq	r6, r2, ip, ror #10
     f24:	384d4954 	stmdacc	sp, {r2, r4, r6, r8, fp, lr}^
     f28:	4752545f 			; <UNDEFINED> instruction: 0x4752545f
     f2c:	4d4f435f 	stclmi	3, cr4, [pc, #-380]	; db8 <__Stack_Size+0x9b8>
     f30:	5152495f 	cmppl	r2, pc, asr r9
     f34:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
     f38:	0072656c 	rsbseq	r6, r2, ip, ror #10
     f3c:	364d4954 			; <UNDEFINED> instruction: 0x364d4954
     f40:	5152495f 	cmppl	r2, pc, asr r9
     f44:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
     f48:	0072656c 	rsbseq	r6, r2, ip, ror #10
     f4c:	54737953 	ldrbtpl	r7, [r3], #-2387	; 0x953
     f50:	486b6369 	stmdami	fp!, {r0, r3, r5, r6, r8, r9, sp, lr}^
     f54:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     f58:	48007265 	stmdami	r0, {r0, r2, r5, r6, r9, ip, sp, lr}
     f5c:	46647261 	strbtmi	r7, [r4], -r1, ror #4
     f60:	746c7561 	strbtvc	r7, [ip], #-1377	; 0x561
     f64:	65637845 	strbvs	r7, [r3, #-2117]!	; 0x845
     f68:	6f697470 	svcvs	0x00697470
     f6c:	4441006e 	strbmi	r0, [r1], #-110	; 0x6e
     f70:	495f3343 	ldmdbmi	pc, {r0, r1, r6, r8, r9, ip, sp}^	; <UNPREDICTABLE>
     f74:	61485152 	cmpvs	r8, r2, asr r1
     f78:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
     f7c:	57570072 			; <UNDEFINED> instruction: 0x57570072
     f80:	495f4744 	ldmdbmi	pc, {r2, r6, r8, r9, sl, lr}^	; <UNPREDICTABLE>
     f84:	61485152 	cmpvs	r8, r2, asr r1
     f88:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
     f8c:	4d4e0072 	stclmi	0, cr0, [lr, #-456]	; 0xfffffe38
     f90:	63784549 	cmnvs	r8, #306184192	; 0x12400000
     f94:	69747065 	ldmdbvs	r4!, {r0, r2, r5, r6, ip, sp, lr}^
     f98:	44006e6f 	strmi	r6, [r0], #-3695	; 0xe6f
     f9c:	5f32414d 	svcpl	0x0032414d
     fa0:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
     fa4:	316c656e 	cmncc	ip, lr, ror #10
     fa8:	5152495f 	cmppl	r2, pc, asr r9
     fac:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
     fb0:	0072656c 	rsbseq	r6, r2, ip, ror #10
     fb4:	46737542 	ldrbtmi	r7, [r3], -r2, asr #10
     fb8:	746c7561 	strbtvc	r7, [ip], #-1377	; 0x561
     fbc:	65637845 	strbvs	r7, [r3, #-2117]!	; 0x845
     fc0:	6f697470 	svcvs	0x00697470
     fc4:	4954006e 	ldmdbmi	r4, {r1, r2, r3, r5, r6}^
     fc8:	555f384d 	ldrbpl	r3, [pc, #-2125]	; 783 <__Stack_Size+0x383>
     fcc:	52495f50 	subpl	r5, r9, #80, 30	; 0x140
     fd0:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     fd4:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
     fd8:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
     fdc:	43435f31 	movtmi	r5, #16177	; 0x3f31
     fe0:	5152495f 	cmppl	r2, pc, asr r9
     fe4:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
     fe8:	0072656c 	rsbseq	r6, r2, ip, ror #10
     fec:	31414d44 	cmpcc	r1, r4, asr #26
     ff0:	6168435f 	cmnvs	r8, pc, asr r3
     ff4:	6c656e6e 	stclvs	14, cr6, [r5], #-440	; 0xfffffe48
     ff8:	52495f33 	subpl	r5, r9, #51, 30	; 0xcc
     ffc:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
    1000:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    1004:	4d534600 	ldclmi	6, cr4, [r3, #-0]
    1008:	52495f43 	subpl	r5, r9, #268	; 0x10c
    100c:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
    1010:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    1014:	52415500 	subpl	r5, r1, #0, 10
    1018:	495f3554 	ldmdbmi	pc, {r2, r4, r6, r8, sl, ip, sp}^	; <UNPREDICTABLE>
    101c:	61485152 	cmpvs	r8, r2, asr r1
    1020:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
    1024:	41540072 	cmpmi	r4, r2, ror r0
    1028:	5245504d 	subpl	r5, r5, #77	; 0x4d
    102c:	5152495f 	cmppl	r2, pc, asr r9
    1030:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
    1034:	0072656c 	rsbseq	r6, r2, ip, ror #10
    1038:	314d4954 	cmpcc	sp, r4, asr r9
    103c:	4752545f 			; <UNDEFINED> instruction: 0x4752545f
    1040:	4d4f435f 	stclmi	3, cr4, [pc, #-380]	; ecc <__Stack_Size+0xacc>
    1044:	5152495f 	cmppl	r2, pc, asr r9
    1048:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
    104c:	0072656c 	rsbseq	r6, r2, ip, ror #10
    1050:	49545845 	ldmdbmi	r4, {r0, r2, r6, fp, ip, lr}^
    1054:	52495f34 	subpl	r5, r9, #52, 30	; 0xd0
    1058:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
    105c:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    1060:	41535500 	cmpmi	r3, r0, lsl #10
    1064:	475f5452 			; <UNDEFINED> instruction: 0x475f5452
    1068:	54497465 	strbpl	r7, [r9], #-1125	; 0x465
    106c:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
    1070:	5f007375 	svcpl	0x00007375
    1074:	4253555f 	subsmi	r5, r3, #398458880	; 0x17c00000
    1078:	5f434443 	svcpl	0x00434443
    107c:	00525349 	subseq	r5, r2, r9, asr #6
    1080:	49545845 	ldmdbmi	r4, {r0, r2, r6, fp, ip, lr}^
    1084:	52495f31 	subpl	r5, r9, #49, 30	; 0xc4
    1088:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
    108c:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    1090:	49505300 	ldmdbmi	r0, {r8, r9, ip, lr}^
    1094:	52495f31 	subpl	r5, r9, #49, 30	; 0xc4
    1098:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
    109c:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    10a0:	42535500 	subsmi	r5, r3, #0, 10
    10a4:	5f504c5f 	svcpl	0x00504c5f
    10a8:	5f4e4143 	svcpl	0x004e4143
    10ac:	5f305852 	svcpl	0x00305852
    10b0:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
    10b4:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    10b8:	44007265 	strmi	r7, [r0], #-613	; 0x265
    10bc:	67756265 	ldrbvs	r6, [r5, -r5, ror #4]!
    10c0:	696e6f4d 	stmdbvs	lr!, {r0, r2, r3, r6, r8, r9, sl, fp, sp, lr}^
    10c4:	00726f74 	rsbseq	r6, r2, r4, ror pc
    10c8:	5f435452 	svcpl	0x00435452
    10cc:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
    10d0:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    10d4:	44007265 	strmi	r7, [r0], #-613	; 0x265
    10d8:	5f31414d 	svcpl	0x0031414d
    10dc:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
    10e0:	366c656e 	strbtcc	r6, [ip], -lr, ror #10
    10e4:	5152495f 	cmppl	r2, pc, asr r9
    10e8:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
    10ec:	0072656c 	rsbseq	r6, r2, ip, ror #10
    10f0:	344d4954 	strbcc	r4, [sp], #-2388	; 0x954
    10f4:	5152495f 	cmppl	r2, pc, asr r9
    10f8:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
    10fc:	0072656c 	rsbseq	r6, r2, ip, ror #10
    1100:	32433249 	subcc	r3, r3, #-1879048188	; 0x90000004
    1104:	5f52455f 	svcpl	0x0052455f
    1108:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
    110c:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    1110:	55007265 	strpl	r7, [r0, #-613]	; 0x265
    1114:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    1118:	52495f31 	subpl	r5, r9, #49, 30	; 0xc4
    111c:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
    1120:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    1124:	414c4600 	cmpmi	ip, r0, lsl #12
    1128:	495f4853 	ldmdbmi	pc, {r0, r1, r4, r6, fp, lr}^	; <UNPREDICTABLE>
    112c:	61485152 	cmpvs	r8, r2, asr r1
    1130:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
    1134:	32490072 	subcc	r0, r9, #114	; 0x72
    1138:	455f3143 	ldrbmi	r3, [pc, #-323]	; ffd <__Stack_Size+0xbfd>
    113c:	52495f52 	subpl	r5, r9, #328	; 0x148
    1140:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
    1144:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    1148:	4e414300 	cdpmi	3, 4, cr4, cr1, cr0, {0}
    114c:	3158525f 	cmpcc	r8, pc, asr r2
    1150:	5152495f 	cmppl	r2, pc, asr r9
    1154:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
    1158:	0072656c 	rsbseq	r6, r2, ip, ror #10
    115c:	48435653 	stmdami	r3, {r0, r1, r4, r6, r9, sl, ip, lr}^
    1160:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    1164:	54007265 	strpl	r7, [r0], #-613	; 0x265
    1168:	5f384d49 	svcpl	0x00384d49
    116c:	5f4b5242 	svcpl	0x004b5242
    1170:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
    1174:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    1178:	44007265 	strmi	r7, [r0], #-613	; 0x265
    117c:	5f32414d 	svcpl	0x0032414d
    1180:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
    1184:	326c656e 	rsbcc	r6, ip, #461373440	; 0x1b800000
    1188:	5152495f 	cmppl	r2, pc, asr r9
    118c:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
    1190:	0072656c 	rsbseq	r6, r2, ip, ror #10
    1194:	31414d44 	cmpcc	r1, r4, asr #26
    1198:	6168435f 	cmnvs	r8, pc, asr r3
    119c:	6c656e6e 	stclvs	14, cr6, [r5], #-440	; 0xfffffe48
    11a0:	52495f34 	subpl	r5, r9, #52, 30	; 0xd0
    11a4:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
    11a8:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    11ac:	43435200 	movtmi	r5, #12800	; 0x3200
    11b0:	5152495f 	cmppl	r2, pc, asr r9
    11b4:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
    11b8:	0072656c 	rsbseq	r6, r2, ip, ror #10
    11bc:	31414d44 	cmpcc	r1, r4, asr #26
    11c0:	6168435f 	cmnvs	r8, pc, asr r3
    11c4:	6c656e6e 	stclvs	14, cr6, [r5], #-440	; 0xfffffe48
    11c8:	52495f31 	subpl	r5, r9, #49, 30	; 0xc4
    11cc:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
    11d0:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    11d4:	54584500 	ldrbpl	r4, [r8], #-1280	; 0x500
    11d8:	495f3249 	ldmdbmi	pc, {r0, r3, r6, r9, ip, sp}^	; <UNPREDICTABLE>
    11dc:	61485152 	cmpvs	r8, r2, asr r1
    11e0:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
    11e4:	50530072 	subspl	r0, r3, r2, ror r0
    11e8:	495f3249 	ldmdbmi	pc, {r0, r3, r6, r9, ip, sp}^	; <UNPREDICTABLE>
    11ec:	61485152 	cmpvs	r8, r2, asr r1
    11f0:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
    11f4:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
    11f8:	555f314d 	ldrbpl	r3, [pc, #-333]	; 10b3 <__Stack_Size+0xcb3>
    11fc:	52495f50 	subpl	r5, r9, #80, 30	; 0x140
    1200:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
    1204:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    1208:	414d4400 	cmpmi	sp, r0, lsl #8
    120c:	68435f31 	stmdavs	r3, {r0, r4, r5, r8, r9, sl, fp, ip, lr}^
    1210:	656e6e61 	strbvs	r6, [lr, #-3681]!	; 0xe61
    1214:	495f376c 	ldmdbmi	pc, {r2, r3, r5, r6, r8, r9, sl, ip, sp}^	; <UNPREDICTABLE>
    1218:	61485152 	cmpvs	r8, r2, asr r1
    121c:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
    1220:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
    1224:	495f354d 	ldmdbmi	pc, {r0, r2, r3, r6, r8, sl, ip, sp}^	; <UNPREDICTABLE>
    1228:	61485152 	cmpvs	r8, r2, asr r1
    122c:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
    1230:	654d0072 	strbvs	r0, [sp, #-114]	; 0x72
    1234:	6e614d6d 	cdpvs	13, 6, cr4, cr1, cr13, {3}
    1238:	45656761 	strbmi	r6, [r5, #-1889]!	; 0x761
    123c:	70656378 	rsbvc	r6, r5, r8, ror r3
    1240:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    1244:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    1248:	52495f32 	subpl	r5, r9, #50, 30	; 0xc8
    124c:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
    1250:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    1254:	44565000 	ldrbmi	r5, [r6], #-0
    1258:	5152495f 	cmppl	r2, pc, asr r9
    125c:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
    1260:	0072656c 	rsbseq	r6, r2, ip, ror #10
    1264:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    1268:	495f3254 	ldmdbmi	pc, {r2, r4, r6, r9, ip, sp}^	; <UNPREDICTABLE>
    126c:	61485152 	cmpvs	r8, r2, asr r1
    1270:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
    1274:	73750072 	cmnvc	r5, #114	; 0x72
    1278:	65645f62 	strbvs	r5, [r4, #-3938]!	; 0xf62
    127c:	632e6373 	teqvs	lr, #-872415231	; 0xcc000001
    1280:	72695600 	rsbvc	r5, r9, #0, 12
    1284:	6c617574 	cfstr64vs	mvdx7, [r1], #-464	; 0xfffffe30
    1288:	6d6f435f 	stclvs	3, cr4, [pc, #-380]!	; 1114 <__Stack_Size+0xd14>
    128c:	726f505f 	rsbvc	r5, pc, #95	; 0x5f
    1290:	74535f74 	ldrbvc	r5, [r3], #-3956	; 0xf74
    1294:	676e6972 			; <UNDEFINED> instruction: 0x676e6972
    1298:	69726553 	ldmdbvs	r2!, {r0, r1, r4, r6, r8, sl, sp, lr}^
    129c:	56006c61 	strpl	r6, [r0], -r1, ror #24
    12a0:	75747269 	ldrbvc	r7, [r4, #-617]!	; 0x269
    12a4:	435f6c61 	cmpmi	pc, #24832	; 0x6100
    12a8:	505f6d6f 	subspl	r6, pc, pc, ror #26
    12ac:	5f74726f 	svcpl	0x0074726f
    12b0:	69727453 	ldmdbvs	r2!, {r0, r1, r4, r6, sl, ip, sp, lr}^
    12b4:	6556676e 	ldrbvs	r6, [r6, #-1902]	; 0x76e
    12b8:	726f646e 	rsbvc	r6, pc, #1845493760	; 0x6e000000
    12bc:	72695600 	rsbvc	r5, r9, #0, 12
    12c0:	6c617574 	cfstr64vs	mvdx7, [r1], #-464	; 0xfffffe30
    12c4:	6d6f435f 	stclvs	3, cr4, [pc, #-380]!	; 1150 <__Stack_Size+0xd50>
    12c8:	726f505f 	rsbvc	r5, pc, #95	; 0x5f
    12cc:	65445f74 	strbvs	r5, [r4, #-3956]	; 0xf74
    12d0:	65636976 	strbvs	r6, [r3, #-2422]!	; 0x976
    12d4:	63736544 	cmnvs	r3, #68, 10	; 0x11000000
    12d8:	74706972 	ldrbtvc	r6, [r0], #-2418	; 0x972
    12dc:	5600726f 	strpl	r7, [r0], -pc, ror #4
    12e0:	75747269 	ldrbvc	r7, [r4, #-617]!	; 0x269
    12e4:	435f6c61 	cmpmi	pc, #24832	; 0x6100
    12e8:	505f6d6f 	subspl	r6, pc, pc, ror #26
    12ec:	5f74726f 	svcpl	0x0074726f
    12f0:	69727453 	ldmdbvs	r2!, {r0, r1, r4, r6, sl, ip, sp, lr}^
    12f4:	614c676e 	cmpvs	ip, lr, ror #14
    12f8:	4449676e 	strbmi	r6, [r9], #-1902	; 0x76e
    12fc:	72695600 	rsbvc	r5, r9, #0, 12
    1300:	6c617574 	cfstr64vs	mvdx7, [r1], #-464	; 0xfffffe30
    1304:	6d6f435f 	stclvs	3, cr4, [pc, #-380]!	; 1190 <__Stack_Size+0xd90>
    1308:	726f505f 	rsbvc	r5, pc, #95	; 0x5f
    130c:	74535f74 	ldrbvc	r5, [r3], #-3956	; 0xf74
    1310:	676e6972 			; <UNDEFINED> instruction: 0x676e6972
    1314:	646f7250 	strbtvs	r7, [pc], #-592	; 131c <__Stack_Size+0xf1c>
    1318:	00746375 	rsbseq	r6, r4, r5, ror r3
    131c:	74726956 	ldrbtvc	r6, [r2], #-2390	; 0x956
    1320:	5f6c6175 	svcpl	0x006c6175
    1324:	5f6d6f43 	svcpl	0x006d6f43
    1328:	74726f50 	ldrbtvc	r6, [r2], #-3920	; 0xf50
    132c:	6e6f435f 	mcrvs	3, 3, r4, cr15, cr15, {2}
    1330:	44676966 	strbtmi	r6, [r7], #-2406	; 0x966
    1334:	72637365 	rsbvc	r7, r3, #-1811939327	; 0x94000001
    1338:	6f747069 	svcvs	0x00747069
    133c:	50450072 	subpl	r0, r5, r2, ror r0
    1340:	554f5f33 	strbpl	r5, [pc, #-3891]	; 415 <__Stack_Size+0x15>
    1344:	61435f54 	cmpvs	r3, r4, asr pc
    1348:	61626c6c 	cmnvs	r2, ip, ror #24
    134c:	75006b63 	strvc	r6, [r0, #-2915]	; 0xb63
    1350:	655f6273 	ldrbvs	r6, [pc, #-627]	; 10e5 <__Stack_Size+0xce5>
    1354:	2e70646e 	cdpcs	4, 7, cr6, cr0, cr14, {3}
    1358:	466c0063 	strbtmi	r0, [ip], -r3, rrx
    135c:	6873616c 	ldmdavs	r3!, {r2, r3, r5, r6, r8, sp, lr}^
    1360:	6e756f43 	cdpvs	15, 7, cr6, cr5, cr3, {2}
    1364:	4c460074 	mcrrmi	0, 7, r0, r6, cr4
    1368:	5f485341 	svcpl	0x00485341
    136c:	676f7250 			; <UNDEFINED> instruction: 0x676f7250
    1370:	576d6172 			; <UNDEFINED> instruction: 0x576d6172
    1374:	0064726f 	rsbeq	r7, r4, pc, ror #4
    1378:	74697257 	strbtvc	r7, [r9], #-599	; 0x257
    137c:	616c4665 	cmnvs	ip, r5, ror #12
    1380:	34366873 	ldrtcc	r6, [r6], #-2163	; 0x873
    1384:	6e694600 	cdpvs	6, 6, cr4, cr9, cr0, {0}
    1388:	54687369 	strbtpl	r7, [r8], #-873	; 0x369
    138c:	6e65536f 	cdpvs	3, 6, cr5, cr5, cr15, {3}
    1390:	53550064 	cmppl	r5, #100	; 0x64
    1394:	49535f42 	ldmdbmi	r3, {r1, r6, r8, r9, sl, fp, ip, lr}^
    1398:	65525f4c 	ldrbvs	r5, [r2, #-3916]	; 0xf4c
    139c:	45006461 	strmi	r6, [r0, #-1121]	; 0x461
    13a0:	495f3150 	ldmdbmi	pc, {r4, r6, r8, ip, sp}^	; <UNPREDICTABLE>
    13a4:	61435f4e 	cmpvs	r3, lr, asr #30
    13a8:	61626c6c 	cmnvs	r2, ip, ror #24
    13ac:	53006b63 	movwpl	r6, #2915	; 0xb63
    13b0:	435f464f 	cmpmi	pc, #82837504	; 0x4f00000
    13b4:	626c6c61 	rsbvs	r6, ip, #24832	; 0x6100
    13b8:	006b6361 	rsbeq	r6, fp, r1, ror #6
    13bc:	6d617246 	sfmvs	f7, 2, [r1, #-280]!	; 0xfffffee8
    13c0:	756f4365 	strbvc	r4, [pc, #-869]!	; 1063 <__Stack_Size+0xc63>
    13c4:	5300746e 	movwpl	r7, #1134	; 0x46e
    13c8:	50457465 	subpl	r7, r5, r5, ror #8
    13cc:	61567852 	cmpvs	r6, r2, asr r8
    13d0:	0064696c 	rsbeq	r6, r4, ip, ror #18
    13d4:	6568546c 	strbvs	r5, [r8, #-1132]!	; 0x46c
    13d8:	74736552 	ldrbtvc	r6, [r3], #-1362	; 0x552
    13dc:	6e756f43 	cdpvs	15, 7, cr6, cr5, cr3, {2}
    13e0:	445f0074 	ldrbmi	r0, [pc], #-116	; 13e8 <__Stack_Size+0xfe8>
    13e4:	43495645 	movtmi	r5, #38469	; 0x9645
    13e8:	52505f45 	subspl	r5, r0, #276	; 0x114
    13ec:	5200504f 	andpl	r5, r0, #79	; 0x4f
    13f0:	5f504578 	svcpl	0x00504578
    13f4:	66667562 	strbtvs	r7, [r6], -r2, ror #10
    13f8:	70007265 	andvc	r7, r0, r5, ror #4
    13fc:	6e497045 	cdpvs	0, 4, cr7, cr9, cr5, {2}
    1400:	554f5f74 	strbpl	r5, [pc, #-3956]	; 494 <__Stack_Size+0x94>
    1404:	6c430054 	mcrrvs	0, 5, r0, r3, cr4
    1408:	5f737361 	svcpl	0x00737361
    140c:	61446f4e 	cmpvs	r4, lr, asr #30
    1410:	535f6174 	cmppl	pc, #116, 2
    1414:	70757465 	rsbsvc	r7, r5, r5, ror #8
    1418:	76654400 	strbtvc	r4, [r5], -r0, lsl #8
    141c:	5f656369 	svcpl	0x00656369
    1420:	706f7250 	rsbvc	r7, pc, r0, asr r2	; <UNPREDICTABLE>
    1424:	79747265 	ldmdbvc	r4!, {r0, r2, r5, r6, r9, ip, sp, lr}^
    1428:	73497700 	movtvc	r7, #38656	; 0x9700
    142c:	62007274 	andvs	r7, r0, #116, 4	; 0x40000007
    1430:	50746e49 	rsbspl	r6, r4, r9, asr #28
    1434:	536b6361 	cmnpl	fp, #-2080374783	; 0x84000001
    1438:	5000464f 	andpl	r4, r0, pc, asr #12
    143c:	65636f72 	strbvs	r6, [r3, #-3954]!	; 0xf72
    1440:	535f7373 	cmppl	pc, #-872415231	; 0xcc000001
    1444:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    1448:	554f5f73 	strbpl	r5, [pc, #-3955]	; 4dd <__Stack_Size+0xdd>
    144c:	45700054 	ldrbmi	r0, [r0, #-84]!	; 0x54
    1450:	746e4970 	strbtvc	r4, [lr], #-2416	; 0x970
    1454:	004e495f 	subeq	r4, lr, pc, asr r9
    1458:	5f627375 	svcpl	0x00627375
    145c:	72747369 	rsbsvc	r7, r4, #-1543503871	; 0xa4000001
    1460:	4300632e 	movwmi	r6, #814	; 0x32e
    1464:	7373616c 	cmnvc	r3, #108, 2
    1468:	7461445f 	strbtvc	r4, [r1], #-1119	; 0x45f
    146c:	65535f61 	ldrbvs	r5, [r3, #-3937]	; 0xf61
    1470:	00707574 	rsbseq	r7, r0, r4, ror r5
    1474:	73616c43 	cmnvc	r1, #17152	; 0x4300
    1478:	65475f73 	strbvs	r5, [r7, #-3955]	; 0xf73
    147c:	6e495f74 	mcrvs	15, 2, r5, cr9, cr4, {3}
    1480:	66726574 			; <UNDEFINED> instruction: 0x66726574
    1484:	5f656361 	svcpl	0x00656361
    1488:	74746553 	ldrbtvc	r6, [r4], #-1363	; 0x553
    148c:	00676e69 	rsbeq	r6, r7, r9, ror #28
    1490:	636f7250 	cmnvs	pc, #80, 4
    1494:	5f737365 	svcpl	0x00737365
    1498:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
    149c:	495f7375 	ldmdbmi	pc, {r0, r2, r4, r5, r6, r8, r9, ip, sp, lr}^	; <UNPREDICTABLE>
    14a0:	5443004e 	strbpl	r0, [r3], #-78	; 0x4e
    14a4:	504c5f52 	subpl	r5, ip, r2, asr pc
    14a8:	42535500 	subsmi	r5, r3, #0, 10
    14ac:	71655262 	cmnvc	r5, r2, ror #4
    14b0:	74736575 	ldrbtvc	r6, [r3], #-1397	; 0x575
    14b4:	6d6f6300 	stclvs	3, cr6, [pc, #-0]	; 14bc <__Stack_Size+0x10bc>
    14b8:	74617473 	strbtvc	r7, [r1], #-1139	; 0x473
    14bc:	6d657465 	cfstrdvs	mvd7, [r5, #-404]!	; 0xfffffe6c
    14c0:	6f660070 	svcvs	0x00660070
    14c4:	74616d72 	strbtvc	r6, [r1], #-3442	; 0xd72
    14c8:	74655300 	strbtvc	r5, [r5], #-768	; 0x300
    14cc:	78545045 	ldmdavc	r4, {r0, r2, r6, ip, lr}^
    14d0:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
    14d4:	53007375 	movwpl	r7, #885	; 0x375
    14d8:	50457465 	subpl	r7, r5, r5, ror #8
    14dc:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0x954
    14e0:	656e4f00 	strbvs	r4, [lr, #-3840]!	; 0xf00
    14e4:	63736544 	cmnvs	r3, #68, 10	; 0x11000000
    14e8:	74706972 	ldrbtvc	r6, [r0], #-2418	; 0x972
    14ec:	5300726f 	movwpl	r7, #623	; 0x26f
    14f0:	50457465 	subpl	r7, r5, r5, ror #8
    14f4:	64417852 	strbvs	r7, [r1], #-2130	; 0x852
    14f8:	5f007264 	svcpl	0x00007264
    14fc:	52455355 	subpl	r5, r5, #1409286145	; 0x54000001
    1500:	4154535f 	cmpmi	r4, pc, asr r3
    1504:	5241444e 	subpl	r4, r1, #1308622848	; 0x4e000000
    1508:	45525f44 	ldrbmi	r5, [r2, #-3908]	; 0xf44
    150c:	53455551 	movtpl	r5, #21841	; 0x5551
    1510:	55005354 	strpl	r5, [r0, #-852]	; 0x354
    1514:	5f726573 	svcpl	0x00726573
    1518:	53746547 	cmnpl	r4, #297795584	; 0x11c00000
    151c:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    1520:	61700073 	cmnvs	r0, r3, ror r0
    1524:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    1528:	65707974 	ldrbvs	r7, [r0, #-2420]!	; 0x974
    152c:	42535500 	subsmi	r5, r3, #0, 10
    1530:	4c49535f 	mcrrmi	3, 5, r5, r9, cr15
    1534:	696e495f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
    1538:	445f0074 	ldrbmi	r0, [pc], #-116	; 1540 <__Stack_Size+0x1140>
    153c:	43495645 	movtmi	r5, #38469	; 0x9645
    1540:	4e495f45 	cdpmi	15, 4, cr5, cr9, cr5, {2}
    1544:	75004f46 	strvc	r4, [r0, #-3910]	; 0xf46
    1548:	705f6273 	subsvc	r6, pc, r3, ror r2	; <UNPREDICTABLE>
    154c:	2e706f72 	mrccs	15, 3, r6, cr0, cr2, {3}
    1550:	65470063 	strbvs	r0, [r7, #-99]	; 0x63
    1554:	65535f74 	ldrbvs	r5, [r3, #-3956]	; 0xf74
    1558:	6c616972 	stclvs	9, cr6, [r1], #-456	; 0xfffffe38
    155c:	006d754e 	rsbeq	r7, sp, lr, asr #10
    1560:	77425355 	smlsldvc	r5, r2, r5, r3
    1564:	65646e49 	strbvs	r6, [r4, #-3657]!	; 0xe49
    1568:	6c007378 	stcvs	3, cr7, [r0], {120}	; 0x78
    156c:	63656e69 	cmnvs	r5, #1680	; 0x690
    1570:	6e69646f 	cdpvs	4, 6, cr6, cr9, cr15, {3}
    1574:	69560067 	ldmdbvs	r6, {r0, r1, r2, r5, r6}^
    1578:	61757472 	cmnvs	r5, r2, ror r4
    157c:	6f435f6c 	svcvs	0x00435f6c
    1580:	6f505f6d 	svcvs	0x00505f6d
    1584:	4e5f7472 	mrcmi	4, 2, r7, cr15, cr2, {3}
    1588:	7461446f 	strbtvc	r4, [r1], #-1135	; 0x46f
    158c:	65535f61 	ldrbvs	r5, [r3, #-3937]	; 0xf61
    1590:	00707574 	rsbseq	r7, r0, r4, ror r5
    1594:	50444e45 	subpl	r4, r4, r5, asr #28
    1598:	544e494f 	strbpl	r4, [lr], #-2383	; 0x94f
    159c:	4345525f 	movtmi	r5, #21087	; 0x525f
    15a0:	45495049 	strbmi	r5, [r9, #-73]	; 0x49
    15a4:	5500544e 	strpl	r5, [r0, #-1102]	; 0x44e
    15a8:	5f726573 	svcpl	0x00726573
    15ac:	44746553 	ldrbtmi	r6, [r4], #-1363	; 0x553
    15b0:	63697665 	cmnvs	r9, #105906176	; 0x6500000
    15b4:	61654665 	cmnvs	r5, r5, ror #12
    15b8:	65727574 	ldrbvs	r7, [r2, #-1396]!	; 0x574
    15bc:	62735500 	rsbsvs	r5, r3, #0, 10
    15c0:	654c775f 	strbvs	r7, [ip, #-1887]	; 0x75f
    15c4:	6874676e 	ldmdavs	r4!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
    15c8:	6e497000 	cdpvs	0, 4, cr7, cr9, cr0, {0}
    15cc:	6d726f66 	ldclvs	15, cr6, [r2, #-408]!	; 0xfffffe68
    15d0:	6f697461 	svcvs	0x00697461
    15d4:	7453006e 	ldrbvc	r0, [r3], #-110	; 0x6e
    15d8:	676e6972 			; <UNDEFINED> instruction: 0x676e6972
    15dc:	7365445f 	cmnvc	r5, #1593835520	; 0x5f000000
    15e0:	70697263 	rsbvc	r7, r9, r3, ror #4
    15e4:	00726f74 	rsbseq	r6, r2, r4, ror pc
    15e8:	72746962 	rsbsvc	r6, r4, #1605632	; 0x188000
    15ec:	00657461 	rsbeq	r7, r5, r1, ror #8
    15f0:	69766544 	ldmdbvs	r6!, {r2, r6, r8, sl, sp, lr}^
    15f4:	545f6563 	ldrbpl	r6, [pc], #-1379	; 15fc <__Stack_Size+0x11fc>
    15f8:	656c6261 	strbvs	r6, [ip, #-609]!	; 0x261
    15fc:	74655300 	strbtvc	r5, [r5], #-768	; 0x300
    1600:	78545045 	ldmdavc	r4, {r0, r2, r6, ip, lr}^
    1604:	72646441 	rsbvc	r6, r4, #1090519040	; 0x41000000
    1608:	45525f00 	ldrbmi	r5, [r2, #-3840]	; 0xf00
    160c:	49504943 	ldmdbmi	r0, {r0, r1, r6, r8, fp, lr}^
    1610:	5f544e45 	svcpl	0x00544e45
    1614:	45505954 	ldrbmi	r5, [r0, #-2388]	; 0x954
    1618:	61745300 	cmnvs	r4, r0, lsl #6
    161c:	7261646e 	rsbvc	r6, r1, #1845493760	; 0x6e000000
    1620:	65475f64 	strbvs	r5, [r7, #-3940]	; 0xf64
    1624:	73654474 	cmnvc	r5, #116, 8	; 0x74000000
    1628:	70697263 	rsbvc	r7, r9, r3, ror #4
    162c:	44726f74 	ldrbtmi	r6, [r2], #-3956	; 0xf74
    1630:	00617461 	rsbeq	r7, r1, r1, ror #8
    1634:	74726956 	ldrbtvc	r6, [r2], #-2390	; 0x956
    1638:	5f6c6175 	svcpl	0x006c6175
    163c:	5f6d6f43 	svcpl	0x006d6f43
    1640:	74726f50 	ldrbtvc	r6, [r2], #-3920	; 0xf50
    1644:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    1648:	656e694c 	strbvs	r6, [lr, #-2380]!	; 0x94c
    164c:	69646f43 	stmdbvs	r4!, {r0, r1, r6, r8, r9, sl, fp, sp, lr}^
    1650:	5300676e 	movwpl	r6, #1902	; 0x76e
    1654:	54427465 	strbpl	r7, [r2], #-1125	; 0x465
    1658:	454c4241 	strbmi	r4, [ip, #-577]	; 0x241
    165c:	65735500 	ldrbvs	r5, [r3, #-1280]!	; 0x500
    1660:	65475f72 	strbvs	r5, [r7, #-3954]	; 0xf72
    1664:	746e4974 	strbtvc	r4, [lr], #-2420	; 0x974
    1668:	61667265 	cmnvs	r6, r5, ror #4
    166c:	55006563 	strpl	r6, [r0, #-1379]	; 0x563
    1670:	5f726573 	svcpl	0x00726573
    1674:	44746553 	ldrbtmi	r6, [r4], #-1363	; 0x553
    1678:	63697665 	cmnvs	r9, #105906176	; 0x6500000
    167c:	64644165 	strbtvs	r4, [r4], #-357	; 0x165
    1680:	73736572 	cmnvc	r3, #478150656	; 0x1c800000
    1684:	42535500 	subsmi	r5, r3, #0, 10
    1688:	6c615677 	stclvs	6, cr5, [r1], #-476	; 0xfffffe24
    168c:	00736575 	rsbseq	r6, r3, r5, ror r5
    1690:	74726956 	ldrbtvc	r6, [r2], #-2390	; 0x956
    1694:	5f6c6175 	svcpl	0x006c6175
    1698:	5f6d6f43 	svcpl	0x006d6f43
    169c:	74726f50 	ldrbtvc	r6, [r2], #-3920	; 0xf50
    16a0:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    16a4:	69766544 	ldmdbvs	r6!, {r2, r6, r8, sl, sp, lr}^
    16a8:	65446563 	strbvs	r6, [r4, #-1379]	; 0x563
    16ac:	69726373 	ldmdbvs	r2!, {r0, r1, r4, r5, r6, r8, r9, sp, lr}^
    16b0:	726f7470 	rsbvc	r7, pc, #112, 8	; 0x70000000
    16b4:	746f5400 	strbtvc	r5, [pc], #-1024	; 16bc <__Stack_Size+0x12bc>
    16b8:	455f6c61 	ldrbmi	r6, [pc, #-3169]	; a5f <__Stack_Size+0x65f>
    16bc:	6f70646e 	svcvs	0x0070646e
    16c0:	00746e69 	rsbseq	r6, r4, r9, ror #28
    16c4:	74726956 	ldrbtvc	r6, [r2], #-2390	; 0x956
    16c8:	5f6c6175 	svcpl	0x006c6175
    16cc:	5f6d6f43 	svcpl	0x006d6f43
    16d0:	74726f50 	ldrbtvc	r6, [r2], #-3920	; 0xf50
    16d4:	7365525f 	cmnvc	r5, #-268435451	; 0xf0000005
    16d8:	44007465 	strmi	r7, [r0], #-1125	; 0x465
    16dc:	72637365 	rsbvc	r7, r3, #-1811939327	; 0x94000001
    16e0:	6f747069 	svcvs	0x00747069
    16e4:	69535f72 	ldmdbvs	r3, {r1, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    16e8:	5300657a 	movwpl	r6, #1402	; 0x57a
    16ec:	50457465 	subpl	r7, r5, r5, ror #8
    16f0:	74537852 	ldrbvc	r7, [r3], #-2130	; 0x852
    16f4:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    16f8:	65735500 	ldrbvs	r5, [r3, #-1280]!	; 0x500
    16fc:	65535f72 	ldrbvs	r5, [r3, #-3954]	; 0xf72
    1700:	6e6f4374 	mcrvs	3, 3, r4, cr15, cr4, {3}
    1704:	75676966 	strbvc	r6, [r7, #-2406]!	; 0x966
    1708:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
    170c:	55006e6f 	strpl	r6, [r0, #-3695]	; 0xe6f
    1710:	5f726573 	svcpl	0x00726573
    1714:	49746553 	ldmdbmi	r4!, {r0, r1, r4, r6, r8, sl, sp, lr}^
    1718:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
    171c:	65636166 	strbvs	r6, [r3, #-358]!	; 0x166
    1720:	6e497000 	cdpvs	0, 4, cr7, cr9, cr0, {0}
    1724:	56006f66 	strpl	r6, [r0], -r6, ror #30
    1728:	75747269 	ldrbvc	r7, [r4, #-617]!	; 0x269
    172c:	435f6c61 	cmpmi	pc, #24832	; 0x6100
    1730:	505f6d6f 	subspl	r6, pc, pc, ror #26
    1734:	5f74726f 	svcpl	0x0074726f
    1738:	44746553 	ldrbtmi	r6, [r4], #-1363	; 0x553
    173c:	63697665 	cmnvs	r9, #105906176	; 0x6500000
    1740:	64644165 	strbtvs	r4, [r4], #-357	; 0x165
    1744:	73736572 	cmnvc	r3, #478150656	; 0x1c800000
    1748:	76654400 	strbtvc	r4, [r5], -r0, lsl #8
    174c:	5f656369 	svcpl	0x00656369
    1750:	63736544 	cmnvs	r3, #68, 10	; 0x11000000
    1754:	74706972 	ldrbtvc	r6, [r0], #-2418	; 0x972
    1758:	5200726f 	andpl	r7, r0, #-268435450	; 0xf0000006
    175c:	65757165 	ldrbvs	r7, [r5, #-357]!	; 0x165
    1760:	6f4e7473 	svcvs	0x004e7473
    1764:	42535500 	subsmi	r5, r3, #0, 10
    1768:	6e654c77 	mcrvs	12, 3, r4, cr5, cr7, {3}
    176c:	73687467 	cmnvc	r8, #1728053248	; 0x67000000
    1770:	72754300 	rsbsvc	r4, r5, #0, 6
    1774:	746e6572 	strbtvc	r6, [lr], #-1394	; 0x572
    1778:	6e6f435f 	mcrvs	3, 3, r4, cr15, cr15, {2}
    177c:	75676966 	strbvc	r6, [r7, #-2406]!	; 0x966
    1780:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
    1784:	44006e6f 	strmi	r6, [r0], #-3695	; 0xe6f
    1788:	43495645 	movtmi	r5, #38469	; 0x9645
    178c:	45525f45 	ldrbmi	r5, [r2, #-3909]	; 0xf45
    1790:	49504943 	ldmdbmi	r0, {r0, r1, r6, r8, fp, lr}^
    1794:	00544e45 	subseq	r4, r4, r5, asr #28
    1798:	6c615677 	stclvs	6, cr5, [r1], #-476	; 0xfffffe24
    179c:	00306575 	eorseq	r6, r0, r5, ror r5
    17a0:	74726956 	ldrbtvc	r6, [r2], #-2390	; 0x956
    17a4:	5f6c6175 	svcpl	0x006c6175
    17a8:	5f6d6f43 	svcpl	0x006d6f43
    17ac:	74726f50 	ldrbtvc	r6, [r2], #-3920	; 0xf50
    17b0:	7465535f 	strbtvc	r5, [r5], #-863	; 0x35f
    17b4:	656e694c 	strbvs	r6, [lr, #-2380]!	; 0x94c
    17b8:	69646f43 	stmdbvs	r4!, {r0, r1, r6, r8, r9, sl, fp, sp, lr}^
    17bc:	4300676e 	movwmi	r6, #1902	; 0x76e
    17c0:	65727275 	ldrbvs	r7, [r2, #-629]!	; 0x275
    17c4:	495f746e 	ldmdbmi	pc, {r1, r2, r3, r5, r6, sl, ip, sp, lr}^	; <UNPREDICTABLE>
    17c8:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
    17cc:	65636166 	strbvs	r6, [r3, #-358]!	; 0x166
    17d0:	4e4f5000 	cdpmi	0, 4, cr5, cr15, cr0, {0}
    17d4:	45445f45 	strbmi	r5, [r4, #-3909]	; 0xf45
    17d8:	49524353 	ldmdbmi	r2, {r0, r1, r4, r6, r8, r9, lr}^
    17dc:	524f5450 	subpl	r5, pc, #80, 8	; 0x50000000
    17e0:	746f5400 	strbtvc	r5, [pc], #-1024	; 17e8 <__Stack_Size+0x13e8>
    17e4:	435f6c61 	cmpmi	pc, #24832	; 0x6100
    17e8:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    17ec:	61727567 	cmnvs	r2, r7, ror #10
    17f0:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    17f4:	776f5000 	strbvc	r5, [pc, -r0]!
    17f8:	6e4f7265 	cdpvs	2, 4, cr7, cr15, cr5, {3}
    17fc:	65735500 	ldrbvs	r5, [r3, #-1280]!	; 0x500
    1800:	65475f72 	strbvs	r5, [r7, #-3954]	; 0xf72
    1804:	6e6f4374 	mcrvs	3, 3, r4, cr15, cr4, {3}
    1808:	75676966 	strbvc	r6, [r7, #-2406]!	; 0x966
    180c:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
    1810:	56006e6f 	strpl	r6, [r0], -pc, ror #28
    1814:	75747269 	ldrbvc	r7, [r4, #-617]!	; 0x269
    1818:	435f6c61 	cmpmi	pc, #24832	; 0x6100
    181c:	505f6d6f 	subspl	r6, pc, pc, ror #26
    1820:	5f74726f 	svcpl	0x0074726f
    1824:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
    1828:	495f7375 	ldmdbmi	pc, {r0, r2, r4, r5, r6, r8, r9, ip, sp, lr}^	; <UNPREDICTABLE>
    182c:	7543006e 	strbvc	r0, [r3, #-110]	; 0x6e
    1830:	6e657272 	mcrvs	2, 3, r7, cr5, cr2, {3}
    1834:	6c415f74 	mcrrvs	15, 7, r5, r1, cr4
    1838:	6e726574 	mrcvs	5, 3, r6, cr2, cr4, {3}
    183c:	53657461 	cmnpl	r5, #1627389952	; 0x61000000
    1840:	69747465 	ldmdbvs	r4!, {r0, r2, r5, r6, sl, ip, sp, lr}^
    1844:	5f00676e 	svcpl	0x0000676e
    1848:	50444e45 	subpl	r4, r4, r5, asr #28
    184c:	544e494f 	strbpl	r4, [lr], #-2383	; 0x94f
    1850:	464e495f 			; <UNDEFINED> instruction: 0x464e495f
    1854:	6956004f 	ldmdbvs	r6, {r0, r1, r2, r3, r6}^
    1858:	61757472 	cmnvs	r5, r2, ror r4
    185c:	6f435f6c 	svcvs	0x00435f6c
    1860:	6f505f6d 	svcvs	0x00505f6d
    1864:	535f7472 	cmppl	pc, #1912602624	; 0x72000000
    1868:	6f437465 	svcvs	0x00437465
    186c:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1870:	74617275 	strbtvc	r7, [r1], #-629	; 0x275
    1874:	006e6f69 	rsbeq	r6, lr, r9, ror #30
    1878:	79706f43 	ldmdbvc	r0!, {r0, r1, r6, r8, r9, sl, fp, sp, lr}^
    187c:	74756f52 	ldrbtvc	r6, [r5], #-3922	; 0xf52
    1880:	00656e69 	rsbeq	r6, r5, r9, ror #28
    1884:	61746164 	cmnvs	r4, r4, ror #2
    1888:	65707974 	ldrbvs	r7, [r0, #-2420]!	; 0x974
    188c:	45445f00 	strbmi	r5, [r4, #-3840]	; 0xf00
    1890:	45434956 	strbmi	r4, [r3, #-2390]	; 0x956
    1894:	6e6f4300 	cdpvs	3, 6, cr4, cr15, cr0, {0}
    1898:	6c6f7274 	sfmvs	f7, 2, [pc], #-464	; 16d0 <__Stack_Size+0x12d0>
    189c:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
    18a0:	4e490065 	cdpmi	0, 4, cr0, cr9, cr5, {3}
    18a4:	46524554 			; <UNDEFINED> instruction: 0x46524554
    18a8:	5f454341 	svcpl	0x00454341
    18ac:	49434552 	stmdbmi	r3, {r1, r4, r6, r8, sl, lr}^
    18b0:	4e454950 	mcrmi	9, 2, r4, cr5, cr0, {2}
    18b4:	6f430054 	svcvs	0x00430054
    18b8:	61447970 	hvcvs	18320	; 0x4790
    18bc:	55006174 	strpl	r6, [r0, #-372]	; 0x174
    18c0:	5f726573 	svcpl	0x00726573
    18c4:	61656c43 	cmnvs	r5, r3, asr #24
    18c8:	61654672 	smcvs	21602	; 0x5462
    18cc:	65727574 	ldrbvs	r7, [r2, #-1396]!	; 0x574
    18d0:	72695600 	rsbvc	r5, r9, #0, 12
    18d4:	6c617574 	cfstr64vs	mvdx7, [r1], #-464	; 0xfffffe30
    18d8:	6d6f435f 	stclvs	3, cr4, [pc, #-380]!	; 1764 <__Stack_Size+0x1364>
    18dc:	726f505f 	rsbvc	r5, pc, #95	; 0x5f
    18e0:	65475f74 	strbvs	r5, [r7, #-3956]	; 0xf74
    18e4:	72745374 	rsbsvc	r5, r4, #116, 6	; 0xd0000001
    18e8:	44676e69 	strbtmi	r6, [r7], #-3689	; 0xe69
    18ec:	72637365 	rsbvc	r7, r3, #-1811939327	; 0x94000001
    18f0:	6f747069 	svcvs	0x00747069
    18f4:	53550072 	cmppl	r5, #114	; 0x72
    18f8:	526d6242 	rsbpl	r6, sp, #536870916	; 0x20000004
    18fc:	65757165 	ldrbvs	r7, [r5, #-357]!	; 0x165
    1900:	79547473 	ldmdbvc	r4, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^
    1904:	56006570 			; <UNDEFINED> instruction: 0x56006570
    1908:	75747269 	ldrbvc	r7, [r4, #-617]!	; 0x269
    190c:	435f6c61 	cmpmi	pc, #24832	; 0x6100
    1910:	505f6d6f 	subspl	r6, pc, pc, ror #26
    1914:	5f74726f 	svcpl	0x0074726f
    1918:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
    191c:	4f5f7375 	svcmi	0x005f7375
    1920:	43007475 	movwmi	r7, #1141	; 0x475
    1924:	7261656c 	rsbvc	r6, r1, #108, 10	; 0x1b000000
    1928:	6174535f 	cmnvs	r4, pc, asr r3
    192c:	5f737574 	svcpl	0x00737574
    1930:	0074754f 	rsbseq	r7, r4, pc, asr #10
    1934:	74726956 	ldrbtvc	r6, [r2], #-2390	; 0x956
    1938:	5f6c6175 	svcpl	0x006c6175
    193c:	5f6d6f43 	svcpl	0x006d6f43
    1940:	74726f50 	ldrbtvc	r6, [r2], #-3920	; 0xf50
    1944:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    1948:	746e495f 	strbtvc	r4, [lr], #-2399	; 0x95f
    194c:	61667265 	cmnvs	r6, r5, ror #4
    1950:	535f6563 	cmppl	pc, #415236096	; 0x18c00000
    1954:	69747465 	ldmdbvs	r4!, {r0, r2, r5, r6, sl, ip, sp, lr}^
    1958:	4400676e 	strmi	r6, [r0], #-1902	; 0x76e
    195c:	63697665 	cmnvs	r9, #105906176	; 0x6500000
    1960:	6e495f65 	cdpvs	15, 4, cr5, cr9, cr5, {3}
    1964:	43006f66 	movwmi	r6, #3942	; 0xf66
    1968:	5f6c7274 	svcpl	0x006c7274
    196c:	6f666e49 	svcvs	0x00666e49
    1970:	6e6f4300 	cdpvs	3, 6, cr4, cr15, cr0, {0}
    1974:	5f676966 	svcpl	0x00676966
    1978:	63736544 	cmnvs	r3, #68, 10	; 0x11000000
    197c:	74706972 	ldrbtvc	r6, [r0], #-2418	; 0x972
    1980:	4300726f 	movwmi	r7, #623	; 0x26f
    1984:	65727275 	ldrbvs	r7, [r2, #-629]!	; 0x275
    1988:	465f746e 	ldrbmi	r7, [pc], -lr, ror #8
    198c:	75746165 	ldrbvc	r6, [r4, #-357]!	; 0x165
    1990:	55006572 	strpl	r6, [r0, #-1394]	; 0x572
    1994:	775f6273 			; <UNDEFINED> instruction: 0x775f6273
    1998:	7366664f 	cmnvc	r6, #82837504	; 0x4f00000
    199c:	55007465 	strpl	r7, [r0, #-1125]	; 0x465
    19a0:	5f726573 	svcpl	0x00726573
    19a4:	45746553 	ldrbmi	r6, [r4, #-1363]!	; 0x553
    19a8:	6f50646e 	svcvs	0x0050646e
    19ac:	46746e69 	ldrbtmi	r6, [r4], -r9, ror #28
    19b0:	75746165 	ldrbvc	r6, [r4, #-357]!	; 0x165
    19b4:	56006572 			; <UNDEFINED> instruction: 0x56006572
    19b8:	75747269 	ldrbvc	r7, [r4, #-617]!	; 0x269
    19bc:	435f6c61 	cmpmi	pc, #24832	; 0x6100
    19c0:	505f6d6f 	subspl	r6, pc, pc, ror #26
    19c4:	5f74726f 	svcpl	0x0074726f
    19c8:	61746144 	cmnvs	r4, r4, asr #2
    19cc:	7465535f 	strbtvc	r5, [r5], #-863	; 0x35f
    19d0:	56007075 			; <UNDEFINED> instruction: 0x56007075
    19d4:	75747269 	ldrbvc	r7, [r4, #-617]!	; 0x269
    19d8:	435f6c61 	cmpmi	pc, #24832	; 0x6100
    19dc:	505f6d6f 	subspl	r6, pc, pc, ror #26
    19e0:	5f74726f 	svcpl	0x0074726f
    19e4:	43746547 	cmnmi	r4, #297795584	; 0x11c00000
    19e8:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    19ec:	73654467 	cmnvc	r5, #1728053248	; 0x67000000
    19f0:	70697263 	rsbvc	r7, r9, r3, ror #4
    19f4:	00726f74 	rsbseq	r6, r2, r4, ror pc
    19f8:	4548544f 	strbmi	r5, [r8, #-1103]	; 0x44f
    19fc:	45525f52 	ldrbmi	r5, [r2, #-3922]	; 0xf52
    1a00:	49504943 	ldmdbmi	r0, {r0, r1, r6, r8, fp, lr}^
    1a04:	00544e45 	subseq	r4, r4, r5, asr #28
    1a08:	5f363175 	svcpl	0x00363175
    1a0c:	56003875 			; <UNDEFINED> instruction: 0x56003875
    1a10:	75747269 	ldrbvc	r7, [r4, #-617]!	; 0x269
    1a14:	435f6c61 	cmpmi	pc, #24832	; 0x6100
    1a18:	505f6d6f 	subspl	r6, pc, pc, ror #26
    1a1c:	5f74726f 	svcpl	0x0074726f
    1a20:	74696e69 	strbtvc	r6, [r9], #-3689	; 0xe69
    1a24:	4e494c00 	cdpmi	12, 4, cr4, cr9, cr0, {0}
    1a28:	4f435f45 	svcmi	0x00435f45
    1a2c:	474e4944 	strbmi	r4, [lr, -r4, asr #18]
    1a30:	74655300 	strbtvc	r5, [r5], #-768	; 0x300
    1a34:	78525045 	ldmdavc	r2, {r0, r2, r6, ip, lr}^
    1a38:	6e756f43 	cdpvs	15, 7, cr6, cr5, cr3, {2}
    1a3c:	6e490074 	mcrvs	0, 2, r0, cr9, cr4, {3}
    1a40:	556f5474 	strbpl	r5, [pc, #-1140]!	; 15d4 <__Stack_Size+0x11d4>
    1a44:	6f63696e 	svcvs	0x0063696e
    1a48:	55006564 	strpl	r6, [r0, #-1380]	; 0x564
    1a4c:	6e494253 	mcrvs	2, 2, r4, cr9, cr3, {2}
    1a50:	632e7469 	teqvs	lr, #1761607680	; 0x69000000
    1a54:	61745300 	cmnvs	r4, r0, lsl #6
    1a58:	69547472 	ldmdbvs	r4, {r1, r4, r5, r6, sl, ip, sp, lr}^
    1a5c:	0072656d 	rsbseq	r6, r2, sp, ror #10
    1a60:	69766544 	ldmdbvs	r6!, {r2, r6, r8, sl, sp, lr}^
    1a64:	535f6563 	cmppl	pc, #415236096	; 0x18c00000
    1a68:	61697265 	cmnvs	r9, r5, ror #4
    1a6c:	5300316c 	movwpl	r3, #364	; 0x16c
    1a70:	50457465 	subpl	r7, r5, r5, ror #8
    1a74:	6f437854 	svcvs	0x00437854
    1a78:	00746e75 	rsbseq	r6, r4, r5, ror lr
    1a7c:	5377654e 	cmnpl	r7, #327155712	; 0x13800000
    1a80:	65746174 	ldrbvs	r6, [r4, #-372]!	; 0x174
    1a84:	6e497700 	cdpvs	7, 4, cr7, cr9, cr0, {0}
    1a88:	72726574 	rsbsvc	r6, r2, #116, 10	; 0x1d000000
    1a8c:	5f747075 	svcpl	0x00747075
    1a90:	6b73614d 	blvs	1cd9fcc <__Stack_Size+0x1cd9bcc>
    1a94:	76654400 	strbtvc	r4, [r5], -r0, lsl #8
    1a98:	5f656369 	svcpl	0x00656369
    1a9c:	69726553 	ldmdbvs	r2!, {r0, r1, r4, r6, r8, sl, sp, lr}^
    1aa0:	00306c61 	eorseq	r6, r0, r1, ror #24
    1aa4:	69766544 	ldmdbvs	r6!, {r2, r6, r8, sl, sp, lr}^
    1aa8:	535f6563 	cmppl	pc, #415236096	; 0x18c00000
    1aac:	61697265 	cmnvs	r9, r5, ror #4
    1ab0:	5500326c 	strpl	r3, [r0, #-620]	; 0x26c
    1ab4:	435f4253 	cmpmi	pc, #805306373	; 0x30000005
    1ab8:	656c6261 	strbvs	r6, [ip, #-609]!	; 0x261
    1abc:	6e6f435f 	mcrvs	3, 3, r4, cr15, cr15, {2}
    1ac0:	00676966 	rsbeq	r6, r7, r6, ror #18
    1ac4:	5f425355 	svcpl	0x00425355
    1ac8:	535f7854 	cmppl	pc, #84, 16	; 0x540000
    1acc:	65746174 	ldrbvs	r6, [r4, #-372]!	; 0x174
    1ad0:	62735500 	rsbsvs	r5, r3, #0, 10
    1ad4:	43706356 	cmnmi	r0, #1476395009	; 0x58000001
    1ad8:	656e6e6f 	strbvs	r6, [lr, #-3695]!	; 0xe6f
    1adc:	55007463 	strpl	r7, [r0, #-1123]	; 0x463
    1ae0:	54726573 	ldrbtpl	r6, [r2], #-1395	; 0x573
    1ae4:	414d506f 	cmpmi	sp, pc, rrx
    1ae8:	66667542 	strbtvs	r7, [r6], -r2, asr #10
    1aec:	6f437265 	svcvs	0x00437265
    1af0:	53007970 	movwpl	r7, #2416	; 0x970
    1af4:	50457465 	subpl	r7, r5, r5, ror #8
    1af8:	61567854 	cmpvs	r6, r4, asr r8
    1afc:	0064696c 	rsbeq	r6, r4, ip, ror #18
    1b00:	756c6176 	strbvc	r6, [ip, #-374]!	; 0x176
    1b04:	53550065 	cmppl	r5, #101	; 0x65
    1b08:	5f545241 	svcpl	0x00545241
    1b0c:	6c5f7852 	mrrcvs	8, 5, r7, pc, cr2	; <UNPREDICTABLE>
    1b10:	74676e65 	strbtvc	r6, [r7], #-3685	; 0xe65
    1b14:	62700068 	rsbsvs	r0, r0, #104	; 0x68
    1b18:	46006675 			; <UNDEFINED> instruction: 0x46006675
    1b1c:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    1b20:	4354495f 	cmpmi	r4, #1556480	; 0x17c000
    1b24:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1b28:	52570067 	subspl	r0, r7, #103	; 0x67
    1b2c:	445f3250 	ldrbmi	r3, [pc], #-592	; 1b34 <__Stack_Size+0x1734>
    1b30:	00617461 	rsbeq	r7, r1, r1, ror #8
    1b34:	535f424f 	cmppl	pc, #-268435452	; 0xf0000004
    1b38:	00504f54 	subseq	r4, r0, r4, asr pc
    1b3c:	53414c46 	movtpl	r4, #7238	; 0x1c46
    1b40:	72455f48 	subvc	r5, r5, #72, 30	; 0x120
    1b44:	4f657361 	svcmi	0x00657361
    1b48:	6f697470 	svcvs	0x00697470
    1b4c:	7479426e 	ldrbtvc	r4, [r9], #-622	; 0x26e
    1b50:	72007365 	andvc	r7, r0, #-1811939327	; 0x94000001
    1b54:	6f646165 	svcvs	0x00646165
    1b58:	74737475 	ldrbtvc	r7, [r3], #-1141	; 0x475
    1b5c:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    1b60:	414c4600 	cmpmi	ip, r0, lsl #12
    1b64:	4c5f4853 	mrrcmi	8, 5, r4, pc, cr3	; <UNPREDICTABLE>
    1b68:	6e657461 	cdpvs	4, 6, cr7, cr5, cr1, {3}
    1b6c:	46007963 	strmi	r7, [r0], -r3, ror #18
    1b70:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    1b74:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    1b78:	66657250 			; <UNDEFINED> instruction: 0x66657250
    1b7c:	68637465 	stmdavs	r3!, {r0, r2, r5, r6, sl, ip, sp, lr}^
    1b80:	66667542 	strbtvs	r7, [r6], -r2, asr #10
    1b84:	74537265 	ldrbvc	r7, [r3], #-613	; 0x265
    1b88:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    1b8c:	6c656400 	cfstrdvs	mvd6, [r5], #-0
    1b90:	6c007961 	stcvs	9, cr7, [r0], {97}	; 0x61
    1b94:	732f6269 	teqvc	pc, #-1879048186	; 0x90000006
    1b98:	732f6372 	teqvc	pc, #-939524095	; 0xc8000001
    1b9c:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    1ba0:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    1ba4:	616c665f 	cmnvs	ip, pc, asr r6
    1ba8:	632e6873 	teqvs	lr, #7536640	; 0x730000
    1bac:	50525700 	subspl	r5, r2, r0, lsl #14
    1bb0:	4c460052 	mcrrmi	0, 5, r0, r6, cr2
    1bb4:	5f485341 	svcpl	0x00485341
    1bb8:	73617245 	cmnvc	r1, #1342177284	; 0x50000004
    1bbc:	6c6c4165 	stfvse	f4, [ip], #-404	; 0xfffffe6c
    1bc0:	65676150 	strbvs	r6, [r7, #-336]!	; 0x150
    1bc4:	52570073 	subspl	r0, r7, #115	; 0x73
    1bc8:	57003050 	smlsdpl	r0, r0, r0, r3
    1bcc:	00315052 	eorseq	r5, r1, r2, asr r0
    1bd0:	32505257 	subscc	r5, r0, #1879048197	; 0x70000005
    1bd4:	50525700 	subspl	r5, r2, r0, lsl #14
    1bd8:	4c460033 	mcrrmi	0, 3, r0, r6, cr3
    1bdc:	5f485341 	svcpl	0x00485341
    1be0:	57746547 	ldrbpl	r6, [r4, -r7, asr #10]!
    1be4:	65746972 	ldrbvs	r6, [r4, #-2418]!	; 0x972
    1be8:	746f7250 	strbtvc	r7, [pc], #-592	; 1bf0 <__Stack_Size+0x17f0>
    1bec:	69746365 	ldmdbvs	r4!, {r0, r2, r5, r6, r8, r9, sp, lr}^
    1bf0:	704f6e6f 	subvc	r6, pc, pc, ror #28
    1bf4:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    1bf8:	65747942 	ldrbvs	r7, [r4, #-2370]!	; 0x942
    1bfc:	54504f00 	ldrbpl	r4, [r0], #-3840	; 0xf00
    1c00:	5259454b 	subspl	r4, r9, #314572800	; 0x12c00000
    1c04:	414c4600 	cmpmi	ip, r0, lsl #12
    1c08:	555f4853 	ldrbpl	r4, [pc, #-2131]	; 13bd <__Stack_Size+0xfbd>
    1c0c:	4f726573 	svcmi	0x00726573
    1c10:	6f697470 	svcvs	0x00697470
    1c14:	7479426e 	ldrbtvc	r4, [r9], #-622	; 0x26e
    1c18:	6e6f4365 	cdpvs	3, 6, cr4, cr15, cr5, {3}
    1c1c:	00676966 	rsbeq	r6, r7, r6, ror #18
    1c20:	495f424f 	ldmdbmi	pc, {r0, r1, r2, r3, r6, r9, lr}^	; <UNPREDICTABLE>
    1c24:	00474457 	subeq	r4, r7, r7, asr r4
    1c28:	53414c46 	movtpl	r4, #7238	; 0x1c46
    1c2c:	65525f48 	ldrbvs	r5, [r2, #-3912]	; 0xf48
    1c30:	754f6461 	strbvc	r6, [pc, #-1121]	; 17d7 <__Stack_Size+0x13d7>
    1c34:	6f725074 	svcvs	0x00725074
    1c38:	74636574 	strbtvc	r6, [r3], #-1396	; 0x574
    1c3c:	006e6f69 	rsbeq	r6, lr, r9, ror #30
    1c40:	73616c66 	cmnvc	r1, #26112	; 0x6600
    1c44:	61747368 	cmnvs	r4, r8, ror #6
    1c48:	00737574 	rsbseq	r7, r3, r4, ror r5
    1c4c:	73746962 	cmnvc	r4, #1605632	; 0x188000
    1c50:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    1c54:	61500073 	cmpvs	r0, r3, ror r0
    1c58:	415f6567 	cmpmi	pc, r7, ror #10
    1c5c:	65726464 	ldrbvs	r6, [r2, #-1124]!	; 0x464
    1c60:	57007373 	smlsdxpl	r0, r3, r3, r7
    1c64:	5f335052 	svcpl	0x00335052
    1c68:	61746144 	cmnvs	r4, r4, asr #2
    1c6c:	414c4600 	cmpmi	ip, r0, lsl #12
    1c70:	475f4853 			; <UNDEFINED> instruction: 0x475f4853
    1c74:	6c467465 	cfstrdvs	mvd7, [r6], {101}	; 0x65
    1c78:	74536761 	ldrbvc	r6, [r3], #-1889	; 0x761
    1c7c:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    1c80:	50525700 	subspl	r5, r2, r0, lsl #14
    1c84:	61445f31 	cmpvs	r4, r1, lsr pc
    1c88:	54006174 	strpl	r6, [r0], #-372	; 0x174
    1c8c:	6f656d69 	svcvs	0x00656d69
    1c90:	46007475 			; <UNDEFINED> instruction: 0x46007475
    1c94:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    1c98:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    1c9c:	64616552 	strbtvs	r6, [r1], #-1362	; 0x552
    1ca0:	5074754f 	rsbspl	r7, r4, pc, asr #10
    1ca4:	65746f72 	ldrbvs	r6, [r4, #-3954]!	; 0xf72
    1ca8:	6f697463 	svcvs	0x00697463
    1cac:	6174536e 	cmnvs	r4, lr, ror #6
    1cb0:	00737574 	rsbseq	r7, r3, r4, ror r5
    1cb4:	535f424f 	cmppl	pc, #-268435452	; 0xf0000004
    1cb8:	59424454 	stmdbpl	r2, {r2, r4, r6, sl, lr}^
    1cbc:	50525700 	subspl	r5, r2, r0, lsl #14
    1cc0:	61445f30 	cmpvs	r4, r0, lsr pc
    1cc4:	46006174 			; <UNDEFINED> instruction: 0x46006174
    1cc8:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    1ccc:	6c61485f 	stclvs	8, cr4, [r1], #-380	; 0xfffffe84
    1cd0:	63794366 	cmnvs	r9, #-1744830463	; 0x98000001
    1cd4:	6341656c 	movtvs	r6, #5484	; 0x156c
    1cd8:	73736563 	cmnvc	r3, #415236096	; 0x18c00000
    1cdc:	414c4600 	cmpmi	ip, r0, lsl #12
    1ce0:	475f4853 			; <UNDEFINED> instruction: 0x475f4853
    1ce4:	74537465 	ldrbvc	r7, [r3], #-1125	; 0x465
    1ce8:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    1cec:	5f424f00 	svcpl	0x00424f00
    1cf0:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0x954
    1cf4:	00666544 	rsbeq	r6, r6, r4, asr #10
    1cf8:	53414c46 	movtpl	r4, #7238	; 0x1c46
    1cfc:	61485f48 	cmpvs	r8, r8, asr #30
    1d00:	7943666c 	stmdbvc	r3, {r2, r3, r5, r6, r9, sl, sp, lr}^
    1d04:	41656c63 	cmnmi	r5, r3, ror #24
    1d08:	73656363 	cmnvc	r5, #-1946157055	; 0x8c000001
    1d0c:	646d4373 	strbtvs	r4, [sp], #-883	; 0x373
    1d10:	414c4600 	cmpmi	ip, r0, lsl #12
    1d14:	505f4853 	subspl	r4, pc, r3, asr r8	; <UNPREDICTABLE>
    1d18:	72676f72 	rsbvc	r6, r7, #456	; 0x1c8
    1d1c:	704f6d61 	subvc	r6, pc, r1, ror #26
    1d20:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    1d24:	65747942 	ldrbvs	r7, [r4, #-2370]!	; 0x942
    1d28:	61746144 	cmnvs	r4, r4, asr #2
    1d2c:	414c4600 	cmpmi	ip, r0, lsl #12
    1d30:	475f4853 			; <UNDEFINED> instruction: 0x475f4853
    1d34:	73557465 	cmpvc	r5, #1694498816	; 0x65000000
    1d38:	704f7265 	subvc	r7, pc, r5, ror #4
    1d3c:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    1d40:	65747942 	ldrbvs	r7, [r4, #-2370]!	; 0x942
    1d44:	414c4600 	cmpmi	ip, r0, lsl #12
    1d48:	505f4853 	subspl	r4, pc, r3, asr r8	; <UNPREDICTABLE>
    1d4c:	72676f72 	rsbvc	r6, r7, #456	; 0x1c8
    1d50:	61486d61 	cmpvs	r8, r1, ror #26
    1d54:	6f57666c 	svcvs	0x0057666c
    1d58:	46006472 			; <UNDEFINED> instruction: 0x46006472
    1d5c:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    1d60:	414c465f 	cmpmi	ip, pc, asr r6
    1d64:	4c460047 	mcrrmi	0, 4, r0, r6, cr7
    1d68:	5f485341 	svcpl	0x00485341
    1d6c:	62616e45 	rsbvs	r6, r1, #1104	; 0x450
    1d70:	7257656c 	subsvc	r6, r7, #108, 10	; 0x1b000000
    1d74:	50657469 	rsbpl	r7, r5, r9, ror #8
    1d78:	65746f72 	ldrbvs	r6, [r4, #-3954]!	; 0xf72
    1d7c:	6f697463 	svcvs	0x00697463
    1d80:	5355006e 	cmppl	r5, #110	; 0x6e
    1d84:	44005245 	strmi	r5, [r0], #-581	; 0x245
    1d88:	30617461 	rsbcc	r7, r1, r1, ror #8
    1d8c:	74614400 	strbtvc	r4, [r1], #-1024	; 0x400
    1d90:	46003161 	strmi	r3, [r0], -r1, ror #2
    1d94:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    1d98:	6761505f 			; <UNDEFINED> instruction: 0x6761505f
    1d9c:	46007365 	strmi	r7, [r0], -r5, ror #6
    1da0:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    1da4:	0054495f 	subseq	r4, r4, pc, asr r9
    1da8:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0x552
    1dac:	44455652 	strbmi	r5, [r5], #-1618	; 0x652
    1db0:	414c4600 	cmpmi	ip, r0, lsl #12
    1db4:	545f4853 	ldrbpl	r4, [pc], #-2131	; 1dbc <__Stack_Size+0x19bc>
    1db8:	44657079 	strbtmi	r7, [r5], #-121	; 0x79
    1dbc:	46006665 	strmi	r6, [r0], -r5, ror #12
    1dc0:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    1dc4:	6961575f 	stmdbvs	r1!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, lr}^
    1dc8:	726f4674 	rsbvc	r4, pc, #116, 12	; 0x7400000
    1dcc:	7473614c 	ldrbtvc	r6, [r3], #-332	; 0x14c
    1dd0:	7265704f 	rsbvc	r7, r5, #79	; 0x4f
    1dd4:	6f697461 	svcvs	0x00697461
    1dd8:	4c46006e 	mcrrmi	0, 6, r0, r6, cr14
    1ddc:	5f485341 	svcpl	0x00485341
    1de0:	66657250 			; <UNDEFINED> instruction: 0x66657250
    1de4:	68637465 	stmdavs	r3!, {r0, r2, r5, r6, sl, ip, sp, lr}^
    1de8:	66667542 	strbtvs	r7, [r6], -r2, asr #10
    1dec:	49007265 	stmdbmi	r0, {r0, r2, r5, r6, r9, ip, sp, lr}
    1df0:	5f474457 	svcpl	0x00474457
    1df4:	62616e45 	rsbvs	r6, r1, #1104	; 0x450
    1df8:	4900656c 	stmdbmi	r0, {r2, r3, r5, r6, r8, sl, sp, lr}
    1dfc:	5f474457 	svcpl	0x00474457
    1e00:	73657250 	cmnvc	r5, #80, 4
    1e04:	656c6163 	strbvs	r6, [ip, #-355]!	; 0x163
    1e08:	696c0072 	stmdbvs	ip!, {r1, r4, r5, r6}^
    1e0c:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
    1e10:	74732f63 	ldrbtvc	r2, [r3], #-3939	; 0xf63
    1e14:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    1e18:	5f783031 	svcpl	0x00783031
    1e1c:	67647769 	strbvs	r7, [r4, -r9, ror #14]!
    1e20:	4900632e 	stmdbmi	r0, {r1, r2, r3, r5, r8, r9, sp, lr}
    1e24:	5f474457 	svcpl	0x00474457
    1e28:	6f6c6552 	svcvs	0x006c6552
    1e2c:	6f436461 	svcvs	0x00436461
    1e30:	65746e75 	ldrbvs	r6, [r4, #-3701]!	; 0xe75
    1e34:	57490072 	smlsldxpl	r0, r9, r2, r0
    1e38:	465f4744 	ldrbmi	r4, [pc], -r4, asr #14
    1e3c:	0047414c 	subeq	r4, r7, ip, asr #2
    1e40:	47445749 	strbmi	r5, [r4, -r9, asr #14]
    1e44:	6972575f 	ldmdbvs	r2!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, lr}^
    1e48:	63416574 	movtvs	r6, #5492	; 0x1574
    1e4c:	73736563 	cmnvc	r3, #415236096	; 0x18c00000
    1e50:	44574900 	ldrbmi	r4, [r7], #-2304	; 0x900
    1e54:	65475f47 	strbvs	r5, [r7, #-3911]	; 0xf47
    1e58:	616c4674 	smcvs	50276	; 0xc464
    1e5c:	61745367 	cmnvs	r4, r7, ror #6
    1e60:	00737574 	rsbseq	r7, r3, r4, ror r5
    1e64:	47445749 	strbmi	r5, [r4, -r9, asr #14]
    1e68:	7079545f 	rsbsvc	r5, r9, pc, asr r4
    1e6c:	66654465 	strbtvs	r4, [r5], -r5, ror #8
    1e70:	6e697000 	cdpvs	0, 6, cr7, cr9, cr0, {0}
    1e74:	00736f70 	rsbseq	r6, r3, r0, ror pc
    1e78:	5f746942 	svcpl	0x00746942
    1e7c:	00544553 	subseq	r4, r4, r3, asr r5
    1e80:	4f495047 	svcmi	0x00495047
    1e84:	6165525f 	cmnvs	r5, pc, asr r2
    1e88:	74754f64 	ldrbtvc	r4, [r5], #-3940	; 0xf64
    1e8c:	44747570 	ldrbtmi	r7, [r4], #-1392	; 0x570
    1e90:	00617461 	rsbeq	r7, r1, r1, ror #8
    1e94:	4f495047 	svcmi	0x00495047
    1e98:	6576455f 	ldrbvs	r4, [r6, #-1375]!	; 0x55f
    1e9c:	754f746e 	strbvc	r7, [pc, #-1134]	; 1a36 <__Stack_Size+0x1636>
    1ea0:	74757074 	ldrbtvc	r7, [r5], #-116	; 0x74
    1ea4:	00646d43 	rsbeq	r6, r4, r3, asr #26
    1ea8:	4f495047 	svcmi	0x00495047
    1eac:	7274535f 	rsbsvc	r5, r4, #2080374785	; 0x7c000001
    1eb0:	49746375 	ldmdbmi	r4!, {r0, r2, r4, r5, r6, r8, r9, sp, lr}^
    1eb4:	0074696e 	rsbseq	r6, r4, lr, ror #18
    1eb8:	56746942 	ldrbtpl	r6, [r4], -r2, asr #18
    1ebc:	42006c61 	andmi	r6, r0, #24832	; 0x6100
    1ec0:	525f7469 	subspl	r7, pc, #1761607680	; 0x69000000
    1ec4:	54455345 	strbpl	r5, [r5], #-837	; 0x345
    1ec8:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    1ecc:	72575f4f 	subsvc	r5, r7, #316	; 0x13c
    1ed0:	42657469 	rsbmi	r7, r5, #1761607680	; 0x69000000
    1ed4:	6c007469 	cfstrsvs	mvf7, [r0], {105}	; 0x69
    1ed8:	732f6269 	teqvc	pc, #-1879048186	; 0x90000006
    1edc:	732f6372 	teqvc	pc, #-939524095	; 0xc8000001
    1ee0:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    1ee4:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    1ee8:	6970675f 	ldmdbvs	r0!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, sp, lr}^
    1eec:	00632e6f 	rsbeq	r2, r3, pc, ror #28
    1ef0:	49545845 	ldmdbmi	r4, {r0, r2, r6, fp, ip, lr}^
    1ef4:	70005243 	andvc	r5, r0, r3, asr #4
    1ef8:	616d6e69 	cmnvs	sp, r9, ror #28
    1efc:	47006b73 	smlsdxmi	r0, r3, fp, r6
    1f00:	5f4f4950 	svcpl	0x004f4950
    1f04:	74726f50 	ldrbtvc	r6, [r2], #-3920	; 0xf50
    1f08:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
    1f0c:	47006563 	strmi	r6, [r0, -r3, ror #10]
    1f10:	5f4f4950 	svcpl	0x004f4950
    1f14:	6e496544 	cdpvs	5, 4, cr6, cr9, cr4, {2}
    1f18:	47007469 	strmi	r7, [r0, -r9, ror #8]
    1f1c:	5f4f4950 	svcpl	0x004f4950
    1f20:	6e657645 	cdpvs	6, 6, cr7, cr5, cr5, {2}
    1f24:	74754f74 	ldrbtvc	r4, [r5], #-3956	; 0xf74
    1f28:	43747570 	cmnmi	r4, #112, 10	; 0x1c000000
    1f2c:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1f30:	50470067 	subpl	r0, r7, r7, rrx
    1f34:	525f4f49 	subspl	r4, pc, #292	; 0x124
    1f38:	70616d65 	rsbvc	r6, r1, r5, ror #26
    1f3c:	706d7400 	rsbvc	r7, sp, r0, lsl #8
    1f40:	00676572 	rsbeq	r6, r7, r2, ror r5
    1f44:	74726f50 	ldrbtvc	r6, [r2], #-3920	; 0xf50
    1f48:	006c6156 	rsbeq	r6, ip, r6, asr r1
    1f4c:	72727563 	rsbsvc	r7, r2, #415236096	; 0x18c00000
    1f50:	6d746e65 	ldclvs	14, cr6, [r4, #-404]!	; 0xfffffe6c
    1f54:	0065646f 	rsbeq	r6, r5, pc, ror #8
    1f58:	4f495047 	svcmi	0x00495047
    1f5c:	6e69505f 	mcrvs	0, 3, r5, cr9, cr15, {2}
    1f60:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
    1f64:	52006563 	andpl	r6, r0, #415236096	; 0x18c00000
    1f68:	415f4343 	cmpmi	pc, r3, asr #6
    1f6c:	50324250 	eorspl	r4, r2, r0, asr r2
    1f70:	70697265 	rsbvc	r7, r9, r5, ror #4
    1f74:	73655268 	cmnvc	r5, #104, 4	; 0x80000006
    1f78:	6d437465 	cfstrdvs	mvd7, [r3, #-404]	; 0xfffffe6c
    1f7c:	50470064 	subpl	r0, r7, r4, rrx
    1f80:	525f4f49 	subspl	r4, pc, #292	; 0x124
    1f84:	49646165 	stmdbmi	r4!, {r0, r2, r5, r6, r8, sp, lr}^
    1f88:	7475706e 	ldrbtvc	r7, [r5], #-110	; 0x6e
    1f8c:	61746144 	cmnvs	r4, r4, asr #2
    1f90:	706d7400 	rsbvc	r7, sp, r0, lsl #8
    1f94:	6b73616d 	blvs	1cda550 <__Stack_Size+0x1cda150>
    1f98:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    1f9c:	6e495f4f 	cdpvs	15, 4, cr5, cr9, cr15, {2}
    1fa0:	74537469 	ldrbvc	r7, [r3], #-1129	; 0x469
    1fa4:	74637572 	strbtvc	r7, [r3], #-1394	; 0x572
    1fa8:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    1fac:	69505f4f 	ldmdbvs	r0, {r0, r1, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
    1fb0:	636f4c6e 	cmnvs	pc, #28160	; 0x6e00
    1fb4:	6e6f436b 	cdpvs	3, 6, cr4, cr15, cr11, {3}
    1fb8:	00676966 	rsbeq	r6, r7, r6, ror #18
    1fbc:	72727563 	rsbsvc	r7, r2, #415236096	; 0x18c00000
    1fc0:	70746e65 	rsbsvc	r6, r4, r5, ror #28
    1fc4:	47006e69 	strmi	r6, [r0, -r9, ror #28]
    1fc8:	5f4f4950 	svcpl	0x004f4950
    1fcc:	74697257 	strbtvc	r7, [r9], #-599	; 0x257
    1fd0:	50470065 	subpl	r0, r7, r5, rrx
    1fd4:	455f4f49 	ldrbmi	r4, [pc, #-3913]	; 1093 <__Stack_Size+0xc93>
    1fd8:	4c495458 	cfstrdmi	mvd5, [r9], {88}	; 0x58
    1fdc:	43656e69 	cmnmi	r5, #1680	; 0x690
    1fe0:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1fe4:	6d740067 	ldclvs	0, cr0, [r4, #-412]!	; 0xfffffe64
    1fe8:	41003170 	tstmi	r0, r0, ror r1
    1fec:	5f4f4946 	svcpl	0x004f4946
    1ff0:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0x954
    1ff4:	00666544 	rsbeq	r6, r6, r4, asr #10
    1ff8:	41746942 	cmnmi	r4, r2, asr #18
    1ffc:	6f697463 	svcvs	0x00697463
    2000:	414d006e 	cmpmi	sp, lr, rrx
    2004:	47005250 	smlsdmi	r0, r0, r2, r5
    2008:	784f4950 	stmdavc	pc, {r4, r6, r8, fp, lr}^	; <UNPREDICTABLE>
    200c:	43564500 	cmpmi	r6, #0, 10
    2010:	50470052 	subpl	r0, r7, r2, asr r0
    2014:	525f4f49 	subspl	r4, pc, #292	; 0x124
    2018:	4f646165 	svcmi	0x00646165
    201c:	75707475 	ldrbvc	r7, [r0, #-1141]!	; 0x475
    2020:	74614474 	strbtvc	r4, [r1], #-1140	; 0x474
    2024:	74694261 	strbtvc	r4, [r9], #-609	; 0x261
    2028:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    202c:	46415f4f 	strbmi	r5, [r1], -pc, asr #30
    2030:	65444f49 	strbvs	r4, [r4, #-3913]	; 0xf49
    2034:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
    2038:	42414900 	submi	r4, r1, #0, 18
    203c:	564e0052 			; <UNDEFINED> instruction: 0x564e0052
    2040:	435f4349 	cmpmi	pc, #603979777	; 0x24000001
    2044:	7261656c 	rsbvc	r6, r1, #108, 10	; 0x1b000000
    2048:	43515249 	cmpmi	r1, #-1879048188	; 0x90000004
    204c:	6e6e6168 	powvsez	f6, f6, #0.0
    2050:	65506c65 	ldrbvs	r6, [r0, #-3173]	; 0xc65
    2054:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
    2058:	74694267 	strbtvc	r4, [r9], #-615	; 0x267
    205c:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    2060:	6e495f43 	cdpvs	15, 4, cr5, cr9, cr3, {2}
    2064:	74537469 	ldrbvc	r7, [r3], #-1129	; 0x469
    2068:	74637572 	strbtvc	r7, [r3], #-1394	; 0x572
    206c:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    2070:	65475f43 	strbvs	r5, [r7, #-3907]	; 0xf43
    2074:	72754374 	rsbsvc	r4, r5, #116, 6	; 0xd0000001
    2078:	746e6572 	strbtvc	r6, [lr], #-1394	; 0x572
    207c:	646e6550 	strbtvs	r6, [lr], #-1360	; 0x550
    2080:	49676e69 	stmdbmi	r7!, {r0, r3, r5, r6, r9, sl, fp, sp, lr}^
    2084:	68435152 	stmdavs	r3, {r1, r4, r6, r8, ip, lr}^
    2088:	656e6e61 	strbvs	r6, [lr, #-3681]!	; 0xe61
    208c:	564e006c 	strbpl	r0, [lr], -ip, rrx
    2090:	475f4349 	ldrbmi	r4, [pc, -r9, asr #6]
    2094:	61467465 	cmpvs	r6, r5, ror #8
    2098:	41746c75 	cmnmi	r4, r5, ror ip
    209c:	65726464 	ldrbvs	r6, [r2, #-1124]!	; 0x464
    20a0:	53007373 	movwpl	r7, #883	; 0x373
    20a4:	65747379 	ldrbvs	r7, [r4, #-889]!	; 0x379
    20a8:	6e61486d 	cdpvs	8, 6, cr4, cr1, cr13, {3}
    20ac:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    20b0:	50627553 	rsbpl	r7, r2, r3, asr r5
    20b4:	726f6972 	rsbvc	r6, pc, #1867776	; 0x1c8000
    20b8:	00797469 	rsbseq	r7, r9, r9, ror #8
    20bc:	4349564e 	movtmi	r5, #38478	; 0x964e
    20c0:	5445535f 	strbpl	r5, [r5], #-863	; 0x35f
    20c4:	4d495250 	sfmmi	f5, 2, [r9, #-320]	; 0xfffffec0
    20c8:	004b5341 	subeq	r5, fp, r1, asr #6
    20cc:	70706d74 	rsbsvc	r6, r0, r4, ror sp
    20d0:	6c006572 	cfstr32vs	mvfx6, [r0], {114}	; 0x72
    20d4:	732f6269 	teqvc	pc, #-1879048186	; 0x90000006
    20d8:	732f6372 	teqvc	pc, #-939524095	; 0xc8000001
    20dc:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    20e0:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    20e4:	69766e5f 	ldmdbvs	r6!, {r0, r1, r2, r3, r4, r6, r9, sl, fp, sp, lr}^
    20e8:	00632e63 	rsbeq	r2, r3, r3, ror #28
    20ec:	4349564e 	movtmi	r5, #38478	; 0x964e
    20f0:	5345525f 	movtpl	r5, #21087	; 0x525f
    20f4:	52505445 	subspl	r5, r0, #1157627904	; 0x45000000
    20f8:	53414d49 	movtpl	r4, #7497	; 0x1d49
    20fc:	6166004b 	cmnvs	r6, fp, asr #32
    2100:	61746c75 	cmnvs	r4, r5, ror ip
    2104:	65726464 	ldrbvs	r6, [r2, #-1124]!	; 0x464
    2108:	4e007373 	mcrmi	3, 0, r7, cr0, cr3, {3}
    210c:	5f434956 	svcpl	0x00434956
    2110:	74737953 	ldrbtvc	r7, [r3], #-2387	; 0x953
    2114:	61486d65 	cmpvs	r8, r5, ror #26
    2118:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
    211c:	69725072 	ldmdbvs	r2!, {r1, r4, r5, r6, ip, lr}^
    2120:	7469726f 	strbtvc	r7, [r9], #-623	; 0x26f
    2124:	6e6f4379 	mcrvs	3, 3, r4, cr15, cr9, {3}
    2128:	00676966 	rsbeq	r6, r7, r6, ror #18
    212c:	65475f5f 	strbvs	r5, [r7, #-3935]	; 0xf5f
    2130:	53414274 	movtpl	r4, #4724	; 0x1274
    2134:	49525045 	ldmdbmi	r2, {r0, r2, r6, ip, lr}^
    2138:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    213c:	65475f43 	strbvs	r5, [r7, #-3907]	; 0xf43
    2140:	55504374 	ldrbpl	r4, [r0, #-884]	; 0x374
    2144:	4e004449 	cdpmi	4, 0, cr4, cr0, cr9, {2}
    2148:	5f434956 	svcpl	0x00434956
    214c:	6f697250 	svcvs	0x00697250
    2150:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    2154:	756f7247 	strbvc	r7, [pc, #-583]!	; 1f15 <__Stack_Size+0x1b15>
    2158:	564e0070 			; <UNDEFINED> instruction: 0x564e0070
    215c:	525f4349 	subspl	r4, pc, #603979777	; 0x24000001
    2160:	54455345 	strbpl	r5, [r5], #-837	; 0x345
    2164:	4c554146 	ldfmie	f4, [r5], {70}	; 0x46
    2168:	53414d54 	movtpl	r4, #7508	; 0x1d54
    216c:	564e004b 	strbpl	r0, [lr], -fp, asr #32
    2170:	475f4349 	ldrbmi	r4, [pc, -r9, asr #6]
    2174:	75437465 	strbvc	r7, [r3, #-1125]	; 0x465
    2178:	6e657272 	mcrvs	2, 3, r7, cr5, cr2, {3}
    217c:	74634174 	strbtvc	r4, [r3], #-372	; 0x174
    2180:	48657669 	stmdami	r5!, {r0, r3, r5, r6, r9, sl, ip, sp, lr}^
    2184:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    2188:	53007265 	movwpl	r7, #613	; 0x265
    218c:	65747379 	ldrbvs	r7, [r4, #-889]!	; 0x379
    2190:	6e61486d 	cdpvs	8, 6, cr4, cr1, cr13, {3}
    2194:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    2198:	53434900 	movtpl	r4, #14592	; 0x3900
    219c:	53520052 	cmppl	r2, #82	; 0x52
    21a0:	45565245 	ldrbmi	r5, [r6, #-581]	; 0x245
    21a4:	5f003144 	svcpl	0x00003144
    21a8:	5445535f 	strbpl	r5, [r5], #-863	; 0x35f
    21ac:	4c554146 	ldfmie	f4, [r5], {70}	; 0x46
    21b0:	53414d54 	movtpl	r4, #7508	; 0x1d54
    21b4:	564e004b 	strbpl	r0, [lr], -fp, asr #32
    21b8:	475f4349 	ldrbmi	r4, [pc, -r9, asr #6]
    21bc:	72656e65 	rsbvc	r6, r5, #1616	; 0x650
    21c0:	43657461 	cmnmi	r5, #1627389952	; 0x61000000
    21c4:	5265726f 	rsbpl	r7, r5, #-268435450	; 0xf0000006
    21c8:	74657365 	strbtvc	r7, [r5], #-869	; 0x365
    21cc:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    21d0:	65475f43 	strbvs	r5, [r7, #-3907]	; 0xf43
    21d4:	73795374 	cmnvc	r9, #116, 6	; 0xd0000001
    21d8:	486d6574 	stmdami	sp!, {r2, r4, r5, r6, r8, sl, sp, lr}^
    21dc:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    21e0:	63417265 	movtvs	r7, #4709	; 0x1265
    21e4:	65766974 	ldrbvs	r6, [r6, #-2420]!	; 0x974
    21e8:	53746942 	cmnpl	r4, #1081344	; 0x108000
    21ec:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    21f0:	564e0073 			; <UNDEFINED> instruction: 0x564e0073
    21f4:	425f4349 	subsmi	r4, pc, #603979777	; 0x24000001
    21f8:	50455341 	subpl	r5, r5, r1, asr #6
    21fc:	4f434952 	svcmi	0x00434952
    2200:	4749464e 	strbmi	r4, [r9, -lr, asr #12]
    2204:	41464200 	mrsmi	r4, (UNDEF: 102)
    2208:	564e0052 			; <UNDEFINED> instruction: 0x564e0052
    220c:	535f4349 	cmppl	pc, #603979777	; 0x24000001
    2210:	52497465 	subpl	r7, r9, #1694498816	; 0x65000000
    2214:	61684351 	cmnvs	r8, r1, asr r3
    2218:	6c656e6e 	stclvs	14, cr6, [r5], #-440	; 0xfffffe48
    221c:	646e6550 	strbtvs	r6, [lr], #-1360	; 0x550
    2220:	42676e69 	rsbmi	r6, r7, #1680	; 0x690
    2224:	74007469 	strvc	r7, [r0], #-1129	; 0x469
    2228:	6f70706d 	svcvs	0x0070706d
    222c:	46430073 			; <UNDEFINED> instruction: 0x46430073
    2230:	4e005253 	mcrmi	2, 0, r5, cr0, cr3, {2}
    2234:	5f434956 	svcpl	0x00434956
    2238:	53746553 	cmnpl	r4, #348127232	; 0x14c00000
    223c:	65747379 	ldrbvs	r7, [r4, #-889]!	; 0x379
    2240:	6e61486d 	cdpvs	8, 6, cr4, cr1, cr13, {3}
    2244:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    2248:	646e6550 	strbtvs	r6, [lr], #-1360	; 0x550
    224c:	42676e69 	rsbmi	r6, r7, #1680	; 0x690
    2250:	41007469 	tstmi	r0, r9, ror #8
    2254:	52435249 	subpl	r5, r3, #-1879048188	; 0x90000004
    2258:	50434900 	subpl	r4, r3, r0, lsl #18
    225c:	5f5f0052 	svcpl	0x005f0052
    2260:	45534142 	ldrbmi	r4, [r3, #-322]	; 0x142
    2264:	43495250 	movtmi	r5, #37456	; 0x9250
    2268:	49464e4f 	stmdbmi	r6, {r0, r1, r2, r3, r6, r9, sl, fp, lr}^
    226c:	5f5f0047 	svcpl	0x005f0047
    2270:	00425344 	subeq	r5, r2, r4, asr #6
    2274:	52504853 	subspl	r4, r0, #5439488	; 0x530000
    2278:	43485300 	movtmi	r5, #33536	; 0x8300
    227c:	4e005253 	mcrmi	2, 0, r5, cr0, cr3, {2}
    2280:	5f434956 	svcpl	0x00434956
    2284:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0x954
    2288:	00666544 	rsbeq	r6, r6, r4, asr #10
    228c:	4349564e 	movtmi	r5, #38478	; 0x964e
    2290:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    2294:	45534142 	ldrbmi	r4, [r3, #-322]	; 0x142
    2298:	00495250 	subeq	r5, r9, r0, asr r2
    229c:	45525f5f 	ldrbmi	r5, [r2, #-3935]	; 0xf5f
    22a0:	46544553 			; <UNDEFINED> instruction: 0x46544553
    22a4:	544c5541 	strbpl	r5, [ip], #-1345	; 0x541
    22a8:	4b53414d 	blmi	14d27e4 <__Stack_Size+0x14d23e4>
    22ac:	464d4d00 	strbmi	r4, [sp], -r0, lsl #26
    22b0:	74005241 	strvc	r5, [r0], #-577	; 0x241
    22b4:	7573706d 	ldrbvc	r7, [r3, #-109]!	; 0x6d
    22b8:	564e0062 	strbpl	r0, [lr], -r2, rrx
    22bc:	535f4349 	cmppl	pc, #603979777	; 0x24000001
    22c0:	65747379 	ldrbvs	r7, [r4, #-889]!	; 0x379
    22c4:	6e61486d 	cdpvs	8, 6, cr4, cr1, cr13, {3}
    22c8:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    22cc:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    22d0:	4e006769 	cdpmi	7, 0, cr6, cr0, cr9, {3}
    22d4:	5f434956 	svcpl	0x00434956
    22d8:	74737953 	ldrbtvc	r7, [r3], #-2387	; 0x953
    22dc:	504c6d65 	subpl	r6, ip, r5, ror #26
    22e0:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    22e4:	4e006769 	cdpmi	7, 0, cr6, cr0, cr9, {3}
    22e8:	5f434956 	svcpl	0x00434956
    22ec:	75727453 	ldrbvc	r7, [r2, #-1107]!	; 0x453
    22f0:	6e497463 	cdpvs	4, 4, cr7, cr9, cr3, {3}
    22f4:	49007469 	stmdbmi	r0, {r0, r3, r5, r6, sl, ip, sp, lr}
    22f8:	00524543 	subseq	r4, r2, r3, asr #10
    22fc:	70706d74 	rsbsvc	r6, r0, r4, ror sp
    2300:	726f6972 	rsbvc	r6, pc, #1867776	; 0x1c8000
    2304:	00797469 	rsbseq	r7, r9, r9, ror #8
    2308:	524f5456 	subpl	r5, pc, #1442840576	; 0x56000000
    230c:	50534900 	subspl	r4, r3, r0, lsl #18
    2310:	46440052 			; <UNDEFINED> instruction: 0x46440052
    2314:	4e005253 	mcrmi	2, 0, r5, cr0, cr3, {2}
    2318:	5f434956 	svcpl	0x00434956
    231c:	46544553 			; <UNDEFINED> instruction: 0x46544553
    2320:	544c5541 	strbpl	r5, [ip], #-1345	; 0x541
    2324:	4b53414d 	blmi	14d2860 <__Stack_Size+0x14d2460>
    2328:	706d7400 	rsbvc	r7, sp, r0, lsl #8
    232c:	46480032 			; <UNDEFINED> instruction: 0x46480032
    2330:	49005253 	stmdbmi	r0, {r0, r1, r4, r6, r9, ip, lr}
    2334:	00524553 	subseq	r4, r2, r3, asr r5
    2338:	4349564e 	movtmi	r5, #38478	; 0x964e
    233c:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    2340:	6c756146 	ldfvse	f6, [r5], #-280	; 0xfffffee8
    2344:	6e614874 	mcrvs	8, 3, r4, cr1, cr4, {3}
    2348:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    234c:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
    2350:	00736563 	rsbseq	r6, r3, r3, ror #10
    2354:	5f424353 	svcpl	0x00424353
    2358:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0x954
    235c:	00666544 	rsbeq	r6, r6, r4, asr #10
    2360:	4349564e 	movtmi	r5, #38478	; 0x964e
    2364:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    2368:	74737953 	ldrbtvc	r7, [r3], #-2387	; 0x953
    236c:	61486d65 	cmpvs	r8, r5, ror #26
    2370:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
    2374:	6e655072 	mcrvs	0, 3, r5, cr5, cr2, {3}
    2378:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
    237c:	53746942 	cmnpl	r4, #1081344	; 0x108000
    2380:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    2384:	564e0073 			; <UNDEFINED> instruction: 0x564e0073
    2388:	435f4349 	cmpmi	pc, #603979777	; 0x24000001
    238c:	7261656c 	rsbvc	r6, r1, #108, 10	; 0x1b000000
    2390:	74737953 	ldrbtvc	r7, [r3], #-2387	; 0x953
    2394:	61486d65 	cmpvs	r8, r5, ror #26
    2398:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
    239c:	6e655072 	mcrvs	0, 3, r5, cr5, cr2, {3}
    23a0:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
    23a4:	00746942 	rsbseq	r6, r4, r2, asr #18
    23a8:	33637576 	cmncc	r3, #494927872	; 0x1d800000
    23ac:	61660032 	cmnvs	r6, r2, lsr r0
    23b0:	73746c75 	cmnvc	r4, #29952	; 0x7500
    23b4:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
    23b8:	53007365 	movwpl	r7, #869	; 0x365
    23bc:	65747379 	ldrbvs	r7, [r4, #-889]!	; 0x379
    23c0:	6e61486d 	cdpvs	8, 6, cr4, cr1, cr13, {3}
    23c4:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    23c8:	65657250 	strbvs	r7, [r5, #-592]!	; 0x250
    23cc:	6974706d 	ldmdbvs	r4!, {r0, r2, r3, r5, r6, ip, sp, lr}^
    23d0:	72506e6f 	subsvc	r6, r0, #1776	; 0x6f0
    23d4:	69726f69 	ldmdbvs	r2!, {r0, r3, r5, r6, r8, r9, sl, fp, sp, lr}^
    23d8:	4e007974 	mcrmi	9, 0, r7, cr0, cr4, {3}
    23dc:	5f434956 	svcpl	0x00434956
    23e0:	49746547 	ldmdbmi	r4!, {r0, r1, r2, r6, r8, sl, sp, lr}^
    23e4:	68435152 	stmdavs	r3, {r1, r4, r6, r8, ip, lr}^
    23e8:	656e6e61 	strbvs	r6, [lr, #-3681]!	; 0xe61
    23ec:	6e65506c 	cdpvs	0, 6, cr5, cr5, cr12, {3}
    23f0:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
    23f4:	53746942 	cmnpl	r4, #1081344	; 0x108000
    23f8:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    23fc:	564e0073 			; <UNDEFINED> instruction: 0x564e0073
    2400:	535f4349 	cmppl	pc, #603979777	; 0x24000001
    2404:	65444243 	strbvs	r4, [r4, #-579]	; 0x243
    2408:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
    240c:	77654e00 	strbvc	r4, [r5, -r0, lsl #28]!
    2410:	6f697250 	svcvs	0x00697250
    2414:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    2418:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    241c:	65565f43 	ldrbvs	r5, [r6, #-3907]	; 0xf43
    2420:	61547463 	cmpvs	r4, r3, ror #8
    2424:	63610062 	cmnvs	r1, #98	; 0x62
    2428:	65766974 	ldrbvs	r6, [r6, #-2420]!	; 0x974
    242c:	73717269 	cmnvc	r1, #-1879048186	; 0x90000006
    2430:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    2434:	5f5f0073 	svcpl	0x005f0073
    2438:	50544553 	subspl	r4, r4, r3, asr r5
    243c:	414d4952 	cmpmi	sp, r2, asr r9
    2440:	41004b53 	tstmi	r0, r3, asr fp
    2444:	00525346 	subseq	r5, r2, r6, asr #6
    2448:	646e6168 	strbtvs	r6, [lr], #-360	; 0x168
    244c:	6d72656c 	cfldr64vs	mvdx6, [r2, #-432]!	; 0xfffffe50
    2450:	006b7361 	rsbeq	r7, fp, r1, ror #6
    2454:	45525f5f 	ldrbmi	r5, [r2, #-3935]	; 0xf5f
    2458:	50544553 	subspl	r4, r4, r3, asr r5
    245c:	414d4952 	cmpmi	sp, r2, asr r9
    2460:	4c004b53 	stcmi	11, cr4, [r0], {83}	; 0x53
    2464:	6f50776f 	svcvs	0x0050776f
    2468:	4d726577 	cfldr64mi	mvdx6, [r2, #-476]!	; 0xfffffe24
    246c:	0065646f 	rsbeq	r6, r5, pc, ror #8
    2470:	4349564e 	movtmi	r5, #38478	; 0x964e
    2474:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    2478:	43515249 	cmpmi	r1, #-1879048188	; 0x90000004
    247c:	6e6e6168 	powvsez	f6, f6, #0.0
    2480:	63416c65 	movtvs	r6, #7269	; 0x1c65
    2484:	65766974 	ldrbvs	r6, [r6, #-2420]!	; 0x974
    2488:	53746942 	cmnpl	r4, #1081344	; 0x108000
    248c:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    2490:	564e0073 			; <UNDEFINED> instruction: 0x564e0073
    2494:	445f4349 	ldrbmi	r4, [pc], #-841	; 249c <__Stack_Size+0x209c>
    2498:	696e4965 	stmdbvs	lr!, {r0, r2, r5, r6, r8, fp, lr}^
    249c:	65700074 	ldrbvs	r0, [r0, #-116]!	; 0x74
    24a0:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
    24a4:	71726967 	cmnvc	r2, r7, ror #18
    24a8:	74617473 	strbtvc	r7, [r1], #-1139	; 0x473
    24ac:	52007375 	andpl	r7, r0, #-738197503	; 0xd4000001
    24b0:	545f4343 	ldrbpl	r4, [pc], #-835	; 24b8 <__Stack_Size+0x20b8>
    24b4:	44657079 	strbtmi	r7, [r5], #-121	; 0x79
    24b8:	41006665 	tstmi	r0, r5, ror #12
    24bc:	52314250 	eorspl	r4, r1, #80, 4
    24c0:	00525453 	subseq	r5, r2, r3, asr r4
    24c4:	5f434352 	svcpl	0x00434352
    24c8:	4b4c4348 	blmi	13131f0 <__Stack_Size+0x1312df0>
    24cc:	43435200 	movtmi	r5, #12800	; 0x3200
    24d0:	4344415f 	movtmi	r4, #16735	; 0x415f
    24d4:	434b4c43 	movtmi	r4, #48195	; 0xbc43
    24d8:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    24dc:	43520067 	cmpmi	r2, #103	; 0x67
    24e0:	6c435f43 	mcrrvs	15, 4, r5, r3, cr3
    24e4:	49726165 	ldmdbmi	r2!, {r0, r2, r5, r6, r8, sp, lr}^
    24e8:	6e655054 	mcrvs	0, 3, r5, cr5, cr4, {2}
    24ec:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
    24f0:	00746942 	rsbseq	r6, r4, r2, asr #18
    24f4:	2f62696c 	svccs	0x0062696c
    24f8:	2f637273 	svccs	0x00637273
    24fc:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    2500:	30316632 	eorscc	r6, r1, r2, lsr r6
    2504:	63725f78 	cmnvs	r2, #120, 30	; 0x1e0
    2508:	00632e63 	rsbeq	r2, r3, r3, ror #28
    250c:	5f434352 	svcpl	0x00434352
    2510:	0045534c 	subeq	r5, r5, ip, asr #6
    2514:	5f434352 	svcpl	0x00434352
    2518:	49746547 	ldmdbmi	r4!, {r0, r1, r2, r6, r8, sl, sp, lr}^
    251c:	61745354 	cmnvs	r4, r4, asr r3
    2520:	00737574 	rsbseq	r7, r3, r4, ror r5
    2524:	52434442 	subpl	r4, r3, #1107296256	; 0x42000000
    2528:	43435200 	movtmi	r5, #12800	; 0x3200
    252c:	4250415f 	subsmi	r4, r0, #-1073741801	; 0xc0000017
    2530:	72655032 	rsbvc	r5, r5, #50	; 0x32
    2534:	00687069 	rsbeq	r7, r8, r9, rrx
    2538:	5f434352 	svcpl	0x00434352
    253c:	4b4c4350 	blmi	1313284 <__Stack_Size+0x1312e84>
    2540:	43520032 	cmpmi	r2, #50	; 0x32
    2544:	6c435f43 	mcrrvs	15, 4, r5, r3, cr3
    2548:	736b636f 	cmnvc	fp, #-1140850687	; 0xbc000001
    254c:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0x954
    2550:	00666544 	rsbeq	r6, r6, r4, asr #10
    2554:	5f434352 	svcpl	0x00434352
    2558:	4d4c4c50 	stclmi	12, cr4, [ip, #-320]	; 0xfffffec0
    255c:	52006c75 	andpl	r6, r0, #29952	; 0x7500
    2560:	415f4343 	cmpmi	pc, r3, asr #6
    2564:	65504248 	ldrbvs	r4, [r0, #-584]	; 0x248
    2568:	68706972 	ldmdavs	r0!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    256c:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    2570:	646d436b 	strbtvs	r4, [sp], #-875	; 0x36b
    2574:	47464300 	strbmi	r4, [r6, -r0, lsl #6]
    2578:	43480052 	movtmi	r0, #32850	; 0x8052
    257c:	465f4b4c 	ldrbmi	r4, [pc], -ip, asr #22
    2580:	75716572 	ldrbvc	r6, [r1, #-1394]!	; 0x572
    2584:	79636e65 	stmdbvc	r3!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
    2588:	42504100 	subsmi	r4, r0, #0, 2
    258c:	524e4531 	subpl	r4, lr, #205520896	; 0xc400000
    2590:	43435200 	movtmi	r5, #12800	; 0x3200
    2594:	4f434d5f 	svcmi	0x00434d5f
    2598:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    259c:	52006769 	andpl	r6, r0, #27525120	; 0x1a40000
    25a0:	525f4343 	subspl	r4, pc, #201326593	; 0xc000001
    25a4:	4c434354 	mcrrmi	3, 5, r4, r3, cr4
    25a8:	756f534b 	strbvc	r5, [pc, #-843]!	; 2265 <__Stack_Size+0x1e65>
    25ac:	00656372 	rsbeq	r6, r5, r2, ror r3
    25b0:	5f434352 	svcpl	0x00434352
    25b4:	31425041 	cmpcc	r2, r1, asr #32
    25b8:	69726550 	ldmdbvs	r2!, {r4, r6, r8, sl, sp, lr}^
    25bc:	65526870 	ldrbvs	r6, [r2, #-2160]	; 0x870
    25c0:	43746573 	cmnmi	r4, #482344960	; 0x1cc00000
    25c4:	7000646d 	andvc	r6, r0, sp, ror #8
    25c8:	756d6c6c 	strbvc	r6, [sp, #-3180]!	; 0xc6c
    25cc:	52006c6c 	andpl	r6, r0, #108, 24	; 0x6c00
    25d0:	4c5f4343 	mrrcmi	3, 4, r4, pc, cr3	; <UNPREDICTABLE>
    25d4:	6d434953 	stclvs	9, cr4, [r3, #-332]	; 0xfffffeb4
    25d8:	50410064 	subpl	r0, r1, r4, rrx
    25dc:	53523242 	cmppl	r2, #536870916	; 0x20000004
    25e0:	52005254 	andpl	r5, r0, #84, 4	; 0x40000005
    25e4:	415f4343 	cmpmi	pc, r3, asr #6
    25e8:	50314250 	eorspl	r4, r1, r0, asr r2
    25ec:	70697265 	rsbvc	r7, r9, r5, ror #4
    25f0:	6c700068 	ldclvs	0, cr0, [r0], #-416	; 0xfffffe60
    25f4:	756f736c 	strbvc	r7, [pc, #-876]!	; 2290 <__Stack_Size+0x1e90>
    25f8:	00656372 	rsbeq	r6, r5, r2, ror r3
    25fc:	45424841 	strbmi	r4, [r2, #-2113]	; 0x841
    2600:	7300524e 	movwvc	r5, #590	; 0x24e
    2604:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    2608:	67657273 			; <UNDEFINED> instruction: 0x67657273
    260c:	42504100 	subsmi	r4, r0, #0, 2
    2610:	524e4532 	subpl	r4, lr, #209715200	; 0xc800000
    2614:	61745300 	cmnvs	r4, r0, lsl #6
    2618:	70557472 	subsvc	r7, r5, r2, ror r4
    261c:	6e756f43 	cdpvs	15, 7, cr6, cr5, cr3, {2}
    2620:	00726574 	rsbseq	r6, r2, r4, ror r5
    2624:	5f434352 	svcpl	0x00434352
    2628:	6b636142 	blvs	18dab38 <__Stack_Size+0x18da738>
    262c:	65527075 	ldrbvs	r7, [r2, #-117]	; 0x75
    2630:	43746573 	cmnmi	r4, #482344960	; 0x1cc00000
    2634:	5200646d 	andpl	r6, r0, #1828716544	; 0x6d000000
    2638:	415f4343 	cmpmi	pc, r3, asr #6
    263c:	73756a64 	cmnvc	r5, #100, 20	; 0x64000
    2640:	49534874 	ldmdbmi	r3, {r2, r4, r5, r6, fp, lr}^
    2644:	696c6143 	stmdbvs	ip!, {r0, r1, r6, r8, sp, lr}^
    2648:	74617262 	strbtvc	r7, [r1], #-610	; 0x262
    264c:	566e6f69 	strbtpl	r6, [lr], -r9, ror #30
    2650:	65756c61 	ldrbvs	r6, [r5, #-3169]!	; 0xc61
    2654:	43444100 	movtmi	r4, #16640	; 0x4100
    2658:	5f4b4c43 	svcpl	0x004b4c43
    265c:	71657246 	cmnvc	r5, r6, asr #4
    2660:	636e6575 	cmnvs	lr, #490733568	; 0x1d400000
    2664:	43520079 	cmpmi	r2, #121	; 0x79
    2668:	4c465f43 	mcrrmi	15, 4, r5, r6, cr3
    266c:	52004741 	andpl	r4, r0, #17039360	; 0x1040000
    2670:	505f4343 	subspl	r4, pc, r3, asr #6
    2674:	6f534c4c 	svcvs	0x00534c4c
    2678:	65637275 	strbvs	r7, [r3, #-629]!	; 0x275
    267c:	43435200 	movtmi	r5, #12800	; 0x3200
    2680:	4354525f 	cmpmi	r4, #-268435451	; 0xf0000005
    2684:	434b4c43 	movtmi	r4, #48195	; 0xbc43
    2688:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    268c:	43520067 	cmpmi	r2, #103	; 0x67
    2690:	53555f43 	cmppl	r5, #268	; 0x10c
    2694:	4b4c4342 	blmi	13133a4 <__Stack_Size+0x1312fa4>
    2698:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
    269c:	52006563 	andpl	r6, r0, #415236096	; 0x18c00000
    26a0:	535f4343 	cmppl	pc, #201326593	; 0xc000001
    26a4:	4c435359 	mcrrmi	3, 5, r5, r3, cr9
    26a8:	5348004b 	movtpl	r0, #32843	; 0x804b
    26ac:	61745345 	cmnvs	r4, r5, asr #6
    26b0:	00737574 	rsbseq	r7, r3, r4, ror r5
    26b4:	43535953 	cmpmi	r3, #1359872	; 0x14c000
    26b8:	465f4b4c 	ldrbmi	r4, [pc], -ip, asr #22
    26bc:	75716572 	ldrbvc	r6, [r1, #-1394]!	; 0x572
    26c0:	79636e65 	stmdbvc	r3!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
    26c4:	43435200 	movtmi	r5, #12800	; 0x3200
    26c8:	6f6c435f 	svcvs	0x006c435f
    26cc:	00736b63 	rsbseq	r6, r3, r3, ror #22
    26d0:	4b4c4350 	blmi	1313418 <__Stack_Size+0x1313018>
    26d4:	72465f32 	subvc	r5, r6, #50, 30	; 0xc8
    26d8:	65757165 	ldrbvs	r7, [r5, #-357]!	; 0x165
    26dc:	0079636e 	rsbseq	r6, r9, lr, ror #6
    26e0:	5f434352 	svcpl	0x00434352
    26e4:	6f435449 	svcvs	0x00435449
    26e8:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    26ec:	65727000 	ldrbvs	r7, [r2, #-0]!
    26f0:	52006373 	andpl	r6, r0, #-872415231	; 0xcc000001
    26f4:	485f4343 	ldmdami	pc, {r0, r1, r6, r8, r9, lr}^	; <UNPREDICTABLE>
    26f8:	52004553 	andpl	r4, r0, #348127232	; 0x14c00000
    26fc:	535f4343 	cmppl	pc, #201326593	; 0xc000001
    2700:	4c435359 	mcrrmi	3, 5, r5, r3, cr9
    2704:	756f534b 	strbvc	r5, [pc, #-843]!	; 23c1 <__Stack_Size+0x1fc1>
    2708:	00656372 	rsbeq	r6, r5, r2, ror r3
    270c:	4b4c4350 	blmi	1313454 <__Stack_Size+0x1313054>
    2710:	72465f31 	subvc	r5, r6, #49, 30	; 0xc4
    2714:	65757165 	ldrbvs	r7, [r5, #-357]!	; 0x165
    2718:	0079636e 	rsbseq	r6, r9, lr, ror #6
    271c:	5f434352 	svcpl	0x00434352
    2720:	4345534c 	movtmi	r5, #21324	; 0x534c
    2724:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2728:	50410067 	subpl	r0, r1, r7, rrx
    272c:	42484142 	submi	r4, r8, #-2147483632	; 0x80000010
    2730:	73657250 	cmnvc	r5, #80, 4
    2734:	62615463 	rsbvs	r5, r1, #1660944384	; 0x63000000
    2738:	5200656c 	andpl	r6, r0, #108, 10	; 0x1b000000
    273c:	475f4343 	ldrbmi	r4, [pc, -r3, asr #6]
    2740:	6c437465 	cfstrdvs	mvd7, [r3], {101}	; 0x65
    2744:	736b636f 	cmnvc	fp, #-1140850687	; 0xbc000001
    2748:	71657246 	cmnvc	r5, r6, asr #4
    274c:	43435200 	movtmi	r5, #12800	; 0x3200
    2750:	4354525f 	cmpmi	r4, #-268435451	; 0xf0000005
    2754:	434b4c43 	movtmi	r4, #48195	; 0xbc43
    2758:	5200646d 	andpl	r6, r0, #1828716544	; 0x6d000000
    275c:	435f4343 	cmpmi	pc, #201326593	; 0xc000001
    2760:	6b636f6c 	blvs	18de518 <__Stack_Size+0x18de118>
    2764:	75636553 	strbvc	r6, [r3, #-1363]!	; 0x553
    2768:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    276c:	74737953 	ldrbtvc	r7, [r3], #-2387	; 0x953
    2770:	6d436d65 	stclvs	13, cr6, [r3, #-404]	; 0xfffffe6c
    2774:	43520064 	cmpmi	r2, #100	; 0x64
    2778:	53485f43 	movtpl	r5, #36675	; 0x8f43
    277c:	646d4349 	strbtvs	r4, [sp], #-841	; 0x349
    2780:	43435200 	movtmi	r5, #12800	; 0x3200
    2784:	4f434d5f 	svcmi	0x00434d5f
    2788:	43435200 	movtmi	r5, #12800	; 0x3200
    278c:	0054495f 	subseq	r4, r4, pc, asr r9
    2790:	5f434352 	svcpl	0x00434352
    2794:	50424841 	subpl	r4, r2, r1, asr #16
    2798:	70697265 	rsbvc	r7, r9, r5, ror #4
    279c:	44410068 	strbmi	r0, [r1], #-104	; 0x68
    27a0:	65725043 	ldrbvs	r5, [r2, #-67]!	; 0x43
    27a4:	61546373 	cmpvs	r4, r3, ror r3
    27a8:	00656c62 	rsbeq	r6, r5, r2, ror #24
    27ac:	5f4d4954 	svcpl	0x004d4954
    27b0:	4634434f 	ldrtmi	r4, [r4], -pc, asr #6
    27b4:	43747361 	cmnmi	r4, #-2080374783	; 0x84000001
    27b8:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    27bc:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    27c0:	43495f4d 	movtmi	r5, #40781	; 0x9f4d
    27c4:	75727453 	ldrbvc	r7, [r2, #-1107]!	; 0x453
    27c8:	6e497463 	cdpvs	4, 4, cr7, cr9, cr3, {3}
    27cc:	54007469 	strpl	r7, [r0], #-1129	; 0x469
    27d0:	4f5f4d49 	svcmi	0x005f4d49
    27d4:	72503443 	subsvc	r3, r0, #1124073472	; 0x43000000
    27d8:	616f6c65 	cmnvs	pc, r5, ror #24
    27dc:	6e6f4364 	cdpvs	3, 6, cr4, cr15, cr4, {3}
    27e0:	00676966 	rsbeq	r6, r7, r6, ror #18
    27e4:	5f4d4954 	svcpl	0x004d4954
    27e8:	43746553 	cmnmi	r4, #348127232	; 0x14c00000
    27ec:	61706d6f 	cmnvs	r0, pc, ror #26
    27f0:	00316572 	eorseq	r6, r1, r2, ror r5
    27f4:	5f4d4954 	svcpl	0x004d4954
    27f8:	43746553 	cmnmi	r4, #348127232	; 0x14c00000
    27fc:	61706d6f 	cmnvs	r0, pc, ror #26
    2800:	00326572 	eorseq	r6, r2, r2, ror r5
    2804:	5f4d4954 	svcpl	0x004d4954
    2808:	43746553 	cmnmi	r4, #348127232	; 0x14c00000
    280c:	61706d6f 	cmnvs	r0, pc, ror #26
    2810:	00346572 	eorseq	r6, r4, r2, ror r5
    2814:	5f4d4954 	svcpl	0x004d4954
    2818:	4e33434f 	cdpmi	3, 3, cr4, cr3, cr15, {2}
    281c:	616c6f50 	cmnvs	ip, r0, asr pc
    2820:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    2824:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2828:	54006769 	strpl	r6, [r0], #-1897	; 0x769
    282c:	4f5f4d49 	svcmi	0x005f4d49
    2830:	65725043 	ldrbvs	r5, [r2, #-67]!	; 0x43
    2834:	64616f6c 	strbtvs	r6, [r1], #-3948	; 0xf6c
    2838:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    283c:	49434f5f 	stmdbmi	r3, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, lr}^
    2840:	5474696e 	ldrbtpl	r6, [r4], #-2414	; 0x96e
    2844:	44657079 	strbtmi	r7, [r5], #-121	; 0x79
    2848:	54006665 	strpl	r6, [r0], #-1637	; 0x665
    284c:	4f5f4d49 	svcmi	0x005f4d49
    2850:	6c6f5043 	stclvs	0, cr5, [pc], #-268	; 274c <__Stack_Size+0x234c>
    2854:	74697261 	strbtvc	r7, [r9], #-609	; 0x261
    2858:	49540079 	ldmdbmi	r4, {r0, r3, r4, r5, r6}^
    285c:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    2860:	65725033 	ldrbvs	r5, [r2, #-51]!	; 0x33
    2864:	64616f6c 	strbtvs	r6, [r1], #-3948	; 0xf6c
    2868:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    286c:	54006769 	strpl	r6, [r0], #-1897	; 0x769
    2870:	475f4d49 	ldrbmi	r4, [pc, -r9, asr #26]
    2874:	6c467465 	cfstrdvs	mvd7, [r6], {101}	; 0x65
    2878:	74536761 	ldrbvc	r6, [r3], #-1889	; 0x761
    287c:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    2880:	32495400 	subcc	r5, r9, #0, 8
    2884:	6e6f435f 	mcrvs	3, 3, r4, cr15, cr15, {2}
    2888:	00676966 	rsbeq	r6, r7, r6, ror #18
    288c:	5f4d4954 	svcpl	0x004d4954
    2890:	6146434f 	cmpvs	r6, pc, asr #6
    2894:	54007473 	strpl	r7, [r0], #-1139	; 0x473
    2898:	435f4d49 	cmpmi	pc, #4672	; 0x1240
    289c:	5400444b 	strpl	r4, [r0], #-1099	; 0x44b
    28a0:	495f4d49 	ldmdbmi	pc, {r0, r3, r6, r8, sl, fp, lr}^	; <UNPREDICTABLE>
    28a4:	696e4943 	stmdbvs	lr!, {r0, r1, r6, r8, fp, lr}^
    28a8:	70795474 	rsbsvc	r5, r9, r4, ror r4
    28ac:	66654465 	strbtvs	r4, [r5], -r5, ror #8
    28b0:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    28b4:	706e495f 	rsbvc	r4, lr, pc, asr r9
    28b8:	72547475 	subsvc	r7, r4, #1962934272	; 0x75000000
    28bc:	65676769 	strbvs	r6, [r7, #-1897]!	; 0x769
    28c0:	756f5372 	strbvc	r5, [pc, #-882]!	; 2556 <__Stack_Size+0x2156>
    28c4:	00656372 	rsbeq	r6, r5, r2, ror r3
    28c8:	5f4d4954 	svcpl	0x004d4954
    28cc:	54747845 	ldrbtpl	r7, [r4], #-2117	; 0x845
    28d0:	72504752 	subsvc	r4, r0, #21495808	; 0x1480000
    28d4:	61637365 	cmnvs	r3, r5, ror #6
    28d8:	0072656c 	rsbseq	r6, r2, ip, ror #10
    28dc:	5f4d4954 	svcpl	0x004d4954
    28e0:	4e784343 	cdpmi	3, 7, cr4, cr8, cr3, {2}
    28e4:	00646d43 	rsbeq	r6, r4, r3, asr #26
    28e8:	6e657469 	cdpvs	4, 6, cr7, cr5, cr9, {3}
    28ec:	656c6261 	strbvs	r6, [ip, #-609]!	; 0x261
    28f0:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    28f4:	32434f5f 	subcc	r4, r3, #380	; 0x17c
    28f8:	6c657250 	sfmvs	f7, 2, [r5], #-320	; 0xfffffec0
    28fc:	4364616f 	cmnmi	r4, #-1073741797	; 0xc000001b
    2900:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2904:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    2908:	6f465f4d 	svcvs	0x00465f4d
    290c:	64656372 	strbtvs	r6, [r5], #-882	; 0x372
    2910:	4332434f 	teqmi	r2, #1006632961	; 0x3c000001
    2914:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2918:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    291c:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    2920:	75727453 	ldrbvc	r7, [r2, #-1107]!	; 0x453
    2924:	6e497463 	cdpvs	4, 4, cr7, cr9, cr3, {3}
    2928:	54007469 	strpl	r7, [r0], #-1129	; 0x469
    292c:	555f4d49 	ldrbpl	r4, [pc, #-3401]	; 1beb <__Stack_Size+0x17eb>
    2930:	74616470 	strbtvc	r6, [r1], #-1136	; 0x470
    2934:	71655265 	cmnvc	r5, r5, ror #4
    2938:	74736575 	ldrbtvc	r6, [r3], #-1397	; 0x575
    293c:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2940:	54006769 	strpl	r6, [r0], #-1897	; 0x769
    2944:	535f4d49 	cmppl	pc, #4672	; 0x1240
    2948:	63656c65 	cmnvs	r5, #25856	; 0x6500
    294c:	44434374 	strbmi	r4, [r3], #-884	; 0x374
    2950:	5400414d 	strpl	r4, [r0], #-333	; 0x14d
    2954:	4f5f4d49 	svcmi	0x005f4d49
    2958:	646f4d50 	strbtvs	r4, [pc], #-3408	; 2960 <__Stack_Size+0x2560>
    295c:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    2960:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    2964:	696e4931 	stmdbvs	lr!, {r0, r4, r5, r8, fp, lr}^
    2968:	49540074 	ldmdbmi	r4, {r2, r4, r5, r6}^
    296c:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    2970:	65725031 	ldrbvs	r5, [r2, #-49]!	; 0x31
    2974:	64616f6c 	strbtvs	r6, [r1], #-3948	; 0xf6c
    2978:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    297c:	54006769 	strpl	r6, [r0], #-1897	; 0x769
    2980:	495f4d49 	ldmdbmi	pc, {r0, r3, r6, r8, sl, fp, lr}^	; <UNPREDICTABLE>
    2984:	6f503143 	svcvs	0x00503143
    2988:	6972616c 	ldmdbvs	r2!, {r2, r3, r5, r6, r8, sp, lr}^
    298c:	54007974 	strpl	r7, [r0], #-2420	; 0x974
    2990:	475f4d49 	ldrbmi	r4, [pc, -r9, asr #26]
    2994:	61437465 	cmpvs	r3, r5, ror #8
    2998:	72757470 	rsbsvc	r7, r5, #112, 8	; 0x70000000
    299c:	54003165 	strpl	r3, [r0], #-357	; 0x165
    29a0:	4f5f4d49 	svcmi	0x005f4d49
    29a4:	6c644943 	stclvs	9, cr4, [r4], #-268	; 0xfffffef4
    29a8:	61745365 	cmnvs	r4, r5, ror #6
    29ac:	74006574 	strvc	r6, [r0], #-1396	; 0x574
    29b0:	6d73706d 	ldclvs	0, cr7, [r3, #-436]!	; 0xfffffe4c
    29b4:	54007263 	strpl	r7, [r0], #-611	; 0x263
    29b8:	4f5f4d49 	svcmi	0x005f4d49
    29bc:	61463343 	cmpvs	r6, r3, asr #6
    29c0:	6f437473 	svcvs	0x00437473
    29c4:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    29c8:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    29cc:	49540078 	ldmdbmi	r4, {r3, r4, r5, r6}^
    29d0:	6f465f4d 	svcvs	0x00465f4d
    29d4:	64656372 	strbtvs	r6, [r5], #-882	; 0x372
    29d8:	69746341 	ldmdbvs	r4!, {r0, r6, r8, r9, sp, lr}^
    29dc:	54006e6f 	strpl	r6, [r0], #-3695	; 0xe6f
    29e0:	495f4d49 	ldmdbmi	pc, {r0, r3, r6, r8, sl, fp, lr}^	; <UNPREDICTABLE>
    29e4:	6f503243 	svcvs	0x00503243
    29e8:	6972616c 	ldmdbvs	r2!, {r2, r3, r5, r6, r8, sp, lr}^
    29ec:	54007974 	strpl	r7, [r0], #-2420	; 0x974
    29f0:	535f4d49 	cmppl	pc, #4672	; 0x1240
    29f4:	43497465 	movtmi	r7, #37989	; 0x9465
    29f8:	65725034 	ldrbvs	r5, [r2, #-52]!	; 0x34
    29fc:	6c616373 	stclvs	3, cr6, [r1], #-460	; 0xfffffe34
    2a00:	54007265 	strpl	r7, [r0], #-613	; 0x265
    2a04:	535f4d49 	cmppl	pc, #4672	; 0x1240
    2a08:	6576616c 	ldrbvs	r6, [r6, #-364]!	; 0x16c
    2a0c:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xf4d
    2a10:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2a14:	53534f5f 	cmppl	r3, #380	; 0x17c
    2a18:	61745349 	cmnvs	r4, r9, asr #6
    2a1c:	74006574 	strvc	r6, [r0], #-1396	; 0x574
    2a20:	7263706d 	rsbvc	r7, r3, #109	; 0x6d
    2a24:	49540031 	ldmdbmi	r4, {r0, r4, r5}^
    2a28:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    2a2c:	696e4932 	stmdbvs	lr!, {r1, r4, r5, r8, fp, lr}^
    2a30:	49540074 	ldmdbmi	r4, {r2, r4, r5, r6}^
    2a34:	54455f4d 	strbpl	r5, [r5], #-3917	; 0xf4d
    2a38:	6f6c4352 	svcvs	0x006c4352
    2a3c:	6f4d6b63 	svcvs	0x004d6b63
    2a40:	43326564 	teqmi	r2, #100, 10	; 0x19000000
    2a44:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2a48:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    2a4c:	6f435f31 	svcvs	0x00435f31
    2a50:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2a54:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2a58:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    2a5c:	74706143 	ldrbtvc	r6, [r0], #-323	; 0x143
    2a60:	32657275 	rsbcc	r7, r5, #1342177287	; 0x50000007
    2a64:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2a68:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    2a6c:	74706143 	ldrbtvc	r6, [r0], #-323	; 0x143
    2a70:	33657275 	cmncc	r5, #1342177287	; 0x50000007
    2a74:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2a78:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    2a7c:	74706143 	ldrbtvc	r6, [r0], #-323	; 0x143
    2a80:	34657275 	strbtcc	r7, [r5], #-629	; 0x275
    2a84:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2a88:	6c75505f 	ldclvs	0, cr5, [r5], #-380	; 0xfffffe84
    2a8c:	54006573 	strpl	r6, [r0], #-1395	; 0x573
    2a90:	445f4d49 	ldrbmi	r4, [pc], #-3401	; 2a98 <__Stack_Size+0x2698>
    2a94:	7542414d 	strbvc	r4, [r2, #-333]	; 0x14d
    2a98:	4c747372 	ldclmi	3, cr7, [r4], #-456	; 0xfffffe38
    2a9c:	74676e65 	strbtvc	r6, [r7], #-3685	; 0xe65
    2aa0:	49540068 	ldmdbmi	r4, {r3, r5, r6}^
    2aa4:	754f5f4d 	strbvc	r5, [pc, #-3917]	; 1b5f <__Stack_Size+0x175f>
    2aa8:	74757074 	ldrbtvc	r7, [r5], #-116	; 0x74
    2aac:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
    2ab0:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    2ab4:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    2ab8:	696e4933 	stmdbvs	lr!, {r0, r1, r4, r5, r8, fp, lr}^
    2abc:	49540074 	ldmdbmi	r4, {r2, r4, r5, r6}^
    2ac0:	6c435f4d 	mcrrvs	15, 4, r5, r3, cr13
    2ac4:	4f726165 	svcmi	0x00726165
    2ac8:	65523443 	ldrbvs	r3, [r2, #-1091]	; 0x443
    2acc:	49540066 	ldmdbmi	r4, {r1, r2, r5, r6}^
    2ad0:	54495f4d 	strbpl	r5, [r9], #-3917	; 0xf4d
    2ad4:	78457852 	stmdavc	r5, {r1, r4, r6, fp, ip, sp, lr}^
    2ad8:	6e726574 	mrcvs	5, 3, r6, cr2, cr4, {3}
    2adc:	6c436c61 	mcrrvs	12, 6, r6, r3, cr1
    2ae0:	436b636f 	cmnmi	fp, #-1140850687	; 0xbc000001
    2ae4:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2ae8:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    2aec:	4d445f4d 	stclmi	15, cr5, [r4, #-308]	; 0xfffffecc
    2af0:	6e6f4341 	cdpvs	3, 6, cr4, cr15, cr1, {2}
    2af4:	00676966 	rsbeq	r6, r7, r6, ror #18
    2af8:	5f4d4954 	svcpl	0x004d4954
    2afc:	50525241 	subspl	r5, r2, r1, asr #4
    2b00:	6f6c6572 	svcvs	0x006c6572
    2b04:	6f436461 	svcvs	0x00436461
    2b08:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2b0c:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2b10:	5444425f 	strbpl	r4, [r4], #-607	; 0x25f
    2b14:	696e4952 	stmdbvs	lr!, {r1, r4, r6, r8, fp, lr}^
    2b18:	72745374 	rsbsvc	r5, r4, #116, 6	; 0xd0000001
    2b1c:	00746375 	rsbseq	r6, r4, r5, ror r3
    2b20:	63706d74 	cmnvs	r0, #116, 26	; 0x1d00
    2b24:	00726563 	rsbseq	r6, r2, r3, ror #10
    2b28:	5f4d4954 	svcpl	0x004d4954
    2b2c:	43746553 	cmnmi	r4, #348127232	; 0x14c00000
    2b30:	6b636f6c 	blvs	18de8e8 <__Stack_Size+0x18de4e8>
    2b34:	69766944 	ldmdbvs	r6!, {r2, r6, r8, fp, sp, lr}^
    2b38:	6e6f6973 	mcrvs	9, 3, r6, cr15, cr3, {3}
    2b3c:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2b40:	32434f5f 	subcc	r4, r3, #380	; 0x17c
    2b44:	74736146 	ldrbtvc	r6, [r3], #-326	; 0x146
    2b48:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2b4c:	54006769 	strpl	r6, [r0], #-1897	; 0x769
    2b50:	425f4d49 	subsmi	r4, pc, #4672	; 0x1240
    2b54:	6b616572 	blvs	185c124 <__Stack_Size+0x185bd24>
    2b58:	616c6f50 	cmnvs	ip, r0, asr pc
    2b5c:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    2b60:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2b64:	6c65535f 	stclvs	3, cr5, [r5], #-380	; 0xfffffe84
    2b68:	4f746365 	svcmi	0x00746365
    2b6c:	75707475 	ldrbvc	r7, [r0, #-1141]!	; 0x475
    2b70:	69725474 	ldmdbvs	r2!, {r2, r4, r5, r6, sl, ip, lr}^
    2b74:	72656767 	rsbvc	r6, r5, #27000832	; 0x19c0000
    2b78:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2b7c:	6d69545f 	cfstrdvs	mvd5, [r9, #-380]!	; 0xfffffe84
    2b80:	73614265 	cmnvc	r1, #1342177286	; 0x50000006
    2b84:	696e4965 	stmdbvs	lr!, {r0, r2, r5, r6, r8, fp, lr}^
    2b88:	72745374 	rsbsvc	r5, r4, #116, 6	; 0xd0000001
    2b8c:	00746375 	rsbseq	r6, r4, r5, ror r3
    2b90:	5f4d4954 	svcpl	0x004d4954
    2b94:	656c6553 	strbvs	r6, [ip, #-1363]!	; 0x553
    2b98:	434f7463 	movtmi	r7, #62563	; 0xf463
    2b9c:	54004d78 	strpl	r4, [r0], #-3448	; 0xd78
    2ba0:	465f4d49 	ldrbmi	r4, [pc], -r9, asr #26
    2ba4:	0047414c 	subeq	r4, r7, ip, asr #2
    2ba8:	5f4d4954 	svcpl	0x004d4954
    2bac:	4b434f4c 	blmi	10d68e4 <__Stack_Size+0x10d64e4>
    2bb0:	6576654c 	ldrbvs	r6, [r6, #-1356]!	; 0x54c
    2bb4:	4954006c 	ldmdbmi	r4, {r2, r3, r5, r6}^
    2bb8:	65535f4d 	ldrbvs	r5, [r3, #-3917]	; 0xf4d
    2bbc:	756f4374 	strbvc	r4, [pc, #-884]!	; 2850 <__Stack_Size+0x2450>
    2bc0:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
    2bc4:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2bc8:	636e455f 	cmnvs	lr, #398458880	; 0x17c00000
    2bcc:	7265646f 	rsbvc	r6, r5, #1862270976	; 0x6f000000
    2bd0:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xf4d
    2bd4:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2bd8:	5043495f 	subpl	r4, r3, pc, asr r9
    2bdc:	63736572 	cmnvs	r3, #478150656	; 0x1c800000
    2be0:	72656c61 	rsbvc	r6, r5, #24832	; 0x6100
    2be4:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2be8:	43434f5f 	movtmi	r4, #16223	; 0x3f5f
    2bec:	7261656c 	rsbvc	r6, r1, #108, 10	; 0x1b000000
    2bf0:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2bf4:	4353505f 	cmpmi	r3, #95	; 0x5f
    2bf8:	6f6c6552 	svcvs	0x006c6552
    2bfc:	6f4d6461 	svcvs	0x004d6461
    2c00:	54006564 	strpl	r6, [r0], #-1380	; 0x564
    2c04:	435f4d49 	cmpmi	pc, #4672	; 0x1240
    2c08:	6d437843 	stclvs	8, cr7, [r3, #-268]	; 0xfffffef4
    2c0c:	49540064 	ldmdbmi	r4, {r2, r5, r6}^
    2c10:	65475f4d 	strbvs	r5, [r7, #-3917]	; 0xf4d
    2c14:	65725074 	ldrbvs	r5, [r2, #-116]!	; 0x74
    2c18:	6c616373 	stclvs	3, cr6, [r1], #-460	; 0xfffffe34
    2c1c:	54007265 	strpl	r7, [r0], #-613	; 0x265
    2c20:	445f4d49 	ldrbmi	r4, [pc], #-3401	; 2c28 <__Stack_Size+0x2828>
    2c24:	6142414d 	cmpvs	r2, sp, asr #2
    2c28:	54006573 	strpl	r6, [r0], #-1395	; 0x573
    2c2c:	425f4d49 	subsmi	r4, pc, #4672	; 0x1240
    2c30:	49525444 	ldmdbmi	r2, {r2, r6, sl, ip, lr}^
    2c34:	5474696e 	ldrbtpl	r6, [r4], #-2414	; 0x96e
    2c38:	44657079 	strbtmi	r7, [r5], #-121	; 0x79
    2c3c:	54006665 	strpl	r6, [r0], #-1637	; 0x665
    2c40:	535f4d49 	cmppl	pc, #4672	; 0x1240
    2c44:	63656c65 	cmnvs	r5, #25856	; 0x6500
    2c48:	6c614874 	stclvs	8, cr4, [r1], #-464	; 0xfffffe30
    2c4c:	6e65536c 	cdpvs	3, 6, cr5, cr5, cr12, {3}
    2c50:	00726f73 	rsbseq	r6, r2, r3, ror pc
    2c54:	5f4d4954 	svcpl	0x004d4954
    2c58:	656e6547 	strbvs	r6, [lr, #-1351]!	; 0x547
    2c5c:	65746172 	ldrbvs	r6, [r4, #-370]!	; 0x172
    2c60:	6e657645 	cdpvs	6, 6, cr7, cr5, cr5, {2}
    2c64:	49540074 	ldmdbmi	r4, {r2, r4, r5, r6}^
    2c68:	65535f4d 	ldrbvs	r5, [r3, #-3917]	; 0xf4d
    2c6c:	32434974 	subcc	r4, r3, #116, 18	; 0x1d0000
    2c70:	73657250 	cmnvc	r5, #80, 4
    2c74:	656c6163 	strbvs	r6, [ip, #-355]!	; 0x163
    2c78:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
    2c7c:	6e455f4d 	cdpvs	15, 4, cr5, cr5, cr13, {2}
    2c80:	65646f63 	strbvs	r6, [r4, #-3939]!	; 0xf63
    2c84:	746e4972 	strbtvc	r4, [lr], #-2418	; 0x972
    2c88:	61667265 	cmnvs	r6, r5, ror #4
    2c8c:	6f436563 	svcvs	0x00436563
    2c90:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2c94:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2c98:	7843435f 	stmdavc	r3, {r0, r1, r2, r3, r4, r6, r8, r9, lr}^
    2c9c:	4954004e 	ldmdbmi	r4, {r1, r2, r3, r6}^
    2ca0:	72425f4d 	subvc	r5, r2, #308	; 0x134
    2ca4:	006b6165 	rsbeq	r6, fp, r5, ror #2
    2ca8:	5f4d4954 	svcpl	0x004d4954
    2cac:	504e434f 	subpl	r4, lr, pc, asr #6
    2cb0:	72616c6f 	rsbvc	r6, r1, #28416	; 0x6f00
    2cb4:	00797469 	rsbseq	r7, r9, r9, ror #8
    2cb8:	5f4d4954 	svcpl	0x004d4954
    2cbc:	45784954 	ldrbmi	r4, [r8, #-2388]!	; 0x954
    2cc0:	72657478 	rsbvc	r7, r5, #120, 8	; 0x78000000
    2cc4:	436c616e 	cmnmi	ip, #-2147483621	; 0x8000001b
    2cc8:	6f534b4c 	svcvs	0x00534b4c
    2ccc:	65637275 	strbvs	r7, [r3, #-629]!	; 0x275
    2cd0:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2cd4:	31434f5f 	cmpcc	r3, pc, asr pc
    2cd8:	616c6f50 	cmnvs	ip, r0, asr pc
    2cdc:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    2ce0:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2ce4:	54006769 	strpl	r6, [r0], #-1897	; 0x769
    2ce8:	555f4d49 	ldrbpl	r4, [pc, #-3401]	; 1fa7 <__Stack_Size+0x1ba7>
    2cec:	74616470 	strbtvc	r6, [r1], #-1136	; 0x470
    2cf0:	756f5365 	strbvc	r5, [pc, #-869]!	; 2993 <__Stack_Size+0x2593>
    2cf4:	00656372 	rsbeq	r6, r5, r2, ror r3
    2cf8:	5f4d4954 	svcpl	0x004d4954
    2cfc:	6e494349 	cdpvs	3, 4, cr4, cr9, cr9, {2}
    2d00:	74537469 	ldrbvc	r7, [r3], #-1129	; 0x469
    2d04:	74637572 	strbtvc	r7, [r3], #-1394	; 0x572
    2d08:	33495400 	movtcc	r5, #37888	; 0x9400
    2d0c:	6e6f435f 	mcrvs	3, 3, r4, cr15, cr15, {2}
    2d10:	00676966 	rsbeq	r6, r7, r6, ror #18
    2d14:	5f4d4954 	svcpl	0x004d4954
    2d18:	6e756f43 	cdpvs	15, 7, cr6, cr5, cr3, {2}
    2d1c:	4d726574 	cfldr64mi	mvdx6, [r2, #-464]!	; 0xfffffe30
    2d20:	4365646f 	cmnmi	r5, #1862270976	; 0x6f000000
    2d24:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2d28:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    2d2c:	65535f4d 	ldrbvs	r5, [r3, #-3917]	; 0xf4d
    2d30:	6d6f4374 	stclvs	3, cr4, [pc, #-464]!	; 2b68 <__Stack_Size+0x2768>
    2d34:	65726170 	ldrbvs	r6, [r2, #-368]!	; 0x170
    2d38:	49540033 	ldmdbmi	r4, {r0, r1, r4, r5}^
    2d3c:	6c435f4d 	mcrrvs	15, 4, r5, r3, cr13
    2d40:	4f726165 	svcmi	0x00726165
    2d44:	65523343 	ldrbvs	r3, [r2, #-835]	; 0x343
    2d48:	49540066 	ldmdbmi	r4, {r1, r2, r5, r6}^
    2d4c:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    2d50:	696e4934 	stmdbvs	lr!, {r2, r4, r5, r8, fp, lr}^
    2d54:	49540074 	ldmdbmi	r4, {r2, r4, r5, r6}^
    2d58:	6f465f4d 	svcvs	0x00465f4d
    2d5c:	64656372 	strbtvs	r6, [r5], #-882	; 0x372
    2d60:	4334434f 	teqmi	r4, #1006632961	; 0x3c000001
    2d64:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2d68:	696c0067 	stmdbvs	ip!, {r0, r1, r2, r5, r6}^
    2d6c:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
    2d70:	74732f63 	ldrbtvc	r2, [r3], #-3939	; 0xf63
    2d74:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    2d78:	5f783031 	svcpl	0x00783031
    2d7c:	2e6d6974 	mcrcs	9, 3, r6, cr13, cr4, {3}
    2d80:	49540063 	ldmdbmi	r4, {r0, r1, r5, r6}^
    2d84:	65475f4d 	strbvs	r5, [r7, #-3917]	; 0xf4d
    2d88:	756f4374 	strbvc	r4, [pc, #-884]!	; 2a1c <__Stack_Size+0x261c>
    2d8c:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
    2d90:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2d94:	49434f5f 	stmdbmi	r3, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, lr}^
    2d98:	5374696e 	cmnpl	r4, #1802240	; 0x1b8000
    2d9c:	63757274 	cmnvs	r5, #116, 4	; 0x40000007
    2da0:	78450074 	stmdavc	r5, {r2, r4, r5, r6}^
    2da4:	47525474 			; <UNDEFINED> instruction: 0x47525474
    2da8:	746c6946 	strbtvc	r6, [ip], #-2374	; 0x946
    2dac:	54007265 	strpl	r7, [r0], #-613	; 0x265
    2db0:	535f4d49 	cmppl	pc, #4672	; 0x1240
    2db4:	63656c65 	cmnvs	r5, #25856	; 0x6500
    2db8:	616c5374 	smcvs	50484	; 0xc534
    2dbc:	6f4d6576 	svcvs	0x004d6576
    2dc0:	54006564 	strpl	r6, [r0], #-1380	; 0x564
    2dc4:	555f4d49 	ldrbpl	r4, [pc, #-3401]	; 2083 <__Stack_Size+0x1c83>
    2dc8:	74616470 	strbtvc	r6, [r1], #-1136	; 0x470
    2dcc:	73694465 	cmnvc	r9, #1694498816	; 0x65000000
    2dd0:	656c6261 	strbvs	r6, [ip, #-609]!	; 0x261
    2dd4:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2dd8:	54006769 	strpl	r6, [r0], #-1897	; 0x769
    2ddc:	4f5f4d49 	svcmi	0x005f4d49
    2de0:	61463143 	cmpvs	r6, r3, asr #2
    2de4:	6f437473 	svcvs	0x00437473
    2de8:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2dec:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2df0:	4e434f5f 	mcrmi	15, 2, r4, cr3, cr15, {2}
    2df4:	656c6449 	strbvs	r6, [ip, #-1097]!	; 0x449
    2df8:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
    2dfc:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    2e00:	54455f4d 	strbpl	r5, [r5], #-3917	; 0xf4d
    2e04:	6e6f4352 	mcrvs	3, 3, r4, cr15, cr2, {2}
    2e08:	00676966 	rsbeq	r6, r7, r6, ror #18
    2e0c:	5f4d4954 	svcpl	0x004d4954
    2e10:	4e31434f 	cdpmi	3, 3, cr4, cr1, cr15, {2}
    2e14:	616c6f50 	cmnvs	ip, r0, asr pc
    2e18:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    2e1c:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2e20:	54006769 	strpl	r6, [r0], #-1897	; 0x769
    2e24:	495f4d49 	ldmdbmi	pc, {r0, r3, r6, r8, sl, fp, lr}^	; <UNPREDICTABLE>
    2e28:	43535043 	cmpmi	r3, #67	; 0x43
    2e2c:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2e30:	6576455f 	ldrbvs	r4, [r6, #-1375]!	; 0x55f
    2e34:	6f53746e 	svcvs	0x0053746e
    2e38:	65637275 	strbvs	r7, [r3, #-629]!	; 0x275
    2e3c:	706d7400 	rsbvc	r7, sp, r0, lsl #8
    2e40:	726d6363 	rsbvc	r6, sp, #-1946157055	; 0x8c000001
    2e44:	6d740031 	ldclvs	0, cr0, [r4, #-196]!	; 0xffffff3c
    2e48:	6d636370 	stclvs	3, cr6, [r3, #-448]!	; 0xfffffe40
    2e4c:	54003272 	strpl	r3, [r0], #-626	; 0x272
    2e50:	435f4d49 	cmpmi	pc, #4672	; 0x1240
    2e54:	6e6e6168 	powvsez	f6, f6, #0.0
    2e58:	54006c65 	strpl	r6, [r0], #-3173	; 0xc65
    2e5c:	535f4d49 	cmppl	pc, #4672	; 0x1240
    2e60:	63656c65 	cmnvs	r5, #25856	; 0x6500
    2e64:	4d4f4374 	stclmi	3, cr4, [pc, #-464]	; 2c9c <__Stack_Size+0x289c>
    2e68:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2e6c:	5043435f 	subpl	r4, r3, pc, asr r3
    2e70:	6f6c6572 	svcvs	0x006c6572
    2e74:	6f436461 	svcvs	0x00436461
    2e78:	6f72746e 	svcvs	0x0072746e
    2e7c:	6369006c 	cmnvs	r9, #108	; 0x6c
    2e80:	6f70706f 	svcvs	0x0070706f
    2e84:	65746973 	ldrbvs	r6, [r4, #-2419]!	; 0x973
    2e88:	656c6573 	strbvs	r6, [ip, #-1395]!	; 0x573
    2e8c:	6f697463 	svcvs	0x00697463
    2e90:	4954006e 	ldmdbmi	r4, {r1, r2, r3, r5, r6}^
    2e94:	6e495f4d 	cdpvs	15, 4, cr5, cr9, cr13, {2}
    2e98:	6e726574 	mrcvs	5, 3, r6, cr2, cr4, {3}
    2e9c:	6c436c61 	mcrrvs	12, 6, r6, r3, cr1
    2ea0:	436b636f 	cmnmi	fp, #-1140850687	; 0xbc000001
    2ea4:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2ea8:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    2eac:	65535f4d 	ldrbvs	r5, [r3, #-3917]	; 0xf4d
    2eb0:	31434974 	hvccc	13460	; 0x3494
    2eb4:	73657250 	cmnvc	r5, #80, 4
    2eb8:	656c6163 	strbvs	r6, [ip, #-355]!	; 0x163
    2ebc:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
    2ec0:	43435f4d 	movtmi	r5, #16205	; 0x3f4d
    2ec4:	49540078 	ldmdbmi	r4, {r3, r4, r5, r6}^
    2ec8:	65535f4d 	ldrbvs	r5, [r3, #-3917]	; 0xf4d
    2ecc:	33434974 	movtcc	r4, #14708	; 0x3974
    2ed0:	73657250 	cmnvc	r5, #80, 4
    2ed4:	656c6163 	strbvs	r6, [ip, #-355]!	; 0x163
    2ed8:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
    2edc:	43495f4d 	movtmi	r5, #40781	; 0x9f4d
    2ee0:	656c6553 	strbvs	r6, [ip, #-1363]!	; 0x553
    2ee4:	6f697463 	svcvs	0x00697463
    2ee8:	4954006e 	ldmdbmi	r4, {r1, r2, r3, r5, r6}^
    2eec:	54455f4d 	strbpl	r5, [r5], #-3917	; 0xf4d
    2ef0:	6f6c4352 	svcvs	0x006c4352
    2ef4:	6f4d6b63 	svcvs	0x004d6b63
    2ef8:	43316564 	teqmi	r1, #100, 10	; 0x19000000
    2efc:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2f00:	6d740067 	ldclvs	0, cr0, [r4, #-412]!	; 0xfffffe64
    2f04:	6d636370 	stclvs	3, cr6, [r3, #-448]!	; 0xfffffe40
    2f08:	54007872 	strpl	r7, [r0], #-2162	; 0x872
    2f0c:	535f4d49 	cmppl	pc, #4672	; 0x1240
    2f10:	63656c65 	cmnvs	r5, #25856	; 0x6500
    2f14:	656e4f74 	strbvs	r4, [lr, #-3956]!	; 0xf74
    2f18:	736c7550 	cmnvc	ip, #80, 10	; 0x14000000
    2f1c:	646f4d65 	strbtvs	r4, [pc], #-3429	; 2f24 <__Stack_Size+0x2b24>
    2f20:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    2f24:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    2f28:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xf4d
    2f2c:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2f30:	4752545f 			; <UNDEFINED> instruction: 0x4752545f
    2f34:	756f534f 	strbvc	r5, [pc, #-847]!	; 2bed <__Stack_Size+0x27ed>
    2f38:	00656372 	rsbeq	r6, r5, r2, ror r3
    2f3c:	5f4d4954 	svcpl	0x004d4954
    2f40:	5253534f 	subspl	r5, r3, #1006632961	; 0x3c000001
    2f44:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
    2f48:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    2f4c:	43495f4d 	movtmi	r5, #40781	; 0x9f4d
    2f50:	616c6f50 	cmnvs	ip, r0, asr pc
    2f54:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    2f58:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2f5c:	7274435f 	rsbsvc	r4, r4, #2080374785	; 0x7c000001
    2f60:	4d57506c 	ldclmi	0, cr5, [r7, #-432]	; 0xfffffe50
    2f64:	7074754f 	rsbsvc	r7, r4, pc, asr #10
    2f68:	00737475 	rsbseq	r7, r3, r5, ror r4
    2f6c:	706f6369 	rsbvc	r6, pc, r9, ror #6
    2f70:	69736f70 	ldmdbvs	r3!, {r4, r5, r6, r8, r9, sl, fp, sp, lr}^
    2f74:	6f706574 	svcvs	0x00706574
    2f78:	6972616c 	ldmdbvs	r2!, {r2, r3, r5, r6, r8, sp, lr}^
    2f7c:	54007974 	strpl	r7, [r0], #-2420	; 0x974
    2f80:	425f4d49 	subsmi	r4, pc, #4672	; 0x1240
    2f84:	43525444 	cmpmi	r2, #68, 8	; 0x44000000
    2f88:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2f8c:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    2f90:	6c435f4d 	mcrrvs	15, 4, r5, r3, cr13
    2f94:	4f726165 	svcmi	0x00726165
    2f98:	65523243 	ldrbvs	r3, [r2, #-579]	; 0x243
    2f9c:	49540066 	ldmdbmi	r4, {r1, r2, r5, r6}^
    2fa0:	49545f4d 	ldmdbmi	r4, {r0, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
    2fa4:	74784578 	ldrbtvc	r4, [r8], #-1400	; 0x578
    2fa8:	616e7265 	cmnvs	lr, r5, ror #4
    2fac:	6f6c436c 	svcvs	0x006c436c
    2fb0:	6f436b63 	svcvs	0x00436b63
    2fb4:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2fb8:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2fbc:	73614d5f 	cmnvc	r1, #6080	; 0x17c0
    2fc0:	53726574 	cmnpl	r2, #116, 10	; 0x1d000000
    2fc4:	6576616c 	ldrbvs	r6, [r6, #-364]!	; 0x16c
    2fc8:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xf4d
    2fcc:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2fd0:	7475415f 	ldrbtvc	r4, [r5], #-351	; 0x15f
    2fd4:	74616d6f 	strbtvc	r6, [r1], #-3439	; 0xd6f
    2fd8:	754f6369 	strbvc	r6, [pc, #-873]	; 2c77 <__Stack_Size+0x2877>
    2fdc:	74757074 	ldrbtvc	r7, [r5], #-116	; 0x74
    2fe0:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2fe4:	7465535f 	strbtvc	r5, [r5], #-863	; 0x35f
    2fe8:	6f747541 	svcvs	0x00747541
    2fec:	6f6c6572 	svcvs	0x006c6572
    2ff0:	54006461 	strpl	r6, [r0], #-1121	; 0x461
    2ff4:	4f5f4d49 	svcmi	0x005f4d49
    2ff8:	75707475 	ldrbvc	r7, [r0, #-1141]!	; 0x475
    2ffc:	74534e74 	ldrbvc	r4, [r3], #-3700	; 0xe74
    3000:	00657461 	rsbeq	r7, r5, r1, ror #8
    3004:	5f4d4954 	svcpl	0x004d4954
    3008:	43414d44 	movtmi	r4, #7492	; 0x1d44
    300c:	5400646d 	strpl	r6, [r0], #-1133	; 0x46d
    3010:	545f4d49 	ldrbpl	r4, [pc], #-3401	; 3018 <__Stack_Size+0x2c18>
    3014:	42656d69 	rsbmi	r6, r5, #6720	; 0x1a40
    3018:	53657361 	cmnpl	r5, #-2080374783	; 0x84000001
    301c:	63757274 	cmnvs	r5, #116, 4	; 0x40000007
    3020:	696e4974 	stmdbvs	lr!, {r2, r4, r5, r6, r8, fp, lr}^
    3024:	49540074 	ldmdbmi	r4, {r2, r4, r5, r6}^
    3028:	6f465f4d 	svcvs	0x00465f4d
    302c:	64656372 	strbtvs	r6, [r5], #-882	; 0x372
    3030:	4331434f 	teqmi	r1, #1006632961	; 0x3c000001
    3034:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    3038:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    303c:	6f435f34 	svcvs	0x00435f34
    3040:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    3044:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    3048:	6165445f 	cmnvs	r5, pc, asr r4
    304c:	6d695464 	cfstrdvs	mvd5, [r9, #-400]!	; 0xfffffe70
    3050:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    3054:	65445f4d 	strbvs	r5, [r4, #-3917]	; 0xf4d
    3058:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
    305c:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    3060:	32434f5f 	subcc	r4, r3, #380	; 0x17c
    3064:	6c6f504e 	stclvs	0, cr5, [pc], #-312	; 2f34 <__Stack_Size+0x2b34>
    3068:	74697261 	strbtvc	r7, [r9], #-609	; 0x261
    306c:	6e6f4379 	mcrvs	3, 3, r4, cr15, cr9, {3}
    3070:	00676966 	rsbeq	r6, r7, r6, ror #18
    3074:	5f4d4954 	svcpl	0x004d4954
    3078:	5034434f 	eorspl	r4, r4, pc, asr #6
    307c:	72616c6f 	rsbvc	r6, r1, #28416	; 0x6f00
    3080:	43797469 	cmnmi	r9, #1761607680	; 0x69000000
    3084:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    3088:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    308c:	44425f4d 	strbmi	r5, [r2], #-3917	; 0xf4d
    3090:	74535254 	ldrbvc	r5, [r3], #-596	; 0x254
    3094:	74637572 	strbtvc	r7, [r3], #-1394	; 0x572
    3098:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
    309c:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    30a0:	656c435f 	strbvs	r4, [ip, #-863]!	; 0x35f
    30a4:	434f7261 	movtmi	r7, #62049	; 0xf261
    30a8:	66655231 			; <UNDEFINED> instruction: 0x66655231
    30ac:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    30b0:	33434f5f 	movtcc	r4, #16223	; 0x3f5f
    30b4:	616c6f50 	cmnvs	ip, r0, asr pc
    30b8:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    30bc:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    30c0:	54006769 	strpl	r6, [r0], #-1897	; 0x769
    30c4:	455f4d49 	ldrbmi	r4, [pc, #-3401]	; 2383 <__Stack_Size+0x1f83>
    30c8:	52547478 	subspl	r7, r4, #120, 8	; 0x78000000
    30cc:	6c6f5047 	stclvs	0, cr5, [pc], #-284	; 2fb8 <__Stack_Size+0x2bb8>
    30d0:	74697261 	strbtvc	r7, [r9], #-609	; 0x261
    30d4:	49540079 	ldmdbmi	r4, {r0, r3, r4, r5, r6}^
    30d8:	57505f4d 	ldrbpl	r5, [r0, -sp, asr #30]
    30dc:	6f43494d 	svcvs	0x0043494d
    30e0:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    30e4:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    30e8:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    30ec:	74535449 	ldrbvc	r5, [r3], #-1097	; 0x449
    30f0:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    30f4:	706d7400 	rsbvc	r7, sp, r0, lsl #8
    30f8:	00327263 	eorseq	r7, r2, r3, ror #4
    30fc:	5f4d4954 	svcpl	0x004d4954
    3100:	54005449 	strpl	r5, [r0], #-1097	; 0x449
    3104:	465f4d49 	ldrbmi	r4, [pc], -r9, asr #26
    3108:	6563726f 	strbvs	r7, [r3, #-623]!	; 0x26f
    310c:	33434f64 	movtcc	r4, #16228	; 0x3f64
    3110:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    3114:	54006769 	strpl	r6, [r0], #-1897	; 0x769
    3118:	495f4d49 	ldmdbmi	pc, {r0, r3, r6, r8, sl, fp, lr}^	; <UNPREDICTABLE>
    311c:	696e4943 	stmdbvs	lr!, {r0, r1, r6, r8, fp, lr}^
    3120:	49540074 	ldmdbmi	r4, {r2, r4, r5, r6}^
    3124:	43495f4d 	movtmi	r5, #40781	; 0x9f4d
    3128:	746c6946 	strbtvc	r6, [ip], #-2374	; 0x946
    312c:	54007265 	strpl	r7, [r0], #-613	; 0x265
    3130:	445f4d49 	ldrbmi	r4, [pc], #-3401	; 3138 <__Stack_Size+0x2d38>
    3134:	6f53414d 	svcvs	0x0053414d
    3138:	65637275 	strbvs	r7, [r3, #-629]!	; 0x275
    313c:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    3140:	6c65535f 	stclvs	3, cr5, [r5], #-380	; 0xfffffe84
    3144:	4d746365 	ldclmi	3, cr6, [r4, #-404]!	; 0xfffffe6c
    3148:	65747361 	ldrbvs	r7, [r4, #-865]!	; 0x361
    314c:	616c5372 	smcvs	50482	; 0xc532
    3150:	6f4d6576 	svcvs	0x004d6576
    3154:	54006564 	strpl	r6, [r0], #-1380	; 0x564
    3158:	535f4d49 	cmppl	pc, #4672	; 0x1240
    315c:	63656c65 	cmnvs	r5, #25856	; 0x6500
    3160:	706e4974 	rsbvc	r4, lr, r4, ror r9
    3164:	72547475 	subsvc	r7, r4, #1962934272	; 0x75000000
    3168:	65676769 	strbvs	r6, [r7, #-1897]!	; 0x769
    316c:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
    3170:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    3174:	6c6f5032 	stclvs	0, cr5, [pc], #-200	; 30b4 <__Stack_Size+0x2cb4>
    3178:	74697261 	strbtvc	r7, [r9], #-609	; 0x261
    317c:	6e6f4379 	mcrvs	3, 3, r4, cr15, cr9, {3}
    3180:	00676966 	rsbeq	r6, r7, r6, ror #18
    3184:	54737953 	ldrbtpl	r7, [r3], #-2387	; 0x953
    3188:	5f6b6369 	svcpl	0x006b6369
    318c:	43746547 	cmnmi	r4, #297795584	; 0x11c00000
    3190:	746e756f 	strbtvc	r7, [lr], #-1391	; 0x56f
    3194:	6c007265 	sfmvs	f7, 4, [r0], {101}	; 0x65
    3198:	732f6269 	teqvc	pc, #-1879048186	; 0x90000006
    319c:	732f6372 	teqvc	pc, #-939524095	; 0xc8000001
    31a0:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    31a4:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    31a8:	7379735f 	cmnvc	r9, #2080374785	; 0x7c000001
    31ac:	6b636974 	blvs	18dd784 <__Stack_Size+0x18dd384>
    31b0:	5300632e 	movwpl	r6, #814	; 0x32e
    31b4:	69547379 	ldmdbvs	r4, {r0, r3, r4, r5, r6, r8, r9, ip, sp, lr}^
    31b8:	475f6b63 	ldrbmi	r6, [pc, -r3, ror #22]
    31bc:	6c467465 	cfstrdvs	mvd7, [r6], {101}	; 0x65
    31c0:	74536761 	ldrbvc	r6, [r3], #-1889	; 0x761
    31c4:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    31c8:	73795300 	cmnvc	r9, #0, 6
    31cc:	6b636954 	blvs	18dd724 <__Stack_Size+0x18dd324>
    31d0:	414c465f 	cmpmi	ip, pc, asr r6
    31d4:	41430047 	cmpmi	r3, r7, asr #32
    31d8:	0042494c 	subeq	r4, r2, ip, asr #18
    31dc:	54737953 	ldrbtpl	r7, [r3], #-2387	; 0x953
    31e0:	5f6b6369 	svcpl	0x006b6369
    31e4:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0x954
    31e8:	00666544 	rsbeq	r6, r6, r4, asr #10
    31ec:	4c525443 	cfldrdmi	mvd5, [r2], {67}	; 0x43
    31f0:	73795300 	cmnvc	r9, #0, 6
    31f4:	6b636954 	blvs	18dd74c <__Stack_Size+0x18dd34c>
    31f8:	756f435f 	strbvc	r4, [pc, #-863]!	; 2ea1 <__Stack_Size+0x2aa1>
    31fc:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
    3200:	73795300 	cmnvc	r9, #0, 6
    3204:	6b636954 	blvs	18dd75c <__Stack_Size+0x18dd35c>
    3208:	4b4c435f 	blmi	1313f8c <__Stack_Size+0x1313b8c>
    320c:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
    3210:	6f436563 	svcvs	0x00436563
    3214:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    3218:	414f4c00 	cmpmi	pc, r0, lsl #24
    321c:	79530044 	ldmdbvc	r3, {r2, r6}^
    3220:	63695473 	cmnvs	r9, #1929379840	; 0x73000000
    3224:	4c435f6b 	mcrrmi	15, 6, r5, r3, cr11
    3228:	756f534b 	strbvc	r5, [pc, #-843]!	; 2ee5 <__Stack_Size+0x2ae5>
    322c:	00656372 	rsbeq	r6, r5, r2, ror r3
    3230:	65746e69 	ldrbvs	r6, [r4, #-3689]!	; 0xe69
    3234:	64726567 	ldrbtvs	r6, [r2], #-1383	; 0x567
    3238:	64697669 	strbtvs	r7, [r9], #-1641	; 0x669
    323c:	55007265 	strpl	r7, [r0, #-613]	; 0x265
    3240:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    3244:	4850435f 	ldmdami	r0, {r0, r1, r2, r3, r4, r6, r8, r9, lr}^
    3248:	53550041 	cmppl	r5, #65	; 0x41
    324c:	5f545241 	svcpl	0x00545241
    3250:	50746553 	rsbspl	r6, r4, r3, asr r5
    3254:	63736572 	cmnvs	r3, #478150656	; 0x1c800000
    3258:	72656c61 	rsbvc	r6, r5, #24832	; 0x6100
    325c:	41535500 	cmpmi	r3, r0, lsl #10
    3260:	4c5f5452 	cfldrdmi	mvd5, [pc], {82}	; 0x52
    3264:	72424e49 	subvc	r4, r2, #1168	; 0x490
    3268:	446b6165 	strbtmi	r6, [fp], #-357	; 0x165
    326c:	63657465 	cmnvs	r5, #1694498816	; 0x65000000
    3270:	6e654c74 	mcrvs	12, 3, r4, cr5, cr4, {3}
    3274:	00687467 	rsbeq	r7, r8, r7, ror #8
    3278:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    327c:	6c435f54 	mcrrvs	15, 5, r5, r3, cr4
    3280:	496b636f 	stmdbmi	fp!, {r0, r1, r2, r3, r5, r6, r8, r9, sp, lr}^
    3284:	5474696e 	ldrbtpl	r6, [r4], #-2414	; 0x96e
    3288:	44657079 	strbtmi	r7, [r5], #-121	; 0x79
    328c:	55006665 	strpl	r6, [r0, #-1637]	; 0x665
    3290:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    3294:	6c61485f 	stclvs	8, cr4, [r1], #-380	; 0xfffffe84
    3298:	70754466 	rsbsvc	r4, r5, r6, ror #8
    329c:	4378656c 	cmnmi	r8, #108, 10	; 0x1b000000
    32a0:	5500646d 	strpl	r6, [r0, #-1133]	; 0x46d
    32a4:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    32a8:	6b61575f 	blvs	185902c <__Stack_Size+0x1858c2c>
    32ac:	00705565 	rsbseq	r5, r0, r5, ror #10
    32b0:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    32b4:	4d445f54 	stclmi	15, cr5, [r4, #-336]	; 0xfffffeb0
    32b8:	646d4341 	strbtvs	r4, [sp], #-833	; 0x341
    32bc:	41535500 	cmpmi	r3, r0, lsl #10
    32c0:	495f5452 	ldmdbmi	pc, {r1, r4, r6, sl, ip, lr}^	; <UNPREDICTABLE>
    32c4:	53550054 	cmppl	r5, #84	; 0x54
    32c8:	5f545241 	svcpl	0x00545241
    32cc:	41447249 	cmpmi	r4, r9, asr #4
    32d0:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xf4d
    32d4:	62706100 	rsbsvs	r6, r0, #0, 2
    32d8:	636f6c63 	cmnvs	pc, #25344	; 0x6300
    32dc:	5355006b 	cmppl	r5, #107	; 0x6b
    32e0:	5f545241 	svcpl	0x00545241
    32e4:	61656c43 	cmnvs	r5, r3, asr #24
    32e8:	50544972 	subspl	r4, r4, r2, ror r9
    32ec:	69646e65 	stmdbvs	r4!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
    32f0:	6942676e 	stmdbvs	r2, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
    32f4:	53550074 	cmppl	r5, #116	; 0x74
    32f8:	5f545241 	svcpl	0x00545241
    32fc:	72617547 	rsbvc	r7, r1, #297795584	; 0x11c00000
    3300:	6d695464 	cfstrdvs	mvd5, [r9, #-400]!	; 0xfffffe70
    3304:	53550065 	cmppl	r5, #101	; 0x65
    3308:	5f545241 	svcpl	0x00545241
    330c:	424e494c 	submi	r4, lr, #76, 18	; 0x130000
    3310:	6b616572 	blvs	185c8e0 <__Stack_Size+0x185c4e0>
    3314:	65746544 	ldrbvs	r6, [r4, #-1348]!	; 0x544
    3318:	654c7463 	strbvs	r7, [ip, #-1123]	; 0x463
    331c:	6874676e 	ldmdavs	r4!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
    3320:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    3324:	55006769 	strpl	r6, [r0, #-1897]	; 0x769
    3328:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    332c:	414c465f 	cmpmi	ip, pc, asr r6
    3330:	53550047 	cmppl	r5, #71	; 0x47
    3334:	5f545241 	svcpl	0x00545241
    3338:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    333c:	696e496b 	stmdbvs	lr!, {r0, r1, r3, r5, r6, r8, fp, lr}^
    3340:	72745374 	rsbsvc	r5, r4, #116, 6	; 0xd0000001
    3344:	00746375 	rsbseq	r6, r4, r5, ror r3
    3348:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    334c:	4d445f54 	stclmi	15, cr5, [r4, #-336]	; 0xfffffeb0
    3350:	71655241 	cmnvc	r5, r1, asr #4
    3354:	41535500 	cmpmi	r3, r0, lsl #10
    3358:	435f5452 	cmpmi	pc, #1375731712	; 0x52000000
    335c:	6b636f6c 	blvs	18df114 <__Stack_Size+0x18ded14>
    3360:	75727453 	ldrbvc	r7, [r2, #-1107]!	; 0x453
    3364:	6e497463 	cdpvs	4, 4, cr7, cr9, cr3, {3}
    3368:	75007469 	strvc	r7, [r0, #-1129]	; 0x469
    336c:	74726173 	ldrbtvc	r6, [r2], #-371	; 0x173
    3370:	73616278 	cmnvc	r1, #120, 4	; 0x80000007
    3374:	43520065 	cmpmi	r2, #101	; 0x65
    3378:	6c435f43 	mcrrvs	15, 4, r5, r3, cr3
    337c:	736b636f 	cmnvc	fp, #-1140850687	; 0xbc000001
    3380:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
    3384:	55007375 	strpl	r7, [r0, #-885]	; 0x375
    3388:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    338c:	7465535f 	strbtvc	r5, [r5], #-863	; 0x35f
    3390:	72646441 	rsbvc	r6, r4, #1090519040	; 0x41000000
    3394:	00737365 	rsbseq	r7, r3, r5, ror #6
    3398:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    339c:	65535f54 	ldrbvs	r5, [r3, #-3924]	; 0xf54
    33a0:	61754774 	cmnvs	r5, r4, ror r7
    33a4:	69546472 	ldmdbvs	r4, {r1, r4, r5, r6, sl, sp, lr}^
    33a8:	5500656d 	strpl	r6, [r0, #-1389]	; 0x56d
    33ac:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    33b0:	6e65535f 	mcrvs	3, 3, r5, cr5, cr15, {2}
    33b4:	65724264 	ldrbvs	r4, [r2, #-612]!	; 0x264
    33b8:	55006b61 	strpl	r6, [r0, #-2913]	; 0xb61
    33bc:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    33c0:	696c0078 	stmdbvs	ip!, {r3, r4, r5, r6}^
    33c4:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
    33c8:	74732f63 	ldrbtvc	r2, [r3], #-3939	; 0xf63
    33cc:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    33d0:	5f783031 	svcpl	0x00783031
    33d4:	72617375 	rsbvc	r7, r1, #-738197503	; 0xd4000001
    33d8:	00632e74 	rsbeq	r2, r3, r4, ror lr
    33dc:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    33e0:	6e495f54 	mcrvs	15, 2, r5, cr9, cr4, {2}
    33e4:	74537469 	ldrbvc	r7, [r3], #-1129	; 0x469
    33e8:	74637572 	strbtvc	r7, [r3], #-1394	; 0x572
    33ec:	41535500 	cmpmi	r3, r0, lsl #10
    33f0:	415f5452 	cmpmi	pc, r2, asr r4	; <UNPREDICTABLE>
    33f4:	65726464 	ldrbvs	r6, [r2, #-1124]!	; 0x464
    33f8:	62007373 	andvs	r7, r0, #-872415231	; 0xcc000001
    33fc:	6f707469 	svcvs	0x00707469
    3400:	53550073 	cmppl	r5, #115	; 0x73
    3404:	5f545241 	svcpl	0x00545241
    3408:	41447249 	cmpmi	r4, r9, asr #4
    340c:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    3410:	55006769 	strpl	r6, [r0, #-1897]	; 0x769
    3414:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    3418:	6f6c435f 	svcvs	0x006c435f
    341c:	55006b63 	strpl	r6, [r0, #-2915]	; 0xb63
    3420:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    3424:	6365525f 	cmnvs	r5, #-268435451	; 0xf0000005
    3428:	65766965 	ldrbvs	r6, [r6, #-2405]!	; 0x965
    342c:	6b615772 	blvs	18591fc <__Stack_Size+0x1858dfc>
    3430:	43705565 	cmnmi	r0, #423624704	; 0x19400000
    3434:	5500646d 	strpl	r6, [r0, #-1133]	; 0x46d
    3438:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    343c:	4472495f 	ldrbtmi	r4, [r2], #-2399	; 0x95f
    3440:	646d4341 	strbtvs	r4, [sp], #-833	; 0x341
    3444:	41535500 	cmpmi	r3, r0, lsl #10
    3448:	4c5f5452 	cfldrdmi	mvd5, [pc], {82}	; 0x52
    344c:	6d434e49 	stclvs	14, cr4, [r3, #-292]	; 0xfffffedc
    3450:	72660064 	rsbvc	r0, r6, #100	; 0x64
    3454:	69746361 	ldmdbvs	r4!, {r0, r5, r6, r8, r9, sp, lr}^
    3458:	6c616e6f 	stclvs	14, cr6, [r1], #-444	; 0xfffffe44
    345c:	69766964 	ldmdbvs	r6!, {r2, r5, r6, r8, fp, sp, lr}^
    3460:	00726564 	rsbseq	r6, r2, r4, ror #10
    3464:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    3468:	6d535f54 	ldclvs	15, cr5, [r3, #-336]	; 0xfffffeb0
    346c:	43747261 	cmnmi	r4, #268435462	; 0x10000006
    3470:	4e647261 	cdpmi	2, 6, cr7, cr4, cr1, {3}
    3474:	434b4341 	movtmi	r4, #45889	; 0xb341
    3478:	5500646d 	strpl	r6, [r0, #-1133]	; 0x46d
    347c:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    3480:	616d535f 	cmnvs	sp, pc, asr r3
    3484:	61437472 	hvcvs	14146	; 0x3742
    3488:	6d436472 	cfstrdvs	mvd6, [r3, #-456]	; 0xfffffe38
    348c:	53550064 	cmppl	r5, #100	; 0x64
    3490:	5f545241 	svcpl	0x00545241
    3494:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    3498:	696e496b 	stmdbvs	lr!, {r0, r1, r3, r5, r6, r8, fp, lr}^
    349c:	53550074 	cmppl	r5, #116	; 0x74
    34a0:	5f545241 	svcpl	0x00545241
    34a4:	656b6157 	strbvs	r6, [fp, #-343]!	; 0x157
    34a8:	6f437055 	svcvs	0x00437055
    34ac:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    34b0:	41535500 	cmpmi	r3, r0, lsl #10
    34b4:	505f5452 	subspl	r5, pc, r2, asr r4	; <UNPREDICTABLE>
    34b8:	63736572 	cmnvs	r3, #478150656	; 0x1c800000
    34bc:	72656c61 	rsbvc	r6, r5, #24832	; 0x6100
    34c0:	41535500 	cmpmi	r3, r0, lsl #10
    34c4:	435f5452 	cmpmi	pc, #1375731712	; 0x52000000
    34c8:	004c4f50 	subeq	r4, ip, r0, asr pc
    34cc:	616d7469 	cmnvs	sp, r9, ror #8
    34d0:	55006b73 	strpl	r6, [r0, #-2931]	; 0xb73
    34d4:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    34d8:	73614c5f 	cmnvc	r1, #24320	; 0x5f00
    34dc:	74694274 	strbtvc	r4, [r9], #-628	; 0x274
    34e0:	61737500 	cmnvs	r3, r0, lsl #10
    34e4:	65727472 	ldrbvs	r7, [r2, #-1138]!	; 0x472
    34e8:	655f0067 	ldrbvs	r0, [pc, #-103]	; 3489 <__Stack_Size+0x3089>
    34ec:	63617473 	cmnvs	r1, #1929379840	; 0x73000000
    34f0:	655f006b 	ldrbvs	r0, [pc, #-107]	; 348d <__Stack_Size+0x308d>
    34f4:	00737362 	rsbseq	r7, r3, r2, ror #6
    34f8:	2f62696c 	svccs	0x0062696c
    34fc:	2f637273 	svccs	0x00637273
    3500:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    3504:	30316632 	eorscc	r6, r1, r2, lsr r6
    3508:	65765f78 	ldrbvs	r5, [r6, #-3960]!	; 0xf78
    350c:	726f7463 	rsbvc	r7, pc, #1660944384	; 0x63000000
    3510:	7000632e 	andvc	r6, r0, lr, lsr #6
    3514:	65446c75 	strbvs	r6, [r4, #-3189]	; 0xc75
    3518:	5f007473 	svcpl	0x00007473
    351c:	61646973 	smcvs	18067	; 0x4693
    3520:	70006174 	andvc	r6, r0, r4, ror r1
    3524:	72536c75 	subsvc	r6, r3, #29952	; 0x7500
    3528:	65520063 	ldrbvs	r0, [r2, #-99]	; 0x63
    352c:	5f746573 	svcpl	0x00746573
    3530:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
    3534:	0072656c 	rsbseq	r6, r2, ip, ror #10
    3538:	7362735f 	cmnvc	r2, #2080374785	; 0x7c000001
    353c:	735f0073 	cmpvc	pc, #115	; 0x73
    3540:	61746164 	cmnvs	r4, r4, ror #2
    3544:	705f6700 	subsvc	r6, pc, r0, lsl #14
    3548:	65566e66 	ldrbvs	r6, [r6, #-3686]	; 0xe66
    354c:	726f7463 	rsbvc	r7, pc, #1660944384	; 0x63000000
    3550:	655f0073 	ldrbvs	r0, [pc, #-115]	; 34e5 <__Stack_Size+0x30e5>
    3554:	61746164 	cmnvs	r4, r4, ror #2
    3558:	76615300 	strbtvc	r5, [r1], -r0, lsl #6
    355c:	61745365 	cmnvs	r4, r5, ror #6
    3560:	70006574 	andvc	r6, r0, r4, ror r5
    3564:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
    3568:	6174535f 	cmnvs	r4, pc, asr r3
    356c:	7261646e 	rsbvc	r6, r1, #1845493760	; 0x6e000000
    3570:	65525f64 	ldrbvs	r5, [r2, #-3940]	; 0xf64
    3574:	73657571 	cmnvc	r5, #473956352	; 0x1c400000
    3578:	6c007374 	stcvs	3, cr7, [r0], {116}	; 0x74
    357c:	552f6269 	strpl	r6, [pc, #-617]!	; 331b <__Stack_Size+0x2f1b>
    3580:	6c5f4253 	lfmvs	f4, 2, [pc], {83}	; 0x53
    3584:	732f6269 	teqvc	pc, #-1879048186	; 0x90000006
    3588:	752f6372 	strvc	r6, [pc, #-882]!	; 321e <__Stack_Size+0x2e1e>
    358c:	695f6273 	ldmdbvs	pc, {r0, r1, r4, r5, r6, r9, sp, lr}^	; <UNPREDICTABLE>
    3590:	2e74696e 	cdpcs	9, 7, cr6, cr4, cr14, {3}
    3594:	50450063 	subpl	r0, r5, r3, rrx
    3598:	65646e69 	strbvs	r6, [r4, #-3689]!	; 0xe69
    359c:	50700078 	rsbspl	r0, r0, r8, ror r0
    35a0:	65706f72 	ldrbvs	r6, [r0, #-3954]!	; 0xf72
    35a4:	00797472 	rsbseq	r7, r9, r2, ror r4
    35a8:	4e4f435f 	mcrmi	3, 2, r4, cr15, cr15, {2}
    35ac:	4c4f5254 	sfmmi	f5, 2, [pc], {84}	; 0x54
    35b0:	4154535f 	cmpmi	r4, pc, asr r3
    35b4:	5f004554 	svcpl	0x00004554
    35b8:	43534544 	cmpmi	r3, #68, 10	; 0x11000000
    35bc:	54504952 	ldrbpl	r4, [r0], #-2386	; 0x952
    35c0:	545f524f 	ldrbpl	r5, [pc], #-591	; 35c8 <__Stack_Size+0x31c8>
    35c4:	00455059 	subeq	r5, r5, r9, asr r0
    35c8:	2f62696c 	svccs	0x0062696c
    35cc:	5f425355 	svcpl	0x00425355
    35d0:	2f62696c 	svccs	0x0062696c
    35d4:	2f637273 	svccs	0x00637273
    35d8:	5f627375 	svcpl	0x00627375
    35dc:	65726f63 	ldrbvs	r6, [r2, #-3939]!	; 0xf63
    35e0:	5300632e 	movwpl	r6, #814	; 0x32e
    35e4:	646e6174 	strbtvs	r6, [lr], #-372	; 0x174
    35e8:	5f647261 	svcpl	0x00647261
    35ec:	61656c43 	cmnvs	r5, r3, asr #24
    35f0:	61654672 	smcvs	21602	; 0x5462
    35f4:	65727574 	ldrbvs	r7, [r2, #-1396]!	; 0x574
    35f8:	53414c00 	movtpl	r4, #7168	; 0x1c00
    35fc:	554f5f54 	strbpl	r5, [pc, #-3924]	; 26b0 <__Stack_Size+0x22b0>
    3600:	41445f54 	cmpmi	r4, r4, asr pc
    3604:	4f004154 	svcmi	0x00004154
    3608:	5f307475 	svcpl	0x00307475
    360c:	636f7250 	cmnvs	pc, #80, 4
    3610:	00737365 	rsbseq	r7, r3, r5, ror #6
    3614:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0x954
    3618:	6365525f 	cmnvs	r5, #-268435451	; 0xf0000005
    361c:	75427000 	strbvc	r7, [r2, #-0]
    3620:	65470066 	strbvs	r0, [r7, #-102]	; 0x66
    3624:	52504574 	subspl	r4, r0, #116, 10	; 0x1d000000
    3628:	64644178 	strbtvs	r4, [r4], #-376	; 0x178
    362c:	74530072 	ldrbvc	r0, [r3], #-114	; 0x72
    3630:	61646e61 	cmnvs	r4, r1, ror #28
    3634:	475f6472 			; <UNDEFINED> instruction: 0x475f6472
    3638:	6f437465 	svcvs	0x00437465
    363c:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    3640:	74617275 	strbtvc	r7, [r1], #-629	; 0x275
    3644:	006e6f69 	rsbeq	r6, lr, r9, ror #30
    3648:	464e4f43 	strbmi	r4, [lr], -r3, asr #30
    364c:	445f4749 	ldrbmi	r4, [pc], #-1865	; 3654 <__Stack_Size+0x3254>
    3650:	52435345 	subpl	r5, r3, #335544321	; 0x14000001
    3654:	4f545049 	svcmi	0x00545049
    3658:	65520052 	ldrbvs	r0, [r2, #-82]	; 0x52
    365c:	76726573 			; <UNDEFINED> instruction: 0x76726573
    3660:	49006465 	stmdbmi	r0, {r0, r2, r5, r6, sl, sp, lr}
    3664:	505f306e 	subspl	r3, pc, lr, rrx
    3668:	65636f72 	strbvs	r6, [r3, #-3954]!	; 0xf72
    366c:	53007373 	movwpl	r7, #883	; 0x373
    3670:	465f5445 	ldrbmi	r5, [pc], -r5, asr #8
    3674:	55544145 	ldrbpl	r4, [r4, #-325]	; 0x145
    3678:	5f004552 	svcpl	0x00004552
    367c:	54414546 	strbpl	r4, [r1], #-1350	; 0x546
    3680:	5f455255 	svcpl	0x00455255
    3684:	454c4553 	strbmi	r4, [ip, #-1363]	; 0x553
    3688:	524f5443 	subpl	r5, pc, #1124073472	; 0x43000000
    368c:	56454400 	strbpl	r4, [r5], -r0, lsl #8
    3690:	5f454349 	svcpl	0x00454349
    3694:	4f4d4552 	svcmi	0x004d4552
    3698:	575f4554 			; <UNDEFINED> instruction: 0x575f4554
    369c:	55454b41 	strbpl	r4, [r5, #-2881]	; 0xb41
    36a0:	41570050 	cmpmi	r7, r0, asr r0
    36a4:	535f5449 	cmppl	pc, #1224736768	; 0x49000000
    36a8:	55544154 	ldrbpl	r4, [r4, #-340]	; 0x154
    36ac:	554f5f53 	strbpl	r5, [pc, #-3923]	; 2761 <__Stack_Size+0x2361>
    36b0:	41570054 	cmpmi	r7, r4, asr r0
    36b4:	535f5449 	cmppl	pc, #1224736768	; 0x49000000
    36b8:	50555445 	subspl	r5, r5, r5, asr #8
    36bc:	66666f00 	strbtvs	r6, [r6], -r0, lsl #30
    36c0:	00746573 	rsbseq	r6, r4, r3, ror r5
    36c4:	5453414c 	ldrbpl	r4, [r3], #-332	; 0x14c
    36c8:	5f4e495f 	svcpl	0x004e495f
    36cc:	41544144 	cmpmi	r4, r4, asr #2
    36d0:	54455300 	strbpl	r5, [r5], #-768	; 0x300
    36d4:	4444415f 	strbmi	r4, [r4], #-351	; 0x15f
    36d8:	53534552 	cmppl	r3, #343932928	; 0x14800000
    36dc:	74654700 	strbtvc	r4, [r5], #-1792	; 0x700
    36e0:	78545045 	ldmdavc	r4, {r0, r2, r6, ip, lr}^
    36e4:	72646441 	rsbvc	r6, r4, #1090519040	; 0x41000000
    36e8:	61745300 	cmnvs	r4, r0, lsl #6
    36ec:	49737574 	ldmdbmi	r3!, {r2, r4, r5, r6, r8, sl, ip, sp, lr}^
    36f0:	006f666e 	rsbeq	r6, pc, lr, ror #12
    36f4:	41544f54 	cmpmi	r4, r4, asr pc
    36f8:	52735f4c 	rsbspl	r5, r3, #76, 30	; 0x130
    36fc:	45555145 	ldrbmi	r5, [r5, #-325]	; 0x145
    3700:	77005453 	smlsdvc	r0, r3, r4, r5
    3704:	65646e49 	strbvs	r6, [r4, #-3657]!	; 0xe49
    3708:	73003078 	movwvc	r3, #120	; 0x78
    370c:	5f657661 	svcpl	0x00657661
    3710:	6e654c77 	mcrvs	12, 3, r4, cr5, cr7, {3}
    3714:	00687467 	rsbeq	r7, r8, r7, ror #8
    3718:	74697865 	strbtvc	r7, [r9], #-2149	; 0x865
    371c:	446f4e5f 	strbtmi	r4, [pc], #-3679	; 3724 <__Stack_Size+0x3324>
    3720:	5f617461 	svcpl	0x00617461
    3724:	75746553 	ldrbvc	r6, [r4, #-1363]!	; 0x553
    3728:	53003070 	movwpl	r3, #112	; 0x70
    372c:	445f5445 	ldrbmi	r5, [pc], #-1093	; 3734 <__Stack_Size+0x3334>
    3730:	52435345 	subpl	r5, r3, #335544321	; 0x14000001
    3734:	4f545049 	svcmi	0x00545049
    3738:	61440052 	qdaddvs	r0, r2, r4
    373c:	4d5f6174 	ldfmie	f6, [pc, #-464]	; 3574 <__Stack_Size+0x3174>
    3740:	4d5f6c75 	ldclmi	12, cr6, [pc, #-468]	; 3574 <__Stack_Size+0x3174>
    3744:	61507861 	cmpvs	r0, r1, ror #16
    3748:	74656b63 	strbtvc	r6, [r5], #-2915	; 0xb63
    374c:	657a6953 	ldrbvs	r6, [sl, #-2387]!	; 0x953
    3750:	50457000 	subpl	r7, r5, r0
    3754:	6f666e69 	svcvs	0x00666e69
    3758:	54455300 	strbpl	r5, [r5], #-768	; 0x300
    375c:	474e4954 	smlsldmi	r4, lr, r4, r9
    3760:	0050555f 	subseq	r5, r0, pc, asr r5
    3764:	6e617453 	mcrvs	4, 3, r7, cr1, cr3, {2}
    3768:	64726164 	ldrbtvs	r6, [r2], #-356	; 0x164
    376c:	7465535f 	strbtvc	r5, [r5], #-863	; 0x35f
    3770:	50646e45 	rsbpl	r6, r4, r5, asr #28
    3774:	746e696f 	strbtvc	r6, [lr], #-2415	; 0x96f
    3778:	74616546 	strbtvc	r6, [r1], #-1350	; 0x546
    377c:	00657275 	rsbeq	r7, r5, r5, ror r2
    3780:	74736f50 	ldrbtvc	r6, [r3], #-3920	; 0xf50
    3784:	72505f30 	subsvc	r5, r0, #48, 30	; 0xc0
    3788:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
    378c:	4e450073 	mcrmi	0, 2, r0, cr5, cr3, {3}
    3790:	494f5044 	stmdbmi	pc, {r2, r6, ip, lr}^	; <UNPREDICTABLE>
    3794:	535f544e 	cmppl	pc, #1308622848	; 0x4e000000
    3798:	4c4c4154 	stfmie	f4, [ip], {84}	; 0x54
    379c:	54454700 	strbpl	r4, [r5], #-1792	; 0x700
    37a0:	544e495f 	strbpl	r4, [lr], #-2399	; 0x95f
    37a4:	41465245 	cmpmi	r6, r5, asr #4
    37a8:	77004543 	strvc	r4, [r0, -r3, asr #10]
    37ac:	756c6156 	strbvc	r6, [ip, #-342]!	; 0x156
    37b0:	42003165 	andmi	r3, r0, #1073741849	; 0x40000019
    37b4:	53657479 	cmnpl	r5, #2030043136	; 0x79000000
    37b8:	00706177 	rsbseq	r6, r0, r7, ror r1
    37bc:	61656c43 	cmnvs	r5, r3, asr #24
    37c0:	4f544472 	svcmi	0x00544472
    37c4:	58525f47 	ldmdapl	r2, {r0, r1, r2, r6, r8, r9, sl, fp, ip, lr}^
    37c8:	76617300 	strbtvc	r7, [r1], -r0, lsl #6
    37cc:	4c725f65 	ldclmi	15, cr5, [r2], #-404	; 0xfffffe6c
    37d0:	74676e65 	strbtvc	r6, [r7], #-3685	; 0xe65
    37d4:	4c430068 	mcrrmi	0, 6, r0, r3, cr8
    37d8:	5f524145 	svcpl	0x00524145
    37dc:	54414546 	strbpl	r4, [r1], #-1350	; 0x546
    37e0:	00455255 	subeq	r5, r5, r5, asr r2
    37e4:	4c415453 	cfstrdmi	mvd5, [r1], {83}	; 0x53
    37e8:	0044454c 	subeq	r4, r4, ip, asr #10
    37ec:	61746144 	cmnvs	r4, r4, asr #2
    37f0:	67617453 			; <UNDEFINED> instruction: 0x67617453
    37f4:	74754f65 	ldrbtvc	r4, [r5], #-3941	; 0xf65
    37f8:	54455300 	strbpl	r5, [r5], #-768	; 0x300
    37fc:	544e495f 	strbpl	r4, [lr], #-2399	; 0x95f
    3800:	41465245 	cmpmi	r6, r5, asr #4
    3804:	53004543 	movwpl	r4, #1347	; 0x543
    3808:	646e6174 	strbtvs	r6, [lr], #-372	; 0x174
    380c:	5f647261 	svcpl	0x00647261
    3810:	49746547 	ldmdbmi	r4!, {r0, r1, r2, r6, r8, sl, sp, lr}^
    3814:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
    3818:	65636166 	strbvs	r6, [r3, #-358]!	; 0x166
    381c:	6c655200 	sfmvs	f5, 2, [r5], #-0
    3820:	64657461 	strbtvs	r7, [r5], #-1121	; 0x461
    3824:	646e455f 	strbtvs	r4, [lr], #-1375	; 0x55f
    3828:	6e696f70 	mcrvs	15, 3, r6, cr9, cr0, {3}
    382c:	45470074 	strbmi	r0, [r7, #-116]	; 0x74
    3830:	45445f54 	strbmi	r5, [r4, #-3924]	; 0xf54
    3834:	49524353 	ldmdbmi	r2, {r0, r1, r4, r6, r8, r9, lr}^
    3838:	524f5450 	subpl	r5, pc, #80, 8	; 0x50000000
    383c:	52545300 	subspl	r5, r4, #0, 6
    3840:	5f474e49 	svcpl	0x00474e49
    3844:	43534544 	cmpmi	r3, #68, 10	; 0x11000000
    3848:	54504952 	ldrbpl	r4, [r0], #-2386	; 0x952
    384c:	4400524f 	strmi	r5, [r0], #-591	; 0x24f
    3850:	53617461 	cmnpl	r1, #1627389952	; 0x61000000
    3854:	65676174 	strbvs	r6, [r7, #-372]!	; 0x174
    3858:	43006e49 	movwmi	r6, #3657	; 0xe49
    385c:	7261656c 	rsbvc	r6, r1, #108, 10	; 0x1b000000
    3860:	474f5444 	strbmi	r5, [pc, -r4, asr #8]
    3864:	0058545f 	subseq	r5, r8, pc, asr r4
    3868:	6552775f 	ldrbvs	r7, [r2, #-1887]	; 0x75f
    386c:	6c615667 	stclvs	6, cr5, [r1], #-412	; 0xfffffe64
    3870:	74655300 	strbtvc	r5, [r5], #-768	; 0x300
    3874:	5f307075 	svcpl	0x00307075
    3878:	636f7250 	cmnvs	pc, #80, 4
    387c:	00737365 	rsbseq	r7, r3, r5, ror #6
    3880:	65707845 	ldrbvs	r7, [r0, #-2117]!	; 0x845
    3884:	535f7463 	cmppl	pc, #1660944384	; 0x63000000
    3888:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    388c:	754f5f73 	strbvc	r5, [pc, #-3955]	; 2921 <__Stack_Size+0x2521>
    3890:	41570074 	cmpmi	r7, r4, ror r0
    3894:	535f5449 	cmppl	pc, #1224736768	; 0x49000000
    3898:	55544154 	ldrbpl	r4, [r4, #-340]	; 0x154
    389c:	4e495f53 	mcrmi	15, 2, r5, cr9, cr3, {2}
    38a0:	55415000 	strbpl	r5, [r1, #-0]
    38a4:	53004553 	movwpl	r4, #1363	; 0x553
    38a8:	646e6174 	strbtvs	r6, [lr], #-372	; 0x174
    38ac:	5f647261 	svcpl	0x00647261
    38b0:	49746553 	ldmdbmi	r4!, {r0, r1, r4, r6, r8, sl, sp, lr}^
    38b4:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
    38b8:	65636166 	strbvs	r6, [r3, #-358]!	; 0x166
    38bc:	71655200 	cmnvc	r5, r0, lsl #4
    38c0:	74736575 	ldrbtvc	r6, [r3], #-1397	; 0x575
    38c4:	006f4e5f 	rsbeq	r4, pc, pc, asr lr	; <UNPREDICTABLE>
    38c8:	6e617453 	mcrvs	4, 3, r7, cr1, cr3, {2}
    38cc:	64726164 	ldrbtvs	r6, [r2], #-356	; 0x164
    38d0:	7465535f 	strbtvc	r5, [r5], #-863	; 0x35f
    38d4:	69766544 	ldmdbvs	r6!, {r2, r6, r8, sl, sp, lr}^
    38d8:	65466563 	strbvs	r6, [r6, #-1379]	; 0x563
    38dc:	72757461 	rsbsvc	r7, r5, #1627389952	; 0x61000000
    38e0:	59530065 	ldmdbpl	r3, {r0, r2, r5, r6}^
    38e4:	5f48434e 	svcpl	0x0048434e
    38e8:	4d415246 	sfmmi	f5, 2, [r1, #-280]	; 0xfffffee8
    38ec:	4d500045 	ldclmi	0, cr0, [r0, #-276]	; 0xfffffeec
    38f0:	556f5441 	strbpl	r5, [pc, #-1089]!	; 34b7 <__Stack_Size+0x30b7>
    38f4:	42726573 	rsbsmi	r6, r2, #482344960	; 0x1cc00000
    38f8:	65666675 	strbvs	r6, [r6, #-1653]!	; 0x675
    38fc:	706f4372 	rsbvc	r4, pc, r2, ror r3	; <UNPREDICTABLE>
    3900:	44700079 	ldrbtmi	r0, [r0], #-121	; 0x79
    3904:	00637365 	rsbeq	r7, r3, r5, ror #6
    3908:	5f544547 	svcpl	0x00544547
    390c:	54415453 	strbpl	r5, [r1], #-1107	; 0x453
    3910:	45005355 	strmi	r5, [r0, #-853]	; 0x355
    3914:	4f50444e 	svcmi	0x0050444e
    3918:	5f544e49 	svcpl	0x00544e49
    391c:	43534544 	cmpmi	r3, #68, 10	; 0x11000000
    3920:	54504952 	ldrbpl	r4, [r0], #-2386	; 0x952
    3924:	5200524f 	andpl	r5, r0, #-268435452	; 0xf0000004
    3928:	6c757365 	ldclvs	3, cr7, [r5], #-404	; 0xfffffe6c
    392c:	61530074 	cmpvs	r3, r4, ror r0
    3930:	53526576 	cmppl	r2, #494927872	; 0x1d800000
    3934:	65746174 	ldrbvs	r6, [r4, #-372]!	; 0x174
    3938:	544e4900 	strbpl	r4, [lr], #-2304	; 0x900
    393c:	41465245 	cmpmi	r6, r5, asr #4
    3940:	445f4543 	ldrbmi	r4, [pc], #-1347	; 3948 <__Stack_Size+0x3548>
    3944:	52435345 	subpl	r5, r3, #335544321	; 0x14000001
    3948:	4f545049 	svcmi	0x00545049
    394c:	44700052 	ldrbtmi	r0, [r0], #-82	; 0x52
    3950:	47007665 	strmi	r7, [r0, -r5, ror #12]
    3954:	435f5445 	cmpmi	pc, #1157627904	; 0x45000000
    3958:	49464e4f 	stmdbmi	r6, {r0, r1, r2, r3, r6, r9, sl, fp, lr}^
    395c:	41525547 	cmpmi	r2, r7, asr #10
    3960:	4e4f4954 	mcrmi	9, 2, r4, cr15, cr4, {2}
    3964:	56454400 	strbpl	r4, [r5], -r0, lsl #8
    3968:	5f454349 	svcpl	0x00454349
    396c:	43534544 	cmpmi	r3, #68, 10	; 0x11000000
    3970:	54504952 	ldrbpl	r4, [r0], #-2386	; 0x952
    3974:	5300524f 	movwpl	r5, #591	; 0x24f
    3978:	646e6174 	strbtvs	r6, [lr], #-372	; 0x174
    397c:	5f647261 	svcpl	0x00647261
    3980:	53746547 	cmnpl	r4, #297795584	; 0x11c00000
    3984:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    3988:	61530073 	cmpvs	r3, r3, ror r0
    398c:	53546576 	cmppl	r4, #494927872	; 0x1d800000
    3990:	65746174 	ldrbvs	r6, [r4, #-372]!	; 0x174
    3994:	61745300 	cmnvs	r4, r0, lsl #6
    3998:	7261646e 	rsbvc	r6, r1, #1845493760	; 0x6e000000
    399c:	65535f64 	ldrbvs	r5, [r3, #-3940]	; 0xf64
    39a0:	6e6f4374 	mcrvs	3, 3, r4, cr15, cr4, {3}
    39a4:	75676966 	strbvc	r6, [r7, #-2406]!	; 0x966
    39a8:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
    39ac:	53006e6f 	movwpl	r6, #3695	; 0xe6f
    39b0:	435f5445 	cmpmi	pc, #1157627904	; 0x45000000
    39b4:	49464e4f 	stmdbmi	r6, {r0, r1, r2, r3, r6, r9, sl, fp, lr}^
    39b8:	41525547 	cmpmi	r2, r7, asr #10
    39bc:	4e4f4954 	mcrmi	9, 2, r4, cr15, cr4, {2}
    39c0:	504f4e00 	subpl	r4, pc, r0, lsl #28
    39c4:	6f72505f 	svcvs	0x0072505f
    39c8:	73736563 	cmnvc	r3, #415236096	; 0x18c00000
    39cc:	55627000 	strbpl	r7, [r2, #-0]!
    39d0:	75427273 	strbvc	r7, [r2, #-627]	; 0x273
    39d4:	4e770066 	cdpmi	0, 7, cr0, cr7, cr6, {3}
    39d8:	65747942 	ldrbvs	r7, [r4, #-2370]!	; 0x942
    39dc:	65740073 	ldrbvs	r0, [r4, #-115]!	; 0x73
    39e0:	0031706d 	eorseq	r7, r1, sp, rrx
    39e4:	706d6574 	rsbvc	r6, sp, r4, ror r5
    39e8:	50770032 	rsbspl	r0, r7, r2, lsr r0
    39ec:	7542414d 	strbvc	r4, [r2, #-333]	; 0x14d
    39f0:	64644166 	strbtvs	r4, [r4], #-358	; 0x166
    39f4:	64700072 	ldrbtvs	r0, [r0], #-114	; 0x72
    39f8:	6c615677 	stclvs	6, cr5, [r1], #-476	; 0xfffffe24
    39fc:	62696c00 	rsbvs	r6, r9, #0, 24
    3a00:	4253552f 	subsmi	r5, r3, #197132288	; 0xbc00000
    3a04:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
    3a08:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
    3a0c:	6273752f 	rsbsvs	r7, r3, #197132288	; 0xbc00000
    3a10:	6d656d5f 	stclvs	13, cr6, [r5, #-380]!	; 0xfffffe84
    3a14:	4500632e 	strmi	r6, [r0, #-814]	; 0x32e
    3a18:	42445f50 	submi	r5, r4, #80, 30	; 0x140
    3a1c:	455f4655 	ldrbmi	r4, [pc, #-1621]	; 33cf <__Stack_Size+0x2fcf>
    3a20:	62005252 	andvs	r5, r0, #536870917	; 0x20000005
    3a24:	706d6554 	rsbvc	r6, sp, r4, asr r5
    3a28:	676f5400 	strbvs	r5, [pc, -r0, lsl #8]!
    3a2c:	44656c67 	strbtmi	r6, [r5], #-3175	; 0xc67
    3a30:	5f474f54 	svcpl	0x00474f54
    3a34:	43005852 	movwmi	r5, #2130	; 0x852
    3a38:	7261656c 	rsbvc	r6, r1, #108, 10	; 0x1b000000
    3a3c:	6f445045 	svcvs	0x00445045
    3a40:	656c6275 	strbvs	r6, [ip, #-629]!	; 0x275
    3a44:	66667542 	strbtvs	r7, [r6], -r2, asr #10
    3a48:	74654700 	strbtvc	r4, [r5], #-1792	; 0x700
    3a4c:	42415442 	submi	r5, r1, #1107296256	; 0x42000000
    3a50:	5300454c 	movwpl	r4, #1356	; 0x54c
    3a54:	53497465 	movtpl	r7, #37989	; 0x9465
    3a58:	53005254 	movwpl	r5, #596	; 0x254
    3a5c:	50457465 	subpl	r7, r5, r5, ror #8
    3a60:	72646441 	rsbvc	r6, r4, #1090519040	; 0x41000000
    3a64:	00737365 	rsbseq	r7, r3, r5, ror #6
    3a68:	70646e45 	rsbvc	r6, r4, r5, asr #28
    3a6c:	746e696f 	strbtvc	r6, [lr], #-2415	; 0x96f
    3a70:	4f54445f 	svcmi	0x0054445f
    3a74:	74535f47 	ldrbvc	r5, [r3], #-3911	; 0xf47
    3a78:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    3a7c:	50455f00 	subpl	r5, r5, r0, lsl #30
    3a80:	5542445f 	strbpl	r4, [r2, #-1119]	; 0x45f
    3a84:	49445f46 	stmdbmi	r4, {r1, r2, r6, r8, r9, sl, fp, ip, lr}^
    3a88:	65530052 	ldrbvs	r0, [r3, #-82]	; 0x52
    3a8c:	544e4374 	strbpl	r4, [lr], #-884	; 0x374
    3a90:	65530052 	ldrbvs	r0, [r3, #-82]	; 0x52
    3a94:	44504574 	ldrbmi	r4, [r0], #-1396	; 0x574
    3a98:	75426c62 	strbvc	r6, [r2, #-3170]	; 0xc62
    3a9c:	6f433166 	svcvs	0x00433166
    3aa0:	00746e75 	rsbseq	r6, r4, r5, ror lr
    3aa4:	6c424e77 	mcrrvs	14, 7, r4, r2, cr7
    3aa8:	736b636f 	cmnvc	fp, #-1140850687	; 0xbc000001
    3aac:	74655300 	strbtvc	r5, [r5], #-768	; 0x300
    3ab0:	50444e45 	subpl	r4, r4, r5, asr #28
    3ab4:	544e494f 	strbpl	r4, [lr], #-2383	; 0x94f
    3ab8:	5f504500 	svcpl	0x00504500
    3abc:	46554244 	ldrbmi	r4, [r5], -r4, asr #4
    3ac0:	004e495f 	subeq	r4, lr, pc, asr r9
    3ac4:	61656c43 	cmnvs	r5, r3, asr #24
    3ac8:	5f504572 	svcpl	0x00504572
    3acc:	444e494b 	strbmi	r4, [lr], #-2379	; 0x94b
    3ad0:	656c4300 	strbvs	r4, [ip, #-768]!	; 0x300
    3ad4:	50457261 	subpl	r7, r5, r1, ror #4
    3ad8:	5254435f 	subspl	r4, r4, #2080374785	; 0x7c000001
    3adc:	0058545f 	subseq	r5, r8, pc, asr r4
    3ae0:	64644162 	strbtvs	r4, [r4], #-354	; 0x162
    3ae4:	65470072 	strbvs	r0, [r7, #-114]	; 0x72
    3ae8:	544e4374 	strbpl	r4, [lr], #-884	; 0x374
    3aec:	64700052 	ldrbtvs	r0, [r0], #-82	; 0x52
    3af0:	67655277 			; <UNDEFINED> instruction: 0x67655277
    3af4:	74654700 	strbtvc	r4, [r5], #-1792	; 0x700
    3af8:	00524e46 	subseq	r4, r2, r6, asr #28
    3afc:	70795477 	rsbsvc	r5, r9, r7, ror r4
    3b00:	65470065 	strbvs	r0, [r7, #-101]	; 0x65
    3b04:	44414474 	strbmi	r4, [r1], #-1140	; 0x474
    3b08:	47005244 	strmi	r5, [r0, -r4, asr #4]
    3b0c:	50457465 	subpl	r7, r5, r5, ror #8
    3b10:	426c6244 	rsbmi	r6, ip, #68, 4	; 0x40000004
    3b14:	41306675 	teqmi	r0, r5, ror r6
    3b18:	00726464 	rsbseq	r6, r2, r4, ror #8
    3b1c:	45746547 	ldrbmi	r6, [r4, #-1351]!	; 0x547
    3b20:	53785450 	cmnpl	r8, #80, 8	; 0x50000000
    3b24:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    3b28:	65530073 	ldrbvs	r0, [r3, #-115]	; 0x73
    3b2c:	44504574 	ldrbmi	r4, [r0], #-1396	; 0x574
    3b30:	75426c62 	strbvc	r6, [r2, #-3170]	; 0xc62
    3b34:	64416666 	strbvs	r6, [r1], #-1638	; 0x666
    3b38:	47007264 	strmi	r7, [r0, -r4, ror #4]
    3b3c:	50457465 	subpl	r7, r5, r5, ror #8
    3b40:	426c6244 	rsbmi	r6, ip, #68, 4	; 0x40000004
    3b44:	69446675 	stmdbvs	r4, {r0, r2, r4, r5, r6, r9, sl, sp, lr}^
    3b48:	696c0072 	stmdbvs	ip!, {r1, r4, r5, r6}^
    3b4c:	53552f62 	cmppl	r5, #392	; 0x188
    3b50:	696c5f42 	stmdbvs	ip!, {r1, r6, r8, r9, sl, fp, ip, lr}^
    3b54:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
    3b58:	73752f63 	cmnvc	r5, #396	; 0x18c
    3b5c:	65725f62 	ldrbvs	r5, [r2, #-3938]!	; 0xf62
    3b60:	632e7367 	teqvs	lr, #-1677721599	; 0x9c000001
    3b64:	77537700 	ldrbvc	r7, [r3, -r0, lsl #14]
    3b68:	65470057 	strbvs	r0, [r7, #-87]	; 0x57
    3b6c:	52504574 	subspl	r4, r0, #116, 10	; 0x1d000000
    3b70:	61745378 	cmnvs	r4, r8, ror r3
    3b74:	00737574 	rsbseq	r7, r3, r4, ror r5
    3b78:	45746553 	ldrbmi	r6, [r4, #-1363]!	; 0x553
    3b7c:	6c624450 	cfstrdvs	mvd4, [r2], #-320	; 0xfffffec0
    3b80:	30667542 	rsbcc	r7, r6, r2, asr #10
    3b84:	72646441 	rsbvc	r6, r4, #1090519040	; 0x41000000
    3b88:	74655300 	strbtvc	r5, [r5], #-768	; 0x300
    3b8c:	44444144 	strbmi	r4, [r4], #-324	; 0x144
    3b90:	45620052 	strbmi	r0, [r2, #-82]!	; 0x52
    3b94:	6d754e70 	ldclvs	14, cr4, [r5, #-448]!	; 0xfffffe40
    3b98:	656c4300 	strbvs	r4, [ip, #-768]!	; 0x300
    3b9c:	50457261 	subpl	r7, r5, r1, ror #4
    3ba0:	5254435f 	subspl	r4, r4, #2080374785	; 0x7c000001
    3ba4:	0058525f 	subseq	r5, r8, pc, asr r2
    3ba8:	45746553 	ldrbmi	r6, [r4, #-1363]!	; 0x553
    3bac:	756f4350 	strbvc	r4, [pc, #-848]!	; 3864 <__Stack_Size+0x3464>
    3bb0:	7852746e 	ldmdavc	r2, {r1, r2, r3, r5, r6, sl, ip, sp, lr}^
    3bb4:	00676552 	rsbeq	r6, r7, r2, asr r5
    3bb8:	67676f54 			; <UNDEFINED> instruction: 0x67676f54
    3bbc:	5444656c 	strbpl	r6, [r4], #-1388	; 0x56c
    3bc0:	545f474f 	ldrbpl	r4, [pc], #-1871	; 3bc8 <__Stack_Size+0x37c8>
    3bc4:	42770058 	rsbsmi	r0, r7, #88	; 0x58
    3bc8:	41306675 	teqmi	r0, r5, ror r6
    3bcc:	00726464 	rsbseq	r6, r2, r4, ror #8
    3bd0:	52746547 	rsbspl	r6, r4, #297795584	; 0x11c00000
    3bd4:	61745378 	cmnvs	r4, r8, ror r3
    3bd8:	74536c6c 	ldrbvc	r6, [r3], #-3180	; 0xc6c
    3bdc:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    3be0:	74654700 	strbtvc	r4, [r5], #-1792	; 0x700
    3be4:	62445045 	subvs	r5, r4, #69	; 0x45
    3be8:	6675426c 	ldrbtvs	r4, [r5], -ip, ror #4
    3bec:	756f4330 	strbvc	r4, [pc, #-816]!	; 38c4 <__Stack_Size+0x34c4>
    3bf0:	5300746e 	movwpl	r7, #1134	; 0x46e
    3bf4:	50457465 	subpl	r7, r5, r5, ror #8
    3bf8:	426c6244 	rsbmi	r6, ip, #68, 4	; 0x40000004
    3bfc:	43306675 	teqmi	r0, #122683392	; 0x7500000
    3c00:	746e756f 	strbtvc	r7, [lr], #-1391	; 0x56f
    3c04:	74654700 	strbtvc	r4, [r5], #-1792	; 0x700
    3c08:	74537854 	ldrbvc	r7, [r3], #-2132	; 0x854
    3c0c:	536c6c61 	cmnpl	ip, #24832	; 0x6100
    3c10:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    3c14:	50450073 	subpl	r0, r5, r3, ror r0
    3c18:	5542445f 	strbpl	r4, [r2, #-1119]	; 0x45f
    3c1c:	554f5f46 	strbpl	r5, [pc, #-3910]	; 2cde <__Stack_Size+0x28de>
    3c20:	44620054 	strbtmi	r0, [r2], #-84	; 0x54
    3c24:	47007269 	strmi	r7, [r0, -r9, ror #4]
    3c28:	50457465 	subpl	r7, r5, r5, ror #8
    3c2c:	426c6244 	rsbmi	r6, ip, #68, 4	; 0x40000004
    3c30:	43316675 	teqmi	r1, #122683392	; 0x7500000
    3c34:	746e756f 	strbtvc	r7, [lr], #-1391	; 0x56f
    3c38:	74654700 	strbtvc	r4, [r5], #-1792	; 0x700
    3c3c:	64415045 	strbvs	r5, [r1], #-69	; 0x45
    3c40:	73657264 	cmnvc	r5, #100, 4	; 0x40000006
    3c44:	6f540073 	svcvs	0x00540073
    3c48:	64726f57 	ldrbtvs	r6, [r2], #-3927	; 0xf57
    3c4c:	74655300 	strbtvc	r5, [r5], #-768	; 0x300
    3c50:	6174535f 	cmnvs	r4, pc, asr r3
    3c54:	5f737574 	svcpl	0x00737574
    3c58:	0074754f 	rsbseq	r7, r4, pc, asr #10
    3c5c:	64644177 	strbtvs	r4, [r4], #-375	; 0x177
    3c60:	65470072 	strbvs	r0, [r7, #-114]	; 0x72
    3c64:	54534974 	ldrbpl	r4, [r3], #-2420	; 0x974
    3c68:	65470052 	strbvs	r0, [r7, #-82]	; 0x52
    3c6c:	52504574 	subspl	r4, r0, #116, 10	; 0x1d000000
    3c70:	756f4378 	strbvc	r4, [pc, #-888]!	; 3900 <__Stack_Size+0x3500>
    3c74:	4700746e 	strmi	r7, [r0, -lr, ror #8]
    3c78:	50457465 	subpl	r7, r5, r5, ror #8
    3c7c:	426c6244 	rsbmi	r6, ip, #68, 4	; 0x40000004
    3c80:	41316675 	teqmi	r1, r5, ror r6
    3c84:	00726464 	rsbseq	r6, r2, r4, ror #8
    3c88:	45746553 	ldrbmi	r6, [r4, #-1363]!	; 0x553
    3c8c:	6c624450 	cfstrdvs	mvd4, [r2], #-320	; 0xfffffec0
    3c90:	66667542 	strbtvs	r7, [r6], -r2, asr #10
    3c94:	6e756f43 	cdpvs	15, 7, cr6, cr5, cr3, {2}
    3c98:	65530074 	ldrbvs	r0, [r3, #-116]	; 0x74
    3c9c:	756f4474 	strbvc	r4, [pc, #-1140]!	; 3830 <__Stack_Size+0x3430>
    3ca0:	42656c42 	rsbmi	r6, r5, #16896	; 0x4200
    3ca4:	45666675 	strbmi	r6, [r6, #-1653]!	; 0x675
    3ca8:	61745350 	cmnvs	r4, r0, asr r3
    3cac:	77006c6c 	strvc	r6, [r0, -ip, ror #24]
    3cb0:	56676552 			; <UNDEFINED> instruction: 0x56676552
    3cb4:	65756c61 	ldrbvs	r6, [r5, #-3169]!	; 0xc61
    3cb8:	74654700 	strbtvc	r4, [r5], #-1792	; 0x700
    3cbc:	50444e45 	subpl	r4, r4, r5, asr #28
    3cc0:	544e494f 	strbpl	r4, [lr], #-2383	; 0x94f
    3cc4:	74654700 	strbtvc	r4, [r5], #-1792	; 0x700
    3cc8:	78545045 	ldmdavc	r4, {r0, r2, r6, ip, lr}^
    3ccc:	6e756f43 	cdpvs	15, 7, cr6, cr5, cr3, {2}
    3cd0:	65530074 	ldrbvs	r0, [r3, #-116]	; 0x74
    3cd4:	44504574 	ldrbmi	r4, [r0], #-1396	; 0x574
    3cd8:	75426c62 	strbvc	r6, [r2, #-3170]	; 0xc62
    3cdc:	64413166 	strbvs	r3, [r1], #-358	; 0x166
    3ce0:	53007264 	movwpl	r7, #612	; 0x264
    3ce4:	50457465 	subpl	r7, r5, r5, ror #8
    3ce8:	4e494b5f 	vmovmi.8	d9[2], r4
    3cec:	65530044 	ldrbvs	r0, [r3, #-68]	; 0x44
    3cf0:	44504574 	ldrbmi	r4, [r0], #-1396	; 0x574
    3cf4:	6c62756f 	cfstr64vs	mvdx7, [r2], #-444	; 0xfffffe44
    3cf8:	66754265 	ldrbtvs	r4, [r5], -r5, ror #4
    3cfc:	52770066 	rsbspl	r0, r7, #102	; 0x66
    3d00:	77007465 	strvc	r7, [r0, -r5, ror #8]
    3d04:	31667542 	cmncc	r6, r2, asr #10
    3d08:	72646441 	rsbvc	r6, r4, #1090519040	; 0x41000000
    3d0c:	65724600 	ldrbvs	r4, [r2, #-1536]!	; 0x600
    3d10:	65735565 	ldrbvs	r5, [r3, #-1381]!	; 0x565
    3d14:	66754272 			; <UNDEFINED> instruction: 0x66754272
    3d18:	00726566 	rsbseq	r6, r2, r6, ror #10
    3d1c:	45746547 	ldrbmi	r6, [r4, #-1351]!	; 0x547
    3d20:	70795450 	rsbsvc	r5, r9, r0, asr r4
    3d24:	45620065 	strbmi	r0, [r2, #-101]!	; 0x65
    3d28:	64644170 	strbtvs	r4, [r4], #-368	; 0x170
    3d2c:	61440072 	hvcvs	16386	; 0x4002
    3d30:	654c6174 	strbvs	r6, [ip, #-372]	; 0x174
    3d34:	6874676e 	ldmdavs	r4!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
    3d38:	75427000 	strbvc	r7, [r2, #-0]
    3d3c:	72656666 	rsbvc	r6, r5, #106954752	; 0x6600000
    3d40:	6e696f50 	mcrvs	15, 3, r6, cr9, cr0, {2}
    3d44:	00726574 	rsbseq	r6, r2, r4, ror r5
    3d48:	2f62696c 	svccs	0x0062696c
    3d4c:	5f425355 	svcpl	0x00425355
    3d50:	2f62696c 	svccs	0x0062696c
    3d54:	2f637273 	svccs	0x00637273
    3d58:	5f627375 	svcpl	0x00627375
    3d5c:	2e6c6973 	mcrcs	9, 3, r6, cr12, cr3, {3}
    3d60:	54430063 	strbpl	r0, [r3], #-99	; 0x63
    3d64:	50485f52 	subpl	r5, r8, r2, asr pc
    3d68:	62696c00 	rsbvs	r6, r9, #0, 24
    3d6c:	4253552f 	subsmi	r5, r3, #197132288	; 0xbc00000
    3d70:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
    3d74:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
    3d78:	6273752f 	rsbsvs	r7, r3, #197132288	; 0xbc00000
    3d7c:	746e695f 	strbtvc	r6, [lr], #-2399	; 0x95f
    3d80:	7700632e 	strvc	r6, [r0, -lr, lsr #6]
    3d84:	61565045 	cmpvs	r6, r5, asr #32
    3d88:	Address 0x0000000000003d88 is out of bounds.


Disassembly of section .debug_loc:

00000000 <.debug_loc>:
	...
*******************************************************************************/
void CTR_HP(void)
{
  u32 wEPVal = 0;

  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
       8:	00500001 	subseq	r0, r0, r1
       c:	00000000 	andeq	r0, r0, r0
  {
    _SetISTR((u16)CLR_CTR); /* clear CTR flag */
      10:	04000000 	streq	r0, [r0], #-0
      14:	5001f300 	andpl	pc, r1, r0, lsl #6
    /* extract highest priority endpoint number */
    EPindex = (u8)(wIstr & ISTR_EP_ID);
      18:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
      1c:	00000000 	andeq	r0, r0, r0
    /* process related endpoint register */
    wEPVal = _GetENDPOINT(EPindex);
      20:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    if ((wEPVal & EP_CTR_RX) != 0)
      2c:	7f700003 	svcvc	0x00700003
    {
      /* clear int flag */
      _ClearEP_CTR_RX(EPindex);
      30:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
      34:	00000000 	andeq	r0, r0, r0
      38:	f3000400 	vshl.u8	d0, d0, d0

      /* call OUT service function */
      (*pEpInt_OUT[EPindex-1])();
      3c:	009f5001 	addseq	r5, pc, r1

    } /* if((wEPVal & EP_CTR_RX) */
    else if ((wEPVal & EP_CTR_TX) != 0)
      40:	00000000 	andeq	r0, r0, r0
    {
      /* clear int flag */
      _ClearEP_CTR_TX(EPindex);
      44:	01000000 	mrseq	r0, (UNDEF: 0)
      48:	00005000 	andeq	r5, r0, r0
      4c:	00000000 	andeq	r0, r0, r0

      /* call IN service function */
      (*pEpInt_IN[EPindex-1])();
      50:	00040000 	andeq	r0, r4, r0
      54:	9f5001f3 	svcls	0x005001f3
	...


    } /* if((wEPVal & EP_CTR_TX) != 0) */

  }/* while(...) */
}
      68:	9f310002 	svcls	0x00310002
	...
      74:	9f310002 	svcls	0x00310002
	...
      88:	00500001 	subseq	r0, r0, r1
      8c:	00000000 	andeq	r0, r0, r0
      90:	04000000 	streq	r0, [r0], #-0
      94:	5001f300 	andpl	pc, r1, r0, lsl #6
      98:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
      9c:	00000000 	andeq	r0, r0, r0
      a0:	50000100 	andpl	r0, r0, r0, lsl #2
	...
      ac:	01f30004 	mvnseq	r0, r4
      b0:	00009f50 	andeq	r9, r0, r0, asr pc
      break; 
      
    default:
      break;
  }
}
      b4:	00000000 	andeq	r0, r0, r0
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
      break;
      
    case TIM8_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
      b8:	02280000 	eoreq	r0, r8, #0
      bc:	02300800 	eorseq	r0, r0, #0, 16
      c0:	00010800 	andeq	r0, r1, r0, lsl #16
      c4:	00023050 	andeq	r3, r2, r0, asr r0
      c8:	00025008 	andeq	r5, r2, r8
      cc:	f3000408 	vshl.u8	d0, d8, d0
      d0:	009f5001 	addseq	r5, pc, r1
	...
      e0:	01000000 	mrseq	r0, (UNDEF: 0)
      e4:	00005000 	andeq	r5, r0, r0
      e8:	00000000 	andeq	r0, r0, r0
      ec:	00040000 	andeq	r0, r4, r0
      f0:	9f5001f3 	svcls	0x005001f3
	...
      fc:	00540001 	subseq	r0, r4, r1
     100:	00000000 	andeq	r0, r0, r0
     104:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
     108:	09007500 	stmdbeq	r0, {r8, sl, ip, sp, lr}
     10c:	00741ef6 	ldrshteq	r1, [r4], #-230	; 0xffffff1a
     110:	00009f22 	andeq	r9, r0, r2, lsr #30
     114:	00000000 	andeq	r0, r0, r0
     118:	00090000 	andeq	r0, r9, r0
     11c:	f6090075 			; <UNDEFINED> instruction: 0xf6090075
     120:	2250741e 	subscs	r7, r0, #503316480	; 0x1e000000
     124:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
     134:	54000100 	strpl	r0, [r0], #-256	; 0x100
	...
     140:	0075000c 	rsbseq	r0, r5, ip
     144:	640825f7 	strvs	r2, [r8], #-1527	; 0x5f7
     148:	f71b25f7 			; <UNDEFINED> instruction: 0xf71b25f7
     14c:	00009f00 	andeq	r9, r0, r0, lsl #30
     150:	00000000 	andeq	r0, r0, r0
     154:	00010000 	andeq	r0, r1, r0
     158:	00000055 	andeq	r0, r0, r5, asr r0
     15c:	00000000 	andeq	r0, r0, r0
     160:	00025000 	andeq	r5, r2, r0
     164:	00025408 	andeq	r5, r2, r8, lsl #8
     168:	50000108 	andpl	r0, r0, r8, lsl #2
     16c:	08000254 	stmdaeq	r0, {r2, r4, r6, r9}
     170:	08000262 	stmdaeq	r0, {r1, r5, r6, r9}
     174:	01f30004 	mvnseq	r0, r4
     178:	00009f50 	andeq	r9, r0, r0, asr pc
     17c:	00000000 	andeq	r0, r0, r0
     180:	02500000 	subseq	r0, r0, #0
     184:	02540800 	subseq	r0, r4, #0, 16
     188:	00020800 	andeq	r0, r2, r0, lsl #16
     18c:	02549f30 	subseq	r9, r4, #48, 30	; 0xc0
     190:	02580800 	subseq	r0, r8, #0, 16
     194:	00090800 	andeq	r0, r9, r0, lsl #16
     198:	01f30074 	mvnseq	r0, r4, ror r0
     19c:	01231c50 	teqeq	r3, r0, asr ip
     1a0:	0002589f 	muleq	r2, pc, r8	; <UNPREDICTABLE>
     1a4:	00025e08 	andeq	r5, r2, r8, lsl #28
     1a8:	74000708 	strvc	r0, [r0], #-1800	; 0x708
     1ac:	5001f300 	andpl	pc, r1, r0, lsl #6
     1b0:	025e9f1c 	subseq	r9, lr, #28, 30	; 0x70
     1b4:	02600800 	rsbeq	r0, r0, #0, 16
     1b8:	00090800 	andeq	r0, r9, r0, lsl #16
     1bc:	01f30074 	mvnseq	r0, r4, ror r0
     1c0:	01231c50 	teqeq	r3, r0, asr ip
     1c4:	0002609f 	muleq	r2, pc, r0	; <UNPREDICTABLE>
     1c8:	00026208 	andeq	r6, r2, r8, lsl #4
     1cc:	74000708 	strvc	r0, [r0], #-1800	; 0x708
     1d0:	5001f300 	andpl	pc, r1, r0, lsl #6
     1d4:	00009f1c 	andeq	r9, r0, ip, lsl pc
     1d8:	00000000 	andeq	r0, r0, r0
     1dc:	02620000 	rsbeq	r0, r2, #0
     1e0:	026e0800 	rsbeq	r0, lr, #0, 16
     1e4:	00010800 	andeq	r0, r1, r0, lsl #16
     1e8:	00026e50 	andeq	r6, r2, r0, asr lr
     1ec:	00029608 	andeq	r9, r2, r8, lsl #12
     1f0:	f3000408 	vshl.u8	d0, d8, d0
     1f4:	009f5001 	addseq	r5, pc, r1
     1f8:	00000000 	andeq	r0, r0, r0
     1fc:	6e000000 	cdpvs	0, 0, cr0, cr0, cr0, {0}
     200:	7c080002 	stcvc	0, cr0, [r8], {2}
     204:	01080002 	tsteq	r8, r2
     208:	02845000 	addeq	r5, r4, #0
     20c:	028e0800 	addeq	r0, lr, #0, 16
     210:	00010800 	andeq	r0, r1, r0, lsl #16
     214:	00000050 	andeq	r0, r0, r0, asr r0
     218:	00000000 	andeq	r0, r0, r0
     21c:	00029600 	andeq	r9, r2, r0, lsl #12
     220:	00029c08 	andeq	r9, r2, r8, lsl #24
     224:	50000108 	andpl	r0, r0, r8, lsl #2
     228:	0800029c 	stmdaeq	r0, {r2, r3, r4, r7, r9}
     22c:	080002aa 	stmdaeq	r0, {r1, r3, r5, r7, r9}
     230:	01f30004 	mvnseq	r0, r4
     234:	00009f50 	andeq	r9, r0, r0, asr pc
     238:	00000000 	andeq	r0, r0, r0
     23c:	02aa0000 	adceq	r0, sl, #0
     240:	02b00800 	adcseq	r0, r0, #0, 16
     244:	00010800 	andeq	r0, r1, r0, lsl #16
     248:	0002b050 	andeq	fp, r2, r0, asr r0
     24c:	0002ba08 	andeq	fp, r2, r8, lsl #20
     250:	54000108 	strpl	r0, [r0], #-264	; 0x108
     254:	080002ba 	stmdaeq	r0, {r1, r3, r4, r5, r7, r9}
     258:	080002be 	stmdaeq	r0, {r1, r2, r3, r4, r5, r7, r9}
     25c:	01f30004 	mvnseq	r0, r4
     260:	00009f50 	andeq	r9, r0, r0, asr pc
	...
     270:	00010000 	andeq	r0, r1, r0
     274:	00000050 	andeq	r0, r0, r0, asr r0
     278:	00000000 	andeq	r0, r0, r0
     27c:	f3000400 	vshl.u8	d0, d0, d0
     280:	009f5001 	addseq	r5, pc, r1
     284:	00000000 	andeq	r0, r0, r0
     288:	01000000 	mrseq	r0, (UNDEF: 0)
     28c:	00005400 	andeq	r5, r0, r0, lsl #8
     290:	00000000 	andeq	r0, r0, r0
     294:	00090000 	andeq	r0, r9, r0
     298:	f6090075 			; <UNDEFINED> instruction: 0xf6090075
     29c:	2200741e 	andcs	r7, r0, #503316480	; 0x1e000000
     2a0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     2a4:	00000000 	andeq	r0, r0, r0
     2a8:	75000900 	strvc	r0, [r0, #-2304]	; 0x900
     2ac:	1ef60900 	cdpne	9, 15, cr0, cr6, cr0, {0}
     2b0:	9f225074 	svcls	0x00225074
	...
     2c4:	00540001 	subseq	r0, r4, r1
     2c8:	00000000 	andeq	r0, r0, r0
     2cc:	0c000000 	stceq	0, cr0, [r0], {-0}
     2d0:	f7007500 			; <UNDEFINED> instruction: 0xf7007500
     2d4:	f7640825 			; <UNDEFINED> instruction: 0xf7640825
     2d8:	00f71b25 	rscseq	r1, r7, r5, lsr #22
     2dc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     2e0:	00000000 	andeq	r0, r0, r0
     2e4:	55000100 	strpl	r0, [r0, #-256]	; 0x100
	...
     2f0:	080002be 	stmdaeq	r0, {r1, r2, r3, r4, r5, r7, r9}
     2f4:	080002c2 	stmdaeq	r0, {r1, r6, r7, r9}
     2f8:	c2500001 	subsgt	r0, r0, #1
     2fc:	d0080002 	andle	r0, r8, r2
     300:	04080002 	streq	r0, [r8], #-2
     304:	5001f300 	andpl	pc, r1, r0, lsl #6
     308:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     30c:	00000000 	andeq	r0, r0, r0
     310:	0002be00 	andeq	fp, r2, r0, lsl #28
     314:	0002c208 	andeq	ip, r2, r8, lsl #4
     318:	30000208 	andcc	r0, r0, r8, lsl #4
     31c:	0002c29f 	muleq	r2, pc, r2	; <UNPREDICTABLE>
     320:	0002c608 	andeq	ip, r2, r8, lsl #12
     324:	74000908 	strvc	r0, [r0], #-2312	; 0x908
     328:	5001f300 	andpl	pc, r1, r0, lsl #6
     32c:	9f01231c 	svcls	0x0001231c
     330:	080002c6 	stmdaeq	r0, {r1, r2, r6, r7, r9}
     334:	080002cc 	stmdaeq	r0, {r2, r3, r6, r7, r9}
     338:	00740007 	rsbseq	r0, r4, r7
     33c:	1c5001f3 	ldfnee	f0, [r0], {243}	; 0xf3
     340:	0002cc9f 	muleq	r2, pc, ip	; <UNPREDICTABLE>
     344:	0002ce08 	andeq	ip, r2, r8, lsl #28
     348:	74000908 	strvc	r0, [r0], #-2312	; 0x908
     34c:	5001f300 	andpl	pc, r1, r0, lsl #6
     350:	9f01231c 	svcls	0x0001231c
     354:	080002ce 	stmdaeq	r0, {r1, r2, r3, r6, r7, r9}
     358:	080002d0 	stmdaeq	r0, {r4, r6, r7, r9}
     35c:	00740007 	rsbseq	r0, r4, r7
     360:	1c5001f3 	ldfnee	f0, [r0], {243}	; 0xf3
     364:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
     374:	50000100 	andpl	r0, r0, r0, lsl #2
	...
     380:	01f30004 	mvnseq	r0, r4
     384:	00009f50 	andeq	r9, r0, r0, asr pc
	...
     394:	00010000 	andeq	r0, r1, r0
     398:	00000050 	andeq	r0, r0, r0, asr r0
     39c:	00000000 	andeq	r0, r0, r0
     3a0:	50000100 	andpl	r0, r0, r0, lsl #2
	...
     3b4:	00500001 	subseq	r0, r0, r1
     3b8:	00000000 	andeq	r0, r0, r0
     3bc:	04000000 	streq	r0, [r0], #-0
     3c0:	5001f300 	andpl	pc, r1, r0, lsl #6
     3c4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
     3d4:	50000100 	andpl	r0, r0, r0, lsl #2
	...
     3e0:	00540001 	subseq	r0, r4, r1
     3e4:	00000000 	andeq	r0, r0, r0
     3e8:	04000000 	streq	r0, [r0], #-0
     3ec:	5001f300 	andpl	pc, r1, r0, lsl #6
     3f0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     3f4:	00000000 	andeq	r0, r0, r0
     3f8:	0002d000 	andeq	sp, r2, r0
     3fc:	0002d608 	andeq	sp, r2, r8, lsl #12
     400:	50000108 	andpl	r0, r0, r8, lsl #2
     404:	080002d6 	stmdaeq	r0, {r1, r2, r4, r6, r7, r9}
     408:	080002de 	stmdaeq	r0, {r1, r2, r3, r4, r6, r7, r9}
     40c:	de540001 	cdple	0, 5, cr0, cr4, cr1, {0}
     410:	eb080002 	bl	200420 <__Stack_Size+0x200020>
     414:	05080002 	streq	r0, [r8, #-2]
     418:	01380300 	teqeq	r8, r0, lsl #6
     41c:	02eb2000 	rsceq	r2, fp, #0
     420:	02fc0800 	rscseq	r0, ip, #0, 16
     424:	00040800 	andeq	r0, r4, r0, lsl #16
     428:	9f5001f3 	svcls	0x005001f3
	...
     434:	080002fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r9}
     438:	08000302 	stmdaeq	r0, {r1, r8, r9}
     43c:	02500001 	subseq	r0, r0, #1
     440:	2a080003 	bcs	200454 <__Stack_Size+0x200054>
     444:	04080003 	streq	r0, [r8], #-3
     448:	5001f300 	andpl	pc, r1, r0, lsl #6
     44c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     450:	00000000 	andeq	r0, r0, r0
     454:	0002fc00 	andeq	pc, r2, r0, lsl #24
     458:	00030208 	andeq	r0, r3, r8, lsl #4
     45c:	51000108 	tstpl	r0, r8, lsl #2
     460:	08000302 	stmdaeq	r0, {r1, r8, r9}
     464:	0800032a 	stmdaeq	r0, {r1, r3, r5, r8, r9}
     468:	01f30004 	mvnseq	r0, r4
     46c:	00009f51 	andeq	r9, r0, r1, asr pc
     470:	00000000 	andeq	r0, r0, r0
     474:	02fc0000 	rscseq	r0, ip, #0
     478:	03020800 	movweq	r0, #10240	; 0x2800
     47c:	00020800 	andeq	r0, r2, r0, lsl #16
     480:	03029f30 	movweq	r9, #12080	; 0x2f30
     484:	03120800 	tsteq	r2, #0, 16
     488:	00030800 	andeq	r0, r3, r0, lsl #16
     48c:	129f7f73 	addsne	r7, pc, #460	; 0x1cc
     490:	24080003 	strcs	r0, [r8], #-3
     494:	01080003 	tsteq	r8, r3
     498:	03265000 	teqeq	r6, #0
     49c:	03280800 	teqeq	r8, #0, 16
     4a0:	00030800 	andeq	r0, r3, r0, lsl #16
     4a4:	009f7f73 	addseq	r7, pc, r3, ror pc	; <UNPREDICTABLE>
     4a8:	00000000 	andeq	r0, r0, r0
     4ac:	2a000000 	bcs	4b4 <__Stack_Size+0xb4>
     4b0:	4c080003 	stcmi	0, cr0, [r8], {3}
     4b4:	01080003 	tsteq	r8, r3
     4b8:	034c5000 	movteq	r5, #49152	; 0xc000
     4bc:	034e0800 	movteq	r0, #59392	; 0xe800
     4c0:	00030800 	andeq	r0, r3, r0, lsl #16
     4c4:	009f7674 	addseq	r7, pc, r4, ror r6	; <UNPREDICTABLE>
     4c8:	00000000 	andeq	r0, r0, r0
     4cc:	2a000000 	bcs	4d4 <__Stack_Size+0xd4>
     4d0:	30080003 	andcc	r0, r8, r3
     4d4:	01080003 	tsteq	r8, r3
     4d8:	03305100 	teqeq	r0, #0, 2
     4dc:	03340800 	teqeq	r4, #0, 16
     4e0:	00030800 	andeq	r0, r3, r0, lsl #16
     4e4:	349f0171 	ldrcc	r0, [pc], #369	; 4ec <__Stack_Size+0xec>
     4e8:	4e080003 	cdpmi	0, 0, cr0, cr8, cr3, {0}
     4ec:	04080003 	streq	r0, [r8], #-3
     4f0:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
     4f4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     4f8:	00000000 	andeq	r0, r0, r0
     4fc:	00032a00 	andeq	r2, r3, r0, lsl #20
     500:	00033408 	andeq	r3, r3, r8, lsl #8
     504:	30000208 	andcc	r0, r0, r8, lsl #4
     508:	0003429f 	muleq	r3, pc, r2	; <UNPREDICTABLE>
     50c:	00034408 	andeq	r4, r3, r8, lsl #8
     510:	53000108 	movwpl	r0, #264	; 0x108
     514:	08000344 	stmdaeq	r0, {r2, r6, r8, r9}
     518:	0800034a 	stmdaeq	r0, {r1, r3, r6, r8, r9}
     51c:	00720006 	rsbseq	r0, r2, r6
     520:	9f1c0070 	svcls	0x001c0070
	...
     52c:	08000350 	stmdaeq	r0, {r4, r6, r8, r9}
     530:	0800035a 	stmdaeq	r0, {r1, r3, r4, r6, r8, r9}
     534:	5a500001 	bpl	1400540 <__Stack_Size+0x1400140>
     538:	08080003 	stmdaeq	r8, {r0, r1}
     53c:	04080004 	streq	r0, [r8], #-4
     540:	5001f300 	andpl	pc, r1, r0, lsl #6
     544:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     548:	00000000 	andeq	r0, r0, r0
     54c:	00035000 	andeq	r5, r3, r0
     550:	00035d08 	andeq	r5, r3, r8, lsl #26
     554:	51000108 	tstpl	r0, r8, lsl #2
     558:	0800035d 	stmdaeq	r0, {r0, r2, r3, r4, r6, r8, r9}
     55c:	080003fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, r9}
     560:	fc550001 	mrrc2	0, 0, r0, r5, cr1
     564:	08080003 	stmdaeq	r8, {r0, r1}
     568:	04080004 	streq	r0, [r8], #-4
     56c:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
     570:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     574:	00000000 	andeq	r0, r0, r0
     578:	00040800 	andeq	r0, r4, r0, lsl #16
     57c:	00043608 	andeq	r3, r4, r8, lsl #12
     580:	30000208 	andcc	r0, r0, r8, lsl #4
     584:	0006589f 	muleq	r6, pc, r8	; <UNPREDICTABLE>
     588:	0007a608 	andeq	sl, r7, r8, lsl #12
     58c:	58000108 	stmdapl	r0, {r3, r8}
     590:	080007d0 	stmdaeq	r0, {r4, r6, r7, r8, r9, sl}
     594:	08000804 	stmdaeq	r0, {r2, fp}
     598:	00580001 	subseq	r0, r8, r1
     59c:	00000000 	andeq	r0, r0, r0
     5a0:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
     5a4:	10080004 	andne	r0, r8, r4
     5a8:	02080004 	andeq	r0, r8, #4
     5ac:	109f3000 	addsne	r3, pc, r0
     5b0:	27080004 	strcs	r0, [r8, -r4]
     5b4:	01080004 	tsteq	r8, r4
     5b8:	04605100 	strbteq	r5, [r0], #-256	; 0x100
     5bc:	04780800 	ldrbteq	r0, [r8], #-2048	; 0x800
     5c0:	00010800 	andeq	r0, r1, r0, lsl #16
     5c4:	0006d653 	andeq	sp, r6, r3, asr r6
     5c8:	0006da08 	andeq	sp, r6, r8, lsl #20
     5cc:	30000208 	andcc	r0, r0, r8, lsl #4
     5d0:	0006da9f 	muleq	r6, pc, sl	; <UNPREDICTABLE>
     5d4:	00077008 	andeq	r7, r7, r8
     5d8:	59000108 	stmdbpl	r0, {r3, r8}
     5dc:	080007d4 	stmdaeq	r0, {r2, r4, r6, r7, r8, r9, sl}
     5e0:	08000804 	stmdaeq	r0, {r2, fp}
     5e4:	00530001 	subseq	r0, r3, r1
     5e8:	00000000 	andeq	r0, r0, r0
     5ec:	1c000000 	stcne	0, cr0, [r0], {-0}
     5f0:	36080004 	strcc	r0, [r8], -r4
     5f4:	02080004 	andeq	r0, r8, #4
     5f8:	d09f3000 	addsle	r3, pc, r0
     5fc:	04080007 	streq	r0, [r8], #-7
     600:	02080008 	andeq	r0, r8, #8
     604:	00007d00 	andeq	r7, r0, r0, lsl #26
     608:	00000000 	andeq	r0, r0, r0
     60c:	9c000000 	stcls	0, cr0, [r0], {-0}
     610:	de080004 	cdple	0, 0, cr0, cr8, cr4, {0}
     614:	02080004 	andeq	r0, r8, #4
     618:	de9f3000 	cdple	0, 9, cr3, cr15, cr0, {0}
     61c:	18080004 	stmdane	r8, {r2}
     620:	01080005 	tsteq	r8, r5
     624:	05185b00 	ldreq	r5, [r8, #-2816]	; 0xb00
     628:	05240800 	streq	r0, [r4, #-2048]!	; 0x800
     62c:	00030800 	andeq	r0, r3, r0, lsl #16
     630:	249f7f7b 	ldrcs	r7, [pc], #3963	; 638 <__Stack_Size+0x238>
     634:	c4080005 	strgt	r0, [r8], #-5
     638:	01080005 	tsteq	r8, r5
     63c:	00005b00 	andeq	r5, r0, r0, lsl #22
     640:	00000000 	andeq	r0, r0, r0
     644:	05d60000 	ldrbeq	r0, [r6]
     648:	05d90800 	ldrbeq	r0, [r9, #2048]	; 0x800
     64c:	00020800 	andeq	r0, r2, r0, lsl #16
     650:	05d90073 	ldrbeq	r0, [r9, #115]	; 0x73
     654:	05e40800 	strbeq	r0, [r4, #2048]!	; 0x800
     658:	00010800 	andeq	r0, r1, r0, lsl #16
     65c:	00000059 	andeq	r0, r0, r9, asr r0
     660:	00000000 	andeq	r0, r0, r0
     664:	0005d000 	andeq	sp, r5, r0
     668:	0005d208 	andeq	sp, r5, r8, lsl #4
     66c:	0c000508 	cfstr32eq	mvfx0, [r0], {8}
     670:	08003004 	stmdaeq	r0, {r2, ip, sp}
     674:	080005d2 	stmdaeq	r0, {r1, r4, r6, r7, r8, sl}
     678:	080005d9 	stmdaeq	r0, {r0, r3, r4, r6, r7, r8, sl}
     67c:	00730002 	rsbseq	r0, r3, r2
     680:	080005d9 	stmdaeq	r0, {r0, r3, r4, r6, r7, r8, sl}
     684:	080005e4 	stmdaeq	r0, {r2, r5, r6, r7, r8, sl}
     688:	00590001 	subseq	r0, r9, r1
     68c:	00000000 	andeq	r0, r0, r0
     690:	5c000000 	stcpl	0, cr0, [r0], {-0}
     694:	6a080006 	bvs	2006b4 <__Stack_Size+0x2002b4>
     698:	02080006 	andeq	r0, r8, #6
     69c:	009f3000 	addseq	r3, pc, r0
     6a0:	00000000 	andeq	r0, r0, r0
     6a4:	5c000000 	stcpl	0, cr0, [r0], {-0}
     6a8:	6a080006 	bvs	2006c8 <__Stack_Size+0x2002c8>
     6ac:	06080006 	streq	r0, [r8], -r6
     6b0:	08007800 	stmdaeq	r0, {fp, ip, sp, lr}
     6b4:	009f1aff 			; <UNDEFINED> instruction: 0x009f1aff
     6b8:	00000000 	andeq	r0, r0, r0
     6bc:	7e000000 	cdpvc	0, 0, cr0, cr0, cr0, {0}
     6c0:	8408000a 	strhi	r0, [r8], #-10
     6c4:	0208000a 	andeq	r0, r8, #10
     6c8:	849f3000 	ldrhi	r3, [pc], #0	; 6d0 <__Stack_Size+0x2d0>
     6cc:	8c08000a 	stchi	0, cr0, [r8], {10}
     6d0:	0908000a 	stmdbeq	r8, {r1, r3}
     6d4:	09007600 	stmdbeq	r0, {r9, sl, ip, sp, lr}
     6d8:	ff0829ff 			; <UNDEFINED> instruction: 0xff0829ff
     6dc:	0a929f1a 	beq	fe4a834c <SCS_BASE+0x1e49a34c>
     6e0:	0aa00800 	beq	fe8026e8 <SCS_BASE+0x1e7f46e8>
     6e4:	00090800 	andeq	r0, r9, r0, lsl #16
     6e8:	ff090076 			; <UNDEFINED> instruction: 0xff090076
     6ec:	1aff0829 	bne	fffc2798 <SCS_BASE+0x1ffb4798>
     6f0:	000aa09f 	muleq	sl, pc, r0	; <UNPREDICTABLE>
     6f4:	000adc08 	andeq	sp, sl, r8, lsl #24
     6f8:	76000808 	strvc	r0, [r0], -r8, lsl #16
     6fc:	08293000 	stmdaeq	r9!, {ip, sp}
     700:	009f1aff 			; <UNDEFINED> instruction: 0x009f1aff
     704:	00000000 	andeq	r0, r0, r0
     708:	d6000000 	strle	r0, [r0], -r0
     70c:	dc08000a 	stcle	0, cr0, [r8], {10}
     710:	0108000a 	tsteq	r8, sl
     714:	00005500 	andeq	r5, r0, r0, lsl #10
     718:	00000000 	andeq	r0, r0, r0
     71c:	0aa40000 	beq	fe900724 <SCS_BASE+0x1e8f2724>
     720:	0adc0800 	beq	ff702728 <SCS_BASE+0x1f6f4728>
     724:	00010800 	andeq	r0, r1, r0, lsl #16
     728:	00000055 	andeq	r0, r0, r5, asr r0
     72c:	00000000 	andeq	r0, r0, r0
     730:	000c3c00 	andeq	r3, ip, r0, lsl #24
     734:	000c5a08 	andeq	r5, ip, r8, lsl #20
     738:	50000108 	andpl	r0, r0, r8, lsl #2
     73c:	08000c5a 	stmdaeq	r0, {r1, r3, r4, r6, sl, fp}
     740:	08000d20 	stmdaeq	r0, {r5, r8, sl, fp}
     744:	20560001 	subscs	r0, r6, r1
     748:	4008000d 	andmi	r0, r8, sp
     74c:	0408000d 	streq	r0, [r8], #-13
     750:	5001f300 	andpl	pc, r1, r0, lsl #6
     754:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     758:	00000000 	andeq	r0, r0, r0
     75c:	000c3c00 	andeq	r3, ip, r0, lsl #24
     760:	000c5a08 	andeq	r5, ip, r8, lsl #20
     764:	51000108 	tstpl	r0, r8, lsl #2
     768:	08000c5a 	stmdaeq	r0, {r1, r3, r4, r6, sl, fp}
     76c:	08000d40 	stmdaeq	r0, {r6, r8, sl, fp}
     770:	01f30004 	mvnseq	r0, r4
     774:	00009f51 	andeq	r9, r0, r1, asr pc
     778:	00000000 	andeq	r0, r0, r0
     77c:	0c580000 	mraeq	r0, r8, acc0
     780:	0c5a0800 	mrrceq	8, 0, r0, sl, cr0
     784:	00020800 	andeq	r0, r2, r0, lsl #16
     788:	0c5a9f30 	mrrceq	15, 3, r9, sl, cr0
     78c:	0ce00800 	stcleq	8, cr0, [r0]
     790:	00010800 	andeq	r0, r1, r0, lsl #16
     794:	000ce855 	andeq	lr, ip, r5, asr r8
     798:	000d1808 	andeq	r1, sp, r8, lsl #16
     79c:	55000108 	strpl	r0, [r0, #-264]	; 0x108
	...
     7a8:	08000c3c 	stmdaeq	r0, {r2, r3, r4, r5, sl, fp}
     7ac:	08000c58 	stmdaeq	r0, {r3, r4, r6, sl, fp}
     7b0:	9f300002 	svcls	0x00300002
     7b4:	08000c58 	stmdaeq	r0, {r3, r4, r6, sl, fp}
     7b8:	08000d14 	stmdaeq	r0, {r2, r4, r8, sl, fp}
     7bc:	00540001 	subseq	r0, r4, r1
     7c0:	00000000 	andeq	r0, r0, r0
     7c4:	88000000 	stmdahi	r0, {}	; <UNPREDICTABLE>
     7c8:	9508000c 	strls	r0, [r8, #-12]
     7cc:	0108000c 	tsteq	r8, ip
     7d0:	0c955300 	ldceq	3, cr5, [r5], {0}
     7d4:	0cf80800 	ldcleq	8, cr0, [r8]
     7d8:	00020800 	andeq	r0, r2, r0, lsl #16
     7dc:	0000007d 	andeq	r0, r0, sp, ror r0
     7e0:	00000000 	andeq	r0, r0, r0
     7e4:	0e440000 	cdpeq	0, 4, cr0, cr4, cr0, {0}
     7e8:	0e5a0800 	cdpeq	8, 5, cr0, cr10, cr0, {0}
     7ec:	00010800 	andeq	r0, r1, r0, lsl #16
     7f0:	000e5a50 	andeq	r5, lr, r0, asr sl
     7f4:	000e5c08 	andeq	r5, lr, r8, lsl #24
     7f8:	f3000408 	vshl.u8	d0, d8, d0
     7fc:	5c9f5001 	ldcpl	0, cr5, [pc], {1}
     800:	8408000e 	strhi	r0, [r8], #-14
     804:	0108000e 	tsteq	r8, lr
     808:	0e845000 	cdpeq	0, 8, cr5, cr4, cr0, {0}
     80c:	0ea00800 	cdpeq	8, 10, cr0, cr0, cr0, {0}
     810:	00040800 	andeq	r0, r4, r0, lsl #16
     814:	9f5001f3 	svcls	0x005001f3
	...
     820:	08000e44 	stmdaeq	r0, {r2, r6, r9, sl, fp}
     824:	08000e58 	stmdaeq	r0, {r3, r4, r6, r9, sl, fp}
     828:	9f300002 	svcls	0x00300002
     82c:	08000e5c 	stmdaeq	r0, {r2, r3, r4, r6, r9, sl, fp}
     830:	08000e76 	stmdaeq	r0, {r1, r2, r4, r5, r6, r9, sl, fp}
     834:	9f300002 	svcls	0x00300002
     838:	08000e76 	stmdaeq	r0, {r1, r2, r4, r5, r6, r9, sl, fp}
     83c:	08000e7a 	stmdaeq	r0, {r1, r3, r4, r5, r6, r9, sl, fp}
     840:	7a530001 	bvc	14c084c <__Stack_Size+0x14c044c>
     844:	7c08000e 	stcvc	0, cr0, [r8], {14}
     848:	0208000e 	andeq	r0, r8, #14
     84c:	7c9f3000 	ldcvc	0, cr3, [pc], {0}
     850:	8908000e 	stmdbhi	r8, {r1, r2, r3}
     854:	0108000e 	tsteq	r8, lr
     858:	00005300 	andeq	r5, r0, r0, lsl #6
     85c:	00000000 	andeq	r0, r0, r0
     860:	0ea00000 	cdpeq	0, 10, cr0, cr0, cr0, {0}
     864:	0eb20800 	cdpeq	8, 11, cr0, cr2, cr0, {0}
     868:	00010800 	andeq	r0, r1, r0, lsl #16
     86c:	000eb250 	andeq	fp, lr, r0, asr r2
     870:	000ebc08 	andeq	fp, lr, r8, lsl #24
     874:	f3000408 	vshl.u8	d0, d8, d0
     878:	bc9f5001 	ldclt	0, cr5, [pc], {1}
     87c:	be08000e 	cdplt	0, 0, cr0, cr8, cr14, {0}
     880:	0108000e 	tsteq	r8, lr
     884:	0ebe5000 	cdpeq	0, 11, cr5, cr14, cr0, {0}
     888:	0ec40800 	cdpeq	8, 12, cr0, cr4, cr0, {0}
     88c:	00040800 	andeq	r0, r4, r0, lsl #16
     890:	9f5001f3 	svcls	0x005001f3
	...
     89c:	08000ec4 	stmdaeq	r0, {r2, r6, r7, r9, sl, fp}
     8a0:	08000ecc 	stmdaeq	r0, {r2, r3, r6, r7, r9, sl, fp}
     8a4:	cc500001 	mrrcgt	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
     8a8:	d008000e 	andle	r0, r8, lr
     8ac:	0408000e 	streq	r0, [r8], #-14
     8b0:	5001f300 	andpl	pc, r1, r0, lsl #6
     8b4:	000ed09f 	muleq	lr, pc, r0	; <UNPREDICTABLE>
     8b8:	000ed208 	andeq	sp, lr, r8, lsl #4
     8bc:	50000108 	andpl	r0, r0, r8, lsl #2
     8c0:	08000ed2 	stmdaeq	r0, {r1, r4, r6, r7, r9, sl, fp}
     8c4:	08000ed4 	stmdaeq	r0, {r2, r4, r6, r7, r9, sl, fp}
     8c8:	01f30004 	mvnseq	r0, r4
     8cc:	00009f50 	andeq	r9, r0, r0, asr pc
     8d0:	00000000 	andeq	r0, r0, r0
     8d4:	0ed40000 	cdpeq	0, 13, cr0, cr4, cr0, {0}
     8d8:	0ee20800 	cdpeq	8, 14, cr0, cr2, cr0, {0}
     8dc:	00010800 	andeq	r0, r1, r0, lsl #16
     8e0:	000ee250 	andeq	lr, lr, r0, asr r2
     8e4:	000eec08 	andeq	lr, lr, r8, lsl #24
     8e8:	f3000408 	vshl.u8	d0, d8, d0
     8ec:	009f5001 	addseq	r5, pc, r1
     8f0:	00000000 	andeq	r0, r0, r0
     8f4:	ec000000 	stc	0, cr0, [r0], {-0}
     8f8:	0a08000e 	beq	200938 <__Stack_Size+0x200538>
     8fc:	0108000f 	tsteq	r8, pc
     900:	0f0a5000 	svceq	0x000a5000
     904:	0f180800 	svceq	0x00180800
     908:	00040800 	andeq	r0, r4, r0, lsl #16
     90c:	9f5001f3 	svcls	0x005001f3
	...
     918:	0800101c 	stmdaeq	r0, {r2, r3, r4, ip}
     91c:	08001021 	stmdaeq	r0, {r0, r5, ip}
     920:	21500001 	cmpcs	r0, r1
     924:	28080010 	stmdacs	r8, {r4}
     928:	04080010 	streq	r0, [r8], #-16
     92c:	5001f300 	andpl	pc, r1, r0, lsl #6
     930:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     934:	00000000 	andeq	r0, r0, r0
     938:	00102800 	andseq	r2, r0, r0, lsl #16
     93c:	00102d08 	andseq	r2, r0, r8, lsl #26
     940:	50000108 	andpl	r0, r0, r8, lsl #2
     944:	0800102d 	stmdaeq	r0, {r0, r2, r3, r5, ip}
     948:	08001034 	stmdaeq	r0, {r2, r4, r5, ip}
     94c:	01f30004 	mvnseq	r0, r4
     950:	00009f50 	andeq	r9, r0, r0, asr pc
     954:	00000000 	andeq	r0, r0, r0
     958:	10340000 	eorsne	r0, r4, r0
     95c:	10470800 	subne	r0, r7, r0, lsl #16
     960:	00010800 	andeq	r0, r1, r0, lsl #16
     964:	00104750 	andseq	r4, r0, r0, asr r7
     968:	00104808 	andseq	r4, r0, r8, lsl #16
     96c:	f3000408 	vshl.u8	d0, d8, d0
     970:	489f5001 	ldmmi	pc, {r0, ip, lr}	; <UNPREDICTABLE>
     974:	4a080010 	bmi	2009bc <__Stack_Size+0x2005bc>
     978:	01080010 	tsteq	r8, r0, lsl r0
     97c:	104a5000 	subne	r5, sl, r0
     980:	10540800 	subsne	r0, r4, r0, lsl #16
     984:	00040800 	andeq	r0, r4, r0, lsl #16
     988:	9f5001f3 	svcls	0x005001f3
	...
     994:	0800103a 	stmdaeq	r0, {r1, r3, r4, r5, ip}
     998:	08001047 	stmdaeq	r0, {r0, r1, r2, r6, ip}
     99c:	48530001 	ldmdami	r3, {r0}^
     9a0:	54080010 	strpl	r0, [r8], #-16
     9a4:	01080010 	tsteq	r8, r0, lsl r0
     9a8:	00005300 	andeq	r5, r0, r0, lsl #6
     9ac:	00000000 	andeq	r0, r0, r0
     9b0:	10540000 	subsne	r0, r4, r0
     9b4:	10740800 	rsbsne	r0, r4, r0, lsl #16
     9b8:	00010800 	andeq	r0, r1, r0, lsl #16
     9bc:	00107450 	andseq	r7, r0, r0, asr r4
     9c0:	00107c08 	andseq	r7, r0, r8, lsl #24
     9c4:	50000108 	andpl	r0, r0, r8, lsl #2
	...
     9d0:	08001054 	stmdaeq	r0, {r2, r4, r6, ip}
     9d4:	08001058 	stmdaeq	r0, {r3, r4, r6, ip}
     9d8:	9f300002 	svcls	0x00300002
     9dc:	08001058 	stmdaeq	r0, {r3, r4, r6, ip}
     9e0:	08001076 	stmdaeq	r0, {r1, r2, r4, r5, r6, ip}
     9e4:	76540001 	ldrbvc	r0, [r4], -r1
     9e8:	78080010 	stmdavc	r8, {r4}
     9ec:	03080010 	movweq	r0, #32784	; 0x8010
     9f0:	9f017400 	svcls	0x00017400
     9f4:	0800107a 	stmdaeq	r0, {r1, r3, r4, r5, r6, ip}
     9f8:	0800107c 	stmdaeq	r0, {r2, r3, r4, r5, r6, ip}
     9fc:	00540001 	subseq	r0, r4, r1
     a00:	00000000 	andeq	r0, r0, r0
     a04:	b4000000 	strlt	r0, [r0], #-0
     a08:	b8080010 	stmdalt	r8, {r4}
     a0c:	01080010 	tsteq	r8, r0, lsl r0
     a10:	10b85000 	adcsne	r5, r8, r0
     a14:	10c00800 	sbcne	r0, r0, r0, lsl #16
     a18:	00040800 	andeq	r0, r4, r0, lsl #16
     a1c:	9f5001f3 	svcls	0x005001f3
     a20:	080010c0 	stmdaeq	r0, {r6, r7, ip}
     a24:	080010c2 	stmdaeq	r0, {r1, r6, r7, ip}
     a28:	c2500001 	subsgt	r0, r0, #1
     a2c:	d0080010 	andle	r0, r8, r0, lsl r0
     a30:	04080010 	streq	r0, [r8], #-16
     a34:	5001f300 	andpl	pc, r1, r0, lsl #6
     a38:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     a3c:	00000000 	andeq	r0, r0, r0
     a40:	0010b600 	andseq	fp, r0, r0, lsl #12
     a44:	0010b808 	andseq	fp, r0, r8, lsl #16
     a48:	50000108 	andpl	r0, r0, r8, lsl #2
	...
     a54:	080010fe 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r7, ip}
     a58:	08001104 	stmdaeq	r0, {r2, r8, ip}
     a5c:	04500001 	ldrbeq	r0, [r0], #-1
     a60:	06080011 			; <UNDEFINED> instruction: 0x06080011
     a64:	06080011 			; <UNDEFINED> instruction: 0x06080011
     a68:	70007300 	andvc	r7, r0, r0, lsl #6
     a6c:	069f2200 	ldreq	r2, [pc], r0, lsl #4
     a70:	0f080011 	svceq	0x00080011
     a74:	01080011 	tsteq	r8, r1, lsl r0
     a78:	111e5000 	tstne	lr, r0
     a7c:	112c0800 	teqne	ip, r0, lsl #16
     a80:	00010800 	andeq	r0, r1, r0, lsl #16
     a84:	00000050 	andeq	r0, r0, r0, asr r0
     a88:	00000000 	andeq	r0, r0, r0
     a8c:	00110000 	andseq	r0, r1, r0
     a90:	00111608 	andseq	r1, r1, r8, lsl #12
     a94:	54000108 	strpl	r0, [r0], #-264	; 0x108
     a98:	08001116 	stmdaeq	r0, {r1, r2, r4, r8, ip}
     a9c:	0800111d 	stmdaeq	r0, {r0, r2, r3, r4, r8, ip}
     aa0:	1e500001 	cdpne	0, 5, cr0, cr0, cr1, {0}
     aa4:	20080011 	andcs	r0, r8, r1, lsl r0
     aa8:	01080011 	tsteq	r8, r1, lsl r0
     aac:	00005400 	andeq	r5, r0, r0, lsl #8
     ab0:	00000000 	andeq	r0, r0, r0
     ab4:	11040000 	mrsne	r0, (UNDEF: 4)
     ab8:	110f0800 	tstne	pc, r0, lsl #16
     abc:	00010800 	andeq	r0, r1, r0, lsl #16
     ac0:	00111e53 	andseq	r1, r1, r3, asr lr
     ac4:	00112c08 	andseq	r2, r1, r8, lsl #24
     ac8:	53000108 	movwpl	r0, #264	; 0x108
	...
     ad4:	0800112c 	stmdaeq	r0, {r2, r3, r5, r8, ip}
     ad8:	08001136 	stmdaeq	r0, {r1, r2, r4, r5, r8, ip}
     adc:	36500001 	ldrbcc	r0, [r0], -r1
     ae0:	56080011 			; <UNDEFINED> instruction: 0x56080011
     ae4:	02080011 	andeq	r0, r8, #17
     ae8:	00007400 	andeq	r7, r0, r0, lsl #8
     aec:	00000000 	andeq	r0, r0, r0
     af0:	58000000 	stmdapl	r0, {}	; <UNPREDICTABLE>
     af4:	66080011 			; <UNDEFINED> instruction: 0x66080011
     af8:	01080011 	tsteq	r8, r1, lsl r0
     afc:	11665000 	cmnne	r6, r0
     b00:	11700800 	cmnne	r0, r0, lsl #16
     b04:	00040800 	andeq	r0, r4, r0, lsl #16
     b08:	9f5001f3 	svcls	0x005001f3
	...
     b1c:	00500001 	subseq	r0, r0, r1
     b20:	00000000 	andeq	r0, r0, r0
     b24:	04000000 	streq	r0, [r0], #-0
     b28:	5001f300 	andpl	pc, r1, r0, lsl #6
     b2c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     b30:	00000000 	andeq	r0, r0, r0
     b34:	00117000 	andseq	r7, r1, r0
     b38:	00117e08 	andseq	r7, r1, r8, lsl #28
     b3c:	50000108 	andpl	r0, r0, r8, lsl #2
     b40:	0800117e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r8, ip}
     b44:	08001188 	stmdaeq	r0, {r3, r7, r8, ip}
     b48:	01f30004 	mvnseq	r0, r4
     b4c:	00009f50 	andeq	r9, r0, r0, asr pc
	...
     b5c:	00020000 	andeq	r0, r2, r0
     b60:	00009f30 	andeq	r9, r0, r0, lsr pc
     b64:	00000000 	andeq	r0, r0, r0
     b68:	00070000 	andeq	r0, r7, r0
     b6c:	1a320070 	bne	c80d34 <__Stack_Size+0xc80934>
     b70:	009f2e30 	addseq	r2, pc, r0, lsr lr	; <UNPREDICTABLE>
	...
     b80:	02000000 	andeq	r0, r0, #0
     b84:	009f3000 	addseq	r3, pc, r0
     b88:	00000000 	andeq	r0, r0, r0
     b8c:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
     b90:	08007000 	stmdaeq	r0, {ip, sp, lr}
     b94:	2e301a20 	vaddcs.f32	s2, s0, s1
     b98:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
     ba8:	50000100 	andpl	r0, r0, r0, lsl #2
	...
     bb4:	01f30004 	mvnseq	r0, r4
     bb8:	00009f50 	andeq	r9, r0, r0, asr pc
     bbc:	00000000 	andeq	r0, r0, r0
     bc0:	00010000 	andeq	r0, r1, r0
     bc4:	00000050 	andeq	r0, r0, r0, asr r0
     bc8:	00000000 	andeq	r0, r0, r0
     bcc:	f3000400 	vshl.u8	d0, d0, d0
     bd0:	009f5001 	addseq	r5, pc, r1
	...
     be0:	01000000 	mrseq	r0, (UNDEF: 0)
     be4:	00005000 	andeq	r5, r0, r0
     be8:	00000000 	andeq	r0, r0, r0
     bec:	00040000 	andeq	r0, r4, r0
     bf0:	9f5001f3 	svcls	0x005001f3
	...
     bfc:	00500001 	subseq	r0, r0, r1
     c00:	00000000 	andeq	r0, r0, r0
     c04:	04000000 	streq	r0, [r0], #-0
     c08:	5001f300 	andpl	pc, r1, r0, lsl #6
     c0c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
     c1c:	30000200 	andcc	r0, r0, r0, lsl #4
     c20:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     c24:	00000000 	andeq	r0, r0, r0
     c28:	50000100 	andpl	r0, r0, r0, lsl #2
	...
     c34:	080011bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r8, ip}
     c38:	080011de 	stmdaeq	r0, {r1, r2, r3, r4, r6, r7, r8, ip}
     c3c:	9f340002 	svcls	0x00340002
     c40:	080011de 	stmdaeq	r0, {r1, r2, r3, r4, r6, r7, r8, ip}
     c44:	080011e4 	stmdaeq	r0, {r2, r5, r6, r7, r8, ip}
     c48:	00500001 	subseq	r0, r0, r1
     c4c:	00000000 	andeq	r0, r0, r0
     c50:	e4000000 	str	r0, [r0], #-0
     c54:	eb080011 	bl	200ca0 <__Stack_Size+0x2008a0>
     c58:	01080011 	tsteq	r8, r1, lsl r0
     c5c:	11eb5000 	mvnne	r5, r0
     c60:	121a0800 	andsne	r0, sl, #0, 16
     c64:	00010800 	andeq	r0, r1, r0, lsl #16
     c68:	00000054 	andeq	r0, r0, r4, asr r0
     c6c:	00000000 	andeq	r0, r0, r0
     c70:	0011e400 	andseq	lr, r1, r0, lsl #8
     c74:	0011ec08 	andseq	lr, r1, r8, lsl #24
     c78:	34000208 	strcc	r0, [r0], #-520	; 0x208
     c7c:	0011ec9f 	mulseq	r1, pc, ip	; <UNPREDICTABLE>
     c80:	00120708 	andseq	r0, r2, r8, lsl #14
     c84:	50000108 	andpl	r0, r0, r8, lsl #2
     c88:	08001208 	stmdaeq	r0, {r3, r9, ip}
     c8c:	0800120e 	stmdaeq	r0, {r1, r2, r3, r9, ip}
     c90:	10500001 	subsne	r0, r0, r1
     c94:	1a080012 	bne	200ce4 <__Stack_Size+0x2008e4>
     c98:	01080012 	tsteq	r8, r2, lsl r0
     c9c:	00005000 	andeq	r5, r0, r0
     ca0:	00000000 	andeq	r0, r0, r0
     ca4:	121c0000 	andsne	r0, ip, #0
     ca8:	12240800 	eorne	r0, r4, #0, 16
     cac:	00010800 	andeq	r0, r1, r0, lsl #16
     cb0:	00122450 	andseq	r2, r2, r0, asr r4
     cb4:	00125808 	andseq	r5, r2, r8, lsl #16
     cb8:	55000108 	strpl	r0, [r0, #-264]	; 0x108
     cbc:	08001258 	stmdaeq	r0, {r3, r4, r6, r9, ip}
     cc0:	0800125c 	stmdaeq	r0, {r2, r3, r4, r6, r9, ip}
     cc4:	01f30004 	mvnseq	r0, r4
     cc8:	00009f50 	andeq	r9, r0, r0, asr pc
     ccc:	00000000 	andeq	r0, r0, r0
     cd0:	121c0000 	andsne	r0, ip, #0
     cd4:	12280800 	eorne	r0, r8, #0, 16
     cd8:	00020800 	andeq	r0, r2, r0, lsl #16
     cdc:	12289f34 	eorne	r9, r8, #52, 30	; 0xd0
     ce0:	12320800 	eorsne	r0, r2, #0, 16
     ce4:	00010800 	andeq	r0, r1, r0, lsl #16
     ce8:	00124850 	andseq	r4, r2, r0, asr r8
     cec:	00125c08 	andseq	r5, r2, r8, lsl #24
     cf0:	50000108 	andpl	r0, r0, r8, lsl #2
	...
     d04:	9f340002 	svcls	0x00340002
	...
     d10:	00500001 	subseq	r0, r0, r1
     d14:	00000000 	andeq	r0, r0, r0
     d18:	01000000 	mrseq	r0, (UNDEF: 0)
     d1c:	00005000 	andeq	r5, r0, r0
	...
     d2c:	00020000 	andeq	r0, r2, r0
     d30:	00009f34 	andeq	r9, r0, r4, lsr pc
     d34:	00000000 	andeq	r0, r0, r0
     d38:	00010000 	andeq	r0, r1, r0
     d3c:	00000050 	andeq	r0, r0, r0, asr r0
     d40:	00000000 	andeq	r0, r0, r0
     d44:	50000100 	andpl	r0, r0, r0, lsl #2
	...
     d50:	00500001 	subseq	r0, r0, r1
     d54:	00000000 	andeq	r0, r0, r0
     d58:	5c000000 	stcpl	0, cr0, [r0], {-0}
     d5c:	62080012 	andvs	r0, r8, #18
     d60:	01080012 	tsteq	r8, r2, lsl r0
     d64:	12625000 	rsbne	r5, r2, #0
     d68:	129e0800 	addsne	r0, lr, #0, 16
     d6c:	00010800 	andeq	r0, r1, r0, lsl #16
     d70:	00129e56 	andseq	r9, r2, r6, asr lr
     d74:	0012a408 	andseq	sl, r2, r8, lsl #8
     d78:	f3000408 	vshl.u8	d0, d8, d0
     d7c:	009f5001 	addseq	r5, pc, r1
     d80:	00000000 	andeq	r0, r0, r0
     d84:	5c000000 	stcpl	0, cr0, [r0], {-0}
     d88:	67080012 	smladvs	r8, r2, r0, r0
     d8c:	01080012 	tsteq	r8, r2, lsl r0
     d90:	12675100 	rsbne	r5, r7, #0, 2
     d94:	12860800 	addne	r0, r6, #0, 16
     d98:	00010800 	andeq	r0, r1, r0, lsl #16
     d9c:	00128655 	andseq	r8, r2, r5, asr r6
     da0:	0012a408 	andseq	sl, r2, r8, lsl #8
     da4:	f3000408 	vshl.u8	d0, d8, d0
     da8:	009f5101 	addseq	r5, pc, r1, lsl #2
     dac:	00000000 	andeq	r0, r0, r0
     db0:	5c000000 	stcpl	0, cr0, [r0], {-0}
     db4:	68080012 	stmdavs	r8, {r1, r4}
     db8:	02080012 	andeq	r0, r8, #18
     dbc:	689f3400 	ldmvs	pc, {sl, ip, sp}	; <UNPREDICTABLE>
     dc0:	70080012 	andvc	r0, r8, r2, lsl r0
     dc4:	01080012 	tsteq	r8, r2, lsl r0
     dc8:	12805000 	addne	r5, r0, #0
     dcc:	128a0800 	addne	r0, sl, #0, 16
     dd0:	00010800 	andeq	r0, r1, r0, lsl #16
     dd4:	00128e50 	andseq	r8, r2, r0, asr lr
     dd8:	0012a408 	andseq	sl, r2, r8, lsl #8
     ddc:	50000108 	andpl	r0, r0, r8, lsl #2
	...
     df0:	00500001 	subseq	r0, r0, r1
     df4:	00000000 	andeq	r0, r0, r0
     df8:	01000000 	mrseq	r0, (UNDEF: 0)
     dfc:	00005500 	andeq	r5, r0, r0, lsl #10
     e00:	00000000 	andeq	r0, r0, r0
     e04:	00040000 	andeq	r0, r4, r0
     e08:	9f5001f3 	svcls	0x005001f3
	...
     e1c:	00510001 	subseq	r0, r1, r1
     e20:	00000000 	andeq	r0, r0, r0
     e24:	04000000 	streq	r0, [r0], #-0
     e28:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
     e2c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
     e3c:	34000200 	strcc	r0, [r0], #-512	; 0x200
     e40:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     e44:	00000000 	andeq	r0, r0, r0
     e48:	50000100 	andpl	r0, r0, r0, lsl #2
	...
     e54:	00500001 	subseq	r0, r0, r1
	...
     e64:	01000000 	mrseq	r0, (UNDEF: 0)
     e68:	00005000 	andeq	r5, r0, r0
     e6c:	00000000 	andeq	r0, r0, r0
     e70:	00010000 	andeq	r0, r1, r0
     e74:	00000056 	andeq	r0, r0, r6, asr r0
     e78:	00000000 	andeq	r0, r0, r0
     e7c:	f3000400 	vshl.u8	d0, d0, d0
     e80:	009f5001 	addseq	r5, pc, r1
	...
     e90:	01000000 	mrseq	r0, (UNDEF: 0)
     e94:	00005100 	andeq	r5, r0, r0, lsl #2
     e98:	00000000 	andeq	r0, r0, r0
     e9c:	00040000 	andeq	r0, r4, r0
     ea0:	9f5101f3 	svcls	0x005101f3
	...
     eb4:	9f340002 	svcls	0x00340002
	...
     ec0:	00500001 	subseq	r0, r0, r1
     ec4:	00000000 	andeq	r0, r0, r0
     ec8:	01000000 	mrseq	r0, (UNDEF: 0)
     ecc:	00005000 	andeq	r5, r0, r0
	...
     edc:	00010000 	andeq	r0, r1, r0
     ee0:	00000050 	andeq	r0, r0, r0, asr r0
     ee4:	00000000 	andeq	r0, r0, r0
     ee8:	70000400 	andvc	r0, r0, r0, lsl #8
     eec:	009f2000 	addseq	r2, pc, r0
     ef0:	00000000 	andeq	r0, r0, r0
     ef4:	04000000 	streq	r0, [r0], #-0
     ef8:	20007400 	andcs	r7, r0, r0, lsl #8
     efc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     f00:	00000000 	andeq	r0, r0, r0
     f04:	54000100 	strpl	r0, [r0], #-256	; 0x100
	...
     f10:	01f30005 	mvnseq	r0, r5
     f14:	009f2050 	addseq	r2, pc, r0, asr r0	; <UNPREDICTABLE>
	...
     f24:	07000000 	streq	r0, [r0, -r0]
     f28:	20007000 	andcs	r7, r0, r0
     f2c:	9f1aff08 	svcls	0x001aff08
	...
     f38:	00740007 	rsbseq	r0, r4, r7
     f3c:	1aff0820 	bne	fffc2fc4 <SCS_BASE+0x1ffb4fc4>
     f40:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     f44:	00000000 	andeq	r0, r0, r0
     f48:	74000600 	strvc	r0, [r0], #-1536	; 0x600
     f4c:	1aff0800 	bne	fffc2f54 <SCS_BASE+0x1ffb4f54>
     f50:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     f54:	00000000 	andeq	r0, r0, r0
     f58:	f3000800 	vsub.i8	d0, d0, d0
     f5c:	08205001 	stmdaeq	r0!, {r0, ip, lr}
     f60:	009f1aff 			; <UNDEFINED> instruction: 0x009f1aff
	...
     f70:	0a000000 	beq	f78 <__Stack_Size+0xb78>
     f74:	20007000 	andcs	r7, r0, r0
     f78:	1aff000a 	bne	fffc0fa8 <SCS_BASE+0x1ffb2fa8>
     f7c:	009f2538 	addseq	r2, pc, r8, lsr r5	; <UNPREDICTABLE>
     f80:	00000000 	andeq	r0, r0, r0
     f84:	0a000000 	beq	f8c <__Stack_Size+0xb8c>
     f88:	20007400 	andcs	r7, r0, r0, lsl #8
     f8c:	1aff000a 	bne	fffc0fbc <SCS_BASE+0x1ffb2fbc>
     f90:	009f2538 	addseq	r2, pc, r8, lsr r5	; <UNPREDICTABLE>
     f94:	00000000 	andeq	r0, r0, r0
     f98:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
     f9c:	0a007400 	beq	1dfa4 <__Stack_Size+0x1dba4>
     fa0:	381aff00 	ldmdacc	sl, {r8, r9, sl, fp, ip, sp, lr, pc}
     fa4:	00009f25 	andeq	r9, r0, r5, lsr #30
     fa8:	00000000 	andeq	r0, r0, r0
     fac:	000b0000 	andeq	r0, fp, r0
     fb0:	205001f3 	ldrshcs	r0, [r0], #-19	; 0xffffffed
     fb4:	1aff000a 	bne	fffc0fe4 <SCS_BASE+0x1ffb2fe4>
     fb8:	009f2538 	addseq	r2, pc, r8, lsr r5	; <UNPREDICTABLE>
	...
     fc8:	0b000000 	bleq	fd0 <__Stack_Size+0xbd0>
     fcc:	20007000 	andcs	r7, r0, r0
     fd0:	2440ff08 	strbcs	pc, [r0], #-3848	; 0xf08	; <UNPREDICTABLE>
     fd4:	9f25401a 	svcls	0x0025401a
	...
     fe0:	0074000b 	rsbseq	r0, r4, fp
     fe4:	40ff0820 	rscsmi	r0, pc, r0, lsr #16
     fe8:	25401a24 	strbcs	r1, [r0, #-2596]	; 0xa24
     fec:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     ff0:	00000000 	andeq	r0, r0, r0
     ff4:	74000a00 	strvc	r0, [r0], #-2560	; 0xa00
     ff8:	40ff0800 	rscsmi	r0, pc, r0, lsl #16
     ffc:	25401a24 	strbcs	r1, [r0, #-2596]	; 0xa24
    1000:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1004:	00000000 	andeq	r0, r0, r0
    1008:	f3000c00 			; <UNDEFINED> instruction: 0xf3000c00
    100c:	08205001 	stmdaeq	r0!, {r0, ip, lr}
    1010:	1a2440ff 	bne	911414 <__Stack_Size+0x911014>
    1014:	009f2540 	addseq	r2, pc, r0, asr #10
	...
    1024:	06000000 	streq	r0, [r0], -r0
    1028:	20007000 	andcs	r7, r0, r0
    102c:	009f2548 	addseq	r2, pc, r8, asr #10
    1030:	00000000 	andeq	r0, r0, r0
    1034:	06000000 	streq	r0, [r0], -r0
    1038:	20007400 	andcs	r7, r0, r0, lsl #8
    103c:	009f2548 	addseq	r2, pc, r8, asr #10
    1040:	00000000 	andeq	r0, r0, r0
    1044:	05000000 	streq	r0, [r0, #-0]
    1048:	48007400 	stmdami	r0, {sl, ip, sp, lr}
    104c:	00009f25 	andeq	r9, r0, r5, lsr #30
    1050:	00000000 	andeq	r0, r0, r0
    1054:	00070000 	andeq	r0, r7, r0
    1058:	205001f3 	ldrshcs	r0, [r0], #-19	; 0xffffffed
    105c:	009f2548 	addseq	r2, pc, r8, asr #10
	...
    106c:	02000000 	andeq	r0, r0, #0
    1070:	009f3400 	addseq	r3, pc, r0, lsl #8
    1074:	00000000 	andeq	r0, r0, r0
    1078:	01000000 	mrseq	r0, (UNDEF: 0)
    107c:	00005000 	andeq	r5, r0, r0
    1080:	00000000 	andeq	r0, r0, r0
    1084:	00010000 	andeq	r0, r1, r0
    1088:	00000050 	andeq	r0, r0, r0, asr r0
    108c:	00000000 	andeq	r0, r0, r0
    1090:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    109c:	00500001 	subseq	r0, r0, r1
    10a0:	00000000 	andeq	r0, r0, r0
    10a4:	01000000 	mrseq	r0, (UNDEF: 0)
    10a8:	00005000 	andeq	r5, r0, r0
    10ac:	00000000 	andeq	r0, r0, r0
    10b0:	00010000 	andeq	r0, r1, r0
    10b4:	00000050 	andeq	r0, r0, r0, asr r0
	...
    10c4:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    10d0:	01f30004 	mvnseq	r0, r4
    10d4:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    10e4:	00020000 	andeq	r0, r2, r0
    10e8:	00009f34 	andeq	r9, r0, r4, lsr pc
    10ec:	00000000 	andeq	r0, r0, r0
    10f0:	00010000 	andeq	r0, r1, r0
    10f4:	00000050 	andeq	r0, r0, r0, asr r0
    10f8:	00000000 	andeq	r0, r0, r0
    10fc:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    1108:	00500001 	subseq	r0, r0, r1
	...
    1118:	01000000 	mrseq	r0, (UNDEF: 0)
    111c:	00005000 	andeq	r5, r0, r0
    1120:	00000000 	andeq	r0, r0, r0
    1124:	00040000 	andeq	r0, r4, r0
    1128:	9f5001f3 	svcls	0x005001f3
	...
    113c:	00510001 	subseq	r0, r1, r1
    1140:	00000000 	andeq	r0, r0, r0
    1144:	04000000 	streq	r0, [r0], #-0
    1148:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    114c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    115c:	52000100 	andpl	r0, r0, #0, 2
	...
    1168:	01f30004 	mvnseq	r0, r4
    116c:	00009f52 	andeq	r9, r0, r2, asr pc
	...
    117c:	00020000 	andeq	r0, r2, r0
    1180:	00009f34 	andeq	r9, r0, r4, lsr pc
    1184:	00000000 	andeq	r0, r0, r0
    1188:	00010000 	andeq	r0, r1, r0
    118c:	00000050 	andeq	r0, r0, r0, asr r0
    1190:	00000000 	andeq	r0, r0, r0
    1194:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    11a8:	00500001 	subseq	r0, r0, r1
    11ac:	00000000 	andeq	r0, r0, r0
    11b0:	04000000 	streq	r0, [r0], #-0
    11b4:	5001f300 	andpl	pc, r1, r0, lsl #6
    11b8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    11c8:	30000200 	andcc	r0, r0, r0, lsl #4
    11cc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    11d0:	00000000 	andeq	r0, r0, r0
    11d4:	70000c00 	andvc	r0, r0, r0, lsl #24
    11d8:	ffff0a00 			; <UNDEFINED> instruction: 0xffff0a00
    11dc:	1a00731a 	bne	1de4c <__Stack_Size+0x1da4c>
    11e0:	009f2e30 	addseq	r2, pc, r0, lsr lr	; <UNPREDICTABLE>
    11e4:	00000000 	andeq	r0, r0, r0
    11e8:	0d000000 	stceq	0, cr0, [r0, #-0]
    11ec:	5001f300 	andpl	pc, r1, r0, lsl #6
    11f0:	1affff0a 	bne	e20 <__Stack_Size+0xa20>
    11f4:	301a0073 	andscc	r0, sl, r3, ror r0
    11f8:	00009f2e 	andeq	r9, r0, lr, lsr #30
	...
    1208:	00010000 	andeq	r0, r1, r0
    120c:	00000050 	andeq	r0, r0, r0, asr r0
    1210:	00000000 	andeq	r0, r0, r0
    1214:	f3000400 	vshl.u8	d0, d0, d0
    1218:	009f5001 	addseq	r5, pc, r1
    121c:	00000000 	andeq	r0, r0, r0
    1220:	01000000 	mrseq	r0, (UNDEF: 0)
    1224:	00005000 	andeq	r5, r0, r0
    1228:	00000000 	andeq	r0, r0, r0
    122c:	00040000 	andeq	r0, r4, r0
    1230:	9f5001f3 	svcls	0x005001f3
	...
    123c:	00500001 	subseq	r0, r0, r1
    1240:	00000000 	andeq	r0, r0, r0
    1244:	04000000 	streq	r0, [r0], #-0
    1248:	5001f300 	andpl	pc, r1, r0, lsl #6
    124c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1250:	00000000 	andeq	r0, r0, r0
    1254:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    1260:	01f30004 	mvnseq	r0, r4
    1264:	00009f50 	andeq	r9, r0, r0, asr pc
    1268:	00000000 	andeq	r0, r0, r0
    126c:	00010000 	andeq	r0, r1, r0
    1270:	00000050 	andeq	r0, r0, r0, asr r0
    1274:	00000000 	andeq	r0, r0, r0
    1278:	f3000400 	vshl.u8	d0, d0, d0
    127c:	009f5001 	addseq	r5, pc, r1
    1280:	00000000 	andeq	r0, r0, r0
    1284:	01000000 	mrseq	r0, (UNDEF: 0)
    1288:	00005000 	andeq	r5, r0, r0
    128c:	00000000 	andeq	r0, r0, r0
    1290:	00040000 	andeq	r0, r4, r0
    1294:	9f5001f3 	svcls	0x005001f3
	...
    12a0:	00500001 	subseq	r0, r0, r1
    12a4:	00000000 	andeq	r0, r0, r0
    12a8:	04000000 	streq	r0, [r0], #-0
    12ac:	5001f300 	andpl	pc, r1, r0, lsl #6
    12b0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    12b4:	00000000 	andeq	r0, r0, r0
    12b8:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    12c4:	080012c8 	stmdaeq	r0, {r3, r6, r7, r9, ip}
    12c8:	080012e4 	stmdaeq	r0, {r2, r5, r6, r7, r9, ip}
    12cc:	e4510001 	ldrb	r0, [r1], #-1
    12d0:	64080012 	strvs	r0, [r8], #-18
    12d4:	04080013 	streq	r0, [r8], #-19
    12d8:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    12dc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    12e0:	00000000 	andeq	r0, r0, r0
    12e4:	0012c800 	andseq	ip, r2, r0, lsl #16
    12e8:	0012d808 	andseq	sp, r2, r8, lsl #16
    12ec:	30000208 	andcc	r0, r0, r8, lsl #4
    12f0:	0012d89f 	mulseq	r2, pc, r8	; <UNPREDICTABLE>
    12f4:	0012dc08 	andseq	sp, r2, r8, lsl #24
    12f8:	73000608 	movwvc	r0, #1544	; 0x608
    12fc:	1aff0800 	bne	fffc3304 <SCS_BASE+0x1ffb5304>
    1300:	0012dc9f 	mulseq	r2, pc, ip	; <UNPREDICTABLE>
    1304:	00136408 	andseq	r6, r3, r8, lsl #8
    1308:	53000108 	movwpl	r0, #264	; 0x108
	...
    1314:	080012c8 	stmdaeq	r0, {r3, r6, r7, r9, ip}
    1318:	080012e6 	stmdaeq	r0, {r1, r2, r5, r6, r7, r9, ip}
    131c:	9f300002 	svcls	0x00300002
    1320:	080012ee 	stmdaeq	r0, {r1, r2, r3, r5, r6, r7, r9, ip}
    1324:	0800131e 	stmdaeq	r0, {r1, r2, r3, r4, r8, r9, ip}
    1328:	32570001 	subscc	r0, r7, #1
    132c:	62080013 	andvs	r0, r8, #19
    1330:	01080013 	tsteq	r8, r3, lsl r0
    1334:	00005700 	andeq	r5, r0, r0, lsl #14
    1338:	00000000 	andeq	r0, r0, r0
    133c:	12c80000 	sbcne	r0, r8, #0
    1340:	12e60800 	rscne	r0, r6, #0, 16
    1344:	00020800 	andeq	r0, r2, r0, lsl #16
    1348:	12e69f30 	rscne	r9, r6, #48, 30	; 0xc0
    134c:	131e0800 	tstne	lr, #0, 16
    1350:	00010800 	andeq	r0, r1, r0, lsl #16
    1354:	00132454 	andseq	r2, r3, r4, asr r4
    1358:	00132608 	andseq	r2, r3, r8, lsl #12
    135c:	30000208 	andcc	r0, r0, r8, lsl #4
    1360:	0013269f 	mulseq	r3, pc, r6	; <UNPREDICTABLE>
    1364:	00136208 	andseq	r6, r3, r8, lsl #4
    1368:	54000108 	strpl	r0, [r0], #-264	; 0x108
	...
    1374:	080012c8 	stmdaeq	r0, {r3, r6, r7, r9, ip}
    1378:	080012e6 	stmdaeq	r0, {r1, r2, r5, r6, r7, r9, ip}
    137c:	9f300002 	svcls	0x00300002
    1380:	080012ea 	stmdaeq	r0, {r1, r3, r5, r6, r7, r9, ip}
    1384:	080012f2 	stmdaeq	r0, {r1, r4, r5, r6, r7, r9, ip}
    1388:	f2560001 	vhadd.s16	d16, d6, d1
    138c:	f6080012 			; <UNDEFINED> instruction: 0xf6080012
    1390:	05080012 	streq	r0, [r8, #-18]
    1394:	32007400 	andcc	r7, r0, #0, 8
    1398:	12f69f24 	rscsne	r9, r6, #36, 30	; 0x90
    139c:	13160800 	tstne	r6, #0, 16
    13a0:	00010800 	andeq	r0, r1, r0, lsl #16
    13a4:	00132e5e 	andseq	r2, r3, lr, asr lr
    13a8:	00133608 	andseq	r3, r3, r8, lsl #12
    13ac:	56000108 	strpl	r0, [r0], -r8, lsl #2
    13b0:	08001336 	stmdaeq	r0, {r1, r2, r4, r5, r8, r9, ip}
    13b4:	0800133a 	stmdaeq	r0, {r1, r3, r4, r5, r8, r9, ip}
    13b8:	00740005 	rsbseq	r0, r4, r5
    13bc:	3a9f2432 	bcc	fe7ca48c <SCS_BASE+0x1e7bc48c>
    13c0:	5a080013 	bpl	201414 <__Stack_Size+0x201014>
    13c4:	01080013 	tsteq	r8, r3, lsl r0
    13c8:	00005e00 	andeq	r5, r0, r0, lsl #28
    13cc:	00000000 	andeq	r0, r0, r0
    13d0:	12c80000 	sbcne	r0, r8, #0
    13d4:	12e40800 	rscne	r0, r4, #0, 16
    13d8:	00020800 	andeq	r0, r2, r0, lsl #16
    13dc:	12e49f30 	rscne	r9, r4, #48, 30	; 0xc0
    13e0:	131e0800 	tstne	lr, #0, 16
    13e4:	00010800 	andeq	r0, r1, r0, lsl #16
    13e8:	00132451 	andseq	r2, r3, r1, asr r4
    13ec:	00136208 	andseq	r6, r3, r8, lsl #4
    13f0:	51000108 	tstpl	r0, r8, lsl #2
	...
    13fc:	080012c8 	stmdaeq	r0, {r3, r6, r7, r9, ip}
    1400:	080012e6 	stmdaeq	r0, {r1, r2, r5, r6, r7, r9, ip}
    1404:	9f300002 	svcls	0x00300002
    1408:	080012f6 	stmdaeq	r0, {r1, r2, r4, r5, r6, r7, r9, ip}
    140c:	080012fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r9, ip}
    1410:	7e3f0005 	cdpvc	0, 3, cr0, cr15, cr5, {0}
    1414:	fc9f2400 	ldc2	4, cr2, [pc], {0}
    1418:	06080012 			; <UNDEFINED> instruction: 0x06080012
    141c:	01080013 	tsteq	r8, r3, lsl r0
    1420:	13065600 	movwne	r5, #26112	; 0x6600
    1424:	13160800 	tstne	r6, #0, 16
    1428:	00050800 	andeq	r0, r5, r0, lsl #16
    142c:	24007e3f 	strcs	r7, [r0], #-3647	; 0xe3f
    1430:	00133a9f 	mulseq	r3, pc, sl	; <UNPREDICTABLE>
    1434:	00134008 	andseq	r4, r3, r8
    1438:	3f000508 	svccc	0x00000508
    143c:	9f24007e 	svcls	0x0024007e
    1440:	08001340 	stmdaeq	r0, {r6, r8, r9, ip}
    1444:	0800134a 	stmdaeq	r0, {r1, r3, r6, r8, r9, ip}
    1448:	4a560001 	bmi	1581454 <__Stack_Size+0x1581054>
    144c:	5a080013 	bpl	2014a0 <__Stack_Size+0x2010a0>
    1450:	05080013 	streq	r0, [r8, #-19]
    1454:	007e3f00 	rsbseq	r3, lr, r0, lsl #30
    1458:	00009f24 	andeq	r9, r0, r4, lsr #30
    145c:	00000000 	andeq	r0, r0, r0
    1460:	13640000 	cmnne	r4, #0
    1464:	136c0800 	cmnne	ip, #0, 16
    1468:	00010800 	andeq	r0, r1, r0, lsl #16
    146c:	00136c50 	andseq	r6, r3, r0, asr ip
    1470:	00137008 	andseq	r7, r3, r8
    1474:	f3000408 	vshl.u8	d0, d8, d0
    1478:	009f5001 	addseq	r5, pc, r1
    147c:	00000000 	andeq	r0, r0, r0
    1480:	64000000 	strvs	r0, [r0], #-0
    1484:	66080013 			; <UNDEFINED> instruction: 0x66080013
    1488:	02080013 	andeq	r0, r8, #19
    148c:	669f3000 	ldrvs	r3, [pc], r0
    1490:	70080013 	andvc	r0, r8, r3, lsl r0
    1494:	0c080013 	stceq	0, cr0, [r8], {19}
    1498:	0a007100 	beq	1d8a0 <__Stack_Size+0x1d4a0>
    149c:	731affff 	tstvc	sl, #1020	; 0x3fc
    14a0:	2e301a00 	vaddcs.f32	s2, s0, s0
    14a4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    14b4:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    14c0:	01f30004 	mvnseq	r0, r4
    14c4:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    14d4:	00010000 	andeq	r0, r1, r0
    14d8:	00000050 	andeq	r0, r0, r0, asr r0
    14dc:	00000000 	andeq	r0, r0, r0
    14e0:	f3000400 	vshl.u8	d0, d0, d0
    14e4:	009f5001 	addseq	r5, pc, r1
	...
    14f4:	02000000 	andeq	r0, r0, #0
    14f8:	009f3000 	addseq	r3, pc, r0
    14fc:	00000000 	andeq	r0, r0, r0
    1500:	0c000000 	stceq	0, cr0, [r0], {-0}
    1504:	0a007100 	beq	1d90c <__Stack_Size+0x1d50c>
    1508:	731affff 	tstvc	sl, #1020	; 0x3fc
    150c:	2e301a00 	vaddcs.f32	s2, s0, s0
    1510:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    1520:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    152c:	01f30004 	mvnseq	r0, r4
    1530:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    1540:	00040000 	andeq	r0, r4, r0
    1544:	9f243c40 	svcls	0x00243c40
	...
    1550:	00530001 	subseq	r0, r3, r1
	...
    1560:	01000000 	mrseq	r0, (UNDEF: 0)
    1564:	00005000 	andeq	r5, r0, r0
    1568:	00000000 	andeq	r0, r0, r0
    156c:	00040000 	andeq	r0, r4, r0
    1570:	9f5001f3 	svcls	0x005001f3
	...
    1584:	00510001 	subseq	r0, r1, r1
    1588:	00000000 	andeq	r0, r0, r0
    158c:	04000000 	streq	r0, [r0], #-0
    1590:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    1594:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    15a4:	30000200 	andcc	r0, r0, r0, lsl #4
    15a8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    15ac:	00000000 	andeq	r0, r0, r0
    15b0:	73000f00 	movwvc	r0, #3840	; 0xf00
    15b4:	ff800a00 			; <UNDEFINED> instruction: 0xff800a00
    15b8:	0800701a 	stmdaeq	r0, {r1, r3, r4, ip, sp, lr}
    15bc:	24341aff 	ldrtcs	r1, [r4], #-2815	; 0xaff
    15c0:	00009f21 	andeq	r9, r0, r1, lsr #30
    15c4:	00000000 	andeq	r0, r0, r0
    15c8:	00010000 	andeq	r0, r1, r0
    15cc:	00000050 	andeq	r0, r0, r0, asr r0
    15d0:	00000000 	andeq	r0, r0, r0
    15d4:	00137800 	andseq	r7, r3, r0, lsl #16
    15d8:	0013ba08 	andseq	fp, r3, r8, lsl #20
    15dc:	50000108 	andpl	r0, r0, r8, lsl #2
    15e0:	080013ba 	stmdaeq	r0, {r1, r3, r4, r5, r7, r8, r9, ip}
    15e4:	080013cc 	stmdaeq	r0, {r2, r3, r6, r7, r8, r9, ip}
    15e8:	01f30004 	mvnseq	r0, r4
    15ec:	00009f50 	andeq	r9, r0, r0, asr pc
    15f0:	00000000 	andeq	r0, r0, r0
    15f4:	13780000 	cmnne	r8, #0
    15f8:	13880800 	orrne	r0, r8, #0, 16
    15fc:	00020800 	andeq	r0, r2, r0, lsl #16
    1600:	13889f30 	orrne	r9, r8, #48, 30	; 0xc0
    1604:	13be0800 			; <UNDEFINED> instruction: 0x13be0800
    1608:	00010800 	andeq	r0, r1, r0, lsl #16
    160c:	0013be52 	andseq	fp, r3, r2, asr lr
    1610:	0013cc08 	andseq	ip, r3, r8, lsl #24
    1614:	f3000808 	vsub.i8	d0, d0, d8
    1618:	ff0a5001 			; <UNDEFINED> instruction: 0xff0a5001
    161c:	009f1aff 			; <UNDEFINED> instruction: 0x009f1aff
    1620:	00000000 	andeq	r0, r0, r0
    1624:	78000000 	stmdavc	r0, {}	; <UNPREDICTABLE>
    1628:	9a080013 	bls	20167c <__Stack_Size+0x20127c>
    162c:	02080013 	andeq	r0, r8, #19
    1630:	9a9f3000 	bls	fe7cd638 <SCS_BASE+0x1e7bf638>
    1634:	b6080013 			; <UNDEFINED> instruction: 0xb6080013
    1638:	0b080013 	bleq	20168c <__Stack_Size+0x20128c>
    163c:	00703300 	rsbseq	r3, r0, r0, lsl #6
    1640:	1a243f4e 	bne	911380 <__Stack_Size+0x910f80>
    1644:	9f242540 	svcls	0x00242540
	...
    1650:	08001378 	stmdaeq	r0, {r3, r4, r5, r6, r8, r9, ip}
    1654:	08001386 	stmdaeq	r0, {r1, r2, r7, r8, r9, ip}
    1658:	9f300002 	svcls	0x00300002
    165c:	08001386 	stmdaeq	r0, {r1, r2, r7, r8, r9, ip}
    1660:	080013cc 	stmdaeq	r0, {r2, r3, r6, r7, r8, r9, ip}
    1664:	00530001 	subseq	r0, r3, r1
    1668:	00000000 	andeq	r0, r0, r0
    166c:	78000000 	stmdavc	r0, {}	; <UNPREDICTABLE>
    1670:	86080013 			; <UNDEFINED> instruction: 0x86080013
    1674:	02080013 	andeq	r0, r8, #19
    1678:	869f3000 	ldrhi	r3, [pc], r0
    167c:	ba080013 	blt	2016d0 <__Stack_Size+0x2012d0>
    1680:	09080013 	stmdbeq	r8, {r0, r1, r4}
    1684:	4e007000 	cdpmi	0, 0, cr7, cr0, cr0, {0}
    1688:	401a243f 	andsmi	r2, sl, pc, lsr r4
    168c:	13ba9f25 			; <UNDEFINED> instruction: 0x13ba9f25
    1690:	13cc0800 	bicne	r0, ip, #0, 16
    1694:	000a0800 	andeq	r0, sl, r0, lsl #16
    1698:	4e5001f3 	mrcmi	1, 2, r0, cr0, cr3, {7}
    169c:	401a243f 	andsmi	r2, sl, pc, lsr r4
    16a0:	00009f25 	andeq	r9, r0, r5, lsr #30
	...
    16b0:	00010000 	andeq	r0, r1, r0
    16b4:	00000050 	andeq	r0, r0, r0, asr r0
    16b8:	00000000 	andeq	r0, r0, r0
    16bc:	f3000400 	vshl.u8	d0, d0, d0
    16c0:	009f5001 	addseq	r5, pc, r1
	...
    16d0:	01000000 	mrseq	r0, (UNDEF: 0)
    16d4:	00005100 	andeq	r5, r0, r0, lsl #2
    16d8:	00000000 	andeq	r0, r0, r0
    16dc:	00040000 	andeq	r0, r4, r0
    16e0:	9f5101f3 	svcls	0x005101f3
	...
    16f4:	9f300002 	svcls	0x00300002
	...
    1700:	733f0005 	teqvc	pc, #5
    1704:	009f2400 	addseq	r2, pc, r0, lsl #8
    1708:	00000000 	andeq	r0, r0, r0
    170c:	01000000 	mrseq	r0, (UNDEF: 0)
    1710:	00005200 	andeq	r5, r0, r0, lsl #4
    1714:	00000000 	andeq	r0, r0, r0
    1718:	00050000 	andeq	r0, r5, r0
    171c:	2400733f 	strcs	r7, [r0], #-831	; 0x33f
    1720:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    1730:	30000200 	andcc	r0, r0, r0, lsl #4
    1734:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1738:	00000000 	andeq	r0, r0, r0
    173c:	52000100 	andpl	r0, r0, #0, 2
	...
    1750:	9f300002 	svcls	0x00300002
	...
    175c:	9f310002 	svcls	0x00310002
	...
    1768:	9f320002 	svcls	0x00320002
	...
    1774:	9f330002 	svcls	0x00330002
	...
    1780:	080013cc 	stmdaeq	r0, {r2, r3, r6, r7, r8, r9, ip}
    1784:	080013d0 	stmdaeq	r0, {r4, r6, r7, r8, r9, ip}
    1788:	d0500001 	subsle	r0, r0, r1
    178c:	e0080013 	and	r0, r8, r3, lsl r0
    1790:	04080013 	streq	r0, [r8], #-19
    1794:	5001f300 	andpl	pc, r1, r0, lsl #6
    1798:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    179c:	00000000 	andeq	r0, r0, r0
    17a0:	0013e000 	andseq	lr, r3, r0
    17a4:	0013f808 	andseq	pc, r3, r8, lsl #16
    17a8:	30000208 	andcc	r0, r0, r8, lsl #4
    17ac:	0013f89f 	mulseq	r3, pc, r8	; <UNPREDICTABLE>
    17b0:	00140008 	andseq	r0, r4, r8
    17b4:	54000108 	strpl	r0, [r0], #-264	; 0x108
    17b8:	08001400 	stmdaeq	r0, {sl, ip}
    17bc:	08001416 	stmdaeq	r0, {r1, r2, r4, sl, ip}
    17c0:	16510001 	ldrbne	r0, [r1], -r1
    17c4:	28080014 	stmdacs	r8, {r2, r4}
    17c8:	01080014 	tsteq	r8, r4, lsl r0
    17cc:	14285200 	strtne	r5, [r8], #-512	; 0x200
    17d0:	142a0800 	strtne	r0, [sl], #-2048	; 0x800
    17d4:	00060800 	andeq	r0, r6, r0, lsl #16
    17d8:	00710072 	rsbseq	r0, r1, r2, ror r0
    17dc:	142a9f1a 	strtne	r9, [sl], #-3866	; 0xf1a
    17e0:	142c0800 	strtne	r0, [ip], #-2048	; 0x800
    17e4:	00010800 	andeq	r0, r1, r0, lsl #16
    17e8:	00144652 	andseq	r4, r4, r2, asr r6
    17ec:	00146408 	andseq	r6, r4, r8, lsl #8
    17f0:	30000208 	andcc	r0, r0, r8, lsl #4
    17f4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    17f8:	00000000 	andeq	r0, r0, r0
    17fc:	0013e000 	andseq	lr, r3, r0
    1800:	00141a08 	andseq	r1, r4, r8, lsl #20
    1804:	30000208 	andcc	r0, r0, r8, lsl #4
    1808:	0014249f 	mulseq	r4, pc, r4	; <UNPREDICTABLE>
    180c:	00142c08 	andseq	r2, r4, r8, lsl #24
    1810:	54000108 	strpl	r0, [r0], #-264	; 0x108
    1814:	0800142c 	stmdaeq	r0, {r2, r3, r5, sl, ip}
    1818:	08001434 	stmdaeq	r0, {r2, r4, r5, sl, ip}
    181c:	46520001 	ldrbmi	r0, [r2], -r1
    1820:	64080014 	strvs	r0, [r8], #-20
    1824:	02080014 	andeq	r0, r8, #20
    1828:	009f3000 	addseq	r3, pc, r0
    182c:	00000000 	andeq	r0, r0, r0
    1830:	e0000000 	and	r0, r0, r0
    1834:	24080013 	strcs	r0, [r8], #-19
    1838:	02080014 	andeq	r0, r8, #20
    183c:	249f3000 	ldrcs	r3, [pc], #0	; 1844 <__Stack_Size+0x1444>
    1840:	36080014 			; <UNDEFINED> instruction: 0x36080014
    1844:	01080014 	tsteq	r8, r4, lsl r0
    1848:	14365100 	ldrtne	r5, [r6], #-256	; 0x100
    184c:	14460800 	strbne	r0, [r6], #-2048	; 0x800
    1850:	00060800 	andeq	r0, r6, r0, lsl #16
    1854:	0075ff08 	rsbseq	pc, r5, r8, lsl #30
    1858:	14469f24 	strbne	r9, [r6], #-3876	; 0xf24
    185c:	14640800 	strbtne	r0, [r4], #-2048	; 0x800
    1860:	00020800 	andeq	r0, r2, r0, lsl #16
    1864:	00009f30 	andeq	r9, r0, r0, lsr pc
    1868:	00000000 	andeq	r0, r0, r0
    186c:	13e00000 	mvnne	r0, #0
    1870:	13f80800 	mvnsne	r0, #0, 16
    1874:	00020800 	andeq	r0, r2, r0, lsl #16
    1878:	13f89f30 	mvnsne	r9, #48, 30	; 0xc0
    187c:	13fc0800 	mvnsne	r0, #0, 16
    1880:	00050800 	andeq	r0, r5, r0, lsl #16
    1884:	1c007434 	cfstrsne	mvf7, [r0], {52}	; 0x34
    1888:	0013fc9f 	mulseq	r3, pc, ip	; <UNPREDICTABLE>
    188c:	00140008 	andseq	r0, r4, r8
    1890:	51000108 	tstpl	r0, r8, lsl #2
    1894:	08001400 	stmdaeq	r0, {sl, ip}
    1898:	08001406 	stmdaeq	r0, {r1, r2, sl, ip}
    189c:	74340005 	ldrtvc	r0, [r4], #-5
    18a0:	469f1c00 	ldrmi	r1, [pc], r0, lsl #24
    18a4:	64080014 	strvs	r0, [r8], #-20
    18a8:	02080014 	andeq	r0, r8, #20
    18ac:	009f3000 	addseq	r3, pc, r0
    18b0:	00000000 	andeq	r0, r0, r0
    18b4:	e0000000 	and	r0, r0, r0
    18b8:	f8080013 			; <UNDEFINED> instruction: 0xf8080013
    18bc:	02080013 	andeq	r0, r8, #19
    18c0:	f89f3f00 			; <UNDEFINED> instruction: 0xf89f3f00
    18c4:	04080013 	streq	r0, [r8], #-19
    18c8:	05080014 	streq	r0, [r8, #-20]
    18cc:	00743f00 	rsbseq	r3, r4, r0, lsl #30
    18d0:	14049f25 	strne	r9, [r4], #-3877	; 0xf25
    18d4:	140c0800 	strne	r0, [ip], #-2048	; 0x800
    18d8:	00010800 	andeq	r0, r1, r0, lsl #16
    18dc:	00144652 	andseq	r4, r4, r2, asr r6
    18e0:	00146408 	andseq	r6, r4, r8, lsl #8
    18e4:	3f000208 	svccc	0x00000208
    18e8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    18f8:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    1904:	01f30004 	mvnseq	r0, r4
    1908:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    1918:	00010000 	andeq	r0, r1, r0
    191c:	00000050 	andeq	r0, r0, r0, asr r0
    1920:	00000000 	andeq	r0, r0, r0
    1924:	f3000400 	vshl.u8	d0, d0, d0
    1928:	009f5001 	addseq	r5, pc, r1
	...
    1938:	02000000 	andeq	r0, r0, #0
    193c:	009f3000 	addseq	r3, pc, r0
    1940:	00000000 	andeq	r0, r0, r0
    1944:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    1948:	72007000 	andvc	r7, r0, #0
    194c:	00721a00 	rsbseq	r1, r2, r0, lsl #20
    1950:	00009f29 	andeq	r9, r0, r9, lsr #30
	...
    1960:	00020000 	andeq	r0, r2, r0
    1964:	00009f30 	andeq	r9, r0, r0, lsr pc
    1968:	00000000 	andeq	r0, r0, r0
    196c:	00010000 	andeq	r0, r1, r0
    1970:	00000052 	andeq	r0, r0, r2, asr r0
	...
    1980:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    198c:	01f30004 	mvnseq	r0, r4
    1990:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    19a0:	00010000 	andeq	r0, r1, r0
    19a4:	00000050 	andeq	r0, r0, r0, asr r0
    19a8:	00000000 	andeq	r0, r0, r0
    19ac:	f3000400 	vshl.u8	d0, d0, d0
    19b0:	009f5001 	addseq	r5, pc, r1
	...
    19c0:	02000000 	andeq	r0, r0, #0
    19c4:	009f3000 	addseq	r3, pc, r0
    19c8:	00000000 	andeq	r0, r0, r0
    19cc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    19d0:	72007000 	andvc	r7, r0, #0
    19d4:	00721a00 	rsbseq	r1, r2, r0, lsl #20
    19d8:	00009f29 	andeq	r9, r0, r9, lsr #30
	...
    19e8:	00020000 	andeq	r0, r2, r0
    19ec:	00009f30 	andeq	r9, r0, r0, lsr pc
    19f0:	00000000 	andeq	r0, r0, r0
    19f4:	00010000 	andeq	r0, r1, r0
    19f8:	00000052 	andeq	r0, r0, r2, asr r0
    19fc:	00000000 	andeq	r0, r0, r0
    1a00:	00146400 	andseq	r6, r4, r0, lsl #8
    1a04:	00147008 	andseq	r7, r4, r8
    1a08:	50000108 	andpl	r0, r0, r8, lsl #2
    1a0c:	08001470 	stmdaeq	r0, {r4, r5, r6, sl, ip}
    1a10:	08001478 	stmdaeq	r0, {r3, r4, r5, r6, sl, ip}
    1a14:	01f30004 	mvnseq	r0, r4
    1a18:	00009f50 	andeq	r9, r0, r0, asr pc
    1a1c:	00000000 	andeq	r0, r0, r0
    1a20:	14640000 	strbtne	r0, [r4], #-0
    1a24:	14680800 	strbtne	r0, [r8], #-2048	; 0x800
    1a28:	00010800 	andeq	r0, r1, r0, lsl #16
    1a2c:	00146851 	andseq	r6, r4, r1, asr r8
    1a30:	00147808 	andseq	r7, r4, r8, lsl #16
    1a34:	f3000408 	vshl.u8	d0, d8, d0
    1a38:	009f5101 	addseq	r5, pc, r1, lsl #2
	...
    1a48:	01000000 	mrseq	r0, (UNDEF: 0)
    1a4c:	00005000 	andeq	r5, r0, r0
    1a50:	00000000 	andeq	r0, r0, r0
    1a54:	00040000 	andeq	r0, r4, r0
    1a58:	9f5001f3 	svcls	0x005001f3
	...
    1a64:	00500001 	subseq	r0, r0, r1
    1a68:	00000000 	andeq	r0, r0, r0
    1a6c:	04000000 	streq	r0, [r0], #-0
    1a70:	5001f300 	andpl	pc, r1, r0, lsl #6
    1a74:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    1a84:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    1a90:	01f30004 	mvnseq	r0, r4
    1a94:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    1aa4:	00010000 	andeq	r0, r1, r0
    1aa8:	00000051 	andeq	r0, r0, r1, asr r0
    1aac:	00000000 	andeq	r0, r0, r0
    1ab0:	f3000400 	vshl.u8	d0, d0, d0
    1ab4:	009f5101 	addseq	r5, pc, r1, lsl #2
    1ab8:	00000000 	andeq	r0, r0, r0
    1abc:	01000000 	mrseq	r0, (UNDEF: 0)
    1ac0:	00005100 	andeq	r5, r0, r0, lsl #2
    1ac4:	00000000 	andeq	r0, r0, r0
    1ac8:	00040000 	andeq	r0, r4, r0
    1acc:	9f5101f3 	svcls	0x005101f3
	...
    1ae0:	9f300002 	svcls	0x00300002
	...
    1aec:	00520001 	subseq	r0, r2, r1
    1af0:	00000000 	andeq	r0, r0, r0
    1af4:	05000000 	streq	r0, [r0, #-0]
    1af8:	00703100 	rsbseq	r3, r0, r0, lsl #2
    1afc:	00009f24 	andeq	r9, r0, r4, lsr #30
    1b00:	00000000 	andeq	r0, r0, r0
    1b04:	00010000 	andeq	r0, r1, r0
    1b08:	00000052 	andeq	r0, r0, r2, asr r0
    1b0c:	00000000 	andeq	r0, r0, r0
    1b10:	31000500 	tstcc	r0, r0, lsl #10
    1b14:	9f240070 	svcls	0x00240070
	...
    1b28:	00500001 	subseq	r0, r0, r1
    1b2c:	00000000 	andeq	r0, r0, r0
    1b30:	04000000 	streq	r0, [r0], #-0
    1b34:	5001f300 	andpl	pc, r1, r0, lsl #6
    1b38:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    1b48:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    1b54:	01f30004 	mvnseq	r0, r4
    1b58:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    1b68:	00010000 	andeq	r0, r1, r0
    1b6c:	00000052 	andeq	r0, r0, r2, asr r0
    1b70:	00000000 	andeq	r0, r0, r0
    1b74:	f3000400 	vshl.u8	d0, d0, d0
    1b78:	009f5201 	addseq	r5, pc, r1, lsl #4
	...
    1b88:	02000000 	andeq	r0, r0, #0
    1b8c:	009f3000 	addseq	r3, pc, r0
    1b90:	00000000 	andeq	r0, r0, r0
    1b94:	05000000 	streq	r0, [r0, #-0]
    1b98:	00733400 	rsbseq	r3, r3, r0, lsl #8
    1b9c:	00009f1c 	andeq	r9, r0, ip, lsl pc
    1ba0:	00000000 	andeq	r0, r0, r0
    1ba4:	00010000 	andeq	r0, r1, r0
    1ba8:	00000054 	andeq	r0, r0, r4, asr r0
    1bac:	00000000 	andeq	r0, r0, r0
    1bb0:	34000500 	strcc	r0, [r0], #-1280	; 0x500
    1bb4:	9f1c0073 	svcls	0x001c0073
	...
    1bc8:	ff080003 			; <UNDEFINED> instruction: 0xff080003
    1bcc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1bd0:	00000000 	andeq	r0, r0, r0
    1bd4:	08000600 	stmdaeq	r0, {r9, sl}
    1bd8:	250073ff 	strcs	r7, [r0, #-1023]	; 0x3ff
    1bdc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1be0:	00000000 	andeq	r0, r0, r0
    1be4:	53000100 	movwpl	r0, #256	; 0x100
	...
    1bf8:	9f300002 	svcls	0x00300002
	...
    1c04:	ff080006 			; <UNDEFINED> instruction: 0xff080006
    1c08:	9f240073 	svcls	0x00240073
	...
    1c1c:	9f300002 	svcls	0x00300002
	...
    1c28:	00530001 	subseq	r0, r3, r1
    1c2c:	00000000 	andeq	r0, r0, r0
    1c30:	01000000 	mrseq	r0, (UNDEF: 0)
    1c34:	00005100 	andeq	r5, r0, r0, lsl #2
    1c38:	00000000 	andeq	r0, r0, r0
    1c3c:	00060000 	andeq	r0, r6, r0
    1c40:	00730071 	rsbseq	r0, r3, r1, ror r0
    1c44:	00009f24 	andeq	r9, r0, r4, lsr #30
    1c48:	00000000 	andeq	r0, r0, r0
    1c4c:	00010000 	andeq	r0, r1, r0
    1c50:	00000051 	andeq	r0, r0, r1, asr r0
	...
    1c60:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    1c6c:	01f30004 	mvnseq	r0, r4
    1c70:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    1c80:	00020000 	andeq	r0, r2, r0
    1c84:	00009f30 	andeq	r9, r0, r0, lsr pc
    1c88:	00000000 	andeq	r0, r0, r0
    1c8c:	00090000 	andeq	r0, r9, r0
    1c90:	00700073 	rsbseq	r0, r0, r3, ror r0
    1c94:	2900731a 	stmdbcs	r0, {r1, r3, r4, r8, r9, ip, sp, lr}
    1c98:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    1ca8:	30000200 	andcc	r0, r0, r0, lsl #4
    1cac:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1cb0:	00000000 	andeq	r0, r0, r0
    1cb4:	73000600 	movwvc	r0, #1536	; 0x600
    1cb8:	1a007000 	bne	1dcc0 <__Stack_Size+0x1d8c0>
    1cbc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1cc0:	00000000 	andeq	r0, r0, r0
    1cc4:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    1cd8:	00700007 	rsbseq	r0, r0, r7
    1cdc:	1a3f253a 	bne	fcb1cc <__Stack_Size+0xfcadcc>
    1ce0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1ce4:	00000000 	andeq	r0, r0, r0
    1ce8:	f3000800 	vsub.i8	d0, d0, d0
    1cec:	253a5001 	ldrcs	r5, [sl, #-1]!
    1cf0:	009f1a3f 	addseq	r1, pc, pc, lsr sl	; <UNPREDICTABLE>
    1cf4:	00000000 	andeq	r0, r0, r0
    1cf8:	01000000 	mrseq	r0, (UNDEF: 0)
    1cfc:	00005300 	andeq	r5, r0, r0, lsl #6
    1d00:	00000000 	andeq	r0, r0, r0
    1d04:	00090000 	andeq	r0, r9, r0
    1d08:	5001f331 	andpl	pc, r1, r1, lsr r3	; <UNPREDICTABLE>
    1d0c:	2424f609 	strtcs	pc, [r4], #-1545	; 0x609
    1d10:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    1d20:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    1d2c:	01f30004 	mvnseq	r0, r4
    1d30:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    1d40:	00050000 	andeq	r0, r5, r0
    1d44:	1a4f0070 	bne	13c1f0c <__Stack_Size+0x13c1b0c>
    1d48:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1d4c:	00000000 	andeq	r0, r0, r0
    1d50:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    1d64:	00500001 	subseq	r0, r0, r1
    1d68:	00000000 	andeq	r0, r0, r0
    1d6c:	04000000 	streq	r0, [r0], #-0
    1d70:	5001f300 	andpl	pc, r1, r0, lsl #6
    1d74:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    1d84:	70000500 	andvc	r0, r0, r0, lsl #10
    1d88:	9f1a4f00 	svcls	0x001a4f00
	...
    1d94:	00500001 	subseq	r0, r0, r1
    1d98:	00000000 	andeq	r0, r0, r0
    1d9c:	03000000 	movweq	r0, #0
    1da0:	9f017000 	svcls	0x00017000
	...
    1db4:	00500001 	subseq	r0, r0, r1
    1db8:	00000000 	andeq	r0, r0, r0
    1dbc:	04000000 	streq	r0, [r0], #-0
    1dc0:	5001f300 	andpl	pc, r1, r0, lsl #6
    1dc4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    1dd4:	30000200 	andcc	r0, r0, r0, lsl #4
    1dd8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1ddc:	00000000 	andeq	r0, r0, r0
    1de0:	73000900 	movwvc	r0, #2304	; 0x900
    1de4:	1a007000 	bne	1ddec <__Stack_Size+0x1d9ec>
    1de8:	9f290073 	svcls	0x00290073
	...
    1dfc:	9f300002 	svcls	0x00300002
	...
    1e08:	00730006 	rsbseq	r0, r3, r6
    1e0c:	9f1a0070 	svcls	0x001a0070
	...
    1e18:	00500001 	subseq	r0, r0, r1
	...
    1e28:	07000000 	streq	r0, [r0, -r0]
    1e2c:	3e007000 	cdpcc	0, 0, cr7, cr0, cr0, {0}
    1e30:	9f1a3f25 	svcls	0x001a3f25
	...
    1e3c:	01f30008 	mvnseq	r0, r8
    1e40:	3f253e50 	svccc	0x00253e50
    1e44:	00009f1a 	andeq	r9, r0, sl, lsl pc
    1e48:	00000000 	andeq	r0, r0, r0
    1e4c:	00010000 	andeq	r0, r1, r0
    1e50:	00000053 	andeq	r0, r0, r3, asr r0
    1e54:	00000000 	andeq	r0, r0, r0
    1e58:	31000900 	tstcc	r0, r0, lsl #18
    1e5c:	095001f3 	ldmdbeq	r0, {r0, r1, r4, r5, r6, r7, r8}^
    1e60:	9f2424f2 	svcls	0x002424f2
	...
    1e74:	00500001 	subseq	r0, r0, r1
    1e78:	00000000 	andeq	r0, r0, r0
    1e7c:	04000000 	streq	r0, [r0], #-0
    1e80:	5001f300 	andpl	pc, r1, r0, lsl #6
    1e84:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1e88:	00000000 	andeq	r0, r0, r0
    1e8c:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    1e98:	01f30004 	mvnseq	r0, r4
    1e9c:	00009f50 	andeq	r9, r0, r0, asr pc
    1ea0:	00000000 	andeq	r0, r0, r0
    1ea4:	00010000 	andeq	r0, r1, r0
    1ea8:	00000050 	andeq	r0, r0, r0, asr r0
    1eac:	00000000 	andeq	r0, r0, r0
    1eb0:	f3000400 	vshl.u8	d0, d0, d0
    1eb4:	009f5001 	addseq	r5, pc, r1
	...
    1ec4:	02000000 	andeq	r0, r0, #0
    1ec8:	009f3000 	addseq	r3, pc, r0
    1ecc:	00000000 	andeq	r0, r0, r0
    1ed0:	01000000 	mrseq	r0, (UNDEF: 0)
    1ed4:	00005000 	andeq	r5, r0, r0
    1ed8:	00000000 	andeq	r0, r0, r0
    1edc:	00020000 	andeq	r0, r2, r0
    1ee0:	00009f30 	andeq	r9, r0, r0, lsr pc
    1ee4:	00000000 	andeq	r0, r0, r0
    1ee8:	00010000 	andeq	r0, r1, r0
    1eec:	00000050 	andeq	r0, r0, r0, asr r0
    1ef0:	00000000 	andeq	r0, r0, r0
    1ef4:	30000200 	andcc	r0, r0, r0, lsl #4
    1ef8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1efc:	00000000 	andeq	r0, r0, r0
    1f00:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    1f14:	9f300002 	svcls	0x00300002
	...
    1f20:	00530001 	subseq	r0, r3, r1
    1f24:	00000000 	andeq	r0, r0, r0
    1f28:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    1f2c:	09007000 	stmdbeq	r0, {ip, sp, lr}
    1f30:	253224f0 	ldrcs	r2, [r2, #-1264]!	; 0x4f0
    1f34:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1f38:	00000000 	andeq	r0, r0, r0
    1f3c:	f3000900 	vmls.i8	d0, d0, d0
    1f40:	f0095001 			; <UNDEFINED> instruction: 0xf0095001
    1f44:	9f253224 	svcls	0x00253224
	...
    1f50:	00530001 	subseq	r0, r3, r1
	...
    1f60:	02000000 	andeq	r0, r0, #0
    1f64:	009f3000 	addseq	r3, pc, r0
    1f68:	00000000 	andeq	r0, r0, r0
    1f6c:	07000000 	streq	r0, [r0, -r0]
    1f70:	44007000 	strmi	r7, [r0], #-0
    1f74:	9f1a3325 	svcls	0x001a3325
	...
    1f80:	01f30008 	mvnseq	r0, r8
    1f84:	33254450 	teqcc	r5, #80, 8	; 0x50000000
    1f88:	00009f1a 	andeq	r9, r0, sl, lsl pc
    1f8c:	00000000 	andeq	r0, r0, r0
    1f90:	00070000 	andeq	r0, r7, r0
    1f94:	25440070 	strbcs	r0, [r4, #-112]	; 0x70
    1f98:	009f1a33 	addseq	r1, pc, r3, lsr sl	; <UNPREDICTABLE>
    1f9c:	00000000 	andeq	r0, r0, r0
    1fa0:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    1fa4:	5001f300 	andpl	pc, r1, r0, lsl #6
    1fa8:	1a332544 	bne	ccb4c0 <__Stack_Size+0xccb0c0>
    1fac:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1fb0:	00000000 	andeq	r0, r0, r0
    1fb4:	70000700 	andvc	r0, r0, r0, lsl #14
    1fb8:	33254400 	teqcc	r5, #0, 8
    1fbc:	00009f1a 	andeq	r9, r0, sl, lsl pc
    1fc0:	00000000 	andeq	r0, r0, r0
    1fc4:	00080000 	andeq	r0, r8, r0
    1fc8:	445001f3 	ldrbmi	r0, [r0], #-499	; 0x1f3
    1fcc:	9f1a3325 	svcls	0x001a3325
	...
    1fe0:	00500001 	subseq	r0, r0, r1
    1fe4:	00000000 	andeq	r0, r0, r0
    1fe8:	04000000 	streq	r0, [r0], #-0
    1fec:	5001f300 	andpl	pc, r1, r0, lsl #6
    1ff0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    2000:	30000200 	andcc	r0, r0, r0, lsl #4
    2004:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2008:	00000000 	andeq	r0, r0, r0
    200c:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    2020:	00700007 	rsbseq	r0, r0, r7
    2024:	1a312546 	bne	c4b544 <__Stack_Size+0xc4b144>
    2028:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    202c:	00000000 	andeq	r0, r0, r0
    2030:	f3000800 	vsub.i8	d0, d0, d0
    2034:	25465001 	strbcs	r5, [r6, #-1]
    2038:	009f1a31 	addseq	r1, pc, r1, lsr sl	; <UNPREDICTABLE>
	...
    2048:	01000000 	mrseq	r0, (UNDEF: 0)
    204c:	00005000 	andeq	r5, r0, r0
    2050:	00000000 	andeq	r0, r0, r0
    2054:	00040000 	andeq	r0, r4, r0
    2058:	9f5001f3 	svcls	0x005001f3
	...
    206c:	9f300002 	svcls	0x00300002
	...
    2078:	00530001 	subseq	r0, r3, r1
    207c:	00000000 	andeq	r0, r0, r0
    2080:	01000000 	mrseq	r0, (UNDEF: 0)
    2084:	00005000 	andeq	r5, r0, r0
    2088:	00000000 	andeq	r0, r0, r0
    208c:	15040000 	strne	r0, [r4, #-0]
    2090:	15100800 	ldrne	r0, [r0, #-2048]	; 0x800
    2094:	00010800 	andeq	r0, r1, r0, lsl #16
    2098:	00151050 	andseq	r1, r5, r0, asr r0
    209c:	00151808 	andseq	r1, r5, r8, lsl #16
    20a0:	f3000408 	vshl.u8	d0, d8, d0
    20a4:	009f5001 	addseq	r5, pc, r1
    20a8:	00000000 	andeq	r0, r0, r0
    20ac:	04000000 	streq	r0, [r0], #-0
    20b0:	0e080015 	mcreq	0, 0, r0, cr8, cr5, {0}
    20b4:	01080015 	tsteq	r8, r5, lsl r0
    20b8:	150e5100 	strne	r5, [lr, #-256]	; 0x100
    20bc:	15180800 	ldrne	r0, [r8, #-2048]	; 0x800
    20c0:	00040800 	andeq	r0, r4, r0, lsl #16
    20c4:	9f5101f3 	svcls	0x005101f3
	...
    20d0:	08001504 	stmdaeq	r0, {r2, r8, sl, ip}
    20d4:	08001508 	stmdaeq	r0, {r3, r8, sl, ip}
    20d8:	9f300002 	svcls	0x00300002
    20dc:	08001508 	stmdaeq	r0, {r3, r8, sl, ip}
    20e0:	0800150c 	stmdaeq	r0, {r2, r3, r8, sl, ip}
    20e4:	00730009 	rsbseq	r0, r3, r9
    20e8:	83ffff11 	mvnshi	pc, #17, 30	; 0x44
    20ec:	0c9f1a7e 	vldmiaeq	pc, {s2-s127}
    20f0:	10080015 	andne	r0, r8, r5, lsl r0
    20f4:	01080015 	tsteq	r8, r5, lsl r0
    20f8:	15105300 	ldrne	r5, [r0, #-768]	; 0x300
    20fc:	15180800 	ldrne	r0, [r8, #-2048]	; 0x800
    2100:	00010800 	andeq	r0, r1, r0, lsl #16
    2104:	00000050 	andeq	r0, r0, r0, asr r0
    2108:	00000000 	andeq	r0, r0, r0
    210c:	00152400 	andseq	r2, r5, r0, lsl #8
    2110:	00152e08 	andseq	r2, r5, r8, lsl #28
    2114:	50000108 	andpl	r0, r0, r8, lsl #2
    2118:	0800152e 	stmdaeq	r0, {r1, r2, r3, r5, r8, sl, ip}
    211c:	08001538 	stmdaeq	r0, {r3, r4, r5, r8, sl, ip}
    2120:	01f30004 	mvnseq	r0, r4
    2124:	00009f50 	andeq	r9, r0, r0, asr pc
    2128:	00000000 	andeq	r0, r0, r0
    212c:	15240000 	strne	r0, [r4, #-0]!
    2130:	15280800 	strne	r0, [r8, #-2048]!	; 0x800
    2134:	00020800 	andeq	r0, r2, r0, lsl #16
    2138:	15289f30 	strne	r9, [r8, #-3888]!	; 0xf30
    213c:	152e0800 	strne	r0, [lr, #-2048]!	; 0x800
    2140:	00010800 	andeq	r0, r1, r0, lsl #16
    2144:	00152e53 	andseq	r2, r5, r3, asr lr
    2148:	00153808 	andseq	r3, r5, r8, lsl #16
    214c:	50000108 	andpl	r0, r0, r8, lsl #2
	...
    2158:	08001548 	stmdaeq	r0, {r3, r6, r8, sl, ip}
    215c:	08001552 	stmdaeq	r0, {r1, r4, r6, r8, sl, ip}
    2160:	52500001 	subspl	r0, r0, #1
    2164:	5c080015 	stcpl	0, cr0, [r8], {21}
    2168:	04080015 	streq	r0, [r8], #-21
    216c:	5001f300 	andpl	pc, r1, r0, lsl #6
    2170:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2174:	00000000 	andeq	r0, r0, r0
    2178:	00154800 	andseq	r4, r5, r0, lsl #16
    217c:	00154c08 	andseq	r4, r5, r8, lsl #24
    2180:	30000208 	andcc	r0, r0, r8, lsl #4
    2184:	00154c9f 	mulseq	r5, pc, ip	; <UNPREDICTABLE>
    2188:	00155208 	andseq	r5, r5, r8, lsl #4
    218c:	53000108 	movwpl	r0, #264	; 0x108
    2190:	08001552 	stmdaeq	r0, {r1, r4, r6, r8, sl, ip}
    2194:	0800155c 	stmdaeq	r0, {r2, r3, r4, r6, r8, sl, ip}
    2198:	00500001 	subseq	r0, r0, r1
    219c:	00000000 	andeq	r0, r0, r0
    21a0:	5c000000 	stcpl	0, cr0, [r0], {-0}
    21a4:	66080015 			; <UNDEFINED> instruction: 0x66080015
    21a8:	01080015 	tsteq	r8, r5, lsl r0
    21ac:	15665000 	strbne	r5, [r6, #-0]!
    21b0:	15700800 	ldrbne	r0, [r0, #-2048]!	; 0x800
    21b4:	00040800 	andeq	r0, r4, r0, lsl #16
    21b8:	9f5001f3 	svcls	0x005001f3
	...
    21c4:	0800155c 	stmdaeq	r0, {r2, r3, r4, r6, r8, sl, ip}
    21c8:	08001560 	stmdaeq	r0, {r5, r6, r8, sl, ip}
    21cc:	9f300002 	svcls	0x00300002
    21d0:	08001560 	stmdaeq	r0, {r5, r6, r8, sl, ip}
    21d4:	08001566 	stmdaeq	r0, {r1, r2, r5, r6, r8, sl, ip}
    21d8:	66530001 	ldrbvs	r0, [r3], -r1
    21dc:	70080015 	andvc	r0, r8, r5, lsl r0
    21e0:	01080015 	tsteq	r8, r5, lsl r0
    21e4:	00005000 	andeq	r5, r0, r0
    21e8:	00000000 	andeq	r0, r0, r0
    21ec:	15700000 	ldrbne	r0, [r0, #-0]!
    21f0:	157c0800 	ldrbne	r0, [ip, #-2048]!	; 0x800
    21f4:	00010800 	andeq	r0, r1, r0, lsl #16
    21f8:	00157c50 	andseq	r7, r5, r0, asr ip
    21fc:	00158408 	andseq	r8, r5, r8, lsl #8
    2200:	f3000408 	vshl.u8	d0, d8, d0
    2204:	009f5001 	addseq	r5, pc, r1
    2208:	00000000 	andeq	r0, r0, r0
    220c:	70000000 	andvc	r0, r0, r0
    2210:	74080015 	strvc	r0, [r8], #-21
    2214:	02080015 	andeq	r0, r8, #21
    2218:	749f3000 	ldrvc	r3, [pc], #0	; 2220 <__Stack_Size+0x1e20>
    221c:	7c080015 	stcvc	0, cr0, [r8], {21}
    2220:	01080015 	tsteq	r8, r5, lsl r0
    2224:	157c5300 	ldrbne	r5, [ip, #-768]!	; 0x300
    2228:	15840800 	strne	r0, [r4, #2048]	; 0x800
    222c:	00010800 	andeq	r0, r1, r0, lsl #16
    2230:	00000050 	andeq	r0, r0, r0, asr r0
	...
    2240:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    224c:	01f30004 	mvnseq	r0, r4
    2250:	00009f50 	andeq	r9, r0, r0, asr pc
    2254:	00000000 	andeq	r0, r0, r0
    2258:	00010000 	andeq	r0, r1, r0
    225c:	00000050 	andeq	r0, r0, r0, asr r0
    2260:	00000000 	andeq	r0, r0, r0
    2264:	f3000400 	vshl.u8	d0, d0, d0
    2268:	009f5001 	addseq	r5, pc, r1
	...
    2278:	01000000 	mrseq	r0, (UNDEF: 0)
    227c:	00005000 	andeq	r5, r0, r0
    2280:	00000000 	andeq	r0, r0, r0
    2284:	00040000 	andeq	r0, r4, r0
    2288:	9f5001f3 	svcls	0x005001f3
	...
    229c:	9f300002 	svcls	0x00300002
	...
    22a8:	00530001 	subseq	r0, r3, r1
    22ac:	00000000 	andeq	r0, r0, r0
    22b0:	01000000 	mrseq	r0, (UNDEF: 0)
    22b4:	00005000 	andeq	r5, r0, r0
	...
    22c4:	00010000 	andeq	r0, r1, r0
    22c8:	00000050 	andeq	r0, r0, r0, asr r0
    22cc:	00000000 	andeq	r0, r0, r0
    22d0:	f3000400 	vshl.u8	d0, d0, d0
    22d4:	009f5001 	addseq	r5, pc, r1
    22d8:	00000000 	andeq	r0, r0, r0
    22dc:	90000000 	andls	r0, r0, r0
    22e0:	96080015 			; <UNDEFINED> instruction: 0x96080015
    22e4:	02080015 	andeq	r0, r8, #21
    22e8:	969f3000 	ldrls	r3, [pc], r0
    22ec:	9a080015 	bls	202348 <__Stack_Size+0x201f48>
    22f0:	05080015 	streq	r0, [r8, #-21]
    22f4:	3c007300 	stccc	3, cr7, [r0], {-0}
    22f8:	159a9f1a 	ldrne	r9, [sl, #3866]	; 0xf1a
    22fc:	15a40800 	strne	r0, [r4, #2048]!	; 0x800
    2300:	00010800 	andeq	r0, r1, r0, lsl #16
    2304:	0015a653 	andseq	sl, r5, r3, asr r6
    2308:	0015a808 	andseq	sl, r5, r8, lsl #16
    230c:	53000108 	movwpl	r0, #264	; 0x108
    2310:	080015c8 	stmdaeq	r0, {r3, r6, r7, r8, sl, ip}
    2314:	080015ce 	stmdaeq	r0, {r1, r2, r3, r6, r7, r8, sl, ip}
    2318:	00730008 	rsbseq	r0, r3, r8
    231c:	341af008 	ldrcc	pc, [sl], #-8
    2320:	15d89f25 	ldrbne	r9, [r8, #3877]	; 0xf25
    2324:	15dc0800 	ldrbne	r0, [ip, #2048]	; 0x800
    2328:	00090800 	andeq	r0, r9, r0, lsl #16
    232c:	000a0074 	andeq	r0, sl, r4, ror r0
    2330:	25381a07 	ldrcs	r1, [r8, #-2567]!	; 0xa07
    2334:	0015e69f 	mulseq	r5, pc, r6	; <UNPREDICTABLE>
    2338:	0015ea08 	andseq	lr, r5, r8, lsl #20
    233c:	74000908 	strvc	r0, [r0], #-2312	; 0x908
    2340:	38000a00 	stmdacc	r0, {r9, fp}
    2344:	9f253b1a 	svcls	0x00253b1a
    2348:	080015f2 	stmdaeq	r0, {r1, r4, r5, r6, r7, r8, sl, ip}
    234c:	080015f6 	stmdaeq	r0, {r1, r2, r4, r5, r6, r7, r8, sl, ip}
    2350:	00720009 	rsbseq	r0, r2, r9
    2354:	1ac0000a 	bne	ff002384 <SCS_BASE+0x1eff4384>
    2358:	009f253e 	addseq	r2, pc, lr, lsr r5	; <UNPREDICTABLE>
    235c:	00000000 	andeq	r0, r0, r0
    2360:	90000000 	andls	r0, r0, r0
    2364:	a8080015 	stmdage	r8, {r0, r2, r4}
    2368:	02080015 	andeq	r0, r8, #21
    236c:	a89f3000 	ldmge	pc, {ip, sp}	; <UNPREDICTABLE>
    2370:	ae080015 	mcrge	0, 0, r0, cr8, cr5, {0}
    2374:	07080015 	smladeq	r8, r5, r0, r0
    2378:	4e007300 	cdpmi	3, 0, cr7, cr0, cr0, {0}
    237c:	9f1a2441 	svcls	0x001a2441
    2380:	080015b4 	stmdaeq	r0, {r2, r4, r5, r7, r8, sl, ip}
    2384:	080015c4 	stmdaeq	r0, {r2, r6, r7, r8, sl, ip}
    2388:	00530001 	subseq	r0, r3, r1
    238c:	00000000 	andeq	r0, r0, r0
    2390:	90000000 	andls	r0, r0, r0
    2394:	b4080015 	strlt	r0, [r8], #-21
    2398:	02080015 	andeq	r0, r8, #21
    239c:	b49f3000 	ldrlt	r3, [pc], #0	; 23a4 <__Stack_Size+0x1fa4>
    23a0:	b8080015 	stmdalt	r8, {r0, r2, r4}
    23a4:	07080015 	smladeq	r8, r5, r0, r0
    23a8:	40007100 	andmi	r7, r0, r0, lsl #2
    23ac:	9f1a243c 	svcls	0x001a243c
	...
    23b8:	08001590 	stmdaeq	r0, {r4, r7, r8, sl, ip}
    23bc:	080015c8 	stmdaeq	r0, {r3, r6, r7, r8, sl, ip}
    23c0:	9f300002 	svcls	0x00300002
    23c4:	080015c8 	stmdaeq	r0, {r3, r6, r7, r8, sl, ip}
    23c8:	080015ce 	stmdaeq	r0, {r1, r2, r3, r6, r7, r8, sl, ip}
    23cc:	00730013 	rsbseq	r0, r3, r3, lsl r0
    23d0:	341af008 	ldrcc	pc, [sl], #-8
    23d4:	27530325 	ldrbcs	r0, [r3, -r5, lsr #6]
    23d8:	94220800 	strtls	r0, [r2], #-2048	; 0x800
    23dc:	1aff0801 	bne	fffc43e8 <SCS_BASE+0x1ffb63e8>
    23e0:	0015d89f 	mulseq	r5, pc, r8	; <UNPREDICTABLE>
    23e4:	0015dc08 	andseq	sp, r5, r8, lsl #24
    23e8:	74001408 	strvc	r1, [r0], #-1032	; 0x408
    23ec:	07000a00 	streq	r0, [r0, -r0, lsl #20]
    23f0:	0325381a 	teqeq	r5, #1703936	; 0x1a0000
    23f4:	08002753 	stmdaeq	r0, {r0, r1, r4, r6, r8, r9, sl, sp}
    23f8:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    23fc:	e69f1aff 			; <UNDEFINED> instruction: 0xe69f1aff
    2400:	ea080015 	b	20245c <__Stack_Size+0x20205c>
    2404:	14080015 	strne	r0, [r8], #-21
    2408:	0a007400 	beq	1f410 <__Stack_Size+0x1f010>
    240c:	3b1a3800 	blcc	690414 <__Stack_Size+0x690014>
    2410:	27530325 	ldrbcs	r0, [r3, -r5, lsr #6]
    2414:	94220800 	strtls	r0, [r2], #-2048	; 0x800
    2418:	1aff0801 	bne	fffc4424 <SCS_BASE+0x1ffb6424>
    241c:	0015f29f 	mulseq	r5, pc, r2	; <UNPREDICTABLE>
    2420:	0015f608 	andseq	pc, r5, r8, lsl #12
    2424:	72001408 	andvc	r1, r0, #8, 8	; 0x8000000
    2428:	c0000a00 	andgt	r0, r0, r0, lsl #20
    242c:	03253e1a 	teqeq	r5, #416	; 0x1a0
    2430:	08002763 	stmdaeq	r0, {r0, r1, r5, r6, r8, r9, sl, sp}
    2434:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    2438:	009f1aff 			; <UNDEFINED> instruction: 0x009f1aff
	...
    2448:	01000000 	mrseq	r0, (UNDEF: 0)
    244c:	00005000 	andeq	r5, r0, r0
    2450:	00000000 	andeq	r0, r0, r0
    2454:	00040000 	andeq	r0, r4, r0
    2458:	9f5001f3 	svcls	0x005001f3
	...
    2464:	00500001 	subseq	r0, r0, r1
    2468:	00000000 	andeq	r0, r0, r0
    246c:	04000000 	streq	r0, [r0], #-0
    2470:	5001f300 	andpl	pc, r1, r0, lsl #6
    2474:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2478:	00000000 	andeq	r0, r0, r0
    247c:	00161400 	andseq	r1, r6, r0, lsl #8
    2480:	00161c08 	andseq	r1, r6, r8, lsl #24
    2484:	50000108 	andpl	r0, r0, r8, lsl #2
    2488:	0800161c 	stmdaeq	r0, {r2, r3, r4, r9, sl, ip}
    248c:	0800161e 	stmdaeq	r0, {r1, r2, r3, r4, r9, sl, ip}
    2490:	01f30004 	mvnseq	r0, r4
    2494:	161e9f50 	ssaxne	r9, lr, r0
    2498:	16220800 	strtne	r0, [r2], -r0, lsl #16
    249c:	00010800 	andeq	r0, r1, r0, lsl #16
    24a0:	00162250 	andseq	r2, r6, r0, asr r2
    24a4:	00162c08 	andseq	r2, r6, r8, lsl #24
    24a8:	f3000408 	vshl.u8	d0, d8, d0
    24ac:	009f5001 	addseq	r5, pc, r1
    24b0:	00000000 	andeq	r0, r0, r0
    24b4:	2c000000 	stccs	0, cr0, [r0], {-0}
    24b8:	34080016 	strcc	r0, [r8], #-22
    24bc:	01080016 	tsteq	r8, r6, lsl r0
    24c0:	16345000 	ldrtne	r5, [r4], -r0
    24c4:	16360800 	ldrtne	r0, [r6], -r0, lsl #16
    24c8:	00040800 	andeq	r0, r4, r0, lsl #16
    24cc:	9f5001f3 	svcls	0x005001f3
    24d0:	08001636 	stmdaeq	r0, {r1, r2, r4, r5, r9, sl, ip}
    24d4:	0800163a 	stmdaeq	r0, {r1, r3, r4, r5, r9, sl, ip}
    24d8:	3a500001 	bcc	14024e4 <__Stack_Size+0x14020e4>
    24dc:	44080016 	strmi	r0, [r8], #-22
    24e0:	04080016 	streq	r0, [r8], #-22
    24e4:	5001f300 	andpl	pc, r1, r0, lsl #6
    24e8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    24ec:	00000000 	andeq	r0, r0, r0
    24f0:	00164400 	andseq	r4, r6, r0, lsl #8
    24f4:	00164c08 	andseq	r4, r6, r8, lsl #24
    24f8:	50000108 	andpl	r0, r0, r8, lsl #2
    24fc:	0800164c 	stmdaeq	r0, {r2, r3, r6, r9, sl, ip}
    2500:	0800164e 	stmdaeq	r0, {r1, r2, r3, r6, r9, sl, ip}
    2504:	01f30004 	mvnseq	r0, r4
    2508:	164e9f50 			; <UNDEFINED> instruction: 0x164e9f50
    250c:	16520800 	ldrbne	r0, [r2], -r0, lsl #16
    2510:	00010800 	andeq	r0, r1, r0, lsl #16
    2514:	00165250 	andseq	r5, r6, r0, asr r2
    2518:	00165c08 	andseq	r5, r6, r8, lsl #24
    251c:	f3000408 	vshl.u8	d0, d8, d0
    2520:	009f5001 	addseq	r5, pc, r1
    2524:	00000000 	andeq	r0, r0, r0
    2528:	5c000000 	stcpl	0, cr0, [r0], {-0}
    252c:	64080016 	strvs	r0, [r8], #-22
    2530:	01080016 	tsteq	r8, r6, lsl r0
    2534:	16645000 	strbtne	r5, [r4], -r0
    2538:	16660800 	strbtne	r0, [r6], -r0, lsl #16
    253c:	00040800 	andeq	r0, r4, r0, lsl #16
    2540:	9f5001f3 	svcls	0x005001f3
    2544:	08001666 	stmdaeq	r0, {r1, r2, r5, r6, r9, sl, ip}
    2548:	0800166a 	stmdaeq	r0, {r1, r3, r5, r6, r9, sl, ip}
    254c:	6a500001 	bvs	1402558 <__Stack_Size+0x1402158>
    2550:	74080016 	strvc	r0, [r8], #-22
    2554:	04080016 	streq	r0, [r8], #-22
    2558:	5001f300 	andpl	pc, r1, r0, lsl #6
    255c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2560:	00000000 	andeq	r0, r0, r0
    2564:	00167400 	andseq	r7, r6, r0, lsl #8
    2568:	00168c08 	andseq	r8, r6, r8, lsl #24
    256c:	50000108 	andpl	r0, r0, r8, lsl #2
    2570:	0800168c 	stmdaeq	r0, {r2, r3, r7, r9, sl, ip}
    2574:	0800169c 	stmdaeq	r0, {r2, r3, r4, r7, r9, sl, ip}
    2578:	01f30004 	mvnseq	r0, r4
    257c:	00009f50 	andeq	r9, r0, r0, asr pc
    2580:	00000000 	andeq	r0, r0, r0
    2584:	16740000 	ldrbtne	r0, [r4], -r0
    2588:	16760800 	ldrbtne	r0, [r6], -r0, lsl #16
    258c:	00020800 	andeq	r0, r2, r0, lsl #16
    2590:	16769f30 	uhasxne	r9, r6, r0
    2594:	16880800 	strne	r0, [r8], r0, lsl #16
    2598:	00060800 	andeq	r0, r6, r0, lsl #16
    259c:	ff080072 			; <UNDEFINED> instruction: 0xff080072
    25a0:	16889f1a 	pkhbtne	r9, r8, sl, lsl #30
    25a4:	168c0800 	strne	r0, [ip], r0, lsl #16
    25a8:	00080800 	andeq	r0, r8, r0, lsl #16
    25ac:	1a4f0070 	bne	13c2774 <__Stack_Size+0x13c2374>
    25b0:	9f1aff08 	svcls	0x001aff08
    25b4:	0800168c 	stmdaeq	r0, {r2, r3, r7, r9, sl, ip}
    25b8:	0800169c 	stmdaeq	r0, {r2, r3, r4, r7, r9, sl, ip}
    25bc:	01f30009 	mvnseq	r0, r9
    25c0:	081a4f50 	ldmdaeq	sl, {r4, r6, r8, r9, sl, fp, lr}
    25c4:	009f1aff 			; <UNDEFINED> instruction: 0x009f1aff
    25c8:	00000000 	andeq	r0, r0, r0
    25cc:	74000000 	strvc	r0, [r0], #-0
    25d0:	7e080016 	mcrvc	0, 0, r0, cr8, cr6, {0}
    25d4:	02080016 	andeq	r0, r8, #22
    25d8:	7e9f3000 	cdpvc	0, 9, cr3, cr15, cr0, {0}
    25dc:	80080016 	andhi	r0, r8, r6, lsl r0
    25e0:	01080016 	tsteq	r8, r6, lsl r0
    25e4:	16805300 	strne	r5, [r0], r0, lsl #6
    25e8:	16860800 	strne	r0, [r6], r0, lsl #16
    25ec:	00020800 	andeq	r0, r2, r0, lsl #16
    25f0:	16869f30 			; <UNDEFINED> instruction: 0x16869f30
    25f4:	169c0800 	ldrne	r0, [ip], r0, lsl #16
    25f8:	00010800 	andeq	r0, r1, r0, lsl #16
    25fc:	00000053 	andeq	r0, r0, r3, asr r0
    2600:	00000000 	andeq	r0, r0, r0
    2604:	00167400 	andseq	r7, r6, r0, lsl #8
    2608:	00168808 	andseq	r8, r6, r8, lsl #16
    260c:	30000208 	andcc	r0, r0, r8, lsl #4
    2610:	0016889f 	mulseq	r6, pc, r8	; <UNPREDICTABLE>
    2614:	00168c08 	andseq	r8, r6, r8, lsl #24
    2618:	73000d08 	movwvc	r0, #3336	; 0xd08
    261c:	4f007000 	svcmi	0x00007000
    2620:	1aff081a 	bne	fffc4690 <SCS_BASE+0x1ffb6690>
    2624:	9f1a3125 	svcls	0x001a3125
    2628:	0800168c 	stmdaeq	r0, {r2, r3, r7, r9, sl, ip}
    262c:	0800169c 	stmdaeq	r0, {r2, r3, r4, r7, r9, sl, ip}
    2630:	0073000e 	rsbseq	r0, r3, lr
    2634:	4f5001f3 	svcmi	0x005001f3
    2638:	1aff081a 	bne	fffc46a8 <SCS_BASE+0x1ffb66a8>
    263c:	9f1a3125 	svcls	0x001a3125
	...
    2648:	080016a2 	stmdaeq	r0, {r1, r5, r7, r9, sl, ip}
    264c:	080016be 	stmdaeq	r0, {r1, r2, r3, r4, r5, r7, r9, sl, ip}
    2650:	9f300002 	svcls	0x00300002
    2654:	080016be 	stmdaeq	r0, {r1, r2, r3, r4, r5, r7, r9, sl, ip}
    2658:	080016c0 	stmdaeq	r0, {r6, r7, r9, sl, ip}
    265c:	00700007 	rsbseq	r0, r0, r7
    2660:	2e302448 	cdpcs	4, 3, cr2, cr0, cr8, {2}
    2664:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2668:	00000000 	andeq	r0, r0, r0
    266c:	0016a800 	andseq	sl, r6, r0, lsl #16
    2670:	0016ba08 	andseq	fp, r6, r8, lsl #20
    2674:	50000108 	andpl	r0, r0, r8, lsl #2
	...
    2688:	00500001 	subseq	r0, r0, r1
    268c:	00000000 	andeq	r0, r0, r0
    2690:	04000000 	streq	r0, [r0], #-0
    2694:	5001f300 	andpl	pc, r1, r0, lsl #6
    2698:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    26a8:	30000200 	andcc	r0, r0, r0, lsl #4
    26ac:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    26b0:	00000000 	andeq	r0, r0, r0
    26b4:	70000b00 	andvc	r0, r0, r0, lsl #22
    26b8:	1aff0800 	bne	fffc46c0 <SCS_BASE+0x1ffb66c0>
    26bc:	301a0073 	andscc	r0, sl, r3, ror r0
    26c0:	00009f2e 	andeq	r9, r0, lr, lsr #30
    26c4:	00000000 	andeq	r0, r0, r0
    26c8:	000c0000 	andeq	r0, ip, r0
    26cc:	085001f3 	ldmdaeq	r0, {r0, r1, r4, r5, r6, r7, r8}^
    26d0:	00731aff 	ldrshteq	r1, [r3], #-175	; 0xffffff51
    26d4:	9f2e301a 	svcls	0x002e301a
	...
    26e8:	00510001 	subseq	r0, r1, r1
    26ec:	00000000 	andeq	r0, r0, r0
    26f0:	04000000 	streq	r0, [r0], #-0
    26f4:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    26f8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    2708:	52000100 	andpl	r0, r0, #0, 2
	...
    2714:	01f30004 	mvnseq	r0, r4
    2718:	00009f52 	andeq	r9, r0, r2, asr pc
	...
    2728:	00010000 	andeq	r0, r1, r0
    272c:	00000053 	andeq	r0, r0, r3, asr r0
    2730:	00000000 	andeq	r0, r0, r0
    2734:	f3000400 	vshl.u8	d0, d0, d0
    2738:	009f5301 	addseq	r5, pc, r1, lsl #6
	...
    2748:	02000000 	andeq	r0, r0, #0
    274c:	009f3000 	addseq	r3, pc, r0
    2750:	00000000 	andeq	r0, r0, r0
    2754:	01000000 	mrseq	r0, (UNDEF: 0)
    2758:	00005400 	andeq	r5, r0, r0, lsl #8
    275c:	00000000 	andeq	r0, r0, r0
    2760:	00070000 	andeq	r0, r7, r0
    2764:	0c0b0074 	stceq	0, cr0, [fp], {116}	; 0x74
    2768:	009f1aff 			; <UNDEFINED> instruction: 0x009f1aff
    276c:	00000000 	andeq	r0, r0, r0
    2770:	01000000 	mrseq	r0, (UNDEF: 0)
    2774:	00005200 	andeq	r5, r0, r0, lsl #4
	...
    2784:	00020000 	andeq	r0, r2, r0
    2788:	00009f30 	andeq	r9, r0, r0, lsr pc
    278c:	00000000 	andeq	r0, r0, r0
    2790:	00010000 	andeq	r0, r1, r0
    2794:	00000055 	andeq	r0, r0, r5, asr r0
    2798:	00000000 	andeq	r0, r0, r0
    279c:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    27b0:	00510001 	subseq	r0, r1, r1
    27b4:	00000000 	andeq	r0, r0, r0
    27b8:	04000000 	streq	r0, [r0], #-0
    27bc:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    27c0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    27d0:	52000100 	andpl	r0, r0, #0, 2
	...
    27dc:	01f30004 	mvnseq	r0, r4
    27e0:	00009f52 	andeq	r9, r0, r2, asr pc
	...
    27f0:	00010000 	andeq	r0, r1, r0
    27f4:	00000053 	andeq	r0, r0, r3, asr r0
    27f8:	00000000 	andeq	r0, r0, r0
    27fc:	f3000400 	vshl.u8	d0, d0, d0
    2800:	009f5301 	addseq	r5, pc, r1, lsl #6
	...
    2810:	02000000 	andeq	r0, r0, #0
    2814:	009f3000 	addseq	r3, pc, r0
    2818:	00000000 	andeq	r0, r0, r0
    281c:	01000000 	mrseq	r0, (UNDEF: 0)
    2820:	00005500 	andeq	r5, r0, r0, lsl #10
    2824:	00000000 	andeq	r0, r0, r0
    2828:	00010000 	andeq	r0, r1, r0
    282c:	00000053 	andeq	r0, r0, r3, asr r0
	...
    283c:	30000200 	andcc	r0, r0, r0, lsl #4
    2840:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2844:	00000000 	andeq	r0, r0, r0
    2848:	54000100 	strpl	r0, [r0], #-256	; 0x100
	...
    2854:	00540001 	subseq	r0, r4, r1
	...
    2864:	02000000 	andeq	r0, r0, #0
    2868:	009f3000 	addseq	r3, pc, r0
    286c:	00000000 	andeq	r0, r0, r0
    2870:	05000000 	streq	r0, [r0, #-0]
    2874:	34007100 	strcc	r7, [r0], #-256	; 0x100
    2878:	00009f24 	andeq	r9, r0, r4, lsr #30
    287c:	00000000 	andeq	r0, r0, r0
    2880:	00060000 	andeq	r0, r6, r0
    2884:	345101f3 	ldrbcc	r0, [r1], #-499	; 0x1f3
    2888:	00009f24 	andeq	r9, r0, r4, lsr #30
	...
    2898:	00010000 	andeq	r0, r1, r0
    289c:	00000050 	andeq	r0, r0, r0, asr r0
    28a0:	00000000 	andeq	r0, r0, r0
    28a4:	f3000400 	vshl.u8	d0, d0, d0
    28a8:	009f5001 	addseq	r5, pc, r1
    28ac:	00000000 	andeq	r0, r0, r0
    28b0:	01000000 	mrseq	r0, (UNDEF: 0)
    28b4:	00005000 	andeq	r5, r0, r0
    28b8:	00000000 	andeq	r0, r0, r0
    28bc:	00040000 	andeq	r0, r4, r0
    28c0:	9f5001f3 	svcls	0x005001f3
	...
    28cc:	00500001 	subseq	r0, r0, r1
    28d0:	00000000 	andeq	r0, r0, r0
    28d4:	04000000 	streq	r0, [r0], #-0
    28d8:	5001f300 	andpl	pc, r1, r0, lsl #6
    28dc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    28e0:	00000000 	andeq	r0, r0, r0
    28e4:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    28f0:	01f30004 	mvnseq	r0, r4
    28f4:	00009f50 	andeq	r9, r0, r0, asr pc
    28f8:	00000000 	andeq	r0, r0, r0
    28fc:	00010000 	andeq	r0, r1, r0
    2900:	00000050 	andeq	r0, r0, r0, asr r0
    2904:	00000000 	andeq	r0, r0, r0
    2908:	f3000400 	vshl.u8	d0, d0, d0
    290c:	009f5001 	addseq	r5, pc, r1
    2910:	00000000 	andeq	r0, r0, r0
    2914:	01000000 	mrseq	r0, (UNDEF: 0)
    2918:	00005000 	andeq	r5, r0, r0
    291c:	00000000 	andeq	r0, r0, r0
    2920:	00040000 	andeq	r0, r4, r0
    2924:	9f5001f3 	svcls	0x005001f3
	...
    2930:	00500001 	subseq	r0, r0, r1
    2934:	00000000 	andeq	r0, r0, r0
    2938:	04000000 	streq	r0, [r0], #-0
    293c:	5001f300 	andpl	pc, r1, r0, lsl #6
    2940:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2944:	00000000 	andeq	r0, r0, r0
    2948:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    2954:	01f30004 	mvnseq	r0, r4
    2958:	00009f50 	andeq	r9, r0, r0, asr pc
    295c:	00000000 	andeq	r0, r0, r0
    2960:	00010000 	andeq	r0, r1, r0
    2964:	00000050 	andeq	r0, r0, r0, asr r0
	...
    2974:	30000200 	andcc	r0, r0, r0, lsl #4
    2978:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    297c:	00000000 	andeq	r0, r0, r0
    2980:	56000100 	strpl	r0, [r0], -r0, lsl #2
	...
    2994:	9f300002 	svcls	0x00300002
	...
    29a0:	00530001 	subseq	r0, r3, r1
    29a4:	00000000 	andeq	r0, r0, r0
    29a8:	01000000 	mrseq	r0, (UNDEF: 0)
    29ac:	00005300 	andeq	r5, r0, r0, lsl #6
	...
    29bc:	00020000 	andeq	r0, r2, r0
    29c0:	00009f30 	andeq	r9, r0, r0, lsr pc
    29c4:	00000000 	andeq	r0, r0, r0
    29c8:	00010000 	andeq	r0, r1, r0
    29cc:	00000054 	andeq	r0, r0, r4, asr r0
    29d0:	00000000 	andeq	r0, r0, r0
    29d4:	71000800 	tstvc	r0, r0, lsl #16
    29d8:	7502940c 	strvc	r9, [r2, #-1036]	; 0x40c
    29dc:	009f2100 	addseq	r2, pc, r0, lsl #2
    29e0:	00000000 	andeq	r0, r0, r0
    29e4:	01000000 	mrseq	r0, (UNDEF: 0)
    29e8:	00005400 	andeq	r5, r0, r0, lsl #8
	...
    29f8:	00020000 	andeq	r0, r2, r0
    29fc:	00009f30 	andeq	r9, r0, r0, lsr pc
    2a00:	00000000 	andeq	r0, r0, r0
    2a04:	00010000 	andeq	r0, r1, r0
    2a08:	00000054 	andeq	r0, r0, r4, asr r0
	...
    2a18:	30000200 	andcc	r0, r0, r0, lsl #4
    2a1c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2a20:	00000000 	andeq	r0, r0, r0
    2a24:	53000100 	movwpl	r0, #256	; 0x100
	...
    2a30:	00530001 	subseq	r0, r3, r1
    2a34:	00000000 	andeq	r0, r0, r0
    2a38:	01000000 	mrseq	r0, (UNDEF: 0)
    2a3c:	00005300 	andeq	r5, r0, r0, lsl #6
    2a40:	00000000 	andeq	r0, r0, r0
    2a44:	00010000 	andeq	r0, r1, r0
    2a48:	00000053 	andeq	r0, r0, r3, asr r0
    2a4c:	00000000 	andeq	r0, r0, r0
    2a50:	52000100 	andpl	r0, r0, #0, 2
	...
    2a5c:	00530001 	subseq	r0, r3, r1
    2a60:	00000000 	andeq	r0, r0, r0
    2a64:	01000000 	mrseq	r0, (UNDEF: 0)
    2a68:	00005300 	andeq	r5, r0, r0, lsl #6
	...
    2a78:	00020000 	andeq	r0, r2, r0
    2a7c:	00009f30 	andeq	r9, r0, r0, lsr pc
    2a80:	00000000 	andeq	r0, r0, r0
    2a84:	00010000 	andeq	r0, r1, r0
    2a88:	00000055 	andeq	r0, r0, r5, asr r0
    2a8c:	00000000 	andeq	r0, r0, r0
    2a90:	52000100 	andpl	r0, r0, #0, 2
	...
    2a9c:	00550001 	subseq	r0, r5, r1
	...
    2aac:	02000000 	andeq	r0, r0, #0
    2ab0:	009f3000 	addseq	r3, pc, r0
    2ab4:	00000000 	andeq	r0, r0, r0
    2ab8:	01000000 	mrseq	r0, (UNDEF: 0)
    2abc:	00005600 	andeq	r5, r0, r0, lsl #12
	...
    2acc:	00020000 	andeq	r0, r2, r0
    2ad0:	00009f30 	andeq	r9, r0, r0, lsr pc
    2ad4:	00000000 	andeq	r0, r0, r0
    2ad8:	00010000 	andeq	r0, r1, r0
    2adc:	00000053 	andeq	r0, r0, r3, asr r0
    2ae0:	00000000 	andeq	r0, r0, r0
    2ae4:	53000100 	movwpl	r0, #256	; 0x100
	...
    2af0:	00530001 	subseq	r0, r3, r1
    2af4:	00000000 	andeq	r0, r0, r0
    2af8:	01000000 	mrseq	r0, (UNDEF: 0)
    2afc:	00005300 	andeq	r5, r0, r0, lsl #6
    2b00:	00000000 	andeq	r0, r0, r0
    2b04:	00010000 	andeq	r0, r1, r0
    2b08:	00000052 	andeq	r0, r0, r2, asr r0
    2b0c:	00000000 	andeq	r0, r0, r0
    2b10:	53000100 	movwpl	r0, #256	; 0x100
	...
    2b1c:	00530001 	subseq	r0, r3, r1
	...
    2b2c:	02000000 	andeq	r0, r0, #0
    2b30:	009f3000 	addseq	r3, pc, r0
    2b34:	00000000 	andeq	r0, r0, r0
    2b38:	01000000 	mrseq	r0, (UNDEF: 0)
    2b3c:	00005400 	andeq	r5, r0, r0, lsl #8
    2b40:	00000000 	andeq	r0, r0, r0
    2b44:	00010000 	andeq	r0, r1, r0
    2b48:	00000055 	andeq	r0, r0, r5, asr r0
    2b4c:	00000000 	andeq	r0, r0, r0
    2b50:	54000100 	strpl	r0, [r0], #-256	; 0x100
	...
    2b64:	00510001 	subseq	r0, r1, r1
    2b68:	00000000 	andeq	r0, r0, r0
    2b6c:	04000000 	streq	r0, [r0], #-0
    2b70:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    2b74:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    2b84:	30000200 	andcc	r0, r0, r0, lsl #4
    2b88:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2b8c:	00000000 	andeq	r0, r0, r0
    2b90:	52000100 	andpl	r0, r0, #0, 2
	...
    2ba4:	9f300002 	svcls	0x00300002
	...
    2bb0:	00530001 	subseq	r0, r3, r1
    2bb4:	00000000 	andeq	r0, r0, r0
    2bb8:	01000000 	mrseq	r0, (UNDEF: 0)
    2bbc:	00005300 	andeq	r5, r0, r0, lsl #6
	...
    2bcc:	00020000 	andeq	r0, r2, r0
    2bd0:	00009f30 	andeq	r9, r0, r0, lsr pc
    2bd4:	00000000 	andeq	r0, r0, r0
    2bd8:	00010000 	andeq	r0, r1, r0
    2bdc:	00000054 	andeq	r0, r0, r4, asr r0
    2be0:	00000000 	andeq	r0, r0, r0
    2be4:	54000100 	strpl	r0, [r0], #-256	; 0x100
	...
    2bf0:	08001730 	stmdaeq	r0, {r4, r5, r8, r9, sl, ip}
    2bf4:	08001738 	stmdaeq	r0, {r3, r4, r5, r8, r9, sl, ip}
    2bf8:	38510001 	ldmdacc	r1, {r0}^
    2bfc:	3a080017 	bcc	202c60 <__Stack_Size+0x202860>
    2c00:	04080017 	streq	r0, [r8], #-23
    2c04:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    2c08:	00173a9f 	mulseq	r7, pc, sl	; <UNPREDICTABLE>
    2c0c:	00173e08 	andseq	r3, r7, r8, lsl #28
    2c10:	51000108 	tstpl	r0, r8, lsl #2
    2c14:	0800173e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r8, r9, sl, ip}
    2c18:	08001742 	stmdaeq	r0, {r1, r6, r8, r9, sl, ip}
    2c1c:	01f30004 	mvnseq	r0, r4
    2c20:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    2c30:	00010000 	andeq	r0, r1, r0
    2c34:	00000052 	andeq	r0, r0, r2, asr r0
    2c38:	00000000 	andeq	r0, r0, r0
    2c3c:	f3000400 	vshl.u8	d0, d0, d0
    2c40:	009f5201 	addseq	r5, pc, r1, lsl #4
	...
    2c50:	01000000 	mrseq	r0, (UNDEF: 0)
    2c54:	00005100 	andeq	r5, r0, r0, lsl #2
    2c58:	00000000 	andeq	r0, r0, r0
    2c5c:	00040000 	andeq	r0, r4, r0
    2c60:	9f5101f3 	svcls	0x005101f3
	...
    2c6c:	00510001 	subseq	r0, r1, r1
    2c70:	00000000 	andeq	r0, r0, r0
    2c74:	04000000 	streq	r0, [r0], #-0
    2c78:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    2c7c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    2c8c:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    2c98:	01f30004 	mvnseq	r0, r4
    2c9c:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    2cac:	00020000 	andeq	r0, r2, r0
    2cb0:	00009f30 	andeq	r9, r0, r0, lsr pc
    2cb4:	00000000 	andeq	r0, r0, r0
    2cb8:	00010000 	andeq	r0, r1, r0
    2cbc:	00000053 	andeq	r0, r0, r3, asr r0
    2cc0:	00000000 	andeq	r0, r0, r0
    2cc4:	53000100 	movwpl	r0, #256	; 0x100
	...
    2cd0:	00510001 	subseq	r0, r1, r1
	...
    2ce0:	01000000 	mrseq	r0, (UNDEF: 0)
    2ce4:	00005000 	andeq	r5, r0, r0
    2ce8:	00000000 	andeq	r0, r0, r0
    2cec:	00010000 	andeq	r0, r1, r0
    2cf0:	00000054 	andeq	r0, r0, r4, asr r0
    2cf4:	00000000 	andeq	r0, r0, r0
    2cf8:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    2d04:	00540001 	subseq	r0, r4, r1
	...
    2d14:	01000000 	mrseq	r0, (UNDEF: 0)
    2d18:	00005100 	andeq	r5, r0, r0, lsl #2
    2d1c:	00000000 	andeq	r0, r0, r0
    2d20:	00040000 	andeq	r0, r4, r0
    2d24:	9f5101f3 	svcls	0x005101f3
	...
    2d38:	00520001 	subseq	r0, r2, r1
    2d3c:	00000000 	andeq	r0, r0, r0
    2d40:	04000000 	streq	r0, [r0], #-0
    2d44:	5201f300 	andpl	pc, r1, #0, 6
    2d48:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    2d58:	53000100 	movwpl	r0, #256	; 0x100
	...
    2d64:	01f30004 	mvnseq	r0, r4
    2d68:	00009f53 	andeq	r9, r0, r3, asr pc
    2d6c:	00000000 	andeq	r0, r0, r0
    2d70:	00010000 	andeq	r0, r1, r0
    2d74:	00000053 	andeq	r0, r0, r3, asr r0
    2d78:	00000000 	andeq	r0, r0, r0
    2d7c:	f3000400 	vshl.u8	d0, d0, d0
    2d80:	009f5301 	addseq	r5, pc, r1, lsl #6
	...
    2d90:	02000000 	andeq	r0, r0, #0
    2d94:	009f3000 	addseq	r3, pc, r0
    2d98:	00000000 	andeq	r0, r0, r0
    2d9c:	01000000 	mrseq	r0, (UNDEF: 0)
    2da0:	00005100 	andeq	r5, r0, r0, lsl #2
    2da4:	00000000 	andeq	r0, r0, r0
    2da8:	00010000 	andeq	r0, r1, r0
    2dac:	00000051 	andeq	r0, r0, r1, asr r0
	...
    2dbc:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    2dc8:	01f30004 	mvnseq	r0, r4
    2dcc:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    2ddc:	00010000 	andeq	r0, r1, r0
    2de0:	00000053 	andeq	r0, r0, r3, asr r0
    2de4:	00000000 	andeq	r0, r0, r0
    2de8:	f3000400 	vshl.u8	d0, d0, d0
    2dec:	009f5301 	addseq	r5, pc, r1, lsl #6
	...
    2dfc:	02000000 	andeq	r0, r0, #0
    2e00:	009f3000 	addseq	r3, pc, r0
    2e04:	00000000 	andeq	r0, r0, r0
    2e08:	06000000 	streq	r0, [r0], -r0
    2e0c:	08007400 	stmdaeq	r0, {sl, ip, sp, lr}
    2e10:	009f1aff 			; <UNDEFINED> instruction: 0x009f1aff
    2e14:	00000000 	andeq	r0, r0, r0
    2e18:	01000000 	mrseq	r0, (UNDEF: 0)
    2e1c:	00005100 	andeq	r5, r0, r0, lsl #2
	...
    2e2c:	00010000 	andeq	r0, r1, r0
    2e30:	00000050 	andeq	r0, r0, r0, asr r0
    2e34:	00000000 	andeq	r0, r0, r0
    2e38:	54000100 	strpl	r0, [r0], #-256	; 0x100
	...
    2e4c:	00510001 	subseq	r0, r1, r1
    2e50:	00000000 	andeq	r0, r0, r0
    2e54:	04000000 	streq	r0, [r0], #-0
    2e58:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    2e5c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    2e6c:	52000100 	andpl	r0, r0, #0, 2
	...
    2e78:	01f30004 	mvnseq	r0, r4
    2e7c:	00009f52 	andeq	r9, r0, r2, asr pc
	...
    2e8c:	00010000 	andeq	r0, r1, r0
    2e90:	00000053 	andeq	r0, r0, r3, asr r0
    2e94:	00000000 	andeq	r0, r0, r0
    2e98:	f3000400 	vshl.u8	d0, d0, d0
    2e9c:	009f5301 	addseq	r5, pc, r1, lsl #6
	...
    2eac:	02000000 	andeq	r0, r0, #0
    2eb0:	009f3000 	addseq	r3, pc, r0
    2eb4:	00000000 	andeq	r0, r0, r0
    2eb8:	05000000 	streq	r0, [r0, #-0]
    2ebc:	37007300 	strcc	r7, [r0, -r0, lsl #6]
    2ec0:	00009f21 	andeq	r9, r0, r1, lsr #30
    2ec4:	00000000 	andeq	r0, r0, r0
    2ec8:	00050000 	andeq	r0, r5, r0
    2ecc:	21370073 	teqcs	r7, r3, ror r0
    2ed0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2ed4:	00000000 	andeq	r0, r0, r0
    2ed8:	53000100 	movwpl	r0, #256	; 0x100
	...
    2eec:	00500001 	subseq	r0, r0, r1
    2ef0:	00000000 	andeq	r0, r0, r0
    2ef4:	01000000 	mrseq	r0, (UNDEF: 0)
    2ef8:	00005400 	andeq	r5, r0, r0, lsl #8
	...
    2f08:	00010000 	andeq	r0, r1, r0
    2f0c:	00000051 	andeq	r0, r0, r1, asr r0
    2f10:	00000000 	andeq	r0, r0, r0
    2f14:	f3000400 	vshl.u8	d0, d0, d0
    2f18:	009f5101 	addseq	r5, pc, r1, lsl #2
	...
    2f28:	01000000 	mrseq	r0, (UNDEF: 0)
    2f2c:	00005200 	andeq	r5, r0, r0, lsl #4
    2f30:	00000000 	andeq	r0, r0, r0
    2f34:	00040000 	andeq	r0, r4, r0
    2f38:	9f5201f3 	svcls	0x005201f3
	...
    2f4c:	00530001 	subseq	r0, r3, r1
    2f50:	00000000 	andeq	r0, r0, r0
    2f54:	04000000 	streq	r0, [r0], #-0
    2f58:	5301f300 	movwpl	pc, #4864	; 0x1300	; <UNPREDICTABLE>
    2f5c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    2f6c:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    2f78:	01f30004 	mvnseq	r0, r4
    2f7c:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    2f8c:	00020000 	andeq	r0, r2, r0
    2f90:	00009f30 	andeq	r9, r0, r0, lsr pc
    2f94:	00000000 	andeq	r0, r0, r0
    2f98:	00010000 	andeq	r0, r1, r0
    2f9c:	00000053 	andeq	r0, r0, r3, asr r0
    2fa0:	00000000 	andeq	r0, r0, r0
    2fa4:	53000100 	movwpl	r0, #256	; 0x100
	...
    2fb0:	00510001 	subseq	r0, r1, r1
	...
    2fc0:	01000000 	mrseq	r0, (UNDEF: 0)
    2fc4:	00005100 	andeq	r5, r0, r0, lsl #2
    2fc8:	00000000 	andeq	r0, r0, r0
    2fcc:	00040000 	andeq	r0, r4, r0
    2fd0:	9f5101f3 	svcls	0x005101f3
	...
    2fe4:	9f300002 	svcls	0x00300002
	...
    2ff0:	00530001 	subseq	r0, r3, r1
    2ff4:	00000000 	andeq	r0, r0, r0
    2ff8:	01000000 	mrseq	r0, (UNDEF: 0)
    2ffc:	00005300 	andeq	r5, r0, r0, lsl #6
    3000:	00000000 	andeq	r0, r0, r0
    3004:	00010000 	andeq	r0, r1, r0
    3008:	00000051 	andeq	r0, r0, r1, asr r0
	...
    3018:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    3024:	01f30004 	mvnseq	r0, r4
    3028:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    3038:	00010000 	andeq	r0, r1, r0
    303c:	00000052 	andeq	r0, r0, r2, asr r0
    3040:	00000000 	andeq	r0, r0, r0
    3044:	f3000400 	vshl.u8	d0, d0, d0
    3048:	009f5201 	addseq	r5, pc, r1, lsl #4
	...
    3058:	01000000 	mrseq	r0, (UNDEF: 0)
    305c:	00005300 	andeq	r5, r0, r0, lsl #6
    3060:	00000000 	andeq	r0, r0, r0
    3064:	00040000 	andeq	r0, r4, r0
    3068:	9f5301f3 	svcls	0x005301f3
	...
    307c:	9f300002 	svcls	0x00300002
	...
    3088:	00560001 	subseq	r0, r6, r1
    308c:	00000000 	andeq	r0, r0, r0
    3090:	01000000 	mrseq	r0, (UNDEF: 0)
    3094:	00005600 	andeq	r5, r0, r0, lsl #12
    3098:	00000000 	andeq	r0, r0, r0
    309c:	00010000 	andeq	r0, r1, r0
    30a0:	00000051 	andeq	r0, r0, r1, asr r0
	...
    30b0:	30000200 	andcc	r0, r0, r0, lsl #4
    30b4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    30b8:	00000000 	andeq	r0, r0, r0
    30bc:	54000100 	strpl	r0, [r0], #-256	; 0x100
	...
    30c8:	00540001 	subseq	r0, r4, r1
	...
    30d8:	02000000 	andeq	r0, r0, #0
    30dc:	009f3000 	addseq	r3, pc, r0
    30e0:	00000000 	andeq	r0, r0, r0
    30e4:	01000000 	mrseq	r0, (UNDEF: 0)
    30e8:	00005500 	andeq	r5, r0, r0, lsl #10
    30ec:	00000000 	andeq	r0, r0, r0
    30f0:	00010000 	andeq	r0, r1, r0
    30f4:	00000055 	andeq	r0, r0, r5, asr r0
	...
    3104:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    3110:	01f30004 	mvnseq	r0, r4
    3114:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    3124:	00020000 	andeq	r0, r2, r0
    3128:	00009f30 	andeq	r9, r0, r0, lsr pc
    312c:	00000000 	andeq	r0, r0, r0
    3130:	00010000 	andeq	r0, r1, r0
    3134:	00000053 	andeq	r0, r0, r3, asr r0
    3138:	00000000 	andeq	r0, r0, r0
    313c:	53000100 	movwpl	r0, #256	; 0x100
	...
    3148:	00510001 	subseq	r0, r1, r1
	...
    3158:	01000000 	mrseq	r0, (UNDEF: 0)
    315c:	00005100 	andeq	r5, r0, r0, lsl #2
    3160:	00000000 	andeq	r0, r0, r0
    3164:	00040000 	andeq	r0, r4, r0
    3168:	9f5101f3 	svcls	0x005101f3
	...
    317c:	9f300002 	svcls	0x00300002
	...
    3188:	00530001 	subseq	r0, r3, r1
    318c:	00000000 	andeq	r0, r0, r0
    3190:	01000000 	mrseq	r0, (UNDEF: 0)
    3194:	00005300 	andeq	r5, r0, r0, lsl #6
    3198:	00000000 	andeq	r0, r0, r0
    319c:	00010000 	andeq	r0, r1, r0
    31a0:	00000051 	andeq	r0, r0, r1, asr r0
	...
    31b0:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    31bc:	01f30004 	mvnseq	r0, r4
    31c0:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    31d0:	00020000 	andeq	r0, r2, r0
    31d4:	00009f30 	andeq	r9, r0, r0, lsr pc
    31d8:	00000000 	andeq	r0, r0, r0
    31dc:	00010000 	andeq	r0, r1, r0
    31e0:	00000053 	andeq	r0, r0, r3, asr r0
    31e4:	00000000 	andeq	r0, r0, r0
    31e8:	53000100 	movwpl	r0, #256	; 0x100
	...
    31f4:	00510001 	subseq	r0, r1, r1
	...
    3204:	01000000 	mrseq	r0, (UNDEF: 0)
    3208:	00005100 	andeq	r5, r0, r0, lsl #2
    320c:	00000000 	andeq	r0, r0, r0
    3210:	00040000 	andeq	r0, r4, r0
    3214:	9f5101f3 	svcls	0x005101f3
	...
    3228:	9f300002 	svcls	0x00300002
	...
    3234:	00530001 	subseq	r0, r3, r1
    3238:	00000000 	andeq	r0, r0, r0
    323c:	01000000 	mrseq	r0, (UNDEF: 0)
    3240:	00005300 	andeq	r5, r0, r0, lsl #6
    3244:	00000000 	andeq	r0, r0, r0
    3248:	00010000 	andeq	r0, r1, r0
    324c:	00000051 	andeq	r0, r0, r1, asr r0
	...
    325c:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    3268:	01f30004 	mvnseq	r0, r4
    326c:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    327c:	00020000 	andeq	r0, r2, r0
    3280:	00009f30 	andeq	r9, r0, r0, lsr pc
    3284:	00000000 	andeq	r0, r0, r0
    3288:	00010000 	andeq	r0, r1, r0
    328c:	00000053 	andeq	r0, r0, r3, asr r0
    3290:	00000000 	andeq	r0, r0, r0
    3294:	53000100 	movwpl	r0, #256	; 0x100
	...
    32a0:	00510001 	subseq	r0, r1, r1
	...
    32b0:	01000000 	mrseq	r0, (UNDEF: 0)
    32b4:	00005100 	andeq	r5, r0, r0, lsl #2
    32b8:	00000000 	andeq	r0, r0, r0
    32bc:	00040000 	andeq	r0, r4, r0
    32c0:	9f5101f3 	svcls	0x005101f3
	...
    32d4:	9f300002 	svcls	0x00300002
	...
    32e0:	00530001 	subseq	r0, r3, r1
    32e4:	00000000 	andeq	r0, r0, r0
    32e8:	01000000 	mrseq	r0, (UNDEF: 0)
    32ec:	00005300 	andeq	r5, r0, r0, lsl #6
    32f0:	00000000 	andeq	r0, r0, r0
    32f4:	00010000 	andeq	r0, r1, r0
    32f8:	00000051 	andeq	r0, r0, r1, asr r0
	...
    3308:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    3314:	01f30004 	mvnseq	r0, r4
    3318:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    3328:	00020000 	andeq	r0, r2, r0
    332c:	00009f30 	andeq	r9, r0, r0, lsr pc
    3330:	00000000 	andeq	r0, r0, r0
    3334:	00010000 	andeq	r0, r1, r0
    3338:	00000053 	andeq	r0, r0, r3, asr r0
    333c:	00000000 	andeq	r0, r0, r0
    3340:	53000100 	movwpl	r0, #256	; 0x100
	...
    334c:	00510001 	subseq	r0, r1, r1
	...
    335c:	01000000 	mrseq	r0, (UNDEF: 0)
    3360:	00005100 	andeq	r5, r0, r0, lsl #2
    3364:	00000000 	andeq	r0, r0, r0
    3368:	00040000 	andeq	r0, r4, r0
    336c:	9f5101f3 	svcls	0x005101f3
	...
    3380:	9f300002 	svcls	0x00300002
	...
    338c:	00530001 	subseq	r0, r3, r1
    3390:	00000000 	andeq	r0, r0, r0
    3394:	01000000 	mrseq	r0, (UNDEF: 0)
    3398:	00005300 	andeq	r5, r0, r0, lsl #6
    339c:	00000000 	andeq	r0, r0, r0
    33a0:	00010000 	andeq	r0, r1, r0
    33a4:	00000051 	andeq	r0, r0, r1, asr r0
	...
    33b4:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    33c0:	01f30004 	mvnseq	r0, r4
    33c4:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    33d4:	00020000 	andeq	r0, r2, r0
    33d8:	00009f30 	andeq	r9, r0, r0, lsr pc
    33dc:	00000000 	andeq	r0, r0, r0
    33e0:	00010000 	andeq	r0, r1, r0
    33e4:	00000053 	andeq	r0, r0, r3, asr r0
    33e8:	00000000 	andeq	r0, r0, r0
    33ec:	53000100 	movwpl	r0, #256	; 0x100
	...
    33f8:	00510001 	subseq	r0, r1, r1
	...
    3408:	01000000 	mrseq	r0, (UNDEF: 0)
    340c:	00005100 	andeq	r5, r0, r0, lsl #2
    3410:	00000000 	andeq	r0, r0, r0
    3414:	00040000 	andeq	r0, r4, r0
    3418:	9f5101f3 	svcls	0x005101f3
	...
    342c:	9f300002 	svcls	0x00300002
	...
    3438:	00530001 	subseq	r0, r3, r1
    343c:	00000000 	andeq	r0, r0, r0
    3440:	01000000 	mrseq	r0, (UNDEF: 0)
    3444:	00005300 	andeq	r5, r0, r0, lsl #6
    3448:	00000000 	andeq	r0, r0, r0
    344c:	00010000 	andeq	r0, r1, r0
    3450:	00000051 	andeq	r0, r0, r1, asr r0
	...
    3460:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    346c:	01f30004 	mvnseq	r0, r4
    3470:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    3480:	00020000 	andeq	r0, r2, r0
    3484:	00009f30 	andeq	r9, r0, r0, lsr pc
    3488:	00000000 	andeq	r0, r0, r0
    348c:	00010000 	andeq	r0, r1, r0
    3490:	00000053 	andeq	r0, r0, r3, asr r0
    3494:	00000000 	andeq	r0, r0, r0
    3498:	53000100 	movwpl	r0, #256	; 0x100
	...
    34a4:	00510001 	subseq	r0, r1, r1
	...
    34b4:	01000000 	mrseq	r0, (UNDEF: 0)
    34b8:	00005100 	andeq	r5, r0, r0, lsl #2
    34bc:	00000000 	andeq	r0, r0, r0
    34c0:	00040000 	andeq	r0, r4, r0
    34c4:	9f5101f3 	svcls	0x005101f3
	...
    34d8:	9f300002 	svcls	0x00300002
	...
    34e4:	00530001 	subseq	r0, r3, r1
    34e8:	00000000 	andeq	r0, r0, r0
    34ec:	01000000 	mrseq	r0, (UNDEF: 0)
    34f0:	00005300 	andeq	r5, r0, r0, lsl #6
    34f4:	00000000 	andeq	r0, r0, r0
    34f8:	00010000 	andeq	r0, r1, r0
    34fc:	00000051 	andeq	r0, r0, r1, asr r0
	...
    350c:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    3518:	01f30004 	mvnseq	r0, r4
    351c:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    352c:	00020000 	andeq	r0, r2, r0
    3530:	00009f30 	andeq	r9, r0, r0, lsr pc
    3534:	00000000 	andeq	r0, r0, r0
    3538:	00010000 	andeq	r0, r1, r0
    353c:	00000053 	andeq	r0, r0, r3, asr r0
    3540:	00000000 	andeq	r0, r0, r0
    3544:	53000100 	movwpl	r0, #256	; 0x100
	...
    3550:	00510001 	subseq	r0, r1, r1
	...
    3560:	01000000 	mrseq	r0, (UNDEF: 0)
    3564:	00005100 	andeq	r5, r0, r0, lsl #2
    3568:	00000000 	andeq	r0, r0, r0
    356c:	00040000 	andeq	r0, r4, r0
    3570:	9f5101f3 	svcls	0x005101f3
	...
    3584:	9f300002 	svcls	0x00300002
	...
    3590:	00530001 	subseq	r0, r3, r1
    3594:	00000000 	andeq	r0, r0, r0
    3598:	01000000 	mrseq	r0, (UNDEF: 0)
    359c:	00005100 	andeq	r5, r0, r0, lsl #2
	...
    35ac:	00010000 	andeq	r0, r1, r0
    35b0:	00000051 	andeq	r0, r0, r1, asr r0
    35b4:	00000000 	andeq	r0, r0, r0
    35b8:	f3000400 	vshl.u8	d0, d0, d0
    35bc:	009f5101 	addseq	r5, pc, r1, lsl #2
	...
    35cc:	02000000 	andeq	r0, r0, #0
    35d0:	009f3000 	addseq	r3, pc, r0
    35d4:	00000000 	andeq	r0, r0, r0
    35d8:	01000000 	mrseq	r0, (UNDEF: 0)
    35dc:	00005300 	andeq	r5, r0, r0, lsl #6
    35e0:	00000000 	andeq	r0, r0, r0
    35e4:	00010000 	andeq	r0, r1, r0
    35e8:	00000053 	andeq	r0, r0, r3, asr r0
    35ec:	00000000 	andeq	r0, r0, r0
    35f0:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    3604:	00510001 	subseq	r0, r1, r1
    3608:	00000000 	andeq	r0, r0, r0
    360c:	04000000 	streq	r0, [r0], #-0
    3610:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    3614:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    3624:	30000200 	andcc	r0, r0, r0, lsl #4
    3628:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    362c:	00000000 	andeq	r0, r0, r0
    3630:	53000100 	movwpl	r0, #256	; 0x100
	...
    363c:	00510001 	subseq	r0, r1, r1
	...
    364c:	01000000 	mrseq	r0, (UNDEF: 0)
    3650:	00005100 	andeq	r5, r0, r0, lsl #2
    3654:	00000000 	andeq	r0, r0, r0
    3658:	00040000 	andeq	r0, r4, r0
    365c:	9f5101f3 	svcls	0x005101f3
	...
    3670:	9f300002 	svcls	0x00300002
	...
    367c:	00530001 	subseq	r0, r3, r1
    3680:	00000000 	andeq	r0, r0, r0
    3684:	01000000 	mrseq	r0, (UNDEF: 0)
    3688:	00005300 	andeq	r5, r0, r0, lsl #6
    368c:	00000000 	andeq	r0, r0, r0
    3690:	00010000 	andeq	r0, r1, r0
    3694:	00000051 	andeq	r0, r0, r1, asr r0
	...
    36a4:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    36b0:	01f30004 	mvnseq	r0, r4
    36b4:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    36c4:	00020000 	andeq	r0, r2, r0
    36c8:	00009f30 	andeq	r9, r0, r0, lsr pc
    36cc:	00000000 	andeq	r0, r0, r0
    36d0:	00010000 	andeq	r0, r1, r0
    36d4:	00000053 	andeq	r0, r0, r3, asr r0
    36d8:	00000000 	andeq	r0, r0, r0
    36dc:	53000100 	movwpl	r0, #256	; 0x100
	...
    36e8:	00510001 	subseq	r0, r1, r1
	...
    36f8:	01000000 	mrseq	r0, (UNDEF: 0)
    36fc:	00005100 	andeq	r5, r0, r0, lsl #2
    3700:	00000000 	andeq	r0, r0, r0
    3704:	00040000 	andeq	r0, r4, r0
    3708:	9f5101f3 	svcls	0x005101f3
	...
    371c:	9f300002 	svcls	0x00300002
	...
    3728:	00530001 	subseq	r0, r3, r1
    372c:	00000000 	andeq	r0, r0, r0
    3730:	01000000 	mrseq	r0, (UNDEF: 0)
    3734:	00005300 	andeq	r5, r0, r0, lsl #6
    3738:	00000000 	andeq	r0, r0, r0
    373c:	00010000 	andeq	r0, r1, r0
    3740:	00000051 	andeq	r0, r0, r1, asr r0
	...
    3750:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    375c:	01f30004 	mvnseq	r0, r4
    3760:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    3770:	00020000 	andeq	r0, r2, r0
    3774:	00009f30 	andeq	r9, r0, r0, lsr pc
    3778:	00000000 	andeq	r0, r0, r0
    377c:	00010000 	andeq	r0, r1, r0
    3780:	00000053 	andeq	r0, r0, r3, asr r0
    3784:	00000000 	andeq	r0, r0, r0
    3788:	53000100 	movwpl	r0, #256	; 0x100
	...
    3794:	00510001 	subseq	r0, r1, r1
	...
    37a4:	01000000 	mrseq	r0, (UNDEF: 0)
    37a8:	00005100 	andeq	r5, r0, r0, lsl #2
    37ac:	00000000 	andeq	r0, r0, r0
    37b0:	00040000 	andeq	r0, r4, r0
    37b4:	9f5101f3 	svcls	0x005101f3
	...
    37c8:	9f300002 	svcls	0x00300002
	...
    37d4:	00530001 	subseq	r0, r3, r1
    37d8:	00000000 	andeq	r0, r0, r0
    37dc:	01000000 	mrseq	r0, (UNDEF: 0)
    37e0:	00005300 	andeq	r5, r0, r0, lsl #6
    37e4:	00000000 	andeq	r0, r0, r0
    37e8:	00010000 	andeq	r0, r1, r0
    37ec:	00000051 	andeq	r0, r0, r1, asr r0
	...
    37fc:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    3808:	01f30004 	mvnseq	r0, r4
    380c:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    381c:	00020000 	andeq	r0, r2, r0
    3820:	00009f30 	andeq	r9, r0, r0, lsr pc
    3824:	00000000 	andeq	r0, r0, r0
    3828:	00010000 	andeq	r0, r1, r0
    382c:	00000053 	andeq	r0, r0, r3, asr r0
    3830:	00000000 	andeq	r0, r0, r0
    3834:	53000100 	movwpl	r0, #256	; 0x100
	...
    3840:	00510001 	subseq	r0, r1, r1
	...
    3850:	01000000 	mrseq	r0, (UNDEF: 0)
    3854:	00005100 	andeq	r5, r0, r0, lsl #2
    3858:	00000000 	andeq	r0, r0, r0
    385c:	00040000 	andeq	r0, r4, r0
    3860:	9f5101f3 	svcls	0x005101f3
	...
    3874:	9f300002 	svcls	0x00300002
	...
    3880:	00530001 	subseq	r0, r3, r1
    3884:	00000000 	andeq	r0, r0, r0
    3888:	01000000 	mrseq	r0, (UNDEF: 0)
    388c:	00005300 	andeq	r5, r0, r0, lsl #6
    3890:	00000000 	andeq	r0, r0, r0
    3894:	00010000 	andeq	r0, r1, r0
    3898:	00000051 	andeq	r0, r0, r1, asr r0
	...
    38a8:	52000100 	andpl	r0, r0, #0, 2
	...
    38b4:	01f30004 	mvnseq	r0, r4
    38b8:	00009f52 	andeq	r9, r0, r2, asr pc
	...
    38c8:	00010000 	andeq	r0, r1, r0
    38cc:	00000052 	andeq	r0, r0, r2, asr r0
    38d0:	00000000 	andeq	r0, r0, r0
    38d4:	f3000400 	vshl.u8	d0, d0, d0
    38d8:	009f5201 	addseq	r5, pc, r1, lsl #4
	...
    38e8:	01000000 	mrseq	r0, (UNDEF: 0)
    38ec:	00005000 	andeq	r5, r0, r0
    38f0:	00000000 	andeq	r0, r0, r0
    38f4:	00030000 	andeq	r0, r3, r0
    38f8:	009f6870 	addseq	r6, pc, r0, ror r8	; <UNPREDICTABLE>
	...
    3908:	01000000 	mrseq	r0, (UNDEF: 0)
    390c:	00005100 	andeq	r5, r0, r0, lsl #2
    3910:	00000000 	andeq	r0, r0, r0
    3914:	00040000 	andeq	r0, r4, r0
    3918:	9f5101f3 	svcls	0x005101f3
	...
    3924:	00510001 	subseq	r0, r1, r1
    3928:	00000000 	andeq	r0, r0, r0
    392c:	04000000 	streq	r0, [r0], #-0
    3930:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    3934:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    3944:	52000100 	andpl	r0, r0, #0, 2
	...
    3950:	01f30004 	mvnseq	r0, r4
    3954:	00009f52 	andeq	r9, r0, r2, asr pc
	...
    3964:	00010000 	andeq	r0, r1, r0
    3968:	00000051 	andeq	r0, r0, r1, asr r0
    396c:	00000000 	andeq	r0, r0, r0
    3970:	f3000400 	vshl.u8	d0, d0, d0
    3974:	009f5101 	addseq	r5, pc, r1, lsl #2
	...
    3984:	01000000 	mrseq	r0, (UNDEF: 0)
    3988:	00005100 	andeq	r5, r0, r0, lsl #2
    398c:	00000000 	andeq	r0, r0, r0
    3990:	00040000 	andeq	r0, r4, r0
    3994:	9f5101f3 	svcls	0x005101f3
	...
    39a8:	00510001 	subseq	r0, r1, r1
    39ac:	00000000 	andeq	r0, r0, r0
    39b0:	04000000 	streq	r0, [r0], #-0
    39b4:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    39b8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    39c8:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    39d4:	01f30004 	mvnseq	r0, r4
    39d8:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    39e8:	00010000 	andeq	r0, r1, r0
    39ec:	00000051 	andeq	r0, r0, r1, asr r0
    39f0:	00000000 	andeq	r0, r0, r0
    39f4:	f3000400 	vshl.u8	d0, d0, d0
    39f8:	009f5101 	addseq	r5, pc, r1, lsl #2
	...
    3a08:	01000000 	mrseq	r0, (UNDEF: 0)
    3a0c:	00005100 	andeq	r5, r0, r0, lsl #2
    3a10:	00000000 	andeq	r0, r0, r0
    3a14:	00040000 	andeq	r0, r4, r0
    3a18:	9f5101f3 	svcls	0x005101f3
	...
    3a2c:	00500001 	subseq	r0, r0, r1
    3a30:	00000000 	andeq	r0, r0, r0
    3a34:	01000000 	mrseq	r0, (UNDEF: 0)
    3a38:	00005500 	andeq	r5, r0, r0, lsl #10
    3a3c:	00000000 	andeq	r0, r0, r0
    3a40:	00010000 	andeq	r0, r1, r0
    3a44:	00000050 	andeq	r0, r0, r0, asr r0
    3a48:	00000000 	andeq	r0, r0, r0
    3a4c:	f3000400 	vshl.u8	d0, d0, d0
    3a50:	009f5001 	addseq	r5, pc, r1
    3a54:	00000000 	andeq	r0, r0, r0
    3a58:	01000000 	mrseq	r0, (UNDEF: 0)
    3a5c:	00005000 	andeq	r5, r0, r0
    3a60:	00000000 	andeq	r0, r0, r0
    3a64:	00010000 	andeq	r0, r1, r0
    3a68:	00000055 	andeq	r0, r0, r5, asr r0
    3a6c:	00000000 	andeq	r0, r0, r0
    3a70:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    3a7c:	01f30004 	mvnseq	r0, r4
    3a80:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    3a90:	00010000 	andeq	r0, r1, r0
    3a94:	00000051 	andeq	r0, r0, r1, asr r0
    3a98:	00000000 	andeq	r0, r0, r0
    3a9c:	54000100 	strpl	r0, [r0], #-256	; 0x100
	...
    3aa8:	01f30004 	mvnseq	r0, r4
    3aac:	00009f51 	andeq	r9, r0, r1, asr pc
    3ab0:	00000000 	andeq	r0, r0, r0
    3ab4:	00010000 	andeq	r0, r1, r0
    3ab8:	00000054 	andeq	r0, r0, r4, asr r0
    3abc:	00000000 	andeq	r0, r0, r0
    3ac0:	f3000400 	vshl.u8	d0, d0, d0
    3ac4:	009f5101 	addseq	r5, pc, r1, lsl #2
	...
    3ad4:	02000000 	andeq	r0, r0, #0
    3ad8:	009f3000 	addseq	r3, pc, r0
    3adc:	00000000 	andeq	r0, r0, r0
    3ae0:	01000000 	mrseq	r0, (UNDEF: 0)
    3ae4:	00005700 	andeq	r5, r0, r0, lsl #14
    3ae8:	00000000 	andeq	r0, r0, r0
    3aec:	00010000 	andeq	r0, r1, r0
    3af0:	00000057 	andeq	r0, r0, r7, asr r0
	...
    3b00:	31000200 	mrscc	r0, R8_usr
    3b04:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3b08:	00000000 	andeq	r0, r0, r0
    3b0c:	56000100 	strpl	r0, [r0], -r0, lsl #2
	...
    3b18:	00560001 	subseq	r0, r6, r1
	...
    3b28:	01000000 	mrseq	r0, (UNDEF: 0)
    3b2c:	00005100 	andeq	r5, r0, r0, lsl #2
    3b30:	00000000 	andeq	r0, r0, r0
    3b34:	00040000 	andeq	r0, r4, r0
    3b38:	9f5101f3 	svcls	0x005101f3
	...
    3b4c:	00510001 	subseq	r0, r1, r1
    3b50:	00000000 	andeq	r0, r0, r0
    3b54:	04000000 	streq	r0, [r0], #-0
    3b58:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    3b5c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    3b6c:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    3b78:	00540001 	subseq	r0, r4, r1
    3b7c:	00000000 	andeq	r0, r0, r0
    3b80:	01000000 	mrseq	r0, (UNDEF: 0)
    3b84:	00005000 	andeq	r5, r0, r0
    3b88:	00000000 	andeq	r0, r0, r0
    3b8c:	00040000 	andeq	r0, r4, r0
    3b90:	9f5001f3 	svcls	0x005001f3
	...
    3b9c:	00500001 	subseq	r0, r0, r1
    3ba0:	00000000 	andeq	r0, r0, r0
    3ba4:	01000000 	mrseq	r0, (UNDEF: 0)
    3ba8:	00005400 	andeq	r5, r0, r0, lsl #8
    3bac:	00000000 	andeq	r0, r0, r0
    3bb0:	00010000 	andeq	r0, r1, r0
    3bb4:	00000050 	andeq	r0, r0, r0, asr r0
    3bb8:	00000000 	andeq	r0, r0, r0
    3bbc:	f3000400 	vshl.u8	d0, d0, d0
    3bc0:	009f5001 	addseq	r5, pc, r1
    3bc4:	00000000 	andeq	r0, r0, r0
    3bc8:	01000000 	mrseq	r0, (UNDEF: 0)
    3bcc:	00005000 	andeq	r5, r0, r0
    3bd0:	00000000 	andeq	r0, r0, r0
    3bd4:	00040000 	andeq	r0, r4, r0
    3bd8:	9f5001f3 	svcls	0x005001f3
	...
    3be4:	00500001 	subseq	r0, r0, r1
    3be8:	00000000 	andeq	r0, r0, r0
    3bec:	04000000 	streq	r0, [r0], #-0
    3bf0:	5001f300 	andpl	pc, r1, r0, lsl #6
    3bf4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    3c04:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    3c10:	00550001 	subseq	r0, r5, r1
    3c14:	00000000 	andeq	r0, r0, r0
    3c18:	04000000 	streq	r0, [r0], #-0
    3c1c:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    3c20:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3c24:	00000000 	andeq	r0, r0, r0
    3c28:	55000100 	strpl	r0, [r0, #-256]	; 0x100
	...
    3c34:	01f30004 	mvnseq	r0, r4
    3c38:	00009f51 	andeq	r9, r0, r1, asr pc
    3c3c:	00000000 	andeq	r0, r0, r0
    3c40:	00010000 	andeq	r0, r1, r0
    3c44:	00000055 	andeq	r0, r0, r5, asr r0
    3c48:	00000000 	andeq	r0, r0, r0
    3c4c:	f3000400 	vshl.u8	d0, d0, d0
    3c50:	009f5101 	addseq	r5, pc, r1, lsl #2
	...
    3c60:	01000000 	mrseq	r0, (UNDEF: 0)
    3c64:	00005300 	andeq	r5, r0, r0, lsl #6
	...
    3c74:	00010000 	andeq	r0, r1, r0
    3c78:	00000052 	andeq	r0, r0, r2, asr r0
	...
    3c88:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    3c9c:	00500001 	subseq	r0, r0, r1
    3ca0:	00000000 	andeq	r0, r0, r0
    3ca4:	04000000 	streq	r0, [r0], #-0
    3ca8:	5001f300 	andpl	pc, r1, r0, lsl #6
    3cac:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    3cbc:	30000200 	andcc	r0, r0, r0, lsl #4
    3cc0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3cc4:	00000000 	andeq	r0, r0, r0
    3cc8:	57000100 	strpl	r0, [r0, -r0, lsl #2]
	...
    3cd4:	00770007 	rsbseq	r0, r7, r7
    3cd8:	1aff0c0b 	bne	fffc6d0c <SCS_BASE+0x1ffb8d0c>
    3cdc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3ce0:	00000000 	andeq	r0, r0, r0
    3ce4:	52000100 	andpl	r0, r0, #0, 2
	...
    3cf8:	9f300002 	svcls	0x00300002
	...
    3d04:	00560001 	subseq	r0, r6, r1
    3d08:	00000000 	andeq	r0, r0, r0
    3d0c:	01000000 	mrseq	r0, (UNDEF: 0)
    3d10:	00005600 	andeq	r5, r0, r0, lsl #12
    3d14:	00000000 	andeq	r0, r0, r0
    3d18:	00020000 	andeq	r0, r2, r0
    3d1c:	00002070 	andeq	r2, r0, r0, ror r0
	...
    3d2c:	00020000 	andeq	r0, r2, r0
    3d30:	00009f30 	andeq	r9, r0, r0, lsr pc
    3d34:	00000000 	andeq	r0, r0, r0
    3d38:	00050000 	andeq	r0, r5, r0
    3d3c:	24380071 	ldrtcs	r0, [r8], #-113	; 0x71
    3d40:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    3d50:	53000100 	movwpl	r0, #256	; 0x100
	...
    3d64:	00520001 	subseq	r0, r2, r1
	...
    3d74:	01000000 	mrseq	r0, (UNDEF: 0)
    3d78:	00005100 	andeq	r5, r0, r0, lsl #2
	...
    3d88:	00010000 	andeq	r0, r1, r0
    3d8c:	00000050 	andeq	r0, r0, r0, asr r0
    3d90:	00000000 	andeq	r0, r0, r0
    3d94:	f3000400 	vshl.u8	d0, d0, d0
    3d98:	009f5001 	addseq	r5, pc, r1
	...
    3da8:	02000000 	andeq	r0, r0, #0
    3dac:	009f3000 	addseq	r3, pc, r0
    3db0:	00000000 	andeq	r0, r0, r0
    3db4:	01000000 	mrseq	r0, (UNDEF: 0)
    3db8:	00005600 	andeq	r5, r0, r0, lsl #12
    3dbc:	00000000 	andeq	r0, r0, r0
    3dc0:	00070000 	andeq	r0, r7, r0
    3dc4:	ff0a0076 			; <UNDEFINED> instruction: 0xff0a0076
    3dc8:	009f1a0c 	addseq	r1, pc, ip, lsl #20
    3dcc:	00000000 	andeq	r0, r0, r0
    3dd0:	01000000 	mrseq	r0, (UNDEF: 0)
    3dd4:	00005300 	andeq	r5, r0, r0, lsl #6
    3dd8:	00000000 	andeq	r0, r0, r0
    3ddc:	00020000 	andeq	r0, r2, r0
    3de0:	00001c70 	andeq	r1, r0, r0, ror ip
	...
    3df0:	00020000 	andeq	r0, r2, r0
    3df4:	00009f30 	andeq	r9, r0, r0, lsr pc
    3df8:	00000000 	andeq	r0, r0, r0
    3dfc:	00010000 	andeq	r0, r1, r0
    3e00:	00000057 	andeq	r0, r0, r7, asr r0
    3e04:	00000000 	andeq	r0, r0, r0
    3e08:	77000700 	strvc	r0, [r0, -r0, lsl #14]
    3e0c:	dfff0b00 	svcle	0x00ff0b00
    3e10:	00009f1a 	andeq	r9, r0, sl, lsl pc
    3e14:	00000000 	andeq	r0, r0, r0
    3e18:	00010000 	andeq	r0, r1, r0
    3e1c:	00000052 	andeq	r0, r0, r2, asr r0
	...
    3e2c:	30000200 	andcc	r0, r0, r0, lsl #4
    3e30:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3e34:	00000000 	andeq	r0, r0, r0
    3e38:	71000500 	tstvc	r0, r0, lsl #10
    3e3c:	9f243c00 	svcls	0x00243c00
	...
    3e50:	00510001 	subseq	r0, r1, r1
    3e54:	00000000 	andeq	r0, r0, r0
    3e58:	04000000 	streq	r0, [r0], #-0
    3e5c:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    3e60:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    3e70:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    3e7c:	01f30004 	mvnseq	r0, r4
    3e80:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    3e90:	00010000 	andeq	r0, r1, r0
    3e94:	00000050 	andeq	r0, r0, r0, asr r0
    3e98:	00000000 	andeq	r0, r0, r0
    3e9c:	f3000400 	vshl.u8	d0, d0, d0
    3ea0:	009f5001 	addseq	r5, pc, r1
	...
    3eb0:	01000000 	mrseq	r0, (UNDEF: 0)
    3eb4:	00005000 	andeq	r5, r0, r0
    3eb8:	00000000 	andeq	r0, r0, r0
    3ebc:	00040000 	andeq	r0, r4, r0
    3ec0:	9f5001f3 	svcls	0x005001f3
	...
    3ed4:	00500001 	subseq	r0, r0, r1
    3ed8:	00000000 	andeq	r0, r0, r0
    3edc:	04000000 	streq	r0, [r0], #-0
    3ee0:	5001f300 	andpl	pc, r1, r0, lsl #6
    3ee4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    3ef4:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    3f00:	01f30004 	mvnseq	r0, r4
    3f04:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    3f14:	00010000 	andeq	r0, r1, r0
    3f18:	00000050 	andeq	r0, r0, r0, asr r0
    3f1c:	00000000 	andeq	r0, r0, r0
    3f20:	f3000400 	vshl.u8	d0, d0, d0
    3f24:	009f5001 	addseq	r5, pc, r1
	...
    3f34:	01000000 	mrseq	r0, (UNDEF: 0)
    3f38:	00005000 	andeq	r5, r0, r0
    3f3c:	00000000 	andeq	r0, r0, r0
    3f40:	00040000 	andeq	r0, r4, r0
    3f44:	9f5001f3 	svcls	0x005001f3
	...
    3f58:	9f300002 	svcls	0x00300002
	...
    3f64:	0071000a 	rsbseq	r0, r1, sl
    3f68:	401a0073 	andsmi	r0, sl, r3, ror r0
    3f6c:	9f2e3024 	svcls	0x002e3024
	...
    3f78:	08001748 	stmdaeq	r0, {r3, r6, r8, r9, sl, ip}
    3f7c:	0800174a 	stmdaeq	r0, {r1, r3, r6, r8, r9, sl, ip}
    3f80:	4a510001 	bmi	1443f8c <__Stack_Size+0x1443b8c>
    3f84:	50080017 	andpl	r0, r8, r7, lsl r0
    3f88:	04080017 	streq	r0, [r8], #-23
    3f8c:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    3f90:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    3fa0:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    3fac:	01f30004 	mvnseq	r0, r4
    3fb0:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    3fc0:	00020000 	andeq	r0, r2, r0
    3fc4:	00009f30 	andeq	r9, r0, r0, lsr pc
    3fc8:	00000000 	andeq	r0, r0, r0
    3fcc:	00010000 	andeq	r0, r1, r0
    3fd0:	00000050 	andeq	r0, r0, r0, asr r0
	...
    3fe0:	30000200 	andcc	r0, r0, r0, lsl #4
    3fe4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3fe8:	00000000 	andeq	r0, r0, r0
    3fec:	73000600 	movwvc	r0, #1536	; 0x600
    3ff0:	1a007100 	bne	203f8 <__Stack_Size+0x1fff8>
    3ff4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    4004:	30000200 	andcc	r0, r0, r0, lsl #4
    4008:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    400c:	00000000 	andeq	r0, r0, r0
    4010:	71000600 	tstvc	r0, r0, lsl #12
    4014:	1a007200 	bne	2081c <__Stack_Size+0x2041c>
    4018:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    401c:	00000000 	andeq	r0, r0, r0
    4020:	00175000 	andseq	r5, r7, r0
    4024:	00175208 	andseq	r5, r7, r8, lsl #4
    4028:	51000108 	tstpl	r0, r8, lsl #2
    402c:	08001752 	stmdaeq	r0, {r1, r4, r6, r8, r9, sl, ip}
    4030:	08001758 	stmdaeq	r0, {r3, r4, r6, r8, r9, sl, ip}
    4034:	01f30004 	mvnseq	r0, r4
    4038:	00009f51 	andeq	r9, r0, r1, asr pc
    403c:	00000000 	andeq	r0, r0, r0
    4040:	17640000 	strbne	r0, [r4, -r0]!
    4044:	17740800 	ldrbne	r0, [r4, -r0, lsl #16]!
    4048:	00010800 	andeq	r0, r1, r0, lsl #16
    404c:	00177450 	andseq	r7, r7, r0, asr r4
    4050:	00177c08 	andseq	r7, r7, r8, lsl #24
    4054:	70000308 	andvc	r0, r0, r8, lsl #6
    4058:	177c9f7e 			; <UNDEFINED> instruction: 0x177c9f7e
    405c:	17800800 	strne	r0, [r0, r0, lsl #16]
    4060:	00040800 	andeq	r0, r4, r0, lsl #16
    4064:	9f5001f3 	svcls	0x005001f3
    4068:	08001780 	stmdaeq	r0, {r7, r8, r9, sl, ip}
    406c:	0800178c 	stmdaeq	r0, {r2, r3, r7, r8, r9, sl, ip}
    4070:	7e700003 	cdpvc	0, 7, cr0, cr0, cr3, {0}
    4074:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    4084:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    4090:	01f30004 	mvnseq	r0, r4
    4094:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    40a4:	00020000 	andeq	r0, r2, r0
    40a8:	00009f30 	andeq	r9, r0, r0, lsr pc
    40ac:	00000000 	andeq	r0, r0, r0
    40b0:	00010000 	andeq	r0, r1, r0
    40b4:	00000053 	andeq	r0, r0, r3, asr r0
	...
    40c4:	70000800 	andvc	r0, r0, r0, lsl #16
    40c8:	08253300 	stmdaeq	r5!, {r8, r9, ip, sp}
    40cc:	009f1aff 			; <UNDEFINED> instruction: 0x009f1aff
    40d0:	00000000 	andeq	r0, r0, r0
    40d4:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    40d8:	5001f300 	andpl	pc, r1, r0, lsl #6
    40dc:	ff082533 			; <UNDEFINED> instruction: 0xff082533
    40e0:	00009f1a 	andeq	r9, r0, sl, lsl pc
	...
    40f0:	00020000 	andeq	r0, r2, r0
    40f4:	00009f30 	andeq	r9, r0, r0, lsr pc
    40f8:	00000000 	andeq	r0, r0, r0
    40fc:	000b0000 	andeq	r0, fp, r0
    4100:	00700073 	rsbseq	r0, r0, r3, ror r0
    4104:	251aff08 	ldrcs	pc, [sl, #-3848]	; 0xf08
    4108:	009f1a31 	addseq	r1, pc, r1, lsr sl	; <UNPREDICTABLE>
    410c:	00000000 	andeq	r0, r0, r0
    4110:	0c000000 	stceq	0, cr0, [r0], {-0}
    4114:	f3007300 	vcgt.u8	d7, d0, d0
    4118:	ff085001 			; <UNDEFINED> instruction: 0xff085001
    411c:	1a31251a 	bne	c4d58c <__Stack_Size+0xc4d18c>
    4120:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4124:	00000000 	andeq	r0, r0, r0
    4128:	0017a400 	andseq	sl, r7, r0, lsl #8
    412c:	0017d208 	andseq	sp, r7, r8, lsl #4
    4130:	50000108 	andpl	r0, r0, r8, lsl #2
    4134:	080017d2 	stmdaeq	r0, {r1, r4, r6, r7, r8, r9, sl, ip}
    4138:	080017e6 	stmdaeq	r0, {r1, r2, r5, r6, r7, r8, r9, sl, ip}
    413c:	01f30004 	mvnseq	r0, r4
    4140:	17e69f50 	ubfxne	r9, r0, #30, #7
    4144:	17ea0800 	strbne	r0, [sl, r0, lsl #16]!
    4148:	00010800 	andeq	r0, r1, r0, lsl #16
    414c:	0017ea50 	andseq	lr, r7, r0, asr sl
    4150:	0017f608 	andseq	pc, r7, r8, lsl #12
    4154:	f3000408 	vshl.u8	d0, d8, d0
    4158:	f69f5001 			; <UNDEFINED> instruction: 0xf69f5001
    415c:	fa080017 	blx	2041c0 <__Stack_Size+0x203dc0>
    4160:	01080017 	tsteq	r8, r7, lsl r0
    4164:	17fa5000 	ldrbne	r5, [sl, r0]!
    4168:	18060800 	stmdane	r6, {fp}
    416c:	00040800 	andeq	r0, r4, r0, lsl #16
    4170:	9f5001f3 	svcls	0x005001f3
    4174:	08001806 	stmdaeq	r0, {r1, r2, fp, ip}
    4178:	0800180a 	stmdaeq	r0, {r1, r3, fp, ip}
    417c:	0a500001 	beq	1404188 <__Stack_Size+0x1403d88>
    4180:	16080018 			; <UNDEFINED> instruction: 0x16080018
    4184:	04080018 	streq	r0, [r8], #-24
    4188:	5001f300 	andpl	pc, r1, r0, lsl #6
    418c:	0018169f 	mulseq	r8, pc, r6	; <UNPREDICTABLE>
    4190:	00181a08 	andseq	r1, r8, r8, lsl #20
    4194:	50000108 	andpl	r0, r0, r8, lsl #2
    4198:	0800181a 	stmdaeq	r0, {r1, r3, r4, fp, ip}
    419c:	0800182e 	stmdaeq	r0, {r1, r2, r3, r5, fp, ip}
    41a0:	01f30004 	mvnseq	r0, r4
    41a4:	182e9f50 	stmdane	lr!, {r4, r6, r8, r9, sl, fp, ip, pc}
    41a8:	18380800 	ldmdane	r8!, {fp}
    41ac:	00010800 	andeq	r0, r1, r0, lsl #16
    41b0:	00000050 	andeq	r0, r0, r0, asr r0
    41b4:	00000000 	andeq	r0, r0, r0
    41b8:	00183800 	andseq	r3, r8, r0, lsl #16
    41bc:	00187a08 	andseq	r7, r8, r8, lsl #20
    41c0:	50000108 	andpl	r0, r0, r8, lsl #2
    41c4:	0800187a 	stmdaeq	r0, {r1, r3, r4, r5, r6, fp, ip}
    41c8:	080018ba 	stmdaeq	r0, {r1, r3, r4, r5, r7, fp, ip}
    41cc:	ba540001 	blt	15041d8 <__Stack_Size+0x1503dd8>
    41d0:	c0080018 	andgt	r0, r8, r8, lsl r0
    41d4:	04080018 	streq	r0, [r8], #-24
    41d8:	5001f300 	andpl	pc, r1, r0, lsl #6
    41dc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    41e0:	00000000 	andeq	r0, r0, r0
    41e4:	00183800 	andseq	r3, r8, r0, lsl #16
    41e8:	00185008 	andseq	r5, r8, r8
    41ec:	51000108 	tstpl	r0, r8, lsl #2
    41f0:	08001850 	stmdaeq	r0, {r4, r6, fp, ip}
    41f4:	080018ba 	stmdaeq	r0, {r1, r3, r4, r5, r7, fp, ip}
    41f8:	ba550001 	blt	1544204 <__Stack_Size+0x1543e04>
    41fc:	c0080018 	andgt	r0, r8, r8, lsl r0
    4200:	04080018 	streq	r0, [r8], #-24
    4204:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    4208:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    420c:	00000000 	andeq	r0, r0, r0
    4210:	00183800 	andseq	r3, r8, r0, lsl #16
    4214:	00184408 	andseq	r4, r8, r8, lsl #8
    4218:	30000208 	andcc	r0, r0, r8, lsl #4
    421c:	0018449f 	mulseq	r8, pc, r4	; <UNPREDICTABLE>
    4220:	00184808 	andseq	r4, r8, r8, lsl #16
    4224:	73000b08 	movwvc	r0, #2824	; 0xb08
    4228:	cfff0b00 	svcgt	0x00ff0b00
    422c:	ffff0a1a 			; <UNDEFINED> instruction: 0xffff0a1a
    4230:	184a9f1a 	stmdane	sl, {r1, r3, r4, r8, r9, sl, fp, ip, pc}^
    4234:	18520800 	ldmdane	r2, {fp}^
    4238:	00070800 	andeq	r0, r7, r0, lsl #16
    423c:	ff0a0073 			; <UNDEFINED> instruction: 0xff0a0073
    4240:	529f1aff 	addspl	r1, pc, #1044480	; 0xff000
    4244:	54080018 	strpl	r0, [r8], #-24
    4248:	09080018 	stmdbeq	r8, {r3, r4}
    424c:	94107000 	ldrls	r7, [r0], #-0
    4250:	ffff0a02 			; <UNDEFINED> instruction: 0xffff0a02
    4254:	18549f1a 	ldmdane	r4, {r1, r3, r4, r8, r9, sl, fp, ip, pc}^
    4258:	185c0800 	ldmdane	ip, {fp}^
    425c:	000b0800 	andeq	r0, fp, r0, lsl #16
    4260:	f30b0072 	vqadd.u8	q0, <illegal reg q5.5>, q9
    4264:	ff0a1ae9 			; <UNDEFINED> instruction: 0xff0a1ae9
    4268:	669f1aff 			; <UNDEFINED> instruction: 0x669f1aff
    426c:	6a080018 	bvs	2042d4 <__Stack_Size+0x203ed4>
    4270:	07080018 	smladeq	r8, r8, r0, r0
    4274:	0a007300 	beq	20e7c <__Stack_Size+0x20a7c>
    4278:	9f1affff 	svcls	0x001affff
    427c:	0800186a 	stmdaeq	r0, {r1, r3, r5, r6, fp, ip}
    4280:	0800186e 	stmdaeq	r0, {r1, r2, r3, r5, r6, fp, ip}
    4284:	0c700009 	ldcleq	0, cr0, [r0], #-36	; 0xffffffdc
    4288:	ff0a0294 			; <UNDEFINED> instruction: 0xff0a0294
    428c:	6e9f1aff 	mrcvs	10, 4, r1, cr15, cr15, {7}
    4290:	72080018 	andvc	r0, r8, #24
    4294:	0b080018 	bleq	2042fc <__Stack_Size+0x203efc>
    4298:	0b007300 	bleq	20ea0 <__Stack_Size+0x20aa0>
    429c:	0a1afcff 	beq	6c36a0 <__Stack_Size+0x6c32a0>
    42a0:	9f1affff 	svcls	0x001affff
    42a4:	08001876 	stmdaeq	r0, {r1, r2, r4, r5, r6, fp, ip}
    42a8:	0800187d 	stmdaeq	r0, {r0, r2, r3, r4, r5, r6, fp, ip}
    42ac:	00730007 	rsbseq	r0, r3, r7
    42b0:	1affff0a 	bne	3ee0 <__Stack_Size+0x3ae0>
    42b4:	00189e9f 	mulseq	r8, pc, lr	; <UNPREDICTABLE>
    42b8:	0018b008 	andseq	fp, r8, r8
    42bc:	50000108 	andpl	r0, r0, r8, lsl #2
    42c0:	080018b0 	stmdaeq	r0, {r4, r5, r7, fp, ip}
    42c4:	080018b2 	stmdaeq	r0, {r1, r4, r5, r7, fp, ip}
    42c8:	00730006 	rsbseq	r0, r3, r6
    42cc:	9f210070 	svcls	0x00210070
    42d0:	080018b2 	stmdaeq	r0, {r1, r4, r5, r7, fp, ip}
    42d4:	080018b4 	stmdaeq	r0, {r2, r4, r5, r7, fp, ip}
    42d8:	b4530001 	ldrblt	r0, [r3], #-1
    42dc:	c0080018 	andgt	r0, r8, r8, lsl r0
    42e0:	11080018 	tstne	r8, r8, lsl r0
    42e4:	f7007200 			; <UNDEFINED> instruction: 0xf7007200
    42e8:	f7640825 			; <UNDEFINED> instruction: 0xf7640825
    42ec:	00f71b25 	rscseq	r1, r7, r5, lsr #22
    42f0:	00701a3f 	rsbseq	r1, r0, pc, lsr sl
    42f4:	00009f21 	andeq	r9, r0, r1, lsr #30
    42f8:	00000000 	andeq	r0, r0, r0
    42fc:	18380000 	ldmdane	r8!, {}	; <UNPREDICTABLE>
    4300:	188a0800 	stmne	sl, {fp}
    4304:	00020800 	andeq	r0, r2, r0, lsl #16
    4308:	188a9f30 	stmne	sl, {r4, r5, r8, r9, sl, fp, ip, pc}
    430c:	18900800 	ldmne	r0, {fp}
    4310:	00010800 	andeq	r0, r1, r0, lsl #16
    4314:	00189052 	andseq	r9, r8, r2, asr r0
    4318:	0018a008 	andseq	sl, r8, r8
    431c:	91001108 	tstls	r0, r8, lsl #2
    4320:	64910668 	ldrvs	r0, [r1], #1640	; 0x668
    4324:	71007406 	tstvc	r0, r6, lsl #8
    4328:	01282900 	teqeq	r8, r0, lsl #18
    432c:	9f131600 	svcls	0x00131600
    4330:	080018a0 	stmdaeq	r0, {r5, r7, fp, ip}
    4334:	080018ba 	stmdaeq	r0, {r1, r3, r4, r5, r7, fp, ip}
    4338:	68910014 	ldmvs	r1, {r2, r4}
    433c:	06649106 	strbteq	r9, [r4], -r6, lsl #2
    4340:	000c0074 	andeq	r0, ip, r4, ror r0
    4344:	29400138 	stmdbcs	r0, {r3, r4, r5, r8}^
    4348:	16000128 	strne	r0, [r0], -r8, lsr #2
    434c:	18ba9f13 	ldmne	sl!, {r0, r1, r4, r8, r9, sl, fp, ip, pc}
    4350:	18c00800 	stmiane	r0, {fp}^
    4354:	00150800 	andseq	r0, r5, r0, lsl #16
    4358:	7d06687d 	stcvc	8, cr6, [r6, #-500]	; 0xfffffe0c
    435c:	01f30664 	mvnseq	r0, r4, ror #12
    4360:	38000c50 	stmdacc	r0, {r4, r6, sl, fp}
    4364:	28294001 	stmdacs	r9!, {r0, lr}
    4368:	13160001 	tstne	r6, #1
    436c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4370:	00000000 	andeq	r0, r0, r0
    4374:	00183800 	andseq	r3, r8, r0, lsl #16
    4378:	00189608 	andseq	r9, r8, r8, lsl #12
    437c:	30000208 	andcc	r0, r0, r8, lsl #4
    4380:	0018969f 	mulseq	r8, pc, r6	; <UNPREDICTABLE>
    4384:	0018a408 	andseq	sl, r8, r8, lsl #8
    4388:	52000108 	andpl	r0, r0, #8, 2
    438c:	080018a4 	stmdaeq	r0, {r2, r5, r7, fp, ip}
    4390:	080018ba 	stmdaeq	r0, {r1, r3, r4, r5, r7, fp, ip}
    4394:	68910022 	ldmvs	r1, {r1, r5}
    4398:	06649106 	strbteq	r9, [r4], -r6, lsl #2
    439c:	000c0074 	andeq	r0, ip, r4, ror r0
    43a0:	29400138 	stmdbcs	r0, {r3, r4, r5, r8}^
    43a4:	16000128 	strne	r0, [r0], -r8, lsr #2
    43a8:	f71e4913 			; <UNDEFINED> instruction: 0xf71e4913
    43ac:	06007525 	streq	r7, [r0], -r5, lsr #10
    43b0:	25f72432 	ldrbcs	r2, [r7, #1074]!	; 0x432
    43b4:	9f00f71b 	svcls	0x0000f71b
    43b8:	080018ba 	stmdaeq	r0, {r1, r3, r4, r5, r7, fp, ip}
    43bc:	080018c0 	stmdaeq	r0, {r6, r7, fp, ip}
    43c0:	687d0024 	ldmdavs	sp!, {r2, r5}^
    43c4:	06647d06 	strbteq	r7, [r4], -r6, lsl #26
    43c8:	0c5001f3 	ldfeqe	f0, [r0], {243}	; 0xf3
    43cc:	40013800 	andmi	r3, r1, r0, lsl #16
    43d0:	00012829 	andeq	r2, r1, r9, lsr #16
    43d4:	1e491316 	mcrne	3, 2, r1, cr9, cr6, {0}
    43d8:	01f325f7 	ldrsheq	r2, [r3, #87]!	; 0x57
    43dc:	24320651 	ldrtcs	r0, [r2], #-1617	; 0x651
    43e0:	f71b25f7 			; <UNDEFINED> instruction: 0xf71b25f7
    43e4:	00009f00 	andeq	r9, r0, r0, lsl #30
    43e8:	00000000 	andeq	r0, r0, r0
    43ec:	18380000 	ldmdane	r8!, {}	; <UNPREDICTABLE>
    43f0:	189e0800 	ldmne	lr, {fp}
    43f4:	00020800 	andeq	r0, r2, r0, lsl #16
    43f8:	189e9f30 	ldmne	lr, {r4, r5, r8, r9, sl, fp, ip, pc}
    43fc:	18a40800 	stmiane	r4!, {fp}
    4400:	000b0800 	andeq	r0, fp, r0, lsl #16
    4404:	00700072 	rsbseq	r0, r0, r2, ror r0
    4408:	64082534 	strvs	r2, [r8], #-1332	; 0x534
    440c:	a49f1c1e 	ldrge	r1, [pc], #3102	; 4414 <__Stack_Size+0x4014>
    4410:	a6080018 			; <UNDEFINED> instruction: 0xa6080018
    4414:	01080018 	tsteq	r8, r8, lsl r0
    4418:	18a65200 	stmiane	r6!, {r9, ip, lr}
    441c:	18ba0800 	ldmne	sl!, {fp}
    4420:	002a0800 	eoreq	r0, sl, r0, lsl #16
    4424:	91066891 			; <UNDEFINED> instruction: 0x91066891
    4428:	00740664 	rsbseq	r0, r4, r4, ror #12
    442c:	0138000c 	teqeq	r8, ip
    4430:	01282940 	teqeq	r8, r0, asr #18
    4434:	49131600 	ldmdbmi	r3, {r9, sl, ip}
    4438:	7525f71e 	strvc	pc, [r5, #-1822]!	; 0x71e
    443c:	24320600 	ldrtcs	r0, [r2], #-1536	; 0x600
    4440:	f71b25f7 			; <UNDEFINED> instruction: 0xf71b25f7
    4444:	34007000 	strcc	r7, [r0], #-0
    4448:	1e640825 	cdpne	8, 6, cr0, cr4, cr5, {1}
    444c:	18ba9f1c 	ldmne	sl!, {r2, r3, r4, r8, r9, sl, fp, ip, pc}
    4450:	18c00800 	stmiane	r0, {fp}^
    4454:	002c0800 	eoreq	r0, ip, r0, lsl #16
    4458:	7d06687d 	stcvc	8, cr6, [r6, #-500]	; 0xfffffe0c
    445c:	01f30664 	mvnseq	r0, r4, ror #12
    4460:	38000c50 	stmdacc	r0, {r4, r6, sl, fp}
    4464:	28294001 	stmdacs	r9!, {r0, lr}
    4468:	13160001 	tstne	r6, #1
    446c:	25f71e49 	ldrbcs	r1, [r7, #3657]!	; 0xe49
    4470:	065101f3 			; <UNDEFINED> instruction: 0x065101f3
    4474:	25f72432 	ldrbcs	r2, [r7, #1074]!	; 0x432
    4478:	7000f71b 	andvc	pc, r0, fp, lsl r7	; <UNPREDICTABLE>
    447c:	08253400 	stmdaeq	r5!, {sl, ip, sp}
    4480:	9f1c1e64 	svcls	0x001c1e64
	...
    4494:	00510001 	subseq	r0, r1, r1
    4498:	00000000 	andeq	r0, r0, r0
    449c:	04000000 	streq	r0, [r0], #-0
    44a0:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    44a4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    44b4:	30000200 	andcc	r0, r0, r0, lsl #4
    44b8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    44bc:	00000000 	andeq	r0, r0, r0
    44c0:	72000b00 	andvc	r0, r0, #0, 22
    44c4:	f0ff0b00 			; <UNDEFINED> instruction: 0xf0ff0b00
    44c8:	ffff0a1a 			; <UNDEFINED> instruction: 0xffff0a1a
    44cc:	00009f1a 	andeq	r9, r0, sl, lsl pc
    44d0:	00000000 	andeq	r0, r0, r0
    44d4:	00070000 	andeq	r0, r7, r0
    44d8:	ff0a0073 			; <UNDEFINED> instruction: 0xff0a0073
    44dc:	009f1aff 			; <UNDEFINED> instruction: 0x009f1aff
    44e0:	00000000 	andeq	r0, r0, r0
    44e4:	ee000000 	cdp	0, 0, cr0, cr0, cr0, {0}
    44e8:	04080018 	streq	r0, [r8], #-24
    44ec:	01080019 	tsteq	r8, r9, lsl r0
    44f0:	19045000 	stmdbne	r4, {ip, lr}
    44f4:	19060800 	stmdbne	r6, {fp}
    44f8:	00030800 	andeq	r0, r3, r0, lsl #16
    44fc:	069f7470 			; <UNDEFINED> instruction: 0x069f7470
    4500:	0c080019 	stceq	0, cr0, [r8], {25}
    4504:	01080019 	tsteq	r8, r9, lsl r0
    4508:	190c5000 	stmdbne	ip, {ip, lr}
    450c:	19200800 	stmdbne	r0!, {fp}
    4510:	00040800 	andeq	r0, r4, r0, lsl #16
    4514:	9f5001f3 	svcls	0x005001f3
	...
    4520:	080018ee 	stmdaeq	r0, {r1, r2, r3, r5, r6, r7, fp, ip}
    4524:	080018fa 	stmdaeq	r0, {r1, r3, r4, r5, r6, r7, fp, ip}
    4528:	fa510001 	blx	1444534 <__Stack_Size+0x1444134>
    452c:	20080018 	andcs	r0, r8, r8, lsl r0
    4530:	04080019 	streq	r0, [r8], #-25
    4534:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    4538:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    453c:	00000000 	andeq	r0, r0, r0
    4540:	0018ee00 	andseq	lr, r8, r0, lsl #28
    4544:	00191208 	andseq	r1, r9, r8, lsl #4
    4548:	52000108 	andpl	r0, r0, #8, 2
    454c:	08001912 	stmdaeq	r0, {r1, r4, r8, fp, ip}
    4550:	08001916 	stmdaeq	r0, {r1, r2, r4, r8, fp, ip}
    4554:	01f30004 	mvnseq	r0, r4
    4558:	19169f52 	ldmdbne	r6, {r1, r4, r6, r8, r9, sl, fp, ip, pc}
    455c:	19180800 	ldmdbne	r8, {fp}
    4560:	00010800 	andeq	r0, r1, r0, lsl #16
    4564:	00191852 	andseq	r1, r9, r2, asr r8
    4568:	00192008 	andseq	r2, r9, r8
    456c:	f3000408 	vshl.u8	d0, d8, d0
    4570:	009f5201 	addseq	r5, pc, r1, lsl #4
    4574:	00000000 	andeq	r0, r0, r0
    4578:	ee000000 	cdp	0, 0, cr0, cr0, cr0, {0}
    457c:	f4080018 	vst4.8	{d0-d3}, [r8 :64], r8
    4580:	02080018 	andeq	r0, r8, #24
    4584:	f49f3000 			; <UNDEFINED> instruction: 0xf49f3000
    4588:	20080018 	andcs	r0, r8, r8, lsl r0
    458c:	06080019 			; <UNDEFINED> instruction: 0x06080019
    4590:	08007400 	stmdaeq	r0, {sl, ip, sp, lr}
    4594:	009f1aff 			; <UNDEFINED> instruction: 0x009f1aff
    4598:	00000000 	andeq	r0, r0, r0
    459c:	ee000000 	cdp	0, 0, cr0, cr0, cr0, {0}
    45a0:	f4080018 	vst4.8	{d0-d3}, [r8 :64], r8
    45a4:	02080018 	andeq	r0, r8, #24
    45a8:	f49f3000 			; <UNDEFINED> instruction: 0xf49f3000
    45ac:	fa080018 	blx	204614 <__Stack_Size+0x204214>
    45b0:	09080018 	stmdbeq	r8, {r3, r4}
    45b4:	4f007100 	svcmi	0x00007100
    45b8:	ffff0a1a 			; <UNDEFINED> instruction: 0xffff0a1a
    45bc:	18fa9f1a 	ldmne	sl!, {r1, r3, r4, r8, r9, sl, fp, ip, pc}^
    45c0:	19200800 	stmdbne	r0!, {fp}
    45c4:	000a0800 	andeq	r0, sl, r0, lsl #16
    45c8:	4f5101f3 	svcmi	0x005101f3
    45cc:	ffff0a1a 			; <UNDEFINED> instruction: 0xffff0a1a
    45d0:	00009f1a 	andeq	r9, r0, sl, lsl pc
    45d4:	00000000 	andeq	r0, r0, r0
    45d8:	18ee0000 	stmiane	lr!, {}^	; <UNPREDICTABLE>
    45dc:	19000800 	stmdbne	r0, {fp}
    45e0:	00020800 	andeq	r0, r2, r0, lsl #16
    45e4:	19009f30 	stmdbne	r0, {r4, r5, r8, r9, sl, fp, ip, pc}
    45e8:	19140800 	ldmdbne	r4, {fp}
    45ec:	00010800 	andeq	r0, r1, r0, lsl #16
    45f0:	00191453 	andseq	r1, r9, r3, asr r4
    45f4:	00191608 	andseq	r1, r9, r8, lsl #12
    45f8:	31000508 	tstcc	r0, r8, lsl #10
    45fc:	9f240071 	svcls	0x00240071
    4600:	08001916 	stmdaeq	r0, {r1, r2, r4, r8, fp, ip}
    4604:	0800191c 	stmdaeq	r0, {r2, r3, r4, r8, fp, ip}
    4608:	1c530001 	mrrcne	0, 0, r0, r3, cr1
    460c:	20080019 	andcs	r0, r8, r9, lsl r0
    4610:	05080019 	streq	r0, [r8, #-25]
    4614:	00713100 	rsbseq	r3, r1, r0, lsl #2
    4618:	00009f24 	andeq	r9, r0, r4, lsr #30
	...
    4628:	00010000 	andeq	r0, r1, r0
    462c:	00000051 	andeq	r0, r0, r1, asr r0
    4630:	00000000 	andeq	r0, r0, r0
    4634:	f3000400 	vshl.u8	d0, d0, d0
    4638:	009f5101 	addseq	r5, pc, r1, lsl #2
    463c:	00000000 	andeq	r0, r0, r0
    4640:	01000000 	mrseq	r0, (UNDEF: 0)
    4644:	00005100 	andeq	r5, r0, r0, lsl #2
    4648:	00000000 	andeq	r0, r0, r0
    464c:	00040000 	andeq	r0, r4, r0
    4650:	9f5101f3 	svcls	0x005101f3
	...
    4664:	00510001 	subseq	r0, r1, r1
    4668:	00000000 	andeq	r0, r0, r0
    466c:	04000000 	streq	r0, [r0], #-0
    4670:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    4674:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    4684:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    4690:	01f30004 	mvnseq	r0, r4
    4694:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    46a4:	00010000 	andeq	r0, r1, r0
    46a8:	00000051 	andeq	r0, r0, r1, asr r0
    46ac:	00000000 	andeq	r0, r0, r0
    46b0:	f3000400 	vshl.u8	d0, d0, d0
    46b4:	009f5101 	addseq	r5, pc, r1, lsl #2
    46b8:	00000000 	andeq	r0, r0, r0
    46bc:	20000000 	andcs	r0, r0, r0
    46c0:	24080019 	strcs	r0, [r8], #-25
    46c4:	01080019 	tsteq	r8, r9, lsl r0
    46c8:	19245100 	stmdbne	r4!, {r8, ip, lr}
    46cc:	19280800 	stmdbne	r8!, {fp}
    46d0:	00040800 	andeq	r0, r4, r0, lsl #16
    46d4:	9f5101f3 	svcls	0x005101f3
	...
    46e0:	08001928 	stmdaeq	r0, {r3, r5, r8, fp, ip}
    46e4:	0800192a 	stmdaeq	r0, {r1, r3, r5, r8, fp, ip}
    46e8:	2a500001 	bcs	14046f4 <__Stack_Size+0x14042f4>
    46ec:	30080019 	andcc	r0, r8, r9, lsl r0
    46f0:	04080019 	streq	r0, [r8], #-25
    46f4:	5001f300 	andpl	pc, r1, r0, lsl #6
    46f8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    4708:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    4714:	01f30004 	mvnseq	r0, r4
    4718:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    4728:	00010000 	andeq	r0, r1, r0
    472c:	00000051 	andeq	r0, r0, r1, asr r0
    4730:	00000000 	andeq	r0, r0, r0
    4734:	f3000400 	vshl.u8	d0, d0, d0
    4738:	009f5101 	addseq	r5, pc, r1, lsl #2
	...
    4748:	01000000 	mrseq	r0, (UNDEF: 0)
    474c:	00005100 	andeq	r5, r0, r0, lsl #2
    4750:	00000000 	andeq	r0, r0, r0
    4754:	00040000 	andeq	r0, r4, r0
    4758:	9f5101f3 	svcls	0x005101f3
	...
    4764:	08001930 	stmdaeq	r0, {r4, r5, r8, fp, ip}
    4768:	08001938 	stmdaeq	r0, {r3, r4, r5, r8, fp, ip}
    476c:	38500001 	ldmdacc	r0, {r0}^
    4770:	3c080019 	stccc	0, cr0, [r8], {25}
    4774:	04080019 	streq	r0, [r8], #-25
    4778:	5001f300 	andpl	pc, r1, r0, lsl #6
    477c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4780:	00000000 	andeq	r0, r0, r0
    4784:	00193000 	andseq	r3, r9, r0
    4788:	00193208 	andseq	r3, r9, r8, lsl #4
    478c:	30000208 	andcc	r0, r0, r8, lsl #4
    4790:	0019329f 	mulseq	r9, pc, r2	; <UNPREDICTABLE>
    4794:	00193c08 	andseq	r3, r9, r8, lsl #24
    4798:	71000a08 	tstvc	r0, r8, lsl #20
    479c:	1a007300 	bne	213a4 <__Stack_Size+0x20fa4>
    47a0:	2e302440 	cfnegscs	mvf2, mvf0
    47a4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    47a8:	00000000 	andeq	r0, r0, r0
    47ac:	00193c00 	andseq	r3, r9, r0, lsl #24
    47b0:	00193e08 	andseq	r3, r9, r8, lsl #28
    47b4:	51000108 	tstpl	r0, r8, lsl #2
    47b8:	0800193e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r8, fp, ip}
    47bc:	08001944 	stmdaeq	r0, {r2, r6, r8, fp, ip}
    47c0:	01f30004 	mvnseq	r0, r4
    47c4:	00009f51 	andeq	r9, r0, r1, asr pc
    47c8:	00000000 	andeq	r0, r0, r0
    47cc:	19440000 	stmdbne	r4, {}^	; <UNPREDICTABLE>
    47d0:	197a0800 	ldmdbne	sl!, {fp}^
    47d4:	00010800 	andeq	r0, r1, r0, lsl #16
    47d8:	00197a50 	andseq	r7, r9, r0, asr sl
    47dc:	00197e08 	andseq	r7, r9, r8, lsl #28
    47e0:	f3000408 	vshl.u8	d0, d8, d0
    47e4:	7e9f5001 	cdpvc	0, 9, cr5, cr15, cr1, {0}
    47e8:	80080019 	andhi	r0, r8, r9, lsl r0
    47ec:	01080019 	tsteq	r8, r9, lsl r0
    47f0:	19805000 	stmibne	r0, {ip, lr}
    47f4:	19820800 	stmibne	r2, {fp}
    47f8:	00040800 	andeq	r0, r4, r0, lsl #16
    47fc:	9f5001f3 	svcls	0x005001f3
	...
    4808:	08001944 	stmdaeq	r0, {r2, r6, r8, fp, ip}
    480c:	08001970 	stmdaeq	r0, {r4, r5, r6, r8, fp, ip}
    4810:	70510001 	subsvc	r0, r1, r1
    4814:	7e080019 	mcrvc	0, 0, r0, cr8, cr9, {0}
    4818:	04080019 	streq	r0, [r8], #-25
    481c:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    4820:	00197e9f 	mulseq	r9, pc, lr	; <UNPREDICTABLE>
    4824:	00198208 	andseq	r8, r9, r8, lsl #4
    4828:	51000108 	tstpl	r0, r8, lsl #2
	...
    4834:	08001944 	stmdaeq	r0, {r2, r6, r8, fp, ip}
    4838:	08001968 	stmdaeq	r0, {r3, r5, r6, r8, fp, ip}
    483c:	9f300002 	svcls	0x00300002
    4840:	08001968 	stmdaeq	r0, {r3, r5, r6, r8, fp, ip}
    4844:	0800196c 	stmdaeq	r0, {r2, r3, r5, r6, r8, fp, ip}
    4848:	7131000b 	teqvc	r1, fp
    484c:	0a253800 	beq	952854 <__Stack_Size+0x952454>
    4850:	241affff 	ldrcs	pc, [sl], #-4095	; 0xfff
    4854:	00196c9f 	mulseq	r9, pc, ip	; <UNPREDICTABLE>
    4858:	00197008 	andseq	r7, r9, r8
    485c:	31001208 	tstcc	r0, r8, lsl #4
    4860:	25380071 	ldrcs	r0, [r8, #-113]!	; 0x71
    4864:	1affff0a 	bne	4494 <__Stack_Size+0x4094>
    4868:	0a007224 	beq	21100 <__Stack_Size+0x20d00>
    486c:	1a1affff 	bne	6c4870 <__Stack_Size+0x6c4470>
    4870:	0019709f 	mulseq	r9, pc, r0	; <UNPREDICTABLE>
    4874:	00197e08 	andseq	r7, r9, r8, lsl #28
    4878:	31001308 	tstcc	r0, r8, lsl #6
    487c:	385101f3 	ldmdacc	r1, {r0, r1, r4, r5, r6, r7, r8}^
    4880:	ffff0a25 			; <UNDEFINED> instruction: 0xffff0a25
    4884:	0072241a 	rsbseq	r2, r2, sl, lsl r4
    4888:	1affff0a 	bne	44b8 <__Stack_Size+0x40b8>
    488c:	197e9f1a 	ldmdbne	lr!, {r1, r3, r4, r8, r9, sl, fp, ip, pc}^
    4890:	19820800 	stmibne	r2, {fp}
    4894:	00120800 	andseq	r0, r2, r0, lsl #16
    4898:	38007131 	stmdacc	r0, {r0, r4, r5, r8, ip, sp, lr}
    489c:	ffff0a25 			; <UNDEFINED> instruction: 0xffff0a25
    48a0:	0072241a 	rsbseq	r2, r2, sl, lsl r4
    48a4:	1affff0a 	bne	44d4 <__Stack_Size+0x40d4>
    48a8:	00009f1a 	andeq	r9, r0, sl, lsl pc
    48ac:	00000000 	andeq	r0, r0, r0
    48b0:	19440000 	stmdbne	r4, {}^	; <UNPREDICTABLE>
    48b4:	194c0800 	stmdbne	ip, {fp}^
    48b8:	00020800 	andeq	r0, r2, r0, lsl #16
    48bc:	194c9f30 	stmdbne	ip, {r4, r5, r8, r9, sl, fp, ip, pc}^
    48c0:	19560800 	ldmdbne	r6, {fp}^
    48c4:	00090800 	andeq	r0, r9, r0, lsl #16
    48c8:	1a4f0071 	bne	13c4a94 <__Stack_Size+0x13c4694>
    48cc:	1affff0a 	bne	44fc <__Stack_Size+0x40fc>
    48d0:	0019569f 	mulseq	r9, pc, r6	; <UNPREDICTABLE>
    48d4:	00196808 	andseq	r6, r9, r8, lsl #16
    48d8:	52000108 	andpl	r0, r0, #8, 2
    48dc:	08001968 	stmdaeq	r0, {r3, r5, r6, r8, fp, ip}
    48e0:	08001972 	stmdaeq	r0, {r1, r4, r5, r6, r8, fp, ip}
    48e4:	7e530001 	cdpvc	0, 5, cr0, cr3, cr1, {0}
    48e8:	82080019 	andhi	r0, r8, #25
    48ec:	01080019 	tsteq	r8, r9, lsl r0
    48f0:	00005300 	andeq	r5, r0, r0, lsl #6
    48f4:	00000000 	andeq	r0, r0, r0
    48f8:	19440000 	stmdbne	r4, {}^	; <UNPREDICTABLE>
    48fc:	194c0800 	stmdbne	ip, {fp}^
    4900:	00020800 	andeq	r0, r2, r0, lsl #16
    4904:	194c9f30 	stmdbne	ip, {r4, r5, r8, r9, sl, fp, ip, pc}^
    4908:	19820800 	stmibne	r2, {fp}
    490c:	00060800 	andeq	r0, r6, r0, lsl #16
    4910:	ff080074 			; <UNDEFINED> instruction: 0xff080074
    4914:	00009f1a 	andeq	r9, r0, sl, lsl pc
    4918:	00000000 	andeq	r0, r0, r0
    491c:	19440000 	stmdbne	r4, {}^	; <UNPREDICTABLE>
    4920:	19800800 	stmibne	r0, {fp}
    4924:	00020800 	andeq	r0, r2, r0, lsl #16
    4928:	19809f30 	stmibne	r0, {r4, r5, r8, r9, sl, fp, ip, pc}
    492c:	19820800 	stmibne	r2, {fp}
    4930:	00010800 	andeq	r0, r1, r0, lsl #16
    4934:	00000050 	andeq	r0, r0, r0, asr r0
	...
    4944:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    4950:	01f30004 	mvnseq	r0, r4
    4954:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    4964:	00050000 	andeq	r0, r5, r0
    4968:	25380071 	ldrcs	r0, [r8, #-113]!	; 0x71
    496c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4970:	00000000 	andeq	r0, r0, r0
    4974:	f3000600 	vmax.u8	d0, d0, d0
    4978:	25385101 	ldrcs	r5, [r8, #-257]!	; 0x101
    497c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4980:	00000000 	andeq	r0, r0, r0
    4984:	00199200 	andseq	r9, r9, r0, lsl #4
    4988:	00199808 	andseq	r9, r9, r8, lsl #16
    498c:	53000108 	movwpl	r0, #264	; 0x108
    4990:	08001998 	stmdaeq	r0, {r3, r4, r7, r8, fp, ip}
    4994:	080019a0 	stmdaeq	r0, {r5, r7, r8, fp, ip}
    4998:	04730003 	ldrbteq	r0, [r3], #-3
    499c:	0019a09f 	mulseq	r9, pc, r0	; <UNPREDICTABLE>
    49a0:	0019b008 	andseq	fp, r9, r8
    49a4:	53000108 	movwpl	r0, #264	; 0x108
    49a8:	080019b0 	stmdaeq	r0, {r4, r5, r7, r8, fp, ip}
    49ac:	080019b2 	stmdaeq	r0, {r1, r4, r5, r7, r8, fp, ip}
    49b0:	7c730003 	ldclvc	0, cr0, [r3], #-12
    49b4:	0019b29f 	mulseq	r9, pc, r2	; <UNPREDICTABLE>
    49b8:	0019b508 	andseq	fp, r9, r8, lsl #10
    49bc:	53000108 	movwpl	r0, #264	; 0x108
	...
    49c8:	08001a08 	stmdaeq	r0, {r3, r9, fp, ip}
    49cc:	08001a1d 	stmdaeq	r0, {r0, r2, r3, r4, r9, fp, ip}
    49d0:	1d500001 	ldclne	0, cr0, [r0, #-4]
    49d4:	2c08001a 	stccs	0, cr0, [r8], {26}
    49d8:	0408001a 	streq	r0, [r8], #-26
    49dc:	5001f300 	andpl	pc, r1, r0, lsl #6
    49e0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    49e4:	00000000 	andeq	r0, r0, r0
    49e8:	001a2c00 	andseq	r2, sl, r0, lsl #24
    49ec:	001a4108 	andseq	r4, sl, r8, lsl #2
    49f0:	50000108 	andpl	r0, r0, r8, lsl #2
    49f4:	08001a41 	stmdaeq	r0, {r0, r6, r9, fp, ip}
    49f8:	08001a50 	stmdaeq	r0, {r4, r6, r9, fp, ip}
    49fc:	01f30004 	mvnseq	r0, r4
    4a00:	00009f50 	andeq	r9, r0, r0, asr pc
    4a04:	00000000 	andeq	r0, r0, r0
    4a08:	1a500000 	bne	1404a10 <__Stack_Size+0x1404610>
    4a0c:	1a600800 	bne	1806a14 <__Stack_Size+0x1806614>
    4a10:	00010800 	andeq	r0, r1, r0, lsl #16
    4a14:	001a6050 	andseq	r6, sl, r0, asr r0
    4a18:	001ae008 	andseq	lr, sl, r8
    4a1c:	f3000408 	vshl.u8	d0, d8, d0
    4a20:	009f5001 	addseq	r5, pc, r1
    4a24:	00000000 	andeq	r0, r0, r0
    4a28:	72000000 	andvc	r0, r0, #0
    4a2c:	8008001a 	andhi	r0, r8, sl, lsl r0
    4a30:	0108001a 	tsteq	r8, sl, lsl r0
    4a34:	1a805300 	bne	fe01963c <SCS_BASE+0x1e00b63c>
    4a38:	1a8c0800 	bne	fe306a40 <SCS_BASE+0x1e2f8a40>
    4a3c:	00020800 	andeq	r0, r2, r0, lsl #16
    4a40:	00000974 	andeq	r0, r0, r4, ror r9
    4a44:	00000000 	andeq	r0, r0, r0
    4a48:	1a9a0000 	bne	fe684a50 <SCS_BASE+0x1e676a50>
    4a4c:	1a9c0800 	bne	fe706a54 <SCS_BASE+0x1e6f8a54>
    4a50:	00010800 	andeq	r0, r1, r0, lsl #16
    4a54:	001a9c53 	andseq	r9, sl, r3, asr ip
    4a58:	001ab608 	andseq	fp, sl, r8, lsl #12
    4a5c:	71000508 	tstvc	r0, r8, lsl #10
    4a60:	9f1a3f00 	svcls	0x001a3f00
    4a64:	08001aba 	stmdaeq	r0, {r1, r3, r4, r5, r7, r9, fp, ip}
    4a68:	08001ac4 	stmdaeq	r0, {r2, r6, r7, r9, fp, ip}
    4a6c:	00710005 	rsbseq	r0, r1, r5
    4a70:	009f1a3f 	addseq	r1, pc, pc, lsr sl	; <UNPREDICTABLE>
    4a74:	00000000 	andeq	r0, r0, r0
    4a78:	96000000 	strls	r0, [r0], -r0
    4a7c:	b608001a 			; <UNDEFINED> instruction: 0xb608001a
    4a80:	0108001a 	tsteq	r8, sl, lsl r0
    4a84:	1aba5100 	bne	fee98e8c <SCS_BASE+0x1ee8ae8c>
    4a88:	1ac40800 	bne	ff106a90 <SCS_BASE+0x1f0f8a90>
    4a8c:	00010800 	andeq	r0, r1, r0, lsl #16
    4a90:	00000051 	andeq	r0, r0, r1, asr r0
    4a94:	00000000 	andeq	r0, r0, r0
    4a98:	001aec00 	andseq	lr, sl, r0, lsl #24
    4a9c:	001b7408 	andseq	r7, fp, r8, lsl #8
    4aa0:	75000308 	strvc	r0, [r0, #-776]	; 0x308
    4aa4:	00009f10 	andeq	r9, r0, r0, lsl pc
    4aa8:	00000000 	andeq	r0, r0, r0
    4aac:	1aee0000 	bne	ffb84ab4 <SCS_BASE+0x1fb76ab4>
    4ab0:	1b1a0800 	blne	686ab8 <__Stack_Size+0x6866b8>
    4ab4:	00010800 	andeq	r0, r1, r0, lsl #16
    4ab8:	001b1a53 	andseq	r1, fp, r3, asr sl
    4abc:	001b2208 	andseq	r2, fp, r8, lsl #4
    4ac0:	75000908 	strvc	r0, [r0, #-2312]	; 0x908
    4ac4:	0a029410 	beq	a9b0c <__Stack_Size+0xa970c>
    4ac8:	9f1affff 	svcls	0x001affff
    4acc:	08001b22 	stmdaeq	r0, {r1, r5, r8, r9, fp, ip}
    4ad0:	08001b34 	stmdaeq	r0, {r2, r4, r5, r8, r9, fp, ip}
    4ad4:	34530001 	ldrbcc	r0, [r3], #-1
    4ad8:	3708001b 	smladcc	r8, fp, r0, r0
    4adc:	0908001b 	stmdbeq	r8, {r0, r1, r3, r4}
    4ae0:	94107500 	ldrls	r7, [r0], #-1280	; 0x500
    4ae4:	ffff0a02 			; <UNDEFINED> instruction: 0xffff0a02
    4ae8:	00009f1a 	andeq	r9, r0, sl, lsl pc
    4aec:	00000000 	andeq	r0, r0, r0
    4af0:	1af00000 	bne	ffc04af8 <SCS_BASE+0x1fbf6af8>
    4af4:	1b140800 	blne	506afc <__Stack_Size+0x5066fc>
    4af8:	00060800 	andeq	r0, r6, r0, lsl #16
    4afc:	ff080076 			; <UNDEFINED> instruction: 0xff080076
    4b00:	1b149f1a 	blne	52c770 <__Stack_Size+0x52c370>
    4b04:	1b180800 	blne	606b0c <__Stack_Size+0x60670c>
    4b08:	00020800 	andeq	r0, r2, r0, lsl #16
    4b0c:	1b189f34 	blne	62c7e4 <__Stack_Size+0x62c3e4>
    4b10:	1b220800 	blne	886b18 <__Stack_Size+0x886718>
    4b14:	00020800 	andeq	r0, r2, r0, lsl #16
    4b18:	1b229f37 	blne	8ac7fc <__Stack_Size+0x8ac3fc>
    4b1c:	1b2c0800 	blne	b06b24 <__Stack_Size+0xb06724>
    4b20:	00060800 	andeq	r0, r6, r0, lsl #16
    4b24:	ff080076 			; <UNDEFINED> instruction: 0xff080076
    4b28:	1b2c9f1a 	blne	b2c798 <__Stack_Size+0xb2c398>
    4b2c:	1b740800 	blne	1d06b34 <__Stack_Size+0x1d06734>
    4b30:	00010800 	andeq	r0, r1, r0, lsl #16
    4b34:	00000056 	andeq	r0, r0, r6, asr r0
    4b38:	00000000 	andeq	r0, r0, r0
    4b3c:	001b3a00 	andseq	r3, fp, r0, lsl #20
    4b40:	001b3c08 	andseq	r3, fp, r8, lsl #24
    4b44:	50000108 	andpl	r0, r0, r8, lsl #2
    4b48:	08001b3c 	stmdaeq	r0, {r2, r3, r4, r5, r8, r9, fp, ip}
    4b4c:	08001b6c 	stmdaeq	r0, {r2, r3, r5, r6, r8, r9, fp, ip}
    4b50:	00590001 	subseq	r0, r9, r1
    4b54:	00000000 	andeq	r0, r0, r0
    4b58:	24000000 	strcs	r0, [r0], #-0
    4b5c:	2c08001b 	stccs	0, cr0, [r8], {27}
    4b60:	0108001b 	tsteq	r8, fp, lsl r0
    4b64:	1b2c5400 	blne	b19b6c <__Stack_Size+0xb1976c>
    4b68:	1b320800 	blne	c86b70 <__Stack_Size+0xc86770>
    4b6c:	00160800 	andseq	r0, r6, r0, lsl #16
    4b70:	40120074 	andsmi	r0, r2, r4, ror r0
    4b74:	7322244b 	teqvc	r2, #1258291200	; 0x4b000000
    4b78:	40141600 	andsmi	r1, r4, r0, lsl #12
    4b7c:	2d22244b 	cfstrscs	mvf2, [r2, #-300]!	; 0xfffffed4
    4b80:	16000128 	strne	r0, [r0], -r8, lsr #2
    4b84:	1b329f13 	blne	cac7d8 <__Stack_Size+0xcac3d8>
    4b88:	1b340800 	blne	d06b90 <__Stack_Size+0xd06790>
    4b8c:	001c0800 	andseq	r0, ip, r0, lsl #16
    4b90:	02941475 	addseq	r1, r4, #1962934272	; 0x75000000
    4b94:	1affff0a 	bne	47c4 <__Stack_Size+0x43c4>
    4b98:	244b4012 	strbcs	r4, [fp], #-18
    4b9c:	16007322 	strne	r7, [r0], -r2, lsr #6
    4ba0:	244b4014 	strbcs	r4, [fp], #-20
    4ba4:	01282d22 	teqeq	r8, r2, lsr #26
    4ba8:	9f131600 	svcls	0x00131600
    4bac:	08001b34 	stmdaeq	r0, {r2, r4, r5, r8, r9, fp, ip}
    4bb0:	08001b37 	stmdaeq	r0, {r0, r1, r2, r4, r5, r8, r9, fp, ip}
    4bb4:	14750022 	ldrbtne	r0, [r5], #-34	; 0x22
    4bb8:	ff0a0294 			; <UNDEFINED> instruction: 0xff0a0294
    4bbc:	40121aff 			; <UNDEFINED> instruction: 0x40121aff
    4bc0:	7522244b 	strvc	r2, [r2, #-1099]!	; 0x44b
    4bc4:	0a029410 	beq	a9c0c <__Stack_Size+0xa980c>
    4bc8:	161affff 	ssub8ne	pc, sl, pc	; <UNPREDICTABLE>
    4bcc:	244b4014 	strbcs	r4, [fp], #-20
    4bd0:	01282d22 	teqeq	r8, r2, lsr #26
    4bd4:	9f131600 	svcls	0x00131600
	...
    4be0:	08001bd6 	stmdaeq	r0, {r1, r2, r4, r6, r7, r8, r9, fp, ip}
    4be4:	08001bed 	stmdaeq	r0, {r0, r2, r3, r5, r6, r7, r8, r9, fp, ip}
    4be8:	fc500001 	mrrc2	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
    4bec:	fe08001b 	mcr2	0, 0, r0, cr8, cr11, {0}
    4bf0:	0108001b 	tsteq	r8, fp, lsl r0
    4bf4:	00005000 	andeq	r5, r0, r0
    4bf8:	00000000 	andeq	r0, r0, r0
    4bfc:	1c140000 	ldcne	0, cr0, [r4], {-0}
    4c00:	1c180800 	ldcne	8, cr0, [r8], {-0}
    4c04:	00060800 	andeq	r0, r6, r0, lsl #16
    4c08:	7f080070 	svcvc	0x00080070
    4c0c:	1c189f1a 	ldcne	15, cr9, [r8], {26}
    4c10:	1c3c0800 	ldcne	8, cr0, [ip], #-0
    4c14:	00010800 	andeq	r0, r1, r0, lsl #16
    4c18:	001c3c50 	andseq	r3, ip, r0, asr ip
    4c1c:	001c6208 	andseq	r6, ip, r8, lsl #4
    4c20:	73000b08 	movwvc	r0, #2824	; 0xb08
    4c24:	08019400 	stmdaeq	r1, {sl, ip, pc}
    4c28:	ff081a7f 			; <UNDEFINED> instruction: 0xff081a7f
    4c2c:	00009f1a 	andeq	r9, r0, sl, lsl pc
    4c30:	00000000 	andeq	r0, r0, r0
    4c34:	1c540000 	mrane	r0, r4, acc0
    4c38:	1c700800 	ldclne	8, cr0, [r0], #-0
    4c3c:	00010800 	andeq	r0, r1, r0, lsl #16
    4c40:	00000052 	andeq	r0, r0, r2, asr r0
    4c44:	00000000 	andeq	r0, r0, r0
    4c48:	001c3c00 	andseq	r3, ip, r0, lsl #24
    4c4c:	001c8008 	andseq	r8, ip, r8
    4c50:	50000108 	andpl	r0, r0, r8, lsl #2
    4c54:	08001c80 	stmdaeq	r0, {r7, sl, fp, ip}
    4c58:	08001c83 	stmdaeq	r0, {r0, r1, r7, sl, fp, ip}
    4c5c:	00710007 	rsbseq	r0, r1, r7
    4c60:	1aff7f0b 	bne	fffe4894 <SCS_BASE+0x1ffd6894>
    4c64:	001c8e9f 	mulseq	ip, pc, lr	; <UNPREDICTABLE>
    4c68:	001ca308 	andseq	sl, ip, r8, lsl #6
    4c6c:	50000108 	andpl	r0, r0, r8, lsl #2
    4c70:	08001ca6 	stmdaeq	r0, {r1, r2, r5, r7, sl, fp, ip}
    4c74:	08001ca9 	stmdaeq	r0, {r0, r3, r5, r7, sl, fp, ip}
    4c78:	00500001 	subseq	r0, r0, r1
    4c7c:	00000000 	andeq	r0, r0, r0
    4c80:	36000000 	strcc	r0, [r0], -r0
    4c84:	8308001c 	movwhi	r0, #32796	; 0x801c
    4c88:	0608001c 			; <UNDEFINED> instruction: 0x0608001c
    4c8c:	08007100 	stmdaeq	r0, {r8, ip, sp, lr}
    4c90:	8e9f1aff 	mrchi	10, 4, r1, cr15, cr15, {7}
    4c94:	a008001c 	andge	r0, r8, ip, lsl r0
    4c98:	0608001c 			; <UNDEFINED> instruction: 0x0608001c
    4c9c:	08007100 	stmdaeq	r0, {r8, ip, sp, lr}
    4ca0:	a69f1aff 			; <UNDEFINED> instruction: 0xa69f1aff
    4ca4:	a908001c 	stmdbge	r8, {r2, r3, r4}
    4ca8:	0608001c 			; <UNDEFINED> instruction: 0x0608001c
    4cac:	08007100 	stmdaeq	r0, {r8, ip, sp, lr}
    4cb0:	009f1aff 			; <UNDEFINED> instruction: 0x009f1aff
    4cb4:	00000000 	andeq	r0, r0, r0
    4cb8:	b6000000 	strlt	r0, [r0], -r0
    4cbc:	ba08001c 	blt	204d34 <__Stack_Size+0x204934>
    4cc0:	0708001c 	smladeq	r8, ip, r0, r0
    4cc4:	0a007300 	beq	218cc <__Stack_Size+0x214cc>
    4cc8:	9f273000 	svcls	0x00273000
    4ccc:	08001cba 	stmdaeq	r0, {r1, r3, r4, r5, r7, sl, fp, ip}
    4cd0:	08001cbe 	stmdaeq	r0, {r1, r2, r3, r4, r5, r7, sl, fp, ip}
    4cd4:	0073000b 	rsbseq	r0, r3, fp
    4cd8:	2730000a 	ldrcs	r0, [r0, -sl]!
    4cdc:	2730000a 	ldrcs	r0, [r0, -sl]!
    4ce0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4ce4:	00000000 	andeq	r0, r0, r0
    4ce8:	001cf000 	andseq	pc, ip, r0
    4cec:	001d2808 	andseq	r2, sp, r8, lsl #16
    4cf0:	71000608 	tstvc	r0, r8, lsl #12
    4cf4:	1aff0800 	bne	fffc6cfc <SCS_BASE+0x1ffb8cfc>
    4cf8:	001d289f 	mulseq	sp, pc, r8	; <UNPREDICTABLE>
    4cfc:	001d5208 	andseq	r5, sp, r8, lsl #4
    4d00:	70000808 	andvc	r0, r0, r8, lsl #16
    4d04:	08019405 	stmdaeq	r1, {r0, r2, sl, ip, pc}
    4d08:	5e9f1aff 	mrcpl	10, 4, r1, cr15, cr15, {7}
    4d0c:	7008001d 	andvc	r0, r8, sp, lsl r0
    4d10:	0608001d 			; <UNDEFINED> instruction: 0x0608001d
    4d14:	08007100 	stmdaeq	r0, {r8, ip, sp, lr}
    4d18:	009f1aff 			; <UNDEFINED> instruction: 0x009f1aff
    4d1c:	00000000 	andeq	r0, r0, r0
    4d20:	f4000000 	vst4.8	{d0-d3}, [r0], r0
    4d24:	1408001c 	strne	r0, [r8], #-28
    4d28:	0108001d 	tsteq	r8, sp, lsl r0
    4d2c:	1d145400 	cfldrsne	mvf5, [r4, #-0]
    4d30:	1d280800 	stcne	8, cr0, [r8, #-0]
    4d34:	00070800 	andeq	r0, r7, r0, lsl #16
    4d38:	7f0b0071 	svcvc	0x000b0071
    4d3c:	289f1aff 	ldmcs	pc, {r0, r1, r2, r3, r4, r5, r6, r7, r9, fp, ip}	; <UNPREDICTABLE>
    4d40:	5208001d 	andpl	r0, r8, #29
    4d44:	0c08001d 	stceq	0, cr0, [r8], {29}
    4d48:	94057000 	strls	r7, [r5], #-0
    4d4c:	1aff0801 	bne	fffc6d58 <SCS_BASE+0x1ffb8d58>
    4d50:	1aff7f0b 	bne	fffe4984 <SCS_BASE+0x1ffd6984>
    4d54:	001d5e9f 	mulseq	sp, pc, lr	; <UNPREDICTABLE>
    4d58:	001d7008 	andseq	r7, sp, r8
    4d5c:	71000708 	tstvc	r0, r8, lsl #14
    4d60:	ff7f0b00 			; <UNDEFINED> instruction: 0xff7f0b00
    4d64:	00009f1a 	andeq	r9, r0, sl, lsl pc
    4d68:	00000000 	andeq	r0, r0, r0
    4d6c:	1d0a0000 	stcne	0, cr0, [sl, #-0]
    4d70:	1d1a0800 	ldcne	8, cr0, [sl, #-0]
    4d74:	00010800 	andeq	r0, r1, r0, lsl #16
    4d78:	00000052 	andeq	r0, r0, r2, asr r0
    4d7c:	00000000 	andeq	r0, r0, r0
    4d80:	001d4400 	andseq	r4, sp, r0, lsl #8
    4d84:	001d4808 	andseq	r4, sp, r8, lsl #16
    4d88:	72000708 	andvc	r0, r0, #8, 14	; 0x200000
    4d8c:	10000a00 	andne	r0, r0, r0, lsl #20
    4d90:	00009f27 	andeq	r9, r0, r7, lsr #30
    4d94:	00000000 	andeq	r0, r0, r0
    4d98:	1d940000 	ldcne	0, cr0, [r4]
    4d9c:	1da80800 	stcne	8, cr0, [r8]
    4da0:	00010800 	andeq	r0, r1, r0, lsl #16
    4da4:	001da850 	andseq	sl, sp, r0, asr r8
    4da8:	001db008 	andseq	fp, sp, r8
    4dac:	f3000408 	vshl.u8	d0, d8, d0
    4db0:	009f5001 	addseq	r5, pc, r1
    4db4:	00000000 	andeq	r0, r0, r0
    4db8:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    4dbc:	1008001e 	andne	r0, r8, lr, lsl r0
    4dc0:	1108001e 	tstne	r8, lr, lsl r0
    4dc4:	0a007400 	beq	21dcc <__Stack_Size+0x219cc>
    4dc8:	311affff 			; <UNDEFINED> instruction: 0x311affff
    4dcc:	c0802324 	addgt	r2, r0, r4, lsr #6
    4dd0:	9f048081 	svcls	0x00048081
    4dd4:	00000493 	muleq	r0, r3, r4
    4dd8:	00000000 	andeq	r0, r0, r0
    4ddc:	1e480000 	cdpne	0, 4, cr0, cr8, cr0, {0}
    4de0:	1e580800 	cdpne	8, 5, cr0, cr8, cr0, {0}
    4de4:	00020800 	andeq	r0, r2, r0, lsl #16
    4de8:	1e589f32 	mrcne	15, 2, r9, cr8, cr2, {1}
    4dec:	1e5a0800 	cdpne	8, 5, cr0, cr10, cr0, {0}
    4df0:	00010800 	andeq	r0, r1, r0, lsl #16
    4df4:	001e5a50 	andseq	r5, lr, r0, asr sl
    4df8:	001e6608 	andseq	r6, lr, r8, lsl #12
    4dfc:	32000208 	andcc	r0, r0, #8, 4	; 0x80000000
    4e00:	001e6a9f 	mulseq	lr, pc, sl	; <UNPREDICTABLE>
    4e04:	001e8808 	andseq	r8, lr, r8, lsl #16
    4e08:	32000208 	andcc	r0, r0, #8, 4	; 0x80000000
    4e0c:	001e929f 	mulseq	lr, pc, r2	; <UNPREDICTABLE>
    4e10:	001e9808 	andseq	r9, lr, r8, lsl #16
    4e14:	50000108 	andpl	r0, r0, r8, lsl #2
    4e18:	08001e98 	stmdaeq	r0, {r3, r4, r7, r9, sl, fp, ip}
    4e1c:	08001ea8 	stmdaeq	r0, {r3, r5, r7, r9, sl, fp, ip}
    4e20:	9f320002 	svcls	0x00320002
    4e24:	08001ea8 	stmdaeq	r0, {r3, r5, r7, r9, sl, fp, ip}
    4e28:	08001eaa 	stmdaeq	r0, {r1, r3, r5, r7, r9, sl, fp, ip}
    4e2c:	aa500001 	bge	1404e38 <__Stack_Size+0x1404a38>
    4e30:	c408001e 	strgt	r0, [r8], #-30
    4e34:	0208001e 	andeq	r0, r8, #30
    4e38:	c49f3200 	ldrgt	r3, [pc], #512	; 4e40 <__Stack_Size+0x4a40>
    4e3c:	c608001e 			; <UNDEFINED> instruction: 0xc608001e
    4e40:	0108001e 	tsteq	r8, lr, lsl r0
    4e44:	1ec65000 	cdpne	0, 12, cr5, cr6, cr0, {0}
    4e48:	1ed20800 	cdpne	8, 13, cr0, cr2, cr0, {0}
    4e4c:	00020800 	andeq	r0, r2, r0, lsl #16
    4e50:	1ed29f32 	mrcne	15, 6, r9, cr2, cr2, {1}
    4e54:	1ed40800 	cdpne	8, 13, cr0, cr4, cr0, {0}
    4e58:	00010800 	andeq	r0, r1, r0, lsl #16
    4e5c:	001ed450 	andseq	sp, lr, r0, asr r4
    4e60:	001ee408 	andseq	lr, lr, r8, lsl #8
    4e64:	32000208 	andcc	r0, r0, #8, 4	; 0x80000000
    4e68:	001ee49f 	mulseq	lr, pc, r4	; <UNPREDICTABLE>
    4e6c:	001eec08 	andseq	lr, lr, r8, lsl #24
    4e70:	50000108 	andpl	r0, r0, r8, lsl #2
    4e74:	08001f06 	stmdaeq	r0, {r1, r2, r8, r9, sl, fp, ip}
    4e78:	08001f08 	stmdaeq	r0, {r3, r8, r9, sl, fp, ip}
    4e7c:	00500001 	subseq	r0, r0, r1
    4e80:	00000000 	andeq	r0, r0, r0
    4e84:	48000000 	stmdami	r0, {}	; <UNPREDICTABLE>
    4e88:	0e08001e 	mcreq	0, 0, r0, cr8, cr14, {0}
    4e8c:	0108001f 	tsteq	r8, pc, lsl r0
    4e90:	00005400 	andeq	r5, r0, r0, lsl #8
    4e94:	00000000 	andeq	r0, r0, r0
    4e98:	1eec0000 	cdpne	0, 14, cr0, cr12, cr0, {0}
    4e9c:	1f060800 	svcne	0x00060800
    4ea0:	00020800 	andeq	r0, r2, r0, lsl #16
    4ea4:	1f089f36 	svcne	0x00089f36
    4ea8:	1f0e0800 	svcne	0x000e0800
    4eac:	00010800 	andeq	r0, r1, r0, lsl #16
    4eb0:	00000053 	andeq	r0, r0, r3, asr r0
    4eb4:	00000000 	andeq	r0, r0, r0
    4eb8:	001f0e00 	andseq	r0, pc, r0, lsl #28
    4ebc:	001f2408 	andseq	r2, pc, r8, lsl #8
    4ec0:	30000208 	andcc	r0, r0, r8, lsl #4
    4ec4:	001f249f 	mulseq	pc, pc, r4	; <UNPREDICTABLE>
    4ec8:	001f2608 	andseq	r2, pc, r8, lsl #12
    4ecc:	53000108 	movwpl	r0, #264	; 0x108
    4ed0:	08001f26 	stmdaeq	r0, {r1, r2, r5, r8, r9, sl, fp, ip}
    4ed4:	08001f2e 	stmdaeq	r0, {r1, r2, r3, r5, r8, r9, sl, fp, ip}
    4ed8:	9f300002 	svcls	0x00300002
    4edc:	08001f2e 	stmdaeq	r0, {r1, r2, r3, r5, r8, r9, sl, fp, ip}
    4ee0:	08001f30 	stmdaeq	r0, {r4, r5, r8, r9, sl, fp, ip}
    4ee4:	30530001 	subscc	r0, r3, r1
    4ee8:	3808001f 	stmdacc	r8, {r0, r1, r2, r3, r4}
    4eec:	0208001f 	andeq	r0, r8, #31
    4ef0:	389f3000 	ldmcc	pc, {ip, sp}	; <UNPREDICTABLE>
    4ef4:	3a08001f 	bcc	204f78 <__Stack_Size+0x204b78>
    4ef8:	0108001f 	tsteq	r8, pc, lsl r0
    4efc:	1f3a5300 	svcne	0x003a5300
    4f00:	1ff20800 	svcne	0x00f20800
    4f04:	00020800 	andeq	r0, r2, r0, lsl #16
    4f08:	1ff29f30 	svcne	0x00f29f30
    4f0c:	1fff0800 	svcne	0x00ff0800
    4f10:	00010800 	andeq	r0, r1, r0, lsl #16
    4f14:	0020b053 	eoreq	fp, r0, r3, asr r0
    4f18:	0020ba08 	eoreq	fp, r0, r8, lsl #20
    4f1c:	30000208 	andcc	r0, r0, r8, lsl #4
    4f20:	0020ba9f 	mlaeq	r0, pc, sl, fp	; <UNPREDICTABLE>
    4f24:	0020d008 	eoreq	sp, r0, r8
    4f28:	03000608 	movweq	r0, #1544	; 0x608
    4f2c:	08001a2d 	stmdaeq	r0, {r0, r2, r3, r5, r9, fp, ip}
    4f30:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4f34:	00000000 	andeq	r0, r0, r0
    4f38:	00200000 	eoreq	r0, r0, r0
    4f3c:	00200408 	eoreq	r0, r0, r8, lsl #8
    4f40:	30000208 	andcc	r0, r0, r8, lsl #4
    4f44:	0020109f 	mlaeq	r0, pc, r0, r1	; <UNPREDICTABLE>
    4f48:	00204608 	eoreq	r4, r0, r8, lsl #12
    4f4c:	50000108 	andpl	r0, r0, r8, lsl #2
    4f50:	0800209c 	stmdaeq	r0, {r2, r3, r4, r7, sp}
    4f54:	080020a8 	stmdaeq	r0, {r3, r5, r7, sp}
    4f58:	00500001 	subseq	r0, r0, r1
    4f5c:	00000000 	andeq	r0, r0, r0
    4f60:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    4f64:	f808001f 			; <UNDEFINED> instruction: 0xf808001f
    4f68:	0108001f 	tsteq	r8, pc, lsl r0
    4f6c:	20045400 	andcs	r5, r4, r0, lsl #8
    4f70:	201a0800 	andscs	r0, sl, r0, lsl #16
    4f74:	00010800 	andeq	r0, r1, r0, lsl #16
    4f78:	0020b054 	eoreq	fp, r0, r4, asr r0
    4f7c:	0020d008 	eoreq	sp, r0, r8
    4f80:	54000108 	strpl	r0, [r0], #-264	; 0x108
	...
    4f8c:	08001f88 	stmdaeq	r0, {r3, r7, r8, r9, sl, fp, ip}
    4f90:	08001fae 	stmdaeq	r0, {r1, r2, r3, r5, r7, r8, r9, sl, fp, ip}
    4f94:	00510001 	subseq	r0, r1, r1
    4f98:	00000000 	andeq	r0, r0, r0
    4f9c:	88000000 	stmdahi	r0, {}	; <UNPREDICTABLE>
    4fa0:	ae08001f 	mcrge	0, 0, r0, cr8, cr15, {0}
    4fa4:	0908001f 	stmdbeq	r8, {r0, r1, r2, r3, r4}
    4fa8:	08007200 	stmdaeq	r0, {r9, ip, sp, lr}
    4fac:	ff081a70 			; <UNDEFINED> instruction: 0xff081a70
    4fb0:	00009f1a 	andeq	r9, r0, sl, lsl pc
    4fb4:	00000000 	andeq	r0, r0, r0
    4fb8:	1f0e0000 	svcne	0x000e0000
    4fbc:	20a80800 	adccs	r0, r8, r0, lsl #16
    4fc0:	00020800 	andeq	r0, r2, r0, lsl #16
    4fc4:	20b09f30 	adcscs	r9, r0, r0, lsr pc
    4fc8:	20d00800 	sbcscs	r0, r0, r0, lsl #16
    4fcc:	00020800 	andeq	r0, r2, r0, lsl #16
    4fd0:	00009f30 	andeq	r9, r0, r0, lsr pc
    4fd4:	00000000 	andeq	r0, r0, r0
    4fd8:	1fa00000 	svcne	0x00a00000
    4fdc:	1fae0800 	svcne	0x00ae0800
    4fe0:	00010800 	andeq	r0, r1, r0, lsl #16
    4fe4:	00000053 	andeq	r0, r0, r3, asr r0
    4fe8:	00000000 	andeq	r0, r0, r0
    4fec:	001f1a00 	andseq	r1, pc, r0, lsl #20
    4ff0:	001f3a08 	andseq	r3, pc, r8, lsl #20
    4ff4:	52000108 	andpl	r0, r0, #8, 2
    4ff8:	08001ff2 	stmdaeq	r0, {r1, r4, r5, r6, r7, r8, r9, sl, fp, ip}
    4ffc:	08001ff4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r8, r9, sl, fp, ip}
    5000:	00520001 	subseq	r0, r2, r1
    5004:	00000000 	andeq	r0, r0, r0
    5008:	d8000000 	stmdale	r0, {}	; <UNPREDICTABLE>
    500c:	ec080020 	stc	0, cr0, [r8], {32}
    5010:	01080020 	tsteq	r8, r0, lsr #32
    5014:	20ec5300 	rsccs	r5, ip, r0, lsl #6
    5018:	20fb0800 	rscscs	r0, fp, r0, lsl #16
    501c:	00080800 	andeq	r0, r8, r0, lsl #16
    5020:	01940874 	orrseq	r0, r4, r4, ror r8
    5024:	9f1aff08 	svcls	0x001aff08
    5028:	08002168 	stmdaeq	r0, {r3, r5, r6, r8, sp}
    502c:	08002170 	stmdaeq	r0, {r4, r5, r6, r8, sp}
    5030:	70530001 	subsvc	r0, r3, r1
    5034:	75080021 	strvc	r0, [r8, #-33]	; 0x21
    5038:	08080021 	stmdaeq	r8, {r0, r5}
    503c:	94087400 	strls	r7, [r8], #-1024	; 0x400
    5040:	1aff0801 	bne	fffc704c <SCS_BASE+0x1ffb904c>
    5044:	0021789f 	mlaeq	r1, pc, r8, r7	; <UNPREDICTABLE>
    5048:	00218008 	eoreq	r8, r1, r8
    504c:	53000108 	movwpl	r0, #264	; 0x108
	...
    5058:	080020e8 	stmdaeq	r0, {r3, r5, r6, r7, sp}
    505c:	0800216a 	stmdaeq	r0, {r1, r3, r5, r6, r8, sp}
    5060:	10740003 	rsbsne	r0, r4, r3
    5064:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5068:	00000000 	andeq	r0, r0, r0
    506c:	0020ec00 	eoreq	lr, r0, r0, lsl #24
    5070:	0020fb08 	eoreq	pc, r0, r8, lsl #22
    5074:	53000108 	movwpl	r0, #264	; 0x108
	...
    5080:	08002100 	stmdaeq	r0, {r8, sp}
    5084:	08002108 	stmdaeq	r0, {r3, r8, sp}
    5088:	08500001 	ldmdaeq	r0, {r0}^
    508c:	1a080021 	bne	205118 <__Stack_Size+0x204d18>
    5090:	01080021 	tsteq	r8, r1, lsr #32
    5094:	00005700 	andeq	r5, r0, r0, lsl #14
    5098:	00000000 	andeq	r0, r0, r0
    509c:	20f20000 	rscscs	r0, r2, r0
    50a0:	20f80800 	rscscs	r0, r8, r0, lsl #16
    50a4:	00160800 	andseq	r0, r6, r0, lsl #16
    50a8:	40120076 	andsmi	r0, r2, r6, ror r0
    50ac:	7322244b 	teqvc	r2, #1258291200	; 0x4b000000
    50b0:	40141600 	andsmi	r1, r4, r0, lsl #12
    50b4:	2d22244b 	cfstrscs	mvf2, [r2, #-300]!	; 0xfffffed4
    50b8:	16000128 	strne	r0, [r0], -r8, lsr #2
    50bc:	20f89f13 	rscscs	r9, r8, r3, lsl pc
    50c0:	20fb0800 	rscscs	r0, fp, r0, lsl #16
    50c4:	001c0800 	andseq	r0, ip, r0, lsl #16
    50c8:	02941474 	addseq	r1, r4, #116, 8	; 0x74000000
    50cc:	1affff0a 	bne	4cfc <__Stack_Size+0x48fc>
    50d0:	244b4012 	strbcs	r4, [fp], #-18
    50d4:	16007322 	strne	r7, [r0], -r2, lsr #6
    50d8:	244b4014 	strbcs	r4, [fp], #-20
    50dc:	01282d22 	teqeq	r8, r2, lsr #26
    50e0:	9f131600 	svcls	0x00131600
	...
    50ec:	0800219c 	stmdaeq	r0, {r2, r3, r4, r7, r8, sp}
    50f0:	080021d0 	stmdaeq	r0, {r4, r6, r7, r8, sp}
    50f4:	d0500001 	subsle	r0, r0, r1
    50f8:	dc080021 	stcle	0, cr0, [r8], {33}	; 0x21
    50fc:	04080021 	streq	r0, [r8], #-33	; 0x21
    5100:	5001f300 	andpl	pc, r1, r0, lsl #6
    5104:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5108:	00000000 	andeq	r0, r0, r0
    510c:	0021a400 	eoreq	sl, r1, r0, lsl #8
    5110:	0021d408 	eoreq	sp, r1, r8, lsl #8
    5114:	55000108 	strpl	r0, [r0, #-264]	; 0x108
	...
    5120:	080021e4 	stmdaeq	r0, {r2, r5, r6, r7, r8, sp}
    5124:	080021ef 	stmdaeq	r0, {r0, r1, r2, r3, r5, r6, r7, r8, sp}
    5128:	f4520001 			; <UNDEFINED> instruction: 0xf4520001
    512c:	f6080021 			; <UNDEFINED> instruction: 0xf6080021
    5130:	01080021 	tsteq	r8, r1, lsr #32
    5134:	21f65300 	mvnscs	r5, r0, lsl #6
    5138:	21fc0800 	mvnscs	r0, r0, lsl #16
    513c:	00010800 	andeq	r0, r1, r0, lsl #16
    5140:	0021fc52 	eoreq	pc, r1, r2, asr ip	; <UNPREDICTABLE>
    5144:	00220b08 	eoreq	r0, r2, r8, lsl #22
    5148:	73000808 	movwvc	r0, #2056	; 0x808
    514c:	08019408 	stmdaeq	r1, {r3, sl, ip, pc}
    5150:	1e9f1aff 	mrcne	10, 4, r1, cr15, cr15, {7}
    5154:	29080022 	stmdbcs	r8, {r1, r5}
    5158:	01080022 	tsteq	r8, r2, lsr #32
    515c:	00005300 	andeq	r5, r0, r0, lsl #6
    5160:	00000000 	andeq	r0, r0, r0
    5164:	223a0000 	eorscs	r0, sl, #0
    5168:	22520800 	subscs	r0, r2, #0, 16
    516c:	00010800 	andeq	r0, r1, r0, lsl #16
    5170:	00225250 	eoreq	r5, r2, r0, asr r2
    5174:	00225408 	eoreq	r5, r2, r8, lsl #8
    5178:	70000308 	andvc	r0, r0, r8, lsl #6
    517c:	22549f7e 	subscs	r9, r4, #504	; 0x1f8
    5180:	22640800 	rsbcs	r0, r4, #0, 16
    5184:	00030800 	andeq	r0, r3, r0, lsl #16
    5188:	649f7f70 	ldrvs	r7, [pc], #3952	; 5190 <__Stack_Size+0x4d90>
    518c:	68080022 	stmdavs	r8, {r1, r5}
    5190:	01080022 	tsteq	r8, r2, lsr #32
    5194:	22685000 	rsbcs	r5, r8, #0
    5198:	226a0800 	rsbcs	r0, sl, #0, 16
    519c:	00030800 	andeq	r0, r3, r0, lsl #16
    51a0:	009f7e70 	addseq	r7, pc, r0, ror lr	; <UNPREDICTABLE>
    51a4:	00000000 	andeq	r0, r0, r0
    51a8:	3a000000 	bcc	51b0 <__Stack_Size+0x4db0>
    51ac:	40080022 	andmi	r0, r8, r2, lsr #32
    51b0:	01080022 	tsteq	r8, r2, lsr #32
    51b4:	22405100 	subcs	r5, r0, #0, 2
    51b8:	226a0800 	rsbcs	r0, sl, #0, 16
    51bc:	00040800 	andeq	r0, r4, r0, lsl #16
    51c0:	9f5101f3 	svcls	0x005101f3
	...
    51cc:	0800223a 	stmdaeq	r0, {r1, r3, r4, r5, r9, sp}
    51d0:	08002242 	stmdaeq	r0, {r1, r6, r9, sp}
    51d4:	42520001 	subsmi	r0, r2, #1
    51d8:	6a080022 	bvs	205268 <__Stack_Size+0x204e68>
    51dc:	04080022 	streq	r0, [r8], #-34	; 0x22
    51e0:	5201f300 	andpl	pc, r1, #0, 6
    51e4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    51e8:	00000000 	andeq	r0, r0, r0
    51ec:	00224a00 	eoreq	r4, r2, r0, lsl #20
    51f0:	00224c08 	eoreq	r4, r2, r8, lsl #24
    51f4:	52000108 	andpl	r0, r0, #8, 2
    51f8:	0800224c 	stmdaeq	r0, {r2, r3, r6, r9, sp}
    51fc:	08002264 	stmdaeq	r0, {r2, r5, r6, r9, sp}
    5200:	01f3000f 	mvnseq	r0, pc
    5204:	ffff0a52 			; <UNDEFINED> instruction: 0xffff0a52
    5208:	3101231a 	tstcc	r1, sl, lsl r3
    520c:	1c007326 	stcne	3, cr7, [r0], {38}	; 0x26
    5210:	0022649f 	mlaeq	r2, pc, r4, r6	; <UNPREDICTABLE>
    5214:	00226608 	eoreq	r6, r2, r8, lsl #12
    5218:	f3001008 	vhadd.u8	d1, d0, d8
    521c:	ff0a5201 			; <UNDEFINED> instruction: 0xff0a5201
    5220:	01231aff 	strdeq	r1, [r3, -pc]!
    5224:	00732631 	rsbseq	r2, r3, r1, lsr r6
    5228:	669f2220 	ldrvs	r2, [pc], r0, lsr #4
    522c:	6a080022 	bvs	2052bc <__Stack_Size+0x204ebc>
    5230:	0f080022 	svceq	0x00080022
    5234:	5201f300 	andpl	pc, r1, #0, 6
    5238:	1affff0a 	bne	4e68 <__Stack_Size+0x4a68>
    523c:	26310123 	ldrtcs	r0, [r1], -r3, lsr #2
    5240:	9f1c0073 	svcls	0x001c0073
	...
    524c:	08002254 	stmdaeq	r0, {r2, r4, r6, r9, sp}
    5250:	0800225c 	stmdaeq	r0, {r2, r3, r4, r6, r9, sp}
    5254:	7e700008 	cdpvc	0, 7, cr0, cr0, cr8, {0}
    5258:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    525c:	225c9f1a 	subscs	r9, ip, #26, 30	; 0x68
    5260:	22600800 	rsbcs	r0, r0, #0, 16
    5264:	00010800 	andeq	r0, r1, r0, lsl #16
    5268:	00226054 	eoreq	r6, r2, r4, asr r0
    526c:	00226408 	eoreq	r6, r2, r8, lsl #8
    5270:	70000808 	andvc	r0, r0, r8, lsl #16
    5274:	0801947e 	stmdaeq	r1, {r1, r2, r3, r4, r5, r6, sl, ip, pc}
    5278:	009f1aff 			; <UNDEFINED> instruction: 0x009f1aff
    527c:	00000000 	andeq	r0, r0, r0
    5280:	54000000 	strpl	r0, [r0], #-0
    5284:	64080022 	strvs	r0, [r8], #-34	; 0x22
    5288:	12080022 	andne	r0, r8, #34	; 0x22
    528c:	947f7000 	ldrbtls	r7, [pc], #-0	; 5294 <__Stack_Size+0x4e94>
    5290:	1aff0801 	bne	fffc729c <SCS_BASE+0x1ffb929c>
    5294:	7e702438 	mrcvc	4, 3, r2, cr0, cr8, {1}
    5298:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    529c:	009f211a 	addseq	r2, pc, sl, lsl r1	; <UNPREDICTABLE>
    52a0:	00000000 	andeq	r0, r0, r0
    52a4:	4a000000 	bmi	52ac <__Stack_Size+0x4eac>
    52a8:	4c080022 	stcmi	0, cr0, [r8], {34}	; 0x22
    52ac:	01080022 	tsteq	r8, r2, lsr #32
    52b0:	22645100 	rsbcs	r5, r4, #0, 2
    52b4:	22660800 	rsbcs	r0, r6, #0, 16
    52b8:	000a0800 	andeq	r0, sl, r0, lsl #16
    52bc:	24320073 	ldrtcs	r0, [r2], #-115	; 0x73
    52c0:	23220071 	teqcs	r2, #113	; 0x71
    52c4:	22669f04 	rsbcs	r9, r6, #4, 30
    52c8:	22680800 	rsbcs	r0, r8, #0, 16
    52cc:	000a0800 	andeq	r0, sl, r0, lsl #16
    52d0:	24327f73 	ldrtcs	r7, [r2], #-3955	; 0xf73
    52d4:	23220071 	teqcs	r2, #113	; 0x71
    52d8:	00009f04 	andeq	r9, r0, r4, lsl #30
    52dc:	00000000 	andeq	r0, r0, r0
    52e0:	226a0000 	rsbcs	r0, sl, #0
    52e4:	227c0800 	rsbscs	r0, ip, #0, 16
    52e8:	00010800 	andeq	r0, r1, r0, lsl #16
    52ec:	00228850 	eoreq	r8, r2, r0, asr r8
    52f0:	00228a08 	eoreq	r8, r2, r8, lsl #20
    52f4:	73000808 	movwvc	r0, #2056	; 0x808
    52f8:	70243101 	eorvc	r3, r4, r1, lsl #2
    52fc:	8a9f2200 	bhi	fe7cdb04 <SCS_BASE+0x1e7bfb04>
    5300:	8c080022 	stchi	0, cr0, [r8], {34}	; 0x22
    5304:	08080022 	stmdaeq	r8, {r1, r5}
    5308:	31007300 	mrscc	r7, LR_irq
    530c:	22007024 	andcs	r7, r0, #36	; 0x24
    5310:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5314:	00000000 	andeq	r0, r0, r0
    5318:	00226a00 	eoreq	r6, r2, r0, lsl #20
    531c:	00227008 	eoreq	r7, r2, r8
    5320:	51000108 	tstpl	r0, r8, lsl #2
    5324:	08002270 	stmdaeq	r0, {r4, r5, r6, r9, sp}
    5328:	0800228e 	stmdaeq	r0, {r1, r2, r3, r7, r9, sp}
    532c:	01f30004 	mvnseq	r0, r4
    5330:	00009f51 	andeq	r9, r0, r1, asr pc
    5334:	00000000 	andeq	r0, r0, r0
    5338:	226a0000 	rsbcs	r0, sl, #0
    533c:	22720800 	rsbscs	r0, r2, #0, 16
    5340:	00010800 	andeq	r0, r1, r0, lsl #16
    5344:	00227252 	eoreq	r7, r2, r2, asr r2
    5348:	00228e08 	eoreq	r8, r2, r8, lsl #28
    534c:	f3000408 	vshl.u8	d0, d8, d0
    5350:	009f5201 	addseq	r5, pc, r1, lsl #4
    5354:	00000000 	andeq	r0, r0, r0
    5358:	7a000000 	bvc	5360 <__Stack_Size+0x4f60>
    535c:	7c080022 	stcvc	0, cr0, [r8], {34}	; 0x22
    5360:	01080022 	tsteq	r8, r2, lsr #32
    5364:	227c5200 	rsbscs	r5, ip, #0, 4
    5368:	22880800 	addcs	r0, r8, #0, 16
    536c:	000f0800 	andeq	r0, pc, r0, lsl #16
    5370:	0a5201f3 	beq	1485b44 <__Stack_Size+0x1485744>
    5374:	231affff 	tstcs	sl, #1020	; 0x3fc
    5378:	73263101 	teqvc	r6, #1073741824	; 0x40000000
    537c:	889f1c00 	ldmhi	pc, {sl, fp, ip}	; <UNPREDICTABLE>
    5380:	8a080022 	bhi	205410 <__Stack_Size+0x205010>
    5384:	10080022 	andne	r0, r8, r2, lsr #32
    5388:	5201f300 	andpl	pc, r1, #0, 6
    538c:	1affff0a 	bne	4fbc <__Stack_Size+0x4bbc>
    5390:	26310123 	ldrtcs	r0, [r1], -r3, lsr #2
    5394:	22200073 	eorcs	r0, r0, #115	; 0x73
    5398:	00228a9f 	mlaeq	r2, pc, sl, r8	; <UNPREDICTABLE>
    539c:	00228e08 	eoreq	r8, r2, r8, lsl #28
    53a0:	f3000f08 	vpmax.f32	d0, d0, d8
    53a4:	ff0a5201 			; <UNDEFINED> instruction: 0xff0a5201
    53a8:	01231aff 	strdeq	r1, [r3, -pc]!
    53ac:	00732631 	rsbseq	r2, r3, r1, lsr r6
    53b0:	00009f1c 	andeq	r9, r0, ip, lsl pc
    53b4:	00000000 	andeq	r0, r0, r0
    53b8:	227a0000 	rsbscs	r0, sl, #0
    53bc:	227c0800 	rsbscs	r0, ip, #0, 16
    53c0:	00010800 	andeq	r0, r1, r0, lsl #16
    53c4:	00228051 	eoreq	r8, r2, r1, asr r0
    53c8:	00228a08 	eoreq	r8, r2, r8, lsl #20
    53cc:	73000a08 	movwvc	r0, #2568	; 0xa08
    53d0:	71243200 	teqvc	r4, r0, lsl #4
    53d4:	04232200 	strteq	r2, [r3], #-512	; 0x200
    53d8:	00228a9f 	mlaeq	r2, pc, sl, r8	; <UNPREDICTABLE>
    53dc:	00228c08 	eoreq	r8, r2, r8, lsl #24
    53e0:	73000a08 	movwvc	r0, #2568	; 0xa08
    53e4:	7124327f 	teqvc	r4, pc, ror r2
    53e8:	04232200 	strteq	r2, [r3], #-512	; 0x200
    53ec:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    53fc:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    5408:	01f30004 	mvnseq	r0, r4
    540c:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    541c:	00010000 	andeq	r0, r1, r0
    5420:	00000050 	andeq	r0, r0, r0, asr r0
    5424:	00000000 	andeq	r0, r0, r0
    5428:	f3000400 	vshl.u8	d0, d0, d0
    542c:	009f5001 	addseq	r5, pc, r1
    5430:	00000000 	andeq	r0, r0, r0
    5434:	a0000000 	andge	r0, r0, r0
    5438:	a2080022 	andge	r0, r8, #34	; 0x22
    543c:	01080022 	tsteq	r8, r2, lsr #32
    5440:	22a25000 	adccs	r5, r2, #0
    5444:	22bc0800 	adcscs	r0, ip, #0, 16
    5448:	00040800 	andeq	r0, r4, r0, lsl #16
    544c:	9f5001f3 	svcls	0x005001f3
	...
    5458:	080022a0 	stmdaeq	r0, {r5, r7, r9, sp}
    545c:	080022b6 	stmdaeq	r0, {r1, r2, r4, r5, r7, r9, sp}
    5460:	b6510001 	ldrblt	r0, [r1], -r1
    5464:	bc080022 	stclt	0, cr0, [r8], {34}	; 0x22
    5468:	04080022 	streq	r0, [r8], #-34	; 0x22
    546c:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    5470:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    5480:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    548c:	01f30004 	mvnseq	r0, r4
    5490:	00009f50 	andeq	r9, r0, r0, asr pc
    5494:	00000000 	andeq	r0, r0, r0
    5498:	22bc0000 	adcscs	r0, ip, #0
    549c:	22be0800 	adcscs	r0, lr, #0, 16
    54a0:	00010800 	andeq	r0, r1, r0, lsl #16
    54a4:	0022be50 	eoreq	fp, r2, r0, asr lr
    54a8:	0022ee08 	eoreq	lr, r2, r8, lsl #28
    54ac:	f3000408 	vshl.u8	d0, d8, d0
    54b0:	009f5001 	addseq	r5, pc, r1
    54b4:	00000000 	andeq	r0, r0, r0
    54b8:	d4000000 	strle	r0, [r0], #-0
    54bc:	e6080022 	str	r0, [r8], -r2, lsr #32
    54c0:	01080022 	tsteq	r8, r2, lsr #32
    54c4:	00005300 	andeq	r5, r0, r0, lsl #6
    54c8:	00000000 	andeq	r0, r0, r0
    54cc:	22ee0000 	rsccs	r0, lr, #0
    54d0:	22f00800 	rscscs	r0, r0, #0, 16
    54d4:	00010800 	andeq	r0, r1, r0, lsl #16
    54d8:	0022f050 	eoreq	pc, r2, r0, asr r0	; <UNPREDICTABLE>
    54dc:	00232008 	eoreq	r2, r3, r8
    54e0:	f3000408 	vshl.u8	d0, d8, d0
    54e4:	009f5001 	addseq	r5, pc, r1
    54e8:	00000000 	andeq	r0, r0, r0
    54ec:	06000000 	streq	r0, [r0], -r0
    54f0:	18080023 	stmdane	r8, {r0, r1, r5}
    54f4:	01080023 	tsteq	r8, r3, lsr #32
    54f8:	00005300 	andeq	r5, r0, r0, lsl #6
	...
    5508:	00010000 	andeq	r0, r1, r0
    550c:	00000050 	andeq	r0, r0, r0, asr r0
    5510:	00000000 	andeq	r0, r0, r0
    5514:	f3000400 	vshl.u8	d0, d0, d0
    5518:	009f5001 	addseq	r5, pc, r1
	...
    5528:	01000000 	mrseq	r0, (UNDEF: 0)
    552c:	00005000 	andeq	r5, r0, r0
    5530:	00000000 	andeq	r0, r0, r0
    5534:	00040000 	andeq	r0, r4, r0
    5538:	9f5001f3 	svcls	0x005001f3
	...
    554c:	00500001 	subseq	r0, r0, r1
    5550:	00000000 	andeq	r0, r0, r0
    5554:	04000000 	streq	r0, [r0], #-0
    5558:	5001f300 	andpl	pc, r1, r0, lsl #6
    555c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5560:	00000000 	andeq	r0, r0, r0
    5564:	00232000 	eoreq	r2, r3, r0
    5568:	00232208 	eoreq	r2, r3, r8, lsl #4
    556c:	50000108 	andpl	r0, r0, r8, lsl #2
    5570:	08002322 	stmdaeq	r0, {r1, r5, r8, r9, sp}
    5574:	08002346 	stmdaeq	r0, {r1, r2, r6, r8, r9, sp}
    5578:	01f30004 	mvnseq	r0, r4
    557c:	00009f50 	andeq	r9, r0, r0, asr pc
    5580:	00000000 	andeq	r0, r0, r0
    5584:	23360000 	teqcs	r6, #0
    5588:	233a0800 	teqcs	sl, #0, 16
    558c:	00060800 	andeq	r0, r6, r0, lsl #16
    5590:	30080073 	andcc	r0, r8, r3, ror r0
    5594:	233a9f27 	teqcs	sl, #39, 30	; 0x9c
    5598:	233e0800 	teqcs	lr, #0, 16
    559c:	00090800 	andeq	r0, r9, r0, lsl #16
    55a0:	30080073 	andcc	r0, r8, r3, ror r0
    55a4:	27300827 	ldrcs	r0, [r0, -r7, lsr #16]!
    55a8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    55ac:	00000000 	andeq	r0, r0, r0
    55b0:	00234600 	eoreq	r4, r3, r0, lsl #12
    55b4:	00234808 	eoreq	r4, r3, r8, lsl #16
    55b8:	50000108 	andpl	r0, r0, r8, lsl #2
    55bc:	08002348 	stmdaeq	r0, {r3, r6, r8, r9, sp}
    55c0:	0800236c 	stmdaeq	r0, {r2, r3, r5, r6, r8, r9, sp}
    55c4:	01f30004 	mvnseq	r0, r4
    55c8:	00009f50 	andeq	r9, r0, r0, asr pc
    55cc:	00000000 	andeq	r0, r0, r0
    55d0:	235c0000 	cmpcs	ip, #0
    55d4:	23600800 	cmncs	r0, #0, 16
    55d8:	00070800 	andeq	r0, r7, r0, lsl #16
    55dc:	000a0073 	andeq	r0, sl, r3, ror r0
    55e0:	609f2730 	addsvs	r2, pc, r0, lsr r7	; <UNPREDICTABLE>
    55e4:	64080023 	strvs	r0, [r8], #-35	; 0x23
    55e8:	0b080023 	bleq	20567c <__Stack_Size+0x20527c>
    55ec:	0a007300 	beq	221f4 <__Stack_Size+0x21df4>
    55f0:	0a273000 	beq	9d15f8 <__Stack_Size+0x9d11f8>
    55f4:	9f273000 	svcls	0x00273000
	...
    5608:	00500001 	subseq	r0, r0, r1
    560c:	00000000 	andeq	r0, r0, r0
    5610:	04000000 	streq	r0, [r0], #-0
    5614:	5001f300 	andpl	pc, r1, r0, lsl #6
    5618:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    5628:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    5634:	01f30004 	mvnseq	r0, r4
    5638:	00009f50 	andeq	r9, r0, r0, asr pc
    563c:	00000000 	andeq	r0, r0, r0
    5640:	236c0000 	cmncs	ip, #0
    5644:	236e0800 	cmncs	lr, #0, 16
    5648:	00010800 	andeq	r0, r1, r0, lsl #16
    564c:	00236e50 	eoreq	r6, r3, r0, asr lr
    5650:	00238c08 	eoreq	r8, r3, r8, lsl #24
    5654:	f3000408 	vshl.u8	d0, d8, d0
    5658:	009f5001 	addseq	r5, pc, r1
	...
    5668:	01000000 	mrseq	r0, (UNDEF: 0)
    566c:	00005000 	andeq	r5, r0, r0
    5670:	00000000 	andeq	r0, r0, r0
    5674:	00040000 	andeq	r0, r4, r0
    5678:	9f5001f3 	svcls	0x005001f3
	...
    568c:	00500001 	subseq	r0, r0, r1
    5690:	00000000 	andeq	r0, r0, r0
    5694:	04000000 	streq	r0, [r0], #-0
    5698:	5001f300 	andpl	pc, r1, r0, lsl #6
    569c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    56ac:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    56b8:	01f30004 	mvnseq	r0, r4
    56bc:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    56cc:	00010000 	andeq	r0, r1, r0
    56d0:	00000050 	andeq	r0, r0, r0, asr r0
    56d4:	00000000 	andeq	r0, r0, r0
    56d8:	f3000400 	vshl.u8	d0, d0, d0
    56dc:	009f5001 	addseq	r5, pc, r1
	...
    56ec:	01000000 	mrseq	r0, (UNDEF: 0)
    56f0:	00005000 	andeq	r5, r0, r0
    56f4:	00000000 	andeq	r0, r0, r0
    56f8:	00040000 	andeq	r0, r4, r0
    56fc:	9f5001f3 	svcls	0x005001f3
	...
    5710:	00500001 	subseq	r0, r0, r1
    5714:	00000000 	andeq	r0, r0, r0
    5718:	04000000 	streq	r0, [r0], #-0
    571c:	5001f300 	andpl	pc, r1, r0, lsl #6
    5720:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    5730:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    573c:	01f30004 	mvnseq	r0, r4
    5740:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    5750:	00010000 	andeq	r0, r1, r0
    5754:	00000050 	andeq	r0, r0, r0, asr r0
    5758:	00000000 	andeq	r0, r0, r0
    575c:	f3000400 	vshl.u8	d0, d0, d0
    5760:	009f5001 	addseq	r5, pc, r1
	...
    5770:	01000000 	mrseq	r0, (UNDEF: 0)
    5774:	00005000 	andeq	r5, r0, r0
    5778:	00000000 	andeq	r0, r0, r0
    577c:	00040000 	andeq	r0, r4, r0
    5780:	9f5001f3 	svcls	0x005001f3
	...
    578c:	0800238c 	stmdaeq	r0, {r2, r3, r7, r8, r9, sp}
    5790:	0800238e 	stmdaeq	r0, {r1, r2, r3, r7, r8, r9, sp}
    5794:	8e500001 	cdphi	0, 5, cr0, cr0, cr1, {0}
    5798:	b2080023 	andlt	r0, r8, #35	; 0x23
    579c:	04080023 	streq	r0, [r8], #-35	; 0x23
    57a0:	5001f300 	andpl	pc, r1, r0, lsl #6
    57a4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    57a8:	00000000 	andeq	r0, r0, r0
    57ac:	0023b200 	eoreq	fp, r3, r0, lsl #4
    57b0:	0023b408 	eoreq	fp, r3, r8, lsl #8
    57b4:	50000108 	andpl	r0, r0, r8, lsl #2
    57b8:	080023b4 	stmdaeq	r0, {r2, r4, r5, r7, r8, r9, sp}
    57bc:	080023d8 	stmdaeq	r0, {r3, r4, r6, r7, r8, r9, sp}
    57c0:	01f30004 	mvnseq	r0, r4
    57c4:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    57d4:	00010000 	andeq	r0, r1, r0
    57d8:	00000050 	andeq	r0, r0, r0, asr r0
    57dc:	00000000 	andeq	r0, r0, r0
    57e0:	f3000400 	vshl.u8	d0, d0, d0
    57e4:	009f5001 	addseq	r5, pc, r1
	...
    57f4:	01000000 	mrseq	r0, (UNDEF: 0)
    57f8:	00005100 	andeq	r5, r0, r0, lsl #2
    57fc:	00000000 	andeq	r0, r0, r0
    5800:	00040000 	andeq	r0, r4, r0
    5804:	9f5101f3 	svcls	0x005101f3
	...
    5818:	00500001 	subseq	r0, r0, r1
    581c:	00000000 	andeq	r0, r0, r0
    5820:	04000000 	streq	r0, [r0], #-0
    5824:	5001f300 	andpl	pc, r1, r0, lsl #6
    5828:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    582c:	00000000 	andeq	r0, r0, r0
    5830:	0023d800 	eoreq	sp, r3, r0, lsl #16
    5834:	0023e608 	eoreq	lr, r3, r8, lsl #12
    5838:	50000108 	andpl	r0, r0, r8, lsl #2
    583c:	080023e6 	stmdaeq	r0, {r1, r2, r5, r6, r7, r8, r9, sp}
    5840:	080023f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r8, r9, sp}
    5844:	01f30004 	mvnseq	r0, r4
    5848:	00009f50 	andeq	r9, r0, r0, asr pc
    584c:	00000000 	andeq	r0, r0, r0
    5850:	23d80000 	bicscs	r0, r8, #0
    5854:	23dc0800 	bicscs	r0, ip, #0, 16
    5858:	00010800 	andeq	r0, r1, r0, lsl #16
    585c:	0023dc51 	eoreq	sp, r3, r1, asr ip
    5860:	0023f808 	eoreq	pc, r3, r8, lsl #16
    5864:	f3000408 	vshl.u8	d0, d8, d0
    5868:	009f5101 	addseq	r5, pc, r1, lsl #2
    586c:	00000000 	andeq	r0, r0, r0
    5870:	f8000000 			; <UNDEFINED> instruction: 0xf8000000
    5874:	06080023 	streq	r0, [r8], -r3, lsr #32
    5878:	01080024 	tsteq	r8, r4, lsr #32
    587c:	24065000 	strcs	r5, [r6], #-0
    5880:	24180800 	ldrcs	r0, [r8], #-2048	; 0x800
    5884:	00040800 	andeq	r0, r4, r0, lsl #16
    5888:	9f5001f3 	svcls	0x005001f3
	...
    5894:	080023f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r8, r9, sp}
    5898:	080023fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, r9, sp}
    589c:	fc510001 	mrrc2	0, 0, r0, r1, cr1
    58a0:	18080023 	stmdane	r8, {r0, r1, r5}
    58a4:	04080024 	streq	r0, [r8], #-36	; 0x24
    58a8:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    58ac:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    58b0:	00000000 	andeq	r0, r0, r0
    58b4:	00241800 	eoreq	r1, r4, r0, lsl #16
    58b8:	00242208 	eoreq	r2, r4, r8, lsl #4
    58bc:	50000108 	andpl	r0, r0, r8, lsl #2
    58c0:	08002422 	stmdaeq	r0, {r1, r5, sl, sp}
    58c4:	08002438 	stmdaeq	r0, {r3, r4, r5, sl, sp}
    58c8:	01f30004 	mvnseq	r0, r4
    58cc:	00009f50 	andeq	r9, r0, r0, asr pc
    58d0:	00000000 	andeq	r0, r0, r0
    58d4:	24380000 	ldrtcs	r0, [r8], #-0
    58d8:	24420800 	strbcs	r0, [r2], #-2048	; 0x800
    58dc:	00010800 	andeq	r0, r1, r0, lsl #16
    58e0:	00244250 	eoreq	r4, r4, r0, asr r2
    58e4:	00245808 	eoreq	r5, r4, r8, lsl #16
    58e8:	f3000408 	vshl.u8	d0, d8, d0
    58ec:	009f5001 	addseq	r5, pc, r1
    58f0:	00000000 	andeq	r0, r0, r0
    58f4:	58000000 	stmdapl	r0, {}	; <UNPREDICTABLE>
    58f8:	62080024 	andvs	r0, r8, #36	; 0x24
    58fc:	01080024 	tsteq	r8, r4, lsr #32
    5900:	24625000 	strbtcs	r5, [r2], #-0
    5904:	24740800 	ldrbtcs	r0, [r4], #-2048	; 0x800
    5908:	00040800 	andeq	r0, r4, r0, lsl #16
    590c:	9f5001f3 	svcls	0x005001f3
	...
    5920:	00510001 	subseq	r0, r1, r1
    5924:	00000000 	andeq	r0, r0, r0
    5928:	04000000 	streq	r0, [r0], #-0
    592c:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    5930:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5934:	00000000 	andeq	r0, r0, r0
    5938:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    5944:	01f30004 	mvnseq	r0, r4
    5948:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    5958:	00010000 	andeq	r0, r1, r0
    595c:	00000053 	andeq	r0, r0, r3, asr r0
    5960:	00000000 	andeq	r0, r0, r0
    5964:	53000100 	movwpl	r0, #256	; 0x100
	...
    5970:	00530001 	subseq	r0, r3, r1
    5974:	00000000 	andeq	r0, r0, r0
    5978:	74000000 	strvc	r0, [r0], #-0
    597c:	80080024 	andhi	r0, r8, r4, lsr #32
    5980:	01080024 	tsteq	r8, r4, lsr #32
    5984:	24805000 	strcs	r5, [r0], #0
    5988:	24b40800 	ldrtcs	r0, [r4], #2048	; 0x800
    598c:	00040800 	andeq	r0, r4, r0, lsl #16
    5990:	9f5001f3 	svcls	0x005001f3
	...
    599c:	08002474 	stmdaeq	r0, {r2, r4, r5, r6, sl, sp}
    59a0:	080024a2 	stmdaeq	r0, {r1, r5, r7, sl, sp}
    59a4:	a2510001 	subsge	r0, r1, #1
    59a8:	b4080024 	strlt	r0, [r8], #-36	; 0x24
    59ac:	04080024 	streq	r0, [r8], #-36	; 0x24
    59b0:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    59b4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    59b8:	00000000 	andeq	r0, r0, r0
    59bc:	00248c00 	eoreq	r8, r4, r0, lsl #24
    59c0:	00249408 	eoreq	r9, r4, r8, lsl #8
    59c4:	53000108 	movwpl	r0, #264	; 0x108
    59c8:	08002494 	stmdaeq	r0, {r2, r4, r7, sl, sp}
    59cc:	08002496 	stmdaeq	r0, {r1, r2, r4, r7, sl, sp}
    59d0:	00710005 	rsbseq	r0, r1, r5
    59d4:	969f2535 			; <UNDEFINED> instruction: 0x969f2535
    59d8:	98080024 	stmdals	r8, {r2, r5}
    59dc:	01080024 	tsteq	r8, r4, lsr #32
    59e0:	24a05300 	strtcs	r5, [r0], #768	; 0x300
    59e4:	24a80800 	strtcs	r0, [r8], #2048	; 0x800
    59e8:	00010800 	andeq	r0, r1, r0, lsl #16
    59ec:	00000053 	andeq	r0, r0, r3, asr r0
	...
    59fc:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    5a08:	01f30004 	mvnseq	r0, r4
    5a0c:	00009f50 	andeq	r9, r0, r0, asr pc
    5a10:	00000000 	andeq	r0, r0, r0
    5a14:	24b40000 	ldrtcs	r0, [r4], #0
    5a18:	24be0800 	ldrtcs	r0, [lr], #2048	; 0x800
    5a1c:	00010800 	andeq	r0, r1, r0, lsl #16
    5a20:	0024be50 	eoreq	fp, r4, r0, asr lr
    5a24:	0024d408 	eoreq	sp, r4, r8, lsl #8
    5a28:	f3000408 	vshl.u8	d0, d8, d0
    5a2c:	009f5001 	addseq	r5, pc, r1
	...
    5a3c:	01000000 	mrseq	r0, (UNDEF: 0)
    5a40:	00005000 	andeq	r5, r0, r0
    5a44:	00000000 	andeq	r0, r0, r0
    5a48:	00040000 	andeq	r0, r4, r0
    5a4c:	9f5001f3 	svcls	0x005001f3
	...
    5a60:	00510001 	subseq	r0, r1, r1
    5a64:	00000000 	andeq	r0, r0, r0
    5a68:	04000000 	streq	r0, [r0], #-0
    5a6c:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    5a70:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    5a80:	52000100 	andpl	r0, r0, #0, 2
	...
    5a8c:	01f30004 	mvnseq	r0, r4
    5a90:	00009f52 	andeq	r9, r0, r2, asr pc
	...
    5aa0:	00010000 	andeq	r0, r1, r0
    5aa4:	00000050 	andeq	r0, r0, r0, asr r0
    5aa8:	00000000 	andeq	r0, r0, r0
    5aac:	f3000400 	vshl.u8	d0, d0, d0
    5ab0:	009f5001 	addseq	r5, pc, r1
	...
    5ac0:	01000000 	mrseq	r0, (UNDEF: 0)
    5ac4:	00005100 	andeq	r5, r0, r0, lsl #2
    5ac8:	00000000 	andeq	r0, r0, r0
    5acc:	00040000 	andeq	r0, r4, r0
    5ad0:	9f5101f3 	svcls	0x005101f3
	...
    5ae4:	00500001 	subseq	r0, r0, r1
    5ae8:	00000000 	andeq	r0, r0, r0
    5aec:	04000000 	streq	r0, [r0], #-0
    5af0:	5001f300 	andpl	pc, r1, r0, lsl #6
    5af4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    5b04:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    5b10:	01f30004 	mvnseq	r0, r4
    5b14:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    5b24:	00010000 	andeq	r0, r1, r0
    5b28:	00000050 	andeq	r0, r0, r0, asr r0
    5b2c:	00000000 	andeq	r0, r0, r0
    5b30:	f3000400 	vshl.u8	d0, d0, d0
    5b34:	009f5001 	addseq	r5, pc, r1
	...
    5b44:	01000000 	mrseq	r0, (UNDEF: 0)
    5b48:	00005000 	andeq	r5, r0, r0
    5b4c:	00000000 	andeq	r0, r0, r0
    5b50:	00040000 	andeq	r0, r4, r0
    5b54:	9f5001f3 	svcls	0x005001f3
	...
    5b68:	00500001 	subseq	r0, r0, r1
    5b6c:	00000000 	andeq	r0, r0, r0
    5b70:	04000000 	streq	r0, [r0], #-0
    5b74:	5001f300 	andpl	pc, r1, r0, lsl #6
    5b78:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5b7c:	00000000 	andeq	r0, r0, r0
    5b80:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    5b8c:	01f30004 	mvnseq	r0, r4
    5b90:	00009f50 	andeq	r9, r0, r0, asr pc
    5b94:	00000000 	andeq	r0, r0, r0
    5b98:	00010000 	andeq	r0, r1, r0
    5b9c:	00000050 	andeq	r0, r0, r0, asr r0
	...
    5bac:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    5bb8:	01f30004 	mvnseq	r0, r4
    5bbc:	00009f51 	andeq	r9, r0, r1, asr pc
    5bc0:	00000000 	andeq	r0, r0, r0
    5bc4:	00010000 	andeq	r0, r1, r0
    5bc8:	00000051 	andeq	r0, r0, r1, asr r0
    5bcc:	00000000 	andeq	r0, r0, r0
    5bd0:	f3000400 	vshl.u8	d0, d0, d0
    5bd4:	009f5101 	addseq	r5, pc, r1, lsl #2
    5bd8:	00000000 	andeq	r0, r0, r0
    5bdc:	01000000 	mrseq	r0, (UNDEF: 0)
    5be0:	00005100 	andeq	r5, r0, r0, lsl #2
	...
    5bf0:	00010000 	andeq	r0, r1, r0
    5bf4:	00000052 	andeq	r0, r0, r2, asr r0
    5bf8:	00000000 	andeq	r0, r0, r0
    5bfc:	f3000400 	vshl.u8	d0, d0, d0
    5c00:	009f5201 	addseq	r5, pc, r1, lsl #4
    5c04:	00000000 	andeq	r0, r0, r0
    5c08:	01000000 	mrseq	r0, (UNDEF: 0)
    5c0c:	00005200 	andeq	r5, r0, r0, lsl #4
	...
    5c1c:	00010000 	andeq	r0, r1, r0
    5c20:	00000051 	andeq	r0, r0, r1, asr r0
	...
    5c30:	53000100 	movwpl	r0, #256	; 0x100
	...
    5c3c:	00720005 	rsbseq	r0, r2, r5
    5c40:	009f2535 	addseq	r2, pc, r5, lsr r5	; <UNPREDICTABLE>
    5c44:	00000000 	andeq	r0, r0, r0
    5c48:	01000000 	mrseq	r0, (UNDEF: 0)
    5c4c:	00005300 	andeq	r5, r0, r0, lsl #6
    5c50:	00000000 	andeq	r0, r0, r0
    5c54:	00010000 	andeq	r0, r1, r0
    5c58:	00000053 	andeq	r0, r0, r3, asr r0
	...
    5c68:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    5c74:	00510001 	subseq	r0, r1, r1
	...
    5c84:	01000000 	mrseq	r0, (UNDEF: 0)
    5c88:	00005300 	andeq	r5, r0, r0, lsl #6
    5c8c:	00000000 	andeq	r0, r0, r0
    5c90:	00050000 	andeq	r0, r5, r0
    5c94:	25350072 	ldrcs	r0, [r5, #-114]!	; 0x72
    5c98:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5c9c:	00000000 	andeq	r0, r0, r0
    5ca0:	53000100 	movwpl	r0, #256	; 0x100
	...
    5cac:	00530001 	subseq	r0, r3, r1
	...
    5cbc:	01000000 	mrseq	r0, (UNDEF: 0)
    5cc0:	00005000 	andeq	r5, r0, r0
    5cc4:	00000000 	andeq	r0, r0, r0
    5cc8:	00040000 	andeq	r0, r4, r0
    5ccc:	9f5001f3 	svcls	0x005001f3
	...
    5cd8:	00500001 	subseq	r0, r0, r1
    5cdc:	00000000 	andeq	r0, r0, r0
    5ce0:	04000000 	streq	r0, [r0], #-0
    5ce4:	5001f300 	andpl	pc, r1, r0, lsl #6
    5ce8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    5cf8:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    5d04:	01f30004 	mvnseq	r0, r4
    5d08:	00009f51 	andeq	r9, r0, r1, asr pc
    5d0c:	00000000 	andeq	r0, r0, r0
    5d10:	00010000 	andeq	r0, r1, r0
    5d14:	00000051 	andeq	r0, r0, r1, asr r0
	...
    5d24:	52000100 	andpl	r0, r0, #0, 2
	...
    5d30:	01f30004 	mvnseq	r0, r4
    5d34:	00009f52 	andeq	r9, r0, r2, asr pc
    5d38:	00000000 	andeq	r0, r0, r0
    5d3c:	00010000 	andeq	r0, r1, r0
    5d40:	00000052 	andeq	r0, r0, r2, asr r0
	...
    5d50:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    5d64:	00530001 	subseq	r0, r3, r1
    5d68:	00000000 	andeq	r0, r0, r0
    5d6c:	05000000 	streq	r0, [r0, #-0]
    5d70:	35007200 	strcc	r7, [r0, #-512]	; 0x200
    5d74:	00009f25 	andeq	r9, r0, r5, lsr #30
    5d78:	00000000 	andeq	r0, r0, r0
    5d7c:	00010000 	andeq	r0, r1, r0
    5d80:	00000053 	andeq	r0, r0, r3, asr r0
    5d84:	00000000 	andeq	r0, r0, r0
    5d88:	53000100 	movwpl	r0, #256	; 0x100
	...
    5d9c:	00500001 	subseq	r0, r0, r1
    5da0:	00000000 	andeq	r0, r0, r0
    5da4:	04000000 	streq	r0, [r0], #-0
    5da8:	5001f300 	andpl	pc, r1, r0, lsl #6
    5dac:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5db0:	00000000 	andeq	r0, r0, r0
    5db4:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    5dc0:	01f30004 	mvnseq	r0, r4
    5dc4:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    5dd4:	00010000 	andeq	r0, r1, r0
    5dd8:	00000051 	andeq	r0, r0, r1, asr r0
    5ddc:	00000000 	andeq	r0, r0, r0
    5de0:	f3000400 	vshl.u8	d0, d0, d0
    5de4:	009f5101 	addseq	r5, pc, r1, lsl #2
    5de8:	00000000 	andeq	r0, r0, r0
    5dec:	01000000 	mrseq	r0, (UNDEF: 0)
    5df0:	00005100 	andeq	r5, r0, r0, lsl #2
	...
    5e00:	00010000 	andeq	r0, r1, r0
    5e04:	00000052 	andeq	r0, r0, r2, asr r0
    5e08:	00000000 	andeq	r0, r0, r0
    5e0c:	f3000400 	vshl.u8	d0, d0, d0
    5e10:	009f5201 	addseq	r5, pc, r1, lsl #4
    5e14:	00000000 	andeq	r0, r0, r0
    5e18:	01000000 	mrseq	r0, (UNDEF: 0)
    5e1c:	00005200 	andeq	r5, r0, r0, lsl #4
	...
    5e2c:	00010000 	andeq	r0, r1, r0
    5e30:	00000051 	andeq	r0, r0, r1, asr r0
	...
    5e40:	53000100 	movwpl	r0, #256	; 0x100
	...
    5e4c:	00720005 	rsbseq	r0, r2, r5
    5e50:	009f2535 	addseq	r2, pc, r5, lsr r5	; <UNPREDICTABLE>
    5e54:	00000000 	andeq	r0, r0, r0
    5e58:	01000000 	mrseq	r0, (UNDEF: 0)
    5e5c:	00005300 	andeq	r5, r0, r0, lsl #6
    5e60:	00000000 	andeq	r0, r0, r0
    5e64:	00010000 	andeq	r0, r1, r0
    5e68:	00000053 	andeq	r0, r0, r3, asr r0
	...
    5e78:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    5e84:	01f30004 	mvnseq	r0, r4
    5e88:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    5e98:	00010000 	andeq	r0, r1, r0
    5e9c:	00000050 	andeq	r0, r0, r0, asr r0
    5ea0:	00000000 	andeq	r0, r0, r0
    5ea4:	f3000400 	vshl.u8	d0, d0, d0
    5ea8:	009f5001 	addseq	r5, pc, r1
	...
    5eb8:	01000000 	mrseq	r0, (UNDEF: 0)
    5ebc:	00005000 	andeq	r5, r0, r0
    5ec0:	00000000 	andeq	r0, r0, r0
    5ec4:	00040000 	andeq	r0, r4, r0
    5ec8:	9f5001f3 	svcls	0x005001f3
	...
    5edc:	00500001 	subseq	r0, r0, r1
    5ee0:	00000000 	andeq	r0, r0, r0
    5ee4:	04000000 	streq	r0, [r0], #-0
    5ee8:	5001f300 	andpl	pc, r1, r0, lsl #6
    5eec:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5ef0:	00000000 	andeq	r0, r0, r0
    5ef4:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    5f00:	01f30004 	mvnseq	r0, r4
    5f04:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    5f14:	00010000 	andeq	r0, r1, r0
    5f18:	00000050 	andeq	r0, r0, r0, asr r0
    5f1c:	00000000 	andeq	r0, r0, r0
    5f20:	f3000400 	vshl.u8	d0, d0, d0
    5f24:	009f5001 	addseq	r5, pc, r1
	...
    5f34:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    5f38:	08007000 	stmdaeq	r0, {ip, sp, lr}
    5f3c:	24381aff 	ldrtcs	r1, [r8], #-2815	; 0xaff
    5f40:	ff080071 			; <UNDEFINED> instruction: 0xff080071
    5f44:	009f211a 	addseq	r2, pc, sl, lsl r1	; <UNPREDICTABLE>
    5f48:	00000000 	andeq	r0, r0, r0
    5f4c:	0f000000 	svceq	0x00000000
    5f50:	5001f300 	andpl	pc, r1, r0, lsl #6
    5f54:	381aff08 	ldmdacc	sl, {r3, r8, r9, sl, fp, ip, sp, lr, pc}
    5f58:	08007124 	stmdaeq	r0, {r2, r5, r8, ip, sp, lr}
    5f5c:	9f211aff 	svcls	0x00211aff
	...
    5f68:	080024d4 	stmdaeq	r0, {r2, r4, r6, r7, sl, sp}
    5f6c:	080024d8 	stmdaeq	r0, {r3, r4, r6, r7, sl, sp}
    5f70:	d8500001 	ldmdale	r0, {r0}^
    5f74:	de080024 	cdple	0, 0, cr0, cr8, cr4, {1}
    5f78:	04080024 	streq	r0, [r8], #-36	; 0x24
    5f7c:	5001f300 	andpl	pc, r1, r0, lsl #6
    5f80:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5f84:	00000000 	andeq	r0, r0, r0
    5f88:	0024d400 	eoreq	sp, r4, r0, lsl #8
    5f8c:	0024d808 	eoreq	sp, r4, r8, lsl #16
    5f90:	50000108 	andpl	r0, r0, r8, lsl #2
    5f94:	080024d8 	stmdaeq	r0, {r3, r4, r6, r7, sl, sp}
    5f98:	080024de 	stmdaeq	r0, {r1, r2, r3, r4, r6, r7, sl, sp}
    5f9c:	00530001 	subseq	r0, r3, r1
    5fa0:	00000000 	andeq	r0, r0, r0
    5fa4:	d4000000 	strle	r0, [r0], #-0
    5fa8:	d8080024 	stmdale	r8, {r2, r5}
    5fac:	0d080024 	stceq	0, cr0, [r8, #-144]	; 0xffffff70
    5fb0:	38007000 	stmdacc	r0, {ip, sp, lr}
    5fb4:	08007025 	stmdaeq	r0, {r0, r2, r5, ip, sp, lr}
    5fb8:	24381aff 	ldrtcs	r1, [r8], #-2815	; 0xaff
    5fbc:	24d89f21 	ldrbcs	r9, [r8], #3873	; 0xf21
    5fc0:	24de0800 	ldrbcs	r0, [lr], #2048	; 0x800
    5fc4:	000e0800 	andeq	r0, lr, r0, lsl #16
    5fc8:	385001f3 	ldmdacc	r0, {r0, r1, r4, r5, r6, r7, r8}^
    5fcc:	08007325 	stmdaeq	r0, {r0, r2, r5, r8, r9, ip, sp, lr}
    5fd0:	24381aff 	ldrtcs	r1, [r8], #-2815	; 0xaff
    5fd4:	00009f21 	andeq	r9, r0, r1, lsr #30
    5fd8:	00000000 	andeq	r0, r0, r0
    5fdc:	25000000 	strcs	r0, [r0, #-0]
    5fe0:	25080800 	strcs	r0, [r8, #-2048]	; 0x800
    5fe4:	00010800 	andeq	r0, r1, r0, lsl #16
    5fe8:	00250850 	eoreq	r0, r5, r0, asr r8
    5fec:	00252408 	eoreq	r2, r5, r8, lsl #8
    5ff0:	f3000408 	vshl.u8	d0, d8, d0
    5ff4:	009f5001 	addseq	r5, pc, r1
	...
    6000:	0d080025 	stceq	0, cr0, [r8, #-148]	; 0xffffff6c
    6004:	01080025 	tsteq	r8, r5, lsr #32
    6008:	250d5100 	strcs	r5, [sp, #-256]	; 0x100
    600c:	25240800 	strcs	r0, [r4, #-2048]!	; 0x800
    6010:	00010800 	andeq	r0, r1, r0, lsl #16
    6014:	00000056 	andeq	r0, r0, r6, asr r0
    6018:	00000000 	andeq	r0, r0, r0
    601c:	00250000 	eoreq	r0, r5, r0
    6020:	00251008 	eoreq	r1, r5, r8
    6024:	30000208 	andcc	r0, r0, r8, lsl #4
    6028:	0025109f 	mlaeq	r5, pc, r0, r1	; <UNPREDICTABLE>
    602c:	00252408 	eoreq	r2, r5, r8, lsl #8
    6030:	74000708 	strvc	r0, [r0], #-1800	; 0x708
    6034:	ffff0a00 			; <UNDEFINED> instruction: 0xffff0a00
    6038:	00009f1a 	andeq	r9, r0, sl, lsl pc
    603c:	00000000 	andeq	r0, r0, r0
    6040:	256e0000 	strbcs	r0, [lr, #-0]!
    6044:	25720800 	ldrbcs	r0, [r2, #-2048]!	; 0x800
    6048:	00070800 	andeq	r0, r7, r0, lsl #16
    604c:	200a0073 	andcs	r0, sl, r3, ror r0
    6050:	729f2720 	addsvc	r2, pc, #32, 14	; 0x800000
    6054:	76080025 	strvc	r0, [r8], -r5, lsr #32
    6058:	06080025 	streq	r0, [r8], -r5, lsr #32
    605c:	08007300 	stmdaeq	r0, {r8, r9, ip, sp, lr}
    6060:	769f2720 	ldrvc	r2, [pc], r0, lsr #14
    6064:	7a080025 	bvc	206100 <__Stack_Size+0x205d00>
    6068:	01080025 	tsteq	r8, r5, lsr #32
    606c:	257a5300 	ldrbcs	r5, [sl, #-768]!	; 0x300
    6070:	25930800 	ldrcs	r0, [r3, #2048]	; 0x800
    6074:	000b0800 	andeq	r0, fp, r0, lsl #16
    6078:	bf0a0071 	svclt	0x000a0071
    607c:	200a1abf 			; <UNDEFINED> instruction: 0x200a1abf
    6080:	969f2720 	ldrls	r2, [pc], r0, lsr #14
    6084:	a4080025 	strge	r0, [r8], #-37	; 0x25
    6088:	0b080025 	bleq	206124 <__Stack_Size+0x205d24>
    608c:	0a007100 	beq	22494 <__Stack_Size+0x22094>
    6090:	0a1abfbf 	beq	6b5f94 <__Stack_Size+0x6b5b94>
    6094:	9f272020 	svcls	0x00272020
	...
    60a0:	080025d6 	stmdaeq	r0, {r1, r2, r4, r6, r7, r8, sl, sp}
    60a4:	08002602 	stmdaeq	r0, {r1, r9, sl, sp}
    60a8:	00530001 	subseq	r0, r3, r1
	...
    60b8:	07000000 	streq	r0, [r0, -r0]
    60bc:	0a007100 	beq	224c4 <__Stack_Size+0x220c4>
    60c0:	9f1affff 	svcls	0x001affff
	...
    60cc:	00710007 	rsbseq	r0, r1, r7
    60d0:	1affff0a 	bne	5d00 <__Stack_Size+0x5900>
    60d4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    60d8:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_ranges:

00000000 <.debug_ranges>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void CTR_HP(void)
{
   0:	00000001 	andeq	r0, r0, r1
  u32 wEPVal = 0;

  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
   4:	00000001 	andeq	r0, r0, r1
   8:	00000001 	andeq	r0, r0, r1
   c:	00000001 	andeq	r0, r0, r1
	...
  {
    _SetISTR((u16)CLR_CTR); /* clear CTR flag */
    /* extract highest priority endpoint number */
    EPindex = (u8)(wIstr & ISTR_EP_ID);
  18:	080001a4 	stmdaeq	r0, {r2, r5, r7, r8}
  1c:	080001b0 	stmdaeq	r0, {r4, r5, r7, r8}
    /* process related endpoint register */
    wEPVal = _GetENDPOINT(EPindex);
  20:	080001b0 	stmdaeq	r0, {r4, r5, r7, r8}
  24:	080001c4 	stmdaeq	r0, {r2, r6, r7, r8}
  28:	080001c4 	stmdaeq	r0, {r2, r6, r7, r8}
    if ((wEPVal & EP_CTR_RX) != 0)
  2c:	080001d8 	stmdaeq	r0, {r3, r4, r6, r7, r8}
    {
      /* clear int flag */
      _ClearEP_CTR_RX(EPindex);
  30:	080001d8 	stmdaeq	r0, {r3, r4, r6, r7, r8}
  34:	08000226 	stmdaeq	r0, {r1, r2, r5, r9}
  38:	00000001 	andeq	r0, r0, r1

      /* call OUT service function */
      (*pEpInt_OUT[EPindex-1])();
  3c:	00000001 	andeq	r0, r0, r1

    } /* if((wEPVal & EP_CTR_RX) */
    else if ((wEPVal & EP_CTR_TX) != 0)
  40:	00000001 	andeq	r0, r0, r1
    {
      /* clear int flag */
      _ClearEP_CTR_TX(EPindex);
  44:	00000001 	andeq	r0, r0, r1
  48:	08000228 	stmdaeq	r0, {r3, r5, r9}
  4c:	08000250 	stmdaeq	r0, {r4, r6, r9}

      /* call IN service function */
      (*pEpInt_IN[EPindex-1])();
  50:	00000001 	andeq	r0, r0, r1
  54:	00000001 	andeq	r0, r0, r1
  58:	08000250 	stmdaeq	r0, {r4, r6, r9}


    } /* if((wEPVal & EP_CTR_TX) != 0) */

  }/* while(...) */
}
  5c:	08000262 	stmdaeq	r0, {r1, r5, r6, r9}
  60:	08000262 	stmdaeq	r0, {r1, r5, r6, r9}
  64:	08000296 	stmdaeq	r0, {r1, r2, r4, r7, r9}
  68:	08000296 	stmdaeq	r0, {r1, r2, r4, r7, r9}
  6c:	080002aa 	stmdaeq	r0, {r1, r3, r5, r7, r9}
  70:	080002aa 	stmdaeq	r0, {r1, r3, r5, r7, r9}
  74:	080002be 	stmdaeq	r0, {r1, r2, r3, r4, r5, r7, r9}
  78:	00000001 	andeq	r0, r0, r1
  7c:	00000001 	andeq	r0, r0, r1
  80:	080002be 	stmdaeq	r0, {r1, r2, r3, r4, r5, r7, r9}
  84:	080002d0 	stmdaeq	r0, {r4, r6, r7, r9}
  88:	00000001 	andeq	r0, r0, r1
  8c:	00000001 	andeq	r0, r0, r1
  90:	00000001 	andeq	r0, r0, r1
  94:	00000001 	andeq	r0, r0, r1
  98:	00000001 	andeq	r0, r0, r1
  9c:	00000001 	andeq	r0, r0, r1
  a0:	00000001 	andeq	r0, r0, r1
  a4:	00000001 	andeq	r0, r0, r1
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
      break;
      
    case TIM8_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
  a8:	080002d0 	stmdaeq	r0, {r4, r6, r7, r9}
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
  ac:	080002fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r9}
  b0:	080002fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r9}
      break; 
      
    default:
      break;
  }
}
  b4:	0800032a 	stmdaeq	r0, {r1, r3, r5, r8, r9}
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
      break;
      
    case TIM8_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
  b8:	0800032a 	stmdaeq	r0, {r1, r3, r5, r8, r9}
  bc:	0800034e 	stmdaeq	r0, {r1, r2, r3, r6, r8, r9}
  c0:	08000350 	stmdaeq	r0, {r4, r6, r8, r9}
  c4:	08000408 	stmdaeq	r0, {r3, sl}
  c8:	08000408 	stmdaeq	r0, {r3, sl}
  cc:	08000804 	stmdaeq	r0, {r2, fp}
  d0:	08000804 	stmdaeq	r0, {r2, fp}
  d4:	08000890 	stmdaeq	r0, {r4, r7, fp}
  d8:	08000890 	stmdaeq	r0, {r4, r7, fp}
  dc:	08000998 	stmdaeq	r0, {r3, r4, r7, r8, fp}
  e0:	08000998 	stmdaeq	r0, {r3, r4, r7, r8, fp}
  e4:	08000a14 	stmdaeq	r0, {r2, r4, r9, fp}
  e8:	08000a14 	stmdaeq	r0, {r2, r4, r9, fp}
  ec:	08000b20 	stmdaeq	r0, {r5, r8, r9, fp}
	...
  f8:	08000b20 	stmdaeq	r0, {r5, r8, r9, fp}
  fc:	08000b22 	stmdaeq	r0, {r1, r5, r8, r9, fp}
 100:	08000b22 	stmdaeq	r0, {r1, r5, r8, r9, fp}
 104:	08000b24 	stmdaeq	r0, {r2, r5, r8, r9, fp}
 108:	08000b24 	stmdaeq	r0, {r2, r5, r8, r9, fp}
 10c:	08000b26 	stmdaeq	r0, {r1, r2, r5, r8, r9, fp}
 110:	08000b26 	stmdaeq	r0, {r1, r2, r5, r8, r9, fp}
 114:	08000b28 	stmdaeq	r0, {r3, r5, r8, r9, fp}
 118:	08000b28 	stmdaeq	r0, {r3, r5, r8, r9, fp}
 11c:	08000b2a 	stmdaeq	r0, {r1, r3, r5, r8, r9, fp}
 120:	08000b2a 	stmdaeq	r0, {r1, r3, r5, r8, r9, fp}
 124:	08000b2c 	stmdaeq	r0, {r2, r3, r5, r8, r9, fp}
 128:	08000b2c 	stmdaeq	r0, {r2, r3, r5, r8, r9, fp}
 12c:	08000b2e 	stmdaeq	r0, {r1, r2, r3, r5, r8, r9, fp}
 130:	08000b2e 	stmdaeq	r0, {r1, r2, r3, r5, r8, r9, fp}
 134:	08000b30 	stmdaeq	r0, {r4, r5, r8, r9, fp}
 138:	08000b30 	stmdaeq	r0, {r4, r5, r8, r9, fp}
 13c:	08000b44 	stmdaeq	r0, {r2, r6, r8, r9, fp}
 140:	08000b44 	stmdaeq	r0, {r2, r6, r8, r9, fp}
 144:	08000b46 	stmdaeq	r0, {r1, r2, r6, r8, r9, fp}
 148:	08000b46 	stmdaeq	r0, {r1, r2, r6, r8, r9, fp}
 14c:	08000b48 	stmdaeq	r0, {r3, r6, r8, r9, fp}
 150:	08000b48 	stmdaeq	r0, {r3, r6, r8, r9, fp}
 154:	08000b4a 	stmdaeq	r0, {r1, r3, r6, r8, r9, fp}
 158:	08000b4a 	stmdaeq	r0, {r1, r3, r6, r8, r9, fp}
 15c:	08000b4c 	stmdaeq	r0, {r2, r3, r6, r8, r9, fp}
 160:	08000b4c 	stmdaeq	r0, {r2, r3, r6, r8, r9, fp}
 164:	08000b4e 	stmdaeq	r0, {r1, r2, r3, r6, r8, r9, fp}
 168:	08000b4e 	stmdaeq	r0, {r1, r2, r3, r6, r8, r9, fp}
 16c:	08000b50 	stmdaeq	r0, {r4, r6, r8, r9, fp}
 170:	08000b50 	stmdaeq	r0, {r4, r6, r8, r9, fp}
 174:	08000b52 	stmdaeq	r0, {r1, r4, r6, r8, r9, fp}
 178:	08000b52 	stmdaeq	r0, {r1, r4, r6, r8, r9, fp}
 17c:	08000b54 	stmdaeq	r0, {r2, r4, r6, r8, r9, fp}
 180:	08000b54 	stmdaeq	r0, {r2, r4, r6, r8, r9, fp}
 184:	08000b56 	stmdaeq	r0, {r1, r2, r4, r6, r8, r9, fp}
 188:	08000b56 	stmdaeq	r0, {r1, r2, r4, r6, r8, r9, fp}
 18c:	08000b58 	stmdaeq	r0, {r3, r4, r6, r8, r9, fp}
 190:	08000b58 	stmdaeq	r0, {r3, r4, r6, r8, r9, fp}
 194:	08000b5a 	stmdaeq	r0, {r1, r3, r4, r6, r8, r9, fp}
 198:	00000001 	andeq	r0, r0, r1
 19c:	00000001 	andeq	r0, r0, r1
 1a0:	00000001 	andeq	r0, r0, r1
 1a4:	00000001 	andeq	r0, r0, r1
 1a8:	00000001 	andeq	r0, r0, r1
 1ac:	00000001 	andeq	r0, r0, r1
 1b0:	00000001 	andeq	r0, r0, r1
 1b4:	00000001 	andeq	r0, r0, r1
 1b8:	00000001 	andeq	r0, r0, r1
 1bc:	00000001 	andeq	r0, r0, r1
 1c0:	00000001 	andeq	r0, r0, r1
 1c4:	00000001 	andeq	r0, r0, r1
 1c8:	00000001 	andeq	r0, r0, r1
 1cc:	00000001 	andeq	r0, r0, r1
 1d0:	08000b5a 	stmdaeq	r0, {r1, r3, r4, r6, r8, r9, fp}
 1d4:	08000b5c 	stmdaeq	r0, {r2, r3, r4, r6, r8, r9, fp}
 1d8:	08000b5c 	stmdaeq	r0, {r2, r3, r4, r6, r8, r9, fp}
 1dc:	08000b5e 	stmdaeq	r0, {r1, r2, r3, r4, r6, r8, r9, fp}
 1e0:	08000b5e 	stmdaeq	r0, {r1, r2, r3, r4, r6, r8, r9, fp}
 1e4:	08000b62 	stmdaeq	r0, {r1, r5, r6, r8, r9, fp}
 1e8:	08000b62 	stmdaeq	r0, {r1, r5, r6, r8, r9, fp}
 1ec:	08000b64 	stmdaeq	r0, {r2, r5, r6, r8, r9, fp}
 1f0:	08000b64 	stmdaeq	r0, {r2, r5, r6, r8, r9, fp}
 1f4:	08000b66 	stmdaeq	r0, {r1, r2, r5, r6, r8, r9, fp}
 1f8:	08000b66 	stmdaeq	r0, {r1, r2, r5, r6, r8, r9, fp}
 1fc:	08000b68 	stmdaeq	r0, {r3, r5, r6, r8, r9, fp}
 200:	08000b68 	stmdaeq	r0, {r3, r5, r6, r8, r9, fp}
 204:	08000b6a 	stmdaeq	r0, {r1, r3, r5, r6, r8, r9, fp}
 208:	08000b6a 	stmdaeq	r0, {r1, r3, r5, r6, r8, r9, fp}
 20c:	08000b6c 	stmdaeq	r0, {r2, r3, r5, r6, r8, r9, fp}
 210:	08000b6c 	stmdaeq	r0, {r2, r3, r5, r6, r8, r9, fp}
 214:	08000b6e 	stmdaeq	r0, {r1, r2, r3, r5, r6, r8, r9, fp}
 218:	08000b6e 	stmdaeq	r0, {r1, r2, r3, r5, r6, r8, r9, fp}
 21c:	08000b70 	stmdaeq	r0, {r4, r5, r6, r8, r9, fp}
 220:	08000b70 	stmdaeq	r0, {r4, r5, r6, r8, r9, fp}
 224:	08000b84 	stmdaeq	r0, {r2, r7, r8, r9, fp}
 228:	08000b84 	stmdaeq	r0, {r2, r7, r8, r9, fp}
 22c:	08000b86 	stmdaeq	r0, {r1, r2, r7, r8, r9, fp}
 230:	08000b86 	stmdaeq	r0, {r1, r2, r7, r8, r9, fp}
 234:	08000b88 	stmdaeq	r0, {r3, r7, r8, r9, fp}
 238:	08000b88 	stmdaeq	r0, {r3, r7, r8, r9, fp}
 23c:	08000b8a 	stmdaeq	r0, {r1, r3, r7, r8, r9, fp}
 240:	08000b8a 	stmdaeq	r0, {r1, r3, r7, r8, r9, fp}
 244:	08000b8c 	stmdaeq	r0, {r2, r3, r7, r8, r9, fp}
 248:	08000b8c 	stmdaeq	r0, {r2, r3, r7, r8, r9, fp}
 24c:	08000b8e 	stmdaeq	r0, {r1, r2, r3, r7, r8, r9, fp}
 250:	08000b8e 	stmdaeq	r0, {r1, r2, r3, r7, r8, r9, fp}
 254:	08000b90 	stmdaeq	r0, {r4, r7, r8, r9, fp}
 258:	08000b90 	stmdaeq	r0, {r4, r7, r8, r9, fp}
 25c:	08000b92 	stmdaeq	r0, {r1, r4, r7, r8, r9, fp}
 260:	08000b92 	stmdaeq	r0, {r1, r4, r7, r8, r9, fp}
 264:	08000b94 	stmdaeq	r0, {r2, r4, r7, r8, r9, fp}
 268:	08000b94 	stmdaeq	r0, {r2, r4, r7, r8, r9, fp}
 26c:	08000bc8 	stmdaeq	r0, {r3, r6, r7, r8, r9, fp}
 270:	08000bc8 	stmdaeq	r0, {r3, r6, r7, r8, r9, fp}
 274:	08000c04 	stmdaeq	r0, {r2, sl, fp}
 278:	08000c04 	stmdaeq	r0, {r2, sl, fp}
 27c:	08000c06 	stmdaeq	r0, {r1, r2, sl, fp}
 280:	08000c06 	stmdaeq	r0, {r1, r2, sl, fp}
 284:	08000c08 	stmdaeq	r0, {r3, sl, fp}
 288:	08000c08 	stmdaeq	r0, {r3, sl, fp}
 28c:	08000c0a 	stmdaeq	r0, {r1, r3, sl, fp}
 290:	08000c0a 	stmdaeq	r0, {r1, r3, sl, fp}
 294:	08000c0c 	stmdaeq	r0, {r2, r3, sl, fp}
 298:	08000c0c 	stmdaeq	r0, {r2, r3, sl, fp}
 29c:	08000c0e 	stmdaeq	r0, {r1, r2, r3, sl, fp}
 2a0:	08000c0e 	stmdaeq	r0, {r1, r2, r3, sl, fp}
 2a4:	08000c10 	stmdaeq	r0, {r4, sl, fp}
 2a8:	08000c10 	stmdaeq	r0, {r4, sl, fp}
 2ac:	08000c12 	stmdaeq	r0, {r1, r4, sl, fp}
 2b0:	08000c12 	stmdaeq	r0, {r1, r4, sl, fp}
 2b4:	08000c14 	stmdaeq	r0, {r2, r4, sl, fp}
 2b8:	08000c14 	stmdaeq	r0, {r2, r4, sl, fp}
 2bc:	08000c16 	stmdaeq	r0, {r1, r2, r4, sl, fp}
 2c0:	08000c16 	stmdaeq	r0, {r1, r2, r4, sl, fp}
 2c4:	08000c18 	stmdaeq	r0, {r3, r4, sl, fp}
 2c8:	08000c18 	stmdaeq	r0, {r3, r4, sl, fp}
 2cc:	08000c1a 	stmdaeq	r0, {r1, r3, r4, sl, fp}
 2d0:	08000c1a 	stmdaeq	r0, {r1, r3, r4, sl, fp}
 2d4:	08000c1c 	stmdaeq	r0, {r2, r3, r4, sl, fp}
 2d8:	08000c1c 	stmdaeq	r0, {r2, r3, r4, sl, fp}
 2dc:	08000c1e 	stmdaeq	r0, {r1, r2, r3, r4, sl, fp}
 2e0:	08000c1e 	stmdaeq	r0, {r1, r2, r3, r4, sl, fp}
 2e4:	08000c20 	stmdaeq	r0, {r5, sl, fp}
 2e8:	08000c20 	stmdaeq	r0, {r5, sl, fp}
 2ec:	08000c22 	stmdaeq	r0, {r1, r5, sl, fp}
 2f0:	08000c22 	stmdaeq	r0, {r1, r5, sl, fp}
 2f4:	08000c24 	stmdaeq	r0, {r2, r5, sl, fp}
 2f8:	08000c24 	stmdaeq	r0, {r2, r5, sl, fp}
 2fc:	08000c26 	stmdaeq	r0, {r1, r2, r5, sl, fp}
 300:	08000c26 	stmdaeq	r0, {r1, r2, r5, sl, fp}
 304:	08000c28 	stmdaeq	r0, {r3, r5, sl, fp}
 308:	08000c28 	stmdaeq	r0, {r3, r5, sl, fp}
 30c:	08000c2a 	stmdaeq	r0, {r1, r3, r5, sl, fp}
 310:	08000c2a 	stmdaeq	r0, {r1, r3, r5, sl, fp}
 314:	08000c2c 	stmdaeq	r0, {r2, r3, r5, sl, fp}
 318:	08000c2c 	stmdaeq	r0, {r2, r3, r5, sl, fp}
 31c:	08000c2e 	stmdaeq	r0, {r1, r2, r3, r5, sl, fp}
	...
 328:	08000c5e 	stmdaeq	r0, {r1, r2, r3, r4, r6, sl, fp}
 32c:	08000cde 	stmdaeq	r0, {r1, r2, r3, r4, r6, r7, sl, fp}
 330:	08000ce0 	stmdaeq	r0, {r5, r6, r7, sl, fp}
 334:	08000ce6 	stmdaeq	r0, {r1, r2, r5, r6, r7, sl, fp}
 338:	08000ce8 	stmdaeq	r0, {r3, r5, r6, r7, sl, fp}
 33c:	08000cf8 	stmdaeq	r0, {r3, r4, r5, r6, r7, sl, fp}
	...
 348:	08000c30 	stmdaeq	r0, {r4, r5, sl, fp}
 34c:	08000c3c 	stmdaeq	r0, {r2, r3, r4, r5, sl, fp}
 350:	08000c3c 	stmdaeq	r0, {r2, r3, r4, r5, sl, fp}
 354:	08000d40 	stmdaeq	r0, {r6, r8, sl, fp}
 358:	08000d40 	stmdaeq	r0, {r6, r8, sl, fp}
 35c:	08000d9c 	stmdaeq	r0, {r2, r3, r4, r7, r8, sl, fp}
 360:	00000001 	andeq	r0, r0, r1
 364:	00000001 	andeq	r0, r0, r1
	...
 370:	08000d9c 	stmdaeq	r0, {r2, r3, r4, r7, r8, sl, fp}
 374:	08000e08 	stmdaeq	r0, {r3, r9, sl, fp}
	...
 380:	08000e08 	stmdaeq	r0, {r3, r9, sl, fp}
 384:	08000e20 	stmdaeq	r0, {r5, r9, sl, fp}
 388:	08000e20 	stmdaeq	r0, {r5, r9, sl, fp}
 38c:	08000e2c 	stmdaeq	r0, {r2, r3, r5, r9, sl, fp}
 390:	08000e2c 	stmdaeq	r0, {r2, r3, r5, r9, sl, fp}
 394:	08000e40 	stmdaeq	r0, {r6, r9, sl, fp}
 398:	08000e40 	stmdaeq	r0, {r6, r9, sl, fp}
 39c:	08000e42 	stmdaeq	r0, {r1, r6, r9, sl, fp}
 3a0:	08000e44 	stmdaeq	r0, {r2, r6, r9, sl, fp}
 3a4:	08000ea0 	stmdaeq	r0, {r5, r7, r9, sl, fp}
 3a8:	08000ea0 	stmdaeq	r0, {r5, r7, r9, sl, fp}
 3ac:	08000ec4 	stmdaeq	r0, {r2, r6, r7, r9, sl, fp}
 3b0:	08000ec4 	stmdaeq	r0, {r2, r6, r7, r9, sl, fp}
 3b4:	08000ed4 	stmdaeq	r0, {r2, r4, r6, r7, r9, sl, fp}
 3b8:	08000ed4 	stmdaeq	r0, {r2, r4, r6, r7, r9, sl, fp}
 3bc:	08000eec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r9, sl, fp}
 3c0:	08000eec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r9, sl, fp}
 3c4:	08000f18 	stmdaeq	r0, {r3, r4, r8, r9, sl, fp}
 3c8:	08000f18 	stmdaeq	r0, {r3, r4, r8, r9, sl, fp}
 3cc:	08000f3c 	stmdaeq	r0, {r2, r3, r4, r5, r8, r9, sl, fp}
 3d0:	08000f3c 	stmdaeq	r0, {r2, r3, r4, r5, r8, r9, sl, fp}
 3d4:	0800101c 	stmdaeq	r0, {r2, r3, r4, ip}
 3d8:	0800101c 	stmdaeq	r0, {r2, r3, r4, ip}
 3dc:	08001028 	stmdaeq	r0, {r3, r5, ip}
 3e0:	08001028 	stmdaeq	r0, {r3, r5, ip}
 3e4:	08001034 	stmdaeq	r0, {r2, r4, r5, ip}
 3e8:	08001034 	stmdaeq	r0, {r2, r4, r5, ip}
 3ec:	08001054 	stmdaeq	r0, {r2, r4, r6, ip}
	...
 3f8:	08001054 	stmdaeq	r0, {r2, r4, r6, ip}
 3fc:	0800107c 	stmdaeq	r0, {r2, r3, r4, r5, r6, ip}
 400:	0800107c 	stmdaeq	r0, {r2, r3, r4, r5, r6, ip}
 404:	080010b4 	stmdaeq	r0, {r2, r4, r5, r7, ip}
 408:	00000001 	andeq	r0, r0, r1
 40c:	00000001 	andeq	r0, r0, r1
 410:	080010b4 	stmdaeq	r0, {r2, r4, r5, r7, ip}
 414:	080010d0 	stmdaeq	r0, {r4, r6, r7, ip}
 418:	080010d0 	stmdaeq	r0, {r4, r6, r7, ip}
 41c:	080010f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, ip}
 420:	080010f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, ip}
 424:	080010f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, ip}
 428:	080010f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, ip}
 42c:	0800112c 	stmdaeq	r0, {r2, r3, r5, r8, ip}
 430:	0800112c 	stmdaeq	r0, {r2, r3, r5, r8, ip}
 434:	08001156 	stmdaeq	r0, {r1, r2, r4, r6, r8, ip}
	...
 440:	08001158 	stmdaeq	r0, {r3, r4, r6, r8, ip}
 444:	08001170 	stmdaeq	r0, {r4, r5, r6, r8, ip}
 448:	00000001 	andeq	r0, r0, r1
 44c:	00000001 	andeq	r0, r0, r1
 450:	08001170 	stmdaeq	r0, {r4, r5, r6, r8, ip}
 454:	08001188 	stmdaeq	r0, {r3, r7, r8, ip}
 458:	08001188 	stmdaeq	r0, {r3, r7, r8, ip}
 45c:	080011a0 	stmdaeq	r0, {r5, r7, r8, ip}
 460:	080011a0 	stmdaeq	r0, {r5, r7, r8, ip}
 464:	080011b0 	stmdaeq	r0, {r4, r5, r7, r8, ip}
 468:	00000001 	andeq	r0, r0, r1
 46c:	00000001 	andeq	r0, r0, r1
 470:	00000001 	andeq	r0, r0, r1
 474:	00000001 	andeq	r0, r0, r1
 478:	00000001 	andeq	r0, r0, r1
 47c:	00000001 	andeq	r0, r0, r1
 480:	00000001 	andeq	r0, r0, r1
 484:	00000001 	andeq	r0, r0, r1
 488:	00000001 	andeq	r0, r0, r1
 48c:	00000001 	andeq	r0, r0, r1
 490:	00000001 	andeq	r0, r0, r1
 494:	00000001 	andeq	r0, r0, r1
 498:	080011b0 	stmdaeq	r0, {r4, r5, r7, r8, ip}
 49c:	080011bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r8, ip}
 4a0:	080011bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r8, ip}
 4a4:	080011e4 	stmdaeq	r0, {r2, r5, r6, r7, r8, ip}
 4a8:	080011e4 	stmdaeq	r0, {r2, r5, r6, r7, r8, ip}
 4ac:	0800121a 	stmdaeq	r0, {r1, r3, r4, r9, ip}
 4b0:	0800121c 	stmdaeq	r0, {r2, r3, r4, r9, ip}
 4b4:	0800125c 	stmdaeq	r0, {r2, r3, r4, r6, r9, ip}
 4b8:	00000001 	andeq	r0, r0, r1
 4bc:	00000001 	andeq	r0, r0, r1
 4c0:	00000001 	andeq	r0, r0, r1
 4c4:	00000001 	andeq	r0, r0, r1
 4c8:	0800125c 	stmdaeq	r0, {r2, r3, r4, r6, r9, ip}
 4cc:	080012a4 	stmdaeq	r0, {r2, r5, r7, r9, ip}
 4d0:	00000001 	andeq	r0, r0, r1
 4d4:	00000001 	andeq	r0, r0, r1
 4d8:	00000001 	andeq	r0, r0, r1
 4dc:	00000001 	andeq	r0, r0, r1
 4e0:	00000001 	andeq	r0, r0, r1
 4e4:	00000001 	andeq	r0, r0, r1
 4e8:	00000001 	andeq	r0, r0, r1
 4ec:	00000001 	andeq	r0, r0, r1
 4f0:	00000001 	andeq	r0, r0, r1
 4f4:	00000001 	andeq	r0, r0, r1
	...
 500:	080012a4 	stmdaeq	r0, {r2, r5, r7, r9, ip}
 504:	080012b0 	stmdaeq	r0, {r4, r5, r7, r9, ip}
 508:	080012b0 	stmdaeq	r0, {r4, r5, r7, r9, ip}
 50c:	080012bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r9, ip}
 510:	080012bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r9, ip}
 514:	080012c8 	stmdaeq	r0, {r3, r6, r7, r9, ip}
 518:	00000001 	andeq	r0, r0, r1
 51c:	00000001 	andeq	r0, r0, r1
 520:	00000001 	andeq	r0, r0, r1
 524:	00000001 	andeq	r0, r0, r1
 528:	00000001 	andeq	r0, r0, r1
 52c:	00000001 	andeq	r0, r0, r1
	...
 538:	00000001 	andeq	r0, r0, r1
 53c:	00000001 	andeq	r0, r0, r1
 540:	00000001 	andeq	r0, r0, r1
 544:	00000001 	andeq	r0, r0, r1
 548:	080012c8 	stmdaeq	r0, {r3, r6, r7, r9, ip}
 54c:	08001364 	stmdaeq	r0, {r2, r5, r6, r8, r9, ip}
 550:	00000001 	andeq	r0, r0, r1
 554:	00000001 	andeq	r0, r0, r1
 558:	08001364 	stmdaeq	r0, {r2, r5, r6, r8, r9, ip}
 55c:	08001370 	stmdaeq	r0, {r4, r5, r6, r8, r9, ip}
 560:	00000001 	andeq	r0, r0, r1
 564:	00000001 	andeq	r0, r0, r1
 568:	00000001 	andeq	r0, r0, r1
 56c:	00000001 	andeq	r0, r0, r1
 570:	00000001 	andeq	r0, r0, r1
 574:	00000001 	andeq	r0, r0, r1
 578:	08001370 	stmdaeq	r0, {r4, r5, r6, r8, r9, ip}
 57c:	08001374 	stmdaeq	r0, {r2, r4, r5, r6, r8, r9, ip}
 580:	08001374 	stmdaeq	r0, {r2, r4, r5, r6, r8, r9, ip}
 584:	08001378 	stmdaeq	r0, {r3, r4, r5, r6, r8, r9, ip}
 588:	00000001 	andeq	r0, r0, r1
 58c:	00000001 	andeq	r0, r0, r1
 590:	00000001 	andeq	r0, r0, r1
 594:	00000001 	andeq	r0, r0, r1
 598:	00000001 	andeq	r0, r0, r1
 59c:	00000001 	andeq	r0, r0, r1
 5a0:	00000001 	andeq	r0, r0, r1
 5a4:	00000001 	andeq	r0, r0, r1
 5a8:	00000001 	andeq	r0, r0, r1
 5ac:	00000001 	andeq	r0, r0, r1
 5b0:	08001378 	stmdaeq	r0, {r3, r4, r5, r6, r8, r9, ip}
 5b4:	080013cc 	stmdaeq	r0, {r2, r3, r6, r7, r8, r9, ip}
 5b8:	00000001 	andeq	r0, r0, r1
 5bc:	00000001 	andeq	r0, r0, r1
	...
 5c8:	00000001 	andeq	r0, r0, r1
 5cc:	00000001 	andeq	r0, r0, r1
 5d0:	00000001 	andeq	r0, r0, r1
 5d4:	00000001 	andeq	r0, r0, r1
 5d8:	080013cc 	stmdaeq	r0, {r2, r3, r6, r7, r8, r9, ip}
 5dc:	080013e0 	stmdaeq	r0, {r5, r6, r7, r8, r9, ip}
 5e0:	080013e0 	stmdaeq	r0, {r5, r6, r7, r8, r9, ip}
 5e4:	08001464 	stmdaeq	r0, {r2, r5, r6, sl, ip}
 5e8:	00000001 	andeq	r0, r0, r1
 5ec:	00000001 	andeq	r0, r0, r1
 5f0:	00000001 	andeq	r0, r0, r1
 5f4:	00000001 	andeq	r0, r0, r1
 5f8:	00000001 	andeq	r0, r0, r1
 5fc:	00000001 	andeq	r0, r0, r1
 600:	00000001 	andeq	r0, r0, r1
 604:	00000001 	andeq	r0, r0, r1
 608:	00000001 	andeq	r0, r0, r1
 60c:	00000001 	andeq	r0, r0, r1
 610:	00000001 	andeq	r0, r0, r1
 614:	00000001 	andeq	r0, r0, r1
 618:	00000001 	andeq	r0, r0, r1
 61c:	00000001 	andeq	r0, r0, r1
 620:	00000001 	andeq	r0, r0, r1
 624:	00000001 	andeq	r0, r0, r1
 628:	00000001 	andeq	r0, r0, r1
 62c:	00000001 	andeq	r0, r0, r1
 630:	00000001 	andeq	r0, r0, r1
 634:	00000001 	andeq	r0, r0, r1
 638:	00000001 	andeq	r0, r0, r1
 63c:	00000001 	andeq	r0, r0, r1
 640:	00000001 	andeq	r0, r0, r1
 644:	00000001 	andeq	r0, r0, r1
 648:	00000001 	andeq	r0, r0, r1
 64c:	00000001 	andeq	r0, r0, r1
 650:	00000001 	andeq	r0, r0, r1
 654:	00000001 	andeq	r0, r0, r1
 658:	08001464 	stmdaeq	r0, {r2, r5, r6, sl, ip}
 65c:	08001478 	stmdaeq	r0, {r3, r4, r5, r6, sl, ip}
 660:	08001478 	stmdaeq	r0, {r3, r4, r5, r6, sl, ip}
 664:	08001490 	stmdaeq	r0, {r4, r7, sl, ip}
 668:	00000001 	andeq	r0, r0, r1
 66c:	00000001 	andeq	r0, r0, r1
 670:	00000001 	andeq	r0, r0, r1
 674:	00000001 	andeq	r0, r0, r1
 678:	00000001 	andeq	r0, r0, r1
 67c:	00000001 	andeq	r0, r0, r1
 680:	00000001 	andeq	r0, r0, r1
 684:	00000001 	andeq	r0, r0, r1
 688:	00000001 	andeq	r0, r0, r1
 68c:	00000001 	andeq	r0, r0, r1
 690:	00000001 	andeq	r0, r0, r1
 694:	00000001 	andeq	r0, r0, r1
 698:	00000001 	andeq	r0, r0, r1
 69c:	00000001 	andeq	r0, r0, r1
 6a0:	00000001 	andeq	r0, r0, r1
 6a4:	00000001 	andeq	r0, r0, r1
 6a8:	00000001 	andeq	r0, r0, r1
 6ac:	00000001 	andeq	r0, r0, r1
 6b0:	00000001 	andeq	r0, r0, r1
 6b4:	00000001 	andeq	r0, r0, r1
	...
 6c0:	08001490 	stmdaeq	r0, {r4, r7, sl, ip}
 6c4:	080014cc 	stmdaeq	r0, {r2, r3, r6, r7, sl, ip}
 6c8:	080014cc 	stmdaeq	r0, {r2, r3, r6, r7, sl, ip}
 6cc:	08001504 	stmdaeq	r0, {r2, r8, sl, ip}
 6d0:	00000001 	andeq	r0, r0, r1
 6d4:	00000001 	andeq	r0, r0, r1
 6d8:	00000001 	andeq	r0, r0, r1
 6dc:	00000001 	andeq	r0, r0, r1
 6e0:	08001504 	stmdaeq	r0, {r2, r8, sl, ip}
 6e4:	08001518 	stmdaeq	r0, {r3, r4, r8, sl, ip}
 6e8:	08001518 	stmdaeq	r0, {r3, r4, r8, sl, ip}
 6ec:	08001524 	stmdaeq	r0, {r2, r5, r8, sl, ip}
 6f0:	08001524 	stmdaeq	r0, {r2, r5, r8, sl, ip}
 6f4:	08001538 	stmdaeq	r0, {r3, r4, r5, r8, sl, ip}
 6f8:	08001538 	stmdaeq	r0, {r3, r4, r5, r8, sl, ip}
 6fc:	08001548 	stmdaeq	r0, {r3, r6, r8, sl, ip}
 700:	08001548 	stmdaeq	r0, {r3, r6, r8, sl, ip}
 704:	0800155c 	stmdaeq	r0, {r2, r3, r4, r6, r8, sl, ip}
 708:	0800155c 	stmdaeq	r0, {r2, r3, r4, r6, r8, sl, ip}
 70c:	08001570 	stmdaeq	r0, {r4, r5, r6, r8, sl, ip}
 710:	08001570 	stmdaeq	r0, {r4, r5, r6, r8, sl, ip}
 714:	08001584 	stmdaeq	r0, {r2, r7, r8, sl, ip}
 718:	00000001 	andeq	r0, r0, r1
 71c:	00000001 	andeq	r0, r0, r1
 720:	08001584 	stmdaeq	r0, {r2, r7, r8, sl, ip}
 724:	08001590 	stmdaeq	r0, {r4, r7, r8, sl, ip}
 728:	00000001 	andeq	r0, r0, r1
 72c:	00000001 	andeq	r0, r0, r1
 730:	00000001 	andeq	r0, r0, r1
 734:	00000001 	andeq	r0, r0, r1
 738:	00000001 	andeq	r0, r0, r1
 73c:	00000001 	andeq	r0, r0, r1
 740:	00000001 	andeq	r0, r0, r1
 744:	00000001 	andeq	r0, r0, r1
 748:	00000001 	andeq	r0, r0, r1
 74c:	00000001 	andeq	r0, r0, r1
 750:	08001590 	stmdaeq	r0, {r4, r7, r8, sl, ip}
 754:	08001614 	stmdaeq	r0, {r2, r4, r9, sl, ip}
 758:	00000001 	andeq	r0, r0, r1
 75c:	00000001 	andeq	r0, r0, r1
 760:	08001614 	stmdaeq	r0, {r2, r4, r9, sl, ip}
 764:	0800162c 	stmdaeq	r0, {r2, r3, r5, r9, sl, ip}
 768:	0800162c 	stmdaeq	r0, {r2, r3, r5, r9, sl, ip}
 76c:	08001644 	stmdaeq	r0, {r2, r6, r9, sl, ip}
 770:	08001644 	stmdaeq	r0, {r2, r6, r9, sl, ip}
 774:	0800165c 	stmdaeq	r0, {r2, r3, r4, r6, r9, sl, ip}
 778:	0800165c 	stmdaeq	r0, {r2, r3, r4, r6, r9, sl, ip}
 77c:	08001674 	stmdaeq	r0, {r2, r4, r5, r6, r9, sl, ip}
 780:	00000001 	andeq	r0, r0, r1
 784:	00000001 	andeq	r0, r0, r1
 788:	00000001 	andeq	r0, r0, r1
 78c:	00000001 	andeq	r0, r0, r1
 790:	00000001 	andeq	r0, r0, r1
 794:	00000001 	andeq	r0, r0, r1
 798:	08001674 	stmdaeq	r0, {r2, r4, r5, r6, r9, sl, ip}
 79c:	0800169c 	stmdaeq	r0, {r2, r3, r4, r7, r9, sl, ip}
 7a0:	0800169c 	stmdaeq	r0, {r2, r3, r4, r7, r9, sl, ip}
 7a4:	080016ca 	stmdaeq	r0, {r1, r3, r6, r7, r9, sl, ip}
 7a8:	080016cc 	stmdaeq	r0, {r2, r3, r6, r7, r9, sl, ip}
 7ac:	080016dc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r9, sl, ip}
 7b0:	00000001 	andeq	r0, r0, r1
 7b4:	00000001 	andeq	r0, r0, r1
 7b8:	00000001 	andeq	r0, r0, r1
 7bc:	00000001 	andeq	r0, r0, r1
	...
 7c8:	00000001 	andeq	r0, r0, r1
 7cc:	00000001 	andeq	r0, r0, r1
 7d0:	00000001 	andeq	r0, r0, r1
 7d4:	00000001 	andeq	r0, r0, r1
 7d8:	00000001 	andeq	r0, r0, r1
 7dc:	00000001 	andeq	r0, r0, r1
	...
 7e8:	00000001 	andeq	r0, r0, r1
 7ec:	00000001 	andeq	r0, r0, r1
 7f0:	00000001 	andeq	r0, r0, r1
 7f4:	00000001 	andeq	r0, r0, r1
	...
 800:	00000001 	andeq	r0, r0, r1
 804:	00000001 	andeq	r0, r0, r1
 808:	00000001 	andeq	r0, r0, r1
 80c:	00000001 	andeq	r0, r0, r1
 810:	00000001 	andeq	r0, r0, r1
 814:	00000001 	andeq	r0, r0, r1
 818:	080016dc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r9, sl, ip}
 81c:	08001718 	stmdaeq	r0, {r3, r4, r8, r9, sl, ip}
 820:	00000001 	andeq	r0, r0, r1
 824:	00000001 	andeq	r0, r0, r1
 828:	00000001 	andeq	r0, r0, r1
 82c:	00000001 	andeq	r0, r0, r1
 830:	00000001 	andeq	r0, r0, r1
 834:	00000001 	andeq	r0, r0, r1
 838:	00000001 	andeq	r0, r0, r1
 83c:	00000001 	andeq	r0, r0, r1
 840:	00000001 	andeq	r0, r0, r1
 844:	00000001 	andeq	r0, r0, r1
 848:	00000001 	andeq	r0, r0, r1
 84c:	00000001 	andeq	r0, r0, r1
 850:	00000001 	andeq	r0, r0, r1
 854:	00000001 	andeq	r0, r0, r1
 858:	00000001 	andeq	r0, r0, r1
 85c:	00000001 	andeq	r0, r0, r1
 860:	00000001 	andeq	r0, r0, r1
 864:	00000001 	andeq	r0, r0, r1
 868:	08001718 	stmdaeq	r0, {r3, r4, r8, r9, sl, ip}
 86c:	08001730 	stmdaeq	r0, {r4, r5, r8, r9, sl, ip}
 870:	00000001 	andeq	r0, r0, r1
 874:	00000001 	andeq	r0, r0, r1
 878:	08001730 	stmdaeq	r0, {r4, r5, r8, r9, sl, ip}
 87c:	08001742 	stmdaeq	r0, {r1, r6, r8, r9, sl, ip}
 880:	00000001 	andeq	r0, r0, r1
 884:	00000001 	andeq	r0, r0, r1
 888:	00000001 	andeq	r0, r0, r1
 88c:	00000001 	andeq	r0, r0, r1
 890:	00000001 	andeq	r0, r0, r1
 894:	00000001 	andeq	r0, r0, r1
 898:	00000001 	andeq	r0, r0, r1
 89c:	00000001 	andeq	r0, r0, r1
 8a0:	00000001 	andeq	r0, r0, r1
 8a4:	00000001 	andeq	r0, r0, r1
 8a8:	00000001 	andeq	r0, r0, r1
 8ac:	00000001 	andeq	r0, r0, r1
 8b0:	00000001 	andeq	r0, r0, r1
 8b4:	00000001 	andeq	r0, r0, r1
 8b8:	00000001 	andeq	r0, r0, r1
 8bc:	00000001 	andeq	r0, r0, r1
 8c0:	00000001 	andeq	r0, r0, r1
 8c4:	00000001 	andeq	r0, r0, r1
 8c8:	08001742 	stmdaeq	r0, {r1, r6, r8, r9, sl, ip}
 8cc:	08001748 	stmdaeq	r0, {r3, r6, r8, r9, sl, ip}
 8d0:	00000001 	andeq	r0, r0, r1
 8d4:	00000001 	andeq	r0, r0, r1
 8d8:	00000001 	andeq	r0, r0, r1
 8dc:	00000001 	andeq	r0, r0, r1
 8e0:	00000001 	andeq	r0, r0, r1
 8e4:	00000001 	andeq	r0, r0, r1
 8e8:	00000001 	andeq	r0, r0, r1
 8ec:	00000001 	andeq	r0, r0, r1
 8f0:	00000001 	andeq	r0, r0, r1
 8f4:	00000001 	andeq	r0, r0, r1
 8f8:	00000001 	andeq	r0, r0, r1
 8fc:	00000001 	andeq	r0, r0, r1
 900:	00000001 	andeq	r0, r0, r1
 904:	00000001 	andeq	r0, r0, r1
 908:	00000001 	andeq	r0, r0, r1
 90c:	00000001 	andeq	r0, r0, r1
 910:	00000001 	andeq	r0, r0, r1
 914:	00000001 	andeq	r0, r0, r1
 918:	00000001 	andeq	r0, r0, r1
 91c:	00000001 	andeq	r0, r0, r1
 920:	00000001 	andeq	r0, r0, r1
 924:	00000001 	andeq	r0, r0, r1
 928:	00000001 	andeq	r0, r0, r1
 92c:	00000001 	andeq	r0, r0, r1
 930:	00000001 	andeq	r0, r0, r1
 934:	00000001 	andeq	r0, r0, r1
 938:	00000001 	andeq	r0, r0, r1
 93c:	00000001 	andeq	r0, r0, r1
 940:	00000001 	andeq	r0, r0, r1
 944:	00000001 	andeq	r0, r0, r1
 948:	00000001 	andeq	r0, r0, r1
 94c:	00000001 	andeq	r0, r0, r1
 950:	00000001 	andeq	r0, r0, r1
 954:	00000001 	andeq	r0, r0, r1
 958:	00000001 	andeq	r0, r0, r1
 95c:	00000001 	andeq	r0, r0, r1
 960:	00000001 	andeq	r0, r0, r1
 964:	00000001 	andeq	r0, r0, r1
 968:	00000001 	andeq	r0, r0, r1
 96c:	00000001 	andeq	r0, r0, r1
 970:	00000001 	andeq	r0, r0, r1
 974:	00000001 	andeq	r0, r0, r1
 978:	00000001 	andeq	r0, r0, r1
 97c:	00000001 	andeq	r0, r0, r1
 980:	00000001 	andeq	r0, r0, r1
 984:	00000001 	andeq	r0, r0, r1
 988:	00000001 	andeq	r0, r0, r1
 98c:	00000001 	andeq	r0, r0, r1
 990:	00000001 	andeq	r0, r0, r1
 994:	00000001 	andeq	r0, r0, r1
 998:	00000001 	andeq	r0, r0, r1
 99c:	00000001 	andeq	r0, r0, r1
 9a0:	00000001 	andeq	r0, r0, r1
 9a4:	00000001 	andeq	r0, r0, r1
 9a8:	00000001 	andeq	r0, r0, r1
 9ac:	00000001 	andeq	r0, r0, r1
 9b0:	00000001 	andeq	r0, r0, r1
 9b4:	00000001 	andeq	r0, r0, r1
 9b8:	00000001 	andeq	r0, r0, r1
 9bc:	00000001 	andeq	r0, r0, r1
 9c0:	00000001 	andeq	r0, r0, r1
 9c4:	00000001 	andeq	r0, r0, r1
 9c8:	00000001 	andeq	r0, r0, r1
 9cc:	00000001 	andeq	r0, r0, r1
 9d0:	00000001 	andeq	r0, r0, r1
 9d4:	00000001 	andeq	r0, r0, r1
 9d8:	00000001 	andeq	r0, r0, r1
 9dc:	00000001 	andeq	r0, r0, r1
 9e0:	00000001 	andeq	r0, r0, r1
 9e4:	00000001 	andeq	r0, r0, r1
 9e8:	00000001 	andeq	r0, r0, r1
 9ec:	00000001 	andeq	r0, r0, r1
 9f0:	00000001 	andeq	r0, r0, r1
 9f4:	00000001 	andeq	r0, r0, r1
 9f8:	00000001 	andeq	r0, r0, r1
 9fc:	00000001 	andeq	r0, r0, r1
 a00:	00000001 	andeq	r0, r0, r1
 a04:	00000001 	andeq	r0, r0, r1
 a08:	00000001 	andeq	r0, r0, r1
 a0c:	00000001 	andeq	r0, r0, r1
 a10:	00000001 	andeq	r0, r0, r1
 a14:	00000001 	andeq	r0, r0, r1
 a18:	00000001 	andeq	r0, r0, r1
 a1c:	00000001 	andeq	r0, r0, r1
 a20:	00000001 	andeq	r0, r0, r1
 a24:	00000001 	andeq	r0, r0, r1
 a28:	00000001 	andeq	r0, r0, r1
 a2c:	00000001 	andeq	r0, r0, r1
 a30:	00000001 	andeq	r0, r0, r1
 a34:	00000001 	andeq	r0, r0, r1
 a38:	00000001 	andeq	r0, r0, r1
 a3c:	00000001 	andeq	r0, r0, r1
 a40:	00000001 	andeq	r0, r0, r1
 a44:	00000001 	andeq	r0, r0, r1
 a48:	00000001 	andeq	r0, r0, r1
 a4c:	00000001 	andeq	r0, r0, r1
 a50:	00000001 	andeq	r0, r0, r1
 a54:	00000001 	andeq	r0, r0, r1
 a58:	00000001 	andeq	r0, r0, r1
 a5c:	00000001 	andeq	r0, r0, r1
 a60:	00000001 	andeq	r0, r0, r1
 a64:	00000001 	andeq	r0, r0, r1
 a68:	00000001 	andeq	r0, r0, r1
 a6c:	00000001 	andeq	r0, r0, r1
 a70:	00000001 	andeq	r0, r0, r1
 a74:	00000001 	andeq	r0, r0, r1
 a78:	00000001 	andeq	r0, r0, r1
 a7c:	00000001 	andeq	r0, r0, r1
 a80:	00000001 	andeq	r0, r0, r1
 a84:	00000001 	andeq	r0, r0, r1
 a88:	00000001 	andeq	r0, r0, r1
 a8c:	00000001 	andeq	r0, r0, r1
 a90:	00000001 	andeq	r0, r0, r1
 a94:	00000001 	andeq	r0, r0, r1
 a98:	00000001 	andeq	r0, r0, r1
 a9c:	00000001 	andeq	r0, r0, r1
 aa0:	00000001 	andeq	r0, r0, r1
 aa4:	00000001 	andeq	r0, r0, r1
 aa8:	00000001 	andeq	r0, r0, r1
 aac:	00000001 	andeq	r0, r0, r1
 ab0:	08001748 	stmdaeq	r0, {r3, r6, r8, r9, sl, ip}
 ab4:	08001750 	stmdaeq	r0, {r4, r6, r8, r9, sl, ip}
 ab8:	00000001 	andeq	r0, r0, r1
 abc:	00000001 	andeq	r0, r0, r1
 ac0:	08001750 	stmdaeq	r0, {r4, r6, r8, r9, sl, ip}
 ac4:	08001758 	stmdaeq	r0, {r3, r4, r6, r8, r9, sl, ip}
	...
 ad0:	00000001 	andeq	r0, r0, r1
 ad4:	00000001 	andeq	r0, r0, r1
 ad8:	08001758 	stmdaeq	r0, {r3, r4, r6, r8, r9, sl, ip}
 adc:	08001764 	stmdaeq	r0, {r2, r5, r6, r8, r9, sl, ip}
 ae0:	08001764 	stmdaeq	r0, {r2, r5, r6, r8, r9, sl, ip}
 ae4:	0800178c 	stmdaeq	r0, {r2, r3, r7, r8, r9, sl, ip}
 ae8:	0800178c 	stmdaeq	r0, {r2, r3, r7, r8, r9, sl, ip}
 aec:	080017a4 	stmdaeq	r0, {r2, r5, r7, r8, r9, sl, ip}
 af0:	00000001 	andeq	r0, r0, r1
 af4:	00000001 	andeq	r0, r0, r1
 af8:	00000001 	andeq	r0, r0, r1
 afc:	00000001 	andeq	r0, r0, r1
	...
 b08:	080017a4 	stmdaeq	r0, {r2, r5, r7, r8, r9, sl, ip}
 b0c:	08001838 	stmdaeq	r0, {r3, r4, r5, fp, ip}
 b10:	08001838 	stmdaeq	r0, {r3, r4, r5, fp, ip}
 b14:	080018c0 	stmdaeq	r0, {r6, r7, fp, ip}
 b18:	080018c0 	stmdaeq	r0, {r6, r7, fp, ip}
 b1c:	080018d6 	stmdaeq	r0, {r1, r2, r4, r6, r7, fp, ip}
 b20:	00000001 	andeq	r0, r0, r1
 b24:	00000001 	andeq	r0, r0, r1
 b28:	00000001 	andeq	r0, r0, r1
 b2c:	00000001 	andeq	r0, r0, r1
 b30:	080018d6 	stmdaeq	r0, {r1, r2, r4, r6, r7, fp, ip}
 b34:	080018ee 	stmdaeq	r0, {r1, r2, r3, r5, r6, r7, fp, ip}
 b38:	080018ee 	stmdaeq	r0, {r1, r2, r3, r5, r6, r7, fp, ip}
 b3c:	08001920 	stmdaeq	r0, {r5, r8, fp, ip}
 b40:	00000001 	andeq	r0, r0, r1
 b44:	00000001 	andeq	r0, r0, r1
 b48:	00000001 	andeq	r0, r0, r1
 b4c:	00000001 	andeq	r0, r0, r1
 b50:	00000001 	andeq	r0, r0, r1
 b54:	00000001 	andeq	r0, r0, r1
 b58:	00000001 	andeq	r0, r0, r1
 b5c:	00000001 	andeq	r0, r0, r1
 b60:	00000001 	andeq	r0, r0, r1
 b64:	00000001 	andeq	r0, r0, r1
 b68:	00000001 	andeq	r0, r0, r1
 b6c:	00000001 	andeq	r0, r0, r1
 b70:	08001920 	stmdaeq	r0, {r5, r8, fp, ip}
 b74:	08001928 	stmdaeq	r0, {r3, r5, r8, fp, ip}
 b78:	08001928 	stmdaeq	r0, {r3, r5, r8, fp, ip}
 b7c:	08001930 	stmdaeq	r0, {r4, r5, r8, fp, ip}
 b80:	00000001 	andeq	r0, r0, r1
 b84:	00000001 	andeq	r0, r0, r1
 b88:	00000001 	andeq	r0, r0, r1
 b8c:	00000001 	andeq	r0, r0, r1
 b90:	00000001 	andeq	r0, r0, r1
 b94:	00000001 	andeq	r0, r0, r1
 b98:	00000001 	andeq	r0, r0, r1
 b9c:	00000001 	andeq	r0, r0, r1
 ba0:	00000001 	andeq	r0, r0, r1
 ba4:	00000001 	andeq	r0, r0, r1
 ba8:	00000001 	andeq	r0, r0, r1
 bac:	00000001 	andeq	r0, r0, r1
 bb0:	00000001 	andeq	r0, r0, r1
 bb4:	00000001 	andeq	r0, r0, r1
 bb8:	00000001 	andeq	r0, r0, r1
 bbc:	00000001 	andeq	r0, r0, r1
 bc0:	08001930 	stmdaeq	r0, {r4, r5, r8, fp, ip}
 bc4:	0800193c 	stmdaeq	r0, {r2, r3, r4, r5, r8, fp, ip}
 bc8:	0800193c 	stmdaeq	r0, {r2, r3, r4, r5, r8, fp, ip}
 bcc:	08001944 	stmdaeq	r0, {r2, r6, r8, fp, ip}
 bd0:	08001944 	stmdaeq	r0, {r2, r6, r8, fp, ip}
 bd4:	08001982 	stmdaeq	r0, {r1, r7, r8, fp, ip}
 bd8:	00000001 	andeq	r0, r0, r1
 bdc:	00000001 	andeq	r0, r0, r1
	...
 be8:	08001984 	stmdaeq	r0, {r2, r7, r8, fp, ip}
 bec:	080019d4 	stmdaeq	r0, {r2, r4, r6, r7, r8, fp, ip}
	...
 bf8:	080019d4 	stmdaeq	r0, {r2, r4, r6, r7, r8, fp, ip}
 bfc:	08001a08 	stmdaeq	r0, {r3, r9, fp, ip}
	...
 c08:	08001d1c 	stmdaeq	r0, {r2, r3, r4, r8, sl, fp, ip}
 c0c:	08001d26 	stmdaeq	r0, {r1, r2, r5, r8, sl, fp, ip}
 c10:	08001d28 	stmdaeq	r0, {r3, r5, r8, sl, fp, ip}
 c14:	08001d2e 	stmdaeq	r0, {r1, r2, r3, r5, r8, sl, fp, ip}
 c18:	08001d32 	stmdaeq	r0, {r1, r4, r5, r8, sl, fp, ip}
 c1c:	08001d36 	stmdaeq	r0, {r1, r2, r4, r5, r8, sl, fp, ip}
 c20:	08001d3a 	stmdaeq	r0, {r1, r3, r4, r5, r8, sl, fp, ip}
 c24:	08001d3e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r8, sl, fp, ip}
 c28:	08001d40 	stmdaeq	r0, {r6, r8, sl, fp, ip}
 c2c:	08001d44 	stmdaeq	r0, {r2, r6, r8, sl, fp, ip}
	...
 c38:	08001d2e 	stmdaeq	r0, {r1, r2, r3, r5, r8, sl, fp, ip}
 c3c:	08001d32 	stmdaeq	r0, {r1, r4, r5, r8, sl, fp, ip}
 c40:	08001d36 	stmdaeq	r0, {r1, r2, r4, r5, r8, sl, fp, ip}
 c44:	08001d3a 	stmdaeq	r0, {r1, r3, r4, r5, r8, sl, fp, ip}
 c48:	08001d3e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r8, sl, fp, ip}
 c4c:	08001d40 	stmdaeq	r0, {r6, r8, sl, fp, ip}
 c50:	08001d44 	stmdaeq	r0, {r2, r6, r8, sl, fp, ip}
 c54:	08001d52 	stmdaeq	r0, {r1, r4, r6, r8, sl, fp, ip}
	...
 c60:	08001f0e 	stmdaeq	r0, {r1, r2, r3, r8, r9, sl, fp, ip}
 c64:	080020a8 	stmdaeq	r0, {r3, r5, r7, sp}
 c68:	080020b0 	stmdaeq	r0, {r4, r5, r7, sp}
 c6c:	080020d0 	stmdaeq	r0, {r4, r6, r7, sp}
	...
 c78:	08001a08 	stmdaeq	r0, {r3, r9, fp, ip}
 c7c:	08001a2c 	stmdaeq	r0, {r2, r3, r5, r9, fp, ip}
 c80:	08001a2c 	stmdaeq	r0, {r2, r3, r5, r9, fp, ip}
 c84:	08001a50 	stmdaeq	r0, {r4, r6, r9, fp, ip}
 c88:	08001a50 	stmdaeq	r0, {r4, r6, r9, fp, ip}
 c8c:	08001ae0 	stmdaeq	r0, {r5, r6, r7, r9, fp, ip}
 c90:	08001ae0 	stmdaeq	r0, {r5, r6, r7, r9, fp, ip}
 c94:	08001b8c 	stmdaeq	r0, {r2, r3, r7, r8, r9, fp, ip}
 c98:	08001b8c 	stmdaeq	r0, {r2, r3, r7, r8, r9, fp, ip}
 c9c:	08001bc4 	stmdaeq	r0, {r2, r6, r7, r8, r9, fp, ip}
 ca0:	08001bc4 	stmdaeq	r0, {r2, r6, r7, r8, r9, fp, ip}
 ca4:	08001c0c 	stmdaeq	r0, {r2, r3, sl, fp, ip}
 ca8:	08001c0c 	stmdaeq	r0, {r2, r3, sl, fp, ip}
 cac:	08001ce4 	stmdaeq	r0, {r2, r5, r6, r7, sl, fp, ip}
 cb0:	08001ce4 	stmdaeq	r0, {r2, r5, r6, r7, sl, fp, ip}
 cb4:	08001d70 	stmdaeq	r0, {r4, r5, r6, r8, sl, fp, ip}
 cb8:	08001d70 	stmdaeq	r0, {r4, r5, r6, r8, sl, fp, ip}
 cbc:	08001d94 	stmdaeq	r0, {r2, r4, r7, r8, sl, fp, ip}
 cc0:	08001d94 	stmdaeq	r0, {r2, r4, r7, r8, sl, fp, ip}
 cc4:	08001db0 	stmdaeq	r0, {r4, r5, r7, r8, sl, fp, ip}
 cc8:	08001db0 	stmdaeq	r0, {r4, r5, r7, r8, sl, fp, ip}
 ccc:	08001df4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r8, sl, fp, ip}
 cd0:	08001df4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r8, sl, fp, ip}
 cd4:	080020d0 	stmdaeq	r0, {r4, r6, r7, sp}
 cd8:	080020d0 	stmdaeq	r0, {r4, r6, r7, sp}
 cdc:	0800219c 	stmdaeq	r0, {r2, r3, r4, r7, r8, sp}
 ce0:	0800219c 	stmdaeq	r0, {r2, r3, r4, r7, r8, sp}
 ce4:	080021dc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r8, sp}
 ce8:	080021dc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r8, sp}
 cec:	08002238 	stmdaeq	r0, {r3, r4, r5, r9, sp}
 cf0:	08002238 	stmdaeq	r0, {r3, r4, r5, r9, sp}
 cf4:	0800223a 	stmdaeq	r0, {r1, r3, r4, r5, r9, sp}
	...
 d00:	0800223a 	stmdaeq	r0, {r1, r3, r4, r5, r9, sp}
 d04:	0800226a 	stmdaeq	r0, {r1, r3, r5, r6, r9, sp}
 d08:	0800226a 	stmdaeq	r0, {r1, r3, r5, r6, r9, sp}
 d0c:	0800228e 	stmdaeq	r0, {r1, r2, r3, r7, r9, sp}
	...
 d18:	00000001 	andeq	r0, r0, r1
 d1c:	00000001 	andeq	r0, r0, r1
 d20:	00000001 	andeq	r0, r0, r1
 d24:	00000001 	andeq	r0, r0, r1
	...
 d30:	08002476 	stmdaeq	r0, {r1, r2, r4, r5, r6, sl, sp}
 d34:	08002478 	stmdaeq	r0, {r3, r4, r5, r6, sl, sp}
 d38:	08002488 	stmdaeq	r0, {r3, r7, sl, sp}
 d3c:	080024b4 	stmdaeq	r0, {r2, r4, r5, r7, sl, sp}
	...
 d48:	00000001 	andeq	r0, r0, r1
 d4c:	00000001 	andeq	r0, r0, r1
 d50:	00000001 	andeq	r0, r0, r1
 d54:	00000001 	andeq	r0, r0, r1
	...
 d60:	00000001 	andeq	r0, r0, r1
 d64:	00000001 	andeq	r0, r0, r1
 d68:	00000001 	andeq	r0, r0, r1
 d6c:	00000001 	andeq	r0, r0, r1
	...
 d78:	00000001 	andeq	r0, r0, r1
 d7c:	00000001 	andeq	r0, r0, r1
 d80:	00000001 	andeq	r0, r0, r1
 d84:	00000001 	andeq	r0, r0, r1
 d88:	00000001 	andeq	r0, r0, r1
 d8c:	00000001 	andeq	r0, r0, r1
	...
 d98:	00000001 	andeq	r0, r0, r1
 d9c:	00000001 	andeq	r0, r0, r1
 da0:	00000001 	andeq	r0, r0, r1
 da4:	00000001 	andeq	r0, r0, r1
	...
 db0:	00000001 	andeq	r0, r0, r1
 db4:	00000001 	andeq	r0, r0, r1
 db8:	00000001 	andeq	r0, r0, r1
 dbc:	00000001 	andeq	r0, r0, r1
	...
 dc8:	00000001 	andeq	r0, r0, r1
 dcc:	00000001 	andeq	r0, r0, r1
 dd0:	00000001 	andeq	r0, r0, r1
 dd4:	00000001 	andeq	r0, r0, r1
 dd8:	00000001 	andeq	r0, r0, r1
 ddc:	00000001 	andeq	r0, r0, r1
 de0:	00000001 	andeq	r0, r0, r1
 de4:	00000001 	andeq	r0, r0, r1
 de8:	00000001 	andeq	r0, r0, r1
 dec:	00000001 	andeq	r0, r0, r1
 df0:	00000001 	andeq	r0, r0, r1
 df4:	00000001 	andeq	r0, r0, r1
 df8:	00000001 	andeq	r0, r0, r1
 dfc:	00000001 	andeq	r0, r0, r1
 e00:	08002290 	stmdaeq	r0, {r4, r7, r9, sp}
 e04:	080022a0 	stmdaeq	r0, {r5, r7, r9, sp}
 e08:	00000001 	andeq	r0, r0, r1
 e0c:	00000001 	andeq	r0, r0, r1
 e10:	00000001 	andeq	r0, r0, r1
 e14:	00000001 	andeq	r0, r0, r1
 e18:	00000001 	andeq	r0, r0, r1
 e1c:	00000001 	andeq	r0, r0, r1
 e20:	080022a0 	stmdaeq	r0, {r5, r7, r9, sp}
 e24:	080022bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r9, sp}
 e28:	00000001 	andeq	r0, r0, r1
 e2c:	00000001 	andeq	r0, r0, r1
 e30:	080022bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r9, sp}
 e34:	080022ee 	stmdaeq	r0, {r1, r2, r3, r5, r6, r7, r9, sp}
 e38:	080022ee 	stmdaeq	r0, {r1, r2, r3, r5, r6, r7, r9, sp}
 e3c:	08002320 	stmdaeq	r0, {r5, r8, r9, sp}
 e40:	00000001 	andeq	r0, r0, r1
 e44:	00000001 	andeq	r0, r0, r1
 e48:	00000001 	andeq	r0, r0, r1
 e4c:	00000001 	andeq	r0, r0, r1
 e50:	00000001 	andeq	r0, r0, r1
 e54:	00000001 	andeq	r0, r0, r1
 e58:	08002320 	stmdaeq	r0, {r5, r8, r9, sp}
 e5c:	08002346 	stmdaeq	r0, {r1, r2, r6, r8, r9, sp}
 e60:	08002346 	stmdaeq	r0, {r1, r2, r6, r8, r9, sp}
 e64:	0800236c 	stmdaeq	r0, {r2, r3, r5, r6, r8, r9, sp}
 e68:	00000001 	andeq	r0, r0, r1
 e6c:	00000001 	andeq	r0, r0, r1
 e70:	00000001 	andeq	r0, r0, r1
 e74:	00000001 	andeq	r0, r0, r1
 e78:	0800236c 	stmdaeq	r0, {r2, r3, r5, r6, r8, r9, sp}
 e7c:	0800238c 	stmdaeq	r0, {r2, r3, r7, r8, r9, sp}
 e80:	00000001 	andeq	r0, r0, r1
 e84:	00000001 	andeq	r0, r0, r1
 e88:	00000001 	andeq	r0, r0, r1
 e8c:	00000001 	andeq	r0, r0, r1
 e90:	00000001 	andeq	r0, r0, r1
 e94:	00000001 	andeq	r0, r0, r1
 e98:	00000001 	andeq	r0, r0, r1
 e9c:	00000001 	andeq	r0, r0, r1
 ea0:	00000001 	andeq	r0, r0, r1
 ea4:	00000001 	andeq	r0, r0, r1
 ea8:	00000001 	andeq	r0, r0, r1
 eac:	00000001 	andeq	r0, r0, r1
 eb0:	00000001 	andeq	r0, r0, r1
 eb4:	00000001 	andeq	r0, r0, r1
 eb8:	00000001 	andeq	r0, r0, r1
 ebc:	00000001 	andeq	r0, r0, r1
 ec0:	00000001 	andeq	r0, r0, r1
 ec4:	00000001 	andeq	r0, r0, r1
 ec8:	0800238c 	stmdaeq	r0, {r2, r3, r7, r8, r9, sp}
 ecc:	080023b2 	stmdaeq	r0, {r1, r4, r5, r7, r8, r9, sp}
 ed0:	080023b2 	stmdaeq	r0, {r1, r4, r5, r7, r8, r9, sp}
 ed4:	080023d8 	stmdaeq	r0, {r3, r4, r6, r7, r8, r9, sp}
 ed8:	00000001 	andeq	r0, r0, r1
 edc:	00000001 	andeq	r0, r0, r1
 ee0:	00000001 	andeq	r0, r0, r1
 ee4:	00000001 	andeq	r0, r0, r1
 ee8:	080023d8 	stmdaeq	r0, {r3, r4, r6, r7, r8, r9, sp}
 eec:	080023f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r8, r9, sp}
 ef0:	080023f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r8, r9, sp}
 ef4:	08002418 	stmdaeq	r0, {r3, r4, sl, sp}
 ef8:	08002418 	stmdaeq	r0, {r3, r4, sl, sp}
 efc:	08002438 	stmdaeq	r0, {r3, r4, r5, sl, sp}
 f00:	08002438 	stmdaeq	r0, {r3, r4, r5, sl, sp}
 f04:	08002458 	stmdaeq	r0, {r3, r4, r6, sl, sp}
 f08:	08002458 	stmdaeq	r0, {r3, r4, r6, sl, sp}
 f0c:	08002474 	stmdaeq	r0, {r2, r4, r5, r6, sl, sp}
 f10:	00000001 	andeq	r0, r0, r1
 f14:	00000001 	andeq	r0, r0, r1
 f18:	08002474 	stmdaeq	r0, {r2, r4, r5, r6, sl, sp}
 f1c:	080024b4 	stmdaeq	r0, {r2, r4, r5, r7, sl, sp}
 f20:	00000001 	andeq	r0, r0, r1
 f24:	00000001 	andeq	r0, r0, r1
 f28:	080024b4 	stmdaeq	r0, {r2, r4, r5, r7, sl, sp}
 f2c:	080024d4 	stmdaeq	r0, {r2, r4, r6, r7, sl, sp}
 f30:	00000001 	andeq	r0, r0, r1
 f34:	00000001 	andeq	r0, r0, r1
 f38:	00000001 	andeq	r0, r0, r1
 f3c:	00000001 	andeq	r0, r0, r1
 f40:	00000001 	andeq	r0, r0, r1
 f44:	00000001 	andeq	r0, r0, r1
 f48:	00000001 	andeq	r0, r0, r1
 f4c:	00000001 	andeq	r0, r0, r1
 f50:	00000001 	andeq	r0, r0, r1
 f54:	00000001 	andeq	r0, r0, r1
 f58:	00000001 	andeq	r0, r0, r1
 f5c:	00000001 	andeq	r0, r0, r1
 f60:	00000001 	andeq	r0, r0, r1
 f64:	00000001 	andeq	r0, r0, r1
 f68:	00000001 	andeq	r0, r0, r1
 f6c:	00000001 	andeq	r0, r0, r1
 f70:	00000001 	andeq	r0, r0, r1
 f74:	00000001 	andeq	r0, r0, r1
 f78:	00000001 	andeq	r0, r0, r1
 f7c:	00000001 	andeq	r0, r0, r1
 f80:	00000001 	andeq	r0, r0, r1
 f84:	00000001 	andeq	r0, r0, r1
 f88:	00000001 	andeq	r0, r0, r1
 f8c:	00000001 	andeq	r0, r0, r1
 f90:	00000001 	andeq	r0, r0, r1
 f94:	00000001 	andeq	r0, r0, r1
 f98:	080024d4 	stmdaeq	r0, {r2, r4, r6, r7, sl, sp}
 f9c:	080024de 	stmdaeq	r0, {r1, r2, r3, r4, r6, r7, sl, sp}
	...
 fa8:	080024e0 	stmdaeq	r0, {r5, r6, r7, sl, sp}
 fac:	08002500 	stmdaeq	r0, {r8, sl, sp}
 fb0:	08002500 	stmdaeq	r0, {r8, sl, sp}
 fb4:	08002524 	stmdaeq	r0, {r2, r5, r8, sl, sp}
	...
 fc0:	08002524 	stmdaeq	r0, {r2, r5, r8, sl, sp}
 fc4:	08002690 	stmdaeq	r0, {r4, r7, r9, sl, sp}
 fc8:	00000001 	andeq	r0, r0, r1
 fcc:	00000001 	andeq	r0, r0, r1
	...
