Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 1c05463dbfa4412f8d55e9d3f9f6f866 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_DBU_behav xil_defaultlib.test_DBU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'm_rf_addr' [E:/vivado/Lab4_DBU/Lab4_DBU.srcs/sources_1/new/DBU.v:103]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'dpra' [E:/vivado/Lab4_DBU/Lab4_DBU.srcs/sources_1/new/DBU_CPU.v:56]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'ra2' [E:/vivado/Lab4_DBU/Lab4_DBU.srcs/sources_1/new/DBU_CPU.v:57]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.EDG
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.PCAdd
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.InsCut
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DBU_CPU
Compiling module xil_defaultlib.DebugUnit
Compiling module xil_defaultlib.test_DBU
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_DBU_behav
