Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Jun 15 21:04:46 2023
| Host         : LAPTOP-9HK07Q48 running 64-bit major release  (build 9200)
| Command      : report_methodology -file Top_Thermostat_methodology_drc_routed.rpt -pb Top_Thermostat_methodology_drc_routed.pb -rpx Top_Thermostat_methodology_drc_routed.rpx
| Design       : Top_Thermostat
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 51
+-----------+------------------+-------------------------------+------------+
| Rule      | Severity         | Description                   | Violations |
+-----------+------------------+-------------------------------+------------+
| TIMING-17 | Critical Warning | Non-clocked sequential cell   | 6          |
| TIMING-18 | Warning          | Missing input or output delay | 45         |
+-----------+------------------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin log/DUT/CNT_DATA/count_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Critical Warning
Non-clocked sequential cell  
The clock pin log/DUT/CNT_DATA/count_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Critical Warning
Non-clocked sequential cell  
The clock pin log/DUT/CNT_DATA/count_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Critical Warning
Non-clocked sequential cell  
The clock pin log/DUT/FSM_TX/FSM_sequential_state_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Critical Warning
Non-clocked sequential cell  
The clock pin log/DUT/FSM_TX/FSM_sequential_state_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Critical Warning
Non-clocked sequential cell  
The clock pin log/DUT/FSM_TX/FSM_sequential_state_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on CONF relative to clock(s) sysCLK
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on DECR relative to clock(s) sysCLK
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on DT[0] relative to clock(s) sysCLK
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on DT[1] relative to clock(s) sysCLK
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on DT[2] relative to clock(s) sysCLK
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on DT[3] relative to clock(s) sysCLK
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on DT[4] relative to clock(s) sysCLK
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on ID_SW relative to clock(s) sysCLK
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on INCR relative to clock(s) sysCLK
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on RESTART relative to clock(s) sysCLK
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on SS relative to clock(s) sysCLK
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on ST relative to clock(s) sysCLK
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on SW_START relative to clock(s) sysCLK
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on WS_CELLAR relative to clock(s) sysCLK
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on WS_MANOR relative to clock(s) sysCLK
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on rst relative to clock(s) sysCLK
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on AN0 relative to clock(s) sysCLK
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on AN1 relative to clock(s) sysCLK
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on AN2 relative to clock(s) sysCLK
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on AN3 relative to clock(s) sysCLK
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on CA relative to clock(s) sysCLK
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on CB relative to clock(s) sysCLK
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on CC relative to clock(s) sysCLK
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on CD relative to clock(s) sysCLK
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on CE relative to clock(s) sysCLK
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An output delay is missing on CF relative to clock(s) sysCLK
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An output delay is missing on CG relative to clock(s) sysCLK
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An output delay is missing on CW relative to clock(s) sysCLK
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An output delay is missing on LED_OUT[0] relative to clock(s) sysCLK
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An output delay is missing on LED_OUT[10] relative to clock(s) sysCLK
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An output delay is missing on LED_OUT[11] relative to clock(s) sysCLK
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An output delay is missing on LED_OUT[12] relative to clock(s) sysCLK
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An output delay is missing on LED_OUT[13] relative to clock(s) sysCLK
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An output delay is missing on LED_OUT[14] relative to clock(s) sysCLK
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An output delay is missing on LED_OUT[15] relative to clock(s) sysCLK
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An output delay is missing on LED_OUT[1] relative to clock(s) sysCLK
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An output delay is missing on LED_OUT[2] relative to clock(s) sysCLK
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An output delay is missing on LED_OUT[3] relative to clock(s) sysCLK
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An output delay is missing on LED_OUT[4] relative to clock(s) sysCLK
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An output delay is missing on LED_OUT[5] relative to clock(s) sysCLK
Related violations: <none>

TIMING-18#41 Warning
Missing input or output delay  
An output delay is missing on LED_OUT[6] relative to clock(s) sysCLK
Related violations: <none>

TIMING-18#42 Warning
Missing input or output delay  
An output delay is missing on LED_OUT[7] relative to clock(s) sysCLK
Related violations: <none>

TIMING-18#43 Warning
Missing input or output delay  
An output delay is missing on LED_OUT[8] relative to clock(s) sysCLK
Related violations: <none>

TIMING-18#44 Warning
Missing input or output delay  
An output delay is missing on LED_OUT[9] relative to clock(s) sysCLK
Related violations: <none>

TIMING-18#45 Warning
Missing input or output delay  
An output delay is missing on TX relative to clock(s) sysCLK
Related violations: <none>


