Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2.2 (lin64) Build 6060944 Thu Mar 06 19:10:09 MST 2025
| Date         : Wed Sep  3 10:42:17 2025
| Host         : pczmk06 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_utilization -file semantic_segmentation/output_models/UNet_2S_F4_11_08/hls/Vivado/Vivado_Utilization.rpt -hierarchical
| Design       : project_wrapper
| Device       : xczu7ev-ffvc1156-2-e
| Speed File   : -2
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+----------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------+------------+
|                                                 Instance                                                 |                                                          Module                                                          | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs  | RAMB36 | RAMB18 | URAM | DSP Blocks |
+----------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------+------------+
| project_wrapper                                                                                          |                                                                                                                    (top) |      45378 |      41451 |    2770 | 1157 | 30924 |    211 |    103 |    0 |        117 |
|   project_i                                                                                              |                                                                                                                  project |      45378 |      41451 |    2770 | 1157 | 30924 |    211 |    103 |    0 |        117 |
|     (project_i)                                                                                          |                                                                                                                  project |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|     axi_smc                                                                                              |                                                                                                        project_axi_smc_0 |        553 |        552 |       0 |    1 |   683 |      0 |      0 |    0 |          0 |
|       inst                                                                                               |                                                                                                project_axi_smc_0_bd_9dc7 |        553 |        552 |       0 |    1 |   683 |      0 |      0 |    0 |          0 |
|         clk_map                                                                                          |                                                                                     project_axi_smc_0_clk_map_imp_8N132E |         12 |         11 |       0 |    1 |    22 |      0 |      0 |    0 |          0 |
|           psr_aclk                                                                                       |                                                                                     project_axi_smc_0_bd_9dc7_psr_aclk_0 |         12 |         11 |       0 |    1 |    22 |      0 |      0 |    0 |          0 |
|             U0                                                                                           |                                                                                         project_axi_smc_0_proc_sys_reset |         12 |         11 |       0 |    1 |    22 |      0 |      0 |    0 |          0 |
|               (U0)                                                                                       |                                                                                         project_axi_smc_0_proc_sys_reset |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|               EXT_LPF                                                                                    |                                                                                                    project_axi_smc_0_lpf |          3 |          2 |       0 |    1 |     6 |      0 |      0 |    0 |          0 |
|                 (EXT_LPF)                                                                                |                                                                                                    project_axi_smc_0_lpf |          2 |          1 |       0 |    1 |     2 |      0 |      0 |    0 |          0 |
|                 ACTIVE_LOW_AUX.ACT_LO_AUX                                                                |                                                                                               project_axi_smc_0_cdc_sync |          1 |          1 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|               SEQ                                                                                        |                                                                                           project_axi_smc_0_sequence_psr |          9 |          9 |       0 |    0 |    15 |      0 |      0 |    0 |          0 |
|                 (SEQ)                                                                                    |                                                                                           project_axi_smc_0_sequence_psr |          5 |          5 |       0 |    0 |     9 |      0 |      0 |    0 |          0 |
|                 SEQ_COUNTER                                                                              |                                                                                                project_axi_smc_0_upcnt_n |          4 |          4 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|         m00_exit_pipeline                                                                                |                                                                          project_axi_smc_0_m00_exit_pipeline_imp_1S8VIFX |          7 |          7 |       0 |    0 |     9 |      0 |      0 |    0 |          0 |
|           m00_exit                                                                                       |                                                                                         project_axi_smc_0_bd_9dc7_m00e_0 |          7 |          7 |       0 |    0 |     9 |      0 |      0 |    0 |          0 |
|             inst                                                                                         |                                                                                    project_axi_smc_0_sc_exit_v1_0_16_top |          7 |          7 |       0 |    0 |     9 |      0 |      0 |    0 |          0 |
|               (inst)                                                                                     |                                                                                    project_axi_smc_0_sc_exit_v1_0_16_top |          2 |          2 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|               exit_inst                                                                                  |                                                                                   project_axi_smc_0_sc_exit_v1_0_16_exit |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|               xpm_cdc_async_rst_inst                                                                     |                                                                                   project_axi_smc_0_xpm_cdc_async_rst__1 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|         m00_sc2axi                                                                                       |                                                                                       project_axi_smc_0_bd_9dc7_m00s2a_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           inst                                                                                           |                                                                                  project_axi_smc_0_sc_sc2axi_v1_0_10_top |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|         s00_axi2sc                                                                                       |                                                                                       project_axi_smc_0_bd_9dc7_s00a2s_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           inst                                                                                           |                                                                                  project_axi_smc_0_sc_axi2sc_v1_0_10_top |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|         s00_entry_pipeline                                                                               |                                                                          project_axi_smc_0_s00_entry_pipeline_imp_RXBZTQ |        497 |        497 |       0 |    0 |   524 |      0 |      0 |    0 |          0 |
|           s00_mmu                                                                                        |                                                                                       project_axi_smc_0_bd_9dc7_s00mmu_0 |        205 |        205 |       0 |    0 |   193 |      0 |      0 |    0 |          0 |
|             inst                                                                                         |                                                                                     project_axi_smc_0_sc_mmu_v1_0_14_top |        205 |        205 |       0 |    0 |   193 |      0 |      0 |    0 |          0 |
|               (inst)                                                                                     |                                                                                     project_axi_smc_0_sc_mmu_v1_0_14_top |         74 |         74 |       0 |    0 |    17 |      0 |      0 |    0 |          0 |
|               ar_reg_stall                                                                               |                                                           project_axi_smc_0_sc_util_v1_0_4_axi_reg_stall__parameterized0 |         40 |         40 |       0 |    0 |    70 |      0 |      0 |    0 |          0 |
|               aw_reg_stall                                                                               |                                                         project_axi_smc_0_sc_util_v1_0_4_axi_reg_stall__parameterized0_7 |         39 |         39 |       0 |    0 |    54 |      0 |      0 |    0 |          0 |
|               gen_endpoint.decerr_slave_inst                                                             |                                                                            project_axi_smc_0_sc_mmu_v1_0_14_decerr_slave |         54 |         54 |       0 |    0 |    49 |      0 |      0 |    0 |          0 |
|               xpm_cdc_async_rst_inst                                                                     |                                                                                   project_axi_smc_0_xpm_cdc_async_rst__2 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|           s00_si_converter                                                                               |                                                                                       project_axi_smc_0_bd_9dc7_s00sic_0 |        287 |        287 |       0 |    0 |   291 |      0 |      0 |    0 |          0 |
|             inst                                                                                         |                                                                            project_axi_smc_0_sc_si_converter_v1_0_14_top |        287 |        287 |       0 |    0 |   291 |      0 |      0 |    0 |          0 |
|               (inst)                                                                                     |                                                                            project_axi_smc_0_sc_si_converter_v1_0_14_top |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|               gen_axilite_conv.axilite_conv_inst                                                         |                                                                   project_axi_smc_0_sc_si_converter_v1_0_14_axilite_conv |        286 |        286 |       0 |    0 |   287 |      0 |      0 |    0 |          0 |
|               xpm_cdc_async_rst_inst                                                                     |                                                                                   project_axi_smc_0_xpm_cdc_async_rst__3 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|           s00_transaction_regulator                                                                      |                                                                                        project_axi_smc_0_bd_9dc7_s00tr_0 |          7 |          7 |       0 |    0 |    40 |      0 |      0 |    0 |          0 |
|             inst                                                                                         |                                                                   project_axi_smc_0_sc_transaction_regulator_v1_0_11_top |          7 |          7 |       0 |    0 |    40 |      0 |      0 |    0 |          0 |
|               (inst)                                                                                     |                                                                   project_axi_smc_0_sc_transaction_regulator_v1_0_11_top |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|               gen_endpoint.gen_r_singleorder.r_singleorder                                               |                                                           project_axi_smc_0_sc_transaction_regulator_v1_0_11_singleorder |          3 |          3 |       0 |    0 |    17 |      0 |      0 |    0 |          0 |
|               gen_endpoint.gen_w_singleorder.w_singleorder                                               |                                                         project_axi_smc_0_sc_transaction_regulator_v1_0_11_singleorder_6 |          3 |          3 |       0 |    0 |    19 |      0 |      0 |    0 |          0 |
|               xpm_cdc_async_rst_inst                                                                     |                                                                                   project_axi_smc_0_xpm_cdc_async_rst__4 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|         s00_nodes                                                                                        |                                                                                   project_axi_smc_0_s00_nodes_imp_VDUN7O |         39 |         39 |       0 |    0 |   128 |      0 |      0 |    0 |          0 |
|           s00_ar_node                                                                                    |                                                                                         project_axi_smc_0_bd_9dc7_sarn_0 |          8 |          8 |       0 |    0 |    16 |      0 |      0 |    0 |          0 |
|             inst                                                                                         |                                                                                    project_axi_smc_0_sc_node_v1_0_17_top |          8 |          8 |       0 |    0 |    16 |      0 |      0 |    0 |          0 |
|               (inst)                                                                                     |                                                                                    project_axi_smc_0_sc_node_v1_0_17_top |          3 |          3 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|               inst_mi_handler                                                                            |                                                                             project_axi_smc_0_sc_node_v1_0_17_mi_handler |          5 |          5 |       0 |    0 |    12 |      0 |      0 |    0 |          0 |
|                 (inst_mi_handler)                                                                        |                                                                             project_axi_smc_0_sc_node_v1_0_17_mi_handler |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 gen_normal_area.inst_fifo_node_payld                                                     |                                                                                 project_axi_smc_0_sc_node_v1_0_17_fifo_3 |          5 |          5 |       0 |    0 |    10 |      0 |      0 |    0 |          0 |
|                   gen_reg_fifo.inst_reg_fifo                                                             |                                                                             project_axi_smc_0_sc_node_v1_0_17_reg_fifo_4 |          5 |          5 |       0 |    0 |    10 |      0 |      0 |    0 |          0 |
|                     (gen_reg_fifo.inst_reg_fifo)                                                         |                                                                             project_axi_smc_0_sc_node_v1_0_17_reg_fifo_4 |          1 |          1 |       0 |    0 |     8 |      0 |      0 |    0 |          0 |
|                     gen_single_rank.inst_cntr                                                            |                                                                               project_axi_smc_0_sc_util_v1_0_4_counter_5 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|               s_sc_xpm_cdc_async_rst_inst                                                                |                                                                                   project_axi_smc_0_xpm_cdc_async_rst__5 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|           s00_aw_node                                                                                    |                                                                                         project_axi_smc_0_bd_9dc7_sawn_0 |          8 |          8 |       0 |    0 |    14 |      0 |      0 |    0 |          0 |
|             inst                                                                                         |                                                                    project_axi_smc_0_sc_node_v1_0_17_top__parameterized0 |          8 |          8 |       0 |    0 |    14 |      0 |      0 |    0 |          0 |
|               (inst)                                                                                     |                                                                    project_axi_smc_0_sc_node_v1_0_17_top__parameterized0 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|               inst_mi_handler                                                                            |                                                             project_axi_smc_0_sc_node_v1_0_17_mi_handler__parameterized0 |          5 |          5 |       0 |    0 |    10 |      0 |      0 |    0 |          0 |
|                 (inst_mi_handler)                                                                        |                                                             project_axi_smc_0_sc_node_v1_0_17_mi_handler__parameterized0 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 gen_normal_area.inst_fifo_node_payld                                                     |                                                                                   project_axi_smc_0_sc_node_v1_0_17_fifo |          5 |          5 |       0 |    0 |     8 |      0 |      0 |    0 |          0 |
|                   gen_reg_fifo.inst_reg_fifo                                                             |                                                                               project_axi_smc_0_sc_node_v1_0_17_reg_fifo |          5 |          5 |       0 |    0 |     8 |      0 |      0 |    0 |          0 |
|                     (gen_reg_fifo.inst_reg_fifo)                                                         |                                                                               project_axi_smc_0_sc_node_v1_0_17_reg_fifo |          1 |          1 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                     gen_single_rank.inst_cntr                                                            |                                                                               project_axi_smc_0_sc_util_v1_0_4_counter_2 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|               s_sc_xpm_cdc_async_rst_inst                                                                |                                                                                   project_axi_smc_0_xpm_cdc_async_rst__7 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|           s00_b_node                                                                                     |                                                                                          project_axi_smc_0_bd_9dc7_sbn_0 |          7 |          7 |       0 |    0 |    10 |      0 |      0 |    0 |          0 |
|             inst                                                                                         |                                                                    project_axi_smc_0_sc_node_v1_0_17_top__parameterized1 |          7 |          7 |       0 |    0 |    10 |      0 |      0 |    0 |          0 |
|               (inst)                                                                                     |                                                                    project_axi_smc_0_sc_node_v1_0_17_top__parameterized1 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|               inst_mi_handler                                                                            |                                                             project_axi_smc_0_sc_node_v1_0_17_mi_handler__parameterized1 |          4 |          4 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                 (inst_mi_handler)                                                                        |                                                             project_axi_smc_0_sc_node_v1_0_17_mi_handler__parameterized1 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 gen_normal_area.inst_fifo_node_payld                                                     |                                                                   project_axi_smc_0_sc_node_v1_0_17_fifo__parameterized0 |          4 |          4 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|                   gen_reg_fifo.inst_reg_fifo                                                             |                                                               project_axi_smc_0_sc_node_v1_0_17_reg_fifo__parameterized0 |          4 |          4 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|                     (gen_reg_fifo.inst_reg_fifo)                                                         |                                                               project_axi_smc_0_sc_node_v1_0_17_reg_fifo__parameterized0 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                     gen_single_rank.inst_cntr                                                            |                                                                               project_axi_smc_0_sc_util_v1_0_4_counter_1 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|               s_sc_xpm_cdc_async_rst_inst                                                                |                                                                                   project_axi_smc_0_xpm_cdc_async_rst__9 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|           s00_r_node                                                                                     |                                                                                          project_axi_smc_0_bd_9dc7_srn_0 |          8 |          8 |       0 |    0 |    42 |      0 |      0 |    0 |          0 |
|             inst                                                                                         |                                                                    project_axi_smc_0_sc_node_v1_0_17_top__parameterized2 |          8 |          8 |       0 |    0 |    42 |      0 |      0 |    0 |          0 |
|               (inst)                                                                                     |                                                                    project_axi_smc_0_sc_node_v1_0_17_top__parameterized2 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|               inst_mi_handler                                                                            |                                                             project_axi_smc_0_sc_node_v1_0_17_mi_handler__parameterized2 |          5 |          5 |       0 |    0 |    38 |      0 |      0 |    0 |          0 |
|                 (inst_mi_handler)                                                                        |                                                             project_axi_smc_0_sc_node_v1_0_17_mi_handler__parameterized2 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 gen_normal_area.inst_fifo_node_payld                                                     |                                                                   project_axi_smc_0_sc_node_v1_0_17_fifo__parameterized1 |          5 |          5 |       0 |    0 |    36 |      0 |      0 |    0 |          0 |
|                   gen_reg_fifo.inst_reg_fifo                                                             |                                                               project_axi_smc_0_sc_node_v1_0_17_reg_fifo__parameterized1 |          5 |          5 |       0 |    0 |    36 |      0 |      0 |    0 |          0 |
|                     (gen_reg_fifo.inst_reg_fifo)                                                         |                                                               project_axi_smc_0_sc_node_v1_0_17_reg_fifo__parameterized1 |          1 |          1 |       0 |    0 |    34 |      0 |      0 |    0 |          0 |
|                     gen_single_rank.inst_cntr                                                            |                                                                               project_axi_smc_0_sc_util_v1_0_4_counter_0 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|               s_sc_xpm_cdc_async_rst_inst                                                                |                                                                                  project_axi_smc_0_xpm_cdc_async_rst__11 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|           s00_w_node                                                                                     |                                                                                          project_axi_smc_0_bd_9dc7_swn_0 |          8 |          8 |       0 |    0 |    46 |      0 |      0 |    0 |          0 |
|             inst                                                                                         |                                                                    project_axi_smc_0_sc_node_v1_0_17_top__parameterized3 |          8 |          8 |       0 |    0 |    46 |      0 |      0 |    0 |          0 |
|               (inst)                                                                                     |                                                                    project_axi_smc_0_sc_node_v1_0_17_top__parameterized3 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|               inst_mi_handler                                                                            |                                                             project_axi_smc_0_sc_node_v1_0_17_mi_handler__parameterized3 |          5 |          5 |       0 |    0 |    42 |      0 |      0 |    0 |          0 |
|                 (inst_mi_handler)                                                                        |                                                             project_axi_smc_0_sc_node_v1_0_17_mi_handler__parameterized3 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 gen_normal_area.inst_fifo_node_payld                                                     |                                                                   project_axi_smc_0_sc_node_v1_0_17_fifo__parameterized2 |          5 |          5 |       0 |    0 |    40 |      0 |      0 |    0 |          0 |
|                   gen_reg_fifo.inst_reg_fifo                                                             |                                                               project_axi_smc_0_sc_node_v1_0_17_reg_fifo__parameterized2 |          5 |          5 |       0 |    0 |    40 |      0 |      0 |    0 |          0 |
|                     (gen_reg_fifo.inst_reg_fifo)                                                         |                                                               project_axi_smc_0_sc_node_v1_0_17_reg_fifo__parameterized2 |          1 |          1 |       0 |    0 |    38 |      0 |      0 |    0 |          0 |
|                     gen_single_rank.inst_cntr                                                            |                                                                                 project_axi_smc_0_sc_util_v1_0_4_counter |          4 |          4 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|               s_sc_xpm_cdc_async_rst_inst                                                                |                                                                                  project_axi_smc_0_xpm_cdc_async_rst__13 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|     axi_smc_1                                                                                            |                                                                                                      project_axi_smc_1_0 |        308 |        151 |     152 |    5 |   335 |      0 |      0 |    0 |          0 |
|       (axi_smc_1)                                                                                        |                                                                                                      project_axi_smc_1_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|       inst                                                                                               |                                                                                              project_axi_smc_1_0_bd_bdfb |        308 |        151 |     152 |    5 |   335 |      0 |      0 |    0 |          0 |
|         clk_map                                                                                          |                                                                                   project_axi_smc_1_0_clk_map_imp_S4CQJF |         12 |         11 |       0 |    1 |    22 |      0 |      0 |    0 |          0 |
|           psr_aclk                                                                                       |                                                                                   project_axi_smc_1_0_bd_bdfb_psr_aclk_0 |         12 |         11 |       0 |    1 |    22 |      0 |      0 |    0 |          0 |
|             U0                                                                                           |                                                                                       project_axi_smc_1_0_proc_sys_reset |         12 |         11 |       0 |    1 |    22 |      0 |      0 |    0 |          0 |
|               (U0)                                                                                       |                                                                                       project_axi_smc_1_0_proc_sys_reset |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|               EXT_LPF                                                                                    |                                                                                                  project_axi_smc_1_0_lpf |          3 |          2 |       0 |    1 |     6 |      0 |      0 |    0 |          0 |
|                 (EXT_LPF)                                                                                |                                                                                                  project_axi_smc_1_0_lpf |          2 |          1 |       0 |    1 |     2 |      0 |      0 |    0 |          0 |
|                 ACTIVE_LOW_AUX.ACT_LO_AUX                                                                |                                                                                             project_axi_smc_1_0_cdc_sync |          1 |          1 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|               SEQ                                                                                        |                                                                                         project_axi_smc_1_0_sequence_psr |          9 |          9 |       0 |    0 |    15 |      0 |      0 |    0 |          0 |
|                 (SEQ)                                                                                    |                                                                                         project_axi_smc_1_0_sequence_psr |          5 |          5 |       0 |    0 |     9 |      0 |      0 |    0 |          0 |
|                 SEQ_COUNTER                                                                              |                                                                                              project_axi_smc_1_0_upcnt_n |          4 |          4 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|         m00_exit_pipeline                                                                                |                                                                        project_axi_smc_1_0_m00_exit_pipeline_imp_17TUR9C |         34 |         30 |       0 |    4 |    18 |      0 |      0 |    0 |          0 |
|           m00_exit                                                                                       |                                                                                       project_axi_smc_1_0_bd_bdfb_m00e_0 |         34 |         30 |       0 |    4 |    18 |      0 |      0 |    0 |          0 |
|             inst                                                                                         |                                                                                  project_axi_smc_1_0_sc_exit_v1_0_16_top |         34 |         30 |       0 |    4 |    18 |      0 |      0 |    0 |          0 |
|               (inst)                                                                                     |                                                                                  project_axi_smc_1_0_sc_exit_v1_0_16_top |          8 |          8 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|               exit_inst                                                                                  |                                                                                 project_axi_smc_1_0_sc_exit_v1_0_16_exit |         26 |         22 |       0 |    4 |    13 |      0 |      0 |    0 |          0 |
|                 (exit_inst)                                                                              |                                                                                 project_axi_smc_1_0_sc_exit_v1_0_16_exit |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 gen_r_cmd_fifo.r_cmd_fifo                                                                |                                                                     project_axi_smc_1_0_sc_util_v1_0_4_axic_reg_srl_fifo |         26 |         22 |       0 |    4 |    12 |      0 |      0 |    0 |          0 |
|                   (gen_r_cmd_fifo.r_cmd_fifo)                                                            |                                                                     project_axi_smc_1_0_sc_util_v1_0_4_axic_reg_srl_fifo |         17 |         17 |       0 |    0 |    12 |      0 |      0 |    0 |          0 |
|                   gen_srls[14].srl_nx1                                                                   |                                                                             project_axi_smc_1_0_sc_util_v1_0_4_srl_rtl_4 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                   gen_srls[15].srl_nx1                                                                   |                                                                             project_axi_smc_1_0_sc_util_v1_0_4_srl_rtl_5 |          3 |          2 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                   gen_srls[1].srl_nx1                                                                    |                                                                             project_axi_smc_1_0_sc_util_v1_0_4_srl_rtl_6 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                   gen_srls[8].srl_nx1                                                                    |                                                                             project_axi_smc_1_0_sc_util_v1_0_4_srl_rtl_7 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|               xpm_cdc_async_rst_inst                                                                     |                                                                                 project_axi_smc_1_0_xpm_cdc_async_rst__1 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|         m00_sc2axi                                                                                       |                                                                                     project_axi_smc_1_0_bd_bdfb_m00s2a_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           inst                                                                                           |                                                                                project_axi_smc_1_0_sc_sc2axi_v1_0_10_top |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|         s00_axi2sc                                                                                       |                                                                                     project_axi_smc_1_0_bd_bdfb_s00a2s_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           inst                                                                                           |                                                                                project_axi_smc_1_0_sc_axi2sc_v1_0_10_top |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|         s00_entry_pipeline                                                                               |                                                                        project_axi_smc_1_0_s00_entry_pipeline_imp_8KDHMR |         30 |         30 |       0 |    0 |    26 |      0 |      0 |    0 |          0 |
|           s00_mmu                                                                                        |                                                                                     project_axi_smc_1_0_bd_bdfb_s00mmu_0 |          9 |          9 |       0 |    0 |    10 |      0 |      0 |    0 |          0 |
|             inst                                                                                         |                                                                                   project_axi_smc_1_0_sc_mmu_v1_0_14_top |          9 |          9 |       0 |    0 |    10 |      0 |      0 |    0 |          0 |
|               (inst)                                                                                     |                                                                                   project_axi_smc_1_0_sc_mmu_v1_0_14_top |          9 |          9 |       0 |    0 |     7 |      0 |      0 |    0 |          0 |
|               xpm_cdc_async_rst_inst                                                                     |                                                                                 project_axi_smc_1_0_xpm_cdc_async_rst__2 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|           s00_si_converter                                                                               |                                                                                     project_axi_smc_1_0_bd_bdfb_s00sic_0 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|             inst                                                                                         |                                                                          project_axi_smc_1_0_sc_si_converter_v1_0_14_top |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|               (inst)                                                                                     |                                                                          project_axi_smc_1_0_sc_si_converter_v1_0_14_top |          5 |          5 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|               xpm_cdc_async_rst_inst                                                                     |                                                                                 project_axi_smc_1_0_xpm_cdc_async_rst__3 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|           s00_transaction_regulator                                                                      |                                                                                      project_axi_smc_1_0_bd_bdfb_s00tr_0 |         16 |         16 |       0 |    0 |    12 |      0 |      0 |    0 |          0 |
|             inst                                                                                         |                                                                 project_axi_smc_1_0_sc_transaction_regulator_v1_0_11_top |         16 |         16 |       0 |    0 |    12 |      0 |      0 |    0 |          0 |
|               (inst)                                                                                     |                                                                 project_axi_smc_1_0_sc_transaction_regulator_v1_0_11_top |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|               gen_endpoint.gen_r_singleorder.r_singleorder                                               |                                                         project_axi_smc_1_0_sc_transaction_regulator_v1_0_11_singleorder |         15 |         15 |       0 |    0 |     8 |      0 |      0 |    0 |          0 |
|                 gen_id_fifo.singleorder_fifo                                                             |                                                     project_axi_smc_1_0_sc_util_v1_0_4_axic_reg_srl_fifo__parameterized2 |         15 |         15 |       0 |    0 |     8 |      0 |      0 |    0 |          0 |
|               xpm_cdc_async_rst_inst                                                                     |                                                                                 project_axi_smc_1_0_xpm_cdc_async_rst__4 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|         s00_nodes                                                                                        |                                                                                 project_axi_smc_1_0_s00_nodes_imp_35UTUH |        232 |         80 |     152 |    0 |   269 |      0 |      0 |    0 |          0 |
|           s00_ar_node                                                                                    |                                                                                       project_axi_smc_1_0_bd_bdfb_sarn_0 |        112 |         40 |      72 |    0 |   111 |      0 |      0 |    0 |          0 |
|             inst                                                                                         |                                                                                  project_axi_smc_1_0_sc_node_v1_0_17_top |        112 |         40 |      72 |    0 |   111 |      0 |      0 |    0 |          0 |
|               (inst)                                                                                     |                                                                                  project_axi_smc_1_0_sc_node_v1_0_17_top |          3 |          3 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|               inst_mi_handler                                                                            |                                                                           project_axi_smc_1_0_sc_node_v1_0_17_mi_handler |        109 |         37 |      72 |    0 |   106 |      0 |      0 |    0 |          0 |
|                 (inst_mi_handler)                                                                        |                                                                           project_axi_smc_1_0_sc_node_v1_0_17_mi_handler |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 gen_normal_area.inst_fifo_node_payld                                                     |                                                                                 project_axi_smc_1_0_sc_node_v1_0_17_fifo |        109 |         37 |      72 |    0 |   104 |      0 |      0 |    0 |          0 |
|                   gen_xpm_memory_fifo.inst_fifo                                                          |                                                                       project_axi_smc_1_0_sc_util_v1_0_4_xpm_memory_fifo |        109 |         37 |      72 |    0 |   104 |      0 |      0 |    0 |          0 |
|                     (gen_xpm_memory_fifo.inst_fifo)                                                      |                                                                       project_axi_smc_1_0_sc_util_v1_0_4_xpm_memory_fifo |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|                     gen_mem_rep[0].inst_rd_addrb                                                         |                                                                             project_axi_smc_1_0_sc_util_v1_0_4_counter_1 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                     gen_mem_rep[0].inst_wr_addra                                                         |                                                                             project_axi_smc_1_0_sc_util_v1_0_4_counter_2 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                     gen_mem_rep[0].inst_xpm_memory                                                       |                                                                                    project_axi_smc_1_0_xpm_memory_sdpram |         72 |          0 |      72 |    0 |    82 |      0 |      0 |    0 |          0 |
|                       xpm_memory_base_inst                                                               |                                                                                      project_axi_smc_1_0_xpm_memory_base |         72 |          0 |      72 |    0 |    82 |      0 |      0 |    0 |          0 |
|                     gen_wr.inst_wr_addra_p1                                                              |                                                             project_axi_smc_1_0_sc_util_v1_0_4_counter__parameterized0_3 |         20 |         20 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|               inst_si_handler                                                                            |                                                                           project_axi_smc_1_0_sc_node_v1_0_17_si_handler |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|               s_sc_xpm_cdc_async_rst_inst                                                                |                                                                                 project_axi_smc_1_0_xpm_cdc_async_rst__5 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|           s00_r_node                                                                                     |                                                                                        project_axi_smc_1_0_bd_bdfb_srn_0 |        120 |         40 |      80 |    0 |   158 |      0 |      0 |    0 |          0 |
|             inst                                                                                         |                                                                  project_axi_smc_1_0_sc_node_v1_0_17_top__parameterized0 |        120 |         40 |      80 |    0 |   158 |      0 |      0 |    0 |          0 |
|               (inst)                                                                                     |                                                                  project_axi_smc_1_0_sc_node_v1_0_17_top__parameterized0 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|               inst_mi_handler                                                                            |                                                           project_axi_smc_1_0_sc_node_v1_0_17_mi_handler__parameterized0 |        116 |         36 |      80 |    0 |   153 |      0 |      0 |    0 |          0 |
|                 (inst_mi_handler)                                                                        |                                                           project_axi_smc_1_0_sc_node_v1_0_17_mi_handler__parameterized0 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 gen_normal_area.inst_fifo_node_payld                                                     |                                                                 project_axi_smc_1_0_sc_node_v1_0_17_fifo__parameterized0 |        116 |         36 |      80 |    0 |   151 |      0 |      0 |    0 |          0 |
|                   gen_xpm_memory_fifo.inst_fifo                                                          |                                                       project_axi_smc_1_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized0 |        116 |         36 |      80 |    0 |   151 |      0 |      0 |    0 |          0 |
|                     (gen_xpm_memory_fifo.inst_fifo)                                                      |                                                       project_axi_smc_1_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized0 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|                     gen_mem_rep[0].inst_rd_addrb                                                         |                                                                               project_axi_smc_1_0_sc_util_v1_0_4_counter |          6 |          6 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                     gen_mem_rep[0].inst_wr_addra                                                         |                                                                             project_axi_smc_1_0_sc_util_v1_0_4_counter_0 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                     gen_mem_rep[0].inst_xpm_memory                                                       |                                                                    project_axi_smc_1_0_xpm_memory_sdpram__parameterized0 |         80 |          0 |      80 |    0 |   129 |      0 |      0 |    0 |          0 |
|                       xpm_memory_base_inst                                                               |                                                                      project_axi_smc_1_0_xpm_memory_base__parameterized0 |         80 |          0 |      80 |    0 |   129 |      0 |      0 |    0 |          0 |
|                     gen_wr.inst_wr_addra_p1                                                              |                                                               project_axi_smc_1_0_sc_util_v1_0_4_counter__parameterized0 |         20 |         20 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|               inst_si_handler                                                                            |                                                           project_axi_smc_1_0_sc_node_v1_0_17_si_handler__parameterized0 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|               s_sc_xpm_cdc_async_rst_inst                                                                |                                                                                 project_axi_smc_1_0_xpm_cdc_async_rst__7 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|     axi_smc_2                                                                                            |                                                                                                      project_axi_smc_2_0 |        378 |        215 |     160 |    3 |   390 |      0 |      0 |    0 |          0 |
|       (axi_smc_2)                                                                                        |                                                                                                      project_axi_smc_2_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|       inst                                                                                               |                                                                                              project_axi_smc_2_0_bd_bd0b |        378 |        215 |     160 |    3 |   390 |      0 |      0 |    0 |          0 |
|         clk_map                                                                                          |                                                                                  project_axi_smc_2_0_clk_map_imp_127NJ49 |         12 |         11 |       0 |    1 |    22 |      0 |      0 |    0 |          0 |
|           psr_aclk                                                                                       |                                                                                   project_axi_smc_2_0_bd_bd0b_psr_aclk_0 |         12 |         11 |       0 |    1 |    22 |      0 |      0 |    0 |          0 |
|             U0                                                                                           |                                                                                       project_axi_smc_2_0_proc_sys_reset |         12 |         11 |       0 |    1 |    22 |      0 |      0 |    0 |          0 |
|               (U0)                                                                                       |                                                                                       project_axi_smc_2_0_proc_sys_reset |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|               EXT_LPF                                                                                    |                                                                                                  project_axi_smc_2_0_lpf |          3 |          2 |       0 |    1 |     6 |      0 |      0 |    0 |          0 |
|                 (EXT_LPF)                                                                                |                                                                                                  project_axi_smc_2_0_lpf |          2 |          1 |       0 |    1 |     2 |      0 |      0 |    0 |          0 |
|                 ACTIVE_LOW_AUX.ACT_LO_AUX                                                                |                                                                                             project_axi_smc_2_0_cdc_sync |          1 |          1 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|               SEQ                                                                                        |                                                                                         project_axi_smc_2_0_sequence_psr |          9 |          9 |       0 |    0 |    15 |      0 |      0 |    0 |          0 |
|                 (SEQ)                                                                                    |                                                                                         project_axi_smc_2_0_sequence_psr |          5 |          5 |       0 |    0 |     9 |      0 |      0 |    0 |          0 |
|                 SEQ_COUNTER                                                                              |                                                                                              project_axi_smc_2_0_upcnt_n |          4 |          4 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|         m00_exit_pipeline                                                                                |                                                                         project_axi_smc_2_0_m00_exit_pipeline_imp_VDMVYQ |         23 |         23 |       0 |    0 |    13 |      0 |      0 |    0 |          0 |
|           m00_exit                                                                                       |                                                                                       project_axi_smc_2_0_bd_bd0b_m00e_0 |         23 |         23 |       0 |    0 |    13 |      0 |      0 |    0 |          0 |
|             inst                                                                                         |                                                                                  project_axi_smc_2_0_sc_exit_v1_0_16_top |         23 |         23 |       0 |    0 |    13 |      0 |      0 |    0 |          0 |
|               (inst)                                                                                     |                                                                                  project_axi_smc_2_0_sc_exit_v1_0_16_top |          9 |          9 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|               exit_inst                                                                                  |                                                                                 project_axi_smc_2_0_sc_exit_v1_0_16_exit |         14 |         14 |       0 |    0 |     8 |      0 |      0 |    0 |          0 |
|                 gen_w_cmd_fifo.w_cmd_fifo                                                                |                                                     project_axi_smc_2_0_sc_util_v1_0_4_axic_reg_srl_fifo__parameterized0 |         14 |         14 |       0 |    0 |     8 |      0 |      0 |    0 |          0 |
|               xpm_cdc_async_rst_inst                                                                     |                                                                                 project_axi_smc_2_0_xpm_cdc_async_rst__1 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|         m00_sc2axi                                                                                       |                                                                                     project_axi_smc_2_0_bd_bd0b_m00s2a_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           inst                                                                                           |                                                                                project_axi_smc_2_0_sc_sc2axi_v1_0_10_top |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|         s00_axi2sc                                                                                       |                                                                                     project_axi_smc_2_0_bd_bd0b_s00a2s_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           inst                                                                                           |                                                                                project_axi_smc_2_0_sc_axi2sc_v1_0_10_top |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|         s00_entry_pipeline                                                                               |                                                                       project_axi_smc_2_0_s00_entry_pipeline_imp_1V7PTG1 |         68 |         66 |       0 |    2 |    45 |      0 |      0 |    0 |          0 |
|           s00_mmu                                                                                        |                                                                                     project_axi_smc_2_0_bd_bd0b_s00mmu_0 |         28 |         28 |       0 |    0 |    19 |      0 |      0 |    0 |          0 |
|             inst                                                                                         |                                                                                   project_axi_smc_2_0_sc_mmu_v1_0_14_top |         28 |         28 |       0 |    0 |    19 |      0 |      0 |    0 |          0 |
|               (inst)                                                                                     |                                                                                   project_axi_smc_2_0_sc_mmu_v1_0_14_top |         28 |         28 |       0 |    0 |    16 |      0 |      0 |    0 |          0 |
|               xpm_cdc_async_rst_inst                                                                     |                                                                                 project_axi_smc_2_0_xpm_cdc_async_rst__2 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|           s00_si_converter                                                                               |                                                                                     project_axi_smc_2_0_bd_bd0b_s00sic_0 |         26 |         24 |       0 |    2 |    14 |      0 |      0 |    0 |          0 |
|             inst                                                                                         |                                                                          project_axi_smc_2_0_sc_si_converter_v1_0_14_top |         26 |         24 |       0 |    2 |    14 |      0 |      0 |    0 |          0 |
|               (inst)                                                                                     |                                                                          project_axi_smc_2_0_sc_si_converter_v1_0_14_top |          3 |          3 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|               gen_normal.splitter_inst                                                                   |                                                                     project_axi_smc_2_0_sc_si_converter_v1_0_14_splitter |         25 |         23 |       0 |    2 |    10 |      0 |      0 |    0 |          0 |
|                 gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo        |                                                     project_axi_smc_2_0_sc_util_v1_0_4_axic_reg_srl_fifo__parameterized1 |         25 |         23 |       0 |    2 |    10 |      0 |      0 |    0 |          0 |
|                   (gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo)    |                                                     project_axi_smc_2_0_sc_util_v1_0_4_axic_reg_srl_fifo__parameterized1 |         18 |         18 |       0 |    0 |    10 |      0 |      0 |    0 |          0 |
|                   gen_srls[0].srl_nx1                                                                    |                                                                             project_axi_smc_2_0_sc_util_v1_0_4_srl_rtl_7 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                   gen_srls[6].srl_nx1                                                                    |                                                                             project_axi_smc_2_0_sc_util_v1_0_4_srl_rtl_8 |          5 |          4 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                   gen_srls[7].srl_nx1                                                                    |                                                                             project_axi_smc_2_0_sc_util_v1_0_4_srl_rtl_9 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|               xpm_cdc_async_rst_inst                                                                     |                                                                                 project_axi_smc_2_0_xpm_cdc_async_rst__3 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|           s00_transaction_regulator                                                                      |                                                                                      project_axi_smc_2_0_bd_bd0b_s00tr_0 |         15 |         15 |       0 |    0 |    12 |      0 |      0 |    0 |          0 |
|             inst                                                                                         |                                                                 project_axi_smc_2_0_sc_transaction_regulator_v1_0_11_top |         15 |         15 |       0 |    0 |    12 |      0 |      0 |    0 |          0 |
|               (inst)                                                                                     |                                                                 project_axi_smc_2_0_sc_transaction_regulator_v1_0_11_top |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|               gen_endpoint.gen_w_singleorder.w_singleorder                                               |                                                         project_axi_smc_2_0_sc_transaction_regulator_v1_0_11_singleorder |         14 |         14 |       0 |    0 |     8 |      0 |      0 |    0 |          0 |
|                 gen_id_fifo.singleorder_fifo                                                             |                                                     project_axi_smc_2_0_sc_util_v1_0_4_axic_reg_srl_fifo__parameterized2 |         14 |         14 |       0 |    0 |     8 |      0 |      0 |    0 |          0 |
|               xpm_cdc_async_rst_inst                                                                     |                                                                                 project_axi_smc_2_0_xpm_cdc_async_rst__4 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|         s00_nodes                                                                                        |                                                                                project_axi_smc_2_0_s00_nodes_imp_1S8P7BF |        276 |        116 |     160 |    0 |   310 |      0 |      0 |    0 |          0 |
|           s00_aw_node                                                                                    |                                                                                       project_axi_smc_2_0_bd_bd0b_sawn_0 |        111 |         39 |      72 |    0 |   108 |      0 |      0 |    0 |          0 |
|             inst                                                                                         |                                                                                  project_axi_smc_2_0_sc_node_v1_0_17_top |        111 |         39 |      72 |    0 |   108 |      0 |      0 |    0 |          0 |
|               (inst)                                                                                     |                                                                                  project_axi_smc_2_0_sc_node_v1_0_17_top |          3 |          3 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|               inst_mi_handler                                                                            |                                                                           project_axi_smc_2_0_sc_node_v1_0_17_mi_handler |        109 |         37 |      72 |    0 |   103 |      0 |      0 |    0 |          0 |
|                 (inst_mi_handler)                                                                        |                                                                           project_axi_smc_2_0_sc_node_v1_0_17_mi_handler |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 gen_normal_area.inst_fifo_node_payld                                                     |                                                                                 project_axi_smc_2_0_sc_node_v1_0_17_fifo |        109 |         37 |      72 |    0 |   101 |      0 |      0 |    0 |          0 |
|                   gen_xpm_memory_fifo.inst_fifo                                                          |                                                                       project_axi_smc_2_0_sc_util_v1_0_4_xpm_memory_fifo |        109 |         37 |      72 |    0 |   101 |      0 |      0 |    0 |          0 |
|                     (gen_xpm_memory_fifo.inst_fifo)                                                      |                                                                       project_axi_smc_2_0_sc_util_v1_0_4_xpm_memory_fifo |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|                     gen_mem_rep[0].inst_rd_addrb                                                         |                                                                             project_axi_smc_2_0_sc_util_v1_0_4_counter_4 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                     gen_mem_rep[0].inst_wr_addra                                                         |                                                                             project_axi_smc_2_0_sc_util_v1_0_4_counter_5 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                     gen_mem_rep[0].inst_xpm_memory                                                       |                                                                                    project_axi_smc_2_0_xpm_memory_sdpram |         72 |          0 |      72 |    0 |    79 |      0 |      0 |    0 |          0 |
|                       xpm_memory_base_inst                                                               |                                                                                      project_axi_smc_2_0_xpm_memory_base |         72 |          0 |      72 |    0 |    79 |      0 |      0 |    0 |          0 |
|                     gen_wr.inst_wr_addra_p1                                                              |                                                             project_axi_smc_2_0_sc_util_v1_0_4_counter__parameterized0_6 |         20 |         20 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|               inst_si_handler                                                                            |                                                                           project_axi_smc_2_0_sc_node_v1_0_17_si_handler |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|               s_sc_xpm_cdc_async_rst_inst                                                                |                                                                                 project_axi_smc_2_0_xpm_cdc_async_rst__5 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|           s00_b_node                                                                                     |                                                                                        project_axi_smc_2_0_bd_bd0b_sbn_0 |         38 |         38 |       0 |    0 |    28 |      0 |      0 |    0 |          0 |
|             inst                                                                                         |                                                                  project_axi_smc_2_0_sc_node_v1_0_17_top__parameterized0 |         38 |         38 |       0 |    0 |    28 |      0 |      0 |    0 |          0 |
|               (inst)                                                                                     |                                                                  project_axi_smc_2_0_sc_node_v1_0_17_top__parameterized0 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|               inst_mi_handler                                                                            |                                                           project_axi_smc_2_0_sc_node_v1_0_17_mi_handler__parameterized0 |         34 |         34 |       0 |    0 |    23 |      0 |      0 |    0 |          0 |
|                 (inst_mi_handler)                                                                        |                                                           project_axi_smc_2_0_sc_node_v1_0_17_mi_handler__parameterized0 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 gen_normal_area.inst_fifo_node_payld                                                     |                                                                 project_axi_smc_2_0_sc_node_v1_0_17_fifo__parameterized0 |         34 |         34 |       0 |    0 |    21 |      0 |      0 |    0 |          0 |
|                   gen_xpm_memory_fifo.inst_fifo                                                          |                                                       project_axi_smc_2_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized0 |         34 |         34 |       0 |    0 |    21 |      0 |      0 |    0 |          0 |
|                     (gen_xpm_memory_fifo.inst_fifo)                                                      |                                                       project_axi_smc_2_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized0 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                     gen_mem_rep[0].inst_rd_addrb                                                         |                                                                             project_axi_smc_2_0_sc_util_v1_0_4_counter_1 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                     gen_mem_rep[0].inst_wr_addra                                                         |                                                                             project_axi_smc_2_0_sc_util_v1_0_4_counter_2 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                     gen_wr.inst_wr_addra_p1                                                              |                                                             project_axi_smc_2_0_sc_util_v1_0_4_counter__parameterized0_3 |         20 |         20 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|               inst_si_handler                                                                            |                                                           project_axi_smc_2_0_sc_node_v1_0_17_si_handler__parameterized0 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|               s_sc_xpm_cdc_async_rst_inst                                                                |                                                                                 project_axi_smc_2_0_xpm_cdc_async_rst__7 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|           s00_w_node                                                                                     |                                                                                        project_axi_smc_2_0_bd_bd0b_swn_0 |        127 |         39 |      88 |    0 |   174 |      0 |      0 |    0 |          0 |
|             inst                                                                                         |                                                                  project_axi_smc_2_0_sc_node_v1_0_17_top__parameterized1 |        127 |         39 |      88 |    0 |   174 |      0 |      0 |    0 |          0 |
|               (inst)                                                                                     |                                                                  project_axi_smc_2_0_sc_node_v1_0_17_top__parameterized1 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|               inst_mi_handler                                                                            |                                                           project_axi_smc_2_0_sc_node_v1_0_17_mi_handler__parameterized1 |        124 |         36 |      88 |    0 |   169 |      0 |      0 |    0 |          0 |
|                 (inst_mi_handler)                                                                        |                                                           project_axi_smc_2_0_sc_node_v1_0_17_mi_handler__parameterized1 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 gen_normal_area.inst_fifo_node_payld                                                     |                                                                 project_axi_smc_2_0_sc_node_v1_0_17_fifo__parameterized1 |        124 |         36 |      88 |    0 |   167 |      0 |      0 |    0 |          0 |
|                   gen_xpm_memory_fifo.inst_fifo                                                          |                                                       project_axi_smc_2_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized1 |        124 |         36 |      88 |    0 |   167 |      0 |      0 |    0 |          0 |
|                     (gen_xpm_memory_fifo.inst_fifo)                                                      |                                                       project_axi_smc_2_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized1 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|                     gen_mem_rep[0].inst_rd_addrb                                                         |                                                                               project_axi_smc_2_0_sc_util_v1_0_4_counter |          5 |          5 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                     gen_mem_rep[0].inst_wr_addra                                                         |                                                                             project_axi_smc_2_0_sc_util_v1_0_4_counter_0 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                     gen_mem_rep[0].inst_xpm_memory                                                       |                                                                    project_axi_smc_2_0_xpm_memory_sdpram__parameterized1 |         88 |          0 |      88 |    0 |   145 |      0 |      0 |    0 |          0 |
|                       xpm_memory_base_inst                                                               |                                                                      project_axi_smc_2_0_xpm_memory_base__parameterized1 |         88 |          0 |      88 |    0 |   145 |      0 |      0 |    0 |          0 |
|                     gen_wr.inst_wr_addra_p1                                                              |                                                               project_axi_smc_2_0_sc_util_v1_0_4_counter__parameterized0 |         21 |         21 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|               inst_si_handler                                                                            |                                                           project_axi_smc_2_0_sc_node_v1_0_17_si_handler__parameterized1 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|               s_sc_xpm_cdc_async_rst_inst                                                                |                                                                                 project_axi_smc_2_0_xpm_cdc_async_rst__9 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|     rst_ps8_0_213M                                                                                       |                                                                                                 project_rst_ps8_0_213M_0 |         14 |         13 |       0 |    1 |    67 |      0 |      0 |    0 |          0 |
|       U0                                                                                                 |                                                                                  project_rst_ps8_0_213M_0_proc_sys_reset |         14 |         13 |       0 |    1 |    67 |      0 |      0 |    0 |          0 |
|         (U0)                                                                                             |                                                                                  project_rst_ps8_0_213M_0_proc_sys_reset |          0 |          0 |       0 |    0 |    35 |      0 |      0 |    0 |          0 |
|         EXT_LPF                                                                                          |                                                                                             project_rst_ps8_0_213M_0_lpf |          5 |          4 |       0 |    1 |    17 |      0 |      0 |    0 |          0 |
|           (EXT_LPF)                                                                                      |                                                                                             project_rst_ps8_0_213M_0_lpf |          2 |          1 |       0 |    1 |     9 |      0 |      0 |    0 |          0 |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                                                                      |                                                                                        project_rst_ps8_0_213M_0_cdc_sync |          1 |          1 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                                      |                                                                                      project_rst_ps8_0_213M_0_cdc_sync_0 |          2 |          2 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|         SEQ                                                                                              |                                                                                    project_rst_ps8_0_213M_0_sequence_psr |          9 |          9 |       0 |    0 |    15 |      0 |      0 |    0 |          0 |
|           (SEQ)                                                                                          |                                                                                    project_rst_ps8_0_213M_0_sequence_psr |          5 |          5 |       0 |    0 |     9 |      0 |      0 |    0 |          0 |
|           SEQ_COUNTER                                                                                    |                                                                                         project_rst_ps8_0_213M_0_upcnt_n |          4 |          4 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|     top_level_0_0                                                                                        |                                                                                                  project_top_level_0_0_0 |      44130 |      40525 |    2458 | 1147 | 29449 |    211 |    103 |    0 |        117 |
|       (top_level_0_0)                                                                                    |                                                                                                  project_top_level_0_0_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|       inst                                                                                               |                                                                                      project_top_level_0_0_0_top_level_0 |      44130 |      40525 |    2458 | 1147 | 29449 |    211 |    103 |    0 |        117 |
|         (inst)                                                                                           |                                                                                      project_top_level_0_0_0_top_level_0 |          1 |          0 |       0 |    1 |     2 |      0 |      0 |    0 |          0 |
|         ConcatStreams_Batch_16u_128u_ap_ufixed_ap_fixed_ap_uint_16_ap_uint_16_U0                         |              project_top_level_0_0_0_top_level_0_ConcatStreams_Batch_16u_128u_ap_ufixed_ap_fixed_ap_uint_16_ap_uint_16_s |        233 |        233 |       0 |    0 |   197 |      0 |      0 |    0 |          1 |
|           (ConcatStreams_Batch_16u_128u_ap_ufixed_ap_fixed_ap_uint_16_ap_uint_16_U0)                     |              project_top_level_0_0_0_top_level_0_ConcatStreams_Batch_16u_128u_ap_ufixed_ap_fixed_ap_uint_16_ap_uint_16_s |         10 |         10 |       0 |    0 |    28 |      0 |      0 |    0 |          0 |
|           grp_ConcatStreams_Batch_16u_128u_ap_ufixed_ap_fixed_ap_uint_ap_uint_16_Pipeline_VI_1_fu_42     |     project_top_level_0_0_0_top_level_0_ConcatStreams_Batch_16u_128u_ap_ufixed_ap_fixed_ap_uint_ap_uint_16_Pipeline_VI_1 |        145 |        145 |       0 |    0 |   120 |      0 |      0 |    0 |          1 |
|             (grp_ConcatStreams_Batch_16u_128u_ap_ufixed_ap_fixed_ap_uint_ap_uint_16_Pipeline_VI_1_fu_42) |     project_top_level_0_0_0_top_level_0_ConcatStreams_Batch_16u_128u_ap_ufixed_ap_fixed_ap_uint_ap_uint_16_Pipeline_VI_1 |         94 |         94 |       0 |    0 |    98 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                                                     |                                           project_top_level_0_0_0_top_level_0_flow_control_loop_pipe_sequential_init_354 |         13 |         13 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|             mul_16s_30ns_46_2_1_U359                                                                     |                                                                  project_top_level_0_0_0_top_level_0_mul_16s_30ns_46_2_1 |         39 |         39 |       0 |    0 |    20 |      0 |      0 |    0 |          1 |
|           grp_ConcatStreams_Batch_16u_128u_ap_ufixed_ap_fixed_ap_uint_ap_uint_16_Pipeline_VI_fu_50       |       project_top_level_0_0_0_top_level_0_ConcatStreams_Batch_16u_128u_ap_ufixed_ap_fixed_ap_uint_ap_uint_16_Pipeline_VI |         78 |         78 |       0 |    0 |    49 |      0 |      0 |    0 |          0 |
|             (grp_ConcatStreams_Batch_16u_128u_ap_ufixed_ap_fixed_ap_uint_ap_uint_16_Pipeline_VI_fu_50)   |       project_top_level_0_0_0_top_level_0_ConcatStreams_Batch_16u_128u_ap_ufixed_ap_fixed_ap_uint_ap_uint_16_Pipeline_VI |         65 |         65 |       0 |    0 |    47 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                                                     |                                           project_top_level_0_0_0_top_level_0_flow_control_loop_pipe_sequential_init_353 |         14 |         14 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|         ConcatStreams_Batch_32u_64u_ap_ufixed_ap_fixed_ap_uint_16_ap_uint_16_U0                          |               project_top_level_0_0_0_top_level_0_ConcatStreams_Batch_32u_64u_ap_ufixed_ap_fixed_ap_uint_16_ap_uint_16_s |        226 |        226 |       0 |    0 |   195 |      0 |      0 |    0 |          1 |
|           (ConcatStreams_Batch_32u_64u_ap_ufixed_ap_fixed_ap_uint_16_ap_uint_16_U0)                      |               project_top_level_0_0_0_top_level_0_ConcatStreams_Batch_32u_64u_ap_ufixed_ap_fixed_ap_uint_16_ap_uint_16_s |          9 |          9 |       0 |    0 |    26 |      0 |      0 |    0 |          0 |
|           grp_ConcatStreams_Batch_32u_64u_ap_ufixed_ap_fixed_ap_uint_ap_uint_16_Pipeline_VIT_1_fu_42     |     project_top_level_0_0_0_top_level_0_ConcatStreams_Batch_32u_64u_ap_ufixed_ap_fixed_ap_uint_ap_uint_16_Pipeline_VIT_1 |        121 |        121 |       0 |    0 |   121 |      0 |      0 |    0 |          1 |
|             (grp_ConcatStreams_Batch_32u_64u_ap_ufixed_ap_fixed_ap_uint_ap_uint_16_Pipeline_VIT_1_fu_42) |     project_top_level_0_0_0_top_level_0_ConcatStreams_Batch_32u_64u_ap_ufixed_ap_fixed_ap_uint_ap_uint_16_Pipeline_VIT_1 |         99 |         99 |       0 |    0 |   119 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                                                     |                                           project_top_level_0_0_0_top_level_0_flow_control_loop_pipe_sequential_init_352 |         14 |         14 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|             mac_mulsub_25ns_16s_46ns_47_4_1_U267                                                         |                                                      project_top_level_0_0_0_top_level_0_mac_mulsub_25ns_16s_46ns_47_4_1 |          8 |          8 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|               top_level_0_mac_mulsub_25ns_16s_46ns_47_4_1_DSP48_0_U                                      |                                              project_top_level_0_0_0_top_level_0_mac_mulsub_25ns_16s_46ns_47_4_1_DSP48_0 |          8 |          8 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           grp_ConcatStreams_Batch_32u_64u_ap_ufixed_ap_fixed_ap_uint_ap_uint_16_Pipeline_VIT_fu_50       |       project_top_level_0_0_0_top_level_0_ConcatStreams_Batch_32u_64u_ap_ufixed_ap_fixed_ap_uint_ap_uint_16_Pipeline_VIT |         96 |         96 |       0 |    0 |    48 |      0 |      0 |    0 |          0 |
|             (grp_ConcatStreams_Batch_32u_64u_ap_ufixed_ap_fixed_ap_uint_ap_uint_16_Pipeline_VIT_fu_50)   |       project_top_level_0_0_0_top_level_0_ConcatStreams_Batch_32u_64u_ap_ufixed_ap_fixed_ap_uint_ap_uint_16_Pipeline_VIT |         86 |         86 |       0 |    0 |    46 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                                                     |                                           project_top_level_0_0_0_top_level_0_flow_control_loop_pipe_sequential_init_351 |         12 |         12 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|         ConvolutionInputGenerator_3u_16u_16u_130u_128u_4u_1u_ap_resource_dflt_2_U0                       |              project_top_level_0_0_0_top_level_0_ConvolutionInputGenerator_3u_16u_16u_130u_128u_4u_1u_ap_resource_dflt_2 |        698 |        698 |       0 |    0 |   364 |      8 |      0 |    0 |          0 |
|           (ConvolutionInputGenerator_3u_16u_16u_130u_128u_4u_1u_ap_resource_dflt_2_U0)                   |              project_top_level_0_0_0_top_level_0_ConvolutionInputGenerator_3u_16u_16u_130u_128u_4u_1u_ap_resource_dflt_2 |         69 |         69 |       0 |    0 |   360 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_U                                                                       |                                                           project_top_level_0_0_0_top_level_0_flow_control_loop_pipe_346 |        629 |        629 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|           inputBuf_1_U                                                                                   | project_top_level_0_0_0_top_level_0_ConvolutionInputGenerator_3u_16u_16u_130u_128u_4u_1u_ap_resource_dflt_2_inputfYi_347 |          0 |          0 |       0 |    0 |     0 |      2 |      0 |    0 |          0 |
|           inputBuf_2_U                                                                                   | project_top_level_0_0_0_top_level_0_ConvolutionInputGenerator_3u_16u_16u_130u_128u_4u_1u_ap_resource_dflt_2_inputfYi_348 |          0 |          0 |       0 |    0 |     0 |      2 |      0 |    0 |          0 |
|           inputBuf_3_U                                                                                   | project_top_level_0_0_0_top_level_0_ConvolutionInputGenerator_3u_16u_16u_130u_128u_4u_1u_ap_resource_dflt_2_inputfYi_349 |          1 |          1 |       0 |    0 |     0 |      2 |      0 |    0 |          0 |
|           inputBuf_U                                                                                     | project_top_level_0_0_0_top_level_0_ConvolutionInputGenerator_3u_16u_16u_130u_128u_4u_1u_ap_resource_dflt_2_inputfYi_350 |          0 |          0 |       0 |    0 |     0 |      2 |      0 |    0 |          0 |
|         ConvolutionInputGenerator_3u_16u_16u_130u_128u_4u_1u_ap_resource_dflt_U0                         |              project_top_level_0_0_0_top_level_0_ConvolutionInputGenerator_3u_16u_16u_130u_128u_4u_1u_ap_resource_dflt_s |        694 |        694 |       0 |    0 |   364 |      8 |      0 |    0 |          0 |
|           (ConvolutionInputGenerator_3u_16u_16u_130u_128u_4u_1u_ap_resource_dflt_U0)                     |              project_top_level_0_0_0_top_level_0_ConvolutionInputGenerator_3u_16u_16u_130u_128u_4u_1u_ap_resource_dflt_s |         81 |         81 |       0 |    0 |   360 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_U                                                                       |                                                           project_top_level_0_0_0_top_level_0_flow_control_loop_pipe_342 |        615 |        615 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|           inputBuf_1_U                                                                                   |     project_top_level_0_0_0_top_level_0_ConvolutionInputGenerator_3u_16u_16u_130u_128u_4u_1u_ap_resource_dflt_2_inputfYi |          0 |          0 |       0 |    0 |     0 |      2 |      0 |    0 |          0 |
|           inputBuf_2_U                                                                                   | project_top_level_0_0_0_top_level_0_ConvolutionInputGenerator_3u_16u_16u_130u_128u_4u_1u_ap_resource_dflt_2_inputfYi_343 |          0 |          0 |       0 |    0 |     0 |      2 |      0 |    0 |          0 |
|           inputBuf_3_U                                                                                   | project_top_level_0_0_0_top_level_0_ConvolutionInputGenerator_3u_16u_16u_130u_128u_4u_1u_ap_resource_dflt_2_inputfYi_344 |          1 |          1 |       0 |    0 |     0 |      2 |      0 |    0 |          0 |
|           inputBuf_U                                                                                     | project_top_level_0_0_0_top_level_0_ConvolutionInputGenerator_3u_16u_16u_130u_128u_4u_1u_ap_resource_dflt_2_inputfYi_345 |          0 |          0 |       0 |    0 |     0 |      2 |      0 |    0 |          0 |
|         ConvolutionInputGenerator_3u_16u_16u_66u_64u_2u_1u_ap_resource_dflt_6_U0                         |                project_top_level_0_0_0_top_level_0_ConvolutionInputGenerator_3u_16u_16u_66u_64u_2u_1u_ap_resource_dflt_6 |        658 |        658 |       0 |    0 |   363 |      4 |      0 |    0 |          0 |
|           (ConvolutionInputGenerator_3u_16u_16u_66u_64u_2u_1u_ap_resource_dflt_6_U0)                     |                project_top_level_0_0_0_top_level_0_ConvolutionInputGenerator_3u_16u_16u_66u_64u_2u_1u_ap_resource_dflt_6 |         37 |         37 |       0 |    0 |   358 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_U                                                                       |                                                           project_top_level_0_0_0_top_level_0_flow_control_loop_pipe_337 |        621 |        621 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|           inputBuf_1_U                                                                                   | project_top_level_0_0_0_top_level_0_ConvolutionInputGenerator_3u_16u_16u_66u_64u_2u_1u_ap_resource_dflt_6_inputBulbW_338 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|           inputBuf_2_U                                                                                   | project_top_level_0_0_0_top_level_0_ConvolutionInputGenerator_3u_16u_16u_66u_64u_2u_1u_ap_resource_dflt_6_inputBulbW_339 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|           inputBuf_3_U                                                                                   | project_top_level_0_0_0_top_level_0_ConvolutionInputGenerator_3u_16u_16u_66u_64u_2u_1u_ap_resource_dflt_6_inputBulbW_340 |          1 |          1 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|           inputBuf_U                                                                                     | project_top_level_0_0_0_top_level_0_ConvolutionInputGenerator_3u_16u_16u_66u_64u_2u_1u_ap_resource_dflt_6_inputBulbW_341 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|         ConvolutionInputGenerator_3u_16u_16u_66u_64u_2u_1u_ap_resource_dflt_U0                           |                project_top_level_0_0_0_top_level_0_ConvolutionInputGenerator_3u_16u_16u_66u_64u_2u_1u_ap_resource_dflt_s |        662 |        662 |       0 |    0 |   362 |      4 |      0 |    0 |          0 |
|           (ConvolutionInputGenerator_3u_16u_16u_66u_64u_2u_1u_ap_resource_dflt_U0)                       |                project_top_level_0_0_0_top_level_0_ConvolutionInputGenerator_3u_16u_16u_66u_64u_2u_1u_ap_resource_dflt_s |         52 |         52 |       0 |    0 |   358 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_U                                                                       |                                                           project_top_level_0_0_0_top_level_0_flow_control_loop_pipe_333 |        612 |        612 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|           inputBuf_1_U                                                                                   |     project_top_level_0_0_0_top_level_0_ConvolutionInputGenerator_3u_16u_16u_66u_64u_2u_1u_ap_resource_dflt_6_inputBulbW |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|           inputBuf_2_U                                                                                   | project_top_level_0_0_0_top_level_0_ConvolutionInputGenerator_3u_16u_16u_66u_64u_2u_1u_ap_resource_dflt_6_inputBulbW_334 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|           inputBuf_3_U                                                                                   | project_top_level_0_0_0_top_level_0_ConvolutionInputGenerator_3u_16u_16u_66u_64u_2u_1u_ap_resource_dflt_6_inputBulbW_335 |          1 |          1 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|           inputBuf_U                                                                                     | project_top_level_0_0_0_top_level_0_ConvolutionInputGenerator_3u_16u_16u_66u_64u_2u_1u_ap_resource_dflt_6_inputBulbW_336 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|         ConvolutionInputGenerator_3u_18u_16u_130u_128u_2u_1u_ap_resource_dflt_U0                         |              project_top_level_0_0_0_top_level_0_ConvolutionInputGenerator_3u_18u_16u_130u_128u_2u_1u_ap_resource_dflt_s |        681 |        681 |       0 |    0 |   368 |      8 |      0 |    0 |          0 |
|           (ConvolutionInputGenerator_3u_18u_16u_130u_128u_2u_1u_ap_resource_dflt_U0)                     |              project_top_level_0_0_0_top_level_0_ConvolutionInputGenerator_3u_18u_16u_130u_128u_2u_1u_ap_resource_dflt_s |         52 |         52 |       0 |    0 |   363 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_U                                                                       |                                                           project_top_level_0_0_0_top_level_0_flow_control_loop_pipe_329 |        631 |        631 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|           inputBuf_1_U                                                                                   |     project_top_level_0_0_0_top_level_0_ConvolutionInputGenerator_3u_18u_16u_130u_128u_2u_1u_ap_resource_dflt_s_inputbkb |          0 |          0 |       0 |    0 |     0 |      2 |      0 |    0 |          0 |
|           inputBuf_2_U                                                                                   | project_top_level_0_0_0_top_level_0_ConvolutionInputGenerator_3u_18u_16u_130u_128u_2u_1u_ap_resource_dflt_s_inputbkb_330 |          0 |          0 |       0 |    0 |     0 |      2 |      0 |    0 |          0 |
|           inputBuf_3_U                                                                                   | project_top_level_0_0_0_top_level_0_ConvolutionInputGenerator_3u_18u_16u_130u_128u_2u_1u_ap_resource_dflt_s_inputbkb_331 |          1 |          1 |       0 |    0 |     0 |      2 |      0 |    0 |          0 |
|           inputBuf_U                                                                                     | project_top_level_0_0_0_top_level_0_ConvolutionInputGenerator_3u_18u_16u_130u_128u_2u_1u_ap_resource_dflt_s_inputbkb_332 |          0 |          0 |       0 |    0 |     0 |      2 |      0 |    0 |          0 |
|         ConvolutionInputGenerator_3u_32u_16u_130u_128u_4u_1u_ap_resource_dflt_U0                         |              project_top_level_0_0_0_top_level_0_ConvolutionInputGenerator_3u_32u_16u_130u_128u_4u_1u_ap_resource_dflt_s |        705 |        705 |       0 |    0 |   367 |     16 |      0 |    0 |          0 |
|           (ConvolutionInputGenerator_3u_32u_16u_130u_128u_4u_1u_ap_resource_dflt_U0)                     |              project_top_level_0_0_0_top_level_0_ConvolutionInputGenerator_3u_32u_16u_130u_128u_4u_1u_ap_resource_dflt_s |         83 |         83 |       0 |    0 |   363 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_U                                                                       |                                                           project_top_level_0_0_0_top_level_0_flow_control_loop_pipe_325 |        621 |        621 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|           inputBuf_1_U                                                                                   |     project_top_level_0_0_0_top_level_0_ConvolutionInputGenerator_3u_32u_16u_130u_128u_4u_1u_ap_resource_dflt_s_inputPgM |          1 |          1 |       0 |    0 |     0 |      4 |      0 |    0 |          0 |
|           inputBuf_2_U                                                                                   | project_top_level_0_0_0_top_level_0_ConvolutionInputGenerator_3u_32u_16u_130u_128u_4u_1u_ap_resource_dflt_s_inputPgM_326 |          0 |          0 |       0 |    0 |     0 |      4 |      0 |    0 |          0 |
|           inputBuf_3_U                                                                                   | project_top_level_0_0_0_top_level_0_ConvolutionInputGenerator_3u_32u_16u_130u_128u_4u_1u_ap_resource_dflt_s_inputPgM_327 |          1 |          1 |       0 |    0 |     0 |      4 |      0 |    0 |          0 |
|           inputBuf_U                                                                                     | project_top_level_0_0_0_top_level_0_ConvolutionInputGenerator_3u_32u_16u_130u_128u_4u_1u_ap_resource_dflt_s_inputPgM_328 |          2 |          2 |       0 |    0 |     0 |      4 |      0 |    0 |          0 |
|         ConvolutionInputGenerator_3u_32u_16u_34u_32u_2u_1u_ap_resource_dflt_8_U0                         |                project_top_level_0_0_0_top_level_0_ConvolutionInputGenerator_3u_32u_16u_34u_32u_2u_1u_ap_resource_dflt_8 |        670 |        670 |       0 |    0 |   361 |      4 |      0 |    0 |          0 |
|           (ConvolutionInputGenerator_3u_32u_16u_34u_32u_2u_1u_ap_resource_dflt_8_U0)                     |                project_top_level_0_0_0_top_level_0_ConvolutionInputGenerator_3u_32u_16u_34u_32u_2u_1u_ap_resource_dflt_8 |         41 |         41 |       0 |    0 |   356 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_U                                                                       |                                                           project_top_level_0_0_0_top_level_0_flow_control_loop_pipe_320 |        629 |        629 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|           inputBuf_1_U                                                                                   | project_top_level_0_0_0_top_level_0_ConvolutionInputGenerator_3u_32u_16u_34u_32u_2u_1u_ap_resource_dflt_8_inputBuvdy_321 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|           inputBuf_2_U                                                                                   | project_top_level_0_0_0_top_level_0_ConvolutionInputGenerator_3u_32u_16u_34u_32u_2u_1u_ap_resource_dflt_8_inputBuvdy_322 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|           inputBuf_3_U                                                                                   | project_top_level_0_0_0_top_level_0_ConvolutionInputGenerator_3u_32u_16u_34u_32u_2u_1u_ap_resource_dflt_8_inputBuvdy_323 |          1 |          1 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|           inputBuf_U                                                                                     | project_top_level_0_0_0_top_level_0_ConvolutionInputGenerator_3u_32u_16u_34u_32u_2u_1u_ap_resource_dflt_8_inputBuvdy_324 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|         ConvolutionInputGenerator_3u_32u_16u_34u_32u_2u_1u_ap_resource_dflt_U0                           |                project_top_level_0_0_0_top_level_0_ConvolutionInputGenerator_3u_32u_16u_34u_32u_2u_1u_ap_resource_dflt_s |        662 |        662 |       0 |    0 |   361 |      4 |      0 |    0 |          0 |
|           (ConvolutionInputGenerator_3u_32u_16u_34u_32u_2u_1u_ap_resource_dflt_U0)                       |                project_top_level_0_0_0_top_level_0_ConvolutionInputGenerator_3u_32u_16u_34u_32u_2u_1u_ap_resource_dflt_s |         38 |         38 |       0 |    0 |   356 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_U                                                                       |                                                           project_top_level_0_0_0_top_level_0_flow_control_loop_pipe_316 |        624 |        624 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|           inputBuf_1_U                                                                                   |     project_top_level_0_0_0_top_level_0_ConvolutionInputGenerator_3u_32u_16u_34u_32u_2u_1u_ap_resource_dflt_8_inputBuvdy |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|           inputBuf_2_U                                                                                   | project_top_level_0_0_0_top_level_0_ConvolutionInputGenerator_3u_32u_16u_34u_32u_2u_1u_ap_resource_dflt_8_inputBuvdy_317 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|           inputBuf_3_U                                                                                   | project_top_level_0_0_0_top_level_0_ConvolutionInputGenerator_3u_32u_16u_34u_32u_2u_1u_ap_resource_dflt_8_inputBuvdy_318 |          1 |          1 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|           inputBuf_U                                                                                     | project_top_level_0_0_0_top_level_0_ConvolutionInputGenerator_3u_32u_16u_34u_32u_2u_1u_ap_resource_dflt_8_inputBuvdy_319 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|         ConvolutionInputGenerator_3u_32u_16u_66u_64u_4u_1u_ap_resource_dflt_U0                           |                project_top_level_0_0_0_top_level_0_ConvolutionInputGenerator_3u_32u_16u_66u_64u_4u_1u_ap_resource_dflt_s |        703 |        703 |       0 |    0 |   363 |      8 |      0 |    0 |          0 |
|           (ConvolutionInputGenerator_3u_32u_16u_66u_64u_4u_1u_ap_resource_dflt_U0)                       |                project_top_level_0_0_0_top_level_0_ConvolutionInputGenerator_3u_32u_16u_66u_64u_4u_1u_ap_resource_dflt_s |         87 |         87 |       0 |    0 |   358 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_U                                                                       |                                                           project_top_level_0_0_0_top_level_0_flow_control_loop_pipe_312 |        617 |        617 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|           inputBuf_1_U                                                                                   |     project_top_level_0_0_0_top_level_0_ConvolutionInputGenerator_3u_32u_16u_66u_64u_4u_1u_ap_resource_dflt_s_inputBupcA |          0 |          0 |       0 |    0 |     0 |      2 |      0 |    0 |          0 |
|           inputBuf_2_U                                                                                   | project_top_level_0_0_0_top_level_0_ConvolutionInputGenerator_3u_32u_16u_66u_64u_4u_1u_ap_resource_dflt_s_inputBupcA_313 |          0 |          0 |       0 |    0 |     0 |      2 |      0 |    0 |          0 |
|           inputBuf_3_U                                                                                   | project_top_level_0_0_0_top_level_0_ConvolutionInputGenerator_3u_32u_16u_66u_64u_4u_1u_ap_resource_dflt_s_inputBupcA_314 |          2 |          2 |       0 |    0 |     0 |      2 |      0 |    0 |          0 |
|           inputBuf_U                                                                                     | project_top_level_0_0_0_top_level_0_ConvolutionInputGenerator_3u_32u_16u_66u_64u_4u_1u_ap_resource_dflt_s_inputBupcA_315 |          0 |          0 |       0 |    0 |     0 |      2 |      0 |    0 |          0 |
|         ConvolutionInputGenerator_3u_64u_16u_66u_64u_4u_1u_ap_resource_dflt_U0                           |                project_top_level_0_0_0_top_level_0_ConvolutionInputGenerator_3u_64u_16u_66u_64u_4u_1u_ap_resource_dflt_s |        705 |        705 |       0 |    0 |   365 |     16 |      0 |    0 |          0 |
|           (ConvolutionInputGenerator_3u_64u_16u_66u_64u_4u_1u_ap_resource_dflt_U0)                       |                project_top_level_0_0_0_top_level_0_ConvolutionInputGenerator_3u_64u_16u_66u_64u_4u_1u_ap_resource_dflt_s |         87 |         87 |       0 |    0 |   361 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_U                                                                       |                                                           project_top_level_0_0_0_top_level_0_flow_control_loop_pipe_308 |        617 |        617 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|           inputBuf_1_U                                                                                   |     project_top_level_0_0_0_top_level_0_ConvolutionInputGenerator_3u_64u_16u_66u_64u_4u_1u_ap_resource_dflt_s_inputBuFfa |          1 |          1 |       0 |    0 |     0 |      4 |      0 |    0 |          0 |
|           inputBuf_2_U                                                                                   | project_top_level_0_0_0_top_level_0_ConvolutionInputGenerator_3u_64u_16u_66u_64u_4u_1u_ap_resource_dflt_s_inputBuFfa_309 |          0 |          0 |       0 |    0 |     0 |      4 |      0 |    0 |          0 |
|           inputBuf_3_U                                                                                   | project_top_level_0_0_0_top_level_0_ConvolutionInputGenerator_3u_64u_16u_66u_64u_4u_1u_ap_resource_dflt_s_inputBuFfa_310 |          1 |          1 |       0 |    0 |     0 |      4 |      0 |    0 |          0 |
|           inputBuf_U                                                                                     | project_top_level_0_0_0_top_level_0_ConvolutionInputGenerator_3u_64u_16u_66u_64u_4u_1u_ap_resource_dflt_s_inputBuFfa_311 |          2 |          2 |       0 |    0 |     0 |      4 |      0 |    0 |          0 |
|         ConvolutionInputGenerator_dws_2u_16u_16u_128u_64u_1u_2u_ap_resource_dflt_U0                      |           project_top_level_0_0_0_top_level_0_ConvolutionInputGenerator_dws_2u_16u_16u_128u_64u_1u_2u_ap_resource_dflt_s |        704 |        704 |       0 |    0 |   362 |      4 |      0 |    0 |          0 |
|           (ConvolutionInputGenerator_dws_2u_16u_16u_128u_64u_1u_2u_ap_resource_dflt_U0)                  |           project_top_level_0_0_0_top_level_0_ConvolutionInputGenerator_dws_2u_16u_16u_128u_64u_1u_2u_ap_resource_dflt_s |         29 |         29 |       0 |    0 |   357 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_U                                                                       |                                                           project_top_level_0_0_0_top_level_0_flow_control_loop_pipe_305 |        675 |        675 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|           inputBuf_1_U                                                                                   | project_top_level_0_0_0_top_level_0_ConvolutionInputGenerator_dws_2u_16u_16u_128u_64u_1u_2u_ap_resource_dflt_s_injbC_306 |          1 |          1 |       0 |    0 |     0 |      2 |      0 |    0 |          0 |
|           inputBuf_U                                                                                     | project_top_level_0_0_0_top_level_0_ConvolutionInputGenerator_dws_2u_16u_16u_128u_64u_1u_2u_ap_resource_dflt_s_injbC_307 |          0 |          0 |       0 |    0 |     0 |      2 |      0 |    0 |          0 |
|         ConvolutionInputGenerator_dws_2u_32u_16u_64u_32u_1u_2u_ap_resource_dflt_U0                       |            project_top_level_0_0_0_top_level_0_ConvolutionInputGenerator_dws_2u_32u_16u_64u_32u_1u_2u_ap_resource_dflt_s |        713 |        713 |       0 |    0 |   362 |      4 |      0 |    0 |          0 |
|           (ConvolutionInputGenerator_dws_2u_32u_16u_64u_32u_1u_2u_ap_resource_dflt_U0)                   |            project_top_level_0_0_0_top_level_0_ConvolutionInputGenerator_dws_2u_32u_16u_64u_32u_1u_2u_ap_resource_dflt_s |         16 |         16 |       0 |    0 |   355 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_U                                                                       |                                                           project_top_level_0_0_0_top_level_0_flow_control_loop_pipe_303 |        697 |        697 |       0 |    0 |     7 |      0 |      0 |    0 |          0 |
|           inputBuf_1_U                                                                                   |     project_top_level_0_0_0_top_level_0_ConvolutionInputGenerator_dws_2u_16u_16u_128u_64u_1u_2u_ap_resource_dflt_s_injbC |          1 |          1 |       0 |    0 |     0 |      2 |      0 |    0 |          0 |
|           inputBuf_U                                                                                     | project_top_level_0_0_0_top_level_0_ConvolutionInputGenerator_dws_2u_16u_16u_128u_64u_1u_2u_ap_resource_dflt_s_injbC_304 |          0 |          0 |       0 |    0 |     0 |      2 |      0 |    0 |          0 |
|         ConvolutionInputGenerator_kernel1_16u_16u_128u_1u_1u_U0                                          |                               project_top_level_0_0_0_top_level_0_ConvolutionInputGenerator_kernel1_16u_16u_128u_1u_1u_s |         33 |         33 |       0 |    0 |    25 |      0 |      0 |    0 |          0 |
|           (ConvolutionInputGenerator_kernel1_16u_16u_128u_1u_1u_U0)                                      |                               project_top_level_0_0_0_top_level_0_ConvolutionInputGenerator_kernel1_16u_16u_128u_1u_1u_s |          5 |          5 |       0 |    0 |    24 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_U                                                                       |                                                           project_top_level_0_0_0_top_level_0_flow_control_loop_pipe_302 |         28 |         28 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|         DeconvolutionInputGenerator_MMV_2u_16u_16u_64u_128u_1u_1u_U0                                     |                          project_top_level_0_0_0_top_level_0_DeconvolutionInputGenerator_MMV_2u_16u_16u_64u_128u_1u_1u_s |        227 |        227 |       0 |    0 |   143 |      0 |      1 |    0 |          0 |
|           (DeconvolutionInputGenerator_MMV_2u_16u_16u_64u_128u_1u_1u_U0)                                 |                          project_top_level_0_0_0_top_level_0_DeconvolutionInputGenerator_MMV_2u_16u_16u_64u_128u_1u_1u_s |          9 |          9 |       0 |    0 |    14 |      0 |      0 |    0 |          0 |
|           grp_DeconvolutionInputGenerator_MMV_Pipeline_VITIS_LOOP_1947_2_VITIS_LOOP_1948_3_1_fu_46       |       project_top_level_0_0_0_top_level_0_DeconvolutionInputGenerator_MMV_Pipeline_VITIS_LOOP_1947_2_VITIS_LOOP_1948_3_1 |         37 |         37 |       0 |    0 |    27 |      0 |      0 |    0 |          0 |
|             (grp_DeconvolutionInputGenerator_MMV_Pipeline_VITIS_LOOP_1947_2_VITIS_LOOP_1948_3_1_fu_46)   |       project_top_level_0_0_0_top_level_0_DeconvolutionInputGenerator_MMV_Pipeline_VITIS_LOOP_1947_2_VITIS_LOOP_1948_3_1 |         17 |         17 |       0 |    0 |    25 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                                                     |                                           project_top_level_0_0_0_top_level_0_flow_control_loop_pipe_sequential_init_301 |         21 |         21 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           grp_DeconvolutionInputGenerator_MMV_Pipeline_VITIS_LOOP_1961_4_1_fu_53                         |                         project_top_level_0_0_0_top_level_0_DeconvolutionInputGenerator_MMV_Pipeline_VITIS_LOOP_1961_4_1 |        180 |        180 |       0 |    0 |   102 |      0 |      0 |    0 |          0 |
|             (grp_DeconvolutionInputGenerator_MMV_Pipeline_VITIS_LOOP_1961_4_1_fu_53)                     |                         project_top_level_0_0_0_top_level_0_DeconvolutionInputGenerator_MMV_Pipeline_VITIS_LOOP_1961_4_1 |          7 |          7 |       0 |    0 |   100 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                                                     |                                           project_top_level_0_0_0_top_level_0_flow_control_loop_pipe_sequential_init_300 |        173 |        173 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           inputBuf_U                                                                                     |     project_top_level_0_0_0_top_level_0_DeconvolutionInputGenerator_MMV_2u_16u_16u_64u_128u_1u_1u_s_inputBuf_RAM_AUTONgs |          1 |          1 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|         DeconvolutionInputGenerator_MMV_2u_32u_16u_32u_64u_1u_1u_U0                                      |                           project_top_level_0_0_0_top_level_0_DeconvolutionInputGenerator_MMV_2u_32u_16u_32u_64u_1u_1u_s |        207 |        207 |       0 |    0 |   141 |      0 |      1 |    0 |          0 |
|           (DeconvolutionInputGenerator_MMV_2u_32u_16u_32u_64u_1u_1u_U0)                                  |                           project_top_level_0_0_0_top_level_0_DeconvolutionInputGenerator_MMV_2u_32u_16u_32u_64u_1u_1u_s |          9 |          9 |       0 |    0 |    14 |      0 |      0 |    0 |          0 |
|           grp_DeconvolutionInputGenerator_MMV_Pipeline_VITIS_LOOP_1947_2_VITIS_LOOP_1948_3_fu_46         |         project_top_level_0_0_0_top_level_0_DeconvolutionInputGenerator_MMV_Pipeline_VITIS_LOOP_1947_2_VITIS_LOOP_1948_3 |         41 |         41 |       0 |    0 |    27 |      0 |      0 |    0 |          0 |
|             (grp_DeconvolutionInputGenerator_MMV_Pipeline_VITIS_LOOP_1947_2_VITIS_LOOP_1948_3_fu_46)     |         project_top_level_0_0_0_top_level_0_DeconvolutionInputGenerator_MMV_Pipeline_VITIS_LOOP_1947_2_VITIS_LOOP_1948_3 |         19 |         19 |       0 |    0 |    25 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                                                     |                                           project_top_level_0_0_0_top_level_0_flow_control_loop_pipe_sequential_init_299 |         23 |         23 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           grp_DeconvolutionInputGenerator_MMV_Pipeline_VITIS_LOOP_1961_4_fu_53                           |                           project_top_level_0_0_0_top_level_0_DeconvolutionInputGenerator_MMV_Pipeline_VITIS_LOOP_1961_4 |        156 |        156 |       0 |    0 |   100 |      0 |      0 |    0 |          0 |
|             (grp_DeconvolutionInputGenerator_MMV_Pipeline_VITIS_LOOP_1961_4_fu_53)                       |                           project_top_level_0_0_0_top_level_0_DeconvolutionInputGenerator_MMV_Pipeline_VITIS_LOOP_1961_4 |         10 |         10 |       0 |    0 |    98 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                                                     |                                               project_top_level_0_0_0_top_level_0_flow_control_loop_pipe_sequential_init |        147 |        147 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           inputBuf_U                                                                                     |     project_top_level_0_0_0_top_level_0_DeconvolutionInputGenerator_MMV_2u_32u_16u_32u_64u_1u_1u_s_inputBuf_RAM_AUTO_DeQ |          1 |          1 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|         DuplicateStreams_Batch_131072u_ap_int_16_16_U0                                                   |                                        project_top_level_0_0_0_top_level_0_DuplicateStreams_Batch_131072u_ap_int_16_16_s |         51 |         51 |       0 |    0 |    24 |      0 |      0 |    0 |          0 |
|           (DuplicateStreams_Batch_131072u_ap_int_16_16_U0)                                               |                                        project_top_level_0_0_0_top_level_0_DuplicateStreams_Batch_131072u_ap_int_16_16_s |         25 |         25 |       0 |    0 |    23 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_U                                                                       |                                                           project_top_level_0_0_0_top_level_0_flow_control_loop_pipe_298 |         26 |         26 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|         DuplicateStreams_Batch_262144u_ap_int_16_16_U0                                                   |                                        project_top_level_0_0_0_top_level_0_DuplicateStreams_Batch_262144u_ap_int_16_16_s |         53 |         53 |       0 |    0 |    25 |      0 |      0 |    0 |          0 |
|           (DuplicateStreams_Batch_262144u_ap_int_16_16_U0)                                               |                                        project_top_level_0_0_0_top_level_0_DuplicateStreams_Batch_262144u_ap_int_16_16_s |         26 |         26 |       0 |    0 |    24 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_U                                                                       |                                                           project_top_level_0_0_0_top_level_0_flow_control_loop_pipe_297 |         27 |         27 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|         Matrix_Vector_Activate_Batch_10_U0                                                               |                                                      project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_10 |       1528 |       1448 |      80 |    0 |   839 |      0 |      4 |    0 |          4 |
|           (Matrix_Vector_Activate_Batch_10_U0)                                                           |                                                      project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_10 |       1135 |       1135 |       0 |    0 |   749 |      0 |      0 |    0 |          0 |
|           conv_layer_7_activations_m_bias_0_U                                                            |        project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_10_conv_layer_7_activations_m_bias_0_ROM_AUTO_1R |         44 |         44 |       0 |    0 |    27 |      0 |      0 |    0 |          0 |
|           conv_layer_7_activations_m_bias_1_U                                                            |        project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_10_conv_layer_7_activations_m_bias_1_ROM_AUTO_1R |         48 |         48 |       0 |    0 |    29 |      0 |      0 |    0 |          0 |
|           flow_control_loop_delay_pipe_U                                                                 |                                                     project_top_level_0_0_0_top_level_0_flow_control_loop_delay_pipe_289 |        103 |        103 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           inputBuf_U                                                                                     |                            project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_7_inputBuf_RAM_AUTO_1R1W_290 |        113 |         33 |      80 |    0 |    32 |      0 |      0 |    0 |          0 |
|           mac_muladd_16ns_16s_32s_33_4_1_U333                                                            |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16ns_16s_32s_33_4_1_291 |         43 |         43 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16ns_16s_32s_33_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16ns_16s_32s_33_4_1_DSP48_0_296 |         43 |         43 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16s_16ns_32s_33_4_1_U334                                                            |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_32s_33_4_1_292 |         47 |         47 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16s_16ns_32s_33_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_32s_33_4_1_DSP48_0_295 |         47 |         47 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mul_16ns_16s_32_1_1_U331                                                                       |                                                              project_top_level_0_0_0_top_level_0_mul_16ns_16s_32_1_1_293 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mul_16s_16ns_32_1_1_U332                                                                       |                                                              project_top_level_0_0_0_top_level_0_mul_16s_16ns_32_1_1_294 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           p_ZL20conv_layer_7_weights_0_0_U                                                               |           project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_10_p_ZL20conv_layer_7_weights_0_0_ROM_AUTO_1R |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           p_ZL20conv_layer_7_weights_0_1_U                                                               |           project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_10_p_ZL20conv_layer_7_weights_0_1_ROM_AUTO_1R |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           p_ZL20conv_layer_7_weights_1_0_U                                                               |           project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_10_p_ZL20conv_layer_7_weights_1_0_ROM_AUTO_1R |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           p_ZL20conv_layer_7_weights_1_1_U                                                               |           project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_10_p_ZL20conv_layer_7_weights_1_1_ROM_AUTO_1R |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|         Matrix_Vector_Activate_Batch_1_U0                                                                |                                                       project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_1 |       2941 |       2793 |     148 |    0 |  1541 |      0 |     16 |    0 |         16 |
|           (Matrix_Vector_Activate_Batch_1_U0)                                                            |                                                       project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_1 |       2236 |       2236 |       0 |    0 |  1380 |      0 |     11 |    0 |          1 |
|           conv_layer_3_activations_m_bias_0_U                                                            |         project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_1_conv_layer_3_activations_m_bias_0_ROM_AUTO_1R |         14 |         14 |       0 |    0 |    24 |      0 |      0 |    0 |          0 |
|           conv_layer_3_activations_m_bias_1_U                                                            |         project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_1_conv_layer_3_activations_m_bias_1_ROM_AUTO_1R |         16 |         16 |       0 |    0 |    28 |      0 |      0 |    0 |          0 |
|           conv_layer_3_activations_m_bias_2_U                                                            |         project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_1_conv_layer_3_activations_m_bias_2_ROM_AUTO_1R |         13 |         13 |       0 |    0 |    20 |      0 |      0 |    0 |          0 |
|           conv_layer_3_activations_m_bias_3_U                                                            |         project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_1_conv_layer_3_activations_m_bias_3_ROM_AUTO_1R |         14 |         14 |       0 |    0 |    23 |      0 |      0 |    0 |          0 |
|           flow_control_loop_delay_pipe_U                                                                 |                                                     project_top_level_0_0_0_top_level_0_flow_control_loop_delay_pipe_260 |        105 |        105 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           inputBuf_U                                                                                     |                            project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_1_inputBuf_RAM_AUTO_1R1W_261 |        213 |         65 |     148 |    0 |    64 |      0 |      0 |    0 |          0 |
|           mac_muladd_16ns_16s_32s_33_4_1_U169                                                            |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16ns_16s_32s_33_4_1_262 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16ns_16s_32s_33_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16ns_16s_32s_33_4_1_DSP48_0_288 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16ns_16s_33s_34_4_1_U174                                                            |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16ns_16s_33s_34_4_1_263 |         82 |         82 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16ns_16s_33s_34_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16ns_16s_33s_34_4_1_DSP48_0_287 |         82 |         82 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16ns_16s_34s_34_4_1_U173                                                            |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16ns_16s_34s_34_4_1_264 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16ns_16s_34s_34_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16ns_16s_34s_34_4_1_DSP48_0_286 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16s_16ns_32s_33_4_1_U170                                                            |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_32s_33_4_1_265 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16s_16ns_32s_33_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_32s_33_4_1_DSP48_0_285 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16s_16ns_32s_33_4_1_U171                                                            |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_32s_33_4_1_266 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16s_16ns_32s_33_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_32s_33_4_1_DSP48_0_284 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16s_16ns_32s_33_4_1_U172                                                            |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_32s_33_4_1_267 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16s_16ns_32s_33_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_32s_33_4_1_DSP48_0_283 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16s_16ns_33s_33_4_1_U178                                                            |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_33s_33_4_1_268 |         79 |         79 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16s_16ns_33s_33_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_33s_33_4_1_DSP48_0_282 |         79 |         79 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16s_16ns_33s_34_4_1_U176                                                            |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_33s_34_4_1_269 |         82 |         82 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16s_16ns_33s_34_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_33s_34_4_1_DSP48_0_281 |         82 |         82 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16s_16ns_33s_34_4_1_U180                                                            |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_33s_34_4_1_270 |         84 |         84 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16s_16ns_33s_34_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_33s_34_4_1_DSP48_0_280 |         84 |         84 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16s_16ns_34s_34_4_1_U175                                                            |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_34s_34_4_1_271 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16s_16ns_34s_34_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_34s_34_4_1_DSP48_0_279 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16s_16ns_34s_34_4_1_U177                                                            |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_34s_34_4_1_272 |          4 |          4 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16s_16ns_34s_34_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_34s_34_4_1_DSP48_0_278 |          4 |          4 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16s_16ns_34s_34_4_1_U179                                                            |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_34s_34_4_1_273 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16s_16ns_34s_34_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_34s_34_4_1_DSP48_0_277 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mul_16ns_16s_32_1_1_U166                                                                       |                                                              project_top_level_0_0_0_top_level_0_mul_16ns_16s_32_1_1_274 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mul_16s_16ns_32_1_1_U167                                                                       |                                                              project_top_level_0_0_0_top_level_0_mul_16s_16ns_32_1_1_275 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mul_16s_16ns_32_1_1_U168                                                                       |                                                              project_top_level_0_0_0_top_level_0_mul_16s_16ns_32_1_1_276 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           p_ZL20conv_layer_3_weights_0_3_U                                                               |            project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_1_p_ZL20conv_layer_3_weights_0_3_ROM_AUTO_1R |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           p_ZL20conv_layer_3_weights_1_3_U                                                               |            project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_1_p_ZL20conv_layer_3_weights_1_3_ROM_AUTO_1R |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           p_ZL20conv_layer_3_weights_2_2_U                                                               |            project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_1_p_ZL20conv_layer_3_weights_2_2_ROM_AUTO_1R |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           p_ZL20conv_layer_3_weights_2_3_U                                                               |            project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_1_p_ZL20conv_layer_3_weights_2_3_ROM_AUTO_1R |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           p_ZL20conv_layer_3_weights_3_3_U                                                               |            project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_1_p_ZL20conv_layer_3_weights_3_3_ROM_AUTO_1R |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|         Matrix_Vector_Activate_Batch_2_U0                                                                |                                                       project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_2 |       1566 |       1446 |     120 |    0 |   849 |      8 |      0 |    0 |          4 |
|           (Matrix_Vector_Activate_Batch_2_U0)                                                            |                                                       project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_2 |       1120 |       1120 |       0 |    0 |   758 |      0 |      0 |    0 |          0 |
|           conv_layer_4_activations_m_bias_0_U                                                            |         project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_2_conv_layer_4_activations_m_bias_0_ROM_AUTO_1R |         44 |         44 |       0 |    0 |    28 |      0 |      0 |    0 |          0 |
|           conv_layer_4_activations_m_bias_1_U                                                            |         project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_2_conv_layer_4_activations_m_bias_1_ROM_AUTO_1R |         47 |         47 |       0 |    0 |    29 |      0 |      0 |    0 |          0 |
|           flow_control_loop_delay_pipe_U                                                                 |                                                     project_top_level_0_0_0_top_level_0_flow_control_loop_delay_pipe_252 |         97 |         97 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           inputBuf_U                                                                                     |                            project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_2_inputBuf_RAM_AUTO_1R1W_253 |        170 |         50 |     120 |    0 |    32 |      0 |      0 |    0 |          0 |
|           mac_muladd_16ns_16s_32s_33_4_1_U223                                                            |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16ns_16s_32s_33_4_1_254 |         46 |         46 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16ns_16s_32s_33_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16ns_16s_32s_33_4_1_DSP48_0_259 |         46 |         46 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16s_16ns_32s_33_4_1_U224                                                            |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_32s_33_4_1_255 |         46 |         46 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16s_16ns_32s_33_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_32s_33_4_1_DSP48_0_258 |         46 |         46 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mul_16ns_16s_32_1_1_U221                                                                       |                                                              project_top_level_0_0_0_top_level_0_mul_16ns_16s_32_1_1_256 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mul_16s_16ns_32_1_1_U222                                                                       |                                                              project_top_level_0_0_0_top_level_0_mul_16s_16ns_32_1_1_257 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           p_ZL20conv_layer_4_weights_0_0_U                                                               |            project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_2_p_ZL20conv_layer_4_weights_0_0_ROM_AUTO_1R |          0 |          0 |       0 |    0 |     0 |      2 |      0 |    0 |          0 |
|           p_ZL20conv_layer_4_weights_0_1_U                                                               |            project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_2_p_ZL20conv_layer_4_weights_0_1_ROM_AUTO_1R |          0 |          0 |       0 |    0 |     0 |      2 |      0 |    0 |          0 |
|           p_ZL20conv_layer_4_weights_1_0_U                                                               |            project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_2_p_ZL20conv_layer_4_weights_1_0_ROM_AUTO_1R |          0 |          0 |       0 |    0 |     0 |      2 |      0 |    0 |          0 |
|           p_ZL20conv_layer_4_weights_1_1_U                                                               |            project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_2_p_ZL20conv_layer_4_weights_1_1_ROM_AUTO_1R |          0 |          0 |       0 |    0 |     0 |      2 |      0 |    0 |          0 |
|         Matrix_Vector_Activate_Batch_3_U0                                                                |                                                       project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_3 |       1648 |       1528 |     120 |    0 |   851 |      8 |      0 |    0 |          4 |
|           (Matrix_Vector_Activate_Batch_3_U0)                                                            |                                                       project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_3 |       1202 |       1202 |       0 |    0 |   758 |      0 |      0 |    0 |          0 |
|           conv_layer_5_activations_m_bias_0_U                                                            |         project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_3_conv_layer_5_activations_m_bias_0_ROM_AUTO_1R |         45 |         45 |       0 |    0 |    29 |      0 |      0 |    0 |          0 |
|           conv_layer_5_activations_m_bias_1_U                                                            |         project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_3_conv_layer_5_activations_m_bias_1_ROM_AUTO_1R |         47 |         47 |       0 |    0 |    30 |      0 |      0 |    0 |          0 |
|           flow_control_loop_delay_pipe_U                                                                 |                                                     project_top_level_0_0_0_top_level_0_flow_control_loop_delay_pipe_245 |         99 |         99 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           inputBuf_U                                                                                     |                                project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_2_inputBuf_RAM_AUTO_1R1W |        170 |         50 |     120 |    0 |    32 |      0 |      0 |    0 |          0 |
|           mac_muladd_16ns_16s_32s_33_4_1_U241                                                            |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16ns_16s_32s_33_4_1_246 |         44 |         44 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16ns_16s_32s_33_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16ns_16s_32s_33_4_1_DSP48_0_251 |         44 |         44 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16s_16ns_32s_33_4_1_U242                                                            |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_32s_33_4_1_247 |         44 |         44 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16s_16ns_32s_33_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_32s_33_4_1_DSP48_0_250 |         44 |         44 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mul_16ns_16s_32_1_1_U239                                                                       |                                                              project_top_level_0_0_0_top_level_0_mul_16ns_16s_32_1_1_248 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mul_16s_16ns_32_1_1_U240                                                                       |                                                              project_top_level_0_0_0_top_level_0_mul_16s_16ns_32_1_1_249 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           p_ZL20conv_layer_5_weights_0_0_U                                                               |            project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_3_p_ZL20conv_layer_5_weights_0_0_ROM_AUTO_1R |          0 |          0 |       0 |    0 |     0 |      2 |      0 |    0 |          0 |
|           p_ZL20conv_layer_5_weights_0_1_U                                                               |            project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_3_p_ZL20conv_layer_5_weights_0_1_ROM_AUTO_1R |          0 |          0 |       0 |    0 |     0 |      2 |      0 |    0 |          0 |
|           p_ZL20conv_layer_5_weights_1_0_U                                                               |            project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_3_p_ZL20conv_layer_5_weights_1_0_ROM_AUTO_1R |          0 |          0 |       0 |    0 |     0 |      2 |      0 |    0 |          0 |
|           p_ZL20conv_layer_5_weights_1_1_U                                                               |            project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_3_p_ZL20conv_layer_5_weights_1_1_ROM_AUTO_1R |          0 |          0 |       0 |    0 |     0 |      2 |      0 |    0 |          0 |
|         Matrix_Vector_Activate_Batch_4_U0                                                                |                                                       project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_4 |       2477 |       2329 |     148 |    0 |  1439 |      0 |     16 |    0 |         16 |
|           (Matrix_Vector_Activate_Batch_4_U0)                                                            |                                                       project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_4 |       1819 |       1819 |       0 |    0 |  1358 |      0 |     11 |    0 |          1 |
|           conv_layer_8_activations_m_bias_0_U                                                            |         project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_4_conv_layer_8_activations_m_bias_0_ROM_AUTO_1R |          2 |          2 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           conv_layer_8_activations_m_bias_1_U                                                            |         project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_4_conv_layer_8_activations_m_bias_1_ROM_AUTO_1R |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           conv_layer_8_activations_m_bias_2_U                                                            |         project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_4_conv_layer_8_activations_m_bias_2_ROM_AUTO_1R |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|           conv_layer_8_activations_m_bias_3_U                                                            |         project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_4_conv_layer_8_activations_m_bias_3_ROM_AUTO_1R |         10 |         10 |       0 |    0 |    12 |      0 |      0 |    0 |          0 |
|           flow_control_loop_delay_pipe_U                                                                 |                                                     project_top_level_0_0_0_top_level_0_flow_control_loop_delay_pipe_217 |        113 |        113 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           inputBuf_U                                                                                     |                                project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_1_inputBuf_RAM_AUTO_1R1W |        213 |         65 |     148 |    0 |    64 |      0 |      0 |    0 |          0 |
|           mac_muladd_16ns_15s_31s_32_4_1_U380                                                            |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16ns_15s_31s_32_4_1_218 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16ns_15s_31s_32_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16ns_15s_31s_32_4_1_DSP48_0_244 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16ns_15s_32s_33_4_1_U385                                                            |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16ns_15s_32s_33_4_1_219 |         75 |         75 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16ns_15s_32s_33_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16ns_15s_32s_33_4_1_DSP48_0_243 |         75 |         75 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16ns_16s_34s_34_4_1_U384                                                            |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16ns_16s_34s_34_4_1_220 |          3 |          3 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16ns_16s_34s_34_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16ns_16s_34s_34_4_1_DSP48_0_242 |          3 |          3 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16s_16ns_32s_33_4_1_U381                                                            |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_32s_33_4_1_221 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16s_16ns_32s_33_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_32s_33_4_1_DSP48_0_241 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16s_16ns_32s_33_4_1_U382                                                            |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_32s_33_4_1_222 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16s_16ns_32s_33_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_32s_33_4_1_DSP48_0_240 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16s_16ns_32s_33_4_1_U383                                                            |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_32s_33_4_1_223 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16s_16ns_32s_33_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_32s_33_4_1_DSP48_0_239 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16s_16ns_33s_33_4_1_U387                                                            |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_33s_33_4_1_224 |         77 |         77 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16s_16ns_33s_33_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_33s_33_4_1_DSP48_0_238 |         77 |         77 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16s_16ns_33s_33_4_1_U391                                                            |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_33s_33_4_1_225 |         78 |         78 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16s_16ns_33s_33_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_33s_33_4_1_DSP48_0_237 |         78 |         78 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16s_16ns_33s_34_4_1_U389                                                            |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_33s_34_4_1_226 |         82 |         82 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16s_16ns_33s_34_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_33s_34_4_1_DSP48_0_236 |         82 |         82 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16s_16ns_34s_34_4_1_U386                                                            |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_34s_34_4_1_227 |          4 |          4 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16s_16ns_34s_34_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_34s_34_4_1_DSP48_0_235 |          4 |          4 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16s_16ns_34s_34_4_1_U388                                                            |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_34s_34_4_1_228 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16s_16ns_34s_34_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_34s_34_4_1_DSP48_0_234 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16s_16ns_34s_34_4_1_U390                                                            |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_34s_34_4_1_229 |          3 |          3 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16s_16ns_34s_34_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_34s_34_4_1_DSP48_0_233 |          3 |          3 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mul_16ns_15s_31_1_1_U377                                                                       |                                                              project_top_level_0_0_0_top_level_0_mul_16ns_15s_31_1_1_230 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mul_16s_16ns_32_1_1_U378                                                                       |                                                              project_top_level_0_0_0_top_level_0_mul_16s_16ns_32_1_1_231 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mul_16s_16ns_32_1_1_U379                                                                       |                                                              project_top_level_0_0_0_top_level_0_mul_16s_16ns_32_1_1_232 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           p_ZL20conv_layer_8_weights_0_0_U                                                               |            project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_4_p_ZL20conv_layer_8_weights_0_0_ROM_AUTO_1R |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           p_ZL20conv_layer_8_weights_1_3_U                                                               |            project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_4_p_ZL20conv_layer_8_weights_1_3_ROM_AUTO_1R |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           p_ZL20conv_layer_8_weights_2_0_U                                                               |            project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_4_p_ZL20conv_layer_8_weights_2_0_ROM_AUTO_1R |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           p_ZL20conv_layer_8_weights_2_3_U                                                               |            project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_4_p_ZL20conv_layer_8_weights_2_3_ROM_AUTO_1R |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           p_ZL20conv_layer_8_weights_3_3_U                                                               |            project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_4_p_ZL20conv_layer_8_weights_3_3_ROM_AUTO_1R |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|         Matrix_Vector_Activate_Batch_5_U0                                                                |                                                       project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_5 |        784 |        774 |      10 |    0 |   425 |      0 |      0 |    0 |          1 |
|           (Matrix_Vector_Activate_Batch_5_U0)                                                            |                                                       project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_5 |        621 |        621 |       0 |    0 |   405 |      0 |      0 |    0 |          0 |
|           conv_layer_10_activations_m_bias_718_U                                                         |      project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_5_conv_layer_10_activations_m_bias_718_ROM_AUTO_1R |          2 |          2 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           flow_control_loop_delay_pipe_U                                                                 |                                                     project_top_level_0_0_0_top_level_0_flow_control_loop_delay_pipe_213 |         98 |         98 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           inputBuf_U                                                                                     |                  project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_Transpose_1_inputBuf_RAM_AUTO_1R1W_214 |         19 |          9 |      10 |    0 |    16 |      0 |      0 |    0 |          0 |
|           mac_muladd_16ns_16s_34s_34_4_1_U461                                                            |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16ns_16s_34s_34_4_1_215 |         45 |         45 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16ns_16s_34s_34_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16ns_16s_34s_34_4_1_DSP48_0_216 |         45 |         45 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|         Matrix_Vector_Activate_Batch_6_U0                                                                |                                                       project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_6 |       5836 |       5756 |      80 |    0 |  3062 |      0 |     16 |    0 |         16 |
|           (Matrix_Vector_Activate_Batch_6_U0)                                                            |                                                       project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_6 |       4969 |       4969 |       0 |    0 |  3026 |      0 |      0 |    0 |          6 |
|           conv_layer_0_activations_m_bias_2_U                                                            |         project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_6_conv_layer_0_activations_m_bias_2_ROM_AUTO_1R |        308 |        308 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           flow_control_loop_delay_pipe_U                                                                 |                                                     project_top_level_0_0_0_top_level_0_flow_control_loop_delay_pipe_208 |        104 |        104 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           inputBuf_U                                                                                     |                                project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_6_inputBuf_RAM_AUTO_1R1W |        113 |         33 |      80 |    0 |    32 |      0 |      0 |    0 |          0 |
|           mac_muladd_17s_14s_31s_31_4_1_U28                                                              |                                                        project_top_level_0_0_0_top_level_0_mac_muladd_17s_14s_31s_31_4_1 |         67 |         67 |       0 |    0 |     0 |      0 |      0 |    0 |          2 |
|             top_level_0_mac_muladd_17s_14s_31s_31_4_1_DSP48_0_U                                          |                                                project_top_level_0_0_0_top_level_0_mac_muladd_17s_14s_31s_31_4_1_DSP48_0 |         67 |         67 |       0 |    0 |     0 |      0 |      0 |    0 |          2 |
|           mac_muladd_17s_15s_32s_32_4_1_U29                                                              |                                                        project_top_level_0_0_0_top_level_0_mac_muladd_17s_15s_32s_32_4_1 |         69 |         69 |       0 |    0 |     0 |      0 |      0 |    0 |          2 |
|             top_level_0_mac_muladd_17s_15s_32s_32_4_1_DSP48_0_U                                          |                                                project_top_level_0_0_0_top_level_0_mac_muladd_17s_15s_32s_32_4_1_DSP48_0 |         69 |         69 |       0 |    0 |     0 |      0 |      0 |    0 |          2 |
|           mac_muladd_17s_16s_33s_33_4_1_U26                                                              |                                                        project_top_level_0_0_0_top_level_0_mac_muladd_17s_16s_33s_33_4_1 |         67 |         67 |       0 |    0 |     0 |      0 |      0 |    0 |          2 |
|             top_level_0_mac_muladd_17s_16s_33s_33_4_1_DSP48_0_U                                          |                                            project_top_level_0_0_0_top_level_0_mac_muladd_17s_16s_33s_33_4_1_DSP48_0_212 |         67 |         67 |       0 |    0 |     0 |      0 |      0 |    0 |          2 |
|           mac_muladd_17s_16s_33s_33_4_1_U27                                                              |                                                    project_top_level_0_0_0_top_level_0_mac_muladd_17s_16s_33s_33_4_1_209 |         67 |         67 |       0 |    0 |     0 |      0 |      0 |    0 |          2 |
|             top_level_0_mac_muladd_17s_16s_33s_33_4_1_DSP48_0_U                                          |                                            project_top_level_0_0_0_top_level_0_mac_muladd_17s_16s_33s_33_4_1_DSP48_0_211 |         67 |         67 |       0 |    0 |     0 |      0 |      0 |    0 |          2 |
|           mac_muladd_17s_16s_33s_33_4_1_U30                                                              |                                                    project_top_level_0_0_0_top_level_0_mac_muladd_17s_16s_33s_33_4_1_210 |         83 |         83 |       0 |    0 |     0 |      0 |      0 |    0 |          2 |
|             top_level_0_mac_muladd_17s_16s_33s_33_4_1_DSP48_0_U                                          |                                                project_top_level_0_0_0_top_level_0_mac_muladd_17s_16s_33s_33_4_1_DSP48_0 |         83 |         83 |       0 |    0 |     0 |      0 |      0 |    0 |          2 |
|           p_ZL20conv_layer_0_weights_0_0_U                                                               |            project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_6_p_ZL20conv_layer_0_weights_0_0_ROM_AUTO_1R |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           p_ZL20conv_layer_0_weights_0_1_U                                                               |            project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_6_p_ZL20conv_layer_0_weights_0_1_ROM_AUTO_1R |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           p_ZL20conv_layer_0_weights_1_0_U                                                               |            project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_6_p_ZL20conv_layer_0_weights_1_0_ROM_AUTO_1R |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           p_ZL20conv_layer_0_weights_1_1_U                                                               |            project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_6_p_ZL20conv_layer_0_weights_1_1_ROM_AUTO_1R |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           p_ZL20conv_layer_0_weights_2_0_U                                                               |            project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_6_p_ZL20conv_layer_0_weights_2_0_ROM_AUTO_1R |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           p_ZL20conv_layer_0_weights_2_1_U                                                               |            project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_6_p_ZL20conv_layer_0_weights_2_1_ROM_AUTO_1R |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           p_ZL20conv_layer_0_weights_3_0_U                                                               |            project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_6_p_ZL20conv_layer_0_weights_3_0_ROM_AUTO_1R |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           p_ZL20conv_layer_0_weights_3_1_U                                                               |            project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_6_p_ZL20conv_layer_0_weights_3_1_ROM_AUTO_1R |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           p_ZL20conv_layer_0_weights_4_0_U                                                               |            project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_6_p_ZL20conv_layer_0_weights_4_0_ROM_AUTO_1R |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           p_ZL20conv_layer_0_weights_4_1_U                                                               |            project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_6_p_ZL20conv_layer_0_weights_4_1_ROM_AUTO_1R |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           p_ZL20conv_layer_0_weights_5_0_U                                                               |            project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_6_p_ZL20conv_layer_0_weights_5_0_ROM_AUTO_1R |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           p_ZL20conv_layer_0_weights_5_1_U                                                               |            project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_6_p_ZL20conv_layer_0_weights_5_1_ROM_AUTO_1R |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           p_ZL20conv_layer_0_weights_6_0_U                                                               |            project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_6_p_ZL20conv_layer_0_weights_6_0_ROM_AUTO_1R |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           p_ZL20conv_layer_0_weights_6_1_U                                                               |            project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_6_p_ZL20conv_layer_0_weights_6_1_ROM_AUTO_1R |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           p_ZL20conv_layer_0_weights_7_0_U                                                               |            project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_6_p_ZL20conv_layer_0_weights_7_0_ROM_AUTO_1R |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           p_ZL20conv_layer_0_weights_7_1_U                                                               |            project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_6_p_ZL20conv_layer_0_weights_7_1_ROM_AUTO_1R |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|         Matrix_Vector_Activate_Batch_7_U0                                                                |                                                       project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_7 |       1329 |       1249 |      80 |    0 |   836 |      4 |      0 |    0 |          4 |
|           (Matrix_Vector_Activate_Batch_7_U0)                                                            |                                                       project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_7 |        922 |        922 |       0 |    0 |   744 |      0 |      0 |    0 |          1 |
|           conv_layer_2_activations_m_bias_0_U                                                            |         project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_7_conv_layer_2_activations_m_bias_0_ROM_AUTO_1R |         17 |         17 |       0 |    0 |    29 |      0 |      0 |    0 |          0 |
|           conv_layer_2_activations_m_bias_1_U                                                            |         project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_7_conv_layer_2_activations_m_bias_1_ROM_AUTO_1R |         18 |         18 |       0 |    0 |    29 |      0 |      0 |    0 |          0 |
|           flow_control_loop_delay_pipe_U                                                                 |                                                     project_top_level_0_0_0_top_level_0_flow_control_loop_delay_pipe_202 |        116 |        116 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           inputBuf_U                                                                                     |                                project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_7_inputBuf_RAM_AUTO_1R1W |        113 |         33 |      80 |    0 |    32 |      0 |      0 |    0 |          0 |
|           mac_muladd_16ns_15s_32s_33_4_1_U146                                                            |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16ns_15s_32s_33_4_1_203 |         72 |         72 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16ns_15s_32s_33_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16ns_15s_32s_33_4_1_DSP48_0_207 |         72 |         72 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16s_16ns_32s_33_4_1_U147                                                            |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_32s_33_4_1_204 |         74 |         74 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16s_16ns_32s_33_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_32s_33_4_1_DSP48_0_206 |         74 |         74 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mul_16s_16ns_32_1_1_U145                                                                       |                                                              project_top_level_0_0_0_top_level_0_mul_16s_16ns_32_1_1_205 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           p_ZL20conv_layer_2_weights_0_0_U                                                               |            project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_7_p_ZL20conv_layer_2_weights_0_0_ROM_AUTO_1R |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|           p_ZL20conv_layer_2_weights_0_1_U                                                               |            project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_7_p_ZL20conv_layer_2_weights_0_1_ROM_AUTO_1R |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|           p_ZL20conv_layer_2_weights_1_0_U                                                               |            project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_7_p_ZL20conv_layer_2_weights_1_0_ROM_AUTO_1R |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|           p_ZL20conv_layer_2_weights_1_1_U                                                               |            project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_7_p_ZL20conv_layer_2_weights_1_1_ROM_AUTO_1R |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|         Matrix_Vector_Activate_Batch_8_U0                                                                |                                                       project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_8 |       2292 |       2218 |      74 |    0 |  1418 |      0 |     16 |    0 |         16 |
|           (Matrix_Vector_Activate_Batch_8_U0)                                                            |                                                       project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_8 |       1743 |       1743 |       0 |    0 |  1334 |      0 |     11 |    0 |          1 |
|           conv_layer_1_activations_m_bias_0_U                                                            |         project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_8_conv_layer_1_activations_m_bias_0_ROM_AUTO_1R |         11 |         11 |       0 |    0 |     8 |      0 |      0 |    0 |          0 |
|           conv_layer_1_activations_m_bias_1_U                                                            |         project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_8_conv_layer_1_activations_m_bias_1_ROM_AUTO_1R |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|           conv_layer_1_activations_m_bias_2_U                                                            |         project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_8_conv_layer_1_activations_m_bias_2_ROM_AUTO_1R |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|           conv_layer_1_activations_m_bias_3_U                                                            |         project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_8_conv_layer_1_activations_m_bias_3_ROM_AUTO_1R |          1 |          1 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|           flow_control_loop_delay_pipe_U                                                                 |                                                     project_top_level_0_0_0_top_level_0_flow_control_loop_delay_pipe_175 |        102 |        102 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           inputBuf_U                                                                                     |                            project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_8_inputBuf_RAM_AUTO_1R1W_176 |        107 |         33 |      74 |    0 |    64 |      0 |      0 |    0 |          0 |
|           mac_muladd_16ns_15s_31s_32_4_1_U81                                                             |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16ns_15s_31s_32_4_1_177 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16ns_15s_31s_32_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16ns_15s_31s_32_4_1_DSP48_0_201 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16ns_15s_32s_33_4_1_U88                                                             |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16ns_15s_32s_33_4_1_178 |         76 |         76 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16ns_15s_32s_33_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16ns_15s_32s_33_4_1_DSP48_0_200 |         76 |         76 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16ns_16s_32s_33_4_1_U79                                                             |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16ns_16s_32s_33_4_1_179 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16ns_16s_32s_33_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16ns_16s_32s_33_4_1_DSP48_0_199 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16ns_16s_33s_34_4_1_U84                                                             |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16ns_16s_33s_34_4_1_180 |         79 |         79 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16ns_16s_33s_34_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16ns_16s_33s_34_4_1_DSP48_0_198 |         79 |         79 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16ns_16s_34s_34_4_1_U83                                                             |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16ns_16s_34s_34_4_1_181 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16ns_16s_34s_34_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16ns_16s_34s_34_4_1_DSP48_0_197 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16s_16ns_32s_33_4_1_U80                                                             |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_32s_33_4_1_182 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16s_16ns_32s_33_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_32s_33_4_1_DSP48_0_196 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16s_16ns_32s_33_4_1_U82                                                             |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_32s_33_4_1_183 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16s_16ns_32s_33_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_32s_33_4_1_DSP48_0_195 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16s_16ns_33s_33_4_1_U86                                                             |                                                       project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_33s_33_4_1 |         76 |         76 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16s_16ns_33s_33_4_1_DSP48_0_U                                         |                                               project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_33s_33_4_1_DSP48_0 |         76 |         76 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16s_16ns_33s_34_4_1_U90                                                             |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_33s_34_4_1_184 |         83 |         83 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16s_16ns_33s_34_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_33s_34_4_1_DSP48_0_194 |         83 |         83 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16s_16ns_34s_34_4_1_U85                                                             |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_34s_34_4_1_185 |          4 |          4 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16s_16ns_34s_34_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_34s_34_4_1_DSP48_0_193 |          4 |          4 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16s_16ns_34s_34_4_1_U87                                                             |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_34s_34_4_1_186 |          4 |          4 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16s_16ns_34s_34_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_34s_34_4_1_DSP48_0_192 |          4 |          4 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16s_16ns_34s_34_4_1_U89                                                             |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_34s_34_4_1_187 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16s_16ns_34s_34_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_34s_34_4_1_DSP48_0_191 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mul_16ns_15s_31_1_1_U77                                                                        |                                                              project_top_level_0_0_0_top_level_0_mul_16ns_15s_31_1_1_188 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mul_16ns_16s_32_1_1_U76                                                                        |                                                              project_top_level_0_0_0_top_level_0_mul_16ns_16s_32_1_1_189 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mul_16s_16ns_32_1_1_U78                                                                        |                                                              project_top_level_0_0_0_top_level_0_mul_16s_16ns_32_1_1_190 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           p_ZL20conv_layer_1_weights_0_3_U                                                               |            project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_8_p_ZL20conv_layer_1_weights_0_3_ROM_AUTO_1R |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           p_ZL20conv_layer_1_weights_1_2_U                                                               |            project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_8_p_ZL20conv_layer_1_weights_1_2_ROM_AUTO_1R |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           p_ZL20conv_layer_1_weights_1_3_U                                                               |            project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_8_p_ZL20conv_layer_1_weights_1_3_ROM_AUTO_1R |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           p_ZL20conv_layer_1_weights_2_3_U                                                               |            project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_8_p_ZL20conv_layer_1_weights_2_3_ROM_AUTO_1R |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           p_ZL20conv_layer_1_weights_3_3_U                                                               |            project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_8_p_ZL20conv_layer_1_weights_3_3_ROM_AUTO_1R |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|         Matrix_Vector_Activate_Batch_9_U0                                                                |                                                       project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_9 |       2161 |       2087 |      74 |    0 |  1416 |      0 |     16 |    0 |         16 |
|           (Matrix_Vector_Activate_Batch_9_U0)                                                            |                                                       project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_9 |       1609 |       1609 |       0 |    0 |  1330 |      0 |     12 |    0 |          0 |
|           conv_layer_9_activations_m_bias_0_U                                                            |         project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_9_conv_layer_9_activations_m_bias_0_ROM_AUTO_1R |          8 |          8 |       0 |    0 |     8 |      0 |      0 |    0 |          0 |
|           conv_layer_9_activations_m_bias_1_U                                                            |         project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_9_conv_layer_9_activations_m_bias_1_ROM_AUTO_1R |          6 |          6 |       0 |    0 |     7 |      0 |      0 |    0 |          0 |
|           conv_layer_9_activations_m_bias_2_U                                                            |         project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_9_conv_layer_9_activations_m_bias_2_ROM_AUTO_1R |          2 |          2 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|           conv_layer_9_activations_m_bias_3_U                                                            |         project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_9_conv_layer_9_activations_m_bias_3_ROM_AUTO_1R |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           flow_control_loop_delay_pipe_U                                                                 |                                                     project_top_level_0_0_0_top_level_0_flow_control_loop_delay_pipe_151 |        100 |        100 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           inputBuf_U                                                                                     |                                project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_8_inputBuf_RAM_AUTO_1R1W |        107 |         33 |      74 |    0 |    64 |      0 |      0 |    0 |          0 |
|           mac_muladd_16ns_15s_31s_32_4_1_U426                                                            |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16ns_15s_31s_32_4_1_152 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16ns_15s_31s_32_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16ns_15s_31s_32_4_1_DSP48_0_174 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16ns_15s_32s_33_4_1_U434                                                            |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16ns_15s_32s_33_4_1_153 |         81 |         81 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16ns_15s_32s_33_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16ns_15s_32s_33_4_1_DSP48_0_173 |         81 |         81 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16ns_15s_34s_34_4_1_U433                                                            |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16ns_15s_34s_34_4_1_154 |          4 |          4 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16ns_15s_34s_34_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16ns_15s_34s_34_4_1_DSP48_0_172 |          4 |          4 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16ns_16s_32s_33_4_1_U423                                                            |                                                       project_top_level_0_0_0_top_level_0_mac_muladd_16ns_16s_32s_33_4_1 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16ns_16s_32s_33_4_1_DSP48_0_U                                         |                                               project_top_level_0_0_0_top_level_0_mac_muladd_16ns_16s_32s_33_4_1_DSP48_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16ns_16s_33s_34_4_1_U428                                                            |                                                       project_top_level_0_0_0_top_level_0_mac_muladd_16ns_16s_33s_34_4_1 |         80 |         80 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16ns_16s_33s_34_4_1_DSP48_0_U                                         |                                               project_top_level_0_0_0_top_level_0_mac_muladd_16ns_16s_33s_34_4_1_DSP48_0 |         80 |         80 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16ns_16s_34s_34_4_1_U427                                                            |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16ns_16s_34s_34_4_1_155 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16ns_16s_34s_34_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16ns_16s_34s_34_4_1_DSP48_0_171 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16s_16ns_32s_33_4_1_U424                                                            |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_32s_33_4_1_156 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16s_16ns_32s_33_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_32s_33_4_1_DSP48_0_170 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16s_16ns_32s_33_4_1_U425                                                            |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_32s_33_4_1_157 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16s_16ns_32s_33_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_32s_33_4_1_DSP48_0_169 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16s_16ns_33s_34_4_1_U430                                                            |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_33s_34_4_1_158 |         80 |         80 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16s_16ns_33s_34_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_33s_34_4_1_DSP48_0_168 |         80 |         80 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16s_16ns_33s_34_4_1_U432                                                            |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_33s_34_4_1_159 |         83 |         83 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16s_16ns_33s_34_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_33s_34_4_1_DSP48_0_167 |         83 |         83 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16s_16ns_34s_34_4_1_U429                                                            |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_34s_34_4_1_160 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16s_16ns_34s_34_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_34s_34_4_1_DSP48_0_166 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16s_16ns_34s_34_4_1_U431                                                            |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_34s_34_4_1_161 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16s_16ns_34s_34_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_34s_34_4_1_DSP48_0_165 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mul_16ns_15s_31_1_1_U422                                                                       |                                                              project_top_level_0_0_0_top_level_0_mul_16ns_15s_31_1_1_162 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mul_16ns_16s_32_1_1_U419                                                                       |                                                                  project_top_level_0_0_0_top_level_0_mul_16ns_16s_32_1_1 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mul_16s_16ns_32_1_1_U420                                                                       |                                                              project_top_level_0_0_0_top_level_0_mul_16s_16ns_32_1_1_163 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mul_16s_16ns_32_1_1_U421                                                                       |                                                              project_top_level_0_0_0_top_level_0_mul_16s_16ns_32_1_1_164 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           p_ZL20conv_layer_9_weights_0_3_U                                                               |            project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_9_p_ZL20conv_layer_9_weights_0_3_ROM_AUTO_1R |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           p_ZL20conv_layer_9_weights_1_3_U                                                               |            project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_9_p_ZL20conv_layer_9_weights_1_3_ROM_AUTO_1R |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           p_ZL20conv_layer_9_weights_2_3_U                                                               |            project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_9_p_ZL20conv_layer_9_weights_2_3_ROM_AUTO_1R |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           p_ZL20conv_layer_9_weights_3_3_U                                                               |            project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_9_p_ZL20conv_layer_9_weights_3_3_ROM_AUTO_1R |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|         Matrix_Vector_Activate_Batch_Transpose_1_U0                                                      |                                             project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_Transpose_1 |        747 |        737 |      10 |    0 |   589 |      0 |      1 |    0 |          1 |
|           (Matrix_Vector_Activate_Batch_Transpose_1_U0)                                                  |                                             project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_Transpose_1 |        485 |        485 |       0 |    0 |   542 |      0 |      0 |    0 |          0 |
|           convtranspose_1_activations_m_bias_716_U                                                       |     project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_Transpose_1_convtranspose_1_activations_m_bias_7OgC |         16 |         16 |       0 |    0 |    29 |      0 |      0 |    0 |          0 |
|           convtranspose_1_weights_U                                                                      |         project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_Transpose_1_convtranspose_1_weights_ROM_AUTO_1R |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           flow_control_loop_delay_pipe_U                                                                 |                                                     project_top_level_0_0_0_top_level_0_flow_control_loop_delay_pipe_148 |        153 |        153 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           inputBuf_U                                                                                     |                      project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_Transpose_1_inputBuf_RAM_AUTO_1R1W |         19 |          9 |      10 |    0 |    16 |      0 |      0 |    0 |          0 |
|           mac_muladd_16ns_16s_34s_34_4_1_U353                                                            |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16ns_16s_34s_34_4_1_149 |         78 |         78 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16ns_16s_34s_34_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16ns_16s_34s_34_4_1_DSP48_0_150 |         78 |         78 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|         Matrix_Vector_Activate_Batch_Transpose_U0                                                        |                                               project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_Transpose |        736 |        726 |      10 |    0 |   524 |      2 |      0 |    0 |          1 |
|           (Matrix_Vector_Activate_Batch_Transpose_U0)                                                    |                                               project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_Transpose |        473 |        473 |       0 |    0 |   474 |      0 |      0 |    0 |          0 |
|           convtranspose_0_activations_m_bias_717_U                                                       |     project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_Transpose_convtranspose_0_activations_m_bias_717Ee0 |         19 |         19 |       0 |    0 |    32 |      0 |      0 |    0 |          0 |
|           convtranspose_0_weights_U                                                                      |           project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_Transpose_convtranspose_0_weights_ROM_AUTO_1R |          0 |          0 |       0 |    0 |     0 |      2 |      0 |    0 |          0 |
|           flow_control_loop_delay_pipe_U                                                                 |                                                     project_top_level_0_0_0_top_level_0_flow_control_loop_delay_pipe_147 |        151 |        151 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           inputBuf_U                                                                                     |                        project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_Transpose_inputBuf_RAM_AUTO_1R1W |         19 |          9 |      10 |    0 |    16 |      0 |      0 |    0 |          0 |
|           mac_muladd_16ns_16s_34s_34_4_1_U261                                                            |                                                       project_top_level_0_0_0_top_level_0_mac_muladd_16ns_16s_34s_34_4_1 |         76 |         76 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16ns_16s_34s_34_4_1_DSP48_0_U                                         |                                               project_top_level_0_0_0_top_level_0_mac_muladd_16ns_16s_34s_34_4_1_DSP48_0 |         76 |         76 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|         Matrix_Vector_Activate_Batch_U0                                                                  |                                                         project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch |       2264 |       2264 |       0 |    0 |  1349 |      1 |     16 |    0 |         16 |
|           (Matrix_Vector_Activate_Batch_U0)                                                              |                                                         project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch |       1788 |       1788 |       0 |    0 |  1328 |      0 |     11 |    0 |          1 |
|           conv_layer_6_activations_m_bias_0_U                                                            |           project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_conv_layer_6_activations_m_bias_0_ROM_AUTO_1R |          7 |          7 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|           conv_layer_6_activations_m_bias_1_U                                                            |           project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_conv_layer_6_activations_m_bias_1_ROM_AUTO_1R |          8 |          8 |       0 |    0 |     8 |      0 |      0 |    0 |          0 |
|           conv_layer_6_activations_m_bias_2_U                                                            |           project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_conv_layer_6_activations_m_bias_2_ROM_AUTO_1R |          2 |          2 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|           conv_layer_6_activations_m_bias_3_U                                                            |           project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_conv_layer_6_activations_m_bias_3_ROM_AUTO_1R |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           flow_control_loop_delay_pipe_U                                                                 |                                                     project_top_level_0_0_0_top_level_0_flow_control_loop_delay_pipe_133 |        103 |        103 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           inputBuf_U                                                                                     |                                  project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_inputBuf_RAM_AUTO_1R1W |         33 |         33 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|           mac_muladd_16ns_15s_31s_32_4_1_U288                                                            |                                                       project_top_level_0_0_0_top_level_0_mac_muladd_16ns_15s_31s_32_4_1 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16ns_15s_31s_32_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16ns_15s_31s_32_4_1_DSP48_0_146 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16ns_15s_31s_32_4_1_U289                                                            |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16ns_15s_31s_32_4_1_134 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16ns_15s_31s_32_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16ns_15s_31s_32_4_1_DSP48_0_145 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16ns_15s_31s_32_4_1_U291                                                            |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16ns_15s_31s_32_4_1_135 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16ns_15s_31s_32_4_1_DSP48_0_U                                         |                                               project_top_level_0_0_0_top_level_0_mac_muladd_16ns_15s_31s_32_4_1_DSP48_0 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16ns_15s_32s_33_4_1_U293                                                            |                                                       project_top_level_0_0_0_top_level_0_mac_muladd_16ns_15s_32s_33_4_1 |         77 |         77 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16ns_15s_32s_33_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16ns_15s_32s_33_4_1_DSP48_0_144 |         77 |         77 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16ns_15s_32s_33_4_1_U295                                                            |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16ns_15s_32s_33_4_1_136 |         78 |         78 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16ns_15s_32s_33_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16ns_15s_32s_33_4_1_DSP48_0_143 |         78 |         78 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16ns_15s_32s_33_4_1_U299                                                            |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16ns_15s_32s_33_4_1_137 |         80 |         80 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16ns_15s_32s_33_4_1_DSP48_0_U                                         |                                               project_top_level_0_0_0_top_level_0_mac_muladd_16ns_15s_32s_33_4_1_DSP48_0 |         80 |         80 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16ns_15s_34s_34_4_1_U292                                                            |                                                       project_top_level_0_0_0_top_level_0_mac_muladd_16ns_15s_34s_34_4_1 |          4 |          4 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16ns_15s_34s_34_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16ns_15s_34s_34_4_1_DSP48_0_142 |          4 |          4 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16ns_15s_34s_34_4_1_U298                                                            |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16ns_15s_34s_34_4_1_138 |          4 |          4 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16ns_15s_34s_34_4_1_DSP48_0_U                                         |                                               project_top_level_0_0_0_top_level_0_mac_muladd_16ns_15s_34s_34_4_1_DSP48_0 |          4 |          4 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16s_16ns_32s_33_4_1_U290                                                            |                                                       project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_32s_33_4_1 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16s_16ns_32s_33_4_1_DSP48_0_U                                         |                                               project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_32s_33_4_1_DSP48_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16s_16ns_33s_34_4_1_U297                                                            |                                                       project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_33s_34_4_1 |         78 |         78 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16s_16ns_33s_34_4_1_DSP48_0_U                                         |                                               project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_33s_34_4_1_DSP48_0 |         78 |         78 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16s_16ns_34s_34_4_1_U294                                                            |                                                       project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_34s_34_4_1 |          4 |          4 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16s_16ns_34s_34_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_34s_34_4_1_DSP48_0_141 |          4 |          4 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16s_16ns_34s_34_4_1_U296                                                            |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_34s_34_4_1_139 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16s_16ns_34s_34_4_1_DSP48_0_U                                         |                                               project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_34s_34_4_1_DSP48_0 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mul_16ns_15s_31_1_1_U285                                                                       |                                                                  project_top_level_0_0_0_top_level_0_mul_16ns_15s_31_1_1 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mul_16ns_15s_31_1_1_U287                                                                       |                                                              project_top_level_0_0_0_top_level_0_mul_16ns_15s_31_1_1_140 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mul_16s_16ns_32_1_1_U286                                                                       |                                                                  project_top_level_0_0_0_top_level_0_mul_16s_16ns_32_1_1 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           p_ZL20conv_layer_6_weights_0_3_U                                                               |              project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_p_ZL20conv_layer_6_weights_0_3_ROM_AUTO_1R |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           p_ZL20conv_layer_6_weights_1_1_U                                                               |              project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_p_ZL20conv_layer_6_weights_1_1_ROM_AUTO_1R |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           p_ZL20conv_layer_6_weights_1_3_U                                                               |              project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_p_ZL20conv_layer_6_weights_1_3_ROM_AUTO_1R |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           p_ZL20conv_layer_6_weights_2_3_U                                                               |              project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_p_ZL20conv_layer_6_weights_2_3_ROM_AUTO_1R |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           p_ZL20conv_layer_6_weights_3_3_U                                                               |              project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_p_ZL20conv_layer_6_weights_3_3_ROM_AUTO_1R |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|         Mem2Stream_Batch_36864u_128_U0                                                                   |                                                        project_top_level_0_0_0_top_level_0_Mem2Stream_Batch_36864u_128_s |         55 |         55 |       0 |    0 |   161 |      0 |      0 |    0 |          0 |
|           (Mem2Stream_Batch_36864u_128_U0)                                                               |                                                        project_top_level_0_0_0_top_level_0_Mem2Stream_Batch_36864u_128_s |         24 |         24 |       0 |    0 |   160 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_U                                                                       |                                                           project_top_level_0_0_0_top_level_0_flow_control_loop_pipe_132 |         33 |         33 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|         Pool_batch_16u_1u_4u_Slice_Slice_ap_uint_ap_uint_MaxPoolFunction_U0                              |                   project_top_level_0_0_0_top_level_0_Pool_batch_16u_1u_4u_Slice_Slice_ap_uint_ap_uint_MaxPoolFunction_s |        110 |        110 |       0 |    0 |    76 |      0 |      0 |    0 |          0 |
|           (Pool_batch_16u_1u_4u_Slice_Slice_ap_uint_ap_uint_MaxPoolFunction_U0)                          |                   project_top_level_0_0_0_top_level_0_Pool_batch_16u_1u_4u_Slice_Slice_ap_uint_ap_uint_MaxPoolFunction_s |          5 |          5 |       0 |    0 |    75 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_U                                                                       |                                                           project_top_level_0_0_0_top_level_0_flow_control_loop_pipe_131 |        105 |        105 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|         Pool_batch_32u_1u_4u_Slice_Slice_ap_uint_ap_uint_MaxPoolFunction_U0                              |                   project_top_level_0_0_0_top_level_0_Pool_batch_32u_1u_4u_Slice_Slice_ap_uint_ap_uint_MaxPoolFunction_s |        106 |        106 |       0 |    0 |    75 |      0 |      0 |    0 |          0 |
|           (Pool_batch_32u_1u_4u_Slice_Slice_ap_uint_ap_uint_MaxPoolFunction_U0)                          |                   project_top_level_0_0_0_top_level_0_Pool_batch_32u_1u_4u_Slice_Slice_ap_uint_ap_uint_MaxPoolFunction_s |          8 |          8 |       0 |    0 |    74 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_U                                                                       |                                                           project_top_level_0_0_0_top_level_0_flow_control_loop_pipe_130 |         99 |         99 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|         SameResize_Batch_2u_128u_3u_1u_18u_ap_int_16_2u_U0                                               |                                    project_top_level_0_0_0_top_level_0_SameResize_Batch_2u_128u_3u_1u_18u_ap_int_16_2u_s |        126 |        126 |       0 |    0 |   126 |      0 |      0 |    0 |          0 |
|           (SameResize_Batch_2u_128u_3u_1u_18u_ap_int_16_2u_U0)                                           |                                    project_top_level_0_0_0_top_level_0_SameResize_Batch_2u_128u_3u_1u_18u_ap_int_16_2u_s |         27 |         27 |       0 |    0 |   124 |      0 |      0 |    0 |          0 |
|           flow_control_loop_delay_pipe_U                                                                 |                                                     project_top_level_0_0_0_top_level_0_flow_control_loop_delay_pipe_129 |        100 |        100 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|         SameResize_Batch_2u_32u_3u_1u_32u_ap_int_16_2u_7_U0                                              |                                     project_top_level_0_0_0_top_level_0_SameResize_Batch_2u_32u_3u_1u_32u_ap_int_16_2u_7 |        110 |        110 |       0 |    0 |   116 |      0 |      0 |    0 |          0 |
|           (SameResize_Batch_2u_32u_3u_1u_32u_ap_int_16_2u_7_U0)                                          |                                     project_top_level_0_0_0_top_level_0_SameResize_Batch_2u_32u_3u_1u_32u_ap_int_16_2u_7 |         37 |         37 |       0 |    0 |   114 |      0 |      0 |    0 |          0 |
|           flow_control_loop_delay_pipe_U                                                                 |                                                     project_top_level_0_0_0_top_level_0_flow_control_loop_delay_pipe_128 |         76 |         76 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|         SameResize_Batch_2u_32u_3u_1u_32u_ap_int_16_2u_U0                                                |                                     project_top_level_0_0_0_top_level_0_SameResize_Batch_2u_32u_3u_1u_32u_ap_int_16_2u_s |        110 |        110 |       0 |    0 |   116 |      0 |      0 |    0 |          0 |
|           (SameResize_Batch_2u_32u_3u_1u_32u_ap_int_16_2u_U0)                                            |                                     project_top_level_0_0_0_top_level_0_SameResize_Batch_2u_32u_3u_1u_32u_ap_int_16_2u_s |         36 |         36 |       0 |    0 |   114 |      0 |      0 |    0 |          0 |
|           flow_control_loop_delay_pipe_U                                                                 |                                                     project_top_level_0_0_0_top_level_0_flow_control_loop_delay_pipe_127 |         76 |         76 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|         SameResize_Batch_2u_64u_3u_1u_16u_ap_int_16_2u_5_U0                                              |                                     project_top_level_0_0_0_top_level_0_SameResize_Batch_2u_64u_3u_1u_16u_ap_int_16_2u_5 |        120 |        120 |       0 |    0 |   119 |      0 |      0 |    0 |          0 |
|           (SameResize_Batch_2u_64u_3u_1u_16u_ap_int_16_2u_5_U0)                                          |                                     project_top_level_0_0_0_top_level_0_SameResize_Batch_2u_64u_3u_1u_16u_ap_int_16_2u_5 |         35 |         35 |       0 |    0 |   117 |      0 |      0 |    0 |          0 |
|           flow_control_loop_delay_pipe_U                                                                 |                                                     project_top_level_0_0_0_top_level_0_flow_control_loop_delay_pipe_126 |         87 |         87 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|         SameResize_Batch_2u_64u_3u_1u_16u_ap_int_16_2u_U0                                                |                                     project_top_level_0_0_0_top_level_0_SameResize_Batch_2u_64u_3u_1u_16u_ap_int_16_2u_s |        119 |        119 |       0 |    0 |   119 |      0 |      0 |    0 |          0 |
|           (SameResize_Batch_2u_64u_3u_1u_16u_ap_int_16_2u_U0)                                            |                                     project_top_level_0_0_0_top_level_0_SameResize_Batch_2u_64u_3u_1u_16u_ap_int_16_2u_s |         36 |         36 |       0 |    0 |   117 |      0 |      0 |    0 |          0 |
|           flow_control_loop_delay_pipe_U                                                                 |                                                     project_top_level_0_0_0_top_level_0_flow_control_loop_delay_pipe_125 |         85 |         85 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|         SameResize_Batch_4u_128u_3u_1u_16u_ap_int_16_2u_1_U0                                             |                                    project_top_level_0_0_0_top_level_0_SameResize_Batch_4u_128u_3u_1u_16u_ap_int_16_2u_1 |        125 |        125 |       0 |    0 |   154 |      0 |      0 |    0 |          0 |
|           (SameResize_Batch_4u_128u_3u_1u_16u_ap_int_16_2u_1_U0)                                         |                                    project_top_level_0_0_0_top_level_0_SameResize_Batch_4u_128u_3u_1u_16u_ap_int_16_2u_1 |         36 |         36 |       0 |    0 |   152 |      0 |      0 |    0 |          0 |
|           flow_control_loop_delay_pipe_U                                                                 |                                                     project_top_level_0_0_0_top_level_0_flow_control_loop_delay_pipe_124 |         90 |         90 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|         SameResize_Batch_4u_128u_3u_1u_16u_ap_int_16_2u_U0                                               |                                    project_top_level_0_0_0_top_level_0_SameResize_Batch_4u_128u_3u_1u_16u_ap_int_16_2u_s |        128 |        128 |       0 |    0 |   154 |      0 |      0 |    0 |          0 |
|           (SameResize_Batch_4u_128u_3u_1u_16u_ap_int_16_2u_U0)                                           |                                    project_top_level_0_0_0_top_level_0_SameResize_Batch_4u_128u_3u_1u_16u_ap_int_16_2u_s |         25 |         25 |       0 |    0 |   152 |      0 |      0 |    0 |          0 |
|           flow_control_loop_delay_pipe_U                                                                 |                                                     project_top_level_0_0_0_top_level_0_flow_control_loop_delay_pipe_123 |        104 |        104 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|         SameResize_Batch_4u_128u_3u_1u_32u_ap_int_16_2u_U0                                               |                                    project_top_level_0_0_0_top_level_0_SameResize_Batch_4u_128u_3u_1u_32u_ap_int_16_2u_s |        135 |        135 |       0 |    0 |   158 |      0 |      0 |    0 |          0 |
|           (SameResize_Batch_4u_128u_3u_1u_32u_ap_int_16_2u_U0)                                           |                                    project_top_level_0_0_0_top_level_0_SameResize_Batch_4u_128u_3u_1u_32u_ap_int_16_2u_s |         24 |         24 |       0 |    0 |   156 |      0 |      0 |    0 |          0 |
|           flow_control_loop_delay_pipe_U                                                                 |                                                     project_top_level_0_0_0_top_level_0_flow_control_loop_delay_pipe_122 |        112 |        112 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|         SameResize_Batch_4u_64u_3u_1u_32u_ap_int_16_2u_U0                                                |                                     project_top_level_0_0_0_top_level_0_SameResize_Batch_4u_64u_3u_1u_32u_ap_int_16_2u_s |        121 |        121 |       0 |    0 |   151 |      0 |      0 |    0 |          0 |
|           (SameResize_Batch_4u_64u_3u_1u_32u_ap_int_16_2u_U0)                                            |                                     project_top_level_0_0_0_top_level_0_SameResize_Batch_4u_64u_3u_1u_32u_ap_int_16_2u_s |         22 |         22 |       0 |    0 |   149 |      0 |      0 |    0 |          0 |
|           flow_control_loop_delay_pipe_U                                                                 |                                                     project_top_level_0_0_0_top_level_0_flow_control_loop_delay_pipe_121 |        100 |        100 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|         SameResize_Batch_4u_64u_3u_1u_64u_ap_int_16_2u_U0                                                |                                     project_top_level_0_0_0_top_level_0_SameResize_Batch_4u_64u_3u_1u_64u_ap_int_16_2u_s |        129 |        129 |       0 |    0 |   155 |      0 |      0 |    0 |          0 |
|           (SameResize_Batch_4u_64u_3u_1u_64u_ap_int_16_2u_U0)                                            |                                     project_top_level_0_0_0_top_level_0_SameResize_Batch_4u_64u_3u_1u_64u_ap_int_16_2u_s |         23 |         23 |       0 |    0 |   153 |      0 |      0 |    0 |          0 |
|           flow_control_loop_delay_pipe_U                                                                 |                                                     project_top_level_0_0_0_top_level_0_flow_control_loop_delay_pipe_120 |        107 |        107 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|         Stream2Mem_Batch_4096u_128_U0                                                                    |                                                         project_top_level_0_0_0_top_level_0_Stream2Mem_Batch_4096u_128_s |         52 |         52 |       0 |    0 |   233 |      0 |      0 |    0 |          0 |
|           (Stream2Mem_Batch_4096u_128_U0)                                                                |                                                         project_top_level_0_0_0_top_level_0_Stream2Mem_Batch_4096u_128_s |         30 |         30 |       0 |    0 |   232 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_U                                                                       |                                                           project_top_level_0_0_0_top_level_0_flow_control_loop_pipe_119 |         25 |         25 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|         StreamingDataWidthConverter_Batch_128u_32u_36864u_U0                                             |                                  project_top_level_0_0_0_top_level_0_StreamingDataWidthConverter_Batch_128u_32u_36864u_s |        138 |        138 |       0 |    0 |   293 |      0 |      0 |    0 |          0 |
|           (StreamingDataWidthConverter_Batch_128u_32u_36864u_U0)                                         |                                  project_top_level_0_0_0_top_level_0_StreamingDataWidthConverter_Batch_128u_32u_36864u_s |         96 |         96 |       0 |    0 |   291 |      0 |      0 |    0 |          0 |
|           flow_control_loop_delay_pipe_U                                                                 |                                                     project_top_level_0_0_0_top_level_0_flow_control_loop_delay_pipe_118 |         43 |         43 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|         StreamingDataWidthConverter_Batch_128u_64u_32768u_U0                                             |                                  project_top_level_0_0_0_top_level_0_StreamingDataWidthConverter_Batch_128u_64u_32768u_s |        135 |        135 |       0 |    0 |   259 |      0 |      0 |    0 |          0 |
|           (StreamingDataWidthConverter_Batch_128u_64u_32768u_U0)                                         |                                  project_top_level_0_0_0_top_level_0_StreamingDataWidthConverter_Batch_128u_64u_32768u_s |         96 |         96 |       0 |    0 |   257 |      0 |      0 |    0 |          0 |
|           flow_control_loop_delay_pipe_U                                                                 |                                                     project_top_level_0_0_0_top_level_0_flow_control_loop_delay_pipe_117 |         40 |         40 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|         StreamingDataWidthConverter_Batch_16u_128u_32768u_U0                                             |                                  project_top_level_0_0_0_top_level_0_StreamingDataWidthConverter_Batch_16u_128u_32768u_s |        102 |        102 |       0 |    0 |   296 |      0 |      0 |    0 |          0 |
|           (StreamingDataWidthConverter_Batch_16u_128u_32768u_U0)                                         |                                  project_top_level_0_0_0_top_level_0_StreamingDataWidthConverter_Batch_16u_128u_32768u_s |          7 |          7 |       0 |    0 |   295 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_U                                                                       |                                                           project_top_level_0_0_0_top_level_0_flow_control_loop_pipe_116 |         96 |         96 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|         StreamingDataWidthConverter_Batch_16u_32u_32768u_U0                                              |                                   project_top_level_0_0_0_top_level_0_StreamingDataWidthConverter_Batch_16u_32u_32768u_s |        105 |        105 |       0 |    0 |    89 |      0 |      0 |    0 |          0 |
|           (StreamingDataWidthConverter_Batch_16u_32u_32768u_U0)                                          |                                   project_top_level_0_0_0_top_level_0_StreamingDataWidthConverter_Batch_16u_32u_32768u_s |          8 |          8 |       0 |    0 |    88 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_U                                                                       |                                                           project_top_level_0_0_0_top_level_0_flow_control_loop_pipe_115 |         98 |         98 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|         StreamingDataWidthConverter_Batch_16u_32u_65536u_U0                                              |                                   project_top_level_0_0_0_top_level_0_StreamingDataWidthConverter_Batch_16u_32u_65536u_s |        106 |        106 |       0 |    0 |    90 |      0 |      0 |    0 |          0 |
|           (StreamingDataWidthConverter_Batch_16u_32u_65536u_U0)                                          |                                   project_top_level_0_0_0_top_level_0_StreamingDataWidthConverter_Batch_16u_32u_65536u_s |          4 |          4 |       0 |    0 |    89 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_U                                                                       |                                                           project_top_level_0_0_0_top_level_0_flow_control_loop_pipe_114 |        102 |        102 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|         StreamingDataWidthConverter_Batch_16u_64u_262144u_U0                                             |                                  project_top_level_0_0_0_top_level_0_StreamingDataWidthConverter_Batch_16u_64u_262144u_s |        109 |        109 |       0 |    0 |   172 |      0 |      0 |    0 |          0 |
|           (StreamingDataWidthConverter_Batch_16u_64u_262144u_U0)                                         |                                  project_top_level_0_0_0_top_level_0_StreamingDataWidthConverter_Batch_16u_64u_262144u_s |          9 |          9 |       0 |    0 |   171 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_U                                                                       |                                                           project_top_level_0_0_0_top_level_0_flow_control_loop_pipe_113 |        101 |        101 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|         StreamingDataWidthConverter_Batch_16u_64u_524288u_U0                                             |                                  project_top_level_0_0_0_top_level_0_StreamingDataWidthConverter_Batch_16u_64u_524288u_s |        110 |        110 |       0 |    0 |   173 |      0 |      0 |    0 |          0 |
|           (StreamingDataWidthConverter_Batch_16u_64u_524288u_U0)                                         |                                  project_top_level_0_0_0_top_level_0_StreamingDataWidthConverter_Batch_16u_64u_524288u_s |          9 |          9 |       0 |    0 |   172 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_U                                                                       |                                                           project_top_level_0_0_0_top_level_0_flow_control_loop_pipe_112 |        101 |        101 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|         StreamingDataWidthConverter_Batch_32u_16u_16384u_U0                                              |                                   project_top_level_0_0_0_top_level_0_StreamingDataWidthConverter_Batch_32u_16u_16384u_s |         87 |         87 |       0 |    0 |   114 |      0 |      0 |    0 |          0 |
|           (StreamingDataWidthConverter_Batch_32u_16u_16384u_U0)                                          |                                   project_top_level_0_0_0_top_level_0_StreamingDataWidthConverter_Batch_32u_16u_16384u_s |         47 |         47 |       0 |    0 |   112 |      0 |      0 |    0 |          0 |
|           flow_control_loop_delay_pipe_U                                                                 |                                                     project_top_level_0_0_0_top_level_0_flow_control_loop_delay_pipe_111 |         40 |         40 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|         StreamingDataWidthConverter_Batch_32u_16u_32768u_U0                                              |                                   project_top_level_0_0_0_top_level_0_StreamingDataWidthConverter_Batch_32u_16u_32768u_s |         84 |         84 |       0 |    0 |   115 |      0 |      0 |    0 |          0 |
|           (StreamingDataWidthConverter_Batch_32u_16u_32768u_U0)                                          |                                   project_top_level_0_0_0_top_level_0_StreamingDataWidthConverter_Batch_32u_16u_32768u_s |         49 |         49 |       0 |    0 |   113 |      0 |      0 |    0 |          0 |
|           flow_control_loop_delay_pipe_U                                                                 |                                                     project_top_level_0_0_0_top_level_0_flow_control_loop_delay_pipe_110 |         35 |         35 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|         StreamingDataWidthConverter_Batch_32u_64u_65536u_U0                                              |                                   project_top_level_0_0_0_top_level_0_StreamingDataWidthConverter_Batch_32u_64u_65536u_s |        107 |        107 |       0 |    0 |   122 |      0 |      0 |    0 |          0 |
|           (StreamingDataWidthConverter_Batch_32u_64u_65536u_U0)                                          |                                   project_top_level_0_0_0_top_level_0_StreamingDataWidthConverter_Batch_32u_64u_65536u_s |         10 |         10 |       0 |    0 |   121 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_U                                                                       |                                                               project_top_level_0_0_0_top_level_0_flow_control_loop_pipe |         97 |         97 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|         StreamingDataWidthConverter_Batch_64u_16u_32768u_U0                                              |                                   project_top_level_0_0_0_top_level_0_StreamingDataWidthConverter_Batch_64u_16u_32768u_s |        107 |        107 |       0 |    0 |   180 |      0 |      0 |    0 |          0 |
|           (StreamingDataWidthConverter_Batch_64u_16u_32768u_U0)                                          |                                   project_top_level_0_0_0_top_level_0_StreamingDataWidthConverter_Batch_64u_16u_32768u_s |         64 |         64 |       0 |    0 |   178 |      0 |      0 |    0 |          0 |
|           flow_control_loop_delay_pipe_U                                                                 |                                                     project_top_level_0_0_0_top_level_0_flow_control_loop_delay_pipe_109 |         43 |         43 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|         StreamingDataWidthConverter_Batch_64u_16u_65536u_4_U0                                            |                                   project_top_level_0_0_0_top_level_0_StreamingDataWidthConverter_Batch_64u_16u_65536u_4 |        103 |        103 |       0 |    0 |   181 |      0 |      0 |    0 |          0 |
|           (StreamingDataWidthConverter_Batch_64u_16u_65536u_4_U0)                                        |                                   project_top_level_0_0_0_top_level_0_StreamingDataWidthConverter_Batch_64u_16u_65536u_4 |         65 |         65 |       0 |    0 |   179 |      0 |      0 |    0 |          0 |
|           flow_control_loop_delay_pipe_U                                                                 |                                                     project_top_level_0_0_0_top_level_0_flow_control_loop_delay_pipe_108 |         39 |         39 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|         StreamingDataWidthConverter_Batch_64u_16u_65536u_U0                                              |                                   project_top_level_0_0_0_top_level_0_StreamingDataWidthConverter_Batch_64u_16u_65536u_s |        103 |        103 |       0 |    0 |   181 |      0 |      0 |    0 |          0 |
|           (StreamingDataWidthConverter_Batch_64u_16u_65536u_U0)                                          |                                   project_top_level_0_0_0_top_level_0_StreamingDataWidthConverter_Batch_64u_16u_65536u_s |         65 |         65 |       0 |    0 |   179 |      0 |      0 |    0 |          0 |
|           flow_control_loop_delay_pipe_U                                                                 |                                                     project_top_level_0_0_0_top_level_0_flow_control_loop_delay_pipe_107 |         39 |         39 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|         StreamingDataWidthConverter_Batch_64u_32u_16384u_U0                                              |                                   project_top_level_0_0_0_top_level_0_StreamingDataWidthConverter_Batch_64u_32u_16384u_s |        102 |        102 |       0 |    0 |   162 |      0 |      0 |    0 |          0 |
|           (StreamingDataWidthConverter_Batch_64u_32u_16384u_U0)                                          |                                   project_top_level_0_0_0_top_level_0_StreamingDataWidthConverter_Batch_64u_32u_16384u_s |         63 |         63 |       0 |    0 |   160 |      0 |      0 |    0 |          0 |
|           flow_control_loop_delay_pipe_U                                                                 |                                                         project_top_level_0_0_0_top_level_0_flow_control_loop_delay_pipe |         39 |         39 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|         calc_in_1_U                                                                                      |                                                                        project_top_level_0_0_0_top_level_0_fifo_w16_d8_S |         16 |          8 |       0 |    8 |     9 |      0 |      0 |    0 |          0 |
|           (calc_in_1_U)                                                                                  |                                                                        project_top_level_0_0_0_top_level_0_fifo_w16_d8_S |          8 |          8 |       0 |    0 |     9 |      0 |      0 |    0 |          0 |
|           U_top_level_0_fifo_w16_d8_S_ShiftReg                                                           |                                                           project_top_level_0_0_0_top_level_0_fifo_w16_d8_S_ShiftReg_106 |          8 |          0 |       0 |    8 |     0 |      0 |      0 |    0 |          0 |
|         calc_in_U                                                                                        |                                                                      project_top_level_0_0_0_top_level_0_fifo_w16_d8_S_0 |         17 |          9 |       0 |    8 |     9 |      0 |      0 |    0 |          0 |
|           (calc_in_U)                                                                                    |                                                                      project_top_level_0_0_0_top_level_0_fifo_w16_d8_S_0 |          9 |          9 |       0 |    0 |     9 |      0 |      0 |    0 |          0 |
|           U_top_level_0_fifo_w16_d8_S_ShiftReg                                                           |                                                           project_top_level_0_0_0_top_level_0_fifo_w16_d8_S_ShiftReg_105 |          8 |          0 |       0 |    8 |     0 |      0 |      0 |    0 |          0 |
|         concat_0_sdwc_7_stream_U                                                                         |                                                                       project_top_level_0_0_0_top_level_0_fifo_w16_d64_S |         53 |         21 |       0 |   32 |    15 |      0 |      0 |    0 |          0 |
|           (concat_0_sdwc_7_stream_U)                                                                     |                                                                       project_top_level_0_0_0_top_level_0_fifo_w16_d64_S |         21 |         21 |       0 |    0 |    15 |      0 |      0 |    0 |          0 |
|           U_top_level_0_fifo_w16_d64_S_ShiftReg                                                          |                                                          project_top_level_0_0_0_top_level_0_fifo_w16_d64_S_ShiftReg_104 |         32 |          0 |       0 |   32 |     0 |      0 |      0 |    0 |          0 |
|         concat_1_sdwc_10_stream_U                                                                        |                                                                     project_top_level_0_0_0_top_level_0_fifo_w16_d64_S_1 |         49 |         17 |       0 |   32 |    15 |      0 |      0 |    0 |          0 |
|           (concat_1_sdwc_10_stream_U)                                                                    |                                                                     project_top_level_0_0_0_top_level_0_fifo_w16_d64_S_1 |         17 |         17 |       0 |    0 |    15 |      0 |      0 |    0 |          0 |
|           U_top_level_0_fifo_w16_d64_S_ShiftReg                                                          |                                                          project_top_level_0_0_0_top_level_0_fifo_w16_d64_S_ShiftReg_103 |         32 |          0 |       0 |   32 |     0 |      0 |      0 |    0 |          0 |
|         control_s_axi_U                                                                                  |                                                                        project_top_level_0_0_0_top_level_0_control_s_axi |        159 |        159 |       0 |    0 |   181 |      0 |      0 |    0 |          0 |
|         convInp_10_U                                                                                     |                                                                        project_top_level_0_0_0_top_level_0_fifo_w32_d8_S |         25 |          9 |       0 |   16 |     9 |      0 |      0 |    0 |          0 |
|           (convInp_10_U)                                                                                 |                                                                        project_top_level_0_0_0_top_level_0_fifo_w32_d8_S |          9 |          9 |       0 |    0 |     9 |      0 |      0 |    0 |          0 |
|           U_top_level_0_fifo_w32_d8_S_ShiftReg                                                           |                                                           project_top_level_0_0_0_top_level_0_fifo_w32_d8_S_ShiftReg_102 |         16 |          0 |       0 |   16 |     0 |      0 |      0 |    0 |          0 |
|         convInp_1_U                                                                                      |                                                                        project_top_level_0_0_0_top_level_0_fifo_w64_d8_S |         38 |          6 |       0 |   32 |     9 |      0 |      0 |    0 |          0 |
|           (convInp_1_U)                                                                                  |                                                                        project_top_level_0_0_0_top_level_0_fifo_w64_d8_S |          6 |          6 |       0 |    0 |     9 |      0 |      0 |    0 |          0 |
|           U_top_level_0_fifo_w64_d8_S_ShiftReg                                                           |                                                           project_top_level_0_0_0_top_level_0_fifo_w64_d8_S_ShiftReg_101 |         32 |          0 |       0 |   32 |     0 |      0 |      0 |    0 |          0 |
|         convInp_2_U                                                                                      |                                                                      project_top_level_0_0_0_top_level_0_fifo_w64_d8_S_2 |         40 |          8 |       0 |   32 |     9 |      0 |      0 |    0 |          0 |
|           (convInp_2_U)                                                                                  |                                                                      project_top_level_0_0_0_top_level_0_fifo_w64_d8_S_2 |          8 |          8 |       0 |    0 |     9 |      0 |      0 |    0 |          0 |
|           U_top_level_0_fifo_w64_d8_S_ShiftReg                                                           |                                                           project_top_level_0_0_0_top_level_0_fifo_w64_d8_S_ShiftReg_100 |         32 |          0 |       0 |   32 |     0 |      0 |      0 |    0 |          0 |
|         convInp_3_U                                                                                      |                                                                      project_top_level_0_0_0_top_level_0_fifo_w32_d8_S_3 |         24 |          8 |       0 |   16 |     9 |      0 |      0 |    0 |          0 |
|           (convInp_3_U)                                                                                  |                                                                      project_top_level_0_0_0_top_level_0_fifo_w32_d8_S_3 |          8 |          8 |       0 |    0 |     9 |      0 |      0 |    0 |          0 |
|           U_top_level_0_fifo_w32_d8_S_ShiftReg                                                           |                                                            project_top_level_0_0_0_top_level_0_fifo_w32_d8_S_ShiftReg_99 |         16 |          0 |       0 |   16 |     0 |      0 |      0 |    0 |          0 |
|         convInp_4_U                                                                                      |                                                                      project_top_level_0_0_0_top_level_0_fifo_w64_d8_S_4 |         41 |          9 |       0 |   32 |     9 |      0 |      0 |    0 |          0 |
|           (convInp_4_U)                                                                                  |                                                                      project_top_level_0_0_0_top_level_0_fifo_w64_d8_S_4 |          9 |          9 |       0 |    0 |     9 |      0 |      0 |    0 |          0 |
|           U_top_level_0_fifo_w64_d8_S_ShiftReg                                                           |                                                            project_top_level_0_0_0_top_level_0_fifo_w64_d8_S_ShiftReg_98 |         32 |          0 |       0 |   32 |     0 |      0 |      0 |    0 |          0 |
|         convInp_5_U                                                                                      |                                                                      project_top_level_0_0_0_top_level_0_fifo_w32_d8_S_5 |         23 |          7 |       0 |   16 |     9 |      0 |      0 |    0 |          0 |
|           (convInp_5_U)                                                                                  |                                                                      project_top_level_0_0_0_top_level_0_fifo_w32_d8_S_5 |          7 |          7 |       0 |    0 |     9 |      0 |      0 |    0 |          0 |
|           U_top_level_0_fifo_w32_d8_S_ShiftReg                                                           |                                                            project_top_level_0_0_0_top_level_0_fifo_w32_d8_S_ShiftReg_97 |         16 |          0 |       0 |   16 |     0 |      0 |      0 |    0 |          0 |
|         convInp_6_U                                                                                      |                                                                      project_top_level_0_0_0_top_level_0_fifo_w32_d8_S_6 |         23 |          7 |       0 |   16 |     9 |      0 |      0 |    0 |          0 |
|           (convInp_6_U)                                                                                  |                                                                      project_top_level_0_0_0_top_level_0_fifo_w32_d8_S_6 |          7 |          7 |       0 |    0 |     9 |      0 |      0 |    0 |          0 |
|           U_top_level_0_fifo_w32_d8_S_ShiftReg                                                           |                                                            project_top_level_0_0_0_top_level_0_fifo_w32_d8_S_ShiftReg_96 |         16 |          0 |       0 |   16 |     0 |      0 |      0 |    0 |          0 |
|         convInp_7_U                                                                                      |                                                                      project_top_level_0_0_0_top_level_0_fifo_w64_d8_S_7 |         39 |          7 |       0 |   32 |     9 |      0 |      0 |    0 |          0 |
|           (convInp_7_U)                                                                                  |                                                                      project_top_level_0_0_0_top_level_0_fifo_w64_d8_S_7 |          7 |          7 |       0 |    0 |     9 |      0 |      0 |    0 |          0 |
|           U_top_level_0_fifo_w64_d8_S_ShiftReg                                                           |                                                            project_top_level_0_0_0_top_level_0_fifo_w64_d8_S_ShiftReg_95 |         32 |          0 |       0 |   32 |     0 |      0 |      0 |    0 |          0 |
|         convInp_8_U                                                                                      |                                                                      project_top_level_0_0_0_top_level_0_fifo_w32_d8_S_8 |         24 |          8 |       0 |   16 |     9 |      0 |      0 |    0 |          0 |
|           (convInp_8_U)                                                                                  |                                                                      project_top_level_0_0_0_top_level_0_fifo_w32_d8_S_8 |          8 |          8 |       0 |    0 |     9 |      0 |      0 |    0 |          0 |
|           U_top_level_0_fifo_w32_d8_S_ShiftReg                                                           |                                                            project_top_level_0_0_0_top_level_0_fifo_w32_d8_S_ShiftReg_94 |         16 |          0 |       0 |   16 |     0 |      0 |      0 |    0 |          0 |
|         convInp_9_U                                                                                      |                                                                      project_top_level_0_0_0_top_level_0_fifo_w64_d8_S_9 |         40 |          8 |       0 |   32 |     9 |      0 |      0 |    0 |          0 |
|           (convInp_9_U)                                                                                  |                                                                      project_top_level_0_0_0_top_level_0_fifo_w64_d8_S_9 |          8 |          8 |       0 |    0 |     9 |      0 |      0 |    0 |          0 |
|           U_top_level_0_fifo_w64_d8_S_ShiftReg                                                           |                                                            project_top_level_0_0_0_top_level_0_fifo_w64_d8_S_ShiftReg_93 |         32 |          0 |       0 |   32 |     0 |      0 |      0 |    0 |          0 |
|         convInp_U                                                                                        |                                                                     project_top_level_0_0_0_top_level_0_fifo_w16_d8_S_10 |         16 |          8 |       0 |    8 |     9 |      0 |      0 |    0 |          0 |
|           (convInp_U)                                                                                    |                                                                     project_top_level_0_0_0_top_level_0_fifo_w16_d8_S_10 |          8 |          8 |       0 |    0 |     9 |      0 |      0 |    0 |          0 |
|           U_top_level_0_fifo_w16_d8_S_ShiftReg                                                           |                                                            project_top_level_0_0_0_top_level_0_fifo_w16_d8_S_ShiftReg_92 |          8 |          0 |       0 |    8 |     0 |      0 |      0 |    0 |          0 |
|         conv_layer_0_input_mem_m_axi_U                                                                   |                                                         project_top_level_0_0_0_top_level_0_conv_layer_0_input_mem_m_axi |        521 |        487 |       0 |   34 |   905 |      2 |      0 |    0 |          0 |
|           bus_read                                                                                       |                                                    project_top_level_0_0_0_top_level_0_conv_layer_0_input_mem_m_axi_read |        431 |        431 |       0 |    0 |   731 |      0 |      0 |    0 |          0 |
|             fifo_burst                                                                                   |                                    project_top_level_0_0_0_top_level_0_conv_layer_0_input_mem_m_axi_fifo__parameterized1 |         16 |         16 |       0 |    0 |    13 |      0 |      0 |    0 |          0 |
|               (fifo_burst)                                                                               |                                    project_top_level_0_0_0_top_level_0_conv_layer_0_input_mem_m_axi_fifo__parameterized1 |         15 |         15 |       0 |    0 |    12 |      0 |      0 |    0 |          0 |
|               U_fifo_srl                                                                                 |                                     project_top_level_0_0_0_top_level_0_conv_layer_0_input_mem_m_axi_srl__parameterized0 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|             fifo_rctl                                                                                    |                                 project_top_level_0_0_0_top_level_0_conv_layer_0_input_mem_m_axi_fifo__parameterized1_91 |          9 |          9 |       0 |    0 |     8 |      0 |      0 |    0 |          0 |
|             rreq_burst_conv                                                                              |                                         project_top_level_0_0_0_top_level_0_conv_layer_0_input_mem_m_axi_burst_converter |        271 |        271 |       0 |    0 |   447 |      0 |      0 |    0 |          0 |
|               (rreq_burst_conv)                                                                          |                                         project_top_level_0_0_0_top_level_0_conv_layer_0_input_mem_m_axi_burst_converter |        160 |        160 |       0 |    0 |   314 |      0 |      0 |    0 |          0 |
|               rs_req                                                                                     |                                               project_top_level_0_0_0_top_level_0_conv_layer_0_input_mem_m_axi_reg_slice |        111 |        111 |       0 |    0 |   133 |      0 |      0 |    0 |          0 |
|             rs_rdata                                                                                     |                               project_top_level_0_0_0_top_level_0_conv_layer_0_input_mem_m_axi_reg_slice__parameterized0 |        135 |        135 |       0 |    0 |   263 |      0 |      0 |    0 |          0 |
|           load_unit_0                                                                                    |                                                    project_top_level_0_0_0_top_level_0_conv_layer_0_input_mem_m_axi_load |         91 |         57 |       0 |   34 |   174 |      2 |      0 |    0 |          0 |
|             (load_unit_0)                                                                                |                                                    project_top_level_0_0_0_top_level_0_conv_layer_0_input_mem_m_axi_load |          1 |          1 |       0 |    0 |    66 |      0 |      0 |    0 |          0 |
|             buff_rdata                                                                                   |                                    project_top_level_0_0_0_top_level_0_conv_layer_0_input_mem_m_axi_fifo__parameterized0 |         43 |         43 |       0 |    0 |    36 |      2 |      0 |    0 |          0 |
|               (buff_rdata)                                                                               |                                    project_top_level_0_0_0_top_level_0_conv_layer_0_input_mem_m_axi_fifo__parameterized0 |         28 |         28 |       0 |    0 |    28 |      0 |      0 |    0 |          0 |
|               U_fifo_mem                                                                                 |                                                     project_top_level_0_0_0_top_level_0_conv_layer_0_input_mem_m_axi_mem |         15 |         15 |       0 |    0 |     8 |      2 |      0 |    0 |          0 |
|             fifo_rreq                                                                                    |                                                    project_top_level_0_0_0_top_level_0_conv_layer_0_input_mem_m_axi_fifo |         48 |         14 |       0 |   34 |    72 |      0 |      0 |    0 |          0 |
|               (fifo_rreq)                                                                                |                                                    project_top_level_0_0_0_top_level_0_conv_layer_0_input_mem_m_axi_fifo |         11 |         11 |       0 |    0 |    10 |      0 |      0 |    0 |          0 |
|               U_fifo_srl                                                                                 |                                                     project_top_level_0_0_0_top_level_0_conv_layer_0_input_mem_m_axi_srl |         37 |          3 |       0 |   34 |    62 |      0 |      0 |    0 |          0 |
|         conv_layer_0_input_stream_U                                                                      |                                                                       project_top_level_0_0_0_top_level_0_fifo_w32_d64_A |         76 |         36 |      40 |    0 |    61 |      0 |      0 |    0 |          0 |
|           (conv_layer_0_input_stream_U)                                                                  |                                                                       project_top_level_0_0_0_top_level_0_fifo_w32_d64_A |         35 |         35 |       0 |    0 |    29 |      0 |      0 |    0 |          0 |
|           U_top_level_0_fifo_w32_d64_A_ram                                                               |                                                                project_top_level_0_0_0_top_level_0_fifo_w32_d64_A_ram_90 |         42 |          2 |      40 |    0 |    32 |      0 |      0 |    0 |          0 |
|         conv_layer_0_m2s_U                                                                               |                                                                      project_top_level_0_0_0_top_level_0_fifo_w128_d64_A |        179 |         31 |     148 |    0 |   157 |      0 |      0 |    0 |          0 |
|           (conv_layer_0_m2s_U)                                                                           |                                                                      project_top_level_0_0_0_top_level_0_fifo_w128_d64_A |         30 |         30 |       0 |    0 |    29 |      0 |      0 |    0 |          0 |
|           U_top_level_0_fifo_w128_d64_A_ram                                                              |                                                               project_top_level_0_0_0_top_level_0_fifo_w128_d64_A_ram_89 |        149 |          1 |     148 |    0 |   128 |      0 |      0 |    0 |          0 |
|         conv_layer_0_sdwc_0_stream_U                                                                     |                                                                   project_top_level_0_0_0_top_level_0_fifo_w128_d64_A_11 |        178 |         30 |     148 |    0 |   157 |      0 |      0 |    0 |          0 |
|           (conv_layer_0_sdwc_0_stream_U)                                                                 |                                                                   project_top_level_0_0_0_top_level_0_fifo_w128_d64_A_11 |         30 |         30 |       0 |    0 |    29 |      0 |      0 |    0 |          0 |
|           U_top_level_0_fifo_w128_d64_A_ram                                                              |                                                               project_top_level_0_0_0_top_level_0_fifo_w128_d64_A_ram_88 |        148 |          0 |     148 |    0 |   128 |      0 |      0 |    0 |          0 |
|         conv_layer_10_output_mem_m_axi_U                                                                 |                                                       project_top_level_0_0_0_top_level_0_conv_layer_10_output_mem_m_axi |        624 |        480 |       0 |  144 |  1030 |      2 |      0 |    0 |          0 |
|           bus_write                                                                                      |                                                 project_top_level_0_0_0_top_level_0_conv_layer_10_output_mem_m_axi_write |        541 |        431 |       0 |  110 |   859 |      0 |      0 |    0 |          0 |
|             (bus_write)                                                                                  |                                                 project_top_level_0_0_0_top_level_0_conv_layer_10_output_mem_m_axi_write |          6 |          6 |       0 |    0 |    10 |      0 |      0 |    0 |          0 |
|             fifo_burst                                                                                   |                                  project_top_level_0_0_0_top_level_0_conv_layer_10_output_mem_m_axi_fifo__parameterized3 |         25 |         21 |       0 |    4 |    16 |      0 |      0 |    0 |          0 |
|               (fifo_burst)                                                                               |                                  project_top_level_0_0_0_top_level_0_conv_layer_10_output_mem_m_axi_fifo__parameterized3 |         11 |         11 |       0 |    0 |    12 |      0 |      0 |    0 |          0 |
|               U_fifo_srl                                                                                 |                                   project_top_level_0_0_0_top_level_0_conv_layer_10_output_mem_m_axi_srl__parameterized2 |         14 |         10 |       0 |    4 |     4 |      0 |      0 |    0 |          0 |
|             fifo_resp                                                                                    |                               project_top_level_0_0_0_top_level_0_conv_layer_10_output_mem_m_axi_fifo__parameterized1_86 |         17 |         16 |       0 |    1 |    13 |      0 |      0 |    0 |          0 |
|               (fifo_resp)                                                                                |                               project_top_level_0_0_0_top_level_0_conv_layer_10_output_mem_m_axi_fifo__parameterized1_86 |         13 |         13 |       0 |    0 |    12 |      0 |      0 |    0 |          0 |
|               U_fifo_srl                                                                                 |                                project_top_level_0_0_0_top_level_0_conv_layer_10_output_mem_m_axi_srl__parameterized0_87 |          4 |          3 |       0 |    1 |     1 |      0 |      0 |    0 |          0 |
|             rs_resp                                                                                      |                             project_top_level_0_0_0_top_level_0_conv_layer_10_output_mem_m_axi_reg_slice__parameterized1 |          4 |          4 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             wreq_burst_conv                                                                              |                                       project_top_level_0_0_0_top_level_0_conv_layer_10_output_mem_m_axi_burst_converter |        272 |        272 |       0 |    0 |   443 |      0 |      0 |    0 |          0 |
|               (wreq_burst_conv)                                                                          |                                       project_top_level_0_0_0_top_level_0_conv_layer_10_output_mem_m_axi_burst_converter |        163 |        163 |       0 |    0 |   314 |      0 |      0 |    0 |          0 |
|               rs_req                                                                                     |                                             project_top_level_0_0_0_top_level_0_conv_layer_10_output_mem_m_axi_reg_slice |        109 |        109 |       0 |    0 |   129 |      0 |      0 |    0 |          0 |
|             wreq_throttle                                                                                |                                              project_top_level_0_0_0_top_level_0_conv_layer_10_output_mem_m_axi_throttle |        218 |        113 |       0 |  105 |   372 |      0 |      0 |    0 |          0 |
|               (wreq_throttle)                                                                            |                                              project_top_level_0_0_0_top_level_0_conv_layer_10_output_mem_m_axi_throttle |          1 |          1 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|               data_fifo                                                                                  |                                  project_top_level_0_0_0_top_level_0_conv_layer_10_output_mem_m_axi_fifo__parameterized5 |         99 |         26 |       0 |   73 |   157 |      0 |      0 |    0 |          0 |
|                 (data_fifo)                                                                              |                                  project_top_level_0_0_0_top_level_0_conv_layer_10_output_mem_m_axi_fifo__parameterized5 |         16 |         16 |       0 |    0 |    12 |      0 |      0 |    0 |          0 |
|                 U_fifo_srl                                                                               |                                   project_top_level_0_0_0_top_level_0_conv_layer_10_output_mem_m_axi_srl__parameterized4 |         83 |         10 |       0 |   73 |   145 |      0 |      0 |    0 |          0 |
|               req_fifo                                                                                   |                                  project_top_level_0_0_0_top_level_0_conv_layer_10_output_mem_m_axi_fifo__parameterized4 |         48 |         16 |       0 |   32 |    76 |      0 |      0 |    0 |          0 |
|                 (req_fifo)                                                                               |                                  project_top_level_0_0_0_top_level_0_conv_layer_10_output_mem_m_axi_fifo__parameterized4 |         15 |         15 |       0 |    0 |    12 |      0 |      0 |    0 |          0 |
|                 U_fifo_srl                                                                               |                                   project_top_level_0_0_0_top_level_0_conv_layer_10_output_mem_m_axi_srl__parameterized3 |         34 |          2 |       0 |   32 |    64 |      0 |      0 |    0 |          0 |
|               rs_req                                                                                     |                             project_top_level_0_0_0_top_level_0_conv_layer_10_output_mem_m_axi_reg_slice__parameterized0 |         71 |         71 |       0 |    0 |   133 |      0 |      0 |    0 |          0 |
|           store_unit_0                                                                                   |                                                 project_top_level_0_0_0_top_level_0_conv_layer_10_output_mem_m_axi_store |         83 |         49 |       0 |   34 |   171 |      2 |      0 |    0 |          0 |
|             (store_unit_0)                                                                               |                                                 project_top_level_0_0_0_top_level_0_conv_layer_10_output_mem_m_axi_store |          1 |          1 |       0 |    0 |    63 |      0 |      0 |    0 |          0 |
|             buff_wdata                                                                                   |                                  project_top_level_0_0_0_top_level_0_conv_layer_10_output_mem_m_axi_fifo__parameterized0 |         11 |         11 |       0 |    0 |    20 |      2 |      0 |    0 |          0 |
|               (buff_wdata)                                                                               |                                  project_top_level_0_0_0_top_level_0_conv_layer_10_output_mem_m_axi_fifo__parameterized0 |          8 |          8 |       0 |    0 |    16 |      0 |      0 |    0 |          0 |
|               U_fifo_mem                                                                                 |                                                   project_top_level_0_0_0_top_level_0_conv_layer_10_output_mem_m_axi_mem |          3 |          3 |       0 |    0 |     4 |      2 |      0 |    0 |          0 |
|             fifo_wreq                                                                                    |                                                  project_top_level_0_0_0_top_level_0_conv_layer_10_output_mem_m_axi_fifo |         47 |         14 |       0 |   33 |    69 |      0 |      0 |    0 |          0 |
|               (fifo_wreq)                                                                                |                                                  project_top_level_0_0_0_top_level_0_conv_layer_10_output_mem_m_axi_fifo |         11 |         11 |       0 |    0 |     8 |      0 |      0 |    0 |          0 |
|               U_fifo_srl                                                                                 |                                                   project_top_level_0_0_0_top_level_0_conv_layer_10_output_mem_m_axi_srl |         36 |          3 |       0 |   33 |    61 |      0 |      0 |    0 |          0 |
|             fifo_wrsp                                                                                    |                                  project_top_level_0_0_0_top_level_0_conv_layer_10_output_mem_m_axi_fifo__parameterized1 |         19 |         18 |       0 |    1 |    13 |      0 |      0 |    0 |          0 |
|               (fifo_wrsp)                                                                                |                                  project_top_level_0_0_0_top_level_0_conv_layer_10_output_mem_m_axi_fifo__parameterized1 |          5 |          5 |       0 |    0 |    12 |      0 |      0 |    0 |          0 |
|               U_fifo_srl                                                                                 |                                   project_top_level_0_0_0_top_level_0_conv_layer_10_output_mem_m_axi_srl__parameterized0 |         14 |         13 |       0 |    1 |     1 |      0 |      0 |    0 |          0 |
|             user_resp                                                                                    |                                  project_top_level_0_0_0_top_level_0_conv_layer_10_output_mem_m_axi_fifo__parameterized2 |          7 |          7 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|         conv_layer_10_output_mem_offset_c_U                                                              |                                                                       project_top_level_0_0_0_top_level_0_fifo_w64_d61_A |        107 |         33 |      74 |    0 |    89 |      0 |      0 |    0 |          0 |
|           (conv_layer_10_output_mem_offset_c_U)                                                          |                                                                       project_top_level_0_0_0_top_level_0_fifo_w64_d61_A |         32 |         32 |       0 |    0 |    29 |      0 |      0 |    0 |          0 |
|           U_top_level_0_fifo_w64_d61_A_ram                                                               |                                                                   project_top_level_0_0_0_top_level_0_fifo_w64_d61_A_ram |         76 |          2 |      74 |    0 |    60 |      0 |      0 |    0 |          0 |
|         conv_layer_10_output_stream_U                                                                    |                                                                    project_top_level_0_0_0_top_level_0_fifo_w16_d64_S_12 |         52 |         20 |       0 |   32 |    15 |      0 |      0 |    0 |          0 |
|           (conv_layer_10_output_stream_U)                                                                |                                                                    project_top_level_0_0_0_top_level_0_fifo_w16_d64_S_12 |         20 |         20 |       0 |    0 |    15 |      0 |      0 |    0 |          0 |
|           U_top_level_0_fifo_w16_d64_S_ShiftReg                                                          |                                                           project_top_level_0_0_0_top_level_0_fifo_w16_d64_S_ShiftReg_85 |         32 |          0 |       0 |   32 |     0 |      0 |      0 |    0 |          0 |
|         conv_layer_10_s2m_U                                                                              |                                                                   project_top_level_0_0_0_top_level_0_fifo_w128_d64_A_13 |        183 |         35 |     148 |    0 |   157 |      0 |      0 |    0 |          0 |
|           (conv_layer_10_s2m_U)                                                                          |                                                                   project_top_level_0_0_0_top_level_0_fifo_w128_d64_A_13 |         34 |         34 |       0 |    0 |    29 |      0 |      0 |    0 |          0 |
|           U_top_level_0_fifo_w128_d64_A_ram                                                              |                                                                  project_top_level_0_0_0_top_level_0_fifo_w128_d64_A_ram |        149 |          1 |     148 |    0 |   128 |      0 |      0 |    0 |          0 |
|         conv_layer_1_sdwc_1_stream_U                                                                     |                                                                       project_top_level_0_0_0_top_level_0_fifo_w64_d64_A |        104 |         30 |      74 |    0 |    93 |      0 |      0 |    0 |          0 |
|           (conv_layer_1_sdwc_1_stream_U)                                                                 |                                                                       project_top_level_0_0_0_top_level_0_fifo_w64_d64_A |         30 |         30 |       0 |    0 |    29 |      0 |      0 |    0 |          0 |
|           U_top_level_0_fifo_w64_d64_A_ram                                                               |                                                                project_top_level_0_0_0_top_level_0_fifo_w64_d64_A_ram_84 |         74 |          0 |      74 |    0 |    64 |      0 |      0 |    0 |          0 |
|         conv_layer_2_sdwc_3_stream_U                                                                     |                                                                    project_top_level_0_0_0_top_level_0_fifo_w32_d64_A_14 |         75 |         35 |      40 |    0 |    61 |      0 |      0 |    0 |          0 |
|           (conv_layer_2_sdwc_3_stream_U)                                                                 |                                                                    project_top_level_0_0_0_top_level_0_fifo_w32_d64_A_14 |         34 |         34 |       0 |    0 |    29 |      0 |      0 |    0 |          0 |
|           U_top_level_0_fifo_w32_d64_A_ram                                                               |                                                                project_top_level_0_0_0_top_level_0_fifo_w32_d64_A_ram_83 |         41 |          1 |      40 |    0 |    32 |      0 |      0 |    0 |          0 |
|         conv_layer_3_sdwc_4_stream_U                                                                     |                                                                    project_top_level_0_0_0_top_level_0_fifo_w64_d64_A_15 |        104 |         30 |      74 |    0 |    93 |      0 |      0 |    0 |          0 |
|           (conv_layer_3_sdwc_4_stream_U)                                                                 |                                                                    project_top_level_0_0_0_top_level_0_fifo_w64_d64_A_15 |         30 |         30 |       0 |    0 |    29 |      0 |      0 |    0 |          0 |
|           U_top_level_0_fifo_w64_d64_A_ram                                                               |                                                                project_top_level_0_0_0_top_level_0_fifo_w64_d64_A_ram_82 |         74 |          0 |      74 |    0 |    64 |      0 |      0 |    0 |          0 |
|         conv_layer_4_conv_layer_5_stream_U                                                               |                                                                    project_top_level_0_0_0_top_level_0_fifo_w32_d64_A_16 |         70 |         30 |      40 |    0 |    61 |      0 |      0 |    0 |          0 |
|           (conv_layer_4_conv_layer_5_stream_U)                                                           |                                                                    project_top_level_0_0_0_top_level_0_fifo_w32_d64_A_16 |         30 |         30 |       0 |    0 |    29 |      0 |      0 |    0 |          0 |
|           U_top_level_0_fifo_w32_d64_A_ram                                                               |                                                                project_top_level_0_0_0_top_level_0_fifo_w32_d64_A_ram_81 |         40 |          0 |      40 |    0 |    32 |      0 |      0 |    0 |          0 |
|         conv_layer_5_sdwc_6_stream_U                                                                     |                                                                    project_top_level_0_0_0_top_level_0_fifo_w32_d64_A_17 |         70 |         30 |      40 |    0 |    61 |      0 |      0 |    0 |          0 |
|           (conv_layer_5_sdwc_6_stream_U)                                                                 |                                                                    project_top_level_0_0_0_top_level_0_fifo_w32_d64_A_17 |         30 |         30 |       0 |    0 |    29 |      0 |      0 |    0 |          0 |
|           U_top_level_0_fifo_w32_d64_A_ram                                                               |                                                                project_top_level_0_0_0_top_level_0_fifo_w32_d64_A_ram_80 |         40 |          0 |      40 |    0 |    32 |      0 |      0 |    0 |          0 |
|         conv_layer_6_sdwc_8_stream_U                                                                     |                                                                    project_top_level_0_0_0_top_level_0_fifo_w64_d64_A_18 |        104 |         30 |      74 |    0 |    93 |      0 |      0 |    0 |          0 |
|           (conv_layer_6_sdwc_8_stream_U)                                                                 |                                                                    project_top_level_0_0_0_top_level_0_fifo_w64_d64_A_18 |         30 |         30 |       0 |    0 |    29 |      0 |      0 |    0 |          0 |
|           U_top_level_0_fifo_w64_d64_A_ram                                                               |                                                                project_top_level_0_0_0_top_level_0_fifo_w64_d64_A_ram_79 |         74 |          0 |      74 |    0 |    64 |      0 |      0 |    0 |          0 |
|         conv_layer_7_sdwc_9_stream_U                                                                     |                                                                    project_top_level_0_0_0_top_level_0_fifo_w32_d64_A_19 |         70 |         30 |      40 |    0 |    61 |      0 |      0 |    0 |          0 |
|           (conv_layer_7_sdwc_9_stream_U)                                                                 |                                                                    project_top_level_0_0_0_top_level_0_fifo_w32_d64_A_19 |         30 |         30 |       0 |    0 |    29 |      0 |      0 |    0 |          0 |
|           U_top_level_0_fifo_w32_d64_A_ram                                                               |                                                                project_top_level_0_0_0_top_level_0_fifo_w32_d64_A_ram_78 |         40 |          0 |      40 |    0 |    32 |      0 |      0 |    0 |          0 |
|         conv_layer_8_conv_layer_9_stream_U                                                               |                                                                    project_top_level_0_0_0_top_level_0_fifo_w64_d64_A_20 |        104 |         30 |      74 |    0 |    93 |      0 |      0 |    0 |          0 |
|           (conv_layer_8_conv_layer_9_stream_U)                                                           |                                                                    project_top_level_0_0_0_top_level_0_fifo_w64_d64_A_20 |         30 |         30 |       0 |    0 |    29 |      0 |      0 |    0 |          0 |
|           U_top_level_0_fifo_w64_d64_A_ram                                                               |                                                                project_top_level_0_0_0_top_level_0_fifo_w64_d64_A_ram_77 |         74 |          0 |      74 |    0 |    64 |      0 |      0 |    0 |          0 |
|         conv_layer_9_sdwc_11_stream_U                                                                    |                                                                    project_top_level_0_0_0_top_level_0_fifo_w64_d64_A_21 |        104 |         30 |      74 |    0 |    93 |      0 |      0 |    0 |          0 |
|           (conv_layer_9_sdwc_11_stream_U)                                                                |                                                                    project_top_level_0_0_0_top_level_0_fifo_w64_d64_A_21 |         30 |         30 |       0 |    0 |    29 |      0 |      0 |    0 |          0 |
|           U_top_level_0_fifo_w64_d64_A_ram                                                               |                                                                project_top_level_0_0_0_top_level_0_fifo_w64_d64_A_ram_76 |         74 |          0 |      74 |    0 |    64 |      0 |      0 |    0 |          0 |
|         convtranspose_0_concat_0_stream_U                                                                |                                                                    project_top_level_0_0_0_top_level_0_fifo_w16_d64_S_22 |         54 |         22 |       0 |   32 |    15 |      0 |      0 |    0 |          0 |
|           (convtranspose_0_concat_0_stream_U)                                                            |                                                                    project_top_level_0_0_0_top_level_0_fifo_w16_d64_S_22 |         22 |         22 |       0 |    0 |    15 |      0 |      0 |    0 |          0 |
|           U_top_level_0_fifo_w16_d64_S_ShiftReg                                                          |                                                           project_top_level_0_0_0_top_level_0_fifo_w16_d64_S_ShiftReg_75 |         32 |          0 |       0 |   32 |     0 |      0 |      0 |    0 |          0 |
|         convtranspose_1_concat_1_stream_U                                                                |                                                                    project_top_level_0_0_0_top_level_0_fifo_w16_d64_S_23 |         52 |         20 |       0 |   32 |    15 |      0 |      0 |    0 |          0 |
|           (convtranspose_1_concat_1_stream_U)                                                            |                                                                    project_top_level_0_0_0_top_level_0_fifo_w16_d64_S_23 |         20 |         20 |       0 |    0 |    15 |      0 |      0 |    0 |          0 |
|           U_top_level_0_fifo_w16_d64_S_ShiftReg                                                          |                                                           project_top_level_0_0_0_top_level_0_fifo_w16_d64_S_ShiftReg_74 |         32 |          0 |       0 |   32 |     0 |      0 |      0 |    0 |          0 |
|         entry_proc_U0                                                                                    |                                                                           project_top_level_0_0_0_top_level_0_entry_proc |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|         input_generator_out_1_U                                                                          |                                                                     project_top_level_0_0_0_top_level_0_fifo_w16_d8_S_24 |         17 |          9 |       0 |    8 |     9 |      0 |      0 |    0 |          0 |
|           (input_generator_out_1_U)                                                                      |                                                                     project_top_level_0_0_0_top_level_0_fifo_w16_d8_S_24 |          9 |          9 |       0 |    0 |     9 |      0 |      0 |    0 |          0 |
|           U_top_level_0_fifo_w16_d8_S_ShiftReg                                                           |                                                            project_top_level_0_0_0_top_level_0_fifo_w16_d8_S_ShiftReg_73 |          8 |          0 |       0 |    8 |     0 |      0 |      0 |    0 |          0 |
|         input_generator_out_U                                                                            |                                                                     project_top_level_0_0_0_top_level_0_fifo_w16_d8_S_25 |         17 |          9 |       0 |    8 |     9 |      0 |      0 |    0 |          0 |
|           (input_generator_out_U)                                                                        |                                                                     project_top_level_0_0_0_top_level_0_fifo_w16_d8_S_25 |          9 |          9 |       0 |    0 |     9 |      0 |      0 |    0 |          0 |
|           U_top_level_0_fifo_w16_d8_S_ShiftReg                                                           |                                                               project_top_level_0_0_0_top_level_0_fifo_w16_d8_S_ShiftReg |          8 |          0 |       0 |    8 |     0 |      0 |      0 |    0 |          0 |
|         maxpool_0_sdwc_2_stream_U                                                                        |                                                                    project_top_level_0_0_0_top_level_0_fifo_w16_d64_S_26 |         54 |         22 |       0 |   32 |    15 |      0 |      0 |    0 |          0 |
|           (maxpool_0_sdwc_2_stream_U)                                                                    |                                                                    project_top_level_0_0_0_top_level_0_fifo_w16_d64_S_26 |         22 |         22 |       0 |    0 |    15 |      0 |      0 |    0 |          0 |
|           U_top_level_0_fifo_w16_d64_S_ShiftReg                                                          |                                                           project_top_level_0_0_0_top_level_0_fifo_w16_d64_S_ShiftReg_72 |         32 |          0 |       0 |   32 |     0 |      0 |      0 |    0 |          0 |
|         maxpool_1_sdwc_5_stream_U                                                                        |                                                                    project_top_level_0_0_0_top_level_0_fifo_w16_d64_S_27 |         54 |         22 |       0 |   32 |    15 |      0 |      0 |    0 |          0 |
|           (maxpool_1_sdwc_5_stream_U)                                                                    |                                                                    project_top_level_0_0_0_top_level_0_fifo_w16_d64_S_27 |         22 |         22 |       0 |    0 |    15 |      0 |      0 |    0 |          0 |
|           U_top_level_0_fifo_w16_d64_S_ShiftReg                                                          |                                                           project_top_level_0_0_0_top_level_0_fifo_w16_d64_S_ShiftReg_71 |         32 |          0 |       0 |   32 |     0 |      0 |      0 |    0 |          0 |
|         paddedConv_1_U                                                                                   |                                                                     project_top_level_0_0_0_top_level_0_fifo_w64_d8_S_28 |         44 |         12 |       0 |   32 |     9 |      0 |      0 |    0 |          0 |
|           (paddedConv_1_U)                                                                               |                                                                     project_top_level_0_0_0_top_level_0_fifo_w64_d8_S_28 |         11 |         11 |       0 |    0 |     9 |      0 |      0 |    0 |          0 |
|           U_top_level_0_fifo_w64_d8_S_ShiftReg                                                           |                                                            project_top_level_0_0_0_top_level_0_fifo_w64_d8_S_ShiftReg_70 |         33 |          1 |       0 |   32 |     0 |      0 |      0 |    0 |          0 |
|         paddedConv_2_U                                                                                   |                                                                     project_top_level_0_0_0_top_level_0_fifo_w32_d8_S_29 |         27 |         11 |       0 |   16 |     9 |      0 |      0 |    0 |          0 |
|           (paddedConv_2_U)                                                                               |                                                                     project_top_level_0_0_0_top_level_0_fifo_w32_d8_S_29 |         11 |         11 |       0 |    0 |     9 |      0 |      0 |    0 |          0 |
|           U_top_level_0_fifo_w32_d8_S_ShiftReg                                                           |                                                            project_top_level_0_0_0_top_level_0_fifo_w32_d8_S_ShiftReg_69 |         17 |          1 |       0 |   16 |     0 |      0 |      0 |    0 |          0 |
|         paddedConv_3_U                                                                                   |                                                                     project_top_level_0_0_0_top_level_0_fifo_w64_d8_S_30 |         43 |         11 |       0 |   32 |     9 |      0 |      0 |    0 |          0 |
|           (paddedConv_3_U)                                                                               |                                                                     project_top_level_0_0_0_top_level_0_fifo_w64_d8_S_30 |         10 |         10 |       0 |    0 |     9 |      0 |      0 |    0 |          0 |
|           U_top_level_0_fifo_w64_d8_S_ShiftReg                                                           |                                                            project_top_level_0_0_0_top_level_0_fifo_w64_d8_S_ShiftReg_68 |         33 |          1 |       0 |   32 |     0 |      0 |      0 |    0 |          0 |
|         paddedConv_4_U                                                                                   |                                                                     project_top_level_0_0_0_top_level_0_fifo_w32_d8_S_31 |         27 |         11 |       0 |   16 |     9 |      0 |      0 |    0 |          0 |
|           (paddedConv_4_U)                                                                               |                                                                     project_top_level_0_0_0_top_level_0_fifo_w32_d8_S_31 |         10 |         10 |       0 |    0 |     9 |      0 |      0 |    0 |          0 |
|           U_top_level_0_fifo_w32_d8_S_ShiftReg                                                           |                                                            project_top_level_0_0_0_top_level_0_fifo_w32_d8_S_ShiftReg_67 |         17 |          1 |       0 |   16 |     0 |      0 |      0 |    0 |          0 |
|         paddedConv_5_U                                                                                   |                                                                     project_top_level_0_0_0_top_level_0_fifo_w32_d8_S_32 |         29 |         13 |       0 |   16 |     9 |      0 |      0 |    0 |          0 |
|           (paddedConv_5_U)                                                                               |                                                                     project_top_level_0_0_0_top_level_0_fifo_w32_d8_S_32 |         13 |         13 |       0 |    0 |     9 |      0 |      0 |    0 |          0 |
|           U_top_level_0_fifo_w32_d8_S_ShiftReg                                                           |                                                            project_top_level_0_0_0_top_level_0_fifo_w32_d8_S_ShiftReg_66 |         17 |          1 |       0 |   16 |     0 |      0 |      0 |    0 |          0 |
|         paddedConv_6_U                                                                                   |                                                                     project_top_level_0_0_0_top_level_0_fifo_w64_d8_S_33 |         41 |          9 |       0 |   32 |     9 |      0 |      0 |    0 |          0 |
|           (paddedConv_6_U)                                                                               |                                                                     project_top_level_0_0_0_top_level_0_fifo_w64_d8_S_33 |          8 |          8 |       0 |    0 |     9 |      0 |      0 |    0 |          0 |
|           U_top_level_0_fifo_w64_d8_S_ShiftReg                                                           |                                                            project_top_level_0_0_0_top_level_0_fifo_w64_d8_S_ShiftReg_65 |         33 |          1 |       0 |   32 |     0 |      0 |      0 |    0 |          0 |
|         paddedConv_7_U                                                                                   |                                                                     project_top_level_0_0_0_top_level_0_fifo_w32_d8_S_34 |         27 |         11 |       0 |   16 |     9 |      0 |      0 |    0 |          0 |
|           (paddedConv_7_U)                                                                               |                                                                     project_top_level_0_0_0_top_level_0_fifo_w32_d8_S_34 |         10 |         10 |       0 |    0 |     9 |      0 |      0 |    0 |          0 |
|           U_top_level_0_fifo_w32_d8_S_ShiftReg                                                           |                                                            project_top_level_0_0_0_top_level_0_fifo_w32_d8_S_ShiftReg_64 |         17 |          1 |       0 |   16 |     0 |      0 |      0 |    0 |          0 |
|         paddedConv_8_U                                                                                   |                                                                     project_top_level_0_0_0_top_level_0_fifo_w64_d8_S_35 |         42 |         10 |       0 |   32 |     9 |      0 |      0 |    0 |          0 |
|           (paddedConv_8_U)                                                                               |                                                                     project_top_level_0_0_0_top_level_0_fifo_w64_d8_S_35 |         10 |         10 |       0 |    0 |     9 |      0 |      0 |    0 |          0 |
|           U_top_level_0_fifo_w64_d8_S_ShiftReg                                                           |                                                            project_top_level_0_0_0_top_level_0_fifo_w64_d8_S_ShiftReg_63 |         33 |          1 |       0 |   32 |     0 |      0 |      0 |    0 |          0 |
|         paddedConv_9_U                                                                                   |                                                                     project_top_level_0_0_0_top_level_0_fifo_w32_d8_S_36 |         27 |         11 |       0 |   16 |     9 |      0 |      0 |    0 |          0 |
|           (paddedConv_9_U)                                                                               |                                                                     project_top_level_0_0_0_top_level_0_fifo_w32_d8_S_36 |         10 |         10 |       0 |    0 |     9 |      0 |      0 |    0 |          0 |
|           U_top_level_0_fifo_w32_d8_S_ShiftReg                                                           |                                                               project_top_level_0_0_0_top_level_0_fifo_w32_d8_S_ShiftReg |         17 |          1 |       0 |   16 |     0 |      0 |      0 |    0 |          0 |
|         paddedConv_U                                                                                     |                                                                     project_top_level_0_0_0_top_level_0_fifo_w64_d8_S_37 |         43 |         11 |       0 |   32 |     9 |      0 |      0 |    0 |          0 |
|           (paddedConv_U)                                                                                 |                                                                     project_top_level_0_0_0_top_level_0_fifo_w64_d8_S_37 |         10 |         10 |       0 |    0 |     9 |      0 |      0 |    0 |          0 |
|           U_top_level_0_fifo_w64_d8_S_ShiftReg                                                           |                                                               project_top_level_0_0_0_top_level_0_fifo_w64_d8_S_ShiftReg |         33 |          1 |       0 |   32 |     0 |      0 |      0 |    0 |          0 |
|         sdwc_0_conv_layer_1_stream_U                                                                     |                                                                    project_top_level_0_0_0_top_level_0_fifo_w64_d64_A_38 |        107 |         33 |      74 |    0 |    93 |      0 |      0 |    0 |          0 |
|           (sdwc_0_conv_layer_1_stream_U)                                                                 |                                                                    project_top_level_0_0_0_top_level_0_fifo_w64_d64_A_38 |         30 |         30 |       0 |    0 |    29 |      0 |      0 |    0 |          0 |
|           U_top_level_0_fifo_w64_d64_A_ram                                                               |                                                                project_top_level_0_0_0_top_level_0_fifo_w64_d64_A_ram_62 |         77 |          3 |      74 |    0 |    64 |      0 |      0 |    0 |          0 |
|         sdwc_10_conv_layer_8_stream_U                                                                    |                                                                    project_top_level_0_0_0_top_level_0_fifo_w64_d64_A_39 |        104 |         30 |      74 |    0 |    93 |      0 |      0 |    0 |          0 |
|           (sdwc_10_conv_layer_8_stream_U)                                                                |                                                                    project_top_level_0_0_0_top_level_0_fifo_w64_d64_A_39 |         30 |         30 |       0 |    0 |    29 |      0 |      0 |    0 |          0 |
|           U_top_level_0_fifo_w64_d64_A_ram                                                               |                                                                project_top_level_0_0_0_top_level_0_fifo_w64_d64_A_ram_61 |         74 |          0 |      74 |    0 |    64 |      0 |      0 |    0 |          0 |
|         sdwc_11_conv_layer_10_stream_U                                                                   |                                                                    project_top_level_0_0_0_top_level_0_fifo_w16_d64_S_40 |         51 |         19 |       0 |   32 |    15 |      0 |      0 |    0 |          0 |
|           (sdwc_11_conv_layer_10_stream_U)                                                               |                                                                    project_top_level_0_0_0_top_level_0_fifo_w16_d64_S_40 |         19 |         19 |       0 |    0 |    15 |      0 |      0 |    0 |          0 |
|           U_top_level_0_fifo_w16_d64_S_ShiftReg                                                          |                                                           project_top_level_0_0_0_top_level_0_fifo_w16_d64_S_ShiftReg_60 |         32 |          0 |       0 |   32 |     0 |      0 |      0 |    0 |          0 |
|         sdwc_1_split_0_stream_U                                                                          |                                                                    project_top_level_0_0_0_top_level_0_fifo_w16_d64_S_41 |         50 |         18 |       0 |   32 |    15 |      0 |      0 |    0 |          0 |
|           (sdwc_1_split_0_stream_U)                                                                      |                                                                    project_top_level_0_0_0_top_level_0_fifo_w16_d64_S_41 |         18 |         18 |       0 |    0 |    15 |      0 |      0 |    0 |          0 |
|           U_top_level_0_fifo_w16_d64_S_ShiftReg                                                          |                                                           project_top_level_0_0_0_top_level_0_fifo_w16_d64_S_ShiftReg_59 |         32 |          0 |       0 |   32 |     0 |      0 |      0 |    0 |          0 |
|         sdwc_2_conv_layer_2_stream_U                                                                     |                                                                    project_top_level_0_0_0_top_level_0_fifo_w32_d64_A_42 |         70 |         30 |      40 |    0 |    61 |      0 |      0 |    0 |          0 |
|           (sdwc_2_conv_layer_2_stream_U)                                                                 |                                                                    project_top_level_0_0_0_top_level_0_fifo_w32_d64_A_42 |         30 |         30 |       0 |    0 |    29 |      0 |      0 |    0 |          0 |
|           U_top_level_0_fifo_w32_d64_A_ram                                                               |                                                                project_top_level_0_0_0_top_level_0_fifo_w32_d64_A_ram_58 |         40 |          0 |      40 |    0 |    32 |      0 |      0 |    0 |          0 |
|         sdwc_3_conv_layer_3_stream_U                                                                     |                                                                    project_top_level_0_0_0_top_level_0_fifo_w64_d64_A_43 |        104 |         30 |      74 |    0 |    93 |      0 |      0 |    0 |          0 |
|           (sdwc_3_conv_layer_3_stream_U)                                                                 |                                                                    project_top_level_0_0_0_top_level_0_fifo_w64_d64_A_43 |         30 |         30 |       0 |    0 |    29 |      0 |      0 |    0 |          0 |
|           U_top_level_0_fifo_w64_d64_A_ram                                                               |                                                                project_top_level_0_0_0_top_level_0_fifo_w64_d64_A_ram_57 |         74 |          0 |      74 |    0 |    64 |      0 |      0 |    0 |          0 |
|         sdwc_4_split_1_stream_U                                                                          |                                                                    project_top_level_0_0_0_top_level_0_fifo_w16_d64_S_44 |         51 |         19 |       0 |   32 |    15 |      0 |      0 |    0 |          0 |
|           (sdwc_4_split_1_stream_U)                                                                      |                                                                    project_top_level_0_0_0_top_level_0_fifo_w16_d64_S_44 |         19 |         19 |       0 |    0 |    15 |      0 |      0 |    0 |          0 |
|           U_top_level_0_fifo_w16_d64_S_ShiftReg                                                          |                                                           project_top_level_0_0_0_top_level_0_fifo_w16_d64_S_ShiftReg_56 |         32 |          0 |       0 |   32 |     0 |      0 |      0 |    0 |          0 |
|         sdwc_5_conv_layer_4_stream_U                                                                     |                                                                    project_top_level_0_0_0_top_level_0_fifo_w32_d64_A_45 |         70 |         30 |      40 |    0 |    61 |      0 |      0 |    0 |          0 |
|           (sdwc_5_conv_layer_4_stream_U)                                                                 |                                                                    project_top_level_0_0_0_top_level_0_fifo_w32_d64_A_45 |         30 |         30 |       0 |    0 |    29 |      0 |      0 |    0 |          0 |
|           U_top_level_0_fifo_w32_d64_A_ram                                                               |                                                                project_top_level_0_0_0_top_level_0_fifo_w32_d64_A_ram_55 |         40 |          0 |      40 |    0 |    32 |      0 |      0 |    0 |          0 |
|         sdwc_6_convtranspose_0_stream_U                                                                  |                                                                    project_top_level_0_0_0_top_level_0_fifo_w16_d64_S_46 |         54 |         22 |       0 |   32 |    15 |      0 |      0 |    0 |          0 |
|           (sdwc_6_convtranspose_0_stream_U)                                                              |                                                                    project_top_level_0_0_0_top_level_0_fifo_w16_d64_S_46 |         22 |         22 |       0 |    0 |    15 |      0 |      0 |    0 |          0 |
|           U_top_level_0_fifo_w16_d64_S_ShiftReg                                                          |                                                           project_top_level_0_0_0_top_level_0_fifo_w16_d64_S_ShiftReg_54 |         32 |          0 |       0 |   32 |     0 |      0 |      0 |    0 |          0 |
|         sdwc_7_conv_layer_6_stream_U                                                                     |                                                                    project_top_level_0_0_0_top_level_0_fifo_w64_d64_A_47 |        104 |         30 |      74 |    0 |    93 |      0 |      0 |    0 |          0 |
|           (sdwc_7_conv_layer_6_stream_U)                                                                 |                                                                    project_top_level_0_0_0_top_level_0_fifo_w64_d64_A_47 |         30 |         30 |       0 |    0 |    29 |      0 |      0 |    0 |          0 |
|           U_top_level_0_fifo_w64_d64_A_ram                                                               |                                                                   project_top_level_0_0_0_top_level_0_fifo_w64_d64_A_ram |         74 |          0 |      74 |    0 |    64 |      0 |      0 |    0 |          0 |
|         sdwc_8_conv_layer_7_stream_U                                                                     |                                                                    project_top_level_0_0_0_top_level_0_fifo_w32_d64_A_48 |         71 |         31 |      40 |    0 |    61 |      0 |      0 |    0 |          0 |
|           (sdwc_8_conv_layer_7_stream_U)                                                                 |                                                                    project_top_level_0_0_0_top_level_0_fifo_w32_d64_A_48 |         31 |         31 |       0 |    0 |    29 |      0 |      0 |    0 |          0 |
|           U_top_level_0_fifo_w32_d64_A_ram                                                               |                                                                   project_top_level_0_0_0_top_level_0_fifo_w32_d64_A_ram |         40 |          0 |      40 |    0 |    32 |      0 |      0 |    0 |          0 |
|         sdwc_9_convtranspose_1_stream_U                                                                  |                                                                    project_top_level_0_0_0_top_level_0_fifo_w16_d64_S_49 |         50 |         18 |       0 |   32 |    15 |      0 |      0 |    0 |          0 |
|           (sdwc_9_convtranspose_1_stream_U)                                                              |                                                                    project_top_level_0_0_0_top_level_0_fifo_w16_d64_S_49 |         18 |         18 |       0 |    0 |    15 |      0 |      0 |    0 |          0 |
|           U_top_level_0_fifo_w16_d64_S_ShiftReg                                                          |                                                           project_top_level_0_0_0_top_level_0_fifo_w16_d64_S_ShiftReg_53 |         32 |          0 |       0 |   32 |     0 |      0 |      0 |    0 |          0 |
|         split_0_concat_1_stream_U                                                                        |                                                                   project_top_level_0_0_0_top_level_0_fifo_w16_d118028_A |        150 |        150 |       0 |    0 |    75 |     64 |      0 |    0 |          0 |
|           (split_0_concat_1_stream_U)                                                                    |                                                                   project_top_level_0_0_0_top_level_0_fifo_w16_d118028_A |         71 |         71 |       0 |    0 |    73 |      0 |      0 |    0 |          0 |
|           U_top_level_0_fifo_w16_d118028_A_ram                                                           |                                                               project_top_level_0_0_0_top_level_0_fifo_w16_d118028_A_ram |         79 |         79 |       0 |    0 |     2 |     64 |      0 |    0 |          0 |
|         split_0_maxpool_0_stream_U                                                                       |                                                                    project_top_level_0_0_0_top_level_0_fifo_w16_d64_S_50 |         54 |         22 |       0 |   32 |    15 |      0 |      0 |    0 |          0 |
|           (split_0_maxpool_0_stream_U)                                                                   |                                                                    project_top_level_0_0_0_top_level_0_fifo_w16_d64_S_50 |         22 |         22 |       0 |    0 |    15 |      0 |      0 |    0 |          0 |
|           U_top_level_0_fifo_w16_d64_S_ShiftReg                                                          |                                                           project_top_level_0_0_0_top_level_0_fifo_w16_d64_S_ShiftReg_52 |         32 |          0 |       0 |   32 |     0 |      0 |      0 |    0 |          0 |
|         split_1_concat_0_stream_U                                                                        |                                                                    project_top_level_0_0_0_top_level_0_fifo_w16_d59046_A |        121 |        121 |       0 |    0 |    96 |     32 |      0 |    0 |          0 |
|           (split_1_concat_0_stream_U)                                                                    |                                                                    project_top_level_0_0_0_top_level_0_fifo_w16_d59046_A |         77 |         77 |       0 |    0 |    95 |      0 |      0 |    0 |          0 |
|           U_top_level_0_fifo_w16_d59046_A_ram                                                            |                                                                project_top_level_0_0_0_top_level_0_fifo_w16_d59046_A_ram |         44 |         44 |       0 |    0 |     1 |     32 |      0 |    0 |          0 |
|         split_1_maxpool_1_stream_U                                                                       |                                                                    project_top_level_0_0_0_top_level_0_fifo_w16_d64_S_51 |         55 |         23 |       0 |   32 |    15 |      0 |      0 |    0 |          0 |
|           (split_1_maxpool_1_stream_U)                                                                   |                                                                    project_top_level_0_0_0_top_level_0_fifo_w16_d64_S_51 |         23 |         23 |       0 |    0 |    15 |      0 |      0 |    0 |          0 |
|           U_top_level_0_fifo_w16_d64_S_ShiftReg                                                          |                                                              project_top_level_0_0_0_top_level_0_fifo_w16_d64_S_ShiftReg |         33 |          1 |       0 |   32 |     0 |      0 |      0 |    0 |          0 |
|         start_for_ConcatStreams_Batch_16u_128u_ap_ufixed_ap_fixed_ap_uint_16_ap_uint_0iy_U               |     project_top_level_0_0_0_top_level_0_start_for_ConcatStreams_Batch_16u_128u_ap_ufixed_ap_fixed_ap_uint_16_ap_uint_0iy |         13 |         13 |       0 |    0 |     9 |      0 |      0 |    0 |          0 |
|         start_for_ConcatStreams_Batch_32u_64u_ap_ufixed_ap_fixed_ap_uint_16_ap_uint_14jc_U               |     project_top_level_0_0_0_top_level_0_start_for_ConcatStreams_Batch_32u_64u_ap_ufixed_ap_fixed_ap_uint_16_ap_uint_14jc |          9 |          9 |       0 |    0 |     7 |      0 |      0 |    0 |          0 |
|         start_for_ConvolutionInputGenerator_3u_16u_16u_130u_128u_4u_1u_ap_resource_dfYie_U               |     project_top_level_0_0_0_top_level_0_start_for_ConvolutionInputGenerator_3u_16u_16u_130u_128u_4u_1u_ap_resource_dfYie |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|         start_for_ConvolutionInputGenerator_3u_16u_16u_130u_128u_4u_1u_ap_resource_dfbak_U               |     project_top_level_0_0_0_top_level_0_start_for_ConvolutionInputGenerator_3u_16u_16u_130u_128u_4u_1u_ap_resource_dfbak |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|         start_for_ConvolutionInputGenerator_3u_16u_16u_66u_64u_2u_1u_ap_resource_dflt1iI_U               |     project_top_level_0_0_0_top_level_0_start_for_ConvolutionInputGenerator_3u_16u_16u_66u_64u_2u_1u_ap_resource_dflt1iI |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|         start_for_ConvolutionInputGenerator_3u_16u_16u_66u_64u_2u_1u_ap_resource_dflt8jQ_U               |     project_top_level_0_0_0_top_level_0_start_for_ConvolutionInputGenerator_3u_16u_16u_66u_64u_2u_1u_ap_resource_dflt8jQ |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|         start_for_ConvolutionInputGenerator_3u_18u_16u_130u_128u_2u_1u_ap_resource_dfXh4_U               |     project_top_level_0_0_0_top_level_0_start_for_ConvolutionInputGenerator_3u_18u_16u_130u_128u_2u_1u_ap_resource_dfXh4 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|         start_for_ConvolutionInputGenerator_3u_32u_16u_130u_128u_4u_1u_ap_resource_df9j0_U               |     project_top_level_0_0_0_top_level_0_start_for_ConvolutionInputGenerator_3u_32u_16u_130u_128u_4u_1u_ap_resource_df9j0 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|         start_for_ConvolutionInputGenerator_3u_32u_16u_34u_32u_2u_1u_ap_resource_dflt5jm_U               |     project_top_level_0_0_0_top_level_0_start_for_ConvolutionInputGenerator_3u_32u_16u_34u_32u_2u_1u_ap_resource_dflt5jm |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|         start_for_ConvolutionInputGenerator_3u_32u_16u_34u_32u_2u_1u_ap_resource_dflt6jw_U               |     project_top_level_0_0_0_top_level_0_start_for_ConvolutionInputGenerator_3u_32u_16u_34u_32u_2u_1u_ap_resource_dflt6jw |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|         start_for_ConvolutionInputGenerator_3u_32u_16u_66u_64u_4u_1u_ap_resource_dflt2iS_U               |     project_top_level_0_0_0_top_level_0_start_for_ConvolutionInputGenerator_3u_32u_16u_66u_64u_4u_1u_ap_resource_dflt2iS |          7 |          7 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|         start_for_ConvolutionInputGenerator_3u_64u_16u_66u_64u_4u_1u_ap_resource_dflt7jG_U               |     project_top_level_0_0_0_top_level_0_start_for_ConvolutionInputGenerator_3u_64u_16u_66u_64u_4u_1u_ap_resource_dflt7jG |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|         start_for_ConvolutionInputGenerator_dws_2u_16u_16u_128u_64u_1u_2u_ap_resourceZio_U               |     project_top_level_0_0_0_top_level_0_start_for_ConvolutionInputGenerator_dws_2u_16u_16u_128u_64u_1u_2u_ap_resourceZio |          7 |          7 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|         start_for_ConvolutionInputGenerator_dws_2u_32u_16u_64u_32u_1u_2u_ap_resource_3i2_U               |     project_top_level_0_0_0_top_level_0_start_for_ConvolutionInputGenerator_dws_2u_32u_16u_64u_32u_1u_2u_ap_resource_3i2 |          8 |          8 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|         start_for_ConvolutionInputGenerator_kernel1_16u_16u_128u_1u_1u_U0_U                              |                    project_top_level_0_0_0_top_level_0_start_for_ConvolutionInputGenerator_kernel1_16u_16u_128u_1u_1u_U0 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|         start_for_DeconvolutionInputGenerator_MMV_2u_16u_16u_64u_128u_1u_1u_U0_U                         |               project_top_level_0_0_0_top_level_0_start_for_DeconvolutionInputGenerator_MMV_2u_16u_16u_64u_128u_1u_1u_U0 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|         start_for_DeconvolutionInputGenerator_MMV_2u_32u_16u_32u_64u_1u_1u_U0_U                          |                project_top_level_0_0_0_top_level_0_start_for_DeconvolutionInputGenerator_MMV_2u_32u_16u_32u_64u_1u_1u_U0 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|         start_for_DuplicateStreams_Batch_131072u_ap_int_16_16_U0_U                                       |                             project_top_level_0_0_0_top_level_0_start_for_DuplicateStreams_Batch_131072u_ap_int_16_16_U0 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|         start_for_DuplicateStreams_Batch_262144u_ap_int_16_16_U0_U                                       |                             project_top_level_0_0_0_top_level_0_start_for_DuplicateStreams_Batch_262144u_ap_int_16_16_U0 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|         start_for_Matrix_Vector_Activate_Batch_10_U0_U                                                   |                                         project_top_level_0_0_0_top_level_0_start_for_Matrix_Vector_Activate_Batch_10_U0 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|         start_for_Matrix_Vector_Activate_Batch_1_U0_U                                                    |                                          project_top_level_0_0_0_top_level_0_start_for_Matrix_Vector_Activate_Batch_1_U0 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|         start_for_Matrix_Vector_Activate_Batch_2_U0_U                                                    |                                          project_top_level_0_0_0_top_level_0_start_for_Matrix_Vector_Activate_Batch_2_U0 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|         start_for_Matrix_Vector_Activate_Batch_3_U0_U                                                    |                                          project_top_level_0_0_0_top_level_0_start_for_Matrix_Vector_Activate_Batch_3_U0 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|         start_for_Matrix_Vector_Activate_Batch_4_U0_U                                                    |                                          project_top_level_0_0_0_top_level_0_start_for_Matrix_Vector_Activate_Batch_4_U0 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|         start_for_Matrix_Vector_Activate_Batch_5_U0_U                                                    |                                          project_top_level_0_0_0_top_level_0_start_for_Matrix_Vector_Activate_Batch_5_U0 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|         start_for_Matrix_Vector_Activate_Batch_6_U0_U                                                    |                                          project_top_level_0_0_0_top_level_0_start_for_Matrix_Vector_Activate_Batch_6_U0 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|         start_for_Matrix_Vector_Activate_Batch_7_U0_U                                                    |                                          project_top_level_0_0_0_top_level_0_start_for_Matrix_Vector_Activate_Batch_7_U0 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|         start_for_Matrix_Vector_Activate_Batch_8_U0_U                                                    |                                          project_top_level_0_0_0_top_level_0_start_for_Matrix_Vector_Activate_Batch_8_U0 |          7 |          7 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|         start_for_Matrix_Vector_Activate_Batch_9_U0_U                                                    |                                          project_top_level_0_0_0_top_level_0_start_for_Matrix_Vector_Activate_Batch_9_U0 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|         start_for_Matrix_Vector_Activate_Batch_Transpose_1_U0_U                                          |                                project_top_level_0_0_0_top_level_0_start_for_Matrix_Vector_Activate_Batch_Transpose_1_U0 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|         start_for_Matrix_Vector_Activate_Batch_Transpose_U0_U                                            |                                  project_top_level_0_0_0_top_level_0_start_for_Matrix_Vector_Activate_Batch_Transpose_U0 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|         start_for_Matrix_Vector_Activate_Batch_U0_U                                                      |                                            project_top_level_0_0_0_top_level_0_start_for_Matrix_Vector_Activate_Batch_U0 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|         start_for_Pool_batch_16u_1u_4u_Slice_Slice_ap_uint_ap_uint_MaxPoolFunction_U0_U                  |        project_top_level_0_0_0_top_level_0_start_for_Pool_batch_16u_1u_4u_Slice_Slice_ap_uint_ap_uint_MaxPoolFunction_U0 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|         start_for_Pool_batch_32u_1u_4u_Slice_Slice_ap_uint_ap_uint_MaxPoolFunction_U0_U                  |        project_top_level_0_0_0_top_level_0_start_for_Pool_batch_32u_1u_4u_Slice_Slice_ap_uint_ap_uint_MaxPoolFunction_U0 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|         start_for_SameResize_Batch_2u_128u_3u_1u_18u_ap_int_16_2u_U0_U                                   |                         project_top_level_0_0_0_top_level_0_start_for_SameResize_Batch_2u_128u_3u_1u_18u_ap_int_16_2u_U0 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|         start_for_SameResize_Batch_2u_32u_3u_1u_32u_ap_int_16_2u_7_U0_U                                  |                        project_top_level_0_0_0_top_level_0_start_for_SameResize_Batch_2u_32u_3u_1u_32u_ap_int_16_2u_7_U0 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|         start_for_SameResize_Batch_2u_32u_3u_1u_32u_ap_int_16_2u_U0_U                                    |                          project_top_level_0_0_0_top_level_0_start_for_SameResize_Batch_2u_32u_3u_1u_32u_ap_int_16_2u_U0 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|         start_for_SameResize_Batch_2u_64u_3u_1u_16u_ap_int_16_2u_5_U0_U                                  |                        project_top_level_0_0_0_top_level_0_start_for_SameResize_Batch_2u_64u_3u_1u_16u_ap_int_16_2u_5_U0 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|         start_for_SameResize_Batch_2u_64u_3u_1u_16u_ap_int_16_2u_U0_U                                    |                          project_top_level_0_0_0_top_level_0_start_for_SameResize_Batch_2u_64u_3u_1u_16u_ap_int_16_2u_U0 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|         start_for_SameResize_Batch_4u_128u_3u_1u_16u_ap_int_16_2u_1_U0_U                                 |                       project_top_level_0_0_0_top_level_0_start_for_SameResize_Batch_4u_128u_3u_1u_16u_ap_int_16_2u_1_U0 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|         start_for_SameResize_Batch_4u_128u_3u_1u_16u_ap_int_16_2u_U0_U                                   |                         project_top_level_0_0_0_top_level_0_start_for_SameResize_Batch_4u_128u_3u_1u_16u_ap_int_16_2u_U0 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|         start_for_SameResize_Batch_4u_128u_3u_1u_32u_ap_int_16_2u_U0_U                                   |                         project_top_level_0_0_0_top_level_0_start_for_SameResize_Batch_4u_128u_3u_1u_32u_ap_int_16_2u_U0 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|         start_for_SameResize_Batch_4u_64u_3u_1u_32u_ap_int_16_2u_U0_U                                    |                          project_top_level_0_0_0_top_level_0_start_for_SameResize_Batch_4u_64u_3u_1u_32u_ap_int_16_2u_U0 |          7 |          7 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|         start_for_SameResize_Batch_4u_64u_3u_1u_64u_ap_int_16_2u_U0_U                                    |                          project_top_level_0_0_0_top_level_0_start_for_SameResize_Batch_4u_64u_3u_1u_64u_ap_int_16_2u_U0 |          7 |          7 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|         start_for_Stream2Mem_Batch_4096u_128_U0_U                                                        |                                              project_top_level_0_0_0_top_level_0_start_for_Stream2Mem_Batch_4096u_128_U0 |         15 |         15 |       0 |    0 |     9 |      0 |      0 |    0 |          0 |
|         start_for_StreamingDataWidthConverter_Batch_128u_32u_36864u_U0_U                                 |                       project_top_level_0_0_0_top_level_0_start_for_StreamingDataWidthConverter_Batch_128u_32u_36864u_U0 |          7 |          7 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|         start_for_StreamingDataWidthConverter_Batch_128u_64u_32768u_U0_U                                 |                       project_top_level_0_0_0_top_level_0_start_for_StreamingDataWidthConverter_Batch_128u_64u_32768u_U0 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|         start_for_StreamingDataWidthConverter_Batch_16u_128u_32768u_U0_U                                 |                       project_top_level_0_0_0_top_level_0_start_for_StreamingDataWidthConverter_Batch_16u_128u_32768u_U0 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|         start_for_StreamingDataWidthConverter_Batch_16u_32u_32768u_U0_U                                  |                        project_top_level_0_0_0_top_level_0_start_for_StreamingDataWidthConverter_Batch_16u_32u_32768u_U0 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|         start_for_StreamingDataWidthConverter_Batch_16u_32u_65536u_U0_U                                  |                        project_top_level_0_0_0_top_level_0_start_for_StreamingDataWidthConverter_Batch_16u_32u_65536u_U0 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|         start_for_StreamingDataWidthConverter_Batch_16u_64u_262144u_U0_U                                 |                       project_top_level_0_0_0_top_level_0_start_for_StreamingDataWidthConverter_Batch_16u_64u_262144u_U0 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|         start_for_StreamingDataWidthConverter_Batch_16u_64u_524288u_U0_U                                 |                       project_top_level_0_0_0_top_level_0_start_for_StreamingDataWidthConverter_Batch_16u_64u_524288u_U0 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|         start_for_StreamingDataWidthConverter_Batch_32u_16u_16384u_U0_U                                  |                        project_top_level_0_0_0_top_level_0_start_for_StreamingDataWidthConverter_Batch_32u_16u_16384u_U0 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|         start_for_StreamingDataWidthConverter_Batch_32u_16u_32768u_U0_U                                  |                        project_top_level_0_0_0_top_level_0_start_for_StreamingDataWidthConverter_Batch_32u_16u_32768u_U0 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|         start_for_StreamingDataWidthConverter_Batch_32u_64u_65536u_U0_U                                  |                        project_top_level_0_0_0_top_level_0_start_for_StreamingDataWidthConverter_Batch_32u_64u_65536u_U0 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|         start_for_StreamingDataWidthConverter_Batch_64u_16u_32768u_U0_U                                  |                        project_top_level_0_0_0_top_level_0_start_for_StreamingDataWidthConverter_Batch_64u_16u_32768u_U0 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|         start_for_StreamingDataWidthConverter_Batch_64u_16u_65536u_4_U0_U                                |                      project_top_level_0_0_0_top_level_0_start_for_StreamingDataWidthConverter_Batch_64u_16u_65536u_4_U0 |          7 |          7 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|         start_for_StreamingDataWidthConverter_Batch_64u_16u_65536u_U0_U                                  |                        project_top_level_0_0_0_top_level_0_start_for_StreamingDataWidthConverter_Batch_64u_16u_65536u_U0 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|         start_for_StreamingDataWidthConverter_Batch_64u_32u_16384u_U0_U                                  |                        project_top_level_0_0_0_top_level_0_start_for_StreamingDataWidthConverter_Batch_64u_32u_16384u_U0 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|     zynq_ultra_ps_e_0                                                                                    |                                                                                              project_zynq_ultra_ps_e_0_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|       inst                                                                                               |                                                       project_zynq_ultra_ps_e_0_0_zynq_ultra_ps_e_v3_5_6_zynq_ultra_ps_e |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
+----------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------+------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


