# CPU Architecture & Design Project

## Overview
A comprehensive computer architecture project involving CPU design, implementation, and optimization. This project demonstrates deep understanding of computer systems and digital logic design.

## Key Features
- Custom CPU architecture design
- Assembly language implementation
- Performance optimization techniques
- Hardware simulation and testing
- Comprehensive documentation and analysis

## Technologies Used
- **Hardware Description Languages:** Verilog/VHDL
- **Simulation Tools:** ModelSim, Xilinx Vivado
- **Programming:** Assembly language, C
- **Tools:** Digital logic simulators, FPGA development boards
- **Documentation:** Technical specifications and design documents

## Tech Stack
```json
{
  "primary_language": "Verilog",
  "technologies": [
    {"name": "Verilog", "icon": "fas fa-code", "color": "#0078D4"},
    {"name": "VHDL", "icon": "fas fa-microchip", "color": "#FF6B6B"},
    {"name": "C", "icon": "fab fa-cuttlefish", "color": "#A8B9CC"},
    {"name": "Assembly", "icon": "fas fa-cogs", "color": "#FFD700"},
    {"name": "FPGA", "icon": "fas fa-memory", "color": "#4ECDC4"},
    {"name": "Xilinx", "icon": "fas fa-chip", "color": "#E60012"},
    {"name": "ModelSim", "icon": "fas fa-wave-square", "color": "#34495E"}
  ]
}
```

## Project Components

### CPU Design
- 32-bit RISC architecture
- Pipelined execution with hazard detection
- Memory management unit
- Instruction set architecture (ISA) design

### Implementation
- RTL (Register Transfer Level) design
- FPGA implementation and testing
- Performance benchmarking
- Power consumption analysis

## Technical Specifications
- **Architecture:** 32-bit RISC
- **Pipeline Stages:** 5-stage pipeline
- **Cache:** L1 instruction and data cache
- **Memory:** Virtual memory support
- **Performance:** 100MHz target frequency

## Documentation
[Technical Report](https://your-cpu-documentation-link.com)
[Design Specifications](https://your-cpu-specs-link.com)

## GitHub Repository
[CPU Design Files](https://github.com/yourusername/cpu-architecture)

## Screenshots
![CPU Architecture Diagram]({% static 'portfolio/cpu.webp' %})
![FPGA Implementation]({% static 'portfolio/board_front.webp' %})

## Project Timeline
**Duration:** 8 months
**Status:** Completed
**Year:** 2022

## Academic Context
This project was completed as part of advanced computer architecture coursework, demonstrating proficiency in:
- Digital logic design principles
- Computer architecture concepts
- Hardware description languages
- System optimization techniques

## Key Achievements
- Successfully implemented functional 32-bit CPU
- Achieved target performance specifications
- Comprehensive testing and validation
- Detailed technical documentation

## Skills Demonstrated
- Hardware design and implementation
- System-level thinking and optimization
- Technical documentation and presentation
- Problem-solving in complex engineering challenges