module Second_Stage_BK
  #(parameter STRIPEWIDTH = 120, parameter ALPHA = 15, parameter A_FRACBITS = 8, parameter B_FRACBITS = 1, parameter A_FRAC_REMAIN = 6)	//S = 2*alpha+1
   (clk, rst_n, ak_in, SigIi, Sigpi, valid_in, ak, bk, valid_out);

  parameter SIGI_BITS = $clog2((2*ALPHA+1)*(2*ALPHA+1))+8;	//18
  parameter AREA_BITS = $clog2((2*ALPHA+1)*(2*ALPHA+1));	//10

  parameter NUMOFROWS = 1080;	//1080p :^)
  parameter NUMOFCOLS = STRIPEWIDTH+2*ALPHA;	//ex: 180

  parameter ROWBITS = $clog2(NUMOFROWS);
  parameter COLBITS = $clog2(NUMOFCOLS);

  parameter NUM_STAGES = 4;

  input 				clk;
  input 				rst_n;
  input 				valid_in;
  input [SIGI_BITS-1:0]	SigIi;
  input [SIGI_BITS-1:0]	Sigpi;
  input signed [4+A_FRACBITS:0]	ak_in;
  output valid_out;
  output reg signed [4+A_FRACBITS:0]	ak;
  output reg signed [12+B_FRACBITS:0]	bk;

  wire signed [SIGI_BITS:0]	s_SigIi = {1'b0, SigIi};
  wire signed [SIGI_BITS+A_FRAC_REMAIN:0]	s_Sigpi = {1'b0, Sigpi, {A_FRAC_REMAIN{1'b0}}};

  reg [ROWBITS-1:0] row_count, row_count_nxt;
  reg [COLBITS-1:0] col_count, col_count_nxt;

  reg [AREA_BITS-1:0] area_count, area_count_nxt;
  wire signed [4+A_FRAC_REMAIN:0] ak_remain = ak_in[4+A_FRACBITS:A_FRACBITS-A_FRAC_REMAIN];
  wire signed [4+A_FRAC_REMAIN+SIGI_BITS+1:0] Iiak = s_SigIi*ak_remain;
  wire signed [4+A_FRAC_REMAIN+SIGI_BITS+1:0] Numer = s_Sigpi-Iiak;

  //wire signed [AREA_BITS+A_FRAC_REMAIN-B_FRACBITS:0] Denom = {1'b0, area_count, {A_FRAC_REMAIN-B_FRACBITS{1'b0}}};
  wire signed [AREA_BITS:0] Denom = {1'b0, area_count};

  reg signed [4+A_FRAC_REMAIN+SIGI_BITS+1:0] div_a;
  reg signed [AREA_BITS:0] div_b;

  wire signed [4+A_FRAC_REMAIN+SIGI_BITS+1:0] quotient_inst; //4+3+18+1:0 ->27 bits

  wire signed [4+A_FRACBITS:0]	ak_nxt;
  reg signed  [12+B_FRACBITS:0]	bk_nxt;

  reg div_in_en;

  always@(*)
  begin
    row_count_nxt = row_count;
    col_count_nxt = col_count;
    area_count_nxt = area_count;
    bk_nxt = quotient_inst[12+A_FRAC_REMAIN:A_FRAC_REMAIN-B_FRACBITS];
    if(valid_in)
    begin
      row_count_nxt = (col_count==(NUMOFCOLS-1))?((row_count==(NUMOFROWS-1))?0:row_count+1):row_count;
      col_count_nxt = (col_count==(NUMOFCOLS-1))?0:col_count+1;
      area_count_nxt = (col_count==(NUMOFCOLS-1))?((row_count<=(ALPHA-1))?area_count+(2*ALPHA+1):((row_count>=(1079-ALPHA))?area_count-(2*ALPHA+1):area_count)):area_count;
      area_count_nxt = (col_count==(NUMOFCOLS-1) && row_count==(NUMOFROWS-1))?(ALPHA+1)*(2*ALPHA+1):area_count_nxt;
    end
  end

  always@(posedge clk or negedge rst_n)
  begin
    if(!rst_n)
    begin
      row_count <= 0;
      col_count <= 0;
      area_count <= (ALPHA+1)*(2*ALPHA+1);
      div_in_en <= 0;
      ak <= 0;
      bk <= 0;
      div_a <= 0;
      div_b <= 0;
    end
    else
    begin
      row_count <= row_count_nxt;
      col_count <= col_count_nxt;
      area_count <= area_count_nxt;
      div_in_en <= valid_in;
      ak <= ak_nxt;
      bk <= bk_nxt;
      div_a <= Numer;
      div_b <= Denom;
    end
  end

  //4+6+18+2=30; 10+1= 11
  DW_div_pipe #(4+A_FRAC_REMAIN+SIGI_BITS+2, AREA_BITS+1, 1, 1, NUM_STAGES, 1, 1, 0)  U1
              (
                .clk(clk),   .rst_n(rst_n),   .en(1'b1),
                .a(div_a),   .b(div_b),   .quotient(quotient_inst),
                .remainder(),   .divide_by_0()
              );

  Shift_Reg #(NUM_STAGES, 1) valid_sr
            (.clk(clk), .rst_n(rst_n), .in_data(div_in_en), .out_data(valid_out));

  Shift_Reg #(NUM_STAGES, 4+A_FRACBITS+1) ak_sr
            (.clk(clk), .rst_n(rst_n), .in_data(ak_in), .out_data(ak_nxt));

endmodule
