xrun(64): 23.03-s007: (c) Copyright 1995-2023 Cadence Design Systems, Inc.
TOOL:	xrun(64)	23.03-s007: Started on Jan 16, 2025 at 11:23:58 CET
xrun
	-timescale 1ns/1ps
	-input sim_model.cmd
	-incdir ../MODEL
	-64
	-licqueue
	-access +rwc
	-createdebugdb
	-errormax 1
	-SDF_VERBOSE
	-top testbench
	-SDF_CMD_FILE gates_sdf_slow.cmd
	/dk/xfab/PDK/xh018/diglibs/D_CELLS_HD/v4_0/verilog/v4_0_0/D_CELLS_HD.v
	/dk/xfab/PDK/xh018/diglibs/D_CELLS_HD/v4_0/verilog/v4_0_0/VLG_PRIMITIVES.v
	./gates_optimized.v
	../TESTBENCH/testbench.v
Recompiling... reason: file '../TESTBENCH/testbench.v' is newer than expected.
	expected: Thu Jan 16 11:19:05 2025
	actual:   Thu Jan 16 11:23:53 2025
file: ../TESTBENCH/testbench.v
	module worklib.testbench:v
		errors: 0, warnings: 0
xmvlog: *W,SPDUSD: Include directory ../MODEL given but not used.
	Total errors/warnings found outside modules and primitives:
		errors: 0, warnings: 1
	Elaborating the design hierarchy:
		Caching library 'worklib' ....... Done
	Top level design units:
		testbench
	Reading SDF file from location "./gates_slow.sdf"
	Annotating SDF timing data:
		Compiled SDF file:     gates_slow.sdf.X
		Log file:              gates_slow.sdf.X_sdf_annotation.log
		Backannotation scope:  testbench.u1
		Configuration file:    
		MTM control:           MAXIMUM
		Scale factors:         1:1:1
		Scale type:            FROM_MTM
	Annotation completed successfully...
	SDF statistics: 
		 No. of Pathdelays = 1746    	 No. of Disabled Pathdelays = 0        Annotated = 100.00% (1746/1746) 
		 No. of Tchecks    = 462     	 No. of Disabled Tchecks    = 0        Annotated = 47.62% (220/462) 
				        Total(T) 	   Disabled(D) 	    Annotated(A)	  Percentage(A/(T-D))
		 Path Delays	          1746	             0	              1746	                100.00
		      $width	           220	             0	                 0	                  0.00
		     $recrem	            66	             0	                66	                100.00
		  $setuphold	           176	             0	               154	                 87.50
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.testbench:v <0x4b4e19f4>
			streams:  11, words: 18217
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Generating Debug Data:
		LWD Database path: (/lab/sck17/Pulpit/SCKproj1/SCK_PROJ_SYNT2/WORK/xcelium.d/worklib/testbench/v/debug_db/testbench)
		Power Aware Instances:                    0
		Liberty Instances:                        0
		Out Of Module References:                 0
		Assertions:                               0
		Liberty Information:
			PG Pins:	                  0
			Liberty Pins:	                  0
	Design hierarchy summary:
		                    Instances  Unique
		Modules:                  380      79
		UDPs:                     157       4
		Primitives:               770       8
		Timing outputs:           371      48
		Registers:                 87      15
		Scalar wires:             475       -
		Expanded wires:            21       5
		Always blocks:              1       1
		Initial blocks:             2       2
		Cont. assignments:          0       1
		Pseudo assignments:         9       -
		Timing checks:            704     153
		Interconnect:            1081       -
		Delayed tcheck signals:   231      18
		Simulation timescale:     1ps
	Writing initial simulation snapshot: worklib.testbench:v
Loading snapshot worklib.testbench:v .................... Done
xcelium> source /cad/cadence_2024/xcelium/tools/xcelium/files/xmsimrc
xcelium> 
xcelium> database -open sim_model -event -shm -into sim_model -default
Created default SHM database sim_model
xcelium> probe -all -memories -functions -tasks -depth all -database sim_model -create
xmsim: *W,PRHOPT: The design contains optimized signals. To improve simulation performance these signals are excluded.
Created probe 1
xcelium> run
Simulation complete via $finish(1) at time 2210 NS + 0
../TESTBENCH/testbench.v:146         #100 $finish;
xcelium> exit
TOOL:	xrun(64)	23.03-s007: Exiting on Jan 16, 2025 at 11:24:01 CET  (total: 00:00:03)
