{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1542387972933 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1542387972936 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 16 17:06:12 2018 " "Processing started: Fri Nov 16 17:06:12 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1542387972936 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542387972936 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ex4 -c ex4_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off ex4 -c ex4_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542387972936 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1542387973449 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1542387973449 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"output\";  expecting \";\" ge5_add3.v(3) " "Verilog HDL syntax error at ge5_add3.v(3) near text: \"output\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../lib/ge5_add3.v" "" { Text "H:/VERI/part_1/lib/ge5_add3.v" 3 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1542387982264 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"always\";  expecting \";\" ge5_add3.v(5) " "Verilog HDL syntax error at ge5_add3.v(5) near text: \"always\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../lib/ge5_add3.v" "" { Text "H:/VERI/part_1/lib/ge5_add3.v" 5 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1542387982264 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"in\";  expecting \"(\" ge5_add3.v(6) " "Verilog HDL syntax error at ge5_add3.v(6) near text: \"in\";  expecting \"(\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../lib/ge5_add3.v" "" { Text "H:/VERI/part_1/lib/ge5_add3.v" 6 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1542387982265 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "ge5_add3 ge5_add3.v(1) " "Ignored design unit \"ge5_add3\" at ge5_add3.v(1) due to previous errors" {  } { { "../lib/ge5_add3.v" "" { Text "H:/VERI/part_1/lib/ge5_add3.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1542387982265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/veri/part_1/lib/ge5_add3.v 0 0 " "Found 0 design units, including 0 entities, in source file /veri/part_1/lib/ge5_add3.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542387982266 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a1 A1 ex4_top.v(16) " "Verilog HDL Declaration information at ex4_top.v(16): object \"a1\" differs only in case from object \"A1\" in the same scope" {  } { { "ex4_top.v" "" { Text "H:/VERI/part_1/ex4/ex4_top.v" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542387982269 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a2 A2 ex4_top.v(16) " "Verilog HDL Declaration information at ex4_top.v(16): object \"a2\" differs only in case from object \"A2\" in the same scope" {  } { { "ex4_top.v" "" { Text "H:/VERI/part_1/ex4/ex4_top.v" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542387982269 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a3 A3 ex4_top.v(16) " "Verilog HDL Declaration information at ex4_top.v(16): object \"a3\" differs only in case from object \"A3\" in the same scope" {  } { { "ex4_top.v" "" { Text "H:/VERI/part_1/ex4/ex4_top.v" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542387982269 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a4 A4 ex4_top.v(16) " "Verilog HDL Declaration information at ex4_top.v(16): object \"a4\" differs only in case from object \"A4\" in the same scope" {  } { { "ex4_top.v" "" { Text "H:/VERI/part_1/ex4/ex4_top.v" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542387982269 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a5 A5 ex4_top.v(16) " "Verilog HDL Declaration information at ex4_top.v(16): object \"a5\" differs only in case from object \"A5\" in the same scope" {  } { { "ex4_top.v" "" { Text "H:/VERI/part_1/ex4/ex4_top.v" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542387982269 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a6 A6 ex4_top.v(16) " "Verilog HDL Declaration information at ex4_top.v(16): object \"a6\" differs only in case from object \"A6\" in the same scope" {  } { { "ex4_top.v" "" { Text "H:/VERI/part_1/ex4/ex4_top.v" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542387982269 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a7 A7 ex4_top.v(16) " "Verilog HDL Declaration information at ex4_top.v(16): object \"a7\" differs only in case from object \"A7\" in the same scope" {  } { { "ex4_top.v" "" { Text "H:/VERI/part_1/ex4/ex4_top.v" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542387982270 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a8 A8 ex4_top.v(16) " "Verilog HDL Declaration information at ex4_top.v(16): object \"a8\" differs only in case from object \"A8\" in the same scope" {  } { { "ex4_top.v" "" { Text "H:/VERI/part_1/ex4/ex4_top.v" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542387982270 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a9 A9 ex4_top.v(16) " "Verilog HDL Declaration information at ex4_top.v(16): object \"a9\" differs only in case from object \"A9\" in the same scope" {  } { { "ex4_top.v" "" { Text "H:/VERI/part_1/ex4/ex4_top.v" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542387982270 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a10 A10 ex4_top.v(16) " "Verilog HDL Declaration information at ex4_top.v(16): object \"a10\" differs only in case from object \"A10\" in the same scope" {  } { { "ex4_top.v" "" { Text "H:/VERI/part_1/ex4/ex4_top.v" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542387982270 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a11 A11 ex4_top.v(16) " "Verilog HDL Declaration information at ex4_top.v(16): object \"a11\" differs only in case from object \"A11\" in the same scope" {  } { { "ex4_top.v" "" { Text "H:/VERI/part_1/ex4/ex4_top.v" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542387982270 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a12 A12 ex4_top.v(16) " "Verilog HDL Declaration information at ex4_top.v(16): object \"a12\" differs only in case from object \"A12\" in the same scope" {  } { { "ex4_top.v" "" { Text "H:/VERI/part_1/ex4/ex4_top.v" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542387982270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex4_top.v 1 1 " "Found 1 design units, including 1 entities, in source file ex4_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 ex4_top " "Found entity 1: ex4_top" {  } { { "ex4_top.v" "" { Text "H:/VERI/part_1/ex4/ex4_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542387982271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542387982271 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "H:/VERI/part_1/ex4/output_files/ex4_top.map.smsg " "Generated suppressed messages file H:/VERI/part_1/ex4/output_files/ex4_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542387982298 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "829 " "Peak virtual memory: 829 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1542387982420 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Nov 16 17:06:22 2018 " "Processing ended: Fri Nov 16 17:06:22 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1542387982420 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1542387982420 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1542387982420 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1542387982420 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 1  " "Quartus Prime Full Compilation was unsuccessful. 6 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1542387983289 ""}
