============================================================
   Tang Dynasty, V4.6.13941
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = D:/Anlogic/TD4.6.1/bin/td.exe
   Built at =   17:07:14 Aug 27 2019
   Run by =     zhang
   Run Date =   Mon Sep 30 21:18:58 2019

   Run on =     DESKTOP-SGFO9TT
============================================================
RUN-1002 : start command "open_project cam.al"
HDL-1007 : analyze verilog file sources/rtl/camera_init.v
HDL-1007 : analyze verilog file sources/rtl/i2c_module.v
HDL-1007 : analyze verilog file sources/rtl/lcd_sync.v
HDL-1007 : analyze verilog file sources/rtl/test_camera.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/ip_ram.v
HDL-1007 : analyze verilog file sources/rtl/camera_reader.v
RUN-1002 : start command "import_device eagle_s20.db -package BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicated  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicated  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db cam_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.6.13941.
RUN-1001 : Database version number 46116.
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1003 : finish command "import_db cam_pr.db" in  1.183860s wall, 1.187500s user + 0.125000s system = 1.312500s CPU (110.9%)

RUN-1004 : used memory is 211 MB, reserved memory is 184 MB, peak memory is 211 MB
HDL-1007 : analyze verilog file sources/rtl/camera_init.v
HDL-1007 : analyze verilog file sources/rtl/i2c_module.v
HDL-1007 : analyze verilog file sources/rtl/lcd_sync.v
HDL-1007 : analyze verilog file sources/rtl/test_camera.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/ip_ram.v
HDL-1007 : analyze verilog file sources/rtl/camera_reader.v
HDL-1007 : analyze verilog file sources/rtl/camera_init.v
HDL-1007 : analyze verilog file sources/rtl/i2c_module.v
HDL-1007 : analyze verilog file sources/rtl/lcd_sync.v
HDL-1007 : analyze verilog file sources/rtl/test_camera.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/ip_ram.v
HDL-1007 : analyze verilog file sources/rtl/camera_reader.v
RUN-1002 : start command "elaborate -top test_camera"
HDL-1007 : elaborate module test_camera in sources/rtl/test_camera.v(14)
HDL-1007 : elaborate module ip_pll in al_ip/ip_pll.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/Anlogic/TD4.6.1/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=16,FBCLK_DIV=17,CLKC0_DIV=20,CLKC1_DIV=42,CLKC2_DIV=126,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=19,CLKC1_CPHASE=41,CLKC2_CPHASE=125,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE") in D:/Anlogic/TD4.6.1/arch/eagle_macro.v(986)
HDL-1007 : elaborate module camera_init in sources/rtl/camera_init.v(14)
HDL-1007 : elaborate module i2c_module in sources/rtl/i2c_module.v(2)
HDL-1007 : elaborate module lcd_sync(IMG_Y=1) in sources/rtl/lcd_sync.v(14)
HDL-1007 : elaborate module camera_reader in sources/rtl/camera_reader.v(14)
HDL-1007 : elaborate module img_cache in al_ip/ip_ram.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=16,DATA_WIDTH_B=16,ADDR_WIDTH_A=16,ADDR_WIDTH_B=16,DATA_DEPTH_A=32800,DATA_DEPTH_B=32800,MODE="PDPW",REGMODE_B="OUTREG") in D:/Anlogic/TD4.6.1/arch/eagle_macro.v(1072)
HDL-5007 WARNING: actual bit length 20 differs from formal bit length 16 for port 'addra' in sources/rtl/test_camera.v(136)
HDL-1200 : Current top model is test_camera
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc sources/sdc/SparkRoad.adc"
RUN-1002 : start command "set_pin_assignment clk_24m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment cam_data[0]  LOCATION = H15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[1]  LOCATION = J16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[2]  LOCATION = K16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[3]  LOCATION = K15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[4]  LOCATION = G14; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[5]  LOCATION = H16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[6]  LOCATION = G16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[7]  LOCATION = H13; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_href  LOCATION = F15;  "
RUN-1002 : start command "set_pin_assignment cam_pclk  LOCATION = K12;  "
RUN-1002 : start command "set_pin_assignment cam_pwdn  LOCATION = F14;  "
RUN-1002 : start command "set_pin_assignment cam_rst  LOCATION = F13;  "
RUN-1002 : start command "set_pin_assignment cam_soic  LOCATION = D16; PULLTYPE = PULLUP;  "
RUN-1002 : start command "set_pin_assignment cam_soid  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment cam_vsync  LOCATION = E15;  "
RUN-1002 : start command "set_pin_assignment cam_xclk  LOCATION = J12;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G11;  "
RUN-1002 : start command "set_pin_assignment vga_clk  LOCATION = H2;  "
RUN-1002 : start command "set_pin_assignment vga_hsync  LOCATION = J3;  "
RUN-1002 : start command "set_pin_assignment vga_vsync  LOCATION = J4;  "
RUN-1002 : start command "set_pin_assignment vga_r[0]  LOCATION = K6;  "
RUN-1002 : start command "set_pin_assignment vga_r[1]  LOCATION = K3;  "
RUN-1002 : start command "set_pin_assignment vga_r[2]  LOCATION = K5;  "
RUN-1002 : start command "set_pin_assignment vga_r[3]  LOCATION = L4;  "
RUN-1002 : start command "set_pin_assignment vga_r[4]  LOCATION = M1;  "
RUN-1002 : start command "set_pin_assignment vga_r[5]  LOCATION = M2;  "
RUN-1002 : start command "set_pin_assignment vga_r[6]  LOCATION = L3;  "
RUN-1002 : start command "set_pin_assignment vga_r[7]  LOCATION = L5;  "
RUN-1002 : start command "set_pin_assignment vga_g[0]  LOCATION = L1;  "
RUN-1002 : start command "set_pin_assignment vga_g[1]  LOCATION = K2;  "
RUN-1002 : start command "set_pin_assignment vga_g[2]  LOCATION = K1;  "
RUN-1002 : start command "set_pin_assignment vga_g[3]  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment vga_g[4]  LOCATION = H3;  "
RUN-1002 : start command "set_pin_assignment vga_g[5]  LOCATION = J6;  "
RUN-1002 : start command "set_pin_assignment vga_g[6]  LOCATION = H1;  "
RUN-1002 : start command "set_pin_assignment vga_g[7]  LOCATION = H5;  "
RUN-1002 : start command "set_pin_assignment vga_b[0]  LOCATION = G1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[1]  LOCATION = F1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[2]  LOCATION = F2; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[3]  LOCATION = E1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[4]  LOCATION = G3; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[5]  LOCATION = E2; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[6]  LOCATION = D1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[7]  LOCATION = C1; SLEWRATE = FAST;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "test_camera"
SYN-1012 : SanityCheck: Model "camera_init"
SYN-1012 : SanityCheck: Model "i2c_module"
SYN-1012 : SanityCheck: Model "camera_reader"
SYN-1012 : SanityCheck: Model "img_cache"
SYN-1012 : SanityCheck: Model "ip_pll"
SYN-1012 : SanityCheck: Model "lcd_sync(IMG_Y=1)"
SYN-1043 : Mark ip_pll as IO macro for instance bufg_feedback
SYN-1016 : Merged 53 instances.
SYN-1016 : Merged 243 instances.
SYN-1011 : Flatten model test_camera
SYN-1011 : Flatten model camera_init
SYN-1011 : Flatten model i2c_module
SYN-1016 : Merged 3 instances.
SYN-1011 : Flatten model camera_reader
SYN-1011 : Flatten model img_cache
SYN-1011 : Flatten model ip_pll
SYN-1011 : Flatten model lcd_sync(IMG_Y=1)
SYN-1016 : Merged 12 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 4109/157 useful/useless nets, 3892/56 useful/useless insts
SYN-1019 : Optimized 5 mux instances.
SYN-1021 : Optimized 19 onehot mux instances.
SYN-1020 : Optimized 922 distributor mux.
SYN-1016 : Merged 3301 instances.
SYN-1015 : Optimize round 1, 4527 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 4544/183 useful/useless nets, 4333/2123 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 2204 better
SYN-1014 : Optimize round 3
SYN-1032 : 4543/0 useful/useless nets, 4332/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.261336s wall, 1.203125s user + 0.046875s system = 1.250000s CPU (99.1%)

RUN-1004 : used memory is 208 MB, reserved memory is 176 MB, peak memory is 222 MB
RUN-1002 : start command "report_area -file cam_rtl.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Gate Statistics
#Basic gates         3514
  #and               1933
  #nand                 0
  #or                 580
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                282
  #bufif1               1
  #MX21               506
  #FADD                 0
  #DFF                212
  #LATCH                0
#MACRO_ADD             27
#MACRO_EQ             237
#MACRO_MULT             1
#MACRO_MUX            548

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |test_camera |3301   |212    |267    |
+----------------------------------------------+

RUN-1002 : start command "read_sdc cam.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -period 41.6 -waveform 0 20.8 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41600, rise: 0, fall: 20800.
RUN-1002 : start command "derive_pll_clocks -gen_basic_clock"
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "create_clock -add -name u_pll/pll_inst.refclk -period 41.667 "
RUN-1102 : create_clock: clock name: u_pll/pll_inst.refclk, type: 0, period: 41667, rise: 0, fall: 20833.
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[1] -source  -master_clock u_pll/pll_inst.refclk -divide_by 1.976 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[0] -source  -master_clock u_pll/pll_inst.refclk -multiply_by 1.063 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[2]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[2] -source  -master_clock u_pll/pll_inst.refclk -divide_by 5.929 "
RUN-1104 : Import SDC file cam.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db cam_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea cam_gate.area"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
SYN-2001 : Map 45 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "u_img/inst"
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5186/8 useful/useless nets, 4719/0 useful/useless insts
SYN-1016 : Merged 217 instances.
SYN-2571 : Optimize after map_dsp, round 1, 217 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 4969/0 useful/useless nets, 4502/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7259/0 useful/useless nets, 6833/0 useful/useless insts
SYN-1016 : Merged 1958 instances.
SYN-2501 : Optimize round 1, 3788 better
SYN-2501 : Optimize round 2
SYN-1032 : 5295/0 useful/useless nets, 4875/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 24 macro adder
SYN-1032 : 7601/12 useful/useless nets, 7181/12 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 26492, tnet num: 7610, tinst num: 7175, tnode num: 29819, tedge num: 39816.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 481 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7610 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 1216 (3.95), #lev = 34 (4.59)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.13 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6517 instances into 789 LUTs, name keeping = 29%.
SYN-3001 : Mapper removed 5 lut buffers
SYN-1001 : Packing model "test_camera" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1854/1 useful/useless nets, 1434/2 useful/useless insts
SYN-1015 : Optimize round 1, 6 better
SYN-1014 : Optimize round 2
SYN-1032 : 1851/0 useful/useless nets, 1431/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 221 DFF/LATCH to SEQ ...
SYN-4009 : Pack 12 carry chain into lslice
SYN-4007 : Packing 168 adder to BLE ...
SYN-4008 : Packed 168 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 784 LUT to BLE ...
SYN-4008 : Packed 784 LUT and 118 SEQ to BLE.
SYN-4003 : Packing 103 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (103 nodes)...
SYN-4004 : #1: Packed 32 SEQ (604 nodes)...
SYN-4005 : Packed 32 SEQ with LUT/SLICE
SYN-4006 : 640 single LUT's are left
SYN-4006 : 71 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 855/1097 primitive instances ...
RUN-1002 : start command "report_area -file cam_gate.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Utilization Statistics
#lut                 1161   out of  19600    5.92%
#reg                  221   out of  19600    1.13%
#le                  1216
  #lut only           995   out of   1216   81.83%
  #reg only            55   out of   1216    4.52%
  #lut&reg            166   out of   1216   13.65%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   45   out of    188   23.94%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |test_camera |1216  |1161  |221   |
+-------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea cam_gate.area" in  6.519473s wall, 6.171875s user + 0.421875s system = 6.593750s CPU (101.1%)

RUN-1004 : used memory is 251 MB, reserved memory is 217 MB, peak memory is 297 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
RUN-1002 : start command "read_sdc cam.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -period 41.6 -waveform 0 20.8 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41600, rise: 0, fall: 20800.
RUN-1002 : start command "derive_pll_clocks -gen_basic_clock"
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "create_clock -add -name u_pll/pll_inst.refclk -period 41.667 "
RUN-1102 : create_clock: clock name: u_pll/pll_inst.refclk, type: 0, period: 41667, rise: 0, fall: 20833.
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[1] -source  -master_clock u_pll/pll_inst.refclk -divide_by 1.976 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[0] -source  -master_clock u_pll/pll_inst.refclk -multiply_by 1.063 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[2]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[2] -source  -master_clock u_pll/pll_inst.refclk -divide_by 5.929 "
RUN-1104 : Import SDC file cam.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db cam_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (93 clock/control pins, 2 other pins).
SYN-4027 : Net clk_cam is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net clk_sccb is clkc2 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_pad is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_pad is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "cam_pclk_pad" drive clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drive clk pins.
SYN-4024 : Net "u_camera_init/u_i2c_write/divider2[7]" drive clk pins.
SYN-4024 : Net "camera_wrreq" drive clk pins.
SYN-4025 : Tag rtl::Net cam_pclk_pad as clock net
SYN-4025 : Tag rtl::Net camera_wrreq as clock net
SYN-4025 : Tag rtl::Net clk_24m_pad as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net clk_sccb as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/divider2[7] as clock net
SYN-4026 : Tagged 8 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 24 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/u_i2c_write/divider2[7] to drive 16 clock pins.
SYN-4015 : Create BUFG instance for clk Net camera_wrreq to drive 8 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 726 instances
RUN-1001 : 305 mslices, 306 lslices, 45 pads, 61 brams, 1 dsps
RUN-1001 : There are total 1554 nets
RUN-1001 : 1014 nets have 2 pins
RUN-1001 : 354 nets have [3 - 5] pins
RUN-1001 : 74 nets have [6 - 10] pins
RUN-1001 : 29 nets have [11 - 20] pins
RUN-1001 : 72 nets have [21 - 99] pins
RUN-1001 : 11 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 724 instances, 611 slices, 24 macros(130 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 8523, tnet num: 1552, tinst num: 724, tnode num: 9422, tedge num: 14799.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1552 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.171728s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (109.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 482757
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.962592
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 400927, overlap = 139.5
PHY-3002 : Step(2): len = 347024, overlap = 139.5
PHY-3002 : Step(3): len = 312917, overlap = 139.5
PHY-3002 : Step(4): len = 287529, overlap = 137.25
PHY-3002 : Step(5): len = 280095, overlap = 137.25
PHY-3002 : Step(6): len = 271655, overlap = 139.5
PHY-3002 : Step(7): len = 262591, overlap = 139.5
PHY-3002 : Step(8): len = 257104, overlap = 137.25
PHY-3002 : Step(9): len = 250441, overlap = 139.5
PHY-3002 : Step(10): len = 242498, overlap = 139.5
PHY-3002 : Step(11): len = 237293, overlap = 139.5
PHY-3002 : Step(12): len = 230894, overlap = 139.5
PHY-3002 : Step(13): len = 223908, overlap = 137.25
PHY-3002 : Step(14): len = 219605, overlap = 137.25
PHY-3002 : Step(15): len = 213447, overlap = 139.5
PHY-3002 : Step(16): len = 205183, overlap = 139.5
PHY-3002 : Step(17): len = 200934, overlap = 137.25
PHY-3002 : Step(18): len = 196293, overlap = 139.5
PHY-3002 : Step(19): len = 190059, overlap = 139.5
PHY-3002 : Step(20): len = 185218, overlap = 139.5
PHY-3002 : Step(21): len = 181357, overlap = 137.25
PHY-3002 : Step(22): len = 175478, overlap = 139.5
PHY-3002 : Step(23): len = 169168, overlap = 137.25
PHY-3002 : Step(24): len = 165967, overlap = 137.25
PHY-3002 : Step(25): len = 161710, overlap = 137.25
PHY-3002 : Step(26): len = 154431, overlap = 139.5
PHY-3002 : Step(27): len = 150530, overlap = 137.25
PHY-3002 : Step(28): len = 147619, overlap = 137.25
PHY-3002 : Step(29): len = 142790, overlap = 137.25
PHY-3002 : Step(30): len = 137056, overlap = 139.5
PHY-3002 : Step(31): len = 134136, overlap = 137.25
PHY-3002 : Step(32): len = 130741, overlap = 139.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.0384e-06
PHY-3002 : Step(33): len = 146484, overlap = 126
PHY-3002 : Step(34): len = 149575, overlap = 123.75
PHY-3002 : Step(35): len = 141250, overlap = 121.5
PHY-3002 : Step(36): len = 137842, overlap = 119.25
PHY-3002 : Step(37): len = 135585, overlap = 119.25
PHY-3002 : Step(38): len = 130866, overlap = 119.25
PHY-3002 : Step(39): len = 126177, overlap = 119.25
PHY-3002 : Step(40): len = 123511, overlap = 119.25
PHY-3002 : Step(41): len = 119674, overlap = 121.75
PHY-3002 : Step(42): len = 114677, overlap = 123
PHY-3002 : Step(43): len = 112122, overlap = 127.75
PHY-3002 : Step(44): len = 110092, overlap = 128
PHY-3002 : Step(45): len = 106144, overlap = 131
PHY-3002 : Step(46): len = 103342, overlap = 133.25
PHY-3002 : Step(47): len = 101279, overlap = 133.75
PHY-3002 : Step(48): len = 98157.3, overlap = 129.75
PHY-3002 : Step(49): len = 94545.7, overlap = 130.75
PHY-3002 : Step(50): len = 92517.3, overlap = 131.25
PHY-3002 : Step(51): len = 90537.5, overlap = 134.75
PHY-3002 : Step(52): len = 86394.8, overlap = 133.25
PHY-3002 : Step(53): len = 83616.5, overlap = 135
PHY-3002 : Step(54): len = 82382.2, overlap = 135.5
PHY-3002 : Step(55): len = 79836.3, overlap = 135.75
PHY-3002 : Step(56): len = 75069.6, overlap = 132.75
PHY-3002 : Step(57): len = 73718.5, overlap = 134.5
PHY-3002 : Step(58): len = 72488.7, overlap = 135
PHY-3002 : Step(59): len = 69904.3, overlap = 137
PHY-3002 : Step(60): len = 68449.7, overlap = 137.25
PHY-3002 : Step(61): len = 66289.8, overlap = 138.5
PHY-3002 : Step(62): len = 64921.2, overlap = 141.75
PHY-3002 : Step(63): len = 63498, overlap = 142.5
PHY-3002 : Step(64): len = 61402.6, overlap = 145
PHY-3002 : Step(65): len = 60186.8, overlap = 145.25
PHY-3002 : Step(66): len = 59169.9, overlap = 146.75
PHY-3002 : Step(67): len = 57442.7, overlap = 153.75
PHY-3002 : Step(68): len = 56258.8, overlap = 154.25
PHY-3002 : Step(69): len = 55658.2, overlap = 154.5
PHY-3002 : Step(70): len = 54702.9, overlap = 154.5
PHY-3002 : Step(71): len = 53939.3, overlap = 154
PHY-3002 : Step(72): len = 53082.7, overlap = 154
PHY-3002 : Step(73): len = 51887.5, overlap = 148.75
PHY-3002 : Step(74): len = 50870.1, overlap = 148.5
PHY-3002 : Step(75): len = 49471.6, overlap = 148
PHY-3002 : Step(76): len = 48701.2, overlap = 148.5
PHY-3002 : Step(77): len = 47983.5, overlap = 145.25
PHY-3002 : Step(78): len = 47460, overlap = 145.25
PHY-3002 : Step(79): len = 47310.4, overlap = 145.5
PHY-3002 : Step(80): len = 47116.4, overlap = 145.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.00768e-05
PHY-3002 : Step(81): len = 52996.7, overlap = 138.5
PHY-3002 : Step(82): len = 53419.2, overlap = 143.25
PHY-3002 : Step(83): len = 53729.3, overlap = 140.75
PHY-3002 : Step(84): len = 53793.6, overlap = 136.5
PHY-3002 : Step(85): len = 54142.4, overlap = 133.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.01472e-05
PHY-3002 : Step(86): len = 59361.2, overlap = 137.75
PHY-3002 : Step(87): len = 60882.4, overlap = 128.5
PHY-3002 : Step(88): len = 62711.8, overlap = 128
PHY-3002 : Step(89): len = 64619.2, overlap = 127
PHY-3002 : Step(90): len = 64971, overlap = 122.25
PHY-3002 : Step(91): len = 65261, overlap = 122.5
PHY-3002 : Step(92): len = 65370.7, overlap = 116.25
PHY-3002 : Step(93): len = 65079.3, overlap = 121
PHY-3002 : Step(94): len = 64717.1, overlap = 121
PHY-3002 : Step(95): len = 64785.9, overlap = 124.5
PHY-3002 : Step(96): len = 64850.7, overlap = 126
PHY-3002 : Step(97): len = 64341.9, overlap = 129.5
PHY-3002 : Step(98): len = 63850.6, overlap = 130.25
PHY-3002 : Step(99): len = 63482.5, overlap = 136.25
PHY-3002 : Step(100): len = 63431.4, overlap = 132.5
PHY-3002 : Step(101): len = 63369.3, overlap = 133.25
PHY-3002 : Step(102): len = 62972.7, overlap = 134.25
PHY-3002 : Step(103): len = 62359.8, overlap = 134.5
PHY-3002 : Step(104): len = 61940.7, overlap = 135
PHY-3002 : Step(105): len = 61435.7, overlap = 131.25
PHY-3002 : Step(106): len = 61180.2, overlap = 132
PHY-3002 : Step(107): len = 60639.1, overlap = 137.5
PHY-3002 : Step(108): len = 59680.3, overlap = 140
PHY-3002 : Step(109): len = 59257, overlap = 135.5
PHY-3002 : Step(110): len = 58672.8, overlap = 140
PHY-3002 : Step(111): len = 58425.2, overlap = 133.25
PHY-3002 : Step(112): len = 58266.6, overlap = 127
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 4.02944e-05
PHY-3002 : Step(113): len = 61215.3, overlap = 122.5
PHY-3002 : Step(114): len = 61940.6, overlap = 124.75
PHY-3002 : Step(115): len = 63305.5, overlap = 122.75
PHY-3002 : Step(116): len = 64501.5, overlap = 122.75
PHY-3002 : Step(117): len = 65340.2, overlap = 121.75
PHY-3002 : Step(118): len = 65574.2, overlap = 117.25
PHY-3002 : Step(119): len = 65954.3, overlap = 124
PHY-3002 : Step(120): len = 65935, overlap = 133.5
PHY-3002 : Step(121): len = 65347.8, overlap = 131.25
PHY-3002 : Step(122): len = 64686.5, overlap = 126.5
PHY-3002 : Step(123): len = 64584.6, overlap = 124.75
PHY-3002 : Step(124): len = 64785.3, overlap = 127
PHY-3002 : Step(125): len = 64122.9, overlap = 126.5
PHY-3002 : Step(126): len = 63862.1, overlap = 124.25
PHY-3002 : Step(127): len = 63488.7, overlap = 126.5
PHY-3002 : Step(128): len = 63108.9, overlap = 128.5
PHY-3002 : Step(129): len = 62675.7, overlap = 124
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 8.05889e-05
PHY-3002 : Step(130): len = 64981.2, overlap = 130.75
PHY-3002 : Step(131): len = 65652.3, overlap = 128.5
PHY-3002 : Step(132): len = 66461.4, overlap = 128.5
PHY-3002 : Step(133): len = 67156.3, overlap = 128.5
PHY-3002 : Step(134): len = 67578.2, overlap = 128.25
PHY-3002 : Step(135): len = 67976.1, overlap = 127.75
PHY-3002 : Step(136): len = 68110.2, overlap = 127.25
PHY-3002 : Step(137): len = 68073.7, overlap = 126.25
PHY-3002 : Step(138): len = 68316.6, overlap = 123.75
PHY-3002 : Step(139): len = 68951.5, overlap = 119
PHY-3002 : Step(140): len = 69379.8, overlap = 114
PHY-3002 : Step(141): len = 69419.9, overlap = 111.25
PHY-3002 : Step(142): len = 69186.4, overlap = 110.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000161178
PHY-3002 : Step(143): len = 70011.3, overlap = 110.5
PHY-3002 : Step(144): len = 70555, overlap = 108.25
PHY-3002 : Step(145): len = 71333.7, overlap = 107.75
PHY-3002 : Step(146): len = 72823.8, overlap = 109.75
PHY-3002 : Step(147): len = 72837.3, overlap = 109.5
PHY-3002 : Step(148): len = 72911.1, overlap = 109.25
PHY-3002 : Step(149): len = 73009.1, overlap = 109
PHY-3002 : Step(150): len = 73503.9, overlap = 108.25
PHY-3002 : Step(151): len = 73535.5, overlap = 107.75
PHY-3002 : Step(152): len = 73512.3, overlap = 105.5
PHY-3002 : Step(153): len = 73434.2, overlap = 103.25
PHY-3002 : Step(154): len = 73482.1, overlap = 98.25
PHY-3002 : Step(155): len = 73543, overlap = 102.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000322356
PHY-3002 : Step(156): len = 74081.7, overlap = 100.25
PHY-3002 : Step(157): len = 74377.8, overlap = 100.25
PHY-3002 : Step(158): len = 74763.7, overlap = 100.25
PHY-3002 : Step(159): len = 75589.5, overlap = 100
PHY-3002 : Step(160): len = 76609.8, overlap = 95.5
PHY-3002 : Step(161): len = 76738.7, overlap = 93.25
PHY-3002 : Step(162): len = 76825.7, overlap = 93.25
PHY-3002 : Step(163): len = 76957.4, overlap = 95.25
PHY-3002 : Step(164): len = 77226.7, overlap = 95.25
PHY-3002 : Step(165): len = 77499.8, overlap = 90.75
PHY-3002 : Step(166): len = 77817.3, overlap = 88.5
PHY-3002 : Step(167): len = 77919.6, overlap = 88.5
PHY-3002 : Step(168): len = 77944.8, overlap = 90.75
PHY-3002 : Step(169): len = 77801, overlap = 90.75
PHY-3002 : Step(170): len = 77708.5, overlap = 88.25
PHY-3002 : Step(171): len = 77593.6, overlap = 88.25
PHY-3002 : Step(172): len = 77422.4, overlap = 83.75
PHY-3002 : Step(173): len = 77391.6, overlap = 88.25
PHY-3002 : Step(174): len = 77318.5, overlap = 88
PHY-3002 : Step(175): len = 77307.9, overlap = 88
PHY-3002 : Step(176): len = 77361, overlap = 94
PHY-3002 : Step(177): len = 77448.8, overlap = 93.75
PHY-3002 : Step(178): len = 77504.8, overlap = 93.5
PHY-3002 : Step(179): len = 77574.1, overlap = 93.25
PHY-3002 : Step(180): len = 77551.7, overlap = 93
PHY-3002 : Step(181): len = 77544.4, overlap = 92.5
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000644711
PHY-3002 : Step(182): len = 77958.9, overlap = 92.25
PHY-3002 : Step(183): len = 78326.7, overlap = 92.25
PHY-3002 : Step(184): len = 78579.1, overlap = 87.75
PHY-3002 : Step(185): len = 79024.5, overlap = 90
PHY-3002 : Step(186): len = 79257.5, overlap = 90
PHY-3002 : Step(187): len = 79416.9, overlap = 87.75
PHY-3002 : Step(188): len = 79702.2, overlap = 91.5
PHY-3002 : Step(189): len = 79872.2, overlap = 91.5
PHY-3002 : Step(190): len = 79976.5, overlap = 91.5
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000982182
PHY-3002 : Step(191): len = 80107.7, overlap = 91
PHY-3002 : Step(192): len = 80575.2, overlap = 88.75
PHY-3002 : Step(193): len = 80971.1, overlap = 86.25
PHY-3002 : Step(194): len = 80969.7, overlap = 88
PHY-3002 : Step(195): len = 80985.3, overlap = 92.25
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00142485
PHY-3002 : Step(196): len = 81104.8, overlap = 92.25
PHY-3002 : Step(197): len = 81309.8, overlap = 90
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.014924s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (209.4%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.962592
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.40096e-06
PHY-3002 : Step(198): len = 103034, overlap = 27.5
PHY-3002 : Step(199): len = 102430, overlap = 27.75
PHY-3002 : Step(200): len = 101236, overlap = 27.5
PHY-3002 : Step(201): len = 99471.1, overlap = 26.75
PHY-3002 : Step(202): len = 96478.7, overlap = 28.75
PHY-3002 : Step(203): len = 95806.6, overlap = 28.75
PHY-3002 : Step(204): len = 94677.6, overlap = 29
PHY-3002 : Step(205): len = 93241.5, overlap = 30.25
PHY-3002 : Step(206): len = 92149.5, overlap = 31.25
PHY-3002 : Step(207): len = 90865.2, overlap = 30.75
PHY-3002 : Step(208): len = 89249.3, overlap = 31.5
PHY-3002 : Step(209): len = 88674.8, overlap = 31.5
PHY-3002 : Step(210): len = 88381.2, overlap = 31
PHY-3002 : Step(211): len = 88099, overlap = 31
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.80192e-06
PHY-3002 : Step(212): len = 87813, overlap = 31
PHY-3002 : Step(213): len = 87786.7, overlap = 31
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.36038e-05
PHY-3002 : Step(214): len = 87743, overlap = 31.25
PHY-3002 : Step(215): len = 87888.6, overlap = 31
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.962592
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.01616e-05
PHY-3002 : Step(216): len = 87890.4, overlap = 57
PHY-3002 : Step(217): len = 88052.4, overlap = 56.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.79576e-05
PHY-3002 : Step(218): len = 88352.9, overlap = 54.75
PHY-3002 : Step(219): len = 91207.9, overlap = 47.5
PHY-3002 : Step(220): len = 92550.9, overlap = 42.5
PHY-3002 : Step(221): len = 92697.1, overlap = 40.25
PHY-3002 : Step(222): len = 92979.3, overlap = 37.25
PHY-3002 : Step(223): len = 92920.8, overlap = 35
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.59153e-05
PHY-3002 : Step(224): len = 93122.9, overlap = 34.5
PHY-3002 : Step(225): len = 93732.7, overlap = 33.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.173622s wall, 0.203125s user + 0.234375s system = 0.437500s CPU (252.0%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.962592
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000286057
PHY-3002 : Step(226): len = 104326, overlap = 5.25
PHY-3002 : Step(227): len = 102851, overlap = 7.25
PHY-3002 : Step(228): len = 101157, overlap = 11
PHY-3002 : Step(229): len = 100085, overlap = 18.5
PHY-3002 : Step(230): len = 99662.7, overlap = 20
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000572113
PHY-3002 : Step(231): len = 99921.6, overlap = 18.25
PHY-3002 : Step(232): len = 99984.2, overlap = 18
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00114423
PHY-3002 : Step(233): len = 100046, overlap = 17.25
PHY-3002 : Step(234): len = 100085, overlap = 17
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010753s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (145.3%)

PHY-3001 : Legalized: Len = 102918, Over = 0
PHY-3001 : Spreading special nets. 2 overflows in 2952 tiles.
PHY-3001 : 2 instances has been re-located, deltaX = 2, deltaY = 1.
PHY-3001 : Final: Len = 102930, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 415752, over cnt = 56(0%), over = 81, worst = 3
PHY-1002 : len = 416184, over cnt = 34(0%), over = 46, worst = 3
PHY-1002 : len = 416136, over cnt = 30(0%), over = 40, worst = 3
PHY-1002 : len = 416168, over cnt = 21(0%), over = 26, worst = 2
PHY-1002 : len = 416200, over cnt = 19(0%), over = 24, worst = 2
PHY-1002 : len = 388672, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.625007s wall, 0.578125s user + 0.156250s system = 0.734375s CPU (117.5%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 45 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 662 has valid locations, 55 needs to be replaced
PHY-3001 : design contains 768 instances, 655 slices, 24 macros(130 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 8847, tnet num: 1596, tinst num: 768, tnode num: 9887, tedge num: 15321.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1596 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.206792s wall, 0.234375s user + 0.031250s system = 0.265625s CPU (128.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 115096
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.959898
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(235): len = 114646, overlap = 0.5
PHY-3002 : Step(236): len = 114482, overlap = 0.25
PHY-3002 : Step(237): len = 114156, overlap = 1.75
PHY-3002 : Step(238): len = 114033, overlap = 2.5
PHY-3002 : Step(239): len = 113810, overlap = 1.5
PHY-3002 : Step(240): len = 113810, overlap = 1.5
PHY-3002 : Step(241): len = 113715, overlap = 1.75
PHY-3002 : Step(242): len = 113715, overlap = 1.75
PHY-3002 : Step(243): len = 113764, overlap = 1.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004112s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.959898
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.15204e-05
PHY-3002 : Step(244): len = 113682, overlap = 6.25
PHY-3002 : Step(245): len = 113682, overlap = 6.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.30408e-05
PHY-3002 : Step(246): len = 113743, overlap = 5
PHY-3002 : Step(247): len = 113743, overlap = 5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000126082
PHY-3002 : Step(248): len = 113676, overlap = 5
PHY-3002 : Step(249): len = 113676, overlap = 5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.959898
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.27216e-05
PHY-3002 : Step(250): len = 113709, overlap = 8
PHY-3002 : Step(251): len = 113709, overlap = 8
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.54433e-05
PHY-3002 : Step(252): len = 113704, overlap = 7.75
PHY-3002 : Step(253): len = 113704, overlap = 7.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000120604
PHY-3002 : Step(254): len = 113740, overlap = 6.25
PHY-3002 : Step(255): len = 113740, overlap = 6.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.018999s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (164.5%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.959898
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000614138
PHY-3002 : Step(256): len = 113921, overlap = 4.25
PHY-3002 : Step(257): len = 113989, overlap = 4.75
PHY-3002 : Step(258): len = 114015, overlap = 3.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006216s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 114022, Over = 0
PHY-3001 : Spreading special nets. 2 overflows in 2952 tiles.
PHY-3001 : 4 instances has been re-located, deltaX = 2, deltaY = 2.
PHY-3001 : Final: Len = 114090, Over = 0
RUN-1003 : finish command "place -eco" in  1.060878s wall, 1.375000s user + 0.734375s system = 2.109375s CPU (198.8%)

RUN-1004 : used memory is 308 MB, reserved memory is 276 MB, peak memory is 308 MB
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  11.544794s wall, 20.328125s user + 7.484375s system = 27.812500s CPU (240.9%)

RUN-1004 : used memory is 293 MB, reserved memory is 262 MB, peak memory is 308 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 535 to 415
PHY-1001 : Pin misalignment score is improved from 415 to 411
PHY-1001 : Pin misalignment score is improved from 411 to 411
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 770 instances
RUN-1001 : 334 mslices, 321 lslices, 45 pads, 61 brams, 1 dsps
RUN-1001 : There are total 1598 nets
RUN-1001 : 990 nets have 2 pins
RUN-1001 : 366 nets have [3 - 5] pins
RUN-1001 : 93 nets have [6 - 10] pins
RUN-1001 : 76 nets have [11 - 20] pins
RUN-1001 : 62 nets have [21 - 99] pins
RUN-1001 : 11 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 392480, over cnt = 110(0%), over = 139, worst = 3
PHY-1002 : len = 392832, over cnt = 76(0%), over = 95, worst = 3
PHY-1002 : len = 392672, over cnt = 69(0%), over = 87, worst = 3
PHY-1002 : len = 392512, over cnt = 58(0%), over = 69, worst = 2
PHY-1002 : len = 387920, over cnt = 43(0%), over = 53, worst = 2
PHY-1002 : len = 361208, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.668890s wall, 0.687500s user + 0.046875s system = 0.734375s CPU (109.8%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 214 to 14
PHY-1001 : End pin swap;  0.033002s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (94.7%)

PHY-1001 : End global routing;  1.802226s wall, 1.796875s user + 0.093750s system = 1.890625s CPU (104.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 35168, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.685543s wall, 0.718750s user + 0.000000s system = 0.718750s CPU (104.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 35168, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.001009s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 64% nets.
PHY-1001 : Routed 90% nets.
PHY-1002 : len = 615648, over cnt = 72(0%), over = 72, worst = 1
PHY-1001 : End Routed; 10.161218s wall, 12.250000s user + 1.625000s system = 13.875000s CPU (136.5%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 611888, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End DR Iter 1; 0.291662s wall, 0.328125s user + 0.046875s system = 0.375000s CPU (128.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 611272, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 2; 0.069434s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (157.5%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 611240, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 611240
PHY-1001 : End DR Iter 3; 0.032977s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (189.5%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  17.318586s wall, 19.234375s user + 2.250000s system = 21.484375s CPU (124.1%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  19.371198s wall, 21.296875s user + 2.359375s system = 23.656250s CPU (122.1%)

RUN-1004 : used memory is 427 MB, reserved memory is 398 MB, peak memory is 827 MB
RUN-1002 : start command "report_area -io_info -file cam_phy.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Utilization Statistics
#lut                 1249   out of  19600    6.37%
#reg                  257   out of  19600    1.31%
#le                  1304
  #lut only          1047   out of   1304   80.29%
  #reg only            55   out of   1304    4.22%
  #lut&reg            202   out of   1304   15.49%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   45   out of    188   23.94%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db cam_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 8847, tnet num: 1596, tinst num: 768, tnode num: 9887, tedge num: 15321.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file cam_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1596 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 8, clk_num = 5.
TMR-5009 WARNING: There are(is) 4 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in cam_phy.timing, timing summary in cam_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file cam_phy.timing" in  1.053514s wall, 0.953125s user + 0.093750s system = 1.046875s CPU (99.4%)

RUN-1004 : used memory is 824 MB, reserved memory is 799 MB, peak memory is 827 MB
RUN-1002 : start command "bitgen -bit cam.bit -version 0X00 -g ucode:00000000110001110000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 770
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1598, pip num: 27982
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1800 valid insts, and 68877 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file cam.bit.
RUN-1003 : finish command "bitgen -bit cam.bit -version 0X00 -g ucode:00000000110001110000000000000000" in  4.978052s wall, 29.281250s user + 0.468750s system = 29.750000s CPU (597.6%)

RUN-1004 : used memory is 854 MB, reserved memory is 827 MB, peak memory is 915 MB
RUN-1002 : start command "download -bit cam.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m program_spi -bit cam.bit"
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m program_spi -bit cam.bit" in  2.160980s wall, 2.031250s user + 0.187500s system = 2.218750s CPU (102.7%)

RUN-1004 : used memory is 1215 MB, reserved memory is 1176 MB, peak memory is 1225 MB
RUN-1002 : start command "program_spi -cable 0 -spd 6"
RUN-1003 : finish command "program_spi -cable 0 -spd 6" in  104.271606s wall, 8.937500s user + 11.812500s system = 20.750000s CPU (19.9%)

RUN-1004 : used memory is 1215 MB, reserved memory is 1175 MB, peak memory is 1226 MB
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m verify_spi -bit cam.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  25.781057s wall, 1.109375s user + 3.093750s system = 4.203125s CPU (16.3%)

RUN-1004 : used memory is 1025 MB, reserved memory is 990 MB, peak memory is 1226 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit cam.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  135.176609s wall, 13.078125s user + 15.687500s system = 28.765625s CPU (21.3%)

RUN-1004 : used memory is 896 MB, reserved memory is 854 MB, peak memory is 1226 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file sources/rtl/camera_init.v
HDL-1007 : analyze verilog file sources/rtl/i2c_module.v
HDL-1007 : analyze verilog file sources/rtl/lcd_sync.v
HDL-1007 : analyze verilog file sources/rtl/test_camera.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/ip_ram.v
HDL-1007 : analyze verilog file sources/rtl/camera_reader.v
HDL-1007 : analyze verilog file sources/rtl/camera_init.v
HDL-1007 : analyze verilog file sources/rtl/i2c_module.v
HDL-1007 : analyze verilog file sources/rtl/lcd_sync.v
HDL-1007 : analyze verilog file sources/rtl/test_camera.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/ip_ram.v
HDL-1007 : analyze verilog file sources/rtl/camera_reader.v
RUN-1002 : start command "elaborate -top test_camera"
HDL-1007 : elaborate module test_camera in sources/rtl/test_camera.v(14)
HDL-1007 : elaborate module ip_pll in al_ip/ip_pll.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/Anlogic/TD4.6.1/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=16,FBCLK_DIV=17,CLKC0_DIV=20,CLKC1_DIV=42,CLKC2_DIV=126,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=19,CLKC1_CPHASE=41,CLKC2_CPHASE=125,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE") in D:/Anlogic/TD4.6.1/arch/eagle_macro.v(986)
HDL-1007 : elaborate module camera_init in sources/rtl/camera_init.v(14)
HDL-1007 : elaborate module i2c_module in sources/rtl/i2c_module.v(2)
HDL-1007 : elaborate module lcd_sync(IMG_Y=1) in sources/rtl/lcd_sync.v(14)
HDL-1007 : elaborate module camera_reader in sources/rtl/camera_reader.v(14)
HDL-1007 : elaborate module img_cache in al_ip/ip_ram.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=16,DATA_WIDTH_B=16,ADDR_WIDTH_A=16,ADDR_WIDTH_B=16,DATA_DEPTH_A=32800,DATA_DEPTH_B=32800,MODE="PDPW",REGMODE_B="OUTREG") in D:/Anlogic/TD4.6.1/arch/eagle_macro.v(1072)
HDL-5007 WARNING: actual bit length 20 differs from formal bit length 16 for port 'addra' in sources/rtl/test_camera.v(136)
HDL-1200 : Current top model is test_camera
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc sources/sdc/SparkRoad.adc"
RUN-1002 : start command "set_pin_assignment clk_24m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment cam_data[0]  LOCATION = H15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[1]  LOCATION = J16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[2]  LOCATION = K16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[3]  LOCATION = K15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[4]  LOCATION = G14; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[5]  LOCATION = H16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[6]  LOCATION = G16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[7]  LOCATION = H13; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_href  LOCATION = F15;  "
RUN-1002 : start command "set_pin_assignment cam_pclk  LOCATION = K12;  "
RUN-1002 : start command "set_pin_assignment cam_pwdn  LOCATION = F14;  "
RUN-1002 : start command "set_pin_assignment cam_rst  LOCATION = F13;  "
RUN-1002 : start command "set_pin_assignment cam_soic  LOCATION = D16; PULLTYPE = PULLUP;  "
RUN-1002 : start command "set_pin_assignment cam_soid  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment cam_vsync  LOCATION = E15;  "
RUN-1002 : start command "set_pin_assignment cam_xclk  LOCATION = J12;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G11;  "
RUN-1002 : start command "set_pin_assignment vga_clk  LOCATION = H2;  "
RUN-1002 : start command "set_pin_assignment vga_hsync  LOCATION = J3;  "
RUN-1002 : start command "set_pin_assignment vga_vsync  LOCATION = J4;  "
RUN-1002 : start command "set_pin_assignment vga_r[0]  LOCATION = K6;  "
RUN-1002 : start command "set_pin_assignment vga_r[1]  LOCATION = K3;  "
RUN-1002 : start command "set_pin_assignment vga_r[2]  LOCATION = K5;  "
RUN-1002 : start command "set_pin_assignment vga_r[3]  LOCATION = L4;  "
RUN-1002 : start command "set_pin_assignment vga_r[4]  LOCATION = M1;  "
RUN-1002 : start command "set_pin_assignment vga_r[5]  LOCATION = M2;  "
RUN-1002 : start command "set_pin_assignment vga_r[6]  LOCATION = L3;  "
RUN-1002 : start command "set_pin_assignment vga_r[7]  LOCATION = L5;  "
RUN-1002 : start command "set_pin_assignment vga_g[0]  LOCATION = L1;  "
RUN-1002 : start command "set_pin_assignment vga_g[1]  LOCATION = K2;  "
RUN-1002 : start command "set_pin_assignment vga_g[2]  LOCATION = K1;  "
RUN-1002 : start command "set_pin_assignment vga_g[3]  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment vga_g[4]  LOCATION = H3;  "
RUN-1002 : start command "set_pin_assignment vga_g[5]  LOCATION = J6;  "
RUN-1002 : start command "set_pin_assignment vga_g[6]  LOCATION = H1;  "
RUN-1002 : start command "set_pin_assignment vga_g[7]  LOCATION = H5;  "
RUN-1002 : start command "set_pin_assignment vga_b[0]  LOCATION = G1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[1]  LOCATION = F1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[2]  LOCATION = F2; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[3]  LOCATION = E1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[4]  LOCATION = G3; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[5]  LOCATION = E2; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[6]  LOCATION = D1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[7]  LOCATION = C1; SLEWRATE = FAST;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "test_camera"
SYN-1012 : SanityCheck: Model "camera_init"
SYN-1012 : SanityCheck: Model "i2c_module"
SYN-1012 : SanityCheck: Model "camera_reader"
SYN-1012 : SanityCheck: Model "img_cache"
SYN-1012 : SanityCheck: Model "ip_pll"
SYN-1012 : SanityCheck: Model "lcd_sync(IMG_Y=1)"
SYN-1043 : Mark ip_pll as IO macro for instance bufg_feedback
SYN-1016 : Merged 53 instances.
SYN-1016 : Merged 243 instances.
SYN-1011 : Flatten model test_camera
SYN-1011 : Flatten model camera_init
SYN-1011 : Flatten model i2c_module
SYN-1016 : Merged 3 instances.
SYN-1011 : Flatten model camera_reader
SYN-1011 : Flatten model img_cache
SYN-1011 : Flatten model ip_pll
SYN-1011 : Flatten model lcd_sync(IMG_Y=1)
SYN-1016 : Merged 12 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 4110/157 useful/useless nets, 3893/56 useful/useless insts
SYN-1019 : Optimized 5 mux instances.
SYN-1021 : Optimized 19 onehot mux instances.
SYN-1020 : Optimized 922 distributor mux.
SYN-1016 : Merged 3301 instances.
SYN-1015 : Optimize round 1, 4527 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 4545/183 useful/useless nets, 4334/2123 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 2204 better
SYN-1014 : Optimize round 3
SYN-1032 : 4544/0 useful/useless nets, 4333/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.231863s wall, 1.281250s user + 0.078125s system = 1.359375s CPU (110.4%)

RUN-1004 : used memory is 397 MB, reserved memory is 360 MB, peak memory is 1226 MB
RUN-1002 : start command "report_area -file cam_rtl.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Gate Statistics
#Basic gates         3515
  #and               1933
  #nand                 0
  #or                 580
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                283
  #bufif1               1
  #MX21               506
  #FADD                 0
  #DFF                212
  #LATCH                0
#MACRO_ADD             27
#MACRO_EQ             237
#MACRO_MULT             1
#MACRO_MUX            548

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |test_camera |3302   |212    |267    |
+----------------------------------------------+

RUN-1002 : start command "read_sdc cam.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -period 41.6 -waveform 0 20.8 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41600, rise: 0, fall: 20800.
RUN-1002 : start command "derive_pll_clocks -gen_basic_clock"
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "create_clock -add -name u_pll/pll_inst.refclk -period 41.667 "
RUN-1102 : create_clock: clock name: u_pll/pll_inst.refclk, type: 0, period: 41667, rise: 0, fall: 20833.
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[1] -source  -master_clock u_pll/pll_inst.refclk -divide_by 1.976 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[0] -source  -master_clock u_pll/pll_inst.refclk -multiply_by 1.063 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[2]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[2] -source  -master_clock u_pll/pll_inst.refclk -divide_by 5.929 "
RUN-1104 : Import SDC file cam.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db cam_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea cam_gate.area"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
SYN-2001 : Map 45 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "u_img/inst"
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5187/8 useful/useless nets, 4720/0 useful/useless insts
SYN-1016 : Merged 217 instances.
SYN-2571 : Optimize after map_dsp, round 1, 217 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 4970/0 useful/useless nets, 4503/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7260/0 useful/useless nets, 6834/0 useful/useless insts
SYN-1016 : Merged 1958 instances.
SYN-2501 : Optimize round 1, 3788 better
SYN-2501 : Optimize round 2
SYN-1032 : 5296/0 useful/useless nets, 4876/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 24 macro adder
SYN-1032 : 7601/13 useful/useless nets, 7181/13 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 26492, tnet num: 7610, tinst num: 7175, tnode num: 29819, tedge num: 39816.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 481 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7610 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 1216 (3.95), #lev = 34 (4.59)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.13 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6517 instances into 789 LUTs, name keeping = 29%.
SYN-3001 : Mapper removed 5 lut buffers
SYN-1001 : Packing model "test_camera" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1854/1 useful/useless nets, 1434/2 useful/useless insts
SYN-1015 : Optimize round 1, 6 better
SYN-1014 : Optimize round 2
SYN-1032 : 1851/0 useful/useless nets, 1431/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 221 DFF/LATCH to SEQ ...
SYN-4009 : Pack 12 carry chain into lslice
SYN-4007 : Packing 168 adder to BLE ...
SYN-4008 : Packed 168 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 784 LUT to BLE ...
SYN-4008 : Packed 784 LUT and 118 SEQ to BLE.
SYN-4003 : Packing 103 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (103 nodes)...
SYN-4004 : #1: Packed 32 SEQ (604 nodes)...
SYN-4005 : Packed 32 SEQ with LUT/SLICE
SYN-4006 : 640 single LUT's are left
SYN-4006 : 71 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 855/1097 primitive instances ...
RUN-1002 : start command "report_area -file cam_gate.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Utilization Statistics
#lut                 1161   out of  19600    5.92%
#reg                  221   out of  19600    1.13%
#le                  1216
  #lut only           995   out of   1216   81.83%
  #reg only            55   out of   1216    4.52%
  #lut&reg            166   out of   1216   13.65%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   45   out of    188   23.94%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |test_camera |1216  |1161  |221   |
+-------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea cam_gate.area" in  6.515574s wall, 6.593750s user + 0.093750s system = 6.687500s CPU (102.6%)

RUN-1004 : used memory is 463 MB, reserved memory is 430 MB, peak memory is 1226 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
RUN-1002 : start command "read_sdc cam.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -period 41.6 -waveform 0 20.8 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41600, rise: 0, fall: 20800.
RUN-1002 : start command "derive_pll_clocks -gen_basic_clock"
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "create_clock -add -name u_pll/pll_inst.refclk -period 41.667 "
RUN-1102 : create_clock: clock name: u_pll/pll_inst.refclk, type: 0, period: 41667, rise: 0, fall: 20833.
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[1] -source  -master_clock u_pll/pll_inst.refclk -divide_by 1.976 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[0] -source  -master_clock u_pll/pll_inst.refclk -multiply_by 1.063 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[2]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[2] -source  -master_clock u_pll/pll_inst.refclk -divide_by 5.929 "
RUN-1104 : Import SDC file cam.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db cam_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (93 clock/control pins, 2 other pins).
SYN-4027 : Net clk_cam is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net clk_sccb is clkc2 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_pad is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_pad is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "cam_pclk_pad" drive clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drive clk pins.
SYN-4024 : Net "u_camera_init/u_i2c_write/divider2[7]" drive clk pins.
SYN-4024 : Net "camera_wrreq" drive clk pins.
SYN-4025 : Tag rtl::Net cam_pclk_pad as clock net
SYN-4025 : Tag rtl::Net camera_wrreq as clock net
SYN-4025 : Tag rtl::Net clk_24m_pad as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net clk_sccb as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/divider2[7] as clock net
SYN-4026 : Tagged 8 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 24 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/u_i2c_write/divider2[7] to drive 16 clock pins.
SYN-4015 : Create BUFG instance for clk Net camera_wrreq to drive 8 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 726 instances
RUN-1001 : 305 mslices, 306 lslices, 45 pads, 61 brams, 1 dsps
RUN-1001 : There are total 1554 nets
RUN-1001 : 1014 nets have 2 pins
RUN-1001 : 354 nets have [3 - 5] pins
RUN-1001 : 74 nets have [6 - 10] pins
RUN-1001 : 29 nets have [11 - 20] pins
RUN-1001 : 72 nets have [21 - 99] pins
RUN-1001 : 11 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 724 instances, 611 slices, 24 macros(130 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 8523, tnet num: 1552, tinst num: 724, tnode num: 9422, tedge num: 14799.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1552 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.174665s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (107.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 482757
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.962592
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(259): len = 400927, overlap = 139.5
PHY-3002 : Step(260): len = 347024, overlap = 139.5
PHY-3002 : Step(261): len = 312917, overlap = 139.5
PHY-3002 : Step(262): len = 287529, overlap = 137.25
PHY-3002 : Step(263): len = 280095, overlap = 137.25
PHY-3002 : Step(264): len = 271655, overlap = 139.5
PHY-3002 : Step(265): len = 262591, overlap = 139.5
PHY-3002 : Step(266): len = 257104, overlap = 137.25
PHY-3002 : Step(267): len = 250441, overlap = 139.5
PHY-3002 : Step(268): len = 242498, overlap = 139.5
PHY-3002 : Step(269): len = 237293, overlap = 139.5
PHY-3002 : Step(270): len = 230894, overlap = 139.5
PHY-3002 : Step(271): len = 223908, overlap = 137.25
PHY-3002 : Step(272): len = 219605, overlap = 137.25
PHY-3002 : Step(273): len = 213447, overlap = 139.5
PHY-3002 : Step(274): len = 205183, overlap = 139.5
PHY-3002 : Step(275): len = 200934, overlap = 137.25
PHY-3002 : Step(276): len = 196293, overlap = 139.5
PHY-3002 : Step(277): len = 190059, overlap = 139.5
PHY-3002 : Step(278): len = 185218, overlap = 139.5
PHY-3002 : Step(279): len = 181357, overlap = 137.25
PHY-3002 : Step(280): len = 175478, overlap = 139.5
PHY-3002 : Step(281): len = 169168, overlap = 137.25
PHY-3002 : Step(282): len = 165967, overlap = 137.25
PHY-3002 : Step(283): len = 161710, overlap = 137.25
PHY-3002 : Step(284): len = 154431, overlap = 139.5
PHY-3002 : Step(285): len = 150530, overlap = 137.25
PHY-3002 : Step(286): len = 147619, overlap = 137.25
PHY-3002 : Step(287): len = 142790, overlap = 137.25
PHY-3002 : Step(288): len = 137056, overlap = 139.5
PHY-3002 : Step(289): len = 134136, overlap = 137.25
PHY-3002 : Step(290): len = 130741, overlap = 139.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.0384e-06
PHY-3002 : Step(291): len = 146484, overlap = 126
PHY-3002 : Step(292): len = 149575, overlap = 123.75
PHY-3002 : Step(293): len = 141250, overlap = 121.5
PHY-3002 : Step(294): len = 137842, overlap = 119.25
PHY-3002 : Step(295): len = 135585, overlap = 119.25
PHY-3002 : Step(296): len = 130866, overlap = 119.25
PHY-3002 : Step(297): len = 126177, overlap = 119.25
PHY-3002 : Step(298): len = 123511, overlap = 119.25
PHY-3002 : Step(299): len = 119674, overlap = 121.75
PHY-3002 : Step(300): len = 114677, overlap = 123
PHY-3002 : Step(301): len = 112122, overlap = 127.75
PHY-3002 : Step(302): len = 110092, overlap = 128
PHY-3002 : Step(303): len = 106144, overlap = 131
PHY-3002 : Step(304): len = 103342, overlap = 133.25
PHY-3002 : Step(305): len = 101279, overlap = 133.75
PHY-3002 : Step(306): len = 98157.3, overlap = 129.75
PHY-3002 : Step(307): len = 94545.7, overlap = 130.75
PHY-3002 : Step(308): len = 92517.3, overlap = 131.25
PHY-3002 : Step(309): len = 90537.5, overlap = 134.75
PHY-3002 : Step(310): len = 86394.8, overlap = 133.25
PHY-3002 : Step(311): len = 83616.5, overlap = 135
PHY-3002 : Step(312): len = 82382.2, overlap = 135.5
PHY-3002 : Step(313): len = 79836.3, overlap = 135.75
PHY-3002 : Step(314): len = 75069.6, overlap = 132.75
PHY-3002 : Step(315): len = 73718.5, overlap = 134.5
PHY-3002 : Step(316): len = 72488.7, overlap = 135
PHY-3002 : Step(317): len = 69904.3, overlap = 137
PHY-3002 : Step(318): len = 68449.7, overlap = 137.25
PHY-3002 : Step(319): len = 66289.8, overlap = 138.5
PHY-3002 : Step(320): len = 64921.2, overlap = 141.75
PHY-3002 : Step(321): len = 63498, overlap = 142.5
PHY-3002 : Step(322): len = 61402.6, overlap = 145
PHY-3002 : Step(323): len = 60186.8, overlap = 145.25
PHY-3002 : Step(324): len = 59169.9, overlap = 146.75
PHY-3002 : Step(325): len = 57442.7, overlap = 153.75
PHY-3002 : Step(326): len = 56258.8, overlap = 154.25
PHY-3002 : Step(327): len = 55658.2, overlap = 154.5
PHY-3002 : Step(328): len = 54702.9, overlap = 154.5
PHY-3002 : Step(329): len = 53939.3, overlap = 154
PHY-3002 : Step(330): len = 53082.7, overlap = 154
PHY-3002 : Step(331): len = 51887.5, overlap = 148.75
PHY-3002 : Step(332): len = 50870.1, overlap = 148.5
PHY-3002 : Step(333): len = 49471.6, overlap = 148
PHY-3002 : Step(334): len = 48701.2, overlap = 148.5
PHY-3002 : Step(335): len = 47983.5, overlap = 145.25
PHY-3002 : Step(336): len = 47460, overlap = 145.25
PHY-3002 : Step(337): len = 47310.4, overlap = 145.5
PHY-3002 : Step(338): len = 47116.4, overlap = 145.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.00768e-05
PHY-3002 : Step(339): len = 52996.7, overlap = 138.5
PHY-3002 : Step(340): len = 53419.2, overlap = 143.25
PHY-3002 : Step(341): len = 53729.3, overlap = 140.75
PHY-3002 : Step(342): len = 53793.6, overlap = 136.5
PHY-3002 : Step(343): len = 54142.4, overlap = 133.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.01472e-05
PHY-3002 : Step(344): len = 59361.2, overlap = 137.75
PHY-3002 : Step(345): len = 60882.4, overlap = 128.5
PHY-3002 : Step(346): len = 62711.8, overlap = 128
PHY-3002 : Step(347): len = 64619.2, overlap = 127
PHY-3002 : Step(348): len = 64971, overlap = 122.25
PHY-3002 : Step(349): len = 65261, overlap = 122.5
PHY-3002 : Step(350): len = 65370.7, overlap = 116.25
PHY-3002 : Step(351): len = 65079.3, overlap = 121
PHY-3002 : Step(352): len = 64717.1, overlap = 121
PHY-3002 : Step(353): len = 64785.9, overlap = 124.5
PHY-3002 : Step(354): len = 64850.7, overlap = 126
PHY-3002 : Step(355): len = 64341.9, overlap = 129.5
PHY-3002 : Step(356): len = 63850.6, overlap = 130.25
PHY-3002 : Step(357): len = 63482.5, overlap = 136.25
PHY-3002 : Step(358): len = 63431.4, overlap = 132.5
PHY-3002 : Step(359): len = 63369.3, overlap = 133.25
PHY-3002 : Step(360): len = 62972.7, overlap = 134.25
PHY-3002 : Step(361): len = 62359.8, overlap = 134.5
PHY-3002 : Step(362): len = 61940.7, overlap = 135
PHY-3002 : Step(363): len = 61435.7, overlap = 131.25
PHY-3002 : Step(364): len = 61180.2, overlap = 132
PHY-3002 : Step(365): len = 60639.1, overlap = 137.5
PHY-3002 : Step(366): len = 59680.3, overlap = 140
PHY-3002 : Step(367): len = 59257, overlap = 135.5
PHY-3002 : Step(368): len = 58672.8, overlap = 140
PHY-3002 : Step(369): len = 58425.2, overlap = 133.25
PHY-3002 : Step(370): len = 58266.6, overlap = 127
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 4.02944e-05
PHY-3002 : Step(371): len = 61215.3, overlap = 122.5
PHY-3002 : Step(372): len = 61940.6, overlap = 124.75
PHY-3002 : Step(373): len = 63305.5, overlap = 122.75
PHY-3002 : Step(374): len = 64501.5, overlap = 122.75
PHY-3002 : Step(375): len = 65340.2, overlap = 121.75
PHY-3002 : Step(376): len = 65574.2, overlap = 117.25
PHY-3002 : Step(377): len = 65954.3, overlap = 124
PHY-3002 : Step(378): len = 65935, overlap = 133.5
PHY-3002 : Step(379): len = 65347.8, overlap = 131.25
PHY-3002 : Step(380): len = 64686.5, overlap = 126.5
PHY-3002 : Step(381): len = 64584.6, overlap = 124.75
PHY-3002 : Step(382): len = 64785.3, overlap = 127
PHY-3002 : Step(383): len = 64122.9, overlap = 126.5
PHY-3002 : Step(384): len = 63862.1, overlap = 124.25
PHY-3002 : Step(385): len = 63488.7, overlap = 126.5
PHY-3002 : Step(386): len = 63108.9, overlap = 128.5
PHY-3002 : Step(387): len = 62675.7, overlap = 124
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 8.05889e-05
PHY-3002 : Step(388): len = 64981.2, overlap = 130.75
PHY-3002 : Step(389): len = 65652.3, overlap = 128.5
PHY-3002 : Step(390): len = 66461.4, overlap = 128.5
PHY-3002 : Step(391): len = 67156.3, overlap = 128.5
PHY-3002 : Step(392): len = 67578.2, overlap = 128.25
PHY-3002 : Step(393): len = 67976.1, overlap = 127.75
PHY-3002 : Step(394): len = 68110.2, overlap = 127.25
PHY-3002 : Step(395): len = 68073.7, overlap = 126.25
PHY-3002 : Step(396): len = 68316.6, overlap = 123.75
PHY-3002 : Step(397): len = 68951.5, overlap = 119
PHY-3002 : Step(398): len = 69379.8, overlap = 114
PHY-3002 : Step(399): len = 69419.9, overlap = 111.25
PHY-3002 : Step(400): len = 69186.4, overlap = 110.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000161178
PHY-3002 : Step(401): len = 70011.3, overlap = 110.5
PHY-3002 : Step(402): len = 70555, overlap = 108.25
PHY-3002 : Step(403): len = 71333.7, overlap = 107.75
PHY-3002 : Step(404): len = 72823.8, overlap = 109.75
PHY-3002 : Step(405): len = 72837.3, overlap = 109.5
PHY-3002 : Step(406): len = 72911.1, overlap = 109.25
PHY-3002 : Step(407): len = 73009.1, overlap = 109
PHY-3002 : Step(408): len = 73503.9, overlap = 108.25
PHY-3002 : Step(409): len = 73535.5, overlap = 107.75
PHY-3002 : Step(410): len = 73512.3, overlap = 105.5
PHY-3002 : Step(411): len = 73434.2, overlap = 103.25
PHY-3002 : Step(412): len = 73482.1, overlap = 98.25
PHY-3002 : Step(413): len = 73543, overlap = 102.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000322356
PHY-3002 : Step(414): len = 74081.7, overlap = 100.25
PHY-3002 : Step(415): len = 74377.8, overlap = 100.25
PHY-3002 : Step(416): len = 74763.7, overlap = 100.25
PHY-3002 : Step(417): len = 75589.5, overlap = 100
PHY-3002 : Step(418): len = 76609.8, overlap = 95.5
PHY-3002 : Step(419): len = 76738.7, overlap = 93.25
PHY-3002 : Step(420): len = 76825.7, overlap = 93.25
PHY-3002 : Step(421): len = 76957.4, overlap = 95.25
PHY-3002 : Step(422): len = 77226.7, overlap = 95.25
PHY-3002 : Step(423): len = 77499.8, overlap = 90.75
PHY-3002 : Step(424): len = 77817.3, overlap = 88.5
PHY-3002 : Step(425): len = 77919.6, overlap = 88.5
PHY-3002 : Step(426): len = 77944.8, overlap = 90.75
PHY-3002 : Step(427): len = 77801, overlap = 90.75
PHY-3002 : Step(428): len = 77708.5, overlap = 88.25
PHY-3002 : Step(429): len = 77593.6, overlap = 88.25
PHY-3002 : Step(430): len = 77422.4, overlap = 83.75
PHY-3002 : Step(431): len = 77391.6, overlap = 88.25
PHY-3002 : Step(432): len = 77318.5, overlap = 88
PHY-3002 : Step(433): len = 77307.9, overlap = 88
PHY-3002 : Step(434): len = 77361, overlap = 94
PHY-3002 : Step(435): len = 77448.8, overlap = 93.75
PHY-3002 : Step(436): len = 77504.8, overlap = 93.5
PHY-3002 : Step(437): len = 77574.1, overlap = 93.25
PHY-3002 : Step(438): len = 77551.7, overlap = 93
PHY-3002 : Step(439): len = 77544.4, overlap = 92.5
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000644711
PHY-3002 : Step(440): len = 77958.9, overlap = 92.25
PHY-3002 : Step(441): len = 78326.7, overlap = 92.25
PHY-3002 : Step(442): len = 78579.1, overlap = 87.75
PHY-3002 : Step(443): len = 79024.5, overlap = 90
PHY-3002 : Step(444): len = 79257.5, overlap = 90
PHY-3002 : Step(445): len = 79416.9, overlap = 87.75
PHY-3002 : Step(446): len = 79702.2, overlap = 91.5
PHY-3002 : Step(447): len = 79872.2, overlap = 91.5
PHY-3002 : Step(448): len = 79976.5, overlap = 91.5
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000982182
PHY-3002 : Step(449): len = 80107.7, overlap = 91
PHY-3002 : Step(450): len = 80575.2, overlap = 88.75
PHY-3002 : Step(451): len = 80971.1, overlap = 86.25
PHY-3002 : Step(452): len = 80969.7, overlap = 88
PHY-3002 : Step(453): len = 80985.3, overlap = 92.25
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00142485
PHY-3002 : Step(454): len = 81104.8, overlap = 92.25
PHY-3002 : Step(455): len = 81309.8, overlap = 90
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.018196s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (85.9%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.962592
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.40096e-06
PHY-3002 : Step(456): len = 103034, overlap = 27.5
PHY-3002 : Step(457): len = 102430, overlap = 27.75
PHY-3002 : Step(458): len = 101236, overlap = 27.5
PHY-3002 : Step(459): len = 99471.1, overlap = 26.75
PHY-3002 : Step(460): len = 96478.7, overlap = 28.75
PHY-3002 : Step(461): len = 95806.6, overlap = 28.75
PHY-3002 : Step(462): len = 94677.6, overlap = 29
PHY-3002 : Step(463): len = 93241.5, overlap = 30.25
PHY-3002 : Step(464): len = 92149.5, overlap = 31.25
PHY-3002 : Step(465): len = 90865.2, overlap = 30.75
PHY-3002 : Step(466): len = 89249.3, overlap = 31.5
PHY-3002 : Step(467): len = 88674.8, overlap = 31.5
PHY-3002 : Step(468): len = 88381.2, overlap = 31
PHY-3002 : Step(469): len = 88099, overlap = 31
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.80192e-06
PHY-3002 : Step(470): len = 87813, overlap = 31
PHY-3002 : Step(471): len = 87786.7, overlap = 31
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.36038e-05
PHY-3002 : Step(472): len = 87743, overlap = 31.25
PHY-3002 : Step(473): len = 87888.6, overlap = 31
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.962592
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.01616e-05
PHY-3002 : Step(474): len = 87890.4, overlap = 57
PHY-3002 : Step(475): len = 88052.4, overlap = 56.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.79576e-05
PHY-3002 : Step(476): len = 88352.9, overlap = 54.75
PHY-3002 : Step(477): len = 91207.9, overlap = 47.5
PHY-3002 : Step(478): len = 92550.9, overlap = 42.5
PHY-3002 : Step(479): len = 92697.1, overlap = 40.25
PHY-3002 : Step(480): len = 92979.3, overlap = 37.25
PHY-3002 : Step(481): len = 92920.8, overlap = 35
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.59153e-05
PHY-3002 : Step(482): len = 93122.9, overlap = 34.5
PHY-3002 : Step(483): len = 93732.7, overlap = 33.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.223415s wall, 0.234375s user + 0.140625s system = 0.375000s CPU (167.8%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.962592
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000286057
PHY-3002 : Step(484): len = 104326, overlap = 5.25
PHY-3002 : Step(485): len = 102851, overlap = 7.25
PHY-3002 : Step(486): len = 101157, overlap = 11
PHY-3002 : Step(487): len = 100085, overlap = 18.5
PHY-3002 : Step(488): len = 99662.7, overlap = 20
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000572113
PHY-3002 : Step(489): len = 99921.6, overlap = 18.25
PHY-3002 : Step(490): len = 99984.2, overlap = 18
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00114423
PHY-3002 : Step(491): len = 100046, overlap = 17.25
PHY-3002 : Step(492): len = 100085, overlap = 17
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007615s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 102918, Over = 0
PHY-3001 : Spreading special nets. 2 overflows in 2952 tiles.
PHY-3001 : 2 instances has been re-located, deltaX = 2, deltaY = 1.
PHY-3001 : Final: Len = 102930, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 415752, over cnt = 56(0%), over = 81, worst = 3
PHY-1002 : len = 416184, over cnt = 34(0%), over = 46, worst = 3
PHY-1002 : len = 416136, over cnt = 30(0%), over = 40, worst = 3
PHY-1002 : len = 416168, over cnt = 21(0%), over = 26, worst = 2
PHY-1002 : len = 416200, over cnt = 19(0%), over = 24, worst = 2
PHY-1002 : len = 388672, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.636169s wall, 0.609375s user + 0.031250s system = 0.640625s CPU (100.7%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 45 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 662 has valid locations, 55 needs to be replaced
PHY-3001 : design contains 768 instances, 655 slices, 24 macros(130 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 8847, tnet num: 1596, tinst num: 768, tnode num: 9887, tedge num: 15321.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1596 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.224746s wall, 0.250000s user + 0.031250s system = 0.281250s CPU (125.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 115096
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.959898
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(493): len = 114646, overlap = 0.5
PHY-3002 : Step(494): len = 114482, overlap = 0.25
PHY-3002 : Step(495): len = 114156, overlap = 1.75
PHY-3002 : Step(496): len = 114033, overlap = 2.5
PHY-3002 : Step(497): len = 113810, overlap = 1.5
PHY-3002 : Step(498): len = 113810, overlap = 1.5
PHY-3002 : Step(499): len = 113715, overlap = 1.75
PHY-3002 : Step(500): len = 113715, overlap = 1.75
PHY-3002 : Step(501): len = 113764, overlap = 1.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004356s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (717.4%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.959898
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.15204e-05
PHY-3002 : Step(502): len = 113682, overlap = 6.25
PHY-3002 : Step(503): len = 113682, overlap = 6.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.30408e-05
PHY-3002 : Step(504): len = 113743, overlap = 5
PHY-3002 : Step(505): len = 113743, overlap = 5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000126082
PHY-3002 : Step(506): len = 113676, overlap = 5
PHY-3002 : Step(507): len = 113676, overlap = 5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.959898
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.27216e-05
PHY-3002 : Step(508): len = 113709, overlap = 8
PHY-3002 : Step(509): len = 113709, overlap = 8
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.54433e-05
PHY-3002 : Step(510): len = 113704, overlap = 7.75
PHY-3002 : Step(511): len = 113704, overlap = 7.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000120604
PHY-3002 : Step(512): len = 113740, overlap = 6.25
PHY-3002 : Step(513): len = 113740, overlap = 6.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.022631s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (69.0%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.959898
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000614138
PHY-3002 : Step(514): len = 113921, overlap = 4.25
PHY-3002 : Step(515): len = 113989, overlap = 4.75
PHY-3002 : Step(516): len = 114015, overlap = 3.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005812s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (268.8%)

PHY-3001 : Legalized: Len = 114022, Over = 0
PHY-3001 : Spreading special nets. 2 overflows in 2952 tiles.
PHY-3001 : 4 instances has been re-located, deltaX = 2, deltaY = 2.
PHY-3001 : Final: Len = 114090, Over = 0
RUN-1003 : finish command "place -eco" in  1.300261s wall, 1.546875s user + 0.796875s system = 2.343750s CPU (180.3%)

RUN-1004 : used memory is 471 MB, reserved memory is 437 MB, peak memory is 1226 MB
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  14.075691s wall, 22.265625s user + 7.171875s system = 29.437500s CPU (209.1%)

RUN-1004 : used memory is 471 MB, reserved memory is 437 MB, peak memory is 1226 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 535 to 415
PHY-1001 : Pin misalignment score is improved from 415 to 411
PHY-1001 : Pin misalignment score is improved from 411 to 411
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 770 instances
RUN-1001 : 334 mslices, 321 lslices, 45 pads, 61 brams, 1 dsps
RUN-1001 : There are total 1598 nets
RUN-1001 : 990 nets have 2 pins
RUN-1001 : 366 nets have [3 - 5] pins
RUN-1001 : 93 nets have [6 - 10] pins
RUN-1001 : 76 nets have [11 - 20] pins
RUN-1001 : 62 nets have [21 - 99] pins
RUN-1001 : 11 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 392480, over cnt = 110(0%), over = 139, worst = 3
PHY-1002 : len = 392832, over cnt = 76(0%), over = 95, worst = 3
PHY-1002 : len = 392672, over cnt = 69(0%), over = 87, worst = 3
PHY-1002 : len = 392512, over cnt = 58(0%), over = 69, worst = 2
PHY-1002 : len = 387920, over cnt = 43(0%), over = 53, worst = 2
PHY-1002 : len = 361208, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.741782s wall, 0.875000s user + 0.031250s system = 0.906250s CPU (122.2%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 214 to 14
PHY-1001 : End pin swap;  0.039526s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (118.6%)

PHY-1001 : End global routing;  1.930960s wall, 2.062500s user + 0.078125s system = 2.140625s CPU (110.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 35168, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.707889s wall, 0.765625s user + 0.031250s system = 0.796875s CPU (112.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 35168, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000032s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 64% nets.
PHY-1001 : Routed 90% nets.
PHY-1002 : len = 615648, over cnt = 72(0%), over = 72, worst = 1
PHY-1001 : End Routed; 10.435983s wall, 12.140625s user + 0.906250s system = 13.046875s CPU (125.0%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 611888, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End DR Iter 1; 0.287843s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (103.1%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 611272, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 2; 0.066775s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (117.0%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 611240, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 611240
PHY-1001 : End DR Iter 3; 0.026223s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (59.6%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  13.978852s wall, 15.421875s user + 1.281250s system = 16.703125s CPU (119.5%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  16.174628s wall, 17.750000s user + 1.406250s system = 19.156250s CPU (118.4%)

RUN-1004 : used memory is 497 MB, reserved memory is 457 MB, peak memory is 1226 MB
RUN-1002 : start command "report_area -io_info -file cam_phy.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Utilization Statistics
#lut                 1249   out of  19600    6.37%
#reg                  257   out of  19600    1.31%
#le                  1304
  #lut only          1047   out of   1304   80.29%
  #reg only            55   out of   1304    4.22%
  #lut&reg            202   out of   1304   15.49%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   45   out of    188   23.94%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db cam_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 8847, tnet num: 1596, tinst num: 768, tnode num: 9887, tedge num: 15321.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file cam_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1596 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 8, clk_num = 5.
TMR-5009 WARNING: There are(is) 4 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in cam_phy.timing, timing summary in cam_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file cam_phy.timing" in  1.087713s wall, 1.031250s user + 0.125000s system = 1.156250s CPU (106.3%)

RUN-1004 : used memory is 885 MB, reserved memory is 853 MB, peak memory is 1226 MB
RUN-1002 : start command "bitgen -bit cam.bit -version 0X00 -g ucode:00000000110001110000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 770
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1598, pip num: 27982
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1800 valid insts, and 68938 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file cam.bit.
RUN-1003 : finish command "bitgen -bit cam.bit -version 0X00 -g ucode:00000000110001110000000000000000" in  4.998839s wall, 30.281250s user + 0.218750s system = 30.500000s CPU (610.1%)

RUN-1004 : used memory is 915 MB, reserved memory is 881 MB, peak memory is 1226 MB
RUN-1002 : start command "download -bit cam.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit cam.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit cam.bit" in  1.577471s wall, 1.531250s user + 0.078125s system = 1.609375s CPU (102.0%)

RUN-1004 : used memory is 1043 MB, reserved memory is 1008 MB, peak memory is 1226 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.001100s wall, 0.625000s user + 0.937500s system = 1.562500s CPU (22.3%)

RUN-1004 : used memory is 1072 MB, reserved memory is 1038 MB, peak memory is 1226 MB
RUN-1003 : finish command "download -bit cam.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.139344s wall, 2.343750s user + 1.046875s system = 3.390625s CPU (37.1%)

RUN-1004 : used memory is 953 MB, reserved memory is 915 MB, peak memory is 1226 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file sources/rtl/camera_init.v
HDL-1007 : analyze verilog file sources/rtl/i2c_module.v
HDL-1007 : analyze verilog file sources/rtl/lcd_sync.v
HDL-1007 : analyze verilog file sources/rtl/test_camera.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/ip_ram.v
HDL-1007 : analyze verilog file sources/rtl/camera_reader.v
HDL-1007 : analyze verilog file sources/rtl/camera_init.v
HDL-1007 : analyze verilog file sources/rtl/i2c_module.v
HDL-1007 : analyze verilog file sources/rtl/lcd_sync.v
HDL-1007 : analyze verilog file sources/rtl/test_camera.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/ip_ram.v
HDL-1007 : analyze verilog file sources/rtl/camera_reader.v
RUN-1002 : start command "elaborate -top test_camera"
HDL-1007 : elaborate module test_camera in sources/rtl/test_camera.v(14)
HDL-1007 : elaborate module ip_pll in al_ip/ip_pll.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/Anlogic/TD4.6.1/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=16,FBCLK_DIV=17,CLKC0_DIV=20,CLKC1_DIV=42,CLKC2_DIV=126,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=19,CLKC1_CPHASE=41,CLKC2_CPHASE=125,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE") in D:/Anlogic/TD4.6.1/arch/eagle_macro.v(986)
HDL-1007 : elaborate module camera_init in sources/rtl/camera_init.v(14)
HDL-1007 : elaborate module i2c_module in sources/rtl/i2c_module.v(2)
HDL-1007 : elaborate module lcd_sync(IMG_Y=1) in sources/rtl/lcd_sync.v(14)
HDL-1007 : elaborate module camera_reader in sources/rtl/camera_reader.v(14)
HDL-1007 : elaborate module img_cache in al_ip/ip_ram.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=16,DATA_WIDTH_B=16,ADDR_WIDTH_A=16,ADDR_WIDTH_B=16,DATA_DEPTH_A=32800,DATA_DEPTH_B=32800,MODE="PDPW",REGMODE_B="OUTREG") in D:/Anlogic/TD4.6.1/arch/eagle_macro.v(1072)
HDL-5007 WARNING: actual bit length 20 differs from formal bit length 16 for port 'addra' in sources/rtl/test_camera.v(136)
HDL-1200 : Current top model is test_camera
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc sources/sdc/SparkRoad.adc"
RUN-1002 : start command "set_pin_assignment clk_24m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment cam_data[0]  LOCATION = H15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[1]  LOCATION = J16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[2]  LOCATION = K16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[3]  LOCATION = K15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[4]  LOCATION = G14; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[5]  LOCATION = H16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[6]  LOCATION = G16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[7]  LOCATION = H13; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_href  LOCATION = F15;  "
RUN-1002 : start command "set_pin_assignment cam_pclk  LOCATION = K12;  "
RUN-1002 : start command "set_pin_assignment cam_pwdn  LOCATION = F14;  "
RUN-1002 : start command "set_pin_assignment cam_rst  LOCATION = F13;  "
RUN-1002 : start command "set_pin_assignment cam_soic  LOCATION = D16; PULLTYPE = PULLUP;  "
RUN-1002 : start command "set_pin_assignment cam_soid  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment cam_vsync  LOCATION = E15;  "
RUN-1002 : start command "set_pin_assignment cam_xclk  LOCATION = J12;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G11;  "
RUN-1002 : start command "set_pin_assignment vga_clk  LOCATION = H2;  "
RUN-1002 : start command "set_pin_assignment vga_hsync  LOCATION = J3;  "
RUN-1002 : start command "set_pin_assignment vga_vsync  LOCATION = J4;  "
RUN-1002 : start command "set_pin_assignment vga_r[0]  LOCATION = K6;  "
RUN-1002 : start command "set_pin_assignment vga_r[1]  LOCATION = K3;  "
RUN-1002 : start command "set_pin_assignment vga_r[2]  LOCATION = K5;  "
RUN-1002 : start command "set_pin_assignment vga_r[3]  LOCATION = L4;  "
RUN-1002 : start command "set_pin_assignment vga_r[4]  LOCATION = M1;  "
RUN-1002 : start command "set_pin_assignment vga_r[5]  LOCATION = M2;  "
RUN-1002 : start command "set_pin_assignment vga_r[6]  LOCATION = L3;  "
RUN-1002 : start command "set_pin_assignment vga_r[7]  LOCATION = L5;  "
RUN-1002 : start command "set_pin_assignment vga_g[0]  LOCATION = L1;  "
RUN-1002 : start command "set_pin_assignment vga_g[1]  LOCATION = K2;  "
RUN-1002 : start command "set_pin_assignment vga_g[2]  LOCATION = K1;  "
RUN-1002 : start command "set_pin_assignment vga_g[3]  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment vga_g[4]  LOCATION = H3;  "
RUN-1002 : start command "set_pin_assignment vga_g[5]  LOCATION = J6;  "
RUN-1002 : start command "set_pin_assignment vga_g[6]  LOCATION = H1;  "
RUN-1002 : start command "set_pin_assignment vga_g[7]  LOCATION = H5;  "
RUN-1002 : start command "set_pin_assignment vga_b[0]  LOCATION = G1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[1]  LOCATION = F1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[2]  LOCATION = F2; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[3]  LOCATION = E1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[4]  LOCATION = G3; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[5]  LOCATION = E2; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[6]  LOCATION = D1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[7]  LOCATION = C1; SLEWRATE = FAST;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "test_camera"
SYN-1012 : SanityCheck: Model "camera_init"
SYN-1012 : SanityCheck: Model "i2c_module"
SYN-1012 : SanityCheck: Model "camera_reader"
SYN-1012 : SanityCheck: Model "img_cache"
SYN-1012 : SanityCheck: Model "ip_pll"
SYN-1012 : SanityCheck: Model "lcd_sync(IMG_Y=1)"
SYN-1043 : Mark ip_pll as IO macro for instance bufg_feedback
SYN-1016 : Merged 53 instances.
SYN-1016 : Merged 243 instances.
SYN-1011 : Flatten model test_camera
SYN-1011 : Flatten model camera_init
SYN-1011 : Flatten model i2c_module
SYN-1016 : Merged 3 instances.
SYN-1011 : Flatten model camera_reader
SYN-1011 : Flatten model img_cache
SYN-1011 : Flatten model ip_pll
SYN-1011 : Flatten model lcd_sync(IMG_Y=1)
SYN-1016 : Merged 12 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 4110/157 useful/useless nets, 3893/56 useful/useless insts
SYN-1019 : Optimized 5 mux instances.
SYN-1021 : Optimized 19 onehot mux instances.
SYN-1020 : Optimized 922 distributor mux.
SYN-1016 : Merged 3301 instances.
SYN-1015 : Optimize round 1, 4527 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 4545/183 useful/useless nets, 4334/2123 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 2204 better
SYN-1014 : Optimize round 3
SYN-1032 : 4544/0 useful/useless nets, 4333/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.289160s wall, 1.328125s user + 0.093750s system = 1.421875s CPU (110.3%)

RUN-1004 : used memory is 478 MB, reserved memory is 445 MB, peak memory is 1226 MB
RUN-1002 : start command "report_area -file cam_rtl.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Gate Statistics
#Basic gates         3515
  #and               1933
  #nand                 0
  #or                 580
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                283
  #bufif1               1
  #MX21               506
  #FADD                 0
  #DFF                212
  #LATCH                0
#MACRO_ADD             27
#MACRO_EQ             237
#MACRO_MULT             1
#MACRO_MUX            548

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |test_camera |3302   |212    |267    |
+----------------------------------------------+

RUN-1002 : start command "read_sdc cam.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -period 41.6 -waveform 0 20.8 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41600, rise: 0, fall: 20800.
RUN-1002 : start command "derive_pll_clocks -gen_basic_clock"
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "create_clock -add -name u_pll/pll_inst.refclk -period 41.667 "
RUN-1102 : create_clock: clock name: u_pll/pll_inst.refclk, type: 0, period: 41667, rise: 0, fall: 20833.
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[2]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[2] -source  -master_clock u_pll/pll_inst.refclk -divide_by 5.929 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[1] -source  -master_clock u_pll/pll_inst.refclk -divide_by 1.976 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[0] -source  -master_clock u_pll/pll_inst.refclk -multiply_by 1.063 "
RUN-1104 : Import SDC file cam.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db cam_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea cam_gate.area"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
SYN-2001 : Map 45 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "u_img/inst"
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5187/8 useful/useless nets, 4720/0 useful/useless insts
SYN-1016 : Merged 217 instances.
SYN-2571 : Optimize after map_dsp, round 1, 217 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 4970/0 useful/useless nets, 4503/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7260/0 useful/useless nets, 6834/0 useful/useless insts
SYN-1016 : Merged 1958 instances.
SYN-2501 : Optimize round 1, 3788 better
SYN-2501 : Optimize round 2
SYN-1032 : 5296/0 useful/useless nets, 4876/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 24 macro adder
SYN-1032 : 7601/13 useful/useless nets, 7181/13 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 26492, tnet num: 7610, tinst num: 7175, tnode num: 29819, tedge num: 39816.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 481 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7610 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 1216 (3.95), #lev = 34 (4.59)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.13 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6517 instances into 789 LUTs, name keeping = 29%.
SYN-3001 : Mapper removed 5 lut buffers
SYN-1001 : Packing model "test_camera" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1854/1 useful/useless nets, 1434/2 useful/useless insts
SYN-1015 : Optimize round 1, 6 better
SYN-1014 : Optimize round 2
SYN-1032 : 1851/0 useful/useless nets, 1431/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 221 DFF/LATCH to SEQ ...
SYN-4009 : Pack 12 carry chain into lslice
SYN-4007 : Packing 168 adder to BLE ...
SYN-4008 : Packed 168 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 784 LUT to BLE ...
SYN-4008 : Packed 784 LUT and 118 SEQ to BLE.
SYN-4003 : Packing 103 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (103 nodes)...
SYN-4004 : #1: Packed 32 SEQ (603 nodes)...
SYN-4005 : Packed 32 SEQ with LUT/SLICE
SYN-4006 : 640 single LUT's are left
SYN-4006 : 71 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 855/1097 primitive instances ...
RUN-1002 : start command "report_area -file cam_gate.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Utilization Statistics
#lut                 1161   out of  19600    5.92%
#reg                  221   out of  19600    1.13%
#le                  1216
  #lut only           995   out of   1216   81.83%
  #reg only            55   out of   1216    4.52%
  #lut&reg            166   out of   1216   13.65%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   45   out of    188   23.94%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |test_camera |1216  |1161  |221   |
+-------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea cam_gate.area" in  6.563409s wall, 6.562500s user + 0.125000s system = 6.687500s CPU (101.9%)

RUN-1004 : used memory is 513 MB, reserved memory is 480 MB, peak memory is 1226 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
RUN-1002 : start command "read_sdc cam.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -period 41.6 -waveform 0 20.8 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41600, rise: 0, fall: 20800.
RUN-1002 : start command "derive_pll_clocks -gen_basic_clock"
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "create_clock -add -name u_pll/pll_inst.refclk -period 41.667 "
RUN-1102 : create_clock: clock name: u_pll/pll_inst.refclk, type: 0, period: 41667, rise: 0, fall: 20833.
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[2]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[2] -source  -master_clock u_pll/pll_inst.refclk -divide_by 5.929 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[1] -source  -master_clock u_pll/pll_inst.refclk -divide_by 1.976 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[0] -source  -master_clock u_pll/pll_inst.refclk -multiply_by 1.063 "
RUN-1104 : Import SDC file cam.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db cam_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (93 clock/control pins, 2 other pins).
SYN-4027 : Net clk_cam is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net clk_sccb is clkc2 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_pad is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_pad is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "cam_pclk_pad" drive clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drive clk pins.
SYN-4024 : Net "u_camera_init/u_i2c_write/divider2[7]" drive clk pins.
SYN-4024 : Net "camera_wrreq" drive clk pins.
SYN-4025 : Tag rtl::Net cam_pclk_pad as clock net
SYN-4025 : Tag rtl::Net camera_wrreq as clock net
SYN-4025 : Tag rtl::Net clk_24m_pad as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net clk_sccb as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/divider2[7] as clock net
SYN-4026 : Tagged 8 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 24 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/u_i2c_write/divider2[7] to drive 16 clock pins.
SYN-4015 : Create BUFG instance for clk Net camera_wrreq to drive 8 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 726 instances
RUN-1001 : 305 mslices, 306 lslices, 45 pads, 61 brams, 1 dsps
RUN-1001 : There are total 1554 nets
RUN-1001 : 1014 nets have 2 pins
RUN-1001 : 354 nets have [3 - 5] pins
RUN-1001 : 74 nets have [6 - 10] pins
RUN-1001 : 29 nets have [11 - 20] pins
RUN-1001 : 72 nets have [21 - 99] pins
RUN-1001 : 11 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 724 instances, 611 slices, 24 macros(130 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 8523, tnet num: 1552, tinst num: 724, tnode num: 9422, tedge num: 14799.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1552 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.170933s wall, 0.171875s user + 0.015625s system = 0.187500s CPU (109.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 483769
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.962592
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(517): len = 401866, overlap = 139.5
PHY-3002 : Step(518): len = 347913, overlap = 139.5
PHY-3002 : Step(519): len = 313674, overlap = 139.5
PHY-3002 : Step(520): len = 287961, overlap = 137.25
PHY-3002 : Step(521): len = 281329, overlap = 137.25
PHY-3002 : Step(522): len = 272074, overlap = 137.25
PHY-3002 : Step(523): len = 262831, overlap = 139.5
PHY-3002 : Step(524): len = 257431, overlap = 139.5
PHY-3002 : Step(525): len = 250565, overlap = 139.5
PHY-3002 : Step(526): len = 243417, overlap = 139.5
PHY-3002 : Step(527): len = 238240, overlap = 139.5
PHY-3002 : Step(528): len = 231786, overlap = 139.5
PHY-3002 : Step(529): len = 224844, overlap = 137.25
PHY-3002 : Step(530): len = 220438, overlap = 137.25
PHY-3002 : Step(531): len = 214311, overlap = 139.5
PHY-3002 : Step(532): len = 205201, overlap = 139.5
PHY-3002 : Step(533): len = 200899, overlap = 137.25
PHY-3002 : Step(534): len = 196248, overlap = 139.5
PHY-3002 : Step(535): len = 189974, overlap = 139.5
PHY-3002 : Step(536): len = 185162, overlap = 139.5
PHY-3002 : Step(537): len = 181223, overlap = 137.25
PHY-3002 : Step(538): len = 176677, overlap = 139.5
PHY-3002 : Step(539): len = 171342, overlap = 137.25
PHY-3002 : Step(540): len = 166707, overlap = 139.5
PHY-3002 : Step(541): len = 162899, overlap = 137.25
PHY-3002 : Step(542): len = 158511, overlap = 139.5
PHY-3002 : Step(543): len = 154006, overlap = 137.25
PHY-3002 : Step(544): len = 150331, overlap = 139.5
PHY-3002 : Step(545): len = 146049, overlap = 137.25
PHY-3002 : Step(546): len = 141059, overlap = 139.5
PHY-3002 : Step(547): len = 137366, overlap = 137.25
PHY-3002 : Step(548): len = 133938, overlap = 139.5
PHY-3002 : Step(549): len = 128517, overlap = 139.5
PHY-3002 : Step(550): len = 124194, overlap = 139.5
PHY-3002 : Step(551): len = 121717, overlap = 137.25
PHY-3002 : Step(552): len = 117781, overlap = 139.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.4628e-06
PHY-3002 : Step(553): len = 117618, overlap = 139.5
PHY-3002 : Step(554): len = 122797, overlap = 132.75
PHY-3002 : Step(555): len = 126168, overlap = 128.25
PHY-3002 : Step(556): len = 124724, overlap = 132.75
PHY-3002 : Step(557): len = 122633, overlap = 128.5
PHY-3002 : Step(558): len = 120186, overlap = 128.5
PHY-3002 : Step(559): len = 117234, overlap = 128.75
PHY-3002 : Step(560): len = 113767, overlap = 129.5
PHY-3002 : Step(561): len = 110484, overlap = 129.5
PHY-3002 : Step(562): len = 107913, overlap = 125.75
PHY-3002 : Step(563): len = 104748, overlap = 128.25
PHY-3002 : Step(564): len = 101960, overlap = 128.75
PHY-3002 : Step(565): len = 99078.7, overlap = 129.25
PHY-3002 : Step(566): len = 96264.2, overlap = 130
PHY-3002 : Step(567): len = 93771.1, overlap = 130.5
PHY-3002 : Step(568): len = 90674.3, overlap = 129.5
PHY-3002 : Step(569): len = 87490.9, overlap = 131
PHY-3002 : Step(570): len = 85451.1, overlap = 131
PHY-3002 : Step(571): len = 83310.8, overlap = 133.75
PHY-3002 : Step(572): len = 78918.2, overlap = 135.75
PHY-3002 : Step(573): len = 76274.1, overlap = 136.75
PHY-3002 : Step(574): len = 75146.8, overlap = 137.5
PHY-3002 : Step(575): len = 70746.8, overlap = 134.75
PHY-3002 : Step(576): len = 65934.7, overlap = 139
PHY-3002 : Step(577): len = 65017.4, overlap = 140.25
PHY-3002 : Step(578): len = 63949.9, overlap = 143
PHY-3002 : Step(579): len = 62038.4, overlap = 144.25
PHY-3002 : Step(580): len = 59362.4, overlap = 144.75
PHY-3002 : Step(581): len = 55500.6, overlap = 142.75
PHY-3002 : Step(582): len = 55123.5, overlap = 145.25
PHY-3002 : Step(583): len = 54707.1, overlap = 145.5
PHY-3002 : Step(584): len = 53391.8, overlap = 147
PHY-3002 : Step(585): len = 48420.5, overlap = 150.75
PHY-3002 : Step(586): len = 47748.4, overlap = 151.5
PHY-3002 : Step(587): len = 47461.7, overlap = 151.5
PHY-3002 : Step(588): len = 47308.3, overlap = 151.75
PHY-3002 : Step(589): len = 46458.9, overlap = 152.25
PHY-3002 : Step(590): len = 45515.1, overlap = 151.5
PHY-3002 : Step(591): len = 44413.9, overlap = 151
PHY-3002 : Step(592): len = 43163.7, overlap = 150.25
PHY-3002 : Step(593): len = 42892.1, overlap = 150.75
PHY-3002 : Step(594): len = 42896, overlap = 148.5
PHY-3002 : Step(595): len = 42827.2, overlap = 149.5
PHY-3002 : Step(596): len = 42647.9, overlap = 150
PHY-3002 : Step(597): len = 41478.1, overlap = 152
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.92561e-06
PHY-3002 : Step(598): len = 46105.3, overlap = 156.5
PHY-3002 : Step(599): len = 47145.8, overlap = 156.5
PHY-3002 : Step(600): len = 49339.2, overlap = 151.25
PHY-3002 : Step(601): len = 49680.2, overlap = 157
PHY-3002 : Step(602): len = 49300.7, overlap = 156
PHY-3002 : Step(603): len = 47941.7, overlap = 154
PHY-3002 : Step(604): len = 47331.7, overlap = 157.75
PHY-3002 : Step(605): len = 47377.4, overlap = 152.25
PHY-3002 : Step(606): len = 47532.2, overlap = 151.25
PHY-3002 : Step(607): len = 47753.3, overlap = 151.25
PHY-3002 : Step(608): len = 47836.2, overlap = 151.25
PHY-3002 : Step(609): len = 47764.3, overlap = 146.75
PHY-3002 : Step(610): len = 47415.6, overlap = 146.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.38512e-05
PHY-3002 : Step(611): len = 52789.9, overlap = 140
PHY-3002 : Step(612): len = 53286.9, overlap = 137.75
PHY-3002 : Step(613): len = 54883.3, overlap = 140.5
PHY-3002 : Step(614): len = 56932.8, overlap = 140.25
PHY-3002 : Step(615): len = 56767.4, overlap = 138.75
PHY-3002 : Step(616): len = 56274.2, overlap = 134.25
PHY-3002 : Step(617): len = 55400.4, overlap = 134.5
PHY-3002 : Step(618): len = 55214.5, overlap = 135.75
PHY-3002 : Step(619): len = 55509.9, overlap = 129.5
PHY-3002 : Step(620): len = 55502.8, overlap = 129.75
PHY-3002 : Step(621): len = 55446, overlap = 130
PHY-3002 : Step(622): len = 55200.4, overlap = 136.25
PHY-3002 : Step(623): len = 54915.9, overlap = 138
PHY-3002 : Step(624): len = 54306, overlap = 137.5
PHY-3002 : Step(625): len = 53754.1, overlap = 137.75
PHY-3002 : Step(626): len = 53332.8, overlap = 142.25
PHY-3002 : Step(627): len = 52917.8, overlap = 142.25
PHY-3002 : Step(628): len = 52063.4, overlap = 142.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.77024e-05
PHY-3002 : Step(629): len = 54969, overlap = 140.25
PHY-3002 : Step(630): len = 56198.8, overlap = 142.25
PHY-3002 : Step(631): len = 58026.6, overlap = 142.5
PHY-3002 : Step(632): len = 58976.6, overlap = 142.75
PHY-3002 : Step(633): len = 59465.2, overlap = 138
PHY-3002 : Step(634): len = 60115.9, overlap = 142.5
PHY-3002 : Step(635): len = 61165.9, overlap = 133.5
PHY-3002 : Step(636): len = 61695, overlap = 133.5
PHY-3002 : Step(637): len = 61512.9, overlap = 133.75
PHY-3002 : Step(638): len = 61395.1, overlap = 138.25
PHY-3002 : Step(639): len = 61458.7, overlap = 140.75
PHY-3002 : Step(640): len = 61519, overlap = 140.75
PHY-3002 : Step(641): len = 61613.1, overlap = 138.75
PHY-3002 : Step(642): len = 61723.2, overlap = 134.75
PHY-3002 : Step(643): len = 61291.6, overlap = 134.5
PHY-3002 : Step(644): len = 60912.9, overlap = 129.75
PHY-3002 : Step(645): len = 60542, overlap = 130
PHY-3002 : Step(646): len = 59988.7, overlap = 129.75
PHY-3002 : Step(647): len = 59534.2, overlap = 130
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 5.54048e-05
PHY-3002 : Step(648): len = 61884.4, overlap = 139
PHY-3002 : Step(649): len = 62858.2, overlap = 134.5
PHY-3002 : Step(650): len = 64235.3, overlap = 132
PHY-3002 : Step(651): len = 65290, overlap = 129.75
PHY-3002 : Step(652): len = 65173.7, overlap = 125.25
PHY-3002 : Step(653): len = 65133.8, overlap = 129
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.0001096
PHY-3002 : Step(654): len = 67104.6, overlap = 126.75
PHY-3002 : Step(655): len = 67924.5, overlap = 124
PHY-3002 : Step(656): len = 69027.5, overlap = 121.75
PHY-3002 : Step(657): len = 70418.1, overlap = 112.25
PHY-3002 : Step(658): len = 71325.2, overlap = 112
PHY-3002 : Step(659): len = 71851.9, overlap = 112
PHY-3002 : Step(660): len = 72177.9, overlap = 106.75
PHY-3002 : Step(661): len = 72077.7, overlap = 106.5
PHY-3002 : Step(662): len = 72278, overlap = 101.25
PHY-3002 : Step(663): len = 72509.3, overlap = 97.5
PHY-3002 : Step(664): len = 72527, overlap = 104.25
PHY-3002 : Step(665): len = 72522.7, overlap = 106.5
PHY-3002 : Step(666): len = 72639.8, overlap = 101
PHY-3002 : Step(667): len = 72668.9, overlap = 96.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000219201
PHY-3002 : Step(668): len = 73614.9, overlap = 103
PHY-3002 : Step(669): len = 74160.4, overlap = 100
PHY-3002 : Step(670): len = 74712.7, overlap = 100
PHY-3002 : Step(671): len = 75222.9, overlap = 95.5
PHY-3002 : Step(672): len = 75574.3, overlap = 90.75
PHY-3002 : Step(673): len = 75658.1, overlap = 86
PHY-3002 : Step(674): len = 75641.3, overlap = 85.75
PHY-3002 : Step(675): len = 75741.5, overlap = 79
PHY-3002 : Step(676): len = 75675.9, overlap = 85.75
PHY-3002 : Step(677): len = 75545.3, overlap = 87.75
PHY-3002 : Step(678): len = 75678.4, overlap = 87.75
PHY-3002 : Step(679): len = 75610.8, overlap = 94
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000427381
PHY-3002 : Step(680): len = 76040.3, overlap = 93.75
PHY-3002 : Step(681): len = 76437.4, overlap = 91.5
PHY-3002 : Step(682): len = 76982.7, overlap = 84.5
PHY-3002 : Step(683): len = 77180.6, overlap = 82.25
PHY-3002 : Step(684): len = 77669.5, overlap = 89
PHY-3002 : Step(685): len = 77960.9, overlap = 89
PHY-3002 : Step(686): len = 78298.6, overlap = 89
PHY-3002 : Step(687): len = 78666.5, overlap = 89
PHY-3002 : Step(688): len = 79139.4, overlap = 88.75
PHY-3002 : Step(689): len = 79135.2, overlap = 88.75
PHY-3002 : Step(690): len = 79334.7, overlap = 86.25
PHY-3002 : Step(691): len = 79593.5, overlap = 88.5
PHY-3002 : Step(692): len = 79866.7, overlap = 88.5
PHY-3002 : Step(693): len = 79977.4, overlap = 88.25
PHY-3002 : Step(694): len = 80296.1, overlap = 87.75
PHY-3002 : Step(695): len = 80683.9, overlap = 87.5
PHY-3002 : Step(696): len = 80771.7, overlap = 87.25
PHY-3002 : Step(697): len = 80645.3, overlap = 91.5
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00074095
PHY-3002 : Step(698): len = 80823.9, overlap = 91.25
PHY-3002 : Step(699): len = 81129.1, overlap = 88.75
PHY-3002 : Step(700): len = 81443.7, overlap = 88.5
PHY-3002 : Step(701): len = 81587.3, overlap = 88.5
PHY-3002 : Step(702): len = 81620.2, overlap = 90.5
PHY-3002 : Step(703): len = 81646.5, overlap = 85.75
PHY-3002 : Step(704): len = 81729, overlap = 83.5
PHY-3002 : Step(705): len = 81779.2, overlap = 83.25
PHY-3002 : Step(706): len = 81819.1, overlap = 81
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00122013
PHY-3002 : Step(707): len = 81922.8, overlap = 80.25
PHY-3002 : Step(708): len = 82130.3, overlap = 80
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.027142s wall, 0.031250s user + 0.046875s system = 0.078125s CPU (287.8%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.962592
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.08814e-06
PHY-3002 : Step(709): len = 94205.5, overlap = 32
PHY-3002 : Step(710): len = 90384.5, overlap = 32.75
PHY-3002 : Step(711): len = 88004.9, overlap = 34.25
PHY-3002 : Step(712): len = 85603.7, overlap = 34
PHY-3002 : Step(713): len = 84070.6, overlap = 32.75
PHY-3002 : Step(714): len = 82993.9, overlap = 32.75
PHY-3002 : Step(715): len = 81694, overlap = 32.25
PHY-3002 : Step(716): len = 80519.1, overlap = 32.25
PHY-3002 : Step(717): len = 79905.4, overlap = 32.5
PHY-3002 : Step(718): len = 79527, overlap = 32.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.17629e-06
PHY-3002 : Step(719): len = 79460.1, overlap = 32
PHY-3002 : Step(720): len = 79475.7, overlap = 32
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.23526e-05
PHY-3002 : Step(721): len = 79391.7, overlap = 32
PHY-3002 : Step(722): len = 79443.4, overlap = 32.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.962592
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.45877e-06
PHY-3002 : Step(723): len = 79519.7, overlap = 57.5
PHY-3002 : Step(724): len = 79581.5, overlap = 57.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.49175e-05
PHY-3002 : Step(725): len = 79860, overlap = 57
PHY-3002 : Step(726): len = 82368.2, overlap = 48.5
PHY-3002 : Step(727): len = 83642.5, overlap = 44.5
PHY-3002 : Step(728): len = 83890.9, overlap = 43.75
PHY-3002 : Step(729): len = 84423, overlap = 39.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.98351e-05
PHY-3002 : Step(730): len = 84374, overlap = 38.25
PHY-3002 : Step(731): len = 85169.3, overlap = 36.5
PHY-3002 : Step(732): len = 85417.8, overlap = 35
PHY-3002 : Step(733): len = 85327.1, overlap = 32.5
PHY-3002 : Step(734): len = 85498.3, overlap = 31.5
PHY-3002 : Step(735): len = 85687.1, overlap = 29.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.96701e-05
PHY-3002 : Step(736): len = 86182.1, overlap = 28.25
PHY-3002 : Step(737): len = 86888.3, overlap = 26.25
PHY-3002 : Step(738): len = 87359.7, overlap = 23
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.238236s wall, 0.234375s user + 0.078125s system = 0.312500s CPU (131.2%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.962592
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000238563
PHY-3002 : Step(739): len = 95396.9, overlap = 4
PHY-3002 : Step(740): len = 94132.6, overlap = 7.5
PHY-3002 : Step(741): len = 92859.3, overlap = 11.5
PHY-3002 : Step(742): len = 92084.2, overlap = 16.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000477126
PHY-3002 : Step(743): len = 92340.4, overlap = 16
PHY-3002 : Step(744): len = 92418.1, overlap = 15.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000954252
PHY-3002 : Step(745): len = 92441.6, overlap = 15.25
PHY-3002 : Step(746): len = 92441.6, overlap = 15.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008741s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (178.8%)

PHY-3001 : Legalized: Len = 94991, Over = 0
PHY-3001 : Spreading special nets. 2 overflows in 2952 tiles.
PHY-3001 : 3 instances has been re-located, deltaX = 3, deltaY = 3.
PHY-3001 : Final: Len = 95029, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 395448, over cnt = 70(0%), over = 94, worst = 3
PHY-1002 : len = 395656, over cnt = 53(0%), over = 73, worst = 3
PHY-1002 : len = 395680, over cnt = 42(0%), over = 57, worst = 3
PHY-1002 : len = 395600, over cnt = 37(0%), over = 52, worst = 3
PHY-1002 : len = 355928, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.611971s wall, 0.593750s user + 0.062500s system = 0.656250s CPU (107.2%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 45 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 662 has valid locations, 55 needs to be replaced
PHY-3001 : design contains 768 instances, 655 slices, 24 macros(130 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 8847, tnet num: 1596, tinst num: 768, tnode num: 9887, tedge num: 15321.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1596 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.207145s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (98.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 105969
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.959898
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(747): len = 105504, overlap = 0
PHY-3002 : Step(748): len = 105501, overlap = 0
PHY-3002 : Step(749): len = 105107, overlap = 1.25
PHY-3002 : Step(750): len = 105077, overlap = 1.5
PHY-3002 : Step(751): len = 104777, overlap = 2.75
PHY-3002 : Step(752): len = 104608, overlap = 3
PHY-3002 : Step(753): len = 104608, overlap = 3
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004102s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.959898
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.97949e-05
PHY-3002 : Step(754): len = 104631, overlap = 4
PHY-3002 : Step(755): len = 104631, overlap = 4
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.95898e-05
PHY-3002 : Step(756): len = 104559, overlap = 4.25
PHY-3002 : Step(757): len = 104576, overlap = 4.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00015918
PHY-3002 : Step(758): len = 104616, overlap = 5
PHY-3002 : Step(759): len = 104616, overlap = 5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.959898
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.00724e-05
PHY-3002 : Step(760): len = 104579, overlap = 8.5
PHY-3002 : Step(761): len = 104579, overlap = 8.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000120145
PHY-3002 : Step(762): len = 104631, overlap = 8
PHY-3002 : Step(763): len = 104650, overlap = 8
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00024029
PHY-3002 : Step(764): len = 104725, overlap = 7
PHY-3002 : Step(765): len = 104725, overlap = 7
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.030909s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (101.1%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.959898
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000619234
PHY-3002 : Step(766): len = 104929, overlap = 4
PHY-3002 : Step(767): len = 105008, overlap = 3.75
PHY-3002 : Step(768): len = 105015, overlap = 3.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005810s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (269.0%)

PHY-3001 : Legalized: Len = 105294, Over = 0
PHY-3001 : Spreading special nets. 3 overflows in 2952 tiles.
PHY-3001 : 5 instances has been re-located, deltaX = 5, deltaY = 3.
PHY-3001 : Final: Len = 105604, Over = 0
RUN-1003 : finish command "place -eco" in  1.223124s wall, 1.343750s user + 0.484375s system = 1.828125s CPU (149.5%)

RUN-1004 : used memory is 521 MB, reserved memory is 488 MB, peak memory is 1226 MB
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  14.363261s wall, 23.218750s user + 6.890625s system = 30.109375s CPU (209.6%)

RUN-1004 : used memory is 521 MB, reserved memory is 488 MB, peak memory is 1226 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 521 to 415
PHY-1001 : Pin misalignment score is improved from 415 to 415
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 770 instances
RUN-1001 : 334 mslices, 321 lslices, 45 pads, 61 brams, 1 dsps
RUN-1001 : There are total 1598 nets
RUN-1001 : 990 nets have 2 pins
RUN-1001 : 366 nets have [3 - 5] pins
RUN-1001 : 89 nets have [6 - 10] pins
RUN-1001 : 78 nets have [11 - 20] pins
RUN-1001 : 64 nets have [21 - 99] pins
RUN-1001 : 11 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 375000, over cnt = 99(0%), over = 128, worst = 2
PHY-1002 : len = 375240, over cnt = 81(0%), over = 106, worst = 2
PHY-1002 : len = 375128, over cnt = 58(0%), over = 74, worst = 2
PHY-1002 : len = 375104, over cnt = 50(0%), over = 62, worst = 2
PHY-1002 : len = 333472, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.671731s wall, 0.671875s user + 0.093750s system = 0.765625s CPU (114.0%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 219 to 15
PHY-1001 : End pin swap;  0.036527s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (128.3%)

PHY-1001 : End global routing;  1.902471s wall, 1.906250s user + 0.140625s system = 2.046875s CPU (107.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 37760, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 1.038799s wall, 1.031250s user + 0.031250s system = 1.062500s CPU (102.3%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 37680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 1; 0.235050s wall, 0.218750s user + 0.015625s system = 0.234375s CPU (99.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 37680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000017s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 64% nets.
PHY-1001 : Routed 90% nets.
PHY-1002 : len = 593552, over cnt = 91(0%), over = 91, worst = 1
PHY-1001 : End Routed; 9.639421s wall, 11.421875s user + 0.765625s system = 12.187500s CPU (126.4%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 589720, over cnt = 19(0%), over = 19, worst = 1
PHY-1001 : End DR Iter 1; 0.248865s wall, 0.234375s user + 0.031250s system = 0.265625s CPU (106.7%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 589432, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 2; 0.061092s wall, 0.093750s user + 0.031250s system = 0.125000s CPU (204.6%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 589448, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 3; 0.034850s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (89.7%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 589464, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 589464
PHY-1001 : End DR Iter 4; 0.034281s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (91.2%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  13.780893s wall, 15.234375s user + 1.312500s system = 16.546875s CPU (120.1%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  15.894443s wall, 17.375000s user + 1.468750s system = 18.843750s CPU (118.6%)

RUN-1004 : used memory is 529 MB, reserved memory is 493 MB, peak memory is 1226 MB
RUN-1002 : start command "report_area -io_info -file cam_phy.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Utilization Statistics
#lut                 1249   out of  19600    6.37%
#reg                  257   out of  19600    1.31%
#le                  1304
  #lut only          1047   out of   1304   80.29%
  #reg only            55   out of   1304    4.22%
  #lut&reg            202   out of   1304   15.49%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   45   out of    188   23.94%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db cam_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 8847, tnet num: 1596, tinst num: 768, tnode num: 9887, tedge num: 15321.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file cam_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1596 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 8, clk_num = 5.
TMR-5009 WARNING: There are(is) 4 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in cam_phy.timing, timing summary in cam_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file cam_phy.timing" in  1.096570s wall, 1.015625s user + 0.109375s system = 1.125000s CPU (102.6%)

RUN-1004 : used memory is 909 MB, reserved memory is 875 MB, peak memory is 1226 MB
RUN-1002 : start command "bitgen -bit cam.bit -version 0X00 -g ucode:00000000110001110000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 770
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1598, pip num: 27603
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1724 valid insts, and 68200 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file cam.bit.
RUN-1003 : finish command "bitgen -bit cam.bit -version 0X00 -g ucode:00000000110001110000000000000000" in  4.878769s wall, 28.093750s user + 0.687500s system = 28.781250s CPU (589.9%)

RUN-1004 : used memory is 932 MB, reserved memory is 900 MB, peak memory is 1226 MB
RUN-1002 : start command "download -bit cam.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit cam.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit cam.bit" in  1.551948s wall, 1.500000s user + 0.109375s system = 1.609375s CPU (103.7%)

RUN-1004 : used memory is 1066 MB, reserved memory is 1032 MB, peak memory is 1226 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.025748s wall, 0.484375s user + 0.812500s system = 1.296875s CPU (18.5%)

RUN-1004 : used memory is 1095 MB, reserved memory is 1063 MB, peak memory is 1226 MB
RUN-1003 : finish command "download -bit cam.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.169252s wall, 2.156250s user + 1.015625s system = 3.171875s CPU (34.6%)

RUN-1004 : used memory is 978 MB, reserved memory is 944 MB, peak memory is 1226 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file sources/rtl/camera_init.v
HDL-1007 : analyze verilog file sources/rtl/i2c_module.v
HDL-1007 : analyze verilog file sources/rtl/lcd_sync.v
HDL-1007 : analyze verilog file sources/rtl/test_camera.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/ip_ram.v
HDL-1007 : analyze verilog file sources/rtl/camera_reader.v
HDL-1007 : analyze verilog file sources/rtl/camera_init.v
HDL-1007 : analyze verilog file sources/rtl/i2c_module.v
HDL-1007 : analyze verilog file sources/rtl/lcd_sync.v
HDL-1007 : analyze verilog file sources/rtl/test_camera.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/ip_ram.v
HDL-1007 : analyze verilog file sources/rtl/camera_reader.v
RUN-1002 : start command "elaborate -top test_camera"
HDL-1007 : elaborate module test_camera in sources/rtl/test_camera.v(14)
HDL-8007 ERROR: net 'vga_g[5]' is constantly driven from multiple places in sources/rtl/test_camera.v(78)
HDL-8007 ERROR: another driver from here in sources/rtl/test_camera.v(75)
HDL-1007 : module 'test_camera' remains a black box, due to errors in its contents in sources/rtl/test_camera.v(14)
HDL-8007 ERROR: test_camera is a black box in sources/rtl/test_camera.v(14)
HDL-1007 : analyze verilog file sources/rtl/camera_init.v
HDL-1007 : analyze verilog file sources/rtl/i2c_module.v
HDL-1007 : analyze verilog file sources/rtl/lcd_sync.v
HDL-1007 : analyze verilog file sources/rtl/test_camera.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/ip_ram.v
HDL-1007 : analyze verilog file sources/rtl/camera_reader.v
HDL-1007 : analyze verilog file sources/rtl/camera_init.v
HDL-1007 : analyze verilog file sources/rtl/i2c_module.v
HDL-1007 : analyze verilog file sources/rtl/lcd_sync.v
HDL-1007 : analyze verilog file sources/rtl/test_camera.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/ip_ram.v
HDL-1007 : analyze verilog file sources/rtl/camera_reader.v
RUN-1002 : start command "elaborate -top test_camera"
HDL-1007 : elaborate module test_camera in sources/rtl/test_camera.v(14)
HDL-1007 : elaborate module ip_pll in al_ip/ip_pll.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/Anlogic/TD4.6.1/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=16,FBCLK_DIV=17,CLKC0_DIV=20,CLKC1_DIV=42,CLKC2_DIV=126,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=19,CLKC1_CPHASE=41,CLKC2_CPHASE=125,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE") in D:/Anlogic/TD4.6.1/arch/eagle_macro.v(986)
HDL-1007 : elaborate module camera_init in sources/rtl/camera_init.v(14)
HDL-1007 : elaborate module i2c_module in sources/rtl/i2c_module.v(2)
HDL-1007 : elaborate module lcd_sync(IMG_Y=1) in sources/rtl/lcd_sync.v(14)
HDL-1007 : elaborate module camera_reader in sources/rtl/camera_reader.v(14)
HDL-1007 : elaborate module img_cache in al_ip/ip_ram.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=16,DATA_WIDTH_B=16,ADDR_WIDTH_A=16,ADDR_WIDTH_B=16,DATA_DEPTH_A=32800,DATA_DEPTH_B=32800,MODE="PDPW",REGMODE_B="OUTREG") in D:/Anlogic/TD4.6.1/arch/eagle_macro.v(1072)
HDL-5007 WARNING: actual bit length 20 differs from formal bit length 16 for port 'addra' in sources/rtl/test_camera.v(143)
HDL-1200 : Current top model is test_camera
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc sources/sdc/SparkRoad.adc"
RUN-1002 : start command "set_pin_assignment clk_24m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment cam_data[0]  LOCATION = H15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[1]  LOCATION = J16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[2]  LOCATION = K16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[3]  LOCATION = K15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[4]  LOCATION = G14; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[5]  LOCATION = H16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[6]  LOCATION = G16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[7]  LOCATION = H13; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_href  LOCATION = F15;  "
RUN-1002 : start command "set_pin_assignment cam_pclk  LOCATION = K12;  "
RUN-1002 : start command "set_pin_assignment cam_pwdn  LOCATION = F14;  "
RUN-1002 : start command "set_pin_assignment cam_rst  LOCATION = F13;  "
RUN-1002 : start command "set_pin_assignment cam_soic  LOCATION = D16; PULLTYPE = PULLUP;  "
RUN-1002 : start command "set_pin_assignment cam_soid  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment cam_vsync  LOCATION = E15;  "
RUN-1002 : start command "set_pin_assignment cam_xclk  LOCATION = J12;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G11;  "
RUN-1002 : start command "set_pin_assignment vga_clk  LOCATION = H2;  "
RUN-1002 : start command "set_pin_assignment vga_hsync  LOCATION = J3;  "
RUN-1002 : start command "set_pin_assignment vga_vsync  LOCATION = J4;  "
RUN-1002 : start command "set_pin_assignment vga_r[0]  LOCATION = K6;  "
RUN-1002 : start command "set_pin_assignment vga_r[1]  LOCATION = K3;  "
RUN-1002 : start command "set_pin_assignment vga_r[2]  LOCATION = K5;  "
RUN-1002 : start command "set_pin_assignment vga_r[3]  LOCATION = L4;  "
RUN-1002 : start command "set_pin_assignment vga_r[4]  LOCATION = M1;  "
RUN-1002 : start command "set_pin_assignment vga_r[5]  LOCATION = M2;  "
RUN-1002 : start command "set_pin_assignment vga_r[6]  LOCATION = L3;  "
RUN-1002 : start command "set_pin_assignment vga_r[7]  LOCATION = L5;  "
RUN-1002 : start command "set_pin_assignment vga_g[0]  LOCATION = L1;  "
RUN-1002 : start command "set_pin_assignment vga_g[1]  LOCATION = K2;  "
RUN-1002 : start command "set_pin_assignment vga_g[2]  LOCATION = K1;  "
RUN-1002 : start command "set_pin_assignment vga_g[3]  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment vga_g[4]  LOCATION = H3;  "
RUN-1002 : start command "set_pin_assignment vga_g[5]  LOCATION = J6;  "
RUN-1002 : start command "set_pin_assignment vga_g[6]  LOCATION = H1;  "
RUN-1002 : start command "set_pin_assignment vga_g[7]  LOCATION = H5;  "
RUN-1002 : start command "set_pin_assignment vga_b[0]  LOCATION = G1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[1]  LOCATION = F1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[2]  LOCATION = F2; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[3]  LOCATION = E1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[4]  LOCATION = G3; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[5]  LOCATION = E2; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[6]  LOCATION = D1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[7]  LOCATION = C1; SLEWRATE = FAST;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "test_camera"
SYN-1012 : SanityCheck: Model "camera_init"
SYN-1012 : SanityCheck: Model "i2c_module"
SYN-1012 : SanityCheck: Model "camera_reader"
SYN-1012 : SanityCheck: Model "img_cache"
SYN-1012 : SanityCheck: Model "ip_pll"
SYN-1012 : SanityCheck: Model "lcd_sync(IMG_Y=1)"
SYN-1043 : Mark ip_pll as IO macro for instance bufg_feedback
SYN-1016 : Merged 53 instances.
SYN-1016 : Merged 243 instances.
SYN-1011 : Flatten model test_camera
SYN-1011 : Flatten model camera_init
SYN-1011 : Flatten model i2c_module
SYN-1016 : Merged 3 instances.
SYN-1011 : Flatten model camera_reader
SYN-1011 : Flatten model img_cache
SYN-1011 : Flatten model ip_pll
SYN-1011 : Flatten model lcd_sync(IMG_Y=1)
SYN-1016 : Merged 12 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 4110/157 useful/useless nets, 3893/56 useful/useless insts
SYN-1019 : Optimized 5 mux instances.
SYN-1021 : Optimized 19 onehot mux instances.
SYN-1020 : Optimized 922 distributor mux.
SYN-1016 : Merged 3301 instances.
SYN-1015 : Optimize round 1, 4527 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 4545/183 useful/useless nets, 4334/2123 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 2204 better
SYN-1014 : Optimize round 3
SYN-1032 : 4544/0 useful/useless nets, 4333/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.326947s wall, 1.406250s user + 0.062500s system = 1.468750s CPU (110.7%)

RUN-1004 : used memory is 511 MB, reserved memory is 486 MB, peak memory is 1226 MB
RUN-1002 : start command "report_area -file cam_rtl.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Gate Statistics
#Basic gates         3515
  #and               1933
  #nand                 0
  #or                 580
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                283
  #bufif1               1
  #MX21               506
  #FADD                 0
  #DFF                212
  #LATCH                0
#MACRO_ADD             27
#MACRO_EQ             237
#MACRO_MULT             1
#MACRO_MUX            548

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |test_camera |3302   |212    |267    |
+----------------------------------------------+

RUN-1002 : start command "read_sdc cam.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -period 41.6 -waveform 0 20.8 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41600, rise: 0, fall: 20800.
RUN-1002 : start command "derive_pll_clocks -gen_basic_clock"
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "create_clock -add -name u_pll/pll_inst.refclk -period 41.667 "
RUN-1102 : create_clock: clock name: u_pll/pll_inst.refclk, type: 0, period: 41667, rise: 0, fall: 20833.
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[2]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[2] -source  -master_clock u_pll/pll_inst.refclk -divide_by 5.929 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[1] -source  -master_clock u_pll/pll_inst.refclk -divide_by 1.976 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[0] -source  -master_clock u_pll/pll_inst.refclk -multiply_by 1.063 "
RUN-1104 : Import SDC file cam.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db cam_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea cam_gate.area"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
SYN-2001 : Map 45 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "u_img/inst"
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5187/8 useful/useless nets, 4720/0 useful/useless insts
SYN-1016 : Merged 217 instances.
SYN-2571 : Optimize after map_dsp, round 1, 217 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 4970/0 useful/useless nets, 4503/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7260/0 useful/useless nets, 6834/0 useful/useless insts
SYN-1016 : Merged 1958 instances.
SYN-2501 : Optimize round 1, 3788 better
SYN-2501 : Optimize round 2
SYN-1032 : 5296/0 useful/useless nets, 4876/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 24 macro adder
SYN-1032 : 7601/13 useful/useless nets, 7181/13 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 26492, tnet num: 7610, tinst num: 7175, tnode num: 29819, tedge num: 39816.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 481 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7610 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 1216 (3.95), #lev = 34 (4.59)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.13 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6517 instances into 789 LUTs, name keeping = 29%.
SYN-3001 : Mapper removed 5 lut buffers
SYN-1001 : Packing model "test_camera" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1854/1 useful/useless nets, 1434/2 useful/useless insts
SYN-1015 : Optimize round 1, 6 better
SYN-1014 : Optimize round 2
SYN-1032 : 1851/0 useful/useless nets, 1431/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 221 DFF/LATCH to SEQ ...
SYN-4009 : Pack 12 carry chain into lslice
SYN-4007 : Packing 168 adder to BLE ...
SYN-4008 : Packed 168 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 784 LUT to BLE ...
SYN-4008 : Packed 784 LUT and 118 SEQ to BLE.
SYN-4003 : Packing 103 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (103 nodes)...
SYN-4004 : #1: Packed 32 SEQ (603 nodes)...
SYN-4005 : Packed 32 SEQ with LUT/SLICE
SYN-4006 : 640 single LUT's are left
SYN-4006 : 71 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 855/1097 primitive instances ...
RUN-1002 : start command "report_area -file cam_gate.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Utilization Statistics
#lut                 1161   out of  19600    5.92%
#reg                  221   out of  19600    1.13%
#le                  1216
  #lut only           995   out of   1216   81.83%
  #reg only            55   out of   1216    4.52%
  #lut&reg            166   out of   1216   13.65%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   45   out of    188   23.94%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |test_camera |1216  |1161  |221   |
+-------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea cam_gate.area" in  6.606683s wall, 6.625000s user + 0.218750s system = 6.843750s CPU (103.6%)

RUN-1004 : used memory is 538 MB, reserved memory is 514 MB, peak memory is 1226 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
RUN-1002 : start command "read_sdc cam.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -period 41.6 -waveform 0 20.8 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41600, rise: 0, fall: 20800.
RUN-1002 : start command "derive_pll_clocks -gen_basic_clock"
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "create_clock -add -name u_pll/pll_inst.refclk -period 41.667 "
RUN-1102 : create_clock: clock name: u_pll/pll_inst.refclk, type: 0, period: 41667, rise: 0, fall: 20833.
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[2]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[2] -source  -master_clock u_pll/pll_inst.refclk -divide_by 5.929 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[1] -source  -master_clock u_pll/pll_inst.refclk -divide_by 1.976 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[0] -source  -master_clock u_pll/pll_inst.refclk -multiply_by 1.063 "
RUN-1104 : Import SDC file cam.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db cam_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (93 clock/control pins, 2 other pins).
SYN-4027 : Net clk_cam is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net clk_sccb is clkc2 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_pad is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_pad is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "cam_pclk_pad" drive clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drive clk pins.
SYN-4024 : Net "u_camera_init/u_i2c_write/divider2[7]" drive clk pins.
SYN-4024 : Net "camera_wrreq" drive clk pins.
SYN-4025 : Tag rtl::Net cam_pclk_pad as clock net
SYN-4025 : Tag rtl::Net camera_wrreq as clock net
SYN-4025 : Tag rtl::Net clk_24m_pad as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net clk_sccb as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/divider2[7] as clock net
SYN-4026 : Tagged 8 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 24 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/u_i2c_write/divider2[7] to drive 16 clock pins.
SYN-4015 : Create BUFG instance for clk Net camera_wrreq to drive 8 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 726 instances
RUN-1001 : 305 mslices, 306 lslices, 45 pads, 61 brams, 1 dsps
RUN-1001 : There are total 1554 nets
RUN-1001 : 1014 nets have 2 pins
RUN-1001 : 354 nets have [3 - 5] pins
RUN-1001 : 74 nets have [6 - 10] pins
RUN-1001 : 29 nets have [11 - 20] pins
RUN-1001 : 72 nets have [21 - 99] pins
RUN-1001 : 11 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 724 instances, 611 slices, 24 macros(130 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 8523, tnet num: 1552, tinst num: 724, tnode num: 9422, tedge num: 14799.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1552 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.169417s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (110.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 483673
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.962592
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(769): len = 401777, overlap = 139.5
PHY-3002 : Step(770): len = 347849, overlap = 139.5
PHY-3002 : Step(771): len = 313636, overlap = 139.5
PHY-3002 : Step(772): len = 288015, overlap = 137.25
PHY-3002 : Step(773): len = 281195, overlap = 137.25
PHY-3002 : Step(774): len = 271382, overlap = 139.5
PHY-3002 : Step(775): len = 261036, overlap = 139.5
PHY-3002 : Step(776): len = 256369, overlap = 137.25
PHY-3002 : Step(777): len = 227299, overlap = 139.5
PHY-3002 : Step(778): len = 201796, overlap = 139.5
PHY-3002 : Step(779): len = 193348, overlap = 139.5
PHY-3002 : Step(780): len = 189997, overlap = 139.5
PHY-3002 : Step(781): len = 187575, overlap = 137.25
PHY-3002 : Step(782): len = 181914, overlap = 139.5
PHY-3002 : Step(783): len = 175844, overlap = 137.25
PHY-3002 : Step(784): len = 171904, overlap = 139.5
PHY-3002 : Step(785): len = 168067, overlap = 137.25
PHY-3002 : Step(786): len = 163683, overlap = 139.5
PHY-3002 : Step(787): len = 158529, overlap = 137.25
PHY-3002 : Step(788): len = 154043, overlap = 139.5
PHY-3002 : Step(789): len = 150274, overlap = 137.25
PHY-3002 : Step(790): len = 146653, overlap = 139.5
PHY-3002 : Step(791): len = 142378, overlap = 137.25
PHY-3002 : Step(792): len = 138033, overlap = 139.5
PHY-3002 : Step(793): len = 135083, overlap = 137.25
PHY-3002 : Step(794): len = 131115, overlap = 139.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.15518e-06
PHY-3002 : Step(795): len = 147874, overlap = 128.25
PHY-3002 : Step(796): len = 151146, overlap = 123.75
PHY-3002 : Step(797): len = 141547, overlap = 126
PHY-3002 : Step(798): len = 138081, overlap = 126
PHY-3002 : Step(799): len = 135500, overlap = 126
PHY-3002 : Step(800): len = 130912, overlap = 128.25
PHY-3002 : Step(801): len = 126298, overlap = 126.25
PHY-3002 : Step(802): len = 123384, overlap = 126
PHY-3002 : Step(803): len = 119113, overlap = 124
PHY-3002 : Step(804): len = 115156, overlap = 127.5
PHY-3002 : Step(805): len = 112728, overlap = 127.75
PHY-3002 : Step(806): len = 110326, overlap = 128.25
PHY-3002 : Step(807): len = 107619, overlap = 128.5
PHY-3002 : Step(808): len = 105139, overlap = 128.5
PHY-3002 : Step(809): len = 102867, overlap = 131.25
PHY-3002 : Step(810): len = 99834.1, overlap = 131.75
PHY-3002 : Step(811): len = 97146.5, overlap = 132
PHY-3002 : Step(812): len = 94845.2, overlap = 132.75
PHY-3002 : Step(813): len = 92524.8, overlap = 134.25
PHY-3002 : Step(814): len = 90159.4, overlap = 134.75
PHY-3002 : Step(815): len = 87640.5, overlap = 135
PHY-3002 : Step(816): len = 85004.7, overlap = 131.75
PHY-3002 : Step(817): len = 82823.6, overlap = 133
PHY-3002 : Step(818): len = 80723.8, overlap = 131.25
PHY-3002 : Step(819): len = 78521.3, overlap = 132.75
PHY-3002 : Step(820): len = 76291.4, overlap = 132.75
PHY-3002 : Step(821): len = 74606.1, overlap = 133.75
PHY-3002 : Step(822): len = 72565.2, overlap = 137.75
PHY-3002 : Step(823): len = 69745.7, overlap = 137.5
PHY-3002 : Step(824): len = 68369.9, overlap = 138.25
PHY-3002 : Step(825): len = 67324.1, overlap = 141.5
PHY-3002 : Step(826): len = 63581.3, overlap = 142
PHY-3002 : Step(827): len = 61597.3, overlap = 141.5
PHY-3002 : Step(828): len = 60480.3, overlap = 143.75
PHY-3002 : Step(829): len = 58323.7, overlap = 144
PHY-3002 : Step(830): len = 57252.9, overlap = 145
PHY-3002 : Step(831): len = 55924.5, overlap = 144.5
PHY-3002 : Step(832): len = 54624.4, overlap = 145.5
PHY-3002 : Step(833): len = 53910, overlap = 144.75
PHY-3002 : Step(834): len = 51848.2, overlap = 148.25
PHY-3002 : Step(835): len = 51203.4, overlap = 146.75
PHY-3002 : Step(836): len = 50231.1, overlap = 142.75
PHY-3002 : Step(837): len = 49550.2, overlap = 143.25
PHY-3002 : Step(838): len = 48527.9, overlap = 143.5
PHY-3002 : Step(839): len = 47706.7, overlap = 140.5
PHY-3002 : Step(840): len = 47168.5, overlap = 141
PHY-3002 : Step(841): len = 46364.5, overlap = 140
PHY-3002 : Step(842): len = 45660.8, overlap = 145.25
PHY-3002 : Step(843): len = 45342.7, overlap = 145
PHY-3002 : Step(844): len = 45174, overlap = 146.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.03104e-05
PHY-3002 : Step(845): len = 50601.9, overlap = 142
PHY-3002 : Step(846): len = 50896.2, overlap = 141.75
PHY-3002 : Step(847): len = 51774.7, overlap = 139.5
PHY-3002 : Step(848): len = 52403.4, overlap = 144
PHY-3002 : Step(849): len = 52855.4, overlap = 144.25
PHY-3002 : Step(850): len = 52793.4, overlap = 139
PHY-3002 : Step(851): len = 53644.8, overlap = 134.75
PHY-3002 : Step(852): len = 53836.8, overlap = 134.75
PHY-3002 : Step(853): len = 53641, overlap = 134.75
PHY-3002 : Step(854): len = 53416.8, overlap = 137.25
PHY-3002 : Step(855): len = 53034.1, overlap = 136.5
PHY-3002 : Step(856): len = 52756.2, overlap = 140.5
PHY-3002 : Step(857): len = 52332.6, overlap = 140.5
PHY-3002 : Step(858): len = 51658.1, overlap = 140
PHY-3002 : Step(859): len = 50876.8, overlap = 142.5
PHY-3002 : Step(860): len = 50428.2, overlap = 143.25
PHY-3002 : Step(861): len = 49872.7, overlap = 141.25
PHY-3002 : Step(862): len = 49631.4, overlap = 144
PHY-3002 : Step(863): len = 49475.1, overlap = 150
PHY-3002 : Step(864): len = 49476, overlap = 151
PHY-3002 : Step(865): len = 49618, overlap = 147.5
PHY-3002 : Step(866): len = 49592.1, overlap = 148
PHY-3002 : Step(867): len = 49561, overlap = 147.5
PHY-3002 : Step(868): len = 49453.1, overlap = 146
PHY-3002 : Step(869): len = 49267.9, overlap = 140.25
PHY-3002 : Step(870): len = 48940.9, overlap = 135.75
PHY-3002 : Step(871): len = 48705.4, overlap = 140.25
PHY-3002 : Step(872): len = 48482.2, overlap = 140
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.06207e-05
PHY-3002 : Step(873): len = 51758.4, overlap = 140
PHY-3002 : Step(874): len = 52238.2, overlap = 139.75
PHY-3002 : Step(875): len = 52650.2, overlap = 139.75
PHY-3002 : Step(876): len = 52942.3, overlap = 135
PHY-3002 : Step(877): len = 53254.4, overlap = 135
PHY-3002 : Step(878): len = 53548, overlap = 130.5
PHY-3002 : Step(879): len = 53688, overlap = 128.25
PHY-3002 : Step(880): len = 53637.9, overlap = 123.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 4.12414e-05
PHY-3002 : Step(881): len = 56853.7, overlap = 121.25
PHY-3002 : Step(882): len = 57920.6, overlap = 116.75
PHY-3002 : Step(883): len = 59437.3, overlap = 118.75
PHY-3002 : Step(884): len = 60909.5, overlap = 118.75
PHY-3002 : Step(885): len = 61108.7, overlap = 111.75
PHY-3002 : Step(886): len = 61115.1, overlap = 111.75
PHY-3002 : Step(887): len = 60759.1, overlap = 114.25
PHY-3002 : Step(888): len = 60849.3, overlap = 118.75
PHY-3002 : Step(889): len = 60892.4, overlap = 118.75
PHY-3002 : Step(890): len = 60919.3, overlap = 114.5
PHY-3002 : Step(891): len = 60970.5, overlap = 114.75
PHY-3002 : Step(892): len = 60971.6, overlap = 119
PHY-3002 : Step(893): len = 60285.7, overlap = 120.75
PHY-3002 : Step(894): len = 59956, overlap = 121
PHY-3002 : Step(895): len = 59846, overlap = 121
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 8.24829e-05
PHY-3002 : Step(896): len = 61996.9, overlap = 118.5
PHY-3002 : Step(897): len = 62594.3, overlap = 118.25
PHY-3002 : Step(898): len = 63570.9, overlap = 116
PHY-3002 : Step(899): len = 64632.6, overlap = 118.25
PHY-3002 : Step(900): len = 64724.2, overlap = 121
PHY-3002 : Step(901): len = 64933.7, overlap = 125.25
PHY-3002 : Step(902): len = 65075.8, overlap = 123
PHY-3002 : Step(903): len = 65333, overlap = 120.75
PHY-3002 : Step(904): len = 65627.2, overlap = 118.25
PHY-3002 : Step(905): len = 65933.3, overlap = 117.5
PHY-3002 : Step(906): len = 65886.9, overlap = 118.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000164966
PHY-3002 : Step(907): len = 66961.7, overlap = 111.75
PHY-3002 : Step(908): len = 67378, overlap = 111.75
PHY-3002 : Step(909): len = 67842.1, overlap = 106.75
PHY-3002 : Step(910): len = 68367.5, overlap = 106.25
PHY-3002 : Step(911): len = 68889.8, overlap = 103.75
PHY-3002 : Step(912): len = 69435, overlap = 103
PHY-3002 : Step(913): len = 70016.1, overlap = 100.25
PHY-3002 : Step(914): len = 70053.1, overlap = 100.25
PHY-3002 : Step(915): len = 70356.7, overlap = 97.75
PHY-3002 : Step(916): len = 70611.6, overlap = 93
PHY-3002 : Step(917): len = 70732.7, overlap = 90.25
PHY-3002 : Step(918): len = 70747.1, overlap = 92.5
PHY-3002 : Step(919): len = 70790, overlap = 92.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000303376
PHY-3002 : Step(920): len = 71317.8, overlap = 92.25
PHY-3002 : Step(921): len = 71824.6, overlap = 92.25
PHY-3002 : Step(922): len = 72299.6, overlap = 94.5
PHY-3002 : Step(923): len = 72764.3, overlap = 92.25
PHY-3002 : Step(924): len = 73231.1, overlap = 90
PHY-3002 : Step(925): len = 73547.5, overlap = 92
PHY-3002 : Step(926): len = 73578.6, overlap = 89.75
PHY-3002 : Step(927): len = 73912.4, overlap = 91.75
PHY-3002 : Step(928): len = 74126.2, overlap = 91.75
PHY-3002 : Step(929): len = 74220.8, overlap = 91.75
PHY-3002 : Step(930): len = 74241.3, overlap = 91.75
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000537246
PHY-3002 : Step(931): len = 74560.8, overlap = 91.75
PHY-3002 : Step(932): len = 74896.3, overlap = 94
PHY-3002 : Step(933): len = 75272.1, overlap = 93.75
PHY-3002 : Step(934): len = 75576.2, overlap = 93.5
PHY-3002 : Step(935): len = 75680.7, overlap = 93.25
PHY-3002 : Step(936): len = 75808, overlap = 88.75
PHY-3002 : Step(937): len = 75934.7, overlap = 88.75
PHY-3002 : Step(938): len = 76016.7, overlap = 88.5
PHY-3002 : Step(939): len = 76201.5, overlap = 90.5
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000944661
PHY-3002 : Step(940): len = 76355, overlap = 95
PHY-3002 : Step(941): len = 76613.5, overlap = 90
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00119109
PHY-3002 : Step(942): len = 76689.3, overlap = 90
PHY-3002 : Step(943): len = 76962.9, overlap = 90
PHY-3002 : Step(944): len = 77294.3, overlap = 90
PHY-3002 : Step(945): len = 77388.8, overlap = 90
PHY-3002 : Step(946): len = 77498.2, overlap = 90
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.016979s wall, 0.015625s user + 0.046875s system = 0.062500s CPU (368.1%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.962592
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.29123e-06
PHY-3002 : Step(947): len = 92120.1, overlap = 33.75
PHY-3002 : Step(948): len = 91594.4, overlap = 33
PHY-3002 : Step(949): len = 90425.5, overlap = 33.25
PHY-3002 : Step(950): len = 88878.4, overlap = 32.25
PHY-3002 : Step(951): len = 86185.7, overlap = 32
PHY-3002 : Step(952): len = 85667.1, overlap = 31.75
PHY-3002 : Step(953): len = 85032.5, overlap = 31.75
PHY-3002 : Step(954): len = 84223.9, overlap = 31.75
PHY-3002 : Step(955): len = 82915.9, overlap = 31.75
PHY-3002 : Step(956): len = 82385.3, overlap = 32
PHY-3002 : Step(957): len = 81916.3, overlap = 31.75
PHY-3002 : Step(958): len = 81669, overlap = 31.75
PHY-3002 : Step(959): len = 81216.4, overlap = 32
PHY-3002 : Step(960): len = 80930.4, overlap = 32
PHY-3002 : Step(961): len = 80660.6, overlap = 32
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.58247e-06
PHY-3002 : Step(962): len = 80600.1, overlap = 32
PHY-3002 : Step(963): len = 80600.1, overlap = 32
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.31649e-05
PHY-3002 : Step(964): len = 80748.9, overlap = 32.25
PHY-3002 : Step(965): len = 80834.5, overlap = 32
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.962592
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.77836e-06
PHY-3002 : Step(966): len = 80805.8, overlap = 57.75
PHY-3002 : Step(967): len = 81459.6, overlap = 55
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.75567e-05
PHY-3002 : Step(968): len = 81618.3, overlap = 53.75
PHY-3002 : Step(969): len = 83676, overlap = 47.75
PHY-3002 : Step(970): len = 85250.1, overlap = 42.5
PHY-3002 : Step(971): len = 85243.4, overlap = 41.25
PHY-3002 : Step(972): len = 85371, overlap = 39.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.51134e-05
PHY-3002 : Step(973): len = 85689.9, overlap = 37
PHY-3002 : Step(974): len = 86454.2, overlap = 35
PHY-3002 : Step(975): len = 87420.8, overlap = 31
PHY-3002 : Step(976): len = 87301.5, overlap = 30.75
PHY-3002 : Step(977): len = 87226.8, overlap = 29.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.02269e-05
PHY-3002 : Step(978): len = 87673.9, overlap = 27.75
PHY-3002 : Step(979): len = 88315.5, overlap = 25.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.229954s wall, 0.265625s user + 0.187500s system = 0.453125s CPU (197.1%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.962592
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000243039
PHY-3002 : Step(980): len = 96174.2, overlap = 5
PHY-3002 : Step(981): len = 94872.5, overlap = 10
PHY-3002 : Step(982): len = 93779.4, overlap = 14.5
PHY-3002 : Step(983): len = 92878.7, overlap = 16.5
PHY-3002 : Step(984): len = 92414.8, overlap = 18.5
PHY-3002 : Step(985): len = 92134.4, overlap = 18.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000486078
PHY-3002 : Step(986): len = 92393.8, overlap = 18.75
PHY-3002 : Step(987): len = 92515, overlap = 18.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000972155
PHY-3002 : Step(988): len = 92653.7, overlap = 19
PHY-3002 : Step(989): len = 92653.7, overlap = 19
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008838s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (353.6%)

PHY-3001 : Legalized: Len = 95767.6, Over = 0
PHY-3001 : Spreading special nets. 2 overflows in 2952 tiles.
PHY-3001 : 4 instances has been re-located, deltaX = 4, deltaY = 2.
PHY-3001 : Final: Len = 95850.9, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 399368, over cnt = 42(0%), over = 51, worst = 2
PHY-1002 : len = 399480, over cnt = 25(0%), over = 29, worst = 2
PHY-1002 : len = 399688, over cnt = 16(0%), over = 17, worst = 2
PHY-1002 : len = 399720, over cnt = 10(0%), over = 11, worst = 2
PHY-1002 : len = 380552, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.636605s wall, 0.656250s user + 0.031250s system = 0.687500s CPU (108.0%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 45 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 662 has valid locations, 55 needs to be replaced
PHY-3001 : design contains 768 instances, 655 slices, 24 macros(130 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 8847, tnet num: 1596, tinst num: 768, tnode num: 9887, tedge num: 15321.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1596 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.211910s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (95.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 108004
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.959898
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(990): len = 107568, overlap = 2.5
PHY-3002 : Step(991): len = 107510, overlap = 2
PHY-3002 : Step(992): len = 107233, overlap = 2.25
PHY-3002 : Step(993): len = 107102, overlap = 2.25
PHY-3002 : Step(994): len = 107055, overlap = 1.5
PHY-3002 : Step(995): len = 106690, overlap = 2.75
PHY-3002 : Step(996): len = 106690, overlap = 2.75
PHY-3002 : Step(997): len = 106743, overlap = 2.25
PHY-3002 : Step(998): len = 106743, overlap = 2.25
PHY-3002 : Step(999): len = 106667, overlap = 3
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004158s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.959898
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.4602e-05
PHY-3002 : Step(1000): len = 106648, overlap = 6
PHY-3002 : Step(1001): len = 106629, overlap = 6
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.9204e-05
PHY-3002 : Step(1002): len = 106655, overlap = 6
PHY-3002 : Step(1003): len = 106655, overlap = 6
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000138408
PHY-3002 : Step(1004): len = 106668, overlap = 5.5
PHY-3002 : Step(1005): len = 106668, overlap = 5.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.959898
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.91293e-05
PHY-3002 : Step(1006): len = 106665, overlap = 8
PHY-3002 : Step(1007): len = 106665, overlap = 8
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.027507s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (56.8%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.959898
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000735317
PHY-3002 : Step(1008): len = 106983, overlap = 2
PHY-3002 : Step(1009): len = 106990, overlap = 1.75
PHY-3002 : Step(1010): len = 107011, overlap = 1
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006431s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 107138, Over = 0
PHY-3001 : Final: Len = 107138, Over = 0
RUN-1003 : finish command "place -eco" in  1.165108s wall, 1.390625s user + 0.687500s system = 2.078125s CPU (178.4%)

RUN-1004 : used memory is 546 MB, reserved memory is 521 MB, peak memory is 1226 MB
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  13.387974s wall, 22.125000s user + 6.484375s system = 28.609375s CPU (213.7%)

RUN-1004 : used memory is 546 MB, reserved memory is 521 MB, peak memory is 1226 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 525 to 421
PHY-1001 : Pin misalignment score is improved from 421 to 417
PHY-1001 : Pin misalignment score is improved from 417 to 417
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 770 instances
RUN-1001 : 334 mslices, 321 lslices, 45 pads, 61 brams, 1 dsps
RUN-1001 : There are total 1598 nets
RUN-1001 : 990 nets have 2 pins
RUN-1001 : 366 nets have [3 - 5] pins
RUN-1001 : 85 nets have [6 - 10] pins
RUN-1001 : 82 nets have [11 - 20] pins
RUN-1001 : 64 nets have [21 - 99] pins
RUN-1001 : 11 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 372800, over cnt = 84(0%), over = 105, worst = 2
PHY-1002 : len = 372976, over cnt = 68(0%), over = 83, worst = 2
PHY-1002 : len = 372984, over cnt = 62(0%), over = 75, worst = 2
PHY-1002 : len = 372928, over cnt = 47(0%), over = 57, worst = 2
PHY-1002 : len = 370624, over cnt = 34(0%), over = 41, worst = 2
PHY-1002 : len = 342800, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.710991s wall, 0.718750s user + 0.078125s system = 0.796875s CPU (112.1%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 225 to 15
PHY-1001 : End pin swap;  0.037144s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (126.2%)

PHY-1001 : End global routing;  1.837110s wall, 1.859375s user + 0.109375s system = 1.968750s CPU (107.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 33320, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.629531s wall, 0.625000s user + 0.000000s system = 0.625000s CPU (99.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 33320, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000016s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 65% nets.
PHY-1001 : Routed 90% nets.
PHY-1002 : len = 590440, over cnt = 69(0%), over = 69, worst = 1
PHY-1001 : End Routed; 9.680038s wall, 11.015625s user + 0.515625s system = 11.531250s CPU (119.1%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 587096, over cnt = 18(0%), over = 18, worst = 1
PHY-1001 : End DR Iter 1; 0.134215s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (116.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 586688, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 2; 0.049587s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (126.0%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 586712, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 586712
PHY-1001 : End DR Iter 3; 0.032108s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (97.3%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  12.934023s wall, 14.078125s user + 0.812500s system = 14.890625s CPU (115.1%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  15.014625s wall, 16.171875s user + 0.953125s system = 17.125000s CPU (114.1%)

RUN-1004 : used memory is 634 MB, reserved memory is 603 MB, peak memory is 1226 MB
RUN-1002 : start command "report_area -io_info -file cam_phy.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Utilization Statistics
#lut                 1249   out of  19600    6.37%
#reg                  257   out of  19600    1.31%
#le                  1304
  #lut only          1047   out of   1304   80.29%
  #reg only            55   out of   1304    4.22%
  #lut&reg            202   out of   1304   15.49%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   45   out of    188   23.94%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db cam_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 8847, tnet num: 1596, tinst num: 768, tnode num: 9887, tedge num: 15321.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file cam_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1596 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 8, clk_num = 5.
TMR-5009 WARNING: There are(is) 4 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in cam_phy.timing, timing summary in cam_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file cam_phy.timing" in  1.049469s wall, 0.984375s user + 0.140625s system = 1.125000s CPU (107.2%)

RUN-1004 : used memory is 936 MB, reserved memory is 906 MB, peak memory is 1226 MB
RUN-1002 : start command "bitgen -bit cam.bit -version 0X00 -g ucode:00000000110001110000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 770
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1598, pip num: 27563
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1735 valid insts, and 68096 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file cam.bit.
RUN-1003 : finish command "bitgen -bit cam.bit -version 0X00 -g ucode:00000000110001110000000000000000" in  5.008909s wall, 29.031250s user + 0.343750s system = 29.375000s CPU (586.5%)

RUN-1004 : used memory is 958 MB, reserved memory is 929 MB, peak memory is 1226 MB
RUN-1002 : start command "download -bit cam.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit cam.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit cam.bit" in  1.588450s wall, 1.531250s user + 0.093750s system = 1.625000s CPU (102.3%)

RUN-1004 : used memory is 1090 MB, reserved memory is 1060 MB, peak memory is 1226 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.027689s wall, 0.703125s user + 0.671875s system = 1.375000s CPU (19.6%)

RUN-1004 : used memory is 1120 MB, reserved memory is 1090 MB, peak memory is 1226 MB
RUN-1003 : finish command "download -bit cam.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.209251s wall, 2.375000s user + 0.875000s system = 3.250000s CPU (35.3%)

RUN-1004 : used memory is 1046 MB, reserved memory is 1015 MB, peak memory is 1226 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file sources/rtl/camera_init.v
HDL-1007 : analyze verilog file sources/rtl/i2c_module.v
HDL-1007 : analyze verilog file sources/rtl/lcd_sync.v
HDL-1007 : analyze verilog file sources/rtl/test_camera.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/ip_ram.v
HDL-1007 : analyze verilog file sources/rtl/camera_reader.v
HDL-1007 : analyze verilog file sources/rtl/camera_init.v
HDL-1007 : analyze verilog file sources/rtl/i2c_module.v
HDL-1007 : analyze verilog file sources/rtl/lcd_sync.v
HDL-1007 : analyze verilog file sources/rtl/test_camera.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/ip_ram.v
HDL-1007 : analyze verilog file sources/rtl/camera_reader.v
RUN-1002 : start command "elaborate -top test_camera"
HDL-1007 : elaborate module test_camera in sources/rtl/test_camera.v(14)
HDL-1007 : elaborate module ip_pll in al_ip/ip_pll.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/Anlogic/TD4.6.1/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=16,FBCLK_DIV=17,CLKC0_DIV=20,CLKC1_DIV=42,CLKC2_DIV=126,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=19,CLKC1_CPHASE=41,CLKC2_CPHASE=125,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE") in D:/Anlogic/TD4.6.1/arch/eagle_macro.v(986)
HDL-1007 : elaborate module camera_init in sources/rtl/camera_init.v(14)
HDL-1007 : elaborate module i2c_module in sources/rtl/i2c_module.v(2)
HDL-1007 : elaborate module lcd_sync(IMG_Y=1) in sources/rtl/lcd_sync.v(14)
HDL-1007 : elaborate module camera_reader in sources/rtl/camera_reader.v(14)
HDL-1007 : elaborate module img_cache in al_ip/ip_ram.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=16,DATA_WIDTH_B=16,ADDR_WIDTH_A=16,ADDR_WIDTH_B=16,DATA_DEPTH_A=32800,DATA_DEPTH_B=32800,MODE="PDPW",REGMODE_B="OUTREG") in D:/Anlogic/TD4.6.1/arch/eagle_macro.v(1072)
HDL-5007 WARNING: actual bit length 20 differs from formal bit length 16 for port 'addra' in sources/rtl/test_camera.v(143)
HDL-1200 : Current top model is test_camera
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc sources/sdc/SparkRoad.adc"
RUN-1002 : start command "set_pin_assignment clk_24m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment cam_data[0]  LOCATION = H15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[1]  LOCATION = J16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[2]  LOCATION = K16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[3]  LOCATION = K15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[4]  LOCATION = G14; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[5]  LOCATION = H16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[6]  LOCATION = G16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[7]  LOCATION = H13; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_href  LOCATION = F15;  "
RUN-1002 : start command "set_pin_assignment cam_pclk  LOCATION = K12;  "
RUN-1002 : start command "set_pin_assignment cam_pwdn  LOCATION = F14;  "
RUN-1002 : start command "set_pin_assignment cam_rst  LOCATION = F13;  "
RUN-1002 : start command "set_pin_assignment cam_soic  LOCATION = D16; PULLTYPE = PULLUP;  "
RUN-1002 : start command "set_pin_assignment cam_soid  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment cam_vsync  LOCATION = E15;  "
RUN-1002 : start command "set_pin_assignment cam_xclk  LOCATION = J12;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G11;  "
RUN-1002 : start command "set_pin_assignment vga_clk  LOCATION = H2;  "
RUN-1002 : start command "set_pin_assignment vga_hsync  LOCATION = J3;  "
RUN-1002 : start command "set_pin_assignment vga_vsync  LOCATION = J4;  "
RUN-1002 : start command "set_pin_assignment vga_r[0]  LOCATION = K6;  "
RUN-1002 : start command "set_pin_assignment vga_r[1]  LOCATION = K3;  "
RUN-1002 : start command "set_pin_assignment vga_r[2]  LOCATION = K5;  "
RUN-1002 : start command "set_pin_assignment vga_r[3]  LOCATION = L4;  "
RUN-1002 : start command "set_pin_assignment vga_r[4]  LOCATION = M1;  "
RUN-1002 : start command "set_pin_assignment vga_r[5]  LOCATION = M2;  "
RUN-1002 : start command "set_pin_assignment vga_r[6]  LOCATION = L3;  "
RUN-1002 : start command "set_pin_assignment vga_r[7]  LOCATION = L5;  "
RUN-1002 : start command "set_pin_assignment vga_g[0]  LOCATION = L1;  "
RUN-1002 : start command "set_pin_assignment vga_g[1]  LOCATION = K2;  "
RUN-1002 : start command "set_pin_assignment vga_g[2]  LOCATION = K1;  "
RUN-1002 : start command "set_pin_assignment vga_g[3]  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment vga_g[4]  LOCATION = H3;  "
RUN-1002 : start command "set_pin_assignment vga_g[5]  LOCATION = J6;  "
RUN-1002 : start command "set_pin_assignment vga_g[6]  LOCATION = H1;  "
RUN-1002 : start command "set_pin_assignment vga_g[7]  LOCATION = H5;  "
RUN-1002 : start command "set_pin_assignment vga_b[0]  LOCATION = G1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[1]  LOCATION = F1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[2]  LOCATION = F2; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[3]  LOCATION = E1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[4]  LOCATION = G3; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[5]  LOCATION = E2; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[6]  LOCATION = D1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[7]  LOCATION = C1; SLEWRATE = FAST;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "test_camera"
SYN-1012 : SanityCheck: Model "camera_init"
SYN-1012 : SanityCheck: Model "i2c_module"
SYN-1012 : SanityCheck: Model "camera_reader"
SYN-1012 : SanityCheck: Model "img_cache"
SYN-1012 : SanityCheck: Model "ip_pll"
SYN-1012 : SanityCheck: Model "lcd_sync(IMG_Y=1)"
SYN-1043 : Mark ip_pll as IO macro for instance bufg_feedback
SYN-1016 : Merged 53 instances.
SYN-1016 : Merged 243 instances.
SYN-1011 : Flatten model test_camera
SYN-1011 : Flatten model camera_init
SYN-1011 : Flatten model i2c_module
SYN-1016 : Merged 3 instances.
SYN-1011 : Flatten model camera_reader
SYN-1011 : Flatten model img_cache
SYN-1011 : Flatten model ip_pll
SYN-1011 : Flatten model lcd_sync(IMG_Y=1)
SYN-1016 : Merged 12 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 4110/157 useful/useless nets, 3893/56 useful/useless insts
SYN-1019 : Optimized 5 mux instances.
SYN-1021 : Optimized 19 onehot mux instances.
SYN-1020 : Optimized 922 distributor mux.
SYN-1016 : Merged 3301 instances.
SYN-1015 : Optimize round 1, 4527 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 4545/183 useful/useless nets, 4334/2123 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 2204 better
SYN-1014 : Optimize round 3
SYN-1032 : 4544/0 useful/useless nets, 4333/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.255847s wall, 1.312500s user + 0.109375s system = 1.421875s CPU (113.2%)

RUN-1004 : used memory is 532 MB, reserved memory is 495 MB, peak memory is 1226 MB
RUN-1002 : start command "report_area -file cam_rtl.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Gate Statistics
#Basic gates         3515
  #and               1933
  #nand                 0
  #or                 580
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                283
  #bufif1               1
  #MX21               506
  #FADD                 0
  #DFF                212
  #LATCH                0
#MACRO_ADD             27
#MACRO_EQ             237
#MACRO_MULT             1
#MACRO_MUX            548

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |test_camera |3302   |212    |267    |
+----------------------------------------------+

RUN-1002 : start command "read_sdc cam.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -period 41.6 -waveform 0 20.8 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41600, rise: 0, fall: 20800.
RUN-1002 : start command "derive_pll_clocks -gen_basic_clock"
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "create_clock -add -name u_pll/pll_inst.refclk -period 41.667 "
RUN-1102 : create_clock: clock name: u_pll/pll_inst.refclk, type: 0, period: 41667, rise: 0, fall: 20833.
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[0] -source  -master_clock u_pll/pll_inst.refclk -multiply_by 1.063 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[2]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[2] -source  -master_clock u_pll/pll_inst.refclk -divide_by 5.929 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[1] -source  -master_clock u_pll/pll_inst.refclk -divide_by 1.976 "
RUN-1104 : Import SDC file cam.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db cam_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea cam_gate.area"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
SYN-2001 : Map 45 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "u_img/inst"
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5187/8 useful/useless nets, 4720/0 useful/useless insts
SYN-1016 : Merged 217 instances.
SYN-2571 : Optimize after map_dsp, round 1, 217 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 4970/0 useful/useless nets, 4503/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7260/0 useful/useless nets, 6834/0 useful/useless insts
SYN-1016 : Merged 1958 instances.
SYN-2501 : Optimize round 1, 3788 better
SYN-2501 : Optimize round 2
SYN-1032 : 5296/0 useful/useless nets, 4876/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 24 macro adder
SYN-1032 : 7601/13 useful/useless nets, 7181/13 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 26492, tnet num: 7610, tinst num: 7175, tnode num: 29819, tedge num: 39816.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 481 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7610 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 1216 (3.95), #lev = 34 (4.59)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.14 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6517 instances into 789 LUTs, name keeping = 29%.
SYN-3001 : Mapper removed 5 lut buffers
SYN-1001 : Packing model "test_camera" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1854/1 useful/useless nets, 1434/2 useful/useless insts
SYN-1015 : Optimize round 1, 6 better
SYN-1014 : Optimize round 2
SYN-1032 : 1851/0 useful/useless nets, 1431/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 221 DFF/LATCH to SEQ ...
SYN-4009 : Pack 12 carry chain into lslice
SYN-4007 : Packing 168 adder to BLE ...
SYN-4008 : Packed 168 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 784 LUT to BLE ...
SYN-4008 : Packed 784 LUT and 118 SEQ to BLE.
SYN-4003 : Packing 103 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (103 nodes)...
SYN-4004 : #1: Packed 32 SEQ (604 nodes)...
SYN-4005 : Packed 32 SEQ with LUT/SLICE
SYN-4006 : 640 single LUT's are left
SYN-4006 : 71 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 855/1097 primitive instances ...
RUN-1002 : start command "report_area -file cam_gate.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Utilization Statistics
#lut                 1161   out of  19600    5.92%
#reg                  221   out of  19600    1.13%
#le                  1216
  #lut only           995   out of   1216   81.83%
  #reg only            55   out of   1216    4.52%
  #lut&reg            166   out of   1216   13.65%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   45   out of    188   23.94%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |test_camera |1216  |1161  |221   |
+-------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea cam_gate.area" in  6.578935s wall, 6.546875s user + 0.125000s system = 6.671875s CPU (101.4%)

RUN-1004 : used memory is 557 MB, reserved memory is 521 MB, peak memory is 1226 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
RUN-1002 : start command "read_sdc cam.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -period 41.6 -waveform 0 20.8 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41600, rise: 0, fall: 20800.
RUN-1002 : start command "derive_pll_clocks -gen_basic_clock"
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "create_clock -add -name u_pll/pll_inst.refclk -period 41.667 "
RUN-1102 : create_clock: clock name: u_pll/pll_inst.refclk, type: 0, period: 41667, rise: 0, fall: 20833.
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[0] -source  -master_clock u_pll/pll_inst.refclk -multiply_by 1.063 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[2]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[2] -source  -master_clock u_pll/pll_inst.refclk -divide_by 5.929 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[1] -source  -master_clock u_pll/pll_inst.refclk -divide_by 1.976 "
RUN-1104 : Import SDC file cam.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db cam_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (93 clock/control pins, 2 other pins).
SYN-4027 : Net clk_cam is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net clk_sccb is clkc2 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_pad is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_pad is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "cam_pclk_pad" drive clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drive clk pins.
SYN-4024 : Net "u_camera_init/u_i2c_write/divider2[7]" drive clk pins.
SYN-4024 : Net "camera_wrreq" drive clk pins.
SYN-4025 : Tag rtl::Net cam_pclk_pad as clock net
SYN-4025 : Tag rtl::Net camera_wrreq as clock net
SYN-4025 : Tag rtl::Net clk_24m_pad as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net clk_sccb as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/divider2[7] as clock net
SYN-4026 : Tagged 8 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 24 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/u_i2c_write/divider2[7] to drive 16 clock pins.
SYN-4015 : Create BUFG instance for clk Net camera_wrreq to drive 8 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 726 instances
RUN-1001 : 305 mslices, 306 lslices, 45 pads, 61 brams, 1 dsps
RUN-1001 : There are total 1554 nets
RUN-1001 : 1014 nets have 2 pins
RUN-1001 : 354 nets have [3 - 5] pins
RUN-1001 : 74 nets have [6 - 10] pins
RUN-1001 : 29 nets have [11 - 20] pins
RUN-1001 : 72 nets have [21 - 99] pins
RUN-1001 : 11 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 724 instances, 611 slices, 24 macros(130 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 8523, tnet num: 1552, tinst num: 724, tnode num: 9422, tedge num: 14799.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1552 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.174120s wall, 0.171875s user + 0.015625s system = 0.187500s CPU (107.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 482661
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.962592
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1011): len = 400840, overlap = 139.5
PHY-3002 : Step(1012): len = 346957, overlap = 139.5
PHY-3002 : Step(1013): len = 312875, overlap = 139.5
PHY-3002 : Step(1014): len = 287539, overlap = 137.25
PHY-3002 : Step(1015): len = 279968, overlap = 137.25
PHY-3002 : Step(1016): len = 271585, overlap = 139.5
PHY-3002 : Step(1017): len = 262393, overlap = 139.5
PHY-3002 : Step(1018): len = 257035, overlap = 137.25
PHY-3002 : Step(1019): len = 250251, overlap = 139.5
PHY-3002 : Step(1020): len = 243225, overlap = 139.5
PHY-3002 : Step(1021): len = 237975, overlap = 139.5
PHY-3002 : Step(1022): len = 231689, overlap = 139.5
PHY-3002 : Step(1023): len = 223986, overlap = 139.5
PHY-3002 : Step(1024): len = 219557, overlap = 137.25
PHY-3002 : Step(1025): len = 214140, overlap = 139.5
PHY-3002 : Step(1026): len = 206078, overlap = 139.5
PHY-3002 : Step(1027): len = 201040, overlap = 137.25
PHY-3002 : Step(1028): len = 196352, overlap = 139.5
PHY-3002 : Step(1029): len = 190204, overlap = 139.5
PHY-3002 : Step(1030): len = 185205, overlap = 137.25
PHY-3002 : Step(1031): len = 181476, overlap = 137.25
PHY-3002 : Step(1032): len = 174069, overlap = 139.5
PHY-3002 : Step(1033): len = 168445, overlap = 137.25
PHY-3002 : Step(1034): len = 165336, overlap = 137.25
PHY-3002 : Step(1035): len = 161021, overlap = 137.25
PHY-3002 : Step(1036): len = 155219, overlap = 139.5
PHY-3002 : Step(1037): len = 151353, overlap = 137.25
PHY-3002 : Step(1038): len = 148437, overlap = 137.25
PHY-3002 : Step(1039): len = 142992, overlap = 139.5
PHY-3002 : Step(1040): len = 135774, overlap = 139.5
PHY-3002 : Step(1041): len = 133116, overlap = 137.25
PHY-3002 : Step(1042): len = 129783, overlap = 139.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.99748e-06
PHY-3002 : Step(1043): len = 145918, overlap = 126
PHY-3002 : Step(1044): len = 149241, overlap = 123.75
PHY-3002 : Step(1045): len = 140585, overlap = 126
PHY-3002 : Step(1046): len = 137419, overlap = 128.25
PHY-3002 : Step(1047): len = 134982, overlap = 126
PHY-3002 : Step(1048): len = 130661, overlap = 128.25
PHY-3002 : Step(1049): len = 126621, overlap = 124
PHY-3002 : Step(1050): len = 123571, overlap = 124
PHY-3002 : Step(1051): len = 119157, overlap = 119.75
PHY-3002 : Step(1052): len = 115180, overlap = 123
PHY-3002 : Step(1053): len = 112701, overlap = 123.25
PHY-3002 : Step(1054): len = 110209, overlap = 128
PHY-3002 : Step(1055): len = 106580, overlap = 131
PHY-3002 : Step(1056): len = 104224, overlap = 131
PHY-3002 : Step(1057): len = 101924, overlap = 133.75
PHY-3002 : Step(1058): len = 98121, overlap = 134.75
PHY-3002 : Step(1059): len = 95683.7, overlap = 130.5
PHY-3002 : Step(1060): len = 93833.4, overlap = 131.25
PHY-3002 : Step(1061): len = 90616, overlap = 135
PHY-3002 : Step(1062): len = 87505.4, overlap = 135.25
PHY-3002 : Step(1063): len = 85724.8, overlap = 135.5
PHY-3002 : Step(1064): len = 83479.4, overlap = 137
PHY-3002 : Step(1065): len = 80176.2, overlap = 136
PHY-3002 : Step(1066): len = 77993.5, overlap = 134.5
PHY-3002 : Step(1067): len = 76737.6, overlap = 132
PHY-3002 : Step(1068): len = 74560.3, overlap = 133.5
PHY-3002 : Step(1069): len = 70728, overlap = 137
PHY-3002 : Step(1070): len = 69316, overlap = 137.5
PHY-3002 : Step(1071): len = 68025.4, overlap = 138.5
PHY-3002 : Step(1072): len = 64579.3, overlap = 142.75
PHY-3002 : Step(1073): len = 62947, overlap = 143.75
PHY-3002 : Step(1074): len = 61678.6, overlap = 144.25
PHY-3002 : Step(1075): len = 60656.5, overlap = 144.5
PHY-3002 : Step(1076): len = 59783.5, overlap = 149
PHY-3002 : Step(1077): len = 58670.3, overlap = 150.5
PHY-3002 : Step(1078): len = 56580.1, overlap = 152.25
PHY-3002 : Step(1079): len = 55139.8, overlap = 152.75
PHY-3002 : Step(1080): len = 54236.7, overlap = 154.5
PHY-3002 : Step(1081): len = 51962, overlap = 154.25
PHY-3002 : Step(1082): len = 51306.8, overlap = 156
PHY-3002 : Step(1083): len = 50643.6, overlap = 148.5
PHY-3002 : Step(1084): len = 50003.7, overlap = 147.75
PHY-3002 : Step(1085): len = 48987.1, overlap = 148.25
PHY-3002 : Step(1086): len = 47830, overlap = 144.5
PHY-3002 : Step(1087): len = 47305, overlap = 143.75
PHY-3002 : Step(1088): len = 46138.6, overlap = 146.5
PHY-3002 : Step(1089): len = 45610.9, overlap = 146
PHY-3002 : Step(1090): len = 45290.9, overlap = 150.75
PHY-3002 : Step(1091): len = 44830.8, overlap = 151
PHY-3002 : Step(1092): len = 44668.5, overlap = 151.25
PHY-3002 : Step(1093): len = 44124, overlap = 151.25
PHY-3002 : Step(1094): len = 43780.9, overlap = 152.5
PHY-3002 : Step(1095): len = 43203.7, overlap = 152.75
PHY-3002 : Step(1096): len = 42919.5, overlap = 153.75
PHY-3002 : Step(1097): len = 42918.3, overlap = 153.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.99495e-06
PHY-3002 : Step(1098): len = 48888.7, overlap = 142
PHY-3002 : Step(1099): len = 49080.4, overlap = 142
PHY-3002 : Step(1100): len = 50688.6, overlap = 137.25
PHY-3002 : Step(1101): len = 51061.3, overlap = 128.5
PHY-3002 : Step(1102): len = 50857.1, overlap = 128.25
PHY-3002 : Step(1103): len = 50770.8, overlap = 127.75
PHY-3002 : Step(1104): len = 51182.2, overlap = 125.25
PHY-3002 : Step(1105): len = 51349.3, overlap = 124.25
PHY-3002 : Step(1106): len = 51470.3, overlap = 124.5
PHY-3002 : Step(1107): len = 51589.7, overlap = 122.25
PHY-3002 : Step(1108): len = 51374.2, overlap = 122.25
PHY-3002 : Step(1109): len = 50888.2, overlap = 123.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.99899e-05
PHY-3002 : Step(1110): len = 55363.3, overlap = 132.5
PHY-3002 : Step(1111): len = 56074.9, overlap = 134
PHY-3002 : Step(1112): len = 56918.7, overlap = 130.75
PHY-3002 : Step(1113): len = 58115.8, overlap = 133.75
PHY-3002 : Step(1114): len = 59084.5, overlap = 127
PHY-3002 : Step(1115): len = 59753.4, overlap = 135
PHY-3002 : Step(1116): len = 60261.3, overlap = 131.5
PHY-3002 : Step(1117): len = 59970.6, overlap = 134.5
PHY-3002 : Step(1118): len = 59927.3, overlap = 131.75
PHY-3002 : Step(1119): len = 59355.4, overlap = 136.25
PHY-3002 : Step(1120): len = 59053.8, overlap = 136.75
PHY-3002 : Step(1121): len = 58755.4, overlap = 139.25
PHY-3002 : Step(1122): len = 58505.7, overlap = 139.5
PHY-3002 : Step(1123): len = 58239.7, overlap = 134.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 3.99798e-05
PHY-3002 : Step(1124): len = 61188.3, overlap = 130.25
PHY-3002 : Step(1125): len = 62682.6, overlap = 123.75
PHY-3002 : Step(1126): len = 64517.9, overlap = 123.5
PHY-3002 : Step(1127): len = 65733.5, overlap = 116
PHY-3002 : Step(1128): len = 66474.3, overlap = 116.25
PHY-3002 : Step(1129): len = 66718.6, overlap = 120.25
PHY-3002 : Step(1130): len = 66907.2, overlap = 122.75
PHY-3002 : Step(1131): len = 67213.7, overlap = 122.75
PHY-3002 : Step(1132): len = 66723, overlap = 120.5
PHY-3002 : Step(1133): len = 66047.7, overlap = 131.5
PHY-3002 : Step(1134): len = 65413, overlap = 131.75
PHY-3002 : Step(1135): len = 64826.3, overlap = 132
PHY-3002 : Step(1136): len = 64453.8, overlap = 133.75
PHY-3002 : Step(1137): len = 64192.6, overlap = 125
PHY-3002 : Step(1138): len = 63821.6, overlap = 122.5
PHY-3002 : Step(1139): len = 63261.4, overlap = 122.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 7.99596e-05
PHY-3002 : Step(1140): len = 65053.4, overlap = 127
PHY-3002 : Step(1141): len = 66049.8, overlap = 124.75
PHY-3002 : Step(1142): len = 67133.5, overlap = 127.25
PHY-3002 : Step(1143): len = 68514.5, overlap = 127.25
PHY-3002 : Step(1144): len = 68929.2, overlap = 124.5
PHY-3002 : Step(1145): len = 69035.8, overlap = 124.25
PHY-3002 : Step(1146): len = 69017, overlap = 121.5
PHY-3002 : Step(1147): len = 69194.5, overlap = 120.5
PHY-3002 : Step(1148): len = 69264.4, overlap = 120.75
PHY-3002 : Step(1149): len = 69235.5, overlap = 120.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000159919
PHY-3002 : Step(1150): len = 70193.5, overlap = 118.5
PHY-3002 : Step(1151): len = 70744.5, overlap = 118.25
PHY-3002 : Step(1152): len = 71202.4, overlap = 113.75
PHY-3002 : Step(1153): len = 71835.3, overlap = 113.75
PHY-3002 : Step(1154): len = 72219.6, overlap = 111
PHY-3002 : Step(1155): len = 72269.4, overlap = 105.75
PHY-3002 : Step(1156): len = 72277.2, overlap = 109.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000286206
PHY-3002 : Step(1157): len = 72669.9, overlap = 107.25
PHY-3002 : Step(1158): len = 73093.8, overlap = 107
PHY-3002 : Step(1159): len = 73548.3, overlap = 102.25
PHY-3002 : Step(1160): len = 73798, overlap = 100
PHY-3002 : Step(1161): len = 74025.2, overlap = 102
PHY-3002 : Step(1162): len = 74126.6, overlap = 101.5
PHY-3002 : Step(1163): len = 74302.5, overlap = 101.25
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000469587
PHY-3002 : Step(1164): len = 74459.6, overlap = 101
PHY-3002 : Step(1165): len = 74921, overlap = 96
PHY-3002 : Step(1166): len = 75417, overlap = 95.5
PHY-3002 : Step(1167): len = 75601.7, overlap = 95
PHY-3002 : Step(1168): len = 75647.6, overlap = 97.25
PHY-3002 : Step(1169): len = 75777.4, overlap = 99.5
PHY-3002 : Step(1170): len = 75963.8, overlap = 101.75
PHY-3002 : Step(1171): len = 76391.7, overlap = 101.75
PHY-3002 : Step(1172): len = 76554.5, overlap = 101.75
PHY-3002 : Step(1173): len = 76717.2, overlap = 99.5
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000681264
PHY-3002 : Step(1174): len = 76819.5, overlap = 99.5
PHY-3002 : Step(1175): len = 77280.1, overlap = 99.5
PHY-3002 : Step(1176): len = 77727, overlap = 97.25
PHY-3002 : Step(1177): len = 77863.4, overlap = 97.25
PHY-3002 : Step(1178): len = 77889.6, overlap = 97.25
PHY-3002 : Step(1179): len = 78015.4, overlap = 92.75
PHY-3002 : Step(1180): len = 78173.1, overlap = 95
PHY-3002 : Step(1181): len = 78349.2, overlap = 97.25
PHY-3002 : Step(1182): len = 78616.9, overlap = 96.75
PHY-3002 : Step(1183): len = 78863.6, overlap = 94.25
PHY-3002 : Step(1184): len = 78959.7, overlap = 94.25
PHY-3002 : Step(1185): len = 79065.4, overlap = 91.75
PHY-3002 : Step(1186): len = 79146.3, overlap = 91.5
PHY-3002 : Step(1187): len = 79562.3, overlap = 88.75
PHY-3002 : Step(1188): len = 79826.6, overlap = 90.75
PHY-3002 : Step(1189): len = 79824.1, overlap = 90.25
PHY-3002 : Step(1190): len = 79806.8, overlap = 85.25
PHY-3002 : Step(1191): len = 79812.1, overlap = 85
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000941295
PHY-3002 : Step(1192): len = 79889.9, overlap = 89.5
PHY-3002 : Step(1193): len = 79989, overlap = 93.5
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00136929
PHY-3002 : Step(1194): len = 80154.9, overlap = 91
PHY-3002 : Step(1195): len = 80447.7, overlap = 88.5
PHY-3002 : Step(1196): len = 80539.5, overlap = 93
PHY-3002 : Step(1197): len = 80669.6, overlap = 97.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.030923s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (252.6%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.962592
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.44068e-06
PHY-3002 : Step(1198): len = 99398.7, overlap = 31.25
PHY-3002 : Step(1199): len = 98756.8, overlap = 31
PHY-3002 : Step(1200): len = 97600.9, overlap = 31.25
PHY-3002 : Step(1201): len = 96074.4, overlap = 31.5
PHY-3002 : Step(1202): len = 92775.1, overlap = 31
PHY-3002 : Step(1203): len = 92010.7, overlap = 31
PHY-3002 : Step(1204): len = 90791.7, overlap = 31.75
PHY-3002 : Step(1205): len = 89018.8, overlap = 32
PHY-3002 : Step(1206): len = 87808.9, overlap = 32.25
PHY-3002 : Step(1207): len = 86619.2, overlap = 32.25
PHY-3002 : Step(1208): len = 85634.1, overlap = 33.5
PHY-3002 : Step(1209): len = 84807.7, overlap = 33.25
PHY-3002 : Step(1210): len = 84476.7, overlap = 33.25
PHY-3002 : Step(1211): len = 84366.6, overlap = 33
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.88136e-06
PHY-3002 : Step(1212): len = 84260.2, overlap = 33
PHY-3002 : Step(1213): len = 84260.2, overlap = 33
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.37627e-05
PHY-3002 : Step(1214): len = 84263.8, overlap = 32.75
PHY-3002 : Step(1215): len = 84263.8, overlap = 32.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.962592
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.98845e-06
PHY-3002 : Step(1216): len = 84418, overlap = 56.25
PHY-3002 : Step(1217): len = 84657.6, overlap = 55.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.79769e-05
PHY-3002 : Step(1218): len = 84695.7, overlap = 55
PHY-3002 : Step(1219): len = 86441, overlap = 49.75
PHY-3002 : Step(1220): len = 88329.8, overlap = 42
PHY-3002 : Step(1221): len = 88770.9, overlap = 40
PHY-3002 : Step(1222): len = 89837.3, overlap = 35.5
PHY-3002 : Step(1223): len = 90268.7, overlap = 32
PHY-3002 : Step(1224): len = 89575.1, overlap = 30.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.59538e-05
PHY-3002 : Step(1225): len = 89442.8, overlap = 30.75
PHY-3002 : Step(1226): len = 89468.5, overlap = 30.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.19076e-05
PHY-3002 : Step(1227): len = 89842.4, overlap = 28.5
PHY-3002 : Step(1228): len = 90659.8, overlap = 26.5
PHY-3002 : Step(1229): len = 90904.9, overlap = 23.5
PHY-3002 : Step(1230): len = 90791.6, overlap = 23.25
PHY-3002 : Step(1231): len = 90782.5, overlap = 24
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.248565s wall, 0.250000s user + 0.140625s system = 0.390625s CPU (157.2%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.962592
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000293324
PHY-3002 : Step(1232): len = 98653.1, overlap = 3.25
PHY-3002 : Step(1233): len = 97495.5, overlap = 7.75
PHY-3002 : Step(1234): len = 96121.1, overlap = 11.25
PHY-3002 : Step(1235): len = 94876.1, overlap = 16.75
PHY-3002 : Step(1236): len = 94351.6, overlap = 19.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000586647
PHY-3002 : Step(1237): len = 94589.7, overlap = 19.25
PHY-3002 : Step(1238): len = 94673.5, overlap = 19
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00117329
PHY-3002 : Step(1239): len = 94643.9, overlap = 19.5
PHY-3002 : Step(1240): len = 94643.9, overlap = 19.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.011658s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 97992.8, Over = 0
PHY-3001 : Spreading special nets. 3 overflows in 2952 tiles.
PHY-3001 : 5 instances has been re-located, deltaX = 5, deltaY = 3.
PHY-3001 : Final: Len = 98072.8, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 404416, over cnt = 66(0%), over = 80, worst = 2
PHY-1002 : len = 404648, over cnt = 42(0%), over = 48, worst = 2
PHY-1002 : len = 404096, over cnt = 29(0%), over = 33, worst = 2
PHY-1002 : len = 403992, over cnt = 24(0%), over = 27, worst = 2
PHY-1002 : len = 374224, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.653144s wall, 0.656250s user + 0.000000s system = 0.656250s CPU (100.5%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 45 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 662 has valid locations, 55 needs to be replaced
PHY-3001 : design contains 768 instances, 655 slices, 24 macros(130 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 8847, tnet num: 1596, tinst num: 768, tnode num: 9887, tedge num: 15321.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1596 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.220187s wall, 0.234375s user + 0.015625s system = 0.250000s CPU (113.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 110392
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.959898
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1241): len = 109936, overlap = 0.25
PHY-3002 : Step(1242): len = 109936, overlap = 1.5
PHY-3002 : Step(1243): len = 109573, overlap = 1.75
PHY-3002 : Step(1244): len = 109532, overlap = 1.5
PHY-3002 : Step(1245): len = 109461, overlap = 0.75
PHY-3002 : Step(1246): len = 109283, overlap = 1.5
PHY-3002 : Step(1247): len = 109312, overlap = 1.25
PHY-3002 : Step(1248): len = 109254, overlap = 3.75
PHY-3002 : Step(1249): len = 109320, overlap = 3.75
PHY-3002 : Step(1250): len = 109315, overlap = 4.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004069s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.959898
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.25296e-05
PHY-3002 : Step(1251): len = 109253, overlap = 6.25
PHY-3002 : Step(1252): len = 109253, overlap = 6.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.50591e-05
PHY-3002 : Step(1253): len = 109257, overlap = 6
PHY-3002 : Step(1254): len = 109257, overlap = 6
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.959898
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.49424e-05
PHY-3002 : Step(1255): len = 109249, overlap = 7.5
PHY-3002 : Step(1256): len = 109249, overlap = 7.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.035471s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (176.2%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.959898
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000586192
PHY-3002 : Step(1257): len = 109437, overlap = 3
PHY-3002 : Step(1258): len = 109493, overlap = 3.5
PHY-3002 : Step(1259): len = 109490, overlap = 3.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006616s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 109816, Over = 0
PHY-3001 : Spreading special nets. 4 overflows in 2952 tiles.
PHY-3001 : 6 instances has been re-located, deltaX = 6, deltaY = 6.
PHY-3001 : Final: Len = 110078, Over = 0
RUN-1003 : finish command "place -eco" in  1.085845s wall, 1.531250s user + 0.406250s system = 1.937500s CPU (178.4%)

RUN-1004 : used memory is 565 MB, reserved memory is 530 MB, peak memory is 1226 MB
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  14.210178s wall, 23.718750s user + 6.328125s system = 30.046875s CPU (211.4%)

RUN-1004 : used memory is 565 MB, reserved memory is 530 MB, peak memory is 1226 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 524 to 411
PHY-1001 : Pin misalignment score is improved from 411 to 408
PHY-1001 : Pin misalignment score is improved from 408 to 407
PHY-1001 : Pin misalignment score is improved from 407 to 407
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 770 instances
RUN-1001 : 334 mslices, 321 lslices, 45 pads, 61 brams, 1 dsps
RUN-1001 : There are total 1598 nets
RUN-1001 : 990 nets have 2 pins
RUN-1001 : 366 nets have [3 - 5] pins
RUN-1001 : 87 nets have [6 - 10] pins
RUN-1001 : 81 nets have [11 - 20] pins
RUN-1001 : 63 nets have [21 - 99] pins
RUN-1001 : 11 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 379488, over cnt = 92(0%), over = 111, worst = 2
PHY-1002 : len = 379752, over cnt = 65(0%), over = 72, worst = 2
PHY-1002 : len = 379424, over cnt = 58(0%), over = 64, worst = 2
PHY-1002 : len = 379296, over cnt = 47(0%), over = 52, worst = 2
PHY-1002 : len = 339352, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.744977s wall, 0.781250s user + 0.000000s system = 0.781250s CPU (104.9%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 222 to 19
PHY-1001 : End pin swap;  0.036033s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (86.7%)

PHY-1001 : End global routing;  1.883469s wall, 1.937500s user + 0.031250s system = 1.968750s CPU (104.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 35920, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End Routed; 1.405887s wall, 1.390625s user + 0.015625s system = 1.406250s CPU (100.0%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 35784, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 1; 0.224794s wall, 0.218750s user + 0.015625s system = 0.234375s CPU (104.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 35784, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000030s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 64% nets.
PHY-1001 : Routed 90% nets.
PHY-1002 : len = 605176, over cnt = 79(0%), over = 79, worst = 1
PHY-1001 : End Routed; 9.973637s wall, 11.609375s user + 0.687500s system = 12.296875s CPU (123.3%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 602296, over cnt = 17(0%), over = 17, worst = 1
PHY-1001 : End DR Iter 1; 0.252715s wall, 0.250000s user + 0.015625s system = 0.265625s CPU (105.1%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 602000, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 2; 0.051747s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (151.0%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 601984, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 601984
PHY-1001 : End DR Iter 3; 0.058232s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (107.3%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  14.361795s wall, 15.703125s user + 1.093750s system = 16.796875s CPU (117.0%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  16.526925s wall, 17.937500s user + 1.140625s system = 19.078125s CPU (115.4%)

RUN-1004 : used memory is 669 MB, reserved memory is 643 MB, peak memory is 1226 MB
RUN-1002 : start command "report_area -io_info -file cam_phy.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Utilization Statistics
#lut                 1249   out of  19600    6.37%
#reg                  257   out of  19600    1.31%
#le                  1304
  #lut only          1047   out of   1304   80.29%
  #reg only            55   out of   1304    4.22%
  #lut&reg            202   out of   1304   15.49%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   45   out of    188   23.94%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db cam_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 8847, tnet num: 1596, tinst num: 768, tnode num: 9887, tedge num: 15321.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file cam_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1596 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 8, clk_num = 5.
TMR-5009 WARNING: There are(is) 4 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in cam_phy.timing, timing summary in cam_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file cam_phy.timing" in  1.060724s wall, 1.062500s user + 0.062500s system = 1.125000s CPU (106.1%)

RUN-1004 : used memory is 970 MB, reserved memory is 943 MB, peak memory is 1226 MB
RUN-1002 : start command "bitgen -bit cam.bit -version 0X00 -g ucode:00000000110001110000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 770
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1598, pip num: 27865
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1740 valid insts, and 68705 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file cam.bit.
RUN-1003 : finish command "bitgen -bit cam.bit -version 0X00 -g ucode:00000000110001110000000000000000" in  4.926666s wall, 28.953125s user + 0.234375s system = 29.187500s CPU (592.4%)

RUN-1004 : used memory is 988 MB, reserved memory is 962 MB, peak memory is 1226 MB
RUN-1002 : start command "download -bit cam.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit cam.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit cam.bit" in  1.564883s wall, 1.546875s user + 0.046875s system = 1.593750s CPU (101.8%)

RUN-1004 : used memory is 1109 MB, reserved memory is 1077 MB, peak memory is 1226 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.024046s wall, 0.671875s user + 0.640625s system = 1.312500s CPU (18.7%)

RUN-1004 : used memory is 1137 MB, reserved memory is 1107 MB, peak memory is 1226 MB
RUN-1003 : finish command "download -bit cam.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.171575s wall, 2.390625s user + 0.750000s system = 3.140625s CPU (34.2%)

RUN-1004 : used memory is 1074 MB, reserved memory is 1042 MB, peak memory is 1226 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file sources/rtl/camera_init.v
HDL-1007 : analyze verilog file sources/rtl/i2c_module.v
HDL-1007 : analyze verilog file sources/rtl/lcd_sync.v
HDL-1007 : analyze verilog file sources/rtl/test_camera.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/ip_ram.v
HDL-1007 : analyze verilog file sources/rtl/camera_reader.v
HDL-1007 : analyze verilog file sources/rtl/test_camera.v
HDL-1007 : analyze verilog file sources/rtl/camera_init.v
HDL-1007 : analyze verilog file sources/rtl/i2c_module.v
HDL-1007 : analyze verilog file sources/rtl/lcd_sync.v
HDL-1007 : analyze verilog file sources/rtl/test_camera.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/ip_ram.v
HDL-1007 : analyze verilog file sources/rtl/camera_reader.v
RUN-1002 : start command "elaborate -top test_camera"
HDL-1007 : elaborate module test_camera in sources/rtl/test_camera.v(14)
HDL-1007 : elaborate module ip_pll in al_ip/ip_pll.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/Anlogic/TD4.6.1/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=16,FBCLK_DIV=17,CLKC0_DIV=20,CLKC1_DIV=42,CLKC2_DIV=126,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=19,CLKC1_CPHASE=41,CLKC2_CPHASE=125,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE") in D:/Anlogic/TD4.6.1/arch/eagle_macro.v(986)
HDL-1007 : elaborate module camera_init in sources/rtl/camera_init.v(14)
HDL-1007 : elaborate module i2c_module in sources/rtl/i2c_module.v(2)
HDL-1007 : elaborate module lcd_sync(IMG_Y=1) in sources/rtl/lcd_sync.v(14)
HDL-1007 : elaborate module camera_reader in sources/rtl/camera_reader.v(14)
HDL-1007 : elaborate module img_cache in al_ip/ip_ram.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=16,DATA_WIDTH_B=16,ADDR_WIDTH_A=16,ADDR_WIDTH_B=16,DATA_DEPTH_A=32800,DATA_DEPTH_B=32800,MODE="PDPW",REGMODE_B="OUTREG") in D:/Anlogic/TD4.6.1/arch/eagle_macro.v(1072)
HDL-5007 WARNING: actual bit length 20 differs from formal bit length 16 for port 'addra' in sources/rtl/test_camera.v(143)
HDL-1200 : Current top model is test_camera
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc sources/sdc/SparkRoad.adc"
RUN-1002 : start command "set_pin_assignment clk_24m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment cam_data[0]  LOCATION = H15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[1]  LOCATION = J16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[2]  LOCATION = K16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[3]  LOCATION = K15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[4]  LOCATION = G14; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[5]  LOCATION = H16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[6]  LOCATION = G16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[7]  LOCATION = H13; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_href  LOCATION = F15;  "
RUN-1002 : start command "set_pin_assignment cam_pclk  LOCATION = K12;  "
RUN-1002 : start command "set_pin_assignment cam_pwdn  LOCATION = F14;  "
RUN-1002 : start command "set_pin_assignment cam_rst  LOCATION = F13;  "
RUN-1002 : start command "set_pin_assignment cam_soic  LOCATION = D16; PULLTYPE = PULLUP;  "
RUN-1002 : start command "set_pin_assignment cam_soid  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment cam_vsync  LOCATION = E15;  "
RUN-1002 : start command "set_pin_assignment cam_xclk  LOCATION = J12;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G11;  "
RUN-1002 : start command "set_pin_assignment vga_clk  LOCATION = H2;  "
RUN-1002 : start command "set_pin_assignment vga_hsync  LOCATION = J3;  "
RUN-1002 : start command "set_pin_assignment vga_vsync  LOCATION = J4;  "
RUN-1002 : start command "set_pin_assignment vga_r[0]  LOCATION = K6;  "
RUN-1002 : start command "set_pin_assignment vga_r[1]  LOCATION = K3;  "
RUN-1002 : start command "set_pin_assignment vga_r[2]  LOCATION = K5;  "
RUN-1002 : start command "set_pin_assignment vga_r[3]  LOCATION = L4;  "
RUN-1002 : start command "set_pin_assignment vga_r[4]  LOCATION = M1;  "
RUN-1002 : start command "set_pin_assignment vga_r[5]  LOCATION = M2;  "
RUN-1002 : start command "set_pin_assignment vga_r[6]  LOCATION = L3;  "
RUN-1002 : start command "set_pin_assignment vga_r[7]  LOCATION = L5;  "
RUN-1002 : start command "set_pin_assignment vga_g[0]  LOCATION = L1;  "
RUN-1002 : start command "set_pin_assignment vga_g[1]  LOCATION = K2;  "
RUN-1002 : start command "set_pin_assignment vga_g[2]  LOCATION = K1;  "
RUN-1002 : start command "set_pin_assignment vga_g[3]  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment vga_g[4]  LOCATION = H3;  "
RUN-1002 : start command "set_pin_assignment vga_g[5]  LOCATION = J6;  "
RUN-1002 : start command "set_pin_assignment vga_g[6]  LOCATION = H1;  "
RUN-1002 : start command "set_pin_assignment vga_g[7]  LOCATION = H5;  "
RUN-1002 : start command "set_pin_assignment vga_b[0]  LOCATION = G1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[1]  LOCATION = F1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[2]  LOCATION = F2; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[3]  LOCATION = E1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[4]  LOCATION = G3; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[5]  LOCATION = E2; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[6]  LOCATION = D1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[7]  LOCATION = C1; SLEWRATE = FAST;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "test_camera"
SYN-1012 : SanityCheck: Model "camera_init"
SYN-1012 : SanityCheck: Model "i2c_module"
SYN-1012 : SanityCheck: Model "camera_reader"
SYN-1012 : SanityCheck: Model "img_cache"
SYN-1012 : SanityCheck: Model "ip_pll"
SYN-1012 : SanityCheck: Model "lcd_sync(IMG_Y=1)"
SYN-1043 : Mark ip_pll as IO macro for instance bufg_feedback
SYN-1016 : Merged 53 instances.
SYN-1016 : Merged 243 instances.
SYN-1011 : Flatten model test_camera
SYN-1011 : Flatten model camera_init
SYN-1011 : Flatten model i2c_module
SYN-1016 : Merged 3 instances.
SYN-1011 : Flatten model camera_reader
SYN-1011 : Flatten model img_cache
SYN-1011 : Flatten model ip_pll
SYN-1011 : Flatten model lcd_sync(IMG_Y=1)
SYN-1016 : Merged 12 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 4110/157 useful/useless nets, 3893/56 useful/useless insts
SYN-1019 : Optimized 5 mux instances.
SYN-1021 : Optimized 19 onehot mux instances.
SYN-1020 : Optimized 922 distributor mux.
SYN-1016 : Merged 3301 instances.
SYN-1015 : Optimize round 1, 4527 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 4545/183 useful/useless nets, 4334/2123 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 2204 better
SYN-1014 : Optimize round 3
SYN-1032 : 4544/0 useful/useless nets, 4333/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.272925s wall, 1.296875s user + 0.093750s system = 1.390625s CPU (109.2%)

RUN-1004 : used memory is 602 MB, reserved memory is 584 MB, peak memory is 1226 MB
RUN-1002 : start command "report_area -file cam_rtl.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Gate Statistics
#Basic gates         3515
  #and               1933
  #nand                 0
  #or                 580
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                283
  #bufif1               1
  #MX21               506
  #FADD                 0
  #DFF                212
  #LATCH                0
#MACRO_ADD             27
#MACRO_EQ             237
#MACRO_MULT             1
#MACRO_MUX            548

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |test_camera |3302   |212    |267    |
+----------------------------------------------+

RUN-1002 : start command "read_sdc cam.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -period 41.6 -waveform 0 20.8 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41600, rise: 0, fall: 20800.
RUN-1002 : start command "derive_pll_clocks -gen_basic_clock"
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "create_clock -add -name u_pll/pll_inst.refclk -period 41.667 "
RUN-1102 : create_clock: clock name: u_pll/pll_inst.refclk, type: 0, period: 41667, rise: 0, fall: 20833.
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[1] -source  -master_clock u_pll/pll_inst.refclk -divide_by 1.976 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[0] -source  -master_clock u_pll/pll_inst.refclk -multiply_by 1.063 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[2]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[2] -source  -master_clock u_pll/pll_inst.refclk -divide_by 5.929 "
RUN-1104 : Import SDC file cam.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db cam_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea cam_gate.area"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
SYN-2001 : Map 45 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "u_img/inst"
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5187/8 useful/useless nets, 4720/0 useful/useless insts
SYN-1016 : Merged 217 instances.
SYN-2571 : Optimize after map_dsp, round 1, 217 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 4970/0 useful/useless nets, 4503/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7260/0 useful/useless nets, 6834/0 useful/useless insts
SYN-1016 : Merged 1958 instances.
SYN-2501 : Optimize round 1, 3788 better
SYN-2501 : Optimize round 2
SYN-1032 : 5296/0 useful/useless nets, 4876/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 24 macro adder
SYN-1032 : 7601/13 useful/useless nets, 7181/13 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 26492, tnet num: 7610, tinst num: 7175, tnode num: 29819, tedge num: 39816.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 481 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7610 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 1216 (3.95), #lev = 34 (4.59)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.14 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6517 instances into 789 LUTs, name keeping = 29%.
SYN-3001 : Mapper removed 5 lut buffers
SYN-1001 : Packing model "test_camera" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1854/1 useful/useless nets, 1434/2 useful/useless insts
SYN-1015 : Optimize round 1, 6 better
SYN-1014 : Optimize round 2
SYN-1032 : 1851/0 useful/useless nets, 1431/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 221 DFF/LATCH to SEQ ...
SYN-4009 : Pack 12 carry chain into lslice
SYN-4007 : Packing 168 adder to BLE ...
SYN-4008 : Packed 168 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 784 LUT to BLE ...
SYN-4008 : Packed 784 LUT and 118 SEQ to BLE.
SYN-4003 : Packing 103 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (103 nodes)...
SYN-4004 : #1: Packed 32 SEQ (603 nodes)...
SYN-4005 : Packed 32 SEQ with LUT/SLICE
SYN-4006 : 640 single LUT's are left
SYN-4006 : 71 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 855/1097 primitive instances ...
RUN-1002 : start command "report_area -file cam_gate.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Utilization Statistics
#lut                 1161   out of  19600    5.92%
#reg                  221   out of  19600    1.13%
#le                  1216
  #lut only           995   out of   1216   81.83%
  #reg only            55   out of   1216    4.52%
  #lut&reg            166   out of   1216   13.65%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   45   out of    188   23.94%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |test_camera |1216  |1161  |221   |
+-------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea cam_gate.area" in  6.526789s wall, 6.312500s user + 0.484375s system = 6.796875s CPU (104.1%)

RUN-1004 : used memory is 617 MB, reserved memory is 598 MB, peak memory is 1226 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
RUN-1002 : start command "read_sdc cam.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -period 41.6 -waveform 0 20.8 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41600, rise: 0, fall: 20800.
RUN-1002 : start command "derive_pll_clocks -gen_basic_clock"
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "create_clock -add -name u_pll/pll_inst.refclk -period 41.667 "
RUN-1102 : create_clock: clock name: u_pll/pll_inst.refclk, type: 0, period: 41667, rise: 0, fall: 20833.
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[1] -source  -master_clock u_pll/pll_inst.refclk -divide_by 1.976 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[0] -source  -master_clock u_pll/pll_inst.refclk -multiply_by 1.063 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[2]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[2] -source  -master_clock u_pll/pll_inst.refclk -divide_by 5.929 "
RUN-1104 : Import SDC file cam.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db cam_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (93 clock/control pins, 2 other pins).
SYN-4027 : Net clk_cam is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net clk_sccb is clkc2 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_pad is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_pad is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "cam_pclk_pad" drive clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drive clk pins.
SYN-4024 : Net "u_camera_init/u_i2c_write/divider2[7]" drive clk pins.
SYN-4024 : Net "camera_wrreq" drive clk pins.
SYN-4025 : Tag rtl::Net cam_pclk_pad as clock net
SYN-4025 : Tag rtl::Net camera_wrreq as clock net
SYN-4025 : Tag rtl::Net clk_24m_pad as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net clk_sccb as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/divider2[7] as clock net
SYN-4026 : Tagged 8 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 24 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/u_i2c_write/divider2[7] to drive 16 clock pins.
SYN-4015 : Create BUFG instance for clk Net camera_wrreq to drive 8 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 726 instances
RUN-1001 : 305 mslices, 306 lslices, 45 pads, 61 brams, 1 dsps
RUN-1001 : There are total 1554 nets
RUN-1001 : 1014 nets have 2 pins
RUN-1001 : 354 nets have [3 - 5] pins
RUN-1001 : 74 nets have [6 - 10] pins
RUN-1001 : 29 nets have [11 - 20] pins
RUN-1001 : 72 nets have [21 - 99] pins
RUN-1001 : 11 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 724 instances, 611 slices, 24 macros(130 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 8523, tnet num: 1552, tinst num: 724, tnode num: 9422, tedge num: 14799.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1552 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.184183s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (110.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 483705
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.962592
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1260): len = 401866, overlap = 139.5
PHY-3002 : Step(1261): len = 348053, overlap = 139.5
PHY-3002 : Step(1262): len = 313918, overlap = 139.5
PHY-3002 : Step(1263): len = 288334, overlap = 137.25
PHY-3002 : Step(1264): len = 281556, overlap = 137.25
PHY-3002 : Step(1265): len = 271761, overlap = 139.5
PHY-3002 : Step(1266): len = 261445, overlap = 139.5
PHY-3002 : Step(1267): len = 256752, overlap = 137.25
PHY-3002 : Step(1268): len = 227564, overlap = 139.5
PHY-3002 : Step(1269): len = 202070, overlap = 139.5
PHY-3002 : Step(1270): len = 193520, overlap = 139.5
PHY-3002 : Step(1271): len = 190210, overlap = 137.25
PHY-3002 : Step(1272): len = 187756, overlap = 137.25
PHY-3002 : Step(1273): len = 182149, overlap = 139.5
PHY-3002 : Step(1274): len = 175906, overlap = 137.25
PHY-3002 : Step(1275): len = 172747, overlap = 139.5
PHY-3002 : Step(1276): len = 167663, overlap = 139.5
PHY-3002 : Step(1277): len = 161620, overlap = 139.5
PHY-3002 : Step(1278): len = 158423, overlap = 137.25
PHY-3002 : Step(1279): len = 154212, overlap = 139.5
PHY-3002 : Step(1280): len = 146988, overlap = 137.25
PHY-3002 : Step(1281): len = 143131, overlap = 139.5
PHY-3002 : Step(1282): len = 140221, overlap = 137.25
PHY-3002 : Step(1283): len = 135489, overlap = 139.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.79818e-06
PHY-3002 : Step(1284): len = 151020, overlap = 123.75
PHY-3002 : Step(1285): len = 151629, overlap = 121.5
PHY-3002 : Step(1286): len = 141398, overlap = 123.75
PHY-3002 : Step(1287): len = 138029, overlap = 126
PHY-3002 : Step(1288): len = 135512, overlap = 123.75
PHY-3002 : Step(1289): len = 131397, overlap = 126
PHY-3002 : Step(1290): len = 127092, overlap = 123.75
PHY-3002 : Step(1291): len = 124328, overlap = 124
PHY-3002 : Step(1292): len = 120653, overlap = 123.75
PHY-3002 : Step(1293): len = 116938, overlap = 124.5
PHY-3002 : Step(1294): len = 114344, overlap = 125.25
PHY-3002 : Step(1295): len = 111605, overlap = 125.75
PHY-3002 : Step(1296): len = 108895, overlap = 130.75
PHY-3002 : Step(1297): len = 106426, overlap = 133.25
PHY-3002 : Step(1298): len = 103386, overlap = 133.25
PHY-3002 : Step(1299): len = 100256, overlap = 131.75
PHY-3002 : Step(1300): len = 97950.3, overlap = 130
PHY-3002 : Step(1301): len = 95466.4, overlap = 130
PHY-3002 : Step(1302): len = 92428.4, overlap = 131.25
PHY-3002 : Step(1303): len = 89450.8, overlap = 132.25
PHY-3002 : Step(1304): len = 87658.7, overlap = 132.5
PHY-3002 : Step(1305): len = 85197.4, overlap = 133
PHY-3002 : Step(1306): len = 81235.5, overlap = 131
PHY-3002 : Step(1307): len = 79407.7, overlap = 131.75
PHY-3002 : Step(1308): len = 77925.2, overlap = 132.25
PHY-3002 : Step(1309): len = 74153.3, overlap = 134.75
PHY-3002 : Step(1310): len = 71197.1, overlap = 135.75
PHY-3002 : Step(1311): len = 70138.9, overlap = 136.75
PHY-3002 : Step(1312): len = 68281.7, overlap = 137.5
PHY-3002 : Step(1313): len = 63352, overlap = 148.25
PHY-3002 : Step(1314): len = 62078.1, overlap = 148.75
PHY-3002 : Step(1315): len = 60890.3, overlap = 148.5
PHY-3002 : Step(1316): len = 59450.3, overlap = 144.25
PHY-3002 : Step(1317): len = 58329.8, overlap = 144.25
PHY-3002 : Step(1318): len = 56969.8, overlap = 148
PHY-3002 : Step(1319): len = 56155.2, overlap = 148.25
PHY-3002 : Step(1320): len = 54415.6, overlap = 149
PHY-3002 : Step(1321): len = 53529.2, overlap = 154
PHY-3002 : Step(1322): len = 52724.3, overlap = 153.5
PHY-3002 : Step(1323): len = 51434.7, overlap = 147.5
PHY-3002 : Step(1324): len = 50680.4, overlap = 147.5
PHY-3002 : Step(1325): len = 49503.2, overlap = 147
PHY-3002 : Step(1326): len = 48531.9, overlap = 148
PHY-3002 : Step(1327): len = 47804.9, overlap = 147.5
PHY-3002 : Step(1328): len = 46478.8, overlap = 147.75
PHY-3002 : Step(1329): len = 45748.3, overlap = 148.5
PHY-3002 : Step(1330): len = 44872.4, overlap = 151
PHY-3002 : Step(1331): len = 44269.8, overlap = 151.5
PHY-3002 : Step(1332): len = 43977.9, overlap = 148
PHY-3002 : Step(1333): len = 43981.9, overlap = 147.25
PHY-3002 : Step(1334): len = 43610.7, overlap = 146.25
PHY-3002 : Step(1335): len = 42994.4, overlap = 149
PHY-3002 : Step(1336): len = 42509.3, overlap = 153.5
PHY-3002 : Step(1337): len = 41882.7, overlap = 149.75
PHY-3002 : Step(1338): len = 41842.6, overlap = 149.25
PHY-3002 : Step(1339): len = 41406.2, overlap = 150
PHY-3002 : Step(1340): len = 41301.7, overlap = 150.25
PHY-3002 : Step(1341): len = 41200.2, overlap = 150.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.59635e-06
PHY-3002 : Step(1342): len = 46691.9, overlap = 148
PHY-3002 : Step(1343): len = 47136.7, overlap = 147.75
PHY-3002 : Step(1344): len = 48516.4, overlap = 150
PHY-3002 : Step(1345): len = 48870.8, overlap = 150
PHY-3002 : Step(1346): len = 49579.5, overlap = 146.75
PHY-3002 : Step(1347): len = 49507.8, overlap = 146.75
PHY-3002 : Step(1348): len = 49385.7, overlap = 146.5
PHY-3002 : Step(1349): len = 49048.9, overlap = 143
PHY-3002 : Step(1350): len = 48712.9, overlap = 139.75
PHY-3002 : Step(1351): len = 48843, overlap = 139.5
PHY-3002 : Step(1352): len = 49361.1, overlap = 142.25
PHY-3002 : Step(1353): len = 49242.8, overlap = 141.5
PHY-3002 : Step(1354): len = 48560.1, overlap = 141.25
PHY-3002 : Step(1355): len = 48095.6, overlap = 141
PHY-3002 : Step(1356): len = 47265.6, overlap = 141.25
PHY-3002 : Step(1357): len = 46754.6, overlap = 141.75
PHY-3002 : Step(1358): len = 46156, overlap = 141.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.91927e-05
PHY-3002 : Step(1359): len = 51387, overlap = 141.75
PHY-3002 : Step(1360): len = 52629.8, overlap = 141.25
PHY-3002 : Step(1361): len = 54306.8, overlap = 145.75
PHY-3002 : Step(1362): len = 55815.6, overlap = 146
PHY-3002 : Step(1363): len = 55599.7, overlap = 141.5
PHY-3002 : Step(1364): len = 54977.5, overlap = 145.5
PHY-3002 : Step(1365): len = 54468.9, overlap = 152
PHY-3002 : Step(1366): len = 54388.9, overlap = 149.25
PHY-3002 : Step(1367): len = 54978.2, overlap = 152.5
PHY-3002 : Step(1368): len = 55464.3, overlap = 146
PHY-3002 : Step(1369): len = 55651.9, overlap = 148.25
PHY-3002 : Step(1370): len = 55090.3, overlap = 149.75
PHY-3002 : Step(1371): len = 54585.2, overlap = 149
PHY-3002 : Step(1372): len = 53765.4, overlap = 144.5
PHY-3002 : Step(1373): len = 53366.7, overlap = 149
PHY-3002 : Step(1374): len = 53145.6, overlap = 146.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 3.83854e-05
PHY-3002 : Step(1375): len = 56268.4, overlap = 139.75
PHY-3002 : Step(1376): len = 57194.4, overlap = 135.25
PHY-3002 : Step(1377): len = 58534.7, overlap = 135.25
PHY-3002 : Step(1378): len = 59436.9, overlap = 133
PHY-3002 : Step(1379): len = 58897.3, overlap = 130.25
PHY-3002 : Step(1380): len = 58890.6, overlap = 134.75
PHY-3002 : Step(1381): len = 59369.3, overlap = 130.25
PHY-3002 : Step(1382): len = 59595.3, overlap = 136.75
PHY-3002 : Step(1383): len = 59774.5, overlap = 125.5
PHY-3002 : Step(1384): len = 59615.9, overlap = 120.75
PHY-3002 : Step(1385): len = 59882.3, overlap = 120.25
PHY-3002 : Step(1386): len = 60090.7, overlap = 133.75
PHY-3002 : Step(1387): len = 59454.9, overlap = 138.25
PHY-3002 : Step(1388): len = 59073.3, overlap = 129
PHY-3002 : Step(1389): len = 58844.2, overlap = 131.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 7.67708e-05
PHY-3002 : Step(1390): len = 60728.6, overlap = 124.5
PHY-3002 : Step(1391): len = 61453.6, overlap = 122.25
PHY-3002 : Step(1392): len = 62108.2, overlap = 124.5
PHY-3002 : Step(1393): len = 62824.8, overlap = 124.25
PHY-3002 : Step(1394): len = 62701.8, overlap = 117.25
PHY-3002 : Step(1395): len = 62621.9, overlap = 121
PHY-3002 : Step(1396): len = 62649.8, overlap = 121
PHY-3002 : Step(1397): len = 62858.9, overlap = 121
PHY-3002 : Step(1398): len = 63129.5, overlap = 120.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000153542
PHY-3002 : Step(1399): len = 64103.7, overlap = 118.5
PHY-3002 : Step(1400): len = 64520.2, overlap = 118.5
PHY-3002 : Step(1401): len = 65741.8, overlap = 114
PHY-3002 : Step(1402): len = 66017.9, overlap = 111.75
PHY-3002 : Step(1403): len = 66026.7, overlap = 111.75
PHY-3002 : Step(1404): len = 66231.3, overlap = 111
PHY-3002 : Step(1405): len = 66681.3, overlap = 105.25
PHY-3002 : Step(1406): len = 67044.6, overlap = 96.25
PHY-3002 : Step(1407): len = 67268.3, overlap = 100.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000307083
PHY-3002 : Step(1408): len = 68086.7, overlap = 99.75
PHY-3002 : Step(1409): len = 68541.3, overlap = 103.5
PHY-3002 : Step(1410): len = 68992.2, overlap = 103.5
PHY-3002 : Step(1411): len = 69246.8, overlap = 107.75
PHY-3002 : Step(1412): len = 69331.1, overlap = 107.5
PHY-3002 : Step(1413): len = 69516.8, overlap = 107.25
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000592214
PHY-3002 : Step(1414): len = 69935.3, overlap = 107.25
PHY-3002 : Step(1415): len = 70258.3, overlap = 107.25
PHY-3002 : Step(1416): len = 70594.4, overlap = 107
PHY-3002 : Step(1417): len = 70919.5, overlap = 106.75
PHY-3002 : Step(1418): len = 71037.3, overlap = 106.75
PHY-3002 : Step(1419): len = 71238.1, overlap = 106.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.032087s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (146.1%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.962592
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.15394e-06
PHY-3002 : Step(1420): len = 86485.3, overlap = 33.75
PHY-3002 : Step(1421): len = 86158.8, overlap = 33.5
PHY-3002 : Step(1422): len = 85231, overlap = 34
PHY-3002 : Step(1423): len = 84180.9, overlap = 33.75
PHY-3002 : Step(1424): len = 82807.6, overlap = 34
PHY-3002 : Step(1425): len = 82228.1, overlap = 34.25
PHY-3002 : Step(1426): len = 81720.3, overlap = 34.25
PHY-3002 : Step(1427): len = 81149.2, overlap = 34.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.30788e-06
PHY-3002 : Step(1428): len = 81018.9, overlap = 34.5
PHY-3002 : Step(1429): len = 80946.4, overlap = 34.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.26158e-05
PHY-3002 : Step(1430): len = 80925.8, overlap = 34.5
PHY-3002 : Step(1431): len = 80949.2, overlap = 34.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.52315e-05
PHY-3002 : Step(1432): len = 80978.9, overlap = 34.25
PHY-3002 : Step(1433): len = 82684.4, overlap = 34.5
PHY-3002 : Step(1434): len = 83535.7, overlap = 33
PHY-3002 : Step(1435): len = 83313.9, overlap = 32.25
PHY-3002 : Step(1436): len = 83001, overlap = 32.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 5.04631e-05
PHY-3002 : Step(1437): len = 82907.9, overlap = 32.25
PHY-3002 : Step(1438): len = 82921, overlap = 31.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.962592
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.49609e-05
PHY-3002 : Step(1439): len = 83046.6, overlap = 45
PHY-3002 : Step(1440): len = 83352.6, overlap = 42.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.99217e-05
PHY-3002 : Step(1441): len = 83612, overlap = 41.75
PHY-3002 : Step(1442): len = 84921.6, overlap = 35.75
PHY-3002 : Step(1443): len = 86187.1, overlap = 31.25
PHY-3002 : Step(1444): len = 86529.1, overlap = 29
PHY-3002 : Step(1445): len = 86900.8, overlap = 27.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.98434e-05
PHY-3002 : Step(1446): len = 86760.3, overlap = 26.5
PHY-3002 : Step(1447): len = 86797.1, overlap = 24.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.258898s wall, 0.281250s user + 0.093750s system = 0.375000s CPU (144.8%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.962592
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00024397
PHY-3002 : Step(1448): len = 93890.3, overlap = 3.75
PHY-3002 : Step(1449): len = 92649.6, overlap = 5.75
PHY-3002 : Step(1450): len = 91559.2, overlap = 9.25
PHY-3002 : Step(1451): len = 90633.2, overlap = 11
PHY-3002 : Step(1452): len = 90263.9, overlap = 12.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00048794
PHY-3002 : Step(1453): len = 90550.7, overlap = 12.25
PHY-3002 : Step(1454): len = 90554.9, overlap = 12.5
PHY-3002 : Step(1455): len = 90378.6, overlap = 13.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000975879
PHY-3002 : Step(1456): len = 90519.5, overlap = 12.75
PHY-3002 : Step(1457): len = 90519.5, overlap = 12.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010081s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 92819.4, Over = 0
PHY-3001 : Spreading special nets. 2 overflows in 2952 tiles.
PHY-3001 : 2 instances has been re-located, deltaX = 2, deltaY = 0.
PHY-3001 : Final: Len = 92897.4, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 388728, over cnt = 39(0%), over = 48, worst = 2
PHY-1002 : len = 388952, over cnt = 23(0%), over = 26, worst = 2
PHY-1002 : len = 389048, over cnt = 17(0%), over = 19, worst = 2
PHY-1002 : len = 388144, over cnt = 7(0%), over = 8, worst = 2
PHY-1002 : len = 382144, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.618773s wall, 0.718750s user + 0.093750s system = 0.812500s CPU (131.3%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 45 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 662 has valid locations, 55 needs to be replaced
PHY-3001 : design contains 768 instances, 655 slices, 24 macros(130 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 8847, tnet num: 1596, tinst num: 768, tnode num: 9887, tedge num: 15321.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1596 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.223572s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (97.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 104397
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.959898
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1458): len = 103921, overlap = 0.25
PHY-3002 : Step(1459): len = 103902, overlap = 0
PHY-3002 : Step(1460): len = 103499, overlap = 0
PHY-3002 : Step(1461): len = 103056, overlap = 0
PHY-3002 : Step(1462): len = 102873, overlap = 0
PHY-3002 : Step(1463): len = 102573, overlap = 0
PHY-3002 : Step(1464): len = 102587, overlap = 0
PHY-3002 : Step(1465): len = 102570, overlap = 1
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004228s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.959898
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.02043e-05
PHY-3002 : Step(1466): len = 102541, overlap = 3.75
PHY-3002 : Step(1467): len = 102541, overlap = 3.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.04087e-05
PHY-3002 : Step(1468): len = 102551, overlap = 3.75
PHY-3002 : Step(1469): len = 102551, overlap = 3.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000120817
PHY-3002 : Step(1470): len = 102577, overlap = 3.5
PHY-3002 : Step(1471): len = 102577, overlap = 3.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.959898
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.20923e-05
PHY-3002 : Step(1472): len = 102554, overlap = 7.75
PHY-3002 : Step(1473): len = 102551, overlap = 7.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.41845e-05
PHY-3002 : Step(1474): len = 102603, overlap = 6.5
PHY-3002 : Step(1475): len = 102603, overlap = 6.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000161527
PHY-3002 : Step(1476): len = 102612, overlap = 4.75
PHY-3002 : Step(1477): len = 102612, overlap = 4.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.034448s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (136.1%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.959898
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000814232
PHY-3002 : Step(1478): len = 103069, overlap = 3.25
PHY-3002 : Step(1479): len = 103005, overlap = 3.5
PHY-3002 : Step(1480): len = 103011, overlap = 3.75
PHY-3002 : Step(1481): len = 102859, overlap = 4
PHY-3002 : Step(1482): len = 102843, overlap = 4.25
PHY-3002 : Step(1483): len = 102762, overlap = 3.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007641s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (409.0%)

PHY-3001 : Legalized: Len = 103027, Over = 0
PHY-3001 : Spreading special nets. 2 overflows in 2952 tiles.
PHY-3001 : 3 instances has been re-located, deltaX = 3, deltaY = 2.
PHY-3001 : Final: Len = 103011, Over = 0
RUN-1003 : finish command "place -eco" in  1.363597s wall, 2.015625s user + 0.562500s system = 2.578125s CPU (189.1%)

RUN-1004 : used memory is 625 MB, reserved memory is 604 MB, peak memory is 1226 MB
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  12.482433s wall, 21.765625s user + 5.765625s system = 27.531250s CPU (220.6%)

RUN-1004 : used memory is 625 MB, reserved memory is 604 MB, peak memory is 1226 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 528 to 426
PHY-1001 : Pin misalignment score is improved from 426 to 422
PHY-1001 : Pin misalignment score is improved from 422 to 422
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 770 instances
RUN-1001 : 334 mslices, 321 lslices, 45 pads, 61 brams, 1 dsps
RUN-1001 : There are total 1598 nets
RUN-1001 : 990 nets have 2 pins
RUN-1001 : 366 nets have [3 - 5] pins
RUN-1001 : 83 nets have [6 - 10] pins
RUN-1001 : 86 nets have [11 - 20] pins
RUN-1001 : 62 nets have [21 - 99] pins
RUN-1001 : 11 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 367168, over cnt = 89(0%), over = 114, worst = 2
PHY-1002 : len = 367472, over cnt = 75(0%), over = 92, worst = 2
PHY-1002 : len = 366880, over cnt = 60(0%), over = 76, worst = 2
PHY-1002 : len = 366720, over cnt = 48(0%), over = 62, worst = 2
PHY-1002 : len = 334176, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.681893s wall, 0.578125s user + 0.093750s system = 0.671875s CPU (98.5%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 239 to 20
PHY-1001 : End pin swap;  0.042622s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (110.0%)

PHY-1001 : End global routing;  1.909610s wall, 1.843750s user + 0.171875s system = 2.015625s CPU (105.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 35720, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End Routed; 1.186451s wall, 1.187500s user + 0.015625s system = 1.203125s CPU (101.4%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 35728, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 1; 0.218169s wall, 0.218750s user + 0.031250s system = 0.250000s CPU (114.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 35728, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000135s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 65% nets.
PHY-1001 : Routed 90% nets.
PHY-1002 : len = 587936, over cnt = 68(0%), over = 68, worst = 1
PHY-1001 : End Routed; 8.859405s wall, 10.359375s user + 1.390625s system = 11.750000s CPU (132.6%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 585400, over cnt = 9(0%), over = 9, worst = 1
PHY-1001 : End DR Iter 1; 0.152449s wall, 0.171875s user + 0.046875s system = 0.218750s CPU (143.5%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 585352, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 2; 0.043697s wall, 0.046875s user + 0.062500s system = 0.109375s CPU (250.3%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 585360, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 585360
PHY-1001 : End DR Iter 3; 0.030123s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (311.2%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  12.977920s wall, 14.359375s user + 1.828125s system = 16.187500s CPU (124.7%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  15.119072s wall, 16.453125s user + 2.031250s system = 18.484375s CPU (122.3%)

RUN-1004 : used memory is 702 MB, reserved memory is 674 MB, peak memory is 1226 MB
RUN-1002 : start command "report_area -io_info -file cam_phy.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Utilization Statistics
#lut                 1249   out of  19600    6.37%
#reg                  257   out of  19600    1.31%
#le                  1304
  #lut only          1047   out of   1304   80.29%
  #reg only            55   out of   1304    4.22%
  #lut&reg            202   out of   1304   15.49%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   45   out of    188   23.94%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db cam_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 8847, tnet num: 1596, tinst num: 768, tnode num: 9887, tedge num: 15321.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file cam_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1596 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 8, clk_num = 5.
TMR-5009 WARNING: There are(is) 4 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in cam_phy.timing, timing summary in cam_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file cam_phy.timing" in  1.030925s wall, 0.984375s user + 0.093750s system = 1.078125s CPU (104.6%)

RUN-1004 : used memory is 1005 MB, reserved memory is 978 MB, peak memory is 1226 MB
RUN-1002 : start command "bitgen -bit cam.bit -version 0X00 -g ucode:00000000110001110000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 770
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1598, pip num: 27610
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1736 valid insts, and 68196 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file cam.bit.
RUN-1003 : finish command "bitgen -bit cam.bit -version 0X00 -g ucode:00000000110001110000000000000000" in  4.848555s wall, 28.343750s user + 0.484375s system = 28.828125s CPU (594.6%)

RUN-1004 : used memory is 1015 MB, reserved memory is 985 MB, peak memory is 1226 MB
RUN-1002 : start command "download -bit cam.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit cam.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit cam.bit" in  1.588250s wall, 1.562500s user + 0.046875s system = 1.609375s CPU (101.3%)

RUN-1004 : used memory is 1128 MB, reserved memory is 1096 MB, peak memory is 1226 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.029570s wall, 0.625000s user + 0.859375s system = 1.484375s CPU (21.1%)

RUN-1004 : used memory is 1158 MB, reserved memory is 1127 MB, peak memory is 1226 MB
RUN-1003 : finish command "download -bit cam.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.193314s wall, 2.343750s user + 0.968750s system = 3.312500s CPU (36.0%)

RUN-1004 : used memory is 1096 MB, reserved memory is 1064 MB, peak memory is 1226 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file sources/rtl/camera_init.v
HDL-1007 : analyze verilog file sources/rtl/i2c_module.v
HDL-1007 : analyze verilog file sources/rtl/lcd_sync.v
HDL-1007 : analyze verilog file sources/rtl/test_camera.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/ip_ram.v
HDL-1007 : analyze verilog file sources/rtl/camera_reader.v
HDL-1007 : analyze verilog file sources/rtl/camera_init.v
HDL-1007 : analyze verilog file sources/rtl/i2c_module.v
HDL-1007 : analyze verilog file sources/rtl/lcd_sync.v
HDL-1007 : analyze verilog file sources/rtl/test_camera.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/ip_ram.v
HDL-1007 : analyze verilog file sources/rtl/camera_reader.v
RUN-1002 : start command "elaborate -top test_camera"
HDL-1007 : elaborate module test_camera in sources/rtl/test_camera.v(14)
HDL-1007 : elaborate module ip_pll in al_ip/ip_pll.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/Anlogic/TD4.6.1/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=16,FBCLK_DIV=17,CLKC0_DIV=20,CLKC1_DIV=42,CLKC2_DIV=126,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=19,CLKC1_CPHASE=41,CLKC2_CPHASE=125,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE") in D:/Anlogic/TD4.6.1/arch/eagle_macro.v(986)
HDL-1007 : elaborate module camera_init in sources/rtl/camera_init.v(14)
HDL-1007 : elaborate module i2c_module in sources/rtl/i2c_module.v(2)
HDL-1007 : elaborate module lcd_sync(IMG_Y=1) in sources/rtl/lcd_sync.v(14)
HDL-1007 : elaborate module camera_reader in sources/rtl/camera_reader.v(14)
HDL-1007 : elaborate module img_cache in al_ip/ip_ram.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=16,DATA_WIDTH_B=16,ADDR_WIDTH_A=16,ADDR_WIDTH_B=16,DATA_DEPTH_A=32800,DATA_DEPTH_B=32800,MODE="PDPW",REGMODE_B="OUTREG") in D:/Anlogic/TD4.6.1/arch/eagle_macro.v(1072)
HDL-5007 WARNING: actual bit length 20 differs from formal bit length 16 for port 'addra' in sources/rtl/test_camera.v(143)
HDL-1200 : Current top model is test_camera
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc sources/sdc/SparkRoad.adc"
RUN-1002 : start command "set_pin_assignment clk_24m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment cam_data[0]  LOCATION = H15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[1]  LOCATION = J16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[2]  LOCATION = K16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[3]  LOCATION = K15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[4]  LOCATION = G14; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[5]  LOCATION = H16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[6]  LOCATION = G16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[7]  LOCATION = H13; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_href  LOCATION = F15;  "
RUN-1002 : start command "set_pin_assignment cam_pclk  LOCATION = K12;  "
RUN-1002 : start command "set_pin_assignment cam_pwdn  LOCATION = F14;  "
RUN-1002 : start command "set_pin_assignment cam_rst  LOCATION = F13;  "
RUN-1002 : start command "set_pin_assignment cam_soic  LOCATION = D16; PULLTYPE = PULLUP;  "
RUN-1002 : start command "set_pin_assignment cam_soid  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment cam_vsync  LOCATION = E15;  "
RUN-1002 : start command "set_pin_assignment cam_xclk  LOCATION = J12;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G11;  "
RUN-1002 : start command "set_pin_assignment vga_clk  LOCATION = H2;  "
RUN-1002 : start command "set_pin_assignment vga_hsync  LOCATION = J3;  "
RUN-1002 : start command "set_pin_assignment vga_vsync  LOCATION = J4;  "
RUN-1002 : start command "set_pin_assignment vga_r[0]  LOCATION = K6;  "
RUN-1002 : start command "set_pin_assignment vga_r[1]  LOCATION = K3;  "
RUN-1002 : start command "set_pin_assignment vga_r[2]  LOCATION = K5;  "
RUN-1002 : start command "set_pin_assignment vga_r[3]  LOCATION = L4;  "
RUN-1002 : start command "set_pin_assignment vga_r[4]  LOCATION = M1;  "
RUN-1002 : start command "set_pin_assignment vga_r[5]  LOCATION = M2;  "
RUN-1002 : start command "set_pin_assignment vga_r[6]  LOCATION = L3;  "
RUN-1002 : start command "set_pin_assignment vga_r[7]  LOCATION = L5;  "
RUN-1002 : start command "set_pin_assignment vga_g[0]  LOCATION = L1;  "
RUN-1002 : start command "set_pin_assignment vga_g[1]  LOCATION = K2;  "
RUN-1002 : start command "set_pin_assignment vga_g[2]  LOCATION = K1;  "
RUN-1002 : start command "set_pin_assignment vga_g[3]  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment vga_g[4]  LOCATION = H3;  "
RUN-1002 : start command "set_pin_assignment vga_g[5]  LOCATION = J6;  "
RUN-1002 : start command "set_pin_assignment vga_g[6]  LOCATION = H1;  "
RUN-1002 : start command "set_pin_assignment vga_g[7]  LOCATION = H5;  "
RUN-1002 : start command "set_pin_assignment vga_b[0]  LOCATION = G1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[1]  LOCATION = F1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[2]  LOCATION = F2; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[3]  LOCATION = E1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[4]  LOCATION = G3; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[5]  LOCATION = E2; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[6]  LOCATION = D1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[7]  LOCATION = C1; SLEWRATE = FAST;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "test_camera"
SYN-1012 : SanityCheck: Model "camera_init"
SYN-1012 : SanityCheck: Model "i2c_module"
SYN-1012 : SanityCheck: Model "camera_reader"
SYN-1012 : SanityCheck: Model "img_cache"
SYN-1012 : SanityCheck: Model "ip_pll"
SYN-1012 : SanityCheck: Model "lcd_sync(IMG_Y=1)"
SYN-1043 : Mark ip_pll as IO macro for instance bufg_feedback
SYN-1016 : Merged 53 instances.
SYN-1016 : Merged 243 instances.
SYN-1011 : Flatten model test_camera
SYN-1011 : Flatten model camera_init
SYN-1011 : Flatten model i2c_module
SYN-1016 : Merged 3 instances.
SYN-1011 : Flatten model camera_reader
SYN-1011 : Flatten model img_cache
SYN-1011 : Flatten model ip_pll
SYN-1011 : Flatten model lcd_sync(IMG_Y=1)
SYN-1016 : Merged 12 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 4110/157 useful/useless nets, 3893/56 useful/useless insts
SYN-1019 : Optimized 5 mux instances.
SYN-1021 : Optimized 19 onehot mux instances.
SYN-1020 : Optimized 922 distributor mux.
SYN-1016 : Merged 3301 instances.
SYN-1015 : Optimize round 1, 4527 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 4545/183 useful/useless nets, 4334/2123 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 2204 better
SYN-1014 : Optimize round 3
SYN-1032 : 4544/0 useful/useless nets, 4333/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.340910s wall, 1.375000s user + 0.109375s system = 1.484375s CPU (110.7%)

RUN-1004 : used memory is 754 MB, reserved memory is 736 MB, peak memory is 1226 MB
RUN-1002 : start command "report_area -file cam_rtl.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Gate Statistics
#Basic gates         3515
  #and               1933
  #nand                 0
  #or                 580
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                283
  #bufif1               1
  #MX21               506
  #FADD                 0
  #DFF                212
  #LATCH                0
#MACRO_ADD             27
#MACRO_EQ             237
#MACRO_MULT             1
#MACRO_MUX            548

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |test_camera |3302   |212    |267    |
+----------------------------------------------+

RUN-1002 : start command "read_sdc cam.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -period 41.6 -waveform 0 20.8 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41600, rise: 0, fall: 20800.
RUN-1002 : start command "derive_pll_clocks -gen_basic_clock"
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "create_clock -add -name u_pll/pll_inst.refclk -period 41.667 "
RUN-1102 : create_clock: clock name: u_pll/pll_inst.refclk, type: 0, period: 41667, rise: 0, fall: 20833.
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[0] -source  -master_clock u_pll/pll_inst.refclk -multiply_by 1.063 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[2]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[2] -source  -master_clock u_pll/pll_inst.refclk -divide_by 5.929 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[1] -source  -master_clock u_pll/pll_inst.refclk -divide_by 1.976 "
RUN-1104 : Import SDC file cam.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db cam_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea cam_gate.area"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
SYN-2001 : Map 45 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "u_img/inst"
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5187/8 useful/useless nets, 4720/0 useful/useless insts
SYN-1016 : Merged 217 instances.
SYN-2571 : Optimize after map_dsp, round 1, 217 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 4970/0 useful/useless nets, 4503/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7260/0 useful/useless nets, 6834/0 useful/useless insts
SYN-1016 : Merged 1958 instances.
SYN-2501 : Optimize round 1, 3788 better
SYN-2501 : Optimize round 2
SYN-1032 : 5296/0 useful/useless nets, 4876/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 24 macro adder
SYN-1032 : 7601/13 useful/useless nets, 7181/13 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 26492, tnet num: 7610, tinst num: 7175, tnode num: 29819, tedge num: 39816.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 481 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7610 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 1216 (3.95), #lev = 34 (4.59)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.14 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6517 instances into 789 LUTs, name keeping = 29%.
SYN-3001 : Mapper removed 5 lut buffers
SYN-1001 : Packing model "test_camera" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1854/1 useful/useless nets, 1434/2 useful/useless insts
SYN-1015 : Optimize round 1, 6 better
SYN-1014 : Optimize round 2
SYN-1032 : 1851/0 useful/useless nets, 1431/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 221 DFF/LATCH to SEQ ...
SYN-4009 : Pack 12 carry chain into lslice
SYN-4007 : Packing 168 adder to BLE ...
SYN-4008 : Packed 168 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 784 LUT to BLE ...
SYN-4008 : Packed 784 LUT and 118 SEQ to BLE.
SYN-4003 : Packing 103 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (103 nodes)...
SYN-4004 : #1: Packed 32 SEQ (603 nodes)...
SYN-4005 : Packed 32 SEQ with LUT/SLICE
SYN-4006 : 640 single LUT's are left
SYN-4006 : 71 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 855/1097 primitive instances ...
RUN-1002 : start command "report_area -file cam_gate.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Utilization Statistics
#lut                 1161   out of  19600    5.92%
#reg                  221   out of  19600    1.13%
#le                  1216
  #lut only           995   out of   1216   81.83%
  #reg only            55   out of   1216    4.52%
  #lut&reg            166   out of   1216   13.65%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   45   out of    188   23.94%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |test_camera |1216  |1161  |221   |
+-------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea cam_gate.area" in  6.597423s wall, 6.656250s user + 0.218750s system = 6.875000s CPU (104.2%)

RUN-1004 : used memory is 755 MB, reserved memory is 736 MB, peak memory is 1226 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
RUN-1002 : start command "read_sdc cam.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -period 41.6 -waveform 0 20.8 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41600, rise: 0, fall: 20800.
RUN-1002 : start command "derive_pll_clocks -gen_basic_clock"
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "create_clock -add -name u_pll/pll_inst.refclk -period 41.667 "
RUN-1102 : create_clock: clock name: u_pll/pll_inst.refclk, type: 0, period: 41667, rise: 0, fall: 20833.
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[0] -source  -master_clock u_pll/pll_inst.refclk -multiply_by 1.063 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[2]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[2] -source  -master_clock u_pll/pll_inst.refclk -divide_by 5.929 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[1] -source  -master_clock u_pll/pll_inst.refclk -divide_by 1.976 "
RUN-1104 : Import SDC file cam.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db cam_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (93 clock/control pins, 2 other pins).
SYN-4027 : Net clk_cam is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net clk_sccb is clkc2 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_pad is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_pad is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "cam_pclk_pad" drive clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drive clk pins.
SYN-4024 : Net "u_camera_init/u_i2c_write/divider2[7]" drive clk pins.
SYN-4024 : Net "camera_wrreq" drive clk pins.
SYN-4025 : Tag rtl::Net cam_pclk_pad as clock net
SYN-4025 : Tag rtl::Net camera_wrreq as clock net
SYN-4025 : Tag rtl::Net clk_24m_pad as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net clk_sccb as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/divider2[7] as clock net
SYN-4026 : Tagged 8 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 24 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/u_i2c_write/divider2[7] to drive 16 clock pins.
SYN-4015 : Create BUFG instance for clk Net camera_wrreq to drive 8 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 726 instances
RUN-1001 : 305 mslices, 306 lslices, 45 pads, 61 brams, 1 dsps
RUN-1001 : There are total 1554 nets
RUN-1001 : 1014 nets have 2 pins
RUN-1001 : 354 nets have [3 - 5] pins
RUN-1001 : 74 nets have [6 - 10] pins
RUN-1001 : 29 nets have [11 - 20] pins
RUN-1001 : 72 nets have [21 - 99] pins
RUN-1001 : 11 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 724 instances, 611 slices, 24 macros(130 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 8523, tnet num: 1552, tinst num: 724, tnode num: 9422, tedge num: 14799.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1552 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.184205s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (93.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 483769
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.962592
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1484): len = 401866, overlap = 139.5
PHY-3002 : Step(1485): len = 347913, overlap = 139.5
PHY-3002 : Step(1486): len = 313674, overlap = 139.5
PHY-3002 : Step(1487): len = 287961, overlap = 137.25
PHY-3002 : Step(1488): len = 281329, overlap = 137.25
PHY-3002 : Step(1489): len = 272074, overlap = 137.25
PHY-3002 : Step(1490): len = 262831, overlap = 139.5
PHY-3002 : Step(1491): len = 257431, overlap = 139.5
PHY-3002 : Step(1492): len = 250565, overlap = 139.5
PHY-3002 : Step(1493): len = 243417, overlap = 139.5
PHY-3002 : Step(1494): len = 238240, overlap = 139.5
PHY-3002 : Step(1495): len = 231786, overlap = 139.5
PHY-3002 : Step(1496): len = 224844, overlap = 137.25
PHY-3002 : Step(1497): len = 220438, overlap = 137.25
PHY-3002 : Step(1498): len = 214311, overlap = 139.5
PHY-3002 : Step(1499): len = 205201, overlap = 139.5
PHY-3002 : Step(1500): len = 200899, overlap = 137.25
PHY-3002 : Step(1501): len = 196248, overlap = 139.5
PHY-3002 : Step(1502): len = 189974, overlap = 139.5
PHY-3002 : Step(1503): len = 185162, overlap = 139.5
PHY-3002 : Step(1504): len = 181223, overlap = 137.25
PHY-3002 : Step(1505): len = 176677, overlap = 139.5
PHY-3002 : Step(1506): len = 171342, overlap = 137.25
PHY-3002 : Step(1507): len = 166707, overlap = 139.5
PHY-3002 : Step(1508): len = 162899, overlap = 137.25
PHY-3002 : Step(1509): len = 158511, overlap = 139.5
PHY-3002 : Step(1510): len = 154006, overlap = 137.25
PHY-3002 : Step(1511): len = 150331, overlap = 139.5
PHY-3002 : Step(1512): len = 146049, overlap = 137.25
PHY-3002 : Step(1513): len = 141059, overlap = 139.5
PHY-3002 : Step(1514): len = 137366, overlap = 137.25
PHY-3002 : Step(1515): len = 133938, overlap = 139.5
PHY-3002 : Step(1516): len = 128517, overlap = 139.5
PHY-3002 : Step(1517): len = 124194, overlap = 139.5
PHY-3002 : Step(1518): len = 121717, overlap = 137.25
PHY-3002 : Step(1519): len = 117781, overlap = 139.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.4628e-06
PHY-3002 : Step(1520): len = 117618, overlap = 139.5
PHY-3002 : Step(1521): len = 122797, overlap = 132.75
PHY-3002 : Step(1522): len = 126168, overlap = 128.25
PHY-3002 : Step(1523): len = 124724, overlap = 132.75
PHY-3002 : Step(1524): len = 122633, overlap = 128.5
PHY-3002 : Step(1525): len = 120186, overlap = 128.5
PHY-3002 : Step(1526): len = 117234, overlap = 128.75
PHY-3002 : Step(1527): len = 113767, overlap = 129.5
PHY-3002 : Step(1528): len = 110484, overlap = 129.5
PHY-3002 : Step(1529): len = 107913, overlap = 125.75
PHY-3002 : Step(1530): len = 104748, overlap = 128.25
PHY-3002 : Step(1531): len = 101960, overlap = 128.75
PHY-3002 : Step(1532): len = 99078.7, overlap = 129.25
PHY-3002 : Step(1533): len = 96264.2, overlap = 130
PHY-3002 : Step(1534): len = 93771.1, overlap = 130.5
PHY-3002 : Step(1535): len = 90674.3, overlap = 129.5
PHY-3002 : Step(1536): len = 87490.9, overlap = 131
PHY-3002 : Step(1537): len = 85451.1, overlap = 131
PHY-3002 : Step(1538): len = 83310.8, overlap = 133.75
PHY-3002 : Step(1539): len = 78918.2, overlap = 135.75
PHY-3002 : Step(1540): len = 76274.1, overlap = 136.75
PHY-3002 : Step(1541): len = 75146.8, overlap = 137.5
PHY-3002 : Step(1542): len = 70746.8, overlap = 134.75
PHY-3002 : Step(1543): len = 65934.7, overlap = 139
PHY-3002 : Step(1544): len = 65017.4, overlap = 140.25
PHY-3002 : Step(1545): len = 63949.9, overlap = 143
PHY-3002 : Step(1546): len = 62038.4, overlap = 144.25
PHY-3002 : Step(1547): len = 59362.4, overlap = 144.75
PHY-3002 : Step(1548): len = 55500.6, overlap = 142.75
PHY-3002 : Step(1549): len = 55123.5, overlap = 145.25
PHY-3002 : Step(1550): len = 54707.1, overlap = 145.5
PHY-3002 : Step(1551): len = 53391.8, overlap = 147
PHY-3002 : Step(1552): len = 48420.5, overlap = 150.75
PHY-3002 : Step(1553): len = 47748.4, overlap = 151.5
PHY-3002 : Step(1554): len = 47461.7, overlap = 151.5
PHY-3002 : Step(1555): len = 47308.3, overlap = 151.75
PHY-3002 : Step(1556): len = 46458.9, overlap = 152.25
PHY-3002 : Step(1557): len = 45515.1, overlap = 151.5
PHY-3002 : Step(1558): len = 44413.9, overlap = 151
PHY-3002 : Step(1559): len = 43163.7, overlap = 150.25
PHY-3002 : Step(1560): len = 42892.1, overlap = 150.75
PHY-3002 : Step(1561): len = 42896, overlap = 148.5
PHY-3002 : Step(1562): len = 42827.2, overlap = 149.5
PHY-3002 : Step(1563): len = 42647.9, overlap = 150
PHY-3002 : Step(1564): len = 41478.1, overlap = 152
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.92561e-06
PHY-3002 : Step(1565): len = 46105.3, overlap = 156.5
PHY-3002 : Step(1566): len = 47145.8, overlap = 156.5
PHY-3002 : Step(1567): len = 49339.2, overlap = 151.25
PHY-3002 : Step(1568): len = 49680.2, overlap = 157
PHY-3002 : Step(1569): len = 49300.7, overlap = 156
PHY-3002 : Step(1570): len = 47941.7, overlap = 154
PHY-3002 : Step(1571): len = 47331.7, overlap = 157.75
PHY-3002 : Step(1572): len = 47377.4, overlap = 152.25
PHY-3002 : Step(1573): len = 47532.2, overlap = 151.25
PHY-3002 : Step(1574): len = 47753.3, overlap = 151.25
PHY-3002 : Step(1575): len = 47836.2, overlap = 151.25
PHY-3002 : Step(1576): len = 47764.3, overlap = 146.75
PHY-3002 : Step(1577): len = 47415.6, overlap = 146.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.38512e-05
PHY-3002 : Step(1578): len = 52789.9, overlap = 140
PHY-3002 : Step(1579): len = 53286.9, overlap = 137.75
PHY-3002 : Step(1580): len = 54883.3, overlap = 140.5
PHY-3002 : Step(1581): len = 56932.8, overlap = 140.25
PHY-3002 : Step(1582): len = 56767.4, overlap = 138.75
PHY-3002 : Step(1583): len = 56274.2, overlap = 134.25
PHY-3002 : Step(1584): len = 55400.4, overlap = 134.5
PHY-3002 : Step(1585): len = 55214.5, overlap = 135.75
PHY-3002 : Step(1586): len = 55509.9, overlap = 129.5
PHY-3002 : Step(1587): len = 55502.8, overlap = 129.75
PHY-3002 : Step(1588): len = 55446, overlap = 130
PHY-3002 : Step(1589): len = 55200.4, overlap = 136.25
PHY-3002 : Step(1590): len = 54915.9, overlap = 138
PHY-3002 : Step(1591): len = 54306, overlap = 137.5
PHY-3002 : Step(1592): len = 53754.1, overlap = 137.75
PHY-3002 : Step(1593): len = 53332.8, overlap = 142.25
PHY-3002 : Step(1594): len = 52917.8, overlap = 142.25
PHY-3002 : Step(1595): len = 52063.4, overlap = 142.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.77024e-05
PHY-3002 : Step(1596): len = 54969, overlap = 140.25
PHY-3002 : Step(1597): len = 56198.8, overlap = 142.25
PHY-3002 : Step(1598): len = 58026.6, overlap = 142.5
PHY-3002 : Step(1599): len = 58976.6, overlap = 142.75
PHY-3002 : Step(1600): len = 59465.2, overlap = 138
PHY-3002 : Step(1601): len = 60115.9, overlap = 142.5
PHY-3002 : Step(1602): len = 61165.9, overlap = 133.5
PHY-3002 : Step(1603): len = 61695, overlap = 133.5
PHY-3002 : Step(1604): len = 61512.9, overlap = 133.75
PHY-3002 : Step(1605): len = 61395.1, overlap = 138.25
PHY-3002 : Step(1606): len = 61458.7, overlap = 140.75
PHY-3002 : Step(1607): len = 61519, overlap = 140.75
PHY-3002 : Step(1608): len = 61613.1, overlap = 138.75
PHY-3002 : Step(1609): len = 61723.2, overlap = 134.75
PHY-3002 : Step(1610): len = 61291.6, overlap = 134.5
PHY-3002 : Step(1611): len = 60912.9, overlap = 129.75
PHY-3002 : Step(1612): len = 60542, overlap = 130
PHY-3002 : Step(1613): len = 59988.7, overlap = 129.75
PHY-3002 : Step(1614): len = 59534.2, overlap = 130
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 5.54048e-05
PHY-3002 : Step(1615): len = 61884.4, overlap = 139
PHY-3002 : Step(1616): len = 62858.2, overlap = 134.5
PHY-3002 : Step(1617): len = 64235.3, overlap = 132
PHY-3002 : Step(1618): len = 65290, overlap = 129.75
PHY-3002 : Step(1619): len = 65173.7, overlap = 125.25
PHY-3002 : Step(1620): len = 65133.8, overlap = 129
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.0001096
PHY-3002 : Step(1621): len = 67104.6, overlap = 126.75
PHY-3002 : Step(1622): len = 67924.5, overlap = 124
PHY-3002 : Step(1623): len = 69027.5, overlap = 121.75
PHY-3002 : Step(1624): len = 70418.1, overlap = 112.25
PHY-3002 : Step(1625): len = 71325.2, overlap = 112
PHY-3002 : Step(1626): len = 71851.9, overlap = 112
PHY-3002 : Step(1627): len = 72177.9, overlap = 106.75
PHY-3002 : Step(1628): len = 72077.7, overlap = 106.5
PHY-3002 : Step(1629): len = 72278, overlap = 101.25
PHY-3002 : Step(1630): len = 72509.3, overlap = 97.5
PHY-3002 : Step(1631): len = 72527, overlap = 104.25
PHY-3002 : Step(1632): len = 72522.7, overlap = 106.5
PHY-3002 : Step(1633): len = 72639.8, overlap = 101
PHY-3002 : Step(1634): len = 72668.9, overlap = 96.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000219201
PHY-3002 : Step(1635): len = 73614.9, overlap = 103
PHY-3002 : Step(1636): len = 74160.4, overlap = 100
PHY-3002 : Step(1637): len = 74712.7, overlap = 100
PHY-3002 : Step(1638): len = 75222.9, overlap = 95.5
PHY-3002 : Step(1639): len = 75574.3, overlap = 90.75
PHY-3002 : Step(1640): len = 75658.1, overlap = 86
PHY-3002 : Step(1641): len = 75641.3, overlap = 85.75
PHY-3002 : Step(1642): len = 75741.5, overlap = 79
PHY-3002 : Step(1643): len = 75675.9, overlap = 85.75
PHY-3002 : Step(1644): len = 75545.3, overlap = 87.75
PHY-3002 : Step(1645): len = 75678.4, overlap = 87.75
PHY-3002 : Step(1646): len = 75610.8, overlap = 94
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000427381
PHY-3002 : Step(1647): len = 76040.3, overlap = 93.75
PHY-3002 : Step(1648): len = 76437.4, overlap = 91.5
PHY-3002 : Step(1649): len = 76982.7, overlap = 84.5
PHY-3002 : Step(1650): len = 77180.6, overlap = 82.25
PHY-3002 : Step(1651): len = 77669.5, overlap = 89
PHY-3002 : Step(1652): len = 77960.9, overlap = 89
PHY-3002 : Step(1653): len = 78298.6, overlap = 89
PHY-3002 : Step(1654): len = 78666.5, overlap = 89
PHY-3002 : Step(1655): len = 79139.4, overlap = 88.75
PHY-3002 : Step(1656): len = 79135.2, overlap = 88.75
PHY-3002 : Step(1657): len = 79334.7, overlap = 86.25
PHY-3002 : Step(1658): len = 79593.5, overlap = 88.5
PHY-3002 : Step(1659): len = 79866.7, overlap = 88.5
PHY-3002 : Step(1660): len = 79977.4, overlap = 88.25
PHY-3002 : Step(1661): len = 80296.1, overlap = 87.75
PHY-3002 : Step(1662): len = 80683.9, overlap = 87.5
PHY-3002 : Step(1663): len = 80771.7, overlap = 87.25
PHY-3002 : Step(1664): len = 80645.3, overlap = 91.5
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00074095
PHY-3002 : Step(1665): len = 80823.9, overlap = 91.25
PHY-3002 : Step(1666): len = 81129.1, overlap = 88.75
PHY-3002 : Step(1667): len = 81443.7, overlap = 88.5
PHY-3002 : Step(1668): len = 81587.3, overlap = 88.5
PHY-3002 : Step(1669): len = 81620.2, overlap = 90.5
PHY-3002 : Step(1670): len = 81646.5, overlap = 85.75
PHY-3002 : Step(1671): len = 81729, overlap = 83.5
PHY-3002 : Step(1672): len = 81779.2, overlap = 83.25
PHY-3002 : Step(1673): len = 81819.1, overlap = 81
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00122013
PHY-3002 : Step(1674): len = 81922.8, overlap = 80.25
PHY-3002 : Step(1675): len = 82130.3, overlap = 80
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.021062s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (74.2%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.962592
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.08814e-06
PHY-3002 : Step(1676): len = 94205.5, overlap = 32
PHY-3002 : Step(1677): len = 90384.5, overlap = 32.75
PHY-3002 : Step(1678): len = 88004.9, overlap = 34.25
PHY-3002 : Step(1679): len = 85603.7, overlap = 34
PHY-3002 : Step(1680): len = 84070.6, overlap = 32.75
PHY-3002 : Step(1681): len = 82993.9, overlap = 32.75
PHY-3002 : Step(1682): len = 81694, overlap = 32.25
PHY-3002 : Step(1683): len = 80519.1, overlap = 32.25
PHY-3002 : Step(1684): len = 79905.4, overlap = 32.5
PHY-3002 : Step(1685): len = 79527, overlap = 32.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.17629e-06
PHY-3002 : Step(1686): len = 79460.1, overlap = 32
PHY-3002 : Step(1687): len = 79475.7, overlap = 32
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.23526e-05
PHY-3002 : Step(1688): len = 79391.7, overlap = 32
PHY-3002 : Step(1689): len = 79443.4, overlap = 32.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.962592
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.45877e-06
PHY-3002 : Step(1690): len = 79519.7, overlap = 57.5
PHY-3002 : Step(1691): len = 79581.5, overlap = 57.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.49175e-05
PHY-3002 : Step(1692): len = 79860, overlap = 57
PHY-3002 : Step(1693): len = 82368.2, overlap = 48.5
PHY-3002 : Step(1694): len = 83642.5, overlap = 44.5
PHY-3002 : Step(1695): len = 83890.9, overlap = 43.75
PHY-3002 : Step(1696): len = 84423, overlap = 39.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.98351e-05
PHY-3002 : Step(1697): len = 84374, overlap = 38.25
PHY-3002 : Step(1698): len = 85169.3, overlap = 36.5
PHY-3002 : Step(1699): len = 85417.8, overlap = 35
PHY-3002 : Step(1700): len = 85327.1, overlap = 32.5
PHY-3002 : Step(1701): len = 85498.3, overlap = 31.5
PHY-3002 : Step(1702): len = 85687.1, overlap = 29.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.96701e-05
PHY-3002 : Step(1703): len = 86182.1, overlap = 28.25
PHY-3002 : Step(1704): len = 86888.3, overlap = 26.25
PHY-3002 : Step(1705): len = 87359.7, overlap = 23
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.245791s wall, 0.312500s user + 0.109375s system = 0.421875s CPU (171.6%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.962592
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000238563
PHY-3002 : Step(1706): len = 95396.9, overlap = 4
PHY-3002 : Step(1707): len = 94132.6, overlap = 7.5
PHY-3002 : Step(1708): len = 92859.3, overlap = 11.5
PHY-3002 : Step(1709): len = 92084.2, overlap = 16.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000477126
PHY-3002 : Step(1710): len = 92340.4, overlap = 16
PHY-3002 : Step(1711): len = 92418.1, overlap = 15.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000954252
PHY-3002 : Step(1712): len = 92441.6, overlap = 15.25
PHY-3002 : Step(1713): len = 92441.6, overlap = 15.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009090s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 94991, Over = 0
PHY-3001 : Spreading special nets. 2 overflows in 2952 tiles.
PHY-3001 : 3 instances has been re-located, deltaX = 3, deltaY = 3.
PHY-3001 : Final: Len = 95029, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 395448, over cnt = 70(0%), over = 94, worst = 3
PHY-1002 : len = 395656, over cnt = 53(0%), over = 73, worst = 3
PHY-1002 : len = 395680, over cnt = 42(0%), over = 57, worst = 3
PHY-1002 : len = 395600, over cnt = 37(0%), over = 52, worst = 3
PHY-1002 : len = 355928, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.648871s wall, 0.671875s user + 0.046875s system = 0.718750s CPU (110.8%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 45 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 662 has valid locations, 55 needs to be replaced
PHY-3001 : design contains 768 instances, 655 slices, 24 macros(130 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 8847, tnet num: 1596, tinst num: 768, tnode num: 9887, tedge num: 15321.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1596 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.222847s wall, 0.218750s user + 0.031250s system = 0.250000s CPU (112.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 105969
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.959898
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1714): len = 105504, overlap = 0
PHY-3002 : Step(1715): len = 105501, overlap = 0
PHY-3002 : Step(1716): len = 105107, overlap = 1.25
PHY-3002 : Step(1717): len = 105077, overlap = 1.5
PHY-3002 : Step(1718): len = 104777, overlap = 2.75
PHY-3002 : Step(1719): len = 104608, overlap = 3
PHY-3002 : Step(1720): len = 104608, overlap = 3
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003811s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.959898
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.97949e-05
PHY-3002 : Step(1721): len = 104631, overlap = 4
PHY-3002 : Step(1722): len = 104631, overlap = 4
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.95898e-05
PHY-3002 : Step(1723): len = 104559, overlap = 4.25
PHY-3002 : Step(1724): len = 104576, overlap = 4.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00015918
PHY-3002 : Step(1725): len = 104616, overlap = 5
PHY-3002 : Step(1726): len = 104616, overlap = 5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.959898
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.00724e-05
PHY-3002 : Step(1727): len = 104579, overlap = 8.5
PHY-3002 : Step(1728): len = 104579, overlap = 8.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000120145
PHY-3002 : Step(1729): len = 104631, overlap = 8
PHY-3002 : Step(1730): len = 104650, overlap = 8
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00024029
PHY-3002 : Step(1731): len = 104725, overlap = 7
PHY-3002 : Step(1732): len = 104725, overlap = 7
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.030652s wall, 0.031250s user + 0.046875s system = 0.078125s CPU (254.9%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.959898
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000619234
PHY-3002 : Step(1733): len = 104929, overlap = 4
PHY-3002 : Step(1734): len = 105008, overlap = 3.75
PHY-3002 : Step(1735): len = 105015, overlap = 3.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007616s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (205.2%)

PHY-3001 : Legalized: Len = 105294, Over = 0
PHY-3001 : Spreading special nets. 3 overflows in 2952 tiles.
PHY-3001 : 5 instances has been re-located, deltaX = 5, deltaY = 3.
PHY-3001 : Final: Len = 105604, Over = 0
RUN-1003 : finish command "place -eco" in  1.280344s wall, 1.687500s user + 0.625000s system = 2.312500s CPU (180.6%)

RUN-1004 : used memory is 755 MB, reserved memory is 736 MB, peak memory is 1226 MB
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  14.101489s wall, 24.343750s user + 6.093750s system = 30.437500s CPU (215.8%)

RUN-1004 : used memory is 755 MB, reserved memory is 736 MB, peak memory is 1226 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 521 to 415
PHY-1001 : Pin misalignment score is improved from 415 to 415
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 770 instances
RUN-1001 : 334 mslices, 321 lslices, 45 pads, 61 brams, 1 dsps
RUN-1001 : There are total 1598 nets
RUN-1001 : 990 nets have 2 pins
RUN-1001 : 366 nets have [3 - 5] pins
RUN-1001 : 89 nets have [6 - 10] pins
RUN-1001 : 78 nets have [11 - 20] pins
RUN-1001 : 64 nets have [21 - 99] pins
RUN-1001 : 11 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 375000, over cnt = 99(0%), over = 128, worst = 2
PHY-1002 : len = 375240, over cnt = 81(0%), over = 106, worst = 2
PHY-1002 : len = 375128, over cnt = 58(0%), over = 74, worst = 2
PHY-1002 : len = 375104, over cnt = 50(0%), over = 62, worst = 2
PHY-1002 : len = 333472, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.706297s wall, 0.828125s user + 0.125000s system = 0.953125s CPU (134.9%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 219 to 15
PHY-1001 : End pin swap;  0.039155s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (119.7%)

PHY-1001 : End global routing;  1.927511s wall, 2.031250s user + 0.140625s system = 2.171875s CPU (112.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 37760, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 1.004166s wall, 1.000000s user + 0.031250s system = 1.031250s CPU (102.7%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 37680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 1; 0.207800s wall, 0.156250s user + 0.031250s system = 0.187500s CPU (90.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 37680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000016s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 64% nets.
PHY-1001 : Routed 90% nets.
PHY-1002 : len = 593552, over cnt = 91(0%), over = 91, worst = 1
PHY-1001 : End Routed; 9.587697s wall, 11.656250s user + 1.296875s system = 12.953125s CPU (135.1%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 589720, over cnt = 19(0%), over = 19, worst = 1
PHY-1001 : End DR Iter 1; 0.246835s wall, 0.250000s user + 0.015625s system = 0.265625s CPU (107.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 589432, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 2; 0.053897s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (202.9%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 589448, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 3; 0.029948s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (365.2%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 589464, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 589464
PHY-1001 : End DR Iter 4; 0.029132s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (107.3%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  13.570967s wall, 15.531250s user + 1.703125s system = 17.234375s CPU (127.0%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  15.713467s wall, 17.796875s user + 1.859375s system = 19.656250s CPU (125.1%)

RUN-1004 : used memory is 619 MB, reserved memory is 600 MB, peak memory is 1226 MB
RUN-1002 : start command "report_area -io_info -file cam_phy.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Utilization Statistics
#lut                 1249   out of  19600    6.37%
#reg                  257   out of  19600    1.31%
#le                  1304
  #lut only          1047   out of   1304   80.29%
  #reg only            55   out of   1304    4.22%
  #lut&reg            202   out of   1304   15.49%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   45   out of    188   23.94%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db cam_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 8847, tnet num: 1596, tinst num: 768, tnode num: 9887, tedge num: 15321.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file cam_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1596 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 8, clk_num = 5.
TMR-5009 WARNING: There are(is) 4 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in cam_phy.timing, timing summary in cam_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file cam_phy.timing" in  1.083571s wall, 0.984375s user + 0.109375s system = 1.093750s CPU (100.9%)

RUN-1004 : used memory is 985 MB, reserved memory is 968 MB, peak memory is 1226 MB
RUN-1002 : start command "bitgen -bit cam.bit -version 0X00 -g ucode:00000000110001110000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 770
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1598, pip num: 27603
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1724 valid insts, and 68200 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file cam.bit.
RUN-1003 : finish command "bitgen -bit cam.bit -version 0X00 -g ucode:00000000110001110000000000000000" in  4.825707s wall, 27.984375s user + 0.562500s system = 28.546875s CPU (591.6%)

RUN-1004 : used memory is 1002 MB, reserved memory is 987 MB, peak memory is 1226 MB
RUN-1002 : start command "download -bit cam.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit cam.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit cam.bit" in  1.582323s wall, 1.531250s user + 0.125000s system = 1.656250s CPU (104.7%)

RUN-1004 : used memory is 1125 MB, reserved memory is 1111 MB, peak memory is 1226 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.008189s wall, 0.609375s user + 0.765625s system = 1.375000s CPU (19.6%)

RUN-1004 : used memory is 1154 MB, reserved memory is 1141 MB, peak memory is 1226 MB
RUN-1003 : finish command "download -bit cam.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.204011s wall, 2.359375s user + 1.015625s system = 3.375000s CPU (36.7%)

RUN-1004 : used memory is 1092 MB, reserved memory is 1078 MB, peak memory is 1226 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file sources/rtl/camera_init.v
HDL-1007 : analyze verilog file sources/rtl/i2c_module.v
HDL-1007 : analyze verilog file sources/rtl/lcd_sync.v
HDL-1007 : analyze verilog file sources/rtl/test_camera.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/ip_ram.v
HDL-1007 : analyze verilog file sources/rtl/camera_reader.v
HDL-1007 : analyze verilog file sources/rtl/camera_init.v
HDL-1007 : analyze verilog file sources/rtl/i2c_module.v
HDL-1007 : analyze verilog file sources/rtl/lcd_sync.v
HDL-1007 : analyze verilog file sources/rtl/test_camera.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/ip_ram.v
HDL-1007 : analyze verilog file sources/rtl/camera_reader.v
RUN-1002 : start command "elaborate -top test_camera"
HDL-1007 : elaborate module test_camera in sources/rtl/test_camera.v(14)
HDL-1007 : elaborate module ip_pll in al_ip/ip_pll.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/Anlogic/TD4.6.1/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=16,FBCLK_DIV=17,CLKC0_DIV=20,CLKC1_DIV=42,CLKC2_DIV=126,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=19,CLKC1_CPHASE=41,CLKC2_CPHASE=125,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE") in D:/Anlogic/TD4.6.1/arch/eagle_macro.v(986)
HDL-1007 : elaborate module camera_init in sources/rtl/camera_init.v(14)
HDL-1007 : elaborate module i2c_module in sources/rtl/i2c_module.v(2)
HDL-1007 : elaborate module lcd_sync(IMG_Y=1) in sources/rtl/lcd_sync.v(14)
HDL-1007 : elaborate module camera_reader in sources/rtl/camera_reader.v(14)
HDL-1007 : elaborate module img_cache in al_ip/ip_ram.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=16,DATA_WIDTH_B=16,ADDR_WIDTH_A=16,ADDR_WIDTH_B=16,DATA_DEPTH_A=32800,DATA_DEPTH_B=32800,MODE="PDPW",REGMODE_B="OUTREG") in D:/Anlogic/TD4.6.1/arch/eagle_macro.v(1072)
HDL-5007 WARNING: actual bit length 20 differs from formal bit length 16 for port 'addra' in sources/rtl/test_camera.v(143)
HDL-1200 : Current top model is test_camera
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc sources/sdc/SparkRoad.adc"
RUN-1002 : start command "set_pin_assignment clk_24m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment cam_data[0]  LOCATION = H15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[1]  LOCATION = J16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[2]  LOCATION = K16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[3]  LOCATION = K15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[4]  LOCATION = G14; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[5]  LOCATION = H16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[6]  LOCATION = G16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[7]  LOCATION = H13; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_href  LOCATION = F15;  "
RUN-1002 : start command "set_pin_assignment cam_pclk  LOCATION = K12;  "
RUN-1002 : start command "set_pin_assignment cam_pwdn  LOCATION = F14;  "
RUN-1002 : start command "set_pin_assignment cam_rst  LOCATION = F13;  "
RUN-1002 : start command "set_pin_assignment cam_soic  LOCATION = D16; PULLTYPE = PULLUP;  "
RUN-1002 : start command "set_pin_assignment cam_soid  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment cam_vsync  LOCATION = E15;  "
RUN-1002 : start command "set_pin_assignment cam_xclk  LOCATION = J12;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G11;  "
RUN-1002 : start command "set_pin_assignment vga_clk  LOCATION = H2;  "
RUN-1002 : start command "set_pin_assignment vga_hsync  LOCATION = J3;  "
RUN-1002 : start command "set_pin_assignment vga_vsync  LOCATION = J4;  "
RUN-1002 : start command "set_pin_assignment vga_r[0]  LOCATION = K6;  "
RUN-1002 : start command "set_pin_assignment vga_r[1]  LOCATION = K3;  "
RUN-1002 : start command "set_pin_assignment vga_r[2]  LOCATION = K5;  "
RUN-1002 : start command "set_pin_assignment vga_r[3]  LOCATION = L4;  "
RUN-1002 : start command "set_pin_assignment vga_r[4]  LOCATION = M1;  "
RUN-1002 : start command "set_pin_assignment vga_r[5]  LOCATION = M2;  "
RUN-1002 : start command "set_pin_assignment vga_r[6]  LOCATION = L3;  "
RUN-1002 : start command "set_pin_assignment vga_r[7]  LOCATION = L5;  "
RUN-1002 : start command "set_pin_assignment vga_g[0]  LOCATION = L1;  "
RUN-1002 : start command "set_pin_assignment vga_g[1]  LOCATION = K2;  "
RUN-1002 : start command "set_pin_assignment vga_g[2]  LOCATION = K1;  "
RUN-1002 : start command "set_pin_assignment vga_g[3]  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment vga_g[4]  LOCATION = H3;  "
RUN-1002 : start command "set_pin_assignment vga_g[5]  LOCATION = J6;  "
RUN-1002 : start command "set_pin_assignment vga_g[6]  LOCATION = H1;  "
RUN-1002 : start command "set_pin_assignment vga_g[7]  LOCATION = H5;  "
RUN-1002 : start command "set_pin_assignment vga_b[0]  LOCATION = G1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[1]  LOCATION = F1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[2]  LOCATION = F2; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[3]  LOCATION = E1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[4]  LOCATION = G3; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[5]  LOCATION = E2; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[6]  LOCATION = D1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[7]  LOCATION = C1; SLEWRATE = FAST;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "test_camera"
SYN-1012 : SanityCheck: Model "camera_init"
SYN-1012 : SanityCheck: Model "i2c_module"
SYN-1012 : SanityCheck: Model "camera_reader"
SYN-1012 : SanityCheck: Model "img_cache"
SYN-1012 : SanityCheck: Model "ip_pll"
SYN-1012 : SanityCheck: Model "lcd_sync(IMG_Y=1)"
SYN-1043 : Mark ip_pll as IO macro for instance bufg_feedback
SYN-1016 : Merged 53 instances.
SYN-1016 : Merged 243 instances.
SYN-1011 : Flatten model test_camera
SYN-1011 : Flatten model camera_init
SYN-1011 : Flatten model i2c_module
SYN-1016 : Merged 3 instances.
SYN-1011 : Flatten model camera_reader
SYN-1011 : Flatten model img_cache
SYN-1011 : Flatten model ip_pll
SYN-1011 : Flatten model lcd_sync(IMG_Y=1)
SYN-1016 : Merged 12 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 4110/157 useful/useless nets, 3893/56 useful/useless insts
SYN-1019 : Optimized 5 mux instances.
SYN-1021 : Optimized 19 onehot mux instances.
SYN-1020 : Optimized 922 distributor mux.
SYN-1016 : Merged 3301 instances.
SYN-1015 : Optimize round 1, 4527 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 4545/183 useful/useless nets, 4334/2123 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 2204 better
SYN-1014 : Optimize round 3
SYN-1032 : 4544/0 useful/useless nets, 4333/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.302763s wall, 1.312500s user + 0.078125s system = 1.390625s CPU (106.7%)

RUN-1004 : used memory is 767 MB, reserved memory is 752 MB, peak memory is 1226 MB
RUN-1002 : start command "report_area -file cam_rtl.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Gate Statistics
#Basic gates         3515
  #and               1933
  #nand                 0
  #or                 580
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                283
  #bufif1               1
  #MX21               506
  #FADD                 0
  #DFF                212
  #LATCH                0
#MACRO_ADD             27
#MACRO_EQ             237
#MACRO_MULT             1
#MACRO_MUX            548

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |test_camera |3302   |212    |267    |
+----------------------------------------------+

RUN-1002 : start command "read_sdc cam.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -period 41.6 -waveform 0 20.8 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41600, rise: 0, fall: 20800.
RUN-1002 : start command "derive_pll_clocks -gen_basic_clock"
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "create_clock -add -name u_pll/pll_inst.refclk -period 41.667 "
RUN-1102 : create_clock: clock name: u_pll/pll_inst.refclk, type: 0, period: 41667, rise: 0, fall: 20833.
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[0] -source  -master_clock u_pll/pll_inst.refclk -multiply_by 1.063 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[1] -source  -master_clock u_pll/pll_inst.refclk -divide_by 1.976 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[2]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[2] -source  -master_clock u_pll/pll_inst.refclk -divide_by 5.929 "
RUN-1104 : Import SDC file cam.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db cam_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea cam_gate.area"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
SYN-2001 : Map 45 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "u_img/inst"
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5187/8 useful/useless nets, 4720/0 useful/useless insts
SYN-1016 : Merged 217 instances.
SYN-2571 : Optimize after map_dsp, round 1, 217 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 4970/0 useful/useless nets, 4503/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7260/0 useful/useless nets, 6834/0 useful/useless insts
SYN-1016 : Merged 1958 instances.
SYN-2501 : Optimize round 1, 3788 better
SYN-2501 : Optimize round 2
SYN-1032 : 5296/0 useful/useless nets, 4876/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 24 macro adder
SYN-1032 : 7601/13 useful/useless nets, 7181/13 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 26492, tnet num: 7610, tinst num: 7175, tnode num: 29819, tedge num: 39816.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 481 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7610 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 1216 (3.95), #lev = 34 (4.59)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.13 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6517 instances into 789 LUTs, name keeping = 29%.
SYN-3001 : Mapper removed 5 lut buffers
SYN-1001 : Packing model "test_camera" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1854/1 useful/useless nets, 1434/2 useful/useless insts
SYN-1015 : Optimize round 1, 6 better
SYN-1014 : Optimize round 2
SYN-1032 : 1851/0 useful/useless nets, 1431/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 221 DFF/LATCH to SEQ ...
SYN-4009 : Pack 12 carry chain into lslice
SYN-4007 : Packing 168 adder to BLE ...
SYN-4008 : Packed 168 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 784 LUT to BLE ...
SYN-4008 : Packed 784 LUT and 118 SEQ to BLE.
SYN-4003 : Packing 103 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (103 nodes)...
SYN-4004 : #1: Packed 32 SEQ (603 nodes)...
SYN-4005 : Packed 32 SEQ with LUT/SLICE
SYN-4006 : 640 single LUT's are left
SYN-4006 : 71 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 855/1097 primitive instances ...
RUN-1002 : start command "report_area -file cam_gate.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Utilization Statistics
#lut                 1161   out of  19600    5.92%
#reg                  221   out of  19600    1.13%
#le                  1216
  #lut only           995   out of   1216   81.83%
  #reg only            55   out of   1216    4.52%
  #lut&reg            166   out of   1216   13.65%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   45   out of    188   23.94%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |test_camera |1216  |1161  |221   |
+-------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea cam_gate.area" in  6.588620s wall, 6.437500s user + 0.296875s system = 6.734375s CPU (102.2%)

RUN-1004 : used memory is 772 MB, reserved memory is 755 MB, peak memory is 1226 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
RUN-1002 : start command "read_sdc cam.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -period 41.6 -waveform 0 20.8 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41600, rise: 0, fall: 20800.
RUN-1002 : start command "derive_pll_clocks -gen_basic_clock"
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "create_clock -add -name u_pll/pll_inst.refclk -period 41.667 "
RUN-1102 : create_clock: clock name: u_pll/pll_inst.refclk, type: 0, period: 41667, rise: 0, fall: 20833.
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[0] -source  -master_clock u_pll/pll_inst.refclk -multiply_by 1.063 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[1] -source  -master_clock u_pll/pll_inst.refclk -divide_by 1.976 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[2]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[2] -source  -master_clock u_pll/pll_inst.refclk -divide_by 5.929 "
RUN-1104 : Import SDC file cam.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db cam_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (93 clock/control pins, 2 other pins).
SYN-4027 : Net clk_cam is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net clk_sccb is clkc2 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_pad is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_pad is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "cam_pclk_pad" drive clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drive clk pins.
SYN-4024 : Net "u_camera_init/u_i2c_write/divider2[7]" drive clk pins.
SYN-4024 : Net "camera_wrreq" drive clk pins.
SYN-4025 : Tag rtl::Net cam_pclk_pad as clock net
SYN-4025 : Tag rtl::Net camera_wrreq as clock net
SYN-4025 : Tag rtl::Net clk_24m_pad as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net clk_sccb as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/divider2[7] as clock net
SYN-4026 : Tagged 8 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 24 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/u_i2c_write/divider2[7] to drive 16 clock pins.
SYN-4015 : Create BUFG instance for clk Net camera_wrreq to drive 8 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 726 instances
RUN-1001 : 305 mslices, 306 lslices, 45 pads, 61 brams, 1 dsps
RUN-1001 : There are total 1554 nets
RUN-1001 : 1014 nets have 2 pins
RUN-1001 : 354 nets have [3 - 5] pins
RUN-1001 : 74 nets have [6 - 10] pins
RUN-1001 : 29 nets have [11 - 20] pins
RUN-1001 : 72 nets have [21 - 99] pins
RUN-1001 : 11 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 724 instances, 611 slices, 24 macros(130 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 8523, tnet num: 1552, tinst num: 724, tnode num: 9422, tedge num: 14799.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1552 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.182661s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (119.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 483909
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.962592
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1736): len = 402067, overlap = 139.5
PHY-3002 : Step(1737): len = 348240, overlap = 139.5
PHY-3002 : Step(1738): len = 314095, overlap = 139.5
PHY-3002 : Step(1739): len = 288597, overlap = 137.25
PHY-3002 : Step(1740): len = 281338, overlap = 137.25
PHY-3002 : Step(1741): len = 272764, overlap = 137.25
PHY-3002 : Step(1742): len = 264422, overlap = 139.5
PHY-3002 : Step(1743): len = 259044, overlap = 137.25
PHY-3002 : Step(1744): len = 252224, overlap = 139.5
PHY-3002 : Step(1745): len = 245117, overlap = 139.5
PHY-3002 : Step(1746): len = 239919, overlap = 139.5
PHY-3002 : Step(1747): len = 233478, overlap = 139.5
PHY-3002 : Step(1748): len = 226508, overlap = 135
PHY-3002 : Step(1749): len = 222121, overlap = 137.25
PHY-3002 : Step(1750): len = 215955, overlap = 139.5
PHY-3002 : Step(1751): len = 206903, overlap = 139.5
PHY-3002 : Step(1752): len = 202456, overlap = 137.25
PHY-3002 : Step(1753): len = 197875, overlap = 139.5
PHY-3002 : Step(1754): len = 190760, overlap = 139.5
PHY-3002 : Step(1755): len = 186581, overlap = 137.25
PHY-3002 : Step(1756): len = 182165, overlap = 139.5
PHY-3002 : Step(1757): len = 173801, overlap = 139.5
PHY-3002 : Step(1758): len = 169564, overlap = 137.25
PHY-3002 : Step(1759): len = 165978, overlap = 139.5
PHY-3002 : Step(1760): len = 158630, overlap = 139.5
PHY-3002 : Step(1761): len = 154644, overlap = 137.25
PHY-3002 : Step(1762): len = 151760, overlap = 137.25
PHY-3002 : Step(1763): len = 146127, overlap = 139.5
PHY-3002 : Step(1764): len = 141019, overlap = 137.25
PHY-3002 : Step(1765): len = 138042, overlap = 137.25
PHY-3002 : Step(1766): len = 134646, overlap = 137.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.49113e-06
PHY-3002 : Step(1767): len = 149608, overlap = 123.75
PHY-3002 : Step(1768): len = 150348, overlap = 121.5
PHY-3002 : Step(1769): len = 140587, overlap = 123.75
PHY-3002 : Step(1770): len = 136796, overlap = 123.75
PHY-3002 : Step(1771): len = 134452, overlap = 123.75
PHY-3002 : Step(1772): len = 131492, overlap = 123.75
PHY-3002 : Step(1773): len = 126052, overlap = 123.75
PHY-3002 : Step(1774): len = 122716, overlap = 123.75
PHY-3002 : Step(1775): len = 119814, overlap = 124.25
PHY-3002 : Step(1776): len = 115562, overlap = 124.5
PHY-3002 : Step(1777): len = 112510, overlap = 129.75
PHY-3002 : Step(1778): len = 110281, overlap = 130
PHY-3002 : Step(1779): len = 106870, overlap = 137.5
PHY-3002 : Step(1780): len = 103715, overlap = 135.5
PHY-3002 : Step(1781): len = 101682, overlap = 135.75
PHY-3002 : Step(1782): len = 98945.9, overlap = 132
PHY-3002 : Step(1783): len = 94666.7, overlap = 132.5
PHY-3002 : Step(1784): len = 92331.9, overlap = 133.25
PHY-3002 : Step(1785): len = 90602.1, overlap = 133.5
PHY-3002 : Step(1786): len = 86588.7, overlap = 128.25
PHY-3002 : Step(1787): len = 83216.2, overlap = 129.25
PHY-3002 : Step(1788): len = 81833.2, overlap = 129.75
PHY-3002 : Step(1789): len = 79104.6, overlap = 131
PHY-3002 : Step(1790): len = 75204.7, overlap = 132
PHY-3002 : Step(1791): len = 73766.3, overlap = 133
PHY-3002 : Step(1792): len = 72563.5, overlap = 133.75
PHY-3002 : Step(1793): len = 67558.4, overlap = 137.75
PHY-3002 : Step(1794): len = 65446.8, overlap = 144
PHY-3002 : Step(1795): len = 64185.2, overlap = 142.75
PHY-3002 : Step(1796): len = 61977, overlap = 143.5
PHY-3002 : Step(1797): len = 60651.1, overlap = 143
PHY-3002 : Step(1798): len = 59257.4, overlap = 148
PHY-3002 : Step(1799): len = 57832.6, overlap = 148.5
PHY-3002 : Step(1800): len = 56753.6, overlap = 148.75
PHY-3002 : Step(1801): len = 54900.4, overlap = 149.25
PHY-3002 : Step(1802): len = 52282.9, overlap = 150.5
PHY-3002 : Step(1803): len = 51220.5, overlap = 150.25
PHY-3002 : Step(1804): len = 50395.7, overlap = 150.5
PHY-3002 : Step(1805): len = 48536.2, overlap = 152
PHY-3002 : Step(1806): len = 47564.6, overlap = 150
PHY-3002 : Step(1807): len = 46843.4, overlap = 148.75
PHY-3002 : Step(1808): len = 46095, overlap = 150.25
PHY-3002 : Step(1809): len = 45745.6, overlap = 151
PHY-3002 : Step(1810): len = 45803.3, overlap = 153.75
PHY-3002 : Step(1811): len = 45910.7, overlap = 157.5
PHY-3002 : Step(1812): len = 45626.6, overlap = 155.25
PHY-3002 : Step(1813): len = 44872.6, overlap = 157
PHY-3002 : Step(1814): len = 43786.1, overlap = 157.75
PHY-3002 : Step(1815): len = 43219.8, overlap = 152.75
PHY-3002 : Step(1816): len = 42574.6, overlap = 152.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.98226e-06
PHY-3002 : Step(1817): len = 48526.5, overlap = 154.75
PHY-3002 : Step(1818): len = 48780.7, overlap = 152.5
PHY-3002 : Step(1819): len = 49331, overlap = 152.25
PHY-3002 : Step(1820): len = 49238, overlap = 152
PHY-3002 : Step(1821): len = 48588.6, overlap = 144
PHY-3002 : Step(1822): len = 48740.1, overlap = 141.5
PHY-3002 : Step(1823): len = 49351.5, overlap = 141.25
PHY-3002 : Step(1824): len = 49714.5, overlap = 138.75
PHY-3002 : Step(1825): len = 49943.5, overlap = 141.5
PHY-3002 : Step(1826): len = 49872, overlap = 130
PHY-3002 : Step(1827): len = 49522.8, overlap = 131.75
PHY-3002 : Step(1828): len = 49087.4, overlap = 125.5
PHY-3002 : Step(1829): len = 49154.2, overlap = 127.75
PHY-3002 : Step(1830): len = 49634.6, overlap = 140.5
PHY-3002 : Step(1831): len = 49794.6, overlap = 146
PHY-3002 : Step(1832): len = 49295.3, overlap = 142.25
PHY-3002 : Step(1833): len = 48755, overlap = 143.25
PHY-3002 : Step(1834): len = 48017, overlap = 141.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.79645e-05
PHY-3002 : Step(1835): len = 53691.6, overlap = 139.25
PHY-3002 : Step(1836): len = 54452.4, overlap = 137
PHY-3002 : Step(1837): len = 55227.9, overlap = 138.75
PHY-3002 : Step(1838): len = 55364.7, overlap = 138.75
PHY-3002 : Step(1839): len = 55008.5, overlap = 138.5
PHY-3002 : Step(1840): len = 54255.1, overlap = 139.5
PHY-3002 : Step(1841): len = 53777.4, overlap = 144
PHY-3002 : Step(1842): len = 53933.2, overlap = 144
PHY-3002 : Step(1843): len = 54228.4, overlap = 149.25
PHY-3002 : Step(1844): len = 54090, overlap = 144.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 3.5929e-05
PHY-3002 : Step(1845): len = 57603, overlap = 149.25
PHY-3002 : Step(1846): len = 60154.7, overlap = 149.5
PHY-3002 : Step(1847): len = 61963.6, overlap = 154
PHY-3002 : Step(1848): len = 62715.8, overlap = 149.5
PHY-3002 : Step(1849): len = 63573.4, overlap = 143
PHY-3002 : Step(1850): len = 64345.1, overlap = 143.25
PHY-3002 : Step(1851): len = 63953, overlap = 141.5
PHY-3002 : Step(1852): len = 63457, overlap = 150.75
PHY-3002 : Step(1853): len = 62799.6, overlap = 148.5
PHY-3002 : Step(1854): len = 62669.1, overlap = 139.75
PHY-3002 : Step(1855): len = 62592.3, overlap = 142.25
PHY-3002 : Step(1856): len = 62575.9, overlap = 142.25
PHY-3002 : Step(1857): len = 62173.7, overlap = 137.75
PHY-3002 : Step(1858): len = 61628.3, overlap = 135
PHY-3002 : Step(1859): len = 61089, overlap = 134.25
PHY-3002 : Step(1860): len = 60596.9, overlap = 134
PHY-3002 : Step(1861): len = 60284, overlap = 129.25
PHY-3002 : Step(1862): len = 60036.4, overlap = 124.75
PHY-3002 : Step(1863): len = 59515.7, overlap = 129
PHY-3002 : Step(1864): len = 58943.1, overlap = 129
PHY-3002 : Step(1865): len = 58630.8, overlap = 131.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 7.18581e-05
PHY-3002 : Step(1866): len = 60834.8, overlap = 119.75
PHY-3002 : Step(1867): len = 61579.1, overlap = 122
PHY-3002 : Step(1868): len = 62128.2, overlap = 119.75
PHY-3002 : Step(1869): len = 62955.4, overlap = 117.5
PHY-3002 : Step(1870): len = 62957.6, overlap = 119.5
PHY-3002 : Step(1871): len = 62917.1, overlap = 119.5
PHY-3002 : Step(1872): len = 62821.5, overlap = 112.25
PHY-3002 : Step(1873): len = 62882.9, overlap = 109.75
PHY-3002 : Step(1874): len = 62930.3, overlap = 111.75
PHY-3002 : Step(1875): len = 63057.3, overlap = 115.75
PHY-3002 : Step(1876): len = 63132, overlap = 120.25
PHY-3002 : Step(1877): len = 63311.8, overlap = 119.75
PHY-3002 : Step(1878): len = 63301.4, overlap = 119.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000143716
PHY-3002 : Step(1879): len = 64705, overlap = 117
PHY-3002 : Step(1880): len = 65282.7, overlap = 119.25
PHY-3002 : Step(1881): len = 66079.5, overlap = 116.25
PHY-3002 : Step(1882): len = 66121.4, overlap = 111.25
PHY-3002 : Step(1883): len = 66274.8, overlap = 110.75
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000254127
PHY-3002 : Step(1884): len = 67054.2, overlap = 108.5
PHY-3002 : Step(1885): len = 67379.2, overlap = 108.5
PHY-3002 : Step(1886): len = 67664.8, overlap = 106.25
PHY-3002 : Step(1887): len = 68783.8, overlap = 108
PHY-3002 : Step(1888): len = 69519.4, overlap = 112
PHY-3002 : Step(1889): len = 69545.8, overlap = 112
PHY-3002 : Step(1890): len = 69509.8, overlap = 103
PHY-3002 : Step(1891): len = 69530, overlap = 103
PHY-3002 : Step(1892): len = 69567, overlap = 103
PHY-3002 : Step(1893): len = 69688.7, overlap = 102.25
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000478613
PHY-3002 : Step(1894): len = 70041.6, overlap = 102
PHY-3002 : Step(1895): len = 70251.3, overlap = 102
PHY-3002 : Step(1896): len = 70418.5, overlap = 99.5
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000694165
PHY-3002 : Step(1897): len = 70588.5, overlap = 99.25
PHY-3002 : Step(1898): len = 70891.2, overlap = 99.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.013647s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (114.5%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.962592
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.22821e-06
PHY-3002 : Step(1899): len = 87602.8, overlap = 31.5
PHY-3002 : Step(1900): len = 86909.1, overlap = 31.5
PHY-3002 : Step(1901): len = 85720.2, overlap = 31.5
PHY-3002 : Step(1902): len = 84294.1, overlap = 31.25
PHY-3002 : Step(1903): len = 81376.4, overlap = 32.75
PHY-3002 : Step(1904): len = 80763.2, overlap = 33.75
PHY-3002 : Step(1905): len = 80113.9, overlap = 34.5
PHY-3002 : Step(1906): len = 79161.4, overlap = 35.25
PHY-3002 : Step(1907): len = 78791.1, overlap = 36
PHY-3002 : Step(1908): len = 78305.8, overlap = 36.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.45643e-06
PHY-3002 : Step(1909): len = 78185.2, overlap = 36.75
PHY-3002 : Step(1910): len = 78231.7, overlap = 37.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.29129e-05
PHY-3002 : Step(1911): len = 78170.6, overlap = 37.5
PHY-3002 : Step(1912): len = 78787.1, overlap = 38.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.58257e-05
PHY-3002 : Step(1913): len = 78926.8, overlap = 38
PHY-3002 : Step(1914): len = 79191.7, overlap = 37.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 4.16685e-05
PHY-3002 : Step(1915): len = 79387.3, overlap = 37.25
PHY-3002 : Step(1916): len = 80869.1, overlap = 36.75
PHY-3002 : Step(1917): len = 81885.1, overlap = 36.25
PHY-3002 : Step(1918): len = 81958.4, overlap = 35.5
PHY-3002 : Step(1919): len = 82056.9, overlap = 33
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 8.3337e-05
PHY-3002 : Step(1920): len = 82273.1, overlap = 31
PHY-3002 : Step(1921): len = 82846.8, overlap = 28.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.962592
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.83822e-05
PHY-3002 : Step(1922): len = 82631.1, overlap = 45
PHY-3002 : Step(1923): len = 83228.2, overlap = 40.25
PHY-3002 : Step(1924): len = 84347.7, overlap = 33
PHY-3002 : Step(1925): len = 84492.3, overlap = 30.75
PHY-3002 : Step(1926): len = 84263.2, overlap = 30.5
PHY-3002 : Step(1927): len = 84224.5, overlap = 29
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.67645e-05
PHY-3002 : Step(1928): len = 84350.1, overlap = 28.5
PHY-3002 : Step(1929): len = 84761.1, overlap = 27.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.4879e-05
PHY-3002 : Step(1930): len = 85032.1, overlap = 26.25
PHY-3002 : Step(1931): len = 86044.3, overlap = 24.75
PHY-3002 : Step(1932): len = 86336.4, overlap = 24.5
PHY-3002 : Step(1933): len = 86289.7, overlap = 24
PHY-3002 : Step(1934): len = 86312.4, overlap = 24.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.236213s wall, 0.328125s user + 0.125000s system = 0.453125s CPU (191.8%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.962592
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000323103
PHY-3002 : Step(1935): len = 94018.2, overlap = 3.25
PHY-3002 : Step(1936): len = 92566.2, overlap = 6
PHY-3002 : Step(1937): len = 91360.7, overlap = 10
PHY-3002 : Step(1938): len = 90625, overlap = 13.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000646205
PHY-3002 : Step(1939): len = 90973.4, overlap = 10.75
PHY-3002 : Step(1940): len = 91008.8, overlap = 11.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00129241
PHY-3002 : Step(1941): len = 90926.7, overlap = 12.75
PHY-3002 : Step(1942): len = 90926.7, overlap = 12.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008978s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 93324.3, Over = 0
PHY-3001 : Spreading special nets. 2 overflows in 2952 tiles.
PHY-3001 : 2 instances has been re-located, deltaX = 2, deltaY = 2.
PHY-3001 : Final: Len = 93348.3, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 386872, over cnt = 46(0%), over = 53, worst = 2
PHY-1002 : len = 386960, over cnt = 29(0%), over = 32, worst = 2
PHY-1002 : len = 387056, over cnt = 26(0%), over = 27, worst = 2
PHY-1002 : len = 384944, over cnt = 15(0%), over = 15, worst = 1
PHY-1002 : len = 363088, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.644953s wall, 0.640625s user + 0.078125s system = 0.718750s CPU (111.4%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 45 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 662 has valid locations, 55 needs to be replaced
PHY-3001 : design contains 768 instances, 655 slices, 24 macros(130 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 8847, tnet num: 1596, tinst num: 768, tnode num: 9887, tedge num: 15321.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1596 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.226052s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (96.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 104310
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.959898
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1943): len = 103790, overlap = 0
PHY-3002 : Step(1944): len = 103703, overlap = 0
PHY-3002 : Step(1945): len = 103283, overlap = 0
PHY-3002 : Step(1946): len = 103084, overlap = 0
PHY-3002 : Step(1947): len = 102946, overlap = 0
PHY-3002 : Step(1948): len = 102710, overlap = 1.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004050s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.959898
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.7245e-05
PHY-3002 : Step(1949): len = 102746, overlap = 3.75
PHY-3002 : Step(1950): len = 102770, overlap = 3.75
PHY-3002 : Step(1951): len = 102738, overlap = 3.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00011449
PHY-3002 : Step(1952): len = 102713, overlap = 3.75
PHY-3002 : Step(1953): len = 102713, overlap = 3.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00022898
PHY-3002 : Step(1954): len = 102788, overlap = 2.5
PHY-3002 : Step(1955): len = 102788, overlap = 2.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.959898
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.01419e-05
PHY-3002 : Step(1956): len = 102707, overlap = 7.5
PHY-3002 : Step(1957): len = 102707, overlap = 7.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000168113
PHY-3002 : Step(1958): len = 102825, overlap = 6
PHY-3002 : Step(1959): len = 102825, overlap = 6
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000336225
PHY-3002 : Step(1960): len = 102883, overlap = 4.5
PHY-3002 : Step(1961): len = 102893, overlap = 4.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.049445s wall, 0.046875s user + 0.031250s system = 0.078125s CPU (158.0%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.959898
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000613868
PHY-3002 : Step(1962): len = 102913, overlap = 1.75
PHY-3002 : Step(1963): len = 102923, overlap = 2.25
PHY-3002 : Step(1964): len = 102929, overlap = 2.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006407s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 103125, Over = 0
PHY-3001 : Spreading special nets. 3 overflows in 2952 tiles.
PHY-3001 : 6 instances has been re-located, deltaX = 4, deltaY = 6.
PHY-3001 : Final: Len = 103198, Over = 0
RUN-1003 : finish command "place -eco" in  1.285270s wall, 1.843750s user + 0.640625s system = 2.484375s CPU (193.3%)

RUN-1004 : used memory is 772 MB, reserved memory is 755 MB, peak memory is 1226 MB
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  12.937404s wall, 21.406250s user + 5.984375s system = 27.390625s CPU (211.7%)

RUN-1004 : used memory is 772 MB, reserved memory is 755 MB, peak memory is 1226 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 513 to 406
PHY-1001 : Pin misalignment score is improved from 406 to 400
PHY-1001 : Pin misalignment score is improved from 400 to 400
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 770 instances
RUN-1001 : 334 mslices, 321 lslices, 45 pads, 61 brams, 1 dsps
RUN-1001 : There are total 1598 nets
RUN-1001 : 990 nets have 2 pins
RUN-1001 : 366 nets have [3 - 5] pins
RUN-1001 : 86 nets have [6 - 10] pins
RUN-1001 : 81 nets have [11 - 20] pins
RUN-1001 : 64 nets have [21 - 99] pins
RUN-1001 : 11 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 370176, over cnt = 94(0%), over = 113, worst = 2
PHY-1002 : len = 370264, over cnt = 73(0%), over = 88, worst = 2
PHY-1002 : len = 370320, over cnt = 53(0%), over = 63, worst = 2
PHY-1002 : len = 370024, over cnt = 52(0%), over = 60, worst = 2
PHY-1002 : len = 329696, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.729603s wall, 0.734375s user + 0.062500s system = 0.796875s CPU (109.2%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 231 to 18
PHY-1001 : End pin swap;  0.038855s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (80.4%)

PHY-1001 : End global routing;  1.943072s wall, 1.953125s user + 0.078125s system = 2.031250s CPU (104.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 35560, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 1.315439s wall, 1.328125s user + 0.062500s system = 1.390625s CPU (105.7%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 35568, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 1; 0.064150s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (97.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 35568, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000018s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 66% nets.
PHY-1001 : Routed 90% nets.
PHY-1002 : len = 594832, over cnt = 81(0%), over = 82, worst = 2
PHY-1001 : End Routed; 9.005805s wall, 10.984375s user + 1.453125s system = 12.437500s CPU (138.1%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 591120, over cnt = 24(0%), over = 24, worst = 1
PHY-1001 : End DR Iter 1; 0.213610s wall, 0.234375s user + 0.046875s system = 0.281250s CPU (131.7%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 590568, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 2; 0.049136s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (159.0%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 590552, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 590552
PHY-1001 : End DR Iter 3; 0.029288s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (160.1%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  13.123579s wall, 14.921875s user + 1.968750s system = 16.890625s CPU (128.7%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  15.329699s wall, 17.140625s user + 2.078125s system = 19.218750s CPU (125.4%)

RUN-1004 : used memory is 770 MB, reserved memory is 752 MB, peak memory is 1226 MB
RUN-1002 : start command "report_area -io_info -file cam_phy.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Utilization Statistics
#lut                 1249   out of  19600    6.37%
#reg                  257   out of  19600    1.31%
#le                  1304
  #lut only          1047   out of   1304   80.29%
  #reg only            55   out of   1304    4.22%
  #lut&reg            202   out of   1304   15.49%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   45   out of    188   23.94%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db cam_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 8847, tnet num: 1596, tinst num: 768, tnode num: 9887, tedge num: 15321.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file cam_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1596 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 8, clk_num = 5.
TMR-5009 WARNING: There are(is) 4 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in cam_phy.timing, timing summary in cam_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file cam_phy.timing" in  1.079093s wall, 1.000000s user + 0.093750s system = 1.093750s CPU (101.4%)

RUN-1004 : used memory is 1070 MB, reserved memory is 1054 MB, peak memory is 1226 MB
RUN-1002 : start command "bitgen -bit cam.bit -version 0X00 -g ucode:00000000110001110000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 770
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1598, pip num: 27696
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1765 valid insts, and 68376 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file cam.bit.
RUN-1003 : finish command "bitgen -bit cam.bit -version 0X00 -g ucode:00000000110001110000000000000000" in  4.882093s wall, 28.640625s user + 0.750000s system = 29.390625s CPU (602.0%)

RUN-1004 : used memory is 1074 MB, reserved memory is 1058 MB, peak memory is 1226 MB
RUN-1002 : start command "download -bit cam.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit cam.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit cam.bit" in  1.583262s wall, 1.578125s user + 0.078125s system = 1.656250s CPU (104.6%)

RUN-1004 : used memory is 1144 MB, reserved memory is 1127 MB, peak memory is 1226 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.031648s wall, 0.531250s user + 0.921875s system = 1.453125s CPU (20.7%)

RUN-1004 : used memory is 1173 MB, reserved memory is 1157 MB, peak memory is 1226 MB
RUN-1003 : finish command "download -bit cam.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.196978s wall, 2.234375s user + 1.046875s system = 3.281250s CPU (35.7%)

RUN-1004 : used memory is 1109 MB, reserved memory is 1092 MB, peak memory is 1226 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file sources/rtl/camera_init.v
HDL-1007 : analyze verilog file sources/rtl/i2c_module.v
HDL-1007 : analyze verilog file sources/rtl/lcd_sync.v
HDL-1007 : analyze verilog file sources/rtl/test_camera.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/ip_ram.v
HDL-1007 : analyze verilog file sources/rtl/camera_reader.v
HDL-1007 : analyze verilog file sources/rtl/camera_init.v
HDL-1007 : analyze verilog file sources/rtl/i2c_module.v
HDL-1007 : analyze verilog file sources/rtl/lcd_sync.v
HDL-1007 : analyze verilog file sources/rtl/test_camera.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/ip_ram.v
HDL-1007 : analyze verilog file sources/rtl/camera_reader.v
RUN-1002 : start command "elaborate -top test_camera"
HDL-1007 : elaborate module test_camera in sources/rtl/test_camera.v(14)
HDL-1007 : elaborate module ip_pll in al_ip/ip_pll.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/Anlogic/TD4.6.1/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=16,FBCLK_DIV=17,CLKC0_DIV=20,CLKC1_DIV=42,CLKC2_DIV=126,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=19,CLKC1_CPHASE=41,CLKC2_CPHASE=125,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE") in D:/Anlogic/TD4.6.1/arch/eagle_macro.v(986)
HDL-1007 : elaborate module camera_init in sources/rtl/camera_init.v(14)
HDL-1007 : elaborate module i2c_module in sources/rtl/i2c_module.v(2)
HDL-1007 : elaborate module lcd_sync(IMG_Y=1) in sources/rtl/lcd_sync.v(14)
HDL-1007 : elaborate module camera_reader in sources/rtl/camera_reader.v(14)
HDL-1007 : elaborate module img_cache in al_ip/ip_ram.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=16,DATA_WIDTH_B=16,ADDR_WIDTH_A=16,ADDR_WIDTH_B=16,DATA_DEPTH_A=32800,DATA_DEPTH_B=32800,MODE="PDPW",REGMODE_B="OUTREG") in D:/Anlogic/TD4.6.1/arch/eagle_macro.v(1072)
HDL-5007 WARNING: actual bit length 20 differs from formal bit length 16 for port 'addra' in sources/rtl/test_camera.v(143)
HDL-1200 : Current top model is test_camera
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc sources/sdc/SparkRoad.adc"
RUN-1002 : start command "set_pin_assignment clk_24m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment cam_data[0]  LOCATION = H15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[1]  LOCATION = J16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[2]  LOCATION = K16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[3]  LOCATION = K15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[4]  LOCATION = G14; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[5]  LOCATION = H16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[6]  LOCATION = G16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[7]  LOCATION = H13; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_href  LOCATION = F15;  "
RUN-1002 : start command "set_pin_assignment cam_pclk  LOCATION = K12;  "
RUN-1002 : start command "set_pin_assignment cam_pwdn  LOCATION = F14;  "
RUN-1002 : start command "set_pin_assignment cam_rst  LOCATION = F13;  "
RUN-1002 : start command "set_pin_assignment cam_soic  LOCATION = D16; PULLTYPE = PULLUP;  "
RUN-1002 : start command "set_pin_assignment cam_soid  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment cam_vsync  LOCATION = E15;  "
RUN-1002 : start command "set_pin_assignment cam_xclk  LOCATION = J12;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G11;  "
RUN-1002 : start command "set_pin_assignment vga_clk  LOCATION = H2;  "
RUN-1002 : start command "set_pin_assignment vga_hsync  LOCATION = J3;  "
RUN-1002 : start command "set_pin_assignment vga_vsync  LOCATION = J4;  "
RUN-1002 : start command "set_pin_assignment vga_r[0]  LOCATION = K6;  "
RUN-1002 : start command "set_pin_assignment vga_r[1]  LOCATION = K3;  "
RUN-1002 : start command "set_pin_assignment vga_r[2]  LOCATION = K5;  "
RUN-1002 : start command "set_pin_assignment vga_r[3]  LOCATION = L4;  "
RUN-1002 : start command "set_pin_assignment vga_r[4]  LOCATION = M1;  "
RUN-1002 : start command "set_pin_assignment vga_r[5]  LOCATION = M2;  "
RUN-1002 : start command "set_pin_assignment vga_r[6]  LOCATION = L3;  "
RUN-1002 : start command "set_pin_assignment vga_r[7]  LOCATION = L5;  "
RUN-1002 : start command "set_pin_assignment vga_g[0]  LOCATION = L1;  "
RUN-1002 : start command "set_pin_assignment vga_g[1]  LOCATION = K2;  "
RUN-1002 : start command "set_pin_assignment vga_g[2]  LOCATION = K1;  "
RUN-1002 : start command "set_pin_assignment vga_g[3]  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment vga_g[4]  LOCATION = H3;  "
RUN-1002 : start command "set_pin_assignment vga_g[5]  LOCATION = J6;  "
RUN-1002 : start command "set_pin_assignment vga_g[6]  LOCATION = H1;  "
RUN-1002 : start command "set_pin_assignment vga_g[7]  LOCATION = H5;  "
RUN-1002 : start command "set_pin_assignment vga_b[0]  LOCATION = G1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[1]  LOCATION = F1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[2]  LOCATION = F2; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[3]  LOCATION = E1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[4]  LOCATION = G3; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[5]  LOCATION = E2; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[6]  LOCATION = D1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[7]  LOCATION = C1; SLEWRATE = FAST;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "test_camera"
SYN-1012 : SanityCheck: Model "camera_init"
SYN-1012 : SanityCheck: Model "i2c_module"
SYN-1012 : SanityCheck: Model "camera_reader"
SYN-1012 : SanityCheck: Model "img_cache"
SYN-1012 : SanityCheck: Model "ip_pll"
SYN-1012 : SanityCheck: Model "lcd_sync(IMG_Y=1)"
SYN-1043 : Mark ip_pll as IO macro for instance bufg_feedback
SYN-1016 : Merged 8 instances.
SYN-1016 : Merged 53 instances.
SYN-1016 : Merged 243 instances.
SYN-1011 : Flatten model test_camera
SYN-1011 : Flatten model camera_init
SYN-1011 : Flatten model i2c_module
SYN-1016 : Merged 3 instances.
SYN-1011 : Flatten model camera_reader
SYN-1011 : Flatten model img_cache
SYN-1011 : Flatten model ip_pll
SYN-1011 : Flatten model lcd_sync(IMG_Y=1)
SYN-1016 : Merged 12 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 4110/157 useful/useless nets, 3893/56 useful/useless insts
SYN-1019 : Optimized 5 mux instances.
SYN-1021 : Optimized 19 onehot mux instances.
SYN-1020 : Optimized 922 distributor mux.
SYN-1016 : Merged 3301 instances.
SYN-1015 : Optimize round 1, 4527 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 4545/183 useful/useless nets, 4334/2123 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 2204 better
SYN-1014 : Optimize round 3
SYN-1032 : 4544/0 useful/useless nets, 4333/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.195951s wall, 1.234375s user + 0.062500s system = 1.296875s CPU (108.4%)

RUN-1004 : used memory is 737 MB, reserved memory is 769 MB, peak memory is 1226 MB
RUN-1002 : start command "report_area -file cam_rtl.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Gate Statistics
#Basic gates         3515
  #and               1933
  #nand                 0
  #or                 580
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                283
  #bufif1               1
  #MX21               506
  #FADD                 0
  #DFF                212
  #LATCH                0
#MACRO_ADD             27
#MACRO_EQ             237
#MACRO_MULT             1
#MACRO_MUX            548

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |test_camera |3302   |212    |267    |
+----------------------------------------------+

RUN-1002 : start command "read_sdc cam.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -period 41.6 -waveform 0 20.8 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41600, rise: 0, fall: 20800.
RUN-1002 : start command "derive_pll_clocks -gen_basic_clock"
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "create_clock -add -name u_pll/pll_inst.refclk -period 41.667 "
RUN-1102 : create_clock: clock name: u_pll/pll_inst.refclk, type: 0, period: 41667, rise: 0, fall: 20833.
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[1] -source  -master_clock u_pll/pll_inst.refclk -divide_by 1.976 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[2]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[2] -source  -master_clock u_pll/pll_inst.refclk -divide_by 5.929 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[0] -source  -master_clock u_pll/pll_inst.refclk -multiply_by 1.063 "
RUN-1104 : Import SDC file cam.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db cam_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea cam_gate.area"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
SYN-2001 : Map 45 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "u_img/inst"
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5187/8 useful/useless nets, 4720/0 useful/useless insts
SYN-1016 : Merged 217 instances.
SYN-2571 : Optimize after map_dsp, round 1, 217 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 4970/0 useful/useless nets, 4503/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7260/0 useful/useless nets, 6834/0 useful/useless insts
SYN-1016 : Merged 1958 instances.
SYN-2501 : Optimize round 1, 3788 better
SYN-2501 : Optimize round 2
SYN-1032 : 5296/0 useful/useless nets, 4876/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 24 macro adder
SYN-1032 : 7601/13 useful/useless nets, 7181/13 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 26500, tnet num: 7610, tinst num: 7175, tnode num: 29827, tedge num: 39832.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 481 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7610 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 1216 (3.95), #lev = 34 (4.59)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.13 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6517 instances into 789 LUTs, name keeping = 29%.
SYN-3001 : Mapper removed 5 lut buffers
SYN-1001 : Packing model "test_camera" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1854/1 useful/useless nets, 1434/2 useful/useless insts
SYN-1015 : Optimize round 1, 6 better
SYN-1014 : Optimize round 2
SYN-1032 : 1851/0 useful/useless nets, 1431/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 221 DFF/LATCH to SEQ ...
SYN-4009 : Pack 12 carry chain into lslice
SYN-4007 : Packing 168 adder to BLE ...
SYN-4008 : Packed 168 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 784 LUT to BLE ...
SYN-4008 : Packed 784 LUT and 118 SEQ to BLE.
SYN-4003 : Packing 103 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (103 nodes)...
SYN-4004 : #1: Packed 32 SEQ (603 nodes)...
SYN-4005 : Packed 32 SEQ with LUT/SLICE
SYN-4006 : 640 single LUT's are left
SYN-4006 : 71 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 855/1097 primitive instances ...
RUN-1002 : start command "report_area -file cam_gate.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Utilization Statistics
#lut                 1163   out of  19600    5.93%
#reg                  221   out of  19600    1.13%
#le                  1215
  #lut only           994   out of   1215   81.81%
  #reg only            52   out of   1215    4.28%
  #lut&reg            169   out of   1215   13.91%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   45   out of    188   23.94%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |test_camera |1215  |1163  |221   |
+-------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea cam_gate.area" in  6.657257s wall, 6.640625s user + 0.187500s system = 6.828125s CPU (102.6%)

RUN-1004 : used memory is 740 MB, reserved memory is 769 MB, peak memory is 1226 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
RUN-1002 : start command "read_sdc cam.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -period 41.6 -waveform 0 20.8 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41600, rise: 0, fall: 20800.
RUN-1002 : start command "derive_pll_clocks -gen_basic_clock"
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "create_clock -add -name u_pll/pll_inst.refclk -period 41.667 "
RUN-1102 : create_clock: clock name: u_pll/pll_inst.refclk, type: 0, period: 41667, rise: 0, fall: 20833.
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[1] -source  -master_clock u_pll/pll_inst.refclk -divide_by 1.976 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[2]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[2] -source  -master_clock u_pll/pll_inst.refclk -divide_by 5.929 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[0] -source  -master_clock u_pll/pll_inst.refclk -multiply_by 1.063 "
RUN-1104 : Import SDC file cam.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db cam_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (92 clock/control pins, 2 other pins).
SYN-4027 : Net clk_cam is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net clk_sccb is clkc2 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_pad is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_pad is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "cam_pclk_pad" drive clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drive clk pins.
SYN-4024 : Net "u_camera_init/u_i2c_write/divider2[7]" drive clk pins.
SYN-4024 : Net "camera_wrreq" drive clk pins.
SYN-4025 : Tag rtl::Net cam_pclk_pad as clock net
SYN-4025 : Tag rtl::Net camera_wrreq as clock net
SYN-4025 : Tag rtl::Net clk_24m_pad as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net clk_sccb as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/divider2[7] as clock net
SYN-4026 : Tagged 8 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 25 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/u_i2c_write/divider2[7] to drive 15 clock pins.
SYN-4015 : Create BUFG instance for clk Net camera_wrreq to drive 8 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 726 instances
RUN-1001 : 305 mslices, 306 lslices, 45 pads, 61 brams, 1 dsps
RUN-1001 : There are total 1554 nets
RUN-1001 : 1019 nets have 2 pins
RUN-1001 : 352 nets have [3 - 5] pins
RUN-1001 : 74 nets have [6 - 10] pins
RUN-1001 : 26 nets have [11 - 20] pins
RUN-1001 : 72 nets have [21 - 99] pins
RUN-1001 : 11 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 724 instances, 611 slices, 24 macros(130 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 8540, tnet num: 1552, tinst num: 724, tnode num: 9440, tedge num: 14833.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1552 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.165864s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (103.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 496167
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.962592
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1965): len = 393798, overlap = 139.5
PHY-3002 : Step(1966): len = 339239, overlap = 139.5
PHY-3002 : Step(1967): len = 317633, overlap = 139.5
PHY-3002 : Step(1968): len = 293764, overlap = 139.5
PHY-3002 : Step(1969): len = 267689, overlap = 139.5
PHY-3002 : Step(1970): len = 257912, overlap = 139.5
PHY-3002 : Step(1971): len = 251050, overlap = 139.5
PHY-3002 : Step(1972): len = 244927, overlap = 139.5
PHY-3002 : Step(1973): len = 238238, overlap = 139.5
PHY-3002 : Step(1974): len = 232152, overlap = 137.25
PHY-3002 : Step(1975): len = 227128, overlap = 139.5
PHY-3002 : Step(1976): len = 221429, overlap = 139.5
PHY-3002 : Step(1977): len = 214850, overlap = 139.5
PHY-3002 : Step(1978): len = 209855, overlap = 139.5
PHY-3002 : Step(1979): len = 204164, overlap = 139.5
PHY-3002 : Step(1980): len = 198525, overlap = 139.5
PHY-3002 : Step(1981): len = 192902, overlap = 139.5
PHY-3002 : Step(1982): len = 188086, overlap = 137.25
PHY-3002 : Step(1983): len = 183388, overlap = 139.5
PHY-3002 : Step(1984): len = 178115, overlap = 139.5
PHY-3002 : Step(1985): len = 172620, overlap = 139.5
PHY-3002 : Step(1986): len = 168734, overlap = 137.25
PHY-3002 : Step(1987): len = 164268, overlap = 139.5
PHY-3002 : Step(1988): len = 159098, overlap = 137.25
PHY-3002 : Step(1989): len = 154583, overlap = 139.5
PHY-3002 : Step(1990): len = 150831, overlap = 137.25
PHY-3002 : Step(1991): len = 147201, overlap = 139.5
PHY-3002 : Step(1992): len = 142344, overlap = 137.25
PHY-3002 : Step(1993): len = 136630, overlap = 139.5
PHY-3002 : Step(1994): len = 132931, overlap = 137.25
PHY-3002 : Step(1995): len = 129998, overlap = 137.25
PHY-3002 : Step(1996): len = 126058, overlap = 137.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.46309e-06
PHY-3002 : Step(1997): len = 144369, overlap = 121.5
PHY-3002 : Step(1998): len = 143367, overlap = 125.25
PHY-3002 : Step(1999): len = 131657, overlap = 132.25
PHY-3002 : Step(2000): len = 127879, overlap = 132.75
PHY-3002 : Step(2001): len = 122611, overlap = 125.75
PHY-3002 : Step(2002): len = 119763, overlap = 126
PHY-3002 : Step(2003): len = 116576, overlap = 126.25
PHY-3002 : Step(2004): len = 113899, overlap = 128.75
PHY-3002 : Step(2005): len = 111648, overlap = 126.75
PHY-3002 : Step(2006): len = 109114, overlap = 129.5
PHY-3002 : Step(2007): len = 106915, overlap = 124.75
PHY-3002 : Step(2008): len = 104593, overlap = 126.5
PHY-3002 : Step(2009): len = 101886, overlap = 126.75
PHY-3002 : Step(2010): len = 99714.7, overlap = 128
PHY-3002 : Step(2011): len = 97357, overlap = 129
PHY-3002 : Step(2012): len = 94020.4, overlap = 136
PHY-3002 : Step(2013): len = 91205.8, overlap = 139.25
PHY-3002 : Step(2014): len = 89288.5, overlap = 139.75
PHY-3002 : Step(2015): len = 86983.3, overlap = 137.25
PHY-3002 : Step(2016): len = 83568.4, overlap = 141.75
PHY-3002 : Step(2017): len = 81271.5, overlap = 142.25
PHY-3002 : Step(2018): len = 79829.2, overlap = 145
PHY-3002 : Step(2019): len = 76204.8, overlap = 144.5
PHY-3002 : Step(2020): len = 72308.3, overlap = 146
PHY-3002 : Step(2021): len = 71106, overlap = 145.5
PHY-3002 : Step(2022): len = 69562.8, overlap = 149.25
PHY-3002 : Step(2023): len = 65081.1, overlap = 149.5
PHY-3002 : Step(2024): len = 63313.2, overlap = 152.5
PHY-3002 : Step(2025): len = 61806.1, overlap = 154.75
PHY-3002 : Step(2026): len = 59605, overlap = 156
PHY-3002 : Step(2027): len = 58934.7, overlap = 152.5
PHY-3002 : Step(2028): len = 57893.5, overlap = 151
PHY-3002 : Step(2029): len = 56508.1, overlap = 149.25
PHY-3002 : Step(2030): len = 55213.6, overlap = 149.25
PHY-3002 : Step(2031): len = 52366.3, overlap = 160.5
PHY-3002 : Step(2032): len = 51212.4, overlap = 154.25
PHY-3002 : Step(2033): len = 49955.4, overlap = 157.25
PHY-3002 : Step(2034): len = 49238.4, overlap = 158.25
PHY-3002 : Step(2035): len = 48678.6, overlap = 158.75
PHY-3002 : Step(2036): len = 46505.2, overlap = 156.25
PHY-3002 : Step(2037): len = 45485.6, overlap = 154
PHY-3002 : Step(2038): len = 44640, overlap = 154
PHY-3002 : Step(2039): len = 44069.6, overlap = 154
PHY-3002 : Step(2040): len = 43993.9, overlap = 157.25
PHY-3002 : Step(2041): len = 43944.2, overlap = 156.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.09262e-05
PHY-3002 : Step(2042): len = 48221.4, overlap = 158.75
PHY-3002 : Step(2043): len = 49055, overlap = 158.75
PHY-3002 : Step(2044): len = 49183.2, overlap = 158.5
PHY-3002 : Step(2045): len = 49158.4, overlap = 155
PHY-3002 : Step(2046): len = 49449, overlap = 157
PHY-3002 : Step(2047): len = 49346.2, overlap = 152.5
PHY-3002 : Step(2048): len = 48705.8, overlap = 152.25
PHY-3002 : Step(2049): len = 48091, overlap = 147.25
PHY-3002 : Step(2050): len = 47476.5, overlap = 152.25
PHY-3002 : Step(2051): len = 47067, overlap = 152.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.18524e-05
PHY-3002 : Step(2052): len = 52340, overlap = 158.75
PHY-3002 : Step(2053): len = 54185.4, overlap = 163.5
PHY-3002 : Step(2054): len = 56253.3, overlap = 163
PHY-3002 : Step(2055): len = 56879.2, overlap = 161.25
PHY-3002 : Step(2056): len = 56682.5, overlap = 160.75
PHY-3002 : Step(2057): len = 56594.6, overlap = 160.75
PHY-3002 : Step(2058): len = 56716.2, overlap = 158.5
PHY-3002 : Step(2059): len = 56450, overlap = 154
PHY-3002 : Step(2060): len = 55685.6, overlap = 161
PHY-3002 : Step(2061): len = 55362.9, overlap = 161.25
PHY-3002 : Step(2062): len = 55477.4, overlap = 162
PHY-3002 : Step(2063): len = 55254.8, overlap = 161.5
PHY-3002 : Step(2064): len = 54787, overlap = 157.5
PHY-3002 : Step(2065): len = 53753.3, overlap = 157
PHY-3002 : Step(2066): len = 53581.9, overlap = 157
PHY-3002 : Step(2067): len = 53084.8, overlap = 156.75
PHY-3002 : Step(2068): len = 52308.5, overlap = 156.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 4.37047e-05
PHY-3002 : Step(2069): len = 55373.5, overlap = 147.75
PHY-3002 : Step(2070): len = 56709.6, overlap = 143.25
PHY-3002 : Step(2071): len = 58978.8, overlap = 136.5
PHY-3002 : Step(2072): len = 60823.7, overlap = 123
PHY-3002 : Step(2073): len = 60627.4, overlap = 129.75
PHY-3002 : Step(2074): len = 59772.3, overlap = 141
PHY-3002 : Step(2075): len = 59507.9, overlap = 142.5
PHY-3002 : Step(2076): len = 59660.9, overlap = 135.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 8.74094e-05
PHY-3002 : Step(2077): len = 62112.3, overlap = 133.25
PHY-3002 : Step(2078): len = 63560, overlap = 124
PHY-3002 : Step(2079): len = 65356.7, overlap = 125.75
PHY-3002 : Step(2080): len = 66305.1, overlap = 134.5
PHY-3002 : Step(2081): len = 66311.5, overlap = 134.25
PHY-3002 : Step(2082): len = 66478.8, overlap = 132
PHY-3002 : Step(2083): len = 66915.4, overlap = 127.5
PHY-3002 : Step(2084): len = 67417.7, overlap = 127.5
PHY-3002 : Step(2085): len = 67773.6, overlap = 122.75
PHY-3002 : Step(2086): len = 67776, overlap = 122.5
PHY-3002 : Step(2087): len = 67791, overlap = 126.25
PHY-3002 : Step(2088): len = 68069.8, overlap = 119
PHY-3002 : Step(2089): len = 68050.7, overlap = 118.5
PHY-3002 : Step(2090): len = 68076.1, overlap = 115.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000174819
PHY-3002 : Step(2091): len = 69307.4, overlap = 113.25
PHY-3002 : Step(2092): len = 69775.4, overlap = 115.5
PHY-3002 : Step(2093): len = 70194.6, overlap = 115.25
PHY-3002 : Step(2094): len = 70684, overlap = 115.25
PHY-3002 : Step(2095): len = 71150.9, overlap = 114.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000335177
PHY-3002 : Step(2096): len = 71698.9, overlap = 114.25
PHY-3002 : Step(2097): len = 71953.9, overlap = 114.25
PHY-3002 : Step(2098): len = 72433, overlap = 114
PHY-3002 : Step(2099): len = 72865.9, overlap = 113.5
PHY-3002 : Step(2100): len = 72920.4, overlap = 113.5
PHY-3002 : Step(2101): len = 73036.7, overlap = 113.5
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000499819
PHY-3002 : Step(2102): len = 73190.4, overlap = 113.25
PHY-3002 : Step(2103): len = 73599.4, overlap = 112.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.012878s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.962592
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.85207e-06
PHY-3002 : Step(2104): len = 97116.8, overlap = 39
PHY-3002 : Step(2105): len = 95422.5, overlap = 40
PHY-3002 : Step(2106): len = 93273.6, overlap = 40.75
PHY-3002 : Step(2107): len = 91851.1, overlap = 41
PHY-3002 : Step(2108): len = 90147.2, overlap = 42.25
PHY-3002 : Step(2109): len = 88473.6, overlap = 46
PHY-3002 : Step(2110): len = 87894.3, overlap = 47.75
PHY-3002 : Step(2111): len = 87434.9, overlap = 47.75
PHY-3002 : Step(2112): len = 86963, overlap = 48.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.70413e-06
PHY-3002 : Step(2113): len = 86729, overlap = 48.5
PHY-3002 : Step(2114): len = 86655.9, overlap = 48.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.54083e-05
PHY-3002 : Step(2115): len = 86555.6, overlap = 49.25
PHY-3002 : Step(2116): len = 86629.6, overlap = 49.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.92556e-05
PHY-3002 : Step(2117): len = 86643.5, overlap = 49.5
PHY-3002 : Step(2118): len = 88404.9, overlap = 48.5
PHY-3002 : Step(2119): len = 88971.7, overlap = 46.75
PHY-3002 : Step(2120): len = 88690.4, overlap = 47.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 5.85112e-05
PHY-3002 : Step(2121): len = 88934.4, overlap = 46.25
PHY-3002 : Step(2122): len = 89390.4, overlap = 46.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000117022
PHY-3002 : Step(2123): len = 89522.4, overlap = 45
PHY-3002 : Step(2124): len = 93479.9, overlap = 35.5
PHY-3002 : Step(2125): len = 96772, overlap = 31.25
PHY-3002 : Step(2126): len = 96346.1, overlap = 31.75
PHY-3002 : Step(2127): len = 95897.6, overlap = 28.75
PHY-3002 : Step(2128): len = 95276.1, overlap = 24.5
PHY-3002 : Step(2129): len = 95164.1, overlap = 23.75
PHY-3002 : Step(2130): len = 94858.6, overlap = 21.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000234045
PHY-3002 : Step(2131): len = 95272.1, overlap = 21.25
PHY-3002 : Step(2132): len = 97063.1, overlap = 12
PHY-3002 : Step(2133): len = 97716.4, overlap = 11.5
PHY-3002 : Step(2134): len = 97036.8, overlap = 12.5
PHY-3002 : Step(2135): len = 96638.2, overlap = 13
PHY-3002 : Step(2136): len = 95587.4, overlap = 11.5
PHY-3002 : Step(2137): len = 95404.9, overlap = 10.5
PHY-3002 : Step(2138): len = 95415.5, overlap = 9.75
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000468089
PHY-3002 : Step(2139): len = 95672.8, overlap = 9.5
PHY-3002 : Step(2140): len = 95897.7, overlap = 9.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.962592
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.17529e-05
PHY-3002 : Step(2141): len = 95575.6, overlap = 27.75
PHY-3002 : Step(2142): len = 95403.2, overlap = 27.75
PHY-3002 : Step(2143): len = 95115.8, overlap = 29
PHY-3002 : Step(2144): len = 94974, overlap = 28.75
PHY-3002 : Step(2145): len = 94931.1, overlap = 28.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.35058e-05
PHY-3002 : Step(2146): len = 95291.6, overlap = 26
PHY-3002 : Step(2147): len = 95868.3, overlap = 22.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000167012
PHY-3002 : Step(2148): len = 96465.6, overlap = 20.25
PHY-3002 : Step(2149): len = 97225.7, overlap = 15.5
PHY-3002 : Step(2150): len = 97334.7, overlap = 15.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.392562s wall, 0.421875s user + 0.187500s system = 0.609375s CPU (155.2%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.962592
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000445069
PHY-3002 : Step(2151): len = 102301, overlap = 2
PHY-3002 : Step(2152): len = 100799, overlap = 4.75
PHY-3002 : Step(2153): len = 99734.6, overlap = 8.75
PHY-3002 : Step(2154): len = 99155.7, overlap = 13.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000890139
PHY-3002 : Step(2155): len = 99457.6, overlap = 12.5
PHY-3002 : Step(2156): len = 99460.8, overlap = 13
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00178028
PHY-3002 : Step(2157): len = 99316.4, overlap = 13.75
PHY-3002 : Step(2158): len = 99316.4, overlap = 13.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009042s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 101527, Over = 0
PHY-3001 : Spreading special nets. 2 overflows in 2952 tiles.
PHY-3001 : 3 instances has been re-located, deltaX = 3, deltaY = 3.
PHY-3001 : Final: Len = 101625, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 383024, over cnt = 62(0%), over = 78, worst = 4
PHY-1002 : len = 383192, over cnt = 39(0%), over = 51, worst = 4
PHY-1002 : len = 383408, over cnt = 28(0%), over = 32, worst = 2
PHY-1002 : len = 383344, over cnt = 23(0%), over = 23, worst = 1
PHY-1002 : len = 351664, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.619952s wall, 0.671875s user + 0.015625s system = 0.687500s CPU (110.9%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 45 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 662 has valid locations, 55 needs to be replaced
PHY-3001 : design contains 768 instances, 655 slices, 24 macros(130 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 8864, tnet num: 1596, tinst num: 768, tnode num: 9905, tedge num: 15355.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1596 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.215263s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (116.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 112488
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.959898
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2159): len = 112029, overlap = 0
PHY-3002 : Step(2160): len = 112110, overlap = 0
PHY-3002 : Step(2161): len = 111835, overlap = 0
PHY-3002 : Step(2162): len = 111738, overlap = 0
PHY-3002 : Step(2163): len = 111350, overlap = 0
PHY-3002 : Step(2164): len = 111144, overlap = 1.25
PHY-3002 : Step(2165): len = 111058, overlap = 1.25
PHY-3002 : Step(2166): len = 111024, overlap = 1.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004824s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.959898
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000232371
PHY-3002 : Step(2167): len = 111062, overlap = 3.5
PHY-3002 : Step(2168): len = 111080, overlap = 3
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000464743
PHY-3002 : Step(2169): len = 111050, overlap = 3.25
PHY-3002 : Step(2170): len = 111050, overlap = 3.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000929486
PHY-3002 : Step(2171): len = 111093, overlap = 2.5
PHY-3002 : Step(2172): len = 111093, overlap = 2.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.959898
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000120931
PHY-3002 : Step(2173): len = 111093, overlap = 4.25
PHY-3002 : Step(2174): len = 111093, overlap = 4.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000241862
PHY-3002 : Step(2175): len = 111191, overlap = 3.75
PHY-3002 : Step(2176): len = 111191, overlap = 3.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000483724
PHY-3002 : Step(2177): len = 111218, overlap = 2.25
PHY-3002 : Step(2178): len = 111218, overlap = 2.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.042889s wall, 0.031250s user + 0.046875s system = 0.078125s CPU (182.2%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.959898
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00094448
PHY-3002 : Step(2179): len = 111252, overlap = 1
PHY-3002 : Step(2180): len = 111274, overlap = 1.25
PHY-3002 : Step(2181): len = 111279, overlap = 1.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007171s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 111392, Over = 0
PHY-3001 : Spreading special nets. 2 overflows in 2952 tiles.
PHY-3001 : 4 instances has been re-located, deltaX = 2, deltaY = 0.
PHY-3001 : Final: Len = 111462, Over = 0
RUN-1003 : finish command "place -eco" in  1.294527s wall, 1.796875s user + 0.687500s system = 2.484375s CPU (191.9%)

RUN-1004 : used memory is 747 MB, reserved memory is 769 MB, peak memory is 1226 MB
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  11.231632s wall, 18.906250s user + 5.500000s system = 24.406250s CPU (217.3%)

RUN-1004 : used memory is 747 MB, reserved memory is 769 MB, peak memory is 1226 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 522 to 419
PHY-1001 : Pin misalignment score is improved from 419 to 418
PHY-1001 : Pin misalignment score is improved from 418 to 416
PHY-1001 : Pin misalignment score is improved from 416 to 416
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 770 instances
RUN-1001 : 334 mslices, 321 lslices, 45 pads, 61 brams, 1 dsps
RUN-1001 : There are total 1598 nets
RUN-1001 : 995 nets have 2 pins
RUN-1001 : 364 nets have [3 - 5] pins
RUN-1001 : 94 nets have [6 - 10] pins
RUN-1001 : 70 nets have [11 - 20] pins
RUN-1001 : 64 nets have [21 - 99] pins
RUN-1001 : 11 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 369056, over cnt = 104(0%), over = 134, worst = 4
PHY-1002 : len = 369280, over cnt = 79(0%), over = 104, worst = 4
PHY-1002 : len = 369392, over cnt = 59(0%), over = 73, worst = 2
PHY-1002 : len = 369184, over cnt = 53(0%), over = 64, worst = 2
PHY-1002 : len = 333336, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.748966s wall, 0.734375s user + 0.000000s system = 0.734375s CPU (98.1%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 228 to 18
PHY-1001 : End pin swap;  0.029419s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (106.2%)

PHY-1001 : End global routing;  1.896382s wall, 1.875000s user + 0.000000s system = 1.875000s CPU (98.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 36520, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.525786s wall, 0.531250s user + 0.000000s system = 0.531250s CPU (101.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 36520, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000013s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 66% nets.
PHY-1001 : Routed 90% nets.
PHY-1002 : len = 614816, over cnt = 101(0%), over = 101, worst = 1
PHY-1001 : End Routed; 9.337610s wall, 10.812500s user + 0.093750s system = 10.906250s CPU (116.8%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 607080, over cnt = 27(0%), over = 27, worst = 1
PHY-1001 : End DR Iter 1; 1.870521s wall, 1.687500s user + 0.015625s system = 1.703125s CPU (91.1%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 606200, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 2; 0.141874s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (99.1%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 606176, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 606176
PHY-1001 : End DR Iter 3; 0.026305s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (59.4%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  14.637396s wall, 15.796875s user + 0.312500s system = 16.109375s CPU (110.1%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  16.849159s wall, 18.031250s user + 0.328125s system = 18.359375s CPU (109.0%)

RUN-1004 : used memory is 746 MB, reserved memory is 768 MB, peak memory is 1226 MB
RUN-1002 : start command "report_area -io_info -file cam_phy.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Utilization Statistics
#lut                 1251   out of  19600    6.38%
#reg                  257   out of  19600    1.31%
#le                  1303
  #lut only          1046   out of   1303   80.28%
  #reg only            52   out of   1303    3.99%
  #lut&reg            205   out of   1303   15.73%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   45   out of    188   23.94%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db cam_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 8864, tnet num: 1596, tinst num: 768, tnode num: 9905, tedge num: 15355.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file cam_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1596 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 8, clk_num = 5.
TMR-5009 WARNING: There are(is) 4 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in cam_phy.timing, timing summary in cam_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file cam_phy.timing" in  1.124811s wall, 1.046875s user + 0.078125s system = 1.125000s CPU (100.0%)

RUN-1004 : used memory is 1046 MB, reserved memory is 1069 MB, peak memory is 1226 MB
RUN-1002 : start command "bitgen -bit cam.bit -version 0X00 -g ucode:00000000110001110000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 770
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1598, pip num: 28055
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1827 valid insts, and 69084 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file cam.bit.
RUN-1003 : finish command "bitgen -bit cam.bit -version 0X00 -g ucode:00000000110001110000000000000000" in  4.807954s wall, 28.546875s user + 0.125000s system = 28.671875s CPU (596.3%)

RUN-1004 : used memory is 1051 MB, reserved memory is 1073 MB, peak memory is 1226 MB
RUN-1002 : start command "download -bit cam.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit cam.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit cam.bit" in  1.567986s wall, 1.531250s user + 0.031250s system = 1.562500s CPU (99.7%)

RUN-1004 : used memory is 1075 MB, reserved memory is 1142 MB, peak memory is 1226 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.016315s wall, 0.828125s user + 0.828125s system = 1.656250s CPU (23.6%)

RUN-1004 : used memory is 1105 MB, reserved memory is 1172 MB, peak memory is 1226 MB
RUN-1003 : finish command "download -bit cam.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.160409s wall, 2.515625s user + 0.906250s system = 3.421875s CPU (37.4%)

RUN-1004 : used memory is 1044 MB, reserved memory is 1110 MB, peak memory is 1226 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file sources/rtl/camera_init.v
HDL-1007 : analyze verilog file sources/rtl/i2c_module.v
HDL-1007 : analyze verilog file sources/rtl/lcd_sync.v
HDL-1007 : analyze verilog file sources/rtl/test_camera.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/ip_ram.v
HDL-1007 : analyze verilog file sources/rtl/camera_reader.v
HDL-1007 : analyze verilog file sources/rtl/camera_init.v
HDL-1007 : analyze verilog file sources/rtl/i2c_module.v
HDL-1007 : analyze verilog file sources/rtl/lcd_sync.v
HDL-1007 : analyze verilog file sources/rtl/test_camera.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/ip_ram.v
HDL-1007 : analyze verilog file sources/rtl/camera_reader.v
RUN-1002 : start command "elaborate -top test_camera"
HDL-1007 : elaborate module test_camera in sources/rtl/test_camera.v(14)
HDL-1007 : elaborate module ip_pll in al_ip/ip_pll.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/Anlogic/TD4.6.1/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=16,FBCLK_DIV=17,CLKC0_DIV=20,CLKC1_DIV=42,CLKC2_DIV=126,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=19,CLKC1_CPHASE=41,CLKC2_CPHASE=125,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE") in D:/Anlogic/TD4.6.1/arch/eagle_macro.v(986)
HDL-1007 : elaborate module camera_init in sources/rtl/camera_init.v(14)
HDL-1007 : elaborate module i2c_module in sources/rtl/i2c_module.v(2)
HDL-1007 : elaborate module lcd_sync(IMG_Y=1) in sources/rtl/lcd_sync.v(14)
HDL-1007 : elaborate module camera_reader in sources/rtl/camera_reader.v(14)
HDL-1007 : elaborate module img_cache in al_ip/ip_ram.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=16,DATA_WIDTH_B=16,ADDR_WIDTH_A=16,ADDR_WIDTH_B=16,DATA_DEPTH_A=32800,DATA_DEPTH_B=32800,MODE="PDPW",REGMODE_B="OUTREG") in D:/Anlogic/TD4.6.1/arch/eagle_macro.v(1072)
HDL-5007 WARNING: actual bit length 20 differs from formal bit length 16 for port 'addra' in sources/rtl/test_camera.v(143)
HDL-1200 : Current top model is test_camera
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc sources/sdc/SparkRoad.adc"
RUN-1002 : start command "set_pin_assignment clk_24m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment cam_data[0]  LOCATION = H15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[1]  LOCATION = J16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[2]  LOCATION = K16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[3]  LOCATION = K15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[4]  LOCATION = G14; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[5]  LOCATION = H16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[6]  LOCATION = G16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[7]  LOCATION = H13; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_href  LOCATION = F15;  "
RUN-1002 : start command "set_pin_assignment cam_pclk  LOCATION = K12;  "
RUN-1002 : start command "set_pin_assignment cam_pwdn  LOCATION = F14;  "
RUN-1002 : start command "set_pin_assignment cam_rst  LOCATION = F13;  "
RUN-1002 : start command "set_pin_assignment cam_soic  LOCATION = D16; PULLTYPE = PULLUP;  "
RUN-1002 : start command "set_pin_assignment cam_soid  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment cam_vsync  LOCATION = E15;  "
RUN-1002 : start command "set_pin_assignment cam_xclk  LOCATION = J12;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G11;  "
RUN-1002 : start command "set_pin_assignment vga_clk  LOCATION = H2;  "
RUN-1002 : start command "set_pin_assignment vga_hsync  LOCATION = J3;  "
RUN-1002 : start command "set_pin_assignment vga_vsync  LOCATION = J4;  "
RUN-1002 : start command "set_pin_assignment vga_r[0]  LOCATION = K6;  "
RUN-1002 : start command "set_pin_assignment vga_r[1]  LOCATION = K3;  "
RUN-1002 : start command "set_pin_assignment vga_r[2]  LOCATION = K5;  "
RUN-1002 : start command "set_pin_assignment vga_r[3]  LOCATION = L4;  "
RUN-1002 : start command "set_pin_assignment vga_r[4]  LOCATION = M1;  "
RUN-1002 : start command "set_pin_assignment vga_r[5]  LOCATION = M2;  "
RUN-1002 : start command "set_pin_assignment vga_r[6]  LOCATION = L3;  "
RUN-1002 : start command "set_pin_assignment vga_r[7]  LOCATION = L5;  "
RUN-1002 : start command "set_pin_assignment vga_g[0]  LOCATION = L1;  "
RUN-1002 : start command "set_pin_assignment vga_g[1]  LOCATION = K2;  "
RUN-1002 : start command "set_pin_assignment vga_g[2]  LOCATION = K1;  "
RUN-1002 : start command "set_pin_assignment vga_g[3]  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment vga_g[4]  LOCATION = H3;  "
RUN-1002 : start command "set_pin_assignment vga_g[5]  LOCATION = J6;  "
RUN-1002 : start command "set_pin_assignment vga_g[6]  LOCATION = H1;  "
RUN-1002 : start command "set_pin_assignment vga_g[7]  LOCATION = H5;  "
RUN-1002 : start command "set_pin_assignment vga_b[0]  LOCATION = G1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[1]  LOCATION = F1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[2]  LOCATION = F2; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[3]  LOCATION = E1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[4]  LOCATION = G3; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[5]  LOCATION = E2; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[6]  LOCATION = D1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[7]  LOCATION = C1; SLEWRATE = FAST;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "test_camera"
SYN-1012 : SanityCheck: Model "camera_init"
SYN-1012 : SanityCheck: Model "i2c_module"
SYN-1012 : SanityCheck: Model "camera_reader"
SYN-1012 : SanityCheck: Model "img_cache"
SYN-1012 : SanityCheck: Model "ip_pll"
SYN-1012 : SanityCheck: Model "lcd_sync(IMG_Y=1)"
SYN-1043 : Mark ip_pll as IO macro for instance bufg_feedback
SYN-1016 : Merged 8 instances.
SYN-1016 : Merged 53 instances.
SYN-1016 : Merged 243 instances.
SYN-1011 : Flatten model test_camera
SYN-1011 : Flatten model camera_init
SYN-1011 : Flatten model i2c_module
SYN-1016 : Merged 3 instances.
SYN-1011 : Flatten model camera_reader
SYN-1011 : Flatten model img_cache
SYN-1011 : Flatten model ip_pll
SYN-1011 : Flatten model lcd_sync(IMG_Y=1)
SYN-1016 : Merged 12 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 4110/157 useful/useless nets, 3893/56 useful/useless insts
SYN-1019 : Optimized 5 mux instances.
SYN-1021 : Optimized 19 onehot mux instances.
SYN-1020 : Optimized 922 distributor mux.
SYN-1016 : Merged 3301 instances.
SYN-1015 : Optimize round 1, 4527 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 4545/183 useful/useless nets, 4334/2123 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 2204 better
SYN-1014 : Optimize round 3
SYN-1032 : 4544/0 useful/useless nets, 4333/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.313250s wall, 1.375000s user + 0.093750s system = 1.468750s CPU (111.8%)

RUN-1004 : used memory is 724 MB, reserved memory is 788 MB, peak memory is 1226 MB
RUN-1002 : start command "report_area -file cam_rtl.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Gate Statistics
#Basic gates         3515
  #and               1933
  #nand                 0
  #or                 580
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                283
  #bufif1               1
  #MX21               506
  #FADD                 0
  #DFF                212
  #LATCH                0
#MACRO_ADD             27
#MACRO_EQ             237
#MACRO_MULT             1
#MACRO_MUX            548

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |test_camera |3302   |212    |267    |
+----------------------------------------------+

RUN-1002 : start command "read_sdc cam.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -period 41.6 -waveform 0 20.8 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41600, rise: 0, fall: 20800.
RUN-1002 : start command "derive_pll_clocks -gen_basic_clock"
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "create_clock -add -name u_pll/pll_inst.refclk -period 41.667 "
RUN-1102 : create_clock: clock name: u_pll/pll_inst.refclk, type: 0, period: 41667, rise: 0, fall: 20833.
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[2]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[2] -source  -master_clock u_pll/pll_inst.refclk -divide_by 5.929 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[0] -source  -master_clock u_pll/pll_inst.refclk -multiply_by 1.063 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[1] -source  -master_clock u_pll/pll_inst.refclk -divide_by 1.976 "
RUN-1104 : Import SDC file cam.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db cam_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea cam_gate.area"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
SYN-2001 : Map 45 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "u_img/inst"
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5187/8 useful/useless nets, 4720/0 useful/useless insts
SYN-1016 : Merged 217 instances.
SYN-2571 : Optimize after map_dsp, round 1, 217 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 4970/0 useful/useless nets, 4503/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7260/0 useful/useless nets, 6834/0 useful/useless insts
SYN-1016 : Merged 1958 instances.
SYN-2501 : Optimize round 1, 3788 better
SYN-2501 : Optimize round 2
SYN-1032 : 5296/0 useful/useless nets, 4876/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 24 macro adder
SYN-1032 : 7601/13 useful/useless nets, 7181/13 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 26500, tnet num: 7610, tinst num: 7175, tnode num: 29827, tedge num: 39832.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 481 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7610 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 1216 (3.95), #lev = 34 (4.59)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.14 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6517 instances into 789 LUTs, name keeping = 29%.
SYN-3001 : Mapper removed 5 lut buffers
SYN-1001 : Packing model "test_camera" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1854/1 useful/useless nets, 1434/2 useful/useless insts
SYN-1015 : Optimize round 1, 6 better
SYN-1014 : Optimize round 2
SYN-1032 : 1851/0 useful/useless nets, 1431/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 221 DFF/LATCH to SEQ ...
SYN-4009 : Pack 12 carry chain into lslice
SYN-4007 : Packing 168 adder to BLE ...
SYN-4008 : Packed 168 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 784 LUT to BLE ...
SYN-4008 : Packed 784 LUT and 118 SEQ to BLE.
SYN-4003 : Packing 103 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (103 nodes)...
SYN-4004 : #1: Packed 32 SEQ (604 nodes)...
SYN-4005 : Packed 32 SEQ with LUT/SLICE
SYN-4006 : 640 single LUT's are left
SYN-4006 : 71 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 855/1097 primitive instances ...
RUN-1002 : start command "report_area -file cam_gate.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Utilization Statistics
#lut                 1163   out of  19600    5.93%
#reg                  221   out of  19600    1.13%
#le                  1215
  #lut only           994   out of   1215   81.81%
  #reg only            52   out of   1215    4.28%
  #lut&reg            169   out of   1215   13.91%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   45   out of    188   23.94%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |test_camera |1215  |1163  |221   |
+-------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea cam_gate.area" in  6.851743s wall, 6.828125s user + 0.359375s system = 7.187500s CPU (104.9%)

RUN-1004 : used memory is 726 MB, reserved memory is 788 MB, peak memory is 1226 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
RUN-1002 : start command "read_sdc cam.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -period 41.6 -waveform 0 20.8 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41600, rise: 0, fall: 20800.
RUN-1002 : start command "derive_pll_clocks -gen_basic_clock"
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "create_clock -add -name u_pll/pll_inst.refclk -period 41.667 "
RUN-1102 : create_clock: clock name: u_pll/pll_inst.refclk, type: 0, period: 41667, rise: 0, fall: 20833.
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[2]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[2] -source  -master_clock u_pll/pll_inst.refclk -divide_by 5.929 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[0] -source  -master_clock u_pll/pll_inst.refclk -multiply_by 1.063 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[1] -source  -master_clock u_pll/pll_inst.refclk -divide_by 1.976 "
RUN-1104 : Import SDC file cam.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db cam_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (92 clock/control pins, 2 other pins).
SYN-4027 : Net clk_cam is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net clk_sccb is clkc2 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_pad is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_pad is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "cam_pclk_pad" drive clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drive clk pins.
SYN-4024 : Net "u_camera_init/u_i2c_write/divider2[7]" drive clk pins.
SYN-4024 : Net "camera_wrreq" drive clk pins.
SYN-4025 : Tag rtl::Net cam_pclk_pad as clock net
SYN-4025 : Tag rtl::Net camera_wrreq as clock net
SYN-4025 : Tag rtl::Net clk_24m_pad as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net clk_sccb as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/divider2[7] as clock net
SYN-4026 : Tagged 8 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 25 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/u_i2c_write/divider2[7] to drive 15 clock pins.
SYN-4015 : Create BUFG instance for clk Net camera_wrreq to drive 8 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 726 instances
RUN-1001 : 305 mslices, 306 lslices, 45 pads, 61 brams, 1 dsps
RUN-1001 : There are total 1554 nets
RUN-1001 : 1019 nets have 2 pins
RUN-1001 : 352 nets have [3 - 5] pins
RUN-1001 : 74 nets have [6 - 10] pins
RUN-1001 : 26 nets have [11 - 20] pins
RUN-1001 : 72 nets have [21 - 99] pins
RUN-1001 : 11 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 724 instances, 611 slices, 24 macros(130 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 8540, tnet num: 1552, tinst num: 724, tnode num: 9440, tedge num: 14833.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1552 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.184017s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (118.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 495227
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.962592
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2182): len = 392961, overlap = 139.5
PHY-3002 : Step(2183): len = 338469, overlap = 139.5
PHY-3002 : Step(2184): len = 316902, overlap = 139.5
PHY-3002 : Step(2185): len = 293163, overlap = 139.5
PHY-3002 : Step(2186): len = 267310, overlap = 139.5
PHY-3002 : Step(2187): len = 257381, overlap = 139.5
PHY-3002 : Step(2188): len = 250527, overlap = 139.5
PHY-3002 : Step(2189): len = 244374, overlap = 139.5
PHY-3002 : Step(2190): len = 237743, overlap = 139.5
PHY-3002 : Step(2191): len = 231021, overlap = 139.5
PHY-3002 : Step(2192): len = 225769, overlap = 137.25
PHY-3002 : Step(2193): len = 220943, overlap = 137.25
PHY-3002 : Step(2194): len = 212898, overlap = 139.5
PHY-3002 : Step(2195): len = 207662, overlap = 137.25
PHY-3002 : Step(2196): len = 203677, overlap = 139.5
PHY-3002 : Step(2197): len = 155934, overlap = 139.5
PHY-3002 : Step(2198): len = 135819, overlap = 139.5
PHY-3002 : Step(2199): len = 130245, overlap = 139.5
PHY-3002 : Step(2200): len = 127602, overlap = 139.5
PHY-3002 : Step(2201): len = 126136, overlap = 137.25
PHY-3002 : Step(2202): len = 117944, overlap = 140.5
PHY-3002 : Step(2203): len = 113956, overlap = 138.75
PHY-3002 : Step(2204): len = 111656, overlap = 139
PHY-3002 : Step(2205): len = 106625, overlap = 139.25
PHY-3002 : Step(2206): len = 102355, overlap = 140
PHY-3002 : Step(2207): len = 98924.1, overlap = 140.75
PHY-3002 : Step(2208): len = 96381, overlap = 143.5
PHY-3002 : Step(2209): len = 90767.2, overlap = 143.25
PHY-3002 : Step(2210): len = 87333, overlap = 144.5
PHY-3002 : Step(2211): len = 85766.4, overlap = 144.5
PHY-3002 : Step(2212): len = 75434.3, overlap = 155
PHY-3002 : Step(2213): len = 69150.1, overlap = 159.25
PHY-3002 : Step(2214): len = 67691.5, overlap = 162.75
PHY-3002 : Step(2215): len = 65034.5, overlap = 162.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.04045e-06
PHY-3002 : Step(2216): len = 72403.8, overlap = 168.5
PHY-3002 : Step(2217): len = 82116.1, overlap = 171
PHY-3002 : Step(2218): len = 80653, overlap = 165.25
PHY-3002 : Step(2219): len = 78558.3, overlap = 163.75
PHY-3002 : Step(2220): len = 75224.7, overlap = 159.25
PHY-3002 : Step(2221): len = 72786.3, overlap = 153.5
PHY-3002 : Step(2222): len = 71023.4, overlap = 153.5
PHY-3002 : Step(2223): len = 68537.3, overlap = 154.25
PHY-3002 : Step(2224): len = 66505.9, overlap = 153.5
PHY-3002 : Step(2225): len = 64896.5, overlap = 152
PHY-3002 : Step(2226): len = 62270.9, overlap = 155.5
PHY-3002 : Step(2227): len = 60184.6, overlap = 152.5
PHY-3002 : Step(2228): len = 58722.6, overlap = 154
PHY-3002 : Step(2229): len = 55890.8, overlap = 155
PHY-3002 : Step(2230): len = 53799.2, overlap = 153.75
PHY-3002 : Step(2231): len = 53136.6, overlap = 153.75
PHY-3002 : Step(2232): len = 51977.7, overlap = 161.75
PHY-3002 : Step(2233): len = 50997.4, overlap = 160.75
PHY-3002 : Step(2234): len = 49194.6, overlap = 163
PHY-3002 : Step(2235): len = 47348.9, overlap = 161.5
PHY-3002 : Step(2236): len = 45978.8, overlap = 163.25
PHY-3002 : Step(2237): len = 44916.8, overlap = 162.25
PHY-3002 : Step(2238): len = 44119.4, overlap = 166
PHY-3002 : Step(2239): len = 43092.7, overlap = 167
PHY-3002 : Step(2240): len = 42312.1, overlap = 168.25
PHY-3002 : Step(2241): len = 40771.6, overlap = 168.25
PHY-3002 : Step(2242): len = 39346.9, overlap = 170.25
PHY-3002 : Step(2243): len = 38760.1, overlap = 171
PHY-3002 : Step(2244): len = 38336.8, overlap = 170.75
PHY-3002 : Step(2245): len = 37773.5, overlap = 170.75
PHY-3002 : Step(2246): len = 37300, overlap = 170.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.08091e-06
PHY-3002 : Step(2247): len = 41070.3, overlap = 170.5
PHY-3002 : Step(2248): len = 41709.5, overlap = 168
PHY-3002 : Step(2249): len = 42025.9, overlap = 163.25
PHY-3002 : Step(2250): len = 42085.6, overlap = 161
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.21618e-05
PHY-3002 : Step(2251): len = 46775.8, overlap = 163
PHY-3002 : Step(2252): len = 48616.6, overlap = 155.75
PHY-3002 : Step(2253): len = 49046.8, overlap = 158.25
PHY-3002 : Step(2254): len = 49247.8, overlap = 162.75
PHY-3002 : Step(2255): len = 49346.2, overlap = 160.25
PHY-3002 : Step(2256): len = 49271, overlap = 160.25
PHY-3002 : Step(2257): len = 49729.2, overlap = 155.75
PHY-3002 : Step(2258): len = 51444.3, overlap = 154
PHY-3002 : Step(2259): len = 51659.6, overlap = 147.25
PHY-3002 : Step(2260): len = 51379.7, overlap = 136
PHY-3002 : Step(2261): len = 50983.7, overlap = 142.5
PHY-3002 : Step(2262): len = 49853.2, overlap = 141
PHY-3002 : Step(2263): len = 49226.1, overlap = 141.25
PHY-3002 : Step(2264): len = 49302.3, overlap = 147.5
PHY-3002 : Step(2265): len = 49169.1, overlap = 149.25
PHY-3002 : Step(2266): len = 48957.7, overlap = 153.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.43236e-05
PHY-3002 : Step(2267): len = 53374.8, overlap = 139.75
PHY-3002 : Step(2268): len = 54645.5, overlap = 146.25
PHY-3002 : Step(2269): len = 55014.5, overlap = 142
PHY-3002 : Step(2270): len = 55292.6, overlap = 142.5
PHY-3002 : Step(2271): len = 55928.3, overlap = 141.75
PHY-3002 : Step(2272): len = 56120.5, overlap = 146.25
PHY-3002 : Step(2273): len = 55887.2, overlap = 139.25
PHY-3002 : Step(2274): len = 55646.2, overlap = 132.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 4.79928e-05
PHY-3002 : Step(2275): len = 58070.4, overlap = 132
PHY-3002 : Step(2276): len = 59084.6, overlap = 134.25
PHY-3002 : Step(2277): len = 60369.7, overlap = 129.5
PHY-3002 : Step(2278): len = 61807.2, overlap = 129.25
PHY-3002 : Step(2279): len = 61805.6, overlap = 126.75
PHY-3002 : Step(2280): len = 61569.1, overlap = 133.75
PHY-3002 : Step(2281): len = 61481.1, overlap = 131.5
PHY-3002 : Step(2282): len = 61811.7, overlap = 131.75
PHY-3002 : Step(2283): len = 62312.3, overlap = 129.25
PHY-3002 : Step(2284): len = 62944.6, overlap = 134
PHY-3002 : Step(2285): len = 63576, overlap = 134
PHY-3002 : Step(2286): len = 63925.3, overlap = 131.75
PHY-3002 : Step(2287): len = 63972.5, overlap = 134
PHY-3002 : Step(2288): len = 63850.1, overlap = 127
PHY-3002 : Step(2289): len = 64341.5, overlap = 127.75
PHY-3002 : Step(2290): len = 64575.2, overlap = 125.25
PHY-3002 : Step(2291): len = 64840.9, overlap = 133.25
PHY-3002 : Step(2292): len = 64488.3, overlap = 128.5
PHY-3002 : Step(2293): len = 64116.3, overlap = 126.25
PHY-3002 : Step(2294): len = 63875.9, overlap = 130.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 9.59857e-05
PHY-3002 : Step(2295): len = 65874.9, overlap = 137.25
PHY-3002 : Step(2296): len = 66907.8, overlap = 132.75
PHY-3002 : Step(2297): len = 67505, overlap = 130.25
PHY-3002 : Step(2298): len = 68286.6, overlap = 129.75
PHY-3002 : Step(2299): len = 68876.3, overlap = 131.5
PHY-3002 : Step(2300): len = 69484.1, overlap = 133
PHY-3002 : Step(2301): len = 69455.9, overlap = 124.5
PHY-3002 : Step(2302): len = 69684.6, overlap = 121
PHY-3002 : Step(2303): len = 70046.6, overlap = 125.25
PHY-3002 : Step(2304): len = 70096.7, overlap = 123.75
PHY-3002 : Step(2305): len = 69959.8, overlap = 118.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000191971
PHY-3002 : Step(2306): len = 70919.5, overlap = 127
PHY-3002 : Step(2307): len = 71475.2, overlap = 126.75
PHY-3002 : Step(2308): len = 71866.5, overlap = 114.5
PHY-3002 : Step(2309): len = 72497.1, overlap = 108
PHY-3002 : Step(2310): len = 73321.4, overlap = 111.75
PHY-3002 : Step(2311): len = 74058.2, overlap = 113.25
PHY-3002 : Step(2312): len = 74290.4, overlap = 112.75
PHY-3002 : Step(2313): len = 74388, overlap = 108
PHY-3002 : Step(2314): len = 74828.2, overlap = 110
PHY-3002 : Step(2315): len = 74872.2, overlap = 105.25
PHY-3002 : Step(2316): len = 74834.7, overlap = 109.75
PHY-3002 : Step(2317): len = 74832.2, overlap = 111.75
PHY-3002 : Step(2318): len = 74856, overlap = 114
PHY-3002 : Step(2319): len = 74922.2, overlap = 114
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000347431
PHY-3002 : Step(2320): len = 75281.4, overlap = 116.25
PHY-3002 : Step(2321): len = 75680.2, overlap = 111.5
PHY-3002 : Step(2322): len = 76110.5, overlap = 109.25
PHY-3002 : Step(2323): len = 76564.5, overlap = 108.75
PHY-3002 : Step(2324): len = 76856.6, overlap = 110.5
PHY-3002 : Step(2325): len = 77008.3, overlap = 110.5
PHY-3002 : Step(2326): len = 77175.4, overlap = 110.5
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000533221
PHY-3002 : Step(2327): len = 77318.7, overlap = 110.25
PHY-3002 : Step(2328): len = 77800, overlap = 105.75
PHY-3002 : Step(2329): len = 78219, overlap = 103.5
PHY-3002 : Step(2330): len = 78285.8, overlap = 103.5
PHY-3002 : Step(2331): len = 78323.4, overlap = 98.75
PHY-3002 : Step(2332): len = 78624, overlap = 96.25
PHY-3002 : Step(2333): len = 78839.7, overlap = 96.25
PHY-3002 : Step(2334): len = 79029.8, overlap = 93.75
PHY-3002 : Step(2335): len = 79211.2, overlap = 93.5
PHY-3002 : Step(2336): len = 79458, overlap = 93.25
PHY-3002 : Step(2337): len = 79616.3, overlap = 95.25
PHY-3002 : Step(2338): len = 79713.6, overlap = 95.25
PHY-3002 : Step(2339): len = 79801.7, overlap = 94.75
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000795124
PHY-3002 : Step(2340): len = 79925.1, overlap = 94.75
PHY-3002 : Step(2341): len = 80207.2, overlap = 94.5
PHY-3002 : Step(2342): len = 80416.3, overlap = 94.25
PHY-3002 : Step(2343): len = 80502.8, overlap = 94
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00107952
PHY-3002 : Step(2344): len = 80578.9, overlap = 93.75
PHY-3002 : Step(2345): len = 80918.4, overlap = 93.75
PHY-3002 : Step(2346): len = 81380.9, overlap = 96
PHY-3002 : Step(2347): len = 81420.4, overlap = 95.25
PHY-3002 : Step(2348): len = 81471.4, overlap = 95.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.043696s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (107.3%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.962592
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.38244e-06
PHY-3002 : Step(2349): len = 104214, overlap = 33.5
PHY-3002 : Step(2350): len = 103226, overlap = 33.5
PHY-3002 : Step(2351): len = 102015, overlap = 34
PHY-3002 : Step(2352): len = 100721, overlap = 34.5
PHY-3002 : Step(2353): len = 97481.5, overlap = 40
PHY-3002 : Step(2354): len = 96550.7, overlap = 40
PHY-3002 : Step(2355): len = 95562, overlap = 43
PHY-3002 : Step(2356): len = 94459.1, overlap = 46.75
PHY-3002 : Step(2357): len = 93605.3, overlap = 47.5
PHY-3002 : Step(2358): len = 93280, overlap = 48.25
PHY-3002 : Step(2359): len = 92998.8, overlap = 48.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.76487e-06
PHY-3002 : Step(2360): len = 92828.3, overlap = 48.25
PHY-3002 : Step(2361): len = 92676.3, overlap = 48.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.35297e-05
PHY-3002 : Step(2362): len = 92640.2, overlap = 49
PHY-3002 : Step(2363): len = 92682.1, overlap = 49.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.10585e-05
PHY-3002 : Step(2364): len = 92634.8, overlap = 49.5
PHY-3002 : Step(2365): len = 92940.3, overlap = 49.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.79183e-05
PHY-3002 : Step(2366): len = 92913.5, overlap = 49.25
PHY-3002 : Step(2367): len = 93282.9, overlap = 49.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.75863e-05
PHY-3002 : Step(2368): len = 93227.3, overlap = 49.25
PHY-3002 : Step(2369): len = 94557.2, overlap = 47.5
PHY-3002 : Step(2370): len = 95461.2, overlap = 44.25
PHY-3002 : Step(2371): len = 95431.1, overlap = 43.25
PHY-3002 : Step(2372): len = 95495.9, overlap = 42
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 7.51727e-05
PHY-3002 : Step(2373): len = 95774.8, overlap = 41.25
PHY-3002 : Step(2374): len = 96577.6, overlap = 37.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000122123
PHY-3002 : Step(2375): len = 97150.7, overlap = 33.75
PHY-3002 : Step(2376): len = 99864.8, overlap = 25.5
PHY-3002 : Step(2377): len = 100941, overlap = 19
PHY-3002 : Step(2378): len = 101181, overlap = 17.25
PHY-3002 : Step(2379): len = 101412, overlap = 13.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.962592
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.39845e-05
PHY-3002 : Step(2380): len = 101129, overlap = 39.75
PHY-3002 : Step(2381): len = 101127, overlap = 28.5
PHY-3002 : Step(2382): len = 100941, overlap = 27.75
PHY-3002 : Step(2383): len = 100730, overlap = 27.25
PHY-3002 : Step(2384): len = 100574, overlap = 25.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.7969e-05
PHY-3002 : Step(2385): len = 100830, overlap = 23.5
PHY-3002 : Step(2386): len = 101259, overlap = 20.75
PHY-3002 : Step(2387): len = 101761, overlap = 20.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000135938
PHY-3002 : Step(2388): len = 102121, overlap = 18.25
PHY-3002 : Step(2389): len = 102903, overlap = 18.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.248533s wall, 0.281250s user + 0.203125s system = 0.484375s CPU (194.9%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.962592
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000254323
PHY-3002 : Step(2390): len = 108486, overlap = 3.5
PHY-3002 : Step(2391): len = 107116, overlap = 6.5
PHY-3002 : Step(2392): len = 106025, overlap = 10.25
PHY-3002 : Step(2393): len = 105269, overlap = 12.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000508646
PHY-3002 : Step(2394): len = 105735, overlap = 13
PHY-3002 : Step(2395): len = 105867, overlap = 14.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00101729
PHY-3002 : Step(2396): len = 105999, overlap = 13.75
PHY-3002 : Step(2397): len = 105999, overlap = 13.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.014054s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (111.2%)

PHY-3001 : Legalized: Len = 108475, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : 2 instances has been re-located, deltaX = 2, deltaY = 0.
PHY-3001 : Final: Len = 108519, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 419648, over cnt = 50(0%), over = 58, worst = 2
PHY-1002 : len = 419840, over cnt = 40(0%), over = 45, worst = 2
PHY-1002 : len = 419856, over cnt = 29(0%), over = 33, worst = 2
PHY-1002 : len = 419856, over cnt = 29(0%), over = 33, worst = 2
PHY-1002 : len = 371960, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.676412s wall, 0.671875s user + 0.015625s system = 0.687500s CPU (101.6%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 45 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 662 has valid locations, 55 needs to be replaced
PHY-3001 : design contains 768 instances, 655 slices, 24 macros(130 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 8864, tnet num: 1596, tinst num: 768, tnode num: 9905, tedge num: 15355.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1596 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.224413s wall, 0.265625s user + 0.031250s system = 0.296875s CPU (132.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 118501
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.959898
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2398): len = 118045, overlap = 0
PHY-3002 : Step(2399): len = 117976, overlap = 0
PHY-3002 : Step(2400): len = 117825, overlap = 0
PHY-3002 : Step(2401): len = 117618, overlap = 1.75
PHY-3002 : Step(2402): len = 117346, overlap = 2.5
PHY-3002 : Step(2403): len = 117079, overlap = 3.75
PHY-3002 : Step(2404): len = 117079, overlap = 3.75
PHY-3002 : Step(2405): len = 117240, overlap = 3
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0124023
PHY-3002 : Step(2406): len = 117135, overlap = 3
PHY-3002 : Step(2407): len = 117135, overlap = 3
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004515s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.959898
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.65619e-05
PHY-3002 : Step(2408): len = 117065, overlap = 6
PHY-3002 : Step(2409): len = 117065, overlap = 6
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.31238e-05
PHY-3002 : Step(2410): len = 117080, overlap = 5.75
PHY-3002 : Step(2411): len = 117080, overlap = 5.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.959898
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.07654e-05
PHY-3002 : Step(2412): len = 117057, overlap = 7.75
PHY-3002 : Step(2413): len = 117057, overlap = 7.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.027583s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (113.3%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.959898
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000515271
PHY-3002 : Step(2414): len = 117482, overlap = 4.25
PHY-3002 : Step(2415): len = 117469, overlap = 4
PHY-3002 : Step(2416): len = 117356, overlap = 4.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006213s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (251.5%)

PHY-3001 : Legalized: Len = 117718, Over = 0
PHY-3001 : Spreading special nets. 3 overflows in 2952 tiles.
PHY-3001 : 5 instances has been re-located, deltaX = 5, deltaY = 3.
PHY-3001 : Final: Len = 117758, Over = 0
RUN-1003 : finish command "place -eco" in  1.157702s wall, 1.437500s user + 0.406250s system = 1.843750s CPU (159.3%)

RUN-1004 : used memory is 727 MB, reserved memory is 788 MB, peak memory is 1226 MB
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  14.261577s wall, 23.328125s user + 6.609375s system = 29.937500s CPU (209.9%)

RUN-1004 : used memory is 727 MB, reserved memory is 788 MB, peak memory is 1226 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 527 to 417
PHY-1001 : Pin misalignment score is improved from 417 to 412
PHY-1001 : Pin misalignment score is improved from 412 to 410
PHY-1001 : Pin misalignment score is improved from 410 to 410
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 770 instances
RUN-1001 : 334 mslices, 321 lslices, 45 pads, 61 brams, 1 dsps
RUN-1001 : There are total 1598 nets
RUN-1001 : 995 nets have 2 pins
RUN-1001 : 364 nets have [3 - 5] pins
RUN-1001 : 94 nets have [6 - 10] pins
RUN-1001 : 71 nets have [11 - 20] pins
RUN-1001 : 63 nets have [21 - 99] pins
RUN-1001 : 11 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 397384, over cnt = 70(0%), over = 89, worst = 2
PHY-1002 : len = 397632, over cnt = 57(0%), over = 72, worst = 2
PHY-1002 : len = 397488, over cnt = 48(0%), over = 59, worst = 2
PHY-1002 : len = 393888, over cnt = 35(0%), over = 41, worst = 2
PHY-1002 : len = 391000, over cnt = 30(0%), over = 34, worst = 2
PHY-1002 : len = 360264, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.775435s wall, 0.781250s user + 0.093750s system = 0.875000s CPU (112.8%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 233 to 14
PHY-1001 : End pin swap;  0.039570s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (79.0%)

PHY-1001 : End global routing;  2.003888s wall, 2.000000s user + 0.140625s system = 2.140625s CPU (106.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 35696, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 1.203875s wall, 1.218750s user + 0.062500s system = 1.281250s CPU (106.4%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 35696, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 1; 0.063948s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (146.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 35696, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000022s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 66% nets.
PHY-1001 : Routed 90% nets.
PHY-1002 : len = 603600, over cnt = 86(0%), over = 86, worst = 1
PHY-1001 : End Routed; 10.568366s wall, 13.125000s user + 1.546875s system = 14.671875s CPU (138.8%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 599544, over cnt = 23(0%), over = 23, worst = 1
PHY-1001 : End DR Iter 1; 0.410526s wall, 0.453125s user + 0.015625s system = 0.468750s CPU (114.2%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 599096, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 2; 0.199328s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (101.9%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 599040, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 599040
PHY-1001 : End DR Iter 3; 0.060223s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (129.7%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  14.999423s wall, 17.468750s user + 1.859375s system = 19.328125s CPU (128.9%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  17.303370s wall, 19.796875s user + 2.046875s system = 21.843750s CPU (126.2%)

RUN-1004 : used memory is 731 MB, reserved memory is 790 MB, peak memory is 1226 MB
RUN-1002 : start command "report_area -io_info -file cam_phy.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Utilization Statistics
#lut                 1251   out of  19600    6.38%
#reg                  257   out of  19600    1.31%
#le                  1303
  #lut only          1046   out of   1303   80.28%
  #reg only            52   out of   1303    3.99%
  #lut&reg            205   out of   1303   15.73%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   45   out of    188   23.94%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db cam_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 8864, tnet num: 1596, tinst num: 768, tnode num: 9905, tedge num: 15355.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file cam_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1596 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 8, clk_num = 5.
TMR-5009 WARNING: There are(is) 4 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in cam_phy.timing, timing summary in cam_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file cam_phy.timing" in  1.133996s wall, 1.078125s user + 0.218750s system = 1.296875s CPU (114.4%)

RUN-1004 : used memory is 1032 MB, reserved memory is 1091 MB, peak memory is 1226 MB
RUN-1002 : start command "bitgen -bit cam.bit -version 0X00 -g ucode:00000000110001110000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 770
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1598, pip num: 28083
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1716 valid insts, and 69108 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file cam.bit.
RUN-1003 : finish command "bitgen -bit cam.bit -version 0X00 -g ucode:00000000110001110000000000000000" in  4.965052s wall, 27.640625s user + 0.687500s system = 28.328125s CPU (570.6%)

RUN-1004 : used memory is 1035 MB, reserved memory is 1094 MB, peak memory is 1226 MB
RUN-1002 : start command "download -bit cam.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit cam.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit cam.bit" in  1.677295s wall, 1.609375s user + 0.078125s system = 1.687500s CPU (100.6%)

RUN-1004 : used memory is 1113 MB, reserved memory is 1172 MB, peak memory is 1226 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.954130s wall, 0.656250s user + 0.937500s system = 1.593750s CPU (22.9%)

RUN-1004 : used memory is 1142 MB, reserved memory is 1202 MB, peak memory is 1226 MB
RUN-1003 : finish command "download -bit cam.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.230143s wall, 2.453125s user + 1.140625s system = 3.593750s CPU (38.9%)

RUN-1004 : used memory is 1086 MB, reserved memory is 1145 MB, peak memory is 1226 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file sources/rtl/camera_init.v
HDL-1007 : analyze verilog file sources/rtl/i2c_module.v
HDL-1007 : analyze verilog file sources/rtl/lcd_sync.v
HDL-1007 : analyze verilog file sources/rtl/test_camera.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/ip_ram.v
HDL-1007 : analyze verilog file sources/rtl/camera_reader.v
HDL-1007 : analyze verilog file sources/rtl/test_camera.v
HDL-1007 : analyze verilog file sources/rtl/test_camera.v
HDL-1007 : analyze verilog file sources/rtl/camera_init.v
HDL-1007 : analyze verilog file sources/rtl/i2c_module.v
HDL-1007 : analyze verilog file sources/rtl/lcd_sync.v
HDL-1007 : analyze verilog file sources/rtl/test_camera.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/ip_ram.v
HDL-1007 : analyze verilog file sources/rtl/camera_reader.v
RUN-1002 : start command "elaborate -top test_camera"
HDL-1007 : elaborate module test_camera in sources/rtl/test_camera.v(14)
HDL-1007 : elaborate module ip_pll in al_ip/ip_pll.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/Anlogic/TD4.6.1/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=16,FBCLK_DIV=17,CLKC0_DIV=20,CLKC1_DIV=42,CLKC2_DIV=126,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=19,CLKC1_CPHASE=41,CLKC2_CPHASE=125,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE") in D:/Anlogic/TD4.6.1/arch/eagle_macro.v(986)
HDL-1007 : elaborate module camera_init in sources/rtl/camera_init.v(14)
HDL-1007 : elaborate module i2c_module in sources/rtl/i2c_module.v(2)
HDL-1007 : elaborate module lcd_sync(IMG_Y=1) in sources/rtl/lcd_sync.v(14)
HDL-1007 : elaborate module camera_reader in sources/rtl/camera_reader.v(14)
HDL-1007 : elaborate module img_cache in al_ip/ip_ram.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=16,DATA_WIDTH_B=16,ADDR_WIDTH_A=16,ADDR_WIDTH_B=16,DATA_DEPTH_A=32800,DATA_DEPTH_B=32800,MODE="PDPW",REGMODE_B="OUTREG") in D:/Anlogic/TD4.6.1/arch/eagle_macro.v(1072)
HDL-5007 WARNING: actual bit length 20 differs from formal bit length 16 for port 'addra' in sources/rtl/test_camera.v(143)
HDL-1200 : Current top model is test_camera
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc sources/sdc/SparkRoad.adc"
RUN-1002 : start command "set_pin_assignment clk_24m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment cam_data[0]  LOCATION = H15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[1]  LOCATION = J16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[2]  LOCATION = K16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[3]  LOCATION = K15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[4]  LOCATION = G14; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[5]  LOCATION = H16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[6]  LOCATION = G16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[7]  LOCATION = H13; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_href  LOCATION = F15;  "
RUN-1002 : start command "set_pin_assignment cam_pclk  LOCATION = K12;  "
RUN-1002 : start command "set_pin_assignment cam_pwdn  LOCATION = F14;  "
RUN-1002 : start command "set_pin_assignment cam_rst  LOCATION = F13;  "
RUN-1002 : start command "set_pin_assignment cam_soic  LOCATION = D16; PULLTYPE = PULLUP;  "
RUN-1002 : start command "set_pin_assignment cam_soid  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment cam_vsync  LOCATION = E15;  "
RUN-1002 : start command "set_pin_assignment cam_xclk  LOCATION = J12;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G11;  "
RUN-1002 : start command "set_pin_assignment vga_clk  LOCATION = H2;  "
RUN-1002 : start command "set_pin_assignment vga_hsync  LOCATION = J3;  "
RUN-1002 : start command "set_pin_assignment vga_vsync  LOCATION = J4;  "
RUN-1002 : start command "set_pin_assignment vga_r[0]  LOCATION = K6;  "
RUN-1002 : start command "set_pin_assignment vga_r[1]  LOCATION = K3;  "
RUN-1002 : start command "set_pin_assignment vga_r[2]  LOCATION = K5;  "
RUN-1002 : start command "set_pin_assignment vga_r[3]  LOCATION = L4;  "
RUN-1002 : start command "set_pin_assignment vga_r[4]  LOCATION = M1;  "
RUN-1002 : start command "set_pin_assignment vga_r[5]  LOCATION = M2;  "
RUN-1002 : start command "set_pin_assignment vga_r[6]  LOCATION = L3;  "
RUN-1002 : start command "set_pin_assignment vga_r[7]  LOCATION = L5;  "
RUN-1002 : start command "set_pin_assignment vga_g[0]  LOCATION = L1;  "
RUN-1002 : start command "set_pin_assignment vga_g[1]  LOCATION = K2;  "
RUN-1002 : start command "set_pin_assignment vga_g[2]  LOCATION = K1;  "
RUN-1002 : start command "set_pin_assignment vga_g[3]  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment vga_g[4]  LOCATION = H3;  "
RUN-1002 : start command "set_pin_assignment vga_g[5]  LOCATION = J6;  "
RUN-1002 : start command "set_pin_assignment vga_g[6]  LOCATION = H1;  "
RUN-1002 : start command "set_pin_assignment vga_g[7]  LOCATION = H5;  "
RUN-1002 : start command "set_pin_assignment vga_b[0]  LOCATION = G1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[1]  LOCATION = F1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[2]  LOCATION = F2; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[3]  LOCATION = E1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[4]  LOCATION = G3; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[5]  LOCATION = E2; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[6]  LOCATION = D1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[7]  LOCATION = C1; SLEWRATE = FAST;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "test_camera"
SYN-1012 : SanityCheck: Model "camera_init"
SYN-1012 : SanityCheck: Model "i2c_module"
SYN-1012 : SanityCheck: Model "camera_reader"
SYN-1012 : SanityCheck: Model "img_cache"
SYN-1012 : SanityCheck: Model "ip_pll"
SYN-1012 : SanityCheck: Model "lcd_sync(IMG_Y=1)"
SYN-1043 : Mark ip_pll as IO macro for instance bufg_feedback
SYN-1016 : Merged 8 instances.
SYN-1016 : Merged 53 instances.
SYN-1016 : Merged 243 instances.
SYN-1011 : Flatten model test_camera
SYN-1011 : Flatten model camera_init
SYN-1011 : Flatten model i2c_module
SYN-1016 : Merged 3 instances.
SYN-1011 : Flatten model camera_reader
SYN-1011 : Flatten model img_cache
SYN-1011 : Flatten model ip_pll
SYN-1011 : Flatten model lcd_sync(IMG_Y=1)
SYN-1016 : Merged 12 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 4110/157 useful/useless nets, 3893/56 useful/useless insts
SYN-1019 : Optimized 5 mux instances.
SYN-1021 : Optimized 19 onehot mux instances.
SYN-1020 : Optimized 922 distributor mux.
SYN-1016 : Merged 3301 instances.
SYN-1015 : Optimize round 1, 4527 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 4545/183 useful/useless nets, 4334/2123 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 2204 better
SYN-1014 : Optimize round 3
SYN-1032 : 4544/0 useful/useless nets, 4333/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.400131s wall, 1.390625s user + 0.125000s system = 1.515625s CPU (108.2%)

RUN-1004 : used memory is 753 MB, reserved memory is 821 MB, peak memory is 1226 MB
RUN-1002 : start command "report_area -file cam_rtl.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Gate Statistics
#Basic gates         3515
  #and               1933
  #nand                 0
  #or                 580
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                283
  #bufif1               1
  #MX21               506
  #FADD                 0
  #DFF                212
  #LATCH                0
#MACRO_ADD             27
#MACRO_EQ             237
#MACRO_MULT             1
#MACRO_MUX            548

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |test_camera |3302   |212    |267    |
+----------------------------------------------+

RUN-1002 : start command "read_sdc cam.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -period 41.6 -waveform 0 20.8 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41600, rise: 0, fall: 20800.
RUN-1002 : start command "derive_pll_clocks -gen_basic_clock"
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "create_clock -add -name u_pll/pll_inst.refclk -period 41.667 "
RUN-1102 : create_clock: clock name: u_pll/pll_inst.refclk, type: 0, period: 41667, rise: 0, fall: 20833.
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[1] -source  -master_clock u_pll/pll_inst.refclk -divide_by 1.976 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[0] -source  -master_clock u_pll/pll_inst.refclk -multiply_by 1.063 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[2]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[2] -source  -master_clock u_pll/pll_inst.refclk -divide_by 5.929 "
RUN-1104 : Import SDC file cam.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db cam_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea cam_gate.area"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
SYN-2001 : Map 45 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "u_img/inst"
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5187/8 useful/useless nets, 4720/0 useful/useless insts
SYN-1016 : Merged 217 instances.
SYN-2571 : Optimize after map_dsp, round 1, 217 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 4970/0 useful/useless nets, 4503/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7260/0 useful/useless nets, 6834/0 useful/useless insts
SYN-1016 : Merged 1958 instances.
SYN-2501 : Optimize round 1, 3788 better
SYN-2501 : Optimize round 2
SYN-1032 : 5296/0 useful/useless nets, 4876/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 24 macro adder
SYN-1032 : 7601/13 useful/useless nets, 7181/13 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 26500, tnet num: 7610, tinst num: 7175, tnode num: 29827, tedge num: 39832.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 481 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7610 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 1216 (3.95), #lev = 34 (4.59)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.16 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6517 instances into 789 LUTs, name keeping = 29%.
SYN-3001 : Mapper removed 5 lut buffers
SYN-1001 : Packing model "test_camera" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1854/1 useful/useless nets, 1434/2 useful/useless insts
SYN-1015 : Optimize round 1, 6 better
SYN-1014 : Optimize round 2
SYN-1032 : 1851/0 useful/useless nets, 1431/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 221 DFF/LATCH to SEQ ...
SYN-4009 : Pack 12 carry chain into lslice
SYN-4007 : Packing 168 adder to BLE ...
SYN-4008 : Packed 168 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 784 LUT to BLE ...
SYN-4008 : Packed 784 LUT and 118 SEQ to BLE.
SYN-4003 : Packing 103 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (103 nodes)...
SYN-4004 : #1: Packed 32 SEQ (603 nodes)...
SYN-4005 : Packed 32 SEQ with LUT/SLICE
SYN-4006 : 640 single LUT's are left
SYN-4006 : 71 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 855/1097 primitive instances ...
RUN-1002 : start command "report_area -file cam_gate.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Utilization Statistics
#lut                 1163   out of  19600    5.93%
#reg                  221   out of  19600    1.13%
#le                  1215
  #lut only           994   out of   1215   81.81%
  #reg only            52   out of   1215    4.28%
  #lut&reg            169   out of   1215   13.91%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   45   out of    188   23.94%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |test_camera |1215  |1163  |221   |
+-------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea cam_gate.area" in  6.838112s wall, 6.812500s user + 0.234375s system = 7.046875s CPU (103.1%)

RUN-1004 : used memory is 748 MB, reserved memory is 815 MB, peak memory is 1226 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
RUN-1002 : start command "read_sdc cam.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -period 41.6 -waveform 0 20.8 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41600, rise: 0, fall: 20800.
RUN-1002 : start command "derive_pll_clocks -gen_basic_clock"
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "create_clock -add -name u_pll/pll_inst.refclk -period 41.667 "
RUN-1102 : create_clock: clock name: u_pll/pll_inst.refclk, type: 0, period: 41667, rise: 0, fall: 20833.
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[1] -source  -master_clock u_pll/pll_inst.refclk -divide_by 1.976 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[0] -source  -master_clock u_pll/pll_inst.refclk -multiply_by 1.063 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[2]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[2] -source  -master_clock u_pll/pll_inst.refclk -divide_by 5.929 "
RUN-1104 : Import SDC file cam.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db cam_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (92 clock/control pins, 2 other pins).
SYN-4027 : Net clk_cam is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net clk_sccb is clkc2 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_pad is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_pad is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "cam_pclk_pad" drive clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drive clk pins.
SYN-4024 : Net "u_camera_init/u_i2c_write/divider2[7]" drive clk pins.
SYN-4024 : Net "camera_wrreq" drive clk pins.
SYN-4025 : Tag rtl::Net cam_pclk_pad as clock net
SYN-4025 : Tag rtl::Net camera_wrreq as clock net
SYN-4025 : Tag rtl::Net clk_24m_pad as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net clk_sccb as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/divider2[7] as clock net
SYN-4026 : Tagged 8 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 25 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/u_i2c_write/divider2[7] to drive 15 clock pins.
SYN-4015 : Create BUFG instance for clk Net camera_wrreq to drive 8 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 726 instances
RUN-1001 : 305 mslices, 306 lslices, 45 pads, 61 brams, 1 dsps
RUN-1001 : There are total 1554 nets
RUN-1001 : 1019 nets have 2 pins
RUN-1001 : 352 nets have [3 - 5] pins
RUN-1001 : 74 nets have [6 - 10] pins
RUN-1001 : 26 nets have [11 - 20] pins
RUN-1001 : 72 nets have [21 - 99] pins
RUN-1001 : 11 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 724 instances, 611 slices, 24 macros(130 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 8540, tnet num: 1552, tinst num: 724, tnode num: 9440, tedge num: 14833.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1552 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.183247s wall, 0.203125s user + 0.015625s system = 0.218750s CPU (119.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 495579
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.962592
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2417): len = 393177, overlap = 139.5
PHY-3002 : Step(2418): len = 338683, overlap = 139.5
PHY-3002 : Step(2419): len = 317131, overlap = 139.5
PHY-3002 : Step(2420): len = 293382, overlap = 139.5
PHY-3002 : Step(2421): len = 267468, overlap = 139.5
PHY-3002 : Step(2422): len = 257657, overlap = 139.5
PHY-3002 : Step(2423): len = 250814, overlap = 139.5
PHY-3002 : Step(2424): len = 244696, overlap = 139.5
PHY-3002 : Step(2425): len = 238022, overlap = 139.5
PHY-3002 : Step(2426): len = 231946, overlap = 137.25
PHY-3002 : Step(2427): len = 226943, overlap = 139.5
PHY-3002 : Step(2428): len = 221261, overlap = 139.5
PHY-3002 : Step(2429): len = 214712, overlap = 139.5
PHY-3002 : Step(2430): len = 209707, overlap = 139.5
PHY-3002 : Step(2431): len = 204069, overlap = 139.5
PHY-3002 : Step(2432): len = 198375, overlap = 139.5
PHY-3002 : Step(2433): len = 193496, overlap = 139.5
PHY-3002 : Step(2434): len = 188808, overlap = 137.25
PHY-3002 : Step(2435): len = 182712, overlap = 139.5
PHY-3002 : Step(2436): len = 177163, overlap = 137.25
PHY-3002 : Step(2437): len = 173238, overlap = 139.5
PHY-3002 : Step(2438): len = 168722, overlap = 137.25
PHY-3002 : Step(2439): len = 163503, overlap = 139.5
PHY-3002 : Step(2440): len = 158889, overlap = 137.25
PHY-3002 : Step(2441): len = 155201, overlap = 139.5
PHY-3002 : Step(2442): len = 150155, overlap = 137.25
PHY-3002 : Step(2443): len = 145720, overlap = 139.5
PHY-3002 : Step(2444): len = 142106, overlap = 137.25
PHY-3002 : Step(2445): len = 137852, overlap = 139.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.93873e-06
PHY-3002 : Step(2446): len = 147717, overlap = 123.75
PHY-3002 : Step(2447): len = 144608, overlap = 130.5
PHY-3002 : Step(2448): len = 139998, overlap = 130.5
PHY-3002 : Step(2449): len = 134324, overlap = 126
PHY-3002 : Step(2450): len = 130354, overlap = 126
PHY-3002 : Step(2451): len = 126446, overlap = 121.75
PHY-3002 : Step(2452): len = 122990, overlap = 122
PHY-3002 : Step(2453): len = 119640, overlap = 123
PHY-3002 : Step(2454): len = 116709, overlap = 127.25
PHY-3002 : Step(2455): len = 113615, overlap = 125.5
PHY-3002 : Step(2456): len = 110532, overlap = 127.75
PHY-3002 : Step(2457): len = 107154, overlap = 128
PHY-3002 : Step(2458): len = 104124, overlap = 128.25
PHY-3002 : Step(2459): len = 101557, overlap = 128.25
PHY-3002 : Step(2460): len = 98748.8, overlap = 128.5
PHY-3002 : Step(2461): len = 95629.9, overlap = 125.5
PHY-3002 : Step(2462): len = 93333.7, overlap = 131.5
PHY-3002 : Step(2463): len = 90230.8, overlap = 135
PHY-3002 : Step(2464): len = 86550.3, overlap = 137.5
PHY-3002 : Step(2465): len = 84537.3, overlap = 139
PHY-3002 : Step(2466): len = 82661.8, overlap = 139.5
PHY-3002 : Step(2467): len = 75499.7, overlap = 145.25
PHY-3002 : Step(2468): len = 71191.5, overlap = 141.75
PHY-3002 : Step(2469): len = 70370.6, overlap = 141.5
PHY-3002 : Step(2470): len = 65981.8, overlap = 150.75
PHY-3002 : Step(2471): len = 59703.3, overlap = 150.25
PHY-3002 : Step(2472): len = 55094.7, overlap = 155.75
PHY-3002 : Step(2473): len = 54282.6, overlap = 155.5
PHY-3002 : Step(2474): len = 53290, overlap = 157.5
PHY-3002 : Step(2475): len = 52787.1, overlap = 157.25
PHY-3002 : Step(2476): len = 51827.7, overlap = 156.75
PHY-3002 : Step(2477): len = 51390, overlap = 157
PHY-3002 : Step(2478): len = 50091, overlap = 156
PHY-3002 : Step(2479): len = 49531, overlap = 156.75
PHY-3002 : Step(2480): len = 48116.7, overlap = 157.75
PHY-3002 : Step(2481): len = 47264.5, overlap = 159.25
PHY-3002 : Step(2482): len = 44622.5, overlap = 166
PHY-3002 : Step(2483): len = 43853.8, overlap = 167
PHY-3002 : Step(2484): len = 42002.9, overlap = 165.5
PHY-3002 : Step(2485): len = 41706.6, overlap = 165.5
PHY-3002 : Step(2486): len = 41647.1, overlap = 165.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.87746e-06
PHY-3002 : Step(2487): len = 45791.2, overlap = 160.5
PHY-3002 : Step(2488): len = 46547.6, overlap = 158
PHY-3002 : Step(2489): len = 47894.2, overlap = 157.75
PHY-3002 : Step(2490): len = 48922, overlap = 162
PHY-3002 : Step(2491): len = 49048.2, overlap = 155
PHY-3002 : Step(2492): len = 48600.9, overlap = 155
PHY-3002 : Step(2493): len = 47649, overlap = 154.5
PHY-3002 : Step(2494): len = 47322.1, overlap = 154.5
PHY-3002 : Step(2495): len = 47403, overlap = 154.25
PHY-3002 : Step(2496): len = 47400.6, overlap = 154
PHY-3002 : Step(2497): len = 46530.4, overlap = 149.75
PHY-3002 : Step(2498): len = 45523.6, overlap = 149.5
PHY-3002 : Step(2499): len = 44585.7, overlap = 150
PHY-3002 : Step(2500): len = 44052.1, overlap = 151.75
PHY-3002 : Step(2501): len = 43349.9, overlap = 153
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.57549e-05
PHY-3002 : Step(2502): len = 47875.2, overlap = 155
PHY-3002 : Step(2503): len = 48192.7, overlap = 154.75
PHY-3002 : Step(2504): len = 49913.5, overlap = 155
PHY-3002 : Step(2505): len = 50836.7, overlap = 154.75
PHY-3002 : Step(2506): len = 50902.5, overlap = 150
PHY-3002 : Step(2507): len = 50544.5, overlap = 150
PHY-3002 : Step(2508): len = 50497.2, overlap = 154.25
PHY-3002 : Step(2509): len = 50690, overlap = 154.25
PHY-3002 : Step(2510): len = 50688, overlap = 154
PHY-3002 : Step(2511): len = 50817.1, overlap = 154
PHY-3002 : Step(2512): len = 51090.5, overlap = 153.75
PHY-3002 : Step(2513): len = 51134.7, overlap = 154
PHY-3002 : Step(2514): len = 51124, overlap = 153
PHY-3002 : Step(2515): len = 51051, overlap = 150
PHY-3002 : Step(2516): len = 51073.9, overlap = 149.75
PHY-3002 : Step(2517): len = 51045.6, overlap = 150.25
PHY-3002 : Step(2518): len = 50628.2, overlap = 150.75
PHY-3002 : Step(2519): len = 49913.7, overlap = 150.5
PHY-3002 : Step(2520): len = 49468.7, overlap = 152.75
PHY-3002 : Step(2521): len = 49013.8, overlap = 152.75
PHY-3002 : Step(2522): len = 48661, overlap = 152.75
PHY-3002 : Step(2523): len = 48592.2, overlap = 152
PHY-3002 : Step(2524): len = 48521.4, overlap = 151.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 3.15098e-05
PHY-3002 : Step(2525): len = 51584.5, overlap = 142.75
PHY-3002 : Step(2526): len = 52398.4, overlap = 142.75
PHY-3002 : Step(2527): len = 53168.4, overlap = 142.75
PHY-3002 : Step(2528): len = 53065.8, overlap = 142.5
PHY-3002 : Step(2529): len = 52776.8, overlap = 142.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 6.30197e-05
PHY-3002 : Step(2530): len = 55145.1, overlap = 135
PHY-3002 : Step(2531): len = 55571.2, overlap = 132.75
PHY-3002 : Step(2532): len = 57729.3, overlap = 144
PHY-3002 : Step(2533): len = 58473.4, overlap = 136.75
PHY-3002 : Step(2534): len = 58835.9, overlap = 127.5
PHY-3002 : Step(2535): len = 60460.6, overlap = 122.75
PHY-3002 : Step(2536): len = 61169.5, overlap = 125
PHY-3002 : Step(2537): len = 61878.6, overlap = 124.5
PHY-3002 : Step(2538): len = 62149, overlap = 128.75
PHY-3002 : Step(2539): len = 62577.1, overlap = 128.25
PHY-3002 : Step(2540): len = 63224.7, overlap = 134.75
PHY-3002 : Step(2541): len = 62830.9, overlap = 132.5
PHY-3002 : Step(2542): len = 63085.6, overlap = 128
PHY-3002 : Step(2543): len = 63418.6, overlap = 125.75
PHY-3002 : Step(2544): len = 63542.8, overlap = 125.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000126039
PHY-3002 : Step(2545): len = 65088, overlap = 118.5
PHY-3002 : Step(2546): len = 65783.4, overlap = 122.75
PHY-3002 : Step(2547): len = 67380, overlap = 120.5
PHY-3002 : Step(2548): len = 67479.7, overlap = 120.25
PHY-3002 : Step(2549): len = 67674.5, overlap = 122.25
PHY-3002 : Step(2550): len = 67839.1, overlap = 122.25
PHY-3002 : Step(2551): len = 68182.6, overlap = 121.25
PHY-3002 : Step(2552): len = 68330.7, overlap = 118.5
PHY-3002 : Step(2553): len = 68294.2, overlap = 122.75
PHY-3002 : Step(2554): len = 68229, overlap = 122
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000235708
PHY-3002 : Step(2555): len = 69104.4, overlap = 121.75
PHY-3002 : Step(2556): len = 69595.3, overlap = 117
PHY-3002 : Step(2557): len = 70281, overlap = 118.5
PHY-3002 : Step(2558): len = 70676.6, overlap = 117.5
PHY-3002 : Step(2559): len = 70899, overlap = 117.25
PHY-3002 : Step(2560): len = 71224.5, overlap = 116.25
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000392311
PHY-3002 : Step(2561): len = 71551.7, overlap = 113.5
PHY-3002 : Step(2562): len = 71870.7, overlap = 113
PHY-3002 : Step(2563): len = 72194.5, overlap = 107
PHY-3002 : Step(2564): len = 72777.4, overlap = 105.25
PHY-3002 : Step(2565): len = 72880.3, overlap = 105.25
PHY-3002 : Step(2566): len = 72879.6, overlap = 104.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.016336s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (191.3%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.962592
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.34287e-06
PHY-3002 : Step(2567): len = 86711.3, overlap = 35
PHY-3002 : Step(2568): len = 85000.6, overlap = 38
PHY-3002 : Step(2569): len = 83012.7, overlap = 40.5
PHY-3002 : Step(2570): len = 82235.6, overlap = 42
PHY-3002 : Step(2571): len = 81481.5, overlap = 43
PHY-3002 : Step(2572): len = 80880.4, overlap = 43.75
PHY-3002 : Step(2573): len = 80517.5, overlap = 43.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.68575e-06
PHY-3002 : Step(2574): len = 80387.5, overlap = 43.25
PHY-3002 : Step(2575): len = 80190.7, overlap = 44
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.33715e-05
PHY-3002 : Step(2576): len = 80136.7, overlap = 44.75
PHY-3002 : Step(2577): len = 80436, overlap = 43.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.6743e-05
PHY-3002 : Step(2578): len = 80443, overlap = 44
PHY-3002 : Step(2579): len = 81036, overlap = 44
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 4.77717e-05
PHY-3002 : Step(2580): len = 81065.6, overlap = 43.25
PHY-3002 : Step(2581): len = 82754.3, overlap = 44
PHY-3002 : Step(2582): len = 84543.2, overlap = 40.75
PHY-3002 : Step(2583): len = 84957.5, overlap = 38.25
PHY-3002 : Step(2584): len = 84844.4, overlap = 36.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 9.55433e-05
PHY-3002 : Step(2585): len = 85475.9, overlap = 35
PHY-3002 : Step(2586): len = 87281.5, overlap = 29.5
PHY-3002 : Step(2587): len = 87827.1, overlap = 28
PHY-3002 : Step(2588): len = 87820.8, overlap = 27.75
PHY-3002 : Step(2589): len = 87952.8, overlap = 24.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.962592
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.42819e-05
PHY-3002 : Step(2590): len = 87891.6, overlap = 36.5
PHY-3002 : Step(2591): len = 87989.9, overlap = 35.75
PHY-3002 : Step(2592): len = 87578.4, overlap = 34.25
PHY-3002 : Step(2593): len = 87740, overlap = 29.25
PHY-3002 : Step(2594): len = 87722.4, overlap = 27.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.85639e-05
PHY-3002 : Step(2595): len = 88295.9, overlap = 23.75
PHY-3002 : Step(2596): len = 88848.8, overlap = 21.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.71278e-05
PHY-3002 : Step(2597): len = 89359.2, overlap = 20
PHY-3002 : Step(2598): len = 90090.3, overlap = 16.5
PHY-3002 : Step(2599): len = 90453.3, overlap = 15.25
PHY-3002 : Step(2600): len = 90349.9, overlap = 15
PHY-3002 : Step(2601): len = 90342.7, overlap = 15.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.322402s wall, 0.296875s user + 0.156250s system = 0.453125s CPU (140.5%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.962592
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000312399
PHY-3002 : Step(2602): len = 96221.3, overlap = 3
PHY-3002 : Step(2603): len = 94749.1, overlap = 7.5
PHY-3002 : Step(2604): len = 94082.8, overlap = 10.5
PHY-3002 : Step(2605): len = 93516.7, overlap = 11.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000624799
PHY-3002 : Step(2606): len = 93763.5, overlap = 11
PHY-3002 : Step(2607): len = 93697.9, overlap = 11.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0012496
PHY-3002 : Step(2608): len = 93769.3, overlap = 11.75
PHY-3002 : Step(2609): len = 93771.1, overlap = 12
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008731s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 95555, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : 1 instances has been re-located, deltaX = 1, deltaY = 1.
PHY-3001 : Final: Len = 95621, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 376872, over cnt = 61(0%), over = 74, worst = 2
PHY-1002 : len = 377168, over cnt = 33(0%), over = 41, worst = 2
PHY-1002 : len = 377304, over cnt = 24(0%), over = 29, worst = 2
PHY-1002 : len = 377224, over cnt = 21(0%), over = 26, worst = 2
PHY-1002 : len = 338736, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.640716s wall, 0.625000s user + 0.000000s system = 0.625000s CPU (97.5%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 45 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 662 has valid locations, 55 needs to be replaced
PHY-3001 : design contains 768 instances, 655 slices, 24 macros(130 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 8864, tnet num: 1596, tinst num: 768, tnode num: 9905, tedge num: 15355.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1596 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.226152s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (103.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 106311
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.959898
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2610): len = 105897, overlap = 0
PHY-3002 : Step(2611): len = 105926, overlap = 0
PHY-3002 : Step(2612): len = 105717, overlap = 0
PHY-3002 : Step(2613): len = 105548, overlap = 0
PHY-3002 : Step(2614): len = 105272, overlap = 0
PHY-3002 : Step(2615): len = 105272, overlap = 0
PHY-3002 : Step(2616): len = 105225, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004503s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (694.0%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.959898
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.98185e-05
PHY-3002 : Step(2617): len = 105168, overlap = 2.75
PHY-3002 : Step(2618): len = 105168, overlap = 2.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000139637
PHY-3002 : Step(2619): len = 105185, overlap = 2.5
PHY-3002 : Step(2620): len = 105185, overlap = 2.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000279274
PHY-3002 : Step(2621): len = 105155, overlap = 2.25
PHY-3002 : Step(2622): len = 105155, overlap = 2.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.959898
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000102555
PHY-3002 : Step(2623): len = 105162, overlap = 3.5
PHY-3002 : Step(2624): len = 105162, overlap = 3.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000205111
PHY-3002 : Step(2625): len = 105133, overlap = 3
PHY-3002 : Step(2626): len = 105133, overlap = 3
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00039366
PHY-3002 : Step(2627): len = 105163, overlap = 3.75
PHY-3002 : Step(2628): len = 105163, overlap = 3.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.045933s wall, 0.093750s user + 0.031250s system = 0.125000s CPU (272.1%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.959898
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000897712
PHY-3002 : Step(2629): len = 105239, overlap = 2.25
PHY-3002 : Step(2630): len = 105225, overlap = 3
PHY-3002 : Step(2631): len = 105209, overlap = 3.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006284s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 105244, Over = 0
PHY-3001 : Spreading special nets. 4 overflows in 2952 tiles.
PHY-3001 : 8 instances has been re-located, deltaX = 8, deltaY = 2.
PHY-3001 : Final: Len = 105404, Over = 0
RUN-1003 : finish command "place -eco" in  1.260143s wall, 1.500000s user + 0.718750s system = 2.218750s CPU (176.1%)

RUN-1004 : used memory is 748 MB, reserved memory is 814 MB, peak memory is 1226 MB
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  12.685241s wall, 19.625000s user + 6.078125s system = 25.703125s CPU (202.6%)

RUN-1004 : used memory is 748 MB, reserved memory is 814 MB, peak memory is 1226 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 522 to 430
PHY-1001 : Pin misalignment score is improved from 430 to 429
PHY-1001 : Pin misalignment score is improved from 429 to 427
PHY-1001 : Pin misalignment score is improved from 427 to 427
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 770 instances
RUN-1001 : 334 mslices, 321 lslices, 45 pads, 61 brams, 1 dsps
RUN-1001 : There are total 1598 nets
RUN-1001 : 995 nets have 2 pins
RUN-1001 : 364 nets have [3 - 5] pins
RUN-1001 : 96 nets have [6 - 10] pins
RUN-1001 : 57 nets have [11 - 20] pins
RUN-1001 : 75 nets have [21 - 99] pins
RUN-1001 : 11 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 355352, over cnt = 71(0%), over = 87, worst = 3
PHY-1002 : len = 355576, over cnt = 45(0%), over = 56, worst = 3
PHY-1002 : len = 355544, over cnt = 38(0%), over = 47, worst = 3
PHY-1002 : len = 354824, over cnt = 26(0%), over = 32, worst = 3
PHY-1002 : len = 330744, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.688979s wall, 0.765625s user + 0.062500s system = 0.828125s CPU (120.2%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 209 to 10
PHY-1001 : End pin swap;  0.036040s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (173.4%)

PHY-1001 : End global routing;  1.909596s wall, 2.000000s user + 0.093750s system = 2.093750s CPU (109.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 35904, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 1.016707s wall, 0.953125s user + 0.078125s system = 1.031250s CPU (101.4%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 35920, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 1; 0.062125s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (125.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 35920, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000015s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 65% nets.
PHY-1001 : Routed 90% nets.
PHY-1002 : len = 588496, over cnt = 124(0%), over = 124, worst = 1
PHY-1001 : End Routed; 10.158478s wall, 11.859375s user + 0.984375s system = 12.843750s CPU (126.4%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 581416, over cnt = 20(0%), over = 20, worst = 1
PHY-1001 : End DR Iter 1; 0.977716s wall, 1.031250s user + 0.046875s system = 1.078125s CPU (110.3%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 580832, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 2; 0.164150s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (95.2%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 580864, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 3; 0.025588s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (183.2%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 580792, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 580792
PHY-1001 : End DR Iter 4; 0.032695s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (239.0%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  14.947306s wall, 16.468750s user + 1.437500s system = 17.906250s CPU (119.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  17.179999s wall, 18.812500s user + 1.546875s system = 20.359375s CPU (118.5%)

RUN-1004 : used memory is 749 MB, reserved memory is 814 MB, peak memory is 1226 MB
RUN-1002 : start command "report_area -io_info -file cam_phy.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Utilization Statistics
#lut                 1251   out of  19600    6.38%
#reg                  257   out of  19600    1.31%
#le                  1303
  #lut only          1046   out of   1303   80.28%
  #reg only            52   out of   1303    3.99%
  #lut&reg            205   out of   1303   15.73%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   45   out of    188   23.94%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db cam_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 8864, tnet num: 1596, tinst num: 768, tnode num: 9905, tedge num: 15355.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file cam_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1596 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 8, clk_num = 5.
TMR-5009 WARNING: There are(is) 4 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in cam_phy.timing, timing summary in cam_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file cam_phy.timing" in  1.079291s wall, 1.015625s user + 0.093750s system = 1.109375s CPU (102.8%)

RUN-1004 : used memory is 1049 MB, reserved memory is 1115 MB, peak memory is 1226 MB
RUN-1002 : start command "bitgen -bit cam.bit -version 0X00 -g ucode:00000000110001110000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 770
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1598, pip num: 27603
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1767 valid insts, and 68173 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file cam.bit.
RUN-1003 : finish command "bitgen -bit cam.bit -version 0X00 -g ucode:00000000110001110000000000000000" in  4.974228s wall, 29.562500s user + 0.359375s system = 29.921875s CPU (601.5%)

RUN-1004 : used memory is 1052 MB, reserved memory is 1117 MB, peak memory is 1226 MB
RUN-1002 : start command "download -bit cam.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit cam.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit cam.bit" in  1.551664s wall, 1.515625s user + 0.078125s system = 1.593750s CPU (102.7%)

RUN-1004 : used memory is 1127 MB, reserved memory is 1193 MB, peak memory is 1226 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.970874s wall, 0.375000s user + 0.906250s system = 1.281250s CPU (18.4%)

RUN-1004 : used memory is 1156 MB, reserved memory is 1223 MB, peak memory is 1226 MB
RUN-1003 : finish command "download -bit cam.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.111078s wall, 2.031250s user + 1.109375s system = 3.140625s CPU (34.5%)

RUN-1004 : used memory is 1102 MB, reserved memory is 1168 MB, peak memory is 1226 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file sources/rtl/camera_init.v
HDL-1007 : analyze verilog file sources/rtl/i2c_module.v
HDL-1007 : analyze verilog file sources/rtl/lcd_sync.v
HDL-1007 : analyze verilog file sources/rtl/test_camera.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/ip_ram.v
HDL-1007 : analyze verilog file sources/rtl/camera_reader.v
HDL-1007 : analyze verilog file sources/rtl/test_camera.v
HDL-1007 : analyze verilog file sources/rtl/test_camera.v
HDL-1007 : analyze verilog file sources/rtl/camera_init.v
HDL-1007 : analyze verilog file sources/rtl/i2c_module.v
HDL-1007 : analyze verilog file sources/rtl/lcd_sync.v
HDL-1007 : analyze verilog file sources/rtl/test_camera.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/ip_ram.v
HDL-1007 : analyze verilog file sources/rtl/camera_reader.v
RUN-1002 : start command "elaborate -top test_camera"
HDL-1007 : elaborate module test_camera in sources/rtl/test_camera.v(14)
HDL-1007 : elaborate module ip_pll in al_ip/ip_pll.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/Anlogic/TD4.6.1/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=16,FBCLK_DIV=17,CLKC0_DIV=20,CLKC1_DIV=42,CLKC2_DIV=126,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=19,CLKC1_CPHASE=41,CLKC2_CPHASE=125,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE") in D:/Anlogic/TD4.6.1/arch/eagle_macro.v(986)
HDL-1007 : elaborate module camera_init in sources/rtl/camera_init.v(14)
HDL-1007 : elaborate module i2c_module in sources/rtl/i2c_module.v(2)
HDL-1007 : elaborate module lcd_sync(IMG_Y=1) in sources/rtl/lcd_sync.v(14)
HDL-1007 : elaborate module camera_reader in sources/rtl/camera_reader.v(14)
HDL-1007 : elaborate module img_cache in al_ip/ip_ram.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=16,DATA_WIDTH_B=16,ADDR_WIDTH_A=16,ADDR_WIDTH_B=16,DATA_DEPTH_A=32800,DATA_DEPTH_B=32800,MODE="PDPW",REGMODE_B="OUTREG") in D:/Anlogic/TD4.6.1/arch/eagle_macro.v(1072)
HDL-5007 WARNING: actual bit length 20 differs from formal bit length 16 for port 'addra' in sources/rtl/test_camera.v(141)
HDL-1200 : Current top model is test_camera
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc sources/sdc/SparkRoad.adc"
RUN-1002 : start command "set_pin_assignment clk_24m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment cam_data[0]  LOCATION = H15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[1]  LOCATION = J16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[2]  LOCATION = K16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[3]  LOCATION = K15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[4]  LOCATION = G14; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[5]  LOCATION = H16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[6]  LOCATION = G16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[7]  LOCATION = H13; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_href  LOCATION = F15;  "
RUN-1002 : start command "set_pin_assignment cam_pclk  LOCATION = K12;  "
RUN-1002 : start command "set_pin_assignment cam_pwdn  LOCATION = F14;  "
RUN-1002 : start command "set_pin_assignment cam_rst  LOCATION = F13;  "
RUN-1002 : start command "set_pin_assignment cam_soic  LOCATION = D16; PULLTYPE = PULLUP;  "
RUN-1002 : start command "set_pin_assignment cam_soid  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment cam_vsync  LOCATION = E15;  "
RUN-1002 : start command "set_pin_assignment cam_xclk  LOCATION = J12;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G11;  "
RUN-1002 : start command "set_pin_assignment vga_clk  LOCATION = H2;  "
RUN-1002 : start command "set_pin_assignment vga_hsync  LOCATION = J3;  "
RUN-1002 : start command "set_pin_assignment vga_vsync  LOCATION = J4;  "
RUN-1002 : start command "set_pin_assignment vga_r[0]  LOCATION = K6;  "
RUN-1002 : start command "set_pin_assignment vga_r[1]  LOCATION = K3;  "
RUN-1002 : start command "set_pin_assignment vga_r[2]  LOCATION = K5;  "
RUN-1002 : start command "set_pin_assignment vga_r[3]  LOCATION = L4;  "
RUN-1002 : start command "set_pin_assignment vga_r[4]  LOCATION = M1;  "
RUN-1002 : start command "set_pin_assignment vga_r[5]  LOCATION = M2;  "
RUN-1002 : start command "set_pin_assignment vga_r[6]  LOCATION = L3;  "
RUN-1002 : start command "set_pin_assignment vga_r[7]  LOCATION = L5;  "
RUN-1002 : start command "set_pin_assignment vga_g[0]  LOCATION = L1;  "
RUN-1002 : start command "set_pin_assignment vga_g[1]  LOCATION = K2;  "
RUN-1002 : start command "set_pin_assignment vga_g[2]  LOCATION = K1;  "
RUN-1002 : start command "set_pin_assignment vga_g[3]  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment vga_g[4]  LOCATION = H3;  "
RUN-1002 : start command "set_pin_assignment vga_g[5]  LOCATION = J6;  "
RUN-1002 : start command "set_pin_assignment vga_g[6]  LOCATION = H1;  "
RUN-1002 : start command "set_pin_assignment vga_g[7]  LOCATION = H5;  "
RUN-1002 : start command "set_pin_assignment vga_b[0]  LOCATION = G1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[1]  LOCATION = F1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[2]  LOCATION = F2; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[3]  LOCATION = E1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[4]  LOCATION = G3; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[5]  LOCATION = E2; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[6]  LOCATION = D1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[7]  LOCATION = C1; SLEWRATE = FAST;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "test_camera"
SYN-1012 : SanityCheck: Model "camera_init"
SYN-1012 : SanityCheck: Model "i2c_module"
SYN-1012 : SanityCheck: Model "camera_reader"
SYN-1012 : SanityCheck: Model "img_cache"
SYN-1012 : SanityCheck: Model "ip_pll"
SYN-1012 : SanityCheck: Model "lcd_sync(IMG_Y=1)"
SYN-1043 : Mark ip_pll as IO macro for instance bufg_feedback
SYN-1016 : Merged 8 instances.
SYN-1016 : Merged 53 instances.
SYN-1016 : Merged 243 instances.
SYN-1011 : Flatten model test_camera
SYN-1011 : Flatten model camera_init
SYN-1011 : Flatten model i2c_module
SYN-1016 : Merged 3 instances.
SYN-1011 : Flatten model camera_reader
SYN-1011 : Flatten model img_cache
SYN-1011 : Flatten model ip_pll
SYN-1011 : Flatten model lcd_sync(IMG_Y=1)
SYN-1016 : Merged 12 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 4110/157 useful/useless nets, 3893/56 useful/useless insts
SYN-1019 : Optimized 5 mux instances.
SYN-1021 : Optimized 19 onehot mux instances.
SYN-1020 : Optimized 922 distributor mux.
SYN-1016 : Merged 3301 instances.
SYN-1015 : Optimize round 1, 4527 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 4545/183 useful/useless nets, 4334/2123 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 2204 better
SYN-1014 : Optimize round 3
SYN-1032 : 4544/0 useful/useless nets, 4333/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.192299s wall, 1.296875s user + 0.078125s system = 1.375000s CPU (115.3%)

RUN-1004 : used memory is 769 MB, reserved memory is 837 MB, peak memory is 1226 MB
RUN-1002 : start command "report_area -file cam_rtl.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Gate Statistics
#Basic gates         3515
  #and               1933
  #nand                 0
  #or                 580
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                283
  #bufif1               1
  #MX21               506
  #FADD                 0
  #DFF                212
  #LATCH                0
#MACRO_ADD             27
#MACRO_EQ             237
#MACRO_MULT             1
#MACRO_MUX            548

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |test_camera |3302   |212    |267    |
+----------------------------------------------+

RUN-1002 : start command "read_sdc cam.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -period 41.6 -waveform 0 20.8 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41600, rise: 0, fall: 20800.
RUN-1002 : start command "derive_pll_clocks -gen_basic_clock"
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "create_clock -add -name u_pll/pll_inst.refclk -period 41.667 "
RUN-1102 : create_clock: clock name: u_pll/pll_inst.refclk, type: 0, period: 41667, rise: 0, fall: 20833.
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[1] -source  -master_clock u_pll/pll_inst.refclk -divide_by 1.976 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[2]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[2] -source  -master_clock u_pll/pll_inst.refclk -divide_by 5.929 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[0] -source  -master_clock u_pll/pll_inst.refclk -multiply_by 1.063 "
RUN-1104 : Import SDC file cam.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db cam_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea cam_gate.area"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
SYN-2001 : Map 45 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "u_img/inst"
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5187/8 useful/useless nets, 4720/0 useful/useless insts
SYN-1016 : Merged 217 instances.
SYN-2571 : Optimize after map_dsp, round 1, 217 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 4970/0 useful/useless nets, 4503/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7260/0 useful/useless nets, 6834/0 useful/useless insts
SYN-1016 : Merged 1958 instances.
SYN-2501 : Optimize round 1, 3788 better
SYN-2501 : Optimize round 2
SYN-1032 : 5296/0 useful/useless nets, 4876/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 24 macro adder
SYN-1032 : 7601/13 useful/useless nets, 7181/13 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 26500, tnet num: 7610, tinst num: 7175, tnode num: 29827, tedge num: 39832.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 481 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7610 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 1216 (3.95), #lev = 34 (4.59)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.13 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6517 instances into 789 LUTs, name keeping = 29%.
SYN-3001 : Mapper removed 5 lut buffers
SYN-1001 : Packing model "test_camera" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1854/1 useful/useless nets, 1434/2 useful/useless insts
SYN-1015 : Optimize round 1, 6 better
SYN-1014 : Optimize round 2
SYN-1032 : 1851/0 useful/useless nets, 1431/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 221 DFF/LATCH to SEQ ...
SYN-4009 : Pack 12 carry chain into lslice
SYN-4007 : Packing 168 adder to BLE ...
SYN-4008 : Packed 168 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 784 LUT to BLE ...
SYN-4008 : Packed 784 LUT and 118 SEQ to BLE.
SYN-4003 : Packing 103 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (103 nodes)...
SYN-4004 : #1: Packed 32 SEQ (603 nodes)...
SYN-4005 : Packed 32 SEQ with LUT/SLICE
SYN-4006 : 640 single LUT's are left
SYN-4006 : 71 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 855/1097 primitive instances ...
RUN-1002 : start command "report_area -file cam_gate.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Utilization Statistics
#lut                 1163   out of  19600    5.93%
#reg                  221   out of  19600    1.13%
#le                  1215
  #lut only           994   out of   1215   81.81%
  #reg only            52   out of   1215    4.28%
  #lut&reg            169   out of   1215   13.91%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   45   out of    188   23.94%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |test_camera |1215  |1163  |221   |
+-------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea cam_gate.area" in  6.546988s wall, 6.484375s user + 0.187500s system = 6.671875s CPU (101.9%)

RUN-1004 : used memory is 762 MB, reserved memory is 830 MB, peak memory is 1226 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
RUN-1002 : start command "read_sdc cam.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -period 41.6 -waveform 0 20.8 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41600, rise: 0, fall: 20800.
RUN-1002 : start command "derive_pll_clocks -gen_basic_clock"
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "create_clock -add -name u_pll/pll_inst.refclk -period 41.667 "
RUN-1102 : create_clock: clock name: u_pll/pll_inst.refclk, type: 0, period: 41667, rise: 0, fall: 20833.
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[1] -source  -master_clock u_pll/pll_inst.refclk -divide_by 1.976 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[2]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[2] -source  -master_clock u_pll/pll_inst.refclk -divide_by 5.929 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[0] -source  -master_clock u_pll/pll_inst.refclk -multiply_by 1.063 "
RUN-1104 : Import SDC file cam.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db cam_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (92 clock/control pins, 2 other pins).
SYN-4027 : Net clk_cam is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net clk_sccb is clkc2 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_pad is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_pad is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "cam_pclk_pad" drive clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drive clk pins.
SYN-4024 : Net "u_camera_init/u_i2c_write/divider2[7]" drive clk pins.
SYN-4024 : Net "camera_wrreq" drive clk pins.
SYN-4025 : Tag rtl::Net cam_pclk_pad as clock net
SYN-4025 : Tag rtl::Net camera_wrreq as clock net
SYN-4025 : Tag rtl::Net clk_24m_pad as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net clk_sccb as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/divider2[7] as clock net
SYN-4026 : Tagged 8 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 25 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/u_i2c_write/divider2[7] to drive 15 clock pins.
SYN-4015 : Create BUFG instance for clk Net camera_wrreq to drive 8 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 726 instances
RUN-1001 : 305 mslices, 306 lslices, 45 pads, 61 brams, 1 dsps
RUN-1001 : There are total 1554 nets
RUN-1001 : 1019 nets have 2 pins
RUN-1001 : 352 nets have [3 - 5] pins
RUN-1001 : 74 nets have [6 - 10] pins
RUN-1001 : 26 nets have [11 - 20] pins
RUN-1001 : 72 nets have [21 - 99] pins
RUN-1001 : 11 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 724 instances, 611 slices, 24 macros(130 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 8540, tnet num: 1552, tinst num: 724, tnode num: 9440, tedge num: 14833.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1552 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.161909s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (106.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 496167
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.962592
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2632): len = 393798, overlap = 139.5
PHY-3002 : Step(2633): len = 339239, overlap = 139.5
PHY-3002 : Step(2634): len = 317633, overlap = 139.5
PHY-3002 : Step(2635): len = 293764, overlap = 139.5
PHY-3002 : Step(2636): len = 267689, overlap = 139.5
PHY-3002 : Step(2637): len = 257912, overlap = 139.5
PHY-3002 : Step(2638): len = 251050, overlap = 139.5
PHY-3002 : Step(2639): len = 244927, overlap = 139.5
PHY-3002 : Step(2640): len = 238238, overlap = 139.5
PHY-3002 : Step(2641): len = 232152, overlap = 137.25
PHY-3002 : Step(2642): len = 227128, overlap = 139.5
PHY-3002 : Step(2643): len = 221429, overlap = 139.5
PHY-3002 : Step(2644): len = 214850, overlap = 139.5
PHY-3002 : Step(2645): len = 209855, overlap = 139.5
PHY-3002 : Step(2646): len = 204164, overlap = 139.5
PHY-3002 : Step(2647): len = 198525, overlap = 139.5
PHY-3002 : Step(2648): len = 192902, overlap = 139.5
PHY-3002 : Step(2649): len = 188086, overlap = 137.25
PHY-3002 : Step(2650): len = 183388, overlap = 139.5
PHY-3002 : Step(2651): len = 178115, overlap = 139.5
PHY-3002 : Step(2652): len = 172620, overlap = 139.5
PHY-3002 : Step(2653): len = 168734, overlap = 137.25
PHY-3002 : Step(2654): len = 164268, overlap = 139.5
PHY-3002 : Step(2655): len = 159098, overlap = 137.25
PHY-3002 : Step(2656): len = 154583, overlap = 139.5
PHY-3002 : Step(2657): len = 150831, overlap = 137.25
PHY-3002 : Step(2658): len = 147201, overlap = 139.5
PHY-3002 : Step(2659): len = 142344, overlap = 137.25
PHY-3002 : Step(2660): len = 136630, overlap = 139.5
PHY-3002 : Step(2661): len = 132931, overlap = 137.25
PHY-3002 : Step(2662): len = 129998, overlap = 137.25
PHY-3002 : Step(2663): len = 126058, overlap = 137.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.46309e-06
PHY-3002 : Step(2664): len = 144369, overlap = 121.5
PHY-3002 : Step(2665): len = 143367, overlap = 125.25
PHY-3002 : Step(2666): len = 131657, overlap = 132.25
PHY-3002 : Step(2667): len = 127879, overlap = 132.75
PHY-3002 : Step(2668): len = 122611, overlap = 125.75
PHY-3002 : Step(2669): len = 119763, overlap = 126
PHY-3002 : Step(2670): len = 116576, overlap = 126.25
PHY-3002 : Step(2671): len = 113899, overlap = 128.75
PHY-3002 : Step(2672): len = 111648, overlap = 126.75
PHY-3002 : Step(2673): len = 109114, overlap = 129.5
PHY-3002 : Step(2674): len = 106915, overlap = 124.75
PHY-3002 : Step(2675): len = 104593, overlap = 126.5
PHY-3002 : Step(2676): len = 101886, overlap = 126.75
PHY-3002 : Step(2677): len = 99714.7, overlap = 128
PHY-3002 : Step(2678): len = 97357, overlap = 129
PHY-3002 : Step(2679): len = 94020.4, overlap = 136
PHY-3002 : Step(2680): len = 91205.8, overlap = 139.25
PHY-3002 : Step(2681): len = 89288.5, overlap = 139.75
PHY-3002 : Step(2682): len = 86983.3, overlap = 137.25
PHY-3002 : Step(2683): len = 83568.4, overlap = 141.75
PHY-3002 : Step(2684): len = 81271.5, overlap = 142.25
PHY-3002 : Step(2685): len = 79829.2, overlap = 145
PHY-3002 : Step(2686): len = 76204.8, overlap = 144.5
PHY-3002 : Step(2687): len = 72308.3, overlap = 146
PHY-3002 : Step(2688): len = 71106, overlap = 145.5
PHY-3002 : Step(2689): len = 69562.8, overlap = 149.25
PHY-3002 : Step(2690): len = 65081.1, overlap = 149.5
PHY-3002 : Step(2691): len = 63313.2, overlap = 152.5
PHY-3002 : Step(2692): len = 61806.1, overlap = 154.75
PHY-3002 : Step(2693): len = 59605, overlap = 156
PHY-3002 : Step(2694): len = 58934.7, overlap = 152.5
PHY-3002 : Step(2695): len = 57893.5, overlap = 151
PHY-3002 : Step(2696): len = 56508.1, overlap = 149.25
PHY-3002 : Step(2697): len = 55213.6, overlap = 149.25
PHY-3002 : Step(2698): len = 52366.3, overlap = 160.5
PHY-3002 : Step(2699): len = 51212.4, overlap = 154.25
PHY-3002 : Step(2700): len = 49955.4, overlap = 157.25
PHY-3002 : Step(2701): len = 49238.4, overlap = 158.25
PHY-3002 : Step(2702): len = 48678.6, overlap = 158.75
PHY-3002 : Step(2703): len = 46505.2, overlap = 156.25
PHY-3002 : Step(2704): len = 45485.6, overlap = 154
PHY-3002 : Step(2705): len = 44640, overlap = 154
PHY-3002 : Step(2706): len = 44069.6, overlap = 154
PHY-3002 : Step(2707): len = 43993.9, overlap = 157.25
PHY-3002 : Step(2708): len = 43944.2, overlap = 156.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.09262e-05
PHY-3002 : Step(2709): len = 48221.4, overlap = 158.75
PHY-3002 : Step(2710): len = 49055, overlap = 158.75
PHY-3002 : Step(2711): len = 49183.2, overlap = 158.5
PHY-3002 : Step(2712): len = 49158.4, overlap = 155
PHY-3002 : Step(2713): len = 49449, overlap = 157
PHY-3002 : Step(2714): len = 49346.2, overlap = 152.5
PHY-3002 : Step(2715): len = 48705.8, overlap = 152.25
PHY-3002 : Step(2716): len = 48091, overlap = 147.25
PHY-3002 : Step(2717): len = 47476.5, overlap = 152.25
PHY-3002 : Step(2718): len = 47067, overlap = 152.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.18524e-05
PHY-3002 : Step(2719): len = 52340, overlap = 158.75
PHY-3002 : Step(2720): len = 54185.4, overlap = 163.5
PHY-3002 : Step(2721): len = 56253.3, overlap = 163
PHY-3002 : Step(2722): len = 56879.2, overlap = 161.25
PHY-3002 : Step(2723): len = 56682.5, overlap = 160.75
PHY-3002 : Step(2724): len = 56594.6, overlap = 160.75
PHY-3002 : Step(2725): len = 56716.2, overlap = 158.5
PHY-3002 : Step(2726): len = 56450, overlap = 154
PHY-3002 : Step(2727): len = 55685.6, overlap = 161
PHY-3002 : Step(2728): len = 55362.9, overlap = 161.25
PHY-3002 : Step(2729): len = 55477.4, overlap = 162
PHY-3002 : Step(2730): len = 55254.8, overlap = 161.5
PHY-3002 : Step(2731): len = 54787, overlap = 157.5
PHY-3002 : Step(2732): len = 53753.3, overlap = 157
PHY-3002 : Step(2733): len = 53581.9, overlap = 157
PHY-3002 : Step(2734): len = 53084.8, overlap = 156.75
PHY-3002 : Step(2735): len = 52308.5, overlap = 156.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 4.37047e-05
PHY-3002 : Step(2736): len = 55373.5, overlap = 147.75
PHY-3002 : Step(2737): len = 56709.6, overlap = 143.25
PHY-3002 : Step(2738): len = 58978.8, overlap = 136.5
PHY-3002 : Step(2739): len = 60823.7, overlap = 123
PHY-3002 : Step(2740): len = 60627.4, overlap = 129.75
PHY-3002 : Step(2741): len = 59772.3, overlap = 141
PHY-3002 : Step(2742): len = 59507.9, overlap = 142.5
PHY-3002 : Step(2743): len = 59660.9, overlap = 135.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 8.74094e-05
PHY-3002 : Step(2744): len = 62112.3, overlap = 133.25
PHY-3002 : Step(2745): len = 63560, overlap = 124
PHY-3002 : Step(2746): len = 65356.7, overlap = 125.75
PHY-3002 : Step(2747): len = 66305.1, overlap = 134.5
PHY-3002 : Step(2748): len = 66311.5, overlap = 134.25
PHY-3002 : Step(2749): len = 66478.8, overlap = 132
PHY-3002 : Step(2750): len = 66915.4, overlap = 127.5
PHY-3002 : Step(2751): len = 67417.7, overlap = 127.5
PHY-3002 : Step(2752): len = 67773.6, overlap = 122.75
PHY-3002 : Step(2753): len = 67776, overlap = 122.5
PHY-3002 : Step(2754): len = 67791, overlap = 126.25
PHY-3002 : Step(2755): len = 68069.8, overlap = 119
PHY-3002 : Step(2756): len = 68050.7, overlap = 118.5
PHY-3002 : Step(2757): len = 68076.1, overlap = 115.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000174819
PHY-3002 : Step(2758): len = 69307.4, overlap = 113.25
PHY-3002 : Step(2759): len = 69775.4, overlap = 115.5
PHY-3002 : Step(2760): len = 70194.6, overlap = 115.25
PHY-3002 : Step(2761): len = 70684, overlap = 115.25
PHY-3002 : Step(2762): len = 71150.9, overlap = 114.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000335177
PHY-3002 : Step(2763): len = 71698.9, overlap = 114.25
PHY-3002 : Step(2764): len = 71953.9, overlap = 114.25
PHY-3002 : Step(2765): len = 72433, overlap = 114
PHY-3002 : Step(2766): len = 72865.9, overlap = 113.5
PHY-3002 : Step(2767): len = 72920.4, overlap = 113.5
PHY-3002 : Step(2768): len = 73036.7, overlap = 113.5
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000499819
PHY-3002 : Step(2769): len = 73190.4, overlap = 113.25
PHY-3002 : Step(2770): len = 73599.4, overlap = 112.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.012670s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (123.3%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.962592
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.85207e-06
PHY-3002 : Step(2771): len = 97116.8, overlap = 39
PHY-3002 : Step(2772): len = 95422.5, overlap = 40
PHY-3002 : Step(2773): len = 93273.6, overlap = 40.75
PHY-3002 : Step(2774): len = 91851.1, overlap = 41
PHY-3002 : Step(2775): len = 90147.2, overlap = 42.25
PHY-3002 : Step(2776): len = 88473.6, overlap = 46
PHY-3002 : Step(2777): len = 87894.3, overlap = 47.75
PHY-3002 : Step(2778): len = 87434.9, overlap = 47.75
PHY-3002 : Step(2779): len = 86963, overlap = 48.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.70413e-06
PHY-3002 : Step(2780): len = 86729, overlap = 48.5
PHY-3002 : Step(2781): len = 86655.9, overlap = 48.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.54083e-05
PHY-3002 : Step(2782): len = 86555.6, overlap = 49.25
PHY-3002 : Step(2783): len = 86629.6, overlap = 49.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.92556e-05
PHY-3002 : Step(2784): len = 86643.5, overlap = 49.5
PHY-3002 : Step(2785): len = 88404.9, overlap = 48.5
PHY-3002 : Step(2786): len = 88971.7, overlap = 46.75
PHY-3002 : Step(2787): len = 88690.4, overlap = 47.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 5.85112e-05
PHY-3002 : Step(2788): len = 88934.4, overlap = 46.25
PHY-3002 : Step(2789): len = 89390.4, overlap = 46.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000117022
PHY-3002 : Step(2790): len = 89522.4, overlap = 45
PHY-3002 : Step(2791): len = 93479.9, overlap = 35.5
PHY-3002 : Step(2792): len = 96772, overlap = 31.25
PHY-3002 : Step(2793): len = 96346.1, overlap = 31.75
PHY-3002 : Step(2794): len = 95897.6, overlap = 28.75
PHY-3002 : Step(2795): len = 95276.1, overlap = 24.5
PHY-3002 : Step(2796): len = 95164.1, overlap = 23.75
PHY-3002 : Step(2797): len = 94858.6, overlap = 21.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000234045
PHY-3002 : Step(2798): len = 95272.1, overlap = 21.25
PHY-3002 : Step(2799): len = 97063.1, overlap = 12
PHY-3002 : Step(2800): len = 97716.4, overlap = 11.5
PHY-3002 : Step(2801): len = 97036.8, overlap = 12.5
PHY-3002 : Step(2802): len = 96638.2, overlap = 13
PHY-3002 : Step(2803): len = 95587.4, overlap = 11.5
PHY-3002 : Step(2804): len = 95404.9, overlap = 10.5
PHY-3002 : Step(2805): len = 95415.5, overlap = 9.75
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000468089
PHY-3002 : Step(2806): len = 95672.8, overlap = 9.5
PHY-3002 : Step(2807): len = 95897.7, overlap = 9.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.962592
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.17529e-05
PHY-3002 : Step(2808): len = 95575.6, overlap = 27.75
PHY-3002 : Step(2809): len = 95403.2, overlap = 27.75
PHY-3002 : Step(2810): len = 95115.8, overlap = 29
PHY-3002 : Step(2811): len = 94974, overlap = 28.75
PHY-3002 : Step(2812): len = 94931.1, overlap = 28.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.35058e-05
PHY-3002 : Step(2813): len = 95291.6, overlap = 26
PHY-3002 : Step(2814): len = 95868.3, overlap = 22.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000167012
PHY-3002 : Step(2815): len = 96465.6, overlap = 20.25
PHY-3002 : Step(2816): len = 97225.7, overlap = 15.5
PHY-3002 : Step(2817): len = 97334.7, overlap = 15.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.326513s wall, 0.343750s user + 0.062500s system = 0.406250s CPU (124.4%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.962592
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000445069
PHY-3002 : Step(2818): len = 102301, overlap = 2
PHY-3002 : Step(2819): len = 100799, overlap = 4.75
PHY-3002 : Step(2820): len = 99734.6, overlap = 8.75
PHY-3002 : Step(2821): len = 99155.7, overlap = 13.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000890139
PHY-3002 : Step(2822): len = 99457.6, overlap = 12.5
PHY-3002 : Step(2823): len = 99460.8, overlap = 13
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00178028
PHY-3002 : Step(2824): len = 99316.4, overlap = 13.75
PHY-3002 : Step(2825): len = 99316.4, overlap = 13.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008848s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (176.6%)

PHY-3001 : Legalized: Len = 101527, Over = 0
PHY-3001 : Spreading special nets. 2 overflows in 2952 tiles.
PHY-3001 : 3 instances has been re-located, deltaX = 3, deltaY = 3.
PHY-3001 : Final: Len = 101625, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 383024, over cnt = 62(0%), over = 78, worst = 4
PHY-1002 : len = 383192, over cnt = 39(0%), over = 51, worst = 4
PHY-1002 : len = 383408, over cnt = 28(0%), over = 32, worst = 2
PHY-1002 : len = 383344, over cnt = 23(0%), over = 23, worst = 1
PHY-1002 : len = 351664, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.609512s wall, 0.625000s user + 0.000000s system = 0.625000s CPU (102.5%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 45 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 662 has valid locations, 55 needs to be replaced
PHY-3001 : design contains 768 instances, 655 slices, 24 macros(130 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 8864, tnet num: 1596, tinst num: 768, tnode num: 9905, tedge num: 15355.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1596 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.188821s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (107.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 112488
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.959898
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2826): len = 112029, overlap = 0
PHY-3002 : Step(2827): len = 112110, overlap = 0
PHY-3002 : Step(2828): len = 111835, overlap = 0
PHY-3002 : Step(2829): len = 111738, overlap = 0
PHY-3002 : Step(2830): len = 111350, overlap = 0
PHY-3002 : Step(2831): len = 111144, overlap = 1.25
PHY-3002 : Step(2832): len = 111058, overlap = 1.25
PHY-3002 : Step(2833): len = 111024, overlap = 1.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004112s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.959898
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000232371
PHY-3002 : Step(2834): len = 111062, overlap = 3.5
PHY-3002 : Step(2835): len = 111080, overlap = 3
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000464743
PHY-3002 : Step(2836): len = 111050, overlap = 3.25
PHY-3002 : Step(2837): len = 111050, overlap = 3.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000929486
PHY-3002 : Step(2838): len = 111093, overlap = 2.5
PHY-3002 : Step(2839): len = 111093, overlap = 2.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.959898
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000120931
PHY-3002 : Step(2840): len = 111093, overlap = 4.25
PHY-3002 : Step(2841): len = 111093, overlap = 4.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000241862
PHY-3002 : Step(2842): len = 111191, overlap = 3.75
PHY-3002 : Step(2843): len = 111191, overlap = 3.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000483724
PHY-3002 : Step(2844): len = 111218, overlap = 2.25
PHY-3002 : Step(2845): len = 111218, overlap = 2.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.043384s wall, 0.046875s user + 0.031250s system = 0.078125s CPU (180.1%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.959898
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00094448
PHY-3002 : Step(2846): len = 111252, overlap = 1
PHY-3002 : Step(2847): len = 111274, overlap = 1.25
PHY-3002 : Step(2848): len = 111279, overlap = 1.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006288s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 111392, Over = 0
PHY-3001 : Spreading special nets. 2 overflows in 2952 tiles.
PHY-3001 : 4 instances has been re-located, deltaX = 2, deltaY = 0.
PHY-3001 : Final: Len = 111462, Over = 0
RUN-1003 : finish command "place -eco" in  1.237718s wall, 1.796875s user + 0.609375s system = 2.406250s CPU (194.4%)

RUN-1004 : used memory is 761 MB, reserved memory is 828 MB, peak memory is 1226 MB
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  11.027526s wall, 21.187500s user + 4.796875s system = 25.984375s CPU (235.6%)

RUN-1004 : used memory is 761 MB, reserved memory is 828 MB, peak memory is 1226 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 522 to 419
PHY-1001 : Pin misalignment score is improved from 419 to 418
PHY-1001 : Pin misalignment score is improved from 418 to 416
PHY-1001 : Pin misalignment score is improved from 416 to 416
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 770 instances
RUN-1001 : 334 mslices, 321 lslices, 45 pads, 61 brams, 1 dsps
RUN-1001 : There are total 1598 nets
RUN-1001 : 995 nets have 2 pins
RUN-1001 : 364 nets have [3 - 5] pins
RUN-1001 : 94 nets have [6 - 10] pins
RUN-1001 : 70 nets have [11 - 20] pins
RUN-1001 : 64 nets have [21 - 99] pins
RUN-1001 : 11 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 369056, over cnt = 104(0%), over = 134, worst = 4
PHY-1002 : len = 369280, over cnt = 79(0%), over = 104, worst = 4
PHY-1002 : len = 369392, over cnt = 59(0%), over = 73, worst = 2
PHY-1002 : len = 369184, over cnt = 53(0%), over = 64, worst = 2
PHY-1002 : len = 333336, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.687285s wall, 0.734375s user + 0.062500s system = 0.796875s CPU (115.9%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 228 to 18
PHY-1001 : End pin swap;  0.030927s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (101.0%)

PHY-1001 : End global routing;  1.752360s wall, 1.796875s user + 0.062500s system = 1.859375s CPU (106.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 36520, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.517100s wall, 0.515625s user + 0.000000s system = 0.515625s CPU (99.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 36520, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000016s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 66% nets.
PHY-1001 : Routed 90% nets.
PHY-1002 : len = 614816, over cnt = 101(0%), over = 101, worst = 1
PHY-1001 : End Routed; 8.253384s wall, 9.781250s user + 0.312500s system = 10.093750s CPU (122.3%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 607080, over cnt = 27(0%), over = 27, worst = 1
PHY-1001 : End DR Iter 1; 1.239069s wall, 1.234375s user + 0.015625s system = 1.250000s CPU (100.9%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 606200, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 2; 0.111163s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (112.4%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 606176, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 606176
PHY-1001 : End DR Iter 3; 0.023511s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (66.5%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  12.649830s wall, 14.109375s user + 0.468750s system = 14.578125s CPU (115.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  14.676462s wall, 16.218750s user + 0.531250s system = 16.750000s CPU (114.1%)

RUN-1004 : used memory is 756 MB, reserved memory is 822 MB, peak memory is 1226 MB
RUN-1002 : start command "report_area -io_info -file cam_phy.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Utilization Statistics
#lut                 1251   out of  19600    6.38%
#reg                  257   out of  19600    1.31%
#le                  1303
  #lut only          1046   out of   1303   80.28%
  #reg only            52   out of   1303    3.99%
  #lut&reg            205   out of   1303   15.73%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   45   out of    188   23.94%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db cam_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 8864, tnet num: 1596, tinst num: 768, tnode num: 9905, tedge num: 15355.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file cam_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1596 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 8, clk_num = 5.
TMR-5009 WARNING: There are(is) 4 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in cam_phy.timing, timing summary in cam_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file cam_phy.timing" in  1.129278s wall, 1.031250s user + 0.109375s system = 1.140625s CPU (101.0%)

RUN-1004 : used memory is 1057 MB, reserved memory is 1123 MB, peak memory is 1226 MB
RUN-1002 : start command "bitgen -bit cam.bit -version 0X00 -g ucode:00000000110001110000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 770
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1598, pip num: 28055
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1827 valid insts, and 69084 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file cam.bit.
RUN-1003 : finish command "bitgen -bit cam.bit -version 0X00 -g ucode:00000000110001110000000000000000" in  4.791659s wall, 28.156250s user + 0.109375s system = 28.265625s CPU (589.9%)

RUN-1004 : used memory is 1059 MB, reserved memory is 1125 MB, peak memory is 1226 MB
HDL-1007 : analyze verilog file sources/rtl/camera_init.v
HDL-1007 : analyze verilog file sources/rtl/i2c_module.v
HDL-1007 : analyze verilog file sources/rtl/lcd_sync.v
HDL-1007 : analyze verilog file sources/rtl/test_camera.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/ip_ram.v
HDL-1007 : analyze verilog file sources/rtl/camera_reader.v
HDL-1007 : analyze verilog file sources/rtl/camera_init.v
HDL-1007 : analyze verilog file sources/rtl/i2c_module.v
HDL-1007 : analyze verilog file sources/rtl/lcd_sync.v
HDL-1007 : analyze verilog file sources/rtl/test_camera.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/ip_ram.v
HDL-1007 : analyze verilog file sources/rtl/camera_reader.v
RUN-1002 : start command "elaborate -top test_camera"
HDL-1007 : elaborate module test_camera in sources/rtl/test_camera.v(14)
HDL-1007 : elaborate module ip_pll in al_ip/ip_pll.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/Anlogic/TD4.6.1/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=16,FBCLK_DIV=17,CLKC0_DIV=20,CLKC1_DIV=42,CLKC2_DIV=126,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=19,CLKC1_CPHASE=41,CLKC2_CPHASE=125,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE") in D:/Anlogic/TD4.6.1/arch/eagle_macro.v(986)
HDL-1007 : elaborate module camera_init in sources/rtl/camera_init.v(14)
HDL-1007 : elaborate module i2c_module in sources/rtl/i2c_module.v(2)
HDL-1007 : elaborate module lcd_sync(IMG_Y=1) in sources/rtl/lcd_sync.v(14)
HDL-1007 : elaborate module camera_reader in sources/rtl/camera_reader.v(14)
HDL-1007 : elaborate module img_cache in al_ip/ip_ram.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=16,DATA_WIDTH_B=16,ADDR_WIDTH_A=16,ADDR_WIDTH_B=16,DATA_DEPTH_A=32800,DATA_DEPTH_B=32800,MODE="PDPW",REGMODE_B="OUTREG") in D:/Anlogic/TD4.6.1/arch/eagle_macro.v(1072)
HDL-1200 : Current top model is test_camera
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc sources/sdc/SparkRoad.adc"
RUN-1002 : start command "set_pin_assignment clk_24m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment cam_data[0]  LOCATION = H15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[1]  LOCATION = J16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[2]  LOCATION = K16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[3]  LOCATION = K15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[4]  LOCATION = G14; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[5]  LOCATION = H16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[6]  LOCATION = G16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[7]  LOCATION = H13; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_href  LOCATION = F15;  "
RUN-1002 : start command "set_pin_assignment cam_pclk  LOCATION = K12;  "
RUN-1002 : start command "set_pin_assignment cam_pwdn  LOCATION = F14;  "
RUN-1002 : start command "set_pin_assignment cam_rst  LOCATION = F13;  "
RUN-1002 : start command "set_pin_assignment cam_soic  LOCATION = D16; PULLTYPE = PULLUP;  "
RUN-1002 : start command "set_pin_assignment cam_soid  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment cam_vsync  LOCATION = E15;  "
RUN-1002 : start command "set_pin_assignment cam_xclk  LOCATION = J12;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G11;  "
RUN-1002 : start command "set_pin_assignment vga_clk  LOCATION = H2;  "
RUN-1002 : start command "set_pin_assignment vga_hsync  LOCATION = J3;  "
RUN-1002 : start command "set_pin_assignment vga_vsync  LOCATION = J4;  "
RUN-1002 : start command "set_pin_assignment vga_r[0]  LOCATION = K6;  "
RUN-1002 : start command "set_pin_assignment vga_r[1]  LOCATION = K3;  "
RUN-1002 : start command "set_pin_assignment vga_r[2]  LOCATION = K5;  "
RUN-1002 : start command "set_pin_assignment vga_r[3]  LOCATION = L4;  "
RUN-1002 : start command "set_pin_assignment vga_r[4]  LOCATION = M1;  "
RUN-1002 : start command "set_pin_assignment vga_r[5]  LOCATION = M2;  "
RUN-1002 : start command "set_pin_assignment vga_r[6]  LOCATION = L3;  "
RUN-1002 : start command "set_pin_assignment vga_r[7]  LOCATION = L5;  "
RUN-1002 : start command "set_pin_assignment vga_g[0]  LOCATION = L1;  "
RUN-1002 : start command "set_pin_assignment vga_g[1]  LOCATION = K2;  "
RUN-1002 : start command "set_pin_assignment vga_g[2]  LOCATION = K1;  "
RUN-1002 : start command "set_pin_assignment vga_g[3]  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment vga_g[4]  LOCATION = H3;  "
RUN-1002 : start command "set_pin_assignment vga_g[5]  LOCATION = J6;  "
RUN-1002 : start command "set_pin_assignment vga_g[6]  LOCATION = H1;  "
RUN-1002 : start command "set_pin_assignment vga_g[7]  LOCATION = H5;  "
RUN-1002 : start command "set_pin_assignment vga_b[0]  LOCATION = G1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[1]  LOCATION = F1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[2]  LOCATION = F2; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[3]  LOCATION = E1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[4]  LOCATION = G3; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[5]  LOCATION = E2; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[6]  LOCATION = D1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[7]  LOCATION = C1; SLEWRATE = FAST;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "test_camera"
SYN-1012 : SanityCheck: Model "camera_init"
SYN-1012 : SanityCheck: Model "i2c_module"
SYN-1012 : SanityCheck: Model "camera_reader"
SYN-1012 : SanityCheck: Model "img_cache"
SYN-1012 : SanityCheck: Model "ip_pll"
SYN-1012 : SanityCheck: Model "lcd_sync(IMG_Y=1)"
SYN-1043 : Mark ip_pll as IO macro for instance bufg_feedback
SYN-1016 : Merged 8 instances.
SYN-1016 : Merged 53 instances.
SYN-1016 : Merged 243 instances.
SYN-1011 : Flatten model test_camera
SYN-1011 : Flatten model camera_init
SYN-1011 : Flatten model i2c_module
SYN-1016 : Merged 3 instances.
SYN-1011 : Flatten model camera_reader
SYN-1011 : Flatten model img_cache
SYN-1011 : Flatten model ip_pll
SYN-1011 : Flatten model lcd_sync(IMG_Y=1)
SYN-1016 : Merged 12 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 4110/157 useful/useless nets, 3893/56 useful/useless insts
SYN-1019 : Optimized 5 mux instances.
SYN-1021 : Optimized 19 onehot mux instances.
SYN-1020 : Optimized 922 distributor mux.
SYN-1016 : Merged 3301 instances.
SYN-1015 : Optimize round 1, 4527 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 4545/183 useful/useless nets, 4334/2123 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 2204 better
SYN-1014 : Optimize round 3
SYN-1032 : 4544/0 useful/useless nets, 4333/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.209086s wall, 1.296875s user + 0.109375s system = 1.406250s CPU (116.3%)

RUN-1004 : used memory is 682 MB, reserved memory is 824 MB, peak memory is 1226 MB
RUN-1002 : start command "report_area -file cam_rtl.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Gate Statistics
#Basic gates         3515
  #and               1933
  #nand                 0
  #or                 580
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                283
  #bufif1               1
  #MX21               506
  #FADD                 0
  #DFF                212
  #LATCH                0
#MACRO_ADD             27
#MACRO_EQ             237
#MACRO_MULT             1
#MACRO_MUX            548

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |test_camera |3302   |212    |267    |
+----------------------------------------------+

RUN-1002 : start command "read_sdc cam.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -period 41.6 -waveform 0 20.8 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41600, rise: 0, fall: 20800.
RUN-1002 : start command "derive_pll_clocks -gen_basic_clock"
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "create_clock -add -name u_pll/pll_inst.refclk -period 41.667 "
RUN-1102 : create_clock: clock name: u_pll/pll_inst.refclk, type: 0, period: 41667, rise: 0, fall: 20833.
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[1] -source  -master_clock u_pll/pll_inst.refclk -divide_by 1.976 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[0] -source  -master_clock u_pll/pll_inst.refclk -multiply_by 1.063 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[2]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[2] -source  -master_clock u_pll/pll_inst.refclk -divide_by 5.929 "
RUN-1104 : Import SDC file cam.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db cam_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea cam_gate.area"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
SYN-2001 : Map 45 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "u_img/inst"
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5187/8 useful/useless nets, 4720/0 useful/useless insts
SYN-1016 : Merged 217 instances.
SYN-2571 : Optimize after map_dsp, round 1, 217 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 4970/0 useful/useless nets, 4503/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7260/0 useful/useless nets, 6834/0 useful/useless insts
SYN-1016 : Merged 1958 instances.
SYN-2501 : Optimize round 1, 3788 better
SYN-2501 : Optimize round 2
SYN-1032 : 5296/0 useful/useless nets, 4876/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 24 macro adder
SYN-1032 : 7601/13 useful/useless nets, 7181/13 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 26500, tnet num: 7610, tinst num: 7175, tnode num: 29827, tedge num: 39832.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 481 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7610 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 1216 (3.95), #lev = 34 (4.59)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.13 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6517 instances into 789 LUTs, name keeping = 29%.
SYN-3001 : Mapper removed 5 lut buffers
SYN-1001 : Packing model "test_camera" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1854/1 useful/useless nets, 1434/2 useful/useless insts
SYN-1015 : Optimize round 1, 6 better
SYN-1014 : Optimize round 2
SYN-1032 : 1851/0 useful/useless nets, 1431/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 221 DFF/LATCH to SEQ ...
SYN-4009 : Pack 12 carry chain into lslice
SYN-4007 : Packing 168 adder to BLE ...
SYN-4008 : Packed 168 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 784 LUT to BLE ...
SYN-4008 : Packed 784 LUT and 118 SEQ to BLE.
SYN-4003 : Packing 103 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (103 nodes)...
SYN-4004 : #1: Packed 32 SEQ (603 nodes)...
SYN-4005 : Packed 32 SEQ with LUT/SLICE
SYN-4006 : 640 single LUT's are left
SYN-4006 : 71 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 855/1097 primitive instances ...
RUN-1002 : start command "report_area -file cam_gate.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Utilization Statistics
#lut                 1163   out of  19600    5.93%
#reg                  221   out of  19600    1.13%
#le                  1215
  #lut only           994   out of   1215   81.81%
  #reg only            52   out of   1215    4.28%
  #lut&reg            169   out of   1215   13.91%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   45   out of    188   23.94%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |test_camera |1215  |1163  |221   |
+-------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea cam_gate.area" in  6.484338s wall, 6.468750s user + 0.250000s system = 6.718750s CPU (103.6%)

RUN-1004 : used memory is 682 MB, reserved memory is 824 MB, peak memory is 1226 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
RUN-1002 : start command "read_sdc cam.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -period 41.6 -waveform 0 20.8 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41600, rise: 0, fall: 20800.
RUN-1002 : start command "derive_pll_clocks -gen_basic_clock"
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "create_clock -add -name u_pll/pll_inst.refclk -period 41.667 "
RUN-1102 : create_clock: clock name: u_pll/pll_inst.refclk, type: 0, period: 41667, rise: 0, fall: 20833.
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[1] -source  -master_clock u_pll/pll_inst.refclk -divide_by 1.976 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[0] -source  -master_clock u_pll/pll_inst.refclk -multiply_by 1.063 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[2]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[2] -source  -master_clock u_pll/pll_inst.refclk -divide_by 5.929 "
RUN-1104 : Import SDC file cam.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db cam_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (92 clock/control pins, 2 other pins).
SYN-4027 : Net clk_cam is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net clk_sccb is clkc2 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_pad is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_pad is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "cam_pclk_pad" drive clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drive clk pins.
SYN-4024 : Net "u_camera_init/u_i2c_write/divider2[7]" drive clk pins.
SYN-4024 : Net "camera_wrreq" drive clk pins.
SYN-4025 : Tag rtl::Net cam_pclk_pad as clock net
SYN-4025 : Tag rtl::Net camera_wrreq as clock net
SYN-4025 : Tag rtl::Net clk_24m_pad as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net clk_sccb as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/divider2[7] as clock net
SYN-4026 : Tagged 8 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 25 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/u_i2c_write/divider2[7] to drive 15 clock pins.
SYN-4015 : Create BUFG instance for clk Net camera_wrreq to drive 8 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 726 instances
RUN-1001 : 305 mslices, 306 lslices, 45 pads, 61 brams, 1 dsps
RUN-1001 : There are total 1554 nets
RUN-1001 : 1019 nets have 2 pins
RUN-1001 : 352 nets have [3 - 5] pins
RUN-1001 : 74 nets have [6 - 10] pins
RUN-1001 : 26 nets have [11 - 20] pins
RUN-1001 : 72 nets have [21 - 99] pins
RUN-1001 : 11 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 724 instances, 611 slices, 24 macros(130 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 8540, tnet num: 1552, tinst num: 724, tnode num: 9440, tedge num: 14833.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1552 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.158821s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (98.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 496167
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.962592
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2849): len = 393798, overlap = 139.5
PHY-3002 : Step(2850): len = 339239, overlap = 139.5
PHY-3002 : Step(2851): len = 317633, overlap = 139.5
PHY-3002 : Step(2852): len = 293764, overlap = 139.5
PHY-3002 : Step(2853): len = 267689, overlap = 139.5
PHY-3002 : Step(2854): len = 257912, overlap = 139.5
PHY-3002 : Step(2855): len = 251050, overlap = 139.5
PHY-3002 : Step(2856): len = 244927, overlap = 139.5
PHY-3002 : Step(2857): len = 238238, overlap = 139.5
PHY-3002 : Step(2858): len = 232152, overlap = 137.25
PHY-3002 : Step(2859): len = 227128, overlap = 139.5
PHY-3002 : Step(2860): len = 221429, overlap = 139.5
PHY-3002 : Step(2861): len = 214850, overlap = 139.5
PHY-3002 : Step(2862): len = 209855, overlap = 139.5
PHY-3002 : Step(2863): len = 204164, overlap = 139.5
PHY-3002 : Step(2864): len = 198525, overlap = 139.5
PHY-3002 : Step(2865): len = 192902, overlap = 139.5
PHY-3002 : Step(2866): len = 188086, overlap = 137.25
PHY-3002 : Step(2867): len = 183388, overlap = 139.5
PHY-3002 : Step(2868): len = 178115, overlap = 139.5
PHY-3002 : Step(2869): len = 172620, overlap = 139.5
PHY-3002 : Step(2870): len = 168734, overlap = 137.25
PHY-3002 : Step(2871): len = 164268, overlap = 139.5
PHY-3002 : Step(2872): len = 159098, overlap = 137.25
PHY-3002 : Step(2873): len = 154583, overlap = 139.5
PHY-3002 : Step(2874): len = 150831, overlap = 137.25
PHY-3002 : Step(2875): len = 147201, overlap = 139.5
PHY-3002 : Step(2876): len = 142344, overlap = 137.25
PHY-3002 : Step(2877): len = 136630, overlap = 139.5
PHY-3002 : Step(2878): len = 132931, overlap = 137.25
PHY-3002 : Step(2879): len = 129998, overlap = 137.25
PHY-3002 : Step(2880): len = 126058, overlap = 137.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.46309e-06
PHY-3002 : Step(2881): len = 144369, overlap = 121.5
PHY-3002 : Step(2882): len = 143367, overlap = 125.25
PHY-3002 : Step(2883): len = 131657, overlap = 132.25
PHY-3002 : Step(2884): len = 127879, overlap = 132.75
PHY-3002 : Step(2885): len = 122611, overlap = 125.75
PHY-3002 : Step(2886): len = 119763, overlap = 126
PHY-3002 : Step(2887): len = 116576, overlap = 126.25
PHY-3002 : Step(2888): len = 113899, overlap = 128.75
PHY-3002 : Step(2889): len = 111648, overlap = 126.75
PHY-3002 : Step(2890): len = 109114, overlap = 129.5
PHY-3002 : Step(2891): len = 106915, overlap = 124.75
PHY-3002 : Step(2892): len = 104593, overlap = 126.5
PHY-3002 : Step(2893): len = 101886, overlap = 126.75
PHY-3002 : Step(2894): len = 99714.7, overlap = 128
PHY-3002 : Step(2895): len = 97357, overlap = 129
PHY-3002 : Step(2896): len = 94020.4, overlap = 136
PHY-3002 : Step(2897): len = 91205.8, overlap = 139.25
PHY-3002 : Step(2898): len = 89288.5, overlap = 139.75
PHY-3002 : Step(2899): len = 86983.3, overlap = 137.25
PHY-3002 : Step(2900): len = 83568.4, overlap = 141.75
PHY-3002 : Step(2901): len = 81271.5, overlap = 142.25
PHY-3002 : Step(2902): len = 79829.2, overlap = 145
PHY-3002 : Step(2903): len = 76204.8, overlap = 144.5
PHY-3002 : Step(2904): len = 72308.3, overlap = 146
PHY-3002 : Step(2905): len = 71106, overlap = 145.5
PHY-3002 : Step(2906): len = 69562.8, overlap = 149.25
PHY-3002 : Step(2907): len = 65081.1, overlap = 149.5
PHY-3002 : Step(2908): len = 63313.2, overlap = 152.5
PHY-3002 : Step(2909): len = 61806.1, overlap = 154.75
PHY-3002 : Step(2910): len = 59605, overlap = 156
PHY-3002 : Step(2911): len = 58934.7, overlap = 152.5
PHY-3002 : Step(2912): len = 57893.5, overlap = 151
PHY-3002 : Step(2913): len = 56508.1, overlap = 149.25
PHY-3002 : Step(2914): len = 55213.6, overlap = 149.25
PHY-3002 : Step(2915): len = 52366.3, overlap = 160.5
PHY-3002 : Step(2916): len = 51212.4, overlap = 154.25
PHY-3002 : Step(2917): len = 49955.4, overlap = 157.25
PHY-3002 : Step(2918): len = 49238.4, overlap = 158.25
PHY-3002 : Step(2919): len = 48678.6, overlap = 158.75
PHY-3002 : Step(2920): len = 46505.2, overlap = 156.25
PHY-3002 : Step(2921): len = 45485.6, overlap = 154
PHY-3002 : Step(2922): len = 44640, overlap = 154
PHY-3002 : Step(2923): len = 44069.6, overlap = 154
PHY-3002 : Step(2924): len = 43993.9, overlap = 157.25
PHY-3002 : Step(2925): len = 43944.2, overlap = 156.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.09262e-05
PHY-3002 : Step(2926): len = 48221.4, overlap = 158.75
PHY-3002 : Step(2927): len = 49055, overlap = 158.75
PHY-3002 : Step(2928): len = 49183.2, overlap = 158.5
PHY-3002 : Step(2929): len = 49158.4, overlap = 155
PHY-3002 : Step(2930): len = 49449, overlap = 157
PHY-3002 : Step(2931): len = 49346.2, overlap = 152.5
PHY-3002 : Step(2932): len = 48705.8, overlap = 152.25
PHY-3002 : Step(2933): len = 48091, overlap = 147.25
PHY-3002 : Step(2934): len = 47476.5, overlap = 152.25
PHY-3002 : Step(2935): len = 47067, overlap = 152.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.18524e-05
PHY-3002 : Step(2936): len = 52340, overlap = 158.75
PHY-3002 : Step(2937): len = 54185.4, overlap = 163.5
PHY-3002 : Step(2938): len = 56253.3, overlap = 163
PHY-3002 : Step(2939): len = 56879.2, overlap = 161.25
PHY-3002 : Step(2940): len = 56682.5, overlap = 160.75
PHY-3002 : Step(2941): len = 56594.6, overlap = 160.75
PHY-3002 : Step(2942): len = 56716.2, overlap = 158.5
PHY-3002 : Step(2943): len = 56450, overlap = 154
PHY-3002 : Step(2944): len = 55685.6, overlap = 161
PHY-3002 : Step(2945): len = 55362.9, overlap = 161.25
PHY-3002 : Step(2946): len = 55477.4, overlap = 162
PHY-3002 : Step(2947): len = 55254.8, overlap = 161.5
PHY-3002 : Step(2948): len = 54787, overlap = 157.5
PHY-3002 : Step(2949): len = 53753.3, overlap = 157
PHY-3002 : Step(2950): len = 53581.9, overlap = 157
PHY-3002 : Step(2951): len = 53084.8, overlap = 156.75
PHY-3002 : Step(2952): len = 52308.5, overlap = 156.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 4.37047e-05
PHY-3002 : Step(2953): len = 55373.5, overlap = 147.75
PHY-3002 : Step(2954): len = 56709.6, overlap = 143.25
PHY-3002 : Step(2955): len = 58978.8, overlap = 136.5
PHY-3002 : Step(2956): len = 60823.7, overlap = 123
PHY-3002 : Step(2957): len = 60627.4, overlap = 129.75
PHY-3002 : Step(2958): len = 59772.3, overlap = 141
PHY-3002 : Step(2959): len = 59507.9, overlap = 142.5
PHY-3002 : Step(2960): len = 59660.9, overlap = 135.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 8.74094e-05
PHY-3002 : Step(2961): len = 62112.3, overlap = 133.25
PHY-3002 : Step(2962): len = 63560, overlap = 124
PHY-3002 : Step(2963): len = 65356.7, overlap = 125.75
PHY-3002 : Step(2964): len = 66305.1, overlap = 134.5
PHY-3002 : Step(2965): len = 66311.5, overlap = 134.25
PHY-3002 : Step(2966): len = 66478.8, overlap = 132
PHY-3002 : Step(2967): len = 66915.4, overlap = 127.5
PHY-3002 : Step(2968): len = 67417.7, overlap = 127.5
PHY-3002 : Step(2969): len = 67773.6, overlap = 122.75
PHY-3002 : Step(2970): len = 67776, overlap = 122.5
PHY-3002 : Step(2971): len = 67791, overlap = 126.25
PHY-3002 : Step(2972): len = 68069.8, overlap = 119
PHY-3002 : Step(2973): len = 68050.7, overlap = 118.5
PHY-3002 : Step(2974): len = 68076.1, overlap = 115.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000174819
PHY-3002 : Step(2975): len = 69307.4, overlap = 113.25
PHY-3002 : Step(2976): len = 69775.4, overlap = 115.5
PHY-3002 : Step(2977): len = 70194.6, overlap = 115.25
PHY-3002 : Step(2978): len = 70684, overlap = 115.25
PHY-3002 : Step(2979): len = 71150.9, overlap = 114.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000335177
PHY-3002 : Step(2980): len = 71698.9, overlap = 114.25
PHY-3002 : Step(2981): len = 71953.9, overlap = 114.25
PHY-3002 : Step(2982): len = 72433, overlap = 114
PHY-3002 : Step(2983): len = 72865.9, overlap = 113.5
PHY-3002 : Step(2984): len = 72920.4, overlap = 113.5
PHY-3002 : Step(2985): len = 73036.7, overlap = 113.5
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000499819
PHY-3002 : Step(2986): len = 73190.4, overlap = 113.25
PHY-3002 : Step(2987): len = 73599.4, overlap = 112.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.013055s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (239.4%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.962592
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.85207e-06
PHY-3002 : Step(2988): len = 97116.8, overlap = 39
PHY-3002 : Step(2989): len = 95422.5, overlap = 40
PHY-3002 : Step(2990): len = 93273.6, overlap = 40.75
PHY-3002 : Step(2991): len = 91851.1, overlap = 41
PHY-3002 : Step(2992): len = 90147.2, overlap = 42.25
PHY-3002 : Step(2993): len = 88473.6, overlap = 46
PHY-3002 : Step(2994): len = 87894.3, overlap = 47.75
PHY-3002 : Step(2995): len = 87434.9, overlap = 47.75
PHY-3002 : Step(2996): len = 86963, overlap = 48.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.70413e-06
PHY-3002 : Step(2997): len = 86729, overlap = 48.5
PHY-3002 : Step(2998): len = 86655.9, overlap = 48.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.54083e-05
PHY-3002 : Step(2999): len = 86555.6, overlap = 49.25
PHY-3002 : Step(3000): len = 86629.6, overlap = 49.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.92556e-05
PHY-3002 : Step(3001): len = 86643.5, overlap = 49.5
PHY-3002 : Step(3002): len = 88404.9, overlap = 48.5
PHY-3002 : Step(3003): len = 88971.7, overlap = 46.75
PHY-3002 : Step(3004): len = 88690.4, overlap = 47.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 5.85112e-05
PHY-3002 : Step(3005): len = 88934.4, overlap = 46.25
PHY-3002 : Step(3006): len = 89390.4, overlap = 46.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000117022
PHY-3002 : Step(3007): len = 89522.4, overlap = 45
PHY-3002 : Step(3008): len = 93479.9, overlap = 35.5
PHY-3002 : Step(3009): len = 96772, overlap = 31.25
PHY-3002 : Step(3010): len = 96346.1, overlap = 31.75
PHY-3002 : Step(3011): len = 95897.6, overlap = 28.75
PHY-3002 : Step(3012): len = 95276.1, overlap = 24.5
PHY-3002 : Step(3013): len = 95164.1, overlap = 23.75
PHY-3002 : Step(3014): len = 94858.6, overlap = 21.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000234045
PHY-3002 : Step(3015): len = 95272.1, overlap = 21.25
PHY-3002 : Step(3016): len = 97063.1, overlap = 12
PHY-3002 : Step(3017): len = 97716.4, overlap = 11.5
PHY-3002 : Step(3018): len = 97036.8, overlap = 12.5
PHY-3002 : Step(3019): len = 96638.2, overlap = 13
PHY-3002 : Step(3020): len = 95587.4, overlap = 11.5
PHY-3002 : Step(3021): len = 95404.9, overlap = 10.5
PHY-3002 : Step(3022): len = 95415.5, overlap = 9.75
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000468089
PHY-3002 : Step(3023): len = 95672.8, overlap = 9.5
PHY-3002 : Step(3024): len = 95897.7, overlap = 9.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.962592
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.17529e-05
PHY-3002 : Step(3025): len = 95575.6, overlap = 27.75
PHY-3002 : Step(3026): len = 95403.2, overlap = 27.75
PHY-3002 : Step(3027): len = 95115.8, overlap = 29
PHY-3002 : Step(3028): len = 94974, overlap = 28.75
PHY-3002 : Step(3029): len = 94931.1, overlap = 28.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.35058e-05
PHY-3002 : Step(3030): len = 95291.6, overlap = 26
PHY-3002 : Step(3031): len = 95868.3, overlap = 22.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000167012
PHY-3002 : Step(3032): len = 96465.6, overlap = 20.25
PHY-3002 : Step(3033): len = 97225.7, overlap = 15.5
PHY-3002 : Step(3034): len = 97334.7, overlap = 15.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.337145s wall, 0.343750s user + 0.343750s system = 0.687500s CPU (203.9%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.962592
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000445069
PHY-3002 : Step(3035): len = 102301, overlap = 2
PHY-3002 : Step(3036): len = 100799, overlap = 4.75
PHY-3002 : Step(3037): len = 99734.6, overlap = 8.75
PHY-3002 : Step(3038): len = 99155.7, overlap = 13.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000890139
PHY-3002 : Step(3039): len = 99457.6, overlap = 12.5
PHY-3002 : Step(3040): len = 99460.8, overlap = 13
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00178028
PHY-3002 : Step(3041): len = 99316.4, overlap = 13.75
PHY-3002 : Step(3042): len = 99316.4, overlap = 13.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008794s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (177.7%)

PHY-3001 : Legalized: Len = 101527, Over = 0
PHY-3001 : Spreading special nets. 2 overflows in 2952 tiles.
PHY-3001 : 3 instances has been re-located, deltaX = 3, deltaY = 3.
PHY-3001 : Final: Len = 101625, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 383024, over cnt = 62(0%), over = 78, worst = 4
PHY-1002 : len = 383192, over cnt = 39(0%), over = 51, worst = 4
PHY-1002 : len = 383408, over cnt = 28(0%), over = 32, worst = 2
PHY-1002 : len = 383344, over cnt = 23(0%), over = 23, worst = 1
PHY-1002 : len = 351664, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.608937s wall, 0.625000s user + 0.031250s system = 0.656250s CPU (107.8%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 45 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 662 has valid locations, 55 needs to be replaced
PHY-3001 : design contains 768 instances, 655 slices, 24 macros(130 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 8864, tnet num: 1596, tinst num: 768, tnode num: 9905, tedge num: 15355.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1596 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.205570s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (98.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 112488
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.959898
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(3043): len = 112029, overlap = 0
PHY-3002 : Step(3044): len = 112110, overlap = 0
PHY-3002 : Step(3045): len = 111835, overlap = 0
PHY-3002 : Step(3046): len = 111738, overlap = 0
PHY-3002 : Step(3047): len = 111350, overlap = 0
PHY-3002 : Step(3048): len = 111144, overlap = 1.25
PHY-3002 : Step(3049): len = 111058, overlap = 1.25
PHY-3002 : Step(3050): len = 111024, overlap = 1.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004910s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.959898
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000232371
PHY-3002 : Step(3051): len = 111062, overlap = 3.5
PHY-3002 : Step(3052): len = 111080, overlap = 3
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000464743
PHY-3002 : Step(3053): len = 111050, overlap = 3.25
PHY-3002 : Step(3054): len = 111050, overlap = 3.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000929486
PHY-3002 : Step(3055): len = 111093, overlap = 2.5
PHY-3002 : Step(3056): len = 111093, overlap = 2.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.959898
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000120931
PHY-3002 : Step(3057): len = 111093, overlap = 4.25
PHY-3002 : Step(3058): len = 111093, overlap = 4.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000241862
PHY-3002 : Step(3059): len = 111191, overlap = 3.75
PHY-3002 : Step(3060): len = 111191, overlap = 3.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000483724
PHY-3002 : Step(3061): len = 111218, overlap = 2.25
PHY-3002 : Step(3062): len = 111218, overlap = 2.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.045975s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (203.9%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.959898
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00094448
PHY-3002 : Step(3063): len = 111252, overlap = 1
PHY-3002 : Step(3064): len = 111274, overlap = 1.25
PHY-3002 : Step(3065): len = 111279, overlap = 1.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006536s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 111392, Over = 0
PHY-3001 : Spreading special nets. 2 overflows in 2952 tiles.
PHY-3001 : 4 instances has been re-located, deltaX = 2, deltaY = 0.
PHY-3001 : Final: Len = 111462, Over = 0
RUN-1003 : finish command "place -eco" in  1.265222s wall, 1.875000s user + 0.437500s system = 2.312500s CPU (182.8%)

RUN-1004 : used memory is 685 MB, reserved memory is 824 MB, peak memory is 1226 MB
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  11.223435s wall, 20.031250s user + 5.656250s system = 25.687500s CPU (228.9%)

RUN-1004 : used memory is 685 MB, reserved memory is 824 MB, peak memory is 1226 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 522 to 419
PHY-1001 : Pin misalignment score is improved from 419 to 418
PHY-1001 : Pin misalignment score is improved from 418 to 416
PHY-1001 : Pin misalignment score is improved from 416 to 416
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 770 instances
RUN-1001 : 334 mslices, 321 lslices, 45 pads, 61 brams, 1 dsps
RUN-1001 : There are total 1598 nets
RUN-1001 : 995 nets have 2 pins
RUN-1001 : 364 nets have [3 - 5] pins
RUN-1001 : 94 nets have [6 - 10] pins
RUN-1001 : 70 nets have [11 - 20] pins
RUN-1001 : 64 nets have [21 - 99] pins
RUN-1001 : 11 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 369056, over cnt = 104(0%), over = 134, worst = 4
PHY-1002 : len = 369280, over cnt = 79(0%), over = 104, worst = 4
PHY-1002 : len = 369392, over cnt = 59(0%), over = 73, worst = 2
PHY-1002 : len = 369184, over cnt = 53(0%), over = 64, worst = 2
PHY-1002 : len = 333336, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.665336s wall, 0.671875s user + 0.031250s system = 0.703125s CPU (105.7%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 228 to 18
PHY-1001 : End pin swap;  0.030008s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (104.1%)

PHY-1001 : End global routing;  1.729624s wall, 1.750000s user + 0.062500s system = 1.812500s CPU (104.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 36520, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.498936s wall, 0.500000s user + 0.015625s system = 0.515625s CPU (103.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 36520, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000012s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 66% nets.
PHY-1001 : Routed 90% nets.
PHY-1002 : len = 614816, over cnt = 101(0%), over = 101, worst = 1
PHY-1001 : End Routed; 8.011667s wall, 9.437500s user + 0.312500s system = 9.750000s CPU (121.7%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 607080, over cnt = 27(0%), over = 27, worst = 1
PHY-1001 : End DR Iter 1; 1.247500s wall, 1.250000s user + 0.046875s system = 1.296875s CPU (104.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 606200, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 2; 0.115372s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (108.3%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 606176, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 606176
PHY-1001 : End DR Iter 3; 0.023737s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (65.8%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  12.281459s wall, 13.546875s user + 0.671875s system = 14.218750s CPU (115.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  14.284139s wall, 15.562500s user + 0.765625s system = 16.328125s CPU (114.3%)

RUN-1004 : used memory is 697 MB, reserved memory is 828 MB, peak memory is 1226 MB
RUN-1002 : start command "report_area -io_info -file cam_phy.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Utilization Statistics
#lut                 1251   out of  19600    6.38%
#reg                  257   out of  19600    1.31%
#le                  1303
  #lut only          1046   out of   1303   80.28%
  #reg only            52   out of   1303    3.99%
  #lut&reg            205   out of   1303   15.73%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   45   out of    188   23.94%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db cam_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 8864, tnet num: 1596, tinst num: 768, tnode num: 9905, tedge num: 15355.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file cam_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1596 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 8, clk_num = 5.
TMR-5009 WARNING: There are(is) 4 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in cam_phy.timing, timing summary in cam_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file cam_phy.timing" in  1.139341s wall, 1.046875s user + 0.125000s system = 1.171875s CPU (102.9%)

RUN-1004 : used memory is 999 MB, reserved memory is 1130 MB, peak memory is 1226 MB
RUN-1002 : start command "bitgen -bit cam.bit -version 0X00 -g ucode:00000000110001110000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 770
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1598, pip num: 28055
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1827 valid insts, and 69084 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file cam.bit.
RUN-1003 : finish command "bitgen -bit cam.bit -version 0X00 -g ucode:00000000110001110000000000000000" in  5.070332s wall, 30.843750s user + 0.421875s system = 31.265625s CPU (616.6%)

RUN-1004 : used memory is 1012 MB, reserved memory is 1142 MB, peak memory is 1226 MB
HDL-1007 : analyze verilog file sources/rtl/camera_init.v
HDL-1007 : analyze verilog file sources/rtl/i2c_module.v
HDL-1007 : analyze verilog file sources/rtl/lcd_sync.v
HDL-1007 : analyze verilog file sources/rtl/test_camera.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/ip_ram.v
HDL-1007 : analyze verilog file sources/rtl/camera_reader.v
HDL-1007 : analyze verilog file sources/rtl/camera_init.v
HDL-1007 : analyze verilog file sources/rtl/i2c_module.v
HDL-1007 : analyze verilog file sources/rtl/lcd_sync.v
HDL-1007 : analyze verilog file sources/rtl/test_camera.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/ip_ram.v
HDL-1007 : analyze verilog file sources/rtl/camera_reader.v
RUN-1002 : start command "elaborate -top test_camera"
HDL-1007 : elaborate module test_camera in sources/rtl/test_camera.v(14)
HDL-1007 : elaborate module ip_pll in al_ip/ip_pll.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/Anlogic/TD4.6.1/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=16,FBCLK_DIV=17,CLKC0_DIV=20,CLKC1_DIV=42,CLKC2_DIV=126,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=19,CLKC1_CPHASE=41,CLKC2_CPHASE=125,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE") in D:/Anlogic/TD4.6.1/arch/eagle_macro.v(986)
HDL-1007 : elaborate module camera_init in sources/rtl/camera_init.v(14)
HDL-1007 : elaborate module i2c_module in sources/rtl/i2c_module.v(2)
HDL-1007 : elaborate module lcd_sync(IMG_Y=1) in sources/rtl/lcd_sync.v(14)
HDL-1007 : elaborate module camera_reader in sources/rtl/camera_reader.v(14)
HDL-1007 : elaborate module img_cache in al_ip/ip_ram.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=16,DATA_WIDTH_B=16,ADDR_WIDTH_A=16,ADDR_WIDTH_B=16,DATA_DEPTH_A=32800,DATA_DEPTH_B=32800,MODE="PDPW",REGMODE_B="OUTREG") in D:/Anlogic/TD4.6.1/arch/eagle_macro.v(1072)
HDL-1200 : Current top model is test_camera
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc sources/sdc/SparkRoad.adc"
RUN-1002 : start command "set_pin_assignment clk_24m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment cam_data[0]  LOCATION = H15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[1]  LOCATION = J16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[2]  LOCATION = K16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[3]  LOCATION = K15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[4]  LOCATION = G14; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[5]  LOCATION = H16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[6]  LOCATION = G16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[7]  LOCATION = H13; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_href  LOCATION = F15;  "
RUN-1002 : start command "set_pin_assignment cam_pclk  LOCATION = K12;  "
RUN-1002 : start command "set_pin_assignment cam_pwdn  LOCATION = F14;  "
RUN-1002 : start command "set_pin_assignment cam_rst  LOCATION = F13;  "
RUN-1002 : start command "set_pin_assignment cam_soic  LOCATION = D16; PULLTYPE = PULLUP;  "
RUN-1002 : start command "set_pin_assignment cam_soid  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment cam_vsync  LOCATION = E15;  "
RUN-1002 : start command "set_pin_assignment cam_xclk  LOCATION = J12;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G11;  "
RUN-1002 : start command "set_pin_assignment vga_clk  LOCATION = H2;  "
RUN-1002 : start command "set_pin_assignment vga_hsync  LOCATION = J3;  "
RUN-1002 : start command "set_pin_assignment vga_vsync  LOCATION = J4;  "
RUN-1002 : start command "set_pin_assignment vga_r[0]  LOCATION = K6;  "
RUN-1002 : start command "set_pin_assignment vga_r[1]  LOCATION = K3;  "
RUN-1002 : start command "set_pin_assignment vga_r[2]  LOCATION = K5;  "
RUN-1002 : start command "set_pin_assignment vga_r[3]  LOCATION = L4;  "
RUN-1002 : start command "set_pin_assignment vga_r[4]  LOCATION = M1;  "
RUN-1002 : start command "set_pin_assignment vga_r[5]  LOCATION = M2;  "
RUN-1002 : start command "set_pin_assignment vga_r[6]  LOCATION = L3;  "
RUN-1002 : start command "set_pin_assignment vga_r[7]  LOCATION = L5;  "
RUN-1002 : start command "set_pin_assignment vga_g[0]  LOCATION = L1;  "
RUN-1002 : start command "set_pin_assignment vga_g[1]  LOCATION = K2;  "
RUN-1002 : start command "set_pin_assignment vga_g[2]  LOCATION = K1;  "
RUN-1002 : start command "set_pin_assignment vga_g[3]  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment vga_g[4]  LOCATION = H3;  "
RUN-1002 : start command "set_pin_assignment vga_g[5]  LOCATION = J6;  "
RUN-1002 : start command "set_pin_assignment vga_g[6]  LOCATION = H1;  "
RUN-1002 : start command "set_pin_assignment vga_g[7]  LOCATION = H5;  "
RUN-1002 : start command "set_pin_assignment vga_b[0]  LOCATION = G1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[1]  LOCATION = F1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[2]  LOCATION = F2; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[3]  LOCATION = E1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[4]  LOCATION = G3; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[5]  LOCATION = E2; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[6]  LOCATION = D1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[7]  LOCATION = C1; SLEWRATE = FAST;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "test_camera"
SYN-1012 : SanityCheck: Model "camera_init"
SYN-1012 : SanityCheck: Model "i2c_module"
SYN-1012 : SanityCheck: Model "camera_reader"
SYN-1012 : SanityCheck: Model "img_cache"
SYN-1012 : SanityCheck: Model "ip_pll"
SYN-1012 : SanityCheck: Model "lcd_sync(IMG_Y=1)"
SYN-1043 : Mark ip_pll as IO macro for instance bufg_feedback
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 53 instances.
SYN-1016 : Merged 243 instances.
SYN-1011 : Flatten model test_camera
SYN-1011 : Flatten model camera_init
SYN-1011 : Flatten model i2c_module
SYN-1016 : Merged 3 instances.
SYN-1011 : Flatten model camera_reader
SYN-1011 : Flatten model img_cache
SYN-1011 : Flatten model ip_pll
SYN-1011 : Flatten model lcd_sync(IMG_Y=1)
SYN-1016 : Merged 12 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 4111/157 useful/useless nets, 3894/56 useful/useless insts
SYN-1019 : Optimized 6 mux instances.
SYN-1021 : Optimized 19 onehot mux instances.
SYN-1020 : Optimized 922 distributor mux.
SYN-1016 : Merged 3301 instances.
SYN-1015 : Optimize round 1, 4528 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 4545/184 useful/useless nets, 4334/2123 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 2204 better
SYN-1014 : Optimize round 3
SYN-1032 : 4544/0 useful/useless nets, 4333/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.156870s wall, 1.234375s user + 0.062500s system = 1.296875s CPU (112.1%)

RUN-1004 : used memory is 709 MB, reserved memory is 839 MB, peak memory is 1226 MB
RUN-1002 : start command "report_area -file cam_rtl.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Gate Statistics
#Basic gates         3515
  #and               1933
  #nand                 0
  #or                 580
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                283
  #bufif1               1
  #MX21               506
  #FADD                 0
  #DFF                212
  #LATCH                0
#MACRO_ADD             27
#MACRO_EQ             237
#MACRO_MULT             1
#MACRO_MUX            548

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |test_camera |3302   |212    |267    |
+----------------------------------------------+

RUN-1002 : start command "read_sdc cam.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -period 41.6 -waveform 0 20.8 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41600, rise: 0, fall: 20800.
RUN-1002 : start command "derive_pll_clocks -gen_basic_clock"
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "create_clock -add -name u_pll/pll_inst.refclk -period 41.667 "
RUN-1102 : create_clock: clock name: u_pll/pll_inst.refclk, type: 0, period: 41667, rise: 0, fall: 20833.
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[2]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[2] -source  -master_clock u_pll/pll_inst.refclk -divide_by 5.929 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[1] -source  -master_clock u_pll/pll_inst.refclk -divide_by 1.976 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[0] -source  -master_clock u_pll/pll_inst.refclk -multiply_by 1.063 "
RUN-1104 : Import SDC file cam.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db cam_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea cam_gate.area"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
SYN-2001 : Map 45 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "u_img/inst"
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5187/8 useful/useless nets, 4720/0 useful/useless insts
SYN-1016 : Merged 217 instances.
SYN-2571 : Optimize after map_dsp, round 1, 217 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 4970/0 useful/useless nets, 4503/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7260/0 useful/useless nets, 6834/0 useful/useless insts
SYN-1016 : Merged 1958 instances.
SYN-2501 : Optimize round 1, 3788 better
SYN-2501 : Optimize round 2
SYN-1032 : 5296/0 useful/useless nets, 4876/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 24 macro adder
SYN-1032 : 7601/13 useful/useless nets, 7181/13 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 26492, tnet num: 7610, tinst num: 7175, tnode num: 29819, tedge num: 39816.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 481 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7610 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 1216 (3.95), #lev = 34 (4.59)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.12 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6517 instances into 789 LUTs, name keeping = 29%.
SYN-3001 : Mapper removed 5 lut buffers
SYN-1001 : Packing model "test_camera" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1854/1 useful/useless nets, 1434/2 useful/useless insts
SYN-1015 : Optimize round 1, 6 better
SYN-1014 : Optimize round 2
SYN-1032 : 1851/0 useful/useless nets, 1431/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 221 DFF/LATCH to SEQ ...
SYN-4009 : Pack 12 carry chain into lslice
SYN-4007 : Packing 168 adder to BLE ...
SYN-4008 : Packed 168 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 784 LUT to BLE ...
SYN-4008 : Packed 784 LUT and 118 SEQ to BLE.
SYN-4003 : Packing 103 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (103 nodes)...
SYN-4004 : #1: Packed 32 SEQ (603 nodes)...
SYN-4005 : Packed 32 SEQ with LUT/SLICE
SYN-4006 : 640 single LUT's are left
SYN-4006 : 71 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 855/1097 primitive instances ...
RUN-1002 : start command "report_area -file cam_gate.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Utilization Statistics
#lut                 1161   out of  19600    5.92%
#reg                  221   out of  19600    1.13%
#le                  1216
  #lut only           995   out of   1216   81.83%
  #reg only            55   out of   1216    4.52%
  #lut&reg            166   out of   1216   13.65%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   45   out of    188   23.94%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |test_camera |1216  |1161  |221   |
+-------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea cam_gate.area" in  6.344385s wall, 6.406250s user + 0.125000s system = 6.531250s CPU (102.9%)

RUN-1004 : used memory is 710 MB, reserved memory is 839 MB, peak memory is 1226 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
RUN-1002 : start command "read_sdc cam.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -period 41.6 -waveform 0 20.8 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41600, rise: 0, fall: 20800.
RUN-1002 : start command "derive_pll_clocks -gen_basic_clock"
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "create_clock -add -name u_pll/pll_inst.refclk -period 41.667 "
RUN-1102 : create_clock: clock name: u_pll/pll_inst.refclk, type: 0, period: 41667, rise: 0, fall: 20833.
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[2]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[2] -source  -master_clock u_pll/pll_inst.refclk -divide_by 5.929 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[1] -source  -master_clock u_pll/pll_inst.refclk -divide_by 1.976 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[0] -source  -master_clock u_pll/pll_inst.refclk -multiply_by 1.063 "
RUN-1104 : Import SDC file cam.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db cam_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (93 clock/control pins, 2 other pins).
SYN-4027 : Net clk_cam is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net clk_sccb is clkc2 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_pad is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_pad is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "cam_pclk_pad" drive clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drive clk pins.
SYN-4024 : Net "u_camera_init/u_i2c_write/divider2[7]" drive clk pins.
SYN-4024 : Net "camera_wrreq" drive clk pins.
SYN-4025 : Tag rtl::Net cam_pclk_pad as clock net
SYN-4025 : Tag rtl::Net camera_wrreq as clock net
SYN-4025 : Tag rtl::Net clk_24m_pad as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net clk_sccb as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/divider2[7] as clock net
SYN-4026 : Tagged 8 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 24 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/u_i2c_write/divider2[7] to drive 16 clock pins.
SYN-4015 : Create BUFG instance for clk Net camera_wrreq to drive 8 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 726 instances
RUN-1001 : 305 mslices, 306 lslices, 45 pads, 61 brams, 1 dsps
RUN-1001 : There are total 1554 nets
RUN-1001 : 1014 nets have 2 pins
RUN-1001 : 354 nets have [3 - 5] pins
RUN-1001 : 74 nets have [6 - 10] pins
RUN-1001 : 29 nets have [11 - 20] pins
RUN-1001 : 72 nets have [21 - 99] pins
RUN-1001 : 11 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 724 instances, 611 slices, 24 macros(130 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 8523, tnet num: 1552, tinst num: 724, tnode num: 9422, tedge num: 14799.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1552 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.165919s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (113.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 483769
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.962592
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(3066): len = 401866, overlap = 139.5
PHY-3002 : Step(3067): len = 347913, overlap = 139.5
PHY-3002 : Step(3068): len = 313674, overlap = 139.5
PHY-3002 : Step(3069): len = 287961, overlap = 137.25
PHY-3002 : Step(3070): len = 281329, overlap = 137.25
PHY-3002 : Step(3071): len = 272074, overlap = 137.25
PHY-3002 : Step(3072): len = 262831, overlap = 139.5
PHY-3002 : Step(3073): len = 257431, overlap = 139.5
PHY-3002 : Step(3074): len = 250565, overlap = 139.5
PHY-3002 : Step(3075): len = 243417, overlap = 139.5
PHY-3002 : Step(3076): len = 238240, overlap = 139.5
PHY-3002 : Step(3077): len = 231786, overlap = 139.5
PHY-3002 : Step(3078): len = 224844, overlap = 137.25
PHY-3002 : Step(3079): len = 220438, overlap = 137.25
PHY-3002 : Step(3080): len = 214311, overlap = 139.5
PHY-3002 : Step(3081): len = 205201, overlap = 139.5
PHY-3002 : Step(3082): len = 200899, overlap = 137.25
PHY-3002 : Step(3083): len = 196248, overlap = 139.5
PHY-3002 : Step(3084): len = 189974, overlap = 139.5
PHY-3002 : Step(3085): len = 185162, overlap = 139.5
PHY-3002 : Step(3086): len = 181223, overlap = 137.25
PHY-3002 : Step(3087): len = 176677, overlap = 139.5
PHY-3002 : Step(3088): len = 171342, overlap = 137.25
PHY-3002 : Step(3089): len = 166707, overlap = 139.5
PHY-3002 : Step(3090): len = 162899, overlap = 137.25
PHY-3002 : Step(3091): len = 158511, overlap = 139.5
PHY-3002 : Step(3092): len = 154006, overlap = 137.25
PHY-3002 : Step(3093): len = 150331, overlap = 139.5
PHY-3002 : Step(3094): len = 146049, overlap = 137.25
PHY-3002 : Step(3095): len = 141059, overlap = 139.5
PHY-3002 : Step(3096): len = 137366, overlap = 137.25
PHY-3002 : Step(3097): len = 133938, overlap = 139.5
PHY-3002 : Step(3098): len = 128517, overlap = 139.5
PHY-3002 : Step(3099): len = 124194, overlap = 139.5
PHY-3002 : Step(3100): len = 121717, overlap = 137.25
PHY-3002 : Step(3101): len = 117781, overlap = 139.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.4628e-06
PHY-3002 : Step(3102): len = 117618, overlap = 139.5
PHY-3002 : Step(3103): len = 122797, overlap = 132.75
PHY-3002 : Step(3104): len = 126168, overlap = 128.25
PHY-3002 : Step(3105): len = 124724, overlap = 132.75
PHY-3002 : Step(3106): len = 122633, overlap = 128.5
PHY-3002 : Step(3107): len = 120186, overlap = 128.5
PHY-3002 : Step(3108): len = 117234, overlap = 128.75
PHY-3002 : Step(3109): len = 113767, overlap = 129.5
PHY-3002 : Step(3110): len = 110484, overlap = 129.5
PHY-3002 : Step(3111): len = 107913, overlap = 125.75
PHY-3002 : Step(3112): len = 104748, overlap = 128.25
PHY-3002 : Step(3113): len = 101960, overlap = 128.75
PHY-3002 : Step(3114): len = 99078.7, overlap = 129.25
PHY-3002 : Step(3115): len = 96264.2, overlap = 130
PHY-3002 : Step(3116): len = 93771.1, overlap = 130.5
PHY-3002 : Step(3117): len = 90674.3, overlap = 129.5
PHY-3002 : Step(3118): len = 87490.9, overlap = 131
PHY-3002 : Step(3119): len = 85451.1, overlap = 131
PHY-3002 : Step(3120): len = 83310.8, overlap = 133.75
PHY-3002 : Step(3121): len = 78918.2, overlap = 135.75
PHY-3002 : Step(3122): len = 76274.1, overlap = 136.75
PHY-3002 : Step(3123): len = 75146.8, overlap = 137.5
PHY-3002 : Step(3124): len = 70746.8, overlap = 134.75
PHY-3002 : Step(3125): len = 65934.7, overlap = 139
PHY-3002 : Step(3126): len = 65017.4, overlap = 140.25
PHY-3002 : Step(3127): len = 63949.9, overlap = 143
PHY-3002 : Step(3128): len = 62038.4, overlap = 144.25
PHY-3002 : Step(3129): len = 59362.4, overlap = 144.75
PHY-3002 : Step(3130): len = 55500.6, overlap = 142.75
PHY-3002 : Step(3131): len = 55123.5, overlap = 145.25
PHY-3002 : Step(3132): len = 54707.1, overlap = 145.5
PHY-3002 : Step(3133): len = 53391.8, overlap = 147
PHY-3002 : Step(3134): len = 48420.5, overlap = 150.75
PHY-3002 : Step(3135): len = 47748.4, overlap = 151.5
PHY-3002 : Step(3136): len = 47461.7, overlap = 151.5
PHY-3002 : Step(3137): len = 47308.3, overlap = 151.75
PHY-3002 : Step(3138): len = 46458.9, overlap = 152.25
PHY-3002 : Step(3139): len = 45515.1, overlap = 151.5
PHY-3002 : Step(3140): len = 44413.9, overlap = 151
PHY-3002 : Step(3141): len = 43163.7, overlap = 150.25
PHY-3002 : Step(3142): len = 42892.1, overlap = 150.75
PHY-3002 : Step(3143): len = 42896, overlap = 148.5
PHY-3002 : Step(3144): len = 42827.2, overlap = 149.5
PHY-3002 : Step(3145): len = 42647.9, overlap = 150
PHY-3002 : Step(3146): len = 41478.1, overlap = 152
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.92561e-06
PHY-3002 : Step(3147): len = 46105.3, overlap = 156.5
PHY-3002 : Step(3148): len = 47145.8, overlap = 156.5
PHY-3002 : Step(3149): len = 49339.2, overlap = 151.25
PHY-3002 : Step(3150): len = 49680.2, overlap = 157
PHY-3002 : Step(3151): len = 49300.7, overlap = 156
PHY-3002 : Step(3152): len = 47941.7, overlap = 154
PHY-3002 : Step(3153): len = 47331.7, overlap = 157.75
PHY-3002 : Step(3154): len = 47377.4, overlap = 152.25
PHY-3002 : Step(3155): len = 47532.2, overlap = 151.25
PHY-3002 : Step(3156): len = 47753.3, overlap = 151.25
PHY-3002 : Step(3157): len = 47836.2, overlap = 151.25
PHY-3002 : Step(3158): len = 47764.3, overlap = 146.75
PHY-3002 : Step(3159): len = 47415.6, overlap = 146.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.38512e-05
PHY-3002 : Step(3160): len = 52789.9, overlap = 140
PHY-3002 : Step(3161): len = 53286.9, overlap = 137.75
PHY-3002 : Step(3162): len = 54883.3, overlap = 140.5
PHY-3002 : Step(3163): len = 56932.8, overlap = 140.25
PHY-3002 : Step(3164): len = 56767.4, overlap = 138.75
PHY-3002 : Step(3165): len = 56274.2, overlap = 134.25
PHY-3002 : Step(3166): len = 55400.4, overlap = 134.5
PHY-3002 : Step(3167): len = 55214.5, overlap = 135.75
PHY-3002 : Step(3168): len = 55509.9, overlap = 129.5
PHY-3002 : Step(3169): len = 55502.8, overlap = 129.75
PHY-3002 : Step(3170): len = 55446, overlap = 130
PHY-3002 : Step(3171): len = 55200.4, overlap = 136.25
PHY-3002 : Step(3172): len = 54915.9, overlap = 138
PHY-3002 : Step(3173): len = 54306, overlap = 137.5
PHY-3002 : Step(3174): len = 53754.1, overlap = 137.75
PHY-3002 : Step(3175): len = 53332.8, overlap = 142.25
PHY-3002 : Step(3176): len = 52917.8, overlap = 142.25
PHY-3002 : Step(3177): len = 52063.4, overlap = 142.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.77024e-05
PHY-3002 : Step(3178): len = 54969, overlap = 140.25
PHY-3002 : Step(3179): len = 56198.8, overlap = 142.25
PHY-3002 : Step(3180): len = 58026.6, overlap = 142.5
PHY-3002 : Step(3181): len = 58976.6, overlap = 142.75
PHY-3002 : Step(3182): len = 59465.2, overlap = 138
PHY-3002 : Step(3183): len = 60115.9, overlap = 142.5
PHY-3002 : Step(3184): len = 61165.9, overlap = 133.5
PHY-3002 : Step(3185): len = 61695, overlap = 133.5
PHY-3002 : Step(3186): len = 61512.9, overlap = 133.75
PHY-3002 : Step(3187): len = 61395.1, overlap = 138.25
PHY-3002 : Step(3188): len = 61458.7, overlap = 140.75
PHY-3002 : Step(3189): len = 61519, overlap = 140.75
PHY-3002 : Step(3190): len = 61613.1, overlap = 138.75
PHY-3002 : Step(3191): len = 61723.2, overlap = 134.75
PHY-3002 : Step(3192): len = 61291.6, overlap = 134.5
PHY-3002 : Step(3193): len = 60912.9, overlap = 129.75
PHY-3002 : Step(3194): len = 60542, overlap = 130
PHY-3002 : Step(3195): len = 59988.7, overlap = 129.75
PHY-3002 : Step(3196): len = 59534.2, overlap = 130
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 5.54048e-05
PHY-3002 : Step(3197): len = 61884.4, overlap = 139
PHY-3002 : Step(3198): len = 62858.2, overlap = 134.5
PHY-3002 : Step(3199): len = 64235.3, overlap = 132
PHY-3002 : Step(3200): len = 65290, overlap = 129.75
PHY-3002 : Step(3201): len = 65173.7, overlap = 125.25
PHY-3002 : Step(3202): len = 65133.8, overlap = 129
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.0001096
PHY-3002 : Step(3203): len = 67104.6, overlap = 126.75
PHY-3002 : Step(3204): len = 67924.5, overlap = 124
PHY-3002 : Step(3205): len = 69027.5, overlap = 121.75
PHY-3002 : Step(3206): len = 70418.1, overlap = 112.25
PHY-3002 : Step(3207): len = 71325.2, overlap = 112
PHY-3002 : Step(3208): len = 71851.9, overlap = 112
PHY-3002 : Step(3209): len = 72177.9, overlap = 106.75
PHY-3002 : Step(3210): len = 72077.7, overlap = 106.5
PHY-3002 : Step(3211): len = 72278, overlap = 101.25
PHY-3002 : Step(3212): len = 72509.3, overlap = 97.5
PHY-3002 : Step(3213): len = 72527, overlap = 104.25
PHY-3002 : Step(3214): len = 72522.7, overlap = 106.5
PHY-3002 : Step(3215): len = 72639.8, overlap = 101
PHY-3002 : Step(3216): len = 72668.9, overlap = 96.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000219201
PHY-3002 : Step(3217): len = 73614.9, overlap = 103
PHY-3002 : Step(3218): len = 74160.4, overlap = 100
PHY-3002 : Step(3219): len = 74712.7, overlap = 100
PHY-3002 : Step(3220): len = 75222.9, overlap = 95.5
PHY-3002 : Step(3221): len = 75574.3, overlap = 90.75
PHY-3002 : Step(3222): len = 75658.1, overlap = 86
PHY-3002 : Step(3223): len = 75641.3, overlap = 85.75
PHY-3002 : Step(3224): len = 75741.5, overlap = 79
PHY-3002 : Step(3225): len = 75675.9, overlap = 85.75
PHY-3002 : Step(3226): len = 75545.3, overlap = 87.75
PHY-3002 : Step(3227): len = 75678.4, overlap = 87.75
PHY-3002 : Step(3228): len = 75610.8, overlap = 94
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000427381
PHY-3002 : Step(3229): len = 76040.3, overlap = 93.75
PHY-3002 : Step(3230): len = 76437.4, overlap = 91.5
PHY-3002 : Step(3231): len = 76982.7, overlap = 84.5
PHY-3002 : Step(3232): len = 77180.6, overlap = 82.25
PHY-3002 : Step(3233): len = 77669.5, overlap = 89
PHY-3002 : Step(3234): len = 77960.9, overlap = 89
PHY-3002 : Step(3235): len = 78298.6, overlap = 89
PHY-3002 : Step(3236): len = 78666.5, overlap = 89
PHY-3002 : Step(3237): len = 79139.4, overlap = 88.75
PHY-3002 : Step(3238): len = 79135.2, overlap = 88.75
PHY-3002 : Step(3239): len = 79334.7, overlap = 86.25
PHY-3002 : Step(3240): len = 79593.5, overlap = 88.5
PHY-3002 : Step(3241): len = 79866.7, overlap = 88.5
PHY-3002 : Step(3242): len = 79977.4, overlap = 88.25
PHY-3002 : Step(3243): len = 80296.1, overlap = 87.75
PHY-3002 : Step(3244): len = 80683.9, overlap = 87.5
PHY-3002 : Step(3245): len = 80771.7, overlap = 87.25
PHY-3002 : Step(3246): len = 80645.3, overlap = 91.5
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00074095
PHY-3002 : Step(3247): len = 80823.9, overlap = 91.25
PHY-3002 : Step(3248): len = 81129.1, overlap = 88.75
PHY-3002 : Step(3249): len = 81443.7, overlap = 88.5
PHY-3002 : Step(3250): len = 81587.3, overlap = 88.5
PHY-3002 : Step(3251): len = 81620.2, overlap = 90.5
PHY-3002 : Step(3252): len = 81646.5, overlap = 85.75
PHY-3002 : Step(3253): len = 81729, overlap = 83.5
PHY-3002 : Step(3254): len = 81779.2, overlap = 83.25
PHY-3002 : Step(3255): len = 81819.1, overlap = 81
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00122013
PHY-3002 : Step(3256): len = 81922.8, overlap = 80.25
PHY-3002 : Step(3257): len = 82130.3, overlap = 80
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.020234s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (154.4%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.962592
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.08814e-06
PHY-3002 : Step(3258): len = 94205.5, overlap = 32
PHY-3002 : Step(3259): len = 90384.5, overlap = 32.75
PHY-3002 : Step(3260): len = 88004.9, overlap = 34.25
PHY-3002 : Step(3261): len = 85603.7, overlap = 34
PHY-3002 : Step(3262): len = 84070.6, overlap = 32.75
PHY-3002 : Step(3263): len = 82993.9, overlap = 32.75
PHY-3002 : Step(3264): len = 81694, overlap = 32.25
PHY-3002 : Step(3265): len = 80519.1, overlap = 32.25
PHY-3002 : Step(3266): len = 79905.4, overlap = 32.5
PHY-3002 : Step(3267): len = 79527, overlap = 32.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.17629e-06
PHY-3002 : Step(3268): len = 79460.1, overlap = 32
PHY-3002 : Step(3269): len = 79475.7, overlap = 32
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.23526e-05
PHY-3002 : Step(3270): len = 79391.7, overlap = 32
PHY-3002 : Step(3271): len = 79443.4, overlap = 32.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.962592
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.45877e-06
PHY-3002 : Step(3272): len = 79519.7, overlap = 57.5
PHY-3002 : Step(3273): len = 79581.5, overlap = 57.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.49175e-05
PHY-3002 : Step(3274): len = 79860, overlap = 57
PHY-3002 : Step(3275): len = 82368.2, overlap = 48.5
PHY-3002 : Step(3276): len = 83642.5, overlap = 44.5
PHY-3002 : Step(3277): len = 83890.9, overlap = 43.75
PHY-3002 : Step(3278): len = 84423, overlap = 39.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.98351e-05
PHY-3002 : Step(3279): len = 84374, overlap = 38.25
PHY-3002 : Step(3280): len = 85169.3, overlap = 36.5
PHY-3002 : Step(3281): len = 85417.8, overlap = 35
PHY-3002 : Step(3282): len = 85327.1, overlap = 32.5
PHY-3002 : Step(3283): len = 85498.3, overlap = 31.5
PHY-3002 : Step(3284): len = 85687.1, overlap = 29.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.96701e-05
PHY-3002 : Step(3285): len = 86182.1, overlap = 28.25
PHY-3002 : Step(3286): len = 86888.3, overlap = 26.25
PHY-3002 : Step(3287): len = 87359.7, overlap = 23
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.240949s wall, 0.234375s user + 0.218750s system = 0.453125s CPU (188.1%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.962592
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000238563
PHY-3002 : Step(3288): len = 95396.9, overlap = 4
PHY-3002 : Step(3289): len = 94132.6, overlap = 7.5
PHY-3002 : Step(3290): len = 92859.3, overlap = 11.5
PHY-3002 : Step(3291): len = 92084.2, overlap = 16.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000477126
PHY-3002 : Step(3292): len = 92340.4, overlap = 16
PHY-3002 : Step(3293): len = 92418.1, overlap = 15.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000954252
PHY-3002 : Step(3294): len = 92441.6, overlap = 15.25
PHY-3002 : Step(3295): len = 92441.6, overlap = 15.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009026s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (173.1%)

PHY-3001 : Legalized: Len = 94991, Over = 0
PHY-3001 : Spreading special nets. 2 overflows in 2952 tiles.
PHY-3001 : 3 instances has been re-located, deltaX = 3, deltaY = 3.
PHY-3001 : Final: Len = 95029, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 395448, over cnt = 70(0%), over = 94, worst = 3
PHY-1002 : len = 395656, over cnt = 53(0%), over = 73, worst = 3
PHY-1002 : len = 395680, over cnt = 42(0%), over = 57, worst = 3
PHY-1002 : len = 395600, over cnt = 37(0%), over = 52, worst = 3
PHY-1002 : len = 355928, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.671460s wall, 0.703125s user + 0.000000s system = 0.703125s CPU (104.7%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 45 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 662 has valid locations, 55 needs to be replaced
PHY-3001 : design contains 768 instances, 655 slices, 24 macros(130 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 8847, tnet num: 1596, tinst num: 768, tnode num: 9887, tedge num: 15321.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1596 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.188676s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (99.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 105969
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.959898
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(3296): len = 105504, overlap = 0
PHY-3002 : Step(3297): len = 105501, overlap = 0
PHY-3002 : Step(3298): len = 105107, overlap = 1.25
PHY-3002 : Step(3299): len = 105077, overlap = 1.5
PHY-3002 : Step(3300): len = 104777, overlap = 2.75
PHY-3002 : Step(3301): len = 104608, overlap = 3
PHY-3002 : Step(3302): len = 104608, overlap = 3
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004721s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (331.0%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.959898
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.97949e-05
PHY-3002 : Step(3303): len = 104631, overlap = 4
PHY-3002 : Step(3304): len = 104631, overlap = 4
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.95898e-05
PHY-3002 : Step(3305): len = 104559, overlap = 4.25
PHY-3002 : Step(3306): len = 104576, overlap = 4.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00015918
PHY-3002 : Step(3307): len = 104616, overlap = 5
PHY-3002 : Step(3308): len = 104616, overlap = 5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.959898
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.00724e-05
PHY-3002 : Step(3309): len = 104579, overlap = 8.5
PHY-3002 : Step(3310): len = 104579, overlap = 8.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000120145
PHY-3002 : Step(3311): len = 104631, overlap = 8
PHY-3002 : Step(3312): len = 104650, overlap = 8
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00024029
PHY-3002 : Step(3313): len = 104725, overlap = 7
PHY-3002 : Step(3314): len = 104725, overlap = 7
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.031410s wall, 0.062500s user + 0.046875s system = 0.109375s CPU (348.2%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.959898
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000619234
PHY-3002 : Step(3315): len = 104929, overlap = 4
PHY-3002 : Step(3316): len = 105008, overlap = 3.75
PHY-3002 : Step(3317): len = 105015, overlap = 3.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006536s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (239.1%)

PHY-3001 : Legalized: Len = 105294, Over = 0
PHY-3001 : Spreading special nets. 3 overflows in 2952 tiles.
PHY-3001 : 5 instances has been re-located, deltaX = 5, deltaY = 3.
PHY-3001 : Final: Len = 105604, Over = 0
RUN-1003 : finish command "place -eco" in  1.361792s wall, 1.921875s user + 0.640625s system = 2.562500s CPU (188.2%)

RUN-1004 : used memory is 710 MB, reserved memory is 839 MB, peak memory is 1226 MB
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  12.864333s wall, 22.687500s user + 5.843750s system = 28.531250s CPU (221.8%)

RUN-1004 : used memory is 710 MB, reserved memory is 839 MB, peak memory is 1226 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 521 to 415
PHY-1001 : Pin misalignment score is improved from 415 to 415
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 770 instances
RUN-1001 : 334 mslices, 321 lslices, 45 pads, 61 brams, 1 dsps
RUN-1001 : There are total 1598 nets
RUN-1001 : 990 nets have 2 pins
RUN-1001 : 366 nets have [3 - 5] pins
RUN-1001 : 89 nets have [6 - 10] pins
RUN-1001 : 78 nets have [11 - 20] pins
RUN-1001 : 64 nets have [21 - 99] pins
RUN-1001 : 11 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 375000, over cnt = 99(0%), over = 128, worst = 2
PHY-1002 : len = 375240, over cnt = 81(0%), over = 106, worst = 2
PHY-1002 : len = 375128, over cnt = 58(0%), over = 74, worst = 2
PHY-1002 : len = 375104, over cnt = 50(0%), over = 62, worst = 2
PHY-1002 : len = 333472, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.877756s wall, 0.890625s user + 0.078125s system = 0.968750s CPU (110.4%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 219 to 15
PHY-1001 : End pin swap;  0.031260s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (100.0%)

PHY-1001 : End global routing;  2.190992s wall, 2.187500s user + 0.078125s system = 2.265625s CPU (103.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 37760, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 1.215985s wall, 1.218750s user + 0.015625s system = 1.234375s CPU (101.5%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 37680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 1; 0.184200s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (110.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 37680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000014s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 64% nets.
PHY-1001 : Routed 90% nets.
PHY-1002 : len = 593552, over cnt = 91(0%), over = 91, worst = 1
PHY-1001 : End Routed; 11.838305s wall, 13.078125s user + 0.203125s system = 13.281250s CPU (112.2%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 589720, over cnt = 19(0%), over = 19, worst = 1
PHY-1001 : End DR Iter 1; 0.471306s wall, 0.468750s user + 0.015625s system = 0.484375s CPU (102.8%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 589432, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 2; 0.062013s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (100.8%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 589448, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 3; 0.027288s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (114.5%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 589464, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 589464
PHY-1001 : End DR Iter 4; 0.023503s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (199.4%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  16.482922s wall, 17.609375s user + 0.421875s system = 18.031250s CPU (109.4%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  18.882303s wall, 20.031250s user + 0.500000s system = 20.531250s CPU (108.7%)

RUN-1004 : used memory is 713 MB, reserved memory is 838 MB, peak memory is 1226 MB
RUN-1002 : start command "report_area -io_info -file cam_phy.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Utilization Statistics
#lut                 1249   out of  19600    6.37%
#reg                  257   out of  19600    1.31%
#le                  1304
  #lut only          1047   out of   1304   80.29%
  #reg only            55   out of   1304    4.22%
  #lut&reg            202   out of   1304   15.49%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   45   out of    188   23.94%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db cam_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 8847, tnet num: 1596, tinst num: 768, tnode num: 9887, tedge num: 15321.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file cam_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1596 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 8, clk_num = 5.
TMR-5009 WARNING: There are(is) 4 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in cam_phy.timing, timing summary in cam_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file cam_phy.timing" in  1.308699s wall, 1.140625s user + 0.171875s system = 1.312500s CPU (100.3%)

RUN-1004 : used memory is 1019 MB, reserved memory is 1143 MB, peak memory is 1226 MB
RUN-1002 : start command "bitgen -bit cam.bit -version 0X00 -g ucode:00000000110001110000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 770
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1598, pip num: 27603
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1724 valid insts, and 68200 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file cam.bit.
RUN-1003 : finish command "bitgen -bit cam.bit -version 0X00 -g ucode:00000000110001110000000000000000" in  5.705144s wall, 33.406250s user + 0.140625s system = 33.546875s CPU (588.0%)

RUN-1004 : used memory is 1042 MB, reserved memory is 1166 MB, peak memory is 1226 MB
