
f303_uart3_python_serial.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000389c  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001d0  08003a3c  08003a3c  00013a3c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003c0c  08003c0c  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  08003c0c  08003c0c  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003c0c  08003c0c  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003c0c  08003c0c  00013c0c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003c10  08003c10  00013c10  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08003c14  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000530  20000070  08003c84  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200005a0  08003c84  000205a0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00008623  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000016c8  00000000  00000000  000286c3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000688  00000000  00000000  00029d90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000600  00000000  00000000  0002a418  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001fd1f  00000000  00000000  0002aa18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00008537  00000000  00000000  0004a737  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c0760  00000000  00000000  00052c6e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  001133ce  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001d94  00000000  00000000  00113424  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000070 	.word	0x20000070
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08003a24 	.word	0x08003a24

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000074 	.word	0x20000074
 80001dc:	08003a24 	.word	0x08003a24

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000290:	b580      	push	{r7, lr}
 8000292:	b0e6      	sub	sp, #408	; 0x198
 8000294:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000296:	f000 fb4b 	bl	8000930 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800029a:	f000 f8d3 	bl	8000444 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800029e:	f000 f991 	bl	80005c4 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80002a2:	f000 f92f 	bl	8000504 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 80002a6:	f000 f95d 	bl	8000564 <MX_USART3_UART_Init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  float altitudes[100];
  uint32_t counter = 0;
 80002aa:	2300      	movs	r3, #0
 80002ac:	f8c7 3194 	str.w	r3, [r7, #404]	; 0x194
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  HAL_GPIO_TogglePin(LED_Status_GPIO_Port, LED_Status_Pin);
 80002b0:	2108      	movs	r1, #8
 80002b2:	4815      	ldr	r0, [pc, #84]	; (8000308 <main+0x78>)
 80002b4:	f000 fe4e 	bl	8000f54 <HAL_GPIO_TogglePin>
	  if (counter == sizeof(altitudes) - 1)
 80002b8:	f8d7 3194 	ldr.w	r3, [r7, #404]	; 0x194
 80002bc:	f240 128f 	movw	r2, #399	; 0x18f
 80002c0:	4293      	cmp	r3, r2
 80002c2:	d102      	bne.n	80002ca <main+0x3a>
	  		  counter = 0;
 80002c4:	2300      	movs	r3, #0
 80002c6:	f8c7 3194 	str.w	r3, [r7, #404]	; 0x194
	  float pressure;
	  get_pressure(&pressure);
 80002ca:	463b      	mov	r3, r7
 80002cc:	4618      	mov	r0, r3
 80002ce:	f000 f823 	bl	8000318 <get_pressure>
//	  altitudes[counter++] = pressure;

	  // debug
	  sprintf((char *)msg, "pressure = %d\n", (uint32_t) pressure);
 80002d2:	463b      	mov	r3, r7
 80002d4:	edd3 7a00 	vldr	s15, [r3]
 80002d8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80002dc:	ee17 2a90 	vmov	r2, s15
 80002e0:	490a      	ldr	r1, [pc, #40]	; (800030c <main+0x7c>)
 80002e2:	480b      	ldr	r0, [pc, #44]	; (8000310 <main+0x80>)
 80002e4:	f002 fee2 	bl	80030ac <siprintf>
	  HAL_UART_Transmit(&huart2, msg, strlen((char const *)msg), 5000);
 80002e8:	4809      	ldr	r0, [pc, #36]	; (8000310 <main+0x80>)
 80002ea:	f7ff ff79 	bl	80001e0 <strlen>
 80002ee:	4603      	mov	r3, r0
 80002f0:	b29a      	uxth	r2, r3
 80002f2:	f241 3388 	movw	r3, #5000	; 0x1388
 80002f6:	4906      	ldr	r1, [pc, #24]	; (8000310 <main+0x80>)
 80002f8:	4806      	ldr	r0, [pc, #24]	; (8000314 <main+0x84>)
 80002fa:	f002 f9fd 	bl	80026f8 <HAL_UART_Transmit>


	  HAL_Delay(1000);
 80002fe:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000302:	f000 fb7b 	bl	80009fc <HAL_Delay>
  {
 8000306:	e7d3      	b.n	80002b0 <main+0x20>
 8000308:	48000800 	.word	0x48000800
 800030c:	08003a3c 	.word	0x08003a3c
 8000310:	20000090 	.word	0x20000090
 8000314:	20000508 	.word	0x20000508

08000318 <get_pressure>:
  }
  /* USER CODE END 3 */
}


void get_pressure(float *pressure) {
 8000318:	b580      	push	{r7, lr}
 800031a:	b08c      	sub	sp, #48	; 0x30
 800031c:	af00      	add	r7, sp, #0
 800031e:	6078      	str	r0, [r7, #4]
	// first need to transmit a '0\r\n'
	// so that the script knows to send a value
	// can probably remove the \r\n to decrease latency
	uint8_t startMessage[] = "0\n";
 8000320:	4a41      	ldr	r2, [pc, #260]	; (8000428 <get_pressure+0x110>)
 8000322:	f107 031c 	add.w	r3, r7, #28
 8000326:	6812      	ldr	r2, [r2, #0]
 8000328:	4611      	mov	r1, r2
 800032a:	8019      	strh	r1, [r3, #0]
 800032c:	3302      	adds	r3, #2
 800032e:	0c12      	lsrs	r2, r2, #16
 8000330:	701a      	strb	r2, [r3, #0]

	#ifdef DEBUG_MODE
	  sprintf((char *)msg, "---------- ENTERED get_pressure ----------\nstartMessage = \n");
 8000332:	493e      	ldr	r1, [pc, #248]	; (800042c <get_pressure+0x114>)
 8000334:	483e      	ldr	r0, [pc, #248]	; (8000430 <get_pressure+0x118>)
 8000336:	f002 feb9 	bl	80030ac <siprintf>
	  HAL_UART_Transmit(&huart3, msg, strlen((char const *)msg), 100);
 800033a:	483d      	ldr	r0, [pc, #244]	; (8000430 <get_pressure+0x118>)
 800033c:	f7ff ff50 	bl	80001e0 <strlen>
 8000340:	4603      	mov	r3, r0
 8000342:	b29a      	uxth	r2, r3
 8000344:	2364      	movs	r3, #100	; 0x64
 8000346:	493a      	ldr	r1, [pc, #232]	; (8000430 <get_pressure+0x118>)
 8000348:	483a      	ldr	r0, [pc, #232]	; (8000434 <get_pressure+0x11c>)
 800034a:	f002 f9d5 	bl	80026f8 <HAL_UART_Transmit>
	#endif

	uint32_t timeout = 1000;
 800034e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000352:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_UART_Transmit(&huart3, startMessage, sizeof(startMessage), timeout);
 8000354:	f107 011c 	add.w	r1, r7, #28
 8000358:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800035a:	2203      	movs	r2, #3
 800035c:	4835      	ldr	r0, [pc, #212]	; (8000434 <get_pressure+0x11c>)
 800035e:	f002 f9cb 	bl	80026f8 <HAL_UART_Transmit>

	// now receive input from script
	uint16_t max_loop_count = 10;
 8000362:	230a      	movs	r3, #10
 8000364:	847b      	strh	r3, [r7, #34]	; 0x22
	uint16_t loop_count = 0;
 8000366:	2300      	movs	r3, #0
 8000368:	85fb      	strh	r3, [r7, #46]	; 0x2e

	uint8_t rxBuf[10]; // buffer of 10 chars
	uint8_t rxCurrent; // current receive char
	uint8_t rxIndex = 0;
 800036a:	2300      	movs	r3, #0
 800036c:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d

	int done = 0;
 8000370:	2300      	movs	r3, #0
 8000372:	62bb      	str	r3, [r7, #40]	; 0x28
	while (loop_count < max_loop_count && !done) {
 8000374:	e03b      	b.n	80003ee <get_pressure+0xd6>
		HAL_UART_Receive(&huart3, (uint8_t*) &rxCurrent, 1, timeout);
 8000376:	f107 010f 	add.w	r1, r7, #15
 800037a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800037c:	2201      	movs	r2, #1
 800037e:	482d      	ldr	r0, [pc, #180]	; (8000434 <get_pressure+0x11c>)
 8000380:	f002 fa4e 	bl	8002820 <HAL_UART_Receive>
		if (rxCurrent != '\n' && rxIndex < sizeof(rxBuf)) {
 8000384:	7bfb      	ldrb	r3, [r7, #15]
 8000386:	2b0a      	cmp	r3, #10
 8000388:	d00f      	beq.n	80003aa <get_pressure+0x92>
 800038a:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 800038e:	2b09      	cmp	r3, #9
 8000390:	d80b      	bhi.n	80003aa <get_pressure+0x92>
			rxBuf[rxIndex++] = rxCurrent;
 8000392:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8000396:	1c5a      	adds	r2, r3, #1
 8000398:	f887 202d 	strb.w	r2, [r7, #45]	; 0x2d
 800039c:	7bfa      	ldrb	r2, [r7, #15]
 800039e:	f107 0130 	add.w	r1, r7, #48	; 0x30
 80003a2:	440b      	add	r3, r1
 80003a4:	f803 2c20 	strb.w	r2, [r3, #-32]
 80003a8:	e01a      	b.n	80003e0 <get_pressure+0xc8>
		} else {
			// convert to uint32_t as data_raw_pressure
			data_raw_pressure = (uint32_t) (atoi((char *) rxBuf));
 80003aa:	f107 0310 	add.w	r3, r7, #16
 80003ae:	4618      	mov	r0, r3
 80003b0:	f002 fe45 	bl	800303e <atoi>
 80003b4:	4603      	mov	r3, r0
 80003b6:	461a      	mov	r2, r3
 80003b8:	4b1f      	ldr	r3, [pc, #124]	; (8000438 <get_pressure+0x120>)
 80003ba:	601a      	str	r2, [r3, #0]
			*pressure = (float) data_raw_pressure;
 80003bc:	4b1e      	ldr	r3, [pc, #120]	; (8000438 <get_pressure+0x120>)
 80003be:	681b      	ldr	r3, [r3, #0]
 80003c0:	ee07 3a90 	vmov	s15, r3
 80003c4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80003c8:	687b      	ldr	r3, [r7, #4]
 80003ca:	edc3 7a00 	vstr	s15, [r3]
			memset(rxBuf, 0, sizeof(rxBuf));
 80003ce:	f107 0310 	add.w	r3, r7, #16
 80003d2:	220a      	movs	r2, #10
 80003d4:	2100      	movs	r1, #0
 80003d6:	4618      	mov	r0, r3
 80003d8:	f002 fe60 	bl	800309c <memset>
			done = 1;
 80003dc:	2301      	movs	r3, #1
 80003de:	62bb      	str	r3, [r7, #40]	; 0x28
		}
		__HAL_UART_CLEAR_FLAG(&huart3, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 80003e0:	4b14      	ldr	r3, [pc, #80]	; (8000434 <get_pressure+0x11c>)
 80003e2:	681b      	ldr	r3, [r3, #0]
 80003e4:	220f      	movs	r2, #15
 80003e6:	621a      	str	r2, [r3, #32]
		loop_count++;
 80003e8:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80003ea:	3301      	adds	r3, #1
 80003ec:	85fb      	strh	r3, [r7, #46]	; 0x2e
	while (loop_count < max_loop_count && !done) {
 80003ee:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80003f0:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80003f2:	429a      	cmp	r2, r3
 80003f4:	d202      	bcs.n	80003fc <get_pressure+0xe4>
 80003f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80003f8:	2b00      	cmp	r3, #0
 80003fa:	d0bc      	beq.n	8000376 <get_pressure+0x5e>
	}

	sprintf((char *)msg, "in pressure = %d\n", (uint32_t) data_raw_pressure);
 80003fc:	4b0e      	ldr	r3, [pc, #56]	; (8000438 <get_pressure+0x120>)
 80003fe:	681b      	ldr	r3, [r3, #0]
 8000400:	461a      	mov	r2, r3
 8000402:	490e      	ldr	r1, [pc, #56]	; (800043c <get_pressure+0x124>)
 8000404:	480a      	ldr	r0, [pc, #40]	; (8000430 <get_pressure+0x118>)
 8000406:	f002 fe51 	bl	80030ac <siprintf>
	HAL_UART_Transmit(&huart2, msg, strlen((char const *)msg), 5000);
 800040a:	4809      	ldr	r0, [pc, #36]	; (8000430 <get_pressure+0x118>)
 800040c:	f7ff fee8 	bl	80001e0 <strlen>
 8000410:	4603      	mov	r3, r0
 8000412:	b29a      	uxth	r2, r3
 8000414:	f241 3388 	movw	r3, #5000	; 0x1388
 8000418:	4905      	ldr	r1, [pc, #20]	; (8000430 <get_pressure+0x118>)
 800041a:	4809      	ldr	r0, [pc, #36]	; (8000440 <get_pressure+0x128>)
 800041c:	f002 f96c 	bl	80026f8 <HAL_UART_Transmit>
}
 8000420:	bf00      	nop
 8000422:	3730      	adds	r7, #48	; 0x30
 8000424:	46bd      	mov	sp, r7
 8000426:	bd80      	pop	{r7, pc}
 8000428:	08003a9c 	.word	0x08003a9c
 800042c:	08003a4c 	.word	0x08003a4c
 8000430:	20000090 	.word	0x20000090
 8000434:	20000484 	.word	0x20000484
 8000438:	2000008c 	.word	0x2000008c
 800043c:	08003a88 	.word	0x08003a88
 8000440:	20000508 	.word	0x20000508

08000444 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000444:	b580      	push	{r7, lr}
 8000446:	b0a6      	sub	sp, #152	; 0x98
 8000448:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800044a:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800044e:	2228      	movs	r2, #40	; 0x28
 8000450:	2100      	movs	r1, #0
 8000452:	4618      	mov	r0, r3
 8000454:	f002 fe22 	bl	800309c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000458:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 800045c:	2200      	movs	r2, #0
 800045e:	601a      	str	r2, [r3, #0]
 8000460:	605a      	str	r2, [r3, #4]
 8000462:	609a      	str	r2, [r3, #8]
 8000464:	60da      	str	r2, [r3, #12]
 8000466:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000468:	1d3b      	adds	r3, r7, #4
 800046a:	2258      	movs	r2, #88	; 0x58
 800046c:	2100      	movs	r1, #0
 800046e:	4618      	mov	r0, r3
 8000470:	f002 fe14 	bl	800309c <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000474:	2302      	movs	r3, #2
 8000476:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000478:	2301      	movs	r3, #1
 800047a:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800047c:	2310      	movs	r3, #16
 800047e:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000482:	2302      	movs	r3, #2
 8000484:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000488:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800048c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000490:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8000494:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8000498:	2300      	movs	r3, #0
 800049a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800049e:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80004a2:	4618      	mov	r0, r3
 80004a4:	f000 fd70 	bl	8000f88 <HAL_RCC_OscConfig>
 80004a8:	4603      	mov	r3, r0
 80004aa:	2b00      	cmp	r3, #0
 80004ac:	d001      	beq.n	80004b2 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 80004ae:	f000 f903 	bl	80006b8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80004b2:	230f      	movs	r3, #15
 80004b4:	65fb      	str	r3, [r7, #92]	; 0x5c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80004b6:	2302      	movs	r3, #2
 80004b8:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80004ba:	2300      	movs	r3, #0
 80004bc:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80004be:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80004c2:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80004c4:	2300      	movs	r3, #0
 80004c6:	66fb      	str	r3, [r7, #108]	; 0x6c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80004c8:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80004cc:	2102      	movs	r1, #2
 80004ce:	4618      	mov	r0, r3
 80004d0:	f001 fc70 	bl	8001db4 <HAL_RCC_ClockConfig>
 80004d4:	4603      	mov	r3, r0
 80004d6:	2b00      	cmp	r3, #0
 80004d8:	d001      	beq.n	80004de <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80004da:	f000 f8ed 	bl	80006b8 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_USART3;
 80004de:	2306      	movs	r3, #6
 80004e0:	607b      	str	r3, [r7, #4]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80004e2:	2300      	movs	r3, #0
 80004e4:	613b      	str	r3, [r7, #16]
  PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 80004e6:	2300      	movs	r3, #0
 80004e8:	617b      	str	r3, [r7, #20]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80004ea:	1d3b      	adds	r3, r7, #4
 80004ec:	4618      	mov	r0, r3
 80004ee:	f001 fe97 	bl	8002220 <HAL_RCCEx_PeriphCLKConfig>
 80004f2:	4603      	mov	r3, r0
 80004f4:	2b00      	cmp	r3, #0
 80004f6:	d001      	beq.n	80004fc <SystemClock_Config+0xb8>
  {
    Error_Handler();
 80004f8:	f000 f8de 	bl	80006b8 <Error_Handler>
  }
}
 80004fc:	bf00      	nop
 80004fe:	3798      	adds	r7, #152	; 0x98
 8000500:	46bd      	mov	sp, r7
 8000502:	bd80      	pop	{r7, pc}

08000504 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000504:	b580      	push	{r7, lr}
 8000506:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000508:	4b14      	ldr	r3, [pc, #80]	; (800055c <MX_USART2_UART_Init+0x58>)
 800050a:	4a15      	ldr	r2, [pc, #84]	; (8000560 <MX_USART2_UART_Init+0x5c>)
 800050c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 800050e:	4b13      	ldr	r3, [pc, #76]	; (800055c <MX_USART2_UART_Init+0x58>)
 8000510:	f44f 4216 	mov.w	r2, #38400	; 0x9600
 8000514:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000516:	4b11      	ldr	r3, [pc, #68]	; (800055c <MX_USART2_UART_Init+0x58>)
 8000518:	2200      	movs	r2, #0
 800051a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800051c:	4b0f      	ldr	r3, [pc, #60]	; (800055c <MX_USART2_UART_Init+0x58>)
 800051e:	2200      	movs	r2, #0
 8000520:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000522:	4b0e      	ldr	r3, [pc, #56]	; (800055c <MX_USART2_UART_Init+0x58>)
 8000524:	2200      	movs	r2, #0
 8000526:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000528:	4b0c      	ldr	r3, [pc, #48]	; (800055c <MX_USART2_UART_Init+0x58>)
 800052a:	220c      	movs	r2, #12
 800052c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800052e:	4b0b      	ldr	r3, [pc, #44]	; (800055c <MX_USART2_UART_Init+0x58>)
 8000530:	2200      	movs	r2, #0
 8000532:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000534:	4b09      	ldr	r3, [pc, #36]	; (800055c <MX_USART2_UART_Init+0x58>)
 8000536:	2200      	movs	r2, #0
 8000538:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800053a:	4b08      	ldr	r3, [pc, #32]	; (800055c <MX_USART2_UART_Init+0x58>)
 800053c:	2200      	movs	r2, #0
 800053e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000540:	4b06      	ldr	r3, [pc, #24]	; (800055c <MX_USART2_UART_Init+0x58>)
 8000542:	2200      	movs	r2, #0
 8000544:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000546:	4805      	ldr	r0, [pc, #20]	; (800055c <MX_USART2_UART_Init+0x58>)
 8000548:	f002 f888 	bl	800265c <HAL_UART_Init>
 800054c:	4603      	mov	r3, r0
 800054e:	2b00      	cmp	r3, #0
 8000550:	d001      	beq.n	8000556 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000552:	f000 f8b1 	bl	80006b8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000556:	bf00      	nop
 8000558:	bd80      	pop	{r7, pc}
 800055a:	bf00      	nop
 800055c:	20000508 	.word	0x20000508
 8000560:	40004400 	.word	0x40004400

08000564 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000564:	b580      	push	{r7, lr}
 8000566:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000568:	4b14      	ldr	r3, [pc, #80]	; (80005bc <MX_USART3_UART_Init+0x58>)
 800056a:	4a15      	ldr	r2, [pc, #84]	; (80005c0 <MX_USART3_UART_Init+0x5c>)
 800056c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 38400;
 800056e:	4b13      	ldr	r3, [pc, #76]	; (80005bc <MX_USART3_UART_Init+0x58>)
 8000570:	f44f 4216 	mov.w	r2, #38400	; 0x9600
 8000574:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000576:	4b11      	ldr	r3, [pc, #68]	; (80005bc <MX_USART3_UART_Init+0x58>)
 8000578:	2200      	movs	r2, #0
 800057a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800057c:	4b0f      	ldr	r3, [pc, #60]	; (80005bc <MX_USART3_UART_Init+0x58>)
 800057e:	2200      	movs	r2, #0
 8000580:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000582:	4b0e      	ldr	r3, [pc, #56]	; (80005bc <MX_USART3_UART_Init+0x58>)
 8000584:	2200      	movs	r2, #0
 8000586:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000588:	4b0c      	ldr	r3, [pc, #48]	; (80005bc <MX_USART3_UART_Init+0x58>)
 800058a:	220c      	movs	r2, #12
 800058c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800058e:	4b0b      	ldr	r3, [pc, #44]	; (80005bc <MX_USART3_UART_Init+0x58>)
 8000590:	2200      	movs	r2, #0
 8000592:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000594:	4b09      	ldr	r3, [pc, #36]	; (80005bc <MX_USART3_UART_Init+0x58>)
 8000596:	2200      	movs	r2, #0
 8000598:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800059a:	4b08      	ldr	r3, [pc, #32]	; (80005bc <MX_USART3_UART_Init+0x58>)
 800059c:	2200      	movs	r2, #0
 800059e:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80005a0:	4b06      	ldr	r3, [pc, #24]	; (80005bc <MX_USART3_UART_Init+0x58>)
 80005a2:	2200      	movs	r2, #0
 80005a4:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80005a6:	4805      	ldr	r0, [pc, #20]	; (80005bc <MX_USART3_UART_Init+0x58>)
 80005a8:	f002 f858 	bl	800265c <HAL_UART_Init>
 80005ac:	4603      	mov	r3, r0
 80005ae:	2b00      	cmp	r3, #0
 80005b0:	d001      	beq.n	80005b6 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 80005b2:	f000 f881 	bl	80006b8 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80005b6:	bf00      	nop
 80005b8:	bd80      	pop	{r7, pc}
 80005ba:	bf00      	nop
 80005bc:	20000484 	.word	0x20000484
 80005c0:	40004800 	.word	0x40004800

080005c4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80005c4:	b580      	push	{r7, lr}
 80005c6:	b08a      	sub	sp, #40	; 0x28
 80005c8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005ca:	f107 0314 	add.w	r3, r7, #20
 80005ce:	2200      	movs	r2, #0
 80005d0:	601a      	str	r2, [r3, #0]
 80005d2:	605a      	str	r2, [r3, #4]
 80005d4:	609a      	str	r2, [r3, #8]
 80005d6:	60da      	str	r2, [r3, #12]
 80005d8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80005da:	4b34      	ldr	r3, [pc, #208]	; (80006ac <MX_GPIO_Init+0xe8>)
 80005dc:	695b      	ldr	r3, [r3, #20]
 80005de:	4a33      	ldr	r2, [pc, #204]	; (80006ac <MX_GPIO_Init+0xe8>)
 80005e0:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80005e4:	6153      	str	r3, [r2, #20]
 80005e6:	4b31      	ldr	r3, [pc, #196]	; (80006ac <MX_GPIO_Init+0xe8>)
 80005e8:	695b      	ldr	r3, [r3, #20]
 80005ea:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80005ee:	613b      	str	r3, [r7, #16]
 80005f0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80005f2:	4b2e      	ldr	r3, [pc, #184]	; (80006ac <MX_GPIO_Init+0xe8>)
 80005f4:	695b      	ldr	r3, [r3, #20]
 80005f6:	4a2d      	ldr	r2, [pc, #180]	; (80006ac <MX_GPIO_Init+0xe8>)
 80005f8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80005fc:	6153      	str	r3, [r2, #20]
 80005fe:	4b2b      	ldr	r3, [pc, #172]	; (80006ac <MX_GPIO_Init+0xe8>)
 8000600:	695b      	ldr	r3, [r3, #20]
 8000602:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000606:	60fb      	str	r3, [r7, #12]
 8000608:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800060a:	4b28      	ldr	r3, [pc, #160]	; (80006ac <MX_GPIO_Init+0xe8>)
 800060c:	695b      	ldr	r3, [r3, #20]
 800060e:	4a27      	ldr	r2, [pc, #156]	; (80006ac <MX_GPIO_Init+0xe8>)
 8000610:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000614:	6153      	str	r3, [r2, #20]
 8000616:	4b25      	ldr	r3, [pc, #148]	; (80006ac <MX_GPIO_Init+0xe8>)
 8000618:	695b      	ldr	r3, [r3, #20]
 800061a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800061e:	60bb      	str	r3, [r7, #8]
 8000620:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000622:	4b22      	ldr	r3, [pc, #136]	; (80006ac <MX_GPIO_Init+0xe8>)
 8000624:	695b      	ldr	r3, [r3, #20]
 8000626:	4a21      	ldr	r2, [pc, #132]	; (80006ac <MX_GPIO_Init+0xe8>)
 8000628:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800062c:	6153      	str	r3, [r2, #20]
 800062e:	4b1f      	ldr	r3, [pc, #124]	; (80006ac <MX_GPIO_Init+0xe8>)
 8000630:	695b      	ldr	r3, [r3, #20]
 8000632:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000636:	607b      	str	r3, [r7, #4]
 8000638:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_Status_GPIO_Port, LED_Status_Pin, GPIO_PIN_RESET);
 800063a:	2200      	movs	r2, #0
 800063c:	2108      	movs	r1, #8
 800063e:	481c      	ldr	r0, [pc, #112]	; (80006b0 <MX_GPIO_Init+0xec>)
 8000640:	f000 fc70 	bl	8000f24 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000644:	2200      	movs	r2, #0
 8000646:	2120      	movs	r1, #32
 8000648:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800064c:	f000 fc6a 	bl	8000f24 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000650:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000654:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000656:	4b17      	ldr	r3, [pc, #92]	; (80006b4 <MX_GPIO_Init+0xf0>)
 8000658:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800065a:	2300      	movs	r3, #0
 800065c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800065e:	f107 0314 	add.w	r3, r7, #20
 8000662:	4619      	mov	r1, r3
 8000664:	4812      	ldr	r0, [pc, #72]	; (80006b0 <MX_GPIO_Init+0xec>)
 8000666:	f000 fad3 	bl	8000c10 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_Status_Pin */
  GPIO_InitStruct.Pin = LED_Status_Pin;
 800066a:	2308      	movs	r3, #8
 800066c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800066e:	2301      	movs	r3, #1
 8000670:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000672:	2300      	movs	r3, #0
 8000674:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000676:	2300      	movs	r3, #0
 8000678:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_Status_GPIO_Port, &GPIO_InitStruct);
 800067a:	f107 0314 	add.w	r3, r7, #20
 800067e:	4619      	mov	r1, r3
 8000680:	480b      	ldr	r0, [pc, #44]	; (80006b0 <MX_GPIO_Init+0xec>)
 8000682:	f000 fac5 	bl	8000c10 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000686:	2320      	movs	r3, #32
 8000688:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800068a:	2301      	movs	r3, #1
 800068c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800068e:	2300      	movs	r3, #0
 8000690:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000692:	2300      	movs	r3, #0
 8000694:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000696:	f107 0314 	add.w	r3, r7, #20
 800069a:	4619      	mov	r1, r3
 800069c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80006a0:	f000 fab6 	bl	8000c10 <HAL_GPIO_Init>

}
 80006a4:	bf00      	nop
 80006a6:	3728      	adds	r7, #40	; 0x28
 80006a8:	46bd      	mov	sp, r7
 80006aa:	bd80      	pop	{r7, pc}
 80006ac:	40021000 	.word	0x40021000
 80006b0:	48000800 	.word	0x48000800
 80006b4:	10210000 	.word	0x10210000

080006b8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80006b8:	b480      	push	{r7}
 80006ba:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80006bc:	b672      	cpsid	i
}
 80006be:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80006c0:	e7fe      	b.n	80006c0 <Error_Handler+0x8>
	...

080006c4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80006c4:	b580      	push	{r7, lr}
 80006c6:	b082      	sub	sp, #8
 80006c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80006ca:	4b0f      	ldr	r3, [pc, #60]	; (8000708 <HAL_MspInit+0x44>)
 80006cc:	699b      	ldr	r3, [r3, #24]
 80006ce:	4a0e      	ldr	r2, [pc, #56]	; (8000708 <HAL_MspInit+0x44>)
 80006d0:	f043 0301 	orr.w	r3, r3, #1
 80006d4:	6193      	str	r3, [r2, #24]
 80006d6:	4b0c      	ldr	r3, [pc, #48]	; (8000708 <HAL_MspInit+0x44>)
 80006d8:	699b      	ldr	r3, [r3, #24]
 80006da:	f003 0301 	and.w	r3, r3, #1
 80006de:	607b      	str	r3, [r7, #4]
 80006e0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80006e2:	4b09      	ldr	r3, [pc, #36]	; (8000708 <HAL_MspInit+0x44>)
 80006e4:	69db      	ldr	r3, [r3, #28]
 80006e6:	4a08      	ldr	r2, [pc, #32]	; (8000708 <HAL_MspInit+0x44>)
 80006e8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80006ec:	61d3      	str	r3, [r2, #28]
 80006ee:	4b06      	ldr	r3, [pc, #24]	; (8000708 <HAL_MspInit+0x44>)
 80006f0:	69db      	ldr	r3, [r3, #28]
 80006f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80006f6:	603b      	str	r3, [r7, #0]
 80006f8:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80006fa:	2007      	movs	r0, #7
 80006fc:	f000 fa54 	bl	8000ba8 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000700:	bf00      	nop
 8000702:	3708      	adds	r7, #8
 8000704:	46bd      	mov	sp, r7
 8000706:	bd80      	pop	{r7, pc}
 8000708:	40021000 	.word	0x40021000

0800070c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800070c:	b580      	push	{r7, lr}
 800070e:	b08c      	sub	sp, #48	; 0x30
 8000710:	af00      	add	r7, sp, #0
 8000712:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000714:	f107 031c 	add.w	r3, r7, #28
 8000718:	2200      	movs	r2, #0
 800071a:	601a      	str	r2, [r3, #0]
 800071c:	605a      	str	r2, [r3, #4]
 800071e:	609a      	str	r2, [r3, #8]
 8000720:	60da      	str	r2, [r3, #12]
 8000722:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000724:	687b      	ldr	r3, [r7, #4]
 8000726:	681b      	ldr	r3, [r3, #0]
 8000728:	4a2f      	ldr	r2, [pc, #188]	; (80007e8 <HAL_UART_MspInit+0xdc>)
 800072a:	4293      	cmp	r3, r2
 800072c:	d129      	bne.n	8000782 <HAL_UART_MspInit+0x76>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800072e:	4b2f      	ldr	r3, [pc, #188]	; (80007ec <HAL_UART_MspInit+0xe0>)
 8000730:	69db      	ldr	r3, [r3, #28]
 8000732:	4a2e      	ldr	r2, [pc, #184]	; (80007ec <HAL_UART_MspInit+0xe0>)
 8000734:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000738:	61d3      	str	r3, [r2, #28]
 800073a:	4b2c      	ldr	r3, [pc, #176]	; (80007ec <HAL_UART_MspInit+0xe0>)
 800073c:	69db      	ldr	r3, [r3, #28]
 800073e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000742:	61bb      	str	r3, [r7, #24]
 8000744:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000746:	4b29      	ldr	r3, [pc, #164]	; (80007ec <HAL_UART_MspInit+0xe0>)
 8000748:	695b      	ldr	r3, [r3, #20]
 800074a:	4a28      	ldr	r2, [pc, #160]	; (80007ec <HAL_UART_MspInit+0xe0>)
 800074c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000750:	6153      	str	r3, [r2, #20]
 8000752:	4b26      	ldr	r3, [pc, #152]	; (80007ec <HAL_UART_MspInit+0xe0>)
 8000754:	695b      	ldr	r3, [r3, #20]
 8000756:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800075a:	617b      	str	r3, [r7, #20]
 800075c:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800075e:	230c      	movs	r3, #12
 8000760:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000762:	2302      	movs	r3, #2
 8000764:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000766:	2300      	movs	r3, #0
 8000768:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800076a:	2300      	movs	r3, #0
 800076c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800076e:	2307      	movs	r3, #7
 8000770:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000772:	f107 031c 	add.w	r3, r7, #28
 8000776:	4619      	mov	r1, r3
 8000778:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800077c:	f000 fa48 	bl	8000c10 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8000780:	e02d      	b.n	80007de <HAL_UART_MspInit+0xd2>
  else if(huart->Instance==USART3)
 8000782:	687b      	ldr	r3, [r7, #4]
 8000784:	681b      	ldr	r3, [r3, #0]
 8000786:	4a1a      	ldr	r2, [pc, #104]	; (80007f0 <HAL_UART_MspInit+0xe4>)
 8000788:	4293      	cmp	r3, r2
 800078a:	d128      	bne.n	80007de <HAL_UART_MspInit+0xd2>
    __HAL_RCC_USART3_CLK_ENABLE();
 800078c:	4b17      	ldr	r3, [pc, #92]	; (80007ec <HAL_UART_MspInit+0xe0>)
 800078e:	69db      	ldr	r3, [r3, #28]
 8000790:	4a16      	ldr	r2, [pc, #88]	; (80007ec <HAL_UART_MspInit+0xe0>)
 8000792:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000796:	61d3      	str	r3, [r2, #28]
 8000798:	4b14      	ldr	r3, [pc, #80]	; (80007ec <HAL_UART_MspInit+0xe0>)
 800079a:	69db      	ldr	r3, [r3, #28]
 800079c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80007a0:	613b      	str	r3, [r7, #16]
 80007a2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80007a4:	4b11      	ldr	r3, [pc, #68]	; (80007ec <HAL_UART_MspInit+0xe0>)
 80007a6:	695b      	ldr	r3, [r3, #20]
 80007a8:	4a10      	ldr	r2, [pc, #64]	; (80007ec <HAL_UART_MspInit+0xe0>)
 80007aa:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80007ae:	6153      	str	r3, [r2, #20]
 80007b0:	4b0e      	ldr	r3, [pc, #56]	; (80007ec <HAL_UART_MspInit+0xe0>)
 80007b2:	695b      	ldr	r3, [r3, #20]
 80007b4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80007b8:	60fb      	str	r3, [r7, #12]
 80007ba:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80007bc:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80007c0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007c2:	2302      	movs	r3, #2
 80007c4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007c6:	2300      	movs	r3, #0
 80007c8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80007ca:	2303      	movs	r3, #3
 80007cc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80007ce:	2307      	movs	r3, #7
 80007d0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80007d2:	f107 031c 	add.w	r3, r7, #28
 80007d6:	4619      	mov	r1, r3
 80007d8:	4806      	ldr	r0, [pc, #24]	; (80007f4 <HAL_UART_MspInit+0xe8>)
 80007da:	f000 fa19 	bl	8000c10 <HAL_GPIO_Init>
}
 80007de:	bf00      	nop
 80007e0:	3730      	adds	r7, #48	; 0x30
 80007e2:	46bd      	mov	sp, r7
 80007e4:	bd80      	pop	{r7, pc}
 80007e6:	bf00      	nop
 80007e8:	40004400 	.word	0x40004400
 80007ec:	40021000 	.word	0x40021000
 80007f0:	40004800 	.word	0x40004800
 80007f4:	48000400 	.word	0x48000400

080007f8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80007f8:	b480      	push	{r7}
 80007fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80007fc:	e7fe      	b.n	80007fc <NMI_Handler+0x4>

080007fe <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80007fe:	b480      	push	{r7}
 8000800:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000802:	e7fe      	b.n	8000802 <HardFault_Handler+0x4>

08000804 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000804:	b480      	push	{r7}
 8000806:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000808:	e7fe      	b.n	8000808 <MemManage_Handler+0x4>

0800080a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800080a:	b480      	push	{r7}
 800080c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800080e:	e7fe      	b.n	800080e <BusFault_Handler+0x4>

08000810 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000810:	b480      	push	{r7}
 8000812:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000814:	e7fe      	b.n	8000814 <UsageFault_Handler+0x4>

08000816 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000816:	b480      	push	{r7}
 8000818:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800081a:	bf00      	nop
 800081c:	46bd      	mov	sp, r7
 800081e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000822:	4770      	bx	lr

08000824 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000824:	b480      	push	{r7}
 8000826:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000828:	bf00      	nop
 800082a:	46bd      	mov	sp, r7
 800082c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000830:	4770      	bx	lr

08000832 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000832:	b480      	push	{r7}
 8000834:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000836:	bf00      	nop
 8000838:	46bd      	mov	sp, r7
 800083a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800083e:	4770      	bx	lr

08000840 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000840:	b580      	push	{r7, lr}
 8000842:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000844:	f000 f8ba 	bl	80009bc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000848:	bf00      	nop
 800084a:	bd80      	pop	{r7, pc}

0800084c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800084c:	b580      	push	{r7, lr}
 800084e:	b086      	sub	sp, #24
 8000850:	af00      	add	r7, sp, #0
 8000852:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000854:	4a14      	ldr	r2, [pc, #80]	; (80008a8 <_sbrk+0x5c>)
 8000856:	4b15      	ldr	r3, [pc, #84]	; (80008ac <_sbrk+0x60>)
 8000858:	1ad3      	subs	r3, r2, r3
 800085a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800085c:	697b      	ldr	r3, [r7, #20]
 800085e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000860:	4b13      	ldr	r3, [pc, #76]	; (80008b0 <_sbrk+0x64>)
 8000862:	681b      	ldr	r3, [r3, #0]
 8000864:	2b00      	cmp	r3, #0
 8000866:	d102      	bne.n	800086e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000868:	4b11      	ldr	r3, [pc, #68]	; (80008b0 <_sbrk+0x64>)
 800086a:	4a12      	ldr	r2, [pc, #72]	; (80008b4 <_sbrk+0x68>)
 800086c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800086e:	4b10      	ldr	r3, [pc, #64]	; (80008b0 <_sbrk+0x64>)
 8000870:	681a      	ldr	r2, [r3, #0]
 8000872:	687b      	ldr	r3, [r7, #4]
 8000874:	4413      	add	r3, r2
 8000876:	693a      	ldr	r2, [r7, #16]
 8000878:	429a      	cmp	r2, r3
 800087a:	d207      	bcs.n	800088c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800087c:	f002 fbe4 	bl	8003048 <__errno>
 8000880:	4603      	mov	r3, r0
 8000882:	220c      	movs	r2, #12
 8000884:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000886:	f04f 33ff 	mov.w	r3, #4294967295
 800088a:	e009      	b.n	80008a0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800088c:	4b08      	ldr	r3, [pc, #32]	; (80008b0 <_sbrk+0x64>)
 800088e:	681b      	ldr	r3, [r3, #0]
 8000890:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000892:	4b07      	ldr	r3, [pc, #28]	; (80008b0 <_sbrk+0x64>)
 8000894:	681a      	ldr	r2, [r3, #0]
 8000896:	687b      	ldr	r3, [r7, #4]
 8000898:	4413      	add	r3, r2
 800089a:	4a05      	ldr	r2, [pc, #20]	; (80008b0 <_sbrk+0x64>)
 800089c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800089e:	68fb      	ldr	r3, [r7, #12]
}
 80008a0:	4618      	mov	r0, r3
 80008a2:	3718      	adds	r7, #24
 80008a4:	46bd      	mov	sp, r7
 80008a6:	bd80      	pop	{r7, pc}
 80008a8:	20010000 	.word	0x20010000
 80008ac:	00000400 	.word	0x00000400
 80008b0:	20000478 	.word	0x20000478
 80008b4:	200005a0 	.word	0x200005a0

080008b8 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80008b8:	b480      	push	{r7}
 80008ba:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80008bc:	4b06      	ldr	r3, [pc, #24]	; (80008d8 <SystemInit+0x20>)
 80008be:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80008c2:	4a05      	ldr	r2, [pc, #20]	; (80008d8 <SystemInit+0x20>)
 80008c4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80008c8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80008cc:	bf00      	nop
 80008ce:	46bd      	mov	sp, r7
 80008d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008d4:	4770      	bx	lr
 80008d6:	bf00      	nop
 80008d8:	e000ed00 	.word	0xe000ed00

080008dc <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80008dc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000914 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80008e0:	480d      	ldr	r0, [pc, #52]	; (8000918 <LoopForever+0x6>)
  ldr r1, =_edata
 80008e2:	490e      	ldr	r1, [pc, #56]	; (800091c <LoopForever+0xa>)
  ldr r2, =_sidata
 80008e4:	4a0e      	ldr	r2, [pc, #56]	; (8000920 <LoopForever+0xe>)
  movs r3, #0
 80008e6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80008e8:	e002      	b.n	80008f0 <LoopCopyDataInit>

080008ea <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80008ea:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80008ec:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80008ee:	3304      	adds	r3, #4

080008f0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80008f0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80008f2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80008f4:	d3f9      	bcc.n	80008ea <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80008f6:	4a0b      	ldr	r2, [pc, #44]	; (8000924 <LoopForever+0x12>)
  ldr r4, =_ebss
 80008f8:	4c0b      	ldr	r4, [pc, #44]	; (8000928 <LoopForever+0x16>)
  movs r3, #0
 80008fa:	2300      	movs	r3, #0
  b LoopFillZerobss
 80008fc:	e001      	b.n	8000902 <LoopFillZerobss>

080008fe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80008fe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000900:	3204      	adds	r2, #4

08000902 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000902:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000904:	d3fb      	bcc.n	80008fe <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000906:	f7ff ffd7 	bl	80008b8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800090a:	f002 fba3 	bl	8003054 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800090e:	f7ff fcbf 	bl	8000290 <main>

08000912 <LoopForever>:

LoopForever:
    b LoopForever
 8000912:	e7fe      	b.n	8000912 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000914:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8000918:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800091c:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000920:	08003c14 	.word	0x08003c14
  ldr r2, =_sbss
 8000924:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000928:	200005a0 	.word	0x200005a0

0800092c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800092c:	e7fe      	b.n	800092c <ADC1_2_IRQHandler>
	...

08000930 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000930:	b580      	push	{r7, lr}
 8000932:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000934:	4b08      	ldr	r3, [pc, #32]	; (8000958 <HAL_Init+0x28>)
 8000936:	681b      	ldr	r3, [r3, #0]
 8000938:	4a07      	ldr	r2, [pc, #28]	; (8000958 <HAL_Init+0x28>)
 800093a:	f043 0310 	orr.w	r3, r3, #16
 800093e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000940:	2003      	movs	r0, #3
 8000942:	f000 f931 	bl	8000ba8 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000946:	2000      	movs	r0, #0
 8000948:	f000 f808 	bl	800095c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800094c:	f7ff feba 	bl	80006c4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000950:	2300      	movs	r3, #0
}
 8000952:	4618      	mov	r0, r3
 8000954:	bd80      	pop	{r7, pc}
 8000956:	bf00      	nop
 8000958:	40022000 	.word	0x40022000

0800095c <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800095c:	b580      	push	{r7, lr}
 800095e:	b082      	sub	sp, #8
 8000960:	af00      	add	r7, sp, #0
 8000962:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000964:	4b12      	ldr	r3, [pc, #72]	; (80009b0 <HAL_InitTick+0x54>)
 8000966:	681a      	ldr	r2, [r3, #0]
 8000968:	4b12      	ldr	r3, [pc, #72]	; (80009b4 <HAL_InitTick+0x58>)
 800096a:	781b      	ldrb	r3, [r3, #0]
 800096c:	4619      	mov	r1, r3
 800096e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000972:	fbb3 f3f1 	udiv	r3, r3, r1
 8000976:	fbb2 f3f3 	udiv	r3, r2, r3
 800097a:	4618      	mov	r0, r3
 800097c:	f000 f93b 	bl	8000bf6 <HAL_SYSTICK_Config>
 8000980:	4603      	mov	r3, r0
 8000982:	2b00      	cmp	r3, #0
 8000984:	d001      	beq.n	800098a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000986:	2301      	movs	r3, #1
 8000988:	e00e      	b.n	80009a8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800098a:	687b      	ldr	r3, [r7, #4]
 800098c:	2b0f      	cmp	r3, #15
 800098e:	d80a      	bhi.n	80009a6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000990:	2200      	movs	r2, #0
 8000992:	6879      	ldr	r1, [r7, #4]
 8000994:	f04f 30ff 	mov.w	r0, #4294967295
 8000998:	f000 f911 	bl	8000bbe <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800099c:	4a06      	ldr	r2, [pc, #24]	; (80009b8 <HAL_InitTick+0x5c>)
 800099e:	687b      	ldr	r3, [r7, #4]
 80009a0:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 80009a2:	2300      	movs	r3, #0
 80009a4:	e000      	b.n	80009a8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80009a6:	2301      	movs	r3, #1
}
 80009a8:	4618      	mov	r0, r3
 80009aa:	3708      	adds	r7, #8
 80009ac:	46bd      	mov	sp, r7
 80009ae:	bd80      	pop	{r7, pc}
 80009b0:	20000000 	.word	0x20000000
 80009b4:	20000008 	.word	0x20000008
 80009b8:	20000004 	.word	0x20000004

080009bc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80009bc:	b480      	push	{r7}
 80009be:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80009c0:	4b06      	ldr	r3, [pc, #24]	; (80009dc <HAL_IncTick+0x20>)
 80009c2:	781b      	ldrb	r3, [r3, #0]
 80009c4:	461a      	mov	r2, r3
 80009c6:	4b06      	ldr	r3, [pc, #24]	; (80009e0 <HAL_IncTick+0x24>)
 80009c8:	681b      	ldr	r3, [r3, #0]
 80009ca:	4413      	add	r3, r2
 80009cc:	4a04      	ldr	r2, [pc, #16]	; (80009e0 <HAL_IncTick+0x24>)
 80009ce:	6013      	str	r3, [r2, #0]
}
 80009d0:	bf00      	nop
 80009d2:	46bd      	mov	sp, r7
 80009d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009d8:	4770      	bx	lr
 80009da:	bf00      	nop
 80009dc:	20000008 	.word	0x20000008
 80009e0:	2000058c 	.word	0x2000058c

080009e4 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80009e4:	b480      	push	{r7}
 80009e6:	af00      	add	r7, sp, #0
  return uwTick;  
 80009e8:	4b03      	ldr	r3, [pc, #12]	; (80009f8 <HAL_GetTick+0x14>)
 80009ea:	681b      	ldr	r3, [r3, #0]
}
 80009ec:	4618      	mov	r0, r3
 80009ee:	46bd      	mov	sp, r7
 80009f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009f4:	4770      	bx	lr
 80009f6:	bf00      	nop
 80009f8:	2000058c 	.word	0x2000058c

080009fc <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80009fc:	b580      	push	{r7, lr}
 80009fe:	b084      	sub	sp, #16
 8000a00:	af00      	add	r7, sp, #0
 8000a02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000a04:	f7ff ffee 	bl	80009e4 <HAL_GetTick>
 8000a08:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000a0a:	687b      	ldr	r3, [r7, #4]
 8000a0c:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000a0e:	68fb      	ldr	r3, [r7, #12]
 8000a10:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000a14:	d005      	beq.n	8000a22 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000a16:	4b0a      	ldr	r3, [pc, #40]	; (8000a40 <HAL_Delay+0x44>)
 8000a18:	781b      	ldrb	r3, [r3, #0]
 8000a1a:	461a      	mov	r2, r3
 8000a1c:	68fb      	ldr	r3, [r7, #12]
 8000a1e:	4413      	add	r3, r2
 8000a20:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8000a22:	bf00      	nop
 8000a24:	f7ff ffde 	bl	80009e4 <HAL_GetTick>
 8000a28:	4602      	mov	r2, r0
 8000a2a:	68bb      	ldr	r3, [r7, #8]
 8000a2c:	1ad3      	subs	r3, r2, r3
 8000a2e:	68fa      	ldr	r2, [r7, #12]
 8000a30:	429a      	cmp	r2, r3
 8000a32:	d8f7      	bhi.n	8000a24 <HAL_Delay+0x28>
  {
  }
}
 8000a34:	bf00      	nop
 8000a36:	bf00      	nop
 8000a38:	3710      	adds	r7, #16
 8000a3a:	46bd      	mov	sp, r7
 8000a3c:	bd80      	pop	{r7, pc}
 8000a3e:	bf00      	nop
 8000a40:	20000008 	.word	0x20000008

08000a44 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000a44:	b480      	push	{r7}
 8000a46:	b085      	sub	sp, #20
 8000a48:	af00      	add	r7, sp, #0
 8000a4a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000a4c:	687b      	ldr	r3, [r7, #4]
 8000a4e:	f003 0307 	and.w	r3, r3, #7
 8000a52:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000a54:	4b0c      	ldr	r3, [pc, #48]	; (8000a88 <__NVIC_SetPriorityGrouping+0x44>)
 8000a56:	68db      	ldr	r3, [r3, #12]
 8000a58:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000a5a:	68ba      	ldr	r2, [r7, #8]
 8000a5c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000a60:	4013      	ands	r3, r2
 8000a62:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000a64:	68fb      	ldr	r3, [r7, #12]
 8000a66:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000a68:	68bb      	ldr	r3, [r7, #8]
 8000a6a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000a6c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000a70:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000a74:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000a76:	4a04      	ldr	r2, [pc, #16]	; (8000a88 <__NVIC_SetPriorityGrouping+0x44>)
 8000a78:	68bb      	ldr	r3, [r7, #8]
 8000a7a:	60d3      	str	r3, [r2, #12]
}
 8000a7c:	bf00      	nop
 8000a7e:	3714      	adds	r7, #20
 8000a80:	46bd      	mov	sp, r7
 8000a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a86:	4770      	bx	lr
 8000a88:	e000ed00 	.word	0xe000ed00

08000a8c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000a8c:	b480      	push	{r7}
 8000a8e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000a90:	4b04      	ldr	r3, [pc, #16]	; (8000aa4 <__NVIC_GetPriorityGrouping+0x18>)
 8000a92:	68db      	ldr	r3, [r3, #12]
 8000a94:	0a1b      	lsrs	r3, r3, #8
 8000a96:	f003 0307 	and.w	r3, r3, #7
}
 8000a9a:	4618      	mov	r0, r3
 8000a9c:	46bd      	mov	sp, r7
 8000a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aa2:	4770      	bx	lr
 8000aa4:	e000ed00 	.word	0xe000ed00

08000aa8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000aa8:	b480      	push	{r7}
 8000aaa:	b083      	sub	sp, #12
 8000aac:	af00      	add	r7, sp, #0
 8000aae:	4603      	mov	r3, r0
 8000ab0:	6039      	str	r1, [r7, #0]
 8000ab2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000ab4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ab8:	2b00      	cmp	r3, #0
 8000aba:	db0a      	blt.n	8000ad2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000abc:	683b      	ldr	r3, [r7, #0]
 8000abe:	b2da      	uxtb	r2, r3
 8000ac0:	490c      	ldr	r1, [pc, #48]	; (8000af4 <__NVIC_SetPriority+0x4c>)
 8000ac2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ac6:	0112      	lsls	r2, r2, #4
 8000ac8:	b2d2      	uxtb	r2, r2
 8000aca:	440b      	add	r3, r1
 8000acc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000ad0:	e00a      	b.n	8000ae8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ad2:	683b      	ldr	r3, [r7, #0]
 8000ad4:	b2da      	uxtb	r2, r3
 8000ad6:	4908      	ldr	r1, [pc, #32]	; (8000af8 <__NVIC_SetPriority+0x50>)
 8000ad8:	79fb      	ldrb	r3, [r7, #7]
 8000ada:	f003 030f 	and.w	r3, r3, #15
 8000ade:	3b04      	subs	r3, #4
 8000ae0:	0112      	lsls	r2, r2, #4
 8000ae2:	b2d2      	uxtb	r2, r2
 8000ae4:	440b      	add	r3, r1
 8000ae6:	761a      	strb	r2, [r3, #24]
}
 8000ae8:	bf00      	nop
 8000aea:	370c      	adds	r7, #12
 8000aec:	46bd      	mov	sp, r7
 8000aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000af2:	4770      	bx	lr
 8000af4:	e000e100 	.word	0xe000e100
 8000af8:	e000ed00 	.word	0xe000ed00

08000afc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000afc:	b480      	push	{r7}
 8000afe:	b089      	sub	sp, #36	; 0x24
 8000b00:	af00      	add	r7, sp, #0
 8000b02:	60f8      	str	r0, [r7, #12]
 8000b04:	60b9      	str	r1, [r7, #8]
 8000b06:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000b08:	68fb      	ldr	r3, [r7, #12]
 8000b0a:	f003 0307 	and.w	r3, r3, #7
 8000b0e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000b10:	69fb      	ldr	r3, [r7, #28]
 8000b12:	f1c3 0307 	rsb	r3, r3, #7
 8000b16:	2b04      	cmp	r3, #4
 8000b18:	bf28      	it	cs
 8000b1a:	2304      	movcs	r3, #4
 8000b1c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000b1e:	69fb      	ldr	r3, [r7, #28]
 8000b20:	3304      	adds	r3, #4
 8000b22:	2b06      	cmp	r3, #6
 8000b24:	d902      	bls.n	8000b2c <NVIC_EncodePriority+0x30>
 8000b26:	69fb      	ldr	r3, [r7, #28]
 8000b28:	3b03      	subs	r3, #3
 8000b2a:	e000      	b.n	8000b2e <NVIC_EncodePriority+0x32>
 8000b2c:	2300      	movs	r3, #0
 8000b2e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000b30:	f04f 32ff 	mov.w	r2, #4294967295
 8000b34:	69bb      	ldr	r3, [r7, #24]
 8000b36:	fa02 f303 	lsl.w	r3, r2, r3
 8000b3a:	43da      	mvns	r2, r3
 8000b3c:	68bb      	ldr	r3, [r7, #8]
 8000b3e:	401a      	ands	r2, r3
 8000b40:	697b      	ldr	r3, [r7, #20]
 8000b42:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000b44:	f04f 31ff 	mov.w	r1, #4294967295
 8000b48:	697b      	ldr	r3, [r7, #20]
 8000b4a:	fa01 f303 	lsl.w	r3, r1, r3
 8000b4e:	43d9      	mvns	r1, r3
 8000b50:	687b      	ldr	r3, [r7, #4]
 8000b52:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000b54:	4313      	orrs	r3, r2
         );
}
 8000b56:	4618      	mov	r0, r3
 8000b58:	3724      	adds	r7, #36	; 0x24
 8000b5a:	46bd      	mov	sp, r7
 8000b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b60:	4770      	bx	lr
	...

08000b64 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000b64:	b580      	push	{r7, lr}
 8000b66:	b082      	sub	sp, #8
 8000b68:	af00      	add	r7, sp, #0
 8000b6a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000b6c:	687b      	ldr	r3, [r7, #4]
 8000b6e:	3b01      	subs	r3, #1
 8000b70:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000b74:	d301      	bcc.n	8000b7a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000b76:	2301      	movs	r3, #1
 8000b78:	e00f      	b.n	8000b9a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000b7a:	4a0a      	ldr	r2, [pc, #40]	; (8000ba4 <SysTick_Config+0x40>)
 8000b7c:	687b      	ldr	r3, [r7, #4]
 8000b7e:	3b01      	subs	r3, #1
 8000b80:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000b82:	210f      	movs	r1, #15
 8000b84:	f04f 30ff 	mov.w	r0, #4294967295
 8000b88:	f7ff ff8e 	bl	8000aa8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000b8c:	4b05      	ldr	r3, [pc, #20]	; (8000ba4 <SysTick_Config+0x40>)
 8000b8e:	2200      	movs	r2, #0
 8000b90:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000b92:	4b04      	ldr	r3, [pc, #16]	; (8000ba4 <SysTick_Config+0x40>)
 8000b94:	2207      	movs	r2, #7
 8000b96:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000b98:	2300      	movs	r3, #0
}
 8000b9a:	4618      	mov	r0, r3
 8000b9c:	3708      	adds	r7, #8
 8000b9e:	46bd      	mov	sp, r7
 8000ba0:	bd80      	pop	{r7, pc}
 8000ba2:	bf00      	nop
 8000ba4:	e000e010 	.word	0xe000e010

08000ba8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ba8:	b580      	push	{r7, lr}
 8000baa:	b082      	sub	sp, #8
 8000bac:	af00      	add	r7, sp, #0
 8000bae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000bb0:	6878      	ldr	r0, [r7, #4]
 8000bb2:	f7ff ff47 	bl	8000a44 <__NVIC_SetPriorityGrouping>
}
 8000bb6:	bf00      	nop
 8000bb8:	3708      	adds	r7, #8
 8000bba:	46bd      	mov	sp, r7
 8000bbc:	bd80      	pop	{r7, pc}

08000bbe <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000bbe:	b580      	push	{r7, lr}
 8000bc0:	b086      	sub	sp, #24
 8000bc2:	af00      	add	r7, sp, #0
 8000bc4:	4603      	mov	r3, r0
 8000bc6:	60b9      	str	r1, [r7, #8]
 8000bc8:	607a      	str	r2, [r7, #4]
 8000bca:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000bcc:	2300      	movs	r3, #0
 8000bce:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000bd0:	f7ff ff5c 	bl	8000a8c <__NVIC_GetPriorityGrouping>
 8000bd4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000bd6:	687a      	ldr	r2, [r7, #4]
 8000bd8:	68b9      	ldr	r1, [r7, #8]
 8000bda:	6978      	ldr	r0, [r7, #20]
 8000bdc:	f7ff ff8e 	bl	8000afc <NVIC_EncodePriority>
 8000be0:	4602      	mov	r2, r0
 8000be2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000be6:	4611      	mov	r1, r2
 8000be8:	4618      	mov	r0, r3
 8000bea:	f7ff ff5d 	bl	8000aa8 <__NVIC_SetPriority>
}
 8000bee:	bf00      	nop
 8000bf0:	3718      	adds	r7, #24
 8000bf2:	46bd      	mov	sp, r7
 8000bf4:	bd80      	pop	{r7, pc}

08000bf6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000bf6:	b580      	push	{r7, lr}
 8000bf8:	b082      	sub	sp, #8
 8000bfa:	af00      	add	r7, sp, #0
 8000bfc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000bfe:	6878      	ldr	r0, [r7, #4]
 8000c00:	f7ff ffb0 	bl	8000b64 <SysTick_Config>
 8000c04:	4603      	mov	r3, r0
}
 8000c06:	4618      	mov	r0, r3
 8000c08:	3708      	adds	r7, #8
 8000c0a:	46bd      	mov	sp, r7
 8000c0c:	bd80      	pop	{r7, pc}
	...

08000c10 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000c10:	b480      	push	{r7}
 8000c12:	b087      	sub	sp, #28
 8000c14:	af00      	add	r7, sp, #0
 8000c16:	6078      	str	r0, [r7, #4]
 8000c18:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000c1a:	2300      	movs	r3, #0
 8000c1c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000c1e:	e160      	b.n	8000ee2 <HAL_GPIO_Init+0x2d2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000c20:	683b      	ldr	r3, [r7, #0]
 8000c22:	681a      	ldr	r2, [r3, #0]
 8000c24:	2101      	movs	r1, #1
 8000c26:	697b      	ldr	r3, [r7, #20]
 8000c28:	fa01 f303 	lsl.w	r3, r1, r3
 8000c2c:	4013      	ands	r3, r2
 8000c2e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000c30:	68fb      	ldr	r3, [r7, #12]
 8000c32:	2b00      	cmp	r3, #0
 8000c34:	f000 8152 	beq.w	8000edc <HAL_GPIO_Init+0x2cc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000c38:	683b      	ldr	r3, [r7, #0]
 8000c3a:	685b      	ldr	r3, [r3, #4]
 8000c3c:	2b01      	cmp	r3, #1
 8000c3e:	d00b      	beq.n	8000c58 <HAL_GPIO_Init+0x48>
 8000c40:	683b      	ldr	r3, [r7, #0]
 8000c42:	685b      	ldr	r3, [r3, #4]
 8000c44:	2b02      	cmp	r3, #2
 8000c46:	d007      	beq.n	8000c58 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000c48:	683b      	ldr	r3, [r7, #0]
 8000c4a:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000c4c:	2b11      	cmp	r3, #17
 8000c4e:	d003      	beq.n	8000c58 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000c50:	683b      	ldr	r3, [r7, #0]
 8000c52:	685b      	ldr	r3, [r3, #4]
 8000c54:	2b12      	cmp	r3, #18
 8000c56:	d130      	bne.n	8000cba <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000c58:	687b      	ldr	r3, [r7, #4]
 8000c5a:	689b      	ldr	r3, [r3, #8]
 8000c5c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8000c5e:	697b      	ldr	r3, [r7, #20]
 8000c60:	005b      	lsls	r3, r3, #1
 8000c62:	2203      	movs	r2, #3
 8000c64:	fa02 f303 	lsl.w	r3, r2, r3
 8000c68:	43db      	mvns	r3, r3
 8000c6a:	693a      	ldr	r2, [r7, #16]
 8000c6c:	4013      	ands	r3, r2
 8000c6e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000c70:	683b      	ldr	r3, [r7, #0]
 8000c72:	68da      	ldr	r2, [r3, #12]
 8000c74:	697b      	ldr	r3, [r7, #20]
 8000c76:	005b      	lsls	r3, r3, #1
 8000c78:	fa02 f303 	lsl.w	r3, r2, r3
 8000c7c:	693a      	ldr	r2, [r7, #16]
 8000c7e:	4313      	orrs	r3, r2
 8000c80:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000c82:	687b      	ldr	r3, [r7, #4]
 8000c84:	693a      	ldr	r2, [r7, #16]
 8000c86:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000c88:	687b      	ldr	r3, [r7, #4]
 8000c8a:	685b      	ldr	r3, [r3, #4]
 8000c8c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000c8e:	2201      	movs	r2, #1
 8000c90:	697b      	ldr	r3, [r7, #20]
 8000c92:	fa02 f303 	lsl.w	r3, r2, r3
 8000c96:	43db      	mvns	r3, r3
 8000c98:	693a      	ldr	r2, [r7, #16]
 8000c9a:	4013      	ands	r3, r2
 8000c9c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8000c9e:	683b      	ldr	r3, [r7, #0]
 8000ca0:	685b      	ldr	r3, [r3, #4]
 8000ca2:	091b      	lsrs	r3, r3, #4
 8000ca4:	f003 0201 	and.w	r2, r3, #1
 8000ca8:	697b      	ldr	r3, [r7, #20]
 8000caa:	fa02 f303 	lsl.w	r3, r2, r3
 8000cae:	693a      	ldr	r2, [r7, #16]
 8000cb0:	4313      	orrs	r3, r2
 8000cb2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000cb4:	687b      	ldr	r3, [r7, #4]
 8000cb6:	693a      	ldr	r2, [r7, #16]
 8000cb8:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000cba:	687b      	ldr	r3, [r7, #4]
 8000cbc:	68db      	ldr	r3, [r3, #12]
 8000cbe:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8000cc0:	697b      	ldr	r3, [r7, #20]
 8000cc2:	005b      	lsls	r3, r3, #1
 8000cc4:	2203      	movs	r2, #3
 8000cc6:	fa02 f303 	lsl.w	r3, r2, r3
 8000cca:	43db      	mvns	r3, r3
 8000ccc:	693a      	ldr	r2, [r7, #16]
 8000cce:	4013      	ands	r3, r2
 8000cd0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000cd2:	683b      	ldr	r3, [r7, #0]
 8000cd4:	689a      	ldr	r2, [r3, #8]
 8000cd6:	697b      	ldr	r3, [r7, #20]
 8000cd8:	005b      	lsls	r3, r3, #1
 8000cda:	fa02 f303 	lsl.w	r3, r2, r3
 8000cde:	693a      	ldr	r2, [r7, #16]
 8000ce0:	4313      	orrs	r3, r2
 8000ce2:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8000ce4:	687b      	ldr	r3, [r7, #4]
 8000ce6:	693a      	ldr	r2, [r7, #16]
 8000ce8:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000cea:	683b      	ldr	r3, [r7, #0]
 8000cec:	685b      	ldr	r3, [r3, #4]
 8000cee:	2b02      	cmp	r3, #2
 8000cf0:	d003      	beq.n	8000cfa <HAL_GPIO_Init+0xea>
 8000cf2:	683b      	ldr	r3, [r7, #0]
 8000cf4:	685b      	ldr	r3, [r3, #4]
 8000cf6:	2b12      	cmp	r3, #18
 8000cf8:	d123      	bne.n	8000d42 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000cfa:	697b      	ldr	r3, [r7, #20]
 8000cfc:	08da      	lsrs	r2, r3, #3
 8000cfe:	687b      	ldr	r3, [r7, #4]
 8000d00:	3208      	adds	r2, #8
 8000d02:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000d06:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000d08:	697b      	ldr	r3, [r7, #20]
 8000d0a:	f003 0307 	and.w	r3, r3, #7
 8000d0e:	009b      	lsls	r3, r3, #2
 8000d10:	220f      	movs	r2, #15
 8000d12:	fa02 f303 	lsl.w	r3, r2, r3
 8000d16:	43db      	mvns	r3, r3
 8000d18:	693a      	ldr	r2, [r7, #16]
 8000d1a:	4013      	ands	r3, r2
 8000d1c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000d1e:	683b      	ldr	r3, [r7, #0]
 8000d20:	691a      	ldr	r2, [r3, #16]
 8000d22:	697b      	ldr	r3, [r7, #20]
 8000d24:	f003 0307 	and.w	r3, r3, #7
 8000d28:	009b      	lsls	r3, r3, #2
 8000d2a:	fa02 f303 	lsl.w	r3, r2, r3
 8000d2e:	693a      	ldr	r2, [r7, #16]
 8000d30:	4313      	orrs	r3, r2
 8000d32:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000d34:	697b      	ldr	r3, [r7, #20]
 8000d36:	08da      	lsrs	r2, r3, #3
 8000d38:	687b      	ldr	r3, [r7, #4]
 8000d3a:	3208      	adds	r2, #8
 8000d3c:	6939      	ldr	r1, [r7, #16]
 8000d3e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000d42:	687b      	ldr	r3, [r7, #4]
 8000d44:	681b      	ldr	r3, [r3, #0]
 8000d46:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8000d48:	697b      	ldr	r3, [r7, #20]
 8000d4a:	005b      	lsls	r3, r3, #1
 8000d4c:	2203      	movs	r2, #3
 8000d4e:	fa02 f303 	lsl.w	r3, r2, r3
 8000d52:	43db      	mvns	r3, r3
 8000d54:	693a      	ldr	r2, [r7, #16]
 8000d56:	4013      	ands	r3, r2
 8000d58:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000d5a:	683b      	ldr	r3, [r7, #0]
 8000d5c:	685b      	ldr	r3, [r3, #4]
 8000d5e:	f003 0203 	and.w	r2, r3, #3
 8000d62:	697b      	ldr	r3, [r7, #20]
 8000d64:	005b      	lsls	r3, r3, #1
 8000d66:	fa02 f303 	lsl.w	r3, r2, r3
 8000d6a:	693a      	ldr	r2, [r7, #16]
 8000d6c:	4313      	orrs	r3, r2
 8000d6e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000d70:	687b      	ldr	r3, [r7, #4]
 8000d72:	693a      	ldr	r2, [r7, #16]
 8000d74:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000d76:	683b      	ldr	r3, [r7, #0]
 8000d78:	685b      	ldr	r3, [r3, #4]
 8000d7a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d7e:	2b00      	cmp	r3, #0
 8000d80:	f000 80ac 	beq.w	8000edc <HAL_GPIO_Init+0x2cc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d84:	4b5e      	ldr	r3, [pc, #376]	; (8000f00 <HAL_GPIO_Init+0x2f0>)
 8000d86:	699b      	ldr	r3, [r3, #24]
 8000d88:	4a5d      	ldr	r2, [pc, #372]	; (8000f00 <HAL_GPIO_Init+0x2f0>)
 8000d8a:	f043 0301 	orr.w	r3, r3, #1
 8000d8e:	6193      	str	r3, [r2, #24]
 8000d90:	4b5b      	ldr	r3, [pc, #364]	; (8000f00 <HAL_GPIO_Init+0x2f0>)
 8000d92:	699b      	ldr	r3, [r3, #24]
 8000d94:	f003 0301 	and.w	r3, r3, #1
 8000d98:	60bb      	str	r3, [r7, #8]
 8000d9a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000d9c:	4a59      	ldr	r2, [pc, #356]	; (8000f04 <HAL_GPIO_Init+0x2f4>)
 8000d9e:	697b      	ldr	r3, [r7, #20]
 8000da0:	089b      	lsrs	r3, r3, #2
 8000da2:	3302      	adds	r3, #2
 8000da4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000da8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000daa:	697b      	ldr	r3, [r7, #20]
 8000dac:	f003 0303 	and.w	r3, r3, #3
 8000db0:	009b      	lsls	r3, r3, #2
 8000db2:	220f      	movs	r2, #15
 8000db4:	fa02 f303 	lsl.w	r3, r2, r3
 8000db8:	43db      	mvns	r3, r3
 8000dba:	693a      	ldr	r2, [r7, #16]
 8000dbc:	4013      	ands	r3, r2
 8000dbe:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000dc0:	687b      	ldr	r3, [r7, #4]
 8000dc2:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8000dc6:	d025      	beq.n	8000e14 <HAL_GPIO_Init+0x204>
 8000dc8:	687b      	ldr	r3, [r7, #4]
 8000dca:	4a4f      	ldr	r2, [pc, #316]	; (8000f08 <HAL_GPIO_Init+0x2f8>)
 8000dcc:	4293      	cmp	r3, r2
 8000dce:	d01f      	beq.n	8000e10 <HAL_GPIO_Init+0x200>
 8000dd0:	687b      	ldr	r3, [r7, #4]
 8000dd2:	4a4e      	ldr	r2, [pc, #312]	; (8000f0c <HAL_GPIO_Init+0x2fc>)
 8000dd4:	4293      	cmp	r3, r2
 8000dd6:	d019      	beq.n	8000e0c <HAL_GPIO_Init+0x1fc>
 8000dd8:	687b      	ldr	r3, [r7, #4]
 8000dda:	4a4d      	ldr	r2, [pc, #308]	; (8000f10 <HAL_GPIO_Init+0x300>)
 8000ddc:	4293      	cmp	r3, r2
 8000dde:	d013      	beq.n	8000e08 <HAL_GPIO_Init+0x1f8>
 8000de0:	687b      	ldr	r3, [r7, #4]
 8000de2:	4a4c      	ldr	r2, [pc, #304]	; (8000f14 <HAL_GPIO_Init+0x304>)
 8000de4:	4293      	cmp	r3, r2
 8000de6:	d00d      	beq.n	8000e04 <HAL_GPIO_Init+0x1f4>
 8000de8:	687b      	ldr	r3, [r7, #4]
 8000dea:	4a4b      	ldr	r2, [pc, #300]	; (8000f18 <HAL_GPIO_Init+0x308>)
 8000dec:	4293      	cmp	r3, r2
 8000dee:	d007      	beq.n	8000e00 <HAL_GPIO_Init+0x1f0>
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	4a4a      	ldr	r2, [pc, #296]	; (8000f1c <HAL_GPIO_Init+0x30c>)
 8000df4:	4293      	cmp	r3, r2
 8000df6:	d101      	bne.n	8000dfc <HAL_GPIO_Init+0x1ec>
 8000df8:	2306      	movs	r3, #6
 8000dfa:	e00c      	b.n	8000e16 <HAL_GPIO_Init+0x206>
 8000dfc:	2307      	movs	r3, #7
 8000dfe:	e00a      	b.n	8000e16 <HAL_GPIO_Init+0x206>
 8000e00:	2305      	movs	r3, #5
 8000e02:	e008      	b.n	8000e16 <HAL_GPIO_Init+0x206>
 8000e04:	2304      	movs	r3, #4
 8000e06:	e006      	b.n	8000e16 <HAL_GPIO_Init+0x206>
 8000e08:	2303      	movs	r3, #3
 8000e0a:	e004      	b.n	8000e16 <HAL_GPIO_Init+0x206>
 8000e0c:	2302      	movs	r3, #2
 8000e0e:	e002      	b.n	8000e16 <HAL_GPIO_Init+0x206>
 8000e10:	2301      	movs	r3, #1
 8000e12:	e000      	b.n	8000e16 <HAL_GPIO_Init+0x206>
 8000e14:	2300      	movs	r3, #0
 8000e16:	697a      	ldr	r2, [r7, #20]
 8000e18:	f002 0203 	and.w	r2, r2, #3
 8000e1c:	0092      	lsls	r2, r2, #2
 8000e1e:	4093      	lsls	r3, r2
 8000e20:	693a      	ldr	r2, [r7, #16]
 8000e22:	4313      	orrs	r3, r2
 8000e24:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000e26:	4937      	ldr	r1, [pc, #220]	; (8000f04 <HAL_GPIO_Init+0x2f4>)
 8000e28:	697b      	ldr	r3, [r7, #20]
 8000e2a:	089b      	lsrs	r3, r3, #2
 8000e2c:	3302      	adds	r3, #2
 8000e2e:	693a      	ldr	r2, [r7, #16]
 8000e30:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000e34:	4b3a      	ldr	r3, [pc, #232]	; (8000f20 <HAL_GPIO_Init+0x310>)
 8000e36:	681b      	ldr	r3, [r3, #0]
 8000e38:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000e3a:	68fb      	ldr	r3, [r7, #12]
 8000e3c:	43db      	mvns	r3, r3
 8000e3e:	693a      	ldr	r2, [r7, #16]
 8000e40:	4013      	ands	r3, r2
 8000e42:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000e44:	683b      	ldr	r3, [r7, #0]
 8000e46:	685b      	ldr	r3, [r3, #4]
 8000e48:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000e4c:	2b00      	cmp	r3, #0
 8000e4e:	d003      	beq.n	8000e58 <HAL_GPIO_Init+0x248>
        {
          temp |= iocurrent;
 8000e50:	693a      	ldr	r2, [r7, #16]
 8000e52:	68fb      	ldr	r3, [r7, #12]
 8000e54:	4313      	orrs	r3, r2
 8000e56:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000e58:	4a31      	ldr	r2, [pc, #196]	; (8000f20 <HAL_GPIO_Init+0x310>)
 8000e5a:	693b      	ldr	r3, [r7, #16]
 8000e5c:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8000e5e:	4b30      	ldr	r3, [pc, #192]	; (8000f20 <HAL_GPIO_Init+0x310>)
 8000e60:	685b      	ldr	r3, [r3, #4]
 8000e62:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000e64:	68fb      	ldr	r3, [r7, #12]
 8000e66:	43db      	mvns	r3, r3
 8000e68:	693a      	ldr	r2, [r7, #16]
 8000e6a:	4013      	ands	r3, r2
 8000e6c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000e6e:	683b      	ldr	r3, [r7, #0]
 8000e70:	685b      	ldr	r3, [r3, #4]
 8000e72:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000e76:	2b00      	cmp	r3, #0
 8000e78:	d003      	beq.n	8000e82 <HAL_GPIO_Init+0x272>
        {
          temp |= iocurrent;
 8000e7a:	693a      	ldr	r2, [r7, #16]
 8000e7c:	68fb      	ldr	r3, [r7, #12]
 8000e7e:	4313      	orrs	r3, r2
 8000e80:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000e82:	4a27      	ldr	r2, [pc, #156]	; (8000f20 <HAL_GPIO_Init+0x310>)
 8000e84:	693b      	ldr	r3, [r7, #16]
 8000e86:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000e88:	4b25      	ldr	r3, [pc, #148]	; (8000f20 <HAL_GPIO_Init+0x310>)
 8000e8a:	689b      	ldr	r3, [r3, #8]
 8000e8c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000e8e:	68fb      	ldr	r3, [r7, #12]
 8000e90:	43db      	mvns	r3, r3
 8000e92:	693a      	ldr	r2, [r7, #16]
 8000e94:	4013      	ands	r3, r2
 8000e96:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000e98:	683b      	ldr	r3, [r7, #0]
 8000e9a:	685b      	ldr	r3, [r3, #4]
 8000e9c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000ea0:	2b00      	cmp	r3, #0
 8000ea2:	d003      	beq.n	8000eac <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 8000ea4:	693a      	ldr	r2, [r7, #16]
 8000ea6:	68fb      	ldr	r3, [r7, #12]
 8000ea8:	4313      	orrs	r3, r2
 8000eaa:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000eac:	4a1c      	ldr	r2, [pc, #112]	; (8000f20 <HAL_GPIO_Init+0x310>)
 8000eae:	693b      	ldr	r3, [r7, #16]
 8000eb0:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000eb2:	4b1b      	ldr	r3, [pc, #108]	; (8000f20 <HAL_GPIO_Init+0x310>)
 8000eb4:	68db      	ldr	r3, [r3, #12]
 8000eb6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000eb8:	68fb      	ldr	r3, [r7, #12]
 8000eba:	43db      	mvns	r3, r3
 8000ebc:	693a      	ldr	r2, [r7, #16]
 8000ebe:	4013      	ands	r3, r2
 8000ec0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000ec2:	683b      	ldr	r3, [r7, #0]
 8000ec4:	685b      	ldr	r3, [r3, #4]
 8000ec6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000eca:	2b00      	cmp	r3, #0
 8000ecc:	d003      	beq.n	8000ed6 <HAL_GPIO_Init+0x2c6>
        {
          temp |= iocurrent;
 8000ece:	693a      	ldr	r2, [r7, #16]
 8000ed0:	68fb      	ldr	r3, [r7, #12]
 8000ed2:	4313      	orrs	r3, r2
 8000ed4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000ed6:	4a12      	ldr	r2, [pc, #72]	; (8000f20 <HAL_GPIO_Init+0x310>)
 8000ed8:	693b      	ldr	r3, [r7, #16]
 8000eda:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8000edc:	697b      	ldr	r3, [r7, #20]
 8000ede:	3301      	adds	r3, #1
 8000ee0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000ee2:	683b      	ldr	r3, [r7, #0]
 8000ee4:	681a      	ldr	r2, [r3, #0]
 8000ee6:	697b      	ldr	r3, [r7, #20]
 8000ee8:	fa22 f303 	lsr.w	r3, r2, r3
 8000eec:	2b00      	cmp	r3, #0
 8000eee:	f47f ae97 	bne.w	8000c20 <HAL_GPIO_Init+0x10>
  }
}
 8000ef2:	bf00      	nop
 8000ef4:	bf00      	nop
 8000ef6:	371c      	adds	r7, #28
 8000ef8:	46bd      	mov	sp, r7
 8000efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000efe:	4770      	bx	lr
 8000f00:	40021000 	.word	0x40021000
 8000f04:	40010000 	.word	0x40010000
 8000f08:	48000400 	.word	0x48000400
 8000f0c:	48000800 	.word	0x48000800
 8000f10:	48000c00 	.word	0x48000c00
 8000f14:	48001000 	.word	0x48001000
 8000f18:	48001400 	.word	0x48001400
 8000f1c:	48001800 	.word	0x48001800
 8000f20:	40010400 	.word	0x40010400

08000f24 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000f24:	b480      	push	{r7}
 8000f26:	b083      	sub	sp, #12
 8000f28:	af00      	add	r7, sp, #0
 8000f2a:	6078      	str	r0, [r7, #4]
 8000f2c:	460b      	mov	r3, r1
 8000f2e:	807b      	strh	r3, [r7, #2]
 8000f30:	4613      	mov	r3, r2
 8000f32:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000f34:	787b      	ldrb	r3, [r7, #1]
 8000f36:	2b00      	cmp	r3, #0
 8000f38:	d003      	beq.n	8000f42 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000f3a:	887a      	ldrh	r2, [r7, #2]
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000f40:	e002      	b.n	8000f48 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000f42:	887a      	ldrh	r2, [r7, #2]
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000f48:	bf00      	nop
 8000f4a:	370c      	adds	r7, #12
 8000f4c:	46bd      	mov	sp, r7
 8000f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f52:	4770      	bx	lr

08000f54 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F3 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000f54:	b480      	push	{r7}
 8000f56:	b085      	sub	sp, #20
 8000f58:	af00      	add	r7, sp, #0
 8000f5a:	6078      	str	r0, [r7, #4]
 8000f5c:	460b      	mov	r3, r1
 8000f5e:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	695b      	ldr	r3, [r3, #20]
 8000f64:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8000f66:	887a      	ldrh	r2, [r7, #2]
 8000f68:	68fb      	ldr	r3, [r7, #12]
 8000f6a:	4013      	ands	r3, r2
 8000f6c:	041a      	lsls	r2, r3, #16
 8000f6e:	68fb      	ldr	r3, [r7, #12]
 8000f70:	43d9      	mvns	r1, r3
 8000f72:	887b      	ldrh	r3, [r7, #2]
 8000f74:	400b      	ands	r3, r1
 8000f76:	431a      	orrs	r2, r3
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	619a      	str	r2, [r3, #24]
}
 8000f7c:	bf00      	nop
 8000f7e:	3714      	adds	r7, #20
 8000f80:	46bd      	mov	sp, r7
 8000f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f86:	4770      	bx	lr

08000f88 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	f5ad 7d02 	sub.w	sp, sp, #520	; 0x208
 8000f8e:	af00      	add	r7, sp, #0
 8000f90:	1d3b      	adds	r3, r7, #4
 8000f92:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000f94:	1d3b      	adds	r3, r7, #4
 8000f96:	681b      	ldr	r3, [r3, #0]
 8000f98:	2b00      	cmp	r3, #0
 8000f9a:	d102      	bne.n	8000fa2 <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 8000f9c:	2301      	movs	r3, #1
 8000f9e:	f000 bf01 	b.w	8001da4 <HAL_RCC_OscConfig+0xe1c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000fa2:	1d3b      	adds	r3, r7, #4
 8000fa4:	681b      	ldr	r3, [r3, #0]
 8000fa6:	681b      	ldr	r3, [r3, #0]
 8000fa8:	f003 0301 	and.w	r3, r3, #1
 8000fac:	2b00      	cmp	r3, #0
 8000fae:	f000 8160 	beq.w	8001272 <HAL_RCC_OscConfig+0x2ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000fb2:	4bae      	ldr	r3, [pc, #696]	; (800126c <HAL_RCC_OscConfig+0x2e4>)
 8000fb4:	685b      	ldr	r3, [r3, #4]
 8000fb6:	f003 030c 	and.w	r3, r3, #12
 8000fba:	2b04      	cmp	r3, #4
 8000fbc:	d00c      	beq.n	8000fd8 <HAL_RCC_OscConfig+0x50>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000fbe:	4bab      	ldr	r3, [pc, #684]	; (800126c <HAL_RCC_OscConfig+0x2e4>)
 8000fc0:	685b      	ldr	r3, [r3, #4]
 8000fc2:	f003 030c 	and.w	r3, r3, #12
 8000fc6:	2b08      	cmp	r3, #8
 8000fc8:	d159      	bne.n	800107e <HAL_RCC_OscConfig+0xf6>
 8000fca:	4ba8      	ldr	r3, [pc, #672]	; (800126c <HAL_RCC_OscConfig+0x2e4>)
 8000fcc:	685b      	ldr	r3, [r3, #4]
 8000fce:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 8000fd2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000fd6:	d152      	bne.n	800107e <HAL_RCC_OscConfig+0xf6>
 8000fd8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000fdc:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000fe0:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8000fe4:	fa93 f3a3 	rbit	r3, r3
 8000fe8:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8000fec:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000ff0:	fab3 f383 	clz	r3, r3
 8000ff4:	b2db      	uxtb	r3, r3
 8000ff6:	095b      	lsrs	r3, r3, #5
 8000ff8:	b2db      	uxtb	r3, r3
 8000ffa:	f043 0301 	orr.w	r3, r3, #1
 8000ffe:	b2db      	uxtb	r3, r3
 8001000:	2b01      	cmp	r3, #1
 8001002:	d102      	bne.n	800100a <HAL_RCC_OscConfig+0x82>
 8001004:	4b99      	ldr	r3, [pc, #612]	; (800126c <HAL_RCC_OscConfig+0x2e4>)
 8001006:	681b      	ldr	r3, [r3, #0]
 8001008:	e015      	b.n	8001036 <HAL_RCC_OscConfig+0xae>
 800100a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800100e:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001012:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 8001016:	fa93 f3a3 	rbit	r3, r3
 800101a:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
 800101e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001022:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8001026:	f8d7 31e4 	ldr.w	r3, [r7, #484]	; 0x1e4
 800102a:	fa93 f3a3 	rbit	r3, r3
 800102e:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8001032:	4b8e      	ldr	r3, [pc, #568]	; (800126c <HAL_RCC_OscConfig+0x2e4>)
 8001034:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001036:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800103a:	f8c7 21dc 	str.w	r2, [r7, #476]	; 0x1dc
 800103e:	f8d7 21dc 	ldr.w	r2, [r7, #476]	; 0x1dc
 8001042:	fa92 f2a2 	rbit	r2, r2
 8001046:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
  return result;
 800104a:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 800104e:	fab2 f282 	clz	r2, r2
 8001052:	b2d2      	uxtb	r2, r2
 8001054:	f042 0220 	orr.w	r2, r2, #32
 8001058:	b2d2      	uxtb	r2, r2
 800105a:	f002 021f 	and.w	r2, r2, #31
 800105e:	2101      	movs	r1, #1
 8001060:	fa01 f202 	lsl.w	r2, r1, r2
 8001064:	4013      	ands	r3, r2
 8001066:	2b00      	cmp	r3, #0
 8001068:	f000 8102 	beq.w	8001270 <HAL_RCC_OscConfig+0x2e8>
 800106c:	1d3b      	adds	r3, r7, #4
 800106e:	681b      	ldr	r3, [r3, #0]
 8001070:	685b      	ldr	r3, [r3, #4]
 8001072:	2b00      	cmp	r3, #0
 8001074:	f040 80fc 	bne.w	8001270 <HAL_RCC_OscConfig+0x2e8>
      {
        return HAL_ERROR;
 8001078:	2301      	movs	r3, #1
 800107a:	f000 be93 	b.w	8001da4 <HAL_RCC_OscConfig+0xe1c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800107e:	1d3b      	adds	r3, r7, #4
 8001080:	681b      	ldr	r3, [r3, #0]
 8001082:	685b      	ldr	r3, [r3, #4]
 8001084:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001088:	d106      	bne.n	8001098 <HAL_RCC_OscConfig+0x110>
 800108a:	4b78      	ldr	r3, [pc, #480]	; (800126c <HAL_RCC_OscConfig+0x2e4>)
 800108c:	681b      	ldr	r3, [r3, #0]
 800108e:	4a77      	ldr	r2, [pc, #476]	; (800126c <HAL_RCC_OscConfig+0x2e4>)
 8001090:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001094:	6013      	str	r3, [r2, #0]
 8001096:	e030      	b.n	80010fa <HAL_RCC_OscConfig+0x172>
 8001098:	1d3b      	adds	r3, r7, #4
 800109a:	681b      	ldr	r3, [r3, #0]
 800109c:	685b      	ldr	r3, [r3, #4]
 800109e:	2b00      	cmp	r3, #0
 80010a0:	d10c      	bne.n	80010bc <HAL_RCC_OscConfig+0x134>
 80010a2:	4b72      	ldr	r3, [pc, #456]	; (800126c <HAL_RCC_OscConfig+0x2e4>)
 80010a4:	681b      	ldr	r3, [r3, #0]
 80010a6:	4a71      	ldr	r2, [pc, #452]	; (800126c <HAL_RCC_OscConfig+0x2e4>)
 80010a8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80010ac:	6013      	str	r3, [r2, #0]
 80010ae:	4b6f      	ldr	r3, [pc, #444]	; (800126c <HAL_RCC_OscConfig+0x2e4>)
 80010b0:	681b      	ldr	r3, [r3, #0]
 80010b2:	4a6e      	ldr	r2, [pc, #440]	; (800126c <HAL_RCC_OscConfig+0x2e4>)
 80010b4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80010b8:	6013      	str	r3, [r2, #0]
 80010ba:	e01e      	b.n	80010fa <HAL_RCC_OscConfig+0x172>
 80010bc:	1d3b      	adds	r3, r7, #4
 80010be:	681b      	ldr	r3, [r3, #0]
 80010c0:	685b      	ldr	r3, [r3, #4]
 80010c2:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80010c6:	d10c      	bne.n	80010e2 <HAL_RCC_OscConfig+0x15a>
 80010c8:	4b68      	ldr	r3, [pc, #416]	; (800126c <HAL_RCC_OscConfig+0x2e4>)
 80010ca:	681b      	ldr	r3, [r3, #0]
 80010cc:	4a67      	ldr	r2, [pc, #412]	; (800126c <HAL_RCC_OscConfig+0x2e4>)
 80010ce:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80010d2:	6013      	str	r3, [r2, #0]
 80010d4:	4b65      	ldr	r3, [pc, #404]	; (800126c <HAL_RCC_OscConfig+0x2e4>)
 80010d6:	681b      	ldr	r3, [r3, #0]
 80010d8:	4a64      	ldr	r2, [pc, #400]	; (800126c <HAL_RCC_OscConfig+0x2e4>)
 80010da:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80010de:	6013      	str	r3, [r2, #0]
 80010e0:	e00b      	b.n	80010fa <HAL_RCC_OscConfig+0x172>
 80010e2:	4b62      	ldr	r3, [pc, #392]	; (800126c <HAL_RCC_OscConfig+0x2e4>)
 80010e4:	681b      	ldr	r3, [r3, #0]
 80010e6:	4a61      	ldr	r2, [pc, #388]	; (800126c <HAL_RCC_OscConfig+0x2e4>)
 80010e8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80010ec:	6013      	str	r3, [r2, #0]
 80010ee:	4b5f      	ldr	r3, [pc, #380]	; (800126c <HAL_RCC_OscConfig+0x2e4>)
 80010f0:	681b      	ldr	r3, [r3, #0]
 80010f2:	4a5e      	ldr	r2, [pc, #376]	; (800126c <HAL_RCC_OscConfig+0x2e4>)
 80010f4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80010f8:	6013      	str	r3, [r2, #0]
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80010fa:	1d3b      	adds	r3, r7, #4
 80010fc:	681b      	ldr	r3, [r3, #0]
 80010fe:	685b      	ldr	r3, [r3, #4]
 8001100:	2b00      	cmp	r3, #0
 8001102:	d059      	beq.n	80011b8 <HAL_RCC_OscConfig+0x230>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001104:	f7ff fc6e 	bl	80009e4 <HAL_GetTick>
 8001108:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800110c:	e00a      	b.n	8001124 <HAL_RCC_OscConfig+0x19c>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800110e:	f7ff fc69 	bl	80009e4 <HAL_GetTick>
 8001112:	4602      	mov	r2, r0
 8001114:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001118:	1ad3      	subs	r3, r2, r3
 800111a:	2b64      	cmp	r3, #100	; 0x64
 800111c:	d902      	bls.n	8001124 <HAL_RCC_OscConfig+0x19c>
          {
            return HAL_TIMEOUT;
 800111e:	2303      	movs	r3, #3
 8001120:	f000 be40 	b.w	8001da4 <HAL_RCC_OscConfig+0xe1c>
 8001124:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001128:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800112c:	f8d7 31d4 	ldr.w	r3, [r7, #468]	; 0x1d4
 8001130:	fa93 f3a3 	rbit	r3, r3
 8001134:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
  return result;
 8001138:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800113c:	fab3 f383 	clz	r3, r3
 8001140:	b2db      	uxtb	r3, r3
 8001142:	095b      	lsrs	r3, r3, #5
 8001144:	b2db      	uxtb	r3, r3
 8001146:	f043 0301 	orr.w	r3, r3, #1
 800114a:	b2db      	uxtb	r3, r3
 800114c:	2b01      	cmp	r3, #1
 800114e:	d102      	bne.n	8001156 <HAL_RCC_OscConfig+0x1ce>
 8001150:	4b46      	ldr	r3, [pc, #280]	; (800126c <HAL_RCC_OscConfig+0x2e4>)
 8001152:	681b      	ldr	r3, [r3, #0]
 8001154:	e015      	b.n	8001182 <HAL_RCC_OscConfig+0x1fa>
 8001156:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800115a:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800115e:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
 8001162:	fa93 f3a3 	rbit	r3, r3
 8001166:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
 800116a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800116e:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8001172:	f8d7 31c4 	ldr.w	r3, [r7, #452]	; 0x1c4
 8001176:	fa93 f3a3 	rbit	r3, r3
 800117a:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 800117e:	4b3b      	ldr	r3, [pc, #236]	; (800126c <HAL_RCC_OscConfig+0x2e4>)
 8001180:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001182:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001186:	f8c7 21bc 	str.w	r2, [r7, #444]	; 0x1bc
 800118a:	f8d7 21bc 	ldr.w	r2, [r7, #444]	; 0x1bc
 800118e:	fa92 f2a2 	rbit	r2, r2
 8001192:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
  return result;
 8001196:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 800119a:	fab2 f282 	clz	r2, r2
 800119e:	b2d2      	uxtb	r2, r2
 80011a0:	f042 0220 	orr.w	r2, r2, #32
 80011a4:	b2d2      	uxtb	r2, r2
 80011a6:	f002 021f 	and.w	r2, r2, #31
 80011aa:	2101      	movs	r1, #1
 80011ac:	fa01 f202 	lsl.w	r2, r1, r2
 80011b0:	4013      	ands	r3, r2
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	d0ab      	beq.n	800110e <HAL_RCC_OscConfig+0x186>
 80011b6:	e05c      	b.n	8001272 <HAL_RCC_OscConfig+0x2ea>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80011b8:	f7ff fc14 	bl	80009e4 <HAL_GetTick>
 80011bc:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80011c0:	e00a      	b.n	80011d8 <HAL_RCC_OscConfig+0x250>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80011c2:	f7ff fc0f 	bl	80009e4 <HAL_GetTick>
 80011c6:	4602      	mov	r2, r0
 80011c8:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80011cc:	1ad3      	subs	r3, r2, r3
 80011ce:	2b64      	cmp	r3, #100	; 0x64
 80011d0:	d902      	bls.n	80011d8 <HAL_RCC_OscConfig+0x250>
          {
            return HAL_TIMEOUT;
 80011d2:	2303      	movs	r3, #3
 80011d4:	f000 bde6 	b.w	8001da4 <HAL_RCC_OscConfig+0xe1c>
 80011d8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80011dc:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80011e0:	f8d7 31b4 	ldr.w	r3, [r7, #436]	; 0x1b4
 80011e4:	fa93 f3a3 	rbit	r3, r3
 80011e8:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
  return result;
 80011ec:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80011f0:	fab3 f383 	clz	r3, r3
 80011f4:	b2db      	uxtb	r3, r3
 80011f6:	095b      	lsrs	r3, r3, #5
 80011f8:	b2db      	uxtb	r3, r3
 80011fa:	f043 0301 	orr.w	r3, r3, #1
 80011fe:	b2db      	uxtb	r3, r3
 8001200:	2b01      	cmp	r3, #1
 8001202:	d102      	bne.n	800120a <HAL_RCC_OscConfig+0x282>
 8001204:	4b19      	ldr	r3, [pc, #100]	; (800126c <HAL_RCC_OscConfig+0x2e4>)
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	e015      	b.n	8001236 <HAL_RCC_OscConfig+0x2ae>
 800120a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800120e:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001212:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
 8001216:	fa93 f3a3 	rbit	r3, r3
 800121a:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
 800121e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001222:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8001226:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 800122a:	fa93 f3a3 	rbit	r3, r3
 800122e:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8001232:	4b0e      	ldr	r3, [pc, #56]	; (800126c <HAL_RCC_OscConfig+0x2e4>)
 8001234:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001236:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800123a:	f8c7 219c 	str.w	r2, [r7, #412]	; 0x19c
 800123e:	f8d7 219c 	ldr.w	r2, [r7, #412]	; 0x19c
 8001242:	fa92 f2a2 	rbit	r2, r2
 8001246:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
  return result;
 800124a:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 800124e:	fab2 f282 	clz	r2, r2
 8001252:	b2d2      	uxtb	r2, r2
 8001254:	f042 0220 	orr.w	r2, r2, #32
 8001258:	b2d2      	uxtb	r2, r2
 800125a:	f002 021f 	and.w	r2, r2, #31
 800125e:	2101      	movs	r1, #1
 8001260:	fa01 f202 	lsl.w	r2, r1, r2
 8001264:	4013      	ands	r3, r2
 8001266:	2b00      	cmp	r3, #0
 8001268:	d1ab      	bne.n	80011c2 <HAL_RCC_OscConfig+0x23a>
 800126a:	e002      	b.n	8001272 <HAL_RCC_OscConfig+0x2ea>
 800126c:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001270:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001272:	1d3b      	adds	r3, r7, #4
 8001274:	681b      	ldr	r3, [r3, #0]
 8001276:	681b      	ldr	r3, [r3, #0]
 8001278:	f003 0302 	and.w	r3, r3, #2
 800127c:	2b00      	cmp	r3, #0
 800127e:	f000 8170 	beq.w	8001562 <HAL_RCC_OscConfig+0x5da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001282:	4bd0      	ldr	r3, [pc, #832]	; (80015c4 <HAL_RCC_OscConfig+0x63c>)
 8001284:	685b      	ldr	r3, [r3, #4]
 8001286:	f003 030c 	and.w	r3, r3, #12
 800128a:	2b00      	cmp	r3, #0
 800128c:	d00c      	beq.n	80012a8 <HAL_RCC_OscConfig+0x320>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 800128e:	4bcd      	ldr	r3, [pc, #820]	; (80015c4 <HAL_RCC_OscConfig+0x63c>)
 8001290:	685b      	ldr	r3, [r3, #4]
 8001292:	f003 030c 	and.w	r3, r3, #12
 8001296:	2b08      	cmp	r3, #8
 8001298:	d16d      	bne.n	8001376 <HAL_RCC_OscConfig+0x3ee>
 800129a:	4bca      	ldr	r3, [pc, #808]	; (80015c4 <HAL_RCC_OscConfig+0x63c>)
 800129c:	685b      	ldr	r3, [r3, #4]
 800129e:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 80012a2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80012a6:	d166      	bne.n	8001376 <HAL_RCC_OscConfig+0x3ee>
 80012a8:	2302      	movs	r3, #2
 80012aa:	f8c7 3194 	str.w	r3, [r7, #404]	; 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80012ae:	f8d7 3194 	ldr.w	r3, [r7, #404]	; 0x194
 80012b2:	fa93 f3a3 	rbit	r3, r3
 80012b6:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
  return result;
 80012ba:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80012be:	fab3 f383 	clz	r3, r3
 80012c2:	b2db      	uxtb	r3, r3
 80012c4:	095b      	lsrs	r3, r3, #5
 80012c6:	b2db      	uxtb	r3, r3
 80012c8:	f043 0301 	orr.w	r3, r3, #1
 80012cc:	b2db      	uxtb	r3, r3
 80012ce:	2b01      	cmp	r3, #1
 80012d0:	d102      	bne.n	80012d8 <HAL_RCC_OscConfig+0x350>
 80012d2:	4bbc      	ldr	r3, [pc, #752]	; (80015c4 <HAL_RCC_OscConfig+0x63c>)
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	e013      	b.n	8001300 <HAL_RCC_OscConfig+0x378>
 80012d8:	2302      	movs	r3, #2
 80012da:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80012de:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 80012e2:	fa93 f3a3 	rbit	r3, r3
 80012e6:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
 80012ea:	2302      	movs	r3, #2
 80012ec:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 80012f0:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 80012f4:	fa93 f3a3 	rbit	r3, r3
 80012f8:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 80012fc:	4bb1      	ldr	r3, [pc, #708]	; (80015c4 <HAL_RCC_OscConfig+0x63c>)
 80012fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001300:	2202      	movs	r2, #2
 8001302:	f8c7 217c 	str.w	r2, [r7, #380]	; 0x17c
 8001306:	f8d7 217c 	ldr.w	r2, [r7, #380]	; 0x17c
 800130a:	fa92 f2a2 	rbit	r2, r2
 800130e:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
  return result;
 8001312:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8001316:	fab2 f282 	clz	r2, r2
 800131a:	b2d2      	uxtb	r2, r2
 800131c:	f042 0220 	orr.w	r2, r2, #32
 8001320:	b2d2      	uxtb	r2, r2
 8001322:	f002 021f 	and.w	r2, r2, #31
 8001326:	2101      	movs	r1, #1
 8001328:	fa01 f202 	lsl.w	r2, r1, r2
 800132c:	4013      	ands	r3, r2
 800132e:	2b00      	cmp	r3, #0
 8001330:	d007      	beq.n	8001342 <HAL_RCC_OscConfig+0x3ba>
 8001332:	1d3b      	adds	r3, r7, #4
 8001334:	681b      	ldr	r3, [r3, #0]
 8001336:	68db      	ldr	r3, [r3, #12]
 8001338:	2b01      	cmp	r3, #1
 800133a:	d002      	beq.n	8001342 <HAL_RCC_OscConfig+0x3ba>
      {
        return HAL_ERROR;
 800133c:	2301      	movs	r3, #1
 800133e:	f000 bd31 	b.w	8001da4 <HAL_RCC_OscConfig+0xe1c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001342:	4ba0      	ldr	r3, [pc, #640]	; (80015c4 <HAL_RCC_OscConfig+0x63c>)
 8001344:	681b      	ldr	r3, [r3, #0]
 8001346:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800134a:	1d3b      	adds	r3, r7, #4
 800134c:	681b      	ldr	r3, [r3, #0]
 800134e:	691b      	ldr	r3, [r3, #16]
 8001350:	21f8      	movs	r1, #248	; 0xf8
 8001352:	f8c7 1174 	str.w	r1, [r7, #372]	; 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001356:	f8d7 1174 	ldr.w	r1, [r7, #372]	; 0x174
 800135a:	fa91 f1a1 	rbit	r1, r1
 800135e:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
  return result;
 8001362:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8001366:	fab1 f181 	clz	r1, r1
 800136a:	b2c9      	uxtb	r1, r1
 800136c:	408b      	lsls	r3, r1
 800136e:	4995      	ldr	r1, [pc, #596]	; (80015c4 <HAL_RCC_OscConfig+0x63c>)
 8001370:	4313      	orrs	r3, r2
 8001372:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001374:	e0f5      	b.n	8001562 <HAL_RCC_OscConfig+0x5da>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001376:	1d3b      	adds	r3, r7, #4
 8001378:	681b      	ldr	r3, [r3, #0]
 800137a:	68db      	ldr	r3, [r3, #12]
 800137c:	2b00      	cmp	r3, #0
 800137e:	f000 8085 	beq.w	800148c <HAL_RCC_OscConfig+0x504>
 8001382:	2301      	movs	r3, #1
 8001384:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001388:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 800138c:	fa93 f3a3 	rbit	r3, r3
 8001390:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
  return result;
 8001394:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001398:	fab3 f383 	clz	r3, r3
 800139c:	b2db      	uxtb	r3, r3
 800139e:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80013a2:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80013a6:	009b      	lsls	r3, r3, #2
 80013a8:	461a      	mov	r2, r3
 80013aa:	2301      	movs	r3, #1
 80013ac:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013ae:	f7ff fb19 	bl	80009e4 <HAL_GetTick>
 80013b2:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80013b6:	e00a      	b.n	80013ce <HAL_RCC_OscConfig+0x446>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80013b8:	f7ff fb14 	bl	80009e4 <HAL_GetTick>
 80013bc:	4602      	mov	r2, r0
 80013be:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80013c2:	1ad3      	subs	r3, r2, r3
 80013c4:	2b02      	cmp	r3, #2
 80013c6:	d902      	bls.n	80013ce <HAL_RCC_OscConfig+0x446>
          {
            return HAL_TIMEOUT;
 80013c8:	2303      	movs	r3, #3
 80013ca:	f000 bceb 	b.w	8001da4 <HAL_RCC_OscConfig+0xe1c>
 80013ce:	2302      	movs	r3, #2
 80013d0:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80013d4:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
 80013d8:	fa93 f3a3 	rbit	r3, r3
 80013dc:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
  return result;
 80013e0:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80013e4:	fab3 f383 	clz	r3, r3
 80013e8:	b2db      	uxtb	r3, r3
 80013ea:	095b      	lsrs	r3, r3, #5
 80013ec:	b2db      	uxtb	r3, r3
 80013ee:	f043 0301 	orr.w	r3, r3, #1
 80013f2:	b2db      	uxtb	r3, r3
 80013f4:	2b01      	cmp	r3, #1
 80013f6:	d102      	bne.n	80013fe <HAL_RCC_OscConfig+0x476>
 80013f8:	4b72      	ldr	r3, [pc, #456]	; (80015c4 <HAL_RCC_OscConfig+0x63c>)
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	e013      	b.n	8001426 <HAL_RCC_OscConfig+0x49e>
 80013fe:	2302      	movs	r3, #2
 8001400:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001404:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
 8001408:	fa93 f3a3 	rbit	r3, r3
 800140c:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
 8001410:	2302      	movs	r3, #2
 8001412:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8001416:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 800141a:	fa93 f3a3 	rbit	r3, r3
 800141e:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8001422:	4b68      	ldr	r3, [pc, #416]	; (80015c4 <HAL_RCC_OscConfig+0x63c>)
 8001424:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001426:	2202      	movs	r2, #2
 8001428:	f8c7 214c 	str.w	r2, [r7, #332]	; 0x14c
 800142c:	f8d7 214c 	ldr.w	r2, [r7, #332]	; 0x14c
 8001430:	fa92 f2a2 	rbit	r2, r2
 8001434:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
  return result;
 8001438:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 800143c:	fab2 f282 	clz	r2, r2
 8001440:	b2d2      	uxtb	r2, r2
 8001442:	f042 0220 	orr.w	r2, r2, #32
 8001446:	b2d2      	uxtb	r2, r2
 8001448:	f002 021f 	and.w	r2, r2, #31
 800144c:	2101      	movs	r1, #1
 800144e:	fa01 f202 	lsl.w	r2, r1, r2
 8001452:	4013      	ands	r3, r2
 8001454:	2b00      	cmp	r3, #0
 8001456:	d0af      	beq.n	80013b8 <HAL_RCC_OscConfig+0x430>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001458:	4b5a      	ldr	r3, [pc, #360]	; (80015c4 <HAL_RCC_OscConfig+0x63c>)
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001460:	1d3b      	adds	r3, r7, #4
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	691b      	ldr	r3, [r3, #16]
 8001466:	21f8      	movs	r1, #248	; 0xf8
 8001468:	f8c7 1144 	str.w	r1, [r7, #324]	; 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800146c:	f8d7 1144 	ldr.w	r1, [r7, #324]	; 0x144
 8001470:	fa91 f1a1 	rbit	r1, r1
 8001474:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
  return result;
 8001478:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 800147c:	fab1 f181 	clz	r1, r1
 8001480:	b2c9      	uxtb	r1, r1
 8001482:	408b      	lsls	r3, r1
 8001484:	494f      	ldr	r1, [pc, #316]	; (80015c4 <HAL_RCC_OscConfig+0x63c>)
 8001486:	4313      	orrs	r3, r2
 8001488:	600b      	str	r3, [r1, #0]
 800148a:	e06a      	b.n	8001562 <HAL_RCC_OscConfig+0x5da>
 800148c:	2301      	movs	r3, #1
 800148e:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001492:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 8001496:	fa93 f3a3 	rbit	r3, r3
 800149a:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
  return result;
 800149e:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80014a2:	fab3 f383 	clz	r3, r3
 80014a6:	b2db      	uxtb	r3, r3
 80014a8:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80014ac:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80014b0:	009b      	lsls	r3, r3, #2
 80014b2:	461a      	mov	r2, r3
 80014b4:	2300      	movs	r3, #0
 80014b6:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014b8:	f7ff fa94 	bl	80009e4 <HAL_GetTick>
 80014bc:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80014c0:	e00a      	b.n	80014d8 <HAL_RCC_OscConfig+0x550>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80014c2:	f7ff fa8f 	bl	80009e4 <HAL_GetTick>
 80014c6:	4602      	mov	r2, r0
 80014c8:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80014cc:	1ad3      	subs	r3, r2, r3
 80014ce:	2b02      	cmp	r3, #2
 80014d0:	d902      	bls.n	80014d8 <HAL_RCC_OscConfig+0x550>
          {
            return HAL_TIMEOUT;
 80014d2:	2303      	movs	r3, #3
 80014d4:	f000 bc66 	b.w	8001da4 <HAL_RCC_OscConfig+0xe1c>
 80014d8:	2302      	movs	r3, #2
 80014da:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80014de:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 80014e2:	fa93 f3a3 	rbit	r3, r3
 80014e6:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  return result;
 80014ea:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80014ee:	fab3 f383 	clz	r3, r3
 80014f2:	b2db      	uxtb	r3, r3
 80014f4:	095b      	lsrs	r3, r3, #5
 80014f6:	b2db      	uxtb	r3, r3
 80014f8:	f043 0301 	orr.w	r3, r3, #1
 80014fc:	b2db      	uxtb	r3, r3
 80014fe:	2b01      	cmp	r3, #1
 8001500:	d102      	bne.n	8001508 <HAL_RCC_OscConfig+0x580>
 8001502:	4b30      	ldr	r3, [pc, #192]	; (80015c4 <HAL_RCC_OscConfig+0x63c>)
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	e013      	b.n	8001530 <HAL_RCC_OscConfig+0x5a8>
 8001508:	2302      	movs	r3, #2
 800150a:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800150e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8001512:	fa93 f3a3 	rbit	r3, r3
 8001516:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 800151a:	2302      	movs	r3, #2
 800151c:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8001520:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8001524:	fa93 f3a3 	rbit	r3, r3
 8001528:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 800152c:	4b25      	ldr	r3, [pc, #148]	; (80015c4 <HAL_RCC_OscConfig+0x63c>)
 800152e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001530:	2202      	movs	r2, #2
 8001532:	f8c7 211c 	str.w	r2, [r7, #284]	; 0x11c
 8001536:	f8d7 211c 	ldr.w	r2, [r7, #284]	; 0x11c
 800153a:	fa92 f2a2 	rbit	r2, r2
 800153e:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
  return result;
 8001542:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8001546:	fab2 f282 	clz	r2, r2
 800154a:	b2d2      	uxtb	r2, r2
 800154c:	f042 0220 	orr.w	r2, r2, #32
 8001550:	b2d2      	uxtb	r2, r2
 8001552:	f002 021f 	and.w	r2, r2, #31
 8001556:	2101      	movs	r1, #1
 8001558:	fa01 f202 	lsl.w	r2, r1, r2
 800155c:	4013      	ands	r3, r2
 800155e:	2b00      	cmp	r3, #0
 8001560:	d1af      	bne.n	80014c2 <HAL_RCC_OscConfig+0x53a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001562:	1d3b      	adds	r3, r7, #4
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	f003 0308 	and.w	r3, r3, #8
 800156c:	2b00      	cmp	r3, #0
 800156e:	f000 80da 	beq.w	8001726 <HAL_RCC_OscConfig+0x79e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001572:	1d3b      	adds	r3, r7, #4
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	695b      	ldr	r3, [r3, #20]
 8001578:	2b00      	cmp	r3, #0
 800157a:	d069      	beq.n	8001650 <HAL_RCC_OscConfig+0x6c8>
 800157c:	2301      	movs	r3, #1
 800157e:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001582:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8001586:	fa93 f3a3 	rbit	r3, r3
 800158a:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
  return result;
 800158e:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001592:	fab3 f383 	clz	r3, r3
 8001596:	b2db      	uxtb	r3, r3
 8001598:	461a      	mov	r2, r3
 800159a:	4b0b      	ldr	r3, [pc, #44]	; (80015c8 <HAL_RCC_OscConfig+0x640>)
 800159c:	4413      	add	r3, r2
 800159e:	009b      	lsls	r3, r3, #2
 80015a0:	461a      	mov	r2, r3
 80015a2:	2301      	movs	r3, #1
 80015a4:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80015a6:	f7ff fa1d 	bl	80009e4 <HAL_GetTick>
 80015aa:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80015ae:	e00d      	b.n	80015cc <HAL_RCC_OscConfig+0x644>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80015b0:	f7ff fa18 	bl	80009e4 <HAL_GetTick>
 80015b4:	4602      	mov	r2, r0
 80015b6:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80015ba:	1ad3      	subs	r3, r2, r3
 80015bc:	2b02      	cmp	r3, #2
 80015be:	d905      	bls.n	80015cc <HAL_RCC_OscConfig+0x644>
        {
          return HAL_TIMEOUT;
 80015c0:	2303      	movs	r3, #3
 80015c2:	e3ef      	b.n	8001da4 <HAL_RCC_OscConfig+0xe1c>
 80015c4:	40021000 	.word	0x40021000
 80015c8:	10908120 	.word	0x10908120
 80015cc:	2302      	movs	r3, #2
 80015ce:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80015d2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80015d6:	fa93 f2a3 	rbit	r2, r3
 80015da:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80015de:	601a      	str	r2, [r3, #0]
 80015e0:	f507 7382 	add.w	r3, r7, #260	; 0x104
 80015e4:	2202      	movs	r2, #2
 80015e6:	601a      	str	r2, [r3, #0]
 80015e8:	f507 7382 	add.w	r3, r7, #260	; 0x104
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	fa93 f2a3 	rbit	r2, r3
 80015f2:	f507 7380 	add.w	r3, r7, #256	; 0x100
 80015f6:	601a      	str	r2, [r3, #0]
 80015f8:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 80015fc:	2202      	movs	r2, #2
 80015fe:	601a      	str	r2, [r3, #0]
 8001600:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	fa93 f2a3 	rbit	r2, r3
 800160a:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 800160e:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001610:	4ba4      	ldr	r3, [pc, #656]	; (80018a4 <HAL_RCC_OscConfig+0x91c>)
 8001612:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001614:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8001618:	2102      	movs	r1, #2
 800161a:	6019      	str	r1, [r3, #0]
 800161c:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	fa93 f1a3 	rbit	r1, r3
 8001626:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 800162a:	6019      	str	r1, [r3, #0]
  return result;
 800162c:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	fab3 f383 	clz	r3, r3
 8001636:	b2db      	uxtb	r3, r3
 8001638:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800163c:	b2db      	uxtb	r3, r3
 800163e:	f003 031f 	and.w	r3, r3, #31
 8001642:	2101      	movs	r1, #1
 8001644:	fa01 f303 	lsl.w	r3, r1, r3
 8001648:	4013      	ands	r3, r2
 800164a:	2b00      	cmp	r3, #0
 800164c:	d0b0      	beq.n	80015b0 <HAL_RCC_OscConfig+0x628>
 800164e:	e06a      	b.n	8001726 <HAL_RCC_OscConfig+0x79e>
 8001650:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8001654:	2201      	movs	r2, #1
 8001656:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001658:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	fa93 f2a3 	rbit	r2, r3
 8001662:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8001666:	601a      	str	r2, [r3, #0]
  return result;
 8001668:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 800166c:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800166e:	fab3 f383 	clz	r3, r3
 8001672:	b2db      	uxtb	r3, r3
 8001674:	461a      	mov	r2, r3
 8001676:	4b8c      	ldr	r3, [pc, #560]	; (80018a8 <HAL_RCC_OscConfig+0x920>)
 8001678:	4413      	add	r3, r2
 800167a:	009b      	lsls	r3, r3, #2
 800167c:	461a      	mov	r2, r3
 800167e:	2300      	movs	r3, #0
 8001680:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001682:	f7ff f9af 	bl	80009e4 <HAL_GetTick>
 8001686:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800168a:	e009      	b.n	80016a0 <HAL_RCC_OscConfig+0x718>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800168c:	f7ff f9aa 	bl	80009e4 <HAL_GetTick>
 8001690:	4602      	mov	r2, r0
 8001692:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001696:	1ad3      	subs	r3, r2, r3
 8001698:	2b02      	cmp	r3, #2
 800169a:	d901      	bls.n	80016a0 <HAL_RCC_OscConfig+0x718>
        {
          return HAL_TIMEOUT;
 800169c:	2303      	movs	r3, #3
 800169e:	e381      	b.n	8001da4 <HAL_RCC_OscConfig+0xe1c>
 80016a0:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 80016a4:	2202      	movs	r2, #2
 80016a6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80016a8:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	fa93 f2a3 	rbit	r2, r3
 80016b2:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 80016b6:	601a      	str	r2, [r3, #0]
 80016b8:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 80016bc:	2202      	movs	r2, #2
 80016be:	601a      	str	r2, [r3, #0]
 80016c0:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	fa93 f2a3 	rbit	r2, r3
 80016ca:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 80016ce:	601a      	str	r2, [r3, #0]
 80016d0:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 80016d4:	2202      	movs	r2, #2
 80016d6:	601a      	str	r2, [r3, #0]
 80016d8:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	fa93 f2a3 	rbit	r2, r3
 80016e2:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 80016e6:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80016e8:	4b6e      	ldr	r3, [pc, #440]	; (80018a4 <HAL_RCC_OscConfig+0x91c>)
 80016ea:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80016ec:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 80016f0:	2102      	movs	r1, #2
 80016f2:	6019      	str	r1, [r3, #0]
 80016f4:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	fa93 f1a3 	rbit	r1, r3
 80016fe:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8001702:	6019      	str	r1, [r3, #0]
  return result;
 8001704:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	fab3 f383 	clz	r3, r3
 800170e:	b2db      	uxtb	r3, r3
 8001710:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8001714:	b2db      	uxtb	r3, r3
 8001716:	f003 031f 	and.w	r3, r3, #31
 800171a:	2101      	movs	r1, #1
 800171c:	fa01 f303 	lsl.w	r3, r1, r3
 8001720:	4013      	ands	r3, r2
 8001722:	2b00      	cmp	r3, #0
 8001724:	d1b2      	bne.n	800168c <HAL_RCC_OscConfig+0x704>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001726:	1d3b      	adds	r3, r7, #4
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	f003 0304 	and.w	r3, r3, #4
 8001730:	2b00      	cmp	r3, #0
 8001732:	f000 8157 	beq.w	80019e4 <HAL_RCC_OscConfig+0xa5c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001736:	2300      	movs	r3, #0
 8001738:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800173c:	4b59      	ldr	r3, [pc, #356]	; (80018a4 <HAL_RCC_OscConfig+0x91c>)
 800173e:	69db      	ldr	r3, [r3, #28]
 8001740:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001744:	2b00      	cmp	r3, #0
 8001746:	d112      	bne.n	800176e <HAL_RCC_OscConfig+0x7e6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001748:	4b56      	ldr	r3, [pc, #344]	; (80018a4 <HAL_RCC_OscConfig+0x91c>)
 800174a:	69db      	ldr	r3, [r3, #28]
 800174c:	4a55      	ldr	r2, [pc, #340]	; (80018a4 <HAL_RCC_OscConfig+0x91c>)
 800174e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001752:	61d3      	str	r3, [r2, #28]
 8001754:	4b53      	ldr	r3, [pc, #332]	; (80018a4 <HAL_RCC_OscConfig+0x91c>)
 8001756:	69db      	ldr	r3, [r3, #28]
 8001758:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 800175c:	f107 030c 	add.w	r3, r7, #12
 8001760:	601a      	str	r2, [r3, #0]
 8001762:	f107 030c 	add.w	r3, r7, #12
 8001766:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8001768:	2301      	movs	r3, #1
 800176a:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800176e:	4b4f      	ldr	r3, [pc, #316]	; (80018ac <HAL_RCC_OscConfig+0x924>)
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001776:	2b00      	cmp	r3, #0
 8001778:	d11a      	bne.n	80017b0 <HAL_RCC_OscConfig+0x828>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800177a:	4b4c      	ldr	r3, [pc, #304]	; (80018ac <HAL_RCC_OscConfig+0x924>)
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	4a4b      	ldr	r2, [pc, #300]	; (80018ac <HAL_RCC_OscConfig+0x924>)
 8001780:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001784:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001786:	f7ff f92d 	bl	80009e4 <HAL_GetTick>
 800178a:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800178e:	e009      	b.n	80017a4 <HAL_RCC_OscConfig+0x81c>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001790:	f7ff f928 	bl	80009e4 <HAL_GetTick>
 8001794:	4602      	mov	r2, r0
 8001796:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800179a:	1ad3      	subs	r3, r2, r3
 800179c:	2b64      	cmp	r3, #100	; 0x64
 800179e:	d901      	bls.n	80017a4 <HAL_RCC_OscConfig+0x81c>
        {
          return HAL_TIMEOUT;
 80017a0:	2303      	movs	r3, #3
 80017a2:	e2ff      	b.n	8001da4 <HAL_RCC_OscConfig+0xe1c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80017a4:	4b41      	ldr	r3, [pc, #260]	; (80018ac <HAL_RCC_OscConfig+0x924>)
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80017ac:	2b00      	cmp	r3, #0
 80017ae:	d0ef      	beq.n	8001790 <HAL_RCC_OscConfig+0x808>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80017b0:	1d3b      	adds	r3, r7, #4
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	689b      	ldr	r3, [r3, #8]
 80017b6:	2b01      	cmp	r3, #1
 80017b8:	d106      	bne.n	80017c8 <HAL_RCC_OscConfig+0x840>
 80017ba:	4b3a      	ldr	r3, [pc, #232]	; (80018a4 <HAL_RCC_OscConfig+0x91c>)
 80017bc:	6a1b      	ldr	r3, [r3, #32]
 80017be:	4a39      	ldr	r2, [pc, #228]	; (80018a4 <HAL_RCC_OscConfig+0x91c>)
 80017c0:	f043 0301 	orr.w	r3, r3, #1
 80017c4:	6213      	str	r3, [r2, #32]
 80017c6:	e02f      	b.n	8001828 <HAL_RCC_OscConfig+0x8a0>
 80017c8:	1d3b      	adds	r3, r7, #4
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	689b      	ldr	r3, [r3, #8]
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	d10c      	bne.n	80017ec <HAL_RCC_OscConfig+0x864>
 80017d2:	4b34      	ldr	r3, [pc, #208]	; (80018a4 <HAL_RCC_OscConfig+0x91c>)
 80017d4:	6a1b      	ldr	r3, [r3, #32]
 80017d6:	4a33      	ldr	r2, [pc, #204]	; (80018a4 <HAL_RCC_OscConfig+0x91c>)
 80017d8:	f023 0301 	bic.w	r3, r3, #1
 80017dc:	6213      	str	r3, [r2, #32]
 80017de:	4b31      	ldr	r3, [pc, #196]	; (80018a4 <HAL_RCC_OscConfig+0x91c>)
 80017e0:	6a1b      	ldr	r3, [r3, #32]
 80017e2:	4a30      	ldr	r2, [pc, #192]	; (80018a4 <HAL_RCC_OscConfig+0x91c>)
 80017e4:	f023 0304 	bic.w	r3, r3, #4
 80017e8:	6213      	str	r3, [r2, #32]
 80017ea:	e01d      	b.n	8001828 <HAL_RCC_OscConfig+0x8a0>
 80017ec:	1d3b      	adds	r3, r7, #4
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	689b      	ldr	r3, [r3, #8]
 80017f2:	2b05      	cmp	r3, #5
 80017f4:	d10c      	bne.n	8001810 <HAL_RCC_OscConfig+0x888>
 80017f6:	4b2b      	ldr	r3, [pc, #172]	; (80018a4 <HAL_RCC_OscConfig+0x91c>)
 80017f8:	6a1b      	ldr	r3, [r3, #32]
 80017fa:	4a2a      	ldr	r2, [pc, #168]	; (80018a4 <HAL_RCC_OscConfig+0x91c>)
 80017fc:	f043 0304 	orr.w	r3, r3, #4
 8001800:	6213      	str	r3, [r2, #32]
 8001802:	4b28      	ldr	r3, [pc, #160]	; (80018a4 <HAL_RCC_OscConfig+0x91c>)
 8001804:	6a1b      	ldr	r3, [r3, #32]
 8001806:	4a27      	ldr	r2, [pc, #156]	; (80018a4 <HAL_RCC_OscConfig+0x91c>)
 8001808:	f043 0301 	orr.w	r3, r3, #1
 800180c:	6213      	str	r3, [r2, #32]
 800180e:	e00b      	b.n	8001828 <HAL_RCC_OscConfig+0x8a0>
 8001810:	4b24      	ldr	r3, [pc, #144]	; (80018a4 <HAL_RCC_OscConfig+0x91c>)
 8001812:	6a1b      	ldr	r3, [r3, #32]
 8001814:	4a23      	ldr	r2, [pc, #140]	; (80018a4 <HAL_RCC_OscConfig+0x91c>)
 8001816:	f023 0301 	bic.w	r3, r3, #1
 800181a:	6213      	str	r3, [r2, #32]
 800181c:	4b21      	ldr	r3, [pc, #132]	; (80018a4 <HAL_RCC_OscConfig+0x91c>)
 800181e:	6a1b      	ldr	r3, [r3, #32]
 8001820:	4a20      	ldr	r2, [pc, #128]	; (80018a4 <HAL_RCC_OscConfig+0x91c>)
 8001822:	f023 0304 	bic.w	r3, r3, #4
 8001826:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001828:	1d3b      	adds	r3, r7, #4
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	689b      	ldr	r3, [r3, #8]
 800182e:	2b00      	cmp	r3, #0
 8001830:	d06a      	beq.n	8001908 <HAL_RCC_OscConfig+0x980>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001832:	f7ff f8d7 	bl	80009e4 <HAL_GetTick>
 8001836:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800183a:	e00b      	b.n	8001854 <HAL_RCC_OscConfig+0x8cc>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800183c:	f7ff f8d2 	bl	80009e4 <HAL_GetTick>
 8001840:	4602      	mov	r2, r0
 8001842:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001846:	1ad3      	subs	r3, r2, r3
 8001848:	f241 3288 	movw	r2, #5000	; 0x1388
 800184c:	4293      	cmp	r3, r2
 800184e:	d901      	bls.n	8001854 <HAL_RCC_OscConfig+0x8cc>
        {
          return HAL_TIMEOUT;
 8001850:	2303      	movs	r3, #3
 8001852:	e2a7      	b.n	8001da4 <HAL_RCC_OscConfig+0xe1c>
 8001854:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8001858:	2202      	movs	r2, #2
 800185a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800185c:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	fa93 f2a3 	rbit	r2, r3
 8001866:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 800186a:	601a      	str	r2, [r3, #0]
 800186c:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8001870:	2202      	movs	r2, #2
 8001872:	601a      	str	r2, [r3, #0]
 8001874:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	fa93 f2a3 	rbit	r2, r3
 800187e:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8001882:	601a      	str	r2, [r3, #0]
  return result;
 8001884:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8001888:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800188a:	fab3 f383 	clz	r3, r3
 800188e:	b2db      	uxtb	r3, r3
 8001890:	095b      	lsrs	r3, r3, #5
 8001892:	b2db      	uxtb	r3, r3
 8001894:	f043 0302 	orr.w	r3, r3, #2
 8001898:	b2db      	uxtb	r3, r3
 800189a:	2b02      	cmp	r3, #2
 800189c:	d108      	bne.n	80018b0 <HAL_RCC_OscConfig+0x928>
 800189e:	4b01      	ldr	r3, [pc, #4]	; (80018a4 <HAL_RCC_OscConfig+0x91c>)
 80018a0:	6a1b      	ldr	r3, [r3, #32]
 80018a2:	e013      	b.n	80018cc <HAL_RCC_OscConfig+0x944>
 80018a4:	40021000 	.word	0x40021000
 80018a8:	10908120 	.word	0x10908120
 80018ac:	40007000 	.word	0x40007000
 80018b0:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 80018b4:	2202      	movs	r2, #2
 80018b6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018b8:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	fa93 f2a3 	rbit	r2, r3
 80018c2:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 80018c6:	601a      	str	r2, [r3, #0]
 80018c8:	4bc0      	ldr	r3, [pc, #768]	; (8001bcc <HAL_RCC_OscConfig+0xc44>)
 80018ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018cc:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 80018d0:	2102      	movs	r1, #2
 80018d2:	6011      	str	r1, [r2, #0]
 80018d4:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 80018d8:	6812      	ldr	r2, [r2, #0]
 80018da:	fa92 f1a2 	rbit	r1, r2
 80018de:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 80018e2:	6011      	str	r1, [r2, #0]
  return result;
 80018e4:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 80018e8:	6812      	ldr	r2, [r2, #0]
 80018ea:	fab2 f282 	clz	r2, r2
 80018ee:	b2d2      	uxtb	r2, r2
 80018f0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80018f4:	b2d2      	uxtb	r2, r2
 80018f6:	f002 021f 	and.w	r2, r2, #31
 80018fa:	2101      	movs	r1, #1
 80018fc:	fa01 f202 	lsl.w	r2, r1, r2
 8001900:	4013      	ands	r3, r2
 8001902:	2b00      	cmp	r3, #0
 8001904:	d09a      	beq.n	800183c <HAL_RCC_OscConfig+0x8b4>
 8001906:	e063      	b.n	80019d0 <HAL_RCC_OscConfig+0xa48>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001908:	f7ff f86c 	bl	80009e4 <HAL_GetTick>
 800190c:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001910:	e00b      	b.n	800192a <HAL_RCC_OscConfig+0x9a2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001912:	f7ff f867 	bl	80009e4 <HAL_GetTick>
 8001916:	4602      	mov	r2, r0
 8001918:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800191c:	1ad3      	subs	r3, r2, r3
 800191e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001922:	4293      	cmp	r3, r2
 8001924:	d901      	bls.n	800192a <HAL_RCC_OscConfig+0x9a2>
        {
          return HAL_TIMEOUT;
 8001926:	2303      	movs	r3, #3
 8001928:	e23c      	b.n	8001da4 <HAL_RCC_OscConfig+0xe1c>
 800192a:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 800192e:	2202      	movs	r2, #2
 8001930:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001932:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	fa93 f2a3 	rbit	r2, r3
 800193c:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8001940:	601a      	str	r2, [r3, #0]
 8001942:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001946:	2202      	movs	r2, #2
 8001948:	601a      	str	r2, [r3, #0]
 800194a:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	fa93 f2a3 	rbit	r2, r3
 8001954:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8001958:	601a      	str	r2, [r3, #0]
  return result;
 800195a:	f107 0398 	add.w	r3, r7, #152	; 0x98
 800195e:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001960:	fab3 f383 	clz	r3, r3
 8001964:	b2db      	uxtb	r3, r3
 8001966:	095b      	lsrs	r3, r3, #5
 8001968:	b2db      	uxtb	r3, r3
 800196a:	f043 0302 	orr.w	r3, r3, #2
 800196e:	b2db      	uxtb	r3, r3
 8001970:	2b02      	cmp	r3, #2
 8001972:	d102      	bne.n	800197a <HAL_RCC_OscConfig+0x9f2>
 8001974:	4b95      	ldr	r3, [pc, #596]	; (8001bcc <HAL_RCC_OscConfig+0xc44>)
 8001976:	6a1b      	ldr	r3, [r3, #32]
 8001978:	e00d      	b.n	8001996 <HAL_RCC_OscConfig+0xa0e>
 800197a:	f107 0394 	add.w	r3, r7, #148	; 0x94
 800197e:	2202      	movs	r2, #2
 8001980:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001982:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	fa93 f2a3 	rbit	r2, r3
 800198c:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8001990:	601a      	str	r2, [r3, #0]
 8001992:	4b8e      	ldr	r3, [pc, #568]	; (8001bcc <HAL_RCC_OscConfig+0xc44>)
 8001994:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001996:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 800199a:	2102      	movs	r1, #2
 800199c:	6011      	str	r1, [r2, #0]
 800199e:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 80019a2:	6812      	ldr	r2, [r2, #0]
 80019a4:	fa92 f1a2 	rbit	r1, r2
 80019a8:	f107 0288 	add.w	r2, r7, #136	; 0x88
 80019ac:	6011      	str	r1, [r2, #0]
  return result;
 80019ae:	f107 0288 	add.w	r2, r7, #136	; 0x88
 80019b2:	6812      	ldr	r2, [r2, #0]
 80019b4:	fab2 f282 	clz	r2, r2
 80019b8:	b2d2      	uxtb	r2, r2
 80019ba:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80019be:	b2d2      	uxtb	r2, r2
 80019c0:	f002 021f 	and.w	r2, r2, #31
 80019c4:	2101      	movs	r1, #1
 80019c6:	fa01 f202 	lsl.w	r2, r1, r2
 80019ca:	4013      	ands	r3, r2
 80019cc:	2b00      	cmp	r3, #0
 80019ce:	d1a0      	bne.n	8001912 <HAL_RCC_OscConfig+0x98a>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80019d0:	f897 3207 	ldrb.w	r3, [r7, #519]	; 0x207
 80019d4:	2b01      	cmp	r3, #1
 80019d6:	d105      	bne.n	80019e4 <HAL_RCC_OscConfig+0xa5c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80019d8:	4b7c      	ldr	r3, [pc, #496]	; (8001bcc <HAL_RCC_OscConfig+0xc44>)
 80019da:	69db      	ldr	r3, [r3, #28]
 80019dc:	4a7b      	ldr	r2, [pc, #492]	; (8001bcc <HAL_RCC_OscConfig+0xc44>)
 80019de:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80019e2:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80019e4:	1d3b      	adds	r3, r7, #4
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	699b      	ldr	r3, [r3, #24]
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	f000 81d9 	beq.w	8001da2 <HAL_RCC_OscConfig+0xe1a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80019f0:	4b76      	ldr	r3, [pc, #472]	; (8001bcc <HAL_RCC_OscConfig+0xc44>)
 80019f2:	685b      	ldr	r3, [r3, #4]
 80019f4:	f003 030c 	and.w	r3, r3, #12
 80019f8:	2b08      	cmp	r3, #8
 80019fa:	f000 81a6 	beq.w	8001d4a <HAL_RCC_OscConfig+0xdc2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80019fe:	1d3b      	adds	r3, r7, #4
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	699b      	ldr	r3, [r3, #24]
 8001a04:	2b02      	cmp	r3, #2
 8001a06:	f040 811e 	bne.w	8001c46 <HAL_RCC_OscConfig+0xcbe>
 8001a0a:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8001a0e:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001a12:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a14:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	fa93 f2a3 	rbit	r2, r3
 8001a1e:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8001a22:	601a      	str	r2, [r3, #0]
  return result;
 8001a24:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8001a28:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001a2a:	fab3 f383 	clz	r3, r3
 8001a2e:	b2db      	uxtb	r3, r3
 8001a30:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001a34:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001a38:	009b      	lsls	r3, r3, #2
 8001a3a:	461a      	mov	r2, r3
 8001a3c:	2300      	movs	r3, #0
 8001a3e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a40:	f7fe ffd0 	bl	80009e4 <HAL_GetTick>
 8001a44:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001a48:	e009      	b.n	8001a5e <HAL_RCC_OscConfig+0xad6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001a4a:	f7fe ffcb 	bl	80009e4 <HAL_GetTick>
 8001a4e:	4602      	mov	r2, r0
 8001a50:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001a54:	1ad3      	subs	r3, r2, r3
 8001a56:	2b02      	cmp	r3, #2
 8001a58:	d901      	bls.n	8001a5e <HAL_RCC_OscConfig+0xad6>
          {
            return HAL_TIMEOUT;
 8001a5a:	2303      	movs	r3, #3
 8001a5c:	e1a2      	b.n	8001da4 <HAL_RCC_OscConfig+0xe1c>
 8001a5e:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8001a62:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001a66:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a68:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	fa93 f2a3 	rbit	r2, r3
 8001a72:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8001a76:	601a      	str	r2, [r3, #0]
  return result;
 8001a78:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8001a7c:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001a7e:	fab3 f383 	clz	r3, r3
 8001a82:	b2db      	uxtb	r3, r3
 8001a84:	095b      	lsrs	r3, r3, #5
 8001a86:	b2db      	uxtb	r3, r3
 8001a88:	f043 0301 	orr.w	r3, r3, #1
 8001a8c:	b2db      	uxtb	r3, r3
 8001a8e:	2b01      	cmp	r3, #1
 8001a90:	d102      	bne.n	8001a98 <HAL_RCC_OscConfig+0xb10>
 8001a92:	4b4e      	ldr	r3, [pc, #312]	; (8001bcc <HAL_RCC_OscConfig+0xc44>)
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	e01b      	b.n	8001ad0 <HAL_RCC_OscConfig+0xb48>
 8001a98:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8001a9c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001aa0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001aa2:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	fa93 f2a3 	rbit	r2, r3
 8001aac:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8001ab0:	601a      	str	r2, [r3, #0]
 8001ab2:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8001ab6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001aba:	601a      	str	r2, [r3, #0]
 8001abc:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	fa93 f2a3 	rbit	r2, r3
 8001ac6:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8001aca:	601a      	str	r2, [r3, #0]
 8001acc:	4b3f      	ldr	r3, [pc, #252]	; (8001bcc <HAL_RCC_OscConfig+0xc44>)
 8001ace:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ad0:	f107 0264 	add.w	r2, r7, #100	; 0x64
 8001ad4:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8001ad8:	6011      	str	r1, [r2, #0]
 8001ada:	f107 0264 	add.w	r2, r7, #100	; 0x64
 8001ade:	6812      	ldr	r2, [r2, #0]
 8001ae0:	fa92 f1a2 	rbit	r1, r2
 8001ae4:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8001ae8:	6011      	str	r1, [r2, #0]
  return result;
 8001aea:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8001aee:	6812      	ldr	r2, [r2, #0]
 8001af0:	fab2 f282 	clz	r2, r2
 8001af4:	b2d2      	uxtb	r2, r2
 8001af6:	f042 0220 	orr.w	r2, r2, #32
 8001afa:	b2d2      	uxtb	r2, r2
 8001afc:	f002 021f 	and.w	r2, r2, #31
 8001b00:	2101      	movs	r1, #1
 8001b02:	fa01 f202 	lsl.w	r2, r1, r2
 8001b06:	4013      	ands	r3, r2
 8001b08:	2b00      	cmp	r3, #0
 8001b0a:	d19e      	bne.n	8001a4a <HAL_RCC_OscConfig+0xac2>
          }
        }

#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001b0c:	4b2f      	ldr	r3, [pc, #188]	; (8001bcc <HAL_RCC_OscConfig+0xc44>)
 8001b0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b10:	f023 020f 	bic.w	r2, r3, #15
 8001b14:	1d3b      	adds	r3, r7, #4
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b1a:	492c      	ldr	r1, [pc, #176]	; (8001bcc <HAL_RCC_OscConfig+0xc44>)
 8001b1c:	4313      	orrs	r3, r2
 8001b1e:	62cb      	str	r3, [r1, #44]	; 0x2c
 8001b20:	4b2a      	ldr	r3, [pc, #168]	; (8001bcc <HAL_RCC_OscConfig+0xc44>)
 8001b22:	685b      	ldr	r3, [r3, #4]
 8001b24:	f423 1276 	bic.w	r2, r3, #4030464	; 0x3d8000
 8001b28:	1d3b      	adds	r3, r7, #4
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	6a19      	ldr	r1, [r3, #32]
 8001b2e:	1d3b      	adds	r3, r7, #4
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	69db      	ldr	r3, [r3, #28]
 8001b34:	430b      	orrs	r3, r1
 8001b36:	4925      	ldr	r1, [pc, #148]	; (8001bcc <HAL_RCC_OscConfig+0xc44>)
 8001b38:	4313      	orrs	r3, r2
 8001b3a:	604b      	str	r3, [r1, #4]
 8001b3c:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001b40:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001b44:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b46:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	fa93 f2a3 	rbit	r2, r3
 8001b50:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001b54:	601a      	str	r2, [r3, #0]
  return result;
 8001b56:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001b5a:	681b      	ldr	r3, [r3, #0]
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001b5c:	fab3 f383 	clz	r3, r3
 8001b60:	b2db      	uxtb	r3, r3
 8001b62:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001b66:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001b6a:	009b      	lsls	r3, r3, #2
 8001b6c:	461a      	mov	r2, r3
 8001b6e:	2301      	movs	r3, #1
 8001b70:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b72:	f7fe ff37 	bl	80009e4 <HAL_GetTick>
 8001b76:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001b7a:	e009      	b.n	8001b90 <HAL_RCC_OscConfig+0xc08>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001b7c:	f7fe ff32 	bl	80009e4 <HAL_GetTick>
 8001b80:	4602      	mov	r2, r0
 8001b82:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001b86:	1ad3      	subs	r3, r2, r3
 8001b88:	2b02      	cmp	r3, #2
 8001b8a:	d901      	bls.n	8001b90 <HAL_RCC_OscConfig+0xc08>
          {
            return HAL_TIMEOUT;
 8001b8c:	2303      	movs	r3, #3
 8001b8e:	e109      	b.n	8001da4 <HAL_RCC_OscConfig+0xe1c>
 8001b90:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001b94:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001b98:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b9a:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	fa93 f2a3 	rbit	r2, r3
 8001ba4:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8001ba8:	601a      	str	r2, [r3, #0]
  return result;
 8001baa:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8001bae:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001bb0:	fab3 f383 	clz	r3, r3
 8001bb4:	b2db      	uxtb	r3, r3
 8001bb6:	095b      	lsrs	r3, r3, #5
 8001bb8:	b2db      	uxtb	r3, r3
 8001bba:	f043 0301 	orr.w	r3, r3, #1
 8001bbe:	b2db      	uxtb	r3, r3
 8001bc0:	2b01      	cmp	r3, #1
 8001bc2:	d105      	bne.n	8001bd0 <HAL_RCC_OscConfig+0xc48>
 8001bc4:	4b01      	ldr	r3, [pc, #4]	; (8001bcc <HAL_RCC_OscConfig+0xc44>)
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	e01e      	b.n	8001c08 <HAL_RCC_OscConfig+0xc80>
 8001bca:	bf00      	nop
 8001bcc:	40021000 	.word	0x40021000
 8001bd0:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001bd4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001bd8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001bda:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	fa93 f2a3 	rbit	r2, r3
 8001be4:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001be8:	601a      	str	r2, [r3, #0]
 8001bea:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8001bee:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001bf2:	601a      	str	r2, [r3, #0]
 8001bf4:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	fa93 f2a3 	rbit	r2, r3
 8001bfe:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001c02:	601a      	str	r2, [r3, #0]
 8001c04:	4b6a      	ldr	r3, [pc, #424]	; (8001db0 <HAL_RCC_OscConfig+0xe28>)
 8001c06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c08:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 8001c0c:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8001c10:	6011      	str	r1, [r2, #0]
 8001c12:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 8001c16:	6812      	ldr	r2, [r2, #0]
 8001c18:	fa92 f1a2 	rbit	r1, r2
 8001c1c:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8001c20:	6011      	str	r1, [r2, #0]
  return result;
 8001c22:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8001c26:	6812      	ldr	r2, [r2, #0]
 8001c28:	fab2 f282 	clz	r2, r2
 8001c2c:	b2d2      	uxtb	r2, r2
 8001c2e:	f042 0220 	orr.w	r2, r2, #32
 8001c32:	b2d2      	uxtb	r2, r2
 8001c34:	f002 021f 	and.w	r2, r2, #31
 8001c38:	2101      	movs	r1, #1
 8001c3a:	fa01 f202 	lsl.w	r2, r1, r2
 8001c3e:	4013      	ands	r3, r2
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	d09b      	beq.n	8001b7c <HAL_RCC_OscConfig+0xbf4>
 8001c44:	e0ad      	b.n	8001da2 <HAL_RCC_OscConfig+0xe1a>
 8001c46:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001c4a:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001c4e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c50:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	fa93 f2a3 	rbit	r2, r3
 8001c5a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001c5e:	601a      	str	r2, [r3, #0]
  return result;
 8001c60:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001c64:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001c66:	fab3 f383 	clz	r3, r3
 8001c6a:	b2db      	uxtb	r3, r3
 8001c6c:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001c70:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001c74:	009b      	lsls	r3, r3, #2
 8001c76:	461a      	mov	r2, r3
 8001c78:	2300      	movs	r3, #0
 8001c7a:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c7c:	f7fe feb2 	bl	80009e4 <HAL_GetTick>
 8001c80:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001c84:	e009      	b.n	8001c9a <HAL_RCC_OscConfig+0xd12>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001c86:	f7fe fead 	bl	80009e4 <HAL_GetTick>
 8001c8a:	4602      	mov	r2, r0
 8001c8c:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001c90:	1ad3      	subs	r3, r2, r3
 8001c92:	2b02      	cmp	r3, #2
 8001c94:	d901      	bls.n	8001c9a <HAL_RCC_OscConfig+0xd12>
          {
            return HAL_TIMEOUT;
 8001c96:	2303      	movs	r3, #3
 8001c98:	e084      	b.n	8001da4 <HAL_RCC_OscConfig+0xe1c>
 8001c9a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001c9e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001ca2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ca4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	fa93 f2a3 	rbit	r2, r3
 8001cae:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001cb2:	601a      	str	r2, [r3, #0]
  return result;
 8001cb4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001cb8:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001cba:	fab3 f383 	clz	r3, r3
 8001cbe:	b2db      	uxtb	r3, r3
 8001cc0:	095b      	lsrs	r3, r3, #5
 8001cc2:	b2db      	uxtb	r3, r3
 8001cc4:	f043 0301 	orr.w	r3, r3, #1
 8001cc8:	b2db      	uxtb	r3, r3
 8001cca:	2b01      	cmp	r3, #1
 8001ccc:	d102      	bne.n	8001cd4 <HAL_RCC_OscConfig+0xd4c>
 8001cce:	4b38      	ldr	r3, [pc, #224]	; (8001db0 <HAL_RCC_OscConfig+0xe28>)
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	e01b      	b.n	8001d0c <HAL_RCC_OscConfig+0xd84>
 8001cd4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001cd8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001cdc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001cde:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	fa93 f2a3 	rbit	r2, r3
 8001ce8:	f107 0320 	add.w	r3, r7, #32
 8001cec:	601a      	str	r2, [r3, #0]
 8001cee:	f107 031c 	add.w	r3, r7, #28
 8001cf2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001cf6:	601a      	str	r2, [r3, #0]
 8001cf8:	f107 031c 	add.w	r3, r7, #28
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	fa93 f2a3 	rbit	r2, r3
 8001d02:	f107 0318 	add.w	r3, r7, #24
 8001d06:	601a      	str	r2, [r3, #0]
 8001d08:	4b29      	ldr	r3, [pc, #164]	; (8001db0 <HAL_RCC_OscConfig+0xe28>)
 8001d0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d0c:	f107 0214 	add.w	r2, r7, #20
 8001d10:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8001d14:	6011      	str	r1, [r2, #0]
 8001d16:	f107 0214 	add.w	r2, r7, #20
 8001d1a:	6812      	ldr	r2, [r2, #0]
 8001d1c:	fa92 f1a2 	rbit	r1, r2
 8001d20:	f107 0210 	add.w	r2, r7, #16
 8001d24:	6011      	str	r1, [r2, #0]
  return result;
 8001d26:	f107 0210 	add.w	r2, r7, #16
 8001d2a:	6812      	ldr	r2, [r2, #0]
 8001d2c:	fab2 f282 	clz	r2, r2
 8001d30:	b2d2      	uxtb	r2, r2
 8001d32:	f042 0220 	orr.w	r2, r2, #32
 8001d36:	b2d2      	uxtb	r2, r2
 8001d38:	f002 021f 	and.w	r2, r2, #31
 8001d3c:	2101      	movs	r1, #1
 8001d3e:	fa01 f202 	lsl.w	r2, r1, r2
 8001d42:	4013      	ands	r3, r2
 8001d44:	2b00      	cmp	r3, #0
 8001d46:	d19e      	bne.n	8001c86 <HAL_RCC_OscConfig+0xcfe>
 8001d48:	e02b      	b.n	8001da2 <HAL_RCC_OscConfig+0xe1a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001d4a:	1d3b      	adds	r3, r7, #4
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	699b      	ldr	r3, [r3, #24]
 8001d50:	2b01      	cmp	r3, #1
 8001d52:	d101      	bne.n	8001d58 <HAL_RCC_OscConfig+0xdd0>
      {
        return HAL_ERROR;
 8001d54:	2301      	movs	r3, #1
 8001d56:	e025      	b.n	8001da4 <HAL_RCC_OscConfig+0xe1c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001d58:	4b15      	ldr	r3, [pc, #84]	; (8001db0 <HAL_RCC_OscConfig+0xe28>)
 8001d5a:	685b      	ldr	r3, [r3, #4]
 8001d5c:	f8c7 31fc 	str.w	r3, [r7, #508]	; 0x1fc
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        pll_config2 = RCC->CFGR2;
 8001d60:	4b13      	ldr	r3, [pc, #76]	; (8001db0 <HAL_RCC_OscConfig+0xe28>)
 8001d62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d64:	f8c7 31f8 	str.w	r3, [r7, #504]	; 0x1f8
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8001d68:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8001d6c:	f403 32c0 	and.w	r2, r3, #98304	; 0x18000
 8001d70:	1d3b      	adds	r3, r7, #4
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	69db      	ldr	r3, [r3, #28]
 8001d76:	429a      	cmp	r2, r3
 8001d78:	d111      	bne.n	8001d9e <HAL_RCC_OscConfig+0xe16>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8001d7a:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8001d7e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001d82:	1d3b      	adds	r3, r7, #4
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8001d88:	429a      	cmp	r2, r3
 8001d8a:	d108      	bne.n	8001d9e <HAL_RCC_OscConfig+0xe16>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
 8001d8c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001d90:	f003 020f 	and.w	r2, r3, #15
 8001d94:	1d3b      	adds	r3, r7, #4
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8001d9a:	429a      	cmp	r2, r3
 8001d9c:	d001      	beq.n	8001da2 <HAL_RCC_OscConfig+0xe1a>
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
#endif
        {
          return HAL_ERROR;
 8001d9e:	2301      	movs	r3, #1
 8001da0:	e000      	b.n	8001da4 <HAL_RCC_OscConfig+0xe1c>
        }
      }
    }
  }

  return HAL_OK;
 8001da2:	2300      	movs	r3, #0
}
 8001da4:	4618      	mov	r0, r3
 8001da6:	f507 7702 	add.w	r7, r7, #520	; 0x208
 8001daa:	46bd      	mov	sp, r7
 8001dac:	bd80      	pop	{r7, pc}
 8001dae:	bf00      	nop
 8001db0:	40021000 	.word	0x40021000

08001db4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001db4:	b580      	push	{r7, lr}
 8001db6:	b09e      	sub	sp, #120	; 0x78
 8001db8:	af00      	add	r7, sp, #0
 8001dba:	6078      	str	r0, [r7, #4]
 8001dbc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001dbe:	2300      	movs	r3, #0
 8001dc0:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	d101      	bne.n	8001dcc <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8001dc8:	2301      	movs	r3, #1
 8001dca:	e162      	b.n	8002092 <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001dcc:	4b90      	ldr	r3, [pc, #576]	; (8002010 <HAL_RCC_ClockConfig+0x25c>)
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	f003 0307 	and.w	r3, r3, #7
 8001dd4:	683a      	ldr	r2, [r7, #0]
 8001dd6:	429a      	cmp	r2, r3
 8001dd8:	d910      	bls.n	8001dfc <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001dda:	4b8d      	ldr	r3, [pc, #564]	; (8002010 <HAL_RCC_ClockConfig+0x25c>)
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	f023 0207 	bic.w	r2, r3, #7
 8001de2:	498b      	ldr	r1, [pc, #556]	; (8002010 <HAL_RCC_ClockConfig+0x25c>)
 8001de4:	683b      	ldr	r3, [r7, #0]
 8001de6:	4313      	orrs	r3, r2
 8001de8:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001dea:	4b89      	ldr	r3, [pc, #548]	; (8002010 <HAL_RCC_ClockConfig+0x25c>)
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	f003 0307 	and.w	r3, r3, #7
 8001df2:	683a      	ldr	r2, [r7, #0]
 8001df4:	429a      	cmp	r2, r3
 8001df6:	d001      	beq.n	8001dfc <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001df8:	2301      	movs	r3, #1
 8001dfa:	e14a      	b.n	8002092 <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	f003 0302 	and.w	r3, r3, #2
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	d008      	beq.n	8001e1a <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001e08:	4b82      	ldr	r3, [pc, #520]	; (8002014 <HAL_RCC_ClockConfig+0x260>)
 8001e0a:	685b      	ldr	r3, [r3, #4]
 8001e0c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	689b      	ldr	r3, [r3, #8]
 8001e14:	497f      	ldr	r1, [pc, #508]	; (8002014 <HAL_RCC_ClockConfig+0x260>)
 8001e16:	4313      	orrs	r3, r2
 8001e18:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	f003 0301 	and.w	r3, r3, #1
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	f000 80dc 	beq.w	8001fe0 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	685b      	ldr	r3, [r3, #4]
 8001e2c:	2b01      	cmp	r3, #1
 8001e2e:	d13c      	bne.n	8001eaa <HAL_RCC_ClockConfig+0xf6>
 8001e30:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001e34:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e36:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001e38:	fa93 f3a3 	rbit	r3, r3
 8001e3c:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8001e3e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e40:	fab3 f383 	clz	r3, r3
 8001e44:	b2db      	uxtb	r3, r3
 8001e46:	095b      	lsrs	r3, r3, #5
 8001e48:	b2db      	uxtb	r3, r3
 8001e4a:	f043 0301 	orr.w	r3, r3, #1
 8001e4e:	b2db      	uxtb	r3, r3
 8001e50:	2b01      	cmp	r3, #1
 8001e52:	d102      	bne.n	8001e5a <HAL_RCC_ClockConfig+0xa6>
 8001e54:	4b6f      	ldr	r3, [pc, #444]	; (8002014 <HAL_RCC_ClockConfig+0x260>)
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	e00f      	b.n	8001e7a <HAL_RCC_ClockConfig+0xc6>
 8001e5a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001e5e:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e60:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001e62:	fa93 f3a3 	rbit	r3, r3
 8001e66:	667b      	str	r3, [r7, #100]	; 0x64
 8001e68:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001e6c:	663b      	str	r3, [r7, #96]	; 0x60
 8001e6e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001e70:	fa93 f3a3 	rbit	r3, r3
 8001e74:	65fb      	str	r3, [r7, #92]	; 0x5c
 8001e76:	4b67      	ldr	r3, [pc, #412]	; (8002014 <HAL_RCC_ClockConfig+0x260>)
 8001e78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e7a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001e7e:	65ba      	str	r2, [r7, #88]	; 0x58
 8001e80:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8001e82:	fa92 f2a2 	rbit	r2, r2
 8001e86:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8001e88:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8001e8a:	fab2 f282 	clz	r2, r2
 8001e8e:	b2d2      	uxtb	r2, r2
 8001e90:	f042 0220 	orr.w	r2, r2, #32
 8001e94:	b2d2      	uxtb	r2, r2
 8001e96:	f002 021f 	and.w	r2, r2, #31
 8001e9a:	2101      	movs	r1, #1
 8001e9c:	fa01 f202 	lsl.w	r2, r1, r2
 8001ea0:	4013      	ands	r3, r2
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d17b      	bne.n	8001f9e <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8001ea6:	2301      	movs	r3, #1
 8001ea8:	e0f3      	b.n	8002092 <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	685b      	ldr	r3, [r3, #4]
 8001eae:	2b02      	cmp	r3, #2
 8001eb0:	d13c      	bne.n	8001f2c <HAL_RCC_ClockConfig+0x178>
 8001eb2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001eb6:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001eb8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001eba:	fa93 f3a3 	rbit	r3, r3
 8001ebe:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8001ec0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001ec2:	fab3 f383 	clz	r3, r3
 8001ec6:	b2db      	uxtb	r3, r3
 8001ec8:	095b      	lsrs	r3, r3, #5
 8001eca:	b2db      	uxtb	r3, r3
 8001ecc:	f043 0301 	orr.w	r3, r3, #1
 8001ed0:	b2db      	uxtb	r3, r3
 8001ed2:	2b01      	cmp	r3, #1
 8001ed4:	d102      	bne.n	8001edc <HAL_RCC_ClockConfig+0x128>
 8001ed6:	4b4f      	ldr	r3, [pc, #316]	; (8002014 <HAL_RCC_ClockConfig+0x260>)
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	e00f      	b.n	8001efc <HAL_RCC_ClockConfig+0x148>
 8001edc:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001ee0:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ee2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001ee4:	fa93 f3a3 	rbit	r3, r3
 8001ee8:	647b      	str	r3, [r7, #68]	; 0x44
 8001eea:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001eee:	643b      	str	r3, [r7, #64]	; 0x40
 8001ef0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001ef2:	fa93 f3a3 	rbit	r3, r3
 8001ef6:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001ef8:	4b46      	ldr	r3, [pc, #280]	; (8002014 <HAL_RCC_ClockConfig+0x260>)
 8001efa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001efc:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001f00:	63ba      	str	r2, [r7, #56]	; 0x38
 8001f02:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001f04:	fa92 f2a2 	rbit	r2, r2
 8001f08:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 8001f0a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001f0c:	fab2 f282 	clz	r2, r2
 8001f10:	b2d2      	uxtb	r2, r2
 8001f12:	f042 0220 	orr.w	r2, r2, #32
 8001f16:	b2d2      	uxtb	r2, r2
 8001f18:	f002 021f 	and.w	r2, r2, #31
 8001f1c:	2101      	movs	r1, #1
 8001f1e:	fa01 f202 	lsl.w	r2, r1, r2
 8001f22:	4013      	ands	r3, r2
 8001f24:	2b00      	cmp	r3, #0
 8001f26:	d13a      	bne.n	8001f9e <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8001f28:	2301      	movs	r3, #1
 8001f2a:	e0b2      	b.n	8002092 <HAL_RCC_ClockConfig+0x2de>
 8001f2c:	2302      	movs	r3, #2
 8001f2e:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001f32:	fa93 f3a3 	rbit	r3, r3
 8001f36:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8001f38:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f3a:	fab3 f383 	clz	r3, r3
 8001f3e:	b2db      	uxtb	r3, r3
 8001f40:	095b      	lsrs	r3, r3, #5
 8001f42:	b2db      	uxtb	r3, r3
 8001f44:	f043 0301 	orr.w	r3, r3, #1
 8001f48:	b2db      	uxtb	r3, r3
 8001f4a:	2b01      	cmp	r3, #1
 8001f4c:	d102      	bne.n	8001f54 <HAL_RCC_ClockConfig+0x1a0>
 8001f4e:	4b31      	ldr	r3, [pc, #196]	; (8002014 <HAL_RCC_ClockConfig+0x260>)
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	e00d      	b.n	8001f70 <HAL_RCC_ClockConfig+0x1bc>
 8001f54:	2302      	movs	r3, #2
 8001f56:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001f5a:	fa93 f3a3 	rbit	r3, r3
 8001f5e:	627b      	str	r3, [r7, #36]	; 0x24
 8001f60:	2302      	movs	r3, #2
 8001f62:	623b      	str	r3, [r7, #32]
 8001f64:	6a3b      	ldr	r3, [r7, #32]
 8001f66:	fa93 f3a3 	rbit	r3, r3
 8001f6a:	61fb      	str	r3, [r7, #28]
 8001f6c:	4b29      	ldr	r3, [pc, #164]	; (8002014 <HAL_RCC_ClockConfig+0x260>)
 8001f6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f70:	2202      	movs	r2, #2
 8001f72:	61ba      	str	r2, [r7, #24]
 8001f74:	69ba      	ldr	r2, [r7, #24]
 8001f76:	fa92 f2a2 	rbit	r2, r2
 8001f7a:	617a      	str	r2, [r7, #20]
  return result;
 8001f7c:	697a      	ldr	r2, [r7, #20]
 8001f7e:	fab2 f282 	clz	r2, r2
 8001f82:	b2d2      	uxtb	r2, r2
 8001f84:	f042 0220 	orr.w	r2, r2, #32
 8001f88:	b2d2      	uxtb	r2, r2
 8001f8a:	f002 021f 	and.w	r2, r2, #31
 8001f8e:	2101      	movs	r1, #1
 8001f90:	fa01 f202 	lsl.w	r2, r1, r2
 8001f94:	4013      	ands	r3, r2
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	d101      	bne.n	8001f9e <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8001f9a:	2301      	movs	r3, #1
 8001f9c:	e079      	b.n	8002092 <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001f9e:	4b1d      	ldr	r3, [pc, #116]	; (8002014 <HAL_RCC_ClockConfig+0x260>)
 8001fa0:	685b      	ldr	r3, [r3, #4]
 8001fa2:	f023 0203 	bic.w	r2, r3, #3
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	685b      	ldr	r3, [r3, #4]
 8001faa:	491a      	ldr	r1, [pc, #104]	; (8002014 <HAL_RCC_ClockConfig+0x260>)
 8001fac:	4313      	orrs	r3, r2
 8001fae:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001fb0:	f7fe fd18 	bl	80009e4 <HAL_GetTick>
 8001fb4:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001fb6:	e00a      	b.n	8001fce <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001fb8:	f7fe fd14 	bl	80009e4 <HAL_GetTick>
 8001fbc:	4602      	mov	r2, r0
 8001fbe:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001fc0:	1ad3      	subs	r3, r2, r3
 8001fc2:	f241 3288 	movw	r2, #5000	; 0x1388
 8001fc6:	4293      	cmp	r3, r2
 8001fc8:	d901      	bls.n	8001fce <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8001fca:	2303      	movs	r3, #3
 8001fcc:	e061      	b.n	8002092 <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001fce:	4b11      	ldr	r3, [pc, #68]	; (8002014 <HAL_RCC_ClockConfig+0x260>)
 8001fd0:	685b      	ldr	r3, [r3, #4]
 8001fd2:	f003 020c 	and.w	r2, r3, #12
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	685b      	ldr	r3, [r3, #4]
 8001fda:	009b      	lsls	r3, r3, #2
 8001fdc:	429a      	cmp	r2, r3
 8001fde:	d1eb      	bne.n	8001fb8 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001fe0:	4b0b      	ldr	r3, [pc, #44]	; (8002010 <HAL_RCC_ClockConfig+0x25c>)
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	f003 0307 	and.w	r3, r3, #7
 8001fe8:	683a      	ldr	r2, [r7, #0]
 8001fea:	429a      	cmp	r2, r3
 8001fec:	d214      	bcs.n	8002018 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001fee:	4b08      	ldr	r3, [pc, #32]	; (8002010 <HAL_RCC_ClockConfig+0x25c>)
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	f023 0207 	bic.w	r2, r3, #7
 8001ff6:	4906      	ldr	r1, [pc, #24]	; (8002010 <HAL_RCC_ClockConfig+0x25c>)
 8001ff8:	683b      	ldr	r3, [r7, #0]
 8001ffa:	4313      	orrs	r3, r2
 8001ffc:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001ffe:	4b04      	ldr	r3, [pc, #16]	; (8002010 <HAL_RCC_ClockConfig+0x25c>)
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	f003 0307 	and.w	r3, r3, #7
 8002006:	683a      	ldr	r2, [r7, #0]
 8002008:	429a      	cmp	r2, r3
 800200a:	d005      	beq.n	8002018 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 800200c:	2301      	movs	r3, #1
 800200e:	e040      	b.n	8002092 <HAL_RCC_ClockConfig+0x2de>
 8002010:	40022000 	.word	0x40022000
 8002014:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	f003 0304 	and.w	r3, r3, #4
 8002020:	2b00      	cmp	r3, #0
 8002022:	d008      	beq.n	8002036 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002024:	4b1d      	ldr	r3, [pc, #116]	; (800209c <HAL_RCC_ClockConfig+0x2e8>)
 8002026:	685b      	ldr	r3, [r3, #4]
 8002028:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	68db      	ldr	r3, [r3, #12]
 8002030:	491a      	ldr	r1, [pc, #104]	; (800209c <HAL_RCC_ClockConfig+0x2e8>)
 8002032:	4313      	orrs	r3, r2
 8002034:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	f003 0308 	and.w	r3, r3, #8
 800203e:	2b00      	cmp	r3, #0
 8002040:	d009      	beq.n	8002056 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002042:	4b16      	ldr	r3, [pc, #88]	; (800209c <HAL_RCC_ClockConfig+0x2e8>)
 8002044:	685b      	ldr	r3, [r3, #4]
 8002046:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	691b      	ldr	r3, [r3, #16]
 800204e:	00db      	lsls	r3, r3, #3
 8002050:	4912      	ldr	r1, [pc, #72]	; (800209c <HAL_RCC_ClockConfig+0x2e8>)
 8002052:	4313      	orrs	r3, r2
 8002054:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8002056:	f000 f829 	bl	80020ac <HAL_RCC_GetSysClockFreq>
 800205a:	4601      	mov	r1, r0
 800205c:	4b0f      	ldr	r3, [pc, #60]	; (800209c <HAL_RCC_ClockConfig+0x2e8>)
 800205e:	685b      	ldr	r3, [r3, #4]
 8002060:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002064:	22f0      	movs	r2, #240	; 0xf0
 8002066:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002068:	693a      	ldr	r2, [r7, #16]
 800206a:	fa92 f2a2 	rbit	r2, r2
 800206e:	60fa      	str	r2, [r7, #12]
  return result;
 8002070:	68fa      	ldr	r2, [r7, #12]
 8002072:	fab2 f282 	clz	r2, r2
 8002076:	b2d2      	uxtb	r2, r2
 8002078:	40d3      	lsrs	r3, r2
 800207a:	4a09      	ldr	r2, [pc, #36]	; (80020a0 <HAL_RCC_ClockConfig+0x2ec>)
 800207c:	5cd3      	ldrb	r3, [r2, r3]
 800207e:	fa21 f303 	lsr.w	r3, r1, r3
 8002082:	4a08      	ldr	r2, [pc, #32]	; (80020a4 <HAL_RCC_ClockConfig+0x2f0>)
 8002084:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8002086:	4b08      	ldr	r3, [pc, #32]	; (80020a8 <HAL_RCC_ClockConfig+0x2f4>)
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	4618      	mov	r0, r3
 800208c:	f7fe fc66 	bl	800095c <HAL_InitTick>
  
  return HAL_OK;
 8002090:	2300      	movs	r3, #0
}
 8002092:	4618      	mov	r0, r3
 8002094:	3778      	adds	r7, #120	; 0x78
 8002096:	46bd      	mov	sp, r7
 8002098:	bd80      	pop	{r7, pc}
 800209a:	bf00      	nop
 800209c:	40021000 	.word	0x40021000
 80020a0:	08003aa0 	.word	0x08003aa0
 80020a4:	20000000 	.word	0x20000000
 80020a8:	20000004 	.word	0x20000004

080020ac <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80020ac:	b480      	push	{r7}
 80020ae:	b08b      	sub	sp, #44	; 0x2c
 80020b0:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80020b2:	2300      	movs	r3, #0
 80020b4:	61fb      	str	r3, [r7, #28]
 80020b6:	2300      	movs	r3, #0
 80020b8:	61bb      	str	r3, [r7, #24]
 80020ba:	2300      	movs	r3, #0
 80020bc:	627b      	str	r3, [r7, #36]	; 0x24
 80020be:	2300      	movs	r3, #0
 80020c0:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80020c2:	2300      	movs	r3, #0
 80020c4:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 80020c6:	4b2a      	ldr	r3, [pc, #168]	; (8002170 <HAL_RCC_GetSysClockFreq+0xc4>)
 80020c8:	685b      	ldr	r3, [r3, #4]
 80020ca:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80020cc:	69fb      	ldr	r3, [r7, #28]
 80020ce:	f003 030c 	and.w	r3, r3, #12
 80020d2:	2b04      	cmp	r3, #4
 80020d4:	d002      	beq.n	80020dc <HAL_RCC_GetSysClockFreq+0x30>
 80020d6:	2b08      	cmp	r3, #8
 80020d8:	d003      	beq.n	80020e2 <HAL_RCC_GetSysClockFreq+0x36>
 80020da:	e03f      	b.n	800215c <HAL_RCC_GetSysClockFreq+0xb0>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80020dc:	4b25      	ldr	r3, [pc, #148]	; (8002174 <HAL_RCC_GetSysClockFreq+0xc8>)
 80020de:	623b      	str	r3, [r7, #32]
      break;
 80020e0:	e03f      	b.n	8002162 <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 80020e2:	69fb      	ldr	r3, [r7, #28]
 80020e4:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 80020e8:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 80020ec:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020ee:	68ba      	ldr	r2, [r7, #8]
 80020f0:	fa92 f2a2 	rbit	r2, r2
 80020f4:	607a      	str	r2, [r7, #4]
  return result;
 80020f6:	687a      	ldr	r2, [r7, #4]
 80020f8:	fab2 f282 	clz	r2, r2
 80020fc:	b2d2      	uxtb	r2, r2
 80020fe:	40d3      	lsrs	r3, r2
 8002100:	4a1d      	ldr	r2, [pc, #116]	; (8002178 <HAL_RCC_GetSysClockFreq+0xcc>)
 8002102:	5cd3      	ldrb	r3, [r2, r3]
 8002104:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8002106:	4b1a      	ldr	r3, [pc, #104]	; (8002170 <HAL_RCC_GetSysClockFreq+0xc4>)
 8002108:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800210a:	f003 030f 	and.w	r3, r3, #15
 800210e:	220f      	movs	r2, #15
 8002110:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002112:	693a      	ldr	r2, [r7, #16]
 8002114:	fa92 f2a2 	rbit	r2, r2
 8002118:	60fa      	str	r2, [r7, #12]
  return result;
 800211a:	68fa      	ldr	r2, [r7, #12]
 800211c:	fab2 f282 	clz	r2, r2
 8002120:	b2d2      	uxtb	r2, r2
 8002122:	40d3      	lsrs	r3, r2
 8002124:	4a15      	ldr	r2, [pc, #84]	; (800217c <HAL_RCC_GetSysClockFreq+0xd0>)
 8002126:	5cd3      	ldrb	r3, [r2, r3]
 8002128:	61bb      	str	r3, [r7, #24]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
      }
#else
      if ((tmpreg & RCC_CFGR_PLLSRC_HSE_PREDIV) == RCC_CFGR_PLLSRC_HSE_PREDIV)
 800212a:	69fb      	ldr	r3, [r7, #28]
 800212c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002130:	2b00      	cmp	r3, #0
 8002132:	d008      	beq.n	8002146 <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002134:	4a0f      	ldr	r2, [pc, #60]	; (8002174 <HAL_RCC_GetSysClockFreq+0xc8>)
 8002136:	69bb      	ldr	r3, [r7, #24]
 8002138:	fbb2 f2f3 	udiv	r2, r2, r3
 800213c:	697b      	ldr	r3, [r7, #20]
 800213e:	fb02 f303 	mul.w	r3, r2, r3
 8002142:	627b      	str	r3, [r7, #36]	; 0x24
 8002144:	e007      	b.n	8002156 <HAL_RCC_GetSysClockFreq+0xaa>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002146:	4a0b      	ldr	r2, [pc, #44]	; (8002174 <HAL_RCC_GetSysClockFreq+0xc8>)
 8002148:	69bb      	ldr	r3, [r7, #24]
 800214a:	fbb2 f2f3 	udiv	r2, r2, r3
 800214e:	697b      	ldr	r3, [r7, #20]
 8002150:	fb02 f303 	mul.w	r3, r2, r3
 8002154:	627b      	str	r3, [r7, #36]	; 0x24
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8002156:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002158:	623b      	str	r3, [r7, #32]
      break;
 800215a:	e002      	b.n	8002162 <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800215c:	4b05      	ldr	r3, [pc, #20]	; (8002174 <HAL_RCC_GetSysClockFreq+0xc8>)
 800215e:	623b      	str	r3, [r7, #32]
      break;
 8002160:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002162:	6a3b      	ldr	r3, [r7, #32]
}
 8002164:	4618      	mov	r0, r3
 8002166:	372c      	adds	r7, #44	; 0x2c
 8002168:	46bd      	mov	sp, r7
 800216a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800216e:	4770      	bx	lr
 8002170:	40021000 	.word	0x40021000
 8002174:	007a1200 	.word	0x007a1200
 8002178:	08003ab8 	.word	0x08003ab8
 800217c:	08003ac8 	.word	0x08003ac8

08002180 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002180:	b480      	push	{r7}
 8002182:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002184:	4b03      	ldr	r3, [pc, #12]	; (8002194 <HAL_RCC_GetHCLKFreq+0x14>)
 8002186:	681b      	ldr	r3, [r3, #0]
}
 8002188:	4618      	mov	r0, r3
 800218a:	46bd      	mov	sp, r7
 800218c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002190:	4770      	bx	lr
 8002192:	bf00      	nop
 8002194:	20000000 	.word	0x20000000

08002198 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002198:	b580      	push	{r7, lr}
 800219a:	b082      	sub	sp, #8
 800219c:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 800219e:	f7ff ffef 	bl	8002180 <HAL_RCC_GetHCLKFreq>
 80021a2:	4601      	mov	r1, r0
 80021a4:	4b0b      	ldr	r3, [pc, #44]	; (80021d4 <HAL_RCC_GetPCLK1Freq+0x3c>)
 80021a6:	685b      	ldr	r3, [r3, #4]
 80021a8:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80021ac:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80021b0:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021b2:	687a      	ldr	r2, [r7, #4]
 80021b4:	fa92 f2a2 	rbit	r2, r2
 80021b8:	603a      	str	r2, [r7, #0]
  return result;
 80021ba:	683a      	ldr	r2, [r7, #0]
 80021bc:	fab2 f282 	clz	r2, r2
 80021c0:	b2d2      	uxtb	r2, r2
 80021c2:	40d3      	lsrs	r3, r2
 80021c4:	4a04      	ldr	r2, [pc, #16]	; (80021d8 <HAL_RCC_GetPCLK1Freq+0x40>)
 80021c6:	5cd3      	ldrb	r3, [r2, r3]
 80021c8:	fa21 f303 	lsr.w	r3, r1, r3
}    
 80021cc:	4618      	mov	r0, r3
 80021ce:	3708      	adds	r7, #8
 80021d0:	46bd      	mov	sp, r7
 80021d2:	bd80      	pop	{r7, pc}
 80021d4:	40021000 	.word	0x40021000
 80021d8:	08003ab0 	.word	0x08003ab0

080021dc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80021dc:	b580      	push	{r7, lr}
 80021de:	b082      	sub	sp, #8
 80021e0:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 80021e2:	f7ff ffcd 	bl	8002180 <HAL_RCC_GetHCLKFreq>
 80021e6:	4601      	mov	r1, r0
 80021e8:	4b0b      	ldr	r3, [pc, #44]	; (8002218 <HAL_RCC_GetPCLK2Freq+0x3c>)
 80021ea:	685b      	ldr	r3, [r3, #4]
 80021ec:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 80021f0:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 80021f4:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021f6:	687a      	ldr	r2, [r7, #4]
 80021f8:	fa92 f2a2 	rbit	r2, r2
 80021fc:	603a      	str	r2, [r7, #0]
  return result;
 80021fe:	683a      	ldr	r2, [r7, #0]
 8002200:	fab2 f282 	clz	r2, r2
 8002204:	b2d2      	uxtb	r2, r2
 8002206:	40d3      	lsrs	r3, r2
 8002208:	4a04      	ldr	r2, [pc, #16]	; (800221c <HAL_RCC_GetPCLK2Freq+0x40>)
 800220a:	5cd3      	ldrb	r3, [r2, r3]
 800220c:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8002210:	4618      	mov	r0, r3
 8002212:	3708      	adds	r7, #8
 8002214:	46bd      	mov	sp, r7
 8002216:	bd80      	pop	{r7, pc}
 8002218:	40021000 	.word	0x40021000
 800221c:	08003ab0 	.word	0x08003ab0

08002220 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002220:	b580      	push	{r7, lr}
 8002222:	b092      	sub	sp, #72	; 0x48
 8002224:	af00      	add	r7, sp, #0
 8002226:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002228:	2300      	movs	r3, #0
 800222a:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 800222c:	2300      	movs	r3, #0
 800222e:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8002230:	2300      	movs	r3, #0
 8002232:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800223e:	2b00      	cmp	r3, #0
 8002240:	f000 80d4 	beq.w	80023ec <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002244:	4b4e      	ldr	r3, [pc, #312]	; (8002380 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002246:	69db      	ldr	r3, [r3, #28]
 8002248:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800224c:	2b00      	cmp	r3, #0
 800224e:	d10e      	bne.n	800226e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002250:	4b4b      	ldr	r3, [pc, #300]	; (8002380 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002252:	69db      	ldr	r3, [r3, #28]
 8002254:	4a4a      	ldr	r2, [pc, #296]	; (8002380 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002256:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800225a:	61d3      	str	r3, [r2, #28]
 800225c:	4b48      	ldr	r3, [pc, #288]	; (8002380 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800225e:	69db      	ldr	r3, [r3, #28]
 8002260:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002264:	60bb      	str	r3, [r7, #8]
 8002266:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002268:	2301      	movs	r3, #1
 800226a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800226e:	4b45      	ldr	r3, [pc, #276]	; (8002384 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002276:	2b00      	cmp	r3, #0
 8002278:	d118      	bne.n	80022ac <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800227a:	4b42      	ldr	r3, [pc, #264]	; (8002384 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	4a41      	ldr	r2, [pc, #260]	; (8002384 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002280:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002284:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002286:	f7fe fbad 	bl	80009e4 <HAL_GetTick>
 800228a:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800228c:	e008      	b.n	80022a0 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800228e:	f7fe fba9 	bl	80009e4 <HAL_GetTick>
 8002292:	4602      	mov	r2, r0
 8002294:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002296:	1ad3      	subs	r3, r2, r3
 8002298:	2b64      	cmp	r3, #100	; 0x64
 800229a:	d901      	bls.n	80022a0 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 800229c:	2303      	movs	r3, #3
 800229e:	e1d6      	b.n	800264e <HAL_RCCEx_PeriphCLKConfig+0x42e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80022a0:	4b38      	ldr	r3, [pc, #224]	; (8002384 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	d0f0      	beq.n	800228e <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80022ac:	4b34      	ldr	r3, [pc, #208]	; (8002380 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80022ae:	6a1b      	ldr	r3, [r3, #32]
 80022b0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80022b4:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80022b6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	f000 8084 	beq.w	80023c6 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	685b      	ldr	r3, [r3, #4]
 80022c2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80022c6:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80022c8:	429a      	cmp	r2, r3
 80022ca:	d07c      	beq.n	80023c6 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80022cc:	4b2c      	ldr	r3, [pc, #176]	; (8002380 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80022ce:	6a1b      	ldr	r3, [r3, #32]
 80022d0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80022d4:	63fb      	str	r3, [r7, #60]	; 0x3c
 80022d6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80022da:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80022de:	fa93 f3a3 	rbit	r3, r3
 80022e2:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 80022e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80022e6:	fab3 f383 	clz	r3, r3
 80022ea:	b2db      	uxtb	r3, r3
 80022ec:	461a      	mov	r2, r3
 80022ee:	4b26      	ldr	r3, [pc, #152]	; (8002388 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80022f0:	4413      	add	r3, r2
 80022f2:	009b      	lsls	r3, r3, #2
 80022f4:	461a      	mov	r2, r3
 80022f6:	2301      	movs	r3, #1
 80022f8:	6013      	str	r3, [r2, #0]
 80022fa:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80022fe:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002300:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002302:	fa93 f3a3 	rbit	r3, r3
 8002306:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8002308:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 800230a:	fab3 f383 	clz	r3, r3
 800230e:	b2db      	uxtb	r3, r3
 8002310:	461a      	mov	r2, r3
 8002312:	4b1d      	ldr	r3, [pc, #116]	; (8002388 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002314:	4413      	add	r3, r2
 8002316:	009b      	lsls	r3, r3, #2
 8002318:	461a      	mov	r2, r3
 800231a:	2300      	movs	r3, #0
 800231c:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800231e:	4a18      	ldr	r2, [pc, #96]	; (8002380 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002320:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002322:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002324:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002326:	f003 0301 	and.w	r3, r3, #1
 800232a:	2b00      	cmp	r3, #0
 800232c:	d04b      	beq.n	80023c6 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800232e:	f7fe fb59 	bl	80009e4 <HAL_GetTick>
 8002332:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002334:	e00a      	b.n	800234c <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002336:	f7fe fb55 	bl	80009e4 <HAL_GetTick>
 800233a:	4602      	mov	r2, r0
 800233c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800233e:	1ad3      	subs	r3, r2, r3
 8002340:	f241 3288 	movw	r2, #5000	; 0x1388
 8002344:	4293      	cmp	r3, r2
 8002346:	d901      	bls.n	800234c <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8002348:	2303      	movs	r3, #3
 800234a:	e180      	b.n	800264e <HAL_RCCEx_PeriphCLKConfig+0x42e>
 800234c:	2302      	movs	r3, #2
 800234e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002350:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002352:	fa93 f3a3 	rbit	r3, r3
 8002356:	627b      	str	r3, [r7, #36]	; 0x24
 8002358:	2302      	movs	r3, #2
 800235a:	623b      	str	r3, [r7, #32]
 800235c:	6a3b      	ldr	r3, [r7, #32]
 800235e:	fa93 f3a3 	rbit	r3, r3
 8002362:	61fb      	str	r3, [r7, #28]
  return result;
 8002364:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002366:	fab3 f383 	clz	r3, r3
 800236a:	b2db      	uxtb	r3, r3
 800236c:	095b      	lsrs	r3, r3, #5
 800236e:	b2db      	uxtb	r3, r3
 8002370:	f043 0302 	orr.w	r3, r3, #2
 8002374:	b2db      	uxtb	r3, r3
 8002376:	2b02      	cmp	r3, #2
 8002378:	d108      	bne.n	800238c <HAL_RCCEx_PeriphCLKConfig+0x16c>
 800237a:	4b01      	ldr	r3, [pc, #4]	; (8002380 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800237c:	6a1b      	ldr	r3, [r3, #32]
 800237e:	e00d      	b.n	800239c <HAL_RCCEx_PeriphCLKConfig+0x17c>
 8002380:	40021000 	.word	0x40021000
 8002384:	40007000 	.word	0x40007000
 8002388:	10908100 	.word	0x10908100
 800238c:	2302      	movs	r3, #2
 800238e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002390:	69bb      	ldr	r3, [r7, #24]
 8002392:	fa93 f3a3 	rbit	r3, r3
 8002396:	617b      	str	r3, [r7, #20]
 8002398:	4ba0      	ldr	r3, [pc, #640]	; (800261c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800239a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800239c:	2202      	movs	r2, #2
 800239e:	613a      	str	r2, [r7, #16]
 80023a0:	693a      	ldr	r2, [r7, #16]
 80023a2:	fa92 f2a2 	rbit	r2, r2
 80023a6:	60fa      	str	r2, [r7, #12]
  return result;
 80023a8:	68fa      	ldr	r2, [r7, #12]
 80023aa:	fab2 f282 	clz	r2, r2
 80023ae:	b2d2      	uxtb	r2, r2
 80023b0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80023b4:	b2d2      	uxtb	r2, r2
 80023b6:	f002 021f 	and.w	r2, r2, #31
 80023ba:	2101      	movs	r1, #1
 80023bc:	fa01 f202 	lsl.w	r2, r1, r2
 80023c0:	4013      	ands	r3, r2
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d0b7      	beq.n	8002336 <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 80023c6:	4b95      	ldr	r3, [pc, #596]	; (800261c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80023c8:	6a1b      	ldr	r3, [r3, #32]
 80023ca:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	685b      	ldr	r3, [r3, #4]
 80023d2:	4992      	ldr	r1, [pc, #584]	; (800261c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80023d4:	4313      	orrs	r3, r2
 80023d6:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80023d8:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80023dc:	2b01      	cmp	r3, #1
 80023de:	d105      	bne.n	80023ec <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80023e0:	4b8e      	ldr	r3, [pc, #568]	; (800261c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80023e2:	69db      	ldr	r3, [r3, #28]
 80023e4:	4a8d      	ldr	r2, [pc, #564]	; (800261c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80023e6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80023ea:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	f003 0301 	and.w	r3, r3, #1
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	d008      	beq.n	800240a <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80023f8:	4b88      	ldr	r3, [pc, #544]	; (800261c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80023fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023fc:	f023 0203 	bic.w	r2, r3, #3
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	689b      	ldr	r3, [r3, #8]
 8002404:	4985      	ldr	r1, [pc, #532]	; (800261c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002406:	4313      	orrs	r3, r2
 8002408:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	f003 0302 	and.w	r3, r3, #2
 8002412:	2b00      	cmp	r3, #0
 8002414:	d008      	beq.n	8002428 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002416:	4b81      	ldr	r3, [pc, #516]	; (800261c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002418:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800241a:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	68db      	ldr	r3, [r3, #12]
 8002422:	497e      	ldr	r1, [pc, #504]	; (800261c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002424:	4313      	orrs	r3, r2
 8002426:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	f003 0304 	and.w	r3, r3, #4
 8002430:	2b00      	cmp	r3, #0
 8002432:	d008      	beq.n	8002446 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002434:	4b79      	ldr	r3, [pc, #484]	; (800261c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002436:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002438:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	691b      	ldr	r3, [r3, #16]
 8002440:	4976      	ldr	r1, [pc, #472]	; (800261c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002442:	4313      	orrs	r3, r2
 8002444:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	f003 0320 	and.w	r3, r3, #32
 800244e:	2b00      	cmp	r3, #0
 8002450:	d008      	beq.n	8002464 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002452:	4b72      	ldr	r3, [pc, #456]	; (800261c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002454:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002456:	f023 0210 	bic.w	r2, r3, #16
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	69db      	ldr	r3, [r3, #28]
 800245e:	496f      	ldr	r1, [pc, #444]	; (800261c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002460:	4313      	orrs	r3, r2
 8002462:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800246c:	2b00      	cmp	r3, #0
 800246e:	d008      	beq.n	8002482 <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8002470:	4b6a      	ldr	r3, [pc, #424]	; (800261c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002472:	685b      	ldr	r3, [r3, #4]
 8002474:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800247c:	4967      	ldr	r1, [pc, #412]	; (800261c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800247e:	4313      	orrs	r3, r2
 8002480:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800248a:	2b00      	cmp	r3, #0
 800248c:	d008      	beq.n	80024a0 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800248e:	4b63      	ldr	r3, [pc, #396]	; (800261c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002490:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002492:	f023 0220 	bic.w	r2, r3, #32
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	6a1b      	ldr	r3, [r3, #32]
 800249a:	4960      	ldr	r1, [pc, #384]	; (800261c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800249c:	4313      	orrs	r3, r2
 800249e:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	d008      	beq.n	80024be <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80024ac:	4b5b      	ldr	r3, [pc, #364]	; (800261c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80024ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024b0:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024b8:	4958      	ldr	r1, [pc, #352]	; (800261c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80024ba:	4313      	orrs	r3, r2
 80024bc:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	f003 0308 	and.w	r3, r3, #8
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d008      	beq.n	80024dc <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80024ca:	4b54      	ldr	r3, [pc, #336]	; (800261c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80024cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024ce:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	695b      	ldr	r3, [r3, #20]
 80024d6:	4951      	ldr	r1, [pc, #324]	; (800261c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80024d8:	4313      	orrs	r3, r2
 80024da:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	f003 0310 	and.w	r3, r3, #16
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d008      	beq.n	80024fa <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80024e8:	4b4c      	ldr	r3, [pc, #304]	; (800261c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80024ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024ec:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	699b      	ldr	r3, [r3, #24]
 80024f4:	4949      	ldr	r1, [pc, #292]	; (800261c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80024f6:	4313      	orrs	r3, r2
 80024f8:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002502:	2b00      	cmp	r3, #0
 8002504:	d008      	beq.n	8002518 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8002506:	4b45      	ldr	r3, [pc, #276]	; (800261c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002508:	685b      	ldr	r3, [r3, #4]
 800250a:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002512:	4942      	ldr	r1, [pc, #264]	; (800261c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002514:	4313      	orrs	r3, r2
 8002516:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002520:	2b00      	cmp	r3, #0
 8002522:	d008      	beq.n	8002536 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8002524:	4b3d      	ldr	r3, [pc, #244]	; (800261c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002526:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002528:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002530:	493a      	ldr	r1, [pc, #232]	; (800261c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002532:	4313      	orrs	r3, r2
 8002534:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800253e:	2b00      	cmp	r3, #0
 8002540:	d008      	beq.n	8002554 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 8002542:	4b36      	ldr	r3, [pc, #216]	; (800261c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002544:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002546:	f423 5278 	bic.w	r2, r3, #15872	; 0x3e00
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800254e:	4933      	ldr	r1, [pc, #204]	; (800261c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002550:	4313      	orrs	r3, r2
 8002552:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800255c:	2b00      	cmp	r3, #0
 800255e:	d008      	beq.n	8002572 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8002560:	4b2e      	ldr	r3, [pc, #184]	; (800261c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002562:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002564:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800256c:	492b      	ldr	r1, [pc, #172]	; (800261c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800256e:	4313      	orrs	r3, r2
 8002570:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800257a:	2b00      	cmp	r3, #0
 800257c:	d008      	beq.n	8002590 <HAL_RCCEx_PeriphCLKConfig+0x370>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 800257e:	4b27      	ldr	r3, [pc, #156]	; (800261c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002580:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002582:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800258a:	4924      	ldr	r1, [pc, #144]	; (800261c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800258c:	4313      	orrs	r3, r2
 800258e:	630b      	str	r3, [r1, #48]	; 0x30
#endif /* STM32F373xC || STM32F378xx */
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)
  
  /*------------------------------ TIM2 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM2) == RCC_PERIPHCLK_TIM2)
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002598:	2b00      	cmp	r3, #0
 800259a:	d008      	beq.n	80025ae <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM2CLKSOURCE(PeriphClkInit->Tim2ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM2_CONFIG(PeriphClkInit->Tim2ClockSelection);
 800259c:	4b1f      	ldr	r3, [pc, #124]	; (800261c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800259e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025a0:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80025a8:	491c      	ldr	r1, [pc, #112]	; (800261c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80025aa:	4313      	orrs	r3, r2
 80025ac:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM3 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM34) == RCC_PERIPHCLK_TIM34)
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d008      	beq.n	80025cc <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM3CLKSOURCE(PeriphClkInit->Tim34ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM34_CONFIG(PeriphClkInit->Tim34ClockSelection);
 80025ba:	4b18      	ldr	r3, [pc, #96]	; (800261c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80025bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025be:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80025c6:	4915      	ldr	r1, [pc, #84]	; (800261c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80025c8:	4313      	orrs	r3, r2
 80025ca:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM15 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d008      	beq.n	80025ea <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 80025d8:	4b10      	ldr	r3, [pc, #64]	; (800261c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80025da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025dc:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80025e4:	490d      	ldr	r1, [pc, #52]	; (800261c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80025e6:	4313      	orrs	r3, r2
 80025e8:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM16 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	d008      	beq.n	8002608 <HAL_RCCEx_PeriphCLKConfig+0x3e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 80025f6:	4b09      	ldr	r3, [pc, #36]	; (800261c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80025f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025fa:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002602:	4906      	ldr	r1, [pc, #24]	; (800261c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002604:	4313      	orrs	r3, r2
 8002606:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM17 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002610:	2b00      	cmp	r3, #0
 8002612:	d00c      	beq.n	800262e <HAL_RCCEx_PeriphCLKConfig+0x40e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 8002614:	4b01      	ldr	r3, [pc, #4]	; (800261c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002616:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002618:	e002      	b.n	8002620 <HAL_RCCEx_PeriphCLKConfig+0x400>
 800261a:	bf00      	nop
 800261c:	40021000 	.word	0x40021000
 8002620:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002628:	490b      	ldr	r1, [pc, #44]	; (8002658 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800262a:	4313      	orrs	r3, r2
 800262c:	630b      	str	r3, [r1, #48]	; 0x30

#endif /* STM32F302xE || STM32F303xE || STM32F398xx */  

#if defined(STM32F303xE) || defined(STM32F398xx)
  /*------------------------------ TIM20 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM20) == RCC_PERIPHCLK_TIM20)
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002636:	2b00      	cmp	r3, #0
 8002638:	d008      	beq.n	800264c <HAL_RCCEx_PeriphCLKConfig+0x42c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM20CLKSOURCE(PeriphClkInit->Tim20ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
 800263a:	4b07      	ldr	r3, [pc, #28]	; (8002658 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800263c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800263e:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002646:	4904      	ldr	r1, [pc, #16]	; (8002658 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002648:	4313      	orrs	r3, r2
 800264a:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 800264c:	2300      	movs	r3, #0
}
 800264e:	4618      	mov	r0, r3
 8002650:	3748      	adds	r7, #72	; 0x48
 8002652:	46bd      	mov	sp, r7
 8002654:	bd80      	pop	{r7, pc}
 8002656:	bf00      	nop
 8002658:	40021000 	.word	0x40021000

0800265c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800265c:	b580      	push	{r7, lr}
 800265e:	b082      	sub	sp, #8
 8002660:	af00      	add	r7, sp, #0
 8002662:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	2b00      	cmp	r3, #0
 8002668:	d101      	bne.n	800266e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800266a:	2301      	movs	r3, #1
 800266c:	e040      	b.n	80026f0 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002672:	2b00      	cmp	r3, #0
 8002674:	d106      	bne.n	8002684 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	2200      	movs	r2, #0
 800267a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800267e:	6878      	ldr	r0, [r7, #4]
 8002680:	f7fe f844 	bl	800070c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	2224      	movs	r2, #36	; 0x24
 8002688:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	681a      	ldr	r2, [r3, #0]
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	f022 0201 	bic.w	r2, r2, #1
 8002698:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800269a:	6878      	ldr	r0, [r7, #4]
 800269c:	f000 f992 	bl	80029c4 <UART_SetConfig>
 80026a0:	4603      	mov	r3, r0
 80026a2:	2b01      	cmp	r3, #1
 80026a4:	d101      	bne.n	80026aa <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 80026a6:	2301      	movs	r3, #1
 80026a8:	e022      	b.n	80026f0 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d002      	beq.n	80026b8 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 80026b2:	6878      	ldr	r0, [r7, #4]
 80026b4:	f000 fb5c 	bl	8002d70 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	685a      	ldr	r2, [r3, #4]
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80026c6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	689a      	ldr	r2, [r3, #8]
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80026d6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	681a      	ldr	r2, [r3, #0]
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	f042 0201 	orr.w	r2, r2, #1
 80026e6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80026e8:	6878      	ldr	r0, [r7, #4]
 80026ea:	f000 fbe3 	bl	8002eb4 <UART_CheckIdleState>
 80026ee:	4603      	mov	r3, r0
}
 80026f0:	4618      	mov	r0, r3
 80026f2:	3708      	adds	r7, #8
 80026f4:	46bd      	mov	sp, r7
 80026f6:	bd80      	pop	{r7, pc}

080026f8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80026f8:	b580      	push	{r7, lr}
 80026fa:	b08a      	sub	sp, #40	; 0x28
 80026fc:	af02      	add	r7, sp, #8
 80026fe:	60f8      	str	r0, [r7, #12]
 8002700:	60b9      	str	r1, [r7, #8]
 8002702:	603b      	str	r3, [r7, #0]
 8002704:	4613      	mov	r3, r2
 8002706:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800270c:	2b20      	cmp	r3, #32
 800270e:	f040 8082 	bne.w	8002816 <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 8002712:	68bb      	ldr	r3, [r7, #8]
 8002714:	2b00      	cmp	r3, #0
 8002716:	d002      	beq.n	800271e <HAL_UART_Transmit+0x26>
 8002718:	88fb      	ldrh	r3, [r7, #6]
 800271a:	2b00      	cmp	r3, #0
 800271c:	d101      	bne.n	8002722 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800271e:	2301      	movs	r3, #1
 8002720:	e07a      	b.n	8002818 <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 8002722:	68fb      	ldr	r3, [r7, #12]
 8002724:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8002728:	2b01      	cmp	r3, #1
 800272a:	d101      	bne.n	8002730 <HAL_UART_Transmit+0x38>
 800272c:	2302      	movs	r3, #2
 800272e:	e073      	b.n	8002818 <HAL_UART_Transmit+0x120>
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	2201      	movs	r2, #1
 8002734:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	2200      	movs	r2, #0
 800273c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	2221      	movs	r2, #33	; 0x21
 8002744:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002746:	f7fe f94d 	bl	80009e4 <HAL_GetTick>
 800274a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	88fa      	ldrh	r2, [r7, #6]
 8002750:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	88fa      	ldrh	r2, [r7, #6]
 8002758:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800275c:	68fb      	ldr	r3, [r7, #12]
 800275e:	689b      	ldr	r3, [r3, #8]
 8002760:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002764:	d108      	bne.n	8002778 <HAL_UART_Transmit+0x80>
 8002766:	68fb      	ldr	r3, [r7, #12]
 8002768:	691b      	ldr	r3, [r3, #16]
 800276a:	2b00      	cmp	r3, #0
 800276c:	d104      	bne.n	8002778 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 800276e:	2300      	movs	r3, #0
 8002770:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8002772:	68bb      	ldr	r3, [r7, #8]
 8002774:	61bb      	str	r3, [r7, #24]
 8002776:	e003      	b.n	8002780 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8002778:	68bb      	ldr	r3, [r7, #8]
 800277a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800277c:	2300      	movs	r3, #0
 800277e:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	2200      	movs	r2, #0
 8002784:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 8002788:	e02d      	b.n	80027e6 <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800278a:	683b      	ldr	r3, [r7, #0]
 800278c:	9300      	str	r3, [sp, #0]
 800278e:	697b      	ldr	r3, [r7, #20]
 8002790:	2200      	movs	r2, #0
 8002792:	2180      	movs	r1, #128	; 0x80
 8002794:	68f8      	ldr	r0, [r7, #12]
 8002796:	f000 fbd6 	bl	8002f46 <UART_WaitOnFlagUntilTimeout>
 800279a:	4603      	mov	r3, r0
 800279c:	2b00      	cmp	r3, #0
 800279e:	d001      	beq.n	80027a4 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 80027a0:	2303      	movs	r3, #3
 80027a2:	e039      	b.n	8002818 <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 80027a4:	69fb      	ldr	r3, [r7, #28]
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d10b      	bne.n	80027c2 <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80027aa:	69bb      	ldr	r3, [r7, #24]
 80027ac:	881a      	ldrh	r2, [r3, #0]
 80027ae:	68fb      	ldr	r3, [r7, #12]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80027b6:	b292      	uxth	r2, r2
 80027b8:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80027ba:	69bb      	ldr	r3, [r7, #24]
 80027bc:	3302      	adds	r3, #2
 80027be:	61bb      	str	r3, [r7, #24]
 80027c0:	e008      	b.n	80027d4 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80027c2:	69fb      	ldr	r3, [r7, #28]
 80027c4:	781a      	ldrb	r2, [r3, #0]
 80027c6:	68fb      	ldr	r3, [r7, #12]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	b292      	uxth	r2, r2
 80027cc:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80027ce:	69fb      	ldr	r3, [r7, #28]
 80027d0:	3301      	adds	r3, #1
 80027d2:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80027da:	b29b      	uxth	r3, r3
 80027dc:	3b01      	subs	r3, #1
 80027de:	b29a      	uxth	r2, r3
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 80027e6:	68fb      	ldr	r3, [r7, #12]
 80027e8:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80027ec:	b29b      	uxth	r3, r3
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d1cb      	bne.n	800278a <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80027f2:	683b      	ldr	r3, [r7, #0]
 80027f4:	9300      	str	r3, [sp, #0]
 80027f6:	697b      	ldr	r3, [r7, #20]
 80027f8:	2200      	movs	r2, #0
 80027fa:	2140      	movs	r1, #64	; 0x40
 80027fc:	68f8      	ldr	r0, [r7, #12]
 80027fe:	f000 fba2 	bl	8002f46 <UART_WaitOnFlagUntilTimeout>
 8002802:	4603      	mov	r3, r0
 8002804:	2b00      	cmp	r3, #0
 8002806:	d001      	beq.n	800280c <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8002808:	2303      	movs	r3, #3
 800280a:	e005      	b.n	8002818 <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	2220      	movs	r2, #32
 8002810:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8002812:	2300      	movs	r3, #0
 8002814:	e000      	b.n	8002818 <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 8002816:	2302      	movs	r3, #2
  }
}
 8002818:	4618      	mov	r0, r3
 800281a:	3720      	adds	r7, #32
 800281c:	46bd      	mov	sp, r7
 800281e:	bd80      	pop	{r7, pc}

08002820 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002820:	b580      	push	{r7, lr}
 8002822:	b08a      	sub	sp, #40	; 0x28
 8002824:	af02      	add	r7, sp, #8
 8002826:	60f8      	str	r0, [r7, #12]
 8002828:	60b9      	str	r1, [r7, #8]
 800282a:	603b      	str	r3, [r7, #0]
 800282c:	4613      	mov	r3, r2
 800282e:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002830:	68fb      	ldr	r3, [r7, #12]
 8002832:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002834:	2b20      	cmp	r3, #32
 8002836:	f040 80bf 	bne.w	80029b8 <HAL_UART_Receive+0x198>
  {
    if ((pData == NULL) || (Size == 0U))
 800283a:	68bb      	ldr	r3, [r7, #8]
 800283c:	2b00      	cmp	r3, #0
 800283e:	d002      	beq.n	8002846 <HAL_UART_Receive+0x26>
 8002840:	88fb      	ldrh	r3, [r7, #6]
 8002842:	2b00      	cmp	r3, #0
 8002844:	d101      	bne.n	800284a <HAL_UART_Receive+0x2a>
    {
      return  HAL_ERROR;
 8002846:	2301      	movs	r3, #1
 8002848:	e0b7      	b.n	80029ba <HAL_UART_Receive+0x19a>
    }

    __HAL_LOCK(huart);
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8002850:	2b01      	cmp	r3, #1
 8002852:	d101      	bne.n	8002858 <HAL_UART_Receive+0x38>
 8002854:	2302      	movs	r3, #2
 8002856:	e0b0      	b.n	80029ba <HAL_UART_Receive+0x19a>
 8002858:	68fb      	ldr	r3, [r7, #12]
 800285a:	2201      	movs	r2, #1
 800285c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	2200      	movs	r2, #0
 8002864:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	2222      	movs	r2, #34	; 0x22
 800286c:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	2200      	movs	r2, #0
 8002872:	661a      	str	r2, [r3, #96]	; 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002874:	f7fe f8b6 	bl	80009e4 <HAL_GetTick>
 8002878:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 800287a:	68fb      	ldr	r3, [r7, #12]
 800287c:	88fa      	ldrh	r2, [r7, #6]
 800287e:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	88fa      	ldrh	r2, [r7, #6]
 8002886:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	689b      	ldr	r3, [r3, #8]
 800288e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002892:	d10e      	bne.n	80028b2 <HAL_UART_Receive+0x92>
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	691b      	ldr	r3, [r3, #16]
 8002898:	2b00      	cmp	r3, #0
 800289a:	d105      	bne.n	80028a8 <HAL_UART_Receive+0x88>
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	f240 12ff 	movw	r2, #511	; 0x1ff
 80028a2:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80028a6:	e02d      	b.n	8002904 <HAL_UART_Receive+0xe4>
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	22ff      	movs	r2, #255	; 0xff
 80028ac:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80028b0:	e028      	b.n	8002904 <HAL_UART_Receive+0xe4>
 80028b2:	68fb      	ldr	r3, [r7, #12]
 80028b4:	689b      	ldr	r3, [r3, #8]
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d10d      	bne.n	80028d6 <HAL_UART_Receive+0xb6>
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	691b      	ldr	r3, [r3, #16]
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d104      	bne.n	80028cc <HAL_UART_Receive+0xac>
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	22ff      	movs	r2, #255	; 0xff
 80028c6:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80028ca:	e01b      	b.n	8002904 <HAL_UART_Receive+0xe4>
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	227f      	movs	r2, #127	; 0x7f
 80028d0:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80028d4:	e016      	b.n	8002904 <HAL_UART_Receive+0xe4>
 80028d6:	68fb      	ldr	r3, [r7, #12]
 80028d8:	689b      	ldr	r3, [r3, #8]
 80028da:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80028de:	d10d      	bne.n	80028fc <HAL_UART_Receive+0xdc>
 80028e0:	68fb      	ldr	r3, [r7, #12]
 80028e2:	691b      	ldr	r3, [r3, #16]
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	d104      	bne.n	80028f2 <HAL_UART_Receive+0xd2>
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	227f      	movs	r2, #127	; 0x7f
 80028ec:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80028f0:	e008      	b.n	8002904 <HAL_UART_Receive+0xe4>
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	223f      	movs	r2, #63	; 0x3f
 80028f6:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80028fa:	e003      	b.n	8002904 <HAL_UART_Receive+0xe4>
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	2200      	movs	r2, #0
 8002900:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    uhMask = huart->Mask;
 8002904:	68fb      	ldr	r3, [r7, #12]
 8002906:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800290a:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	689b      	ldr	r3, [r3, #8]
 8002910:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002914:	d108      	bne.n	8002928 <HAL_UART_Receive+0x108>
 8002916:	68fb      	ldr	r3, [r7, #12]
 8002918:	691b      	ldr	r3, [r3, #16]
 800291a:	2b00      	cmp	r3, #0
 800291c:	d104      	bne.n	8002928 <HAL_UART_Receive+0x108>
    {
      pdata8bits  = NULL;
 800291e:	2300      	movs	r3, #0
 8002920:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8002922:	68bb      	ldr	r3, [r7, #8]
 8002924:	61bb      	str	r3, [r7, #24]
 8002926:	e003      	b.n	8002930 <HAL_UART_Receive+0x110>
    }
    else
    {
      pdata8bits  = pData;
 8002928:	68bb      	ldr	r3, [r7, #8]
 800292a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800292c:	2300      	movs	r3, #0
 800292e:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8002930:	68fb      	ldr	r3, [r7, #12]
 8002932:	2200      	movs	r2, #0
 8002934:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8002938:	e033      	b.n	80029a2 <HAL_UART_Receive+0x182>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800293a:	683b      	ldr	r3, [r7, #0]
 800293c:	9300      	str	r3, [sp, #0]
 800293e:	697b      	ldr	r3, [r7, #20]
 8002940:	2200      	movs	r2, #0
 8002942:	2120      	movs	r1, #32
 8002944:	68f8      	ldr	r0, [r7, #12]
 8002946:	f000 fafe 	bl	8002f46 <UART_WaitOnFlagUntilTimeout>
 800294a:	4603      	mov	r3, r0
 800294c:	2b00      	cmp	r3, #0
 800294e:	d001      	beq.n	8002954 <HAL_UART_Receive+0x134>
      {
        return HAL_TIMEOUT;
 8002950:	2303      	movs	r3, #3
 8002952:	e032      	b.n	80029ba <HAL_UART_Receive+0x19a>
      }
      if (pdata8bits == NULL)
 8002954:	69fb      	ldr	r3, [r7, #28]
 8002956:	2b00      	cmp	r3, #0
 8002958:	d10c      	bne.n	8002974 <HAL_UART_Receive+0x154>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8002960:	b29a      	uxth	r2, r3
 8002962:	8a7b      	ldrh	r3, [r7, #18]
 8002964:	4013      	ands	r3, r2
 8002966:	b29a      	uxth	r2, r3
 8002968:	69bb      	ldr	r3, [r7, #24]
 800296a:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 800296c:	69bb      	ldr	r3, [r7, #24]
 800296e:	3302      	adds	r3, #2
 8002970:	61bb      	str	r3, [r7, #24]
 8002972:	e00d      	b.n	8002990 <HAL_UART_Receive+0x170>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800297a:	b29b      	uxth	r3, r3
 800297c:	b2da      	uxtb	r2, r3
 800297e:	8a7b      	ldrh	r3, [r7, #18]
 8002980:	b2db      	uxtb	r3, r3
 8002982:	4013      	ands	r3, r2
 8002984:	b2da      	uxtb	r2, r3
 8002986:	69fb      	ldr	r3, [r7, #28]
 8002988:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 800298a:	69fb      	ldr	r3, [r7, #28]
 800298c:	3301      	adds	r3, #1
 800298e:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8002996:	b29b      	uxth	r3, r3
 8002998:	3b01      	subs	r3, #1
 800299a:	b29a      	uxth	r2, r3
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    while (huart->RxXferCount > 0U)
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80029a8:	b29b      	uxth	r3, r3
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d1c5      	bne.n	800293a <HAL_UART_Receive+0x11a>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80029ae:	68fb      	ldr	r3, [r7, #12]
 80029b0:	2220      	movs	r2, #32
 80029b2:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 80029b4:	2300      	movs	r3, #0
 80029b6:	e000      	b.n	80029ba <HAL_UART_Receive+0x19a>
  }
  else
  {
    return HAL_BUSY;
 80029b8:	2302      	movs	r3, #2
  }
}
 80029ba:	4618      	mov	r0, r3
 80029bc:	3720      	adds	r7, #32
 80029be:	46bd      	mov	sp, r7
 80029c0:	bd80      	pop	{r7, pc}
	...

080029c4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80029c4:	b580      	push	{r7, lr}
 80029c6:	b088      	sub	sp, #32
 80029c8:	af00      	add	r7, sp, #0
 80029ca:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80029cc:	2300      	movs	r3, #0
 80029ce:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	689a      	ldr	r2, [r3, #8]
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	691b      	ldr	r3, [r3, #16]
 80029d8:	431a      	orrs	r2, r3
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	695b      	ldr	r3, [r3, #20]
 80029de:	431a      	orrs	r2, r3
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	69db      	ldr	r3, [r3, #28]
 80029e4:	4313      	orrs	r3, r2
 80029e6:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	681a      	ldr	r2, [r3, #0]
 80029ee:	4bab      	ldr	r3, [pc, #684]	; (8002c9c <UART_SetConfig+0x2d8>)
 80029f0:	4013      	ands	r3, r2
 80029f2:	687a      	ldr	r2, [r7, #4]
 80029f4:	6812      	ldr	r2, [r2, #0]
 80029f6:	6979      	ldr	r1, [r7, #20]
 80029f8:	430b      	orrs	r3, r1
 80029fa:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	685b      	ldr	r3, [r3, #4]
 8002a02:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	68da      	ldr	r2, [r3, #12]
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	430a      	orrs	r2, r1
 8002a10:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	699b      	ldr	r3, [r3, #24]
 8002a16:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	6a1b      	ldr	r3, [r3, #32]
 8002a1c:	697a      	ldr	r2, [r7, #20]
 8002a1e:	4313      	orrs	r3, r2
 8002a20:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	689b      	ldr	r3, [r3, #8]
 8002a28:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	697a      	ldr	r2, [r7, #20]
 8002a32:	430a      	orrs	r2, r1
 8002a34:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	4a99      	ldr	r2, [pc, #612]	; (8002ca0 <UART_SetConfig+0x2dc>)
 8002a3c:	4293      	cmp	r3, r2
 8002a3e:	d120      	bne.n	8002a82 <UART_SetConfig+0xbe>
 8002a40:	4b98      	ldr	r3, [pc, #608]	; (8002ca4 <UART_SetConfig+0x2e0>)
 8002a42:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a44:	f003 0303 	and.w	r3, r3, #3
 8002a48:	2b03      	cmp	r3, #3
 8002a4a:	d817      	bhi.n	8002a7c <UART_SetConfig+0xb8>
 8002a4c:	a201      	add	r2, pc, #4	; (adr r2, 8002a54 <UART_SetConfig+0x90>)
 8002a4e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a52:	bf00      	nop
 8002a54:	08002a65 	.word	0x08002a65
 8002a58:	08002a71 	.word	0x08002a71
 8002a5c:	08002a77 	.word	0x08002a77
 8002a60:	08002a6b 	.word	0x08002a6b
 8002a64:	2301      	movs	r3, #1
 8002a66:	77fb      	strb	r3, [r7, #31]
 8002a68:	e0b5      	b.n	8002bd6 <UART_SetConfig+0x212>
 8002a6a:	2302      	movs	r3, #2
 8002a6c:	77fb      	strb	r3, [r7, #31]
 8002a6e:	e0b2      	b.n	8002bd6 <UART_SetConfig+0x212>
 8002a70:	2304      	movs	r3, #4
 8002a72:	77fb      	strb	r3, [r7, #31]
 8002a74:	e0af      	b.n	8002bd6 <UART_SetConfig+0x212>
 8002a76:	2308      	movs	r3, #8
 8002a78:	77fb      	strb	r3, [r7, #31]
 8002a7a:	e0ac      	b.n	8002bd6 <UART_SetConfig+0x212>
 8002a7c:	2310      	movs	r3, #16
 8002a7e:	77fb      	strb	r3, [r7, #31]
 8002a80:	e0a9      	b.n	8002bd6 <UART_SetConfig+0x212>
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	4a88      	ldr	r2, [pc, #544]	; (8002ca8 <UART_SetConfig+0x2e4>)
 8002a88:	4293      	cmp	r3, r2
 8002a8a:	d124      	bne.n	8002ad6 <UART_SetConfig+0x112>
 8002a8c:	4b85      	ldr	r3, [pc, #532]	; (8002ca4 <UART_SetConfig+0x2e0>)
 8002a8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a90:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002a94:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8002a98:	d011      	beq.n	8002abe <UART_SetConfig+0xfa>
 8002a9a:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8002a9e:	d817      	bhi.n	8002ad0 <UART_SetConfig+0x10c>
 8002aa0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002aa4:	d011      	beq.n	8002aca <UART_SetConfig+0x106>
 8002aa6:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002aaa:	d811      	bhi.n	8002ad0 <UART_SetConfig+0x10c>
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d003      	beq.n	8002ab8 <UART_SetConfig+0xf4>
 8002ab0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002ab4:	d006      	beq.n	8002ac4 <UART_SetConfig+0x100>
 8002ab6:	e00b      	b.n	8002ad0 <UART_SetConfig+0x10c>
 8002ab8:	2300      	movs	r3, #0
 8002aba:	77fb      	strb	r3, [r7, #31]
 8002abc:	e08b      	b.n	8002bd6 <UART_SetConfig+0x212>
 8002abe:	2302      	movs	r3, #2
 8002ac0:	77fb      	strb	r3, [r7, #31]
 8002ac2:	e088      	b.n	8002bd6 <UART_SetConfig+0x212>
 8002ac4:	2304      	movs	r3, #4
 8002ac6:	77fb      	strb	r3, [r7, #31]
 8002ac8:	e085      	b.n	8002bd6 <UART_SetConfig+0x212>
 8002aca:	2308      	movs	r3, #8
 8002acc:	77fb      	strb	r3, [r7, #31]
 8002ace:	e082      	b.n	8002bd6 <UART_SetConfig+0x212>
 8002ad0:	2310      	movs	r3, #16
 8002ad2:	77fb      	strb	r3, [r7, #31]
 8002ad4:	e07f      	b.n	8002bd6 <UART_SetConfig+0x212>
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	4a74      	ldr	r2, [pc, #464]	; (8002cac <UART_SetConfig+0x2e8>)
 8002adc:	4293      	cmp	r3, r2
 8002ade:	d124      	bne.n	8002b2a <UART_SetConfig+0x166>
 8002ae0:	4b70      	ldr	r3, [pc, #448]	; (8002ca4 <UART_SetConfig+0x2e0>)
 8002ae2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ae4:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8002ae8:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8002aec:	d011      	beq.n	8002b12 <UART_SetConfig+0x14e>
 8002aee:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8002af2:	d817      	bhi.n	8002b24 <UART_SetConfig+0x160>
 8002af4:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8002af8:	d011      	beq.n	8002b1e <UART_SetConfig+0x15a>
 8002afa:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8002afe:	d811      	bhi.n	8002b24 <UART_SetConfig+0x160>
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d003      	beq.n	8002b0c <UART_SetConfig+0x148>
 8002b04:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8002b08:	d006      	beq.n	8002b18 <UART_SetConfig+0x154>
 8002b0a:	e00b      	b.n	8002b24 <UART_SetConfig+0x160>
 8002b0c:	2300      	movs	r3, #0
 8002b0e:	77fb      	strb	r3, [r7, #31]
 8002b10:	e061      	b.n	8002bd6 <UART_SetConfig+0x212>
 8002b12:	2302      	movs	r3, #2
 8002b14:	77fb      	strb	r3, [r7, #31]
 8002b16:	e05e      	b.n	8002bd6 <UART_SetConfig+0x212>
 8002b18:	2304      	movs	r3, #4
 8002b1a:	77fb      	strb	r3, [r7, #31]
 8002b1c:	e05b      	b.n	8002bd6 <UART_SetConfig+0x212>
 8002b1e:	2308      	movs	r3, #8
 8002b20:	77fb      	strb	r3, [r7, #31]
 8002b22:	e058      	b.n	8002bd6 <UART_SetConfig+0x212>
 8002b24:	2310      	movs	r3, #16
 8002b26:	77fb      	strb	r3, [r7, #31]
 8002b28:	e055      	b.n	8002bd6 <UART_SetConfig+0x212>
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	4a60      	ldr	r2, [pc, #384]	; (8002cb0 <UART_SetConfig+0x2ec>)
 8002b30:	4293      	cmp	r3, r2
 8002b32:	d124      	bne.n	8002b7e <UART_SetConfig+0x1ba>
 8002b34:	4b5b      	ldr	r3, [pc, #364]	; (8002ca4 <UART_SetConfig+0x2e0>)
 8002b36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b38:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8002b3c:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8002b40:	d011      	beq.n	8002b66 <UART_SetConfig+0x1a2>
 8002b42:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8002b46:	d817      	bhi.n	8002b78 <UART_SetConfig+0x1b4>
 8002b48:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8002b4c:	d011      	beq.n	8002b72 <UART_SetConfig+0x1ae>
 8002b4e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8002b52:	d811      	bhi.n	8002b78 <UART_SetConfig+0x1b4>
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d003      	beq.n	8002b60 <UART_SetConfig+0x19c>
 8002b58:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002b5c:	d006      	beq.n	8002b6c <UART_SetConfig+0x1a8>
 8002b5e:	e00b      	b.n	8002b78 <UART_SetConfig+0x1b4>
 8002b60:	2300      	movs	r3, #0
 8002b62:	77fb      	strb	r3, [r7, #31]
 8002b64:	e037      	b.n	8002bd6 <UART_SetConfig+0x212>
 8002b66:	2302      	movs	r3, #2
 8002b68:	77fb      	strb	r3, [r7, #31]
 8002b6a:	e034      	b.n	8002bd6 <UART_SetConfig+0x212>
 8002b6c:	2304      	movs	r3, #4
 8002b6e:	77fb      	strb	r3, [r7, #31]
 8002b70:	e031      	b.n	8002bd6 <UART_SetConfig+0x212>
 8002b72:	2308      	movs	r3, #8
 8002b74:	77fb      	strb	r3, [r7, #31]
 8002b76:	e02e      	b.n	8002bd6 <UART_SetConfig+0x212>
 8002b78:	2310      	movs	r3, #16
 8002b7a:	77fb      	strb	r3, [r7, #31]
 8002b7c:	e02b      	b.n	8002bd6 <UART_SetConfig+0x212>
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	4a4c      	ldr	r2, [pc, #304]	; (8002cb4 <UART_SetConfig+0x2f0>)
 8002b84:	4293      	cmp	r3, r2
 8002b86:	d124      	bne.n	8002bd2 <UART_SetConfig+0x20e>
 8002b88:	4b46      	ldr	r3, [pc, #280]	; (8002ca4 <UART_SetConfig+0x2e0>)
 8002b8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b8c:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 8002b90:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8002b94:	d011      	beq.n	8002bba <UART_SetConfig+0x1f6>
 8002b96:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8002b9a:	d817      	bhi.n	8002bcc <UART_SetConfig+0x208>
 8002b9c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002ba0:	d011      	beq.n	8002bc6 <UART_SetConfig+0x202>
 8002ba2:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002ba6:	d811      	bhi.n	8002bcc <UART_SetConfig+0x208>
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	d003      	beq.n	8002bb4 <UART_SetConfig+0x1f0>
 8002bac:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002bb0:	d006      	beq.n	8002bc0 <UART_SetConfig+0x1fc>
 8002bb2:	e00b      	b.n	8002bcc <UART_SetConfig+0x208>
 8002bb4:	2300      	movs	r3, #0
 8002bb6:	77fb      	strb	r3, [r7, #31]
 8002bb8:	e00d      	b.n	8002bd6 <UART_SetConfig+0x212>
 8002bba:	2302      	movs	r3, #2
 8002bbc:	77fb      	strb	r3, [r7, #31]
 8002bbe:	e00a      	b.n	8002bd6 <UART_SetConfig+0x212>
 8002bc0:	2304      	movs	r3, #4
 8002bc2:	77fb      	strb	r3, [r7, #31]
 8002bc4:	e007      	b.n	8002bd6 <UART_SetConfig+0x212>
 8002bc6:	2308      	movs	r3, #8
 8002bc8:	77fb      	strb	r3, [r7, #31]
 8002bca:	e004      	b.n	8002bd6 <UART_SetConfig+0x212>
 8002bcc:	2310      	movs	r3, #16
 8002bce:	77fb      	strb	r3, [r7, #31]
 8002bd0:	e001      	b.n	8002bd6 <UART_SetConfig+0x212>
 8002bd2:	2310      	movs	r3, #16
 8002bd4:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	69db      	ldr	r3, [r3, #28]
 8002bda:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002bde:	d16d      	bne.n	8002cbc <UART_SetConfig+0x2f8>
  {
    switch (clocksource)
 8002be0:	7ffb      	ldrb	r3, [r7, #31]
 8002be2:	2b08      	cmp	r3, #8
 8002be4:	d827      	bhi.n	8002c36 <UART_SetConfig+0x272>
 8002be6:	a201      	add	r2, pc, #4	; (adr r2, 8002bec <UART_SetConfig+0x228>)
 8002be8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002bec:	08002c11 	.word	0x08002c11
 8002bf0:	08002c19 	.word	0x08002c19
 8002bf4:	08002c21 	.word	0x08002c21
 8002bf8:	08002c37 	.word	0x08002c37
 8002bfc:	08002c27 	.word	0x08002c27
 8002c00:	08002c37 	.word	0x08002c37
 8002c04:	08002c37 	.word	0x08002c37
 8002c08:	08002c37 	.word	0x08002c37
 8002c0c:	08002c2f 	.word	0x08002c2f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002c10:	f7ff fac2 	bl	8002198 <HAL_RCC_GetPCLK1Freq>
 8002c14:	61b8      	str	r0, [r7, #24]
        break;
 8002c16:	e013      	b.n	8002c40 <UART_SetConfig+0x27c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002c18:	f7ff fae0 	bl	80021dc <HAL_RCC_GetPCLK2Freq>
 8002c1c:	61b8      	str	r0, [r7, #24]
        break;
 8002c1e:	e00f      	b.n	8002c40 <UART_SetConfig+0x27c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002c20:	4b25      	ldr	r3, [pc, #148]	; (8002cb8 <UART_SetConfig+0x2f4>)
 8002c22:	61bb      	str	r3, [r7, #24]
        break;
 8002c24:	e00c      	b.n	8002c40 <UART_SetConfig+0x27c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002c26:	f7ff fa41 	bl	80020ac <HAL_RCC_GetSysClockFreq>
 8002c2a:	61b8      	str	r0, [r7, #24]
        break;
 8002c2c:	e008      	b.n	8002c40 <UART_SetConfig+0x27c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002c2e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002c32:	61bb      	str	r3, [r7, #24]
        break;
 8002c34:	e004      	b.n	8002c40 <UART_SetConfig+0x27c>
      default:
        pclk = 0U;
 8002c36:	2300      	movs	r3, #0
 8002c38:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8002c3a:	2301      	movs	r3, #1
 8002c3c:	77bb      	strb	r3, [r7, #30]
        break;
 8002c3e:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8002c40:	69bb      	ldr	r3, [r7, #24]
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	f000 8086 	beq.w	8002d54 <UART_SetConfig+0x390>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8002c48:	69bb      	ldr	r3, [r7, #24]
 8002c4a:	005a      	lsls	r2, r3, #1
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	685b      	ldr	r3, [r3, #4]
 8002c50:	085b      	lsrs	r3, r3, #1
 8002c52:	441a      	add	r2, r3
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	685b      	ldr	r3, [r3, #4]
 8002c58:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c5c:	b29b      	uxth	r3, r3
 8002c5e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002c60:	693b      	ldr	r3, [r7, #16]
 8002c62:	2b0f      	cmp	r3, #15
 8002c64:	d916      	bls.n	8002c94 <UART_SetConfig+0x2d0>
 8002c66:	693b      	ldr	r3, [r7, #16]
 8002c68:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002c6c:	d212      	bcs.n	8002c94 <UART_SetConfig+0x2d0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002c6e:	693b      	ldr	r3, [r7, #16]
 8002c70:	b29b      	uxth	r3, r3
 8002c72:	f023 030f 	bic.w	r3, r3, #15
 8002c76:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002c78:	693b      	ldr	r3, [r7, #16]
 8002c7a:	085b      	lsrs	r3, r3, #1
 8002c7c:	b29b      	uxth	r3, r3
 8002c7e:	f003 0307 	and.w	r3, r3, #7
 8002c82:	b29a      	uxth	r2, r3
 8002c84:	89fb      	ldrh	r3, [r7, #14]
 8002c86:	4313      	orrs	r3, r2
 8002c88:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	89fa      	ldrh	r2, [r7, #14]
 8002c90:	60da      	str	r2, [r3, #12]
 8002c92:	e05f      	b.n	8002d54 <UART_SetConfig+0x390>
      }
      else
      {
        ret = HAL_ERROR;
 8002c94:	2301      	movs	r3, #1
 8002c96:	77bb      	strb	r3, [r7, #30]
 8002c98:	e05c      	b.n	8002d54 <UART_SetConfig+0x390>
 8002c9a:	bf00      	nop
 8002c9c:	efff69f3 	.word	0xefff69f3
 8002ca0:	40013800 	.word	0x40013800
 8002ca4:	40021000 	.word	0x40021000
 8002ca8:	40004400 	.word	0x40004400
 8002cac:	40004800 	.word	0x40004800
 8002cb0:	40004c00 	.word	0x40004c00
 8002cb4:	40005000 	.word	0x40005000
 8002cb8:	007a1200 	.word	0x007a1200
      }
    }
  }
  else
  {
    switch (clocksource)
 8002cbc:	7ffb      	ldrb	r3, [r7, #31]
 8002cbe:	2b08      	cmp	r3, #8
 8002cc0:	d827      	bhi.n	8002d12 <UART_SetConfig+0x34e>
 8002cc2:	a201      	add	r2, pc, #4	; (adr r2, 8002cc8 <UART_SetConfig+0x304>)
 8002cc4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002cc8:	08002ced 	.word	0x08002ced
 8002ccc:	08002cf5 	.word	0x08002cf5
 8002cd0:	08002cfd 	.word	0x08002cfd
 8002cd4:	08002d13 	.word	0x08002d13
 8002cd8:	08002d03 	.word	0x08002d03
 8002cdc:	08002d13 	.word	0x08002d13
 8002ce0:	08002d13 	.word	0x08002d13
 8002ce4:	08002d13 	.word	0x08002d13
 8002ce8:	08002d0b 	.word	0x08002d0b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002cec:	f7ff fa54 	bl	8002198 <HAL_RCC_GetPCLK1Freq>
 8002cf0:	61b8      	str	r0, [r7, #24]
        break;
 8002cf2:	e013      	b.n	8002d1c <UART_SetConfig+0x358>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002cf4:	f7ff fa72 	bl	80021dc <HAL_RCC_GetPCLK2Freq>
 8002cf8:	61b8      	str	r0, [r7, #24]
        break;
 8002cfa:	e00f      	b.n	8002d1c <UART_SetConfig+0x358>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002cfc:	4b1b      	ldr	r3, [pc, #108]	; (8002d6c <UART_SetConfig+0x3a8>)
 8002cfe:	61bb      	str	r3, [r7, #24]
        break;
 8002d00:	e00c      	b.n	8002d1c <UART_SetConfig+0x358>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002d02:	f7ff f9d3 	bl	80020ac <HAL_RCC_GetSysClockFreq>
 8002d06:	61b8      	str	r0, [r7, #24]
        break;
 8002d08:	e008      	b.n	8002d1c <UART_SetConfig+0x358>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002d0a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002d0e:	61bb      	str	r3, [r7, #24]
        break;
 8002d10:	e004      	b.n	8002d1c <UART_SetConfig+0x358>
      default:
        pclk = 0U;
 8002d12:	2300      	movs	r3, #0
 8002d14:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8002d16:	2301      	movs	r3, #1
 8002d18:	77bb      	strb	r3, [r7, #30]
        break;
 8002d1a:	bf00      	nop
    }

    if (pclk != 0U)
 8002d1c:	69bb      	ldr	r3, [r7, #24]
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d018      	beq.n	8002d54 <UART_SetConfig+0x390>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	685b      	ldr	r3, [r3, #4]
 8002d26:	085a      	lsrs	r2, r3, #1
 8002d28:	69bb      	ldr	r3, [r7, #24]
 8002d2a:	441a      	add	r2, r3
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	685b      	ldr	r3, [r3, #4]
 8002d30:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d34:	b29b      	uxth	r3, r3
 8002d36:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002d38:	693b      	ldr	r3, [r7, #16]
 8002d3a:	2b0f      	cmp	r3, #15
 8002d3c:	d908      	bls.n	8002d50 <UART_SetConfig+0x38c>
 8002d3e:	693b      	ldr	r3, [r7, #16]
 8002d40:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002d44:	d204      	bcs.n	8002d50 <UART_SetConfig+0x38c>
      {
        huart->Instance->BRR = usartdiv;
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	693a      	ldr	r2, [r7, #16]
 8002d4c:	60da      	str	r2, [r3, #12]
 8002d4e:	e001      	b.n	8002d54 <UART_SetConfig+0x390>
      }
      else
      {
        ret = HAL_ERROR;
 8002d50:	2301      	movs	r3, #1
 8002d52:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	2200      	movs	r2, #0
 8002d58:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	2200      	movs	r2, #0
 8002d5e:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8002d60:	7fbb      	ldrb	r3, [r7, #30]
}
 8002d62:	4618      	mov	r0, r3
 8002d64:	3720      	adds	r7, #32
 8002d66:	46bd      	mov	sp, r7
 8002d68:	bd80      	pop	{r7, pc}
 8002d6a:	bf00      	nop
 8002d6c:	007a1200 	.word	0x007a1200

08002d70 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002d70:	b480      	push	{r7}
 8002d72:	b083      	sub	sp, #12
 8002d74:	af00      	add	r7, sp, #0
 8002d76:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d7c:	f003 0301 	and.w	r3, r3, #1
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d00a      	beq.n	8002d9a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	685b      	ldr	r3, [r3, #4]
 8002d8a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	430a      	orrs	r2, r1
 8002d98:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d9e:	f003 0302 	and.w	r3, r3, #2
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d00a      	beq.n	8002dbc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	685b      	ldr	r3, [r3, #4]
 8002dac:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	430a      	orrs	r2, r1
 8002dba:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002dc0:	f003 0304 	and.w	r3, r3, #4
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d00a      	beq.n	8002dde <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	685b      	ldr	r3, [r3, #4]
 8002dce:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	430a      	orrs	r2, r1
 8002ddc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002de2:	f003 0308 	and.w	r3, r3, #8
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d00a      	beq.n	8002e00 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	685b      	ldr	r3, [r3, #4]
 8002df0:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	430a      	orrs	r2, r1
 8002dfe:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e04:	f003 0310 	and.w	r3, r3, #16
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d00a      	beq.n	8002e22 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	689b      	ldr	r3, [r3, #8]
 8002e12:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	430a      	orrs	r2, r1
 8002e20:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e26:	f003 0320 	and.w	r3, r3, #32
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d00a      	beq.n	8002e44 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	689b      	ldr	r3, [r3, #8]
 8002e34:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	430a      	orrs	r2, r1
 8002e42:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e48:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	d01a      	beq.n	8002e86 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	685b      	ldr	r3, [r3, #4]
 8002e56:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	430a      	orrs	r2, r1
 8002e64:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e6a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002e6e:	d10a      	bne.n	8002e86 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	685b      	ldr	r3, [r3, #4]
 8002e76:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	430a      	orrs	r2, r1
 8002e84:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e8a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d00a      	beq.n	8002ea8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	685b      	ldr	r3, [r3, #4]
 8002e98:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	430a      	orrs	r2, r1
 8002ea6:	605a      	str	r2, [r3, #4]
  }
}
 8002ea8:	bf00      	nop
 8002eaa:	370c      	adds	r7, #12
 8002eac:	46bd      	mov	sp, r7
 8002eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eb2:	4770      	bx	lr

08002eb4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8002eb4:	b580      	push	{r7, lr}
 8002eb6:	b086      	sub	sp, #24
 8002eb8:	af02      	add	r7, sp, #8
 8002eba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	2200      	movs	r2, #0
 8002ec0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8002ec4:	f7fd fd8e 	bl	80009e4 <HAL_GetTick>
 8002ec8:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	f003 0308 	and.w	r3, r3, #8
 8002ed4:	2b08      	cmp	r3, #8
 8002ed6:	d10e      	bne.n	8002ef6 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002ed8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8002edc:	9300      	str	r3, [sp, #0]
 8002ede:	68fb      	ldr	r3, [r7, #12]
 8002ee0:	2200      	movs	r2, #0
 8002ee2:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8002ee6:	6878      	ldr	r0, [r7, #4]
 8002ee8:	f000 f82d 	bl	8002f46 <UART_WaitOnFlagUntilTimeout>
 8002eec:	4603      	mov	r3, r0
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d001      	beq.n	8002ef6 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002ef2:	2303      	movs	r3, #3
 8002ef4:	e023      	b.n	8002f3e <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	f003 0304 	and.w	r3, r3, #4
 8002f00:	2b04      	cmp	r3, #4
 8002f02:	d10e      	bne.n	8002f22 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002f04:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8002f08:	9300      	str	r3, [sp, #0]
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	2200      	movs	r2, #0
 8002f0e:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8002f12:	6878      	ldr	r0, [r7, #4]
 8002f14:	f000 f817 	bl	8002f46 <UART_WaitOnFlagUntilTimeout>
 8002f18:	4603      	mov	r3, r0
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d001      	beq.n	8002f22 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002f1e:	2303      	movs	r3, #3
 8002f20:	e00d      	b.n	8002f3e <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	2220      	movs	r2, #32
 8002f26:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	2220      	movs	r2, #32
 8002f2c:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	2200      	movs	r2, #0
 8002f32:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	2200      	movs	r2, #0
 8002f38:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8002f3c:	2300      	movs	r3, #0
}
 8002f3e:	4618      	mov	r0, r3
 8002f40:	3710      	adds	r7, #16
 8002f42:	46bd      	mov	sp, r7
 8002f44:	bd80      	pop	{r7, pc}

08002f46 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8002f46:	b580      	push	{r7, lr}
 8002f48:	b084      	sub	sp, #16
 8002f4a:	af00      	add	r7, sp, #0
 8002f4c:	60f8      	str	r0, [r7, #12]
 8002f4e:	60b9      	str	r1, [r7, #8]
 8002f50:	603b      	str	r3, [r7, #0]
 8002f52:	4613      	mov	r3, r2
 8002f54:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002f56:	e05e      	b.n	8003016 <UART_WaitOnFlagUntilTimeout+0xd0>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002f58:	69bb      	ldr	r3, [r7, #24]
 8002f5a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f5e:	d05a      	beq.n	8003016 <UART_WaitOnFlagUntilTimeout+0xd0>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002f60:	f7fd fd40 	bl	80009e4 <HAL_GetTick>
 8002f64:	4602      	mov	r2, r0
 8002f66:	683b      	ldr	r3, [r7, #0]
 8002f68:	1ad3      	subs	r3, r2, r3
 8002f6a:	69ba      	ldr	r2, [r7, #24]
 8002f6c:	429a      	cmp	r2, r3
 8002f6e:	d302      	bcc.n	8002f76 <UART_WaitOnFlagUntilTimeout+0x30>
 8002f70:	69bb      	ldr	r3, [r7, #24]
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d11b      	bne.n	8002fae <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	681a      	ldr	r2, [r3, #0]
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8002f84:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	689a      	ldr	r2, [r3, #8]
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	f022 0201 	bic.w	r2, r2, #1
 8002f94:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	2220      	movs	r2, #32
 8002f9a:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	2220      	movs	r2, #32
 8002fa0:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	2200      	movs	r2, #0
 8002fa6:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8002faa:	2303      	movs	r3, #3
 8002fac:	e043      	b.n	8003036 <UART_WaitOnFlagUntilTimeout+0xf0>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	f003 0304 	and.w	r3, r3, #4
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d02c      	beq.n	8003016 <UART_WaitOnFlagUntilTimeout+0xd0>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	69db      	ldr	r3, [r3, #28]
 8002fc2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002fc6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002fca:	d124      	bne.n	8003016 <UART_WaitOnFlagUntilTimeout+0xd0>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002fd4:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	681a      	ldr	r2, [r3, #0]
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8002fe4:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	689a      	ldr	r2, [r3, #8]
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	f022 0201 	bic.w	r2, r2, #1
 8002ff4:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	2220      	movs	r2, #32
 8002ffa:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	2220      	movs	r2, #32
 8003000:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	2220      	movs	r2, #32
 8003006:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	2200      	movs	r2, #0
 800300e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8003012:	2303      	movs	r3, #3
 8003014:	e00f      	b.n	8003036 <UART_WaitOnFlagUntilTimeout+0xf0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003016:	68fb      	ldr	r3, [r7, #12]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	69da      	ldr	r2, [r3, #28]
 800301c:	68bb      	ldr	r3, [r7, #8]
 800301e:	4013      	ands	r3, r2
 8003020:	68ba      	ldr	r2, [r7, #8]
 8003022:	429a      	cmp	r2, r3
 8003024:	bf0c      	ite	eq
 8003026:	2301      	moveq	r3, #1
 8003028:	2300      	movne	r3, #0
 800302a:	b2db      	uxtb	r3, r3
 800302c:	461a      	mov	r2, r3
 800302e:	79fb      	ldrb	r3, [r7, #7]
 8003030:	429a      	cmp	r2, r3
 8003032:	d091      	beq.n	8002f58 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003034:	2300      	movs	r3, #0
}
 8003036:	4618      	mov	r0, r3
 8003038:	3710      	adds	r7, #16
 800303a:	46bd      	mov	sp, r7
 800303c:	bd80      	pop	{r7, pc}

0800303e <atoi>:
 800303e:	220a      	movs	r2, #10
 8003040:	2100      	movs	r1, #0
 8003042:	f000 b8d7 	b.w	80031f4 <strtol>
	...

08003048 <__errno>:
 8003048:	4b01      	ldr	r3, [pc, #4]	; (8003050 <__errno+0x8>)
 800304a:	6818      	ldr	r0, [r3, #0]
 800304c:	4770      	bx	lr
 800304e:	bf00      	nop
 8003050:	2000000c 	.word	0x2000000c

08003054 <__libc_init_array>:
 8003054:	b570      	push	{r4, r5, r6, lr}
 8003056:	4d0d      	ldr	r5, [pc, #52]	; (800308c <__libc_init_array+0x38>)
 8003058:	4c0d      	ldr	r4, [pc, #52]	; (8003090 <__libc_init_array+0x3c>)
 800305a:	1b64      	subs	r4, r4, r5
 800305c:	10a4      	asrs	r4, r4, #2
 800305e:	2600      	movs	r6, #0
 8003060:	42a6      	cmp	r6, r4
 8003062:	d109      	bne.n	8003078 <__libc_init_array+0x24>
 8003064:	4d0b      	ldr	r5, [pc, #44]	; (8003094 <__libc_init_array+0x40>)
 8003066:	4c0c      	ldr	r4, [pc, #48]	; (8003098 <__libc_init_array+0x44>)
 8003068:	f000 fcdc 	bl	8003a24 <_init>
 800306c:	1b64      	subs	r4, r4, r5
 800306e:	10a4      	asrs	r4, r4, #2
 8003070:	2600      	movs	r6, #0
 8003072:	42a6      	cmp	r6, r4
 8003074:	d105      	bne.n	8003082 <__libc_init_array+0x2e>
 8003076:	bd70      	pop	{r4, r5, r6, pc}
 8003078:	f855 3b04 	ldr.w	r3, [r5], #4
 800307c:	4798      	blx	r3
 800307e:	3601      	adds	r6, #1
 8003080:	e7ee      	b.n	8003060 <__libc_init_array+0xc>
 8003082:	f855 3b04 	ldr.w	r3, [r5], #4
 8003086:	4798      	blx	r3
 8003088:	3601      	adds	r6, #1
 800308a:	e7f2      	b.n	8003072 <__libc_init_array+0x1e>
 800308c:	08003c0c 	.word	0x08003c0c
 8003090:	08003c0c 	.word	0x08003c0c
 8003094:	08003c0c 	.word	0x08003c0c
 8003098:	08003c10 	.word	0x08003c10

0800309c <memset>:
 800309c:	4402      	add	r2, r0
 800309e:	4603      	mov	r3, r0
 80030a0:	4293      	cmp	r3, r2
 80030a2:	d100      	bne.n	80030a6 <memset+0xa>
 80030a4:	4770      	bx	lr
 80030a6:	f803 1b01 	strb.w	r1, [r3], #1
 80030aa:	e7f9      	b.n	80030a0 <memset+0x4>

080030ac <siprintf>:
 80030ac:	b40e      	push	{r1, r2, r3}
 80030ae:	b500      	push	{lr}
 80030b0:	b09c      	sub	sp, #112	; 0x70
 80030b2:	ab1d      	add	r3, sp, #116	; 0x74
 80030b4:	9002      	str	r0, [sp, #8]
 80030b6:	9006      	str	r0, [sp, #24]
 80030b8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80030bc:	4809      	ldr	r0, [pc, #36]	; (80030e4 <siprintf+0x38>)
 80030be:	9107      	str	r1, [sp, #28]
 80030c0:	9104      	str	r1, [sp, #16]
 80030c2:	4909      	ldr	r1, [pc, #36]	; (80030e8 <siprintf+0x3c>)
 80030c4:	f853 2b04 	ldr.w	r2, [r3], #4
 80030c8:	9105      	str	r1, [sp, #20]
 80030ca:	6800      	ldr	r0, [r0, #0]
 80030cc:	9301      	str	r3, [sp, #4]
 80030ce:	a902      	add	r1, sp, #8
 80030d0:	f000 f8f6 	bl	80032c0 <_svfiprintf_r>
 80030d4:	9b02      	ldr	r3, [sp, #8]
 80030d6:	2200      	movs	r2, #0
 80030d8:	701a      	strb	r2, [r3, #0]
 80030da:	b01c      	add	sp, #112	; 0x70
 80030dc:	f85d eb04 	ldr.w	lr, [sp], #4
 80030e0:	b003      	add	sp, #12
 80030e2:	4770      	bx	lr
 80030e4:	2000000c 	.word	0x2000000c
 80030e8:	ffff0208 	.word	0xffff0208

080030ec <_strtol_l.isra.0>:
 80030ec:	2b01      	cmp	r3, #1
 80030ee:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80030f2:	d001      	beq.n	80030f8 <_strtol_l.isra.0+0xc>
 80030f4:	2b24      	cmp	r3, #36	; 0x24
 80030f6:	d906      	bls.n	8003106 <_strtol_l.isra.0+0x1a>
 80030f8:	f7ff ffa6 	bl	8003048 <__errno>
 80030fc:	2316      	movs	r3, #22
 80030fe:	6003      	str	r3, [r0, #0]
 8003100:	2000      	movs	r0, #0
 8003102:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003106:	4f3a      	ldr	r7, [pc, #232]	; (80031f0 <_strtol_l.isra.0+0x104>)
 8003108:	468e      	mov	lr, r1
 800310a:	4676      	mov	r6, lr
 800310c:	f81e 4b01 	ldrb.w	r4, [lr], #1
 8003110:	5de5      	ldrb	r5, [r4, r7]
 8003112:	f015 0508 	ands.w	r5, r5, #8
 8003116:	d1f8      	bne.n	800310a <_strtol_l.isra.0+0x1e>
 8003118:	2c2d      	cmp	r4, #45	; 0x2d
 800311a:	d134      	bne.n	8003186 <_strtol_l.isra.0+0x9a>
 800311c:	f89e 4000 	ldrb.w	r4, [lr]
 8003120:	f04f 0801 	mov.w	r8, #1
 8003124:	f106 0e02 	add.w	lr, r6, #2
 8003128:	2b00      	cmp	r3, #0
 800312a:	d05c      	beq.n	80031e6 <_strtol_l.isra.0+0xfa>
 800312c:	2b10      	cmp	r3, #16
 800312e:	d10c      	bne.n	800314a <_strtol_l.isra.0+0x5e>
 8003130:	2c30      	cmp	r4, #48	; 0x30
 8003132:	d10a      	bne.n	800314a <_strtol_l.isra.0+0x5e>
 8003134:	f89e 4000 	ldrb.w	r4, [lr]
 8003138:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800313c:	2c58      	cmp	r4, #88	; 0x58
 800313e:	d14d      	bne.n	80031dc <_strtol_l.isra.0+0xf0>
 8003140:	f89e 4001 	ldrb.w	r4, [lr, #1]
 8003144:	2310      	movs	r3, #16
 8003146:	f10e 0e02 	add.w	lr, lr, #2
 800314a:	f108 4c00 	add.w	ip, r8, #2147483648	; 0x80000000
 800314e:	f10c 3cff 	add.w	ip, ip, #4294967295
 8003152:	2600      	movs	r6, #0
 8003154:	fbbc f9f3 	udiv	r9, ip, r3
 8003158:	4635      	mov	r5, r6
 800315a:	fb03 ca19 	mls	sl, r3, r9, ip
 800315e:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 8003162:	2f09      	cmp	r7, #9
 8003164:	d818      	bhi.n	8003198 <_strtol_l.isra.0+0xac>
 8003166:	463c      	mov	r4, r7
 8003168:	42a3      	cmp	r3, r4
 800316a:	dd24      	ble.n	80031b6 <_strtol_l.isra.0+0xca>
 800316c:	2e00      	cmp	r6, #0
 800316e:	db1f      	blt.n	80031b0 <_strtol_l.isra.0+0xc4>
 8003170:	45a9      	cmp	r9, r5
 8003172:	d31d      	bcc.n	80031b0 <_strtol_l.isra.0+0xc4>
 8003174:	d101      	bne.n	800317a <_strtol_l.isra.0+0x8e>
 8003176:	45a2      	cmp	sl, r4
 8003178:	db1a      	blt.n	80031b0 <_strtol_l.isra.0+0xc4>
 800317a:	fb05 4503 	mla	r5, r5, r3, r4
 800317e:	2601      	movs	r6, #1
 8003180:	f81e 4b01 	ldrb.w	r4, [lr], #1
 8003184:	e7eb      	b.n	800315e <_strtol_l.isra.0+0x72>
 8003186:	2c2b      	cmp	r4, #43	; 0x2b
 8003188:	bf08      	it	eq
 800318a:	f89e 4000 	ldrbeq.w	r4, [lr]
 800318e:	46a8      	mov	r8, r5
 8003190:	bf08      	it	eq
 8003192:	f106 0e02 	addeq.w	lr, r6, #2
 8003196:	e7c7      	b.n	8003128 <_strtol_l.isra.0+0x3c>
 8003198:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 800319c:	2f19      	cmp	r7, #25
 800319e:	d801      	bhi.n	80031a4 <_strtol_l.isra.0+0xb8>
 80031a0:	3c37      	subs	r4, #55	; 0x37
 80031a2:	e7e1      	b.n	8003168 <_strtol_l.isra.0+0x7c>
 80031a4:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 80031a8:	2f19      	cmp	r7, #25
 80031aa:	d804      	bhi.n	80031b6 <_strtol_l.isra.0+0xca>
 80031ac:	3c57      	subs	r4, #87	; 0x57
 80031ae:	e7db      	b.n	8003168 <_strtol_l.isra.0+0x7c>
 80031b0:	f04f 36ff 	mov.w	r6, #4294967295
 80031b4:	e7e4      	b.n	8003180 <_strtol_l.isra.0+0x94>
 80031b6:	2e00      	cmp	r6, #0
 80031b8:	da05      	bge.n	80031c6 <_strtol_l.isra.0+0xda>
 80031ba:	2322      	movs	r3, #34	; 0x22
 80031bc:	6003      	str	r3, [r0, #0]
 80031be:	4665      	mov	r5, ip
 80031c0:	b942      	cbnz	r2, 80031d4 <_strtol_l.isra.0+0xe8>
 80031c2:	4628      	mov	r0, r5
 80031c4:	e79d      	b.n	8003102 <_strtol_l.isra.0+0x16>
 80031c6:	f1b8 0f00 	cmp.w	r8, #0
 80031ca:	d000      	beq.n	80031ce <_strtol_l.isra.0+0xe2>
 80031cc:	426d      	negs	r5, r5
 80031ce:	2a00      	cmp	r2, #0
 80031d0:	d0f7      	beq.n	80031c2 <_strtol_l.isra.0+0xd6>
 80031d2:	b10e      	cbz	r6, 80031d8 <_strtol_l.isra.0+0xec>
 80031d4:	f10e 31ff 	add.w	r1, lr, #4294967295
 80031d8:	6011      	str	r1, [r2, #0]
 80031da:	e7f2      	b.n	80031c2 <_strtol_l.isra.0+0xd6>
 80031dc:	2430      	movs	r4, #48	; 0x30
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d1b3      	bne.n	800314a <_strtol_l.isra.0+0x5e>
 80031e2:	2308      	movs	r3, #8
 80031e4:	e7b1      	b.n	800314a <_strtol_l.isra.0+0x5e>
 80031e6:	2c30      	cmp	r4, #48	; 0x30
 80031e8:	d0a4      	beq.n	8003134 <_strtol_l.isra.0+0x48>
 80031ea:	230a      	movs	r3, #10
 80031ec:	e7ad      	b.n	800314a <_strtol_l.isra.0+0x5e>
 80031ee:	bf00      	nop
 80031f0:	08003ad9 	.word	0x08003ad9

080031f4 <strtol>:
 80031f4:	4613      	mov	r3, r2
 80031f6:	460a      	mov	r2, r1
 80031f8:	4601      	mov	r1, r0
 80031fa:	4802      	ldr	r0, [pc, #8]	; (8003204 <strtol+0x10>)
 80031fc:	6800      	ldr	r0, [r0, #0]
 80031fe:	f7ff bf75 	b.w	80030ec <_strtol_l.isra.0>
 8003202:	bf00      	nop
 8003204:	2000000c 	.word	0x2000000c

08003208 <__ssputs_r>:
 8003208:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800320c:	688e      	ldr	r6, [r1, #8]
 800320e:	429e      	cmp	r6, r3
 8003210:	4682      	mov	sl, r0
 8003212:	460c      	mov	r4, r1
 8003214:	4690      	mov	r8, r2
 8003216:	461f      	mov	r7, r3
 8003218:	d838      	bhi.n	800328c <__ssputs_r+0x84>
 800321a:	898a      	ldrh	r2, [r1, #12]
 800321c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8003220:	d032      	beq.n	8003288 <__ssputs_r+0x80>
 8003222:	6825      	ldr	r5, [r4, #0]
 8003224:	6909      	ldr	r1, [r1, #16]
 8003226:	eba5 0901 	sub.w	r9, r5, r1
 800322a:	6965      	ldr	r5, [r4, #20]
 800322c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003230:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8003234:	3301      	adds	r3, #1
 8003236:	444b      	add	r3, r9
 8003238:	106d      	asrs	r5, r5, #1
 800323a:	429d      	cmp	r5, r3
 800323c:	bf38      	it	cc
 800323e:	461d      	movcc	r5, r3
 8003240:	0553      	lsls	r3, r2, #21
 8003242:	d531      	bpl.n	80032a8 <__ssputs_r+0xa0>
 8003244:	4629      	mov	r1, r5
 8003246:	f000 fb47 	bl	80038d8 <_malloc_r>
 800324a:	4606      	mov	r6, r0
 800324c:	b950      	cbnz	r0, 8003264 <__ssputs_r+0x5c>
 800324e:	230c      	movs	r3, #12
 8003250:	f8ca 3000 	str.w	r3, [sl]
 8003254:	89a3      	ldrh	r3, [r4, #12]
 8003256:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800325a:	81a3      	strh	r3, [r4, #12]
 800325c:	f04f 30ff 	mov.w	r0, #4294967295
 8003260:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003264:	6921      	ldr	r1, [r4, #16]
 8003266:	464a      	mov	r2, r9
 8003268:	f000 fabe 	bl	80037e8 <memcpy>
 800326c:	89a3      	ldrh	r3, [r4, #12]
 800326e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8003272:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003276:	81a3      	strh	r3, [r4, #12]
 8003278:	6126      	str	r6, [r4, #16]
 800327a:	6165      	str	r5, [r4, #20]
 800327c:	444e      	add	r6, r9
 800327e:	eba5 0509 	sub.w	r5, r5, r9
 8003282:	6026      	str	r6, [r4, #0]
 8003284:	60a5      	str	r5, [r4, #8]
 8003286:	463e      	mov	r6, r7
 8003288:	42be      	cmp	r6, r7
 800328a:	d900      	bls.n	800328e <__ssputs_r+0x86>
 800328c:	463e      	mov	r6, r7
 800328e:	4632      	mov	r2, r6
 8003290:	6820      	ldr	r0, [r4, #0]
 8003292:	4641      	mov	r1, r8
 8003294:	f000 fab6 	bl	8003804 <memmove>
 8003298:	68a3      	ldr	r3, [r4, #8]
 800329a:	6822      	ldr	r2, [r4, #0]
 800329c:	1b9b      	subs	r3, r3, r6
 800329e:	4432      	add	r2, r6
 80032a0:	60a3      	str	r3, [r4, #8]
 80032a2:	6022      	str	r2, [r4, #0]
 80032a4:	2000      	movs	r0, #0
 80032a6:	e7db      	b.n	8003260 <__ssputs_r+0x58>
 80032a8:	462a      	mov	r2, r5
 80032aa:	f000 fb6f 	bl	800398c <_realloc_r>
 80032ae:	4606      	mov	r6, r0
 80032b0:	2800      	cmp	r0, #0
 80032b2:	d1e1      	bne.n	8003278 <__ssputs_r+0x70>
 80032b4:	6921      	ldr	r1, [r4, #16]
 80032b6:	4650      	mov	r0, sl
 80032b8:	f000 fabe 	bl	8003838 <_free_r>
 80032bc:	e7c7      	b.n	800324e <__ssputs_r+0x46>
	...

080032c0 <_svfiprintf_r>:
 80032c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80032c4:	4698      	mov	r8, r3
 80032c6:	898b      	ldrh	r3, [r1, #12]
 80032c8:	061b      	lsls	r3, r3, #24
 80032ca:	b09d      	sub	sp, #116	; 0x74
 80032cc:	4607      	mov	r7, r0
 80032ce:	460d      	mov	r5, r1
 80032d0:	4614      	mov	r4, r2
 80032d2:	d50e      	bpl.n	80032f2 <_svfiprintf_r+0x32>
 80032d4:	690b      	ldr	r3, [r1, #16]
 80032d6:	b963      	cbnz	r3, 80032f2 <_svfiprintf_r+0x32>
 80032d8:	2140      	movs	r1, #64	; 0x40
 80032da:	f000 fafd 	bl	80038d8 <_malloc_r>
 80032de:	6028      	str	r0, [r5, #0]
 80032e0:	6128      	str	r0, [r5, #16]
 80032e2:	b920      	cbnz	r0, 80032ee <_svfiprintf_r+0x2e>
 80032e4:	230c      	movs	r3, #12
 80032e6:	603b      	str	r3, [r7, #0]
 80032e8:	f04f 30ff 	mov.w	r0, #4294967295
 80032ec:	e0d1      	b.n	8003492 <_svfiprintf_r+0x1d2>
 80032ee:	2340      	movs	r3, #64	; 0x40
 80032f0:	616b      	str	r3, [r5, #20]
 80032f2:	2300      	movs	r3, #0
 80032f4:	9309      	str	r3, [sp, #36]	; 0x24
 80032f6:	2320      	movs	r3, #32
 80032f8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80032fc:	f8cd 800c 	str.w	r8, [sp, #12]
 8003300:	2330      	movs	r3, #48	; 0x30
 8003302:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 80034ac <_svfiprintf_r+0x1ec>
 8003306:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800330a:	f04f 0901 	mov.w	r9, #1
 800330e:	4623      	mov	r3, r4
 8003310:	469a      	mov	sl, r3
 8003312:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003316:	b10a      	cbz	r2, 800331c <_svfiprintf_r+0x5c>
 8003318:	2a25      	cmp	r2, #37	; 0x25
 800331a:	d1f9      	bne.n	8003310 <_svfiprintf_r+0x50>
 800331c:	ebba 0b04 	subs.w	fp, sl, r4
 8003320:	d00b      	beq.n	800333a <_svfiprintf_r+0x7a>
 8003322:	465b      	mov	r3, fp
 8003324:	4622      	mov	r2, r4
 8003326:	4629      	mov	r1, r5
 8003328:	4638      	mov	r0, r7
 800332a:	f7ff ff6d 	bl	8003208 <__ssputs_r>
 800332e:	3001      	adds	r0, #1
 8003330:	f000 80aa 	beq.w	8003488 <_svfiprintf_r+0x1c8>
 8003334:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003336:	445a      	add	r2, fp
 8003338:	9209      	str	r2, [sp, #36]	; 0x24
 800333a:	f89a 3000 	ldrb.w	r3, [sl]
 800333e:	2b00      	cmp	r3, #0
 8003340:	f000 80a2 	beq.w	8003488 <_svfiprintf_r+0x1c8>
 8003344:	2300      	movs	r3, #0
 8003346:	f04f 32ff 	mov.w	r2, #4294967295
 800334a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800334e:	f10a 0a01 	add.w	sl, sl, #1
 8003352:	9304      	str	r3, [sp, #16]
 8003354:	9307      	str	r3, [sp, #28]
 8003356:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800335a:	931a      	str	r3, [sp, #104]	; 0x68
 800335c:	4654      	mov	r4, sl
 800335e:	2205      	movs	r2, #5
 8003360:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003364:	4851      	ldr	r0, [pc, #324]	; (80034ac <_svfiprintf_r+0x1ec>)
 8003366:	f7fc ff43 	bl	80001f0 <memchr>
 800336a:	9a04      	ldr	r2, [sp, #16]
 800336c:	b9d8      	cbnz	r0, 80033a6 <_svfiprintf_r+0xe6>
 800336e:	06d0      	lsls	r0, r2, #27
 8003370:	bf44      	itt	mi
 8003372:	2320      	movmi	r3, #32
 8003374:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003378:	0711      	lsls	r1, r2, #28
 800337a:	bf44      	itt	mi
 800337c:	232b      	movmi	r3, #43	; 0x2b
 800337e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003382:	f89a 3000 	ldrb.w	r3, [sl]
 8003386:	2b2a      	cmp	r3, #42	; 0x2a
 8003388:	d015      	beq.n	80033b6 <_svfiprintf_r+0xf6>
 800338a:	9a07      	ldr	r2, [sp, #28]
 800338c:	4654      	mov	r4, sl
 800338e:	2000      	movs	r0, #0
 8003390:	f04f 0c0a 	mov.w	ip, #10
 8003394:	4621      	mov	r1, r4
 8003396:	f811 3b01 	ldrb.w	r3, [r1], #1
 800339a:	3b30      	subs	r3, #48	; 0x30
 800339c:	2b09      	cmp	r3, #9
 800339e:	d94e      	bls.n	800343e <_svfiprintf_r+0x17e>
 80033a0:	b1b0      	cbz	r0, 80033d0 <_svfiprintf_r+0x110>
 80033a2:	9207      	str	r2, [sp, #28]
 80033a4:	e014      	b.n	80033d0 <_svfiprintf_r+0x110>
 80033a6:	eba0 0308 	sub.w	r3, r0, r8
 80033aa:	fa09 f303 	lsl.w	r3, r9, r3
 80033ae:	4313      	orrs	r3, r2
 80033b0:	9304      	str	r3, [sp, #16]
 80033b2:	46a2      	mov	sl, r4
 80033b4:	e7d2      	b.n	800335c <_svfiprintf_r+0x9c>
 80033b6:	9b03      	ldr	r3, [sp, #12]
 80033b8:	1d19      	adds	r1, r3, #4
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	9103      	str	r1, [sp, #12]
 80033be:	2b00      	cmp	r3, #0
 80033c0:	bfbb      	ittet	lt
 80033c2:	425b      	neglt	r3, r3
 80033c4:	f042 0202 	orrlt.w	r2, r2, #2
 80033c8:	9307      	strge	r3, [sp, #28]
 80033ca:	9307      	strlt	r3, [sp, #28]
 80033cc:	bfb8      	it	lt
 80033ce:	9204      	strlt	r2, [sp, #16]
 80033d0:	7823      	ldrb	r3, [r4, #0]
 80033d2:	2b2e      	cmp	r3, #46	; 0x2e
 80033d4:	d10c      	bne.n	80033f0 <_svfiprintf_r+0x130>
 80033d6:	7863      	ldrb	r3, [r4, #1]
 80033d8:	2b2a      	cmp	r3, #42	; 0x2a
 80033da:	d135      	bne.n	8003448 <_svfiprintf_r+0x188>
 80033dc:	9b03      	ldr	r3, [sp, #12]
 80033de:	1d1a      	adds	r2, r3, #4
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	9203      	str	r2, [sp, #12]
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	bfb8      	it	lt
 80033e8:	f04f 33ff 	movlt.w	r3, #4294967295
 80033ec:	3402      	adds	r4, #2
 80033ee:	9305      	str	r3, [sp, #20]
 80033f0:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80034bc <_svfiprintf_r+0x1fc>
 80033f4:	7821      	ldrb	r1, [r4, #0]
 80033f6:	2203      	movs	r2, #3
 80033f8:	4650      	mov	r0, sl
 80033fa:	f7fc fef9 	bl	80001f0 <memchr>
 80033fe:	b140      	cbz	r0, 8003412 <_svfiprintf_r+0x152>
 8003400:	2340      	movs	r3, #64	; 0x40
 8003402:	eba0 000a 	sub.w	r0, r0, sl
 8003406:	fa03 f000 	lsl.w	r0, r3, r0
 800340a:	9b04      	ldr	r3, [sp, #16]
 800340c:	4303      	orrs	r3, r0
 800340e:	3401      	adds	r4, #1
 8003410:	9304      	str	r3, [sp, #16]
 8003412:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003416:	4826      	ldr	r0, [pc, #152]	; (80034b0 <_svfiprintf_r+0x1f0>)
 8003418:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800341c:	2206      	movs	r2, #6
 800341e:	f7fc fee7 	bl	80001f0 <memchr>
 8003422:	2800      	cmp	r0, #0
 8003424:	d038      	beq.n	8003498 <_svfiprintf_r+0x1d8>
 8003426:	4b23      	ldr	r3, [pc, #140]	; (80034b4 <_svfiprintf_r+0x1f4>)
 8003428:	bb1b      	cbnz	r3, 8003472 <_svfiprintf_r+0x1b2>
 800342a:	9b03      	ldr	r3, [sp, #12]
 800342c:	3307      	adds	r3, #7
 800342e:	f023 0307 	bic.w	r3, r3, #7
 8003432:	3308      	adds	r3, #8
 8003434:	9303      	str	r3, [sp, #12]
 8003436:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003438:	4433      	add	r3, r6
 800343a:	9309      	str	r3, [sp, #36]	; 0x24
 800343c:	e767      	b.n	800330e <_svfiprintf_r+0x4e>
 800343e:	fb0c 3202 	mla	r2, ip, r2, r3
 8003442:	460c      	mov	r4, r1
 8003444:	2001      	movs	r0, #1
 8003446:	e7a5      	b.n	8003394 <_svfiprintf_r+0xd4>
 8003448:	2300      	movs	r3, #0
 800344a:	3401      	adds	r4, #1
 800344c:	9305      	str	r3, [sp, #20]
 800344e:	4619      	mov	r1, r3
 8003450:	f04f 0c0a 	mov.w	ip, #10
 8003454:	4620      	mov	r0, r4
 8003456:	f810 2b01 	ldrb.w	r2, [r0], #1
 800345a:	3a30      	subs	r2, #48	; 0x30
 800345c:	2a09      	cmp	r2, #9
 800345e:	d903      	bls.n	8003468 <_svfiprintf_r+0x1a8>
 8003460:	2b00      	cmp	r3, #0
 8003462:	d0c5      	beq.n	80033f0 <_svfiprintf_r+0x130>
 8003464:	9105      	str	r1, [sp, #20]
 8003466:	e7c3      	b.n	80033f0 <_svfiprintf_r+0x130>
 8003468:	fb0c 2101 	mla	r1, ip, r1, r2
 800346c:	4604      	mov	r4, r0
 800346e:	2301      	movs	r3, #1
 8003470:	e7f0      	b.n	8003454 <_svfiprintf_r+0x194>
 8003472:	ab03      	add	r3, sp, #12
 8003474:	9300      	str	r3, [sp, #0]
 8003476:	462a      	mov	r2, r5
 8003478:	4b0f      	ldr	r3, [pc, #60]	; (80034b8 <_svfiprintf_r+0x1f8>)
 800347a:	a904      	add	r1, sp, #16
 800347c:	4638      	mov	r0, r7
 800347e:	f3af 8000 	nop.w
 8003482:	1c42      	adds	r2, r0, #1
 8003484:	4606      	mov	r6, r0
 8003486:	d1d6      	bne.n	8003436 <_svfiprintf_r+0x176>
 8003488:	89ab      	ldrh	r3, [r5, #12]
 800348a:	065b      	lsls	r3, r3, #25
 800348c:	f53f af2c 	bmi.w	80032e8 <_svfiprintf_r+0x28>
 8003490:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003492:	b01d      	add	sp, #116	; 0x74
 8003494:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003498:	ab03      	add	r3, sp, #12
 800349a:	9300      	str	r3, [sp, #0]
 800349c:	462a      	mov	r2, r5
 800349e:	4b06      	ldr	r3, [pc, #24]	; (80034b8 <_svfiprintf_r+0x1f8>)
 80034a0:	a904      	add	r1, sp, #16
 80034a2:	4638      	mov	r0, r7
 80034a4:	f000 f87a 	bl	800359c <_printf_i>
 80034a8:	e7eb      	b.n	8003482 <_svfiprintf_r+0x1c2>
 80034aa:	bf00      	nop
 80034ac:	08003bd9 	.word	0x08003bd9
 80034b0:	08003be3 	.word	0x08003be3
 80034b4:	00000000 	.word	0x00000000
 80034b8:	08003209 	.word	0x08003209
 80034bc:	08003bdf 	.word	0x08003bdf

080034c0 <_printf_common>:
 80034c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80034c4:	4616      	mov	r6, r2
 80034c6:	4699      	mov	r9, r3
 80034c8:	688a      	ldr	r2, [r1, #8]
 80034ca:	690b      	ldr	r3, [r1, #16]
 80034cc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80034d0:	4293      	cmp	r3, r2
 80034d2:	bfb8      	it	lt
 80034d4:	4613      	movlt	r3, r2
 80034d6:	6033      	str	r3, [r6, #0]
 80034d8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80034dc:	4607      	mov	r7, r0
 80034de:	460c      	mov	r4, r1
 80034e0:	b10a      	cbz	r2, 80034e6 <_printf_common+0x26>
 80034e2:	3301      	adds	r3, #1
 80034e4:	6033      	str	r3, [r6, #0]
 80034e6:	6823      	ldr	r3, [r4, #0]
 80034e8:	0699      	lsls	r1, r3, #26
 80034ea:	bf42      	ittt	mi
 80034ec:	6833      	ldrmi	r3, [r6, #0]
 80034ee:	3302      	addmi	r3, #2
 80034f0:	6033      	strmi	r3, [r6, #0]
 80034f2:	6825      	ldr	r5, [r4, #0]
 80034f4:	f015 0506 	ands.w	r5, r5, #6
 80034f8:	d106      	bne.n	8003508 <_printf_common+0x48>
 80034fa:	f104 0a19 	add.w	sl, r4, #25
 80034fe:	68e3      	ldr	r3, [r4, #12]
 8003500:	6832      	ldr	r2, [r6, #0]
 8003502:	1a9b      	subs	r3, r3, r2
 8003504:	42ab      	cmp	r3, r5
 8003506:	dc26      	bgt.n	8003556 <_printf_common+0x96>
 8003508:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800350c:	1e13      	subs	r3, r2, #0
 800350e:	6822      	ldr	r2, [r4, #0]
 8003510:	bf18      	it	ne
 8003512:	2301      	movne	r3, #1
 8003514:	0692      	lsls	r2, r2, #26
 8003516:	d42b      	bmi.n	8003570 <_printf_common+0xb0>
 8003518:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800351c:	4649      	mov	r1, r9
 800351e:	4638      	mov	r0, r7
 8003520:	47c0      	blx	r8
 8003522:	3001      	adds	r0, #1
 8003524:	d01e      	beq.n	8003564 <_printf_common+0xa4>
 8003526:	6823      	ldr	r3, [r4, #0]
 8003528:	68e5      	ldr	r5, [r4, #12]
 800352a:	6832      	ldr	r2, [r6, #0]
 800352c:	f003 0306 	and.w	r3, r3, #6
 8003530:	2b04      	cmp	r3, #4
 8003532:	bf08      	it	eq
 8003534:	1aad      	subeq	r5, r5, r2
 8003536:	68a3      	ldr	r3, [r4, #8]
 8003538:	6922      	ldr	r2, [r4, #16]
 800353a:	bf0c      	ite	eq
 800353c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003540:	2500      	movne	r5, #0
 8003542:	4293      	cmp	r3, r2
 8003544:	bfc4      	itt	gt
 8003546:	1a9b      	subgt	r3, r3, r2
 8003548:	18ed      	addgt	r5, r5, r3
 800354a:	2600      	movs	r6, #0
 800354c:	341a      	adds	r4, #26
 800354e:	42b5      	cmp	r5, r6
 8003550:	d11a      	bne.n	8003588 <_printf_common+0xc8>
 8003552:	2000      	movs	r0, #0
 8003554:	e008      	b.n	8003568 <_printf_common+0xa8>
 8003556:	2301      	movs	r3, #1
 8003558:	4652      	mov	r2, sl
 800355a:	4649      	mov	r1, r9
 800355c:	4638      	mov	r0, r7
 800355e:	47c0      	blx	r8
 8003560:	3001      	adds	r0, #1
 8003562:	d103      	bne.n	800356c <_printf_common+0xac>
 8003564:	f04f 30ff 	mov.w	r0, #4294967295
 8003568:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800356c:	3501      	adds	r5, #1
 800356e:	e7c6      	b.n	80034fe <_printf_common+0x3e>
 8003570:	18e1      	adds	r1, r4, r3
 8003572:	1c5a      	adds	r2, r3, #1
 8003574:	2030      	movs	r0, #48	; 0x30
 8003576:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800357a:	4422      	add	r2, r4
 800357c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003580:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003584:	3302      	adds	r3, #2
 8003586:	e7c7      	b.n	8003518 <_printf_common+0x58>
 8003588:	2301      	movs	r3, #1
 800358a:	4622      	mov	r2, r4
 800358c:	4649      	mov	r1, r9
 800358e:	4638      	mov	r0, r7
 8003590:	47c0      	blx	r8
 8003592:	3001      	adds	r0, #1
 8003594:	d0e6      	beq.n	8003564 <_printf_common+0xa4>
 8003596:	3601      	adds	r6, #1
 8003598:	e7d9      	b.n	800354e <_printf_common+0x8e>
	...

0800359c <_printf_i>:
 800359c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80035a0:	460c      	mov	r4, r1
 80035a2:	4691      	mov	r9, r2
 80035a4:	7e27      	ldrb	r7, [r4, #24]
 80035a6:	990c      	ldr	r1, [sp, #48]	; 0x30
 80035a8:	2f78      	cmp	r7, #120	; 0x78
 80035aa:	4680      	mov	r8, r0
 80035ac:	469a      	mov	sl, r3
 80035ae:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80035b2:	d807      	bhi.n	80035c4 <_printf_i+0x28>
 80035b4:	2f62      	cmp	r7, #98	; 0x62
 80035b6:	d80a      	bhi.n	80035ce <_printf_i+0x32>
 80035b8:	2f00      	cmp	r7, #0
 80035ba:	f000 80d8 	beq.w	800376e <_printf_i+0x1d2>
 80035be:	2f58      	cmp	r7, #88	; 0x58
 80035c0:	f000 80a3 	beq.w	800370a <_printf_i+0x16e>
 80035c4:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80035c8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80035cc:	e03a      	b.n	8003644 <_printf_i+0xa8>
 80035ce:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80035d2:	2b15      	cmp	r3, #21
 80035d4:	d8f6      	bhi.n	80035c4 <_printf_i+0x28>
 80035d6:	a001      	add	r0, pc, #4	; (adr r0, 80035dc <_printf_i+0x40>)
 80035d8:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 80035dc:	08003635 	.word	0x08003635
 80035e0:	08003649 	.word	0x08003649
 80035e4:	080035c5 	.word	0x080035c5
 80035e8:	080035c5 	.word	0x080035c5
 80035ec:	080035c5 	.word	0x080035c5
 80035f0:	080035c5 	.word	0x080035c5
 80035f4:	08003649 	.word	0x08003649
 80035f8:	080035c5 	.word	0x080035c5
 80035fc:	080035c5 	.word	0x080035c5
 8003600:	080035c5 	.word	0x080035c5
 8003604:	080035c5 	.word	0x080035c5
 8003608:	08003755 	.word	0x08003755
 800360c:	08003679 	.word	0x08003679
 8003610:	08003737 	.word	0x08003737
 8003614:	080035c5 	.word	0x080035c5
 8003618:	080035c5 	.word	0x080035c5
 800361c:	08003777 	.word	0x08003777
 8003620:	080035c5 	.word	0x080035c5
 8003624:	08003679 	.word	0x08003679
 8003628:	080035c5 	.word	0x080035c5
 800362c:	080035c5 	.word	0x080035c5
 8003630:	0800373f 	.word	0x0800373f
 8003634:	680b      	ldr	r3, [r1, #0]
 8003636:	1d1a      	adds	r2, r3, #4
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	600a      	str	r2, [r1, #0]
 800363c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8003640:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003644:	2301      	movs	r3, #1
 8003646:	e0a3      	b.n	8003790 <_printf_i+0x1f4>
 8003648:	6825      	ldr	r5, [r4, #0]
 800364a:	6808      	ldr	r0, [r1, #0]
 800364c:	062e      	lsls	r6, r5, #24
 800364e:	f100 0304 	add.w	r3, r0, #4
 8003652:	d50a      	bpl.n	800366a <_printf_i+0xce>
 8003654:	6805      	ldr	r5, [r0, #0]
 8003656:	600b      	str	r3, [r1, #0]
 8003658:	2d00      	cmp	r5, #0
 800365a:	da03      	bge.n	8003664 <_printf_i+0xc8>
 800365c:	232d      	movs	r3, #45	; 0x2d
 800365e:	426d      	negs	r5, r5
 8003660:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003664:	485e      	ldr	r0, [pc, #376]	; (80037e0 <_printf_i+0x244>)
 8003666:	230a      	movs	r3, #10
 8003668:	e019      	b.n	800369e <_printf_i+0x102>
 800366a:	f015 0f40 	tst.w	r5, #64	; 0x40
 800366e:	6805      	ldr	r5, [r0, #0]
 8003670:	600b      	str	r3, [r1, #0]
 8003672:	bf18      	it	ne
 8003674:	b22d      	sxthne	r5, r5
 8003676:	e7ef      	b.n	8003658 <_printf_i+0xbc>
 8003678:	680b      	ldr	r3, [r1, #0]
 800367a:	6825      	ldr	r5, [r4, #0]
 800367c:	1d18      	adds	r0, r3, #4
 800367e:	6008      	str	r0, [r1, #0]
 8003680:	0628      	lsls	r0, r5, #24
 8003682:	d501      	bpl.n	8003688 <_printf_i+0xec>
 8003684:	681d      	ldr	r5, [r3, #0]
 8003686:	e002      	b.n	800368e <_printf_i+0xf2>
 8003688:	0669      	lsls	r1, r5, #25
 800368a:	d5fb      	bpl.n	8003684 <_printf_i+0xe8>
 800368c:	881d      	ldrh	r5, [r3, #0]
 800368e:	4854      	ldr	r0, [pc, #336]	; (80037e0 <_printf_i+0x244>)
 8003690:	2f6f      	cmp	r7, #111	; 0x6f
 8003692:	bf0c      	ite	eq
 8003694:	2308      	moveq	r3, #8
 8003696:	230a      	movne	r3, #10
 8003698:	2100      	movs	r1, #0
 800369a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800369e:	6866      	ldr	r6, [r4, #4]
 80036a0:	60a6      	str	r6, [r4, #8]
 80036a2:	2e00      	cmp	r6, #0
 80036a4:	bfa2      	ittt	ge
 80036a6:	6821      	ldrge	r1, [r4, #0]
 80036a8:	f021 0104 	bicge.w	r1, r1, #4
 80036ac:	6021      	strge	r1, [r4, #0]
 80036ae:	b90d      	cbnz	r5, 80036b4 <_printf_i+0x118>
 80036b0:	2e00      	cmp	r6, #0
 80036b2:	d04d      	beq.n	8003750 <_printf_i+0x1b4>
 80036b4:	4616      	mov	r6, r2
 80036b6:	fbb5 f1f3 	udiv	r1, r5, r3
 80036ba:	fb03 5711 	mls	r7, r3, r1, r5
 80036be:	5dc7      	ldrb	r7, [r0, r7]
 80036c0:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80036c4:	462f      	mov	r7, r5
 80036c6:	42bb      	cmp	r3, r7
 80036c8:	460d      	mov	r5, r1
 80036ca:	d9f4      	bls.n	80036b6 <_printf_i+0x11a>
 80036cc:	2b08      	cmp	r3, #8
 80036ce:	d10b      	bne.n	80036e8 <_printf_i+0x14c>
 80036d0:	6823      	ldr	r3, [r4, #0]
 80036d2:	07df      	lsls	r7, r3, #31
 80036d4:	d508      	bpl.n	80036e8 <_printf_i+0x14c>
 80036d6:	6923      	ldr	r3, [r4, #16]
 80036d8:	6861      	ldr	r1, [r4, #4]
 80036da:	4299      	cmp	r1, r3
 80036dc:	bfde      	ittt	le
 80036de:	2330      	movle	r3, #48	; 0x30
 80036e0:	f806 3c01 	strble.w	r3, [r6, #-1]
 80036e4:	f106 36ff 	addle.w	r6, r6, #4294967295
 80036e8:	1b92      	subs	r2, r2, r6
 80036ea:	6122      	str	r2, [r4, #16]
 80036ec:	f8cd a000 	str.w	sl, [sp]
 80036f0:	464b      	mov	r3, r9
 80036f2:	aa03      	add	r2, sp, #12
 80036f4:	4621      	mov	r1, r4
 80036f6:	4640      	mov	r0, r8
 80036f8:	f7ff fee2 	bl	80034c0 <_printf_common>
 80036fc:	3001      	adds	r0, #1
 80036fe:	d14c      	bne.n	800379a <_printf_i+0x1fe>
 8003700:	f04f 30ff 	mov.w	r0, #4294967295
 8003704:	b004      	add	sp, #16
 8003706:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800370a:	4835      	ldr	r0, [pc, #212]	; (80037e0 <_printf_i+0x244>)
 800370c:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8003710:	6823      	ldr	r3, [r4, #0]
 8003712:	680e      	ldr	r6, [r1, #0]
 8003714:	061f      	lsls	r7, r3, #24
 8003716:	f856 5b04 	ldr.w	r5, [r6], #4
 800371a:	600e      	str	r6, [r1, #0]
 800371c:	d514      	bpl.n	8003748 <_printf_i+0x1ac>
 800371e:	07d9      	lsls	r1, r3, #31
 8003720:	bf44      	itt	mi
 8003722:	f043 0320 	orrmi.w	r3, r3, #32
 8003726:	6023      	strmi	r3, [r4, #0]
 8003728:	b91d      	cbnz	r5, 8003732 <_printf_i+0x196>
 800372a:	6823      	ldr	r3, [r4, #0]
 800372c:	f023 0320 	bic.w	r3, r3, #32
 8003730:	6023      	str	r3, [r4, #0]
 8003732:	2310      	movs	r3, #16
 8003734:	e7b0      	b.n	8003698 <_printf_i+0xfc>
 8003736:	6823      	ldr	r3, [r4, #0]
 8003738:	f043 0320 	orr.w	r3, r3, #32
 800373c:	6023      	str	r3, [r4, #0]
 800373e:	2378      	movs	r3, #120	; 0x78
 8003740:	4828      	ldr	r0, [pc, #160]	; (80037e4 <_printf_i+0x248>)
 8003742:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8003746:	e7e3      	b.n	8003710 <_printf_i+0x174>
 8003748:	065e      	lsls	r6, r3, #25
 800374a:	bf48      	it	mi
 800374c:	b2ad      	uxthmi	r5, r5
 800374e:	e7e6      	b.n	800371e <_printf_i+0x182>
 8003750:	4616      	mov	r6, r2
 8003752:	e7bb      	b.n	80036cc <_printf_i+0x130>
 8003754:	680b      	ldr	r3, [r1, #0]
 8003756:	6826      	ldr	r6, [r4, #0]
 8003758:	6960      	ldr	r0, [r4, #20]
 800375a:	1d1d      	adds	r5, r3, #4
 800375c:	600d      	str	r5, [r1, #0]
 800375e:	0635      	lsls	r5, r6, #24
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	d501      	bpl.n	8003768 <_printf_i+0x1cc>
 8003764:	6018      	str	r0, [r3, #0]
 8003766:	e002      	b.n	800376e <_printf_i+0x1d2>
 8003768:	0671      	lsls	r1, r6, #25
 800376a:	d5fb      	bpl.n	8003764 <_printf_i+0x1c8>
 800376c:	8018      	strh	r0, [r3, #0]
 800376e:	2300      	movs	r3, #0
 8003770:	6123      	str	r3, [r4, #16]
 8003772:	4616      	mov	r6, r2
 8003774:	e7ba      	b.n	80036ec <_printf_i+0x150>
 8003776:	680b      	ldr	r3, [r1, #0]
 8003778:	1d1a      	adds	r2, r3, #4
 800377a:	600a      	str	r2, [r1, #0]
 800377c:	681e      	ldr	r6, [r3, #0]
 800377e:	6862      	ldr	r2, [r4, #4]
 8003780:	2100      	movs	r1, #0
 8003782:	4630      	mov	r0, r6
 8003784:	f7fc fd34 	bl	80001f0 <memchr>
 8003788:	b108      	cbz	r0, 800378e <_printf_i+0x1f2>
 800378a:	1b80      	subs	r0, r0, r6
 800378c:	6060      	str	r0, [r4, #4]
 800378e:	6863      	ldr	r3, [r4, #4]
 8003790:	6123      	str	r3, [r4, #16]
 8003792:	2300      	movs	r3, #0
 8003794:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003798:	e7a8      	b.n	80036ec <_printf_i+0x150>
 800379a:	6923      	ldr	r3, [r4, #16]
 800379c:	4632      	mov	r2, r6
 800379e:	4649      	mov	r1, r9
 80037a0:	4640      	mov	r0, r8
 80037a2:	47d0      	blx	sl
 80037a4:	3001      	adds	r0, #1
 80037a6:	d0ab      	beq.n	8003700 <_printf_i+0x164>
 80037a8:	6823      	ldr	r3, [r4, #0]
 80037aa:	079b      	lsls	r3, r3, #30
 80037ac:	d413      	bmi.n	80037d6 <_printf_i+0x23a>
 80037ae:	68e0      	ldr	r0, [r4, #12]
 80037b0:	9b03      	ldr	r3, [sp, #12]
 80037b2:	4298      	cmp	r0, r3
 80037b4:	bfb8      	it	lt
 80037b6:	4618      	movlt	r0, r3
 80037b8:	e7a4      	b.n	8003704 <_printf_i+0x168>
 80037ba:	2301      	movs	r3, #1
 80037bc:	4632      	mov	r2, r6
 80037be:	4649      	mov	r1, r9
 80037c0:	4640      	mov	r0, r8
 80037c2:	47d0      	blx	sl
 80037c4:	3001      	adds	r0, #1
 80037c6:	d09b      	beq.n	8003700 <_printf_i+0x164>
 80037c8:	3501      	adds	r5, #1
 80037ca:	68e3      	ldr	r3, [r4, #12]
 80037cc:	9903      	ldr	r1, [sp, #12]
 80037ce:	1a5b      	subs	r3, r3, r1
 80037d0:	42ab      	cmp	r3, r5
 80037d2:	dcf2      	bgt.n	80037ba <_printf_i+0x21e>
 80037d4:	e7eb      	b.n	80037ae <_printf_i+0x212>
 80037d6:	2500      	movs	r5, #0
 80037d8:	f104 0619 	add.w	r6, r4, #25
 80037dc:	e7f5      	b.n	80037ca <_printf_i+0x22e>
 80037de:	bf00      	nop
 80037e0:	08003bea 	.word	0x08003bea
 80037e4:	08003bfb 	.word	0x08003bfb

080037e8 <memcpy>:
 80037e8:	440a      	add	r2, r1
 80037ea:	4291      	cmp	r1, r2
 80037ec:	f100 33ff 	add.w	r3, r0, #4294967295
 80037f0:	d100      	bne.n	80037f4 <memcpy+0xc>
 80037f2:	4770      	bx	lr
 80037f4:	b510      	push	{r4, lr}
 80037f6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80037fa:	f803 4f01 	strb.w	r4, [r3, #1]!
 80037fe:	4291      	cmp	r1, r2
 8003800:	d1f9      	bne.n	80037f6 <memcpy+0xe>
 8003802:	bd10      	pop	{r4, pc}

08003804 <memmove>:
 8003804:	4288      	cmp	r0, r1
 8003806:	b510      	push	{r4, lr}
 8003808:	eb01 0402 	add.w	r4, r1, r2
 800380c:	d902      	bls.n	8003814 <memmove+0x10>
 800380e:	4284      	cmp	r4, r0
 8003810:	4623      	mov	r3, r4
 8003812:	d807      	bhi.n	8003824 <memmove+0x20>
 8003814:	1e43      	subs	r3, r0, #1
 8003816:	42a1      	cmp	r1, r4
 8003818:	d008      	beq.n	800382c <memmove+0x28>
 800381a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800381e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8003822:	e7f8      	b.n	8003816 <memmove+0x12>
 8003824:	4402      	add	r2, r0
 8003826:	4601      	mov	r1, r0
 8003828:	428a      	cmp	r2, r1
 800382a:	d100      	bne.n	800382e <memmove+0x2a>
 800382c:	bd10      	pop	{r4, pc}
 800382e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8003832:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8003836:	e7f7      	b.n	8003828 <memmove+0x24>

08003838 <_free_r>:
 8003838:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800383a:	2900      	cmp	r1, #0
 800383c:	d048      	beq.n	80038d0 <_free_r+0x98>
 800383e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003842:	9001      	str	r0, [sp, #4]
 8003844:	2b00      	cmp	r3, #0
 8003846:	f1a1 0404 	sub.w	r4, r1, #4
 800384a:	bfb8      	it	lt
 800384c:	18e4      	addlt	r4, r4, r3
 800384e:	f000 f8d3 	bl	80039f8 <__malloc_lock>
 8003852:	4a20      	ldr	r2, [pc, #128]	; (80038d4 <_free_r+0x9c>)
 8003854:	9801      	ldr	r0, [sp, #4]
 8003856:	6813      	ldr	r3, [r2, #0]
 8003858:	4615      	mov	r5, r2
 800385a:	b933      	cbnz	r3, 800386a <_free_r+0x32>
 800385c:	6063      	str	r3, [r4, #4]
 800385e:	6014      	str	r4, [r2, #0]
 8003860:	b003      	add	sp, #12
 8003862:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8003866:	f000 b8cd 	b.w	8003a04 <__malloc_unlock>
 800386a:	42a3      	cmp	r3, r4
 800386c:	d90b      	bls.n	8003886 <_free_r+0x4e>
 800386e:	6821      	ldr	r1, [r4, #0]
 8003870:	1862      	adds	r2, r4, r1
 8003872:	4293      	cmp	r3, r2
 8003874:	bf04      	itt	eq
 8003876:	681a      	ldreq	r2, [r3, #0]
 8003878:	685b      	ldreq	r3, [r3, #4]
 800387a:	6063      	str	r3, [r4, #4]
 800387c:	bf04      	itt	eq
 800387e:	1852      	addeq	r2, r2, r1
 8003880:	6022      	streq	r2, [r4, #0]
 8003882:	602c      	str	r4, [r5, #0]
 8003884:	e7ec      	b.n	8003860 <_free_r+0x28>
 8003886:	461a      	mov	r2, r3
 8003888:	685b      	ldr	r3, [r3, #4]
 800388a:	b10b      	cbz	r3, 8003890 <_free_r+0x58>
 800388c:	42a3      	cmp	r3, r4
 800388e:	d9fa      	bls.n	8003886 <_free_r+0x4e>
 8003890:	6811      	ldr	r1, [r2, #0]
 8003892:	1855      	adds	r5, r2, r1
 8003894:	42a5      	cmp	r5, r4
 8003896:	d10b      	bne.n	80038b0 <_free_r+0x78>
 8003898:	6824      	ldr	r4, [r4, #0]
 800389a:	4421      	add	r1, r4
 800389c:	1854      	adds	r4, r2, r1
 800389e:	42a3      	cmp	r3, r4
 80038a0:	6011      	str	r1, [r2, #0]
 80038a2:	d1dd      	bne.n	8003860 <_free_r+0x28>
 80038a4:	681c      	ldr	r4, [r3, #0]
 80038a6:	685b      	ldr	r3, [r3, #4]
 80038a8:	6053      	str	r3, [r2, #4]
 80038aa:	4421      	add	r1, r4
 80038ac:	6011      	str	r1, [r2, #0]
 80038ae:	e7d7      	b.n	8003860 <_free_r+0x28>
 80038b0:	d902      	bls.n	80038b8 <_free_r+0x80>
 80038b2:	230c      	movs	r3, #12
 80038b4:	6003      	str	r3, [r0, #0]
 80038b6:	e7d3      	b.n	8003860 <_free_r+0x28>
 80038b8:	6825      	ldr	r5, [r4, #0]
 80038ba:	1961      	adds	r1, r4, r5
 80038bc:	428b      	cmp	r3, r1
 80038be:	bf04      	itt	eq
 80038c0:	6819      	ldreq	r1, [r3, #0]
 80038c2:	685b      	ldreq	r3, [r3, #4]
 80038c4:	6063      	str	r3, [r4, #4]
 80038c6:	bf04      	itt	eq
 80038c8:	1949      	addeq	r1, r1, r5
 80038ca:	6021      	streq	r1, [r4, #0]
 80038cc:	6054      	str	r4, [r2, #4]
 80038ce:	e7c7      	b.n	8003860 <_free_r+0x28>
 80038d0:	b003      	add	sp, #12
 80038d2:	bd30      	pop	{r4, r5, pc}
 80038d4:	2000047c 	.word	0x2000047c

080038d8 <_malloc_r>:
 80038d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80038da:	1ccd      	adds	r5, r1, #3
 80038dc:	f025 0503 	bic.w	r5, r5, #3
 80038e0:	3508      	adds	r5, #8
 80038e2:	2d0c      	cmp	r5, #12
 80038e4:	bf38      	it	cc
 80038e6:	250c      	movcc	r5, #12
 80038e8:	2d00      	cmp	r5, #0
 80038ea:	4606      	mov	r6, r0
 80038ec:	db01      	blt.n	80038f2 <_malloc_r+0x1a>
 80038ee:	42a9      	cmp	r1, r5
 80038f0:	d903      	bls.n	80038fa <_malloc_r+0x22>
 80038f2:	230c      	movs	r3, #12
 80038f4:	6033      	str	r3, [r6, #0]
 80038f6:	2000      	movs	r0, #0
 80038f8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80038fa:	f000 f87d 	bl	80039f8 <__malloc_lock>
 80038fe:	4921      	ldr	r1, [pc, #132]	; (8003984 <_malloc_r+0xac>)
 8003900:	680a      	ldr	r2, [r1, #0]
 8003902:	4614      	mov	r4, r2
 8003904:	b99c      	cbnz	r4, 800392e <_malloc_r+0x56>
 8003906:	4f20      	ldr	r7, [pc, #128]	; (8003988 <_malloc_r+0xb0>)
 8003908:	683b      	ldr	r3, [r7, #0]
 800390a:	b923      	cbnz	r3, 8003916 <_malloc_r+0x3e>
 800390c:	4621      	mov	r1, r4
 800390e:	4630      	mov	r0, r6
 8003910:	f000 f862 	bl	80039d8 <_sbrk_r>
 8003914:	6038      	str	r0, [r7, #0]
 8003916:	4629      	mov	r1, r5
 8003918:	4630      	mov	r0, r6
 800391a:	f000 f85d 	bl	80039d8 <_sbrk_r>
 800391e:	1c43      	adds	r3, r0, #1
 8003920:	d123      	bne.n	800396a <_malloc_r+0x92>
 8003922:	230c      	movs	r3, #12
 8003924:	6033      	str	r3, [r6, #0]
 8003926:	4630      	mov	r0, r6
 8003928:	f000 f86c 	bl	8003a04 <__malloc_unlock>
 800392c:	e7e3      	b.n	80038f6 <_malloc_r+0x1e>
 800392e:	6823      	ldr	r3, [r4, #0]
 8003930:	1b5b      	subs	r3, r3, r5
 8003932:	d417      	bmi.n	8003964 <_malloc_r+0x8c>
 8003934:	2b0b      	cmp	r3, #11
 8003936:	d903      	bls.n	8003940 <_malloc_r+0x68>
 8003938:	6023      	str	r3, [r4, #0]
 800393a:	441c      	add	r4, r3
 800393c:	6025      	str	r5, [r4, #0]
 800393e:	e004      	b.n	800394a <_malloc_r+0x72>
 8003940:	6863      	ldr	r3, [r4, #4]
 8003942:	42a2      	cmp	r2, r4
 8003944:	bf0c      	ite	eq
 8003946:	600b      	streq	r3, [r1, #0]
 8003948:	6053      	strne	r3, [r2, #4]
 800394a:	4630      	mov	r0, r6
 800394c:	f000 f85a 	bl	8003a04 <__malloc_unlock>
 8003950:	f104 000b 	add.w	r0, r4, #11
 8003954:	1d23      	adds	r3, r4, #4
 8003956:	f020 0007 	bic.w	r0, r0, #7
 800395a:	1ac2      	subs	r2, r0, r3
 800395c:	d0cc      	beq.n	80038f8 <_malloc_r+0x20>
 800395e:	1a1b      	subs	r3, r3, r0
 8003960:	50a3      	str	r3, [r4, r2]
 8003962:	e7c9      	b.n	80038f8 <_malloc_r+0x20>
 8003964:	4622      	mov	r2, r4
 8003966:	6864      	ldr	r4, [r4, #4]
 8003968:	e7cc      	b.n	8003904 <_malloc_r+0x2c>
 800396a:	1cc4      	adds	r4, r0, #3
 800396c:	f024 0403 	bic.w	r4, r4, #3
 8003970:	42a0      	cmp	r0, r4
 8003972:	d0e3      	beq.n	800393c <_malloc_r+0x64>
 8003974:	1a21      	subs	r1, r4, r0
 8003976:	4630      	mov	r0, r6
 8003978:	f000 f82e 	bl	80039d8 <_sbrk_r>
 800397c:	3001      	adds	r0, #1
 800397e:	d1dd      	bne.n	800393c <_malloc_r+0x64>
 8003980:	e7cf      	b.n	8003922 <_malloc_r+0x4a>
 8003982:	bf00      	nop
 8003984:	2000047c 	.word	0x2000047c
 8003988:	20000480 	.word	0x20000480

0800398c <_realloc_r>:
 800398c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800398e:	4607      	mov	r7, r0
 8003990:	4614      	mov	r4, r2
 8003992:	460e      	mov	r6, r1
 8003994:	b921      	cbnz	r1, 80039a0 <_realloc_r+0x14>
 8003996:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800399a:	4611      	mov	r1, r2
 800399c:	f7ff bf9c 	b.w	80038d8 <_malloc_r>
 80039a0:	b922      	cbnz	r2, 80039ac <_realloc_r+0x20>
 80039a2:	f7ff ff49 	bl	8003838 <_free_r>
 80039a6:	4625      	mov	r5, r4
 80039a8:	4628      	mov	r0, r5
 80039aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80039ac:	f000 f830 	bl	8003a10 <_malloc_usable_size_r>
 80039b0:	42a0      	cmp	r0, r4
 80039b2:	d20f      	bcs.n	80039d4 <_realloc_r+0x48>
 80039b4:	4621      	mov	r1, r4
 80039b6:	4638      	mov	r0, r7
 80039b8:	f7ff ff8e 	bl	80038d8 <_malloc_r>
 80039bc:	4605      	mov	r5, r0
 80039be:	2800      	cmp	r0, #0
 80039c0:	d0f2      	beq.n	80039a8 <_realloc_r+0x1c>
 80039c2:	4631      	mov	r1, r6
 80039c4:	4622      	mov	r2, r4
 80039c6:	f7ff ff0f 	bl	80037e8 <memcpy>
 80039ca:	4631      	mov	r1, r6
 80039cc:	4638      	mov	r0, r7
 80039ce:	f7ff ff33 	bl	8003838 <_free_r>
 80039d2:	e7e9      	b.n	80039a8 <_realloc_r+0x1c>
 80039d4:	4635      	mov	r5, r6
 80039d6:	e7e7      	b.n	80039a8 <_realloc_r+0x1c>

080039d8 <_sbrk_r>:
 80039d8:	b538      	push	{r3, r4, r5, lr}
 80039da:	4d06      	ldr	r5, [pc, #24]	; (80039f4 <_sbrk_r+0x1c>)
 80039dc:	2300      	movs	r3, #0
 80039de:	4604      	mov	r4, r0
 80039e0:	4608      	mov	r0, r1
 80039e2:	602b      	str	r3, [r5, #0]
 80039e4:	f7fc ff32 	bl	800084c <_sbrk>
 80039e8:	1c43      	adds	r3, r0, #1
 80039ea:	d102      	bne.n	80039f2 <_sbrk_r+0x1a>
 80039ec:	682b      	ldr	r3, [r5, #0]
 80039ee:	b103      	cbz	r3, 80039f2 <_sbrk_r+0x1a>
 80039f0:	6023      	str	r3, [r4, #0]
 80039f2:	bd38      	pop	{r3, r4, r5, pc}
 80039f4:	20000590 	.word	0x20000590

080039f8 <__malloc_lock>:
 80039f8:	4801      	ldr	r0, [pc, #4]	; (8003a00 <__malloc_lock+0x8>)
 80039fa:	f000 b811 	b.w	8003a20 <__retarget_lock_acquire_recursive>
 80039fe:	bf00      	nop
 8003a00:	20000598 	.word	0x20000598

08003a04 <__malloc_unlock>:
 8003a04:	4801      	ldr	r0, [pc, #4]	; (8003a0c <__malloc_unlock+0x8>)
 8003a06:	f000 b80c 	b.w	8003a22 <__retarget_lock_release_recursive>
 8003a0a:	bf00      	nop
 8003a0c:	20000598 	.word	0x20000598

08003a10 <_malloc_usable_size_r>:
 8003a10:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003a14:	1f18      	subs	r0, r3, #4
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	bfbc      	itt	lt
 8003a1a:	580b      	ldrlt	r3, [r1, r0]
 8003a1c:	18c0      	addlt	r0, r0, r3
 8003a1e:	4770      	bx	lr

08003a20 <__retarget_lock_acquire_recursive>:
 8003a20:	4770      	bx	lr

08003a22 <__retarget_lock_release_recursive>:
 8003a22:	4770      	bx	lr

08003a24 <_init>:
 8003a24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003a26:	bf00      	nop
 8003a28:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003a2a:	bc08      	pop	{r3}
 8003a2c:	469e      	mov	lr, r3
 8003a2e:	4770      	bx	lr

08003a30 <_fini>:
 8003a30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003a32:	bf00      	nop
 8003a34:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003a36:	bc08      	pop	{r3}
 8003a38:	469e      	mov	lr, r3
 8003a3a:	4770      	bx	lr
