v 3
file . "8to1mux.vhdl" "20241017112150.000" "20241114141215.022":
  entity mux_8bit at 1( 0) + 0 on 19;
  architecture rlt of mux_8bit at 20( 437) + 0 on 20;
file . "4to1mux.vhdl" "20241017110046.000" "20241114141215.006":
  entity mux_4bit at 1( 0) + 0 on 17;
  architecture rlt of mux_4bit at 15( 297) + 0 on 18;
file . "tb_8to1mux.vhdl" "20241017114050.000" "20241114141215.037":
  entity tb_8to1mux at 1( 0) + 0 on 21;
  architecture behavioral of tb_8to1mux at 7( 88) + 0 on 22;
