
STMCAN_transceiver.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002658  080001c4  080001c4  000101c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000028  0800281c  0800281c  0001281c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08002844  08002844  00012844  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08002848  08002848  00012848  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000018  20000000  0800284c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          000000e8  20000018  08002864  00020018  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  20000100  08002864  00020100  2**0
                  ALLOC
  8 .ARM.attributes 00000030  00000000  00000000  00020018  2**0
                  CONTENTS, READONLY
  9 .debug_info   00011ab2  00000000  00000000  00020048  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 000021c8  00000000  00000000  00031afa  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000b38  00000000  00000000  00033cc8  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000a60  00000000  00000000  00034800  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0000586a  00000000  00000000  00035260  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00003a51  00000000  00000000  0003aaca  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      0000007c  00000000  00000000  0003e51b  2**0
                  CONTENTS, READONLY
 16 .debug_frame  00002e60  00000000  00000000  0003e598  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001c4 <__do_global_dtors_aux>:
 80001c4:	b510      	push	{r4, lr}
 80001c6:	4c05      	ldr	r4, [pc, #20]	; (80001dc <__do_global_dtors_aux+0x18>)
 80001c8:	7823      	ldrb	r3, [r4, #0]
 80001ca:	b933      	cbnz	r3, 80001da <__do_global_dtors_aux+0x16>
 80001cc:	4b04      	ldr	r3, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x1c>)
 80001ce:	b113      	cbz	r3, 80001d6 <__do_global_dtors_aux+0x12>
 80001d0:	4804      	ldr	r0, [pc, #16]	; (80001e4 <__do_global_dtors_aux+0x20>)
 80001d2:	f3af 8000 	nop.w
 80001d6:	2301      	movs	r3, #1
 80001d8:	7023      	strb	r3, [r4, #0]
 80001da:	bd10      	pop	{r4, pc}
 80001dc:	20000018 	.word	0x20000018
 80001e0:	00000000 	.word	0x00000000
 80001e4:	08002804 	.word	0x08002804

080001e8 <frame_dummy>:
 80001e8:	b508      	push	{r3, lr}
 80001ea:	4b03      	ldr	r3, [pc, #12]	; (80001f8 <frame_dummy+0x10>)
 80001ec:	b11b      	cbz	r3, 80001f6 <frame_dummy+0xe>
 80001ee:	4903      	ldr	r1, [pc, #12]	; (80001fc <frame_dummy+0x14>)
 80001f0:	4803      	ldr	r0, [pc, #12]	; (8000200 <frame_dummy+0x18>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	bd08      	pop	{r3, pc}
 80001f8:	00000000 	.word	0x00000000
 80001fc:	2000001c 	.word	0x2000001c
 8000200:	08002804 	.word	0x08002804

08000204 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000204:	b580      	push	{r7, lr}
 8000206:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
   __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000208:	4a0e      	ldr	r2, [pc, #56]	; (8000244 <HAL_Init+0x40>)
 800020a:	4b0e      	ldr	r3, [pc, #56]	; (8000244 <HAL_Init+0x40>)
 800020c:	681b      	ldr	r3, [r3, #0]
 800020e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000212:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
   __HAL_FLASH_DATA_CACHE_ENABLE();
 8000214:	4a0b      	ldr	r2, [pc, #44]	; (8000244 <HAL_Init+0x40>)
 8000216:	4b0b      	ldr	r3, [pc, #44]	; (8000244 <HAL_Init+0x40>)
 8000218:	681b      	ldr	r3, [r3, #0]
 800021a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800021e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000220:	4a08      	ldr	r2, [pc, #32]	; (8000244 <HAL_Init+0x40>)
 8000222:	4b08      	ldr	r3, [pc, #32]	; (8000244 <HAL_Init+0x40>)
 8000224:	681b      	ldr	r3, [r3, #0]
 8000226:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800022a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800022c:	2003      	movs	r0, #3
 800022e:	f000 f90b 	bl	8000448 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000232:	2000      	movs	r0, #0
 8000234:	f000 f808 	bl	8000248 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 8000238:	f002 f9a0 	bl	800257c <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 800023c:	2300      	movs	r3, #0
}
 800023e:	4618      	mov	r0, r3
 8000240:	bd80      	pop	{r7, pc}
 8000242:	bf00      	nop
 8000244:	40023c00 	.word	0x40023c00

08000248 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000248:	b580      	push	{r7, lr}
 800024a:	b082      	sub	sp, #8
 800024c:	af00      	add	r7, sp, #0
 800024e:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(SystemCoreClock/1000U);
 8000250:	4b09      	ldr	r3, [pc, #36]	; (8000278 <HAL_InitTick+0x30>)
 8000252:	681b      	ldr	r3, [r3, #0]
 8000254:	4a09      	ldr	r2, [pc, #36]	; (800027c <HAL_InitTick+0x34>)
 8000256:	fba2 2303 	umull	r2, r3, r2, r3
 800025a:	099b      	lsrs	r3, r3, #6
 800025c:	4618      	mov	r0, r3
 800025e:	f000 f928 	bl	80004b2 <HAL_SYSTICK_Config>

  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000262:	2200      	movs	r2, #0
 8000264:	6879      	ldr	r1, [r7, #4]
 8000266:	f04f 30ff 	mov.w	r0, #4294967295
 800026a:	f000 f8f8 	bl	800045e <HAL_NVIC_SetPriority>

  /* Return function status */
  return HAL_OK;
 800026e:	2300      	movs	r3, #0
}
 8000270:	4618      	mov	r0, r3
 8000272:	3708      	adds	r7, #8
 8000274:	46bd      	mov	sp, r7
 8000276:	bd80      	pop	{r7, pc}
 8000278:	20000014 	.word	0x20000014
 800027c:	10624dd3 	.word	0x10624dd3

08000280 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000280:	b480      	push	{r7}
 8000282:	af00      	add	r7, sp, #0
  uwTick++;
 8000284:	4b04      	ldr	r3, [pc, #16]	; (8000298 <HAL_IncTick+0x18>)
 8000286:	681b      	ldr	r3, [r3, #0]
 8000288:	3301      	adds	r3, #1
 800028a:	4a03      	ldr	r2, [pc, #12]	; (8000298 <HAL_IncTick+0x18>)
 800028c:	6013      	str	r3, [r2, #0]
}
 800028e:	bf00      	nop
 8000290:	46bd      	mov	sp, r7
 8000292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000296:	4770      	bx	lr
 8000298:	20000034 	.word	0x20000034

0800029c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800029c:	b480      	push	{r7}
 800029e:	af00      	add	r7, sp, #0
  return uwTick;
 80002a0:	4b03      	ldr	r3, [pc, #12]	; (80002b0 <HAL_GetTick+0x14>)
 80002a2:	681b      	ldr	r3, [r3, #0]
}
 80002a4:	4618      	mov	r0, r3
 80002a6:	46bd      	mov	sp, r7
 80002a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop
 80002b0:	20000034 	.word	0x20000034

080002b4 <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80002b4:	b480      	push	{r7}
 80002b6:	b085      	sub	sp, #20
 80002b8:	af00      	add	r7, sp, #0
 80002ba:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80002bc:	687b      	ldr	r3, [r7, #4]
 80002be:	f003 0307 	and.w	r3, r3, #7
 80002c2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80002c4:	4b0c      	ldr	r3, [pc, #48]	; (80002f8 <NVIC_SetPriorityGrouping+0x44>)
 80002c6:	68db      	ldr	r3, [r3, #12]
 80002c8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80002ca:	68ba      	ldr	r2, [r7, #8]
 80002cc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80002d0:	4013      	ands	r3, r2
 80002d2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 80002d4:	68fb      	ldr	r3, [r7, #12]
 80002d6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80002d8:	68bb      	ldr	r3, [r7, #8]
 80002da:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80002dc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80002e0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80002e4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80002e6:	4a04      	ldr	r2, [pc, #16]	; (80002f8 <NVIC_SetPriorityGrouping+0x44>)
 80002e8:	68bb      	ldr	r3, [r7, #8]
 80002ea:	60d3      	str	r3, [r2, #12]
}
 80002ec:	bf00      	nop
 80002ee:	3714      	adds	r7, #20
 80002f0:	46bd      	mov	sp, r7
 80002f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002f6:	4770      	bx	lr
 80002f8:	e000ed00 	.word	0xe000ed00

080002fc <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 80002fc:	b480      	push	{r7}
 80002fe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000300:	4b04      	ldr	r3, [pc, #16]	; (8000314 <NVIC_GetPriorityGrouping+0x18>)
 8000302:	68db      	ldr	r3, [r3, #12]
 8000304:	0a1b      	lsrs	r3, r3, #8
 8000306:	f003 0307 	and.w	r3, r3, #7
}
 800030a:	4618      	mov	r0, r3
 800030c:	46bd      	mov	sp, r7
 800030e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000312:	4770      	bx	lr
 8000314:	e000ed00 	.word	0xe000ed00

08000318 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000318:	b480      	push	{r7}
 800031a:	b083      	sub	sp, #12
 800031c:	af00      	add	r7, sp, #0
 800031e:	4603      	mov	r3, r0
 8000320:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8000322:	4909      	ldr	r1, [pc, #36]	; (8000348 <NVIC_EnableIRQ+0x30>)
 8000324:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000328:	095b      	lsrs	r3, r3, #5
 800032a:	79fa      	ldrb	r2, [r7, #7]
 800032c:	f002 021f 	and.w	r2, r2, #31
 8000330:	2001      	movs	r0, #1
 8000332:	fa00 f202 	lsl.w	r2, r0, r2
 8000336:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800033a:	bf00      	nop
 800033c:	370c      	adds	r7, #12
 800033e:	46bd      	mov	sp, r7
 8000340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000344:	4770      	bx	lr
 8000346:	bf00      	nop
 8000348:	e000e100 	.word	0xe000e100

0800034c <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800034c:	b480      	push	{r7}
 800034e:	b083      	sub	sp, #12
 8000350:	af00      	add	r7, sp, #0
 8000352:	4603      	mov	r3, r0
 8000354:	6039      	str	r1, [r7, #0]
 8000356:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 8000358:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800035c:	2b00      	cmp	r3, #0
 800035e:	da0b      	bge.n	8000378 <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000360:	490d      	ldr	r1, [pc, #52]	; (8000398 <NVIC_SetPriority+0x4c>)
 8000362:	79fb      	ldrb	r3, [r7, #7]
 8000364:	f003 030f 	and.w	r3, r3, #15
 8000368:	3b04      	subs	r3, #4
 800036a:	683a      	ldr	r2, [r7, #0]
 800036c:	b2d2      	uxtb	r2, r2
 800036e:	0112      	lsls	r2, r2, #4
 8000370:	b2d2      	uxtb	r2, r2
 8000372:	440b      	add	r3, r1
 8000374:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000376:	e009      	b.n	800038c <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000378:	4908      	ldr	r1, [pc, #32]	; (800039c <NVIC_SetPriority+0x50>)
 800037a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800037e:	683a      	ldr	r2, [r7, #0]
 8000380:	b2d2      	uxtb	r2, r2
 8000382:	0112      	lsls	r2, r2, #4
 8000384:	b2d2      	uxtb	r2, r2
 8000386:	440b      	add	r3, r1
 8000388:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800038c:	bf00      	nop
 800038e:	370c      	adds	r7, #12
 8000390:	46bd      	mov	sp, r7
 8000392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000396:	4770      	bx	lr
 8000398:	e000ed00 	.word	0xe000ed00
 800039c:	e000e100 	.word	0xe000e100

080003a0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80003a0:	b480      	push	{r7}
 80003a2:	b089      	sub	sp, #36	; 0x24
 80003a4:	af00      	add	r7, sp, #0
 80003a6:	60f8      	str	r0, [r7, #12]
 80003a8:	60b9      	str	r1, [r7, #8]
 80003aa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80003ac:	68fb      	ldr	r3, [r7, #12]
 80003ae:	f003 0307 	and.w	r3, r3, #7
 80003b2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80003b4:	69fb      	ldr	r3, [r7, #28]
 80003b6:	f1c3 0307 	rsb	r3, r3, #7
 80003ba:	2b04      	cmp	r3, #4
 80003bc:	bf28      	it	cs
 80003be:	2304      	movcs	r3, #4
 80003c0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80003c2:	69fb      	ldr	r3, [r7, #28]
 80003c4:	3304      	adds	r3, #4
 80003c6:	2b06      	cmp	r3, #6
 80003c8:	d902      	bls.n	80003d0 <NVIC_EncodePriority+0x30>
 80003ca:	69fb      	ldr	r3, [r7, #28]
 80003cc:	3b03      	subs	r3, #3
 80003ce:	e000      	b.n	80003d2 <NVIC_EncodePriority+0x32>
 80003d0:	2300      	movs	r3, #0
 80003d2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80003d4:	2201      	movs	r2, #1
 80003d6:	69bb      	ldr	r3, [r7, #24]
 80003d8:	fa02 f303 	lsl.w	r3, r2, r3
 80003dc:	1e5a      	subs	r2, r3, #1
 80003de:	68bb      	ldr	r3, [r7, #8]
 80003e0:	401a      	ands	r2, r3
 80003e2:	697b      	ldr	r3, [r7, #20]
 80003e4:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80003e6:	2101      	movs	r1, #1
 80003e8:	697b      	ldr	r3, [r7, #20]
 80003ea:	fa01 f303 	lsl.w	r3, r1, r3
 80003ee:	1e59      	subs	r1, r3, #1
 80003f0:	687b      	ldr	r3, [r7, #4]
 80003f2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80003f4:	4313      	orrs	r3, r2
         );
}
 80003f6:	4618      	mov	r0, r3
 80003f8:	3724      	adds	r7, #36	; 0x24
 80003fa:	46bd      	mov	sp, r7
 80003fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000400:	4770      	bx	lr
	...

08000404 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000404:	b580      	push	{r7, lr}
 8000406:	b082      	sub	sp, #8
 8000408:	af00      	add	r7, sp, #0
 800040a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800040c:	687b      	ldr	r3, [r7, #4]
 800040e:	3b01      	subs	r3, #1
 8000410:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000414:	d301      	bcc.n	800041a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000416:	2301      	movs	r3, #1
 8000418:	e00f      	b.n	800043a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800041a:	4a0a      	ldr	r2, [pc, #40]	; (8000444 <SysTick_Config+0x40>)
 800041c:	687b      	ldr	r3, [r7, #4]
 800041e:	3b01      	subs	r3, #1
 8000420:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000422:	210f      	movs	r1, #15
 8000424:	f04f 30ff 	mov.w	r0, #4294967295
 8000428:	f7ff ff90 	bl	800034c <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800042c:	4b05      	ldr	r3, [pc, #20]	; (8000444 <SysTick_Config+0x40>)
 800042e:	2200      	movs	r2, #0
 8000430:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000432:	4b04      	ldr	r3, [pc, #16]	; (8000444 <SysTick_Config+0x40>)
 8000434:	2207      	movs	r2, #7
 8000436:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000438:	2300      	movs	r3, #0
}
 800043a:	4618      	mov	r0, r3
 800043c:	3708      	adds	r7, #8
 800043e:	46bd      	mov	sp, r7
 8000440:	bd80      	pop	{r7, pc}
 8000442:	bf00      	nop
 8000444:	e000e010 	.word	0xe000e010

08000448 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000448:	b580      	push	{r7, lr}
 800044a:	b082      	sub	sp, #8
 800044c:	af00      	add	r7, sp, #0
 800044e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000450:	6878      	ldr	r0, [r7, #4]
 8000452:	f7ff ff2f 	bl	80002b4 <NVIC_SetPriorityGrouping>
}
 8000456:	bf00      	nop
 8000458:	3708      	adds	r7, #8
 800045a:	46bd      	mov	sp, r7
 800045c:	bd80      	pop	{r7, pc}

0800045e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800045e:	b580      	push	{r7, lr}
 8000460:	b086      	sub	sp, #24
 8000462:	af00      	add	r7, sp, #0
 8000464:	4603      	mov	r3, r0
 8000466:	60b9      	str	r1, [r7, #8]
 8000468:	607a      	str	r2, [r7, #4]
 800046a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800046c:	2300      	movs	r3, #0
 800046e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000470:	f7ff ff44 	bl	80002fc <NVIC_GetPriorityGrouping>
 8000474:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000476:	687a      	ldr	r2, [r7, #4]
 8000478:	68b9      	ldr	r1, [r7, #8]
 800047a:	6978      	ldr	r0, [r7, #20]
 800047c:	f7ff ff90 	bl	80003a0 <NVIC_EncodePriority>
 8000480:	4602      	mov	r2, r0
 8000482:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000486:	4611      	mov	r1, r2
 8000488:	4618      	mov	r0, r3
 800048a:	f7ff ff5f 	bl	800034c <NVIC_SetPriority>
}
 800048e:	bf00      	nop
 8000490:	3718      	adds	r7, #24
 8000492:	46bd      	mov	sp, r7
 8000494:	bd80      	pop	{r7, pc}

08000496 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000496:	b580      	push	{r7, lr}
 8000498:	b082      	sub	sp, #8
 800049a:	af00      	add	r7, sp, #0
 800049c:	4603      	mov	r3, r0
 800049e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80004a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80004a4:	4618      	mov	r0, r3
 80004a6:	f7ff ff37 	bl	8000318 <NVIC_EnableIRQ>
}
 80004aa:	bf00      	nop
 80004ac:	3708      	adds	r7, #8
 80004ae:	46bd      	mov	sp, r7
 80004b0:	bd80      	pop	{r7, pc}

080004b2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80004b2:	b580      	push	{r7, lr}
 80004b4:	b082      	sub	sp, #8
 80004b6:	af00      	add	r7, sp, #0
 80004b8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80004ba:	6878      	ldr	r0, [r7, #4]
 80004bc:	f7ff ffa2 	bl	8000404 <SysTick_Config>
 80004c0:	4603      	mov	r3, r0
}
 80004c2:	4618      	mov	r0, r3
 80004c4:	3708      	adds	r7, #8
 80004c6:	46bd      	mov	sp, r7
 80004c8:	bd80      	pop	{r7, pc}
	...

080004cc <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 80004cc:	b480      	push	{r7}
 80004ce:	b083      	sub	sp, #12
 80004d0:	af00      	add	r7, sp, #0
 80004d2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 80004d4:	687b      	ldr	r3, [r7, #4]
 80004d6:	2b04      	cmp	r3, #4
 80004d8:	d106      	bne.n	80004e8 <HAL_SYSTICK_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 80004da:	4a09      	ldr	r2, [pc, #36]	; (8000500 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 80004dc:	4b08      	ldr	r3, [pc, #32]	; (8000500 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 80004de:	681b      	ldr	r3, [r3, #0]
 80004e0:	f043 0304 	orr.w	r3, r3, #4
 80004e4:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 80004e6:	e005      	b.n	80004f4 <HAL_SYSTICK_CLKSourceConfig+0x28>
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 80004e8:	4a05      	ldr	r2, [pc, #20]	; (8000500 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 80004ea:	4b05      	ldr	r3, [pc, #20]	; (8000500 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 80004ec:	681b      	ldr	r3, [r3, #0]
 80004ee:	f023 0304 	bic.w	r3, r3, #4
 80004f2:	6013      	str	r3, [r2, #0]
}
 80004f4:	bf00      	nop
 80004f6:	370c      	adds	r7, #12
 80004f8:	46bd      	mov	sp, r7
 80004fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004fe:	4770      	bx	lr
 8000500:	e000e010 	.word	0xe000e010

08000504 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 8000504:	b580      	push	{r7, lr}
 8000506:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 8000508:	f000 f802 	bl	8000510 <HAL_SYSTICK_Callback>
}
 800050c:	bf00      	nop
 800050e:	bd80      	pop	{r7, pc}

08000510 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8000510:	b480      	push	{r7}
 8000512:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 8000514:	bf00      	nop
 8000516:	46bd      	mov	sp, r7
 8000518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800051c:	4770      	bx	lr
	...

08000520 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000520:	b480      	push	{r7}
 8000522:	b089      	sub	sp, #36	; 0x24
 8000524:	af00      	add	r7, sp, #0
 8000526:	6078      	str	r0, [r7, #4]
 8000528:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800052a:	2300      	movs	r3, #0
 800052c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800052e:	2300      	movs	r3, #0
 8000530:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000532:	2300      	movs	r3, #0
 8000534:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000536:	2300      	movs	r3, #0
 8000538:	61fb      	str	r3, [r7, #28]
 800053a:	e165      	b.n	8000808 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800053c:	2201      	movs	r2, #1
 800053e:	69fb      	ldr	r3, [r7, #28]
 8000540:	fa02 f303 	lsl.w	r3, r2, r3
 8000544:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000546:	683b      	ldr	r3, [r7, #0]
 8000548:	681a      	ldr	r2, [r3, #0]
 800054a:	697b      	ldr	r3, [r7, #20]
 800054c:	4013      	ands	r3, r2
 800054e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000550:	693a      	ldr	r2, [r7, #16]
 8000552:	697b      	ldr	r3, [r7, #20]
 8000554:	429a      	cmp	r2, r3
 8000556:	f040 8154 	bne.w	8000802 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800055a:	683b      	ldr	r3, [r7, #0]
 800055c:	685b      	ldr	r3, [r3, #4]
 800055e:	2b02      	cmp	r3, #2
 8000560:	d003      	beq.n	800056a <HAL_GPIO_Init+0x4a>
 8000562:	683b      	ldr	r3, [r7, #0]
 8000564:	685b      	ldr	r3, [r3, #4]
 8000566:	2b12      	cmp	r3, #18
 8000568:	d123      	bne.n	80005b2 <HAL_GPIO_Init+0x92>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800056a:	69fb      	ldr	r3, [r7, #28]
 800056c:	08da      	lsrs	r2, r3, #3
 800056e:	687b      	ldr	r3, [r7, #4]
 8000570:	3208      	adds	r2, #8
 8000572:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000576:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000578:	69fb      	ldr	r3, [r7, #28]
 800057a:	f003 0307 	and.w	r3, r3, #7
 800057e:	009b      	lsls	r3, r3, #2
 8000580:	220f      	movs	r2, #15
 8000582:	fa02 f303 	lsl.w	r3, r2, r3
 8000586:	43db      	mvns	r3, r3
 8000588:	69ba      	ldr	r2, [r7, #24]
 800058a:	4013      	ands	r3, r2
 800058c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800058e:	683b      	ldr	r3, [r7, #0]
 8000590:	691a      	ldr	r2, [r3, #16]
 8000592:	69fb      	ldr	r3, [r7, #28]
 8000594:	f003 0307 	and.w	r3, r3, #7
 8000598:	009b      	lsls	r3, r3, #2
 800059a:	fa02 f303 	lsl.w	r3, r2, r3
 800059e:	69ba      	ldr	r2, [r7, #24]
 80005a0:	4313      	orrs	r3, r2
 80005a2:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80005a4:	69fb      	ldr	r3, [r7, #28]
 80005a6:	08da      	lsrs	r2, r3, #3
 80005a8:	687b      	ldr	r3, [r7, #4]
 80005aa:	3208      	adds	r2, #8
 80005ac:	69b9      	ldr	r1, [r7, #24]
 80005ae:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80005b2:	687b      	ldr	r3, [r7, #4]
 80005b4:	681b      	ldr	r3, [r3, #0]
 80005b6:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80005b8:	69fb      	ldr	r3, [r7, #28]
 80005ba:	005b      	lsls	r3, r3, #1
 80005bc:	2203      	movs	r2, #3
 80005be:	fa02 f303 	lsl.w	r3, r2, r3
 80005c2:	43db      	mvns	r3, r3
 80005c4:	69ba      	ldr	r2, [r7, #24]
 80005c6:	4013      	ands	r3, r2
 80005c8:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80005ca:	683b      	ldr	r3, [r7, #0]
 80005cc:	685b      	ldr	r3, [r3, #4]
 80005ce:	f003 0203 	and.w	r2, r3, #3
 80005d2:	69fb      	ldr	r3, [r7, #28]
 80005d4:	005b      	lsls	r3, r3, #1
 80005d6:	fa02 f303 	lsl.w	r3, r2, r3
 80005da:	69ba      	ldr	r2, [r7, #24]
 80005dc:	4313      	orrs	r3, r2
 80005de:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80005e0:	687b      	ldr	r3, [r7, #4]
 80005e2:	69ba      	ldr	r2, [r7, #24]
 80005e4:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80005e6:	683b      	ldr	r3, [r7, #0]
 80005e8:	685b      	ldr	r3, [r3, #4]
 80005ea:	2b01      	cmp	r3, #1
 80005ec:	d00b      	beq.n	8000606 <HAL_GPIO_Init+0xe6>
 80005ee:	683b      	ldr	r3, [r7, #0]
 80005f0:	685b      	ldr	r3, [r3, #4]
 80005f2:	2b02      	cmp	r3, #2
 80005f4:	d007      	beq.n	8000606 <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80005f6:	683b      	ldr	r3, [r7, #0]
 80005f8:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80005fa:	2b11      	cmp	r3, #17
 80005fc:	d003      	beq.n	8000606 <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80005fe:	683b      	ldr	r3, [r7, #0]
 8000600:	685b      	ldr	r3, [r3, #4]
 8000602:	2b12      	cmp	r3, #18
 8000604:	d130      	bne.n	8000668 <HAL_GPIO_Init+0x148>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000606:	687b      	ldr	r3, [r7, #4]
 8000608:	689b      	ldr	r3, [r3, #8]
 800060a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800060c:	69fb      	ldr	r3, [r7, #28]
 800060e:	005b      	lsls	r3, r3, #1
 8000610:	2203      	movs	r2, #3
 8000612:	fa02 f303 	lsl.w	r3, r2, r3
 8000616:	43db      	mvns	r3, r3
 8000618:	69ba      	ldr	r2, [r7, #24]
 800061a:	4013      	ands	r3, r2
 800061c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800061e:	683b      	ldr	r3, [r7, #0]
 8000620:	68da      	ldr	r2, [r3, #12]
 8000622:	69fb      	ldr	r3, [r7, #28]
 8000624:	005b      	lsls	r3, r3, #1
 8000626:	fa02 f303 	lsl.w	r3, r2, r3
 800062a:	69ba      	ldr	r2, [r7, #24]
 800062c:	4313      	orrs	r3, r2
 800062e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000630:	687b      	ldr	r3, [r7, #4]
 8000632:	69ba      	ldr	r2, [r7, #24]
 8000634:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000636:	687b      	ldr	r3, [r7, #4]
 8000638:	685b      	ldr	r3, [r3, #4]
 800063a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800063c:	2201      	movs	r2, #1
 800063e:	69fb      	ldr	r3, [r7, #28]
 8000640:	fa02 f303 	lsl.w	r3, r2, r3
 8000644:	43db      	mvns	r3, r3
 8000646:	69ba      	ldr	r2, [r7, #24]
 8000648:	4013      	ands	r3, r2
 800064a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800064c:	683b      	ldr	r3, [r7, #0]
 800064e:	685b      	ldr	r3, [r3, #4]
 8000650:	091b      	lsrs	r3, r3, #4
 8000652:	f003 0201 	and.w	r2, r3, #1
 8000656:	69fb      	ldr	r3, [r7, #28]
 8000658:	fa02 f303 	lsl.w	r3, r2, r3
 800065c:	69ba      	ldr	r2, [r7, #24]
 800065e:	4313      	orrs	r3, r2
 8000660:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000662:	687b      	ldr	r3, [r7, #4]
 8000664:	69ba      	ldr	r2, [r7, #24]
 8000666:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000668:	687b      	ldr	r3, [r7, #4]
 800066a:	68db      	ldr	r3, [r3, #12]
 800066c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800066e:	69fb      	ldr	r3, [r7, #28]
 8000670:	005b      	lsls	r3, r3, #1
 8000672:	2203      	movs	r2, #3
 8000674:	fa02 f303 	lsl.w	r3, r2, r3
 8000678:	43db      	mvns	r3, r3
 800067a:	69ba      	ldr	r2, [r7, #24]
 800067c:	4013      	ands	r3, r2
 800067e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000680:	683b      	ldr	r3, [r7, #0]
 8000682:	689a      	ldr	r2, [r3, #8]
 8000684:	69fb      	ldr	r3, [r7, #28]
 8000686:	005b      	lsls	r3, r3, #1
 8000688:	fa02 f303 	lsl.w	r3, r2, r3
 800068c:	69ba      	ldr	r2, [r7, #24]
 800068e:	4313      	orrs	r3, r2
 8000690:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8000692:	687b      	ldr	r3, [r7, #4]
 8000694:	69ba      	ldr	r2, [r7, #24]
 8000696:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000698:	683b      	ldr	r3, [r7, #0]
 800069a:	685b      	ldr	r3, [r3, #4]
 800069c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80006a0:	2b00      	cmp	r3, #0
 80006a2:	f000 80ae 	beq.w	8000802 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80006a6:	2300      	movs	r3, #0
 80006a8:	60fb      	str	r3, [r7, #12]
 80006aa:	4a5c      	ldr	r2, [pc, #368]	; (800081c <HAL_GPIO_Init+0x2fc>)
 80006ac:	4b5b      	ldr	r3, [pc, #364]	; (800081c <HAL_GPIO_Init+0x2fc>)
 80006ae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80006b0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80006b4:	6453      	str	r3, [r2, #68]	; 0x44
 80006b6:	4b59      	ldr	r3, [pc, #356]	; (800081c <HAL_GPIO_Init+0x2fc>)
 80006b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80006ba:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80006be:	60fb      	str	r3, [r7, #12]
 80006c0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80006c2:	4a57      	ldr	r2, [pc, #348]	; (8000820 <HAL_GPIO_Init+0x300>)
 80006c4:	69fb      	ldr	r3, [r7, #28]
 80006c6:	089b      	lsrs	r3, r3, #2
 80006c8:	3302      	adds	r3, #2
 80006ca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80006ce:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80006d0:	69fb      	ldr	r3, [r7, #28]
 80006d2:	f003 0303 	and.w	r3, r3, #3
 80006d6:	009b      	lsls	r3, r3, #2
 80006d8:	220f      	movs	r2, #15
 80006da:	fa02 f303 	lsl.w	r3, r2, r3
 80006de:	43db      	mvns	r3, r3
 80006e0:	69ba      	ldr	r2, [r7, #24]
 80006e2:	4013      	ands	r3, r2
 80006e4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80006e6:	687b      	ldr	r3, [r7, #4]
 80006e8:	4a4e      	ldr	r2, [pc, #312]	; (8000824 <HAL_GPIO_Init+0x304>)
 80006ea:	4293      	cmp	r3, r2
 80006ec:	d025      	beq.n	800073a <HAL_GPIO_Init+0x21a>
 80006ee:	687b      	ldr	r3, [r7, #4]
 80006f0:	4a4d      	ldr	r2, [pc, #308]	; (8000828 <HAL_GPIO_Init+0x308>)
 80006f2:	4293      	cmp	r3, r2
 80006f4:	d01f      	beq.n	8000736 <HAL_GPIO_Init+0x216>
 80006f6:	687b      	ldr	r3, [r7, #4]
 80006f8:	4a4c      	ldr	r2, [pc, #304]	; (800082c <HAL_GPIO_Init+0x30c>)
 80006fa:	4293      	cmp	r3, r2
 80006fc:	d019      	beq.n	8000732 <HAL_GPIO_Init+0x212>
 80006fe:	687b      	ldr	r3, [r7, #4]
 8000700:	4a4b      	ldr	r2, [pc, #300]	; (8000830 <HAL_GPIO_Init+0x310>)
 8000702:	4293      	cmp	r3, r2
 8000704:	d013      	beq.n	800072e <HAL_GPIO_Init+0x20e>
 8000706:	687b      	ldr	r3, [r7, #4]
 8000708:	4a4a      	ldr	r2, [pc, #296]	; (8000834 <HAL_GPIO_Init+0x314>)
 800070a:	4293      	cmp	r3, r2
 800070c:	d00d      	beq.n	800072a <HAL_GPIO_Init+0x20a>
 800070e:	687b      	ldr	r3, [r7, #4]
 8000710:	4a49      	ldr	r2, [pc, #292]	; (8000838 <HAL_GPIO_Init+0x318>)
 8000712:	4293      	cmp	r3, r2
 8000714:	d007      	beq.n	8000726 <HAL_GPIO_Init+0x206>
 8000716:	687b      	ldr	r3, [r7, #4]
 8000718:	4a48      	ldr	r2, [pc, #288]	; (800083c <HAL_GPIO_Init+0x31c>)
 800071a:	4293      	cmp	r3, r2
 800071c:	d101      	bne.n	8000722 <HAL_GPIO_Init+0x202>
 800071e:	2306      	movs	r3, #6
 8000720:	e00c      	b.n	800073c <HAL_GPIO_Init+0x21c>
 8000722:	2307      	movs	r3, #7
 8000724:	e00a      	b.n	800073c <HAL_GPIO_Init+0x21c>
 8000726:	2305      	movs	r3, #5
 8000728:	e008      	b.n	800073c <HAL_GPIO_Init+0x21c>
 800072a:	2304      	movs	r3, #4
 800072c:	e006      	b.n	800073c <HAL_GPIO_Init+0x21c>
 800072e:	2303      	movs	r3, #3
 8000730:	e004      	b.n	800073c <HAL_GPIO_Init+0x21c>
 8000732:	2302      	movs	r3, #2
 8000734:	e002      	b.n	800073c <HAL_GPIO_Init+0x21c>
 8000736:	2301      	movs	r3, #1
 8000738:	e000      	b.n	800073c <HAL_GPIO_Init+0x21c>
 800073a:	2300      	movs	r3, #0
 800073c:	69fa      	ldr	r2, [r7, #28]
 800073e:	f002 0203 	and.w	r2, r2, #3
 8000742:	0092      	lsls	r2, r2, #2
 8000744:	4093      	lsls	r3, r2
 8000746:	69ba      	ldr	r2, [r7, #24]
 8000748:	4313      	orrs	r3, r2
 800074a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800074c:	4934      	ldr	r1, [pc, #208]	; (8000820 <HAL_GPIO_Init+0x300>)
 800074e:	69fb      	ldr	r3, [r7, #28]
 8000750:	089b      	lsrs	r3, r3, #2
 8000752:	3302      	adds	r3, #2
 8000754:	69ba      	ldr	r2, [r7, #24]
 8000756:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800075a:	4b39      	ldr	r3, [pc, #228]	; (8000840 <HAL_GPIO_Init+0x320>)
 800075c:	681b      	ldr	r3, [r3, #0]
 800075e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000760:	693b      	ldr	r3, [r7, #16]
 8000762:	43db      	mvns	r3, r3
 8000764:	69ba      	ldr	r2, [r7, #24]
 8000766:	4013      	ands	r3, r2
 8000768:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800076a:	683b      	ldr	r3, [r7, #0]
 800076c:	685b      	ldr	r3, [r3, #4]
 800076e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000772:	2b00      	cmp	r3, #0
 8000774:	d003      	beq.n	800077e <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8000776:	69ba      	ldr	r2, [r7, #24]
 8000778:	693b      	ldr	r3, [r7, #16]
 800077a:	4313      	orrs	r3, r2
 800077c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800077e:	4a30      	ldr	r2, [pc, #192]	; (8000840 <HAL_GPIO_Init+0x320>)
 8000780:	69bb      	ldr	r3, [r7, #24]
 8000782:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8000784:	4b2e      	ldr	r3, [pc, #184]	; (8000840 <HAL_GPIO_Init+0x320>)
 8000786:	685b      	ldr	r3, [r3, #4]
 8000788:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800078a:	693b      	ldr	r3, [r7, #16]
 800078c:	43db      	mvns	r3, r3
 800078e:	69ba      	ldr	r2, [r7, #24]
 8000790:	4013      	ands	r3, r2
 8000792:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000794:	683b      	ldr	r3, [r7, #0]
 8000796:	685b      	ldr	r3, [r3, #4]
 8000798:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800079c:	2b00      	cmp	r3, #0
 800079e:	d003      	beq.n	80007a8 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80007a0:	69ba      	ldr	r2, [r7, #24]
 80007a2:	693b      	ldr	r3, [r7, #16]
 80007a4:	4313      	orrs	r3, r2
 80007a6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80007a8:	4a25      	ldr	r2, [pc, #148]	; (8000840 <HAL_GPIO_Init+0x320>)
 80007aa:	69bb      	ldr	r3, [r7, #24]
 80007ac:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80007ae:	4b24      	ldr	r3, [pc, #144]	; (8000840 <HAL_GPIO_Init+0x320>)
 80007b0:	689b      	ldr	r3, [r3, #8]
 80007b2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80007b4:	693b      	ldr	r3, [r7, #16]
 80007b6:	43db      	mvns	r3, r3
 80007b8:	69ba      	ldr	r2, [r7, #24]
 80007ba:	4013      	ands	r3, r2
 80007bc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80007be:	683b      	ldr	r3, [r7, #0]
 80007c0:	685b      	ldr	r3, [r3, #4]
 80007c2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80007c6:	2b00      	cmp	r3, #0
 80007c8:	d003      	beq.n	80007d2 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80007ca:	69ba      	ldr	r2, [r7, #24]
 80007cc:	693b      	ldr	r3, [r7, #16]
 80007ce:	4313      	orrs	r3, r2
 80007d0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80007d2:	4a1b      	ldr	r2, [pc, #108]	; (8000840 <HAL_GPIO_Init+0x320>)
 80007d4:	69bb      	ldr	r3, [r7, #24]
 80007d6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80007d8:	4b19      	ldr	r3, [pc, #100]	; (8000840 <HAL_GPIO_Init+0x320>)
 80007da:	68db      	ldr	r3, [r3, #12]
 80007dc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80007de:	693b      	ldr	r3, [r7, #16]
 80007e0:	43db      	mvns	r3, r3
 80007e2:	69ba      	ldr	r2, [r7, #24]
 80007e4:	4013      	ands	r3, r2
 80007e6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80007e8:	683b      	ldr	r3, [r7, #0]
 80007ea:	685b      	ldr	r3, [r3, #4]
 80007ec:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80007f0:	2b00      	cmp	r3, #0
 80007f2:	d003      	beq.n	80007fc <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80007f4:	69ba      	ldr	r2, [r7, #24]
 80007f6:	693b      	ldr	r3, [r7, #16]
 80007f8:	4313      	orrs	r3, r2
 80007fa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80007fc:	4a10      	ldr	r2, [pc, #64]	; (8000840 <HAL_GPIO_Init+0x320>)
 80007fe:	69bb      	ldr	r3, [r7, #24]
 8000800:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000802:	69fb      	ldr	r3, [r7, #28]
 8000804:	3301      	adds	r3, #1
 8000806:	61fb      	str	r3, [r7, #28]
 8000808:	69fb      	ldr	r3, [r7, #28]
 800080a:	2b0f      	cmp	r3, #15
 800080c:	f67f ae96 	bls.w	800053c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8000810:	bf00      	nop
 8000812:	3724      	adds	r7, #36	; 0x24
 8000814:	46bd      	mov	sp, r7
 8000816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800081a:	4770      	bx	lr
 800081c:	40023800 	.word	0x40023800
 8000820:	40013800 	.word	0x40013800
 8000824:	40020000 	.word	0x40020000
 8000828:	40020400 	.word	0x40020400
 800082c:	40020800 	.word	0x40020800
 8000830:	40020c00 	.word	0x40020c00
 8000834:	40021000 	.word	0x40021000
 8000838:	40021400 	.word	0x40021400
 800083c:	40021800 	.word	0x40021800
 8000840:	40013c00 	.word	0x40013c00

08000844 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000844:	b480      	push	{r7}
 8000846:	b083      	sub	sp, #12
 8000848:	af00      	add	r7, sp, #0
 800084a:	6078      	str	r0, [r7, #4]
 800084c:	460b      	mov	r3, r1
 800084e:	807b      	strh	r3, [r7, #2]
 8000850:	4613      	mov	r3, r2
 8000852:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000854:	787b      	ldrb	r3, [r7, #1]
 8000856:	2b00      	cmp	r3, #0
 8000858:	d003      	beq.n	8000862 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800085a:	887a      	ldrh	r2, [r7, #2]
 800085c:	687b      	ldr	r3, [r7, #4]
 800085e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8000860:	e003      	b.n	800086a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8000862:	887b      	ldrh	r3, [r7, #2]
 8000864:	041a      	lsls	r2, r3, #16
 8000866:	687b      	ldr	r3, [r7, #4]
 8000868:	619a      	str	r2, [r3, #24]
}
 800086a:	bf00      	nop
 800086c:	370c      	adds	r7, #12
 800086e:	46bd      	mov	sp, r7
 8000870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000874:	4770      	bx	lr

08000876 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000876:	b480      	push	{r7}
 8000878:	b083      	sub	sp, #12
 800087a:	af00      	add	r7, sp, #0
 800087c:	6078      	str	r0, [r7, #4]
 800087e:	460b      	mov	r3, r1
 8000880:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 8000882:	687b      	ldr	r3, [r7, #4]
 8000884:	695a      	ldr	r2, [r3, #20]
 8000886:	887b      	ldrh	r3, [r7, #2]
 8000888:	405a      	eors	r2, r3
 800088a:	687b      	ldr	r3, [r7, #4]
 800088c:	615a      	str	r2, [r3, #20]
}
 800088e:	bf00      	nop
 8000890:	370c      	adds	r7, #12
 8000892:	46bd      	mov	sp, r7
 8000894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000898:	4770      	bx	lr

0800089a <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800089a:	b480      	push	{r7}
 800089c:	b083      	sub	sp, #12
 800089e:	af00      	add	r7, sp, #0
 80008a0:	4603      	mov	r3, r0
 80008a2:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80008a4:	bf00      	nop
 80008a6:	370c      	adds	r7, #12
 80008a8:	46bd      	mov	sp, r7
 80008aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008ae:	4770      	bx	lr

080008b0 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 80008b0:	b580      	push	{r7, lr}
 80008b2:	b086      	sub	sp, #24
 80008b4:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 80008b6:	2300      	movs	r3, #0
 80008b8:	617b      	str	r3, [r7, #20]

  __HAL_RCC_PWR_CLK_ENABLE();
 80008ba:	2300      	movs	r3, #0
 80008bc:	603b      	str	r3, [r7, #0]
 80008be:	4a2f      	ldr	r2, [pc, #188]	; (800097c <HAL_PWREx_EnableOverDrive+0xcc>)
 80008c0:	4b2e      	ldr	r3, [pc, #184]	; (800097c <HAL_PWREx_EnableOverDrive+0xcc>)
 80008c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008c4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80008c8:	6413      	str	r3, [r2, #64]	; 0x40
 80008ca:	4b2c      	ldr	r3, [pc, #176]	; (800097c <HAL_PWREx_EnableOverDrive+0xcc>)
 80008cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80008d2:	603b      	str	r3, [r7, #0]
 80008d4:	683b      	ldr	r3, [r7, #0]
 80008d6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80008da:	613b      	str	r3, [r7, #16]
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80008dc:	693b      	ldr	r3, [r7, #16]
 80008de:	fa93 f3a3 	rbit	r3, r3
 80008e2:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 80008e4:	68fb      	ldr	r3, [r7, #12]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 80008e6:	fab3 f383 	clz	r3, r3
 80008ea:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80008ee:	f503 3360 	add.w	r3, r3, #229376	; 0x38000
 80008f2:	009b      	lsls	r3, r3, #2
 80008f4:	461a      	mov	r2, r3
 80008f6:	2301      	movs	r3, #1
 80008f8:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80008fa:	f7ff fccf 	bl	800029c <HAL_GetTick>
 80008fe:	6178      	str	r0, [r7, #20]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8000900:	e009      	b.n	8000916 <HAL_PWREx_EnableOverDrive+0x66>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8000902:	f7ff fccb 	bl	800029c <HAL_GetTick>
 8000906:	4602      	mov	r2, r0
 8000908:	697b      	ldr	r3, [r7, #20]
 800090a:	1ad3      	subs	r3, r2, r3
 800090c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000910:	d901      	bls.n	8000916 <HAL_PWREx_EnableOverDrive+0x66>
    {
      return HAL_TIMEOUT;
 8000912:	2303      	movs	r3, #3
 8000914:	e02e      	b.n	8000974 <HAL_PWREx_EnableOverDrive+0xc4>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8000916:	4b1a      	ldr	r3, [pc, #104]	; (8000980 <HAL_PWREx_EnableOverDrive+0xd0>)
 8000918:	685b      	ldr	r3, [r3, #4]
 800091a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800091e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000922:	d1ee      	bne.n	8000902 <HAL_PWREx_EnableOverDrive+0x52>
 8000924:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000928:	60bb      	str	r3, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800092a:	68bb      	ldr	r3, [r7, #8]
 800092c:	fa93 f3a3 	rbit	r3, r3
 8000930:	607b      	str	r3, [r7, #4]
  return(result);
 8000932:	687b      	ldr	r3, [r7, #4]
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8000934:	fab3 f383 	clz	r3, r3
 8000938:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800093c:	f503 3360 	add.w	r3, r3, #229376	; 0x38000
 8000940:	009b      	lsls	r3, r3, #2
 8000942:	461a      	mov	r2, r3
 8000944:	2301      	movs	r3, #1
 8000946:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000948:	f7ff fca8 	bl	800029c <HAL_GetTick>
 800094c:	6178      	str	r0, [r7, #20]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800094e:	e009      	b.n	8000964 <HAL_PWREx_EnableOverDrive+0xb4>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8000950:	f7ff fca4 	bl	800029c <HAL_GetTick>
 8000954:	4602      	mov	r2, r0
 8000956:	697b      	ldr	r3, [r7, #20]
 8000958:	1ad3      	subs	r3, r2, r3
 800095a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800095e:	d901      	bls.n	8000964 <HAL_PWREx_EnableOverDrive+0xb4>
    {
      return HAL_TIMEOUT;
 8000960:	2303      	movs	r3, #3
 8000962:	e007      	b.n	8000974 <HAL_PWREx_EnableOverDrive+0xc4>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8000964:	4b06      	ldr	r3, [pc, #24]	; (8000980 <HAL_PWREx_EnableOverDrive+0xd0>)
 8000966:	685b      	ldr	r3, [r3, #4]
 8000968:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800096c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8000970:	d1ee      	bne.n	8000950 <HAL_PWREx_EnableOverDrive+0xa0>
    }
  } 
  return HAL_OK;
 8000972:	2300      	movs	r3, #0
}
 8000974:	4618      	mov	r0, r3
 8000976:	3718      	adds	r7, #24
 8000978:	46bd      	mov	sp, r7
 800097a:	bd80      	pop	{r7, pc}
 800097c:	40023800 	.word	0x40023800
 8000980:	40007000 	.word	0x40007000

08000984 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8000984:	b580      	push	{r7, lr}
 8000986:	b086      	sub	sp, #24
 8000988:	af00      	add	r7, sp, #0
 800098a:	6078      	str	r0, [r7, #4]
 800098c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;   
 800098e:	2300      	movs	r3, #0
 8000990:	617b      	str	r3, [r7, #20]
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
    must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) and the supply voltage of the device. */
  
  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8000992:	4b81      	ldr	r3, [pc, #516]	; (8000b98 <HAL_RCC_ClockConfig+0x214>)
 8000994:	681b      	ldr	r3, [r3, #0]
 8000996:	f003 020f 	and.w	r2, r3, #15
 800099a:	683b      	ldr	r3, [r7, #0]
 800099c:	429a      	cmp	r2, r3
 800099e:	d20c      	bcs.n	80009ba <HAL_RCC_ClockConfig+0x36>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80009a0:	4b7d      	ldr	r3, [pc, #500]	; (8000b98 <HAL_RCC_ClockConfig+0x214>)
 80009a2:	683a      	ldr	r2, [r7, #0]
 80009a4:	b2d2      	uxtb	r2, r2
 80009a6:	701a      	strb	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80009a8:	4b7b      	ldr	r3, [pc, #492]	; (8000b98 <HAL_RCC_ClockConfig+0x214>)
 80009aa:	681b      	ldr	r3, [r3, #0]
 80009ac:	f003 020f 	and.w	r2, r3, #15
 80009b0:	683b      	ldr	r3, [r7, #0]
 80009b2:	429a      	cmp	r2, r3
 80009b4:	d001      	beq.n	80009ba <HAL_RCC_ClockConfig+0x36>
    {
      return HAL_ERROR;
 80009b6:	2301      	movs	r3, #1
 80009b8:	e0ea      	b.n	8000b90 <HAL_RCC_ClockConfig+0x20c>
    }
  }
 
  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80009ba:	687b      	ldr	r3, [r7, #4]
 80009bc:	681b      	ldr	r3, [r3, #0]
 80009be:	f003 0302 	and.w	r3, r3, #2
 80009c2:	2b00      	cmp	r3, #0
 80009c4:	d008      	beq.n	80009d8 <HAL_RCC_ClockConfig+0x54>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80009c6:	4975      	ldr	r1, [pc, #468]	; (8000b9c <HAL_RCC_ClockConfig+0x218>)
 80009c8:	4b74      	ldr	r3, [pc, #464]	; (8000b9c <HAL_RCC_ClockConfig+0x218>)
 80009ca:	689b      	ldr	r3, [r3, #8]
 80009cc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80009d0:	687b      	ldr	r3, [r7, #4]
 80009d2:	689b      	ldr	r3, [r3, #8]
 80009d4:	4313      	orrs	r3, r2
 80009d6:	608b      	str	r3, [r1, #8]
  }
  
  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80009d8:	687b      	ldr	r3, [r7, #4]
 80009da:	681b      	ldr	r3, [r3, #0]
 80009dc:	f003 0301 	and.w	r3, r3, #1
 80009e0:	2b00      	cmp	r3, #0
 80009e2:	f000 8086 	beq.w	8000af2 <HAL_RCC_ClockConfig+0x16e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80009e6:	687b      	ldr	r3, [r7, #4]
 80009e8:	685b      	ldr	r3, [r3, #4]
 80009ea:	2b01      	cmp	r3, #1
 80009ec:	d107      	bne.n	80009fe <HAL_RCC_ClockConfig+0x7a>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80009ee:	4b6b      	ldr	r3, [pc, #428]	; (8000b9c <HAL_RCC_ClockConfig+0x218>)
 80009f0:	681b      	ldr	r3, [r3, #0]
 80009f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80009f6:	2b00      	cmp	r3, #0
 80009f8:	d119      	bne.n	8000a2e <HAL_RCC_ClockConfig+0xaa>
      {
        return HAL_ERROR;
 80009fa:	2301      	movs	r3, #1
 80009fc:	e0c8      	b.n	8000b90 <HAL_RCC_ClockConfig+0x20c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   || 
 80009fe:	687b      	ldr	r3, [r7, #4]
 8000a00:	685b      	ldr	r3, [r3, #4]
 8000a02:	2b02      	cmp	r3, #2
 8000a04:	d003      	beq.n	8000a0e <HAL_RCC_ClockConfig+0x8a>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8000a06:	687b      	ldr	r3, [r7, #4]
 8000a08:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   || 
 8000a0a:	2b03      	cmp	r3, #3
 8000a0c:	d107      	bne.n	8000a1e <HAL_RCC_ClockConfig+0x9a>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000a0e:	4b63      	ldr	r3, [pc, #396]	; (8000b9c <HAL_RCC_ClockConfig+0x218>)
 8000a10:	681b      	ldr	r3, [r3, #0]
 8000a12:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000a16:	2b00      	cmp	r3, #0
 8000a18:	d109      	bne.n	8000a2e <HAL_RCC_ClockConfig+0xaa>
      {
        return HAL_ERROR;
 8000a1a:	2301      	movs	r3, #1
 8000a1c:	e0b8      	b.n	8000b90 <HAL_RCC_ClockConfig+0x20c>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000a1e:	4b5f      	ldr	r3, [pc, #380]	; (8000b9c <HAL_RCC_ClockConfig+0x218>)
 8000a20:	681b      	ldr	r3, [r3, #0]
 8000a22:	f003 0302 	and.w	r3, r3, #2
 8000a26:	2b00      	cmp	r3, #0
 8000a28:	d101      	bne.n	8000a2e <HAL_RCC_ClockConfig+0xaa>
      {
        return HAL_ERROR;
 8000a2a:	2301      	movs	r3, #1
 8000a2c:	e0b0      	b.n	8000b90 <HAL_RCC_ClockConfig+0x20c>
      }
    }
    
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000a2e:	495b      	ldr	r1, [pc, #364]	; (8000b9c <HAL_RCC_ClockConfig+0x218>)
 8000a30:	4b5a      	ldr	r3, [pc, #360]	; (8000b9c <HAL_RCC_ClockConfig+0x218>)
 8000a32:	689b      	ldr	r3, [r3, #8]
 8000a34:	f023 0203 	bic.w	r2, r3, #3
 8000a38:	687b      	ldr	r3, [r7, #4]
 8000a3a:	685b      	ldr	r3, [r3, #4]
 8000a3c:	4313      	orrs	r3, r2
 8000a3e:	608b      	str	r3, [r1, #8]
    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8000a40:	f7ff fc2c 	bl	800029c <HAL_GetTick>
 8000a44:	6178      	str	r0, [r7, #20]
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000a46:	687b      	ldr	r3, [r7, #4]
 8000a48:	685b      	ldr	r3, [r3, #4]
 8000a4a:	2b01      	cmp	r3, #1
 8000a4c:	d112      	bne.n	8000a74 <HAL_RCC_ClockConfig+0xf0>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8000a4e:	e00a      	b.n	8000a66 <HAL_RCC_ClockConfig+0xe2>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000a50:	f7ff fc24 	bl	800029c <HAL_GetTick>
 8000a54:	4602      	mov	r2, r0
 8000a56:	697b      	ldr	r3, [r7, #20]
 8000a58:	1ad3      	subs	r3, r2, r3
 8000a5a:	f241 3288 	movw	r2, #5000	; 0x1388
 8000a5e:	4293      	cmp	r3, r2
 8000a60:	d901      	bls.n	8000a66 <HAL_RCC_ClockConfig+0xe2>
        {
          return HAL_TIMEOUT;
 8000a62:	2303      	movs	r3, #3
 8000a64:	e094      	b.n	8000b90 <HAL_RCC_ClockConfig+0x20c>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8000a66:	4b4d      	ldr	r3, [pc, #308]	; (8000b9c <HAL_RCC_ClockConfig+0x218>)
 8000a68:	689b      	ldr	r3, [r3, #8]
 8000a6a:	f003 030c 	and.w	r3, r3, #12
 8000a6e:	2b04      	cmp	r3, #4
 8000a70:	d1ee      	bne.n	8000a50 <HAL_RCC_ClockConfig+0xcc>
 8000a72:	e03e      	b.n	8000af2 <HAL_RCC_ClockConfig+0x16e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000a74:	687b      	ldr	r3, [r7, #4]
 8000a76:	685b      	ldr	r3, [r3, #4]
 8000a78:	2b02      	cmp	r3, #2
 8000a7a:	d112      	bne.n	8000aa2 <HAL_RCC_ClockConfig+0x11e>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000a7c:	e00a      	b.n	8000a94 <HAL_RCC_ClockConfig+0x110>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000a7e:	f7ff fc0d 	bl	800029c <HAL_GetTick>
 8000a82:	4602      	mov	r2, r0
 8000a84:	697b      	ldr	r3, [r7, #20]
 8000a86:	1ad3      	subs	r3, r2, r3
 8000a88:	f241 3288 	movw	r2, #5000	; 0x1388
 8000a8c:	4293      	cmp	r3, r2
 8000a8e:	d901      	bls.n	8000a94 <HAL_RCC_ClockConfig+0x110>
        {
          return HAL_TIMEOUT;
 8000a90:	2303      	movs	r3, #3
 8000a92:	e07d      	b.n	8000b90 <HAL_RCC_ClockConfig+0x20c>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000a94:	4b41      	ldr	r3, [pc, #260]	; (8000b9c <HAL_RCC_ClockConfig+0x218>)
 8000a96:	689b      	ldr	r3, [r3, #8]
 8000a98:	f003 030c 	and.w	r3, r3, #12
 8000a9c:	2b08      	cmp	r3, #8
 8000a9e:	d1ee      	bne.n	8000a7e <HAL_RCC_ClockConfig+0xfa>
 8000aa0:	e027      	b.n	8000af2 <HAL_RCC_ClockConfig+0x16e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK)
 8000aa2:	687b      	ldr	r3, [r7, #4]
 8000aa4:	685b      	ldr	r3, [r3, #4]
 8000aa6:	2b03      	cmp	r3, #3
 8000aa8:	d11d      	bne.n	8000ae6 <HAL_RCC_ClockConfig+0x162>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLRCLK)
 8000aaa:	e00a      	b.n	8000ac2 <HAL_RCC_ClockConfig+0x13e>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000aac:	f7ff fbf6 	bl	800029c <HAL_GetTick>
 8000ab0:	4602      	mov	r2, r0
 8000ab2:	697b      	ldr	r3, [r7, #20]
 8000ab4:	1ad3      	subs	r3, r2, r3
 8000ab6:	f241 3288 	movw	r2, #5000	; 0x1388
 8000aba:	4293      	cmp	r3, r2
 8000abc:	d901      	bls.n	8000ac2 <HAL_RCC_ClockConfig+0x13e>
        {
          return HAL_TIMEOUT;
 8000abe:	2303      	movs	r3, #3
 8000ac0:	e066      	b.n	8000b90 <HAL_RCC_ClockConfig+0x20c>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLRCLK)
 8000ac2:	4b36      	ldr	r3, [pc, #216]	; (8000b9c <HAL_RCC_ClockConfig+0x218>)
 8000ac4:	689b      	ldr	r3, [r3, #8]
 8000ac6:	f003 030c 	and.w	r3, r3, #12
 8000aca:	2b0c      	cmp	r3, #12
 8000acc:	d1ee      	bne.n	8000aac <HAL_RCC_ClockConfig+0x128>
 8000ace:	e010      	b.n	8000af2 <HAL_RCC_ClockConfig+0x16e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000ad0:	f7ff fbe4 	bl	800029c <HAL_GetTick>
 8000ad4:	4602      	mov	r2, r0
 8000ad6:	697b      	ldr	r3, [r7, #20]
 8000ad8:	1ad3      	subs	r3, r2, r3
 8000ada:	f241 3288 	movw	r2, #5000	; 0x1388
 8000ade:	4293      	cmp	r3, r2
 8000ae0:	d901      	bls.n	8000ae6 <HAL_RCC_ClockConfig+0x162>
        {
          return HAL_TIMEOUT;
 8000ae2:	2303      	movs	r3, #3
 8000ae4:	e054      	b.n	8000b90 <HAL_RCC_ClockConfig+0x20c>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8000ae6:	4b2d      	ldr	r3, [pc, #180]	; (8000b9c <HAL_RCC_ClockConfig+0x218>)
 8000ae8:	689b      	ldr	r3, [r3, #8]
 8000aea:	f003 030c 	and.w	r3, r3, #12
 8000aee:	2b00      	cmp	r3, #0
 8000af0:	d1ee      	bne.n	8000ad0 <HAL_RCC_ClockConfig+0x14c>
      }
    }
  }    
  
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8000af2:	4b29      	ldr	r3, [pc, #164]	; (8000b98 <HAL_RCC_ClockConfig+0x214>)
 8000af4:	681b      	ldr	r3, [r3, #0]
 8000af6:	f003 020f 	and.w	r2, r3, #15
 8000afa:	683b      	ldr	r3, [r7, #0]
 8000afc:	429a      	cmp	r2, r3
 8000afe:	d90c      	bls.n	8000b1a <HAL_RCC_ClockConfig+0x196>
  { 
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000b00:	4b25      	ldr	r3, [pc, #148]	; (8000b98 <HAL_RCC_ClockConfig+0x214>)
 8000b02:	683a      	ldr	r2, [r7, #0]
 8000b04:	b2d2      	uxtb	r2, r2
 8000b06:	701a      	strb	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8000b08:	4b23      	ldr	r3, [pc, #140]	; (8000b98 <HAL_RCC_ClockConfig+0x214>)
 8000b0a:	681b      	ldr	r3, [r3, #0]
 8000b0c:	f003 020f 	and.w	r2, r3, #15
 8000b10:	683b      	ldr	r3, [r7, #0]
 8000b12:	429a      	cmp	r2, r3
 8000b14:	d001      	beq.n	8000b1a <HAL_RCC_ClockConfig+0x196>
    {
      return HAL_ERROR;
 8000b16:	2301      	movs	r3, #1
 8000b18:	e03a      	b.n	8000b90 <HAL_RCC_ClockConfig+0x20c>
    }
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000b1a:	687b      	ldr	r3, [r7, #4]
 8000b1c:	681b      	ldr	r3, [r3, #0]
 8000b1e:	f003 0304 	and.w	r3, r3, #4
 8000b22:	2b00      	cmp	r3, #0
 8000b24:	d008      	beq.n	8000b38 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8000b26:	491d      	ldr	r1, [pc, #116]	; (8000b9c <HAL_RCC_ClockConfig+0x218>)
 8000b28:	4b1c      	ldr	r3, [pc, #112]	; (8000b9c <HAL_RCC_ClockConfig+0x218>)
 8000b2a:	689b      	ldr	r3, [r3, #8]
 8000b2c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8000b30:	687b      	ldr	r3, [r7, #4]
 8000b32:	68db      	ldr	r3, [r3, #12]
 8000b34:	4313      	orrs	r3, r2
 8000b36:	608b      	str	r3, [r1, #8]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000b38:	687b      	ldr	r3, [r7, #4]
 8000b3a:	681b      	ldr	r3, [r3, #0]
 8000b3c:	f003 0308 	and.w	r3, r3, #8
 8000b40:	2b00      	cmp	r3, #0
 8000b42:	d009      	beq.n	8000b58 <HAL_RCC_ClockConfig+0x1d4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8000b44:	4915      	ldr	r1, [pc, #84]	; (8000b9c <HAL_RCC_ClockConfig+0x218>)
 8000b46:	4b15      	ldr	r3, [pc, #84]	; (8000b9c <HAL_RCC_ClockConfig+0x218>)
 8000b48:	689b      	ldr	r3, [r3, #8]
 8000b4a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8000b4e:	687b      	ldr	r3, [r7, #4]
 8000b50:	691b      	ldr	r3, [r3, #16]
 8000b52:	00db      	lsls	r3, r3, #3
 8000b54:	4313      	orrs	r3, r2
 8000b56:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> POSITION_VAL(RCC_CFGR_HPRE)];
 8000b58:	f000 f876 	bl	8000c48 <HAL_RCC_GetSysClockFreq>
 8000b5c:	4601      	mov	r1, r0
 8000b5e:	4b0f      	ldr	r3, [pc, #60]	; (8000b9c <HAL_RCC_ClockConfig+0x218>)
 8000b60:	689b      	ldr	r3, [r3, #8]
 8000b62:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8000b66:	23f0      	movs	r3, #240	; 0xf0
 8000b68:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000b6a:	693b      	ldr	r3, [r7, #16]
 8000b6c:	fa93 f3a3 	rbit	r3, r3
 8000b70:	60fb      	str	r3, [r7, #12]
  return(result);
 8000b72:	68fb      	ldr	r3, [r7, #12]
 8000b74:	fab3 f383 	clz	r3, r3
 8000b78:	fa22 f303 	lsr.w	r3, r2, r3
 8000b7c:	4a08      	ldr	r2, [pc, #32]	; (8000ba0 <HAL_RCC_ClockConfig+0x21c>)
 8000b7e:	5cd3      	ldrb	r3, [r2, r3]
 8000b80:	fa21 f303 	lsr.w	r3, r1, r3
 8000b84:	4a07      	ldr	r2, [pc, #28]	; (8000ba4 <HAL_RCC_ClockConfig+0x220>)
 8000b86:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8000b88:	2000      	movs	r0, #0
 8000b8a:	f7ff fb5d 	bl	8000248 <HAL_InitTick>
  
  return HAL_OK;
 8000b8e:	2300      	movs	r3, #0
}
 8000b90:	4618      	mov	r0, r3
 8000b92:	3718      	adds	r7, #24
 8000b94:	46bd      	mov	sp, r7
 8000b96:	bd80      	pop	{r7, pc}
 8000b98:	40023c00 	.word	0x40023c00
 8000b9c:	40023800 	.word	0x40023800
 8000ba0:	0800282c 	.word	0x0800282c
 8000ba4:	20000014 	.word	0x20000014

08000ba8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8000ba8:	b480      	push	{r7}
 8000baa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8000bac:	4b03      	ldr	r3, [pc, #12]	; (8000bbc <HAL_RCC_GetHCLKFreq+0x14>)
 8000bae:	681b      	ldr	r3, [r3, #0]
}
 8000bb0:	4618      	mov	r0, r3
 8000bb2:	46bd      	mov	sp, r7
 8000bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bb8:	4770      	bx	lr
 8000bba:	bf00      	nop
 8000bbc:	20000014 	.word	0x20000014

08000bc0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{  
 8000bc0:	b580      	push	{r7, lr}
 8000bc2:	b082      	sub	sp, #8
 8000bc4:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> POSITION_VAL(RCC_CFGR_PPRE1)]);
 8000bc6:	f7ff ffef 	bl	8000ba8 <HAL_RCC_GetHCLKFreq>
 8000bca:	4601      	mov	r1, r0
 8000bcc:	4b0b      	ldr	r3, [pc, #44]	; (8000bfc <HAL_RCC_GetPCLK1Freq+0x3c>)
 8000bce:	689b      	ldr	r3, [r3, #8]
 8000bd0:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8000bd4:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8000bd8:	607b      	str	r3, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000bda:	687b      	ldr	r3, [r7, #4]
 8000bdc:	fa93 f3a3 	rbit	r3, r3
 8000be0:	603b      	str	r3, [r7, #0]
  return(result);
 8000be2:	683b      	ldr	r3, [r7, #0]
 8000be4:	fab3 f383 	clz	r3, r3
 8000be8:	fa22 f303 	lsr.w	r3, r2, r3
 8000bec:	4a04      	ldr	r2, [pc, #16]	; (8000c00 <HAL_RCC_GetPCLK1Freq+0x40>)
 8000bee:	5cd3      	ldrb	r3, [r2, r3]
 8000bf0:	fa21 f303 	lsr.w	r3, r1, r3
}
 8000bf4:	4618      	mov	r0, r3
 8000bf6:	3708      	adds	r7, #8
 8000bf8:	46bd      	mov	sp, r7
 8000bfa:	bd80      	pop	{r7, pc}
 8000bfc:	40023800 	.word	0x40023800
 8000c00:	0800283c 	.word	0x0800283c

08000c04 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8000c04:	b580      	push	{r7, lr}
 8000c06:	b082      	sub	sp, #8
 8000c08:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> POSITION_VAL(RCC_CFGR_PPRE2)]);
 8000c0a:	f7ff ffcd 	bl	8000ba8 <HAL_RCC_GetHCLKFreq>
 8000c0e:	4601      	mov	r1, r0
 8000c10:	4b0b      	ldr	r3, [pc, #44]	; (8000c40 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8000c12:	689b      	ldr	r3, [r3, #8]
 8000c14:	f403 4260 	and.w	r2, r3, #57344	; 0xe000
 8000c18:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8000c1c:	607b      	str	r3, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000c1e:	687b      	ldr	r3, [r7, #4]
 8000c20:	fa93 f3a3 	rbit	r3, r3
 8000c24:	603b      	str	r3, [r7, #0]
  return(result);
 8000c26:	683b      	ldr	r3, [r7, #0]
 8000c28:	fab3 f383 	clz	r3, r3
 8000c2c:	fa22 f303 	lsr.w	r3, r2, r3
 8000c30:	4a04      	ldr	r2, [pc, #16]	; (8000c44 <HAL_RCC_GetPCLK2Freq+0x40>)
 8000c32:	5cd3      	ldrb	r3, [r2, r3]
 8000c34:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8000c38:	4618      	mov	r0, r3
 8000c3a:	3708      	adds	r7, #8
 8000c3c:	46bd      	mov	sp, r7
 8000c3e:	bd80      	pop	{r7, pc}
 8000c40:	40023800 	.word	0x40023800
 8000c44:	0800283c 	.word	0x0800283c

08000c48 <HAL_RCC_GetSysClockFreq>:
  *         
  *               
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8000c48:	b480      	push	{r7}
 8000c4a:	b093      	sub	sp, #76	; 0x4c
 8000c4c:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8000c4e:	2300      	movs	r3, #0
 8000c50:	63fb      	str	r3, [r7, #60]	; 0x3c
  uint32_t pllvco = 0U;
 8000c52:	2300      	movs	r3, #0
 8000c54:	647b      	str	r3, [r7, #68]	; 0x44
  uint32_t pllp = 0U;
 8000c56:	2300      	movs	r3, #0
 8000c58:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t pllr = 0U;
 8000c5a:	2300      	movs	r3, #0
 8000c5c:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t sysclockfreq = 0U;
 8000c5e:	2300      	movs	r3, #0
 8000c60:	643b      	str	r3, [r7, #64]	; 0x40

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8000c62:	4b6c      	ldr	r3, [pc, #432]	; (8000e14 <HAL_RCC_GetSysClockFreq+0x1cc>)
 8000c64:	689b      	ldr	r3, [r3, #8]
 8000c66:	f003 030c 	and.w	r3, r3, #12
 8000c6a:	2b0c      	cmp	r3, #12
 8000c6c:	f200 80c8 	bhi.w	8000e00 <HAL_RCC_GetSysClockFreq+0x1b8>
 8000c70:	a201      	add	r2, pc, #4	; (adr r2, 8000c78 <HAL_RCC_GetSysClockFreq+0x30>)
 8000c72:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000c76:	bf00      	nop
 8000c78:	08000cad 	.word	0x08000cad
 8000c7c:	08000e01 	.word	0x08000e01
 8000c80:	08000e01 	.word	0x08000e01
 8000c84:	08000e01 	.word	0x08000e01
 8000c88:	08000cb3 	.word	0x08000cb3
 8000c8c:	08000e01 	.word	0x08000e01
 8000c90:	08000e01 	.word	0x08000e01
 8000c94:	08000e01 	.word	0x08000e01
 8000c98:	08000cb9 	.word	0x08000cb9
 8000c9c:	08000e01 	.word	0x08000e01
 8000ca0:	08000e01 	.word	0x08000e01
 8000ca4:	08000e01 	.word	0x08000e01
 8000ca8:	08000d5f 	.word	0x08000d5f
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8000cac:	4b5a      	ldr	r3, [pc, #360]	; (8000e18 <HAL_RCC_GetSysClockFreq+0x1d0>)
 8000cae:	643b      	str	r3, [r7, #64]	; 0x40
       break;
 8000cb0:	e0a9      	b.n	8000e06 <HAL_RCC_GetSysClockFreq+0x1be>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8000cb2:	4b5a      	ldr	r3, [pc, #360]	; (8000e1c <HAL_RCC_GetSysClockFreq+0x1d4>)
 8000cb4:	643b      	str	r3, [r7, #64]	; 0x40
      break;
 8000cb6:	e0a6      	b.n	8000e06 <HAL_RCC_GetSysClockFreq+0x1be>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000cb8:	4b56      	ldr	r3, [pc, #344]	; (8000e14 <HAL_RCC_GetSysClockFreq+0x1cc>)
 8000cba:	685b      	ldr	r3, [r3, #4]
 8000cbc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8000cc0:	63fb      	str	r3, [r7, #60]	; 0x3c
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8000cc2:	4b54      	ldr	r3, [pc, #336]	; (8000e14 <HAL_RCC_GetSysClockFreq+0x1cc>)
 8000cc4:	685b      	ldr	r3, [r3, #4]
 8000cc6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000cca:	2b00      	cmp	r3, #0
 8000ccc:	d017      	beq.n	8000cfe <HAL_RCC_GetSysClockFreq+0xb6>
      {
        /* HSE used as PLL clock source */
        pllvco = ((HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));
 8000cce:	4a53      	ldr	r2, [pc, #332]	; (8000e1c <HAL_RCC_GetSysClockFreq+0x1d4>)
 8000cd0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000cd2:	fbb2 f2f3 	udiv	r2, r2, r3
 8000cd6:	4b4f      	ldr	r3, [pc, #316]	; (8000e14 <HAL_RCC_GetSysClockFreq+0x1cc>)
 8000cd8:	6859      	ldr	r1, [r3, #4]
 8000cda:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8000cde:	400b      	ands	r3, r1
 8000ce0:	f647 71c0 	movw	r1, #32704	; 0x7fc0
 8000ce4:	6339      	str	r1, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000ce6:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8000ce8:	fa91 f1a1 	rbit	r1, r1
 8000cec:	62f9      	str	r1, [r7, #44]	; 0x2c
  return(result);
 8000cee:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8000cf0:	fab1 f181 	clz	r1, r1
 8000cf4:	40cb      	lsrs	r3, r1
 8000cf6:	fb03 f302 	mul.w	r3, r3, r2
 8000cfa:	647b      	str	r3, [r7, #68]	; 0x44
 8000cfc:	e016      	b.n	8000d2c <HAL_RCC_GetSysClockFreq+0xe4>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = ((HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));    
 8000cfe:	4a46      	ldr	r2, [pc, #280]	; (8000e18 <HAL_RCC_GetSysClockFreq+0x1d0>)
 8000d00:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000d02:	fbb2 f2f3 	udiv	r2, r2, r3
 8000d06:	4b43      	ldr	r3, [pc, #268]	; (8000e14 <HAL_RCC_GetSysClockFreq+0x1cc>)
 8000d08:	6859      	ldr	r1, [r3, #4]
 8000d0a:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8000d0e:	400b      	ands	r3, r1
 8000d10:	f647 71c0 	movw	r1, #32704	; 0x7fc0
 8000d14:	62b9      	str	r1, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000d16:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8000d18:	fa91 f1a1 	rbit	r1, r1
 8000d1c:	6279      	str	r1, [r7, #36]	; 0x24
  return(result);
 8000d1e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8000d20:	fab1 f181 	clz	r1, r1
 8000d24:	40cb      	lsrs	r3, r1
 8000d26:	fb03 f302 	mul.w	r3, r3, r2
 8000d2a:	647b      	str	r3, [r7, #68]	; 0x44
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> POSITION_VAL(RCC_PLLCFGR_PLLP)) + 1U) *2U);
 8000d2c:	4b39      	ldr	r3, [pc, #228]	; (8000e14 <HAL_RCC_GetSysClockFreq+0x1cc>)
 8000d2e:	685b      	ldr	r3, [r3, #4]
 8000d30:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8000d34:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 8000d38:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000d3a:	6a3b      	ldr	r3, [r7, #32]
 8000d3c:	fa93 f3a3 	rbit	r3, r3
 8000d40:	61fb      	str	r3, [r7, #28]
  return(result);
 8000d42:	69fb      	ldr	r3, [r7, #28]
 8000d44:	fab3 f383 	clz	r3, r3
 8000d48:	fa22 f303 	lsr.w	r3, r2, r3
 8000d4c:	3301      	adds	r3, #1
 8000d4e:	005b      	lsls	r3, r3, #1
 8000d50:	63bb      	str	r3, [r7, #56]	; 0x38
      
      sysclockfreq = pllvco/pllp;
 8000d52:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8000d54:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000d56:	fbb2 f3f3 	udiv	r3, r2, r3
 8000d5a:	643b      	str	r3, [r7, #64]	; 0x40
      break;
 8000d5c:	e053      	b.n	8000e06 <HAL_RCC_GetSysClockFreq+0x1be>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000d5e:	4b2d      	ldr	r3, [pc, #180]	; (8000e14 <HAL_RCC_GetSysClockFreq+0x1cc>)
 8000d60:	685b      	ldr	r3, [r3, #4]
 8000d62:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8000d66:	63fb      	str	r3, [r7, #60]	; 0x3c
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8000d68:	4b2a      	ldr	r3, [pc, #168]	; (8000e14 <HAL_RCC_GetSysClockFreq+0x1cc>)
 8000d6a:	685b      	ldr	r3, [r3, #4]
 8000d6c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000d70:	2b00      	cmp	r3, #0
 8000d72:	d017      	beq.n	8000da4 <HAL_RCC_GetSysClockFreq+0x15c>
      {
        /* HSE used as PLL clock source */
        pllvco = ((HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));
 8000d74:	4a29      	ldr	r2, [pc, #164]	; (8000e1c <HAL_RCC_GetSysClockFreq+0x1d4>)
 8000d76:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000d78:	fbb2 f2f3 	udiv	r2, r2, r3
 8000d7c:	4b25      	ldr	r3, [pc, #148]	; (8000e14 <HAL_RCC_GetSysClockFreq+0x1cc>)
 8000d7e:	6859      	ldr	r1, [r3, #4]
 8000d80:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8000d84:	400b      	ands	r3, r1
 8000d86:	f647 71c0 	movw	r1, #32704	; 0x7fc0
 8000d8a:	61b9      	str	r1, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000d8c:	69b9      	ldr	r1, [r7, #24]
 8000d8e:	fa91 f1a1 	rbit	r1, r1
 8000d92:	6179      	str	r1, [r7, #20]
  return(result);
 8000d94:	6979      	ldr	r1, [r7, #20]
 8000d96:	fab1 f181 	clz	r1, r1
 8000d9a:	40cb      	lsrs	r3, r1
 8000d9c:	fb03 f302 	mul.w	r3, r3, r2
 8000da0:	647b      	str	r3, [r7, #68]	; 0x44
 8000da2:	e016      	b.n	8000dd2 <HAL_RCC_GetSysClockFreq+0x18a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = ((HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));
 8000da4:	4a1c      	ldr	r2, [pc, #112]	; (8000e18 <HAL_RCC_GetSysClockFreq+0x1d0>)
 8000da6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000da8:	fbb2 f2f3 	udiv	r2, r2, r3
 8000dac:	4b19      	ldr	r3, [pc, #100]	; (8000e14 <HAL_RCC_GetSysClockFreq+0x1cc>)
 8000dae:	6859      	ldr	r1, [r3, #4]
 8000db0:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8000db4:	400b      	ands	r3, r1
 8000db6:	f647 71c0 	movw	r1, #32704	; 0x7fc0
 8000dba:	6139      	str	r1, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000dbc:	6939      	ldr	r1, [r7, #16]
 8000dbe:	fa91 f1a1 	rbit	r1, r1
 8000dc2:	60f9      	str	r1, [r7, #12]
  return(result);
 8000dc4:	68f9      	ldr	r1, [r7, #12]
 8000dc6:	fab1 f181 	clz	r1, r1
 8000dca:	40cb      	lsrs	r3, r1
 8000dcc:	fb03 f302 	mul.w	r3, r3, r2
 8000dd0:	647b      	str	r3, [r7, #68]	; 0x44
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> POSITION_VAL(RCC_PLLCFGR_PLLR));
 8000dd2:	4b10      	ldr	r3, [pc, #64]	; (8000e14 <HAL_RCC_GetSysClockFreq+0x1cc>)
 8000dd4:	685b      	ldr	r3, [r3, #4]
 8000dd6:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8000dda:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 8000dde:	60bb      	str	r3, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000de0:	68bb      	ldr	r3, [r7, #8]
 8000de2:	fa93 f3a3 	rbit	r3, r3
 8000de6:	607b      	str	r3, [r7, #4]
  return(result);
 8000de8:	687b      	ldr	r3, [r7, #4]
 8000dea:	fab3 f383 	clz	r3, r3
 8000dee:	fa22 f303 	lsr.w	r3, r2, r3
 8000df2:	637b      	str	r3, [r7, #52]	; 0x34
      
      sysclockfreq = pllvco/pllr;
 8000df4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8000df6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000df8:	fbb2 f3f3 	udiv	r3, r2, r3
 8000dfc:	643b      	str	r3, [r7, #64]	; 0x40
      break;
 8000dfe:	e002      	b.n	8000e06 <HAL_RCC_GetSysClockFreq+0x1be>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8000e00:	4b05      	ldr	r3, [pc, #20]	; (8000e18 <HAL_RCC_GetSysClockFreq+0x1d0>)
 8000e02:	643b      	str	r3, [r7, #64]	; 0x40
      break;
 8000e04:	bf00      	nop
    }
  }
  return sysclockfreq;
 8000e06:	6c3b      	ldr	r3, [r7, #64]	; 0x40
}
 8000e08:	4618      	mov	r0, r3
 8000e0a:	374c      	adds	r7, #76	; 0x4c
 8000e0c:	46bd      	mov	sp, r7
 8000e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e12:	4770      	bx	lr
 8000e14:	40023800 	.word	0x40023800
 8000e18:	00f42400 	.word	0x00f42400
 8000e1c:	007a1200 	.word	0x007a1200

08000e20 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature 
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000e20:	b580      	push	{r7, lr}
 8000e22:	b090      	sub	sp, #64	; 0x40
 8000e24:	af00      	add	r7, sp, #0
 8000e26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;  
 8000e28:	2300      	movs	r3, #0
 8000e2a:	63fb      	str	r3, [r7, #60]	; 0x3c
 
  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000e2c:	687b      	ldr	r3, [r7, #4]
 8000e2e:	681b      	ldr	r3, [r3, #0]
 8000e30:	f003 0301 	and.w	r3, r3, #1
 8000e34:	2b00      	cmp	r3, #0
 8000e36:	f000 8083 	beq.w	8000f40 <HAL_RCC_OscConfig+0x120>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8000e3a:	4b9f      	ldr	r3, [pc, #636]	; (80010b8 <HAL_RCC_OscConfig+0x298>)
 8000e3c:	689b      	ldr	r3, [r3, #8]
 8000e3e:	f003 030c 	and.w	r3, r3, #12
 8000e42:	2b04      	cmp	r3, #4
 8000e44:	d019      	beq.n	8000e7a <HAL_RCC_OscConfig+0x5a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8000e46:	4b9c      	ldr	r3, [pc, #624]	; (80010b8 <HAL_RCC_OscConfig+0x298>)
 8000e48:	689b      	ldr	r3, [r3, #8]
 8000e4a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8000e4e:	2b08      	cmp	r3, #8
 8000e50:	d106      	bne.n	8000e60 <HAL_RCC_OscConfig+0x40>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8000e52:	4b99      	ldr	r3, [pc, #612]	; (80010b8 <HAL_RCC_OscConfig+0x298>)
 8000e54:	685b      	ldr	r3, [r3, #4]
 8000e56:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000e5a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8000e5e:	d00c      	beq.n	8000e7a <HAL_RCC_OscConfig+0x5a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000e60:	4b95      	ldr	r3, [pc, #596]	; (80010b8 <HAL_RCC_OscConfig+0x298>)
 8000e62:	689b      	ldr	r3, [r3, #8]
 8000e64:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8000e68:	2b0c      	cmp	r3, #12
 8000e6a:	d112      	bne.n	8000e92 <HAL_RCC_OscConfig+0x72>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000e6c:	4b92      	ldr	r3, [pc, #584]	; (80010b8 <HAL_RCC_OscConfig+0x298>)
 8000e6e:	685b      	ldr	r3, [r3, #4]
 8000e70:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000e74:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8000e78:	d10b      	bne.n	8000e92 <HAL_RCC_OscConfig+0x72>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000e7a:	4b8f      	ldr	r3, [pc, #572]	; (80010b8 <HAL_RCC_OscConfig+0x298>)
 8000e7c:	681b      	ldr	r3, [r3, #0]
 8000e7e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000e82:	2b00      	cmp	r3, #0
 8000e84:	d05b      	beq.n	8000f3e <HAL_RCC_OscConfig+0x11e>
 8000e86:	687b      	ldr	r3, [r7, #4]
 8000e88:	685b      	ldr	r3, [r3, #4]
 8000e8a:	2b00      	cmp	r3, #0
 8000e8c:	d157      	bne.n	8000f3e <HAL_RCC_OscConfig+0x11e>
      {
        return HAL_ERROR;
 8000e8e:	2301      	movs	r3, #1
 8000e90:	e23e      	b.n	8001310 <HAL_RCC_OscConfig+0x4f0>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	685b      	ldr	r3, [r3, #4]
 8000e96:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000e9a:	d106      	bne.n	8000eaa <HAL_RCC_OscConfig+0x8a>
 8000e9c:	4a86      	ldr	r2, [pc, #536]	; (80010b8 <HAL_RCC_OscConfig+0x298>)
 8000e9e:	4b86      	ldr	r3, [pc, #536]	; (80010b8 <HAL_RCC_OscConfig+0x298>)
 8000ea0:	681b      	ldr	r3, [r3, #0]
 8000ea2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000ea6:	6013      	str	r3, [r2, #0]
 8000ea8:	e01d      	b.n	8000ee6 <HAL_RCC_OscConfig+0xc6>
 8000eaa:	687b      	ldr	r3, [r7, #4]
 8000eac:	685b      	ldr	r3, [r3, #4]
 8000eae:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000eb2:	d10c      	bne.n	8000ece <HAL_RCC_OscConfig+0xae>
 8000eb4:	4a80      	ldr	r2, [pc, #512]	; (80010b8 <HAL_RCC_OscConfig+0x298>)
 8000eb6:	4b80      	ldr	r3, [pc, #512]	; (80010b8 <HAL_RCC_OscConfig+0x298>)
 8000eb8:	681b      	ldr	r3, [r3, #0]
 8000eba:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000ebe:	6013      	str	r3, [r2, #0]
 8000ec0:	4a7d      	ldr	r2, [pc, #500]	; (80010b8 <HAL_RCC_OscConfig+0x298>)
 8000ec2:	4b7d      	ldr	r3, [pc, #500]	; (80010b8 <HAL_RCC_OscConfig+0x298>)
 8000ec4:	681b      	ldr	r3, [r3, #0]
 8000ec6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000eca:	6013      	str	r3, [r2, #0]
 8000ecc:	e00b      	b.n	8000ee6 <HAL_RCC_OscConfig+0xc6>
 8000ece:	4a7a      	ldr	r2, [pc, #488]	; (80010b8 <HAL_RCC_OscConfig+0x298>)
 8000ed0:	4b79      	ldr	r3, [pc, #484]	; (80010b8 <HAL_RCC_OscConfig+0x298>)
 8000ed2:	681b      	ldr	r3, [r3, #0]
 8000ed4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000ed8:	6013      	str	r3, [r2, #0]
 8000eda:	4a77      	ldr	r2, [pc, #476]	; (80010b8 <HAL_RCC_OscConfig+0x298>)
 8000edc:	4b76      	ldr	r3, [pc, #472]	; (80010b8 <HAL_RCC_OscConfig+0x298>)
 8000ede:	681b      	ldr	r3, [r3, #0]
 8000ee0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000ee4:	6013      	str	r3, [r2, #0]
      
      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	685b      	ldr	r3, [r3, #4]
 8000eea:	2b00      	cmp	r3, #0
 8000eec:	d013      	beq.n	8000f16 <HAL_RCC_OscConfig+0xf6>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000eee:	f7ff f9d5 	bl	800029c <HAL_GetTick>
 8000ef2:	63f8      	str	r0, [r7, #60]	; 0x3c
      
        /* Wait till HSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000ef4:	e008      	b.n	8000f08 <HAL_RCC_OscConfig+0xe8>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000ef6:	f7ff f9d1 	bl	800029c <HAL_GetTick>
 8000efa:	4602      	mov	r2, r0
 8000efc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000efe:	1ad3      	subs	r3, r2, r3
 8000f00:	2b64      	cmp	r3, #100	; 0x64
 8000f02:	d901      	bls.n	8000f08 <HAL_RCC_OscConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8000f04:	2303      	movs	r3, #3
 8000f06:	e203      	b.n	8001310 <HAL_RCC_OscConfig+0x4f0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000f08:	4b6b      	ldr	r3, [pc, #428]	; (80010b8 <HAL_RCC_OscConfig+0x298>)
 8000f0a:	681b      	ldr	r3, [r3, #0]
 8000f0c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000f10:	2b00      	cmp	r3, #0
 8000f12:	d0f0      	beq.n	8000ef6 <HAL_RCC_OscConfig+0xd6>
 8000f14:	e014      	b.n	8000f40 <HAL_RCC_OscConfig+0x120>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000f16:	f7ff f9c1 	bl	800029c <HAL_GetTick>
 8000f1a:	63f8      	str	r0, [r7, #60]	; 0x3c

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000f1c:	e008      	b.n	8000f30 <HAL_RCC_OscConfig+0x110>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000f1e:	f7ff f9bd 	bl	800029c <HAL_GetTick>
 8000f22:	4602      	mov	r2, r0
 8000f24:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000f26:	1ad3      	subs	r3, r2, r3
 8000f28:	2b64      	cmp	r3, #100	; 0x64
 8000f2a:	d901      	bls.n	8000f30 <HAL_RCC_OscConfig+0x110>
          {
            return HAL_TIMEOUT;
 8000f2c:	2303      	movs	r3, #3
 8000f2e:	e1ef      	b.n	8001310 <HAL_RCC_OscConfig+0x4f0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000f30:	4b61      	ldr	r3, [pc, #388]	; (80010b8 <HAL_RCC_OscConfig+0x298>)
 8000f32:	681b      	ldr	r3, [r3, #0]
 8000f34:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000f38:	2b00      	cmp	r3, #0
 8000f3a:	d1f0      	bne.n	8000f1e <HAL_RCC_OscConfig+0xfe>
 8000f3c:	e000      	b.n	8000f40 <HAL_RCC_OscConfig+0x120>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000f3e:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	681b      	ldr	r3, [r3, #0]
 8000f44:	f003 0302 	and.w	r3, r3, #2
 8000f48:	2b00      	cmp	r3, #0
 8000f4a:	f000 8084 	beq.w	8001056 <HAL_RCC_OscConfig+0x236>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8000f4e:	4b5a      	ldr	r3, [pc, #360]	; (80010b8 <HAL_RCC_OscConfig+0x298>)
 8000f50:	689b      	ldr	r3, [r3, #8]
 8000f52:	f003 030c 	and.w	r3, r3, #12
 8000f56:	2b00      	cmp	r3, #0
 8000f58:	d017      	beq.n	8000f8a <HAL_RCC_OscConfig+0x16a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8000f5a:	4b57      	ldr	r3, [pc, #348]	; (80010b8 <HAL_RCC_OscConfig+0x298>)
 8000f5c:	689b      	ldr	r3, [r3, #8]
 8000f5e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8000f62:	2b08      	cmp	r3, #8
 8000f64:	d105      	bne.n	8000f72 <HAL_RCC_OscConfig+0x152>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8000f66:	4b54      	ldr	r3, [pc, #336]	; (80010b8 <HAL_RCC_OscConfig+0x298>)
 8000f68:	685b      	ldr	r3, [r3, #4]
 8000f6a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000f6e:	2b00      	cmp	r3, #0
 8000f70:	d00b      	beq.n	8000f8a <HAL_RCC_OscConfig+0x16a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8000f72:	4b51      	ldr	r3, [pc, #324]	; (80010b8 <HAL_RCC_OscConfig+0x298>)
 8000f74:	689b      	ldr	r3, [r3, #8]
 8000f76:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8000f7a:	2b0c      	cmp	r3, #12
 8000f7c:	d126      	bne.n	8000fcc <HAL_RCC_OscConfig+0x1ac>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8000f7e:	4b4e      	ldr	r3, [pc, #312]	; (80010b8 <HAL_RCC_OscConfig+0x298>)
 8000f80:	685b      	ldr	r3, [r3, #4]
 8000f82:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000f86:	2b00      	cmp	r3, #0
 8000f88:	d120      	bne.n	8000fcc <HAL_RCC_OscConfig+0x1ac>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000f8a:	4b4b      	ldr	r3, [pc, #300]	; (80010b8 <HAL_RCC_OscConfig+0x298>)
 8000f8c:	681b      	ldr	r3, [r3, #0]
 8000f8e:	f003 0302 	and.w	r3, r3, #2
 8000f92:	2b00      	cmp	r3, #0
 8000f94:	d005      	beq.n	8000fa2 <HAL_RCC_OscConfig+0x182>
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	68db      	ldr	r3, [r3, #12]
 8000f9a:	2b01      	cmp	r3, #1
 8000f9c:	d001      	beq.n	8000fa2 <HAL_RCC_OscConfig+0x182>
      {
        return HAL_ERROR;
 8000f9e:	2301      	movs	r3, #1
 8000fa0:	e1b6      	b.n	8001310 <HAL_RCC_OscConfig+0x4f0>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000fa2:	4845      	ldr	r0, [pc, #276]	; (80010b8 <HAL_RCC_OscConfig+0x298>)
 8000fa4:	4b44      	ldr	r3, [pc, #272]	; (80010b8 <HAL_RCC_OscConfig+0x298>)
 8000fa6:	681b      	ldr	r3, [r3, #0]
 8000fa8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	6919      	ldr	r1, [r3, #16]
 8000fb0:	23f8      	movs	r3, #248	; 0xf8
 8000fb2:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000fb4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000fb6:	fa93 f3a3 	rbit	r3, r3
 8000fba:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 8000fbc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000fbe:	fab3 f383 	clz	r3, r3
 8000fc2:	fa01 f303 	lsl.w	r3, r1, r3
 8000fc6:	4313      	orrs	r3, r2
 8000fc8:	6003      	str	r3, [r0, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000fca:	e044      	b.n	8001056 <HAL_RCC_OscConfig+0x236>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	68db      	ldr	r3, [r3, #12]
 8000fd0:	2b00      	cmp	r3, #0
 8000fd2:	d02a      	beq.n	800102a <HAL_RCC_OscConfig+0x20a>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000fd4:	4b39      	ldr	r3, [pc, #228]	; (80010bc <HAL_RCC_OscConfig+0x29c>)
 8000fd6:	2201      	movs	r2, #1
 8000fd8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000fda:	f7ff f95f 	bl	800029c <HAL_GetTick>
 8000fde:	63f8      	str	r0, [r7, #60]	; 0x3c

        /* Wait till HSI is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000fe0:	e008      	b.n	8000ff4 <HAL_RCC_OscConfig+0x1d4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000fe2:	f7ff f95b 	bl	800029c <HAL_GetTick>
 8000fe6:	4602      	mov	r2, r0
 8000fe8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000fea:	1ad3      	subs	r3, r2, r3
 8000fec:	2b02      	cmp	r3, #2
 8000fee:	d901      	bls.n	8000ff4 <HAL_RCC_OscConfig+0x1d4>
          {
            return HAL_TIMEOUT;
 8000ff0:	2303      	movs	r3, #3
 8000ff2:	e18d      	b.n	8001310 <HAL_RCC_OscConfig+0x4f0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000ff4:	4b30      	ldr	r3, [pc, #192]	; (80010b8 <HAL_RCC_OscConfig+0x298>)
 8000ff6:	681b      	ldr	r3, [r3, #0]
 8000ff8:	f003 0302 	and.w	r3, r3, #2
 8000ffc:	2b00      	cmp	r3, #0
 8000ffe:	d0f0      	beq.n	8000fe2 <HAL_RCC_OscConfig+0x1c2>
          }       
        } 
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001000:	482d      	ldr	r0, [pc, #180]	; (80010b8 <HAL_RCC_OscConfig+0x298>)
 8001002:	4b2d      	ldr	r3, [pc, #180]	; (80010b8 <HAL_RCC_OscConfig+0x298>)
 8001004:	681b      	ldr	r3, [r3, #0]
 8001006:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	6919      	ldr	r1, [r3, #16]
 800100e:	23f8      	movs	r3, #248	; 0xf8
 8001010:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001012:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001014:	fa93 f3a3 	rbit	r3, r3
 8001018:	62fb      	str	r3, [r7, #44]	; 0x2c
  return(result);
 800101a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800101c:	fab3 f383 	clz	r3, r3
 8001020:	fa01 f303 	lsl.w	r3, r1, r3
 8001024:	4313      	orrs	r3, r2
 8001026:	6003      	str	r3, [r0, #0]
 8001028:	e015      	b.n	8001056 <HAL_RCC_OscConfig+0x236>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800102a:	4b24      	ldr	r3, [pc, #144]	; (80010bc <HAL_RCC_OscConfig+0x29c>)
 800102c:	2200      	movs	r2, #0
 800102e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001030:	f7ff f934 	bl	800029c <HAL_GetTick>
 8001034:	63f8      	str	r0, [r7, #60]	; 0x3c
      
        /* Wait till HSI is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001036:	e008      	b.n	800104a <HAL_RCC_OscConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001038:	f7ff f930 	bl	800029c <HAL_GetTick>
 800103c:	4602      	mov	r2, r0
 800103e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001040:	1ad3      	subs	r3, r2, r3
 8001042:	2b02      	cmp	r3, #2
 8001044:	d901      	bls.n	800104a <HAL_RCC_OscConfig+0x22a>
          {
            return HAL_TIMEOUT;
 8001046:	2303      	movs	r3, #3
 8001048:	e162      	b.n	8001310 <HAL_RCC_OscConfig+0x4f0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800104a:	4b1b      	ldr	r3, [pc, #108]	; (80010b8 <HAL_RCC_OscConfig+0x298>)
 800104c:	681b      	ldr	r3, [r3, #0]
 800104e:	f003 0302 	and.w	r3, r3, #2
 8001052:	2b00      	cmp	r3, #0
 8001054:	d1f0      	bne.n	8001038 <HAL_RCC_OscConfig+0x218>
        } 
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	681b      	ldr	r3, [r3, #0]
 800105a:	f003 0308 	and.w	r3, r3, #8
 800105e:	2b00      	cmp	r3, #0
 8001060:	d036      	beq.n	80010d0 <HAL_RCC_OscConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	695b      	ldr	r3, [r3, #20]
 8001066:	2b00      	cmp	r3, #0
 8001068:	d016      	beq.n	8001098 <HAL_RCC_OscConfig+0x278>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800106a:	4b15      	ldr	r3, [pc, #84]	; (80010c0 <HAL_RCC_OscConfig+0x2a0>)
 800106c:	2201      	movs	r2, #1
 800106e:	601a      	str	r2, [r3, #0]
      
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001070:	f7ff f914 	bl	800029c <HAL_GetTick>
 8001074:	63f8      	str	r0, [r7, #60]	; 0x3c
      
      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001076:	e008      	b.n	800108a <HAL_RCC_OscConfig+0x26a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001078:	f7ff f910 	bl	800029c <HAL_GetTick>
 800107c:	4602      	mov	r2, r0
 800107e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001080:	1ad3      	subs	r3, r2, r3
 8001082:	2b02      	cmp	r3, #2
 8001084:	d901      	bls.n	800108a <HAL_RCC_OscConfig+0x26a>
        {
          return HAL_TIMEOUT;
 8001086:	2303      	movs	r3, #3
 8001088:	e142      	b.n	8001310 <HAL_RCC_OscConfig+0x4f0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800108a:	4b0b      	ldr	r3, [pc, #44]	; (80010b8 <HAL_RCC_OscConfig+0x298>)
 800108c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800108e:	f003 0302 	and.w	r3, r3, #2
 8001092:	2b00      	cmp	r3, #0
 8001094:	d0f0      	beq.n	8001078 <HAL_RCC_OscConfig+0x258>
 8001096:	e01b      	b.n	80010d0 <HAL_RCC_OscConfig+0x2b0>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001098:	4b09      	ldr	r3, [pc, #36]	; (80010c0 <HAL_RCC_OscConfig+0x2a0>)
 800109a:	2200      	movs	r2, #0
 800109c:	601a      	str	r2, [r3, #0]
      
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800109e:	f7ff f8fd 	bl	800029c <HAL_GetTick>
 80010a2:	63f8      	str	r0, [r7, #60]	; 0x3c
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80010a4:	e00e      	b.n	80010c4 <HAL_RCC_OscConfig+0x2a4>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80010a6:	f7ff f8f9 	bl	800029c <HAL_GetTick>
 80010aa:	4602      	mov	r2, r0
 80010ac:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80010ae:	1ad3      	subs	r3, r2, r3
 80010b0:	2b02      	cmp	r3, #2
 80010b2:	d907      	bls.n	80010c4 <HAL_RCC_OscConfig+0x2a4>
        {
          return HAL_TIMEOUT;
 80010b4:	2303      	movs	r3, #3
 80010b6:	e12b      	b.n	8001310 <HAL_RCC_OscConfig+0x4f0>
 80010b8:	40023800 	.word	0x40023800
 80010bc:	42470000 	.word	0x42470000
 80010c0:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80010c4:	4b94      	ldr	r3, [pc, #592]	; (8001318 <HAL_RCC_OscConfig+0x4f8>)
 80010c6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80010c8:	f003 0302 	and.w	r3, r3, #2
 80010cc:	2b00      	cmp	r3, #0
 80010ce:	d1ea      	bne.n	80010a6 <HAL_RCC_OscConfig+0x286>
        }       
      } 
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	681b      	ldr	r3, [r3, #0]
 80010d4:	f003 0304 	and.w	r3, r3, #4
 80010d8:	2b00      	cmp	r3, #0
 80010da:	d07d      	beq.n	80011d8 <HAL_RCC_OscConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
    
    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80010dc:	2300      	movs	r3, #0
 80010de:	60bb      	str	r3, [r7, #8]
 80010e0:	4a8d      	ldr	r2, [pc, #564]	; (8001318 <HAL_RCC_OscConfig+0x4f8>)
 80010e2:	4b8d      	ldr	r3, [pc, #564]	; (8001318 <HAL_RCC_OscConfig+0x4f8>)
 80010e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010e6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80010ea:	6413      	str	r3, [r2, #64]	; 0x40
 80010ec:	4b8a      	ldr	r3, [pc, #552]	; (8001318 <HAL_RCC_OscConfig+0x4f8>)
 80010ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010f0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80010f4:	60bb      	str	r3, [r7, #8]
 80010f6:	68bb      	ldr	r3, [r7, #8]
    
    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80010f8:	4a88      	ldr	r2, [pc, #544]	; (800131c <HAL_RCC_OscConfig+0x4fc>)
 80010fa:	4b88      	ldr	r3, [pc, #544]	; (800131c <HAL_RCC_OscConfig+0x4fc>)
 80010fc:	681b      	ldr	r3, [r3, #0]
 80010fe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001102:	6013      	str	r3, [r2, #0]
    
    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8001104:	f7ff f8ca 	bl	800029c <HAL_GetTick>
 8001108:	63f8      	str	r0, [r7, #60]	; 0x3c
    
    while((PWR->CR & PWR_CR_DBP) == RESET)
 800110a:	e008      	b.n	800111e <HAL_RCC_OscConfig+0x2fe>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800110c:	f7ff f8c6 	bl	800029c <HAL_GetTick>
 8001110:	4602      	mov	r2, r0
 8001112:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001114:	1ad3      	subs	r3, r2, r3
 8001116:	2b02      	cmp	r3, #2
 8001118:	d901      	bls.n	800111e <HAL_RCC_OscConfig+0x2fe>
      {
        return HAL_TIMEOUT;
 800111a:	2303      	movs	r3, #3
 800111c:	e0f8      	b.n	8001310 <HAL_RCC_OscConfig+0x4f0>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 800111e:	4b7f      	ldr	r3, [pc, #508]	; (800131c <HAL_RCC_OscConfig+0x4fc>)
 8001120:	681b      	ldr	r3, [r3, #0]
 8001122:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001126:	2b00      	cmp	r3, #0
 8001128:	d0f0      	beq.n	800110c <HAL_RCC_OscConfig+0x2ec>
      }
    }
    
    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	689b      	ldr	r3, [r3, #8]
 800112e:	2b01      	cmp	r3, #1
 8001130:	d106      	bne.n	8001140 <HAL_RCC_OscConfig+0x320>
 8001132:	4a79      	ldr	r2, [pc, #484]	; (8001318 <HAL_RCC_OscConfig+0x4f8>)
 8001134:	4b78      	ldr	r3, [pc, #480]	; (8001318 <HAL_RCC_OscConfig+0x4f8>)
 8001136:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001138:	f043 0301 	orr.w	r3, r3, #1
 800113c:	6713      	str	r3, [r2, #112]	; 0x70
 800113e:	e01c      	b.n	800117a <HAL_RCC_OscConfig+0x35a>
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	689b      	ldr	r3, [r3, #8]
 8001144:	2b05      	cmp	r3, #5
 8001146:	d10c      	bne.n	8001162 <HAL_RCC_OscConfig+0x342>
 8001148:	4a73      	ldr	r2, [pc, #460]	; (8001318 <HAL_RCC_OscConfig+0x4f8>)
 800114a:	4b73      	ldr	r3, [pc, #460]	; (8001318 <HAL_RCC_OscConfig+0x4f8>)
 800114c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800114e:	f043 0304 	orr.w	r3, r3, #4
 8001152:	6713      	str	r3, [r2, #112]	; 0x70
 8001154:	4a70      	ldr	r2, [pc, #448]	; (8001318 <HAL_RCC_OscConfig+0x4f8>)
 8001156:	4b70      	ldr	r3, [pc, #448]	; (8001318 <HAL_RCC_OscConfig+0x4f8>)
 8001158:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800115a:	f043 0301 	orr.w	r3, r3, #1
 800115e:	6713      	str	r3, [r2, #112]	; 0x70
 8001160:	e00b      	b.n	800117a <HAL_RCC_OscConfig+0x35a>
 8001162:	4a6d      	ldr	r2, [pc, #436]	; (8001318 <HAL_RCC_OscConfig+0x4f8>)
 8001164:	4b6c      	ldr	r3, [pc, #432]	; (8001318 <HAL_RCC_OscConfig+0x4f8>)
 8001166:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001168:	f023 0301 	bic.w	r3, r3, #1
 800116c:	6713      	str	r3, [r2, #112]	; 0x70
 800116e:	4a6a      	ldr	r2, [pc, #424]	; (8001318 <HAL_RCC_OscConfig+0x4f8>)
 8001170:	4b69      	ldr	r3, [pc, #420]	; (8001318 <HAL_RCC_OscConfig+0x4f8>)
 8001172:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001174:	f023 0304 	bic.w	r3, r3, #4
 8001178:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	689b      	ldr	r3, [r3, #8]
 800117e:	2b00      	cmp	r3, #0
 8001180:	d015      	beq.n	80011ae <HAL_RCC_OscConfig+0x38e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001182:	f7ff f88b 	bl	800029c <HAL_GetTick>
 8001186:	63f8      	str	r0, [r7, #60]	; 0x3c
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001188:	e00a      	b.n	80011a0 <HAL_RCC_OscConfig+0x380>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800118a:	f7ff f887 	bl	800029c <HAL_GetTick>
 800118e:	4602      	mov	r2, r0
 8001190:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001192:	1ad3      	subs	r3, r2, r3
 8001194:	f241 3288 	movw	r2, #5000	; 0x1388
 8001198:	4293      	cmp	r3, r2
 800119a:	d901      	bls.n	80011a0 <HAL_RCC_OscConfig+0x380>
        {
          return HAL_TIMEOUT;
 800119c:	2303      	movs	r3, #3
 800119e:	e0b7      	b.n	8001310 <HAL_RCC_OscConfig+0x4f0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80011a0:	4b5d      	ldr	r3, [pc, #372]	; (8001318 <HAL_RCC_OscConfig+0x4f8>)
 80011a2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80011a4:	f003 0302 	and.w	r3, r3, #2
 80011a8:	2b00      	cmp	r3, #0
 80011aa:	d0ee      	beq.n	800118a <HAL_RCC_OscConfig+0x36a>
 80011ac:	e014      	b.n	80011d8 <HAL_RCC_OscConfig+0x3b8>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80011ae:	f7ff f875 	bl	800029c <HAL_GetTick>
 80011b2:	63f8      	str	r0, [r7, #60]	; 0x3c
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80011b4:	e00a      	b.n	80011cc <HAL_RCC_OscConfig+0x3ac>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80011b6:	f7ff f871 	bl	800029c <HAL_GetTick>
 80011ba:	4602      	mov	r2, r0
 80011bc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80011be:	1ad3      	subs	r3, r2, r3
 80011c0:	f241 3288 	movw	r2, #5000	; 0x1388
 80011c4:	4293      	cmp	r3, r2
 80011c6:	d901      	bls.n	80011cc <HAL_RCC_OscConfig+0x3ac>
        {
          return HAL_TIMEOUT;
 80011c8:	2303      	movs	r3, #3
 80011ca:	e0a1      	b.n	8001310 <HAL_RCC_OscConfig+0x4f0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80011cc:	4b52      	ldr	r3, [pc, #328]	; (8001318 <HAL_RCC_OscConfig+0x4f8>)
 80011ce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80011d0:	f003 0302 	and.w	r3, r3, #2
 80011d4:	2b00      	cmp	r3, #0
 80011d6:	d1ee      	bne.n	80011b6 <HAL_RCC_OscConfig+0x396>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	699b      	ldr	r3, [r3, #24]
 80011dc:	2b00      	cmp	r3, #0
 80011de:	f000 8096 	beq.w	800130e <HAL_RCC_OscConfig+0x4ee>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80011e2:	4b4d      	ldr	r3, [pc, #308]	; (8001318 <HAL_RCC_OscConfig+0x4f8>)
 80011e4:	689b      	ldr	r3, [r3, #8]
 80011e6:	f003 030c 	and.w	r3, r3, #12
 80011ea:	2b08      	cmp	r3, #8
 80011ec:	f000 808d 	beq.w	800130a <HAL_RCC_OscConfig+0x4ea>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	699b      	ldr	r3, [r3, #24]
 80011f4:	2b02      	cmp	r3, #2
 80011f6:	d171      	bne.n	80012dc <HAL_RCC_OscConfig+0x4bc>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
      
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80011f8:	4b49      	ldr	r3, [pc, #292]	; (8001320 <HAL_RCC_OscConfig+0x500>)
 80011fa:	2200      	movs	r2, #0
 80011fc:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80011fe:	f7ff f84d 	bl	800029c <HAL_GetTick>
 8001202:	63f8      	str	r0, [r7, #60]	; 0x3c
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001204:	e008      	b.n	8001218 <HAL_RCC_OscConfig+0x3f8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001206:	f7ff f849 	bl	800029c <HAL_GetTick>
 800120a:	4602      	mov	r2, r0
 800120c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800120e:	1ad3      	subs	r3, r2, r3
 8001210:	2b02      	cmp	r3, #2
 8001212:	d901      	bls.n	8001218 <HAL_RCC_OscConfig+0x3f8>
          {
            return HAL_TIMEOUT;
 8001214:	2303      	movs	r3, #3
 8001216:	e07b      	b.n	8001310 <HAL_RCC_OscConfig+0x4f0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001218:	4b3f      	ldr	r3, [pc, #252]	; (8001318 <HAL_RCC_OscConfig+0x4f8>)
 800121a:	681b      	ldr	r3, [r3, #0]
 800121c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001220:	2b00      	cmp	r3, #0
 8001222:	d1f0      	bne.n	8001206 <HAL_RCC_OscConfig+0x3e6>
          }
        }        

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001224:	483c      	ldr	r0, [pc, #240]	; (8001318 <HAL_RCC_OscConfig+0x4f8>)
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	69da      	ldr	r2, [r3, #28]
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	6a1b      	ldr	r3, [r3, #32]
 800122e:	431a      	orrs	r2, r3
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8001234:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001238:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800123a:	693b      	ldr	r3, [r7, #16]
 800123c:	fa93 f3a3 	rbit	r3, r3
 8001240:	60fb      	str	r3, [r7, #12]
  return(result);
 8001242:	68fb      	ldr	r3, [r7, #12]
 8001244:	fab3 f383 	clz	r3, r3
 8001248:	fa01 f303 	lsl.w	r3, r1, r3
 800124c:	431a      	orrs	r2, r3
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001252:	085b      	lsrs	r3, r3, #1
 8001254:	1e59      	subs	r1, r3, #1
 8001256:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 800125a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800125c:	69bb      	ldr	r3, [r7, #24]
 800125e:	fa93 f3a3 	rbit	r3, r3
 8001262:	617b      	str	r3, [r7, #20]
  return(result);
 8001264:	697b      	ldr	r3, [r7, #20]
 8001266:	fab3 f383 	clz	r3, r3
 800126a:	fa01 f303 	lsl.w	r3, r1, r3
 800126e:	431a      	orrs	r2, r3
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001274:	f04f 6370 	mov.w	r3, #251658240	; 0xf000000
 8001278:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800127a:	6a3b      	ldr	r3, [r7, #32]
 800127c:	fa93 f3a3 	rbit	r3, r3
 8001280:	61fb      	str	r3, [r7, #28]
  return(result);
 8001282:	69fb      	ldr	r3, [r7, #28]
 8001284:	fab3 f383 	clz	r3, r3
 8001288:	fa01 f303 	lsl.w	r3, r1, r3
 800128c:	431a      	orrs	r2, r3
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001292:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 8001296:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001298:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800129a:	fa93 f3a3 	rbit	r3, r3
 800129e:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 80012a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012a2:	fab3 f383 	clz	r3, r3
 80012a6:	fa01 f303 	lsl.w	r3, r1, r3
 80012aa:	4313      	orrs	r3, r2
 80012ac:	6043      	str	r3, [r0, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80012ae:	4b1c      	ldr	r3, [pc, #112]	; (8001320 <HAL_RCC_OscConfig+0x500>)
 80012b0:	2201      	movs	r2, #1
 80012b2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80012b4:	f7fe fff2 	bl	800029c <HAL_GetTick>
 80012b8:	63f8      	str	r0, [r7, #60]	; 0x3c
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80012ba:	e008      	b.n	80012ce <HAL_RCC_OscConfig+0x4ae>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80012bc:	f7fe ffee 	bl	800029c <HAL_GetTick>
 80012c0:	4602      	mov	r2, r0
 80012c2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80012c4:	1ad3      	subs	r3, r2, r3
 80012c6:	2b02      	cmp	r3, #2
 80012c8:	d901      	bls.n	80012ce <HAL_RCC_OscConfig+0x4ae>
          {
            return HAL_TIMEOUT;
 80012ca:	2303      	movs	r3, #3
 80012cc:	e020      	b.n	8001310 <HAL_RCC_OscConfig+0x4f0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80012ce:	4b12      	ldr	r3, [pc, #72]	; (8001318 <HAL_RCC_OscConfig+0x4f8>)
 80012d0:	681b      	ldr	r3, [r3, #0]
 80012d2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80012d6:	2b00      	cmp	r3, #0
 80012d8:	d0f0      	beq.n	80012bc <HAL_RCC_OscConfig+0x49c>
 80012da:	e018      	b.n	800130e <HAL_RCC_OscConfig+0x4ee>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80012dc:	4b10      	ldr	r3, [pc, #64]	; (8001320 <HAL_RCC_OscConfig+0x500>)
 80012de:	2200      	movs	r2, #0
 80012e0:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80012e2:	f7fe ffdb 	bl	800029c <HAL_GetTick>
 80012e6:	63f8      	str	r0, [r7, #60]	; 0x3c
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80012e8:	e008      	b.n	80012fc <HAL_RCC_OscConfig+0x4dc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80012ea:	f7fe ffd7 	bl	800029c <HAL_GetTick>
 80012ee:	4602      	mov	r2, r0
 80012f0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80012f2:	1ad3      	subs	r3, r2, r3
 80012f4:	2b02      	cmp	r3, #2
 80012f6:	d901      	bls.n	80012fc <HAL_RCC_OscConfig+0x4dc>
          {
            return HAL_TIMEOUT;
 80012f8:	2303      	movs	r3, #3
 80012fa:	e009      	b.n	8001310 <HAL_RCC_OscConfig+0x4f0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80012fc:	4b06      	ldr	r3, [pc, #24]	; (8001318 <HAL_RCC_OscConfig+0x4f8>)
 80012fe:	681b      	ldr	r3, [r3, #0]
 8001300:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001304:	2b00      	cmp	r3, #0
 8001306:	d1f0      	bne.n	80012ea <HAL_RCC_OscConfig+0x4ca>
 8001308:	e001      	b.n	800130e <HAL_RCC_OscConfig+0x4ee>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 800130a:	2301      	movs	r3, #1
 800130c:	e000      	b.n	8001310 <HAL_RCC_OscConfig+0x4f0>
    }
  }
  return HAL_OK;
 800130e:	2300      	movs	r3, #0
}
 8001310:	4618      	mov	r0, r3
 8001312:	3740      	adds	r7, #64	; 0x40
 8001314:	46bd      	mov	sp, r7
 8001316:	bd80      	pop	{r7, pc}
 8001318:	40023800 	.word	0x40023800
 800131c:	40007000 	.word	0x40007000
 8001320:	42470060 	.word	0x42470060

08001324 <HAL_TIM_Base_Init>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{ 
 8001324:	b580      	push	{r7, lr}
 8001326:	b082      	sub	sp, #8
 8001328:	af00      	add	r7, sp, #0
 800132a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	2b00      	cmp	r3, #0
 8001330:	d101      	bne.n	8001336 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001332:	2301      	movs	r3, #1
 8001334:	e01d      	b.n	8001372 <HAL_TIM_Base_Init+0x4e>
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance)); 
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  
  if(htim->State == HAL_TIM_STATE_RESET)
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800133c:	b2db      	uxtb	r3, r3
 800133e:	2b00      	cmp	r3, #0
 8001340:	d106      	bne.n	8001350 <HAL_TIM_Base_Init+0x2c>
  {  
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	2200      	movs	r2, #0
 8001346:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800134a:	6878      	ldr	r0, [r7, #4]
 800134c:	f001 f950 	bl	80025f0 <HAL_TIM_Base_MspInit>
  }
  
  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	2202      	movs	r2, #2
 8001354:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	681a      	ldr	r2, [r3, #0]
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	3304      	adds	r3, #4
 8001360:	4619      	mov	r1, r3
 8001362:	4610      	mov	r0, r2
 8001364:	f000 fa1e 	bl	80017a4 <TIM_Base_SetConfig>
  
  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	2201      	movs	r2, #1
 800136c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  return HAL_OK;
 8001370:	2300      	movs	r3, #0
}
 8001372:	4618      	mov	r0, r3
 8001374:	3708      	adds	r7, #8
 8001376:	46bd      	mov	sp, r7
 8001378:	bd80      	pop	{r7, pc}

0800137a <HAL_TIM_IRQHandler>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800137a:	b580      	push	{r7, lr}
 800137c:	b082      	sub	sp, #8
 800137e:	af00      	add	r7, sp, #0
 8001380:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	691b      	ldr	r3, [r3, #16]
 8001388:	f003 0302 	and.w	r3, r3, #2
 800138c:	2b02      	cmp	r3, #2
 800138e:	d122      	bne.n	80013d6 <HAL_TIM_IRQHandler+0x5c>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	68db      	ldr	r3, [r3, #12]
 8001396:	f003 0302 	and.w	r3, r3, #2
 800139a:	2b02      	cmp	r3, #2
 800139c:	d11b      	bne.n	80013d6 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	681b      	ldr	r3, [r3, #0]
 80013a2:	f06f 0202 	mvn.w	r2, #2
 80013a6:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	2201      	movs	r2, #1
 80013ac:	761a      	strb	r2, [r3, #24]
        
        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	681b      	ldr	r3, [r3, #0]
 80013b2:	699b      	ldr	r3, [r3, #24]
 80013b4:	f003 0303 	and.w	r3, r3, #3
 80013b8:	2b00      	cmp	r3, #0
 80013ba:	d003      	beq.n	80013c4 <HAL_TIM_IRQHandler+0x4a>
        {
          HAL_TIM_IC_CaptureCallback(htim);
 80013bc:	6878      	ldr	r0, [r7, #4]
 80013be:	f000 f9d3 	bl	8001768 <HAL_TIM_IC_CaptureCallback>
 80013c2:	e005      	b.n	80013d0 <HAL_TIM_IRQHandler+0x56>
        }
        /* Output compare event */
        else
        {
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80013c4:	6878      	ldr	r0, [r7, #4]
 80013c6:	f000 f9c5 	bl	8001754 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80013ca:	6878      	ldr	r0, [r7, #4]
 80013cc:	f000 f9d6 	bl	800177c <HAL_TIM_PWM_PulseFinishedCallback>
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	2200      	movs	r2, #0
 80013d4:	761a      	strb	r2, [r3, #24]
      }
    }
  }
  /* Capture compare 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	691b      	ldr	r3, [r3, #16]
 80013dc:	f003 0304 	and.w	r3, r3, #4
 80013e0:	2b04      	cmp	r3, #4
 80013e2:	d122      	bne.n	800142a <HAL_TIM_IRQHandler+0xb0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	68db      	ldr	r3, [r3, #12]
 80013ea:	f003 0304 	and.w	r3, r3, #4
 80013ee:	2b04      	cmp	r3, #4
 80013f0:	d11b      	bne.n	800142a <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	f06f 0204 	mvn.w	r2, #4
 80013fa:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	2202      	movs	r2, #2
 8001400:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	699b      	ldr	r3, [r3, #24]
 8001408:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800140c:	2b00      	cmp	r3, #0
 800140e:	d003      	beq.n	8001418 <HAL_TIM_IRQHandler+0x9e>
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 8001410:	6878      	ldr	r0, [r7, #4]
 8001412:	f000 f9a9 	bl	8001768 <HAL_TIM_IC_CaptureCallback>
 8001416:	e005      	b.n	8001424 <HAL_TIM_IRQHandler+0xaa>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001418:	6878      	ldr	r0, [r7, #4]
 800141a:	f000 f99b 	bl	8001754 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800141e:	6878      	ldr	r0, [r7, #4]
 8001420:	f000 f9ac 	bl	800177c <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	2200      	movs	r2, #0
 8001428:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 3 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	681b      	ldr	r3, [r3, #0]
 800142e:	691b      	ldr	r3, [r3, #16]
 8001430:	f003 0308 	and.w	r3, r3, #8
 8001434:	2b08      	cmp	r3, #8
 8001436:	d122      	bne.n	800147e <HAL_TIM_IRQHandler+0x104>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	68db      	ldr	r3, [r3, #12]
 800143e:	f003 0308 	and.w	r3, r3, #8
 8001442:	2b08      	cmp	r3, #8
 8001444:	d11b      	bne.n	800147e <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	f06f 0208 	mvn.w	r2, #8
 800144e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	2204      	movs	r2, #4
 8001454:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	69db      	ldr	r3, [r3, #28]
 800145c:	f003 0303 	and.w	r3, r3, #3
 8001460:	2b00      	cmp	r3, #0
 8001462:	d003      	beq.n	800146c <HAL_TIM_IRQHandler+0xf2>
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 8001464:	6878      	ldr	r0, [r7, #4]
 8001466:	f000 f97f 	bl	8001768 <HAL_TIM_IC_CaptureCallback>
 800146a:	e005      	b.n	8001478 <HAL_TIM_IRQHandler+0xfe>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800146c:	6878      	ldr	r0, [r7, #4]
 800146e:	f000 f971 	bl	8001754 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim); 
 8001472:	6878      	ldr	r0, [r7, #4]
 8001474:	f000 f982 	bl	800177c <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	2200      	movs	r2, #0
 800147c:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 4 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	691b      	ldr	r3, [r3, #16]
 8001484:	f003 0310 	and.w	r3, r3, #16
 8001488:	2b10      	cmp	r3, #16
 800148a:	d122      	bne.n	80014d2 <HAL_TIM_IRQHandler+0x158>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	68db      	ldr	r3, [r3, #12]
 8001492:	f003 0310 	and.w	r3, r3, #16
 8001496:	2b10      	cmp	r3, #16
 8001498:	d11b      	bne.n	80014d2 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	f06f 0210 	mvn.w	r2, #16
 80014a2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	2208      	movs	r2, #8
 80014a8:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	69db      	ldr	r3, [r3, #28]
 80014b0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80014b4:	2b00      	cmp	r3, #0
 80014b6:	d003      	beq.n	80014c0 <HAL_TIM_IRQHandler+0x146>
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 80014b8:	6878      	ldr	r0, [r7, #4]
 80014ba:	f000 f955 	bl	8001768 <HAL_TIM_IC_CaptureCallback>
 80014be:	e005      	b.n	80014cc <HAL_TIM_IRQHandler+0x152>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80014c0:	6878      	ldr	r0, [r7, #4]
 80014c2:	f000 f947 	bl	8001754 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80014c6:	6878      	ldr	r0, [r7, #4]
 80014c8:	f000 f958 	bl	800177c <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	2200      	movs	r2, #0
 80014d0:	761a      	strb	r2, [r3, #24]
    }
  }
  /* TIM Update event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	691b      	ldr	r3, [r3, #16]
 80014d8:	f003 0301 	and.w	r3, r3, #1
 80014dc:	2b01      	cmp	r3, #1
 80014de:	d10e      	bne.n	80014fe <HAL_TIM_IRQHandler+0x184>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	68db      	ldr	r3, [r3, #12]
 80014e6:	f003 0301 	and.w	r3, r3, #1
 80014ea:	2b01      	cmp	r3, #1
 80014ec:	d107      	bne.n	80014fe <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	f06f 0201 	mvn.w	r2, #1
 80014f6:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 80014f8:	6878      	ldr	r0, [r7, #4]
 80014fa:	f000 f921 	bl	8001740 <HAL_TIM_PeriodElapsedCallback>
    }
  }
  /* TIM Break input event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	691b      	ldr	r3, [r3, #16]
 8001504:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001508:	2b80      	cmp	r3, #128	; 0x80
 800150a:	d10e      	bne.n	800152a <HAL_TIM_IRQHandler+0x1b0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	68db      	ldr	r3, [r3, #12]
 8001512:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001516:	2b80      	cmp	r3, #128	; 0x80
 8001518:	d107      	bne.n	800152a <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8001522:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8001524:	6878      	ldr	r0, [r7, #4]
 8001526:	f000 fadf 	bl	8001ae8 <HAL_TIMEx_BreakCallback>
    }
  }
  /* TIM Trigger detection event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	691b      	ldr	r3, [r3, #16]
 8001530:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001534:	2b40      	cmp	r3, #64	; 0x40
 8001536:	d10e      	bne.n	8001556 <HAL_TIM_IRQHandler+0x1dc>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	68db      	ldr	r3, [r3, #12]
 800153e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001542:	2b40      	cmp	r3, #64	; 0x40
 8001544:	d107      	bne.n	8001556 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800154e:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8001550:	6878      	ldr	r0, [r7, #4]
 8001552:	f000 f91d 	bl	8001790 <HAL_TIM_TriggerCallback>
    }
  }
  /* TIM commutation event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	691b      	ldr	r3, [r3, #16]
 800155c:	f003 0320 	and.w	r3, r3, #32
 8001560:	2b20      	cmp	r3, #32
 8001562:	d10e      	bne.n	8001582 <HAL_TIM_IRQHandler+0x208>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	68db      	ldr	r3, [r3, #12]
 800156a:	f003 0320 	and.w	r3, r3, #32
 800156e:	2b20      	cmp	r3, #32
 8001570:	d107      	bne.n	8001582 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	f06f 0220 	mvn.w	r2, #32
 800157a:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutationCallback(htim);
 800157c:	6878      	ldr	r0, [r7, #4]
 800157e:	f000 faa9 	bl	8001ad4 <HAL_TIMEx_CommutationCallback>
    }
  }
}
 8001582:	bf00      	nop
 8001584:	3708      	adds	r7, #8
 8001586:	46bd      	mov	sp, r7
 8001588:	bd80      	pop	{r7, pc}

0800158a <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig: pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral. 
  * @retval HAL status
  */ 
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef * sClockSourceConfig)    
{
 800158a:	b580      	push	{r7, lr}
 800158c:	b084      	sub	sp, #16
 800158e:	af00      	add	r7, sp, #0
 8001590:	6078      	str	r0, [r7, #4]
 8001592:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr = 0U;
 8001594:	2300      	movs	r3, #0
 8001596:	60fb      	str	r3, [r7, #12]
    
  /* Process Locked */
  __HAL_LOCK(htim);
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800159e:	2b01      	cmp	r3, #1
 80015a0:	d101      	bne.n	80015a6 <HAL_TIM_ConfigClockSource+0x1c>
 80015a2:	2302      	movs	r3, #2
 80015a4:	e0c8      	b.n	8001738 <HAL_TIM_ConfigClockSource+0x1ae>
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	2201      	movs	r2, #1
 80015aa:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  htim->State = HAL_TIM_STATE_BUSY;
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	2202      	movs	r2, #2
 80015b2:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
  
  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	689b      	ldr	r3, [r3, #8]
 80015bc:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80015be:	68fb      	ldr	r3, [r7, #12]
 80015c0:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80015c4:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80015c6:	68fb      	ldr	r3, [r7, #12]
 80015c8:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80015cc:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	68fa      	ldr	r2, [r7, #12]
 80015d4:	609a      	str	r2, [r3, #8]
  
  switch (sClockSourceConfig->ClockSource)
 80015d6:	683b      	ldr	r3, [r7, #0]
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	2b40      	cmp	r3, #64	; 0x40
 80015dc:	d077      	beq.n	80016ce <HAL_TIM_ConfigClockSource+0x144>
 80015de:	2b40      	cmp	r3, #64	; 0x40
 80015e0:	d80e      	bhi.n	8001600 <HAL_TIM_ConfigClockSource+0x76>
 80015e2:	2b10      	cmp	r3, #16
 80015e4:	f000 808a 	beq.w	80016fc <HAL_TIM_ConfigClockSource+0x172>
 80015e8:	2b10      	cmp	r3, #16
 80015ea:	d802      	bhi.n	80015f2 <HAL_TIM_ConfigClockSource+0x68>
 80015ec:	2b00      	cmp	r3, #0
 80015ee:	d07e      	beq.n	80016ee <HAL_TIM_ConfigClockSource+0x164>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR3);
    }
    break;
    
    default:
    break;    
 80015f0:	e099      	b.n	8001726 <HAL_TIM_ConfigClockSource+0x19c>
  switch (sClockSourceConfig->ClockSource)
 80015f2:	2b20      	cmp	r3, #32
 80015f4:	f000 8089 	beq.w	800170a <HAL_TIM_ConfigClockSource+0x180>
 80015f8:	2b30      	cmp	r3, #48	; 0x30
 80015fa:	f000 808d 	beq.w	8001718 <HAL_TIM_ConfigClockSource+0x18e>
    break;    
 80015fe:	e092      	b.n	8001726 <HAL_TIM_ConfigClockSource+0x19c>
  switch (sClockSourceConfig->ClockSource)
 8001600:	2b70      	cmp	r3, #112	; 0x70
 8001602:	d016      	beq.n	8001632 <HAL_TIM_ConfigClockSource+0xa8>
 8001604:	2b70      	cmp	r3, #112	; 0x70
 8001606:	d804      	bhi.n	8001612 <HAL_TIM_ConfigClockSource+0x88>
 8001608:	2b50      	cmp	r3, #80	; 0x50
 800160a:	d040      	beq.n	800168e <HAL_TIM_ConfigClockSource+0x104>
 800160c:	2b60      	cmp	r3, #96	; 0x60
 800160e:	d04e      	beq.n	80016ae <HAL_TIM_ConfigClockSource+0x124>
    break;    
 8001610:	e089      	b.n	8001726 <HAL_TIM_ConfigClockSource+0x19c>
  switch (sClockSourceConfig->ClockSource)
 8001612:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001616:	d003      	beq.n	8001620 <HAL_TIM_ConfigClockSource+0x96>
 8001618:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800161c:	d024      	beq.n	8001668 <HAL_TIM_ConfigClockSource+0xde>
    break;    
 800161e:	e082      	b.n	8001726 <HAL_TIM_ConfigClockSource+0x19c>
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	687a      	ldr	r2, [r7, #4]
 8001626:	6812      	ldr	r2, [r2, #0]
 8001628:	6892      	ldr	r2, [r2, #8]
 800162a:	f022 0207 	bic.w	r2, r2, #7
 800162e:	609a      	str	r2, [r3, #8]
    break;
 8001630:	e079      	b.n	8001726 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ETR_SetConfig(htim->Instance, 
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	6818      	ldr	r0, [r3, #0]
 8001636:	683b      	ldr	r3, [r7, #0]
 8001638:	6899      	ldr	r1, [r3, #8]
 800163a:	683b      	ldr	r3, [r7, #0]
 800163c:	685a      	ldr	r2, [r3, #4]
 800163e:	683b      	ldr	r3, [r7, #0]
 8001640:	68db      	ldr	r3, [r3, #12]
 8001642:	f000 f9e0 	bl	8001a06 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	681b      	ldr	r3, [r3, #0]
 800164a:	689b      	ldr	r3, [r3, #8]
 800164c:	60fb      	str	r3, [r7, #12]
      tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800164e:	68fb      	ldr	r3, [r7, #12]
 8001650:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8001654:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8001656:	68fb      	ldr	r3, [r7, #12]
 8001658:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800165c:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	68fa      	ldr	r2, [r7, #12]
 8001664:	609a      	str	r2, [r3, #8]
    break;
 8001666:	e05e      	b.n	8001726 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ETR_SetConfig(htim->Instance, 
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	6818      	ldr	r0, [r3, #0]
 800166c:	683b      	ldr	r3, [r7, #0]
 800166e:	6899      	ldr	r1, [r3, #8]
 8001670:	683b      	ldr	r3, [r7, #0]
 8001672:	685a      	ldr	r2, [r3, #4]
 8001674:	683b      	ldr	r3, [r7, #0]
 8001676:	68db      	ldr	r3, [r3, #12]
 8001678:	f000 f9c5 	bl	8001a06 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	687a      	ldr	r2, [r7, #4]
 8001682:	6812      	ldr	r2, [r2, #0]
 8001684:	6892      	ldr	r2, [r2, #8]
 8001686:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800168a:	609a      	str	r2, [r3, #8]
    break;
 800168c:	e04b      	b.n	8001726 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_TI1_ConfigInputStage(htim->Instance, 
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	6818      	ldr	r0, [r3, #0]
 8001692:	683b      	ldr	r3, [r7, #0]
 8001694:	6859      	ldr	r1, [r3, #4]
 8001696:	683b      	ldr	r3, [r7, #0]
 8001698:	68db      	ldr	r3, [r3, #12]
 800169a:	461a      	mov	r2, r3
 800169c:	f000 f92c 	bl	80018f8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	2150      	movs	r1, #80	; 0x50
 80016a6:	4618      	mov	r0, r3
 80016a8:	f000 f98d 	bl	80019c6 <TIM_ITRx_SetConfig>
    break;
 80016ac:	e03b      	b.n	8001726 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_TI2_ConfigInputStage(htim->Instance, 
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	6818      	ldr	r0, [r3, #0]
 80016b2:	683b      	ldr	r3, [r7, #0]
 80016b4:	6859      	ldr	r1, [r3, #4]
 80016b6:	683b      	ldr	r3, [r7, #0]
 80016b8:	68db      	ldr	r3, [r3, #12]
 80016ba:	461a      	mov	r2, r3
 80016bc:	f000 f94f 	bl	800195e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	2160      	movs	r1, #96	; 0x60
 80016c6:	4618      	mov	r0, r3
 80016c8:	f000 f97d 	bl	80019c6 <TIM_ITRx_SetConfig>
    break;
 80016cc:	e02b      	b.n	8001726 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_TI1_ConfigInputStage(htim->Instance, 
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	6818      	ldr	r0, [r3, #0]
 80016d2:	683b      	ldr	r3, [r7, #0]
 80016d4:	6859      	ldr	r1, [r3, #4]
 80016d6:	683b      	ldr	r3, [r7, #0]
 80016d8:	68db      	ldr	r3, [r3, #12]
 80016da:	461a      	mov	r2, r3
 80016dc:	f000 f90c 	bl	80018f8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	2140      	movs	r1, #64	; 0x40
 80016e6:	4618      	mov	r0, r3
 80016e8:	f000 f96d 	bl	80019c6 <TIM_ITRx_SetConfig>
    break;
 80016ec:	e01b      	b.n	8001726 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR0);
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	2100      	movs	r1, #0
 80016f4:	4618      	mov	r0, r3
 80016f6:	f000 f966 	bl	80019c6 <TIM_ITRx_SetConfig>
    break;
 80016fa:	e014      	b.n	8001726 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR1);
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	2110      	movs	r1, #16
 8001702:	4618      	mov	r0, r3
 8001704:	f000 f95f 	bl	80019c6 <TIM_ITRx_SetConfig>
    break;
 8001708:	e00d      	b.n	8001726 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR2);
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	2120      	movs	r1, #32
 8001710:	4618      	mov	r0, r3
 8001712:	f000 f958 	bl	80019c6 <TIM_ITRx_SetConfig>
    break;
 8001716:	e006      	b.n	8001726 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR3);
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	2130      	movs	r1, #48	; 0x30
 800171e:	4618      	mov	r0, r3
 8001720:	f000 f951 	bl	80019c6 <TIM_ITRx_SetConfig>
    break;
 8001724:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	2201      	movs	r2, #1
 800172a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  __HAL_UNLOCK(htim);
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	2200      	movs	r2, #0
 8001732:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  return HAL_OK;
 8001736:	2300      	movs	r3, #0
}
 8001738:	4618      	mov	r0, r3
 800173a:	3710      	adds	r7, #16
 800173c:	46bd      	mov	sp, r7
 800173e:	bd80      	pop	{r7, pc}

08001740 <HAL_TIM_PeriodElapsedCallback>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001740:	b480      	push	{r7}
 8001742:	b083      	sub	sp, #12
 8001744:	af00      	add	r7, sp, #0
 8001746:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8001748:	bf00      	nop
 800174a:	370c      	adds	r7, #12
 800174c:	46bd      	mov	sp, r7
 800174e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001752:	4770      	bx	lr

08001754 <HAL_TIM_OC_DelayElapsedCallback>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001754:	b480      	push	{r7}
 8001756:	b083      	sub	sp, #12
 8001758:	af00      	add	r7, sp, #0
 800175a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800175c:	bf00      	nop
 800175e:	370c      	adds	r7, #12
 8001760:	46bd      	mov	sp, r7
 8001762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001766:	4770      	bx	lr

08001768 <HAL_TIM_IC_CaptureCallback>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001768:	b480      	push	{r7}
 800176a:	b083      	sub	sp, #12
 800176c:	af00      	add	r7, sp, #0
 800176e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8001770:	bf00      	nop
 8001772:	370c      	adds	r7, #12
 8001774:	46bd      	mov	sp, r7
 8001776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800177a:	4770      	bx	lr

0800177c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800177c:	b480      	push	{r7}
 800177e:	b083      	sub	sp, #12
 8001780:	af00      	add	r7, sp, #0
 8001782:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8001784:	bf00      	nop
 8001786:	370c      	adds	r7, #12
 8001788:	46bd      	mov	sp, r7
 800178a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800178e:	4770      	bx	lr

08001790 <HAL_TIM_TriggerCallback>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8001790:	b480      	push	{r7}
 8001792:	b083      	sub	sp, #12
 8001794:	af00      	add	r7, sp, #0
 8001796:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8001798:	bf00      	nop
 800179a:	370c      	adds	r7, #12
 800179c:	46bd      	mov	sp, r7
 800179e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a2:	4770      	bx	lr

080017a4 <TIM_Base_SetConfig>:
  * @param  TIMx: TIM peripheral
  * @param  Structure: pointer on TIM Time Base required parameters  
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80017a4:	b480      	push	{r7}
 80017a6:	b085      	sub	sp, #20
 80017a8:	af00      	add	r7, sp, #0
 80017aa:	6078      	str	r0, [r7, #4]
 80017ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1 = 0U;
 80017ae:	2300      	movs	r3, #0
 80017b0:	60fb      	str	r3, [r7, #12]
  tmpcr1 = TIMx->CR1;
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	60fb      	str	r3, [r7, #12]
  
  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	4a44      	ldr	r2, [pc, #272]	; (80018cc <TIM_Base_SetConfig+0x128>)
 80017bc:	4293      	cmp	r3, r2
 80017be:	d013      	beq.n	80017e8 <TIM_Base_SetConfig+0x44>
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80017c6:	d00f      	beq.n	80017e8 <TIM_Base_SetConfig+0x44>
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	4a41      	ldr	r2, [pc, #260]	; (80018d0 <TIM_Base_SetConfig+0x12c>)
 80017cc:	4293      	cmp	r3, r2
 80017ce:	d00b      	beq.n	80017e8 <TIM_Base_SetConfig+0x44>
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	4a40      	ldr	r2, [pc, #256]	; (80018d4 <TIM_Base_SetConfig+0x130>)
 80017d4:	4293      	cmp	r3, r2
 80017d6:	d007      	beq.n	80017e8 <TIM_Base_SetConfig+0x44>
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	4a3f      	ldr	r2, [pc, #252]	; (80018d8 <TIM_Base_SetConfig+0x134>)
 80017dc:	4293      	cmp	r3, r2
 80017de:	d003      	beq.n	80017e8 <TIM_Base_SetConfig+0x44>
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	4a3e      	ldr	r2, [pc, #248]	; (80018dc <TIM_Base_SetConfig+0x138>)
 80017e4:	4293      	cmp	r3, r2
 80017e6:	d101      	bne.n	80017ec <TIM_Base_SetConfig+0x48>
 80017e8:	2301      	movs	r3, #1
 80017ea:	e000      	b.n	80017ee <TIM_Base_SetConfig+0x4a>
 80017ec:	2300      	movs	r3, #0
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	d008      	beq.n	8001804 <TIM_Base_SetConfig+0x60>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80017f2:	68fb      	ldr	r3, [r7, #12]
 80017f4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80017f8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80017fa:	683b      	ldr	r3, [r7, #0]
 80017fc:	685b      	ldr	r3, [r3, #4]
 80017fe:	68fa      	ldr	r2, [r7, #12]
 8001800:	4313      	orrs	r3, r2
 8001802:	60fb      	str	r3, [r7, #12]
  }
 
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	4a31      	ldr	r2, [pc, #196]	; (80018cc <TIM_Base_SetConfig+0x128>)
 8001808:	4293      	cmp	r3, r2
 800180a:	d02b      	beq.n	8001864 <TIM_Base_SetConfig+0xc0>
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001812:	d027      	beq.n	8001864 <TIM_Base_SetConfig+0xc0>
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	4a2e      	ldr	r2, [pc, #184]	; (80018d0 <TIM_Base_SetConfig+0x12c>)
 8001818:	4293      	cmp	r3, r2
 800181a:	d023      	beq.n	8001864 <TIM_Base_SetConfig+0xc0>
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	4a2d      	ldr	r2, [pc, #180]	; (80018d4 <TIM_Base_SetConfig+0x130>)
 8001820:	4293      	cmp	r3, r2
 8001822:	d01f      	beq.n	8001864 <TIM_Base_SetConfig+0xc0>
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	4a2c      	ldr	r2, [pc, #176]	; (80018d8 <TIM_Base_SetConfig+0x134>)
 8001828:	4293      	cmp	r3, r2
 800182a:	d01b      	beq.n	8001864 <TIM_Base_SetConfig+0xc0>
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	4a2b      	ldr	r2, [pc, #172]	; (80018dc <TIM_Base_SetConfig+0x138>)
 8001830:	4293      	cmp	r3, r2
 8001832:	d017      	beq.n	8001864 <TIM_Base_SetConfig+0xc0>
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	4a2a      	ldr	r2, [pc, #168]	; (80018e0 <TIM_Base_SetConfig+0x13c>)
 8001838:	4293      	cmp	r3, r2
 800183a:	d013      	beq.n	8001864 <TIM_Base_SetConfig+0xc0>
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	4a29      	ldr	r2, [pc, #164]	; (80018e4 <TIM_Base_SetConfig+0x140>)
 8001840:	4293      	cmp	r3, r2
 8001842:	d00f      	beq.n	8001864 <TIM_Base_SetConfig+0xc0>
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	4a28      	ldr	r2, [pc, #160]	; (80018e8 <TIM_Base_SetConfig+0x144>)
 8001848:	4293      	cmp	r3, r2
 800184a:	d00b      	beq.n	8001864 <TIM_Base_SetConfig+0xc0>
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	4a27      	ldr	r2, [pc, #156]	; (80018ec <TIM_Base_SetConfig+0x148>)
 8001850:	4293      	cmp	r3, r2
 8001852:	d007      	beq.n	8001864 <TIM_Base_SetConfig+0xc0>
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	4a26      	ldr	r2, [pc, #152]	; (80018f0 <TIM_Base_SetConfig+0x14c>)
 8001858:	4293      	cmp	r3, r2
 800185a:	d003      	beq.n	8001864 <TIM_Base_SetConfig+0xc0>
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	4a25      	ldr	r2, [pc, #148]	; (80018f4 <TIM_Base_SetConfig+0x150>)
 8001860:	4293      	cmp	r3, r2
 8001862:	d101      	bne.n	8001868 <TIM_Base_SetConfig+0xc4>
 8001864:	2301      	movs	r3, #1
 8001866:	e000      	b.n	800186a <TIM_Base_SetConfig+0xc6>
 8001868:	2300      	movs	r3, #0
 800186a:	2b00      	cmp	r3, #0
 800186c:	d008      	beq.n	8001880 <TIM_Base_SetConfig+0xdc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800186e:	68fb      	ldr	r3, [r7, #12]
 8001870:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001874:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001876:	683b      	ldr	r3, [r7, #0]
 8001878:	68db      	ldr	r3, [r3, #12]
 800187a:	68fa      	ldr	r2, [r7, #12]
 800187c:	4313      	orrs	r3, r2
 800187e:	60fb      	str	r3, [r7, #12]
  }

  TIMx->CR1 = tmpcr1;
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	68fa      	ldr	r2, [r7, #12]
 8001884:	601a      	str	r2, [r3, #0]

  /* Set the Auto-reload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001886:	683b      	ldr	r3, [r7, #0]
 8001888:	689a      	ldr	r2, [r3, #8]
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	62da      	str	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 800188e:	683b      	ldr	r3, [r7, #0]
 8001890:	681a      	ldr	r2, [r3, #0]
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	629a      	str	r2, [r3, #40]	; 0x28
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)  
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	4a0c      	ldr	r2, [pc, #48]	; (80018cc <TIM_Base_SetConfig+0x128>)
 800189a:	4293      	cmp	r3, r2
 800189c:	d003      	beq.n	80018a6 <TIM_Base_SetConfig+0x102>
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	4a0e      	ldr	r2, [pc, #56]	; (80018dc <TIM_Base_SetConfig+0x138>)
 80018a2:	4293      	cmp	r3, r2
 80018a4:	d101      	bne.n	80018aa <TIM_Base_SetConfig+0x106>
 80018a6:	2301      	movs	r3, #1
 80018a8:	e000      	b.n	80018ac <TIM_Base_SetConfig+0x108>
 80018aa:	2300      	movs	r3, #0
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	d003      	beq.n	80018b8 <TIM_Base_SetConfig+0x114>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80018b0:	683b      	ldr	r3, [r7, #0]
 80018b2:	691a      	ldr	r2, [r3, #16]
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	2201      	movs	r2, #1
 80018bc:	615a      	str	r2, [r3, #20]
}
 80018be:	bf00      	nop
 80018c0:	3714      	adds	r7, #20
 80018c2:	46bd      	mov	sp, r7
 80018c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c8:	4770      	bx	lr
 80018ca:	bf00      	nop
 80018cc:	40010000 	.word	0x40010000
 80018d0:	40000400 	.word	0x40000400
 80018d4:	40000800 	.word	0x40000800
 80018d8:	40000c00 	.word	0x40000c00
 80018dc:	40010400 	.word	0x40010400
 80018e0:	40014000 	.word	0x40014000
 80018e4:	40014400 	.word	0x40014400
 80018e8:	40014800 	.word	0x40014800
 80018ec:	40001800 	.word	0x40001800
 80018f0:	40001c00 	.word	0x40001c00
 80018f4:	40002000 	.word	0x40002000

080018f8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter: Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80018f8:	b480      	push	{r7}
 80018fa:	b087      	sub	sp, #28
 80018fc:	af00      	add	r7, sp, #0
 80018fe:	60f8      	str	r0, [r7, #12]
 8001900:	60b9      	str	r1, [r7, #8]
 8001902:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1 = 0U;
 8001904:	2300      	movs	r3, #0
 8001906:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 8001908:	2300      	movs	r3, #0
 800190a:	613b      	str	r3, [r7, #16]
  
  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800190c:	68fb      	ldr	r3, [r7, #12]
 800190e:	6a1b      	ldr	r3, [r3, #32]
 8001910:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001912:	68fb      	ldr	r3, [r7, #12]
 8001914:	6a1b      	ldr	r3, [r3, #32]
 8001916:	f023 0201 	bic.w	r2, r3, #1
 800191a:	68fb      	ldr	r3, [r7, #12]
 800191c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;    
 800191e:	68fb      	ldr	r3, [r7, #12]
 8001920:	699b      	ldr	r3, [r3, #24]
 8001922:	617b      	str	r3, [r7, #20]
  
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8001924:	697b      	ldr	r3, [r7, #20]
 8001926:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800192a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	011b      	lsls	r3, r3, #4
 8001930:	697a      	ldr	r2, [r7, #20]
 8001932:	4313      	orrs	r3, r2
 8001934:	617b      	str	r3, [r7, #20]
  
  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8001936:	693b      	ldr	r3, [r7, #16]
 8001938:	f023 030a 	bic.w	r3, r3, #10
 800193c:	613b      	str	r3, [r7, #16]
  tmpccer |= TIM_ICPolarity;
 800193e:	693a      	ldr	r2, [r7, #16]
 8001940:	68bb      	ldr	r3, [r7, #8]
 8001942:	4313      	orrs	r3, r2
 8001944:	613b      	str	r3, [r7, #16]
  
  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8001946:	68fb      	ldr	r3, [r7, #12]
 8001948:	697a      	ldr	r2, [r7, #20]
 800194a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800194c:	68fb      	ldr	r3, [r7, #12]
 800194e:	693a      	ldr	r2, [r7, #16]
 8001950:	621a      	str	r2, [r3, #32]
}
 8001952:	bf00      	nop
 8001954:	371c      	adds	r7, #28
 8001956:	46bd      	mov	sp, r7
 8001958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800195c:	4770      	bx	lr

0800195e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter: Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800195e:	b480      	push	{r7}
 8001960:	b087      	sub	sp, #28
 8001962:	af00      	add	r7, sp, #0
 8001964:	60f8      	str	r0, [r7, #12]
 8001966:	60b9      	str	r1, [r7, #8]
 8001968:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1 = 0U;
 800196a:	2300      	movs	r3, #0
 800196c:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 800196e:	2300      	movs	r3, #0
 8001970:	613b      	str	r3, [r7, #16]
  
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001972:	68fb      	ldr	r3, [r7, #12]
 8001974:	6a1b      	ldr	r3, [r3, #32]
 8001976:	f023 0210 	bic.w	r2, r3, #16
 800197a:	68fb      	ldr	r3, [r7, #12]
 800197c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800197e:	68fb      	ldr	r3, [r7, #12]
 8001980:	699b      	ldr	r3, [r3, #24]
 8001982:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8001984:	68fb      	ldr	r3, [r7, #12]
 8001986:	6a1b      	ldr	r3, [r3, #32]
 8001988:	613b      	str	r3, [r7, #16]
  
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800198a:	697b      	ldr	r3, [r7, #20]
 800198c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8001990:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	031b      	lsls	r3, r3, #12
 8001996:	697a      	ldr	r2, [r7, #20]
 8001998:	4313      	orrs	r3, r2
 800199a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800199c:	693b      	ldr	r3, [r7, #16]
 800199e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80019a2:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80019a4:	68bb      	ldr	r3, [r7, #8]
 80019a6:	011b      	lsls	r3, r3, #4
 80019a8:	693a      	ldr	r2, [r7, #16]
 80019aa:	4313      	orrs	r3, r2
 80019ac:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80019ae:	68fb      	ldr	r3, [r7, #12]
 80019b0:	697a      	ldr	r2, [r7, #20]
 80019b2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80019b4:	68fb      	ldr	r3, [r7, #12]
 80019b6:	693a      	ldr	r2, [r7, #16]
 80019b8:	621a      	str	r2, [r3, #32]
}
 80019ba:	bf00      	nop
 80019bc:	371c      	adds	r7, #28
 80019be:	46bd      	mov	sp, r7
 80019c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c4:	4770      	bx	lr

080019c6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t TIM_ITRx)
{
 80019c6:	b480      	push	{r7}
 80019c8:	b085      	sub	sp, #20
 80019ca:	af00      	add	r7, sp, #0
 80019cc:	6078      	str	r0, [r7, #4]
 80019ce:	460b      	mov	r3, r1
 80019d0:	807b      	strh	r3, [r7, #2]
  uint32_t tmpsmcr = 0U;
 80019d2:	2300      	movs	r3, #0
 80019d4:	60fb      	str	r3, [r7, #12]
  
   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	689b      	ldr	r3, [r3, #8]
 80019da:	60fb      	str	r3, [r7, #12]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 80019dc:	68fb      	ldr	r3, [r7, #12]
 80019de:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80019e2:	60fb      	str	r3, [r7, #12]
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 80019e4:	887b      	ldrh	r3, [r7, #2]
 80019e6:	f043 0307 	orr.w	r3, r3, #7
 80019ea:	b29b      	uxth	r3, r3
 80019ec:	461a      	mov	r2, r3
 80019ee:	68fb      	ldr	r3, [r7, #12]
 80019f0:	4313      	orrs	r3, r2
 80019f2:	60fb      	str	r3, [r7, #12]
   /* Write to TIMx SMCR */
   TIMx->SMCR = tmpsmcr;
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	68fa      	ldr	r2, [r7, #12]
 80019f8:	609a      	str	r2, [r3, #8]
}
 80019fa:	bf00      	nop
 80019fc:	3714      	adds	r7, #20
 80019fe:	46bd      	mov	sp, r7
 8001a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a04:	4770      	bx	lr

08001a06 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
static void TIM_ETR_SetConfig(TIM_TypeDef* TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8001a06:	b480      	push	{r7}
 8001a08:	b087      	sub	sp, #28
 8001a0a:	af00      	add	r7, sp, #0
 8001a0c:	60f8      	str	r0, [r7, #12]
 8001a0e:	60b9      	str	r1, [r7, #8]
 8001a10:	607a      	str	r2, [r7, #4]
 8001a12:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr = 0U;
 8001a14:	2300      	movs	r3, #0
 8001a16:	617b      	str	r3, [r7, #20]

  tmpsmcr = TIMx->SMCR;
 8001a18:	68fb      	ldr	r3, [r7, #12]
 8001a1a:	689b      	ldr	r3, [r3, #8]
 8001a1c:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001a1e:	697b      	ldr	r3, [r7, #20]
 8001a20:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8001a24:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 8001a26:	683b      	ldr	r3, [r7, #0]
 8001a28:	021a      	lsls	r2, r3, #8
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	431a      	orrs	r2, r3
 8001a2e:	68bb      	ldr	r3, [r7, #8]
 8001a30:	4313      	orrs	r3, r2
 8001a32:	697a      	ldr	r2, [r7, #20]
 8001a34:	4313      	orrs	r3, r2
 8001a36:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8001a38:	68fb      	ldr	r3, [r7, #12]
 8001a3a:	697a      	ldr	r2, [r7, #20]
 8001a3c:	609a      	str	r2, [r3, #8]
} 
 8001a3e:	bf00      	nop
 8001a40:	371c      	adds	r7, #28
 8001a42:	46bd      	mov	sp, r7
 8001a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a48:	4770      	bx	lr

08001a4a <HAL_TIMEx_MasterConfigSynchronization>:
  *         contains the selected trigger output (TRGO) and the Master/Slave 
  *         mode. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim, TIM_MasterConfigTypeDef * sMasterConfig)
{
 8001a4a:	b480      	push	{r7}
 8001a4c:	b083      	sub	sp, #12
 8001a4e:	af00      	add	r7, sp, #0
 8001a50:	6078      	str	r0, [r7, #4]
 8001a52:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
  
  __HAL_LOCK(htim);
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8001a5a:	2b01      	cmp	r3, #1
 8001a5c:	d101      	bne.n	8001a62 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8001a5e:	2302      	movs	r3, #2
 8001a60:	e032      	b.n	8001ac8 <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	2201      	movs	r2, #1
 8001a66:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  htim->State = HAL_TIM_STATE_BUSY;
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	2202      	movs	r2, #2
 8001a6e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Reset the MMS Bits */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	687a      	ldr	r2, [r7, #4]
 8001a78:	6812      	ldr	r2, [r2, #0]
 8001a7a:	6852      	ldr	r2, [r2, #4]
 8001a7c:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8001a80:	605a      	str	r2, [r3, #4]
  /* Select the TRGO source */
  htim->Instance->CR2 |= sMasterConfig->MasterOutputTrigger;
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	687a      	ldr	r2, [r7, #4]
 8001a88:	6812      	ldr	r2, [r2, #0]
 8001a8a:	6851      	ldr	r1, [r2, #4]
 8001a8c:	683a      	ldr	r2, [r7, #0]
 8001a8e:	6812      	ldr	r2, [r2, #0]
 8001a90:	430a      	orrs	r2, r1
 8001a92:	605a      	str	r2, [r3, #4]

  /* Reset the MSM Bit */
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	687a      	ldr	r2, [r7, #4]
 8001a9a:	6812      	ldr	r2, [r2, #0]
 8001a9c:	6892      	ldr	r2, [r2, #8]
 8001a9e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001aa2:	609a      	str	r2, [r3, #8]
  /* Set or Reset the MSM Bit */
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	687a      	ldr	r2, [r7, #4]
 8001aaa:	6812      	ldr	r2, [r2, #0]
 8001aac:	6891      	ldr	r1, [r2, #8]
 8001aae:	683a      	ldr	r2, [r7, #0]
 8001ab0:	6852      	ldr	r2, [r2, #4]
 8001ab2:	430a      	orrs	r2, r1
 8001ab4:	609a      	str	r2, [r3, #8]
  
  htim->State = HAL_TIM_STATE_READY;
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	2201      	movs	r2, #1
 8001aba:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  __HAL_UNLOCK(htim);
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	2200      	movs	r2, #0
 8001ac2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  return HAL_OK;
 8001ac6:	2300      	movs	r3, #0
} 
 8001ac8:	4618      	mov	r0, r3
 8001aca:	370c      	adds	r7, #12
 8001acc:	46bd      	mov	sp, r7
 8001ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad2:	4770      	bx	lr

08001ad4 <HAL_TIMEx_CommutationCallback>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIMEx_CommutationCallback(TIM_HandleTypeDef *htim)
{
 8001ad4:	b480      	push	{r7}
 8001ad6:	b083      	sub	sp, #12
 8001ad8:	af00      	add	r7, sp, #0
 8001ada:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutationCallback could be implemented in the user file
   */
}
 8001adc:	bf00      	nop
 8001ade:	370c      	adds	r7, #12
 8001ae0:	46bd      	mov	sp, r7
 8001ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae6:	4770      	bx	lr

08001ae8 <HAL_TIMEx_BreakCallback>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8001ae8:	b480      	push	{r7}
 8001aea:	b083      	sub	sp, #12
 8001aec:	af00      	add	r7, sp, #0
 8001aee:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8001af0:	bf00      	nop
 8001af2:	370c      	adds	r7, #12
 8001af4:	46bd      	mov	sp, r7
 8001af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001afa:	4770      	bx	lr

08001afc <HAL_UART_Init>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001afc:	b580      	push	{r7, lr}
 8001afe:	b082      	sub	sp, #8
 8001b00:	af00      	add	r7, sp, #0
 8001b02:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d101      	bne.n	8001b0e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001b0a:	2301      	movs	r3, #1
 8001b0c:	e03f      	b.n	8001b8e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
  
  if(huart->gState == HAL_UART_STATE_RESET)
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8001b14:	b2db      	uxtb	r3, r3
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	d106      	bne.n	8001b28 <HAL_UART_Init+0x2c>
  {  
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	2200      	movs	r2, #0
 8001b1e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware */
    HAL_UART_MspInit(huart);
 8001b22:	6878      	ldr	r0, [r7, #4]
 8001b24:	f000 fd9a 	bl	800265c <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	2224      	movs	r2, #36	; 0x24
 8001b2c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	687a      	ldr	r2, [r7, #4]
 8001b36:	6812      	ldr	r2, [r2, #0]
 8001b38:	68d2      	ldr	r2, [r2, #12]
 8001b3a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001b3e:	60da      	str	r2, [r3, #12]
  
  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001b40:	6878      	ldr	r0, [r7, #4]
 8001b42:	f000 f829 	bl	8001b98 <UART_SetConfig>
  
  /* In asynchronous mode, the following bits must be kept cleared: 
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	687a      	ldr	r2, [r7, #4]
 8001b4c:	6812      	ldr	r2, [r2, #0]
 8001b4e:	6912      	ldr	r2, [r2, #16]
 8001b50:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001b54:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	687a      	ldr	r2, [r7, #4]
 8001b5c:	6812      	ldr	r2, [r2, #0]
 8001b5e:	6952      	ldr	r2, [r2, #20]
 8001b60:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001b64:	615a      	str	r2, [r3, #20]
  
  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	687a      	ldr	r2, [r7, #4]
 8001b6c:	6812      	ldr	r2, [r2, #0]
 8001b6e:	68d2      	ldr	r2, [r2, #12]
 8001b70:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001b74:	60da      	str	r2, [r3, #12]
  
  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	2200      	movs	r2, #0
 8001b7a:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	2220      	movs	r2, #32
 8001b80:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	2220      	movs	r2, #32
 8001b88:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
  
  return HAL_OK;
 8001b8c:	2300      	movs	r3, #0
}
 8001b8e:	4618      	mov	r0, r3
 8001b90:	3708      	adds	r7, #8
 8001b92:	46bd      	mov	sp, r7
 8001b94:	bd80      	pop	{r7, pc}
	...

08001b98 <UART_SetConfig>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001b98:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001b9a:	b085      	sub	sp, #20
 8001b9c:	af00      	add	r7, sp, #0
 8001b9e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00U;
 8001ba0:	2300      	movs	r3, #0
 8001ba2:	60fb      	str	r3, [r7, #12]
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
  assert_param(IS_UART_PARITY(huart->Init.Parity));
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = huart->Instance->CR2;
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	691b      	ldr	r3, [r3, #16]
 8001baa:	60fb      	str	r3, [r7, #12]

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 8001bac:	68fb      	ldr	r3, [r7, #12]
 8001bae:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001bb2:	60fb      	str	r3, [r7, #12]

  /* Configure the UART Stop Bits: Set STOP[13:12] bits according to huart->Init.StopBits value */
  tmpreg |= (uint32_t)huart->Init.StopBits;
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	68db      	ldr	r3, [r3, #12]
 8001bb8:	68fa      	ldr	r2, [r7, #12]
 8001bba:	4313      	orrs	r3, r2
 8001bbc:	60fb      	str	r3, [r7, #12]
  
  /* Write to USART CR2 */
  WRITE_REG(huart->Instance->CR2, (uint32_t)tmpreg);
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	68fa      	ldr	r2, [r7, #12]
 8001bc4:	611a      	str	r2, [r3, #16]

  /*-------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = huart->Instance->CR1;
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	68db      	ldr	r3, [r3, #12]
 8001bcc:	60fb      	str	r3, [r7, #12]

  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | \
 8001bce:	68fb      	ldr	r3, [r7, #12]
 8001bd0:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8001bd4:	f023 030c 	bic.w	r3, r3, #12
 8001bd8:	60fb      	str	r3, [r7, #12]
  /* Configure the UART Word Length, Parity and mode: 
     Set the M bits according to huart->Init.WordLength value 
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	689a      	ldr	r2, [r3, #8]
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	691b      	ldr	r3, [r3, #16]
 8001be2:	431a      	orrs	r2, r3
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	695b      	ldr	r3, [r3, #20]
 8001be8:	431a      	orrs	r2, r3
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	69db      	ldr	r3, [r3, #28]
 8001bee:	4313      	orrs	r3, r2
 8001bf0:	68fa      	ldr	r2, [r7, #12]
 8001bf2:	4313      	orrs	r3, r2
 8001bf4:	60fb      	str	r3, [r7, #12]
  
  /* Write to USART CR1 */
  WRITE_REG(huart->Instance->CR1, (uint32_t)tmpreg);
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	68fa      	ldr	r2, [r7, #12]
 8001bfc:	60da      	str	r2, [r3, #12]
  
  /*-------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = huart->Instance->CR3;
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	695b      	ldr	r3, [r3, #20]
 8001c04:	60fb      	str	r3, [r7, #12]
  
  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR3_RTSE | USART_CR3_CTSE));
 8001c06:	68fb      	ldr	r3, [r7, #12]
 8001c08:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001c0c:	60fb      	str	r3, [r7, #12]
  
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  tmpreg |= huart->Init.HwFlowCtl;
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	699b      	ldr	r3, [r3, #24]
 8001c12:	68fa      	ldr	r2, [r7, #12]
 8001c14:	4313      	orrs	r3, r2
 8001c16:	60fb      	str	r3, [r7, #12]
  
  /* Write to USART CR3 */
  WRITE_REG(huart->Instance->CR3, (uint32_t)tmpreg);
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	68fa      	ldr	r2, [r7, #12]
 8001c1e:	615a      	str	r2, [r3, #20]
  
  /* Check the Over Sampling */
  if(huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	69db      	ldr	r3, [r3, #28]
 8001c24:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001c28:	f040 80e4 	bne.w	8001df4 <UART_SetConfig+0x25c>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6) 
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	4aab      	ldr	r2, [pc, #684]	; (8001ee0 <UART_SetConfig+0x348>)
 8001c32:	4293      	cmp	r3, r2
 8001c34:	d004      	beq.n	8001c40 <UART_SetConfig+0xa8>
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	4aaa      	ldr	r2, [pc, #680]	; (8001ee4 <UART_SetConfig+0x34c>)
 8001c3c:	4293      	cmp	r3, r2
 8001c3e:	d16c      	bne.n	8001d1a <UART_SetConfig+0x182>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	681c      	ldr	r4, [r3, #0]
 8001c44:	f7fe ffde 	bl	8000c04 <HAL_RCC_GetPCLK2Freq>
 8001c48:	4602      	mov	r2, r0
 8001c4a:	4613      	mov	r3, r2
 8001c4c:	009b      	lsls	r3, r3, #2
 8001c4e:	4413      	add	r3, r2
 8001c50:	009a      	lsls	r2, r3, #2
 8001c52:	441a      	add	r2, r3
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	685b      	ldr	r3, [r3, #4]
 8001c58:	005b      	lsls	r3, r3, #1
 8001c5a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c5e:	4aa2      	ldr	r2, [pc, #648]	; (8001ee8 <UART_SetConfig+0x350>)
 8001c60:	fba2 2303 	umull	r2, r3, r2, r3
 8001c64:	095b      	lsrs	r3, r3, #5
 8001c66:	011d      	lsls	r5, r3, #4
 8001c68:	f7fe ffcc 	bl	8000c04 <HAL_RCC_GetPCLK2Freq>
 8001c6c:	4602      	mov	r2, r0
 8001c6e:	4613      	mov	r3, r2
 8001c70:	009b      	lsls	r3, r3, #2
 8001c72:	4413      	add	r3, r2
 8001c74:	009a      	lsls	r2, r3, #2
 8001c76:	441a      	add	r2, r3
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	685b      	ldr	r3, [r3, #4]
 8001c7c:	005b      	lsls	r3, r3, #1
 8001c7e:	fbb2 f6f3 	udiv	r6, r2, r3
 8001c82:	f7fe ffbf 	bl	8000c04 <HAL_RCC_GetPCLK2Freq>
 8001c86:	4602      	mov	r2, r0
 8001c88:	4613      	mov	r3, r2
 8001c8a:	009b      	lsls	r3, r3, #2
 8001c8c:	4413      	add	r3, r2
 8001c8e:	009a      	lsls	r2, r3, #2
 8001c90:	441a      	add	r2, r3
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	685b      	ldr	r3, [r3, #4]
 8001c96:	005b      	lsls	r3, r3, #1
 8001c98:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c9c:	4a92      	ldr	r2, [pc, #584]	; (8001ee8 <UART_SetConfig+0x350>)
 8001c9e:	fba2 2303 	umull	r2, r3, r2, r3
 8001ca2:	095b      	lsrs	r3, r3, #5
 8001ca4:	2264      	movs	r2, #100	; 0x64
 8001ca6:	fb02 f303 	mul.w	r3, r2, r3
 8001caa:	1af3      	subs	r3, r6, r3
 8001cac:	00db      	lsls	r3, r3, #3
 8001cae:	3332      	adds	r3, #50	; 0x32
 8001cb0:	4a8d      	ldr	r2, [pc, #564]	; (8001ee8 <UART_SetConfig+0x350>)
 8001cb2:	fba2 2303 	umull	r2, r3, r2, r3
 8001cb6:	095b      	lsrs	r3, r3, #5
 8001cb8:	005b      	lsls	r3, r3, #1
 8001cba:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8001cbe:	441d      	add	r5, r3
 8001cc0:	f7fe ffa0 	bl	8000c04 <HAL_RCC_GetPCLK2Freq>
 8001cc4:	4602      	mov	r2, r0
 8001cc6:	4613      	mov	r3, r2
 8001cc8:	009b      	lsls	r3, r3, #2
 8001cca:	4413      	add	r3, r2
 8001ccc:	009a      	lsls	r2, r3, #2
 8001cce:	441a      	add	r2, r3
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	685b      	ldr	r3, [r3, #4]
 8001cd4:	005b      	lsls	r3, r3, #1
 8001cd6:	fbb2 f6f3 	udiv	r6, r2, r3
 8001cda:	f7fe ff93 	bl	8000c04 <HAL_RCC_GetPCLK2Freq>
 8001cde:	4602      	mov	r2, r0
 8001ce0:	4613      	mov	r3, r2
 8001ce2:	009b      	lsls	r3, r3, #2
 8001ce4:	4413      	add	r3, r2
 8001ce6:	009a      	lsls	r2, r3, #2
 8001ce8:	441a      	add	r2, r3
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	685b      	ldr	r3, [r3, #4]
 8001cee:	005b      	lsls	r3, r3, #1
 8001cf0:	fbb2 f3f3 	udiv	r3, r2, r3
 8001cf4:	4a7c      	ldr	r2, [pc, #496]	; (8001ee8 <UART_SetConfig+0x350>)
 8001cf6:	fba2 2303 	umull	r2, r3, r2, r3
 8001cfa:	095b      	lsrs	r3, r3, #5
 8001cfc:	2264      	movs	r2, #100	; 0x64
 8001cfe:	fb02 f303 	mul.w	r3, r2, r3
 8001d02:	1af3      	subs	r3, r6, r3
 8001d04:	00db      	lsls	r3, r3, #3
 8001d06:	3332      	adds	r3, #50	; 0x32
 8001d08:	4a77      	ldr	r2, [pc, #476]	; (8001ee8 <UART_SetConfig+0x350>)
 8001d0a:	fba2 2303 	umull	r2, r3, r2, r3
 8001d0e:	095b      	lsrs	r3, r3, #5
 8001d10:	f003 0307 	and.w	r3, r3, #7
 8001d14:	442b      	add	r3, r5
 8001d16:	60a3      	str	r3, [r4, #8]
 8001d18:	e154      	b.n	8001fc4 <UART_SetConfig+0x42c>
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }	
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	681c      	ldr	r4, [r3, #0]
 8001d1e:	f7fe ff4f 	bl	8000bc0 <HAL_RCC_GetPCLK1Freq>
 8001d22:	4602      	mov	r2, r0
 8001d24:	4613      	mov	r3, r2
 8001d26:	009b      	lsls	r3, r3, #2
 8001d28:	4413      	add	r3, r2
 8001d2a:	009a      	lsls	r2, r3, #2
 8001d2c:	441a      	add	r2, r3
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	685b      	ldr	r3, [r3, #4]
 8001d32:	005b      	lsls	r3, r3, #1
 8001d34:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d38:	4a6b      	ldr	r2, [pc, #428]	; (8001ee8 <UART_SetConfig+0x350>)
 8001d3a:	fba2 2303 	umull	r2, r3, r2, r3
 8001d3e:	095b      	lsrs	r3, r3, #5
 8001d40:	011d      	lsls	r5, r3, #4
 8001d42:	f7fe ff3d 	bl	8000bc0 <HAL_RCC_GetPCLK1Freq>
 8001d46:	4602      	mov	r2, r0
 8001d48:	4613      	mov	r3, r2
 8001d4a:	009b      	lsls	r3, r3, #2
 8001d4c:	4413      	add	r3, r2
 8001d4e:	009a      	lsls	r2, r3, #2
 8001d50:	441a      	add	r2, r3
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	685b      	ldr	r3, [r3, #4]
 8001d56:	005b      	lsls	r3, r3, #1
 8001d58:	fbb2 f6f3 	udiv	r6, r2, r3
 8001d5c:	f7fe ff30 	bl	8000bc0 <HAL_RCC_GetPCLK1Freq>
 8001d60:	4602      	mov	r2, r0
 8001d62:	4613      	mov	r3, r2
 8001d64:	009b      	lsls	r3, r3, #2
 8001d66:	4413      	add	r3, r2
 8001d68:	009a      	lsls	r2, r3, #2
 8001d6a:	441a      	add	r2, r3
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	685b      	ldr	r3, [r3, #4]
 8001d70:	005b      	lsls	r3, r3, #1
 8001d72:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d76:	4a5c      	ldr	r2, [pc, #368]	; (8001ee8 <UART_SetConfig+0x350>)
 8001d78:	fba2 2303 	umull	r2, r3, r2, r3
 8001d7c:	095b      	lsrs	r3, r3, #5
 8001d7e:	2264      	movs	r2, #100	; 0x64
 8001d80:	fb02 f303 	mul.w	r3, r2, r3
 8001d84:	1af3      	subs	r3, r6, r3
 8001d86:	00db      	lsls	r3, r3, #3
 8001d88:	3332      	adds	r3, #50	; 0x32
 8001d8a:	4a57      	ldr	r2, [pc, #348]	; (8001ee8 <UART_SetConfig+0x350>)
 8001d8c:	fba2 2303 	umull	r2, r3, r2, r3
 8001d90:	095b      	lsrs	r3, r3, #5
 8001d92:	005b      	lsls	r3, r3, #1
 8001d94:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8001d98:	441d      	add	r5, r3
 8001d9a:	f7fe ff11 	bl	8000bc0 <HAL_RCC_GetPCLK1Freq>
 8001d9e:	4602      	mov	r2, r0
 8001da0:	4613      	mov	r3, r2
 8001da2:	009b      	lsls	r3, r3, #2
 8001da4:	4413      	add	r3, r2
 8001da6:	009a      	lsls	r2, r3, #2
 8001da8:	441a      	add	r2, r3
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	685b      	ldr	r3, [r3, #4]
 8001dae:	005b      	lsls	r3, r3, #1
 8001db0:	fbb2 f6f3 	udiv	r6, r2, r3
 8001db4:	f7fe ff04 	bl	8000bc0 <HAL_RCC_GetPCLK1Freq>
 8001db8:	4602      	mov	r2, r0
 8001dba:	4613      	mov	r3, r2
 8001dbc:	009b      	lsls	r3, r3, #2
 8001dbe:	4413      	add	r3, r2
 8001dc0:	009a      	lsls	r2, r3, #2
 8001dc2:	441a      	add	r2, r3
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	685b      	ldr	r3, [r3, #4]
 8001dc8:	005b      	lsls	r3, r3, #1
 8001dca:	fbb2 f3f3 	udiv	r3, r2, r3
 8001dce:	4a46      	ldr	r2, [pc, #280]	; (8001ee8 <UART_SetConfig+0x350>)
 8001dd0:	fba2 2303 	umull	r2, r3, r2, r3
 8001dd4:	095b      	lsrs	r3, r3, #5
 8001dd6:	2264      	movs	r2, #100	; 0x64
 8001dd8:	fb02 f303 	mul.w	r3, r2, r3
 8001ddc:	1af3      	subs	r3, r6, r3
 8001dde:	00db      	lsls	r3, r3, #3
 8001de0:	3332      	adds	r3, #50	; 0x32
 8001de2:	4a41      	ldr	r2, [pc, #260]	; (8001ee8 <UART_SetConfig+0x350>)
 8001de4:	fba2 2303 	umull	r2, r3, r2, r3
 8001de8:	095b      	lsrs	r3, r3, #5
 8001dea:	f003 0307 	and.w	r3, r3, #7
 8001dee:	442b      	add	r3, r5
 8001df0:	60a3      	str	r3, [r4, #8]
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
}
 8001df2:	e0e7      	b.n	8001fc4 <UART_SetConfig+0x42c>
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	4a39      	ldr	r2, [pc, #228]	; (8001ee0 <UART_SetConfig+0x348>)
 8001dfa:	4293      	cmp	r3, r2
 8001dfc:	d004      	beq.n	8001e08 <UART_SetConfig+0x270>
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	4a38      	ldr	r2, [pc, #224]	; (8001ee4 <UART_SetConfig+0x34c>)
 8001e04:	4293      	cmp	r3, r2
 8001e06:	d171      	bne.n	8001eec <UART_SetConfig+0x354>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	681c      	ldr	r4, [r3, #0]
 8001e0c:	f7fe fefa 	bl	8000c04 <HAL_RCC_GetPCLK2Freq>
 8001e10:	4602      	mov	r2, r0
 8001e12:	4613      	mov	r3, r2
 8001e14:	009b      	lsls	r3, r3, #2
 8001e16:	4413      	add	r3, r2
 8001e18:	009a      	lsls	r2, r3, #2
 8001e1a:	441a      	add	r2, r3
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	685b      	ldr	r3, [r3, #4]
 8001e20:	009b      	lsls	r3, r3, #2
 8001e22:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e26:	4a30      	ldr	r2, [pc, #192]	; (8001ee8 <UART_SetConfig+0x350>)
 8001e28:	fba2 2303 	umull	r2, r3, r2, r3
 8001e2c:	095b      	lsrs	r3, r3, #5
 8001e2e:	011d      	lsls	r5, r3, #4
 8001e30:	f7fe fee8 	bl	8000c04 <HAL_RCC_GetPCLK2Freq>
 8001e34:	4602      	mov	r2, r0
 8001e36:	4613      	mov	r3, r2
 8001e38:	009b      	lsls	r3, r3, #2
 8001e3a:	4413      	add	r3, r2
 8001e3c:	009a      	lsls	r2, r3, #2
 8001e3e:	441a      	add	r2, r3
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	685b      	ldr	r3, [r3, #4]
 8001e44:	009b      	lsls	r3, r3, #2
 8001e46:	fbb2 f6f3 	udiv	r6, r2, r3
 8001e4a:	f7fe fedb 	bl	8000c04 <HAL_RCC_GetPCLK2Freq>
 8001e4e:	4602      	mov	r2, r0
 8001e50:	4613      	mov	r3, r2
 8001e52:	009b      	lsls	r3, r3, #2
 8001e54:	4413      	add	r3, r2
 8001e56:	009a      	lsls	r2, r3, #2
 8001e58:	441a      	add	r2, r3
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	685b      	ldr	r3, [r3, #4]
 8001e5e:	009b      	lsls	r3, r3, #2
 8001e60:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e64:	4a20      	ldr	r2, [pc, #128]	; (8001ee8 <UART_SetConfig+0x350>)
 8001e66:	fba2 2303 	umull	r2, r3, r2, r3
 8001e6a:	095b      	lsrs	r3, r3, #5
 8001e6c:	2264      	movs	r2, #100	; 0x64
 8001e6e:	fb02 f303 	mul.w	r3, r2, r3
 8001e72:	1af3      	subs	r3, r6, r3
 8001e74:	011b      	lsls	r3, r3, #4
 8001e76:	3332      	adds	r3, #50	; 0x32
 8001e78:	4a1b      	ldr	r2, [pc, #108]	; (8001ee8 <UART_SetConfig+0x350>)
 8001e7a:	fba2 2303 	umull	r2, r3, r2, r3
 8001e7e:	095b      	lsrs	r3, r3, #5
 8001e80:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001e84:	441d      	add	r5, r3
 8001e86:	f7fe febd 	bl	8000c04 <HAL_RCC_GetPCLK2Freq>
 8001e8a:	4602      	mov	r2, r0
 8001e8c:	4613      	mov	r3, r2
 8001e8e:	009b      	lsls	r3, r3, #2
 8001e90:	4413      	add	r3, r2
 8001e92:	009a      	lsls	r2, r3, #2
 8001e94:	441a      	add	r2, r3
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	685b      	ldr	r3, [r3, #4]
 8001e9a:	009b      	lsls	r3, r3, #2
 8001e9c:	fbb2 f6f3 	udiv	r6, r2, r3
 8001ea0:	f7fe feb0 	bl	8000c04 <HAL_RCC_GetPCLK2Freq>
 8001ea4:	4602      	mov	r2, r0
 8001ea6:	4613      	mov	r3, r2
 8001ea8:	009b      	lsls	r3, r3, #2
 8001eaa:	4413      	add	r3, r2
 8001eac:	009a      	lsls	r2, r3, #2
 8001eae:	441a      	add	r2, r3
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	685b      	ldr	r3, [r3, #4]
 8001eb4:	009b      	lsls	r3, r3, #2
 8001eb6:	fbb2 f3f3 	udiv	r3, r2, r3
 8001eba:	4a0b      	ldr	r2, [pc, #44]	; (8001ee8 <UART_SetConfig+0x350>)
 8001ebc:	fba2 2303 	umull	r2, r3, r2, r3
 8001ec0:	095b      	lsrs	r3, r3, #5
 8001ec2:	2264      	movs	r2, #100	; 0x64
 8001ec4:	fb02 f303 	mul.w	r3, r2, r3
 8001ec8:	1af3      	subs	r3, r6, r3
 8001eca:	011b      	lsls	r3, r3, #4
 8001ecc:	3332      	adds	r3, #50	; 0x32
 8001ece:	4a06      	ldr	r2, [pc, #24]	; (8001ee8 <UART_SetConfig+0x350>)
 8001ed0:	fba2 2303 	umull	r2, r3, r2, r3
 8001ed4:	095b      	lsrs	r3, r3, #5
 8001ed6:	f003 030f 	and.w	r3, r3, #15
 8001eda:	442b      	add	r3, r5
 8001edc:	60a3      	str	r3, [r4, #8]
 8001ede:	e071      	b.n	8001fc4 <UART_SetConfig+0x42c>
 8001ee0:	40011000 	.word	0x40011000
 8001ee4:	40011400 	.word	0x40011400
 8001ee8:	51eb851f 	.word	0x51eb851f
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	681c      	ldr	r4, [r3, #0]
 8001ef0:	f7fe fe66 	bl	8000bc0 <HAL_RCC_GetPCLK1Freq>
 8001ef4:	4602      	mov	r2, r0
 8001ef6:	4613      	mov	r3, r2
 8001ef8:	009b      	lsls	r3, r3, #2
 8001efa:	4413      	add	r3, r2
 8001efc:	009a      	lsls	r2, r3, #2
 8001efe:	441a      	add	r2, r3
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	685b      	ldr	r3, [r3, #4]
 8001f04:	009b      	lsls	r3, r3, #2
 8001f06:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f0a:	4a30      	ldr	r2, [pc, #192]	; (8001fcc <UART_SetConfig+0x434>)
 8001f0c:	fba2 2303 	umull	r2, r3, r2, r3
 8001f10:	095b      	lsrs	r3, r3, #5
 8001f12:	011d      	lsls	r5, r3, #4
 8001f14:	f7fe fe54 	bl	8000bc0 <HAL_RCC_GetPCLK1Freq>
 8001f18:	4602      	mov	r2, r0
 8001f1a:	4613      	mov	r3, r2
 8001f1c:	009b      	lsls	r3, r3, #2
 8001f1e:	4413      	add	r3, r2
 8001f20:	009a      	lsls	r2, r3, #2
 8001f22:	441a      	add	r2, r3
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	685b      	ldr	r3, [r3, #4]
 8001f28:	009b      	lsls	r3, r3, #2
 8001f2a:	fbb2 f6f3 	udiv	r6, r2, r3
 8001f2e:	f7fe fe47 	bl	8000bc0 <HAL_RCC_GetPCLK1Freq>
 8001f32:	4602      	mov	r2, r0
 8001f34:	4613      	mov	r3, r2
 8001f36:	009b      	lsls	r3, r3, #2
 8001f38:	4413      	add	r3, r2
 8001f3a:	009a      	lsls	r2, r3, #2
 8001f3c:	441a      	add	r2, r3
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	685b      	ldr	r3, [r3, #4]
 8001f42:	009b      	lsls	r3, r3, #2
 8001f44:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f48:	4a20      	ldr	r2, [pc, #128]	; (8001fcc <UART_SetConfig+0x434>)
 8001f4a:	fba2 2303 	umull	r2, r3, r2, r3
 8001f4e:	095b      	lsrs	r3, r3, #5
 8001f50:	2264      	movs	r2, #100	; 0x64
 8001f52:	fb02 f303 	mul.w	r3, r2, r3
 8001f56:	1af3      	subs	r3, r6, r3
 8001f58:	011b      	lsls	r3, r3, #4
 8001f5a:	3332      	adds	r3, #50	; 0x32
 8001f5c:	4a1b      	ldr	r2, [pc, #108]	; (8001fcc <UART_SetConfig+0x434>)
 8001f5e:	fba2 2303 	umull	r2, r3, r2, r3
 8001f62:	095b      	lsrs	r3, r3, #5
 8001f64:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001f68:	441d      	add	r5, r3
 8001f6a:	f7fe fe29 	bl	8000bc0 <HAL_RCC_GetPCLK1Freq>
 8001f6e:	4602      	mov	r2, r0
 8001f70:	4613      	mov	r3, r2
 8001f72:	009b      	lsls	r3, r3, #2
 8001f74:	4413      	add	r3, r2
 8001f76:	009a      	lsls	r2, r3, #2
 8001f78:	441a      	add	r2, r3
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	685b      	ldr	r3, [r3, #4]
 8001f7e:	009b      	lsls	r3, r3, #2
 8001f80:	fbb2 f6f3 	udiv	r6, r2, r3
 8001f84:	f7fe fe1c 	bl	8000bc0 <HAL_RCC_GetPCLK1Freq>
 8001f88:	4602      	mov	r2, r0
 8001f8a:	4613      	mov	r3, r2
 8001f8c:	009b      	lsls	r3, r3, #2
 8001f8e:	4413      	add	r3, r2
 8001f90:	009a      	lsls	r2, r3, #2
 8001f92:	441a      	add	r2, r3
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	685b      	ldr	r3, [r3, #4]
 8001f98:	009b      	lsls	r3, r3, #2
 8001f9a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f9e:	4a0b      	ldr	r2, [pc, #44]	; (8001fcc <UART_SetConfig+0x434>)
 8001fa0:	fba2 2303 	umull	r2, r3, r2, r3
 8001fa4:	095b      	lsrs	r3, r3, #5
 8001fa6:	2264      	movs	r2, #100	; 0x64
 8001fa8:	fb02 f303 	mul.w	r3, r2, r3
 8001fac:	1af3      	subs	r3, r6, r3
 8001fae:	011b      	lsls	r3, r3, #4
 8001fb0:	3332      	adds	r3, #50	; 0x32
 8001fb2:	4a06      	ldr	r2, [pc, #24]	; (8001fcc <UART_SetConfig+0x434>)
 8001fb4:	fba2 2303 	umull	r2, r3, r2, r3
 8001fb8:	095b      	lsrs	r3, r3, #5
 8001fba:	f003 030f 	and.w	r3, r3, #15
 8001fbe:	442b      	add	r3, r5
 8001fc0:	60a3      	str	r3, [r4, #8]
}
 8001fc2:	e7ff      	b.n	8001fc4 <UART_SetConfig+0x42c>
 8001fc4:	bf00      	nop
 8001fc6:	3714      	adds	r7, #20
 8001fc8:	46bd      	mov	sp, r7
 8001fca:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001fcc:	51eb851f 	.word	0x51eb851f

08001fd0 <EXTI9_5_IRQHandler>:

/* USER CODE END PFP */

/* USER CODE BEGIN 0 */
void EXTI9_5_IRQHandler (void)
{
 8001fd0:	b580      	push	{r7, lr}
 8001fd2:	af00      	add	r7, sp, #0
	if(__HAL_GPIO_EXTI_GET_IT(GPIO_PIN_6) != RESET)
 8001fd4:	4b06      	ldr	r3, [pc, #24]	; (8001ff0 <EXTI9_5_IRQHandler+0x20>)
 8001fd6:	695b      	ldr	r3, [r3, #20]
 8001fd8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	d005      	beq.n	8001fec <EXTI9_5_IRQHandler+0x1c>
	{
		// Lancer TIM1
		__HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_6);
 8001fe0:	4b03      	ldr	r3, [pc, #12]	; (8001ff0 <EXTI9_5_IRQHandler+0x20>)
 8001fe2:	2240      	movs	r2, #64	; 0x40
 8001fe4:	615a      	str	r2, [r3, #20]
		HAL_GPIO_EXTI_Callback(GPIO_PIN_6);
 8001fe6:	2040      	movs	r0, #64	; 0x40
 8001fe8:	f7fe fc57 	bl	800089a <HAL_GPIO_EXTI_Callback>
	}
}
 8001fec:	bf00      	nop
 8001fee:	bd80      	pop	{r7, pc}
 8001ff0:	40013c00 	.word	0x40013c00

08001ff4 <TIM1_UP_TIM10_IRQHandler>:

/* Timer 1 interrupt @ 8us */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8001ff4:	b580      	push	{r7, lr}
 8001ff6:	af00      	add	r7, sp, #0
	HAL_TIM_IRQHandler(&htim1);
 8001ff8:	4804      	ldr	r0, [pc, #16]	; (800200c <TIM1_UP_TIM10_IRQHandler+0x18>)
 8001ffa:	f7ff f9be 	bl	800137a <HAL_TIM_IRQHandler>
	HAL_GPIO_TogglePin(PORTC, PC5);
 8001ffe:	2120      	movs	r1, #32
 8002000:	4803      	ldr	r0, [pc, #12]	; (8002010 <TIM1_UP_TIM10_IRQHandler+0x1c>)
 8002002:	f7fe fc38 	bl	8000876 <HAL_GPIO_TogglePin>
}
 8002006:	bf00      	nop
 8002008:	bd80      	pop	{r7, pc}
 800200a:	bf00      	nop
 800200c:	20000038 	.word	0x20000038
 8002010:	40020800 	.word	0x40020800

08002014 <TIM2_IRQHandler>:

/* Timer 2 interrupt @ 3us */
void TIM2_IRQHandler(void)
{
 8002014:	b580      	push	{r7, lr}
 8002016:	af00      	add	r7, sp, #0
	HAL_TIM_IRQHandler(&htim2);
 8002018:	4804      	ldr	r0, [pc, #16]	; (800202c <TIM2_IRQHandler+0x18>)
 800201a:	f7ff f9ae 	bl	800137a <HAL_TIM_IRQHandler>
	HAL_GPIO_TogglePin(PORTC, PC8);
 800201e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002022:	4803      	ldr	r0, [pc, #12]	; (8002030 <TIM2_IRQHandler+0x1c>)
 8002024:	f7fe fc27 	bl	8000876 <HAL_GPIO_TogglePin>
}
 8002028:	bf00      	nop
 800202a:	bd80      	pop	{r7, pc}
 800202c:	20000074 	.word	0x20000074
 8002030:	40020800 	.word	0x40020800

08002034 <main>:
/* USER CODE END 0 */

int main(void)
{
 8002034:	b580      	push	{r7, lr}
 8002036:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration----------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002038:	f7fe f8e4 	bl	8000204 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800203c:	f000 f80e 	bl	800205c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002040:	f000 f94c 	bl	80022dc <MX_GPIO_Init>
  MX_TIM1_Init();
 8002044:	f000 f88a 	bl	800215c <MX_TIM1_Init>
  MX_TIM2_Init();
 8002048:	f000 f8d2 	bl	80021f0 <MX_TIM2_Init>
  MX_USART2_UART_Init();
 800204c:	f000 f918 	bl	8002280 <MX_USART2_UART_Init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  FrameDestuff(tmpTab);
 8002050:	4801      	ldr	r0, [pc, #4]	; (8002058 <main+0x24>)
 8002052:	f000 f9e1 	bl	8002418 <FrameDestuff>
  //tmpTest = newTab;

  while (1)
 8002056:	e7fe      	b.n	8002056 <main+0x22>
 8002058:	20000000 	.word	0x20000000

0800205c <SystemClock_Config>:
}

/** System Clock Configuration
*/
void SystemClock_Config(void)
{
 800205c:	b580      	push	{r7, lr}
 800205e:	b094      	sub	sp, #80	; 0x50
 8002060:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct;
  RCC_ClkInitTypeDef RCC_ClkInitStruct;

    /**Configure the main internal regulator output voltage 
    */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002062:	2300      	movs	r3, #0
 8002064:	607b      	str	r3, [r7, #4]
 8002066:	4a39      	ldr	r2, [pc, #228]	; (800214c <SystemClock_Config+0xf0>)
 8002068:	4b38      	ldr	r3, [pc, #224]	; (800214c <SystemClock_Config+0xf0>)
 800206a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800206c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002070:	6413      	str	r3, [r2, #64]	; 0x40
 8002072:	4b36      	ldr	r3, [pc, #216]	; (800214c <SystemClock_Config+0xf0>)
 8002074:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002076:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800207a:	607b      	str	r3, [r7, #4]
 800207c:	687b      	ldr	r3, [r7, #4]

  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800207e:	2300      	movs	r3, #0
 8002080:	603b      	str	r3, [r7, #0]
 8002082:	4a33      	ldr	r2, [pc, #204]	; (8002150 <SystemClock_Config+0xf4>)
 8002084:	4b32      	ldr	r3, [pc, #200]	; (8002150 <SystemClock_Config+0xf4>)
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800208c:	6013      	str	r3, [r2, #0]
 800208e:	4b30      	ldr	r3, [pc, #192]	; (8002150 <SystemClock_Config+0xf4>)
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002096:	603b      	str	r3, [r7, #0]
 8002098:	683b      	ldr	r3, [r7, #0]

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800209a:	2301      	movs	r3, #1
 800209c:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 800209e:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 80020a2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80020a4:	2302      	movs	r3, #2
 80020a6:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80020a8:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80020ac:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 80020ae:	2304      	movs	r3, #4
 80020b0:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 180;
 80020b2:	23b4      	movs	r3, #180	; 0xb4
 80020b4:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80020b6:	2302      	movs	r3, #2
 80020b8:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80020ba:	2302      	movs	r3, #2
 80020bc:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80020be:	2302      	movs	r3, #2
 80020c0:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80020c2:	f107 031c 	add.w	r3, r7, #28
 80020c6:	4618      	mov	r0, r3
 80020c8:	f7fe feaa 	bl	8000e20 <HAL_RCC_OscConfig>
 80020cc:	4603      	mov	r3, r0
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d003      	beq.n	80020da <SystemClock_Config+0x7e>
  {
    _Error_Handler(__FILE__, __LINE__);
 80020d2:	21b9      	movs	r1, #185	; 0xb9
 80020d4:	481f      	ldr	r0, [pc, #124]	; (8002154 <SystemClock_Config+0xf8>)
 80020d6:	f000 fa4b 	bl	8002570 <_Error_Handler>
  }

    /**Activate the Over-Drive mode 
    */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80020da:	f7fe fbe9 	bl	80008b0 <HAL_PWREx_EnableOverDrive>
 80020de:	4603      	mov	r3, r0
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	d003      	beq.n	80020ec <SystemClock_Config+0x90>
  {
    _Error_Handler(__FILE__, __LINE__);
 80020e4:	21c0      	movs	r1, #192	; 0xc0
 80020e6:	481b      	ldr	r0, [pc, #108]	; (8002154 <SystemClock_Config+0xf8>)
 80020e8:	f000 fa42 	bl	8002570 <_Error_Handler>
  }

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80020ec:	230f      	movs	r3, #15
 80020ee:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80020f0:	2302      	movs	r3, #2
 80020f2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80020f4:	2300      	movs	r3, #0
 80020f6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80020f8:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80020fc:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80020fe:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002102:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8002104:	f107 0308 	add.w	r3, r7, #8
 8002108:	2105      	movs	r1, #5
 800210a:	4618      	mov	r0, r3
 800210c:	f7fe fc3a 	bl	8000984 <HAL_RCC_ClockConfig>
 8002110:	4603      	mov	r3, r0
 8002112:	2b00      	cmp	r3, #0
 8002114:	d003      	beq.n	800211e <SystemClock_Config+0xc2>
  {
    _Error_Handler(__FILE__, __LINE__);
 8002116:	21ce      	movs	r1, #206	; 0xce
 8002118:	480e      	ldr	r0, [pc, #56]	; (8002154 <SystemClock_Config+0xf8>)
 800211a:	f000 fa29 	bl	8002570 <_Error_Handler>
  }

    /**Configure the Systick interrupt time 
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 800211e:	f7fe fd43 	bl	8000ba8 <HAL_RCC_GetHCLKFreq>
 8002122:	4602      	mov	r2, r0
 8002124:	4b0c      	ldr	r3, [pc, #48]	; (8002158 <SystemClock_Config+0xfc>)
 8002126:	fba3 2302 	umull	r2, r3, r3, r2
 800212a:	099b      	lsrs	r3, r3, #6
 800212c:	4618      	mov	r0, r3
 800212e:	f7fe f9c0 	bl	80004b2 <HAL_SYSTICK_Config>

    /**Configure the Systick 
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8002132:	2004      	movs	r0, #4
 8002134:	f7fe f9ca 	bl	80004cc <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8002138:	2200      	movs	r2, #0
 800213a:	2100      	movs	r1, #0
 800213c:	f04f 30ff 	mov.w	r0, #4294967295
 8002140:	f7fe f98d 	bl	800045e <HAL_NVIC_SetPriority>
}
 8002144:	bf00      	nop
 8002146:	3750      	adds	r7, #80	; 0x50
 8002148:	46bd      	mov	sp, r7
 800214a:	bd80      	pop	{r7, pc}
 800214c:	40023800 	.word	0x40023800
 8002150:	40007000 	.word	0x40007000
 8002154:	0800281c 	.word	0x0800281c
 8002158:	10624dd3 	.word	0x10624dd3

0800215c <MX_TIM1_Init>:

/* TIM1 init function */
static void MX_TIM1_Init(void)
{
 800215c:	b580      	push	{r7, lr}
 800215e:	b086      	sub	sp, #24
 8002160:	af00      	add	r7, sp, #0

  TIM_ClockConfigTypeDef sClockSourceConfig;
  TIM_MasterConfigTypeDef sMasterConfig;

  htim1.Instance = TIM1;
 8002162:	4b20      	ldr	r3, [pc, #128]	; (80021e4 <MX_TIM1_Init+0x88>)
 8002164:	4a20      	ldr	r2, [pc, #128]	; (80021e8 <MX_TIM1_Init+0x8c>)
 8002166:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 130;
 8002168:	4b1e      	ldr	r3, [pc, #120]	; (80021e4 <MX_TIM1_Init+0x88>)
 800216a:	2282      	movs	r2, #130	; 0x82
 800216c:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800216e:	4b1d      	ldr	r3, [pc, #116]	; (80021e4 <MX_TIM1_Init+0x88>)
 8002170:	2200      	movs	r2, #0
 8002172:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 10;
 8002174:	4b1b      	ldr	r3, [pc, #108]	; (80021e4 <MX_TIM1_Init+0x88>)
 8002176:	220a      	movs	r2, #10
 8002178:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800217a:	4b1a      	ldr	r3, [pc, #104]	; (80021e4 <MX_TIM1_Init+0x88>)
 800217c:	2200      	movs	r2, #0
 800217e:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002180:	4b18      	ldr	r3, [pc, #96]	; (80021e4 <MX_TIM1_Init+0x88>)
 8002182:	2200      	movs	r2, #0
 8002184:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002186:	4817      	ldr	r0, [pc, #92]	; (80021e4 <MX_TIM1_Init+0x88>)
 8002188:	f7ff f8cc 	bl	8001324 <HAL_TIM_Base_Init>
 800218c:	4603      	mov	r3, r0
 800218e:	2b00      	cmp	r3, #0
 8002190:	d003      	beq.n	800219a <MX_TIM1_Init+0x3e>
  {
    _Error_Handler(__FILE__, __LINE__);
 8002192:	21ec      	movs	r1, #236	; 0xec
 8002194:	4815      	ldr	r0, [pc, #84]	; (80021ec <MX_TIM1_Init+0x90>)
 8002196:	f000 f9eb 	bl	8002570 <_Error_Handler>
  }

  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800219a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800219e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80021a0:	f107 0308 	add.w	r3, r7, #8
 80021a4:	4619      	mov	r1, r3
 80021a6:	480f      	ldr	r0, [pc, #60]	; (80021e4 <MX_TIM1_Init+0x88>)
 80021a8:	f7ff f9ef 	bl	800158a <HAL_TIM_ConfigClockSource>
 80021ac:	4603      	mov	r3, r0
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d003      	beq.n	80021ba <MX_TIM1_Init+0x5e>
  {
    _Error_Handler(__FILE__, __LINE__);
 80021b2:	21f2      	movs	r1, #242	; 0xf2
 80021b4:	480d      	ldr	r0, [pc, #52]	; (80021ec <MX_TIM1_Init+0x90>)
 80021b6:	f000 f9db 	bl	8002570 <_Error_Handler>
  }

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80021ba:	2300      	movs	r3, #0
 80021bc:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80021be:	2300      	movs	r3, #0
 80021c0:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80021c2:	463b      	mov	r3, r7
 80021c4:	4619      	mov	r1, r3
 80021c6:	4807      	ldr	r0, [pc, #28]	; (80021e4 <MX_TIM1_Init+0x88>)
 80021c8:	f7ff fc3f 	bl	8001a4a <HAL_TIMEx_MasterConfigSynchronization>
 80021cc:	4603      	mov	r3, r0
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	d003      	beq.n	80021da <MX_TIM1_Init+0x7e>
  {
    _Error_Handler(__FILE__, __LINE__);
 80021d2:	21f9      	movs	r1, #249	; 0xf9
 80021d4:	4805      	ldr	r0, [pc, #20]	; (80021ec <MX_TIM1_Init+0x90>)
 80021d6:	f000 f9cb 	bl	8002570 <_Error_Handler>
  }

}
 80021da:	bf00      	nop
 80021dc:	3718      	adds	r7, #24
 80021de:	46bd      	mov	sp, r7
 80021e0:	bd80      	pop	{r7, pc}
 80021e2:	bf00      	nop
 80021e4:	20000038 	.word	0x20000038
 80021e8:	40010000 	.word	0x40010000
 80021ec:	0800281c 	.word	0x0800281c

080021f0 <MX_TIM2_Init>:

/* TIM2 init function */
static void MX_TIM2_Init(void)
{
 80021f0:	b580      	push	{r7, lr}
 80021f2:	b086      	sub	sp, #24
 80021f4:	af00      	add	r7, sp, #0

  TIM_ClockConfigTypeDef sClockSourceConfig;
  TIM_MasterConfigTypeDef sMasterConfig;

  htim2.Instance = TIM2;
 80021f6:	4b20      	ldr	r3, [pc, #128]	; (8002278 <MX_TIM2_Init+0x88>)
 80021f8:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80021fc:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 130;
 80021fe:	4b1e      	ldr	r3, [pc, #120]	; (8002278 <MX_TIM2_Init+0x88>)
 8002200:	2282      	movs	r2, #130	; 0x82
 8002202:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002204:	4b1c      	ldr	r3, [pc, #112]	; (8002278 <MX_TIM2_Init+0x88>)
 8002206:	2200      	movs	r2, #0
 8002208:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4;
 800220a:	4b1b      	ldr	r3, [pc, #108]	; (8002278 <MX_TIM2_Init+0x88>)
 800220c:	2204      	movs	r2, #4
 800220e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002210:	4b19      	ldr	r3, [pc, #100]	; (8002278 <MX_TIM2_Init+0x88>)
 8002212:	2200      	movs	r2, #0
 8002214:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002216:	4818      	ldr	r0, [pc, #96]	; (8002278 <MX_TIM2_Init+0x88>)
 8002218:	f7ff f884 	bl	8001324 <HAL_TIM_Base_Init>
 800221c:	4603      	mov	r3, r0
 800221e:	2b00      	cmp	r3, #0
 8002220:	d004      	beq.n	800222c <MX_TIM2_Init+0x3c>
  {
    _Error_Handler(__FILE__, __LINE__);
 8002222:	f44f 7186 	mov.w	r1, #268	; 0x10c
 8002226:	4815      	ldr	r0, [pc, #84]	; (800227c <MX_TIM2_Init+0x8c>)
 8002228:	f000 f9a2 	bl	8002570 <_Error_Handler>
  }

  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800222c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002230:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002232:	f107 0308 	add.w	r3, r7, #8
 8002236:	4619      	mov	r1, r3
 8002238:	480f      	ldr	r0, [pc, #60]	; (8002278 <MX_TIM2_Init+0x88>)
 800223a:	f7ff f9a6 	bl	800158a <HAL_TIM_ConfigClockSource>
 800223e:	4603      	mov	r3, r0
 8002240:	2b00      	cmp	r3, #0
 8002242:	d004      	beq.n	800224e <MX_TIM2_Init+0x5e>
  {
    _Error_Handler(__FILE__, __LINE__);
 8002244:	f44f 7189 	mov.w	r1, #274	; 0x112
 8002248:	480c      	ldr	r0, [pc, #48]	; (800227c <MX_TIM2_Init+0x8c>)
 800224a:	f000 f991 	bl	8002570 <_Error_Handler>
  }

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800224e:	2300      	movs	r3, #0
 8002250:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002252:	2300      	movs	r3, #0
 8002254:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002256:	463b      	mov	r3, r7
 8002258:	4619      	mov	r1, r3
 800225a:	4807      	ldr	r0, [pc, #28]	; (8002278 <MX_TIM2_Init+0x88>)
 800225c:	f7ff fbf5 	bl	8001a4a <HAL_TIMEx_MasterConfigSynchronization>
 8002260:	4603      	mov	r3, r0
 8002262:	2b00      	cmp	r3, #0
 8002264:	d004      	beq.n	8002270 <MX_TIM2_Init+0x80>
  {
    _Error_Handler(__FILE__, __LINE__);
 8002266:	f240 1119 	movw	r1, #281	; 0x119
 800226a:	4804      	ldr	r0, [pc, #16]	; (800227c <MX_TIM2_Init+0x8c>)
 800226c:	f000 f980 	bl	8002570 <_Error_Handler>
  }

}
 8002270:	bf00      	nop
 8002272:	3718      	adds	r7, #24
 8002274:	46bd      	mov	sp, r7
 8002276:	bd80      	pop	{r7, pc}
 8002278:	20000074 	.word	0x20000074
 800227c:	0800281c 	.word	0x0800281c

08002280 <MX_USART2_UART_Init>:

/* USART2 init function */
static void MX_USART2_UART_Init(void)
{
 8002280:	b580      	push	{r7, lr}
 8002282:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 8002284:	4b12      	ldr	r3, [pc, #72]	; (80022d0 <MX_USART2_UART_Init+0x50>)
 8002286:	4a13      	ldr	r2, [pc, #76]	; (80022d4 <MX_USART2_UART_Init+0x54>)
 8002288:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800228a:	4b11      	ldr	r3, [pc, #68]	; (80022d0 <MX_USART2_UART_Init+0x50>)
 800228c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002290:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002292:	4b0f      	ldr	r3, [pc, #60]	; (80022d0 <MX_USART2_UART_Init+0x50>)
 8002294:	2200      	movs	r2, #0
 8002296:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002298:	4b0d      	ldr	r3, [pc, #52]	; (80022d0 <MX_USART2_UART_Init+0x50>)
 800229a:	2200      	movs	r2, #0
 800229c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800229e:	4b0c      	ldr	r3, [pc, #48]	; (80022d0 <MX_USART2_UART_Init+0x50>)
 80022a0:	2200      	movs	r2, #0
 80022a2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80022a4:	4b0a      	ldr	r3, [pc, #40]	; (80022d0 <MX_USART2_UART_Init+0x50>)
 80022a6:	220c      	movs	r2, #12
 80022a8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80022aa:	4b09      	ldr	r3, [pc, #36]	; (80022d0 <MX_USART2_UART_Init+0x50>)
 80022ac:	2200      	movs	r2, #0
 80022ae:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80022b0:	4b07      	ldr	r3, [pc, #28]	; (80022d0 <MX_USART2_UART_Init+0x50>)
 80022b2:	2200      	movs	r2, #0
 80022b4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80022b6:	4806      	ldr	r0, [pc, #24]	; (80022d0 <MX_USART2_UART_Init+0x50>)
 80022b8:	f7ff fc20 	bl	8001afc <HAL_UART_Init>
 80022bc:	4603      	mov	r3, r0
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d004      	beq.n	80022cc <MX_USART2_UART_Init+0x4c>
  {
    _Error_Handler(__FILE__, __LINE__);
 80022c2:	f44f 7196 	mov.w	r1, #300	; 0x12c
 80022c6:	4804      	ldr	r0, [pc, #16]	; (80022d8 <MX_USART2_UART_Init+0x58>)
 80022c8:	f000 f952 	bl	8002570 <_Error_Handler>
  }

}
 80022cc:	bf00      	nop
 80022ce:	bd80      	pop	{r7, pc}
 80022d0:	200000b0 	.word	0x200000b0
 80022d4:	40004400 	.word	0x40004400
 80022d8:	0800281c 	.word	0x0800281c

080022dc <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
static void MX_GPIO_Init(void)
{
 80022dc:	b580      	push	{r7, lr}
 80022de:	b08a      	sub	sp, #40	; 0x28
 80022e0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80022e2:	2300      	movs	r3, #0
 80022e4:	613b      	str	r3, [r7, #16]
 80022e6:	4a47      	ldr	r2, [pc, #284]	; (8002404 <MX_GPIO_Init+0x128>)
 80022e8:	4b46      	ldr	r3, [pc, #280]	; (8002404 <MX_GPIO_Init+0x128>)
 80022ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022ec:	f043 0304 	orr.w	r3, r3, #4
 80022f0:	6313      	str	r3, [r2, #48]	; 0x30
 80022f2:	4b44      	ldr	r3, [pc, #272]	; (8002404 <MX_GPIO_Init+0x128>)
 80022f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022f6:	f003 0304 	and.w	r3, r3, #4
 80022fa:	613b      	str	r3, [r7, #16]
 80022fc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80022fe:	2300      	movs	r3, #0
 8002300:	60fb      	str	r3, [r7, #12]
 8002302:	4a40      	ldr	r2, [pc, #256]	; (8002404 <MX_GPIO_Init+0x128>)
 8002304:	4b3f      	ldr	r3, [pc, #252]	; (8002404 <MX_GPIO_Init+0x128>)
 8002306:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002308:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800230c:	6313      	str	r3, [r2, #48]	; 0x30
 800230e:	4b3d      	ldr	r3, [pc, #244]	; (8002404 <MX_GPIO_Init+0x128>)
 8002310:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002312:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002316:	60fb      	str	r3, [r7, #12]
 8002318:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800231a:	2300      	movs	r3, #0
 800231c:	60bb      	str	r3, [r7, #8]
 800231e:	4a39      	ldr	r2, [pc, #228]	; (8002404 <MX_GPIO_Init+0x128>)
 8002320:	4b38      	ldr	r3, [pc, #224]	; (8002404 <MX_GPIO_Init+0x128>)
 8002322:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002324:	f043 0301 	orr.w	r3, r3, #1
 8002328:	6313      	str	r3, [r2, #48]	; 0x30
 800232a:	4b36      	ldr	r3, [pc, #216]	; (8002404 <MX_GPIO_Init+0x128>)
 800232c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800232e:	f003 0301 	and.w	r3, r3, #1
 8002332:	60bb      	str	r3, [r7, #8]
 8002334:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002336:	2300      	movs	r3, #0
 8002338:	607b      	str	r3, [r7, #4]
 800233a:	4a32      	ldr	r2, [pc, #200]	; (8002404 <MX_GPIO_Init+0x128>)
 800233c:	4b31      	ldr	r3, [pc, #196]	; (8002404 <MX_GPIO_Init+0x128>)
 800233e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002340:	f043 0302 	orr.w	r3, r3, #2
 8002344:	6313      	str	r3, [r2, #48]	; 0x30
 8002346:	4b2f      	ldr	r3, [pc, #188]	; (8002404 <MX_GPIO_Init+0x128>)
 8002348:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800234a:	f003 0302 	and.w	r3, r3, #2
 800234e:	607b      	str	r3, [r7, #4]
 8002350:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8002352:	2200      	movs	r2, #0
 8002354:	2120      	movs	r1, #32
 8002356:	482c      	ldr	r0, [pc, #176]	; (8002408 <MX_GPIO_Init+0x12c>)
 8002358:	f7fe fa74 	bl	8000844 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(PORTC, PC5, GPIO_PIN_RESET);
 800235c:	2200      	movs	r2, #0
 800235e:	2120      	movs	r1, #32
 8002360:	482a      	ldr	r0, [pc, #168]	; (800240c <MX_GPIO_Init+0x130>)
 8002362:	f7fe fa6f 	bl	8000844 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(PORTC, PC8, GPIO_PIN_RESET);
 8002366:	2200      	movs	r2, #0
 8002368:	f44f 7180 	mov.w	r1, #256	; 0x100
 800236c:	4827      	ldr	r0, [pc, #156]	; (800240c <MX_GPIO_Init+0x130>)
 800236e:	f7fe fa69 	bl	8000844 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8002372:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002376:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002378:	4b25      	ldr	r3, [pc, #148]	; (8002410 <MX_GPIO_Init+0x134>)
 800237a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800237c:	2300      	movs	r3, #0
 800237e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8002380:	f107 0314 	add.w	r3, r7, #20
 8002384:	4619      	mov	r1, r3
 8002386:	4821      	ldr	r0, [pc, #132]	; (800240c <MX_GPIO_Init+0x130>)
 8002388:	f7fe f8ca 	bl	8000520 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 800238c:	2320      	movs	r3, #32
 800238e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002390:	2301      	movs	r3, #1
 8002392:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002394:	2300      	movs	r3, #0
 8002396:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002398:	2300      	movs	r3, #0
 800239a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800239c:	f107 0314 	add.w	r3, r7, #20
 80023a0:	4619      	mov	r1, r3
 80023a2:	4819      	ldr	r0, [pc, #100]	; (8002408 <MX_GPIO_Init+0x12c>)
 80023a4:	f7fe f8bc 	bl	8000520 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 80023a8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80023ac:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80023ae:	2301      	movs	r3, #1
 80023b0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023b2:	2300      	movs	r3, #0
 80023b4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023b6:	2300      	movs	r3, #0
 80023b8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80023ba:	f107 0314 	add.w	r3, r7, #20
 80023be:	4619      	mov	r1, r3
 80023c0:	4812      	ldr	r0, [pc, #72]	; (800240c <MX_GPIO_Init+0x130>)
 80023c2:	f7fe f8ad 	bl	8000520 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 80023c6:	2320      	movs	r3, #32
 80023c8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80023ca:	2301      	movs	r3, #1
 80023cc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023ce:	2300      	movs	r3, #0
 80023d0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023d2:	2300      	movs	r3, #0
 80023d4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80023d6:	f107 0314 	add.w	r3, r7, #20
 80023da:	4619      	mov	r1, r3
 80023dc:	480b      	ldr	r0, [pc, #44]	; (800240c <MX_GPIO_Init+0x130>)
 80023de:	f7fe f89f 	bl	8000520 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 80023e2:	2340      	movs	r3, #64	; 0x40
 80023e4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80023e6:	4b0b      	ldr	r3, [pc, #44]	; (8002414 <MX_GPIO_Init+0x138>)
 80023e8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023ea:	2300      	movs	r3, #0
 80023ec:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80023ee:	f107 0314 	add.w	r3, r7, #20
 80023f2:	4619      	mov	r1, r3
 80023f4:	4805      	ldr	r0, [pc, #20]	; (800240c <MX_GPIO_Init+0x130>)
 80023f6:	f7fe f893 	bl	8000520 <HAL_GPIO_Init>

}
 80023fa:	bf00      	nop
 80023fc:	3728      	adds	r7, #40	; 0x28
 80023fe:	46bd      	mov	sp, r7
 8002400:	bd80      	pop	{r7, pc}
 8002402:	bf00      	nop
 8002404:	40023800 	.word	0x40023800
 8002408:	40020000 	.word	0x40020000
 800240c:	40020800 	.word	0x40020800
 8002410:	10210000 	.word	0x10210000
 8002414:	10110000 	.word	0x10110000

08002418 <FrameDestuff>:
// Fonction permettant de rcuprer un tableau de char provenant
// de l'chantillonnage, ou les bits sont rangs  la vole
// On veut dstuffer cette trame, afin de l'identifier comme
// valide ou non, et trier les donnes
uint8_t FrameDestuff(uint8_t frameCAN[])
{
 8002418:	b490      	push	{r4, r7}
 800241a:	b084      	sub	sp, #16
 800241c:	af00      	add	r7, sp, #0
 800241e:	6078      	str	r0, [r7, #4]
	// Pour grer le destuffing, on a besoin d'un compteur
	// On incrmente ce compteur  chaque fois que le bit n+1
	// est de mme valeur que le bit n. On le reset lorsqu'ils
	// sont diffrents
	uint8_t cptStuffing = 0;
 8002420:	2300      	movs	r3, #0
 8002422:	73fb      	strb	r3, [r7, #15]
	uint8_t bitPre = -1;
 8002424:	23ff      	movs	r3, #255	; 0xff
 8002426:	73bb      	strb	r3, [r7, #14]
	uint8_t stock = 1;
 8002428:	2301      	movs	r3, #1
 800242a:	737b      	strb	r3, [r7, #13]
	uint8_t cptChar = 0;
 800242c:	2300      	movs	r3, #0
 800242e:	733b      	strb	r3, [r7, #12]
	uint8_t cptBit = 0;
 8002430:	2300      	movs	r3, #0
 8002432:	72fb      	strb	r3, [r7, #11]
	//uint8_t newTab[TAILLE_MAX_UNSTUFFED];

	for (uint8_t i=0 ; i < TAILLE_MAX_STUFFED ; i++)
 8002434:	2300      	movs	r3, #0
 8002436:	72bb      	strb	r3, [r7, #10]
 8002438:	e08e      	b.n	8002558 <FrameDestuff+0x140>
	{
		for (uint8_t j=0 ; j < 8 ; j++)
 800243a:	2300      	movs	r3, #0
 800243c:	727b      	strb	r3, [r7, #9]
 800243e:	e084      	b.n	800254a <FrameDestuff+0x132>
		{
			// Mise en place d'un compteur pour les bits de mme valeur
			// Permet de faire le destuffing
			if (bitPre == (frameCAN[i] & (0b10000000 >> j)) >> (7-j))
 8002440:	7bba      	ldrb	r2, [r7, #14]
 8002442:	7abb      	ldrb	r3, [r7, #10]
 8002444:	6879      	ldr	r1, [r7, #4]
 8002446:	440b      	add	r3, r1
 8002448:	781b      	ldrb	r3, [r3, #0]
 800244a:	4618      	mov	r0, r3
 800244c:	7a7b      	ldrb	r3, [r7, #9]
 800244e:	2180      	movs	r1, #128	; 0x80
 8002450:	fa41 f303 	asr.w	r3, r1, r3
 8002454:	ea00 0103 	and.w	r1, r0, r3
 8002458:	7a7b      	ldrb	r3, [r7, #9]
 800245a:	f1c3 0307 	rsb	r3, r3, #7
 800245e:	fa41 f303 	asr.w	r3, r1, r3
 8002462:	429a      	cmp	r2, r3
 8002464:	d103      	bne.n	800246e <FrameDestuff+0x56>
				cptStuffing++;
 8002466:	7bfb      	ldrb	r3, [r7, #15]
 8002468:	3301      	adds	r3, #1
 800246a:	73fb      	strb	r3, [r7, #15]
 800246c:	e001      	b.n	8002472 <FrameDestuff+0x5a>
			else
				cptStuffing=0;
 800246e:	2300      	movs	r3, #0
 8002470:	73fb      	strb	r3, [r7, #15]

			if (stock)
 8002472:	7b7b      	ldrb	r3, [r7, #13]
 8002474:	2b00      	cmp	r3, #0
 8002476:	d04c      	beq.n	8002512 <FrameDestuff+0xfa>
			{
				if (j>cptBit)
 8002478:	7a7a      	ldrb	r2, [r7, #9]
 800247a:	7afb      	ldrb	r3, [r7, #11]
 800247c:	429a      	cmp	r2, r3
 800247e:	d91e      	bls.n	80024be <FrameDestuff+0xa6>
					newTab[cptChar] |= ((frameCAN[i] & (0b10000000 >> j)) << (abs(j-cptBit)));
 8002480:	7b3b      	ldrb	r3, [r7, #12]
 8002482:	7b3a      	ldrb	r2, [r7, #12]
 8002484:	4939      	ldr	r1, [pc, #228]	; (800256c <FrameDestuff+0x154>)
 8002486:	5c8a      	ldrb	r2, [r1, r2]
 8002488:	b251      	sxtb	r1, r2
 800248a:	7aba      	ldrb	r2, [r7, #10]
 800248c:	6878      	ldr	r0, [r7, #4]
 800248e:	4402      	add	r2, r0
 8002490:	7812      	ldrb	r2, [r2, #0]
 8002492:	4614      	mov	r4, r2
 8002494:	7a7a      	ldrb	r2, [r7, #9]
 8002496:	2080      	movs	r0, #128	; 0x80
 8002498:	fa40 f202 	asr.w	r2, r0, r2
 800249c:	ea04 0002 	and.w	r0, r4, r2
 80024a0:	7a7c      	ldrb	r4, [r7, #9]
 80024a2:	7afa      	ldrb	r2, [r7, #11]
 80024a4:	1aa2      	subs	r2, r4, r2
 80024a6:	2a00      	cmp	r2, #0
 80024a8:	bfb8      	it	lt
 80024aa:	4252      	neglt	r2, r2
 80024ac:	fa00 f202 	lsl.w	r2, r0, r2
 80024b0:	b252      	sxtb	r2, r2
 80024b2:	430a      	orrs	r2, r1
 80024b4:	b252      	sxtb	r2, r2
 80024b6:	b2d1      	uxtb	r1, r2
 80024b8:	4a2c      	ldr	r2, [pc, #176]	; (800256c <FrameDestuff+0x154>)
 80024ba:	54d1      	strb	r1, [r2, r3]
 80024bc:	e01d      	b.n	80024fa <FrameDestuff+0xe2>
				else
					newTab[cptChar] |= ((frameCAN[i] & (0b10000000 >> j)) >> (abs(j-cptBit)));
 80024be:	7b3b      	ldrb	r3, [r7, #12]
 80024c0:	7b3a      	ldrb	r2, [r7, #12]
 80024c2:	492a      	ldr	r1, [pc, #168]	; (800256c <FrameDestuff+0x154>)
 80024c4:	5c8a      	ldrb	r2, [r1, r2]
 80024c6:	b251      	sxtb	r1, r2
 80024c8:	7aba      	ldrb	r2, [r7, #10]
 80024ca:	6878      	ldr	r0, [r7, #4]
 80024cc:	4402      	add	r2, r0
 80024ce:	7812      	ldrb	r2, [r2, #0]
 80024d0:	4614      	mov	r4, r2
 80024d2:	7a7a      	ldrb	r2, [r7, #9]
 80024d4:	2080      	movs	r0, #128	; 0x80
 80024d6:	fa40 f202 	asr.w	r2, r0, r2
 80024da:	ea04 0002 	and.w	r0, r4, r2
 80024de:	7a7c      	ldrb	r4, [r7, #9]
 80024e0:	7afa      	ldrb	r2, [r7, #11]
 80024e2:	1aa2      	subs	r2, r4, r2
 80024e4:	2a00      	cmp	r2, #0
 80024e6:	bfb8      	it	lt
 80024e8:	4252      	neglt	r2, r2
 80024ea:	fa40 f202 	asr.w	r2, r0, r2
 80024ee:	b252      	sxtb	r2, r2
 80024f0:	430a      	orrs	r2, r1
 80024f2:	b252      	sxtb	r2, r2
 80024f4:	b2d1      	uxtb	r1, r2
 80024f6:	4a1d      	ldr	r2, [pc, #116]	; (800256c <FrameDestuff+0x154>)
 80024f8:	54d1      	strb	r1, [r2, r3]

				if(cptBit == 7)
 80024fa:	7afb      	ldrb	r3, [r7, #11]
 80024fc:	2b07      	cmp	r3, #7
 80024fe:	d105      	bne.n	800250c <FrameDestuff+0xf4>
				{
					cptChar++;
 8002500:	7b3b      	ldrb	r3, [r7, #12]
 8002502:	3301      	adds	r3, #1
 8002504:	733b      	strb	r3, [r7, #12]
					cptBit = 0;
 8002506:	2300      	movs	r3, #0
 8002508:	72fb      	strb	r3, [r7, #11]
 800250a:	e002      	b.n	8002512 <FrameDestuff+0xfa>
				}
				else
					cptBit++;
 800250c:	7afb      	ldrb	r3, [r7, #11]
 800250e:	3301      	adds	r3, #1
 8002510:	72fb      	strb	r3, [r7, #11]
			}


			// Test sur le compteur du stuffing
			if (cptStuffing == 4)
 8002512:	7bfb      	ldrb	r3, [r7, #15]
 8002514:	2b04      	cmp	r3, #4
 8002516:	d102      	bne.n	800251e <FrameDestuff+0x106>
				stock = 0; // Prochaine valeur = bitstuffing -> on ne la conserve pas
 8002518:	2300      	movs	r3, #0
 800251a:	737b      	strb	r3, [r7, #13]
 800251c:	e001      	b.n	8002522 <FrameDestuff+0x10a>
			else
				stock = 1;
 800251e:	2301      	movs	r3, #1
 8002520:	737b      	strb	r3, [r7, #13]

			bitPre = ((frameCAN[i] & (0b10000000 >> j)) >> (7-j));
 8002522:	7abb      	ldrb	r3, [r7, #10]
 8002524:	687a      	ldr	r2, [r7, #4]
 8002526:	4413      	add	r3, r2
 8002528:	781b      	ldrb	r3, [r3, #0]
 800252a:	4619      	mov	r1, r3
 800252c:	7a7b      	ldrb	r3, [r7, #9]
 800252e:	2280      	movs	r2, #128	; 0x80
 8002530:	fa42 f303 	asr.w	r3, r2, r3
 8002534:	ea01 0203 	and.w	r2, r1, r3
 8002538:	7a7b      	ldrb	r3, [r7, #9]
 800253a:	f1c3 0307 	rsb	r3, r3, #7
 800253e:	fa42 f303 	asr.w	r3, r2, r3
 8002542:	73bb      	strb	r3, [r7, #14]
		for (uint8_t j=0 ; j < 8 ; j++)
 8002544:	7a7b      	ldrb	r3, [r7, #9]
 8002546:	3301      	adds	r3, #1
 8002548:	727b      	strb	r3, [r7, #9]
 800254a:	7a7b      	ldrb	r3, [r7, #9]
 800254c:	2b07      	cmp	r3, #7
 800254e:	f67f af77 	bls.w	8002440 <FrameDestuff+0x28>
	for (uint8_t i=0 ; i < TAILLE_MAX_STUFFED ; i++)
 8002552:	7abb      	ldrb	r3, [r7, #10]
 8002554:	3301      	adds	r3, #1
 8002556:	72bb      	strb	r3, [r7, #10]
 8002558:	7abb      	ldrb	r3, [r7, #10]
 800255a:	2b10      	cmp	r3, #16
 800255c:	f67f af6d 	bls.w	800243a <FrameDestuff+0x22>
		}
	}
	// On retourne quoi ?! Soit le tableau "valide", soit un
	return 0;
 8002560:	2300      	movs	r3, #0
}
 8002562:	4618      	mov	r0, r3
 8002564:	3710      	adds	r7, #16
 8002566:	46bd      	mov	sp, r7
 8002568:	bc90      	pop	{r4, r7}
 800256a:	4770      	bx	lr
 800256c:	200000f0 	.word	0x200000f0

08002570 <_Error_Handler>:
  * @brief  This function is executed in case of error occurrence.
  * @param  None
  * @retval None
  */
void _Error_Handler(char * file, int line)
{
 8002570:	b480      	push	{r7}
 8002572:	b083      	sub	sp, #12
 8002574:	af00      	add	r7, sp, #0
 8002576:	6078      	str	r0, [r7, #4]
 8002578:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  while(1) 
 800257a:	e7fe      	b.n	800257a <_Error_Handler+0xa>

0800257c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800257c:	b580      	push	{r7, lr}
 800257e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002580:	2003      	movs	r0, #3
 8002582:	f7fd ff61 	bl	8000448 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 8002586:	2200      	movs	r2, #0
 8002588:	2100      	movs	r1, #0
 800258a:	f06f 000b 	mvn.w	r0, #11
 800258e:	f7fd ff66 	bl	800045e <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 8002592:	2200      	movs	r2, #0
 8002594:	2100      	movs	r1, #0
 8002596:	f06f 000a 	mvn.w	r0, #10
 800259a:	f7fd ff60 	bl	800045e <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 800259e:	2200      	movs	r2, #0
 80025a0:	2100      	movs	r1, #0
 80025a2:	f06f 0009 	mvn.w	r0, #9
 80025a6:	f7fd ff5a 	bl	800045e <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 80025aa:	2200      	movs	r2, #0
 80025ac:	2100      	movs	r1, #0
 80025ae:	f06f 0004 	mvn.w	r0, #4
 80025b2:	f7fd ff54 	bl	800045e <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 80025b6:	2200      	movs	r2, #0
 80025b8:	2100      	movs	r1, #0
 80025ba:	f06f 0003 	mvn.w	r0, #3
 80025be:	f7fd ff4e 	bl	800045e <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 80025c2:	2200      	movs	r2, #0
 80025c4:	2100      	movs	r1, #0
 80025c6:	f06f 0001 	mvn.w	r0, #1
 80025ca:	f7fd ff48 	bl	800045e <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 80025ce:	2200      	movs	r2, #0
 80025d0:	2100      	movs	r1, #0
 80025d2:	f04f 30ff 	mov.w	r0, #4294967295
 80025d6:	f7fd ff42 	bl	800045e <HAL_NVIC_SetPriority>

  /* Peripheral interrupt init */
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 0, 0);
 80025da:	2200      	movs	r2, #0
 80025dc:	2100      	movs	r1, #0
 80025de:	2005      	movs	r0, #5
 80025e0:	f7fd ff3d 	bl	800045e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 80025e4:	2005      	movs	r0, #5
 80025e6:	f7fd ff56 	bl	8000496 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80025ea:	bf00      	nop
 80025ec:	bd80      	pop	{r7, pc}
	...

080025f0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80025f0:	b480      	push	{r7}
 80025f2:	b085      	sub	sp, #20
 80025f4:	af00      	add	r7, sp, #0
 80025f6:	6078      	str	r0, [r7, #4]

  if(htim_base->Instance==TIM1)
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	4a15      	ldr	r2, [pc, #84]	; (8002654 <HAL_TIM_Base_MspInit+0x64>)
 80025fe:	4293      	cmp	r3, r2
 8002600:	d10e      	bne.n	8002620 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002602:	2300      	movs	r3, #0
 8002604:	60fb      	str	r3, [r7, #12]
 8002606:	4a14      	ldr	r2, [pc, #80]	; (8002658 <HAL_TIM_Base_MspInit+0x68>)
 8002608:	4b13      	ldr	r3, [pc, #76]	; (8002658 <HAL_TIM_Base_MspInit+0x68>)
 800260a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800260c:	f043 0301 	orr.w	r3, r3, #1
 8002610:	6453      	str	r3, [r2, #68]	; 0x44
 8002612:	4b11      	ldr	r3, [pc, #68]	; (8002658 <HAL_TIM_Base_MspInit+0x68>)
 8002614:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002616:	f003 0301 	and.w	r3, r3, #1
 800261a:	60fb      	str	r3, [r7, #12]
 800261c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800261e:	e012      	b.n	8002646 <HAL_TIM_Base_MspInit+0x56>
  else if(htim_base->Instance==TIM2)
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002628:	d10d      	bne.n	8002646 <HAL_TIM_Base_MspInit+0x56>
    __HAL_RCC_TIM2_CLK_ENABLE();
 800262a:	2300      	movs	r3, #0
 800262c:	60bb      	str	r3, [r7, #8]
 800262e:	4a0a      	ldr	r2, [pc, #40]	; (8002658 <HAL_TIM_Base_MspInit+0x68>)
 8002630:	4b09      	ldr	r3, [pc, #36]	; (8002658 <HAL_TIM_Base_MspInit+0x68>)
 8002632:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002634:	f043 0301 	orr.w	r3, r3, #1
 8002638:	6413      	str	r3, [r2, #64]	; 0x40
 800263a:	4b07      	ldr	r3, [pc, #28]	; (8002658 <HAL_TIM_Base_MspInit+0x68>)
 800263c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800263e:	f003 0301 	and.w	r3, r3, #1
 8002642:	60bb      	str	r3, [r7, #8]
 8002644:	68bb      	ldr	r3, [r7, #8]
}
 8002646:	bf00      	nop
 8002648:	3714      	adds	r7, #20
 800264a:	46bd      	mov	sp, r7
 800264c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002650:	4770      	bx	lr
 8002652:	bf00      	nop
 8002654:	40010000 	.word	0x40010000
 8002658:	40023800 	.word	0x40023800

0800265c <HAL_UART_MspInit>:
  }

}

void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800265c:	b580      	push	{r7, lr}
 800265e:	b088      	sub	sp, #32
 8002660:	af00      	add	r7, sp, #0
 8002662:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(huart->Instance==USART2)
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	4a12      	ldr	r2, [pc, #72]	; (80026b4 <HAL_UART_MspInit+0x58>)
 800266a:	4293      	cmp	r3, r2
 800266c:	d11d      	bne.n	80026aa <HAL_UART_MspInit+0x4e>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800266e:	2300      	movs	r3, #0
 8002670:	60bb      	str	r3, [r7, #8]
 8002672:	4a11      	ldr	r2, [pc, #68]	; (80026b8 <HAL_UART_MspInit+0x5c>)
 8002674:	4b10      	ldr	r3, [pc, #64]	; (80026b8 <HAL_UART_MspInit+0x5c>)
 8002676:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002678:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800267c:	6413      	str	r3, [r2, #64]	; 0x40
 800267e:	4b0e      	ldr	r3, [pc, #56]	; (80026b8 <HAL_UART_MspInit+0x5c>)
 8002680:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002682:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002686:	60bb      	str	r3, [r7, #8]
 8002688:	68bb      	ldr	r3, [r7, #8]
  
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800268a:	230c      	movs	r3, #12
 800268c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800268e:	2302      	movs	r3, #2
 8002690:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002692:	2301      	movs	r3, #1
 8002694:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002696:	2303      	movs	r3, #3
 8002698:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800269a:	2307      	movs	r3, #7
 800269c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800269e:	f107 030c 	add.w	r3, r7, #12
 80026a2:	4619      	mov	r1, r3
 80026a4:	4805      	ldr	r0, [pc, #20]	; (80026bc <HAL_UART_MspInit+0x60>)
 80026a6:	f7fd ff3b 	bl	8000520 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80026aa:	bf00      	nop
 80026ac:	3720      	adds	r7, #32
 80026ae:	46bd      	mov	sp, r7
 80026b0:	bd80      	pop	{r7, pc}
 80026b2:	bf00      	nop
 80026b4:	40004400 	.word	0x40004400
 80026b8:	40023800 	.word	0x40023800
 80026bc:	40020000 	.word	0x40020000

080026c0 <SVC_Handler>:

/**
* @brief This function handles System service call via SWI instruction.
*/
void SVC_Handler(void)
{
 80026c0:	b480      	push	{r7}
 80026c2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80026c4:	bf00      	nop
 80026c6:	46bd      	mov	sp, r7
 80026c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026cc:	4770      	bx	lr

080026ce <PendSV_Handler>:

/**
* @brief This function handles Pendable request for system service.
*/
void PendSV_Handler(void)
{
 80026ce:	b480      	push	{r7}
 80026d0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80026d2:	bf00      	nop
 80026d4:	46bd      	mov	sp, r7
 80026d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026da:	4770      	bx	lr

080026dc <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 80026dc:	b580      	push	{r7, lr}
 80026de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80026e0:	f7fd fdce 	bl	8000280 <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
 80026e4:	f7fd ff0e 	bl	8000504 <HAL_SYSTICK_IRQHandler>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80026e8:	bf00      	nop
 80026ea:	bd80      	pop	{r7, pc}

080026ec <RCC_IRQHandler>:

/**
* @brief This function handles RCC global interrupt.
*/
void RCC_IRQHandler(void)
{
 80026ec:	b480      	push	{r7}
 80026ee:	af00      	add	r7, sp, #0

  /* USER CODE END RCC_IRQn 0 */
  /* USER CODE BEGIN RCC_IRQn 1 */

  /* USER CODE END RCC_IRQn 1 */
}
 80026f0:	bf00      	nop
 80026f2:	46bd      	mov	sp, r7
 80026f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f8:	4770      	bx	lr
	...

080026fc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80026fc:	b480      	push	{r7}
 80026fe:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002700:	4a16      	ldr	r2, [pc, #88]	; (800275c <SystemInit+0x60>)
 8002702:	4b16      	ldr	r3, [pc, #88]	; (800275c <SystemInit+0x60>)
 8002704:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002708:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800270c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8002710:	4a13      	ldr	r2, [pc, #76]	; (8002760 <SystemInit+0x64>)
 8002712:	4b13      	ldr	r3, [pc, #76]	; (8002760 <SystemInit+0x64>)
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	f043 0301 	orr.w	r3, r3, #1
 800271a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800271c:	4b10      	ldr	r3, [pc, #64]	; (8002760 <SystemInit+0x64>)
 800271e:	2200      	movs	r2, #0
 8002720:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8002722:	4a0f      	ldr	r2, [pc, #60]	; (8002760 <SystemInit+0x64>)
 8002724:	4b0e      	ldr	r3, [pc, #56]	; (8002760 <SystemInit+0x64>)
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 800272c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002730:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8002732:	4b0b      	ldr	r3, [pc, #44]	; (8002760 <SystemInit+0x64>)
 8002734:	4a0b      	ldr	r2, [pc, #44]	; (8002764 <SystemInit+0x68>)
 8002736:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8002738:	4a09      	ldr	r2, [pc, #36]	; (8002760 <SystemInit+0x64>)
 800273a:	4b09      	ldr	r3, [pc, #36]	; (8002760 <SystemInit+0x64>)
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002742:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8002744:	4b06      	ldr	r3, [pc, #24]	; (8002760 <SystemInit+0x64>)
 8002746:	2200      	movs	r2, #0
 8002748:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800274a:	4b04      	ldr	r3, [pc, #16]	; (800275c <SystemInit+0x60>)
 800274c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002750:	609a      	str	r2, [r3, #8]
#endif
}
 8002752:	bf00      	nop
 8002754:	46bd      	mov	sp, r7
 8002756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800275a:	4770      	bx	lr
 800275c:	e000ed00 	.word	0xe000ed00
 8002760:	40023800 	.word	0x40023800
 8002764:	24003010 	.word	0x24003010

08002768 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002768:	f8df d034 	ldr.w	sp, [pc, #52]	; 80027a0 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 800276c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800276e:	e003      	b.n	8002778 <LoopCopyDataInit>

08002770 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8002770:	4b0c      	ldr	r3, [pc, #48]	; (80027a4 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8002772:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8002774:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8002776:	3104      	adds	r1, #4

08002778 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8002778:	480b      	ldr	r0, [pc, #44]	; (80027a8 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800277a:	4b0c      	ldr	r3, [pc, #48]	; (80027ac <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 800277c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800277e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8002780:	d3f6      	bcc.n	8002770 <CopyDataInit>
  ldr  r2, =_sbss
 8002782:	4a0b      	ldr	r2, [pc, #44]	; (80027b0 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8002784:	e002      	b.n	800278c <LoopFillZerobss>

08002786 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8002786:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8002788:	f842 3b04 	str.w	r3, [r2], #4

0800278c <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800278c:	4b09      	ldr	r3, [pc, #36]	; (80027b4 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800278e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8002790:	d3f9      	bcc.n	8002786 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8002792:	f7ff ffb3 	bl	80026fc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002796:	f000 f811 	bl	80027bc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800279a:	f7ff fc4b 	bl	8002034 <main>
  bx  lr    
 800279e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80027a0:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 80027a4:	0800284c 	.word	0x0800284c
  ldr  r0, =_sdata
 80027a8:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80027ac:	20000018 	.word	0x20000018
  ldr  r2, =_sbss
 80027b0:	20000018 	.word	0x20000018
  ldr  r3, = _ebss
 80027b4:	20000100 	.word	0x20000100

080027b8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80027b8:	e7fe      	b.n	80027b8 <ADC_IRQHandler>
	...

080027bc <__libc_init_array>:
 80027bc:	b570      	push	{r4, r5, r6, lr}
 80027be:	4e0d      	ldr	r6, [pc, #52]	; (80027f4 <__libc_init_array+0x38>)
 80027c0:	4c0d      	ldr	r4, [pc, #52]	; (80027f8 <__libc_init_array+0x3c>)
 80027c2:	1ba4      	subs	r4, r4, r6
 80027c4:	10a4      	asrs	r4, r4, #2
 80027c6:	2500      	movs	r5, #0
 80027c8:	42a5      	cmp	r5, r4
 80027ca:	d109      	bne.n	80027e0 <__libc_init_array+0x24>
 80027cc:	4e0b      	ldr	r6, [pc, #44]	; (80027fc <__libc_init_array+0x40>)
 80027ce:	4c0c      	ldr	r4, [pc, #48]	; (8002800 <__libc_init_array+0x44>)
 80027d0:	f000 f818 	bl	8002804 <_init>
 80027d4:	1ba4      	subs	r4, r4, r6
 80027d6:	10a4      	asrs	r4, r4, #2
 80027d8:	2500      	movs	r5, #0
 80027da:	42a5      	cmp	r5, r4
 80027dc:	d105      	bne.n	80027ea <__libc_init_array+0x2e>
 80027de:	bd70      	pop	{r4, r5, r6, pc}
 80027e0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80027e4:	4798      	blx	r3
 80027e6:	3501      	adds	r5, #1
 80027e8:	e7ee      	b.n	80027c8 <__libc_init_array+0xc>
 80027ea:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80027ee:	4798      	blx	r3
 80027f0:	3501      	adds	r5, #1
 80027f2:	e7f2      	b.n	80027da <__libc_init_array+0x1e>
 80027f4:	08002844 	.word	0x08002844
 80027f8:	08002844 	.word	0x08002844
 80027fc:	08002844 	.word	0x08002844
 8002800:	08002848 	.word	0x08002848

08002804 <_init>:
 8002804:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002806:	bf00      	nop
 8002808:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800280a:	bc08      	pop	{r3}
 800280c:	469e      	mov	lr, r3
 800280e:	4770      	bx	lr

08002810 <_fini>:
 8002810:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002812:	bf00      	nop
 8002814:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002816:	bc08      	pop	{r3}
 8002818:	469e      	mov	lr, r3
 800281a:	4770      	bx	lr
