============================================================
  Generated by:           Encounter(R) RTL Compiler v14.10-s022_1
  Generated on:           Jul 25 2021  12:44:39 pm
  Module:                 dsc_serial_mul_synth
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                                  Leakage    Dynamic     Total   
         Instance          Cells Power(nW)  Power(nW)  Power(nW) 
-----------------------------------------------------------------
dsc_serial_mul_synth         119  3930.416 256784.455 260714.871 
  TOP                        119  3930.416 248007.645 251938.061 
    stoch2bin                 43  1737.943  88733.077  90471.021 
    genblk1[3].genblk1.sng    19   551.229  32751.962  33303.191 
      ctr                     13   520.139  30642.309  31162.449 
    genblk1[0].genblk1.sng    18   531.475  40771.444  41302.919 
      ctr                     12   500.386  38787.291  39287.677 
    genblk1[1].genblk1.sng    18   531.475  40773.594  41305.069 
      ctr                     12   500.386  38773.396  39273.782 
    genblk1[2].genblk1.sng    18   531.475  41262.962  41794.437 
      ctr                     12   500.386  39279.725  39780.110 

