-- Catapult Ultra Synthesis: Report                                              
-- ------------------------- ---------------------------------------------------
-- Version:                  10.5c/896140 Production Release                     
-- Build Date:               Sun Sep  6 22:45:38 PDT 2020                        
                                                                                 
-- Generated by:             r0678912@amazone.esat.kuleuven.be                   
-- Generated date:           Tue Jul 20 21:57:54 CEST 2021                       

Solution Settings: mac.v7
  Current state: schedule
  Project: Catapult
  
  Design Input Files Specified
    $PROJECT_HOME/mac.cpp
      $PROJECT_HOME/mac.h
        $MGC_HOME/shared/include/ac_int.h
        $MGC_HOME/shared/include/ac_fixed.h
        $MGC_HOME/shared/include/ac_channel.h
      $MGC_HOME/shared/include/mc_scverify.h
    $PROJECT_HOME/tb.cpp
  
  Processes/Blocks in Design
    Process       Real Operation(s) count Latency Throughput Reset Length II Comments 
    ------------- ----------------------- ------- ---------- ------------ -- --------
    /mac/core                          10       1          1            0  0          
    Design Total:                      10       1          1            0  1          
    
  Clock Information
    Clock Signal Edge   Period Sharing Alloc (%) Uncertainty Used by Processes/Blocks 
    ------------ ------ ------ ----------------- ----------- ------------------------
    clk          rising 10.000             20.00    0.000000 /mac/core                
    
  I/O Data Ranges
    Port                    Mode DeclType DeclWidth DeclRange ActType ActWidth ActRange 
    ----------------------- ---- -------- --------- --------- ------- -------- --------
    clk                     IN   Unsigned         1                                     
    rst                     IN   Unsigned         1                                     
    data_in0:rsc.dat        IN   Unsigned         8                                     
    data_in1:rsc.dat        IN   Unsigned         8                                     
    data_psum:rsc.dat       IN   Unsigned        16                                     
    data_in0:rsc.triosy.lz  OUT  Unsigned         1                                     
    data_in1:rsc.triosy.lz  OUT  Unsigned         1                                     
    data_psum:rsc.triosy.lz OUT  Unsigned         1                                     
    data_out:rsc.dat        OUT  Unsigned        16                                     
    data_out:rsc.triosy.lz  OUT  Unsigned         1                                     
    
  Memory Resources
    Resource Name: /mac/data_in0:rsc
      Memory Component: ccs_in                       Size:         1 x 8
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable      Indices Phys Memory Address     
      ------------- ------- -----------------------
      /mac/data_in0     0:7 00000000-00000000 (0-0) 
      
    Resource Name: /mac/data_in1:rsc
      Memory Component: ccs_in                       Size:         1 x 8
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable      Indices Phys Memory Address     
      ------------- ------- -----------------------
      /mac/data_in1     0:7 00000000-00000000 (0-0) 
      
    Resource Name: /mac/data_psum:rsc
      Memory Component: ccs_in                       Size:         1 x 16
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable       Indices Phys Memory Address     
      -------------- ------- -----------------------
      /mac/data_psum    0:15 00000000-00000000 (0-0) 
      
    Resource Name: /mac/data_out:rsc
      Memory Component: ccs_out                      Size:         1 x 16
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable      Indices Phys Memory Address     
      ------------- ------- -----------------------
      /mac/data_out    0:15 00000000-00000000 (0-0) 
      
  C++ to Interface Mappings
    C++ Field Interface Range Range Expression Expression Limits 
    --------- --------------- ---------------- -----------------
    
  Multi-Cycle (Combinational) Component Usage
    Instance Component Name Delay 
    -------- -------------- -----
    
  Loops
    Process   Loop             Iterations C-Steps Total Cycles  Duration  Unroll Init Comments 
    --------- ---------------- ---------- ------- ------------- --------- ------ ---- --------
    /mac/core core:rlp           Infinite       0            2  20.00 ns                       
    /mac/core  main              Infinite       2            2  20.00 ns            1          
    
  Loop Execution Profile
    Process   Loop             Total Cycles % of Overall Design Cycles Throughput Cycles Comments 
    --------- ---------------- ------------ -------------------------- ----------------- --------
    /mac/core core:rlp                   0                        0.00                1           
    /mac/core  main                      2                      100.00                1           
    
  End of Report
