SET_FLAG MODE BATCH
SET_FLAG STANDALONE_MODE TRUE
SET_PREFERENCE ipi_mode yes
SET_PREFERENCE is_ip_locked false
SET_PREFERENCE devicefamily artix7
SET_PREFERENCE device xc7a100t
SET_PREFERENCE speedgrade -1
SET_PREFERENCE package csg324
SET_PREFERENCE verilogsim true
SET_PREFERENCE vhdlsim false
SET_PREFERENCE designentry Verilog
SET_PREFERENCE outputdirectory d:/FPGA/Trash/sd_fat32_2.0/sd_fat32_2.0.srcs/sources_1/bd/sd_fat32_controller/ip/sd_fat32_controller_mig_7series_0_1/_tmp/
SET_PREFERENCE subworkingdirectory d:/FPGA/Trash/sd_fat32_2.0/sd_fat32_2.0.srcs/sources_1/bd/sd_fat32_controller/ip/sd_fat32_controller_mig_7series_0_1/_tmp/
SET_PREFERENCE flowvendor Other
SET_PREFERENCE tool vivado
SET_PREFERENCE compnamestatus 0
SET_PARAMETER component_name sd_fat32_controller_mig_7series_0_1
SET_PARAMETER xml_input_file D:/FPGA/Trash/sd_fat32_2.0/sd_fat32_2.0.srcs/sources_1/bd/sd_fat32_controller/ip/sd_fat32_controller_mig_7series_0_1/board.prj
SET_PARAMETER data_dir_path c:/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4
SET_CORE_NAME Memory Interface Generator (MIG 7 Series)
SET_CORE_VERSION 2.3
SET_CORE_VLNV xilinx.com:ip:mig_7series:2.3
SET_CORE_PATH c:/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4
SET_CORE_DATASHEET c:/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4/data/docs/ds176_7series_MIS.pdf
