

================================================================
== Vitis HLS Report for 'Loop_row_loop_proc1'
================================================================
* Date:           Wed Oct 22 18:21:26 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        BaGr_Removal_AXIs_ver3
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.074 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    76825|    76825|  0.768 ms|  0.768 ms|  76825|  76825|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- row_loop_col_loop  |    76823|    76823|        25|          1|          1|  76800|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 25


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 25
* Pipeline : 1
  Pipeline-0 : II = 1, D = 25, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.20>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%x = alloca i32 1"   --->   Operation 28 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%y_1 = alloca i32 1"   --->   Operation 29 'alloca' 'y_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 30 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i24 %output_stream_V_data_V, i3 %output_stream_V_keep_V, i3 %output_stream_V_strb_V, i1 %output_stream_V_user_V, i1 %output_stream_V_last_V, i1 %output_stream_V_id_V, i1 %output_stream_V_dest_V, void @empty_3"   --->   Operation 31 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i24 %input_stream_V_data_V, i3 %input_stream_V_keep_V, i3 %input_stream_V_strb_V, i1 %input_stream_V_user_V, i1 %input_stream_V_last_V, i1 %input_stream_V_id_V, i1 %input_stream_V_dest_V, void @empty_6"   --->   Operation 32 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %output_stream_V_dest_V, i1 %output_stream_V_id_V, i1 %output_stream_V_last_V, i1 %output_stream_V_user_V, i3 %output_stream_V_strb_V, i3 %output_stream_V_keep_V, i24 %output_stream_V_data_V, void @empty_4, i32 1, i32 1, void @empty_8, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %input_stream_V_dest_V, i1 %input_stream_V_id_V, i1 %input_stream_V_last_V, i1 %input_stream_V_user_V, i3 %input_stream_V_strb_V, i3 %input_stream_V_keep_V, i24 %input_stream_V_data_V, void @empty_4, i32 1, i32 1, void @empty_8, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%threshold_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %threshold"   --->   Operation 35 'read' 'threshold_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (1.58ns)   --->   "%store_ln0 = store i17 0, i17 %indvar_flatten"   --->   Operation 36 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 38 [1/1] (1.58ns)   --->   "%store_ln0 = store i9 0, i9 %x"   --->   Operation 38 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body19.i.i"   --->   Operation 39 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i17 %indvar_flatten" [BackGrRemoval.cpp:141]   --->   Operation 40 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (2.10ns)   --->   "%icmp_ln141 = icmp_eq  i17 %indvar_flatten_load, i17 76800" [BackGrRemoval.cpp:141]   --->   Operation 41 'icmp' 'icmp_ln141' <Predicate = true> <Delay = 2.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (2.10ns)   --->   "%add_ln141 = add i17 %indvar_flatten_load, i17 1" [BackGrRemoval.cpp:141]   --->   Operation 42 'add' 'add_ln141' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln141 = br i1 %icmp_ln141, void %for.inc158.i.i, void %BackGrRemovalStream_for.cond.i.exit.exitStub" [BackGrRemoval.cpp:141]   --->   Operation 43 'br' 'br_ln141' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%x_load = load i9 %x" [BackGrRemoval.cpp:143]   --->   Operation 44 'load' 'x_load' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (1.82ns)   --->   "%icmp_ln143 = icmp_eq  i9 %x_load, i9 320" [BackGrRemoval.cpp:143]   --->   Operation 45 'icmp' 'icmp_ln143' <Predicate = (!icmp_ln141)> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.96ns)   --->   "%select_ln141 = select i1 %icmp_ln143, i9 0, i9 %x_load" [BackGrRemoval.cpp:141]   --->   Operation 46 'select' 'select_ln141' <Predicate = (!icmp_ln141)> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln143 = zext i9 %select_ln141" [BackGrRemoval.cpp:143]   --->   Operation 47 'zext' 'zext_ln143' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%empty = read i34 @_ssdm_op_Read.axis.volatile.i24P0A.i3P0A.i3P0A.i1P0A.i1P0A.i1P0A.i1P0A, i24 %input_stream_V_data_V, i3 %input_stream_V_keep_V, i3 %input_stream_V_strb_V, i1 %input_stream_V_user_V, i1 %input_stream_V_last_V, i1 %input_stream_V_id_V, i1 %input_stream_V_dest_V" [BackGrRemoval.cpp:146]   --->   Operation 48 'read' 'empty' <Predicate = (!icmp_ln141)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%pixel_in_data_V = extractvalue i34 %empty" [BackGrRemoval.cpp:146]   --->   Operation 49 'extractvalue' 'pixel_in_data_V' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%px_r = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %pixel_in_data_V, i32 16, i32 23" [BackGrRemoval.cpp:148]   --->   Operation 50 'partselect' 'px_r' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%px_g = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %pixel_in_data_V, i32 8, i32 15" [BackGrRemoval.cpp:149]   --->   Operation 51 'partselect' 'px_g' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%px_b = trunc i24 %pixel_in_data_V" [BackGrRemoval.cpp:150]   --->   Operation 52 'trunc' 'px_b' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (1.91ns)   --->   "%icmp_ln9 = icmp_ult  i8 %px_g, i8 %px_b" [RGB2HSV.cpp:9->BackGrRemoval.cpp:155]   --->   Operation 53 'icmp' 'icmp_ln9' <Predicate = (!icmp_ln141)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node max_1)   --->   "%xor_ln9 = xor i1 %icmp_ln9, i1 1" [RGB2HSV.cpp:9->BackGrRemoval.cpp:155]   --->   Operation 54 'xor' 'xor_ln9' <Predicate = (!icmp_ln141)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (1.24ns) (out node of the LUT)   --->   "%max_1 = select i1 %xor_ln9, i8 %px_g, i8 %px_b" [RGB2HSV.cpp:9->BackGrRemoval.cpp:155]   --->   Operation 55 'select' 'max_1' <Predicate = (!icmp_ln141)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (1.91ns)   --->   "%icmp_ln10 = icmp_ult  i8 %px_r, i8 %max_1" [RGB2HSV.cpp:10->BackGrRemoval.cpp:155]   --->   Operation 56 'icmp' 'icmp_ln10' <Predicate = (!icmp_ln141)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (1.91ns)   --->   "%icmp_ln17 = icmp_ult  i8 %px_b, i8 %px_g" [RGB2HSV.cpp:17->BackGrRemoval.cpp:156]   --->   Operation 57 'icmp' 'icmp_ln17' <Predicate = (!icmp_ln141)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node min_1)   --->   "%xor_ln17 = xor i1 %icmp_ln17, i1 1" [RGB2HSV.cpp:17->BackGrRemoval.cpp:156]   --->   Operation 58 'xor' 'xor_ln17' <Predicate = (!icmp_ln141)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (1.24ns) (out node of the LUT)   --->   "%min_1 = select i1 %xor_ln17, i8 %px_g, i8 %px_b" [RGB2HSV.cpp:17->BackGrRemoval.cpp:156]   --->   Operation 59 'select' 'min_1' <Predicate = (!icmp_ln141)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (1.91ns)   --->   "%icmp_ln18 = icmp_ult  i8 %min_1, i8 %px_r" [RGB2HSV.cpp:18->BackGrRemoval.cpp:156]   --->   Operation 60 'icmp' 'icmp_ln18' <Predicate = (!icmp_ln141)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_8_addr = getelementptr i8 %BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_8, i64 0, i64 %zext_ln143" [BackGrRemoval.cpp:172]   --->   Operation 61 'getelementptr' 'BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_8_addr' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_7_addr = getelementptr i8 %BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_7, i64 0, i64 %zext_ln143" [BackGrRemoval.cpp:172]   --->   Operation 62 'getelementptr' 'BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_7_addr' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_6_addr = getelementptr i8 %BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_6, i64 0, i64 %zext_ln143" [BackGrRemoval.cpp:172]   --->   Operation 63 'getelementptr' 'BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_6_addr' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_5_addr = getelementptr i8 %BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_5, i64 0, i64 %zext_ln143" [BackGrRemoval.cpp:172]   --->   Operation 64 'getelementptr' 'BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_5_addr' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_4_addr = getelementptr i8 %BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_4, i64 0, i64 %zext_ln143" [BackGrRemoval.cpp:172]   --->   Operation 65 'getelementptr' 'BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_4_addr' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_3_addr = getelementptr i8 %BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_3, i64 0, i64 %zext_ln143" [BackGrRemoval.cpp:172]   --->   Operation 66 'getelementptr' 'BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_3_addr' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_2_addr = getelementptr i8 %BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_2, i64 0, i64 %zext_ln143" [BackGrRemoval.cpp:172]   --->   Operation 67 'getelementptr' 'BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_2_addr' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_1_addr = getelementptr i8 %BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_1, i64 0, i64 %zext_ln143" [BackGrRemoval.cpp:172]   --->   Operation 68 'getelementptr' 'BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_1_addr' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_addr = getelementptr i8 %BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line, i64 0, i64 %zext_ln143" [BackGrRemoval.cpp:172]   --->   Operation 69 'getelementptr' 'BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_addr' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1 = getelementptr i8 %p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E, i64 0, i64 %zext_ln143" [BackGrRemoval.cpp:172]   --->   Operation 70 'getelementptr' 'p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_1 : Operation 71 [2/2] (3.25ns)   --->   "%h_neighbor_1 = load i9 %BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_7_addr" [BackGrRemoval.cpp:172]   --->   Operation 71 'load' 'h_neighbor_1' <Predicate = (!icmp_ln141)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_1 : Operation 72 [2/2] (3.25ns)   --->   "%h_neighbor_2 = load i9 %BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_6_addr" [BackGrRemoval.cpp:172]   --->   Operation 72 'load' 'h_neighbor_2' <Predicate = (!icmp_ln141)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_1 : Operation 73 [2/2] (3.25ns)   --->   "%h_neighbor_3 = load i9 %BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_5_addr" [BackGrRemoval.cpp:172]   --->   Operation 73 'load' 'h_neighbor_3' <Predicate = (!icmp_ln141)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_1 : Operation 74 [2/2] (3.25ns)   --->   "%h_neighbor_4 = load i9 %BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_4_addr" [BackGrRemoval.cpp:172]   --->   Operation 74 'load' 'h_neighbor_4' <Predicate = (!icmp_ln141)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_1 : Operation 75 [2/2] (3.25ns)   --->   "%h_neighbor_5 = load i9 %BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_3_addr" [BackGrRemoval.cpp:172]   --->   Operation 75 'load' 'h_neighbor_5' <Predicate = (!icmp_ln141)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_1 : Operation 76 [2/2] (3.25ns)   --->   "%h_neighbor_6 = load i9 %BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_2_addr" [BackGrRemoval.cpp:172]   --->   Operation 76 'load' 'h_neighbor_6' <Predicate = (!icmp_ln141)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_1 : Operation 77 [2/2] (3.25ns)   --->   "%h_neighbor_7 = load i9 %BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_1_addr" [BackGrRemoval.cpp:172]   --->   Operation 77 'load' 'h_neighbor_7' <Predicate = (!icmp_ln141)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_1 : Operation 78 [2/2] (3.25ns)   --->   "%h_neighbor_8 = load i9 %BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_addr" [BackGrRemoval.cpp:172]   --->   Operation 78 'load' 'h_neighbor_8' <Predicate = (!icmp_ln141)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_1 : Operation 79 [2/2] (3.25ns)   --->   "%h_neighbor_9 = load i9 %p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1" [BackGrRemoval.cpp:172]   --->   Operation 79 'load' 'h_neighbor_9' <Predicate = (!icmp_ln141)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_1 : Operation 80 [1/1] (1.82ns)   --->   "%add_ln143 = add i9 %select_ln141, i9 1" [BackGrRemoval.cpp:143]   --->   Operation 80 'add' 'add_ln143' <Predicate = (!icmp_ln141)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (1.58ns)   --->   "%store_ln143 = store i17 %add_ln141, i17 %indvar_flatten" [BackGrRemoval.cpp:143]   --->   Operation 81 'store' 'store_ln143' <Predicate = (!icmp_ln141)> <Delay = 1.58>
ST_1 : Operation 82 [1/1] (1.58ns)   --->   "%store_ln143 = store i9 %add_ln143, i9 %x" [BackGrRemoval.cpp:143]   --->   Operation 82 'store' 'store_ln143' <Predicate = (!icmp_ln141)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 7.06>
ST_2 : Operation 83 [1/1] (1.24ns)   --->   "%max_3 = select i1 %icmp_ln10, i8 %max_1, i8 %px_r" [RGB2HSV.cpp:10->BackGrRemoval.cpp:155]   --->   Operation 83 'select' 'max_3' <Predicate = (!icmp_ln141)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node min_3)   --->   "%xor_ln18 = xor i1 %icmp_ln18, i1 1" [RGB2HSV.cpp:18->BackGrRemoval.cpp:156]   --->   Operation 84 'xor' 'xor_ln18' <Predicate = (!icmp_ln141)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (1.24ns) (out node of the LUT)   --->   "%min_3 = select i1 %xor_ln18, i8 %px_r, i8 %min_1" [RGB2HSV.cpp:18->BackGrRemoval.cpp:156]   --->   Operation 85 'select' 'min_3' <Predicate = (!icmp_ln141)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (1.91ns)   --->   "%diff = sub i8 %max_3, i8 %min_3" [BackGrRemoval.cpp:157]   --->   Operation 86 'sub' 'diff' <Predicate = (!icmp_ln141)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (1.91ns)   --->   "%icmp_ln160 = icmp_eq  i8 %max_3, i8 %min_3" [BackGrRemoval.cpp:160]   --->   Operation 87 'icmp' 'icmp_ln160' <Predicate = (!icmp_ln141)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (1.82ns)   --->   "%br_ln160 = br i1 %icmp_ln160, void %if.else.i.i, void %if.end82.i.i_ifconv" [BackGrRemoval.cpp:160]   --->   Operation 88 'br' 'br_ln160' <Predicate = (!icmp_ln141)> <Delay = 1.82>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %diff, i32 1, i32 7" [BackGrRemoval.cpp:162]   --->   Operation 89 'partselect' 'lshr_ln' <Predicate = (!icmp_ln141 & !icmp_ln160)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln161 = br i1 %icmp_ln10, void %if.then42.i.i, void %if.else52.i.i" [BackGrRemoval.cpp:161]   --->   Operation 90 'br' 'br_ln161' <Predicate = (!icmp_ln141 & !icmp_ln160)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln161_1 = zext i8 %px_b" [BackGrRemoval.cpp:161]   --->   Operation 91 'zext' 'zext_ln161_1' <Predicate = (!icmp_ln141 & !icmp_ln160 & !icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln161 = zext i8 %px_g" [BackGrRemoval.cpp:161]   --->   Operation 92 'zext' 'zext_ln161' <Predicate = (!icmp_ln141 & !icmp_ln160 & !icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (1.91ns)   --->   "%sub_ln161 = sub i9 %zext_ln161, i9 %zext_ln161_1" [BackGrRemoval.cpp:161]   --->   Operation 93 'sub' 'sub_ln161' <Predicate = (!icmp_ln141 & !icmp_ln160 & !icmp_ln10)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i9.i6, i9 %sub_ln161, i6 0" [BackGrRemoval.cpp:161]   --->   Operation 94 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln141 & !icmp_ln160 & !icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%sext_ln161 = sext i15 %shl_ln" [BackGrRemoval.cpp:161]   --->   Operation 95 'sext' 'sext_ln161' <Predicate = (!icmp_ln141 & !icmp_ln160 & !icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%shl_ln161_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %sub_ln161, i2 0" [BackGrRemoval.cpp:161]   --->   Operation 96 'bitconcatenate' 'shl_ln161_1' <Predicate = (!icmp_ln141 & !icmp_ln160 & !icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%sext_ln161_1 = sext i11 %shl_ln161_1" [BackGrRemoval.cpp:161]   --->   Operation 97 'sext' 'sext_ln161_1' <Predicate = (!icmp_ln141 & !icmp_ln160 & !icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln161_1 = sub i16 %sext_ln161, i16 %sext_ln161_1" [BackGrRemoval.cpp:161]   --->   Operation 98 'sub' 'sub_ln161_1' <Predicate = (!icmp_ln141 & !icmp_ln160 & !icmp_ln10)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln161_2 = zext i7 %lshr_ln" [BackGrRemoval.cpp:161]   --->   Operation 99 'zext' 'zext_ln161_2' <Predicate = (!icmp_ln141 & !icmp_ln160 & !icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln161 = add i16 %sub_ln161_1, i16 %zext_ln161_2" [BackGrRemoval.cpp:161]   --->   Operation 100 'add' 'add_ln161' <Predicate = (!icmp_ln141 & !icmp_ln160 & !icmp_ln10)> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 101 [1/1] (1.91ns)   --->   "%icmp_ln162 = icmp_eq  i8 %max_3, i8 %px_g" [BackGrRemoval.cpp:162]   --->   Operation 101 'icmp' 'icmp_ln162' <Predicate = (!icmp_ln141 & !icmp_ln160 & icmp_ln10)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln162 = br i1 %icmp_ln162, void %if.else68.i.i, void %if.then55.i.i" [BackGrRemoval.cpp:162]   --->   Operation 102 'br' 'br_ln162' <Predicate = (!icmp_ln141 & !icmp_ln160 & icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln163_1 = zext i8 %px_g" [BackGrRemoval.cpp:163]   --->   Operation 103 'zext' 'zext_ln163_1' <Predicate = (!icmp_ln141 & !icmp_ln160 & icmp_ln10 & !icmp_ln162)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln163 = zext i8 %px_r" [BackGrRemoval.cpp:163]   --->   Operation 104 'zext' 'zext_ln163' <Predicate = (!icmp_ln141 & !icmp_ln160 & icmp_ln10 & !icmp_ln162)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (1.91ns)   --->   "%sub_ln163 = sub i9 %zext_ln163, i9 %zext_ln163_1" [BackGrRemoval.cpp:163]   --->   Operation 105 'sub' 'sub_ln163' <Predicate = (!icmp_ln141 & !icmp_ln160 & icmp_ln10 & !icmp_ln162)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i9.i6, i9 %sub_ln163, i6 0" [BackGrRemoval.cpp:163]   --->   Operation 106 'bitconcatenate' 'shl_ln2' <Predicate = (!icmp_ln141 & !icmp_ln160 & icmp_ln10 & !icmp_ln162)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%sext_ln163 = sext i15 %shl_ln2" [BackGrRemoval.cpp:163]   --->   Operation 107 'sext' 'sext_ln163' <Predicate = (!icmp_ln141 & !icmp_ln160 & icmp_ln10 & !icmp_ln162)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%shl_ln163_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %sub_ln163, i2 0" [BackGrRemoval.cpp:163]   --->   Operation 108 'bitconcatenate' 'shl_ln163_1' <Predicate = (!icmp_ln141 & !icmp_ln160 & icmp_ln10 & !icmp_ln162)> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln163_1 = sext i11 %shl_ln163_1" [BackGrRemoval.cpp:163]   --->   Operation 109 'sext' 'sext_ln163_1' <Predicate = (!icmp_ln141 & !icmp_ln160 & icmp_ln10 & !icmp_ln162)> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln163_1 = sub i16 %sext_ln163, i16 %sext_ln163_1" [BackGrRemoval.cpp:163]   --->   Operation 110 'sub' 'sub_ln163_1' <Predicate = (!icmp_ln141 & !icmp_ln160 & icmp_ln10 & !icmp_ln162)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln163_2 = zext i7 %lshr_ln" [BackGrRemoval.cpp:163]   --->   Operation 111 'zext' 'zext_ln163_2' <Predicate = (!icmp_ln141 & !icmp_ln160 & icmp_ln10 & !icmp_ln162)> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln163 = add i16 %sub_ln163_1, i16 %zext_ln163_2" [BackGrRemoval.cpp:163]   --->   Operation 112 'add' 'add_ln163' <Predicate = (!icmp_ln141 & !icmp_ln160 & icmp_ln10 & !icmp_ln162)> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln162 = zext i8 %px_r" [BackGrRemoval.cpp:162]   --->   Operation 113 'zext' 'zext_ln162' <Predicate = (!icmp_ln141 & !icmp_ln160 & icmp_ln10 & icmp_ln162)> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln162_1 = zext i8 %px_b" [BackGrRemoval.cpp:162]   --->   Operation 114 'zext' 'zext_ln162_1' <Predicate = (!icmp_ln141 & !icmp_ln160 & icmp_ln10 & icmp_ln162)> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (1.91ns)   --->   "%sub_ln162 = sub i9 %zext_ln162_1, i9 %zext_ln162" [BackGrRemoval.cpp:162]   --->   Operation 115 'sub' 'sub_ln162' <Predicate = (!icmp_ln141 & !icmp_ln160 & icmp_ln10 & icmp_ln162)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i9.i6, i9 %sub_ln162, i6 0" [BackGrRemoval.cpp:162]   --->   Operation 116 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln141 & !icmp_ln160 & icmp_ln10 & icmp_ln162)> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%sext_ln162 = sext i15 %shl_ln1" [BackGrRemoval.cpp:162]   --->   Operation 117 'sext' 'sext_ln162' <Predicate = (!icmp_ln141 & !icmp_ln160 & icmp_ln10 & icmp_ln162)> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%shl_ln162_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %sub_ln162, i2 0" [BackGrRemoval.cpp:162]   --->   Operation 118 'bitconcatenate' 'shl_ln162_1' <Predicate = (!icmp_ln141 & !icmp_ln160 & icmp_ln10 & icmp_ln162)> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%sext_ln162_1 = sext i11 %shl_ln162_1" [BackGrRemoval.cpp:162]   --->   Operation 119 'sext' 'sext_ln162_1' <Predicate = (!icmp_ln141 & !icmp_ln160 & icmp_ln10 & icmp_ln162)> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln162_1 = sub i16 %sext_ln162, i16 %sext_ln162_1" [BackGrRemoval.cpp:162]   --->   Operation 120 'sub' 'sub_ln162_1' <Predicate = (!icmp_ln141 & !icmp_ln160 & icmp_ln10 & icmp_ln162)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln162_2 = zext i7 %lshr_ln" [BackGrRemoval.cpp:162]   --->   Operation 121 'zext' 'zext_ln162_2' <Predicate = (!icmp_ln141 & !icmp_ln160 & icmp_ln10 & icmp_ln162)> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln162 = add i16 %sub_ln162_1, i16 %zext_ln162_2" [BackGrRemoval.cpp:162]   --->   Operation 122 'add' 'add_ln162' <Predicate = (!icmp_ln141 & !icmp_ln160 & icmp_ln10 & icmp_ln162)> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 123 [2/2] (3.25ns)   --->   "%h_neighbor = load i9 %BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_8_addr" [BackGrRemoval.cpp:172]   --->   Operation 123 'load' 'h_neighbor' <Predicate = (!icmp_ln141)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_2 : Operation 124 [1/2] (3.25ns)   --->   "%h_neighbor_1 = load i9 %BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_7_addr" [BackGrRemoval.cpp:172]   --->   Operation 124 'load' 'h_neighbor_1' <Predicate = (!icmp_ln141)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_2 : Operation 125 [1/2] (3.25ns)   --->   "%h_neighbor_2 = load i9 %BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_6_addr" [BackGrRemoval.cpp:172]   --->   Operation 125 'load' 'h_neighbor_2' <Predicate = (!icmp_ln141)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_2 : Operation 126 [1/2] (3.25ns)   --->   "%h_neighbor_3 = load i9 %BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_5_addr" [BackGrRemoval.cpp:172]   --->   Operation 126 'load' 'h_neighbor_3' <Predicate = (!icmp_ln141)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_2 : Operation 127 [1/2] (3.25ns)   --->   "%h_neighbor_4 = load i9 %BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_4_addr" [BackGrRemoval.cpp:172]   --->   Operation 127 'load' 'h_neighbor_4' <Predicate = (!icmp_ln141)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_2 : Operation 128 [1/2] (3.25ns)   --->   "%h_neighbor_5 = load i9 %BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_3_addr" [BackGrRemoval.cpp:172]   --->   Operation 128 'load' 'h_neighbor_5' <Predicate = (!icmp_ln141)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_2 : Operation 129 [1/2] (3.25ns)   --->   "%h_neighbor_6 = load i9 %BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_2_addr" [BackGrRemoval.cpp:172]   --->   Operation 129 'load' 'h_neighbor_6' <Predicate = (!icmp_ln141)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_2 : Operation 130 [1/2] (3.25ns)   --->   "%h_neighbor_7 = load i9 %BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_1_addr" [BackGrRemoval.cpp:172]   --->   Operation 130 'load' 'h_neighbor_7' <Predicate = (!icmp_ln141)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_2 : Operation 131 [1/2] (3.25ns)   --->   "%h_neighbor_8 = load i9 %BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_addr" [BackGrRemoval.cpp:172]   --->   Operation 131 'load' 'h_neighbor_8' <Predicate = (!icmp_ln141)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_2 : Operation 132 [1/2] (3.25ns)   --->   "%h_neighbor_9 = load i9 %p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1" [BackGrRemoval.cpp:172]   --->   Operation 132 'load' 'h_neighbor_9' <Predicate = (!icmp_ln141)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_2 : Operation 133 [1/1] (3.25ns)   --->   "%store_ln172 = store i8 %h_neighbor_1, i9 %BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_8_addr" [BackGrRemoval.cpp:172]   --->   Operation 133 'store' 'store_ln172' <Predicate = (!icmp_ln141)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_2 : Operation 134 [1/1] (3.25ns)   --->   "%store_ln172 = store i8 %h_neighbor_2, i9 %BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_7_addr" [BackGrRemoval.cpp:172]   --->   Operation 134 'store' 'store_ln172' <Predicate = (!icmp_ln141)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_2 : Operation 135 [1/1] (3.25ns)   --->   "%store_ln172 = store i8 %h_neighbor_3, i9 %BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_6_addr" [BackGrRemoval.cpp:172]   --->   Operation 135 'store' 'store_ln172' <Predicate = (!icmp_ln141)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_2 : Operation 136 [1/1] (3.25ns)   --->   "%store_ln172 = store i8 %h_neighbor_4, i9 %BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_5_addr" [BackGrRemoval.cpp:172]   --->   Operation 136 'store' 'store_ln172' <Predicate = (!icmp_ln141)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_2 : Operation 137 [1/1] (3.25ns)   --->   "%store_ln172 = store i8 %h_neighbor_5, i9 %BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_4_addr" [BackGrRemoval.cpp:172]   --->   Operation 137 'store' 'store_ln172' <Predicate = (!icmp_ln141)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_2 : Operation 138 [1/1] (3.25ns)   --->   "%store_ln172 = store i8 %h_neighbor_6, i9 %BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_3_addr" [BackGrRemoval.cpp:172]   --->   Operation 138 'store' 'store_ln172' <Predicate = (!icmp_ln141)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_2 : Operation 139 [1/1] (3.25ns)   --->   "%store_ln172 = store i8 %h_neighbor_7, i9 %BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_2_addr" [BackGrRemoval.cpp:172]   --->   Operation 139 'store' 'store_ln172' <Predicate = (!icmp_ln141)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_2 : Operation 140 [1/1] (3.25ns)   --->   "%store_ln172 = store i8 %h_neighbor_8, i9 %BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_1_addr" [BackGrRemoval.cpp:172]   --->   Operation 140 'store' 'store_ln172' <Predicate = (!icmp_ln141)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_2 : Operation 141 [1/1] (3.25ns)   --->   "%store_ln172 = store i8 %h_neighbor_9, i9 %BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_addr" [BackGrRemoval.cpp:172]   --->   Operation 141 'store' 'store_ln172' <Predicate = (!icmp_ln141)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_2 : Operation 142 [1/1] (1.91ns)   --->   "%icmp_ln187 = icmp_ult  i8 %h_neighbor_1, i8 %threshold_read" [BackGrRemoval.cpp:187]   --->   Operation 142 'icmp' 'icmp_ln187' <Predicate = (!icmp_ln141)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 143 [1/1] (1.91ns)   --->   "%icmp_ln187_1 = icmp_ult  i8 %h_neighbor_2, i8 %threshold_read" [BackGrRemoval.cpp:187]   --->   Operation 143 'icmp' 'icmp_ln187_1' <Predicate = (!icmp_ln141)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 144 [1/1] (1.91ns)   --->   "%icmp_ln187_2 = icmp_ult  i8 %h_neighbor_3, i8 %threshold_read" [BackGrRemoval.cpp:187]   --->   Operation 144 'icmp' 'icmp_ln187_2' <Predicate = (!icmp_ln141)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 145 [1/1] (1.91ns)   --->   "%icmp_ln187_3 = icmp_ult  i8 %h_neighbor_4, i8 %threshold_read" [BackGrRemoval.cpp:187]   --->   Operation 145 'icmp' 'icmp_ln187_3' <Predicate = (!icmp_ln141)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 146 [1/1] (1.91ns)   --->   "%icmp_ln187_4 = icmp_ult  i8 %h_neighbor_5, i8 %threshold_read" [BackGrRemoval.cpp:187]   --->   Operation 146 'icmp' 'icmp_ln187_4' <Predicate = (!icmp_ln141)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 147 [1/1] (1.91ns)   --->   "%icmp_ln187_5 = icmp_ult  i8 %h_neighbor_6, i8 %threshold_read" [BackGrRemoval.cpp:187]   --->   Operation 147 'icmp' 'icmp_ln187_5' <Predicate = (!icmp_ln141)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 148 [1/1] (1.91ns)   --->   "%icmp_ln187_6 = icmp_ult  i8 %h_neighbor_7, i8 %threshold_read" [BackGrRemoval.cpp:187]   --->   Operation 148 'icmp' 'icmp_ln187_6' <Predicate = (!icmp_ln141)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 149 [1/1] (1.91ns)   --->   "%icmp_ln187_7 = icmp_ult  i8 %h_neighbor_8, i8 %threshold_read" [BackGrRemoval.cpp:187]   --->   Operation 149 'icmp' 'icmp_ln187_7' <Predicate = (!icmp_ln141)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 150 [1/1] (1.91ns)   --->   "%icmp_ln187_8 = icmp_ult  i8 %h_neighbor_9, i8 %threshold_read" [BackGrRemoval.cpp:187]   --->   Operation 150 'icmp' 'icmp_ln187_8' <Predicate = (!icmp_ln141)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.64>
ST_3 : Operation 37 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 0, i8 %y_1"   --->   Operation 37 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 151 [1/1] (0.00ns)   --->   "%y_3 = load i8 %y_1"   --->   Operation 151 'load' 'y_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln141 = zext i8 %y_3" [BackGrRemoval.cpp:141]   --->   Operation 152 'zext' 'zext_ln141' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 153 [1/1] (1.91ns)   --->   "%yy = add i9 %zext_ln141, i9 507" [BackGrRemoval.cpp:141]   --->   Operation 153 'add' 'yy' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 154 [1/1] (1.82ns)   --->   "%empty_53 = icmp_ugt  i9 %yy, i9 239" [BackGrRemoval.cpp:141]   --->   Operation 154 'icmp' 'empty_53' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 155 [1/1] (1.91ns)   --->   "%yy_1 = add i9 %zext_ln141, i9 508" [BackGrRemoval.cpp:141]   --->   Operation 155 'add' 'yy_1' <Predicate = (!icmp_ln143)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 156 [1/1] (1.82ns)   --->   "%empty_54 = icmp_ugt  i9 %yy_1, i9 239" [BackGrRemoval.cpp:141]   --->   Operation 156 'icmp' 'empty_54' <Predicate = (!icmp_ln143)> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 157 [1/1] (1.91ns)   --->   "%yy_2 = add i9 %zext_ln141, i9 509" [BackGrRemoval.cpp:141]   --->   Operation 157 'add' 'yy_2' <Predicate = (!icmp_ln143)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 158 [1/1] (1.82ns)   --->   "%empty_55 = icmp_ugt  i9 %yy_2, i9 239" [BackGrRemoval.cpp:141]   --->   Operation 158 'icmp' 'empty_55' <Predicate = (!icmp_ln143)> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 159 [1/1] (1.91ns)   --->   "%yy_3 = add i9 %zext_ln141, i9 510" [BackGrRemoval.cpp:141]   --->   Operation 159 'add' 'yy_3' <Predicate = (!icmp_ln143)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 160 [1/1] (1.82ns)   --->   "%empty_56 = icmp_ugt  i9 %yy_3, i9 239" [BackGrRemoval.cpp:141]   --->   Operation 160 'icmp' 'empty_56' <Predicate = (!icmp_ln143)> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 161 [1/1] (1.91ns)   --->   "%yy_4 = add i9 %zext_ln141, i9 511" [BackGrRemoval.cpp:141]   --->   Operation 161 'add' 'yy_4' <Predicate = (!icmp_ln143)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 162 [1/1] (1.82ns)   --->   "%empty_57 = icmp_ugt  i9 %yy_4, i9 239" [BackGrRemoval.cpp:141]   --->   Operation 162 'icmp' 'empty_57' <Predicate = (!icmp_ln143)> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 163 [1/1] (1.91ns)   --->   "%y = add i8 %y_3, i8 1"   --->   Operation 163 'add' 'y' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 164 [1/1] (1.91ns)   --->   "%empty_58 = icmp_ugt  i8 %y, i8 239"   --->   Operation 164 'icmp' 'empty_58' <Predicate = (!icmp_ln143)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 165 [1/1] (1.91ns)   --->   "%yy_7 = add i8 %y_3, i8 2"   --->   Operation 165 'add' 'yy_7' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 166 [1/1] (1.91ns)   --->   "%empty_59 = icmp_ugt  i8 %yy_7, i8 239"   --->   Operation 166 'icmp' 'empty_59' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 167 [1/1] (1.91ns)   --->   "%yy_8 = add i8 %y_3, i8 3"   --->   Operation 167 'add' 'yy_8' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 168 [1/1] (1.91ns)   --->   "%empty_60 = icmp_ugt  i8 %yy_8, i8 239"   --->   Operation 168 'icmp' 'empty_60' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 169 [1/1] (1.91ns)   --->   "%yy_9 = add i8 %y_3, i8 4"   --->   Operation 169 'add' 'yy_9' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 170 [1/1] (1.91ns)   --->   "%empty_61 = icmp_ugt  i8 %yy_9, i8 239"   --->   Operation 170 'icmp' 'empty_61' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 171 [1/1] (1.91ns)   --->   "%yy_10 = add i8 %y_3, i8 5"   --->   Operation 171 'add' 'yy_10' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 172 [1/1] (1.91ns)   --->   "%empty_62 = icmp_ugt  i8 %yy_10, i8 239"   --->   Operation 172 'icmp' 'empty_62' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 173 [1/1] (0.99ns)   --->   "%total = select i1 %empty_53, i2 1, i2 2" [BackGrRemoval.cpp:141]   --->   Operation 173 'select' 'total' <Predicate = (!icmp_ln143)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 174 [1/1] (0.00ns)   --->   "%zext_ln141_1 = zext i8 %y" [BackGrRemoval.cpp:141]   --->   Operation 174 'zext' 'zext_ln141_1' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_3 : Operation 175 [1/1] (1.91ns)   --->   "%yy_mid1 = add i9 %zext_ln141_1, i9 507" [BackGrRemoval.cpp:141]   --->   Operation 175 'add' 'yy_mid1' <Predicate = (!icmp_ln141)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 176 [1/1] (1.82ns)   --->   "%p_mid1 = icmp_ugt  i9 %yy_mid1, i9 239" [BackGrRemoval.cpp:141]   --->   Operation 176 'icmp' 'p_mid1' <Predicate = (!icmp_ln141)> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 177 [1/1] (1.91ns)   --->   "%yy_1_mid1 = add i9 %zext_ln141_1, i9 508" [BackGrRemoval.cpp:141]   --->   Operation 177 'add' 'yy_1_mid1' <Predicate = (!icmp_ln141 & icmp_ln143)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 178 [1/1] (1.82ns)   --->   "%p_mid111 = icmp_ugt  i9 %yy_1_mid1, i9 239" [BackGrRemoval.cpp:141]   --->   Operation 178 'icmp' 'p_mid111' <Predicate = (!icmp_ln141 & icmp_ln143)> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 179 [1/1] (0.99ns)   --->   "%select_ln141_1 = select i1 %icmp_ln143, i1 %p_mid111, i1 %empty_54" [BackGrRemoval.cpp:141]   --->   Operation 179 'select' 'select_ln141_1' <Predicate = (!icmp_ln141)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 180 [1/1] (1.91ns)   --->   "%yy_2_mid1 = add i9 %zext_ln141_1, i9 509" [BackGrRemoval.cpp:141]   --->   Operation 180 'add' 'yy_2_mid1' <Predicate = (!icmp_ln141 & icmp_ln143)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 181 [1/1] (1.82ns)   --->   "%p_mid113 = icmp_ugt  i9 %yy_2_mid1, i9 239" [BackGrRemoval.cpp:141]   --->   Operation 181 'icmp' 'p_mid113' <Predicate = (!icmp_ln141 & icmp_ln143)> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 182 [1/1] (0.99ns)   --->   "%select_ln141_2 = select i1 %icmp_ln143, i1 %p_mid113, i1 %empty_55" [BackGrRemoval.cpp:141]   --->   Operation 182 'select' 'select_ln141_2' <Predicate = (!icmp_ln141)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 183 [1/1] (1.91ns)   --->   "%yy_3_mid1 = add i9 %zext_ln141_1, i9 510" [BackGrRemoval.cpp:141]   --->   Operation 183 'add' 'yy_3_mid1' <Predicate = (!icmp_ln141 & icmp_ln143)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 184 [1/1] (1.82ns)   --->   "%p_mid115 = icmp_ugt  i9 %yy_3_mid1, i9 239" [BackGrRemoval.cpp:141]   --->   Operation 184 'icmp' 'p_mid115' <Predicate = (!icmp_ln141 & icmp_ln143)> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 185 [1/1] (0.99ns)   --->   "%select_ln141_3 = select i1 %icmp_ln143, i1 %p_mid115, i1 %empty_56" [BackGrRemoval.cpp:141]   --->   Operation 185 'select' 'select_ln141_3' <Predicate = (!icmp_ln141)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 186 [1/1] (1.91ns)   --->   "%yy_4_mid1 = add i9 %zext_ln141_1, i9 511" [BackGrRemoval.cpp:141]   --->   Operation 186 'add' 'yy_4_mid1' <Predicate = (!icmp_ln141 & icmp_ln143)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 187 [1/1] (1.82ns)   --->   "%p_mid117 = icmp_ugt  i9 %yy_4_mid1, i9 239" [BackGrRemoval.cpp:141]   --->   Operation 187 'icmp' 'p_mid117' <Predicate = (!icmp_ln141 & icmp_ln143)> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 188 [1/1] (0.99ns)   --->   "%select_ln141_4 = select i1 %icmp_ln143, i1 %p_mid117, i1 %empty_57" [BackGrRemoval.cpp:141]   --->   Operation 188 'select' 'select_ln141_4' <Predicate = (!icmp_ln141)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 189 [1/1] (0.99ns)   --->   "%select_ln141_5 = select i1 %icmp_ln143, i1 %empty_59, i1 %empty_58" [BackGrRemoval.cpp:141]   --->   Operation 189 'select' 'select_ln141_5' <Predicate = (!icmp_ln141)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 190 [1/1] (0.99ns)   --->   "%select_ln141_6 = select i1 %icmp_ln143, i1 %empty_60, i1 %empty_59" [BackGrRemoval.cpp:141]   --->   Operation 190 'select' 'select_ln141_6' <Predicate = (!icmp_ln141)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 191 [1/1] (0.99ns)   --->   "%select_ln141_7 = select i1 %icmp_ln143, i1 %empty_61, i1 %empty_60" [BackGrRemoval.cpp:141]   --->   Operation 191 'select' 'select_ln141_7' <Predicate = (!icmp_ln141)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 192 [1/1] (0.99ns)   --->   "%select_ln141_8 = select i1 %icmp_ln143, i1 %empty_62, i1 %empty_61" [BackGrRemoval.cpp:141]   --->   Operation 192 'select' 'select_ln141_8' <Predicate = (!icmp_ln141)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 193 [1/1] (1.91ns)   --->   "%yy_10_mid1 = add i8 %y_3, i8 6"   --->   Operation 193 'add' 'yy_10_mid1' <Predicate = (!icmp_ln141 & icmp_ln143)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 194 [1/1] (1.91ns)   --->   "%p_mid127 = icmp_ugt  i8 %yy_10_mid1, i8 239"   --->   Operation 194 'icmp' 'p_mid127' <Predicate = (!icmp_ln141 & icmp_ln143)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 195 [1/1] (0.99ns)   --->   "%select_ln141_9 = select i1 %icmp_ln143, i1 %p_mid127, i1 %empty_62" [BackGrRemoval.cpp:141]   --->   Operation 195 'select' 'select_ln141_9' <Predicate = (!icmp_ln141)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node xor_ln141)   --->   "%select_ln141_10 = select i1 %icmp_ln143, i1 %p_mid1, i1 %empty_53" [BackGrRemoval.cpp:141]   --->   Operation 196 'select' 'select_ln141_10' <Predicate = (!icmp_ln141)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 197 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln141 = xor i1 %select_ln141_10, i1 1" [BackGrRemoval.cpp:141]   --->   Operation 197 'xor' 'xor_ln141' <Predicate = (!icmp_ln141)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node select_ln141_11)   --->   "%total_1_mid1 = select i1 %p_mid1, i2 1, i2 2" [BackGrRemoval.cpp:141]   --->   Operation 198 'select' 'total_1_mid1' <Predicate = (!icmp_ln141 & icmp_ln143)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 199 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln141_11 = select i1 %icmp_ln143, i2 %total_1_mid1, i2 %total" [BackGrRemoval.cpp:141]   --->   Operation 199 'select' 'select_ln141_11' <Predicate = (!icmp_ln141)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 200 [1/1] (1.24ns)   --->   "%select_ln141_12 = select i1 %icmp_ln143, i8 %y, i8 %y_3" [BackGrRemoval.cpp:141]   --->   Operation 200 'select' 'select_ln141_12' <Predicate = (!icmp_ln141)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 201 [1/1] (0.00ns)   --->   "%zext_ln161_3 = zext i8 %diff" [BackGrRemoval.cpp:161]   --->   Operation 201 'zext' 'zext_ln161_3' <Predicate = (!icmp_ln141 & !icmp_ln160 & !icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 202 [20/20] (3.86ns)   --->   "%tmp = sdiv i16 %add_ln161, i16 %zext_ln161_3" [BackGrRemoval.cpp:161]   --->   Operation 202 'sdiv' 'tmp' <Predicate = (!icmp_ln141 & !icmp_ln160 & !icmp_ln10)> <Delay = 3.86> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 203 [1/1] (0.00ns)   --->   "%zext_ln163_3 = zext i8 %diff" [BackGrRemoval.cpp:163]   --->   Operation 203 'zext' 'zext_ln163_3' <Predicate = (!icmp_ln141 & !icmp_ln160 & icmp_ln10 & !icmp_ln162)> <Delay = 0.00>
ST_3 : Operation 204 [20/20] (3.86ns)   --->   "%sdiv_ln163 = sdiv i16 %add_ln163, i16 %zext_ln163_3" [BackGrRemoval.cpp:163]   --->   Operation 204 'sdiv' 'sdiv_ln163' <Predicate = (!icmp_ln141 & !icmp_ln160 & icmp_ln10 & !icmp_ln162)> <Delay = 3.86> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 205 [1/1] (0.00ns)   --->   "%zext_ln162_3 = zext i8 %diff" [BackGrRemoval.cpp:162]   --->   Operation 205 'zext' 'zext_ln162_3' <Predicate = (!icmp_ln141 & !icmp_ln160 & icmp_ln10 & icmp_ln162)> <Delay = 0.00>
ST_3 : Operation 206 [20/20] (3.86ns)   --->   "%sdiv_ln162 = sdiv i16 %add_ln162, i16 %zext_ln162_3" [BackGrRemoval.cpp:162]   --->   Operation 206 'sdiv' 'sdiv_ln162' <Predicate = (!icmp_ln141 & !icmp_ln160 & icmp_ln10 & icmp_ln162)> <Delay = 3.86> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 207 [1/2] (3.25ns)   --->   "%h_neighbor = load i9 %BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_8_addr" [BackGrRemoval.cpp:172]   --->   Operation 207 'load' 'h_neighbor' <Predicate = (!icmp_ln141)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_3 : Operation 208 [1/1] (1.91ns)   --->   "%count = icmp_ult  i8 %h_neighbor, i8 %threshold_read" [BackGrRemoval.cpp:187]   --->   Operation 208 'icmp' 'count' <Predicate = (!icmp_ln141)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 209 [1/1] (1.58ns)   --->   "%store_ln143 = store i8 %select_ln141_12, i8 %y_1" [BackGrRemoval.cpp:143]   --->   Operation 209 'store' 'store_ln143' <Predicate = (!icmp_ln141)> <Delay = 1.58>

State 4 <SV = 3> <Delay = 7.07>
ST_4 : Operation 210 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @row_loop_col_loop_str"   --->   Operation 210 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_4 : Operation 211 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 76800, i64 76800, i64 76800"   --->   Operation 211 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_4 : Operation 212 [1/1] (0.00ns)   --->   "%zext_ln141_2 = zext i1 %xor_ln141" [BackGrRemoval.cpp:141]   --->   Operation 212 'zext' 'zext_ln141_2' <Predicate = (!icmp_ln141 & select_ln141_1)> <Delay = 0.00>
ST_4 : Operation 213 [1/1] (0.00ns)   --->   "%specpipeline_ln144 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_9" [BackGrRemoval.cpp:144]   --->   Operation 213 'specpipeline' 'specpipeline_ln144' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_4 : Operation 214 [1/1] (0.00ns)   --->   "%specloopname_ln143 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [BackGrRemoval.cpp:143]   --->   Operation 214 'specloopname' 'specloopname_ln143' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_4 : Operation 215 [19/20] (3.86ns)   --->   "%tmp = sdiv i16 %add_ln161, i16 %zext_ln161_3" [BackGrRemoval.cpp:161]   --->   Operation 215 'sdiv' 'tmp' <Predicate = (!icmp_ln141 & !icmp_ln160 & !icmp_ln10)> <Delay = 3.86> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 216 [19/20] (3.86ns)   --->   "%sdiv_ln163 = sdiv i16 %add_ln163, i16 %zext_ln163_3" [BackGrRemoval.cpp:163]   --->   Operation 216 'sdiv' 'sdiv_ln163' <Predicate = (!icmp_ln141 & !icmp_ln160 & icmp_ln10 & !icmp_ln162)> <Delay = 3.86> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 217 [19/20] (3.86ns)   --->   "%sdiv_ln162 = sdiv i16 %add_ln162, i16 %zext_ln162_3" [BackGrRemoval.cpp:162]   --->   Operation 217 'sdiv' 'sdiv_ln162' <Predicate = (!icmp_ln141 & !icmp_ln160 & icmp_ln10 & icmp_ln162)> <Delay = 3.86> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 218 [1/1] (0.97ns)   --->   "%count_1 = and i1 %count, i1 %xor_ln141" [BackGrRemoval.cpp:183]   --->   Operation 218 'and' 'count_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 219 [1/1] (0.00ns)   --->   "%zext_ln178 = zext i1 %count_1" [BackGrRemoval.cpp:178]   --->   Operation 219 'zext' 'zext_ln178' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node count_4)   --->   "%count_2 = select i1 %count_1, i2 2, i2 1" [BackGrRemoval.cpp:187]   --->   Operation 220 'select' 'count_2' <Predicate = (!select_ln141_1 & icmp_ln187)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node count_4)   --->   "%count_3 = select i1 %icmp_ln187, i2 %count_2, i2 %zext_ln178" [BackGrRemoval.cpp:187]   --->   Operation 221 'select' 'count_3' <Predicate = (!select_ln141_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 222 [1/1] (0.99ns) (out node of the LUT)   --->   "%count_4 = select i1 %select_ln141_1, i2 %zext_ln178, i2 %count_3" [BackGrRemoval.cpp:141]   --->   Operation 222 'select' 'count_4' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 223 [1/1] (0.99ns)   --->   "%total_1 = select i1 %select_ln141_1, i2 %zext_ln141_2, i2 %select_ln141_11" [BackGrRemoval.cpp:141]   --->   Operation 223 'select' 'total_1' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 224 [1/1] (1.56ns)   --->   "%total_2 = add i2 %total_1, i2 1" [BackGrRemoval.cpp:186]   --->   Operation 224 'add' 'total_2' <Predicate = (!select_ln141_2)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 225 [1/1] (1.56ns)   --->   "%count_5 = add i2 %count_4, i2 1" [BackGrRemoval.cpp:187]   --->   Operation 225 'add' 'count_5' <Predicate = (!select_ln141_2 & icmp_ln187_1)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node count_7)   --->   "%count_6 = select i1 %icmp_ln187_1, i2 %count_5, i2 %count_4" [BackGrRemoval.cpp:187]   --->   Operation 226 'select' 'count_6' <Predicate = (!select_ln141_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 227 [1/1] (0.99ns) (out node of the LUT)   --->   "%count_7 = select i1 %select_ln141_2, i2 %count_4, i2 %count_6" [BackGrRemoval.cpp:141]   --->   Operation 227 'select' 'count_7' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 228 [1/1] (0.99ns)   --->   "%total_3 = select i1 %select_ln141_2, i2 %total_1, i2 %total_2" [BackGrRemoval.cpp:141]   --->   Operation 228 'select' 'total_3' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 229 [1/1] (0.00ns)   --->   "%zext_ln178_2 = zext i2 %count_7" [BackGrRemoval.cpp:178]   --->   Operation 229 'zext' 'zext_ln178_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 230 [1/1] (1.56ns)   --->   "%count_8 = add i3 %zext_ln178_2, i3 1" [BackGrRemoval.cpp:187]   --->   Operation 230 'add' 'count_8' <Predicate = (!select_ln141_3 & icmp_ln187_2)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 231 [1/1] (0.00ns) (grouped into LUT with out node count_10)   --->   "%count_9 = select i1 %icmp_ln187_2, i3 %count_8, i3 %zext_ln178_2" [BackGrRemoval.cpp:187]   --->   Operation 231 'select' 'count_9' <Predicate = (!select_ln141_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 232 [1/1] (0.98ns) (out node of the LUT)   --->   "%count_10 = select i1 %select_ln141_3, i3 %zext_ln178_2, i3 %count_9" [BackGrRemoval.cpp:141]   --->   Operation 232 'select' 'count_10' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.84>
ST_5 : Operation 233 [18/20] (3.86ns)   --->   "%tmp = sdiv i16 %add_ln161, i16 %zext_ln161_3" [BackGrRemoval.cpp:161]   --->   Operation 233 'sdiv' 'tmp' <Predicate = (!icmp_ln141 & !icmp_ln160 & !icmp_ln10)> <Delay = 3.86> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 234 [18/20] (3.86ns)   --->   "%sdiv_ln163 = sdiv i16 %add_ln163, i16 %zext_ln163_3" [BackGrRemoval.cpp:163]   --->   Operation 234 'sdiv' 'sdiv_ln163' <Predicate = (!icmp_ln141 & !icmp_ln160 & icmp_ln10 & !icmp_ln162)> <Delay = 3.86> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 235 [18/20] (3.86ns)   --->   "%sdiv_ln162 = sdiv i16 %add_ln162, i16 %zext_ln162_3" [BackGrRemoval.cpp:162]   --->   Operation 235 'sdiv' 'sdiv_ln162' <Predicate = (!icmp_ln141 & !icmp_ln160 & icmp_ln10 & icmp_ln162)> <Delay = 3.86> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 236 [1/1] (0.00ns)   --->   "%zext_ln178_1 = zext i2 %total_3" [BackGrRemoval.cpp:178]   --->   Operation 236 'zext' 'zext_ln178_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 237 [1/1] (1.56ns)   --->   "%total_4 = add i3 %zext_ln178_1, i3 1" [BackGrRemoval.cpp:186]   --->   Operation 237 'add' 'total_4' <Predicate = (!select_ln141_3)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 238 [1/1] (0.98ns)   --->   "%total_5 = select i1 %select_ln141_3, i3 %zext_ln178_1, i3 %total_4" [BackGrRemoval.cpp:141]   --->   Operation 238 'select' 'total_5' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 239 [1/1] (1.65ns)   --->   "%total_6 = add i3 %total_5, i3 1" [BackGrRemoval.cpp:186]   --->   Operation 239 'add' 'total_6' <Predicate = (!select_ln141_4)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 240 [1/1] (1.65ns)   --->   "%count_11 = add i3 %count_10, i3 1" [BackGrRemoval.cpp:187]   --->   Operation 240 'add' 'count_11' <Predicate = (!select_ln141_4 & icmp_ln187_3)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node count_13)   --->   "%count_12 = select i1 %icmp_ln187_3, i3 %count_11, i3 %count_10" [BackGrRemoval.cpp:187]   --->   Operation 241 'select' 'count_12' <Predicate = (!select_ln141_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 242 [1/1] (0.98ns) (out node of the LUT)   --->   "%count_13 = select i1 %select_ln141_4, i3 %count_10, i3 %count_12" [BackGrRemoval.cpp:141]   --->   Operation 242 'select' 'count_13' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 243 [1/1] (0.00ns) (grouped into LUT with out node total_8)   --->   "%total_7 = select i1 %select_ln141_4, i3 %total_5, i3 %total_6" [BackGrRemoval.cpp:141]   --->   Operation 243 'select' 'total_7' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 244 [1/1] (1.65ns)   --->   "%count_14 = add i3 %count_13, i3 1" [BackGrRemoval.cpp:187]   --->   Operation 244 'add' 'count_14' <Predicate = (icmp_ln187_4)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 245 [1/1] (0.98ns)   --->   "%count_15 = select i1 %icmp_ln187_4, i3 %count_14, i3 %count_13" [BackGrRemoval.cpp:187]   --->   Operation 245 'select' 'count_15' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 246 [1/1] (0.00ns) (grouped into LUT with out node total_8)   --->   "%total_11_v_cast_cast = select i1 %select_ln141_5, i3 1, i3 2" [BackGrRemoval.cpp:141]   --->   Operation 246 'select' 'total_11_v_cast_cast' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 247 [1/1] (1.65ns) (out node of the LUT)   --->   "%total_8 = add i3 %total_7, i3 %total_11_v_cast_cast" [BackGrRemoval.cpp:141]   --->   Operation 247 'add' 'total_8' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.43>
ST_6 : Operation 248 [17/20] (3.86ns)   --->   "%tmp = sdiv i16 %add_ln161, i16 %zext_ln161_3" [BackGrRemoval.cpp:161]   --->   Operation 248 'sdiv' 'tmp' <Predicate = (!icmp_ln141 & !icmp_ln160 & !icmp_ln10)> <Delay = 3.86> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 249 [17/20] (3.86ns)   --->   "%sdiv_ln163 = sdiv i16 %add_ln163, i16 %zext_ln163_3" [BackGrRemoval.cpp:163]   --->   Operation 249 'sdiv' 'sdiv_ln163' <Predicate = (!icmp_ln141 & !icmp_ln160 & icmp_ln10 & !icmp_ln162)> <Delay = 3.86> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 250 [17/20] (3.86ns)   --->   "%sdiv_ln162 = sdiv i16 %add_ln162, i16 %zext_ln162_3" [BackGrRemoval.cpp:162]   --->   Operation 250 'sdiv' 'sdiv_ln162' <Predicate = (!icmp_ln141 & !icmp_ln160 & icmp_ln10 & icmp_ln162)> <Delay = 3.86> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 251 [1/1] (1.65ns)   --->   "%count_16 = add i3 %count_15, i3 1" [BackGrRemoval.cpp:187]   --->   Operation 251 'add' 'count_16' <Predicate = (!select_ln141_5 & icmp_ln187_5)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 252 [1/1] (0.00ns) (grouped into LUT with out node count_18)   --->   "%count_17 = select i1 %icmp_ln187_5, i3 %count_16, i3 %count_15" [BackGrRemoval.cpp:187]   --->   Operation 252 'select' 'count_17' <Predicate = (!select_ln141_5)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 253 [1/1] (0.98ns) (out node of the LUT)   --->   "%count_18 = select i1 %select_ln141_5, i3 %count_15, i3 %count_17" [BackGrRemoval.cpp:141]   --->   Operation 253 'select' 'count_18' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 254 [1/1] (0.00ns)   --->   "%zext_ln178_3 = zext i3 %total_8" [BackGrRemoval.cpp:178]   --->   Operation 254 'zext' 'zext_ln178_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 255 [1/1] (0.00ns)   --->   "%zext_ln178_4 = zext i3 %count_18" [BackGrRemoval.cpp:178]   --->   Operation 255 'zext' 'zext_ln178_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 256 [1/1] (1.65ns)   --->   "%total_9 = add i4 %zext_ln178_3, i4 1" [BackGrRemoval.cpp:186]   --->   Operation 256 'add' 'total_9' <Predicate = (!select_ln141_6)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 257 [1/1] (1.65ns)   --->   "%count_19 = add i4 %zext_ln178_4, i4 1" [BackGrRemoval.cpp:187]   --->   Operation 257 'add' 'count_19' <Predicate = (!select_ln141_6 & icmp_ln187_6)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node count_21)   --->   "%count_20 = select i1 %icmp_ln187_6, i4 %count_19, i4 %zext_ln178_4" [BackGrRemoval.cpp:187]   --->   Operation 258 'select' 'count_20' <Predicate = (!select_ln141_6)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 259 [1/1] (1.02ns) (out node of the LUT)   --->   "%count_21 = select i1 %select_ln141_6, i4 %zext_ln178_4, i4 %count_20" [BackGrRemoval.cpp:141]   --->   Operation 259 'select' 'count_21' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 260 [1/1] (1.02ns)   --->   "%total_10 = select i1 %select_ln141_6, i4 %zext_ln178_3, i4 %total_9" [BackGrRemoval.cpp:141]   --->   Operation 260 'select' 'total_10' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 261 [1/1] (1.73ns)   --->   "%total_11 = add i4 %total_10, i4 1" [BackGrRemoval.cpp:186]   --->   Operation 261 'add' 'total_11' <Predicate = (!select_ln141_7)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 262 [1/1] (1.02ns)   --->   "%total_12 = select i1 %select_ln141_7, i4 %total_10, i4 %total_11" [BackGrRemoval.cpp:141]   --->   Operation 262 'select' 'total_12' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.51>
ST_7 : Operation 263 [16/20] (3.86ns)   --->   "%tmp = sdiv i16 %add_ln161, i16 %zext_ln161_3" [BackGrRemoval.cpp:161]   --->   Operation 263 'sdiv' 'tmp' <Predicate = (!icmp_ln141 & !icmp_ln160 & !icmp_ln10)> <Delay = 3.86> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 264 [16/20] (3.86ns)   --->   "%sdiv_ln163 = sdiv i16 %add_ln163, i16 %zext_ln163_3" [BackGrRemoval.cpp:163]   --->   Operation 264 'sdiv' 'sdiv_ln163' <Predicate = (!icmp_ln141 & !icmp_ln160 & icmp_ln10 & !icmp_ln162)> <Delay = 3.86> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 265 [16/20] (3.86ns)   --->   "%sdiv_ln162 = sdiv i16 %add_ln162, i16 %zext_ln162_3" [BackGrRemoval.cpp:162]   --->   Operation 265 'sdiv' 'sdiv_ln162' <Predicate = (!icmp_ln141 & !icmp_ln160 & icmp_ln10 & icmp_ln162)> <Delay = 3.86> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 266 [1/1] (1.73ns)   --->   "%count_22 = add i4 %count_21, i4 1" [BackGrRemoval.cpp:187]   --->   Operation 266 'add' 'count_22' <Predicate = (!select_ln141_7 & icmp_ln187_7)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 267 [1/1] (0.00ns) (grouped into LUT with out node count_24)   --->   "%count_23 = select i1 %icmp_ln187_7, i4 %count_22, i4 %count_21" [BackGrRemoval.cpp:187]   --->   Operation 267 'select' 'count_23' <Predicate = (!select_ln141_7)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 268 [1/1] (1.02ns) (out node of the LUT)   --->   "%count_24 = select i1 %select_ln141_7, i4 %count_21, i4 %count_23" [BackGrRemoval.cpp:141]   --->   Operation 268 'select' 'count_24' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 269 [1/1] (1.73ns)   --->   "%total_13 = add i4 %total_12, i4 1" [BackGrRemoval.cpp:186]   --->   Operation 269 'add' 'total_13' <Predicate = (!select_ln141_8)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 270 [1/1] (1.73ns)   --->   "%count_25 = add i4 %count_24, i4 1" [BackGrRemoval.cpp:187]   --->   Operation 270 'add' 'count_25' <Predicate = (!select_ln141_8 & icmp_ln187_8)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 271 [1/1] (0.00ns) (grouped into LUT with out node count_27)   --->   "%count_26 = select i1 %icmp_ln187_8, i4 %count_25, i4 %count_24" [BackGrRemoval.cpp:187]   --->   Operation 271 'select' 'count_26' <Predicate = (!select_ln141_8)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 272 [1/1] (1.02ns) (out node of the LUT)   --->   "%count_27 = select i1 %select_ln141_8, i4 %count_24, i4 %count_26" [BackGrRemoval.cpp:141]   --->   Operation 272 'select' 'count_27' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 273 [1/1] (1.02ns)   --->   "%total_14 = select i1 %select_ln141_8, i4 %total_12, i4 %total_13" [BackGrRemoval.cpp:141]   --->   Operation 273 'select' 'total_14' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.86>
ST_8 : Operation 274 [15/20] (3.86ns)   --->   "%tmp = sdiv i16 %add_ln161, i16 %zext_ln161_3" [BackGrRemoval.cpp:161]   --->   Operation 274 'sdiv' 'tmp' <Predicate = (!icmp_ln141 & !icmp_ln160 & !icmp_ln10)> <Delay = 3.86> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 275 [15/20] (3.86ns)   --->   "%sdiv_ln163 = sdiv i16 %add_ln163, i16 %zext_ln163_3" [BackGrRemoval.cpp:163]   --->   Operation 275 'sdiv' 'sdiv_ln163' <Predicate = (!icmp_ln141 & !icmp_ln160 & icmp_ln10 & !icmp_ln162)> <Delay = 3.86> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 276 [15/20] (3.86ns)   --->   "%sdiv_ln162 = sdiv i16 %add_ln162, i16 %zext_ln162_3" [BackGrRemoval.cpp:162]   --->   Operation 276 'sdiv' 'sdiv_ln162' <Predicate = (!icmp_ln141 & !icmp_ln160 & icmp_ln10 & icmp_ln162)> <Delay = 3.86> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.86>
ST_9 : Operation 277 [14/20] (3.86ns)   --->   "%tmp = sdiv i16 %add_ln161, i16 %zext_ln161_3" [BackGrRemoval.cpp:161]   --->   Operation 277 'sdiv' 'tmp' <Predicate = (!icmp_ln141 & !icmp_ln160 & !icmp_ln10)> <Delay = 3.86> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 278 [14/20] (3.86ns)   --->   "%sdiv_ln163 = sdiv i16 %add_ln163, i16 %zext_ln163_3" [BackGrRemoval.cpp:163]   --->   Operation 278 'sdiv' 'sdiv_ln163' <Predicate = (!icmp_ln141 & !icmp_ln160 & icmp_ln10 & !icmp_ln162)> <Delay = 3.86> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 279 [14/20] (3.86ns)   --->   "%sdiv_ln162 = sdiv i16 %add_ln162, i16 %zext_ln162_3" [BackGrRemoval.cpp:162]   --->   Operation 279 'sdiv' 'sdiv_ln162' <Predicate = (!icmp_ln141 & !icmp_ln160 & icmp_ln10 & icmp_ln162)> <Delay = 3.86> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.86>
ST_10 : Operation 280 [13/20] (3.86ns)   --->   "%tmp = sdiv i16 %add_ln161, i16 %zext_ln161_3" [BackGrRemoval.cpp:161]   --->   Operation 280 'sdiv' 'tmp' <Predicate = (!icmp_ln141 & !icmp_ln160 & !icmp_ln10)> <Delay = 3.86> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 281 [13/20] (3.86ns)   --->   "%sdiv_ln163 = sdiv i16 %add_ln163, i16 %zext_ln163_3" [BackGrRemoval.cpp:163]   --->   Operation 281 'sdiv' 'sdiv_ln163' <Predicate = (!icmp_ln141 & !icmp_ln160 & icmp_ln10 & !icmp_ln162)> <Delay = 3.86> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 282 [13/20] (3.86ns)   --->   "%sdiv_ln162 = sdiv i16 %add_ln162, i16 %zext_ln162_3" [BackGrRemoval.cpp:162]   --->   Operation 282 'sdiv' 'sdiv_ln162' <Predicate = (!icmp_ln141 & !icmp_ln160 & icmp_ln10 & icmp_ln162)> <Delay = 3.86> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.86>
ST_11 : Operation 283 [12/20] (3.86ns)   --->   "%tmp = sdiv i16 %add_ln161, i16 %zext_ln161_3" [BackGrRemoval.cpp:161]   --->   Operation 283 'sdiv' 'tmp' <Predicate = (!icmp_ln141 & !icmp_ln160 & !icmp_ln10)> <Delay = 3.86> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 284 [12/20] (3.86ns)   --->   "%sdiv_ln163 = sdiv i16 %add_ln163, i16 %zext_ln163_3" [BackGrRemoval.cpp:163]   --->   Operation 284 'sdiv' 'sdiv_ln163' <Predicate = (!icmp_ln141 & !icmp_ln160 & icmp_ln10 & !icmp_ln162)> <Delay = 3.86> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 285 [12/20] (3.86ns)   --->   "%sdiv_ln162 = sdiv i16 %add_ln162, i16 %zext_ln162_3" [BackGrRemoval.cpp:162]   --->   Operation 285 'sdiv' 'sdiv_ln162' <Predicate = (!icmp_ln141 & !icmp_ln160 & icmp_ln10 & icmp_ln162)> <Delay = 3.86> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.86>
ST_12 : Operation 286 [11/20] (3.86ns)   --->   "%tmp = sdiv i16 %add_ln161, i16 %zext_ln161_3" [BackGrRemoval.cpp:161]   --->   Operation 286 'sdiv' 'tmp' <Predicate = (!icmp_ln141 & !icmp_ln160 & !icmp_ln10)> <Delay = 3.86> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 287 [11/20] (3.86ns)   --->   "%sdiv_ln163 = sdiv i16 %add_ln163, i16 %zext_ln163_3" [BackGrRemoval.cpp:163]   --->   Operation 287 'sdiv' 'sdiv_ln163' <Predicate = (!icmp_ln141 & !icmp_ln160 & icmp_ln10 & !icmp_ln162)> <Delay = 3.86> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 288 [11/20] (3.86ns)   --->   "%sdiv_ln162 = sdiv i16 %add_ln162, i16 %zext_ln162_3" [BackGrRemoval.cpp:162]   --->   Operation 288 'sdiv' 'sdiv_ln162' <Predicate = (!icmp_ln141 & !icmp_ln160 & icmp_ln10 & icmp_ln162)> <Delay = 3.86> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.86>
ST_13 : Operation 289 [10/20] (3.86ns)   --->   "%tmp = sdiv i16 %add_ln161, i16 %zext_ln161_3" [BackGrRemoval.cpp:161]   --->   Operation 289 'sdiv' 'tmp' <Predicate = (!icmp_ln141 & !icmp_ln160 & !icmp_ln10)> <Delay = 3.86> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 290 [10/20] (3.86ns)   --->   "%sdiv_ln163 = sdiv i16 %add_ln163, i16 %zext_ln163_3" [BackGrRemoval.cpp:163]   --->   Operation 290 'sdiv' 'sdiv_ln163' <Predicate = (!icmp_ln141 & !icmp_ln160 & icmp_ln10 & !icmp_ln162)> <Delay = 3.86> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 291 [10/20] (3.86ns)   --->   "%sdiv_ln162 = sdiv i16 %add_ln162, i16 %zext_ln162_3" [BackGrRemoval.cpp:162]   --->   Operation 291 'sdiv' 'sdiv_ln162' <Predicate = (!icmp_ln141 & !icmp_ln160 & icmp_ln10 & icmp_ln162)> <Delay = 3.86> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.86>
ST_14 : Operation 292 [9/20] (3.86ns)   --->   "%tmp = sdiv i16 %add_ln161, i16 %zext_ln161_3" [BackGrRemoval.cpp:161]   --->   Operation 292 'sdiv' 'tmp' <Predicate = (!icmp_ln141 & !icmp_ln160 & !icmp_ln10)> <Delay = 3.86> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 293 [9/20] (3.86ns)   --->   "%sdiv_ln163 = sdiv i16 %add_ln163, i16 %zext_ln163_3" [BackGrRemoval.cpp:163]   --->   Operation 293 'sdiv' 'sdiv_ln163' <Predicate = (!icmp_ln141 & !icmp_ln160 & icmp_ln10 & !icmp_ln162)> <Delay = 3.86> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 294 [9/20] (3.86ns)   --->   "%sdiv_ln162 = sdiv i16 %add_ln162, i16 %zext_ln162_3" [BackGrRemoval.cpp:162]   --->   Operation 294 'sdiv' 'sdiv_ln162' <Predicate = (!icmp_ln141 & !icmp_ln160 & icmp_ln10 & icmp_ln162)> <Delay = 3.86> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.86>
ST_15 : Operation 295 [8/20] (3.86ns)   --->   "%tmp = sdiv i16 %add_ln161, i16 %zext_ln161_3" [BackGrRemoval.cpp:161]   --->   Operation 295 'sdiv' 'tmp' <Predicate = (!icmp_ln141 & !icmp_ln160 & !icmp_ln10)> <Delay = 3.86> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 296 [8/20] (3.86ns)   --->   "%sdiv_ln163 = sdiv i16 %add_ln163, i16 %zext_ln163_3" [BackGrRemoval.cpp:163]   --->   Operation 296 'sdiv' 'sdiv_ln163' <Predicate = (!icmp_ln141 & !icmp_ln160 & icmp_ln10 & !icmp_ln162)> <Delay = 3.86> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 297 [8/20] (3.86ns)   --->   "%sdiv_ln162 = sdiv i16 %add_ln162, i16 %zext_ln162_3" [BackGrRemoval.cpp:162]   --->   Operation 297 'sdiv' 'sdiv_ln162' <Predicate = (!icmp_ln141 & !icmp_ln160 & icmp_ln10 & icmp_ln162)> <Delay = 3.86> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.86>
ST_16 : Operation 298 [7/20] (3.86ns)   --->   "%tmp = sdiv i16 %add_ln161, i16 %zext_ln161_3" [BackGrRemoval.cpp:161]   --->   Operation 298 'sdiv' 'tmp' <Predicate = (!icmp_ln141 & !icmp_ln160 & !icmp_ln10)> <Delay = 3.86> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 299 [7/20] (3.86ns)   --->   "%sdiv_ln163 = sdiv i16 %add_ln163, i16 %zext_ln163_3" [BackGrRemoval.cpp:163]   --->   Operation 299 'sdiv' 'sdiv_ln163' <Predicate = (!icmp_ln141 & !icmp_ln160 & icmp_ln10 & !icmp_ln162)> <Delay = 3.86> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 300 [7/20] (3.86ns)   --->   "%sdiv_ln162 = sdiv i16 %add_ln162, i16 %zext_ln162_3" [BackGrRemoval.cpp:162]   --->   Operation 300 'sdiv' 'sdiv_ln162' <Predicate = (!icmp_ln141 & !icmp_ln160 & icmp_ln10 & icmp_ln162)> <Delay = 3.86> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 3.86>
ST_17 : Operation 301 [6/20] (3.86ns)   --->   "%tmp = sdiv i16 %add_ln161, i16 %zext_ln161_3" [BackGrRemoval.cpp:161]   --->   Operation 301 'sdiv' 'tmp' <Predicate = (!icmp_ln141 & !icmp_ln160 & !icmp_ln10)> <Delay = 3.86> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 302 [6/20] (3.86ns)   --->   "%sdiv_ln163 = sdiv i16 %add_ln163, i16 %zext_ln163_3" [BackGrRemoval.cpp:163]   --->   Operation 302 'sdiv' 'sdiv_ln163' <Predicate = (!icmp_ln141 & !icmp_ln160 & icmp_ln10 & !icmp_ln162)> <Delay = 3.86> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 303 [6/20] (3.86ns)   --->   "%sdiv_ln162 = sdiv i16 %add_ln162, i16 %zext_ln162_3" [BackGrRemoval.cpp:162]   --->   Operation 303 'sdiv' 'sdiv_ln162' <Predicate = (!icmp_ln141 & !icmp_ln160 & icmp_ln10 & icmp_ln162)> <Delay = 3.86> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 3.86>
ST_18 : Operation 304 [5/20] (3.86ns)   --->   "%tmp = sdiv i16 %add_ln161, i16 %zext_ln161_3" [BackGrRemoval.cpp:161]   --->   Operation 304 'sdiv' 'tmp' <Predicate = (!icmp_ln141 & !icmp_ln160 & !icmp_ln10)> <Delay = 3.86> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 305 [5/20] (3.86ns)   --->   "%sdiv_ln163 = sdiv i16 %add_ln163, i16 %zext_ln163_3" [BackGrRemoval.cpp:163]   --->   Operation 305 'sdiv' 'sdiv_ln163' <Predicate = (!icmp_ln141 & !icmp_ln160 & icmp_ln10 & !icmp_ln162)> <Delay = 3.86> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 306 [5/20] (3.86ns)   --->   "%sdiv_ln162 = sdiv i16 %add_ln162, i16 %zext_ln162_3" [BackGrRemoval.cpp:162]   --->   Operation 306 'sdiv' 'sdiv_ln162' <Predicate = (!icmp_ln141 & !icmp_ln160 & icmp_ln10 & icmp_ln162)> <Delay = 3.86> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 3.86>
ST_19 : Operation 307 [4/20] (3.86ns)   --->   "%tmp = sdiv i16 %add_ln161, i16 %zext_ln161_3" [BackGrRemoval.cpp:161]   --->   Operation 307 'sdiv' 'tmp' <Predicate = (!icmp_ln141 & !icmp_ln160 & !icmp_ln10)> <Delay = 3.86> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 308 [4/20] (3.86ns)   --->   "%sdiv_ln163 = sdiv i16 %add_ln163, i16 %zext_ln163_3" [BackGrRemoval.cpp:163]   --->   Operation 308 'sdiv' 'sdiv_ln163' <Predicate = (!icmp_ln141 & !icmp_ln160 & icmp_ln10 & !icmp_ln162)> <Delay = 3.86> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 309 [4/20] (3.86ns)   --->   "%sdiv_ln162 = sdiv i16 %add_ln162, i16 %zext_ln162_3" [BackGrRemoval.cpp:162]   --->   Operation 309 'sdiv' 'sdiv_ln162' <Predicate = (!icmp_ln141 & !icmp_ln160 & icmp_ln10 & icmp_ln162)> <Delay = 3.86> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 3.86>
ST_20 : Operation 310 [3/20] (3.86ns)   --->   "%tmp = sdiv i16 %add_ln161, i16 %zext_ln161_3" [BackGrRemoval.cpp:161]   --->   Operation 310 'sdiv' 'tmp' <Predicate = (!icmp_ln141 & !icmp_ln160 & !icmp_ln10)> <Delay = 3.86> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 311 [3/20] (3.86ns)   --->   "%sdiv_ln163 = sdiv i16 %add_ln163, i16 %zext_ln163_3" [BackGrRemoval.cpp:163]   --->   Operation 311 'sdiv' 'sdiv_ln163' <Predicate = (!icmp_ln141 & !icmp_ln160 & icmp_ln10 & !icmp_ln162)> <Delay = 3.86> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 312 [3/20] (3.86ns)   --->   "%sdiv_ln162 = sdiv i16 %add_ln162, i16 %zext_ln162_3" [BackGrRemoval.cpp:162]   --->   Operation 312 'sdiv' 'sdiv_ln162' <Predicate = (!icmp_ln141 & !icmp_ln160 & icmp_ln10 & icmp_ln162)> <Delay = 3.86> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 3.86>
ST_21 : Operation 313 [2/20] (3.86ns)   --->   "%tmp = sdiv i16 %add_ln161, i16 %zext_ln161_3" [BackGrRemoval.cpp:161]   --->   Operation 313 'sdiv' 'tmp' <Predicate = (!icmp_ln141 & !icmp_ln160 & !icmp_ln10)> <Delay = 3.86> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 314 [2/20] (3.86ns)   --->   "%sdiv_ln163 = sdiv i16 %add_ln163, i16 %zext_ln163_3" [BackGrRemoval.cpp:163]   --->   Operation 314 'sdiv' 'sdiv_ln163' <Predicate = (!icmp_ln141 & !icmp_ln160 & icmp_ln10 & !icmp_ln162)> <Delay = 3.86> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 315 [2/20] (3.86ns)   --->   "%sdiv_ln162 = sdiv i16 %add_ln162, i16 %zext_ln162_3" [BackGrRemoval.cpp:162]   --->   Operation 315 'sdiv' 'sdiv_ln162' <Predicate = (!icmp_ln141 & !icmp_ln160 & icmp_ln10 & icmp_ln162)> <Delay = 3.86> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 5.94>
ST_22 : Operation 316 [1/20] (3.86ns)   --->   "%tmp = sdiv i16 %add_ln161, i16 %zext_ln161_3" [BackGrRemoval.cpp:161]   --->   Operation 316 'sdiv' 'tmp' <Predicate = (!icmp_ln141 & !icmp_ln160 & !icmp_ln10)> <Delay = 3.86> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 317 [1/1] (0.00ns)   --->   "%sext_ln158 = sext i16 %tmp" [BackGrRemoval.cpp:158]   --->   Operation 317 'sext' 'sext_ln158' <Predicate = (!icmp_ln141 & !icmp_ln160 & !icmp_ln10)> <Delay = 0.00>
ST_22 : Operation 318 [1/1] (1.82ns)   --->   "%br_ln161 = br void %if.end82.i.i_ifconv" [BackGrRemoval.cpp:161]   --->   Operation 318 'br' 'br_ln161' <Predicate = (!icmp_ln141 & !icmp_ln160 & !icmp_ln10)> <Delay = 1.82>
ST_22 : Operation 319 [1/20] (3.86ns)   --->   "%sdiv_ln163 = sdiv i16 %add_ln163, i16 %zext_ln163_3" [BackGrRemoval.cpp:163]   --->   Operation 319 'sdiv' 'sdiv_ln163' <Predicate = (!icmp_ln141 & !icmp_ln160 & icmp_ln10 & !icmp_ln162)> <Delay = 3.86> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 320 [1/1] (0.00ns)   --->   "%sext_ln163_2 = sext i16 %sdiv_ln163" [BackGrRemoval.cpp:163]   --->   Operation 320 'sext' 'sext_ln163_2' <Predicate = (!icmp_ln141 & !icmp_ln160 & icmp_ln10 & !icmp_ln162)> <Delay = 0.00>
ST_22 : Operation 321 [1/1] (2.07ns)   --->   "%tmp_2 = add i17 %sext_ln163_2, i17 240" [BackGrRemoval.cpp:163]   --->   Operation 321 'add' 'tmp_2' <Predicate = (!icmp_ln141 & !icmp_ln160 & icmp_ln10 & !icmp_ln162)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 322 [1/20] (3.86ns)   --->   "%sdiv_ln162 = sdiv i16 %add_ln162, i16 %zext_ln162_3" [BackGrRemoval.cpp:162]   --->   Operation 322 'sdiv' 'sdiv_ln162' <Predicate = (!icmp_ln141 & !icmp_ln160 & icmp_ln10 & icmp_ln162)> <Delay = 3.86> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 323 [1/1] (0.00ns)   --->   "%sext_ln162_2 = sext i16 %sdiv_ln162" [BackGrRemoval.cpp:162]   --->   Operation 323 'sext' 'sext_ln162_2' <Predicate = (!icmp_ln141 & !icmp_ln160 & icmp_ln10 & icmp_ln162)> <Delay = 0.00>
ST_22 : Operation 324 [1/1] (2.07ns)   --->   "%tmp_1 = add i17 %sext_ln162_2, i17 120" [BackGrRemoval.cpp:162]   --->   Operation 324 'add' 'tmp_1' <Predicate = (!icmp_ln141 & !icmp_ln160 & icmp_ln10 & icmp_ln162)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 6.81>
ST_23 : Operation 325 [1/1] (1.82ns)   --->   "%br_ln0 = br void %if.end82.i.i_ifconv"   --->   Operation 325 'br' 'br_ln0' <Predicate = (!icmp_ln141 & !icmp_ln160 & icmp_ln10 & !icmp_ln162)> <Delay = 1.82>
ST_23 : Operation 326 [1/1] (1.82ns)   --->   "%br_ln162 = br void %if.end82.i.i_ifconv" [BackGrRemoval.cpp:162]   --->   Operation 326 'br' 'br_ln162' <Predicate = (!icmp_ln141 & !icmp_ln160 & icmp_ln10 & icmp_ln162)> <Delay = 1.82>
ST_23 : Operation 327 [1/1] (0.00ns)   --->   "%tmp_3 = phi i17 %sext_ln158, void %if.then42.i.i, i17 %tmp_1, void %if.then55.i.i, i17 %tmp_2, void %if.else68.i.i, i17 0, void %for.inc158.i.i"   --->   Operation 327 'phi' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 328 [1/1] (0.00ns)   --->   "%trunc_ln158 = trunc i17 %tmp_3" [BackGrRemoval.cpp:158]   --->   Operation 328 'trunc' 'trunc_ln158' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 329 [1/1] (0.00ns)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %tmp_3, i32 16" [BackGrRemoval.cpp:165]   --->   Operation 329 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 330 [1/1] (1.82ns)   --->   "%add_ln165 = add i9 %trunc_ln158, i9 360" [BackGrRemoval.cpp:165]   --->   Operation 330 'add' 'add_ln165' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 331 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %add_ln165, i32 1, i32 8" [BackGrRemoval.cpp:166]   --->   Operation 331 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 332 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %tmp_3, i32 1, i32 8" [BackGrRemoval.cpp:166]   --->   Operation 332 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 333 [1/1] (1.24ns)   --->   "%h_neighbor_10 = select i1 %tmp_6, i8 %tmp_4, i8 %tmp_5" [BackGrRemoval.cpp:165]   --->   Operation 333 'select' 'h_neighbor_10' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 334 [1/1] (1.91ns)   --->   "%icmp_ln187_9 = icmp_ult  i8 %h_neighbor_10, i8 %threshold_read" [BackGrRemoval.cpp:187]   --->   Operation 334 'icmp' 'icmp_ln187_9' <Predicate = (!select_ln141_9)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 335 [1/1] (1.73ns)   --->   "%count_28 = add i4 %count_27, i4 1" [BackGrRemoval.cpp:187]   --->   Operation 335 'add' 'count_28' <Predicate = (!select_ln141_9)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 6.01>
ST_24 : Operation 336 [1/1] (3.25ns)   --->   "%store_ln174 = store i8 %h_neighbor_10, i9 %p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1" [BackGrRemoval.cpp:174]   --->   Operation 336 'store' 'store_ln174' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_24 : Operation 337 [1/1] (1.73ns)   --->   "%total_15 = add i4 %total_14, i4 1" [BackGrRemoval.cpp:186]   --->   Operation 337 'add' 'total_15' <Predicate = (!select_ln141_9)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 338 [1/1] (0.00ns) (grouped into LUT with out node count_30)   --->   "%count_29 = select i1 %icmp_ln187_9, i4 %count_28, i4 %count_27" [BackGrRemoval.cpp:187]   --->   Operation 338 'select' 'count_29' <Predicate = (!select_ln141_9)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 339 [1/1] (1.02ns) (out node of the LUT)   --->   "%count_30 = select i1 %select_ln141_9, i4 %count_27, i4 %count_29" [BackGrRemoval.cpp:141]   --->   Operation 339 'select' 'count_30' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 340 [1/1] (0.00ns)   --->   "%shl_ln3 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %count_30, i3 0" [BackGrRemoval.cpp:191]   --->   Operation 340 'bitconcatenate' 'shl_ln3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 341 [1/1] (0.00ns)   --->   "%shl_ln191_1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %count_30, i1 0" [BackGrRemoval.cpp:191]   --->   Operation 341 'bitconcatenate' 'shl_ln191_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 342 [1/1] (0.00ns)   --->   "%zext_ln191 = zext i5 %shl_ln191_1" [BackGrRemoval.cpp:191]   --->   Operation 342 'zext' 'zext_ln191' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 343 [1/1] (1.87ns)   --->   "%add_ln191 = add i7 %shl_ln3, i7 %zext_ln191" [BackGrRemoval.cpp:191]   --->   Operation 343 'add' 'add_ln191' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 344 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln191)   --->   "%empty_63 = select i1 %select_ln141_9, i4 %total_14, i4 %total_15" [BackGrRemoval.cpp:141]   --->   Operation 344 'select' 'empty_63' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 345 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln191)   --->   "%shl_ln191_2 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %empty_63, i3 0" [BackGrRemoval.cpp:191]   --->   Operation 345 'bitconcatenate' 'shl_ln191_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 346 [1/1] (1.87ns) (out node of the LUT)   --->   "%icmp_ln191 = icmp_ult  i7 %add_ln191, i7 %shl_ln191_2" [BackGrRemoval.cpp:191]   --->   Operation 346 'icmp' 'icmp_ln191' <Predicate = true> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 347 [1/1] (1.24ns)   --->   "%out_px_g_1 = select i1 %icmp_ln191, i8 %px_g, i8 255" [BackGrRemoval.cpp:191]   --->   Operation 347 'select' 'out_px_g_1' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 348 [1/1] (1.24ns)   --->   "%out_px_r_1 = select i1 %icmp_ln191, i8 %px_r, i8 255" [BackGrRemoval.cpp:191]   --->   Operation 348 'select' 'out_px_r_1' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 349 [1/1] (1.24ns)   --->   "%out_px_b_1 = select i1 %icmp_ln191, i8 %px_b, i8 255" [BackGrRemoval.cpp:191]   --->   Operation 349 'select' 'out_px_b_1' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 350 [1/1] (0.00ns)   --->   "%pixel_out_data = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i8.i8.i8, i8 %out_px_r_1, i8 %out_px_g_1, i8 %out_px_b_1" [BackGrRemoval.cpp:201]   --->   Operation 350 'bitconcatenate' 'pixel_out_data' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 351 [2/2] (0.00ns)   --->   "%write_ln208 = write void @_ssdm_op_Write.axis.volatile.i24P0A.i3P0A.i3P0A.i1P0A.i1P0A.i1P0A.i1P0A, i24 %output_stream_V_data_V, i3 %output_stream_V_keep_V, i3 %output_stream_V_strb_V, i1 %output_stream_V_user_V, i1 %output_stream_V_last_V, i1 %output_stream_V_id_V, i1 %output_stream_V_dest_V, i24 %pixel_out_data, i3 7, i3 7, i1 0, i1 0, i1 0, i1 0" [BackGrRemoval.cpp:208]   --->   Operation 351 'write' 'write_ln208' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_24 : Operation 354 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 354 'ret' 'ret_ln0' <Predicate = (icmp_ln141)> <Delay = 0.00>

State 25 <SV = 24> <Delay = 0.00>
ST_25 : Operation 352 [1/2] (0.00ns)   --->   "%write_ln208 = write void @_ssdm_op_Write.axis.volatile.i24P0A.i3P0A.i3P0A.i1P0A.i1P0A.i1P0A.i1P0A, i24 %output_stream_V_data_V, i3 %output_stream_V_keep_V, i3 %output_stream_V_strb_V, i1 %output_stream_V_user_V, i1 %output_stream_V_last_V, i1 %output_stream_V_id_V, i1 %output_stream_V_dest_V, i24 %pixel_out_data, i3 7, i3 7, i1 0, i1 0, i1 0, i1 0" [BackGrRemoval.cpp:208]   --->   Operation 352 'write' 'write_ln208' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_25 : Operation 353 [1/1] (0.00ns)   --->   "%br_ln143 = br void %for.body19.i.i" [BackGrRemoval.cpp:143]   --->   Operation 353 'br' 'br_ln143' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 6.202ns
The critical path consists of the following:
	'alloca' operation ('x') [26]  (0.000 ns)
	'load' operation ('x_load', BackGrRemoval.cpp:143) on local variable 'x' [67]  (0.000 ns)
	'icmp' operation ('icmp_ln143', BackGrRemoval.cpp:143) [70]  (1.823 ns)
	'select' operation ('select_ln141', BackGrRemoval.cpp:141) [71]  (0.968 ns)
	'add' operation ('add_ln143', BackGrRemoval.cpp:143) [287]  (1.823 ns)
	'store' operation ('store_ln143', BackGrRemoval.cpp:143) of variable 'add_ln143', BackGrRemoval.cpp:143 on local variable 'x' [290]  (1.588 ns)

 <State 2>: 7.066ns
The critical path consists of the following:
	'select' operation ('max', RGB2HSV.cpp:10->BackGrRemoval.cpp:155) [112]  (1.248 ns)
	'sub' operation ('diff', BackGrRemoval.cpp:157) [119]  (1.915 ns)
	'add' operation ('add_ln163', BackGrRemoval.cpp:163) [153]  (3.903 ns)

 <State 3>: 6.646ns
The critical path consists of the following:
	'load' operation ('y') on local variable 'y' [39]  (0.000 ns)
	'add' operation ('y') [52]  (1.915 ns)
	'add' operation ('yy_1_mid1', BackGrRemoval.cpp:141) [75]  (1.915 ns)
	'icmp' operation ('p_mid111', BackGrRemoval.cpp:141) [76]  (1.823 ns)
	'select' operation ('select_ln141_1', BackGrRemoval.cpp:141) [77]  (0.993 ns)

 <State 4>: 7.074ns
The critical path consists of the following:
	'and' operation ('count', BackGrRemoval.cpp:183) [214]  (0.978 ns)
	'select' operation ('count', BackGrRemoval.cpp:141) [219]  (0.993 ns)
	'add' operation ('count', BackGrRemoval.cpp:187) [223]  (1.565 ns)
	'select' operation ('count', BackGrRemoval.cpp:187) [224]  (0.000 ns)
	'select' operation ('count', BackGrRemoval.cpp:141) [225]  (0.993 ns)
	'add' operation ('count', BackGrRemoval.cpp:187) [231]  (1.565 ns)
	'select' operation ('count', BackGrRemoval.cpp:187) [232]  (0.000 ns)
	'select' operation ('count', BackGrRemoval.cpp:141) [233]  (0.980 ns)

 <State 5>: 5.845ns
The critical path consists of the following:
	'add' operation ('total', BackGrRemoval.cpp:186) [229]  (1.565 ns)
	'select' operation ('total', BackGrRemoval.cpp:141) [234]  (0.980 ns)
	'add' operation ('total', BackGrRemoval.cpp:186) [235]  (1.650 ns)
	'select' operation ('total', BackGrRemoval.cpp:141) [240]  (0.000 ns)
	'add' operation ('total', BackGrRemoval.cpp:141) [249]  (1.650 ns)

 <State 6>: 5.433ns
The critical path consists of the following:
	'add' operation ('total', BackGrRemoval.cpp:186) [252]  (1.650 ns)
	'select' operation ('total', BackGrRemoval.cpp:141) [257]  (1.024 ns)
	'add' operation ('total', BackGrRemoval.cpp:186) [258]  (1.735 ns)
	'select' operation ('total', BackGrRemoval.cpp:141) [263]  (1.024 ns)

 <State 7>: 5.518ns
The critical path consists of the following:
	'add' operation ('count', BackGrRemoval.cpp:187) [260]  (1.735 ns)
	'select' operation ('count', BackGrRemoval.cpp:187) [261]  (0.000 ns)
	'select' operation ('count', BackGrRemoval.cpp:141) [262]  (1.024 ns)
	'add' operation ('count', BackGrRemoval.cpp:187) [266]  (1.735 ns)
	'select' operation ('count', BackGrRemoval.cpp:187) [267]  (0.000 ns)
	'select' operation ('count', BackGrRemoval.cpp:141) [268]  (1.024 ns)

 <State 8>: 3.868ns
The critical path consists of the following:
	'sdiv' operation ('tmp', BackGrRemoval.cpp:161) [137]  (3.868 ns)

 <State 9>: 3.868ns
The critical path consists of the following:
	'sdiv' operation ('tmp', BackGrRemoval.cpp:161) [137]  (3.868 ns)

 <State 10>: 3.868ns
The critical path consists of the following:
	'sdiv' operation ('tmp', BackGrRemoval.cpp:161) [137]  (3.868 ns)

 <State 11>: 3.868ns
The critical path consists of the following:
	'sdiv' operation ('tmp', BackGrRemoval.cpp:161) [137]  (3.868 ns)

 <State 12>: 3.868ns
The critical path consists of the following:
	'sdiv' operation ('tmp', BackGrRemoval.cpp:161) [137]  (3.868 ns)

 <State 13>: 3.868ns
The critical path consists of the following:
	'sdiv' operation ('tmp', BackGrRemoval.cpp:161) [137]  (3.868 ns)

 <State 14>: 3.868ns
The critical path consists of the following:
	'sdiv' operation ('tmp', BackGrRemoval.cpp:161) [137]  (3.868 ns)

 <State 15>: 3.868ns
The critical path consists of the following:
	'sdiv' operation ('tmp', BackGrRemoval.cpp:161) [137]  (3.868 ns)

 <State 16>: 3.868ns
The critical path consists of the following:
	'sdiv' operation ('tmp', BackGrRemoval.cpp:161) [137]  (3.868 ns)

 <State 17>: 3.868ns
The critical path consists of the following:
	'sdiv' operation ('tmp', BackGrRemoval.cpp:161) [137]  (3.868 ns)

 <State 18>: 3.868ns
The critical path consists of the following:
	'sdiv' operation ('tmp', BackGrRemoval.cpp:161) [137]  (3.868 ns)

 <State 19>: 3.868ns
The critical path consists of the following:
	'sdiv' operation ('tmp', BackGrRemoval.cpp:161) [137]  (3.868 ns)

 <State 20>: 3.868ns
The critical path consists of the following:
	'sdiv' operation ('tmp', BackGrRemoval.cpp:161) [137]  (3.868 ns)

 <State 21>: 3.868ns
The critical path consists of the following:
	'sdiv' operation ('tmp', BackGrRemoval.cpp:161) [137]  (3.868 ns)

 <State 22>: 5.945ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln163', BackGrRemoval.cpp:163) [155]  (3.868 ns)
	'add' operation ('tmp', BackGrRemoval.cpp:163) [157]  (2.077 ns)

 <State 23>: 6.813ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('tmp') with incoming values : ('sext_ln158', BackGrRemoval.cpp:158) ('tmp', BackGrRemoval.cpp:163) ('tmp', BackGrRemoval.cpp:162) [176]  (1.827 ns)
	'phi' operation ('tmp') with incoming values : ('sext_ln158', BackGrRemoval.cpp:158) ('tmp', BackGrRemoval.cpp:163) ('tmp', BackGrRemoval.cpp:162) [176]  (0.000 ns)
	'add' operation ('add_ln165', BackGrRemoval.cpp:165) [179]  (1.823 ns)
	'select' operation ('h_neighbor', BackGrRemoval.cpp:165) [182]  (1.248 ns)
	'icmp' operation ('icmp_ln187_9', BackGrRemoval.cpp:187) [271]  (1.915 ns)

 <State 24>: 6.012ns
The critical path consists of the following:
	'select' operation ('count', BackGrRemoval.cpp:187) [273]  (0.000 ns)
	'select' operation ('count', BackGrRemoval.cpp:141) [274]  (1.024 ns)
	'add' operation ('add_ln191', BackGrRemoval.cpp:191) [278]  (1.870 ns)
	'icmp' operation ('icmp_ln191', BackGrRemoval.cpp:191) [281]  (1.870 ns)
	'select' operation ('out_px.g', BackGrRemoval.cpp:191) [282]  (1.248 ns)

 <State 25>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
