
stm32_servo_control.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005028  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000204  080051b8  080051b8  000151b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080053bc  080053bc  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  080053bc  080053bc  000153bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080053c4  080053c4  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080053c4  080053c4  000153c4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080053c8  080053c8  000153c8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  080053cc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020070  2**0
                  CONTENTS
 10 .bss          000000c0  20000070  20000070  00020070  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000130  20000130  00020070  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000df55  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001d48  00000000  00000000  0002dff5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000ce8  00000000  00000000  0002fd40  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000c30  00000000  00000000  00030a28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00021bab  00000000  00000000  00031658  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000e521  00000000  00000000  00053203  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cc679  00000000  00000000  00061724  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0012dd9d  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00003ee0  00000000  00000000  0012ddf0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000070 	.word	0x20000070
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080051a0 	.word	0x080051a0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000074 	.word	0x20000074
 80001cc:	080051a0 	.word	0x080051a0

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000290:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000294:	f000 b974 	b.w	8000580 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	4604      	mov	r4, r0
 80002b8:	468e      	mov	lr, r1
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	d14d      	bne.n	800035a <__udivmoddi4+0xaa>
 80002be:	428a      	cmp	r2, r1
 80002c0:	4694      	mov	ip, r2
 80002c2:	d969      	bls.n	8000398 <__udivmoddi4+0xe8>
 80002c4:	fab2 f282 	clz	r2, r2
 80002c8:	b152      	cbz	r2, 80002e0 <__udivmoddi4+0x30>
 80002ca:	fa01 f302 	lsl.w	r3, r1, r2
 80002ce:	f1c2 0120 	rsb	r1, r2, #32
 80002d2:	fa20 f101 	lsr.w	r1, r0, r1
 80002d6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002da:	ea41 0e03 	orr.w	lr, r1, r3
 80002de:	4094      	lsls	r4, r2
 80002e0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002e4:	0c21      	lsrs	r1, r4, #16
 80002e6:	fbbe f6f8 	udiv	r6, lr, r8
 80002ea:	fa1f f78c 	uxth.w	r7, ip
 80002ee:	fb08 e316 	mls	r3, r8, r6, lr
 80002f2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80002f6:	fb06 f107 	mul.w	r1, r6, r7
 80002fa:	4299      	cmp	r1, r3
 80002fc:	d90a      	bls.n	8000314 <__udivmoddi4+0x64>
 80002fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000302:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000306:	f080 811f 	bcs.w	8000548 <__udivmoddi4+0x298>
 800030a:	4299      	cmp	r1, r3
 800030c:	f240 811c 	bls.w	8000548 <__udivmoddi4+0x298>
 8000310:	3e02      	subs	r6, #2
 8000312:	4463      	add	r3, ip
 8000314:	1a5b      	subs	r3, r3, r1
 8000316:	b2a4      	uxth	r4, r4
 8000318:	fbb3 f0f8 	udiv	r0, r3, r8
 800031c:	fb08 3310 	mls	r3, r8, r0, r3
 8000320:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000324:	fb00 f707 	mul.w	r7, r0, r7
 8000328:	42a7      	cmp	r7, r4
 800032a:	d90a      	bls.n	8000342 <__udivmoddi4+0x92>
 800032c:	eb1c 0404 	adds.w	r4, ip, r4
 8000330:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000334:	f080 810a 	bcs.w	800054c <__udivmoddi4+0x29c>
 8000338:	42a7      	cmp	r7, r4
 800033a:	f240 8107 	bls.w	800054c <__udivmoddi4+0x29c>
 800033e:	4464      	add	r4, ip
 8000340:	3802      	subs	r0, #2
 8000342:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000346:	1be4      	subs	r4, r4, r7
 8000348:	2600      	movs	r6, #0
 800034a:	b11d      	cbz	r5, 8000354 <__udivmoddi4+0xa4>
 800034c:	40d4      	lsrs	r4, r2
 800034e:	2300      	movs	r3, #0
 8000350:	e9c5 4300 	strd	r4, r3, [r5]
 8000354:	4631      	mov	r1, r6
 8000356:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035a:	428b      	cmp	r3, r1
 800035c:	d909      	bls.n	8000372 <__udivmoddi4+0xc2>
 800035e:	2d00      	cmp	r5, #0
 8000360:	f000 80ef 	beq.w	8000542 <__udivmoddi4+0x292>
 8000364:	2600      	movs	r6, #0
 8000366:	e9c5 0100 	strd	r0, r1, [r5]
 800036a:	4630      	mov	r0, r6
 800036c:	4631      	mov	r1, r6
 800036e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000372:	fab3 f683 	clz	r6, r3
 8000376:	2e00      	cmp	r6, #0
 8000378:	d14a      	bne.n	8000410 <__udivmoddi4+0x160>
 800037a:	428b      	cmp	r3, r1
 800037c:	d302      	bcc.n	8000384 <__udivmoddi4+0xd4>
 800037e:	4282      	cmp	r2, r0
 8000380:	f200 80f9 	bhi.w	8000576 <__udivmoddi4+0x2c6>
 8000384:	1a84      	subs	r4, r0, r2
 8000386:	eb61 0303 	sbc.w	r3, r1, r3
 800038a:	2001      	movs	r0, #1
 800038c:	469e      	mov	lr, r3
 800038e:	2d00      	cmp	r5, #0
 8000390:	d0e0      	beq.n	8000354 <__udivmoddi4+0xa4>
 8000392:	e9c5 4e00 	strd	r4, lr, [r5]
 8000396:	e7dd      	b.n	8000354 <__udivmoddi4+0xa4>
 8000398:	b902      	cbnz	r2, 800039c <__udivmoddi4+0xec>
 800039a:	deff      	udf	#255	; 0xff
 800039c:	fab2 f282 	clz	r2, r2
 80003a0:	2a00      	cmp	r2, #0
 80003a2:	f040 8092 	bne.w	80004ca <__udivmoddi4+0x21a>
 80003a6:	eba1 010c 	sub.w	r1, r1, ip
 80003aa:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003ae:	fa1f fe8c 	uxth.w	lr, ip
 80003b2:	2601      	movs	r6, #1
 80003b4:	0c20      	lsrs	r0, r4, #16
 80003b6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003ba:	fb07 1113 	mls	r1, r7, r3, r1
 80003be:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003c2:	fb0e f003 	mul.w	r0, lr, r3
 80003c6:	4288      	cmp	r0, r1
 80003c8:	d908      	bls.n	80003dc <__udivmoddi4+0x12c>
 80003ca:	eb1c 0101 	adds.w	r1, ip, r1
 80003ce:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 80003d2:	d202      	bcs.n	80003da <__udivmoddi4+0x12a>
 80003d4:	4288      	cmp	r0, r1
 80003d6:	f200 80cb 	bhi.w	8000570 <__udivmoddi4+0x2c0>
 80003da:	4643      	mov	r3, r8
 80003dc:	1a09      	subs	r1, r1, r0
 80003de:	b2a4      	uxth	r4, r4
 80003e0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003e4:	fb07 1110 	mls	r1, r7, r0, r1
 80003e8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003ec:	fb0e fe00 	mul.w	lr, lr, r0
 80003f0:	45a6      	cmp	lr, r4
 80003f2:	d908      	bls.n	8000406 <__udivmoddi4+0x156>
 80003f4:	eb1c 0404 	adds.w	r4, ip, r4
 80003f8:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 80003fc:	d202      	bcs.n	8000404 <__udivmoddi4+0x154>
 80003fe:	45a6      	cmp	lr, r4
 8000400:	f200 80bb 	bhi.w	800057a <__udivmoddi4+0x2ca>
 8000404:	4608      	mov	r0, r1
 8000406:	eba4 040e 	sub.w	r4, r4, lr
 800040a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800040e:	e79c      	b.n	800034a <__udivmoddi4+0x9a>
 8000410:	f1c6 0720 	rsb	r7, r6, #32
 8000414:	40b3      	lsls	r3, r6
 8000416:	fa22 fc07 	lsr.w	ip, r2, r7
 800041a:	ea4c 0c03 	orr.w	ip, ip, r3
 800041e:	fa20 f407 	lsr.w	r4, r0, r7
 8000422:	fa01 f306 	lsl.w	r3, r1, r6
 8000426:	431c      	orrs	r4, r3
 8000428:	40f9      	lsrs	r1, r7
 800042a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800042e:	fa00 f306 	lsl.w	r3, r0, r6
 8000432:	fbb1 f8f9 	udiv	r8, r1, r9
 8000436:	0c20      	lsrs	r0, r4, #16
 8000438:	fa1f fe8c 	uxth.w	lr, ip
 800043c:	fb09 1118 	mls	r1, r9, r8, r1
 8000440:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000444:	fb08 f00e 	mul.w	r0, r8, lr
 8000448:	4288      	cmp	r0, r1
 800044a:	fa02 f206 	lsl.w	r2, r2, r6
 800044e:	d90b      	bls.n	8000468 <__udivmoddi4+0x1b8>
 8000450:	eb1c 0101 	adds.w	r1, ip, r1
 8000454:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000458:	f080 8088 	bcs.w	800056c <__udivmoddi4+0x2bc>
 800045c:	4288      	cmp	r0, r1
 800045e:	f240 8085 	bls.w	800056c <__udivmoddi4+0x2bc>
 8000462:	f1a8 0802 	sub.w	r8, r8, #2
 8000466:	4461      	add	r1, ip
 8000468:	1a09      	subs	r1, r1, r0
 800046a:	b2a4      	uxth	r4, r4
 800046c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000470:	fb09 1110 	mls	r1, r9, r0, r1
 8000474:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000478:	fb00 fe0e 	mul.w	lr, r0, lr
 800047c:	458e      	cmp	lr, r1
 800047e:	d908      	bls.n	8000492 <__udivmoddi4+0x1e2>
 8000480:	eb1c 0101 	adds.w	r1, ip, r1
 8000484:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 8000488:	d26c      	bcs.n	8000564 <__udivmoddi4+0x2b4>
 800048a:	458e      	cmp	lr, r1
 800048c:	d96a      	bls.n	8000564 <__udivmoddi4+0x2b4>
 800048e:	3802      	subs	r0, #2
 8000490:	4461      	add	r1, ip
 8000492:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000496:	fba0 9402 	umull	r9, r4, r0, r2
 800049a:	eba1 010e 	sub.w	r1, r1, lr
 800049e:	42a1      	cmp	r1, r4
 80004a0:	46c8      	mov	r8, r9
 80004a2:	46a6      	mov	lr, r4
 80004a4:	d356      	bcc.n	8000554 <__udivmoddi4+0x2a4>
 80004a6:	d053      	beq.n	8000550 <__udivmoddi4+0x2a0>
 80004a8:	b15d      	cbz	r5, 80004c2 <__udivmoddi4+0x212>
 80004aa:	ebb3 0208 	subs.w	r2, r3, r8
 80004ae:	eb61 010e 	sbc.w	r1, r1, lr
 80004b2:	fa01 f707 	lsl.w	r7, r1, r7
 80004b6:	fa22 f306 	lsr.w	r3, r2, r6
 80004ba:	40f1      	lsrs	r1, r6
 80004bc:	431f      	orrs	r7, r3
 80004be:	e9c5 7100 	strd	r7, r1, [r5]
 80004c2:	2600      	movs	r6, #0
 80004c4:	4631      	mov	r1, r6
 80004c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ca:	f1c2 0320 	rsb	r3, r2, #32
 80004ce:	40d8      	lsrs	r0, r3
 80004d0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004d4:	fa21 f303 	lsr.w	r3, r1, r3
 80004d8:	4091      	lsls	r1, r2
 80004da:	4301      	orrs	r1, r0
 80004dc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004e0:	fa1f fe8c 	uxth.w	lr, ip
 80004e4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004e8:	fb07 3610 	mls	r6, r7, r0, r3
 80004ec:	0c0b      	lsrs	r3, r1, #16
 80004ee:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80004f2:	fb00 f60e 	mul.w	r6, r0, lr
 80004f6:	429e      	cmp	r6, r3
 80004f8:	fa04 f402 	lsl.w	r4, r4, r2
 80004fc:	d908      	bls.n	8000510 <__udivmoddi4+0x260>
 80004fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000502:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000506:	d22f      	bcs.n	8000568 <__udivmoddi4+0x2b8>
 8000508:	429e      	cmp	r6, r3
 800050a:	d92d      	bls.n	8000568 <__udivmoddi4+0x2b8>
 800050c:	3802      	subs	r0, #2
 800050e:	4463      	add	r3, ip
 8000510:	1b9b      	subs	r3, r3, r6
 8000512:	b289      	uxth	r1, r1
 8000514:	fbb3 f6f7 	udiv	r6, r3, r7
 8000518:	fb07 3316 	mls	r3, r7, r6, r3
 800051c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000520:	fb06 f30e 	mul.w	r3, r6, lr
 8000524:	428b      	cmp	r3, r1
 8000526:	d908      	bls.n	800053a <__udivmoddi4+0x28a>
 8000528:	eb1c 0101 	adds.w	r1, ip, r1
 800052c:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000530:	d216      	bcs.n	8000560 <__udivmoddi4+0x2b0>
 8000532:	428b      	cmp	r3, r1
 8000534:	d914      	bls.n	8000560 <__udivmoddi4+0x2b0>
 8000536:	3e02      	subs	r6, #2
 8000538:	4461      	add	r1, ip
 800053a:	1ac9      	subs	r1, r1, r3
 800053c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000540:	e738      	b.n	80003b4 <__udivmoddi4+0x104>
 8000542:	462e      	mov	r6, r5
 8000544:	4628      	mov	r0, r5
 8000546:	e705      	b.n	8000354 <__udivmoddi4+0xa4>
 8000548:	4606      	mov	r6, r0
 800054a:	e6e3      	b.n	8000314 <__udivmoddi4+0x64>
 800054c:	4618      	mov	r0, r3
 800054e:	e6f8      	b.n	8000342 <__udivmoddi4+0x92>
 8000550:	454b      	cmp	r3, r9
 8000552:	d2a9      	bcs.n	80004a8 <__udivmoddi4+0x1f8>
 8000554:	ebb9 0802 	subs.w	r8, r9, r2
 8000558:	eb64 0e0c 	sbc.w	lr, r4, ip
 800055c:	3801      	subs	r0, #1
 800055e:	e7a3      	b.n	80004a8 <__udivmoddi4+0x1f8>
 8000560:	4646      	mov	r6, r8
 8000562:	e7ea      	b.n	800053a <__udivmoddi4+0x28a>
 8000564:	4620      	mov	r0, r4
 8000566:	e794      	b.n	8000492 <__udivmoddi4+0x1e2>
 8000568:	4640      	mov	r0, r8
 800056a:	e7d1      	b.n	8000510 <__udivmoddi4+0x260>
 800056c:	46d0      	mov	r8, sl
 800056e:	e77b      	b.n	8000468 <__udivmoddi4+0x1b8>
 8000570:	3b02      	subs	r3, #2
 8000572:	4461      	add	r1, ip
 8000574:	e732      	b.n	80003dc <__udivmoddi4+0x12c>
 8000576:	4630      	mov	r0, r6
 8000578:	e709      	b.n	800038e <__udivmoddi4+0xde>
 800057a:	4464      	add	r4, ip
 800057c:	3802      	subs	r0, #2
 800057e:	e742      	b.n	8000406 <__udivmoddi4+0x156>

08000580 <__aeabi_idiv0>:
 8000580:	4770      	bx	lr
 8000582:	bf00      	nop

08000584 <moveRobotArmJoint>:
/* Private function prototypes -----------------------------------------------*/
void SystemClock_Config(void);
static void MX_GPIO_Init(void);
static void MX_TIM2_Init(void);
static void MX_UART4_Init(void);
static void moveRobotArmJoint(uint32_t value, CCR_Register ccr_register) {
 8000584:	b580      	push	{r7, lr}
 8000586:	b082      	sub	sp, #8
 8000588:	af00      	add	r7, sp, #0
 800058a:	6078      	str	r0, [r7, #4]
 800058c:	460b      	mov	r3, r1
 800058e:	70fb      	strb	r3, [r7, #3]
	  switch (ccr_register) {
 8000590:	78fb      	ldrb	r3, [r7, #3]
 8000592:	2b00      	cmp	r3, #0
 8000594:	d002      	beq.n	800059c <moveRobotArmJoint+0x18>
 8000596:	2b01      	cmp	r3, #1
 8000598:	d009      	beq.n	80005ae <moveRobotArmJoint+0x2a>
	      htim2.Instance->CCR2 = value;
	      HAL_Delay(600);
	      break;
	    default:
	      // handle error case
	      break;
 800059a:	e011      	b.n	80005c0 <moveRobotArmJoint+0x3c>
	      htim2.Instance->CCR1 = value;
 800059c:	4b0a      	ldr	r3, [pc, #40]	; (80005c8 <moveRobotArmJoint+0x44>)
 800059e:	681b      	ldr	r3, [r3, #0]
 80005a0:	687a      	ldr	r2, [r7, #4]
 80005a2:	635a      	str	r2, [r3, #52]	; 0x34
	      HAL_Delay(600);
 80005a4:	f44f 7016 	mov.w	r0, #600	; 0x258
 80005a8:	f000 fcae 	bl	8000f08 <HAL_Delay>
	      break;
 80005ac:	e008      	b.n	80005c0 <moveRobotArmJoint+0x3c>
	      htim2.Instance->CCR2 = value;
 80005ae:	4b06      	ldr	r3, [pc, #24]	; (80005c8 <moveRobotArmJoint+0x44>)
 80005b0:	681b      	ldr	r3, [r3, #0]
 80005b2:	687a      	ldr	r2, [r7, #4]
 80005b4:	639a      	str	r2, [r3, #56]	; 0x38
	      HAL_Delay(600);
 80005b6:	f44f 7016 	mov.w	r0, #600	; 0x258
 80005ba:	f000 fca5 	bl	8000f08 <HAL_Delay>
	      break;
 80005be:	bf00      	nop
	  }
}
 80005c0:	bf00      	nop
 80005c2:	3708      	adds	r7, #8
 80005c4:	46bd      	mov	sp, r7
 80005c6:	bd80      	pop	{r7, pc}
 80005c8:	2000008c 	.word	0x2000008c

080005cc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005cc:	b590      	push	{r4, r7, lr}
 80005ce:	b08b      	sub	sp, #44	; 0x2c
 80005d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	char rx_buffer[RX_BUFFER_SIZE];
	char tx_buffer[RX_BUFFER_SIZE];
	uint8_t rx_data;
	int rx_index = 0;
 80005d2:	2300      	movs	r3, #0
 80005d4:	627b      	str	r3, [r7, #36]	; 0x24
	bool start_detected = false;
 80005d6:	2300      	movs	r3, #0
 80005d8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005dc:	f000 fc22 	bl	8000e24 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005e0:	f000 f892 	bl	8000708 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005e4:	f000 f9a6 	bl	8000934 <MX_GPIO_Init>
  MX_TIM2_Init();
 80005e8:	f000 f8f8 	bl	80007dc <MX_TIM2_Init>
  MX_UART4_Init();
 80005ec:	f000 f978 	bl	80008e0 <MX_UART4_Init>
  /* USER CODE BEGIN 2 */
    // BASE 1
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 80005f0:	2100      	movs	r1, #0
 80005f2:	4840      	ldr	r0, [pc, #256]	; (80006f4 <main+0x128>)
 80005f4:	f001 fd2c 	bl	8002050 <HAL_TIM_PWM_Start>
  	// ARM 3
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 80005f8:	2104      	movs	r1, #4
 80005fa:	483e      	ldr	r0, [pc, #248]	; (80006f4 <main+0x128>)
 80005fc:	f001 fd28 	bl	8002050 <HAL_TIM_PWM_Start>
	while (1)
  {
	/* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	 printf("Waiting for Rx data...\n");
 8000600:	483d      	ldr	r0, [pc, #244]	; (80006f8 <main+0x12c>)
 8000602:	f003 fdc3 	bl	800418c <puts>
		start_detected = false;
 8000606:	2300      	movs	r3, #0
 8000608:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
		while (!start_detected)
 800060c:	e00f      	b.n	800062e <main+0x62>
		{
			HAL_UART_Receive(&huart4, &rx_data, 1, HAL_MAX_DELAY);
 800060e:	f107 0113 	add.w	r1, r7, #19
 8000612:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000616:	2201      	movs	r2, #1
 8000618:	4838      	ldr	r0, [pc, #224]	; (80006fc <main+0x130>)
 800061a:	f002 fd24 	bl	8003066 <HAL_UART_Receive>
			if (rx_data == '#')
 800061e:	7cfb      	ldrb	r3, [r7, #19]
 8000620:	2b23      	cmp	r3, #35	; 0x23
 8000622:	d104      	bne.n	800062e <main+0x62>
			{
				start_detected = true;
 8000624:	2301      	movs	r3, #1
 8000626:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
				rx_index = 0;
 800062a:	2300      	movs	r3, #0
 800062c:	627b      	str	r3, [r7, #36]	; 0x24
		while (!start_detected)
 800062e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8000632:	f083 0301 	eor.w	r3, r3, #1
 8000636:	b2db      	uxtb	r3, r3
 8000638:	2b00      	cmp	r3, #0
 800063a:	d1e8      	bne.n	800060e <main+0x42>
			}
		}

	while(rx_data != '\n' && rx_index < RX_BUFFER_SIZE - 1 && start_detected == true) {
 800063c:	e011      	b.n	8000662 <main+0x96>
		// Receive next byte
		HAL_UART_Receive(&huart4, &rx_data, 1, HAL_MAX_DELAY);
 800063e:	f107 0113 	add.w	r1, r7, #19
 8000642:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000646:	2201      	movs	r2, #1
 8000648:	482c      	ldr	r0, [pc, #176]	; (80006fc <main+0x130>)
 800064a:	f002 fd0c 	bl	8003066 <HAL_UART_Receive>
		// Add byte to the buffer
		rx_buffer[rx_index] = rx_data;
 800064e:	7cf9      	ldrb	r1, [r7, #19]
 8000650:	f107 0218 	add.w	r2, r7, #24
 8000654:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000656:	4413      	add	r3, r2
 8000658:	460a      	mov	r2, r1
 800065a:	701a      	strb	r2, [r3, #0]
		rx_index++;
 800065c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800065e:	3301      	adds	r3, #1
 8000660:	627b      	str	r3, [r7, #36]	; 0x24
	while(rx_data != '\n' && rx_index < RX_BUFFER_SIZE - 1 && start_detected == true) {
 8000662:	7cfb      	ldrb	r3, [r7, #19]
 8000664:	2b0a      	cmp	r3, #10
 8000666:	d006      	beq.n	8000676 <main+0xaa>
 8000668:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800066a:	2b02      	cmp	r3, #2
 800066c:	dc03      	bgt.n	8000676 <main+0xaa>
 800066e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8000672:	2b00      	cmp	r3, #0
 8000674:	d1e3      	bne.n	800063e <main+0x72>
	}

	int value = atoi(rx_buffer); // Convert received string to integer
 8000676:	f107 0318 	add.w	r3, r7, #24
 800067a:	4618      	mov	r0, r3
 800067c:	f003 fcca 	bl	8004014 <atoi>
 8000680:	61f8      	str	r0, [r7, #28]
	memset(rx_buffer, 0, sizeof(rx_buffer));
 8000682:	f107 0318 	add.w	r3, r7, #24
 8000686:	2204      	movs	r2, #4
 8000688:	2100      	movs	r1, #0
 800068a:	4618      	mov	r0, r3
 800068c:	f003 fcf0 	bl	8004070 <memset>
	rx_index = 0;
 8000690:	2300      	movs	r3, #0
 8000692:	627b      	str	r3, [r7, #36]	; 0x24
	rx_buffer[rx_index] = '\0';
 8000694:	f107 0218 	add.w	r2, r7, #24
 8000698:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800069a:	4413      	add	r3, r2
 800069c:	2200      	movs	r2, #0
 800069e:	701a      	strb	r2, [r3, #0]
	start_detected = false;
 80006a0:	2300      	movs	r3, #0
 80006a2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	printf ("Value: %d\n", value);
 80006a6:	69f9      	ldr	r1, [r7, #28]
 80006a8:	4815      	ldr	r0, [pc, #84]	; (8000700 <main+0x134>)
 80006aa:	f003 fce9 	bl	8004080 <iprintf>
//	send_echo("received");
	if (value >= 0 && value <= 255) { // Check if the value is within valid range
 80006ae:	69fb      	ldr	r3, [r7, #28]
 80006b0:	2b00      	cmp	r3, #0
 80006b2:	db0c      	blt.n	80006ce <main+0x102>
 80006b4:	69fb      	ldr	r3, [r7, #28]
 80006b6:	2bff      	cmp	r3, #255	; 0xff
 80006b8:	dc09      	bgt.n	80006ce <main+0x102>
		  moveRobotArmJoint(value, 0); // Call the setCCR2Value() function with the received value
 80006ba:	69fb      	ldr	r3, [r7, #28]
 80006bc:	2100      	movs	r1, #0
 80006be:	4618      	mov	r0, r3
 80006c0:	f7ff ff60 	bl	8000584 <moveRobotArmJoint>
		  moveRobotArmJoint(value, 1);
 80006c4:	69fb      	ldr	r3, [r7, #28]
 80006c6:	2101      	movs	r1, #1
 80006c8:	4618      	mov	r0, r3
 80006ca:	f7ff ff5b 	bl	8000584 <moveRobotArmJoint>
	  }

	char tx_data[] = "Received data: ";
 80006ce:	4b0d      	ldr	r3, [pc, #52]	; (8000704 <main+0x138>)
 80006d0:	463c      	mov	r4, r7
 80006d2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80006d4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	HAL_UART_Transmit(&huart4, (uint8_t*)tx_data, strlen(tx_data), HAL_MAX_DELAY);
 80006d8:	463b      	mov	r3, r7
 80006da:	4618      	mov	r0, r3
 80006dc:	f7ff fd78 	bl	80001d0 <strlen>
 80006e0:	4603      	mov	r3, r0
 80006e2:	b29a      	uxth	r2, r3
 80006e4:	4639      	mov	r1, r7
 80006e6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80006ea:	4804      	ldr	r0, [pc, #16]	; (80006fc <main+0x130>)
 80006ec:	f002 fc29 	bl	8002f42 <HAL_UART_Transmit>
  {
 80006f0:	e786      	b.n	8000600 <main+0x34>
 80006f2:	bf00      	nop
 80006f4:	2000008c 	.word	0x2000008c
 80006f8:	080051d4 	.word	0x080051d4
 80006fc:	200000d4 	.word	0x200000d4
 8000700:	080051ec 	.word	0x080051ec
 8000704:	080051f8 	.word	0x080051f8

08000708 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000708:	b580      	push	{r7, lr}
 800070a:	b094      	sub	sp, #80	; 0x50
 800070c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800070e:	f107 0320 	add.w	r3, r7, #32
 8000712:	2230      	movs	r2, #48	; 0x30
 8000714:	2100      	movs	r1, #0
 8000716:	4618      	mov	r0, r3
 8000718:	f003 fcaa 	bl	8004070 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800071c:	f107 030c 	add.w	r3, r7, #12
 8000720:	2200      	movs	r2, #0
 8000722:	601a      	str	r2, [r3, #0]
 8000724:	605a      	str	r2, [r3, #4]
 8000726:	609a      	str	r2, [r3, #8]
 8000728:	60da      	str	r2, [r3, #12]
 800072a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800072c:	2300      	movs	r3, #0
 800072e:	60bb      	str	r3, [r7, #8]
 8000730:	4b28      	ldr	r3, [pc, #160]	; (80007d4 <SystemClock_Config+0xcc>)
 8000732:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000734:	4a27      	ldr	r2, [pc, #156]	; (80007d4 <SystemClock_Config+0xcc>)
 8000736:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800073a:	6413      	str	r3, [r2, #64]	; 0x40
 800073c:	4b25      	ldr	r3, [pc, #148]	; (80007d4 <SystemClock_Config+0xcc>)
 800073e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000740:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000744:	60bb      	str	r3, [r7, #8]
 8000746:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000748:	2300      	movs	r3, #0
 800074a:	607b      	str	r3, [r7, #4]
 800074c:	4b22      	ldr	r3, [pc, #136]	; (80007d8 <SystemClock_Config+0xd0>)
 800074e:	681b      	ldr	r3, [r3, #0]
 8000750:	4a21      	ldr	r2, [pc, #132]	; (80007d8 <SystemClock_Config+0xd0>)
 8000752:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000756:	6013      	str	r3, [r2, #0]
 8000758:	4b1f      	ldr	r3, [pc, #124]	; (80007d8 <SystemClock_Config+0xd0>)
 800075a:	681b      	ldr	r3, [r3, #0]
 800075c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000760:	607b      	str	r3, [r7, #4]
 8000762:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000764:	2302      	movs	r3, #2
 8000766:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000768:	2301      	movs	r3, #1
 800076a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800076c:	2310      	movs	r3, #16
 800076e:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000770:	2302      	movs	r3, #2
 8000772:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000774:	2300      	movs	r3, #0
 8000776:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000778:	2308      	movs	r3, #8
 800077a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 84;
 800077c:	2354      	movs	r3, #84	; 0x54
 800077e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000780:	2302      	movs	r3, #2
 8000782:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000784:	2307      	movs	r3, #7
 8000786:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000788:	f107 0320 	add.w	r3, r7, #32
 800078c:	4618      	mov	r0, r3
 800078e:	f000 ff1f 	bl	80015d0 <HAL_RCC_OscConfig>
 8000792:	4603      	mov	r3, r0
 8000794:	2b00      	cmp	r3, #0
 8000796:	d001      	beq.n	800079c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000798:	f000 f902 	bl	80009a0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800079c:	230f      	movs	r3, #15
 800079e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80007a0:	2302      	movs	r3, #2
 80007a2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80007a4:	2300      	movs	r3, #0
 80007a6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80007a8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80007ac:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80007ae:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80007b2:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80007b4:	f107 030c 	add.w	r3, r7, #12
 80007b8:	2102      	movs	r1, #2
 80007ba:	4618      	mov	r0, r3
 80007bc:	f001 f980 	bl	8001ac0 <HAL_RCC_ClockConfig>
 80007c0:	4603      	mov	r3, r0
 80007c2:	2b00      	cmp	r3, #0
 80007c4:	d001      	beq.n	80007ca <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80007c6:	f000 f8eb 	bl	80009a0 <Error_Handler>
  }
}
 80007ca:	bf00      	nop
 80007cc:	3750      	adds	r7, #80	; 0x50
 80007ce:	46bd      	mov	sp, r7
 80007d0:	bd80      	pop	{r7, pc}
 80007d2:	bf00      	nop
 80007d4:	40023800 	.word	0x40023800
 80007d8:	40007000 	.word	0x40007000

080007dc <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80007dc:	b580      	push	{r7, lr}
 80007de:	b08e      	sub	sp, #56	; 0x38
 80007e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80007e2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80007e6:	2200      	movs	r2, #0
 80007e8:	601a      	str	r2, [r3, #0]
 80007ea:	605a      	str	r2, [r3, #4]
 80007ec:	609a      	str	r2, [r3, #8]
 80007ee:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80007f0:	f107 0320 	add.w	r3, r7, #32
 80007f4:	2200      	movs	r2, #0
 80007f6:	601a      	str	r2, [r3, #0]
 80007f8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80007fa:	1d3b      	adds	r3, r7, #4
 80007fc:	2200      	movs	r2, #0
 80007fe:	601a      	str	r2, [r3, #0]
 8000800:	605a      	str	r2, [r3, #4]
 8000802:	609a      	str	r2, [r3, #8]
 8000804:	60da      	str	r2, [r3, #12]
 8000806:	611a      	str	r2, [r3, #16]
 8000808:	615a      	str	r2, [r3, #20]
 800080a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800080c:	4b33      	ldr	r3, [pc, #204]	; (80008dc <MX_TIM2_Init+0x100>)
 800080e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000812:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 840;
 8000814:	4b31      	ldr	r3, [pc, #196]	; (80008dc <MX_TIM2_Init+0x100>)
 8000816:	f44f 7252 	mov.w	r2, #840	; 0x348
 800081a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800081c:	4b2f      	ldr	r3, [pc, #188]	; (80008dc <MX_TIM2_Init+0x100>)
 800081e:	2200      	movs	r2, #0
 8000820:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 8000822:	4b2e      	ldr	r3, [pc, #184]	; (80008dc <MX_TIM2_Init+0x100>)
 8000824:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000828:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800082a:	4b2c      	ldr	r3, [pc, #176]	; (80008dc <MX_TIM2_Init+0x100>)
 800082c:	2200      	movs	r2, #0
 800082e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000830:	4b2a      	ldr	r3, [pc, #168]	; (80008dc <MX_TIM2_Init+0x100>)
 8000832:	2200      	movs	r2, #0
 8000834:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000836:	4829      	ldr	r0, [pc, #164]	; (80008dc <MX_TIM2_Init+0x100>)
 8000838:	f001 fb62 	bl	8001f00 <HAL_TIM_Base_Init>
 800083c:	4603      	mov	r3, r0
 800083e:	2b00      	cmp	r3, #0
 8000840:	d001      	beq.n	8000846 <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 8000842:	f000 f8ad 	bl	80009a0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000846:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800084a:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800084c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000850:	4619      	mov	r1, r3
 8000852:	4822      	ldr	r0, [pc, #136]	; (80008dc <MX_TIM2_Init+0x100>)
 8000854:	f001 fe8e 	bl	8002574 <HAL_TIM_ConfigClockSource>
 8000858:	4603      	mov	r3, r0
 800085a:	2b00      	cmp	r3, #0
 800085c:	d001      	beq.n	8000862 <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 800085e:	f000 f89f 	bl	80009a0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8000862:	481e      	ldr	r0, [pc, #120]	; (80008dc <MX_TIM2_Init+0x100>)
 8000864:	f001 fb9b 	bl	8001f9e <HAL_TIM_PWM_Init>
 8000868:	4603      	mov	r3, r0
 800086a:	2b00      	cmp	r3, #0
 800086c:	d001      	beq.n	8000872 <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 800086e:	f000 f897 	bl	80009a0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000872:	2300      	movs	r3, #0
 8000874:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000876:	2300      	movs	r3, #0
 8000878:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800087a:	f107 0320 	add.w	r3, r7, #32
 800087e:	4619      	mov	r1, r3
 8000880:	4816      	ldr	r0, [pc, #88]	; (80008dc <MX_TIM2_Init+0x100>)
 8000882:	f002 fa81 	bl	8002d88 <HAL_TIMEx_MasterConfigSynchronization>
 8000886:	4603      	mov	r3, r0
 8000888:	2b00      	cmp	r3, #0
 800088a:	d001      	beq.n	8000890 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 800088c:	f000 f888 	bl	80009a0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000890:	2360      	movs	r3, #96	; 0x60
 8000892:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000894:	2300      	movs	r3, #0
 8000896:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000898:	2300      	movs	r3, #0
 800089a:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800089c:	2300      	movs	r3, #0
 800089e:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80008a0:	1d3b      	adds	r3, r7, #4
 80008a2:	2200      	movs	r2, #0
 80008a4:	4619      	mov	r1, r3
 80008a6:	480d      	ldr	r0, [pc, #52]	; (80008dc <MX_TIM2_Init+0x100>)
 80008a8:	f001 fda2 	bl	80023f0 <HAL_TIM_PWM_ConfigChannel>
 80008ac:	4603      	mov	r3, r0
 80008ae:	2b00      	cmp	r3, #0
 80008b0:	d001      	beq.n	80008b6 <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 80008b2:	f000 f875 	bl	80009a0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80008b6:	1d3b      	adds	r3, r7, #4
 80008b8:	2204      	movs	r2, #4
 80008ba:	4619      	mov	r1, r3
 80008bc:	4807      	ldr	r0, [pc, #28]	; (80008dc <MX_TIM2_Init+0x100>)
 80008be:	f001 fd97 	bl	80023f0 <HAL_TIM_PWM_ConfigChannel>
 80008c2:	4603      	mov	r3, r0
 80008c4:	2b00      	cmp	r3, #0
 80008c6:	d001      	beq.n	80008cc <MX_TIM2_Init+0xf0>
  {
    Error_Handler();
 80008c8:	f000 f86a 	bl	80009a0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80008cc:	4803      	ldr	r0, [pc, #12]	; (80008dc <MX_TIM2_Init+0x100>)
 80008ce:	f000 f8bb 	bl	8000a48 <HAL_TIM_MspPostInit>

}
 80008d2:	bf00      	nop
 80008d4:	3738      	adds	r7, #56	; 0x38
 80008d6:	46bd      	mov	sp, r7
 80008d8:	bd80      	pop	{r7, pc}
 80008da:	bf00      	nop
 80008dc:	2000008c 	.word	0x2000008c

080008e0 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 80008e0:	b580      	push	{r7, lr}
 80008e2:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 80008e4:	4b11      	ldr	r3, [pc, #68]	; (800092c <MX_UART4_Init+0x4c>)
 80008e6:	4a12      	ldr	r2, [pc, #72]	; (8000930 <MX_UART4_Init+0x50>)
 80008e8:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 9600;
 80008ea:	4b10      	ldr	r3, [pc, #64]	; (800092c <MX_UART4_Init+0x4c>)
 80008ec:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80008f0:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 80008f2:	4b0e      	ldr	r3, [pc, #56]	; (800092c <MX_UART4_Init+0x4c>)
 80008f4:	2200      	movs	r2, #0
 80008f6:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 80008f8:	4b0c      	ldr	r3, [pc, #48]	; (800092c <MX_UART4_Init+0x4c>)
 80008fa:	2200      	movs	r2, #0
 80008fc:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 80008fe:	4b0b      	ldr	r3, [pc, #44]	; (800092c <MX_UART4_Init+0x4c>)
 8000900:	2200      	movs	r2, #0
 8000902:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8000904:	4b09      	ldr	r3, [pc, #36]	; (800092c <MX_UART4_Init+0x4c>)
 8000906:	220c      	movs	r2, #12
 8000908:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800090a:	4b08      	ldr	r3, [pc, #32]	; (800092c <MX_UART4_Init+0x4c>)
 800090c:	2200      	movs	r2, #0
 800090e:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8000910:	4b06      	ldr	r3, [pc, #24]	; (800092c <MX_UART4_Init+0x4c>)
 8000912:	2200      	movs	r2, #0
 8000914:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8000916:	4805      	ldr	r0, [pc, #20]	; (800092c <MX_UART4_Init+0x4c>)
 8000918:	f002 fac6 	bl	8002ea8 <HAL_UART_Init>
 800091c:	4603      	mov	r3, r0
 800091e:	2b00      	cmp	r3, #0
 8000920:	d001      	beq.n	8000926 <MX_UART4_Init+0x46>
  {
    Error_Handler();
 8000922:	f000 f83d 	bl	80009a0 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8000926:	bf00      	nop
 8000928:	bd80      	pop	{r7, pc}
 800092a:	bf00      	nop
 800092c:	200000d4 	.word	0x200000d4
 8000930:	40004c00 	.word	0x40004c00

08000934 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000934:	b480      	push	{r7}
 8000936:	b085      	sub	sp, #20
 8000938:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800093a:	2300      	movs	r3, #0
 800093c:	60fb      	str	r3, [r7, #12]
 800093e:	4b17      	ldr	r3, [pc, #92]	; (800099c <MX_GPIO_Init+0x68>)
 8000940:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000942:	4a16      	ldr	r2, [pc, #88]	; (800099c <MX_GPIO_Init+0x68>)
 8000944:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000948:	6313      	str	r3, [r2, #48]	; 0x30
 800094a:	4b14      	ldr	r3, [pc, #80]	; (800099c <MX_GPIO_Init+0x68>)
 800094c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800094e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000952:	60fb      	str	r3, [r7, #12]
 8000954:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000956:	2300      	movs	r3, #0
 8000958:	60bb      	str	r3, [r7, #8]
 800095a:	4b10      	ldr	r3, [pc, #64]	; (800099c <MX_GPIO_Init+0x68>)
 800095c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800095e:	4a0f      	ldr	r2, [pc, #60]	; (800099c <MX_GPIO_Init+0x68>)
 8000960:	f043 0301 	orr.w	r3, r3, #1
 8000964:	6313      	str	r3, [r2, #48]	; 0x30
 8000966:	4b0d      	ldr	r3, [pc, #52]	; (800099c <MX_GPIO_Init+0x68>)
 8000968:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800096a:	f003 0301 	and.w	r3, r3, #1
 800096e:	60bb      	str	r3, [r7, #8]
 8000970:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000972:	2300      	movs	r3, #0
 8000974:	607b      	str	r3, [r7, #4]
 8000976:	4b09      	ldr	r3, [pc, #36]	; (800099c <MX_GPIO_Init+0x68>)
 8000978:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800097a:	4a08      	ldr	r2, [pc, #32]	; (800099c <MX_GPIO_Init+0x68>)
 800097c:	f043 0302 	orr.w	r3, r3, #2
 8000980:	6313      	str	r3, [r2, #48]	; 0x30
 8000982:	4b06      	ldr	r3, [pc, #24]	; (800099c <MX_GPIO_Init+0x68>)
 8000984:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000986:	f003 0302 	and.w	r3, r3, #2
 800098a:	607b      	str	r3, [r7, #4]
 800098c:	687b      	ldr	r3, [r7, #4]

}
 800098e:	bf00      	nop
 8000990:	3714      	adds	r7, #20
 8000992:	46bd      	mov	sp, r7
 8000994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000998:	4770      	bx	lr
 800099a:	bf00      	nop
 800099c:	40023800 	.word	0x40023800

080009a0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80009a0:	b480      	push	{r7}
 80009a2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80009a4:	b672      	cpsid	i
}
 80009a6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80009a8:	e7fe      	b.n	80009a8 <Error_Handler+0x8>
	...

080009ac <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80009ac:	b580      	push	{r7, lr}
 80009ae:	b082      	sub	sp, #8
 80009b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80009b2:	2300      	movs	r3, #0
 80009b4:	607b      	str	r3, [r7, #4]
 80009b6:	4b10      	ldr	r3, [pc, #64]	; (80009f8 <HAL_MspInit+0x4c>)
 80009b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80009ba:	4a0f      	ldr	r2, [pc, #60]	; (80009f8 <HAL_MspInit+0x4c>)
 80009bc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80009c0:	6453      	str	r3, [r2, #68]	; 0x44
 80009c2:	4b0d      	ldr	r3, [pc, #52]	; (80009f8 <HAL_MspInit+0x4c>)
 80009c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80009c6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80009ca:	607b      	str	r3, [r7, #4]
 80009cc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80009ce:	2300      	movs	r3, #0
 80009d0:	603b      	str	r3, [r7, #0]
 80009d2:	4b09      	ldr	r3, [pc, #36]	; (80009f8 <HAL_MspInit+0x4c>)
 80009d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009d6:	4a08      	ldr	r2, [pc, #32]	; (80009f8 <HAL_MspInit+0x4c>)
 80009d8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80009dc:	6413      	str	r3, [r2, #64]	; 0x40
 80009de:	4b06      	ldr	r3, [pc, #24]	; (80009f8 <HAL_MspInit+0x4c>)
 80009e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80009e6:	603b      	str	r3, [r7, #0]
 80009e8:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80009ea:	2007      	movs	r0, #7
 80009ec:	f000 fb80 	bl	80010f0 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80009f0:	bf00      	nop
 80009f2:	3708      	adds	r7, #8
 80009f4:	46bd      	mov	sp, r7
 80009f6:	bd80      	pop	{r7, pc}
 80009f8:	40023800 	.word	0x40023800

080009fc <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80009fc:	b580      	push	{r7, lr}
 80009fe:	b084      	sub	sp, #16
 8000a00:	af00      	add	r7, sp, #0
 8000a02:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8000a04:	687b      	ldr	r3, [r7, #4]
 8000a06:	681b      	ldr	r3, [r3, #0]
 8000a08:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000a0c:	d115      	bne.n	8000a3a <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000a0e:	2300      	movs	r3, #0
 8000a10:	60fb      	str	r3, [r7, #12]
 8000a12:	4b0c      	ldr	r3, [pc, #48]	; (8000a44 <HAL_TIM_Base_MspInit+0x48>)
 8000a14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a16:	4a0b      	ldr	r2, [pc, #44]	; (8000a44 <HAL_TIM_Base_MspInit+0x48>)
 8000a18:	f043 0301 	orr.w	r3, r3, #1
 8000a1c:	6413      	str	r3, [r2, #64]	; 0x40
 8000a1e:	4b09      	ldr	r3, [pc, #36]	; (8000a44 <HAL_TIM_Base_MspInit+0x48>)
 8000a20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a22:	f003 0301 	and.w	r3, r3, #1
 8000a26:	60fb      	str	r3, [r7, #12]
 8000a28:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8000a2a:	2200      	movs	r2, #0
 8000a2c:	2100      	movs	r1, #0
 8000a2e:	201c      	movs	r0, #28
 8000a30:	f000 fb69 	bl	8001106 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000a34:	201c      	movs	r0, #28
 8000a36:	f000 fb82 	bl	800113e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8000a3a:	bf00      	nop
 8000a3c:	3710      	adds	r7, #16
 8000a3e:	46bd      	mov	sp, r7
 8000a40:	bd80      	pop	{r7, pc}
 8000a42:	bf00      	nop
 8000a44:	40023800 	.word	0x40023800

08000a48 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000a48:	b580      	push	{r7, lr}
 8000a4a:	b08a      	sub	sp, #40	; 0x28
 8000a4c:	af00      	add	r7, sp, #0
 8000a4e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a50:	f107 0314 	add.w	r3, r7, #20
 8000a54:	2200      	movs	r2, #0
 8000a56:	601a      	str	r2, [r3, #0]
 8000a58:	605a      	str	r2, [r3, #4]
 8000a5a:	609a      	str	r2, [r3, #8]
 8000a5c:	60da      	str	r2, [r3, #12]
 8000a5e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8000a60:	687b      	ldr	r3, [r7, #4]
 8000a62:	681b      	ldr	r3, [r3, #0]
 8000a64:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000a68:	d13c      	bne.n	8000ae4 <HAL_TIM_MspPostInit+0x9c>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a6a:	2300      	movs	r3, #0
 8000a6c:	613b      	str	r3, [r7, #16]
 8000a6e:	4b1f      	ldr	r3, [pc, #124]	; (8000aec <HAL_TIM_MspPostInit+0xa4>)
 8000a70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a72:	4a1e      	ldr	r2, [pc, #120]	; (8000aec <HAL_TIM_MspPostInit+0xa4>)
 8000a74:	f043 0301 	orr.w	r3, r3, #1
 8000a78:	6313      	str	r3, [r2, #48]	; 0x30
 8000a7a:	4b1c      	ldr	r3, [pc, #112]	; (8000aec <HAL_TIM_MspPostInit+0xa4>)
 8000a7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a7e:	f003 0301 	and.w	r3, r3, #1
 8000a82:	613b      	str	r3, [r7, #16]
 8000a84:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a86:	2300      	movs	r3, #0
 8000a88:	60fb      	str	r3, [r7, #12]
 8000a8a:	4b18      	ldr	r3, [pc, #96]	; (8000aec <HAL_TIM_MspPostInit+0xa4>)
 8000a8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a8e:	4a17      	ldr	r2, [pc, #92]	; (8000aec <HAL_TIM_MspPostInit+0xa4>)
 8000a90:	f043 0302 	orr.w	r3, r3, #2
 8000a94:	6313      	str	r3, [r2, #48]	; 0x30
 8000a96:	4b15      	ldr	r3, [pc, #84]	; (8000aec <HAL_TIM_MspPostInit+0xa4>)
 8000a98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a9a:	f003 0302 	and.w	r3, r3, #2
 8000a9e:	60fb      	str	r3, [r7, #12]
 8000aa0:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = BASE_1_CH1_Pin;
 8000aa2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000aa6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000aa8:	2302      	movs	r3, #2
 8000aaa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aac:	2300      	movs	r3, #0
 8000aae:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ab0:	2300      	movs	r3, #0
 8000ab2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8000ab4:	2301      	movs	r3, #1
 8000ab6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(BASE_1_CH1_GPIO_Port, &GPIO_InitStruct);
 8000ab8:	f107 0314 	add.w	r3, r7, #20
 8000abc:	4619      	mov	r1, r3
 8000abe:	480c      	ldr	r0, [pc, #48]	; (8000af0 <HAL_TIM_MspPostInit+0xa8>)
 8000ac0:	f000 fbea 	bl	8001298 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ARM_3_CH2_Pin;
 8000ac4:	2308      	movs	r3, #8
 8000ac6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ac8:	2302      	movs	r3, #2
 8000aca:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000acc:	2300      	movs	r3, #0
 8000ace:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ad0:	2300      	movs	r3, #0
 8000ad2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8000ad4:	2301      	movs	r3, #1
 8000ad6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(ARM_3_CH2_GPIO_Port, &GPIO_InitStruct);
 8000ad8:	f107 0314 	add.w	r3, r7, #20
 8000adc:	4619      	mov	r1, r3
 8000ade:	4805      	ldr	r0, [pc, #20]	; (8000af4 <HAL_TIM_MspPostInit+0xac>)
 8000ae0:	f000 fbda 	bl	8001298 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8000ae4:	bf00      	nop
 8000ae6:	3728      	adds	r7, #40	; 0x28
 8000ae8:	46bd      	mov	sp, r7
 8000aea:	bd80      	pop	{r7, pc}
 8000aec:	40023800 	.word	0x40023800
 8000af0:	40020000 	.word	0x40020000
 8000af4:	40020400 	.word	0x40020400

08000af8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000af8:	b580      	push	{r7, lr}
 8000afa:	b08a      	sub	sp, #40	; 0x28
 8000afc:	af00      	add	r7, sp, #0
 8000afe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b00:	f107 0314 	add.w	r3, r7, #20
 8000b04:	2200      	movs	r2, #0
 8000b06:	601a      	str	r2, [r3, #0]
 8000b08:	605a      	str	r2, [r3, #4]
 8000b0a:	609a      	str	r2, [r3, #8]
 8000b0c:	60da      	str	r2, [r3, #12]
 8000b0e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART4)
 8000b10:	687b      	ldr	r3, [r7, #4]
 8000b12:	681b      	ldr	r3, [r3, #0]
 8000b14:	4a1d      	ldr	r2, [pc, #116]	; (8000b8c <HAL_UART_MspInit+0x94>)
 8000b16:	4293      	cmp	r3, r2
 8000b18:	d133      	bne.n	8000b82 <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8000b1a:	2300      	movs	r3, #0
 8000b1c:	613b      	str	r3, [r7, #16]
 8000b1e:	4b1c      	ldr	r3, [pc, #112]	; (8000b90 <HAL_UART_MspInit+0x98>)
 8000b20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b22:	4a1b      	ldr	r2, [pc, #108]	; (8000b90 <HAL_UART_MspInit+0x98>)
 8000b24:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8000b28:	6413      	str	r3, [r2, #64]	; 0x40
 8000b2a:	4b19      	ldr	r3, [pc, #100]	; (8000b90 <HAL_UART_MspInit+0x98>)
 8000b2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b2e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8000b32:	613b      	str	r3, [r7, #16]
 8000b34:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b36:	2300      	movs	r3, #0
 8000b38:	60fb      	str	r3, [r7, #12]
 8000b3a:	4b15      	ldr	r3, [pc, #84]	; (8000b90 <HAL_UART_MspInit+0x98>)
 8000b3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b3e:	4a14      	ldr	r2, [pc, #80]	; (8000b90 <HAL_UART_MspInit+0x98>)
 8000b40:	f043 0301 	orr.w	r3, r3, #1
 8000b44:	6313      	str	r3, [r2, #48]	; 0x30
 8000b46:	4b12      	ldr	r3, [pc, #72]	; (8000b90 <HAL_UART_MspInit+0x98>)
 8000b48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b4a:	f003 0301 	and.w	r3, r3, #1
 8000b4e:	60fb      	str	r3, [r7, #12]
 8000b50:	68fb      	ldr	r3, [r7, #12]
    /**UART4 GPIO Configuration
    PA0-WKUP     ------> UART4_TX
    PA1     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000b52:	2303      	movs	r3, #3
 8000b54:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b56:	2302      	movs	r3, #2
 8000b58:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b5a:	2300      	movs	r3, #0
 8000b5c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b5e:	2303      	movs	r3, #3
 8000b60:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8000b62:	2308      	movs	r3, #8
 8000b64:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b66:	f107 0314 	add.w	r3, r7, #20
 8000b6a:	4619      	mov	r1, r3
 8000b6c:	4809      	ldr	r0, [pc, #36]	; (8000b94 <HAL_UART_MspInit+0x9c>)
 8000b6e:	f000 fb93 	bl	8001298 <HAL_GPIO_Init>

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 0, 0);
 8000b72:	2200      	movs	r2, #0
 8000b74:	2100      	movs	r1, #0
 8000b76:	2034      	movs	r0, #52	; 0x34
 8000b78:	f000 fac5 	bl	8001106 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 8000b7c:	2034      	movs	r0, #52	; 0x34
 8000b7e:	f000 fade 	bl	800113e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN UART4_MspInit 1 */

  /* USER CODE END UART4_MspInit 1 */
  }

}
 8000b82:	bf00      	nop
 8000b84:	3728      	adds	r7, #40	; 0x28
 8000b86:	46bd      	mov	sp, r7
 8000b88:	bd80      	pop	{r7, pc}
 8000b8a:	bf00      	nop
 8000b8c:	40004c00 	.word	0x40004c00
 8000b90:	40023800 	.word	0x40023800
 8000b94:	40020000 	.word	0x40020000

08000b98 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b98:	b480      	push	{r7}
 8000b9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000b9c:	e7fe      	b.n	8000b9c <NMI_Handler+0x4>

08000b9e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b9e:	b480      	push	{r7}
 8000ba0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000ba2:	e7fe      	b.n	8000ba2 <HardFault_Handler+0x4>

08000ba4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000ba4:	b480      	push	{r7}
 8000ba6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000ba8:	e7fe      	b.n	8000ba8 <MemManage_Handler+0x4>

08000baa <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000baa:	b480      	push	{r7}
 8000bac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000bae:	e7fe      	b.n	8000bae <BusFault_Handler+0x4>

08000bb0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000bb0:	b480      	push	{r7}
 8000bb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000bb4:	e7fe      	b.n	8000bb4 <UsageFault_Handler+0x4>

08000bb6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000bb6:	b480      	push	{r7}
 8000bb8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000bba:	bf00      	nop
 8000bbc:	46bd      	mov	sp, r7
 8000bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bc2:	4770      	bx	lr

08000bc4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000bc4:	b480      	push	{r7}
 8000bc6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000bc8:	bf00      	nop
 8000bca:	46bd      	mov	sp, r7
 8000bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bd0:	4770      	bx	lr

08000bd2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000bd2:	b480      	push	{r7}
 8000bd4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000bd6:	bf00      	nop
 8000bd8:	46bd      	mov	sp, r7
 8000bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bde:	4770      	bx	lr

08000be0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000be0:	b580      	push	{r7, lr}
 8000be2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000be4:	f000 f970 	bl	8000ec8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000be8:	bf00      	nop
 8000bea:	bd80      	pop	{r7, pc}

08000bec <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000bec:	b580      	push	{r7, lr}
 8000bee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000bf0:	4802      	ldr	r0, [pc, #8]	; (8000bfc <TIM2_IRQHandler+0x10>)
 8000bf2:	f001 faf5 	bl	80021e0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000bf6:	bf00      	nop
 8000bf8:	bd80      	pop	{r7, pc}
 8000bfa:	bf00      	nop
 8000bfc:	2000008c 	.word	0x2000008c

08000c00 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 8000c00:	b580      	push	{r7, lr}
 8000c02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 8000c04:	4802      	ldr	r0, [pc, #8]	; (8000c10 <UART4_IRQHandler+0x10>)
 8000c06:	f002 fad1 	bl	80031ac <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 8000c0a:	bf00      	nop
 8000c0c:	bd80      	pop	{r7, pc}
 8000c0e:	bf00      	nop
 8000c10:	200000d4 	.word	0x200000d4

08000c14 <ITM_SendChar>:
/* ITM register addresses */
#define ITM_STIMULUS_PORT0   	*((volatile uint32_t*) 0xE0000000 )
#define ITM_TRACE_EN          	*((volatile uint32_t*) 0xE0000E00 )

void ITM_SendChar(uint8_t ch)
{
 8000c14:	b480      	push	{r7}
 8000c16:	b083      	sub	sp, #12
 8000c18:	af00      	add	r7, sp, #0
 8000c1a:	4603      	mov	r3, r0
 8000c1c:	71fb      	strb	r3, [r7, #7]

	//Enable TRCENA
	DEMCR |= ( 1 << 24);
 8000c1e:	4b0f      	ldr	r3, [pc, #60]	; (8000c5c <ITM_SendChar+0x48>)
 8000c20:	681b      	ldr	r3, [r3, #0]
 8000c22:	4a0e      	ldr	r2, [pc, #56]	; (8000c5c <ITM_SendChar+0x48>)
 8000c24:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000c28:	6013      	str	r3, [r2, #0]

	//enable stimulus port 0
	ITM_TRACE_EN |= ( 1 << 0);
 8000c2a:	4b0d      	ldr	r3, [pc, #52]	; (8000c60 <ITM_SendChar+0x4c>)
 8000c2c:	681b      	ldr	r3, [r3, #0]
 8000c2e:	4a0c      	ldr	r2, [pc, #48]	; (8000c60 <ITM_SendChar+0x4c>)
 8000c30:	f043 0301 	orr.w	r3, r3, #1
 8000c34:	6013      	str	r3, [r2, #0]

	// read FIFO status in bit [0]:
	while(!(ITM_STIMULUS_PORT0 & 1));
 8000c36:	bf00      	nop
 8000c38:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000c3c:	681b      	ldr	r3, [r3, #0]
 8000c3e:	f003 0301 	and.w	r3, r3, #1
 8000c42:	2b00      	cmp	r3, #0
 8000c44:	d0f8      	beq.n	8000c38 <ITM_SendChar+0x24>

	//Write to ITM stimulus port0
	ITM_STIMULUS_PORT0 = ch;
 8000c46:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8000c4a:	79fb      	ldrb	r3, [r7, #7]
 8000c4c:	6013      	str	r3, [r2, #0]
}
 8000c4e:	bf00      	nop
 8000c50:	370c      	adds	r7, #12
 8000c52:	46bd      	mov	sp, r7
 8000c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c58:	4770      	bx	lr
 8000c5a:	bf00      	nop
 8000c5c:	e000edfc 	.word	0xe000edfc
 8000c60:	e0000e00 	.word	0xe0000e00

08000c64 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000c64:	b580      	push	{r7, lr}
 8000c66:	b086      	sub	sp, #24
 8000c68:	af00      	add	r7, sp, #0
 8000c6a:	60f8      	str	r0, [r7, #12]
 8000c6c:	60b9      	str	r1, [r7, #8]
 8000c6e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c70:	2300      	movs	r3, #0
 8000c72:	617b      	str	r3, [r7, #20]
 8000c74:	e00a      	b.n	8000c8c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000c76:	f3af 8000 	nop.w
 8000c7a:	4601      	mov	r1, r0
 8000c7c:	68bb      	ldr	r3, [r7, #8]
 8000c7e:	1c5a      	adds	r2, r3, #1
 8000c80:	60ba      	str	r2, [r7, #8]
 8000c82:	b2ca      	uxtb	r2, r1
 8000c84:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c86:	697b      	ldr	r3, [r7, #20]
 8000c88:	3301      	adds	r3, #1
 8000c8a:	617b      	str	r3, [r7, #20]
 8000c8c:	697a      	ldr	r2, [r7, #20]
 8000c8e:	687b      	ldr	r3, [r7, #4]
 8000c90:	429a      	cmp	r2, r3
 8000c92:	dbf0      	blt.n	8000c76 <_read+0x12>
  }

  return len;
 8000c94:	687b      	ldr	r3, [r7, #4]
}
 8000c96:	4618      	mov	r0, r3
 8000c98:	3718      	adds	r7, #24
 8000c9a:	46bd      	mov	sp, r7
 8000c9c:	bd80      	pop	{r7, pc}

08000c9e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000c9e:	b580      	push	{r7, lr}
 8000ca0:	b086      	sub	sp, #24
 8000ca2:	af00      	add	r7, sp, #0
 8000ca4:	60f8      	str	r0, [r7, #12]
 8000ca6:	60b9      	str	r1, [r7, #8]
 8000ca8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000caa:	2300      	movs	r3, #0
 8000cac:	617b      	str	r3, [r7, #20]
 8000cae:	e009      	b.n	8000cc4 <_write+0x26>
  {
//    __io_putchar(*ptr++);
	  ITM_SendChar(*ptr++);
 8000cb0:	68bb      	ldr	r3, [r7, #8]
 8000cb2:	1c5a      	adds	r2, r3, #1
 8000cb4:	60ba      	str	r2, [r7, #8]
 8000cb6:	781b      	ldrb	r3, [r3, #0]
 8000cb8:	4618      	mov	r0, r3
 8000cba:	f7ff ffab 	bl	8000c14 <ITM_SendChar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000cbe:	697b      	ldr	r3, [r7, #20]
 8000cc0:	3301      	adds	r3, #1
 8000cc2:	617b      	str	r3, [r7, #20]
 8000cc4:	697a      	ldr	r2, [r7, #20]
 8000cc6:	687b      	ldr	r3, [r7, #4]
 8000cc8:	429a      	cmp	r2, r3
 8000cca:	dbf1      	blt.n	8000cb0 <_write+0x12>
  }
  return len;
 8000ccc:	687b      	ldr	r3, [r7, #4]
}
 8000cce:	4618      	mov	r0, r3
 8000cd0:	3718      	adds	r7, #24
 8000cd2:	46bd      	mov	sp, r7
 8000cd4:	bd80      	pop	{r7, pc}

08000cd6 <_close>:

int _close(int file)
{
 8000cd6:	b480      	push	{r7}
 8000cd8:	b083      	sub	sp, #12
 8000cda:	af00      	add	r7, sp, #0
 8000cdc:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000cde:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8000ce2:	4618      	mov	r0, r3
 8000ce4:	370c      	adds	r7, #12
 8000ce6:	46bd      	mov	sp, r7
 8000ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cec:	4770      	bx	lr

08000cee <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000cee:	b480      	push	{r7}
 8000cf0:	b083      	sub	sp, #12
 8000cf2:	af00      	add	r7, sp, #0
 8000cf4:	6078      	str	r0, [r7, #4]
 8000cf6:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000cf8:	683b      	ldr	r3, [r7, #0]
 8000cfa:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000cfe:	605a      	str	r2, [r3, #4]
  return 0;
 8000d00:	2300      	movs	r3, #0
}
 8000d02:	4618      	mov	r0, r3
 8000d04:	370c      	adds	r7, #12
 8000d06:	46bd      	mov	sp, r7
 8000d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d0c:	4770      	bx	lr

08000d0e <_isatty>:

int _isatty(int file)
{
 8000d0e:	b480      	push	{r7}
 8000d10:	b083      	sub	sp, #12
 8000d12:	af00      	add	r7, sp, #0
 8000d14:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000d16:	2301      	movs	r3, #1
}
 8000d18:	4618      	mov	r0, r3
 8000d1a:	370c      	adds	r7, #12
 8000d1c:	46bd      	mov	sp, r7
 8000d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d22:	4770      	bx	lr

08000d24 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000d24:	b480      	push	{r7}
 8000d26:	b085      	sub	sp, #20
 8000d28:	af00      	add	r7, sp, #0
 8000d2a:	60f8      	str	r0, [r7, #12]
 8000d2c:	60b9      	str	r1, [r7, #8]
 8000d2e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000d30:	2300      	movs	r3, #0
}
 8000d32:	4618      	mov	r0, r3
 8000d34:	3714      	adds	r7, #20
 8000d36:	46bd      	mov	sp, r7
 8000d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d3c:	4770      	bx	lr
	...

08000d40 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000d40:	b580      	push	{r7, lr}
 8000d42:	b086      	sub	sp, #24
 8000d44:	af00      	add	r7, sp, #0
 8000d46:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000d48:	4a14      	ldr	r2, [pc, #80]	; (8000d9c <_sbrk+0x5c>)
 8000d4a:	4b15      	ldr	r3, [pc, #84]	; (8000da0 <_sbrk+0x60>)
 8000d4c:	1ad3      	subs	r3, r2, r3
 8000d4e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000d50:	697b      	ldr	r3, [r7, #20]
 8000d52:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000d54:	4b13      	ldr	r3, [pc, #76]	; (8000da4 <_sbrk+0x64>)
 8000d56:	681b      	ldr	r3, [r3, #0]
 8000d58:	2b00      	cmp	r3, #0
 8000d5a:	d102      	bne.n	8000d62 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000d5c:	4b11      	ldr	r3, [pc, #68]	; (8000da4 <_sbrk+0x64>)
 8000d5e:	4a12      	ldr	r2, [pc, #72]	; (8000da8 <_sbrk+0x68>)
 8000d60:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000d62:	4b10      	ldr	r3, [pc, #64]	; (8000da4 <_sbrk+0x64>)
 8000d64:	681a      	ldr	r2, [r3, #0]
 8000d66:	687b      	ldr	r3, [r7, #4]
 8000d68:	4413      	add	r3, r2
 8000d6a:	693a      	ldr	r2, [r7, #16]
 8000d6c:	429a      	cmp	r2, r3
 8000d6e:	d207      	bcs.n	8000d80 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000d70:	f003 f954 	bl	800401c <__errno>
 8000d74:	4603      	mov	r3, r0
 8000d76:	220c      	movs	r2, #12
 8000d78:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000d7a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000d7e:	e009      	b.n	8000d94 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000d80:	4b08      	ldr	r3, [pc, #32]	; (8000da4 <_sbrk+0x64>)
 8000d82:	681b      	ldr	r3, [r3, #0]
 8000d84:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000d86:	4b07      	ldr	r3, [pc, #28]	; (8000da4 <_sbrk+0x64>)
 8000d88:	681a      	ldr	r2, [r3, #0]
 8000d8a:	687b      	ldr	r3, [r7, #4]
 8000d8c:	4413      	add	r3, r2
 8000d8e:	4a05      	ldr	r2, [pc, #20]	; (8000da4 <_sbrk+0x64>)
 8000d90:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000d92:	68fb      	ldr	r3, [r7, #12]
}
 8000d94:	4618      	mov	r0, r3
 8000d96:	3718      	adds	r7, #24
 8000d98:	46bd      	mov	sp, r7
 8000d9a:	bd80      	pop	{r7, pc}
 8000d9c:	20020000 	.word	0x20020000
 8000da0:	00000400 	.word	0x00000400
 8000da4:	20000118 	.word	0x20000118
 8000da8:	20000130 	.word	0x20000130

08000dac <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000dac:	b480      	push	{r7}
 8000dae:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000db0:	4b06      	ldr	r3, [pc, #24]	; (8000dcc <SystemInit+0x20>)
 8000db2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000db6:	4a05      	ldr	r2, [pc, #20]	; (8000dcc <SystemInit+0x20>)
 8000db8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000dbc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000dc0:	bf00      	nop
 8000dc2:	46bd      	mov	sp, r7
 8000dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dc8:	4770      	bx	lr
 8000dca:	bf00      	nop
 8000dcc:	e000ed00 	.word	0xe000ed00

08000dd0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000dd0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000e08 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000dd4:	480d      	ldr	r0, [pc, #52]	; (8000e0c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000dd6:	490e      	ldr	r1, [pc, #56]	; (8000e10 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000dd8:	4a0e      	ldr	r2, [pc, #56]	; (8000e14 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000dda:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000ddc:	e002      	b.n	8000de4 <LoopCopyDataInit>

08000dde <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000dde:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000de0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000de2:	3304      	adds	r3, #4

08000de4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000de4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000de6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000de8:	d3f9      	bcc.n	8000dde <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000dea:	4a0b      	ldr	r2, [pc, #44]	; (8000e18 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000dec:	4c0b      	ldr	r4, [pc, #44]	; (8000e1c <LoopFillZerobss+0x26>)
  movs r3, #0
 8000dee:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000df0:	e001      	b.n	8000df6 <LoopFillZerobss>

08000df2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000df2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000df4:	3204      	adds	r2, #4

08000df6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000df6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000df8:	d3fb      	bcc.n	8000df2 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000dfa:	f7ff ffd7 	bl	8000dac <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000dfe:	f003 f913 	bl	8004028 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000e02:	f7ff fbe3 	bl	80005cc <main>
  bx  lr    
 8000e06:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000e08:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000e0c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000e10:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000e14:	080053cc 	.word	0x080053cc
  ldr r2, =_sbss
 8000e18:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000e1c:	20000130 	.word	0x20000130

08000e20 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000e20:	e7fe      	b.n	8000e20 <ADC_IRQHandler>
	...

08000e24 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000e24:	b580      	push	{r7, lr}
 8000e26:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000e28:	4b0e      	ldr	r3, [pc, #56]	; (8000e64 <HAL_Init+0x40>)
 8000e2a:	681b      	ldr	r3, [r3, #0]
 8000e2c:	4a0d      	ldr	r2, [pc, #52]	; (8000e64 <HAL_Init+0x40>)
 8000e2e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000e32:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000e34:	4b0b      	ldr	r3, [pc, #44]	; (8000e64 <HAL_Init+0x40>)
 8000e36:	681b      	ldr	r3, [r3, #0]
 8000e38:	4a0a      	ldr	r2, [pc, #40]	; (8000e64 <HAL_Init+0x40>)
 8000e3a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000e3e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000e40:	4b08      	ldr	r3, [pc, #32]	; (8000e64 <HAL_Init+0x40>)
 8000e42:	681b      	ldr	r3, [r3, #0]
 8000e44:	4a07      	ldr	r2, [pc, #28]	; (8000e64 <HAL_Init+0x40>)
 8000e46:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000e4a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000e4c:	2003      	movs	r0, #3
 8000e4e:	f000 f94f 	bl	80010f0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000e52:	2000      	movs	r0, #0
 8000e54:	f000 f808 	bl	8000e68 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000e58:	f7ff fda8 	bl	80009ac <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000e5c:	2300      	movs	r3, #0
}
 8000e5e:	4618      	mov	r0, r3
 8000e60:	bd80      	pop	{r7, pc}
 8000e62:	bf00      	nop
 8000e64:	40023c00 	.word	0x40023c00

08000e68 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e68:	b580      	push	{r7, lr}
 8000e6a:	b082      	sub	sp, #8
 8000e6c:	af00      	add	r7, sp, #0
 8000e6e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000e70:	4b12      	ldr	r3, [pc, #72]	; (8000ebc <HAL_InitTick+0x54>)
 8000e72:	681a      	ldr	r2, [r3, #0]
 8000e74:	4b12      	ldr	r3, [pc, #72]	; (8000ec0 <HAL_InitTick+0x58>)
 8000e76:	781b      	ldrb	r3, [r3, #0]
 8000e78:	4619      	mov	r1, r3
 8000e7a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000e7e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000e82:	fbb2 f3f3 	udiv	r3, r2, r3
 8000e86:	4618      	mov	r0, r3
 8000e88:	f000 f967 	bl	800115a <HAL_SYSTICK_Config>
 8000e8c:	4603      	mov	r3, r0
 8000e8e:	2b00      	cmp	r3, #0
 8000e90:	d001      	beq.n	8000e96 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000e92:	2301      	movs	r3, #1
 8000e94:	e00e      	b.n	8000eb4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000e96:	687b      	ldr	r3, [r7, #4]
 8000e98:	2b0f      	cmp	r3, #15
 8000e9a:	d80a      	bhi.n	8000eb2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000e9c:	2200      	movs	r2, #0
 8000e9e:	6879      	ldr	r1, [r7, #4]
 8000ea0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000ea4:	f000 f92f 	bl	8001106 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000ea8:	4a06      	ldr	r2, [pc, #24]	; (8000ec4 <HAL_InitTick+0x5c>)
 8000eaa:	687b      	ldr	r3, [r7, #4]
 8000eac:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000eae:	2300      	movs	r3, #0
 8000eb0:	e000      	b.n	8000eb4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000eb2:	2301      	movs	r3, #1
}
 8000eb4:	4618      	mov	r0, r3
 8000eb6:	3708      	adds	r7, #8
 8000eb8:	46bd      	mov	sp, r7
 8000eba:	bd80      	pop	{r7, pc}
 8000ebc:	20000000 	.word	0x20000000
 8000ec0:	20000008 	.word	0x20000008
 8000ec4:	20000004 	.word	0x20000004

08000ec8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000ec8:	b480      	push	{r7}
 8000eca:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000ecc:	4b06      	ldr	r3, [pc, #24]	; (8000ee8 <HAL_IncTick+0x20>)
 8000ece:	781b      	ldrb	r3, [r3, #0]
 8000ed0:	461a      	mov	r2, r3
 8000ed2:	4b06      	ldr	r3, [pc, #24]	; (8000eec <HAL_IncTick+0x24>)
 8000ed4:	681b      	ldr	r3, [r3, #0]
 8000ed6:	4413      	add	r3, r2
 8000ed8:	4a04      	ldr	r2, [pc, #16]	; (8000eec <HAL_IncTick+0x24>)
 8000eda:	6013      	str	r3, [r2, #0]
}
 8000edc:	bf00      	nop
 8000ede:	46bd      	mov	sp, r7
 8000ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ee4:	4770      	bx	lr
 8000ee6:	bf00      	nop
 8000ee8:	20000008 	.word	0x20000008
 8000eec:	2000011c 	.word	0x2000011c

08000ef0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000ef0:	b480      	push	{r7}
 8000ef2:	af00      	add	r7, sp, #0
  return uwTick;
 8000ef4:	4b03      	ldr	r3, [pc, #12]	; (8000f04 <HAL_GetTick+0x14>)
 8000ef6:	681b      	ldr	r3, [r3, #0]
}
 8000ef8:	4618      	mov	r0, r3
 8000efa:	46bd      	mov	sp, r7
 8000efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f00:	4770      	bx	lr
 8000f02:	bf00      	nop
 8000f04:	2000011c 	.word	0x2000011c

08000f08 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000f08:	b580      	push	{r7, lr}
 8000f0a:	b084      	sub	sp, #16
 8000f0c:	af00      	add	r7, sp, #0
 8000f0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000f10:	f7ff ffee 	bl	8000ef0 <HAL_GetTick>
 8000f14:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000f16:	687b      	ldr	r3, [r7, #4]
 8000f18:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000f1a:	68fb      	ldr	r3, [r7, #12]
 8000f1c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8000f20:	d005      	beq.n	8000f2e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000f22:	4b0a      	ldr	r3, [pc, #40]	; (8000f4c <HAL_Delay+0x44>)
 8000f24:	781b      	ldrb	r3, [r3, #0]
 8000f26:	461a      	mov	r2, r3
 8000f28:	68fb      	ldr	r3, [r7, #12]
 8000f2a:	4413      	add	r3, r2
 8000f2c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000f2e:	bf00      	nop
 8000f30:	f7ff ffde 	bl	8000ef0 <HAL_GetTick>
 8000f34:	4602      	mov	r2, r0
 8000f36:	68bb      	ldr	r3, [r7, #8]
 8000f38:	1ad3      	subs	r3, r2, r3
 8000f3a:	68fa      	ldr	r2, [r7, #12]
 8000f3c:	429a      	cmp	r2, r3
 8000f3e:	d8f7      	bhi.n	8000f30 <HAL_Delay+0x28>
  {
  }
}
 8000f40:	bf00      	nop
 8000f42:	bf00      	nop
 8000f44:	3710      	adds	r7, #16
 8000f46:	46bd      	mov	sp, r7
 8000f48:	bd80      	pop	{r7, pc}
 8000f4a:	bf00      	nop
 8000f4c:	20000008 	.word	0x20000008

08000f50 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f50:	b480      	push	{r7}
 8000f52:	b085      	sub	sp, #20
 8000f54:	af00      	add	r7, sp, #0
 8000f56:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	f003 0307 	and.w	r3, r3, #7
 8000f5e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000f60:	4b0c      	ldr	r3, [pc, #48]	; (8000f94 <__NVIC_SetPriorityGrouping+0x44>)
 8000f62:	68db      	ldr	r3, [r3, #12]
 8000f64:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000f66:	68ba      	ldr	r2, [r7, #8]
 8000f68:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000f6c:	4013      	ands	r3, r2
 8000f6e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000f70:	68fb      	ldr	r3, [r7, #12]
 8000f72:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000f74:	68bb      	ldr	r3, [r7, #8]
 8000f76:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000f78:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000f7c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000f80:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000f82:	4a04      	ldr	r2, [pc, #16]	; (8000f94 <__NVIC_SetPriorityGrouping+0x44>)
 8000f84:	68bb      	ldr	r3, [r7, #8]
 8000f86:	60d3      	str	r3, [r2, #12]
}
 8000f88:	bf00      	nop
 8000f8a:	3714      	adds	r7, #20
 8000f8c:	46bd      	mov	sp, r7
 8000f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f92:	4770      	bx	lr
 8000f94:	e000ed00 	.word	0xe000ed00

08000f98 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000f98:	b480      	push	{r7}
 8000f9a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000f9c:	4b04      	ldr	r3, [pc, #16]	; (8000fb0 <__NVIC_GetPriorityGrouping+0x18>)
 8000f9e:	68db      	ldr	r3, [r3, #12]
 8000fa0:	0a1b      	lsrs	r3, r3, #8
 8000fa2:	f003 0307 	and.w	r3, r3, #7
}
 8000fa6:	4618      	mov	r0, r3
 8000fa8:	46bd      	mov	sp, r7
 8000faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fae:	4770      	bx	lr
 8000fb0:	e000ed00 	.word	0xe000ed00

08000fb4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000fb4:	b480      	push	{r7}
 8000fb6:	b083      	sub	sp, #12
 8000fb8:	af00      	add	r7, sp, #0
 8000fba:	4603      	mov	r3, r0
 8000fbc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000fbe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fc2:	2b00      	cmp	r3, #0
 8000fc4:	db0b      	blt.n	8000fde <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000fc6:	79fb      	ldrb	r3, [r7, #7]
 8000fc8:	f003 021f 	and.w	r2, r3, #31
 8000fcc:	4907      	ldr	r1, [pc, #28]	; (8000fec <__NVIC_EnableIRQ+0x38>)
 8000fce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fd2:	095b      	lsrs	r3, r3, #5
 8000fd4:	2001      	movs	r0, #1
 8000fd6:	fa00 f202 	lsl.w	r2, r0, r2
 8000fda:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000fde:	bf00      	nop
 8000fe0:	370c      	adds	r7, #12
 8000fe2:	46bd      	mov	sp, r7
 8000fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe8:	4770      	bx	lr
 8000fea:	bf00      	nop
 8000fec:	e000e100 	.word	0xe000e100

08000ff0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000ff0:	b480      	push	{r7}
 8000ff2:	b083      	sub	sp, #12
 8000ff4:	af00      	add	r7, sp, #0
 8000ff6:	4603      	mov	r3, r0
 8000ff8:	6039      	str	r1, [r7, #0]
 8000ffa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000ffc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001000:	2b00      	cmp	r3, #0
 8001002:	db0a      	blt.n	800101a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001004:	683b      	ldr	r3, [r7, #0]
 8001006:	b2da      	uxtb	r2, r3
 8001008:	490c      	ldr	r1, [pc, #48]	; (800103c <__NVIC_SetPriority+0x4c>)
 800100a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800100e:	0112      	lsls	r2, r2, #4
 8001010:	b2d2      	uxtb	r2, r2
 8001012:	440b      	add	r3, r1
 8001014:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001018:	e00a      	b.n	8001030 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800101a:	683b      	ldr	r3, [r7, #0]
 800101c:	b2da      	uxtb	r2, r3
 800101e:	4908      	ldr	r1, [pc, #32]	; (8001040 <__NVIC_SetPriority+0x50>)
 8001020:	79fb      	ldrb	r3, [r7, #7]
 8001022:	f003 030f 	and.w	r3, r3, #15
 8001026:	3b04      	subs	r3, #4
 8001028:	0112      	lsls	r2, r2, #4
 800102a:	b2d2      	uxtb	r2, r2
 800102c:	440b      	add	r3, r1
 800102e:	761a      	strb	r2, [r3, #24]
}
 8001030:	bf00      	nop
 8001032:	370c      	adds	r7, #12
 8001034:	46bd      	mov	sp, r7
 8001036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800103a:	4770      	bx	lr
 800103c:	e000e100 	.word	0xe000e100
 8001040:	e000ed00 	.word	0xe000ed00

08001044 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001044:	b480      	push	{r7}
 8001046:	b089      	sub	sp, #36	; 0x24
 8001048:	af00      	add	r7, sp, #0
 800104a:	60f8      	str	r0, [r7, #12]
 800104c:	60b9      	str	r1, [r7, #8]
 800104e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001050:	68fb      	ldr	r3, [r7, #12]
 8001052:	f003 0307 	and.w	r3, r3, #7
 8001056:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001058:	69fb      	ldr	r3, [r7, #28]
 800105a:	f1c3 0307 	rsb	r3, r3, #7
 800105e:	2b04      	cmp	r3, #4
 8001060:	bf28      	it	cs
 8001062:	2304      	movcs	r3, #4
 8001064:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001066:	69fb      	ldr	r3, [r7, #28]
 8001068:	3304      	adds	r3, #4
 800106a:	2b06      	cmp	r3, #6
 800106c:	d902      	bls.n	8001074 <NVIC_EncodePriority+0x30>
 800106e:	69fb      	ldr	r3, [r7, #28]
 8001070:	3b03      	subs	r3, #3
 8001072:	e000      	b.n	8001076 <NVIC_EncodePriority+0x32>
 8001074:	2300      	movs	r3, #0
 8001076:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001078:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800107c:	69bb      	ldr	r3, [r7, #24]
 800107e:	fa02 f303 	lsl.w	r3, r2, r3
 8001082:	43da      	mvns	r2, r3
 8001084:	68bb      	ldr	r3, [r7, #8]
 8001086:	401a      	ands	r2, r3
 8001088:	697b      	ldr	r3, [r7, #20]
 800108a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800108c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001090:	697b      	ldr	r3, [r7, #20]
 8001092:	fa01 f303 	lsl.w	r3, r1, r3
 8001096:	43d9      	mvns	r1, r3
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800109c:	4313      	orrs	r3, r2
         );
}
 800109e:	4618      	mov	r0, r3
 80010a0:	3724      	adds	r7, #36	; 0x24
 80010a2:	46bd      	mov	sp, r7
 80010a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010a8:	4770      	bx	lr
	...

080010ac <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80010ac:	b580      	push	{r7, lr}
 80010ae:	b082      	sub	sp, #8
 80010b0:	af00      	add	r7, sp, #0
 80010b2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	3b01      	subs	r3, #1
 80010b8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80010bc:	d301      	bcc.n	80010c2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80010be:	2301      	movs	r3, #1
 80010c0:	e00f      	b.n	80010e2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80010c2:	4a0a      	ldr	r2, [pc, #40]	; (80010ec <SysTick_Config+0x40>)
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	3b01      	subs	r3, #1
 80010c8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80010ca:	210f      	movs	r1, #15
 80010cc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80010d0:	f7ff ff8e 	bl	8000ff0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80010d4:	4b05      	ldr	r3, [pc, #20]	; (80010ec <SysTick_Config+0x40>)
 80010d6:	2200      	movs	r2, #0
 80010d8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80010da:	4b04      	ldr	r3, [pc, #16]	; (80010ec <SysTick_Config+0x40>)
 80010dc:	2207      	movs	r2, #7
 80010de:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80010e0:	2300      	movs	r3, #0
}
 80010e2:	4618      	mov	r0, r3
 80010e4:	3708      	adds	r7, #8
 80010e6:	46bd      	mov	sp, r7
 80010e8:	bd80      	pop	{r7, pc}
 80010ea:	bf00      	nop
 80010ec:	e000e010 	.word	0xe000e010

080010f0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80010f0:	b580      	push	{r7, lr}
 80010f2:	b082      	sub	sp, #8
 80010f4:	af00      	add	r7, sp, #0
 80010f6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80010f8:	6878      	ldr	r0, [r7, #4]
 80010fa:	f7ff ff29 	bl	8000f50 <__NVIC_SetPriorityGrouping>
}
 80010fe:	bf00      	nop
 8001100:	3708      	adds	r7, #8
 8001102:	46bd      	mov	sp, r7
 8001104:	bd80      	pop	{r7, pc}

08001106 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001106:	b580      	push	{r7, lr}
 8001108:	b086      	sub	sp, #24
 800110a:	af00      	add	r7, sp, #0
 800110c:	4603      	mov	r3, r0
 800110e:	60b9      	str	r1, [r7, #8]
 8001110:	607a      	str	r2, [r7, #4]
 8001112:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001114:	2300      	movs	r3, #0
 8001116:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001118:	f7ff ff3e 	bl	8000f98 <__NVIC_GetPriorityGrouping>
 800111c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800111e:	687a      	ldr	r2, [r7, #4]
 8001120:	68b9      	ldr	r1, [r7, #8]
 8001122:	6978      	ldr	r0, [r7, #20]
 8001124:	f7ff ff8e 	bl	8001044 <NVIC_EncodePriority>
 8001128:	4602      	mov	r2, r0
 800112a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800112e:	4611      	mov	r1, r2
 8001130:	4618      	mov	r0, r3
 8001132:	f7ff ff5d 	bl	8000ff0 <__NVIC_SetPriority>
}
 8001136:	bf00      	nop
 8001138:	3718      	adds	r7, #24
 800113a:	46bd      	mov	sp, r7
 800113c:	bd80      	pop	{r7, pc}

0800113e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800113e:	b580      	push	{r7, lr}
 8001140:	b082      	sub	sp, #8
 8001142:	af00      	add	r7, sp, #0
 8001144:	4603      	mov	r3, r0
 8001146:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001148:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800114c:	4618      	mov	r0, r3
 800114e:	f7ff ff31 	bl	8000fb4 <__NVIC_EnableIRQ>
}
 8001152:	bf00      	nop
 8001154:	3708      	adds	r7, #8
 8001156:	46bd      	mov	sp, r7
 8001158:	bd80      	pop	{r7, pc}

0800115a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800115a:	b580      	push	{r7, lr}
 800115c:	b082      	sub	sp, #8
 800115e:	af00      	add	r7, sp, #0
 8001160:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001162:	6878      	ldr	r0, [r7, #4]
 8001164:	f7ff ffa2 	bl	80010ac <SysTick_Config>
 8001168:	4603      	mov	r3, r0
}
 800116a:	4618      	mov	r0, r3
 800116c:	3708      	adds	r7, #8
 800116e:	46bd      	mov	sp, r7
 8001170:	bd80      	pop	{r7, pc}

08001172 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001172:	b580      	push	{r7, lr}
 8001174:	b084      	sub	sp, #16
 8001176:	af00      	add	r7, sp, #0
 8001178:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800117e:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8001180:	f7ff feb6 	bl	8000ef0 <HAL_GetTick>
 8001184:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800118c:	b2db      	uxtb	r3, r3
 800118e:	2b02      	cmp	r3, #2
 8001190:	d008      	beq.n	80011a4 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	2280      	movs	r2, #128	; 0x80
 8001196:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	2200      	movs	r2, #0
 800119c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80011a0:	2301      	movs	r3, #1
 80011a2:	e052      	b.n	800124a <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	681b      	ldr	r3, [r3, #0]
 80011a8:	681a      	ldr	r2, [r3, #0]
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	681b      	ldr	r3, [r3, #0]
 80011ae:	f022 0216 	bic.w	r2, r2, #22
 80011b2:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	681b      	ldr	r3, [r3, #0]
 80011b8:	695a      	ldr	r2, [r3, #20]
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	681b      	ldr	r3, [r3, #0]
 80011be:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80011c2:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011c8:	2b00      	cmp	r3, #0
 80011ca:	d103      	bne.n	80011d4 <HAL_DMA_Abort+0x62>
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80011d0:	2b00      	cmp	r3, #0
 80011d2:	d007      	beq.n	80011e4 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	681a      	ldr	r2, [r3, #0]
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	681b      	ldr	r3, [r3, #0]
 80011de:	f022 0208 	bic.w	r2, r2, #8
 80011e2:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	681a      	ldr	r2, [r3, #0]
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	681b      	ldr	r3, [r3, #0]
 80011ee:	f022 0201 	bic.w	r2, r2, #1
 80011f2:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80011f4:	e013      	b.n	800121e <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80011f6:	f7ff fe7b 	bl	8000ef0 <HAL_GetTick>
 80011fa:	4602      	mov	r2, r0
 80011fc:	68bb      	ldr	r3, [r7, #8]
 80011fe:	1ad3      	subs	r3, r2, r3
 8001200:	2b05      	cmp	r3, #5
 8001202:	d90c      	bls.n	800121e <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	2220      	movs	r2, #32
 8001208:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	2203      	movs	r2, #3
 800120e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	2200      	movs	r2, #0
 8001216:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 800121a:	2303      	movs	r3, #3
 800121c:	e015      	b.n	800124a <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	681b      	ldr	r3, [r3, #0]
 8001222:	681b      	ldr	r3, [r3, #0]
 8001224:	f003 0301 	and.w	r3, r3, #1
 8001228:	2b00      	cmp	r3, #0
 800122a:	d1e4      	bne.n	80011f6 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001230:	223f      	movs	r2, #63	; 0x3f
 8001232:	409a      	lsls	r2, r3
 8001234:	68fb      	ldr	r3, [r7, #12]
 8001236:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	2201      	movs	r2, #1
 800123c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	2200      	movs	r2, #0
 8001244:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8001248:	2300      	movs	r3, #0
}
 800124a:	4618      	mov	r0, r3
 800124c:	3710      	adds	r7, #16
 800124e:	46bd      	mov	sp, r7
 8001250:	bd80      	pop	{r7, pc}

08001252 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001252:	b480      	push	{r7}
 8001254:	b083      	sub	sp, #12
 8001256:	af00      	add	r7, sp, #0
 8001258:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001260:	b2db      	uxtb	r3, r3
 8001262:	2b02      	cmp	r3, #2
 8001264:	d004      	beq.n	8001270 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	2280      	movs	r2, #128	; 0x80
 800126a:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800126c:	2301      	movs	r3, #1
 800126e:	e00c      	b.n	800128a <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	2205      	movs	r2, #5
 8001274:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	681a      	ldr	r2, [r3, #0]
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	681b      	ldr	r3, [r3, #0]
 8001282:	f022 0201 	bic.w	r2, r2, #1
 8001286:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001288:	2300      	movs	r3, #0
}
 800128a:	4618      	mov	r0, r3
 800128c:	370c      	adds	r7, #12
 800128e:	46bd      	mov	sp, r7
 8001290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001294:	4770      	bx	lr
	...

08001298 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001298:	b480      	push	{r7}
 800129a:	b089      	sub	sp, #36	; 0x24
 800129c:	af00      	add	r7, sp, #0
 800129e:	6078      	str	r0, [r7, #4]
 80012a0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80012a2:	2300      	movs	r3, #0
 80012a4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80012a6:	2300      	movs	r3, #0
 80012a8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80012aa:	2300      	movs	r3, #0
 80012ac:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80012ae:	2300      	movs	r3, #0
 80012b0:	61fb      	str	r3, [r7, #28]
 80012b2:	e16b      	b.n	800158c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80012b4:	2201      	movs	r2, #1
 80012b6:	69fb      	ldr	r3, [r7, #28]
 80012b8:	fa02 f303 	lsl.w	r3, r2, r3
 80012bc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80012be:	683b      	ldr	r3, [r7, #0]
 80012c0:	681b      	ldr	r3, [r3, #0]
 80012c2:	697a      	ldr	r2, [r7, #20]
 80012c4:	4013      	ands	r3, r2
 80012c6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80012c8:	693a      	ldr	r2, [r7, #16]
 80012ca:	697b      	ldr	r3, [r7, #20]
 80012cc:	429a      	cmp	r2, r3
 80012ce:	f040 815a 	bne.w	8001586 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80012d2:	683b      	ldr	r3, [r7, #0]
 80012d4:	685b      	ldr	r3, [r3, #4]
 80012d6:	f003 0303 	and.w	r3, r3, #3
 80012da:	2b01      	cmp	r3, #1
 80012dc:	d005      	beq.n	80012ea <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80012de:	683b      	ldr	r3, [r7, #0]
 80012e0:	685b      	ldr	r3, [r3, #4]
 80012e2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80012e6:	2b02      	cmp	r3, #2
 80012e8:	d130      	bne.n	800134c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	689b      	ldr	r3, [r3, #8]
 80012ee:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80012f0:	69fb      	ldr	r3, [r7, #28]
 80012f2:	005b      	lsls	r3, r3, #1
 80012f4:	2203      	movs	r2, #3
 80012f6:	fa02 f303 	lsl.w	r3, r2, r3
 80012fa:	43db      	mvns	r3, r3
 80012fc:	69ba      	ldr	r2, [r7, #24]
 80012fe:	4013      	ands	r3, r2
 8001300:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001302:	683b      	ldr	r3, [r7, #0]
 8001304:	68da      	ldr	r2, [r3, #12]
 8001306:	69fb      	ldr	r3, [r7, #28]
 8001308:	005b      	lsls	r3, r3, #1
 800130a:	fa02 f303 	lsl.w	r3, r2, r3
 800130e:	69ba      	ldr	r2, [r7, #24]
 8001310:	4313      	orrs	r3, r2
 8001312:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	69ba      	ldr	r2, [r7, #24]
 8001318:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	685b      	ldr	r3, [r3, #4]
 800131e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001320:	2201      	movs	r2, #1
 8001322:	69fb      	ldr	r3, [r7, #28]
 8001324:	fa02 f303 	lsl.w	r3, r2, r3
 8001328:	43db      	mvns	r3, r3
 800132a:	69ba      	ldr	r2, [r7, #24]
 800132c:	4013      	ands	r3, r2
 800132e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001330:	683b      	ldr	r3, [r7, #0]
 8001332:	685b      	ldr	r3, [r3, #4]
 8001334:	091b      	lsrs	r3, r3, #4
 8001336:	f003 0201 	and.w	r2, r3, #1
 800133a:	69fb      	ldr	r3, [r7, #28]
 800133c:	fa02 f303 	lsl.w	r3, r2, r3
 8001340:	69ba      	ldr	r2, [r7, #24]
 8001342:	4313      	orrs	r3, r2
 8001344:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	69ba      	ldr	r2, [r7, #24]
 800134a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800134c:	683b      	ldr	r3, [r7, #0]
 800134e:	685b      	ldr	r3, [r3, #4]
 8001350:	f003 0303 	and.w	r3, r3, #3
 8001354:	2b03      	cmp	r3, #3
 8001356:	d017      	beq.n	8001388 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	68db      	ldr	r3, [r3, #12]
 800135c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800135e:	69fb      	ldr	r3, [r7, #28]
 8001360:	005b      	lsls	r3, r3, #1
 8001362:	2203      	movs	r2, #3
 8001364:	fa02 f303 	lsl.w	r3, r2, r3
 8001368:	43db      	mvns	r3, r3
 800136a:	69ba      	ldr	r2, [r7, #24]
 800136c:	4013      	ands	r3, r2
 800136e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001370:	683b      	ldr	r3, [r7, #0]
 8001372:	689a      	ldr	r2, [r3, #8]
 8001374:	69fb      	ldr	r3, [r7, #28]
 8001376:	005b      	lsls	r3, r3, #1
 8001378:	fa02 f303 	lsl.w	r3, r2, r3
 800137c:	69ba      	ldr	r2, [r7, #24]
 800137e:	4313      	orrs	r3, r2
 8001380:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	69ba      	ldr	r2, [r7, #24]
 8001386:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001388:	683b      	ldr	r3, [r7, #0]
 800138a:	685b      	ldr	r3, [r3, #4]
 800138c:	f003 0303 	and.w	r3, r3, #3
 8001390:	2b02      	cmp	r3, #2
 8001392:	d123      	bne.n	80013dc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001394:	69fb      	ldr	r3, [r7, #28]
 8001396:	08da      	lsrs	r2, r3, #3
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	3208      	adds	r2, #8
 800139c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80013a0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80013a2:	69fb      	ldr	r3, [r7, #28]
 80013a4:	f003 0307 	and.w	r3, r3, #7
 80013a8:	009b      	lsls	r3, r3, #2
 80013aa:	220f      	movs	r2, #15
 80013ac:	fa02 f303 	lsl.w	r3, r2, r3
 80013b0:	43db      	mvns	r3, r3
 80013b2:	69ba      	ldr	r2, [r7, #24]
 80013b4:	4013      	ands	r3, r2
 80013b6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80013b8:	683b      	ldr	r3, [r7, #0]
 80013ba:	691a      	ldr	r2, [r3, #16]
 80013bc:	69fb      	ldr	r3, [r7, #28]
 80013be:	f003 0307 	and.w	r3, r3, #7
 80013c2:	009b      	lsls	r3, r3, #2
 80013c4:	fa02 f303 	lsl.w	r3, r2, r3
 80013c8:	69ba      	ldr	r2, [r7, #24]
 80013ca:	4313      	orrs	r3, r2
 80013cc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80013ce:	69fb      	ldr	r3, [r7, #28]
 80013d0:	08da      	lsrs	r2, r3, #3
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	3208      	adds	r2, #8
 80013d6:	69b9      	ldr	r1, [r7, #24]
 80013d8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80013e2:	69fb      	ldr	r3, [r7, #28]
 80013e4:	005b      	lsls	r3, r3, #1
 80013e6:	2203      	movs	r2, #3
 80013e8:	fa02 f303 	lsl.w	r3, r2, r3
 80013ec:	43db      	mvns	r3, r3
 80013ee:	69ba      	ldr	r2, [r7, #24]
 80013f0:	4013      	ands	r3, r2
 80013f2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80013f4:	683b      	ldr	r3, [r7, #0]
 80013f6:	685b      	ldr	r3, [r3, #4]
 80013f8:	f003 0203 	and.w	r2, r3, #3
 80013fc:	69fb      	ldr	r3, [r7, #28]
 80013fe:	005b      	lsls	r3, r3, #1
 8001400:	fa02 f303 	lsl.w	r3, r2, r3
 8001404:	69ba      	ldr	r2, [r7, #24]
 8001406:	4313      	orrs	r3, r2
 8001408:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	69ba      	ldr	r2, [r7, #24]
 800140e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001410:	683b      	ldr	r3, [r7, #0]
 8001412:	685b      	ldr	r3, [r3, #4]
 8001414:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001418:	2b00      	cmp	r3, #0
 800141a:	f000 80b4 	beq.w	8001586 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800141e:	2300      	movs	r3, #0
 8001420:	60fb      	str	r3, [r7, #12]
 8001422:	4b60      	ldr	r3, [pc, #384]	; (80015a4 <HAL_GPIO_Init+0x30c>)
 8001424:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001426:	4a5f      	ldr	r2, [pc, #380]	; (80015a4 <HAL_GPIO_Init+0x30c>)
 8001428:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800142c:	6453      	str	r3, [r2, #68]	; 0x44
 800142e:	4b5d      	ldr	r3, [pc, #372]	; (80015a4 <HAL_GPIO_Init+0x30c>)
 8001430:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001432:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001436:	60fb      	str	r3, [r7, #12]
 8001438:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800143a:	4a5b      	ldr	r2, [pc, #364]	; (80015a8 <HAL_GPIO_Init+0x310>)
 800143c:	69fb      	ldr	r3, [r7, #28]
 800143e:	089b      	lsrs	r3, r3, #2
 8001440:	3302      	adds	r3, #2
 8001442:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001446:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001448:	69fb      	ldr	r3, [r7, #28]
 800144a:	f003 0303 	and.w	r3, r3, #3
 800144e:	009b      	lsls	r3, r3, #2
 8001450:	220f      	movs	r2, #15
 8001452:	fa02 f303 	lsl.w	r3, r2, r3
 8001456:	43db      	mvns	r3, r3
 8001458:	69ba      	ldr	r2, [r7, #24]
 800145a:	4013      	ands	r3, r2
 800145c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	4a52      	ldr	r2, [pc, #328]	; (80015ac <HAL_GPIO_Init+0x314>)
 8001462:	4293      	cmp	r3, r2
 8001464:	d02b      	beq.n	80014be <HAL_GPIO_Init+0x226>
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	4a51      	ldr	r2, [pc, #324]	; (80015b0 <HAL_GPIO_Init+0x318>)
 800146a:	4293      	cmp	r3, r2
 800146c:	d025      	beq.n	80014ba <HAL_GPIO_Init+0x222>
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	4a50      	ldr	r2, [pc, #320]	; (80015b4 <HAL_GPIO_Init+0x31c>)
 8001472:	4293      	cmp	r3, r2
 8001474:	d01f      	beq.n	80014b6 <HAL_GPIO_Init+0x21e>
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	4a4f      	ldr	r2, [pc, #316]	; (80015b8 <HAL_GPIO_Init+0x320>)
 800147a:	4293      	cmp	r3, r2
 800147c:	d019      	beq.n	80014b2 <HAL_GPIO_Init+0x21a>
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	4a4e      	ldr	r2, [pc, #312]	; (80015bc <HAL_GPIO_Init+0x324>)
 8001482:	4293      	cmp	r3, r2
 8001484:	d013      	beq.n	80014ae <HAL_GPIO_Init+0x216>
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	4a4d      	ldr	r2, [pc, #308]	; (80015c0 <HAL_GPIO_Init+0x328>)
 800148a:	4293      	cmp	r3, r2
 800148c:	d00d      	beq.n	80014aa <HAL_GPIO_Init+0x212>
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	4a4c      	ldr	r2, [pc, #304]	; (80015c4 <HAL_GPIO_Init+0x32c>)
 8001492:	4293      	cmp	r3, r2
 8001494:	d007      	beq.n	80014a6 <HAL_GPIO_Init+0x20e>
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	4a4b      	ldr	r2, [pc, #300]	; (80015c8 <HAL_GPIO_Init+0x330>)
 800149a:	4293      	cmp	r3, r2
 800149c:	d101      	bne.n	80014a2 <HAL_GPIO_Init+0x20a>
 800149e:	2307      	movs	r3, #7
 80014a0:	e00e      	b.n	80014c0 <HAL_GPIO_Init+0x228>
 80014a2:	2308      	movs	r3, #8
 80014a4:	e00c      	b.n	80014c0 <HAL_GPIO_Init+0x228>
 80014a6:	2306      	movs	r3, #6
 80014a8:	e00a      	b.n	80014c0 <HAL_GPIO_Init+0x228>
 80014aa:	2305      	movs	r3, #5
 80014ac:	e008      	b.n	80014c0 <HAL_GPIO_Init+0x228>
 80014ae:	2304      	movs	r3, #4
 80014b0:	e006      	b.n	80014c0 <HAL_GPIO_Init+0x228>
 80014b2:	2303      	movs	r3, #3
 80014b4:	e004      	b.n	80014c0 <HAL_GPIO_Init+0x228>
 80014b6:	2302      	movs	r3, #2
 80014b8:	e002      	b.n	80014c0 <HAL_GPIO_Init+0x228>
 80014ba:	2301      	movs	r3, #1
 80014bc:	e000      	b.n	80014c0 <HAL_GPIO_Init+0x228>
 80014be:	2300      	movs	r3, #0
 80014c0:	69fa      	ldr	r2, [r7, #28]
 80014c2:	f002 0203 	and.w	r2, r2, #3
 80014c6:	0092      	lsls	r2, r2, #2
 80014c8:	4093      	lsls	r3, r2
 80014ca:	69ba      	ldr	r2, [r7, #24]
 80014cc:	4313      	orrs	r3, r2
 80014ce:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80014d0:	4935      	ldr	r1, [pc, #212]	; (80015a8 <HAL_GPIO_Init+0x310>)
 80014d2:	69fb      	ldr	r3, [r7, #28]
 80014d4:	089b      	lsrs	r3, r3, #2
 80014d6:	3302      	adds	r3, #2
 80014d8:	69ba      	ldr	r2, [r7, #24]
 80014da:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80014de:	4b3b      	ldr	r3, [pc, #236]	; (80015cc <HAL_GPIO_Init+0x334>)
 80014e0:	689b      	ldr	r3, [r3, #8]
 80014e2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80014e4:	693b      	ldr	r3, [r7, #16]
 80014e6:	43db      	mvns	r3, r3
 80014e8:	69ba      	ldr	r2, [r7, #24]
 80014ea:	4013      	ands	r3, r2
 80014ec:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80014ee:	683b      	ldr	r3, [r7, #0]
 80014f0:	685b      	ldr	r3, [r3, #4]
 80014f2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d003      	beq.n	8001502 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80014fa:	69ba      	ldr	r2, [r7, #24]
 80014fc:	693b      	ldr	r3, [r7, #16]
 80014fe:	4313      	orrs	r3, r2
 8001500:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001502:	4a32      	ldr	r2, [pc, #200]	; (80015cc <HAL_GPIO_Init+0x334>)
 8001504:	69bb      	ldr	r3, [r7, #24]
 8001506:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001508:	4b30      	ldr	r3, [pc, #192]	; (80015cc <HAL_GPIO_Init+0x334>)
 800150a:	68db      	ldr	r3, [r3, #12]
 800150c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800150e:	693b      	ldr	r3, [r7, #16]
 8001510:	43db      	mvns	r3, r3
 8001512:	69ba      	ldr	r2, [r7, #24]
 8001514:	4013      	ands	r3, r2
 8001516:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001518:	683b      	ldr	r3, [r7, #0]
 800151a:	685b      	ldr	r3, [r3, #4]
 800151c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001520:	2b00      	cmp	r3, #0
 8001522:	d003      	beq.n	800152c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001524:	69ba      	ldr	r2, [r7, #24]
 8001526:	693b      	ldr	r3, [r7, #16]
 8001528:	4313      	orrs	r3, r2
 800152a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800152c:	4a27      	ldr	r2, [pc, #156]	; (80015cc <HAL_GPIO_Init+0x334>)
 800152e:	69bb      	ldr	r3, [r7, #24]
 8001530:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001532:	4b26      	ldr	r3, [pc, #152]	; (80015cc <HAL_GPIO_Init+0x334>)
 8001534:	685b      	ldr	r3, [r3, #4]
 8001536:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001538:	693b      	ldr	r3, [r7, #16]
 800153a:	43db      	mvns	r3, r3
 800153c:	69ba      	ldr	r2, [r7, #24]
 800153e:	4013      	ands	r3, r2
 8001540:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001542:	683b      	ldr	r3, [r7, #0]
 8001544:	685b      	ldr	r3, [r3, #4]
 8001546:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800154a:	2b00      	cmp	r3, #0
 800154c:	d003      	beq.n	8001556 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800154e:	69ba      	ldr	r2, [r7, #24]
 8001550:	693b      	ldr	r3, [r7, #16]
 8001552:	4313      	orrs	r3, r2
 8001554:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001556:	4a1d      	ldr	r2, [pc, #116]	; (80015cc <HAL_GPIO_Init+0x334>)
 8001558:	69bb      	ldr	r3, [r7, #24]
 800155a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800155c:	4b1b      	ldr	r3, [pc, #108]	; (80015cc <HAL_GPIO_Init+0x334>)
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001562:	693b      	ldr	r3, [r7, #16]
 8001564:	43db      	mvns	r3, r3
 8001566:	69ba      	ldr	r2, [r7, #24]
 8001568:	4013      	ands	r3, r2
 800156a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800156c:	683b      	ldr	r3, [r7, #0]
 800156e:	685b      	ldr	r3, [r3, #4]
 8001570:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001574:	2b00      	cmp	r3, #0
 8001576:	d003      	beq.n	8001580 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001578:	69ba      	ldr	r2, [r7, #24]
 800157a:	693b      	ldr	r3, [r7, #16]
 800157c:	4313      	orrs	r3, r2
 800157e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001580:	4a12      	ldr	r2, [pc, #72]	; (80015cc <HAL_GPIO_Init+0x334>)
 8001582:	69bb      	ldr	r3, [r7, #24]
 8001584:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001586:	69fb      	ldr	r3, [r7, #28]
 8001588:	3301      	adds	r3, #1
 800158a:	61fb      	str	r3, [r7, #28]
 800158c:	69fb      	ldr	r3, [r7, #28]
 800158e:	2b0f      	cmp	r3, #15
 8001590:	f67f ae90 	bls.w	80012b4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001594:	bf00      	nop
 8001596:	bf00      	nop
 8001598:	3724      	adds	r7, #36	; 0x24
 800159a:	46bd      	mov	sp, r7
 800159c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015a0:	4770      	bx	lr
 80015a2:	bf00      	nop
 80015a4:	40023800 	.word	0x40023800
 80015a8:	40013800 	.word	0x40013800
 80015ac:	40020000 	.word	0x40020000
 80015b0:	40020400 	.word	0x40020400
 80015b4:	40020800 	.word	0x40020800
 80015b8:	40020c00 	.word	0x40020c00
 80015bc:	40021000 	.word	0x40021000
 80015c0:	40021400 	.word	0x40021400
 80015c4:	40021800 	.word	0x40021800
 80015c8:	40021c00 	.word	0x40021c00
 80015cc:	40013c00 	.word	0x40013c00

080015d0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80015d0:	b580      	push	{r7, lr}
 80015d2:	b086      	sub	sp, #24
 80015d4:	af00      	add	r7, sp, #0
 80015d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	2b00      	cmp	r3, #0
 80015dc:	d101      	bne.n	80015e2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80015de:	2301      	movs	r3, #1
 80015e0:	e267      	b.n	8001ab2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	f003 0301 	and.w	r3, r3, #1
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	d075      	beq.n	80016da <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80015ee:	4b88      	ldr	r3, [pc, #544]	; (8001810 <HAL_RCC_OscConfig+0x240>)
 80015f0:	689b      	ldr	r3, [r3, #8]
 80015f2:	f003 030c 	and.w	r3, r3, #12
 80015f6:	2b04      	cmp	r3, #4
 80015f8:	d00c      	beq.n	8001614 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80015fa:	4b85      	ldr	r3, [pc, #532]	; (8001810 <HAL_RCC_OscConfig+0x240>)
 80015fc:	689b      	ldr	r3, [r3, #8]
 80015fe:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001602:	2b08      	cmp	r3, #8
 8001604:	d112      	bne.n	800162c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001606:	4b82      	ldr	r3, [pc, #520]	; (8001810 <HAL_RCC_OscConfig+0x240>)
 8001608:	685b      	ldr	r3, [r3, #4]
 800160a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800160e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001612:	d10b      	bne.n	800162c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001614:	4b7e      	ldr	r3, [pc, #504]	; (8001810 <HAL_RCC_OscConfig+0x240>)
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800161c:	2b00      	cmp	r3, #0
 800161e:	d05b      	beq.n	80016d8 <HAL_RCC_OscConfig+0x108>
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	685b      	ldr	r3, [r3, #4]
 8001624:	2b00      	cmp	r3, #0
 8001626:	d157      	bne.n	80016d8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001628:	2301      	movs	r3, #1
 800162a:	e242      	b.n	8001ab2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	685b      	ldr	r3, [r3, #4]
 8001630:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001634:	d106      	bne.n	8001644 <HAL_RCC_OscConfig+0x74>
 8001636:	4b76      	ldr	r3, [pc, #472]	; (8001810 <HAL_RCC_OscConfig+0x240>)
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	4a75      	ldr	r2, [pc, #468]	; (8001810 <HAL_RCC_OscConfig+0x240>)
 800163c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001640:	6013      	str	r3, [r2, #0]
 8001642:	e01d      	b.n	8001680 <HAL_RCC_OscConfig+0xb0>
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	685b      	ldr	r3, [r3, #4]
 8001648:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800164c:	d10c      	bne.n	8001668 <HAL_RCC_OscConfig+0x98>
 800164e:	4b70      	ldr	r3, [pc, #448]	; (8001810 <HAL_RCC_OscConfig+0x240>)
 8001650:	681b      	ldr	r3, [r3, #0]
 8001652:	4a6f      	ldr	r2, [pc, #444]	; (8001810 <HAL_RCC_OscConfig+0x240>)
 8001654:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001658:	6013      	str	r3, [r2, #0]
 800165a:	4b6d      	ldr	r3, [pc, #436]	; (8001810 <HAL_RCC_OscConfig+0x240>)
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	4a6c      	ldr	r2, [pc, #432]	; (8001810 <HAL_RCC_OscConfig+0x240>)
 8001660:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001664:	6013      	str	r3, [r2, #0]
 8001666:	e00b      	b.n	8001680 <HAL_RCC_OscConfig+0xb0>
 8001668:	4b69      	ldr	r3, [pc, #420]	; (8001810 <HAL_RCC_OscConfig+0x240>)
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	4a68      	ldr	r2, [pc, #416]	; (8001810 <HAL_RCC_OscConfig+0x240>)
 800166e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001672:	6013      	str	r3, [r2, #0]
 8001674:	4b66      	ldr	r3, [pc, #408]	; (8001810 <HAL_RCC_OscConfig+0x240>)
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	4a65      	ldr	r2, [pc, #404]	; (8001810 <HAL_RCC_OscConfig+0x240>)
 800167a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800167e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	685b      	ldr	r3, [r3, #4]
 8001684:	2b00      	cmp	r3, #0
 8001686:	d013      	beq.n	80016b0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001688:	f7ff fc32 	bl	8000ef0 <HAL_GetTick>
 800168c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800168e:	e008      	b.n	80016a2 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001690:	f7ff fc2e 	bl	8000ef0 <HAL_GetTick>
 8001694:	4602      	mov	r2, r0
 8001696:	693b      	ldr	r3, [r7, #16]
 8001698:	1ad3      	subs	r3, r2, r3
 800169a:	2b64      	cmp	r3, #100	; 0x64
 800169c:	d901      	bls.n	80016a2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800169e:	2303      	movs	r3, #3
 80016a0:	e207      	b.n	8001ab2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80016a2:	4b5b      	ldr	r3, [pc, #364]	; (8001810 <HAL_RCC_OscConfig+0x240>)
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	d0f0      	beq.n	8001690 <HAL_RCC_OscConfig+0xc0>
 80016ae:	e014      	b.n	80016da <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016b0:	f7ff fc1e 	bl	8000ef0 <HAL_GetTick>
 80016b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80016b6:	e008      	b.n	80016ca <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80016b8:	f7ff fc1a 	bl	8000ef0 <HAL_GetTick>
 80016bc:	4602      	mov	r2, r0
 80016be:	693b      	ldr	r3, [r7, #16]
 80016c0:	1ad3      	subs	r3, r2, r3
 80016c2:	2b64      	cmp	r3, #100	; 0x64
 80016c4:	d901      	bls.n	80016ca <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80016c6:	2303      	movs	r3, #3
 80016c8:	e1f3      	b.n	8001ab2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80016ca:	4b51      	ldr	r3, [pc, #324]	; (8001810 <HAL_RCC_OscConfig+0x240>)
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	d1f0      	bne.n	80016b8 <HAL_RCC_OscConfig+0xe8>
 80016d6:	e000      	b.n	80016da <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80016d8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	f003 0302 	and.w	r3, r3, #2
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	d063      	beq.n	80017ae <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80016e6:	4b4a      	ldr	r3, [pc, #296]	; (8001810 <HAL_RCC_OscConfig+0x240>)
 80016e8:	689b      	ldr	r3, [r3, #8]
 80016ea:	f003 030c 	and.w	r3, r3, #12
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	d00b      	beq.n	800170a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80016f2:	4b47      	ldr	r3, [pc, #284]	; (8001810 <HAL_RCC_OscConfig+0x240>)
 80016f4:	689b      	ldr	r3, [r3, #8]
 80016f6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80016fa:	2b08      	cmp	r3, #8
 80016fc:	d11c      	bne.n	8001738 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80016fe:	4b44      	ldr	r3, [pc, #272]	; (8001810 <HAL_RCC_OscConfig+0x240>)
 8001700:	685b      	ldr	r3, [r3, #4]
 8001702:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001706:	2b00      	cmp	r3, #0
 8001708:	d116      	bne.n	8001738 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800170a:	4b41      	ldr	r3, [pc, #260]	; (8001810 <HAL_RCC_OscConfig+0x240>)
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	f003 0302 	and.w	r3, r3, #2
 8001712:	2b00      	cmp	r3, #0
 8001714:	d005      	beq.n	8001722 <HAL_RCC_OscConfig+0x152>
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	68db      	ldr	r3, [r3, #12]
 800171a:	2b01      	cmp	r3, #1
 800171c:	d001      	beq.n	8001722 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800171e:	2301      	movs	r3, #1
 8001720:	e1c7      	b.n	8001ab2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001722:	4b3b      	ldr	r3, [pc, #236]	; (8001810 <HAL_RCC_OscConfig+0x240>)
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	691b      	ldr	r3, [r3, #16]
 800172e:	00db      	lsls	r3, r3, #3
 8001730:	4937      	ldr	r1, [pc, #220]	; (8001810 <HAL_RCC_OscConfig+0x240>)
 8001732:	4313      	orrs	r3, r2
 8001734:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001736:	e03a      	b.n	80017ae <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	68db      	ldr	r3, [r3, #12]
 800173c:	2b00      	cmp	r3, #0
 800173e:	d020      	beq.n	8001782 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001740:	4b34      	ldr	r3, [pc, #208]	; (8001814 <HAL_RCC_OscConfig+0x244>)
 8001742:	2201      	movs	r2, #1
 8001744:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001746:	f7ff fbd3 	bl	8000ef0 <HAL_GetTick>
 800174a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800174c:	e008      	b.n	8001760 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800174e:	f7ff fbcf 	bl	8000ef0 <HAL_GetTick>
 8001752:	4602      	mov	r2, r0
 8001754:	693b      	ldr	r3, [r7, #16]
 8001756:	1ad3      	subs	r3, r2, r3
 8001758:	2b02      	cmp	r3, #2
 800175a:	d901      	bls.n	8001760 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800175c:	2303      	movs	r3, #3
 800175e:	e1a8      	b.n	8001ab2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001760:	4b2b      	ldr	r3, [pc, #172]	; (8001810 <HAL_RCC_OscConfig+0x240>)
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	f003 0302 	and.w	r3, r3, #2
 8001768:	2b00      	cmp	r3, #0
 800176a:	d0f0      	beq.n	800174e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800176c:	4b28      	ldr	r3, [pc, #160]	; (8001810 <HAL_RCC_OscConfig+0x240>)
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	691b      	ldr	r3, [r3, #16]
 8001778:	00db      	lsls	r3, r3, #3
 800177a:	4925      	ldr	r1, [pc, #148]	; (8001810 <HAL_RCC_OscConfig+0x240>)
 800177c:	4313      	orrs	r3, r2
 800177e:	600b      	str	r3, [r1, #0]
 8001780:	e015      	b.n	80017ae <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001782:	4b24      	ldr	r3, [pc, #144]	; (8001814 <HAL_RCC_OscConfig+0x244>)
 8001784:	2200      	movs	r2, #0
 8001786:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001788:	f7ff fbb2 	bl	8000ef0 <HAL_GetTick>
 800178c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800178e:	e008      	b.n	80017a2 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001790:	f7ff fbae 	bl	8000ef0 <HAL_GetTick>
 8001794:	4602      	mov	r2, r0
 8001796:	693b      	ldr	r3, [r7, #16]
 8001798:	1ad3      	subs	r3, r2, r3
 800179a:	2b02      	cmp	r3, #2
 800179c:	d901      	bls.n	80017a2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800179e:	2303      	movs	r3, #3
 80017a0:	e187      	b.n	8001ab2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80017a2:	4b1b      	ldr	r3, [pc, #108]	; (8001810 <HAL_RCC_OscConfig+0x240>)
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	f003 0302 	and.w	r3, r3, #2
 80017aa:	2b00      	cmp	r3, #0
 80017ac:	d1f0      	bne.n	8001790 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	f003 0308 	and.w	r3, r3, #8
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d036      	beq.n	8001828 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	695b      	ldr	r3, [r3, #20]
 80017be:	2b00      	cmp	r3, #0
 80017c0:	d016      	beq.n	80017f0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80017c2:	4b15      	ldr	r3, [pc, #84]	; (8001818 <HAL_RCC_OscConfig+0x248>)
 80017c4:	2201      	movs	r2, #1
 80017c6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80017c8:	f7ff fb92 	bl	8000ef0 <HAL_GetTick>
 80017cc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80017ce:	e008      	b.n	80017e2 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80017d0:	f7ff fb8e 	bl	8000ef0 <HAL_GetTick>
 80017d4:	4602      	mov	r2, r0
 80017d6:	693b      	ldr	r3, [r7, #16]
 80017d8:	1ad3      	subs	r3, r2, r3
 80017da:	2b02      	cmp	r3, #2
 80017dc:	d901      	bls.n	80017e2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80017de:	2303      	movs	r3, #3
 80017e0:	e167      	b.n	8001ab2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80017e2:	4b0b      	ldr	r3, [pc, #44]	; (8001810 <HAL_RCC_OscConfig+0x240>)
 80017e4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80017e6:	f003 0302 	and.w	r3, r3, #2
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d0f0      	beq.n	80017d0 <HAL_RCC_OscConfig+0x200>
 80017ee:	e01b      	b.n	8001828 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80017f0:	4b09      	ldr	r3, [pc, #36]	; (8001818 <HAL_RCC_OscConfig+0x248>)
 80017f2:	2200      	movs	r2, #0
 80017f4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80017f6:	f7ff fb7b 	bl	8000ef0 <HAL_GetTick>
 80017fa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80017fc:	e00e      	b.n	800181c <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80017fe:	f7ff fb77 	bl	8000ef0 <HAL_GetTick>
 8001802:	4602      	mov	r2, r0
 8001804:	693b      	ldr	r3, [r7, #16]
 8001806:	1ad3      	subs	r3, r2, r3
 8001808:	2b02      	cmp	r3, #2
 800180a:	d907      	bls.n	800181c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800180c:	2303      	movs	r3, #3
 800180e:	e150      	b.n	8001ab2 <HAL_RCC_OscConfig+0x4e2>
 8001810:	40023800 	.word	0x40023800
 8001814:	42470000 	.word	0x42470000
 8001818:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800181c:	4b88      	ldr	r3, [pc, #544]	; (8001a40 <HAL_RCC_OscConfig+0x470>)
 800181e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001820:	f003 0302 	and.w	r3, r3, #2
 8001824:	2b00      	cmp	r3, #0
 8001826:	d1ea      	bne.n	80017fe <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	f003 0304 	and.w	r3, r3, #4
 8001830:	2b00      	cmp	r3, #0
 8001832:	f000 8097 	beq.w	8001964 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001836:	2300      	movs	r3, #0
 8001838:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800183a:	4b81      	ldr	r3, [pc, #516]	; (8001a40 <HAL_RCC_OscConfig+0x470>)
 800183c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800183e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001842:	2b00      	cmp	r3, #0
 8001844:	d10f      	bne.n	8001866 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001846:	2300      	movs	r3, #0
 8001848:	60bb      	str	r3, [r7, #8]
 800184a:	4b7d      	ldr	r3, [pc, #500]	; (8001a40 <HAL_RCC_OscConfig+0x470>)
 800184c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800184e:	4a7c      	ldr	r2, [pc, #496]	; (8001a40 <HAL_RCC_OscConfig+0x470>)
 8001850:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001854:	6413      	str	r3, [r2, #64]	; 0x40
 8001856:	4b7a      	ldr	r3, [pc, #488]	; (8001a40 <HAL_RCC_OscConfig+0x470>)
 8001858:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800185a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800185e:	60bb      	str	r3, [r7, #8]
 8001860:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001862:	2301      	movs	r3, #1
 8001864:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001866:	4b77      	ldr	r3, [pc, #476]	; (8001a44 <HAL_RCC_OscConfig+0x474>)
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800186e:	2b00      	cmp	r3, #0
 8001870:	d118      	bne.n	80018a4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001872:	4b74      	ldr	r3, [pc, #464]	; (8001a44 <HAL_RCC_OscConfig+0x474>)
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	4a73      	ldr	r2, [pc, #460]	; (8001a44 <HAL_RCC_OscConfig+0x474>)
 8001878:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800187c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800187e:	f7ff fb37 	bl	8000ef0 <HAL_GetTick>
 8001882:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001884:	e008      	b.n	8001898 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001886:	f7ff fb33 	bl	8000ef0 <HAL_GetTick>
 800188a:	4602      	mov	r2, r0
 800188c:	693b      	ldr	r3, [r7, #16]
 800188e:	1ad3      	subs	r3, r2, r3
 8001890:	2b02      	cmp	r3, #2
 8001892:	d901      	bls.n	8001898 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001894:	2303      	movs	r3, #3
 8001896:	e10c      	b.n	8001ab2 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001898:	4b6a      	ldr	r3, [pc, #424]	; (8001a44 <HAL_RCC_OscConfig+0x474>)
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80018a0:	2b00      	cmp	r3, #0
 80018a2:	d0f0      	beq.n	8001886 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	689b      	ldr	r3, [r3, #8]
 80018a8:	2b01      	cmp	r3, #1
 80018aa:	d106      	bne.n	80018ba <HAL_RCC_OscConfig+0x2ea>
 80018ac:	4b64      	ldr	r3, [pc, #400]	; (8001a40 <HAL_RCC_OscConfig+0x470>)
 80018ae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80018b0:	4a63      	ldr	r2, [pc, #396]	; (8001a40 <HAL_RCC_OscConfig+0x470>)
 80018b2:	f043 0301 	orr.w	r3, r3, #1
 80018b6:	6713      	str	r3, [r2, #112]	; 0x70
 80018b8:	e01c      	b.n	80018f4 <HAL_RCC_OscConfig+0x324>
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	689b      	ldr	r3, [r3, #8]
 80018be:	2b05      	cmp	r3, #5
 80018c0:	d10c      	bne.n	80018dc <HAL_RCC_OscConfig+0x30c>
 80018c2:	4b5f      	ldr	r3, [pc, #380]	; (8001a40 <HAL_RCC_OscConfig+0x470>)
 80018c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80018c6:	4a5e      	ldr	r2, [pc, #376]	; (8001a40 <HAL_RCC_OscConfig+0x470>)
 80018c8:	f043 0304 	orr.w	r3, r3, #4
 80018cc:	6713      	str	r3, [r2, #112]	; 0x70
 80018ce:	4b5c      	ldr	r3, [pc, #368]	; (8001a40 <HAL_RCC_OscConfig+0x470>)
 80018d0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80018d2:	4a5b      	ldr	r2, [pc, #364]	; (8001a40 <HAL_RCC_OscConfig+0x470>)
 80018d4:	f043 0301 	orr.w	r3, r3, #1
 80018d8:	6713      	str	r3, [r2, #112]	; 0x70
 80018da:	e00b      	b.n	80018f4 <HAL_RCC_OscConfig+0x324>
 80018dc:	4b58      	ldr	r3, [pc, #352]	; (8001a40 <HAL_RCC_OscConfig+0x470>)
 80018de:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80018e0:	4a57      	ldr	r2, [pc, #348]	; (8001a40 <HAL_RCC_OscConfig+0x470>)
 80018e2:	f023 0301 	bic.w	r3, r3, #1
 80018e6:	6713      	str	r3, [r2, #112]	; 0x70
 80018e8:	4b55      	ldr	r3, [pc, #340]	; (8001a40 <HAL_RCC_OscConfig+0x470>)
 80018ea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80018ec:	4a54      	ldr	r2, [pc, #336]	; (8001a40 <HAL_RCC_OscConfig+0x470>)
 80018ee:	f023 0304 	bic.w	r3, r3, #4
 80018f2:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	689b      	ldr	r3, [r3, #8]
 80018f8:	2b00      	cmp	r3, #0
 80018fa:	d015      	beq.n	8001928 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80018fc:	f7ff faf8 	bl	8000ef0 <HAL_GetTick>
 8001900:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001902:	e00a      	b.n	800191a <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001904:	f7ff faf4 	bl	8000ef0 <HAL_GetTick>
 8001908:	4602      	mov	r2, r0
 800190a:	693b      	ldr	r3, [r7, #16]
 800190c:	1ad3      	subs	r3, r2, r3
 800190e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001912:	4293      	cmp	r3, r2
 8001914:	d901      	bls.n	800191a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8001916:	2303      	movs	r3, #3
 8001918:	e0cb      	b.n	8001ab2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800191a:	4b49      	ldr	r3, [pc, #292]	; (8001a40 <HAL_RCC_OscConfig+0x470>)
 800191c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800191e:	f003 0302 	and.w	r3, r3, #2
 8001922:	2b00      	cmp	r3, #0
 8001924:	d0ee      	beq.n	8001904 <HAL_RCC_OscConfig+0x334>
 8001926:	e014      	b.n	8001952 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001928:	f7ff fae2 	bl	8000ef0 <HAL_GetTick>
 800192c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800192e:	e00a      	b.n	8001946 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001930:	f7ff fade 	bl	8000ef0 <HAL_GetTick>
 8001934:	4602      	mov	r2, r0
 8001936:	693b      	ldr	r3, [r7, #16]
 8001938:	1ad3      	subs	r3, r2, r3
 800193a:	f241 3288 	movw	r2, #5000	; 0x1388
 800193e:	4293      	cmp	r3, r2
 8001940:	d901      	bls.n	8001946 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8001942:	2303      	movs	r3, #3
 8001944:	e0b5      	b.n	8001ab2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001946:	4b3e      	ldr	r3, [pc, #248]	; (8001a40 <HAL_RCC_OscConfig+0x470>)
 8001948:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800194a:	f003 0302 	and.w	r3, r3, #2
 800194e:	2b00      	cmp	r3, #0
 8001950:	d1ee      	bne.n	8001930 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001952:	7dfb      	ldrb	r3, [r7, #23]
 8001954:	2b01      	cmp	r3, #1
 8001956:	d105      	bne.n	8001964 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001958:	4b39      	ldr	r3, [pc, #228]	; (8001a40 <HAL_RCC_OscConfig+0x470>)
 800195a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800195c:	4a38      	ldr	r2, [pc, #224]	; (8001a40 <HAL_RCC_OscConfig+0x470>)
 800195e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001962:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	699b      	ldr	r3, [r3, #24]
 8001968:	2b00      	cmp	r3, #0
 800196a:	f000 80a1 	beq.w	8001ab0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800196e:	4b34      	ldr	r3, [pc, #208]	; (8001a40 <HAL_RCC_OscConfig+0x470>)
 8001970:	689b      	ldr	r3, [r3, #8]
 8001972:	f003 030c 	and.w	r3, r3, #12
 8001976:	2b08      	cmp	r3, #8
 8001978:	d05c      	beq.n	8001a34 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	699b      	ldr	r3, [r3, #24]
 800197e:	2b02      	cmp	r3, #2
 8001980:	d141      	bne.n	8001a06 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001982:	4b31      	ldr	r3, [pc, #196]	; (8001a48 <HAL_RCC_OscConfig+0x478>)
 8001984:	2200      	movs	r2, #0
 8001986:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001988:	f7ff fab2 	bl	8000ef0 <HAL_GetTick>
 800198c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800198e:	e008      	b.n	80019a2 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001990:	f7ff faae 	bl	8000ef0 <HAL_GetTick>
 8001994:	4602      	mov	r2, r0
 8001996:	693b      	ldr	r3, [r7, #16]
 8001998:	1ad3      	subs	r3, r2, r3
 800199a:	2b02      	cmp	r3, #2
 800199c:	d901      	bls.n	80019a2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800199e:	2303      	movs	r3, #3
 80019a0:	e087      	b.n	8001ab2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80019a2:	4b27      	ldr	r3, [pc, #156]	; (8001a40 <HAL_RCC_OscConfig+0x470>)
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	d1f0      	bne.n	8001990 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	69da      	ldr	r2, [r3, #28]
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	6a1b      	ldr	r3, [r3, #32]
 80019b6:	431a      	orrs	r2, r3
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019bc:	019b      	lsls	r3, r3, #6
 80019be:	431a      	orrs	r2, r3
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80019c4:	085b      	lsrs	r3, r3, #1
 80019c6:	3b01      	subs	r3, #1
 80019c8:	041b      	lsls	r3, r3, #16
 80019ca:	431a      	orrs	r2, r3
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80019d0:	061b      	lsls	r3, r3, #24
 80019d2:	491b      	ldr	r1, [pc, #108]	; (8001a40 <HAL_RCC_OscConfig+0x470>)
 80019d4:	4313      	orrs	r3, r2
 80019d6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80019d8:	4b1b      	ldr	r3, [pc, #108]	; (8001a48 <HAL_RCC_OscConfig+0x478>)
 80019da:	2201      	movs	r2, #1
 80019dc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019de:	f7ff fa87 	bl	8000ef0 <HAL_GetTick>
 80019e2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80019e4:	e008      	b.n	80019f8 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80019e6:	f7ff fa83 	bl	8000ef0 <HAL_GetTick>
 80019ea:	4602      	mov	r2, r0
 80019ec:	693b      	ldr	r3, [r7, #16]
 80019ee:	1ad3      	subs	r3, r2, r3
 80019f0:	2b02      	cmp	r3, #2
 80019f2:	d901      	bls.n	80019f8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80019f4:	2303      	movs	r3, #3
 80019f6:	e05c      	b.n	8001ab2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80019f8:	4b11      	ldr	r3, [pc, #68]	; (8001a40 <HAL_RCC_OscConfig+0x470>)
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a00:	2b00      	cmp	r3, #0
 8001a02:	d0f0      	beq.n	80019e6 <HAL_RCC_OscConfig+0x416>
 8001a04:	e054      	b.n	8001ab0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001a06:	4b10      	ldr	r3, [pc, #64]	; (8001a48 <HAL_RCC_OscConfig+0x478>)
 8001a08:	2200      	movs	r2, #0
 8001a0a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a0c:	f7ff fa70 	bl	8000ef0 <HAL_GetTick>
 8001a10:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001a12:	e008      	b.n	8001a26 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001a14:	f7ff fa6c 	bl	8000ef0 <HAL_GetTick>
 8001a18:	4602      	mov	r2, r0
 8001a1a:	693b      	ldr	r3, [r7, #16]
 8001a1c:	1ad3      	subs	r3, r2, r3
 8001a1e:	2b02      	cmp	r3, #2
 8001a20:	d901      	bls.n	8001a26 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8001a22:	2303      	movs	r3, #3
 8001a24:	e045      	b.n	8001ab2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001a26:	4b06      	ldr	r3, [pc, #24]	; (8001a40 <HAL_RCC_OscConfig+0x470>)
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d1f0      	bne.n	8001a14 <HAL_RCC_OscConfig+0x444>
 8001a32:	e03d      	b.n	8001ab0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	699b      	ldr	r3, [r3, #24]
 8001a38:	2b01      	cmp	r3, #1
 8001a3a:	d107      	bne.n	8001a4c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8001a3c:	2301      	movs	r3, #1
 8001a3e:	e038      	b.n	8001ab2 <HAL_RCC_OscConfig+0x4e2>
 8001a40:	40023800 	.word	0x40023800
 8001a44:	40007000 	.word	0x40007000
 8001a48:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001a4c:	4b1b      	ldr	r3, [pc, #108]	; (8001abc <HAL_RCC_OscConfig+0x4ec>)
 8001a4e:	685b      	ldr	r3, [r3, #4]
 8001a50:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	699b      	ldr	r3, [r3, #24]
 8001a56:	2b01      	cmp	r3, #1
 8001a58:	d028      	beq.n	8001aac <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001a5a:	68fb      	ldr	r3, [r7, #12]
 8001a5c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001a64:	429a      	cmp	r2, r3
 8001a66:	d121      	bne.n	8001aac <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001a68:	68fb      	ldr	r3, [r7, #12]
 8001a6a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001a72:	429a      	cmp	r2, r3
 8001a74:	d11a      	bne.n	8001aac <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001a76:	68fa      	ldr	r2, [r7, #12]
 8001a78:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001a7c:	4013      	ands	r3, r2
 8001a7e:	687a      	ldr	r2, [r7, #4]
 8001a80:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001a82:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001a84:	4293      	cmp	r3, r2
 8001a86:	d111      	bne.n	8001aac <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001a88:	68fb      	ldr	r3, [r7, #12]
 8001a8a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a92:	085b      	lsrs	r3, r3, #1
 8001a94:	3b01      	subs	r3, #1
 8001a96:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001a98:	429a      	cmp	r2, r3
 8001a9a:	d107      	bne.n	8001aac <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001a9c:	68fb      	ldr	r3, [r7, #12]
 8001a9e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001aa6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001aa8:	429a      	cmp	r2, r3
 8001aaa:	d001      	beq.n	8001ab0 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8001aac:	2301      	movs	r3, #1
 8001aae:	e000      	b.n	8001ab2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8001ab0:	2300      	movs	r3, #0
}
 8001ab2:	4618      	mov	r0, r3
 8001ab4:	3718      	adds	r7, #24
 8001ab6:	46bd      	mov	sp, r7
 8001ab8:	bd80      	pop	{r7, pc}
 8001aba:	bf00      	nop
 8001abc:	40023800 	.word	0x40023800

08001ac0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001ac0:	b580      	push	{r7, lr}
 8001ac2:	b084      	sub	sp, #16
 8001ac4:	af00      	add	r7, sp, #0
 8001ac6:	6078      	str	r0, [r7, #4]
 8001ac8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	2b00      	cmp	r3, #0
 8001ace:	d101      	bne.n	8001ad4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001ad0:	2301      	movs	r3, #1
 8001ad2:	e0cc      	b.n	8001c6e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001ad4:	4b68      	ldr	r3, [pc, #416]	; (8001c78 <HAL_RCC_ClockConfig+0x1b8>)
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	f003 0307 	and.w	r3, r3, #7
 8001adc:	683a      	ldr	r2, [r7, #0]
 8001ade:	429a      	cmp	r2, r3
 8001ae0:	d90c      	bls.n	8001afc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001ae2:	4b65      	ldr	r3, [pc, #404]	; (8001c78 <HAL_RCC_ClockConfig+0x1b8>)
 8001ae4:	683a      	ldr	r2, [r7, #0]
 8001ae6:	b2d2      	uxtb	r2, r2
 8001ae8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001aea:	4b63      	ldr	r3, [pc, #396]	; (8001c78 <HAL_RCC_ClockConfig+0x1b8>)
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	f003 0307 	and.w	r3, r3, #7
 8001af2:	683a      	ldr	r2, [r7, #0]
 8001af4:	429a      	cmp	r2, r3
 8001af6:	d001      	beq.n	8001afc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001af8:	2301      	movs	r3, #1
 8001afa:	e0b8      	b.n	8001c6e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	f003 0302 	and.w	r3, r3, #2
 8001b04:	2b00      	cmp	r3, #0
 8001b06:	d020      	beq.n	8001b4a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	f003 0304 	and.w	r3, r3, #4
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	d005      	beq.n	8001b20 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001b14:	4b59      	ldr	r3, [pc, #356]	; (8001c7c <HAL_RCC_ClockConfig+0x1bc>)
 8001b16:	689b      	ldr	r3, [r3, #8]
 8001b18:	4a58      	ldr	r2, [pc, #352]	; (8001c7c <HAL_RCC_ClockConfig+0x1bc>)
 8001b1a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001b1e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	f003 0308 	and.w	r3, r3, #8
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	d005      	beq.n	8001b38 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001b2c:	4b53      	ldr	r3, [pc, #332]	; (8001c7c <HAL_RCC_ClockConfig+0x1bc>)
 8001b2e:	689b      	ldr	r3, [r3, #8]
 8001b30:	4a52      	ldr	r2, [pc, #328]	; (8001c7c <HAL_RCC_ClockConfig+0x1bc>)
 8001b32:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001b36:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001b38:	4b50      	ldr	r3, [pc, #320]	; (8001c7c <HAL_RCC_ClockConfig+0x1bc>)
 8001b3a:	689b      	ldr	r3, [r3, #8]
 8001b3c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	689b      	ldr	r3, [r3, #8]
 8001b44:	494d      	ldr	r1, [pc, #308]	; (8001c7c <HAL_RCC_ClockConfig+0x1bc>)
 8001b46:	4313      	orrs	r3, r2
 8001b48:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	f003 0301 	and.w	r3, r3, #1
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	d044      	beq.n	8001be0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	685b      	ldr	r3, [r3, #4]
 8001b5a:	2b01      	cmp	r3, #1
 8001b5c:	d107      	bne.n	8001b6e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b5e:	4b47      	ldr	r3, [pc, #284]	; (8001c7c <HAL_RCC_ClockConfig+0x1bc>)
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d119      	bne.n	8001b9e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001b6a:	2301      	movs	r3, #1
 8001b6c:	e07f      	b.n	8001c6e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	685b      	ldr	r3, [r3, #4]
 8001b72:	2b02      	cmp	r3, #2
 8001b74:	d003      	beq.n	8001b7e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001b7a:	2b03      	cmp	r3, #3
 8001b7c:	d107      	bne.n	8001b8e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001b7e:	4b3f      	ldr	r3, [pc, #252]	; (8001c7c <HAL_RCC_ClockConfig+0x1bc>)
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	d109      	bne.n	8001b9e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001b8a:	2301      	movs	r3, #1
 8001b8c:	e06f      	b.n	8001c6e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b8e:	4b3b      	ldr	r3, [pc, #236]	; (8001c7c <HAL_RCC_ClockConfig+0x1bc>)
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	f003 0302 	and.w	r3, r3, #2
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d101      	bne.n	8001b9e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001b9a:	2301      	movs	r3, #1
 8001b9c:	e067      	b.n	8001c6e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001b9e:	4b37      	ldr	r3, [pc, #220]	; (8001c7c <HAL_RCC_ClockConfig+0x1bc>)
 8001ba0:	689b      	ldr	r3, [r3, #8]
 8001ba2:	f023 0203 	bic.w	r2, r3, #3
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	685b      	ldr	r3, [r3, #4]
 8001baa:	4934      	ldr	r1, [pc, #208]	; (8001c7c <HAL_RCC_ClockConfig+0x1bc>)
 8001bac:	4313      	orrs	r3, r2
 8001bae:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001bb0:	f7ff f99e 	bl	8000ef0 <HAL_GetTick>
 8001bb4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001bb6:	e00a      	b.n	8001bce <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001bb8:	f7ff f99a 	bl	8000ef0 <HAL_GetTick>
 8001bbc:	4602      	mov	r2, r0
 8001bbe:	68fb      	ldr	r3, [r7, #12]
 8001bc0:	1ad3      	subs	r3, r2, r3
 8001bc2:	f241 3288 	movw	r2, #5000	; 0x1388
 8001bc6:	4293      	cmp	r3, r2
 8001bc8:	d901      	bls.n	8001bce <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001bca:	2303      	movs	r3, #3
 8001bcc:	e04f      	b.n	8001c6e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001bce:	4b2b      	ldr	r3, [pc, #172]	; (8001c7c <HAL_RCC_ClockConfig+0x1bc>)
 8001bd0:	689b      	ldr	r3, [r3, #8]
 8001bd2:	f003 020c 	and.w	r2, r3, #12
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	685b      	ldr	r3, [r3, #4]
 8001bda:	009b      	lsls	r3, r3, #2
 8001bdc:	429a      	cmp	r2, r3
 8001bde:	d1eb      	bne.n	8001bb8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001be0:	4b25      	ldr	r3, [pc, #148]	; (8001c78 <HAL_RCC_ClockConfig+0x1b8>)
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	f003 0307 	and.w	r3, r3, #7
 8001be8:	683a      	ldr	r2, [r7, #0]
 8001bea:	429a      	cmp	r2, r3
 8001bec:	d20c      	bcs.n	8001c08 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001bee:	4b22      	ldr	r3, [pc, #136]	; (8001c78 <HAL_RCC_ClockConfig+0x1b8>)
 8001bf0:	683a      	ldr	r2, [r7, #0]
 8001bf2:	b2d2      	uxtb	r2, r2
 8001bf4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001bf6:	4b20      	ldr	r3, [pc, #128]	; (8001c78 <HAL_RCC_ClockConfig+0x1b8>)
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	f003 0307 	and.w	r3, r3, #7
 8001bfe:	683a      	ldr	r2, [r7, #0]
 8001c00:	429a      	cmp	r2, r3
 8001c02:	d001      	beq.n	8001c08 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001c04:	2301      	movs	r3, #1
 8001c06:	e032      	b.n	8001c6e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	f003 0304 	and.w	r3, r3, #4
 8001c10:	2b00      	cmp	r3, #0
 8001c12:	d008      	beq.n	8001c26 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001c14:	4b19      	ldr	r3, [pc, #100]	; (8001c7c <HAL_RCC_ClockConfig+0x1bc>)
 8001c16:	689b      	ldr	r3, [r3, #8]
 8001c18:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	68db      	ldr	r3, [r3, #12]
 8001c20:	4916      	ldr	r1, [pc, #88]	; (8001c7c <HAL_RCC_ClockConfig+0x1bc>)
 8001c22:	4313      	orrs	r3, r2
 8001c24:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	f003 0308 	and.w	r3, r3, #8
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	d009      	beq.n	8001c46 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001c32:	4b12      	ldr	r3, [pc, #72]	; (8001c7c <HAL_RCC_ClockConfig+0x1bc>)
 8001c34:	689b      	ldr	r3, [r3, #8]
 8001c36:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	691b      	ldr	r3, [r3, #16]
 8001c3e:	00db      	lsls	r3, r3, #3
 8001c40:	490e      	ldr	r1, [pc, #56]	; (8001c7c <HAL_RCC_ClockConfig+0x1bc>)
 8001c42:	4313      	orrs	r3, r2
 8001c44:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001c46:	f000 f821 	bl	8001c8c <HAL_RCC_GetSysClockFreq>
 8001c4a:	4602      	mov	r2, r0
 8001c4c:	4b0b      	ldr	r3, [pc, #44]	; (8001c7c <HAL_RCC_ClockConfig+0x1bc>)
 8001c4e:	689b      	ldr	r3, [r3, #8]
 8001c50:	091b      	lsrs	r3, r3, #4
 8001c52:	f003 030f 	and.w	r3, r3, #15
 8001c56:	490a      	ldr	r1, [pc, #40]	; (8001c80 <HAL_RCC_ClockConfig+0x1c0>)
 8001c58:	5ccb      	ldrb	r3, [r1, r3]
 8001c5a:	fa22 f303 	lsr.w	r3, r2, r3
 8001c5e:	4a09      	ldr	r2, [pc, #36]	; (8001c84 <HAL_RCC_ClockConfig+0x1c4>)
 8001c60:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8001c62:	4b09      	ldr	r3, [pc, #36]	; (8001c88 <HAL_RCC_ClockConfig+0x1c8>)
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	4618      	mov	r0, r3
 8001c68:	f7ff f8fe 	bl	8000e68 <HAL_InitTick>

  return HAL_OK;
 8001c6c:	2300      	movs	r3, #0
}
 8001c6e:	4618      	mov	r0, r3
 8001c70:	3710      	adds	r7, #16
 8001c72:	46bd      	mov	sp, r7
 8001c74:	bd80      	pop	{r7, pc}
 8001c76:	bf00      	nop
 8001c78:	40023c00 	.word	0x40023c00
 8001c7c:	40023800 	.word	0x40023800
 8001c80:	08005208 	.word	0x08005208
 8001c84:	20000000 	.word	0x20000000
 8001c88:	20000004 	.word	0x20000004

08001c8c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001c8c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001c90:	b094      	sub	sp, #80	; 0x50
 8001c92:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8001c94:	2300      	movs	r3, #0
 8001c96:	647b      	str	r3, [r7, #68]	; 0x44
 8001c98:	2300      	movs	r3, #0
 8001c9a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001c9c:	2300      	movs	r3, #0
 8001c9e:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8001ca0:	2300      	movs	r3, #0
 8001ca2:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001ca4:	4b79      	ldr	r3, [pc, #484]	; (8001e8c <HAL_RCC_GetSysClockFreq+0x200>)
 8001ca6:	689b      	ldr	r3, [r3, #8]
 8001ca8:	f003 030c 	and.w	r3, r3, #12
 8001cac:	2b08      	cmp	r3, #8
 8001cae:	d00d      	beq.n	8001ccc <HAL_RCC_GetSysClockFreq+0x40>
 8001cb0:	2b08      	cmp	r3, #8
 8001cb2:	f200 80e1 	bhi.w	8001e78 <HAL_RCC_GetSysClockFreq+0x1ec>
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d002      	beq.n	8001cc0 <HAL_RCC_GetSysClockFreq+0x34>
 8001cba:	2b04      	cmp	r3, #4
 8001cbc:	d003      	beq.n	8001cc6 <HAL_RCC_GetSysClockFreq+0x3a>
 8001cbe:	e0db      	b.n	8001e78 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001cc0:	4b73      	ldr	r3, [pc, #460]	; (8001e90 <HAL_RCC_GetSysClockFreq+0x204>)
 8001cc2:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8001cc4:	e0db      	b.n	8001e7e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001cc6:	4b73      	ldr	r3, [pc, #460]	; (8001e94 <HAL_RCC_GetSysClockFreq+0x208>)
 8001cc8:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001cca:	e0d8      	b.n	8001e7e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001ccc:	4b6f      	ldr	r3, [pc, #444]	; (8001e8c <HAL_RCC_GetSysClockFreq+0x200>)
 8001cce:	685b      	ldr	r3, [r3, #4]
 8001cd0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001cd4:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001cd6:	4b6d      	ldr	r3, [pc, #436]	; (8001e8c <HAL_RCC_GetSysClockFreq+0x200>)
 8001cd8:	685b      	ldr	r3, [r3, #4]
 8001cda:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d063      	beq.n	8001daa <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001ce2:	4b6a      	ldr	r3, [pc, #424]	; (8001e8c <HAL_RCC_GetSysClockFreq+0x200>)
 8001ce4:	685b      	ldr	r3, [r3, #4]
 8001ce6:	099b      	lsrs	r3, r3, #6
 8001ce8:	2200      	movs	r2, #0
 8001cea:	63bb      	str	r3, [r7, #56]	; 0x38
 8001cec:	63fa      	str	r2, [r7, #60]	; 0x3c
 8001cee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001cf0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001cf4:	633b      	str	r3, [r7, #48]	; 0x30
 8001cf6:	2300      	movs	r3, #0
 8001cf8:	637b      	str	r3, [r7, #52]	; 0x34
 8001cfa:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8001cfe:	4622      	mov	r2, r4
 8001d00:	462b      	mov	r3, r5
 8001d02:	f04f 0000 	mov.w	r0, #0
 8001d06:	f04f 0100 	mov.w	r1, #0
 8001d0a:	0159      	lsls	r1, r3, #5
 8001d0c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001d10:	0150      	lsls	r0, r2, #5
 8001d12:	4602      	mov	r2, r0
 8001d14:	460b      	mov	r3, r1
 8001d16:	4621      	mov	r1, r4
 8001d18:	1a51      	subs	r1, r2, r1
 8001d1a:	6139      	str	r1, [r7, #16]
 8001d1c:	4629      	mov	r1, r5
 8001d1e:	eb63 0301 	sbc.w	r3, r3, r1
 8001d22:	617b      	str	r3, [r7, #20]
 8001d24:	f04f 0200 	mov.w	r2, #0
 8001d28:	f04f 0300 	mov.w	r3, #0
 8001d2c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8001d30:	4659      	mov	r1, fp
 8001d32:	018b      	lsls	r3, r1, #6
 8001d34:	4651      	mov	r1, sl
 8001d36:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001d3a:	4651      	mov	r1, sl
 8001d3c:	018a      	lsls	r2, r1, #6
 8001d3e:	4651      	mov	r1, sl
 8001d40:	ebb2 0801 	subs.w	r8, r2, r1
 8001d44:	4659      	mov	r1, fp
 8001d46:	eb63 0901 	sbc.w	r9, r3, r1
 8001d4a:	f04f 0200 	mov.w	r2, #0
 8001d4e:	f04f 0300 	mov.w	r3, #0
 8001d52:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001d56:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001d5a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001d5e:	4690      	mov	r8, r2
 8001d60:	4699      	mov	r9, r3
 8001d62:	4623      	mov	r3, r4
 8001d64:	eb18 0303 	adds.w	r3, r8, r3
 8001d68:	60bb      	str	r3, [r7, #8]
 8001d6a:	462b      	mov	r3, r5
 8001d6c:	eb49 0303 	adc.w	r3, r9, r3
 8001d70:	60fb      	str	r3, [r7, #12]
 8001d72:	f04f 0200 	mov.w	r2, #0
 8001d76:	f04f 0300 	mov.w	r3, #0
 8001d7a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8001d7e:	4629      	mov	r1, r5
 8001d80:	024b      	lsls	r3, r1, #9
 8001d82:	4621      	mov	r1, r4
 8001d84:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001d88:	4621      	mov	r1, r4
 8001d8a:	024a      	lsls	r2, r1, #9
 8001d8c:	4610      	mov	r0, r2
 8001d8e:	4619      	mov	r1, r3
 8001d90:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001d92:	2200      	movs	r2, #0
 8001d94:	62bb      	str	r3, [r7, #40]	; 0x28
 8001d96:	62fa      	str	r2, [r7, #44]	; 0x2c
 8001d98:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8001d9c:	f7fe fa70 	bl	8000280 <__aeabi_uldivmod>
 8001da0:	4602      	mov	r2, r0
 8001da2:	460b      	mov	r3, r1
 8001da4:	4613      	mov	r3, r2
 8001da6:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001da8:	e058      	b.n	8001e5c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001daa:	4b38      	ldr	r3, [pc, #224]	; (8001e8c <HAL_RCC_GetSysClockFreq+0x200>)
 8001dac:	685b      	ldr	r3, [r3, #4]
 8001dae:	099b      	lsrs	r3, r3, #6
 8001db0:	2200      	movs	r2, #0
 8001db2:	4618      	mov	r0, r3
 8001db4:	4611      	mov	r1, r2
 8001db6:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8001dba:	623b      	str	r3, [r7, #32]
 8001dbc:	2300      	movs	r3, #0
 8001dbe:	627b      	str	r3, [r7, #36]	; 0x24
 8001dc0:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8001dc4:	4642      	mov	r2, r8
 8001dc6:	464b      	mov	r3, r9
 8001dc8:	f04f 0000 	mov.w	r0, #0
 8001dcc:	f04f 0100 	mov.w	r1, #0
 8001dd0:	0159      	lsls	r1, r3, #5
 8001dd2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001dd6:	0150      	lsls	r0, r2, #5
 8001dd8:	4602      	mov	r2, r0
 8001dda:	460b      	mov	r3, r1
 8001ddc:	4641      	mov	r1, r8
 8001dde:	ebb2 0a01 	subs.w	sl, r2, r1
 8001de2:	4649      	mov	r1, r9
 8001de4:	eb63 0b01 	sbc.w	fp, r3, r1
 8001de8:	f04f 0200 	mov.w	r2, #0
 8001dec:	f04f 0300 	mov.w	r3, #0
 8001df0:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8001df4:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8001df8:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8001dfc:	ebb2 040a 	subs.w	r4, r2, sl
 8001e00:	eb63 050b 	sbc.w	r5, r3, fp
 8001e04:	f04f 0200 	mov.w	r2, #0
 8001e08:	f04f 0300 	mov.w	r3, #0
 8001e0c:	00eb      	lsls	r3, r5, #3
 8001e0e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001e12:	00e2      	lsls	r2, r4, #3
 8001e14:	4614      	mov	r4, r2
 8001e16:	461d      	mov	r5, r3
 8001e18:	4643      	mov	r3, r8
 8001e1a:	18e3      	adds	r3, r4, r3
 8001e1c:	603b      	str	r3, [r7, #0]
 8001e1e:	464b      	mov	r3, r9
 8001e20:	eb45 0303 	adc.w	r3, r5, r3
 8001e24:	607b      	str	r3, [r7, #4]
 8001e26:	f04f 0200 	mov.w	r2, #0
 8001e2a:	f04f 0300 	mov.w	r3, #0
 8001e2e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001e32:	4629      	mov	r1, r5
 8001e34:	028b      	lsls	r3, r1, #10
 8001e36:	4621      	mov	r1, r4
 8001e38:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001e3c:	4621      	mov	r1, r4
 8001e3e:	028a      	lsls	r2, r1, #10
 8001e40:	4610      	mov	r0, r2
 8001e42:	4619      	mov	r1, r3
 8001e44:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001e46:	2200      	movs	r2, #0
 8001e48:	61bb      	str	r3, [r7, #24]
 8001e4a:	61fa      	str	r2, [r7, #28]
 8001e4c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001e50:	f7fe fa16 	bl	8000280 <__aeabi_uldivmod>
 8001e54:	4602      	mov	r2, r0
 8001e56:	460b      	mov	r3, r1
 8001e58:	4613      	mov	r3, r2
 8001e5a:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001e5c:	4b0b      	ldr	r3, [pc, #44]	; (8001e8c <HAL_RCC_GetSysClockFreq+0x200>)
 8001e5e:	685b      	ldr	r3, [r3, #4]
 8001e60:	0c1b      	lsrs	r3, r3, #16
 8001e62:	f003 0303 	and.w	r3, r3, #3
 8001e66:	3301      	adds	r3, #1
 8001e68:	005b      	lsls	r3, r3, #1
 8001e6a:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8001e6c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8001e6e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001e70:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e74:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001e76:	e002      	b.n	8001e7e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001e78:	4b05      	ldr	r3, [pc, #20]	; (8001e90 <HAL_RCC_GetSysClockFreq+0x204>)
 8001e7a:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001e7c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001e7e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8001e80:	4618      	mov	r0, r3
 8001e82:	3750      	adds	r7, #80	; 0x50
 8001e84:	46bd      	mov	sp, r7
 8001e86:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001e8a:	bf00      	nop
 8001e8c:	40023800 	.word	0x40023800
 8001e90:	00f42400 	.word	0x00f42400
 8001e94:	007a1200 	.word	0x007a1200

08001e98 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001e98:	b480      	push	{r7}
 8001e9a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001e9c:	4b03      	ldr	r3, [pc, #12]	; (8001eac <HAL_RCC_GetHCLKFreq+0x14>)
 8001e9e:	681b      	ldr	r3, [r3, #0]
}
 8001ea0:	4618      	mov	r0, r3
 8001ea2:	46bd      	mov	sp, r7
 8001ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea8:	4770      	bx	lr
 8001eaa:	bf00      	nop
 8001eac:	20000000 	.word	0x20000000

08001eb0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001eb0:	b580      	push	{r7, lr}
 8001eb2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001eb4:	f7ff fff0 	bl	8001e98 <HAL_RCC_GetHCLKFreq>
 8001eb8:	4602      	mov	r2, r0
 8001eba:	4b05      	ldr	r3, [pc, #20]	; (8001ed0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001ebc:	689b      	ldr	r3, [r3, #8]
 8001ebe:	0a9b      	lsrs	r3, r3, #10
 8001ec0:	f003 0307 	and.w	r3, r3, #7
 8001ec4:	4903      	ldr	r1, [pc, #12]	; (8001ed4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001ec6:	5ccb      	ldrb	r3, [r1, r3]
 8001ec8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001ecc:	4618      	mov	r0, r3
 8001ece:	bd80      	pop	{r7, pc}
 8001ed0:	40023800 	.word	0x40023800
 8001ed4:	08005218 	.word	0x08005218

08001ed8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001ed8:	b580      	push	{r7, lr}
 8001eda:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001edc:	f7ff ffdc 	bl	8001e98 <HAL_RCC_GetHCLKFreq>
 8001ee0:	4602      	mov	r2, r0
 8001ee2:	4b05      	ldr	r3, [pc, #20]	; (8001ef8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001ee4:	689b      	ldr	r3, [r3, #8]
 8001ee6:	0b5b      	lsrs	r3, r3, #13
 8001ee8:	f003 0307 	and.w	r3, r3, #7
 8001eec:	4903      	ldr	r1, [pc, #12]	; (8001efc <HAL_RCC_GetPCLK2Freq+0x24>)
 8001eee:	5ccb      	ldrb	r3, [r1, r3]
 8001ef0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001ef4:	4618      	mov	r0, r3
 8001ef6:	bd80      	pop	{r7, pc}
 8001ef8:	40023800 	.word	0x40023800
 8001efc:	08005218 	.word	0x08005218

08001f00 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001f00:	b580      	push	{r7, lr}
 8001f02:	b082      	sub	sp, #8
 8001f04:	af00      	add	r7, sp, #0
 8001f06:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d101      	bne.n	8001f12 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001f0e:	2301      	movs	r3, #1
 8001f10:	e041      	b.n	8001f96 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001f18:	b2db      	uxtb	r3, r3
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d106      	bne.n	8001f2c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	2200      	movs	r2, #0
 8001f22:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001f26:	6878      	ldr	r0, [r7, #4]
 8001f28:	f7fe fd68 	bl	80009fc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	2202      	movs	r2, #2
 8001f30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	681a      	ldr	r2, [r3, #0]
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	3304      	adds	r3, #4
 8001f3c:	4619      	mov	r1, r3
 8001f3e:	4610      	mov	r0, r2
 8001f40:	f000 fc12 	bl	8002768 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	2201      	movs	r2, #1
 8001f48:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	2201      	movs	r2, #1
 8001f50:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	2201      	movs	r2, #1
 8001f58:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	2201      	movs	r2, #1
 8001f60:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	2201      	movs	r2, #1
 8001f68:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	2201      	movs	r2, #1
 8001f70:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	2201      	movs	r2, #1
 8001f78:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	2201      	movs	r2, #1
 8001f80:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	2201      	movs	r2, #1
 8001f88:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	2201      	movs	r2, #1
 8001f90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001f94:	2300      	movs	r3, #0
}
 8001f96:	4618      	mov	r0, r3
 8001f98:	3708      	adds	r7, #8
 8001f9a:	46bd      	mov	sp, r7
 8001f9c:	bd80      	pop	{r7, pc}

08001f9e <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8001f9e:	b580      	push	{r7, lr}
 8001fa0:	b082      	sub	sp, #8
 8001fa2:	af00      	add	r7, sp, #0
 8001fa4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	d101      	bne.n	8001fb0 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8001fac:	2301      	movs	r3, #1
 8001fae:	e041      	b.n	8002034 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001fb6:	b2db      	uxtb	r3, r3
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d106      	bne.n	8001fca <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	2200      	movs	r2, #0
 8001fc0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8001fc4:	6878      	ldr	r0, [r7, #4]
 8001fc6:	f000 f839 	bl	800203c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	2202      	movs	r2, #2
 8001fce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	681a      	ldr	r2, [r3, #0]
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	3304      	adds	r3, #4
 8001fda:	4619      	mov	r1, r3
 8001fdc:	4610      	mov	r0, r2
 8001fde:	f000 fbc3 	bl	8002768 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	2201      	movs	r2, #1
 8001fe6:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	2201      	movs	r2, #1
 8001fee:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	2201      	movs	r2, #1
 8001ff6:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	2201      	movs	r2, #1
 8001ffe:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	2201      	movs	r2, #1
 8002006:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	2201      	movs	r2, #1
 800200e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	2201      	movs	r2, #1
 8002016:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	2201      	movs	r2, #1
 800201e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	2201      	movs	r2, #1
 8002026:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	2201      	movs	r2, #1
 800202e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002032:	2300      	movs	r3, #0
}
 8002034:	4618      	mov	r0, r3
 8002036:	3708      	adds	r7, #8
 8002038:	46bd      	mov	sp, r7
 800203a:	bd80      	pop	{r7, pc}

0800203c <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800203c:	b480      	push	{r7}
 800203e:	b083      	sub	sp, #12
 8002040:	af00      	add	r7, sp, #0
 8002042:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8002044:	bf00      	nop
 8002046:	370c      	adds	r7, #12
 8002048:	46bd      	mov	sp, r7
 800204a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800204e:	4770      	bx	lr

08002050 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002050:	b580      	push	{r7, lr}
 8002052:	b084      	sub	sp, #16
 8002054:	af00      	add	r7, sp, #0
 8002056:	6078      	str	r0, [r7, #4]
 8002058:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800205a:	683b      	ldr	r3, [r7, #0]
 800205c:	2b00      	cmp	r3, #0
 800205e:	d109      	bne.n	8002074 <HAL_TIM_PWM_Start+0x24>
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002066:	b2db      	uxtb	r3, r3
 8002068:	2b01      	cmp	r3, #1
 800206a:	bf14      	ite	ne
 800206c:	2301      	movne	r3, #1
 800206e:	2300      	moveq	r3, #0
 8002070:	b2db      	uxtb	r3, r3
 8002072:	e022      	b.n	80020ba <HAL_TIM_PWM_Start+0x6a>
 8002074:	683b      	ldr	r3, [r7, #0]
 8002076:	2b04      	cmp	r3, #4
 8002078:	d109      	bne.n	800208e <HAL_TIM_PWM_Start+0x3e>
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8002080:	b2db      	uxtb	r3, r3
 8002082:	2b01      	cmp	r3, #1
 8002084:	bf14      	ite	ne
 8002086:	2301      	movne	r3, #1
 8002088:	2300      	moveq	r3, #0
 800208a:	b2db      	uxtb	r3, r3
 800208c:	e015      	b.n	80020ba <HAL_TIM_PWM_Start+0x6a>
 800208e:	683b      	ldr	r3, [r7, #0]
 8002090:	2b08      	cmp	r3, #8
 8002092:	d109      	bne.n	80020a8 <HAL_TIM_PWM_Start+0x58>
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800209a:	b2db      	uxtb	r3, r3
 800209c:	2b01      	cmp	r3, #1
 800209e:	bf14      	ite	ne
 80020a0:	2301      	movne	r3, #1
 80020a2:	2300      	moveq	r3, #0
 80020a4:	b2db      	uxtb	r3, r3
 80020a6:	e008      	b.n	80020ba <HAL_TIM_PWM_Start+0x6a>
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80020ae:	b2db      	uxtb	r3, r3
 80020b0:	2b01      	cmp	r3, #1
 80020b2:	bf14      	ite	ne
 80020b4:	2301      	movne	r3, #1
 80020b6:	2300      	moveq	r3, #0
 80020b8:	b2db      	uxtb	r3, r3
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d001      	beq.n	80020c2 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80020be:	2301      	movs	r3, #1
 80020c0:	e07c      	b.n	80021bc <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80020c2:	683b      	ldr	r3, [r7, #0]
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	d104      	bne.n	80020d2 <HAL_TIM_PWM_Start+0x82>
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	2202      	movs	r2, #2
 80020cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80020d0:	e013      	b.n	80020fa <HAL_TIM_PWM_Start+0xaa>
 80020d2:	683b      	ldr	r3, [r7, #0]
 80020d4:	2b04      	cmp	r3, #4
 80020d6:	d104      	bne.n	80020e2 <HAL_TIM_PWM_Start+0x92>
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	2202      	movs	r2, #2
 80020dc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80020e0:	e00b      	b.n	80020fa <HAL_TIM_PWM_Start+0xaa>
 80020e2:	683b      	ldr	r3, [r7, #0]
 80020e4:	2b08      	cmp	r3, #8
 80020e6:	d104      	bne.n	80020f2 <HAL_TIM_PWM_Start+0xa2>
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	2202      	movs	r2, #2
 80020ec:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80020f0:	e003      	b.n	80020fa <HAL_TIM_PWM_Start+0xaa>
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	2202      	movs	r2, #2
 80020f6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	2201      	movs	r2, #1
 8002100:	6839      	ldr	r1, [r7, #0]
 8002102:	4618      	mov	r0, r3
 8002104:	f000 fe1a 	bl	8002d3c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	4a2d      	ldr	r2, [pc, #180]	; (80021c4 <HAL_TIM_PWM_Start+0x174>)
 800210e:	4293      	cmp	r3, r2
 8002110:	d004      	beq.n	800211c <HAL_TIM_PWM_Start+0xcc>
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	4a2c      	ldr	r2, [pc, #176]	; (80021c8 <HAL_TIM_PWM_Start+0x178>)
 8002118:	4293      	cmp	r3, r2
 800211a:	d101      	bne.n	8002120 <HAL_TIM_PWM_Start+0xd0>
 800211c:	2301      	movs	r3, #1
 800211e:	e000      	b.n	8002122 <HAL_TIM_PWM_Start+0xd2>
 8002120:	2300      	movs	r3, #0
 8002122:	2b00      	cmp	r3, #0
 8002124:	d007      	beq.n	8002136 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002134:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	4a22      	ldr	r2, [pc, #136]	; (80021c4 <HAL_TIM_PWM_Start+0x174>)
 800213c:	4293      	cmp	r3, r2
 800213e:	d022      	beq.n	8002186 <HAL_TIM_PWM_Start+0x136>
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002148:	d01d      	beq.n	8002186 <HAL_TIM_PWM_Start+0x136>
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	4a1f      	ldr	r2, [pc, #124]	; (80021cc <HAL_TIM_PWM_Start+0x17c>)
 8002150:	4293      	cmp	r3, r2
 8002152:	d018      	beq.n	8002186 <HAL_TIM_PWM_Start+0x136>
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	4a1d      	ldr	r2, [pc, #116]	; (80021d0 <HAL_TIM_PWM_Start+0x180>)
 800215a:	4293      	cmp	r3, r2
 800215c:	d013      	beq.n	8002186 <HAL_TIM_PWM_Start+0x136>
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	4a1c      	ldr	r2, [pc, #112]	; (80021d4 <HAL_TIM_PWM_Start+0x184>)
 8002164:	4293      	cmp	r3, r2
 8002166:	d00e      	beq.n	8002186 <HAL_TIM_PWM_Start+0x136>
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	4a16      	ldr	r2, [pc, #88]	; (80021c8 <HAL_TIM_PWM_Start+0x178>)
 800216e:	4293      	cmp	r3, r2
 8002170:	d009      	beq.n	8002186 <HAL_TIM_PWM_Start+0x136>
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	4a18      	ldr	r2, [pc, #96]	; (80021d8 <HAL_TIM_PWM_Start+0x188>)
 8002178:	4293      	cmp	r3, r2
 800217a:	d004      	beq.n	8002186 <HAL_TIM_PWM_Start+0x136>
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	4a16      	ldr	r2, [pc, #88]	; (80021dc <HAL_TIM_PWM_Start+0x18c>)
 8002182:	4293      	cmp	r3, r2
 8002184:	d111      	bne.n	80021aa <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	689b      	ldr	r3, [r3, #8]
 800218c:	f003 0307 	and.w	r3, r3, #7
 8002190:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002192:	68fb      	ldr	r3, [r7, #12]
 8002194:	2b06      	cmp	r3, #6
 8002196:	d010      	beq.n	80021ba <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	681a      	ldr	r2, [r3, #0]
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	f042 0201 	orr.w	r2, r2, #1
 80021a6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80021a8:	e007      	b.n	80021ba <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	681a      	ldr	r2, [r3, #0]
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	f042 0201 	orr.w	r2, r2, #1
 80021b8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80021ba:	2300      	movs	r3, #0
}
 80021bc:	4618      	mov	r0, r3
 80021be:	3710      	adds	r7, #16
 80021c0:	46bd      	mov	sp, r7
 80021c2:	bd80      	pop	{r7, pc}
 80021c4:	40010000 	.word	0x40010000
 80021c8:	40010400 	.word	0x40010400
 80021cc:	40000400 	.word	0x40000400
 80021d0:	40000800 	.word	0x40000800
 80021d4:	40000c00 	.word	0x40000c00
 80021d8:	40014000 	.word	0x40014000
 80021dc:	40001800 	.word	0x40001800

080021e0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80021e0:	b580      	push	{r7, lr}
 80021e2:	b082      	sub	sp, #8
 80021e4:	af00      	add	r7, sp, #0
 80021e6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	691b      	ldr	r3, [r3, #16]
 80021ee:	f003 0302 	and.w	r3, r3, #2
 80021f2:	2b02      	cmp	r3, #2
 80021f4:	d122      	bne.n	800223c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	68db      	ldr	r3, [r3, #12]
 80021fc:	f003 0302 	and.w	r3, r3, #2
 8002200:	2b02      	cmp	r3, #2
 8002202:	d11b      	bne.n	800223c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	f06f 0202 	mvn.w	r2, #2
 800220c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	2201      	movs	r2, #1
 8002212:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	699b      	ldr	r3, [r3, #24]
 800221a:	f003 0303 	and.w	r3, r3, #3
 800221e:	2b00      	cmp	r3, #0
 8002220:	d003      	beq.n	800222a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002222:	6878      	ldr	r0, [r7, #4]
 8002224:	f000 fa81 	bl	800272a <HAL_TIM_IC_CaptureCallback>
 8002228:	e005      	b.n	8002236 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800222a:	6878      	ldr	r0, [r7, #4]
 800222c:	f000 fa73 	bl	8002716 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002230:	6878      	ldr	r0, [r7, #4]
 8002232:	f000 fa84 	bl	800273e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	2200      	movs	r2, #0
 800223a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	691b      	ldr	r3, [r3, #16]
 8002242:	f003 0304 	and.w	r3, r3, #4
 8002246:	2b04      	cmp	r3, #4
 8002248:	d122      	bne.n	8002290 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	68db      	ldr	r3, [r3, #12]
 8002250:	f003 0304 	and.w	r3, r3, #4
 8002254:	2b04      	cmp	r3, #4
 8002256:	d11b      	bne.n	8002290 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	f06f 0204 	mvn.w	r2, #4
 8002260:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	2202      	movs	r2, #2
 8002266:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	699b      	ldr	r3, [r3, #24]
 800226e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002272:	2b00      	cmp	r3, #0
 8002274:	d003      	beq.n	800227e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002276:	6878      	ldr	r0, [r7, #4]
 8002278:	f000 fa57 	bl	800272a <HAL_TIM_IC_CaptureCallback>
 800227c:	e005      	b.n	800228a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800227e:	6878      	ldr	r0, [r7, #4]
 8002280:	f000 fa49 	bl	8002716 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002284:	6878      	ldr	r0, [r7, #4]
 8002286:	f000 fa5a 	bl	800273e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	2200      	movs	r2, #0
 800228e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	691b      	ldr	r3, [r3, #16]
 8002296:	f003 0308 	and.w	r3, r3, #8
 800229a:	2b08      	cmp	r3, #8
 800229c:	d122      	bne.n	80022e4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	68db      	ldr	r3, [r3, #12]
 80022a4:	f003 0308 	and.w	r3, r3, #8
 80022a8:	2b08      	cmp	r3, #8
 80022aa:	d11b      	bne.n	80022e4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	f06f 0208 	mvn.w	r2, #8
 80022b4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	2204      	movs	r2, #4
 80022ba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	69db      	ldr	r3, [r3, #28]
 80022c2:	f003 0303 	and.w	r3, r3, #3
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d003      	beq.n	80022d2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80022ca:	6878      	ldr	r0, [r7, #4]
 80022cc:	f000 fa2d 	bl	800272a <HAL_TIM_IC_CaptureCallback>
 80022d0:	e005      	b.n	80022de <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80022d2:	6878      	ldr	r0, [r7, #4]
 80022d4:	f000 fa1f 	bl	8002716 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80022d8:	6878      	ldr	r0, [r7, #4]
 80022da:	f000 fa30 	bl	800273e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	2200      	movs	r2, #0
 80022e2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	691b      	ldr	r3, [r3, #16]
 80022ea:	f003 0310 	and.w	r3, r3, #16
 80022ee:	2b10      	cmp	r3, #16
 80022f0:	d122      	bne.n	8002338 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	68db      	ldr	r3, [r3, #12]
 80022f8:	f003 0310 	and.w	r3, r3, #16
 80022fc:	2b10      	cmp	r3, #16
 80022fe:	d11b      	bne.n	8002338 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	f06f 0210 	mvn.w	r2, #16
 8002308:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	2208      	movs	r2, #8
 800230e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	69db      	ldr	r3, [r3, #28]
 8002316:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800231a:	2b00      	cmp	r3, #0
 800231c:	d003      	beq.n	8002326 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800231e:	6878      	ldr	r0, [r7, #4]
 8002320:	f000 fa03 	bl	800272a <HAL_TIM_IC_CaptureCallback>
 8002324:	e005      	b.n	8002332 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002326:	6878      	ldr	r0, [r7, #4]
 8002328:	f000 f9f5 	bl	8002716 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800232c:	6878      	ldr	r0, [r7, #4]
 800232e:	f000 fa06 	bl	800273e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	2200      	movs	r2, #0
 8002336:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	691b      	ldr	r3, [r3, #16]
 800233e:	f003 0301 	and.w	r3, r3, #1
 8002342:	2b01      	cmp	r3, #1
 8002344:	d10e      	bne.n	8002364 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	68db      	ldr	r3, [r3, #12]
 800234c:	f003 0301 	and.w	r3, r3, #1
 8002350:	2b01      	cmp	r3, #1
 8002352:	d107      	bne.n	8002364 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	f06f 0201 	mvn.w	r2, #1
 800235c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800235e:	6878      	ldr	r0, [r7, #4]
 8002360:	f000 f9cf 	bl	8002702 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	691b      	ldr	r3, [r3, #16]
 800236a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800236e:	2b80      	cmp	r3, #128	; 0x80
 8002370:	d10e      	bne.n	8002390 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	68db      	ldr	r3, [r3, #12]
 8002378:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800237c:	2b80      	cmp	r3, #128	; 0x80
 800237e:	d107      	bne.n	8002390 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002388:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800238a:	6878      	ldr	r0, [r7, #4]
 800238c:	f000 fd82 	bl	8002e94 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	691b      	ldr	r3, [r3, #16]
 8002396:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800239a:	2b40      	cmp	r3, #64	; 0x40
 800239c:	d10e      	bne.n	80023bc <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	68db      	ldr	r3, [r3, #12]
 80023a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80023a8:	2b40      	cmp	r3, #64	; 0x40
 80023aa:	d107      	bne.n	80023bc <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80023b4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80023b6:	6878      	ldr	r0, [r7, #4]
 80023b8:	f000 f9cb 	bl	8002752 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	691b      	ldr	r3, [r3, #16]
 80023c2:	f003 0320 	and.w	r3, r3, #32
 80023c6:	2b20      	cmp	r3, #32
 80023c8:	d10e      	bne.n	80023e8 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	68db      	ldr	r3, [r3, #12]
 80023d0:	f003 0320 	and.w	r3, r3, #32
 80023d4:	2b20      	cmp	r3, #32
 80023d6:	d107      	bne.n	80023e8 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	f06f 0220 	mvn.w	r2, #32
 80023e0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80023e2:	6878      	ldr	r0, [r7, #4]
 80023e4:	f000 fd4c 	bl	8002e80 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80023e8:	bf00      	nop
 80023ea:	3708      	adds	r7, #8
 80023ec:	46bd      	mov	sp, r7
 80023ee:	bd80      	pop	{r7, pc}

080023f0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80023f0:	b580      	push	{r7, lr}
 80023f2:	b086      	sub	sp, #24
 80023f4:	af00      	add	r7, sp, #0
 80023f6:	60f8      	str	r0, [r7, #12]
 80023f8:	60b9      	str	r1, [r7, #8]
 80023fa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80023fc:	2300      	movs	r3, #0
 80023fe:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002400:	68fb      	ldr	r3, [r7, #12]
 8002402:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002406:	2b01      	cmp	r3, #1
 8002408:	d101      	bne.n	800240e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800240a:	2302      	movs	r3, #2
 800240c:	e0ae      	b.n	800256c <HAL_TIM_PWM_ConfigChannel+0x17c>
 800240e:	68fb      	ldr	r3, [r7, #12]
 8002410:	2201      	movs	r2, #1
 8002412:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	2b0c      	cmp	r3, #12
 800241a:	f200 809f 	bhi.w	800255c <HAL_TIM_PWM_ConfigChannel+0x16c>
 800241e:	a201      	add	r2, pc, #4	; (adr r2, 8002424 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8002420:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002424:	08002459 	.word	0x08002459
 8002428:	0800255d 	.word	0x0800255d
 800242c:	0800255d 	.word	0x0800255d
 8002430:	0800255d 	.word	0x0800255d
 8002434:	08002499 	.word	0x08002499
 8002438:	0800255d 	.word	0x0800255d
 800243c:	0800255d 	.word	0x0800255d
 8002440:	0800255d 	.word	0x0800255d
 8002444:	080024db 	.word	0x080024db
 8002448:	0800255d 	.word	0x0800255d
 800244c:	0800255d 	.word	0x0800255d
 8002450:	0800255d 	.word	0x0800255d
 8002454:	0800251b 	.word	0x0800251b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	68b9      	ldr	r1, [r7, #8]
 800245e:	4618      	mov	r0, r3
 8002460:	f000 fa22 	bl	80028a8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	699a      	ldr	r2, [r3, #24]
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	f042 0208 	orr.w	r2, r2, #8
 8002472:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002474:	68fb      	ldr	r3, [r7, #12]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	699a      	ldr	r2, [r3, #24]
 800247a:	68fb      	ldr	r3, [r7, #12]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	f022 0204 	bic.w	r2, r2, #4
 8002482:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002484:	68fb      	ldr	r3, [r7, #12]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	6999      	ldr	r1, [r3, #24]
 800248a:	68bb      	ldr	r3, [r7, #8]
 800248c:	691a      	ldr	r2, [r3, #16]
 800248e:	68fb      	ldr	r3, [r7, #12]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	430a      	orrs	r2, r1
 8002494:	619a      	str	r2, [r3, #24]
      break;
 8002496:	e064      	b.n	8002562 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	68b9      	ldr	r1, [r7, #8]
 800249e:	4618      	mov	r0, r3
 80024a0:	f000 fa72 	bl	8002988 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80024a4:	68fb      	ldr	r3, [r7, #12]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	699a      	ldr	r2, [r3, #24]
 80024aa:	68fb      	ldr	r3, [r7, #12]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80024b2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	699a      	ldr	r2, [r3, #24]
 80024ba:	68fb      	ldr	r3, [r7, #12]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80024c2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80024c4:	68fb      	ldr	r3, [r7, #12]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	6999      	ldr	r1, [r3, #24]
 80024ca:	68bb      	ldr	r3, [r7, #8]
 80024cc:	691b      	ldr	r3, [r3, #16]
 80024ce:	021a      	lsls	r2, r3, #8
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	430a      	orrs	r2, r1
 80024d6:	619a      	str	r2, [r3, #24]
      break;
 80024d8:	e043      	b.n	8002562 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80024da:	68fb      	ldr	r3, [r7, #12]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	68b9      	ldr	r1, [r7, #8]
 80024e0:	4618      	mov	r0, r3
 80024e2:	f000 fac7 	bl	8002a74 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	69da      	ldr	r2, [r3, #28]
 80024ec:	68fb      	ldr	r3, [r7, #12]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	f042 0208 	orr.w	r2, r2, #8
 80024f4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80024f6:	68fb      	ldr	r3, [r7, #12]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	69da      	ldr	r2, [r3, #28]
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	f022 0204 	bic.w	r2, r2, #4
 8002504:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002506:	68fb      	ldr	r3, [r7, #12]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	69d9      	ldr	r1, [r3, #28]
 800250c:	68bb      	ldr	r3, [r7, #8]
 800250e:	691a      	ldr	r2, [r3, #16]
 8002510:	68fb      	ldr	r3, [r7, #12]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	430a      	orrs	r2, r1
 8002516:	61da      	str	r2, [r3, #28]
      break;
 8002518:	e023      	b.n	8002562 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800251a:	68fb      	ldr	r3, [r7, #12]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	68b9      	ldr	r1, [r7, #8]
 8002520:	4618      	mov	r0, r3
 8002522:	f000 fb1b 	bl	8002b5c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002526:	68fb      	ldr	r3, [r7, #12]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	69da      	ldr	r2, [r3, #28]
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002534:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002536:	68fb      	ldr	r3, [r7, #12]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	69da      	ldr	r2, [r3, #28]
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002544:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002546:	68fb      	ldr	r3, [r7, #12]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	69d9      	ldr	r1, [r3, #28]
 800254c:	68bb      	ldr	r3, [r7, #8]
 800254e:	691b      	ldr	r3, [r3, #16]
 8002550:	021a      	lsls	r2, r3, #8
 8002552:	68fb      	ldr	r3, [r7, #12]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	430a      	orrs	r2, r1
 8002558:	61da      	str	r2, [r3, #28]
      break;
 800255a:	e002      	b.n	8002562 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800255c:	2301      	movs	r3, #1
 800255e:	75fb      	strb	r3, [r7, #23]
      break;
 8002560:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8002562:	68fb      	ldr	r3, [r7, #12]
 8002564:	2200      	movs	r2, #0
 8002566:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800256a:	7dfb      	ldrb	r3, [r7, #23]
}
 800256c:	4618      	mov	r0, r3
 800256e:	3718      	adds	r7, #24
 8002570:	46bd      	mov	sp, r7
 8002572:	bd80      	pop	{r7, pc}

08002574 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002574:	b580      	push	{r7, lr}
 8002576:	b084      	sub	sp, #16
 8002578:	af00      	add	r7, sp, #0
 800257a:	6078      	str	r0, [r7, #4]
 800257c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800257e:	2300      	movs	r3, #0
 8002580:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002588:	2b01      	cmp	r3, #1
 800258a:	d101      	bne.n	8002590 <HAL_TIM_ConfigClockSource+0x1c>
 800258c:	2302      	movs	r3, #2
 800258e:	e0b4      	b.n	80026fa <HAL_TIM_ConfigClockSource+0x186>
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	2201      	movs	r2, #1
 8002594:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	2202      	movs	r2, #2
 800259c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	689b      	ldr	r3, [r3, #8]
 80025a6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80025a8:	68bb      	ldr	r3, [r7, #8]
 80025aa:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80025ae:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80025b0:	68bb      	ldr	r3, [r7, #8]
 80025b2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80025b6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	68ba      	ldr	r2, [r7, #8]
 80025be:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80025c0:	683b      	ldr	r3, [r7, #0]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80025c8:	d03e      	beq.n	8002648 <HAL_TIM_ConfigClockSource+0xd4>
 80025ca:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80025ce:	f200 8087 	bhi.w	80026e0 <HAL_TIM_ConfigClockSource+0x16c>
 80025d2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80025d6:	f000 8086 	beq.w	80026e6 <HAL_TIM_ConfigClockSource+0x172>
 80025da:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80025de:	d87f      	bhi.n	80026e0 <HAL_TIM_ConfigClockSource+0x16c>
 80025e0:	2b70      	cmp	r3, #112	; 0x70
 80025e2:	d01a      	beq.n	800261a <HAL_TIM_ConfigClockSource+0xa6>
 80025e4:	2b70      	cmp	r3, #112	; 0x70
 80025e6:	d87b      	bhi.n	80026e0 <HAL_TIM_ConfigClockSource+0x16c>
 80025e8:	2b60      	cmp	r3, #96	; 0x60
 80025ea:	d050      	beq.n	800268e <HAL_TIM_ConfigClockSource+0x11a>
 80025ec:	2b60      	cmp	r3, #96	; 0x60
 80025ee:	d877      	bhi.n	80026e0 <HAL_TIM_ConfigClockSource+0x16c>
 80025f0:	2b50      	cmp	r3, #80	; 0x50
 80025f2:	d03c      	beq.n	800266e <HAL_TIM_ConfigClockSource+0xfa>
 80025f4:	2b50      	cmp	r3, #80	; 0x50
 80025f6:	d873      	bhi.n	80026e0 <HAL_TIM_ConfigClockSource+0x16c>
 80025f8:	2b40      	cmp	r3, #64	; 0x40
 80025fa:	d058      	beq.n	80026ae <HAL_TIM_ConfigClockSource+0x13a>
 80025fc:	2b40      	cmp	r3, #64	; 0x40
 80025fe:	d86f      	bhi.n	80026e0 <HAL_TIM_ConfigClockSource+0x16c>
 8002600:	2b30      	cmp	r3, #48	; 0x30
 8002602:	d064      	beq.n	80026ce <HAL_TIM_ConfigClockSource+0x15a>
 8002604:	2b30      	cmp	r3, #48	; 0x30
 8002606:	d86b      	bhi.n	80026e0 <HAL_TIM_ConfigClockSource+0x16c>
 8002608:	2b20      	cmp	r3, #32
 800260a:	d060      	beq.n	80026ce <HAL_TIM_ConfigClockSource+0x15a>
 800260c:	2b20      	cmp	r3, #32
 800260e:	d867      	bhi.n	80026e0 <HAL_TIM_ConfigClockSource+0x16c>
 8002610:	2b00      	cmp	r3, #0
 8002612:	d05c      	beq.n	80026ce <HAL_TIM_ConfigClockSource+0x15a>
 8002614:	2b10      	cmp	r3, #16
 8002616:	d05a      	beq.n	80026ce <HAL_TIM_ConfigClockSource+0x15a>
 8002618:	e062      	b.n	80026e0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	6818      	ldr	r0, [r3, #0]
 800261e:	683b      	ldr	r3, [r7, #0]
 8002620:	6899      	ldr	r1, [r3, #8]
 8002622:	683b      	ldr	r3, [r7, #0]
 8002624:	685a      	ldr	r2, [r3, #4]
 8002626:	683b      	ldr	r3, [r7, #0]
 8002628:	68db      	ldr	r3, [r3, #12]
 800262a:	f000 fb67 	bl	8002cfc <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	689b      	ldr	r3, [r3, #8]
 8002634:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002636:	68bb      	ldr	r3, [r7, #8]
 8002638:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800263c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	68ba      	ldr	r2, [r7, #8]
 8002644:	609a      	str	r2, [r3, #8]
      break;
 8002646:	e04f      	b.n	80026e8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	6818      	ldr	r0, [r3, #0]
 800264c:	683b      	ldr	r3, [r7, #0]
 800264e:	6899      	ldr	r1, [r3, #8]
 8002650:	683b      	ldr	r3, [r7, #0]
 8002652:	685a      	ldr	r2, [r3, #4]
 8002654:	683b      	ldr	r3, [r7, #0]
 8002656:	68db      	ldr	r3, [r3, #12]
 8002658:	f000 fb50 	bl	8002cfc <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	689a      	ldr	r2, [r3, #8]
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800266a:	609a      	str	r2, [r3, #8]
      break;
 800266c:	e03c      	b.n	80026e8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	6818      	ldr	r0, [r3, #0]
 8002672:	683b      	ldr	r3, [r7, #0]
 8002674:	6859      	ldr	r1, [r3, #4]
 8002676:	683b      	ldr	r3, [r7, #0]
 8002678:	68db      	ldr	r3, [r3, #12]
 800267a:	461a      	mov	r2, r3
 800267c:	f000 fac4 	bl	8002c08 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	2150      	movs	r1, #80	; 0x50
 8002686:	4618      	mov	r0, r3
 8002688:	f000 fb1d 	bl	8002cc6 <TIM_ITRx_SetConfig>
      break;
 800268c:	e02c      	b.n	80026e8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	6818      	ldr	r0, [r3, #0]
 8002692:	683b      	ldr	r3, [r7, #0]
 8002694:	6859      	ldr	r1, [r3, #4]
 8002696:	683b      	ldr	r3, [r7, #0]
 8002698:	68db      	ldr	r3, [r3, #12]
 800269a:	461a      	mov	r2, r3
 800269c:	f000 fae3 	bl	8002c66 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	2160      	movs	r1, #96	; 0x60
 80026a6:	4618      	mov	r0, r3
 80026a8:	f000 fb0d 	bl	8002cc6 <TIM_ITRx_SetConfig>
      break;
 80026ac:	e01c      	b.n	80026e8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	6818      	ldr	r0, [r3, #0]
 80026b2:	683b      	ldr	r3, [r7, #0]
 80026b4:	6859      	ldr	r1, [r3, #4]
 80026b6:	683b      	ldr	r3, [r7, #0]
 80026b8:	68db      	ldr	r3, [r3, #12]
 80026ba:	461a      	mov	r2, r3
 80026bc:	f000 faa4 	bl	8002c08 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	2140      	movs	r1, #64	; 0x40
 80026c6:	4618      	mov	r0, r3
 80026c8:	f000 fafd 	bl	8002cc6 <TIM_ITRx_SetConfig>
      break;
 80026cc:	e00c      	b.n	80026e8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	681a      	ldr	r2, [r3, #0]
 80026d2:	683b      	ldr	r3, [r7, #0]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	4619      	mov	r1, r3
 80026d8:	4610      	mov	r0, r2
 80026da:	f000 faf4 	bl	8002cc6 <TIM_ITRx_SetConfig>
      break;
 80026de:	e003      	b.n	80026e8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80026e0:	2301      	movs	r3, #1
 80026e2:	73fb      	strb	r3, [r7, #15]
      break;
 80026e4:	e000      	b.n	80026e8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80026e6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	2201      	movs	r2, #1
 80026ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	2200      	movs	r2, #0
 80026f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80026f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80026fa:	4618      	mov	r0, r3
 80026fc:	3710      	adds	r7, #16
 80026fe:	46bd      	mov	sp, r7
 8002700:	bd80      	pop	{r7, pc}

08002702 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002702:	b480      	push	{r7}
 8002704:	b083      	sub	sp, #12
 8002706:	af00      	add	r7, sp, #0
 8002708:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800270a:	bf00      	nop
 800270c:	370c      	adds	r7, #12
 800270e:	46bd      	mov	sp, r7
 8002710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002714:	4770      	bx	lr

08002716 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002716:	b480      	push	{r7}
 8002718:	b083      	sub	sp, #12
 800271a:	af00      	add	r7, sp, #0
 800271c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800271e:	bf00      	nop
 8002720:	370c      	adds	r7, #12
 8002722:	46bd      	mov	sp, r7
 8002724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002728:	4770      	bx	lr

0800272a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800272a:	b480      	push	{r7}
 800272c:	b083      	sub	sp, #12
 800272e:	af00      	add	r7, sp, #0
 8002730:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002732:	bf00      	nop
 8002734:	370c      	adds	r7, #12
 8002736:	46bd      	mov	sp, r7
 8002738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800273c:	4770      	bx	lr

0800273e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800273e:	b480      	push	{r7}
 8002740:	b083      	sub	sp, #12
 8002742:	af00      	add	r7, sp, #0
 8002744:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002746:	bf00      	nop
 8002748:	370c      	adds	r7, #12
 800274a:	46bd      	mov	sp, r7
 800274c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002750:	4770      	bx	lr

08002752 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002752:	b480      	push	{r7}
 8002754:	b083      	sub	sp, #12
 8002756:	af00      	add	r7, sp, #0
 8002758:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800275a:	bf00      	nop
 800275c:	370c      	adds	r7, #12
 800275e:	46bd      	mov	sp, r7
 8002760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002764:	4770      	bx	lr
	...

08002768 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002768:	b480      	push	{r7}
 800276a:	b085      	sub	sp, #20
 800276c:	af00      	add	r7, sp, #0
 800276e:	6078      	str	r0, [r7, #4]
 8002770:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	4a40      	ldr	r2, [pc, #256]	; (800287c <TIM_Base_SetConfig+0x114>)
 800277c:	4293      	cmp	r3, r2
 800277e:	d013      	beq.n	80027a8 <TIM_Base_SetConfig+0x40>
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002786:	d00f      	beq.n	80027a8 <TIM_Base_SetConfig+0x40>
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	4a3d      	ldr	r2, [pc, #244]	; (8002880 <TIM_Base_SetConfig+0x118>)
 800278c:	4293      	cmp	r3, r2
 800278e:	d00b      	beq.n	80027a8 <TIM_Base_SetConfig+0x40>
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	4a3c      	ldr	r2, [pc, #240]	; (8002884 <TIM_Base_SetConfig+0x11c>)
 8002794:	4293      	cmp	r3, r2
 8002796:	d007      	beq.n	80027a8 <TIM_Base_SetConfig+0x40>
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	4a3b      	ldr	r2, [pc, #236]	; (8002888 <TIM_Base_SetConfig+0x120>)
 800279c:	4293      	cmp	r3, r2
 800279e:	d003      	beq.n	80027a8 <TIM_Base_SetConfig+0x40>
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	4a3a      	ldr	r2, [pc, #232]	; (800288c <TIM_Base_SetConfig+0x124>)
 80027a4:	4293      	cmp	r3, r2
 80027a6:	d108      	bne.n	80027ba <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80027a8:	68fb      	ldr	r3, [r7, #12]
 80027aa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80027ae:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80027b0:	683b      	ldr	r3, [r7, #0]
 80027b2:	685b      	ldr	r3, [r3, #4]
 80027b4:	68fa      	ldr	r2, [r7, #12]
 80027b6:	4313      	orrs	r3, r2
 80027b8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	4a2f      	ldr	r2, [pc, #188]	; (800287c <TIM_Base_SetConfig+0x114>)
 80027be:	4293      	cmp	r3, r2
 80027c0:	d02b      	beq.n	800281a <TIM_Base_SetConfig+0xb2>
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80027c8:	d027      	beq.n	800281a <TIM_Base_SetConfig+0xb2>
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	4a2c      	ldr	r2, [pc, #176]	; (8002880 <TIM_Base_SetConfig+0x118>)
 80027ce:	4293      	cmp	r3, r2
 80027d0:	d023      	beq.n	800281a <TIM_Base_SetConfig+0xb2>
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	4a2b      	ldr	r2, [pc, #172]	; (8002884 <TIM_Base_SetConfig+0x11c>)
 80027d6:	4293      	cmp	r3, r2
 80027d8:	d01f      	beq.n	800281a <TIM_Base_SetConfig+0xb2>
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	4a2a      	ldr	r2, [pc, #168]	; (8002888 <TIM_Base_SetConfig+0x120>)
 80027de:	4293      	cmp	r3, r2
 80027e0:	d01b      	beq.n	800281a <TIM_Base_SetConfig+0xb2>
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	4a29      	ldr	r2, [pc, #164]	; (800288c <TIM_Base_SetConfig+0x124>)
 80027e6:	4293      	cmp	r3, r2
 80027e8:	d017      	beq.n	800281a <TIM_Base_SetConfig+0xb2>
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	4a28      	ldr	r2, [pc, #160]	; (8002890 <TIM_Base_SetConfig+0x128>)
 80027ee:	4293      	cmp	r3, r2
 80027f0:	d013      	beq.n	800281a <TIM_Base_SetConfig+0xb2>
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	4a27      	ldr	r2, [pc, #156]	; (8002894 <TIM_Base_SetConfig+0x12c>)
 80027f6:	4293      	cmp	r3, r2
 80027f8:	d00f      	beq.n	800281a <TIM_Base_SetConfig+0xb2>
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	4a26      	ldr	r2, [pc, #152]	; (8002898 <TIM_Base_SetConfig+0x130>)
 80027fe:	4293      	cmp	r3, r2
 8002800:	d00b      	beq.n	800281a <TIM_Base_SetConfig+0xb2>
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	4a25      	ldr	r2, [pc, #148]	; (800289c <TIM_Base_SetConfig+0x134>)
 8002806:	4293      	cmp	r3, r2
 8002808:	d007      	beq.n	800281a <TIM_Base_SetConfig+0xb2>
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	4a24      	ldr	r2, [pc, #144]	; (80028a0 <TIM_Base_SetConfig+0x138>)
 800280e:	4293      	cmp	r3, r2
 8002810:	d003      	beq.n	800281a <TIM_Base_SetConfig+0xb2>
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	4a23      	ldr	r2, [pc, #140]	; (80028a4 <TIM_Base_SetConfig+0x13c>)
 8002816:	4293      	cmp	r3, r2
 8002818:	d108      	bne.n	800282c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002820:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002822:	683b      	ldr	r3, [r7, #0]
 8002824:	68db      	ldr	r3, [r3, #12]
 8002826:	68fa      	ldr	r2, [r7, #12]
 8002828:	4313      	orrs	r3, r2
 800282a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002832:	683b      	ldr	r3, [r7, #0]
 8002834:	695b      	ldr	r3, [r3, #20]
 8002836:	4313      	orrs	r3, r2
 8002838:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	68fa      	ldr	r2, [r7, #12]
 800283e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002840:	683b      	ldr	r3, [r7, #0]
 8002842:	689a      	ldr	r2, [r3, #8]
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002848:	683b      	ldr	r3, [r7, #0]
 800284a:	681a      	ldr	r2, [r3, #0]
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	4a0a      	ldr	r2, [pc, #40]	; (800287c <TIM_Base_SetConfig+0x114>)
 8002854:	4293      	cmp	r3, r2
 8002856:	d003      	beq.n	8002860 <TIM_Base_SetConfig+0xf8>
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	4a0c      	ldr	r2, [pc, #48]	; (800288c <TIM_Base_SetConfig+0x124>)
 800285c:	4293      	cmp	r3, r2
 800285e:	d103      	bne.n	8002868 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002860:	683b      	ldr	r3, [r7, #0]
 8002862:	691a      	ldr	r2, [r3, #16]
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	2201      	movs	r2, #1
 800286c:	615a      	str	r2, [r3, #20]
}
 800286e:	bf00      	nop
 8002870:	3714      	adds	r7, #20
 8002872:	46bd      	mov	sp, r7
 8002874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002878:	4770      	bx	lr
 800287a:	bf00      	nop
 800287c:	40010000 	.word	0x40010000
 8002880:	40000400 	.word	0x40000400
 8002884:	40000800 	.word	0x40000800
 8002888:	40000c00 	.word	0x40000c00
 800288c:	40010400 	.word	0x40010400
 8002890:	40014000 	.word	0x40014000
 8002894:	40014400 	.word	0x40014400
 8002898:	40014800 	.word	0x40014800
 800289c:	40001800 	.word	0x40001800
 80028a0:	40001c00 	.word	0x40001c00
 80028a4:	40002000 	.word	0x40002000

080028a8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80028a8:	b480      	push	{r7}
 80028aa:	b087      	sub	sp, #28
 80028ac:	af00      	add	r7, sp, #0
 80028ae:	6078      	str	r0, [r7, #4]
 80028b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	6a1b      	ldr	r3, [r3, #32]
 80028b6:	f023 0201 	bic.w	r2, r3, #1
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	6a1b      	ldr	r3, [r3, #32]
 80028c2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	685b      	ldr	r3, [r3, #4]
 80028c8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	699b      	ldr	r3, [r3, #24]
 80028ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80028d6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	f023 0303 	bic.w	r3, r3, #3
 80028de:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80028e0:	683b      	ldr	r3, [r7, #0]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	68fa      	ldr	r2, [r7, #12]
 80028e6:	4313      	orrs	r3, r2
 80028e8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80028ea:	697b      	ldr	r3, [r7, #20]
 80028ec:	f023 0302 	bic.w	r3, r3, #2
 80028f0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80028f2:	683b      	ldr	r3, [r7, #0]
 80028f4:	689b      	ldr	r3, [r3, #8]
 80028f6:	697a      	ldr	r2, [r7, #20]
 80028f8:	4313      	orrs	r3, r2
 80028fa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	4a20      	ldr	r2, [pc, #128]	; (8002980 <TIM_OC1_SetConfig+0xd8>)
 8002900:	4293      	cmp	r3, r2
 8002902:	d003      	beq.n	800290c <TIM_OC1_SetConfig+0x64>
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	4a1f      	ldr	r2, [pc, #124]	; (8002984 <TIM_OC1_SetConfig+0xdc>)
 8002908:	4293      	cmp	r3, r2
 800290a:	d10c      	bne.n	8002926 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800290c:	697b      	ldr	r3, [r7, #20]
 800290e:	f023 0308 	bic.w	r3, r3, #8
 8002912:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8002914:	683b      	ldr	r3, [r7, #0]
 8002916:	68db      	ldr	r3, [r3, #12]
 8002918:	697a      	ldr	r2, [r7, #20]
 800291a:	4313      	orrs	r3, r2
 800291c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800291e:	697b      	ldr	r3, [r7, #20]
 8002920:	f023 0304 	bic.w	r3, r3, #4
 8002924:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	4a15      	ldr	r2, [pc, #84]	; (8002980 <TIM_OC1_SetConfig+0xd8>)
 800292a:	4293      	cmp	r3, r2
 800292c:	d003      	beq.n	8002936 <TIM_OC1_SetConfig+0x8e>
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	4a14      	ldr	r2, [pc, #80]	; (8002984 <TIM_OC1_SetConfig+0xdc>)
 8002932:	4293      	cmp	r3, r2
 8002934:	d111      	bne.n	800295a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8002936:	693b      	ldr	r3, [r7, #16]
 8002938:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800293c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800293e:	693b      	ldr	r3, [r7, #16]
 8002940:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8002944:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8002946:	683b      	ldr	r3, [r7, #0]
 8002948:	695b      	ldr	r3, [r3, #20]
 800294a:	693a      	ldr	r2, [r7, #16]
 800294c:	4313      	orrs	r3, r2
 800294e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8002950:	683b      	ldr	r3, [r7, #0]
 8002952:	699b      	ldr	r3, [r3, #24]
 8002954:	693a      	ldr	r2, [r7, #16]
 8002956:	4313      	orrs	r3, r2
 8002958:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	693a      	ldr	r2, [r7, #16]
 800295e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	68fa      	ldr	r2, [r7, #12]
 8002964:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8002966:	683b      	ldr	r3, [r7, #0]
 8002968:	685a      	ldr	r2, [r3, #4]
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	697a      	ldr	r2, [r7, #20]
 8002972:	621a      	str	r2, [r3, #32]
}
 8002974:	bf00      	nop
 8002976:	371c      	adds	r7, #28
 8002978:	46bd      	mov	sp, r7
 800297a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800297e:	4770      	bx	lr
 8002980:	40010000 	.word	0x40010000
 8002984:	40010400 	.word	0x40010400

08002988 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002988:	b480      	push	{r7}
 800298a:	b087      	sub	sp, #28
 800298c:	af00      	add	r7, sp, #0
 800298e:	6078      	str	r0, [r7, #4]
 8002990:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	6a1b      	ldr	r3, [r3, #32]
 8002996:	f023 0210 	bic.w	r2, r3, #16
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	6a1b      	ldr	r3, [r3, #32]
 80029a2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	685b      	ldr	r3, [r3, #4]
 80029a8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	699b      	ldr	r3, [r3, #24]
 80029ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80029b6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80029be:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80029c0:	683b      	ldr	r3, [r7, #0]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	021b      	lsls	r3, r3, #8
 80029c6:	68fa      	ldr	r2, [r7, #12]
 80029c8:	4313      	orrs	r3, r2
 80029ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80029cc:	697b      	ldr	r3, [r7, #20]
 80029ce:	f023 0320 	bic.w	r3, r3, #32
 80029d2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80029d4:	683b      	ldr	r3, [r7, #0]
 80029d6:	689b      	ldr	r3, [r3, #8]
 80029d8:	011b      	lsls	r3, r3, #4
 80029da:	697a      	ldr	r2, [r7, #20]
 80029dc:	4313      	orrs	r3, r2
 80029de:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	4a22      	ldr	r2, [pc, #136]	; (8002a6c <TIM_OC2_SetConfig+0xe4>)
 80029e4:	4293      	cmp	r3, r2
 80029e6:	d003      	beq.n	80029f0 <TIM_OC2_SetConfig+0x68>
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	4a21      	ldr	r2, [pc, #132]	; (8002a70 <TIM_OC2_SetConfig+0xe8>)
 80029ec:	4293      	cmp	r3, r2
 80029ee:	d10d      	bne.n	8002a0c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80029f0:	697b      	ldr	r3, [r7, #20]
 80029f2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80029f6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80029f8:	683b      	ldr	r3, [r7, #0]
 80029fa:	68db      	ldr	r3, [r3, #12]
 80029fc:	011b      	lsls	r3, r3, #4
 80029fe:	697a      	ldr	r2, [r7, #20]
 8002a00:	4313      	orrs	r3, r2
 8002a02:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8002a04:	697b      	ldr	r3, [r7, #20]
 8002a06:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002a0a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	4a17      	ldr	r2, [pc, #92]	; (8002a6c <TIM_OC2_SetConfig+0xe4>)
 8002a10:	4293      	cmp	r3, r2
 8002a12:	d003      	beq.n	8002a1c <TIM_OC2_SetConfig+0x94>
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	4a16      	ldr	r2, [pc, #88]	; (8002a70 <TIM_OC2_SetConfig+0xe8>)
 8002a18:	4293      	cmp	r3, r2
 8002a1a:	d113      	bne.n	8002a44 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8002a1c:	693b      	ldr	r3, [r7, #16]
 8002a1e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002a22:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8002a24:	693b      	ldr	r3, [r7, #16]
 8002a26:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002a2a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8002a2c:	683b      	ldr	r3, [r7, #0]
 8002a2e:	695b      	ldr	r3, [r3, #20]
 8002a30:	009b      	lsls	r3, r3, #2
 8002a32:	693a      	ldr	r2, [r7, #16]
 8002a34:	4313      	orrs	r3, r2
 8002a36:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002a38:	683b      	ldr	r3, [r7, #0]
 8002a3a:	699b      	ldr	r3, [r3, #24]
 8002a3c:	009b      	lsls	r3, r3, #2
 8002a3e:	693a      	ldr	r2, [r7, #16]
 8002a40:	4313      	orrs	r3, r2
 8002a42:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	693a      	ldr	r2, [r7, #16]
 8002a48:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	68fa      	ldr	r2, [r7, #12]
 8002a4e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8002a50:	683b      	ldr	r3, [r7, #0]
 8002a52:	685a      	ldr	r2, [r3, #4]
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	697a      	ldr	r2, [r7, #20]
 8002a5c:	621a      	str	r2, [r3, #32]
}
 8002a5e:	bf00      	nop
 8002a60:	371c      	adds	r7, #28
 8002a62:	46bd      	mov	sp, r7
 8002a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a68:	4770      	bx	lr
 8002a6a:	bf00      	nop
 8002a6c:	40010000 	.word	0x40010000
 8002a70:	40010400 	.word	0x40010400

08002a74 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002a74:	b480      	push	{r7}
 8002a76:	b087      	sub	sp, #28
 8002a78:	af00      	add	r7, sp, #0
 8002a7a:	6078      	str	r0, [r7, #4]
 8002a7c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	6a1b      	ldr	r3, [r3, #32]
 8002a82:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	6a1b      	ldr	r3, [r3, #32]
 8002a8e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	685b      	ldr	r3, [r3, #4]
 8002a94:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	69db      	ldr	r3, [r3, #28]
 8002a9a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002aa2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	f023 0303 	bic.w	r3, r3, #3
 8002aaa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002aac:	683b      	ldr	r3, [r7, #0]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	68fa      	ldr	r2, [r7, #12]
 8002ab2:	4313      	orrs	r3, r2
 8002ab4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8002ab6:	697b      	ldr	r3, [r7, #20]
 8002ab8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8002abc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8002abe:	683b      	ldr	r3, [r7, #0]
 8002ac0:	689b      	ldr	r3, [r3, #8]
 8002ac2:	021b      	lsls	r3, r3, #8
 8002ac4:	697a      	ldr	r2, [r7, #20]
 8002ac6:	4313      	orrs	r3, r2
 8002ac8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	4a21      	ldr	r2, [pc, #132]	; (8002b54 <TIM_OC3_SetConfig+0xe0>)
 8002ace:	4293      	cmp	r3, r2
 8002ad0:	d003      	beq.n	8002ada <TIM_OC3_SetConfig+0x66>
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	4a20      	ldr	r2, [pc, #128]	; (8002b58 <TIM_OC3_SetConfig+0xe4>)
 8002ad6:	4293      	cmp	r3, r2
 8002ad8:	d10d      	bne.n	8002af6 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8002ada:	697b      	ldr	r3, [r7, #20]
 8002adc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002ae0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8002ae2:	683b      	ldr	r3, [r7, #0]
 8002ae4:	68db      	ldr	r3, [r3, #12]
 8002ae6:	021b      	lsls	r3, r3, #8
 8002ae8:	697a      	ldr	r2, [r7, #20]
 8002aea:	4313      	orrs	r3, r2
 8002aec:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8002aee:	697b      	ldr	r3, [r7, #20]
 8002af0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002af4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	4a16      	ldr	r2, [pc, #88]	; (8002b54 <TIM_OC3_SetConfig+0xe0>)
 8002afa:	4293      	cmp	r3, r2
 8002afc:	d003      	beq.n	8002b06 <TIM_OC3_SetConfig+0x92>
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	4a15      	ldr	r2, [pc, #84]	; (8002b58 <TIM_OC3_SetConfig+0xe4>)
 8002b02:	4293      	cmp	r3, r2
 8002b04:	d113      	bne.n	8002b2e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8002b06:	693b      	ldr	r3, [r7, #16]
 8002b08:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002b0c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8002b0e:	693b      	ldr	r3, [r7, #16]
 8002b10:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002b14:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8002b16:	683b      	ldr	r3, [r7, #0]
 8002b18:	695b      	ldr	r3, [r3, #20]
 8002b1a:	011b      	lsls	r3, r3, #4
 8002b1c:	693a      	ldr	r2, [r7, #16]
 8002b1e:	4313      	orrs	r3, r2
 8002b20:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8002b22:	683b      	ldr	r3, [r7, #0]
 8002b24:	699b      	ldr	r3, [r3, #24]
 8002b26:	011b      	lsls	r3, r3, #4
 8002b28:	693a      	ldr	r2, [r7, #16]
 8002b2a:	4313      	orrs	r3, r2
 8002b2c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	693a      	ldr	r2, [r7, #16]
 8002b32:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	68fa      	ldr	r2, [r7, #12]
 8002b38:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8002b3a:	683b      	ldr	r3, [r7, #0]
 8002b3c:	685a      	ldr	r2, [r3, #4]
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	697a      	ldr	r2, [r7, #20]
 8002b46:	621a      	str	r2, [r3, #32]
}
 8002b48:	bf00      	nop
 8002b4a:	371c      	adds	r7, #28
 8002b4c:	46bd      	mov	sp, r7
 8002b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b52:	4770      	bx	lr
 8002b54:	40010000 	.word	0x40010000
 8002b58:	40010400 	.word	0x40010400

08002b5c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002b5c:	b480      	push	{r7}
 8002b5e:	b087      	sub	sp, #28
 8002b60:	af00      	add	r7, sp, #0
 8002b62:	6078      	str	r0, [r7, #4]
 8002b64:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	6a1b      	ldr	r3, [r3, #32]
 8002b6a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	6a1b      	ldr	r3, [r3, #32]
 8002b76:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	685b      	ldr	r3, [r3, #4]
 8002b7c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	69db      	ldr	r3, [r3, #28]
 8002b82:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8002b84:	68fb      	ldr	r3, [r7, #12]
 8002b86:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002b8a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002b92:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002b94:	683b      	ldr	r3, [r7, #0]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	021b      	lsls	r3, r3, #8
 8002b9a:	68fa      	ldr	r2, [r7, #12]
 8002b9c:	4313      	orrs	r3, r2
 8002b9e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8002ba0:	693b      	ldr	r3, [r7, #16]
 8002ba2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002ba6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8002ba8:	683b      	ldr	r3, [r7, #0]
 8002baa:	689b      	ldr	r3, [r3, #8]
 8002bac:	031b      	lsls	r3, r3, #12
 8002bae:	693a      	ldr	r2, [r7, #16]
 8002bb0:	4313      	orrs	r3, r2
 8002bb2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	4a12      	ldr	r2, [pc, #72]	; (8002c00 <TIM_OC4_SetConfig+0xa4>)
 8002bb8:	4293      	cmp	r3, r2
 8002bba:	d003      	beq.n	8002bc4 <TIM_OC4_SetConfig+0x68>
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	4a11      	ldr	r2, [pc, #68]	; (8002c04 <TIM_OC4_SetConfig+0xa8>)
 8002bc0:	4293      	cmp	r3, r2
 8002bc2:	d109      	bne.n	8002bd8 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8002bc4:	697b      	ldr	r3, [r7, #20]
 8002bc6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002bca:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8002bcc:	683b      	ldr	r3, [r7, #0]
 8002bce:	695b      	ldr	r3, [r3, #20]
 8002bd0:	019b      	lsls	r3, r3, #6
 8002bd2:	697a      	ldr	r2, [r7, #20]
 8002bd4:	4313      	orrs	r3, r2
 8002bd6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	697a      	ldr	r2, [r7, #20]
 8002bdc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	68fa      	ldr	r2, [r7, #12]
 8002be2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8002be4:	683b      	ldr	r3, [r7, #0]
 8002be6:	685a      	ldr	r2, [r3, #4]
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	693a      	ldr	r2, [r7, #16]
 8002bf0:	621a      	str	r2, [r3, #32]
}
 8002bf2:	bf00      	nop
 8002bf4:	371c      	adds	r7, #28
 8002bf6:	46bd      	mov	sp, r7
 8002bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bfc:	4770      	bx	lr
 8002bfe:	bf00      	nop
 8002c00:	40010000 	.word	0x40010000
 8002c04:	40010400 	.word	0x40010400

08002c08 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002c08:	b480      	push	{r7}
 8002c0a:	b087      	sub	sp, #28
 8002c0c:	af00      	add	r7, sp, #0
 8002c0e:	60f8      	str	r0, [r7, #12]
 8002c10:	60b9      	str	r1, [r7, #8]
 8002c12:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	6a1b      	ldr	r3, [r3, #32]
 8002c18:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	6a1b      	ldr	r3, [r3, #32]
 8002c1e:	f023 0201 	bic.w	r2, r3, #1
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002c26:	68fb      	ldr	r3, [r7, #12]
 8002c28:	699b      	ldr	r3, [r3, #24]
 8002c2a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002c2c:	693b      	ldr	r3, [r7, #16]
 8002c2e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002c32:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	011b      	lsls	r3, r3, #4
 8002c38:	693a      	ldr	r2, [r7, #16]
 8002c3a:	4313      	orrs	r3, r2
 8002c3c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002c3e:	697b      	ldr	r3, [r7, #20]
 8002c40:	f023 030a 	bic.w	r3, r3, #10
 8002c44:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002c46:	697a      	ldr	r2, [r7, #20]
 8002c48:	68bb      	ldr	r3, [r7, #8]
 8002c4a:	4313      	orrs	r3, r2
 8002c4c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	693a      	ldr	r2, [r7, #16]
 8002c52:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	697a      	ldr	r2, [r7, #20]
 8002c58:	621a      	str	r2, [r3, #32]
}
 8002c5a:	bf00      	nop
 8002c5c:	371c      	adds	r7, #28
 8002c5e:	46bd      	mov	sp, r7
 8002c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c64:	4770      	bx	lr

08002c66 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002c66:	b480      	push	{r7}
 8002c68:	b087      	sub	sp, #28
 8002c6a:	af00      	add	r7, sp, #0
 8002c6c:	60f8      	str	r0, [r7, #12]
 8002c6e:	60b9      	str	r1, [r7, #8]
 8002c70:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002c72:	68fb      	ldr	r3, [r7, #12]
 8002c74:	6a1b      	ldr	r3, [r3, #32]
 8002c76:	f023 0210 	bic.w	r2, r3, #16
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002c7e:	68fb      	ldr	r3, [r7, #12]
 8002c80:	699b      	ldr	r3, [r3, #24]
 8002c82:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	6a1b      	ldr	r3, [r3, #32]
 8002c88:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002c8a:	697b      	ldr	r3, [r7, #20]
 8002c8c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002c90:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	031b      	lsls	r3, r3, #12
 8002c96:	697a      	ldr	r2, [r7, #20]
 8002c98:	4313      	orrs	r3, r2
 8002c9a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002c9c:	693b      	ldr	r3, [r7, #16]
 8002c9e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002ca2:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002ca4:	68bb      	ldr	r3, [r7, #8]
 8002ca6:	011b      	lsls	r3, r3, #4
 8002ca8:	693a      	ldr	r2, [r7, #16]
 8002caa:	4313      	orrs	r3, r2
 8002cac:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002cae:	68fb      	ldr	r3, [r7, #12]
 8002cb0:	697a      	ldr	r2, [r7, #20]
 8002cb2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	693a      	ldr	r2, [r7, #16]
 8002cb8:	621a      	str	r2, [r3, #32]
}
 8002cba:	bf00      	nop
 8002cbc:	371c      	adds	r7, #28
 8002cbe:	46bd      	mov	sp, r7
 8002cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cc4:	4770      	bx	lr

08002cc6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002cc6:	b480      	push	{r7}
 8002cc8:	b085      	sub	sp, #20
 8002cca:	af00      	add	r7, sp, #0
 8002ccc:	6078      	str	r0, [r7, #4]
 8002cce:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	689b      	ldr	r3, [r3, #8]
 8002cd4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002cdc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002cde:	683a      	ldr	r2, [r7, #0]
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	4313      	orrs	r3, r2
 8002ce4:	f043 0307 	orr.w	r3, r3, #7
 8002ce8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	68fa      	ldr	r2, [r7, #12]
 8002cee:	609a      	str	r2, [r3, #8]
}
 8002cf0:	bf00      	nop
 8002cf2:	3714      	adds	r7, #20
 8002cf4:	46bd      	mov	sp, r7
 8002cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cfa:	4770      	bx	lr

08002cfc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002cfc:	b480      	push	{r7}
 8002cfe:	b087      	sub	sp, #28
 8002d00:	af00      	add	r7, sp, #0
 8002d02:	60f8      	str	r0, [r7, #12]
 8002d04:	60b9      	str	r1, [r7, #8]
 8002d06:	607a      	str	r2, [r7, #4]
 8002d08:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	689b      	ldr	r3, [r3, #8]
 8002d0e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002d10:	697b      	ldr	r3, [r7, #20]
 8002d12:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002d16:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002d18:	683b      	ldr	r3, [r7, #0]
 8002d1a:	021a      	lsls	r2, r3, #8
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	431a      	orrs	r2, r3
 8002d20:	68bb      	ldr	r3, [r7, #8]
 8002d22:	4313      	orrs	r3, r2
 8002d24:	697a      	ldr	r2, [r7, #20]
 8002d26:	4313      	orrs	r3, r2
 8002d28:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	697a      	ldr	r2, [r7, #20]
 8002d2e:	609a      	str	r2, [r3, #8]
}
 8002d30:	bf00      	nop
 8002d32:	371c      	adds	r7, #28
 8002d34:	46bd      	mov	sp, r7
 8002d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d3a:	4770      	bx	lr

08002d3c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8002d3c:	b480      	push	{r7}
 8002d3e:	b087      	sub	sp, #28
 8002d40:	af00      	add	r7, sp, #0
 8002d42:	60f8      	str	r0, [r7, #12]
 8002d44:	60b9      	str	r1, [r7, #8]
 8002d46:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8002d48:	68bb      	ldr	r3, [r7, #8]
 8002d4a:	f003 031f 	and.w	r3, r3, #31
 8002d4e:	2201      	movs	r2, #1
 8002d50:	fa02 f303 	lsl.w	r3, r2, r3
 8002d54:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	6a1a      	ldr	r2, [r3, #32]
 8002d5a:	697b      	ldr	r3, [r7, #20]
 8002d5c:	43db      	mvns	r3, r3
 8002d5e:	401a      	ands	r2, r3
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	6a1a      	ldr	r2, [r3, #32]
 8002d68:	68bb      	ldr	r3, [r7, #8]
 8002d6a:	f003 031f 	and.w	r3, r3, #31
 8002d6e:	6879      	ldr	r1, [r7, #4]
 8002d70:	fa01 f303 	lsl.w	r3, r1, r3
 8002d74:	431a      	orrs	r2, r3
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	621a      	str	r2, [r3, #32]
}
 8002d7a:	bf00      	nop
 8002d7c:	371c      	adds	r7, #28
 8002d7e:	46bd      	mov	sp, r7
 8002d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d84:	4770      	bx	lr
	...

08002d88 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002d88:	b480      	push	{r7}
 8002d8a:	b085      	sub	sp, #20
 8002d8c:	af00      	add	r7, sp, #0
 8002d8e:	6078      	str	r0, [r7, #4]
 8002d90:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002d98:	2b01      	cmp	r3, #1
 8002d9a:	d101      	bne.n	8002da0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002d9c:	2302      	movs	r3, #2
 8002d9e:	e05a      	b.n	8002e56 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	2201      	movs	r2, #1
 8002da4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	2202      	movs	r2, #2
 8002dac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	685b      	ldr	r3, [r3, #4]
 8002db6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	689b      	ldr	r3, [r3, #8]
 8002dbe:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002dc6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002dc8:	683b      	ldr	r3, [r7, #0]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	68fa      	ldr	r2, [r7, #12]
 8002dce:	4313      	orrs	r3, r2
 8002dd0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	68fa      	ldr	r2, [r7, #12]
 8002dd8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	4a21      	ldr	r2, [pc, #132]	; (8002e64 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8002de0:	4293      	cmp	r3, r2
 8002de2:	d022      	beq.n	8002e2a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002dec:	d01d      	beq.n	8002e2a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	4a1d      	ldr	r2, [pc, #116]	; (8002e68 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8002df4:	4293      	cmp	r3, r2
 8002df6:	d018      	beq.n	8002e2a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	4a1b      	ldr	r2, [pc, #108]	; (8002e6c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8002dfe:	4293      	cmp	r3, r2
 8002e00:	d013      	beq.n	8002e2a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	4a1a      	ldr	r2, [pc, #104]	; (8002e70 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8002e08:	4293      	cmp	r3, r2
 8002e0a:	d00e      	beq.n	8002e2a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	4a18      	ldr	r2, [pc, #96]	; (8002e74 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8002e12:	4293      	cmp	r3, r2
 8002e14:	d009      	beq.n	8002e2a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	4a17      	ldr	r2, [pc, #92]	; (8002e78 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8002e1c:	4293      	cmp	r3, r2
 8002e1e:	d004      	beq.n	8002e2a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	4a15      	ldr	r2, [pc, #84]	; (8002e7c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8002e26:	4293      	cmp	r3, r2
 8002e28:	d10c      	bne.n	8002e44 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002e2a:	68bb      	ldr	r3, [r7, #8]
 8002e2c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002e30:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002e32:	683b      	ldr	r3, [r7, #0]
 8002e34:	685b      	ldr	r3, [r3, #4]
 8002e36:	68ba      	ldr	r2, [r7, #8]
 8002e38:	4313      	orrs	r3, r2
 8002e3a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	68ba      	ldr	r2, [r7, #8]
 8002e42:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	2201      	movs	r2, #1
 8002e48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	2200      	movs	r2, #0
 8002e50:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002e54:	2300      	movs	r3, #0
}
 8002e56:	4618      	mov	r0, r3
 8002e58:	3714      	adds	r7, #20
 8002e5a:	46bd      	mov	sp, r7
 8002e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e60:	4770      	bx	lr
 8002e62:	bf00      	nop
 8002e64:	40010000 	.word	0x40010000
 8002e68:	40000400 	.word	0x40000400
 8002e6c:	40000800 	.word	0x40000800
 8002e70:	40000c00 	.word	0x40000c00
 8002e74:	40010400 	.word	0x40010400
 8002e78:	40014000 	.word	0x40014000
 8002e7c:	40001800 	.word	0x40001800

08002e80 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002e80:	b480      	push	{r7}
 8002e82:	b083      	sub	sp, #12
 8002e84:	af00      	add	r7, sp, #0
 8002e86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002e88:	bf00      	nop
 8002e8a:	370c      	adds	r7, #12
 8002e8c:	46bd      	mov	sp, r7
 8002e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e92:	4770      	bx	lr

08002e94 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002e94:	b480      	push	{r7}
 8002e96:	b083      	sub	sp, #12
 8002e98:	af00      	add	r7, sp, #0
 8002e9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002e9c:	bf00      	nop
 8002e9e:	370c      	adds	r7, #12
 8002ea0:	46bd      	mov	sp, r7
 8002ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ea6:	4770      	bx	lr

08002ea8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002ea8:	b580      	push	{r7, lr}
 8002eaa:	b082      	sub	sp, #8
 8002eac:	af00      	add	r7, sp, #0
 8002eae:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d101      	bne.n	8002eba <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002eb6:	2301      	movs	r3, #1
 8002eb8:	e03f      	b.n	8002f3a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002ec0:	b2db      	uxtb	r3, r3
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d106      	bne.n	8002ed4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	2200      	movs	r2, #0
 8002eca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002ece:	6878      	ldr	r0, [r7, #4]
 8002ed0:	f7fd fe12 	bl	8000af8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	2224      	movs	r2, #36	; 0x24
 8002ed8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	68da      	ldr	r2, [r3, #12]
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002eea:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002eec:	6878      	ldr	r0, [r7, #4]
 8002eee:	f000 fe1d 	bl	8003b2c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	691a      	ldr	r2, [r3, #16]
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002f00:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	695a      	ldr	r2, [r3, #20]
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002f10:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	68da      	ldr	r2, [r3, #12]
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002f20:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	2200      	movs	r2, #0
 8002f26:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	2220      	movs	r2, #32
 8002f2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	2220      	movs	r2, #32
 8002f34:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002f38:	2300      	movs	r3, #0
}
 8002f3a:	4618      	mov	r0, r3
 8002f3c:	3708      	adds	r7, #8
 8002f3e:	46bd      	mov	sp, r7
 8002f40:	bd80      	pop	{r7, pc}

08002f42 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002f42:	b580      	push	{r7, lr}
 8002f44:	b08a      	sub	sp, #40	; 0x28
 8002f46:	af02      	add	r7, sp, #8
 8002f48:	60f8      	str	r0, [r7, #12]
 8002f4a:	60b9      	str	r1, [r7, #8]
 8002f4c:	603b      	str	r3, [r7, #0]
 8002f4e:	4613      	mov	r3, r2
 8002f50:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002f52:	2300      	movs	r3, #0
 8002f54:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002f5c:	b2db      	uxtb	r3, r3
 8002f5e:	2b20      	cmp	r3, #32
 8002f60:	d17c      	bne.n	800305c <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002f62:	68bb      	ldr	r3, [r7, #8]
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d002      	beq.n	8002f6e <HAL_UART_Transmit+0x2c>
 8002f68:	88fb      	ldrh	r3, [r7, #6]
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d101      	bne.n	8002f72 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002f6e:	2301      	movs	r3, #1
 8002f70:	e075      	b.n	800305e <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002f78:	2b01      	cmp	r3, #1
 8002f7a:	d101      	bne.n	8002f80 <HAL_UART_Transmit+0x3e>
 8002f7c:	2302      	movs	r3, #2
 8002f7e:	e06e      	b.n	800305e <HAL_UART_Transmit+0x11c>
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	2201      	movs	r2, #1
 8002f84:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	2200      	movs	r2, #0
 8002f8c:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	2221      	movs	r2, #33	; 0x21
 8002f92:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002f96:	f7fd ffab 	bl	8000ef0 <HAL_GetTick>
 8002f9a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	88fa      	ldrh	r2, [r7, #6]
 8002fa0:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	88fa      	ldrh	r2, [r7, #6]
 8002fa6:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	689b      	ldr	r3, [r3, #8]
 8002fac:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002fb0:	d108      	bne.n	8002fc4 <HAL_UART_Transmit+0x82>
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	691b      	ldr	r3, [r3, #16]
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d104      	bne.n	8002fc4 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8002fba:	2300      	movs	r3, #0
 8002fbc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002fbe:	68bb      	ldr	r3, [r7, #8]
 8002fc0:	61bb      	str	r3, [r7, #24]
 8002fc2:	e003      	b.n	8002fcc <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8002fc4:	68bb      	ldr	r3, [r7, #8]
 8002fc6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002fc8:	2300      	movs	r3, #0
 8002fca:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	2200      	movs	r2, #0
 8002fd0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8002fd4:	e02a      	b.n	800302c <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002fd6:	683b      	ldr	r3, [r7, #0]
 8002fd8:	9300      	str	r3, [sp, #0]
 8002fda:	697b      	ldr	r3, [r7, #20]
 8002fdc:	2200      	movs	r2, #0
 8002fde:	2180      	movs	r1, #128	; 0x80
 8002fe0:	68f8      	ldr	r0, [r7, #12]
 8002fe2:	f000 fb9b 	bl	800371c <UART_WaitOnFlagUntilTimeout>
 8002fe6:	4603      	mov	r3, r0
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	d001      	beq.n	8002ff0 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8002fec:	2303      	movs	r3, #3
 8002fee:	e036      	b.n	800305e <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8002ff0:	69fb      	ldr	r3, [r7, #28]
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d10b      	bne.n	800300e <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002ff6:	69bb      	ldr	r3, [r7, #24]
 8002ff8:	881b      	ldrh	r3, [r3, #0]
 8002ffa:	461a      	mov	r2, r3
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003004:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003006:	69bb      	ldr	r3, [r7, #24]
 8003008:	3302      	adds	r3, #2
 800300a:	61bb      	str	r3, [r7, #24]
 800300c:	e007      	b.n	800301e <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800300e:	69fb      	ldr	r3, [r7, #28]
 8003010:	781a      	ldrb	r2, [r3, #0]
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003018:	69fb      	ldr	r3, [r7, #28]
 800301a:	3301      	adds	r3, #1
 800301c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003022:	b29b      	uxth	r3, r3
 8003024:	3b01      	subs	r3, #1
 8003026:	b29a      	uxth	r2, r3
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003030:	b29b      	uxth	r3, r3
 8003032:	2b00      	cmp	r3, #0
 8003034:	d1cf      	bne.n	8002fd6 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003036:	683b      	ldr	r3, [r7, #0]
 8003038:	9300      	str	r3, [sp, #0]
 800303a:	697b      	ldr	r3, [r7, #20]
 800303c:	2200      	movs	r2, #0
 800303e:	2140      	movs	r1, #64	; 0x40
 8003040:	68f8      	ldr	r0, [r7, #12]
 8003042:	f000 fb6b 	bl	800371c <UART_WaitOnFlagUntilTimeout>
 8003046:	4603      	mov	r3, r0
 8003048:	2b00      	cmp	r3, #0
 800304a:	d001      	beq.n	8003050 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 800304c:	2303      	movs	r3, #3
 800304e:	e006      	b.n	800305e <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	2220      	movs	r2, #32
 8003054:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8003058:	2300      	movs	r3, #0
 800305a:	e000      	b.n	800305e <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 800305c:	2302      	movs	r3, #2
  }
}
 800305e:	4618      	mov	r0, r3
 8003060:	3720      	adds	r7, #32
 8003062:	46bd      	mov	sp, r7
 8003064:	bd80      	pop	{r7, pc}

08003066 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003066:	b580      	push	{r7, lr}
 8003068:	b08a      	sub	sp, #40	; 0x28
 800306a:	af02      	add	r7, sp, #8
 800306c:	60f8      	str	r0, [r7, #12]
 800306e:	60b9      	str	r1, [r7, #8]
 8003070:	603b      	str	r3, [r7, #0]
 8003072:	4613      	mov	r3, r2
 8003074:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003076:	2300      	movs	r3, #0
 8003078:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003080:	b2db      	uxtb	r3, r3
 8003082:	2b20      	cmp	r3, #32
 8003084:	f040 808c 	bne.w	80031a0 <HAL_UART_Receive+0x13a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003088:	68bb      	ldr	r3, [r7, #8]
 800308a:	2b00      	cmp	r3, #0
 800308c:	d002      	beq.n	8003094 <HAL_UART_Receive+0x2e>
 800308e:	88fb      	ldrh	r3, [r7, #6]
 8003090:	2b00      	cmp	r3, #0
 8003092:	d101      	bne.n	8003098 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8003094:	2301      	movs	r3, #1
 8003096:	e084      	b.n	80031a2 <HAL_UART_Receive+0x13c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800309e:	2b01      	cmp	r3, #1
 80030a0:	d101      	bne.n	80030a6 <HAL_UART_Receive+0x40>
 80030a2:	2302      	movs	r3, #2
 80030a4:	e07d      	b.n	80031a2 <HAL_UART_Receive+0x13c>
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	2201      	movs	r2, #1
 80030aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	2200      	movs	r2, #0
 80030b2:	641a      	str	r2, [r3, #64]	; 0x40
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	2222      	movs	r2, #34	; 0x22
 80030b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	2200      	movs	r2, #0
 80030c0:	631a      	str	r2, [r3, #48]	; 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80030c2:	f7fd ff15 	bl	8000ef0 <HAL_GetTick>
 80030c6:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	88fa      	ldrh	r2, [r7, #6]
 80030cc:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	88fa      	ldrh	r2, [r7, #6]
 80030d2:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	689b      	ldr	r3, [r3, #8]
 80030d8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80030dc:	d108      	bne.n	80030f0 <HAL_UART_Receive+0x8a>
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	691b      	ldr	r3, [r3, #16]
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d104      	bne.n	80030f0 <HAL_UART_Receive+0x8a>
    {
      pdata8bits  = NULL;
 80030e6:	2300      	movs	r3, #0
 80030e8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80030ea:	68bb      	ldr	r3, [r7, #8]
 80030ec:	61bb      	str	r3, [r7, #24]
 80030ee:	e003      	b.n	80030f8 <HAL_UART_Receive+0x92>
    }
    else
    {
      pdata8bits  = pData;
 80030f0:	68bb      	ldr	r3, [r7, #8]
 80030f2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80030f4:	2300      	movs	r3, #0
 80030f6:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	2200      	movs	r2, #0
 80030fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8003100:	e043      	b.n	800318a <HAL_UART_Receive+0x124>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8003102:	683b      	ldr	r3, [r7, #0]
 8003104:	9300      	str	r3, [sp, #0]
 8003106:	697b      	ldr	r3, [r7, #20]
 8003108:	2200      	movs	r2, #0
 800310a:	2120      	movs	r1, #32
 800310c:	68f8      	ldr	r0, [r7, #12]
 800310e:	f000 fb05 	bl	800371c <UART_WaitOnFlagUntilTimeout>
 8003112:	4603      	mov	r3, r0
 8003114:	2b00      	cmp	r3, #0
 8003116:	d001      	beq.n	800311c <HAL_UART_Receive+0xb6>
      {
        return HAL_TIMEOUT;
 8003118:	2303      	movs	r3, #3
 800311a:	e042      	b.n	80031a2 <HAL_UART_Receive+0x13c>
      }
      if (pdata8bits == NULL)
 800311c:	69fb      	ldr	r3, [r7, #28]
 800311e:	2b00      	cmp	r3, #0
 8003120:	d10c      	bne.n	800313c <HAL_UART_Receive+0xd6>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	685b      	ldr	r3, [r3, #4]
 8003128:	b29b      	uxth	r3, r3
 800312a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800312e:	b29a      	uxth	r2, r3
 8003130:	69bb      	ldr	r3, [r7, #24]
 8003132:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8003134:	69bb      	ldr	r3, [r7, #24]
 8003136:	3302      	adds	r3, #2
 8003138:	61bb      	str	r3, [r7, #24]
 800313a:	e01f      	b.n	800317c <HAL_UART_Receive+0x116>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	689b      	ldr	r3, [r3, #8]
 8003140:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003144:	d007      	beq.n	8003156 <HAL_UART_Receive+0xf0>
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	689b      	ldr	r3, [r3, #8]
 800314a:	2b00      	cmp	r3, #0
 800314c:	d10a      	bne.n	8003164 <HAL_UART_Receive+0xfe>
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	691b      	ldr	r3, [r3, #16]
 8003152:	2b00      	cmp	r3, #0
 8003154:	d106      	bne.n	8003164 <HAL_UART_Receive+0xfe>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	685b      	ldr	r3, [r3, #4]
 800315c:	b2da      	uxtb	r2, r3
 800315e:	69fb      	ldr	r3, [r7, #28]
 8003160:	701a      	strb	r2, [r3, #0]
 8003162:	e008      	b.n	8003176 <HAL_UART_Receive+0x110>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	685b      	ldr	r3, [r3, #4]
 800316a:	b2db      	uxtb	r3, r3
 800316c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003170:	b2da      	uxtb	r2, r3
 8003172:	69fb      	ldr	r3, [r7, #28]
 8003174:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8003176:	69fb      	ldr	r3, [r7, #28]
 8003178:	3301      	adds	r3, #1
 800317a:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003180:	b29b      	uxth	r3, r3
 8003182:	3b01      	subs	r3, #1
 8003184:	b29a      	uxth	r2, r3
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800318e:	b29b      	uxth	r3, r3
 8003190:	2b00      	cmp	r3, #0
 8003192:	d1b6      	bne.n	8003102 <HAL_UART_Receive+0x9c>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	2220      	movs	r2, #32
 8003198:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    return HAL_OK;
 800319c:	2300      	movs	r3, #0
 800319e:	e000      	b.n	80031a2 <HAL_UART_Receive+0x13c>
  }
  else
  {
    return HAL_BUSY;
 80031a0:	2302      	movs	r3, #2
  }
}
 80031a2:	4618      	mov	r0, r3
 80031a4:	3720      	adds	r7, #32
 80031a6:	46bd      	mov	sp, r7
 80031a8:	bd80      	pop	{r7, pc}
	...

080031ac <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80031ac:	b580      	push	{r7, lr}
 80031ae:	b0ba      	sub	sp, #232	; 0xe8
 80031b0:	af00      	add	r7, sp, #0
 80031b2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	68db      	ldr	r3, [r3, #12]
 80031c4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	695b      	ldr	r3, [r3, #20]
 80031ce:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 80031d2:	2300      	movs	r3, #0
 80031d4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 80031d8:	2300      	movs	r3, #0
 80031da:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80031de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80031e2:	f003 030f 	and.w	r3, r3, #15
 80031e6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 80031ea:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d10f      	bne.n	8003212 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80031f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80031f6:	f003 0320 	and.w	r3, r3, #32
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d009      	beq.n	8003212 <HAL_UART_IRQHandler+0x66>
 80031fe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003202:	f003 0320 	and.w	r3, r3, #32
 8003206:	2b00      	cmp	r3, #0
 8003208:	d003      	beq.n	8003212 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800320a:	6878      	ldr	r0, [r7, #4]
 800320c:	f000 fbd3 	bl	80039b6 <UART_Receive_IT>
      return;
 8003210:	e256      	b.n	80036c0 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8003212:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8003216:	2b00      	cmp	r3, #0
 8003218:	f000 80de 	beq.w	80033d8 <HAL_UART_IRQHandler+0x22c>
 800321c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003220:	f003 0301 	and.w	r3, r3, #1
 8003224:	2b00      	cmp	r3, #0
 8003226:	d106      	bne.n	8003236 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003228:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800322c:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8003230:	2b00      	cmp	r3, #0
 8003232:	f000 80d1 	beq.w	80033d8 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003236:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800323a:	f003 0301 	and.w	r3, r3, #1
 800323e:	2b00      	cmp	r3, #0
 8003240:	d00b      	beq.n	800325a <HAL_UART_IRQHandler+0xae>
 8003242:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003246:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800324a:	2b00      	cmp	r3, #0
 800324c:	d005      	beq.n	800325a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003252:	f043 0201 	orr.w	r2, r3, #1
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800325a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800325e:	f003 0304 	and.w	r3, r3, #4
 8003262:	2b00      	cmp	r3, #0
 8003264:	d00b      	beq.n	800327e <HAL_UART_IRQHandler+0xd2>
 8003266:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800326a:	f003 0301 	and.w	r3, r3, #1
 800326e:	2b00      	cmp	r3, #0
 8003270:	d005      	beq.n	800327e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003276:	f043 0202 	orr.w	r2, r3, #2
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800327e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003282:	f003 0302 	and.w	r3, r3, #2
 8003286:	2b00      	cmp	r3, #0
 8003288:	d00b      	beq.n	80032a2 <HAL_UART_IRQHandler+0xf6>
 800328a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800328e:	f003 0301 	and.w	r3, r3, #1
 8003292:	2b00      	cmp	r3, #0
 8003294:	d005      	beq.n	80032a2 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800329a:	f043 0204 	orr.w	r2, r3, #4
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80032a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80032a6:	f003 0308 	and.w	r3, r3, #8
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d011      	beq.n	80032d2 <HAL_UART_IRQHandler+0x126>
 80032ae:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80032b2:	f003 0320 	and.w	r3, r3, #32
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d105      	bne.n	80032c6 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80032ba:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80032be:	f003 0301 	and.w	r3, r3, #1
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d005      	beq.n	80032d2 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032ca:	f043 0208 	orr.w	r2, r3, #8
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	f000 81ed 	beq.w	80036b6 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80032dc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80032e0:	f003 0320 	and.w	r3, r3, #32
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d008      	beq.n	80032fa <HAL_UART_IRQHandler+0x14e>
 80032e8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80032ec:	f003 0320 	and.w	r3, r3, #32
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	d002      	beq.n	80032fa <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80032f4:	6878      	ldr	r0, [r7, #4]
 80032f6:	f000 fb5e 	bl	80039b6 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	695b      	ldr	r3, [r3, #20]
 8003300:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003304:	2b40      	cmp	r3, #64	; 0x40
 8003306:	bf0c      	ite	eq
 8003308:	2301      	moveq	r3, #1
 800330a:	2300      	movne	r3, #0
 800330c:	b2db      	uxtb	r3, r3
 800330e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003316:	f003 0308 	and.w	r3, r3, #8
 800331a:	2b00      	cmp	r3, #0
 800331c:	d103      	bne.n	8003326 <HAL_UART_IRQHandler+0x17a>
 800331e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8003322:	2b00      	cmp	r3, #0
 8003324:	d04f      	beq.n	80033c6 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003326:	6878      	ldr	r0, [r7, #4]
 8003328:	f000 fa66 	bl	80037f8 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	695b      	ldr	r3, [r3, #20]
 8003332:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003336:	2b40      	cmp	r3, #64	; 0x40
 8003338:	d141      	bne.n	80033be <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	3314      	adds	r3, #20
 8003340:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003344:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8003348:	e853 3f00 	ldrex	r3, [r3]
 800334c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8003350:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8003354:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003358:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	3314      	adds	r3, #20
 8003362:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8003366:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800336a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800336e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8003372:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8003376:	e841 2300 	strex	r3, r2, [r1]
 800337a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800337e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8003382:	2b00      	cmp	r3, #0
 8003384:	d1d9      	bne.n	800333a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800338a:	2b00      	cmp	r3, #0
 800338c:	d013      	beq.n	80033b6 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003392:	4a7d      	ldr	r2, [pc, #500]	; (8003588 <HAL_UART_IRQHandler+0x3dc>)
 8003394:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800339a:	4618      	mov	r0, r3
 800339c:	f7fd ff59 	bl	8001252 <HAL_DMA_Abort_IT>
 80033a0:	4603      	mov	r3, r0
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d016      	beq.n	80033d4 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80033aa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80033ac:	687a      	ldr	r2, [r7, #4]
 80033ae:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80033b0:	4610      	mov	r0, r2
 80033b2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80033b4:	e00e      	b.n	80033d4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80033b6:	6878      	ldr	r0, [r7, #4]
 80033b8:	f000 f99a 	bl	80036f0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80033bc:	e00a      	b.n	80033d4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80033be:	6878      	ldr	r0, [r7, #4]
 80033c0:	f000 f996 	bl	80036f0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80033c4:	e006      	b.n	80033d4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80033c6:	6878      	ldr	r0, [r7, #4]
 80033c8:	f000 f992 	bl	80036f0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	2200      	movs	r2, #0
 80033d0:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 80033d2:	e170      	b.n	80036b6 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80033d4:	bf00      	nop
    return;
 80033d6:	e16e      	b.n	80036b6 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033dc:	2b01      	cmp	r3, #1
 80033de:	f040 814a 	bne.w	8003676 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80033e2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80033e6:	f003 0310 	and.w	r3, r3, #16
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	f000 8143 	beq.w	8003676 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80033f0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80033f4:	f003 0310 	and.w	r3, r3, #16
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	f000 813c 	beq.w	8003676 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80033fe:	2300      	movs	r3, #0
 8003400:	60bb      	str	r3, [r7, #8]
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	60bb      	str	r3, [r7, #8]
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	685b      	ldr	r3, [r3, #4]
 8003410:	60bb      	str	r3, [r7, #8]
 8003412:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	695b      	ldr	r3, [r3, #20]
 800341a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800341e:	2b40      	cmp	r3, #64	; 0x40
 8003420:	f040 80b4 	bne.w	800358c <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	685b      	ldr	r3, [r3, #4]
 800342c:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8003430:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8003434:	2b00      	cmp	r3, #0
 8003436:	f000 8140 	beq.w	80036ba <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800343e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8003442:	429a      	cmp	r2, r3
 8003444:	f080 8139 	bcs.w	80036ba <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800344e:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003454:	69db      	ldr	r3, [r3, #28]
 8003456:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800345a:	f000 8088 	beq.w	800356e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	330c      	adds	r3, #12
 8003464:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003468:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800346c:	e853 3f00 	ldrex	r3, [r3]
 8003470:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8003474:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003478:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800347c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	330c      	adds	r3, #12
 8003486:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800348a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800348e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003492:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8003496:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800349a:	e841 2300 	strex	r3, r2, [r1]
 800349e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80034a2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d1d9      	bne.n	800345e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	3314      	adds	r3, #20
 80034b0:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80034b2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80034b4:	e853 3f00 	ldrex	r3, [r3]
 80034b8:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80034ba:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80034bc:	f023 0301 	bic.w	r3, r3, #1
 80034c0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	3314      	adds	r3, #20
 80034ca:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80034ce:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80034d2:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80034d4:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80034d6:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80034da:	e841 2300 	strex	r3, r2, [r1]
 80034de:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80034e0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d1e1      	bne.n	80034aa <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	3314      	adds	r3, #20
 80034ec:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80034ee:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80034f0:	e853 3f00 	ldrex	r3, [r3]
 80034f4:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80034f6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80034f8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80034fc:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	3314      	adds	r3, #20
 8003506:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800350a:	66fa      	str	r2, [r7, #108]	; 0x6c
 800350c:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800350e:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8003510:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8003512:	e841 2300 	strex	r3, r2, [r1]
 8003516:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8003518:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800351a:	2b00      	cmp	r3, #0
 800351c:	d1e3      	bne.n	80034e6 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	2220      	movs	r2, #32
 8003522:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	2200      	movs	r2, #0
 800352a:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	330c      	adds	r3, #12
 8003532:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003534:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003536:	e853 3f00 	ldrex	r3, [r3]
 800353a:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800353c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800353e:	f023 0310 	bic.w	r3, r3, #16
 8003542:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	330c      	adds	r3, #12
 800354c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8003550:	65ba      	str	r2, [r7, #88]	; 0x58
 8003552:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003554:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8003556:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003558:	e841 2300 	strex	r3, r2, [r1]
 800355c:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800355e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003560:	2b00      	cmp	r3, #0
 8003562:	d1e3      	bne.n	800352c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003568:	4618      	mov	r0, r3
 800356a:	f7fd fe02 	bl	8001172 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003576:	b29b      	uxth	r3, r3
 8003578:	1ad3      	subs	r3, r2, r3
 800357a:	b29b      	uxth	r3, r3
 800357c:	4619      	mov	r1, r3
 800357e:	6878      	ldr	r0, [r7, #4]
 8003580:	f000 f8c0 	bl	8003704 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003584:	e099      	b.n	80036ba <HAL_UART_IRQHandler+0x50e>
 8003586:	bf00      	nop
 8003588:	080038bf 	.word	0x080038bf
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003594:	b29b      	uxth	r3, r3
 8003596:	1ad3      	subs	r3, r2, r3
 8003598:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80035a0:	b29b      	uxth	r3, r3
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	f000 808b 	beq.w	80036be <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 80035a8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	f000 8086 	beq.w	80036be <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	330c      	adds	r3, #12
 80035b8:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80035ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80035bc:	e853 3f00 	ldrex	r3, [r3]
 80035c0:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80035c2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80035c4:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80035c8:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	330c      	adds	r3, #12
 80035d2:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 80035d6:	647a      	str	r2, [r7, #68]	; 0x44
 80035d8:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80035da:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80035dc:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80035de:	e841 2300 	strex	r3, r2, [r1]
 80035e2:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80035e4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d1e3      	bne.n	80035b2 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	3314      	adds	r3, #20
 80035f0:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80035f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035f4:	e853 3f00 	ldrex	r3, [r3]
 80035f8:	623b      	str	r3, [r7, #32]
   return(result);
 80035fa:	6a3b      	ldr	r3, [r7, #32]
 80035fc:	f023 0301 	bic.w	r3, r3, #1
 8003600:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	3314      	adds	r3, #20
 800360a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800360e:	633a      	str	r2, [r7, #48]	; 0x30
 8003610:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003612:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003614:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003616:	e841 2300 	strex	r3, r2, [r1]
 800361a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800361c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800361e:	2b00      	cmp	r3, #0
 8003620:	d1e3      	bne.n	80035ea <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	2220      	movs	r2, #32
 8003626:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	2200      	movs	r2, #0
 800362e:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	330c      	adds	r3, #12
 8003636:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003638:	693b      	ldr	r3, [r7, #16]
 800363a:	e853 3f00 	ldrex	r3, [r3]
 800363e:	60fb      	str	r3, [r7, #12]
   return(result);
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	f023 0310 	bic.w	r3, r3, #16
 8003646:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	330c      	adds	r3, #12
 8003650:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8003654:	61fa      	str	r2, [r7, #28]
 8003656:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003658:	69b9      	ldr	r1, [r7, #24]
 800365a:	69fa      	ldr	r2, [r7, #28]
 800365c:	e841 2300 	strex	r3, r2, [r1]
 8003660:	617b      	str	r3, [r7, #20]
   return(result);
 8003662:	697b      	ldr	r3, [r7, #20]
 8003664:	2b00      	cmp	r3, #0
 8003666:	d1e3      	bne.n	8003630 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003668:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800366c:	4619      	mov	r1, r3
 800366e:	6878      	ldr	r0, [r7, #4]
 8003670:	f000 f848 	bl	8003704 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003674:	e023      	b.n	80036be <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003676:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800367a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800367e:	2b00      	cmp	r3, #0
 8003680:	d009      	beq.n	8003696 <HAL_UART_IRQHandler+0x4ea>
 8003682:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003686:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800368a:	2b00      	cmp	r3, #0
 800368c:	d003      	beq.n	8003696 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 800368e:	6878      	ldr	r0, [r7, #4]
 8003690:	f000 f929 	bl	80038e6 <UART_Transmit_IT>
    return;
 8003694:	e014      	b.n	80036c0 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003696:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800369a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d00e      	beq.n	80036c0 <HAL_UART_IRQHandler+0x514>
 80036a2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80036a6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d008      	beq.n	80036c0 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 80036ae:	6878      	ldr	r0, [r7, #4]
 80036b0:	f000 f969 	bl	8003986 <UART_EndTransmit_IT>
    return;
 80036b4:	e004      	b.n	80036c0 <HAL_UART_IRQHandler+0x514>
    return;
 80036b6:	bf00      	nop
 80036b8:	e002      	b.n	80036c0 <HAL_UART_IRQHandler+0x514>
      return;
 80036ba:	bf00      	nop
 80036bc:	e000      	b.n	80036c0 <HAL_UART_IRQHandler+0x514>
      return;
 80036be:	bf00      	nop
  }
}
 80036c0:	37e8      	adds	r7, #232	; 0xe8
 80036c2:	46bd      	mov	sp, r7
 80036c4:	bd80      	pop	{r7, pc}
 80036c6:	bf00      	nop

080036c8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80036c8:	b480      	push	{r7}
 80036ca:	b083      	sub	sp, #12
 80036cc:	af00      	add	r7, sp, #0
 80036ce:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80036d0:	bf00      	nop
 80036d2:	370c      	adds	r7, #12
 80036d4:	46bd      	mov	sp, r7
 80036d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036da:	4770      	bx	lr

080036dc <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80036dc:	b480      	push	{r7}
 80036de:	b083      	sub	sp, #12
 80036e0:	af00      	add	r7, sp, #0
 80036e2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80036e4:	bf00      	nop
 80036e6:	370c      	adds	r7, #12
 80036e8:	46bd      	mov	sp, r7
 80036ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ee:	4770      	bx	lr

080036f0 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80036f0:	b480      	push	{r7}
 80036f2:	b083      	sub	sp, #12
 80036f4:	af00      	add	r7, sp, #0
 80036f6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80036f8:	bf00      	nop
 80036fa:	370c      	adds	r7, #12
 80036fc:	46bd      	mov	sp, r7
 80036fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003702:	4770      	bx	lr

08003704 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003704:	b480      	push	{r7}
 8003706:	b083      	sub	sp, #12
 8003708:	af00      	add	r7, sp, #0
 800370a:	6078      	str	r0, [r7, #4]
 800370c:	460b      	mov	r3, r1
 800370e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003710:	bf00      	nop
 8003712:	370c      	adds	r7, #12
 8003714:	46bd      	mov	sp, r7
 8003716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800371a:	4770      	bx	lr

0800371c <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800371c:	b580      	push	{r7, lr}
 800371e:	b090      	sub	sp, #64	; 0x40
 8003720:	af00      	add	r7, sp, #0
 8003722:	60f8      	str	r0, [r7, #12]
 8003724:	60b9      	str	r1, [r7, #8]
 8003726:	603b      	str	r3, [r7, #0]
 8003728:	4613      	mov	r3, r2
 800372a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800372c:	e050      	b.n	80037d0 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800372e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003730:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003734:	d04c      	beq.n	80037d0 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8003736:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003738:	2b00      	cmp	r3, #0
 800373a:	d007      	beq.n	800374c <UART_WaitOnFlagUntilTimeout+0x30>
 800373c:	f7fd fbd8 	bl	8000ef0 <HAL_GetTick>
 8003740:	4602      	mov	r2, r0
 8003742:	683b      	ldr	r3, [r7, #0]
 8003744:	1ad3      	subs	r3, r2, r3
 8003746:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003748:	429a      	cmp	r2, r3
 800374a:	d241      	bcs.n	80037d0 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	330c      	adds	r3, #12
 8003752:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003754:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003756:	e853 3f00 	ldrex	r3, [r3]
 800375a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800375c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800375e:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8003762:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	330c      	adds	r3, #12
 800376a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800376c:	637a      	str	r2, [r7, #52]	; 0x34
 800376e:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003770:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003772:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003774:	e841 2300 	strex	r3, r2, [r1]
 8003778:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800377a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800377c:	2b00      	cmp	r3, #0
 800377e:	d1e5      	bne.n	800374c <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	3314      	adds	r3, #20
 8003786:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003788:	697b      	ldr	r3, [r7, #20]
 800378a:	e853 3f00 	ldrex	r3, [r3]
 800378e:	613b      	str	r3, [r7, #16]
   return(result);
 8003790:	693b      	ldr	r3, [r7, #16]
 8003792:	f023 0301 	bic.w	r3, r3, #1
 8003796:	63bb      	str	r3, [r7, #56]	; 0x38
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	3314      	adds	r3, #20
 800379e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80037a0:	623a      	str	r2, [r7, #32]
 80037a2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80037a4:	69f9      	ldr	r1, [r7, #28]
 80037a6:	6a3a      	ldr	r2, [r7, #32]
 80037a8:	e841 2300 	strex	r3, r2, [r1]
 80037ac:	61bb      	str	r3, [r7, #24]
   return(result);
 80037ae:	69bb      	ldr	r3, [r7, #24]
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	d1e5      	bne.n	8003780 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	2220      	movs	r2, #32
 80037b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	2220      	movs	r2, #32
 80037c0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	2200      	movs	r2, #0
 80037c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80037cc:	2303      	movs	r3, #3
 80037ce:	e00f      	b.n	80037f0 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	681a      	ldr	r2, [r3, #0]
 80037d6:	68bb      	ldr	r3, [r7, #8]
 80037d8:	4013      	ands	r3, r2
 80037da:	68ba      	ldr	r2, [r7, #8]
 80037dc:	429a      	cmp	r2, r3
 80037de:	bf0c      	ite	eq
 80037e0:	2301      	moveq	r3, #1
 80037e2:	2300      	movne	r3, #0
 80037e4:	b2db      	uxtb	r3, r3
 80037e6:	461a      	mov	r2, r3
 80037e8:	79fb      	ldrb	r3, [r7, #7]
 80037ea:	429a      	cmp	r2, r3
 80037ec:	d09f      	beq.n	800372e <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80037ee:	2300      	movs	r3, #0
}
 80037f0:	4618      	mov	r0, r3
 80037f2:	3740      	adds	r7, #64	; 0x40
 80037f4:	46bd      	mov	sp, r7
 80037f6:	bd80      	pop	{r7, pc}

080037f8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80037f8:	b480      	push	{r7}
 80037fa:	b095      	sub	sp, #84	; 0x54
 80037fc:	af00      	add	r7, sp, #0
 80037fe:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	330c      	adds	r3, #12
 8003806:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003808:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800380a:	e853 3f00 	ldrex	r3, [r3]
 800380e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8003810:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003812:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003816:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	330c      	adds	r3, #12
 800381e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003820:	643a      	str	r2, [r7, #64]	; 0x40
 8003822:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003824:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8003826:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003828:	e841 2300 	strex	r3, r2, [r1]
 800382c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800382e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003830:	2b00      	cmp	r3, #0
 8003832:	d1e5      	bne.n	8003800 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	3314      	adds	r3, #20
 800383a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800383c:	6a3b      	ldr	r3, [r7, #32]
 800383e:	e853 3f00 	ldrex	r3, [r3]
 8003842:	61fb      	str	r3, [r7, #28]
   return(result);
 8003844:	69fb      	ldr	r3, [r7, #28]
 8003846:	f023 0301 	bic.w	r3, r3, #1
 800384a:	64bb      	str	r3, [r7, #72]	; 0x48
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	3314      	adds	r3, #20
 8003852:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003854:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003856:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003858:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800385a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800385c:	e841 2300 	strex	r3, r2, [r1]
 8003860:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003862:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003864:	2b00      	cmp	r3, #0
 8003866:	d1e5      	bne.n	8003834 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800386c:	2b01      	cmp	r3, #1
 800386e:	d119      	bne.n	80038a4 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	330c      	adds	r3, #12
 8003876:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	e853 3f00 	ldrex	r3, [r3]
 800387e:	60bb      	str	r3, [r7, #8]
   return(result);
 8003880:	68bb      	ldr	r3, [r7, #8]
 8003882:	f023 0310 	bic.w	r3, r3, #16
 8003886:	647b      	str	r3, [r7, #68]	; 0x44
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	330c      	adds	r3, #12
 800388e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003890:	61ba      	str	r2, [r7, #24]
 8003892:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003894:	6979      	ldr	r1, [r7, #20]
 8003896:	69ba      	ldr	r2, [r7, #24]
 8003898:	e841 2300 	strex	r3, r2, [r1]
 800389c:	613b      	str	r3, [r7, #16]
   return(result);
 800389e:	693b      	ldr	r3, [r7, #16]
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	d1e5      	bne.n	8003870 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	2220      	movs	r2, #32
 80038a8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	2200      	movs	r2, #0
 80038b0:	631a      	str	r2, [r3, #48]	; 0x30
}
 80038b2:	bf00      	nop
 80038b4:	3754      	adds	r7, #84	; 0x54
 80038b6:	46bd      	mov	sp, r7
 80038b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038bc:	4770      	bx	lr

080038be <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80038be:	b580      	push	{r7, lr}
 80038c0:	b084      	sub	sp, #16
 80038c2:	af00      	add	r7, sp, #0
 80038c4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80038ca:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	2200      	movs	r2, #0
 80038d0:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	2200      	movs	r2, #0
 80038d6:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80038d8:	68f8      	ldr	r0, [r7, #12]
 80038da:	f7ff ff09 	bl	80036f0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80038de:	bf00      	nop
 80038e0:	3710      	adds	r7, #16
 80038e2:	46bd      	mov	sp, r7
 80038e4:	bd80      	pop	{r7, pc}

080038e6 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80038e6:	b480      	push	{r7}
 80038e8:	b085      	sub	sp, #20
 80038ea:	af00      	add	r7, sp, #0
 80038ec:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80038f4:	b2db      	uxtb	r3, r3
 80038f6:	2b21      	cmp	r3, #33	; 0x21
 80038f8:	d13e      	bne.n	8003978 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	689b      	ldr	r3, [r3, #8]
 80038fe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003902:	d114      	bne.n	800392e <UART_Transmit_IT+0x48>
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	691b      	ldr	r3, [r3, #16]
 8003908:	2b00      	cmp	r3, #0
 800390a:	d110      	bne.n	800392e <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	6a1b      	ldr	r3, [r3, #32]
 8003910:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	881b      	ldrh	r3, [r3, #0]
 8003916:	461a      	mov	r2, r3
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003920:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	6a1b      	ldr	r3, [r3, #32]
 8003926:	1c9a      	adds	r2, r3, #2
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	621a      	str	r2, [r3, #32]
 800392c:	e008      	b.n	8003940 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	6a1b      	ldr	r3, [r3, #32]
 8003932:	1c59      	adds	r1, r3, #1
 8003934:	687a      	ldr	r2, [r7, #4]
 8003936:	6211      	str	r1, [r2, #32]
 8003938:	781a      	ldrb	r2, [r3, #0]
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003944:	b29b      	uxth	r3, r3
 8003946:	3b01      	subs	r3, #1
 8003948:	b29b      	uxth	r3, r3
 800394a:	687a      	ldr	r2, [r7, #4]
 800394c:	4619      	mov	r1, r3
 800394e:	84d1      	strh	r1, [r2, #38]	; 0x26
 8003950:	2b00      	cmp	r3, #0
 8003952:	d10f      	bne.n	8003974 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	68da      	ldr	r2, [r3, #12]
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003962:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	68da      	ldr	r2, [r3, #12]
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003972:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8003974:	2300      	movs	r3, #0
 8003976:	e000      	b.n	800397a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8003978:	2302      	movs	r3, #2
  }
}
 800397a:	4618      	mov	r0, r3
 800397c:	3714      	adds	r7, #20
 800397e:	46bd      	mov	sp, r7
 8003980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003984:	4770      	bx	lr

08003986 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003986:	b580      	push	{r7, lr}
 8003988:	b082      	sub	sp, #8
 800398a:	af00      	add	r7, sp, #0
 800398c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	68da      	ldr	r2, [r3, #12]
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800399c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	2220      	movs	r2, #32
 80039a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80039a6:	6878      	ldr	r0, [r7, #4]
 80039a8:	f7ff fe8e 	bl	80036c8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80039ac:	2300      	movs	r3, #0
}
 80039ae:	4618      	mov	r0, r3
 80039b0:	3708      	adds	r7, #8
 80039b2:	46bd      	mov	sp, r7
 80039b4:	bd80      	pop	{r7, pc}

080039b6 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80039b6:	b580      	push	{r7, lr}
 80039b8:	b08c      	sub	sp, #48	; 0x30
 80039ba:	af00      	add	r7, sp, #0
 80039bc:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80039c4:	b2db      	uxtb	r3, r3
 80039c6:	2b22      	cmp	r3, #34	; 0x22
 80039c8:	f040 80ab 	bne.w	8003b22 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	689b      	ldr	r3, [r3, #8]
 80039d0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80039d4:	d117      	bne.n	8003a06 <UART_Receive_IT+0x50>
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	691b      	ldr	r3, [r3, #16]
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d113      	bne.n	8003a06 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80039de:	2300      	movs	r3, #0
 80039e0:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80039e6:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	685b      	ldr	r3, [r3, #4]
 80039ee:	b29b      	uxth	r3, r3
 80039f0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80039f4:	b29a      	uxth	r2, r3
 80039f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80039f8:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80039fe:	1c9a      	adds	r2, r3, #2
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	629a      	str	r2, [r3, #40]	; 0x28
 8003a04:	e026      	b.n	8003a54 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a0a:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8003a0c:	2300      	movs	r3, #0
 8003a0e:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	689b      	ldr	r3, [r3, #8]
 8003a14:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003a18:	d007      	beq.n	8003a2a <UART_Receive_IT+0x74>
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	689b      	ldr	r3, [r3, #8]
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d10a      	bne.n	8003a38 <UART_Receive_IT+0x82>
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	691b      	ldr	r3, [r3, #16]
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d106      	bne.n	8003a38 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	685b      	ldr	r3, [r3, #4]
 8003a30:	b2da      	uxtb	r2, r3
 8003a32:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003a34:	701a      	strb	r2, [r3, #0]
 8003a36:	e008      	b.n	8003a4a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	685b      	ldr	r3, [r3, #4]
 8003a3e:	b2db      	uxtb	r3, r3
 8003a40:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003a44:	b2da      	uxtb	r2, r3
 8003a46:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003a48:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a4e:	1c5a      	adds	r2, r3, #1
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003a58:	b29b      	uxth	r3, r3
 8003a5a:	3b01      	subs	r3, #1
 8003a5c:	b29b      	uxth	r3, r3
 8003a5e:	687a      	ldr	r2, [r7, #4]
 8003a60:	4619      	mov	r1, r3
 8003a62:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d15a      	bne.n	8003b1e <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	68da      	ldr	r2, [r3, #12]
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	f022 0220 	bic.w	r2, r2, #32
 8003a76:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	68da      	ldr	r2, [r3, #12]
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003a86:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	695a      	ldr	r2, [r3, #20]
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	f022 0201 	bic.w	r2, r2, #1
 8003a96:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	2220      	movs	r2, #32
 8003a9c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003aa4:	2b01      	cmp	r3, #1
 8003aa6:	d135      	bne.n	8003b14 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	2200      	movs	r2, #0
 8003aac:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	330c      	adds	r3, #12
 8003ab4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ab6:	697b      	ldr	r3, [r7, #20]
 8003ab8:	e853 3f00 	ldrex	r3, [r3]
 8003abc:	613b      	str	r3, [r7, #16]
   return(result);
 8003abe:	693b      	ldr	r3, [r7, #16]
 8003ac0:	f023 0310 	bic.w	r3, r3, #16
 8003ac4:	627b      	str	r3, [r7, #36]	; 0x24
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	330c      	adds	r3, #12
 8003acc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003ace:	623a      	str	r2, [r7, #32]
 8003ad0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ad2:	69f9      	ldr	r1, [r7, #28]
 8003ad4:	6a3a      	ldr	r2, [r7, #32]
 8003ad6:	e841 2300 	strex	r3, r2, [r1]
 8003ada:	61bb      	str	r3, [r7, #24]
   return(result);
 8003adc:	69bb      	ldr	r3, [r7, #24]
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d1e5      	bne.n	8003aae <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	f003 0310 	and.w	r3, r3, #16
 8003aec:	2b10      	cmp	r3, #16
 8003aee:	d10a      	bne.n	8003b06 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003af0:	2300      	movs	r3, #0
 8003af2:	60fb      	str	r3, [r7, #12]
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	60fb      	str	r3, [r7, #12]
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	685b      	ldr	r3, [r3, #4]
 8003b02:	60fb      	str	r3, [r7, #12]
 8003b04:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8003b0a:	4619      	mov	r1, r3
 8003b0c:	6878      	ldr	r0, [r7, #4]
 8003b0e:	f7ff fdf9 	bl	8003704 <HAL_UARTEx_RxEventCallback>
 8003b12:	e002      	b.n	8003b1a <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8003b14:	6878      	ldr	r0, [r7, #4]
 8003b16:	f7ff fde1 	bl	80036dc <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8003b1a:	2300      	movs	r3, #0
 8003b1c:	e002      	b.n	8003b24 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8003b1e:	2300      	movs	r3, #0
 8003b20:	e000      	b.n	8003b24 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8003b22:	2302      	movs	r3, #2
  }
}
 8003b24:	4618      	mov	r0, r3
 8003b26:	3730      	adds	r7, #48	; 0x30
 8003b28:	46bd      	mov	sp, r7
 8003b2a:	bd80      	pop	{r7, pc}

08003b2c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003b2c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003b30:	b0c0      	sub	sp, #256	; 0x100
 8003b32:	af00      	add	r7, sp, #0
 8003b34:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003b38:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	691b      	ldr	r3, [r3, #16]
 8003b40:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8003b44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003b48:	68d9      	ldr	r1, [r3, #12]
 8003b4a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003b4e:	681a      	ldr	r2, [r3, #0]
 8003b50:	ea40 0301 	orr.w	r3, r0, r1
 8003b54:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003b56:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003b5a:	689a      	ldr	r2, [r3, #8]
 8003b5c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003b60:	691b      	ldr	r3, [r3, #16]
 8003b62:	431a      	orrs	r2, r3
 8003b64:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003b68:	695b      	ldr	r3, [r3, #20]
 8003b6a:	431a      	orrs	r2, r3
 8003b6c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003b70:	69db      	ldr	r3, [r3, #28]
 8003b72:	4313      	orrs	r3, r2
 8003b74:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003b78:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	68db      	ldr	r3, [r3, #12]
 8003b80:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8003b84:	f021 010c 	bic.w	r1, r1, #12
 8003b88:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003b8c:	681a      	ldr	r2, [r3, #0]
 8003b8e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8003b92:	430b      	orrs	r3, r1
 8003b94:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003b96:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	695b      	ldr	r3, [r3, #20]
 8003b9e:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8003ba2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003ba6:	6999      	ldr	r1, [r3, #24]
 8003ba8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003bac:	681a      	ldr	r2, [r3, #0]
 8003bae:	ea40 0301 	orr.w	r3, r0, r1
 8003bb2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003bb4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003bb8:	681a      	ldr	r2, [r3, #0]
 8003bba:	4b8f      	ldr	r3, [pc, #572]	; (8003df8 <UART_SetConfig+0x2cc>)
 8003bbc:	429a      	cmp	r2, r3
 8003bbe:	d005      	beq.n	8003bcc <UART_SetConfig+0xa0>
 8003bc0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003bc4:	681a      	ldr	r2, [r3, #0]
 8003bc6:	4b8d      	ldr	r3, [pc, #564]	; (8003dfc <UART_SetConfig+0x2d0>)
 8003bc8:	429a      	cmp	r2, r3
 8003bca:	d104      	bne.n	8003bd6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003bcc:	f7fe f984 	bl	8001ed8 <HAL_RCC_GetPCLK2Freq>
 8003bd0:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8003bd4:	e003      	b.n	8003bde <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003bd6:	f7fe f96b 	bl	8001eb0 <HAL_RCC_GetPCLK1Freq>
 8003bda:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003bde:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003be2:	69db      	ldr	r3, [r3, #28]
 8003be4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003be8:	f040 810c 	bne.w	8003e04 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003bec:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003bf0:	2200      	movs	r2, #0
 8003bf2:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8003bf6:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8003bfa:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8003bfe:	4622      	mov	r2, r4
 8003c00:	462b      	mov	r3, r5
 8003c02:	1891      	adds	r1, r2, r2
 8003c04:	65b9      	str	r1, [r7, #88]	; 0x58
 8003c06:	415b      	adcs	r3, r3
 8003c08:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003c0a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8003c0e:	4621      	mov	r1, r4
 8003c10:	eb12 0801 	adds.w	r8, r2, r1
 8003c14:	4629      	mov	r1, r5
 8003c16:	eb43 0901 	adc.w	r9, r3, r1
 8003c1a:	f04f 0200 	mov.w	r2, #0
 8003c1e:	f04f 0300 	mov.w	r3, #0
 8003c22:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003c26:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003c2a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003c2e:	4690      	mov	r8, r2
 8003c30:	4699      	mov	r9, r3
 8003c32:	4623      	mov	r3, r4
 8003c34:	eb18 0303 	adds.w	r3, r8, r3
 8003c38:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8003c3c:	462b      	mov	r3, r5
 8003c3e:	eb49 0303 	adc.w	r3, r9, r3
 8003c42:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8003c46:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003c4a:	685b      	ldr	r3, [r3, #4]
 8003c4c:	2200      	movs	r2, #0
 8003c4e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8003c52:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8003c56:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8003c5a:	460b      	mov	r3, r1
 8003c5c:	18db      	adds	r3, r3, r3
 8003c5e:	653b      	str	r3, [r7, #80]	; 0x50
 8003c60:	4613      	mov	r3, r2
 8003c62:	eb42 0303 	adc.w	r3, r2, r3
 8003c66:	657b      	str	r3, [r7, #84]	; 0x54
 8003c68:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8003c6c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8003c70:	f7fc fb06 	bl	8000280 <__aeabi_uldivmod>
 8003c74:	4602      	mov	r2, r0
 8003c76:	460b      	mov	r3, r1
 8003c78:	4b61      	ldr	r3, [pc, #388]	; (8003e00 <UART_SetConfig+0x2d4>)
 8003c7a:	fba3 2302 	umull	r2, r3, r3, r2
 8003c7e:	095b      	lsrs	r3, r3, #5
 8003c80:	011c      	lsls	r4, r3, #4
 8003c82:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003c86:	2200      	movs	r2, #0
 8003c88:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8003c8c:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8003c90:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8003c94:	4642      	mov	r2, r8
 8003c96:	464b      	mov	r3, r9
 8003c98:	1891      	adds	r1, r2, r2
 8003c9a:	64b9      	str	r1, [r7, #72]	; 0x48
 8003c9c:	415b      	adcs	r3, r3
 8003c9e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003ca0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8003ca4:	4641      	mov	r1, r8
 8003ca6:	eb12 0a01 	adds.w	sl, r2, r1
 8003caa:	4649      	mov	r1, r9
 8003cac:	eb43 0b01 	adc.w	fp, r3, r1
 8003cb0:	f04f 0200 	mov.w	r2, #0
 8003cb4:	f04f 0300 	mov.w	r3, #0
 8003cb8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003cbc:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003cc0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003cc4:	4692      	mov	sl, r2
 8003cc6:	469b      	mov	fp, r3
 8003cc8:	4643      	mov	r3, r8
 8003cca:	eb1a 0303 	adds.w	r3, sl, r3
 8003cce:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8003cd2:	464b      	mov	r3, r9
 8003cd4:	eb4b 0303 	adc.w	r3, fp, r3
 8003cd8:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8003cdc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003ce0:	685b      	ldr	r3, [r3, #4]
 8003ce2:	2200      	movs	r2, #0
 8003ce4:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8003ce8:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8003cec:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8003cf0:	460b      	mov	r3, r1
 8003cf2:	18db      	adds	r3, r3, r3
 8003cf4:	643b      	str	r3, [r7, #64]	; 0x40
 8003cf6:	4613      	mov	r3, r2
 8003cf8:	eb42 0303 	adc.w	r3, r2, r3
 8003cfc:	647b      	str	r3, [r7, #68]	; 0x44
 8003cfe:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8003d02:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8003d06:	f7fc fabb 	bl	8000280 <__aeabi_uldivmod>
 8003d0a:	4602      	mov	r2, r0
 8003d0c:	460b      	mov	r3, r1
 8003d0e:	4611      	mov	r1, r2
 8003d10:	4b3b      	ldr	r3, [pc, #236]	; (8003e00 <UART_SetConfig+0x2d4>)
 8003d12:	fba3 2301 	umull	r2, r3, r3, r1
 8003d16:	095b      	lsrs	r3, r3, #5
 8003d18:	2264      	movs	r2, #100	; 0x64
 8003d1a:	fb02 f303 	mul.w	r3, r2, r3
 8003d1e:	1acb      	subs	r3, r1, r3
 8003d20:	00db      	lsls	r3, r3, #3
 8003d22:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8003d26:	4b36      	ldr	r3, [pc, #216]	; (8003e00 <UART_SetConfig+0x2d4>)
 8003d28:	fba3 2302 	umull	r2, r3, r3, r2
 8003d2c:	095b      	lsrs	r3, r3, #5
 8003d2e:	005b      	lsls	r3, r3, #1
 8003d30:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8003d34:	441c      	add	r4, r3
 8003d36:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003d3a:	2200      	movs	r2, #0
 8003d3c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8003d40:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8003d44:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8003d48:	4642      	mov	r2, r8
 8003d4a:	464b      	mov	r3, r9
 8003d4c:	1891      	adds	r1, r2, r2
 8003d4e:	63b9      	str	r1, [r7, #56]	; 0x38
 8003d50:	415b      	adcs	r3, r3
 8003d52:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003d54:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8003d58:	4641      	mov	r1, r8
 8003d5a:	1851      	adds	r1, r2, r1
 8003d5c:	6339      	str	r1, [r7, #48]	; 0x30
 8003d5e:	4649      	mov	r1, r9
 8003d60:	414b      	adcs	r3, r1
 8003d62:	637b      	str	r3, [r7, #52]	; 0x34
 8003d64:	f04f 0200 	mov.w	r2, #0
 8003d68:	f04f 0300 	mov.w	r3, #0
 8003d6c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8003d70:	4659      	mov	r1, fp
 8003d72:	00cb      	lsls	r3, r1, #3
 8003d74:	4651      	mov	r1, sl
 8003d76:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003d7a:	4651      	mov	r1, sl
 8003d7c:	00ca      	lsls	r2, r1, #3
 8003d7e:	4610      	mov	r0, r2
 8003d80:	4619      	mov	r1, r3
 8003d82:	4603      	mov	r3, r0
 8003d84:	4642      	mov	r2, r8
 8003d86:	189b      	adds	r3, r3, r2
 8003d88:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8003d8c:	464b      	mov	r3, r9
 8003d8e:	460a      	mov	r2, r1
 8003d90:	eb42 0303 	adc.w	r3, r2, r3
 8003d94:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003d98:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003d9c:	685b      	ldr	r3, [r3, #4]
 8003d9e:	2200      	movs	r2, #0
 8003da0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8003da4:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8003da8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8003dac:	460b      	mov	r3, r1
 8003dae:	18db      	adds	r3, r3, r3
 8003db0:	62bb      	str	r3, [r7, #40]	; 0x28
 8003db2:	4613      	mov	r3, r2
 8003db4:	eb42 0303 	adc.w	r3, r2, r3
 8003db8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003dba:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003dbe:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8003dc2:	f7fc fa5d 	bl	8000280 <__aeabi_uldivmod>
 8003dc6:	4602      	mov	r2, r0
 8003dc8:	460b      	mov	r3, r1
 8003dca:	4b0d      	ldr	r3, [pc, #52]	; (8003e00 <UART_SetConfig+0x2d4>)
 8003dcc:	fba3 1302 	umull	r1, r3, r3, r2
 8003dd0:	095b      	lsrs	r3, r3, #5
 8003dd2:	2164      	movs	r1, #100	; 0x64
 8003dd4:	fb01 f303 	mul.w	r3, r1, r3
 8003dd8:	1ad3      	subs	r3, r2, r3
 8003dda:	00db      	lsls	r3, r3, #3
 8003ddc:	3332      	adds	r3, #50	; 0x32
 8003dde:	4a08      	ldr	r2, [pc, #32]	; (8003e00 <UART_SetConfig+0x2d4>)
 8003de0:	fba2 2303 	umull	r2, r3, r2, r3
 8003de4:	095b      	lsrs	r3, r3, #5
 8003de6:	f003 0207 	and.w	r2, r3, #7
 8003dea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	4422      	add	r2, r4
 8003df2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003df4:	e105      	b.n	8004002 <UART_SetConfig+0x4d6>
 8003df6:	bf00      	nop
 8003df8:	40011000 	.word	0x40011000
 8003dfc:	40011400 	.word	0x40011400
 8003e00:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003e04:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003e08:	2200      	movs	r2, #0
 8003e0a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8003e0e:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8003e12:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8003e16:	4642      	mov	r2, r8
 8003e18:	464b      	mov	r3, r9
 8003e1a:	1891      	adds	r1, r2, r2
 8003e1c:	6239      	str	r1, [r7, #32]
 8003e1e:	415b      	adcs	r3, r3
 8003e20:	627b      	str	r3, [r7, #36]	; 0x24
 8003e22:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003e26:	4641      	mov	r1, r8
 8003e28:	1854      	adds	r4, r2, r1
 8003e2a:	4649      	mov	r1, r9
 8003e2c:	eb43 0501 	adc.w	r5, r3, r1
 8003e30:	f04f 0200 	mov.w	r2, #0
 8003e34:	f04f 0300 	mov.w	r3, #0
 8003e38:	00eb      	lsls	r3, r5, #3
 8003e3a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003e3e:	00e2      	lsls	r2, r4, #3
 8003e40:	4614      	mov	r4, r2
 8003e42:	461d      	mov	r5, r3
 8003e44:	4643      	mov	r3, r8
 8003e46:	18e3      	adds	r3, r4, r3
 8003e48:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8003e4c:	464b      	mov	r3, r9
 8003e4e:	eb45 0303 	adc.w	r3, r5, r3
 8003e52:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8003e56:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e5a:	685b      	ldr	r3, [r3, #4]
 8003e5c:	2200      	movs	r2, #0
 8003e5e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8003e62:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8003e66:	f04f 0200 	mov.w	r2, #0
 8003e6a:	f04f 0300 	mov.w	r3, #0
 8003e6e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8003e72:	4629      	mov	r1, r5
 8003e74:	008b      	lsls	r3, r1, #2
 8003e76:	4621      	mov	r1, r4
 8003e78:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003e7c:	4621      	mov	r1, r4
 8003e7e:	008a      	lsls	r2, r1, #2
 8003e80:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8003e84:	f7fc f9fc 	bl	8000280 <__aeabi_uldivmod>
 8003e88:	4602      	mov	r2, r0
 8003e8a:	460b      	mov	r3, r1
 8003e8c:	4b60      	ldr	r3, [pc, #384]	; (8004010 <UART_SetConfig+0x4e4>)
 8003e8e:	fba3 2302 	umull	r2, r3, r3, r2
 8003e92:	095b      	lsrs	r3, r3, #5
 8003e94:	011c      	lsls	r4, r3, #4
 8003e96:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003e9a:	2200      	movs	r2, #0
 8003e9c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8003ea0:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8003ea4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8003ea8:	4642      	mov	r2, r8
 8003eaa:	464b      	mov	r3, r9
 8003eac:	1891      	adds	r1, r2, r2
 8003eae:	61b9      	str	r1, [r7, #24]
 8003eb0:	415b      	adcs	r3, r3
 8003eb2:	61fb      	str	r3, [r7, #28]
 8003eb4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003eb8:	4641      	mov	r1, r8
 8003eba:	1851      	adds	r1, r2, r1
 8003ebc:	6139      	str	r1, [r7, #16]
 8003ebe:	4649      	mov	r1, r9
 8003ec0:	414b      	adcs	r3, r1
 8003ec2:	617b      	str	r3, [r7, #20]
 8003ec4:	f04f 0200 	mov.w	r2, #0
 8003ec8:	f04f 0300 	mov.w	r3, #0
 8003ecc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003ed0:	4659      	mov	r1, fp
 8003ed2:	00cb      	lsls	r3, r1, #3
 8003ed4:	4651      	mov	r1, sl
 8003ed6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003eda:	4651      	mov	r1, sl
 8003edc:	00ca      	lsls	r2, r1, #3
 8003ede:	4610      	mov	r0, r2
 8003ee0:	4619      	mov	r1, r3
 8003ee2:	4603      	mov	r3, r0
 8003ee4:	4642      	mov	r2, r8
 8003ee6:	189b      	adds	r3, r3, r2
 8003ee8:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8003eec:	464b      	mov	r3, r9
 8003eee:	460a      	mov	r2, r1
 8003ef0:	eb42 0303 	adc.w	r3, r2, r3
 8003ef4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8003ef8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003efc:	685b      	ldr	r3, [r3, #4]
 8003efe:	2200      	movs	r2, #0
 8003f00:	67bb      	str	r3, [r7, #120]	; 0x78
 8003f02:	67fa      	str	r2, [r7, #124]	; 0x7c
 8003f04:	f04f 0200 	mov.w	r2, #0
 8003f08:	f04f 0300 	mov.w	r3, #0
 8003f0c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8003f10:	4649      	mov	r1, r9
 8003f12:	008b      	lsls	r3, r1, #2
 8003f14:	4641      	mov	r1, r8
 8003f16:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003f1a:	4641      	mov	r1, r8
 8003f1c:	008a      	lsls	r2, r1, #2
 8003f1e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8003f22:	f7fc f9ad 	bl	8000280 <__aeabi_uldivmod>
 8003f26:	4602      	mov	r2, r0
 8003f28:	460b      	mov	r3, r1
 8003f2a:	4b39      	ldr	r3, [pc, #228]	; (8004010 <UART_SetConfig+0x4e4>)
 8003f2c:	fba3 1302 	umull	r1, r3, r3, r2
 8003f30:	095b      	lsrs	r3, r3, #5
 8003f32:	2164      	movs	r1, #100	; 0x64
 8003f34:	fb01 f303 	mul.w	r3, r1, r3
 8003f38:	1ad3      	subs	r3, r2, r3
 8003f3a:	011b      	lsls	r3, r3, #4
 8003f3c:	3332      	adds	r3, #50	; 0x32
 8003f3e:	4a34      	ldr	r2, [pc, #208]	; (8004010 <UART_SetConfig+0x4e4>)
 8003f40:	fba2 2303 	umull	r2, r3, r2, r3
 8003f44:	095b      	lsrs	r3, r3, #5
 8003f46:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003f4a:	441c      	add	r4, r3
 8003f4c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003f50:	2200      	movs	r2, #0
 8003f52:	673b      	str	r3, [r7, #112]	; 0x70
 8003f54:	677a      	str	r2, [r7, #116]	; 0x74
 8003f56:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8003f5a:	4642      	mov	r2, r8
 8003f5c:	464b      	mov	r3, r9
 8003f5e:	1891      	adds	r1, r2, r2
 8003f60:	60b9      	str	r1, [r7, #8]
 8003f62:	415b      	adcs	r3, r3
 8003f64:	60fb      	str	r3, [r7, #12]
 8003f66:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003f6a:	4641      	mov	r1, r8
 8003f6c:	1851      	adds	r1, r2, r1
 8003f6e:	6039      	str	r1, [r7, #0]
 8003f70:	4649      	mov	r1, r9
 8003f72:	414b      	adcs	r3, r1
 8003f74:	607b      	str	r3, [r7, #4]
 8003f76:	f04f 0200 	mov.w	r2, #0
 8003f7a:	f04f 0300 	mov.w	r3, #0
 8003f7e:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003f82:	4659      	mov	r1, fp
 8003f84:	00cb      	lsls	r3, r1, #3
 8003f86:	4651      	mov	r1, sl
 8003f88:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003f8c:	4651      	mov	r1, sl
 8003f8e:	00ca      	lsls	r2, r1, #3
 8003f90:	4610      	mov	r0, r2
 8003f92:	4619      	mov	r1, r3
 8003f94:	4603      	mov	r3, r0
 8003f96:	4642      	mov	r2, r8
 8003f98:	189b      	adds	r3, r3, r2
 8003f9a:	66bb      	str	r3, [r7, #104]	; 0x68
 8003f9c:	464b      	mov	r3, r9
 8003f9e:	460a      	mov	r2, r1
 8003fa0:	eb42 0303 	adc.w	r3, r2, r3
 8003fa4:	66fb      	str	r3, [r7, #108]	; 0x6c
 8003fa6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003faa:	685b      	ldr	r3, [r3, #4]
 8003fac:	2200      	movs	r2, #0
 8003fae:	663b      	str	r3, [r7, #96]	; 0x60
 8003fb0:	667a      	str	r2, [r7, #100]	; 0x64
 8003fb2:	f04f 0200 	mov.w	r2, #0
 8003fb6:	f04f 0300 	mov.w	r3, #0
 8003fba:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8003fbe:	4649      	mov	r1, r9
 8003fc0:	008b      	lsls	r3, r1, #2
 8003fc2:	4641      	mov	r1, r8
 8003fc4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003fc8:	4641      	mov	r1, r8
 8003fca:	008a      	lsls	r2, r1, #2
 8003fcc:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8003fd0:	f7fc f956 	bl	8000280 <__aeabi_uldivmod>
 8003fd4:	4602      	mov	r2, r0
 8003fd6:	460b      	mov	r3, r1
 8003fd8:	4b0d      	ldr	r3, [pc, #52]	; (8004010 <UART_SetConfig+0x4e4>)
 8003fda:	fba3 1302 	umull	r1, r3, r3, r2
 8003fde:	095b      	lsrs	r3, r3, #5
 8003fe0:	2164      	movs	r1, #100	; 0x64
 8003fe2:	fb01 f303 	mul.w	r3, r1, r3
 8003fe6:	1ad3      	subs	r3, r2, r3
 8003fe8:	011b      	lsls	r3, r3, #4
 8003fea:	3332      	adds	r3, #50	; 0x32
 8003fec:	4a08      	ldr	r2, [pc, #32]	; (8004010 <UART_SetConfig+0x4e4>)
 8003fee:	fba2 2303 	umull	r2, r3, r2, r3
 8003ff2:	095b      	lsrs	r3, r3, #5
 8003ff4:	f003 020f 	and.w	r2, r3, #15
 8003ff8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	4422      	add	r2, r4
 8004000:	609a      	str	r2, [r3, #8]
}
 8004002:	bf00      	nop
 8004004:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8004008:	46bd      	mov	sp, r7
 800400a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800400e:	bf00      	nop
 8004010:	51eb851f 	.word	0x51eb851f

08004014 <atoi>:
 8004014:	220a      	movs	r2, #10
 8004016:	2100      	movs	r1, #0
 8004018:	f000 b942 	b.w	80042a0 <strtol>

0800401c <__errno>:
 800401c:	4b01      	ldr	r3, [pc, #4]	; (8004024 <__errno+0x8>)
 800401e:	6818      	ldr	r0, [r3, #0]
 8004020:	4770      	bx	lr
 8004022:	bf00      	nop
 8004024:	2000000c 	.word	0x2000000c

08004028 <__libc_init_array>:
 8004028:	b570      	push	{r4, r5, r6, lr}
 800402a:	4d0d      	ldr	r5, [pc, #52]	; (8004060 <__libc_init_array+0x38>)
 800402c:	4c0d      	ldr	r4, [pc, #52]	; (8004064 <__libc_init_array+0x3c>)
 800402e:	1b64      	subs	r4, r4, r5
 8004030:	10a4      	asrs	r4, r4, #2
 8004032:	2600      	movs	r6, #0
 8004034:	42a6      	cmp	r6, r4
 8004036:	d109      	bne.n	800404c <__libc_init_array+0x24>
 8004038:	4d0b      	ldr	r5, [pc, #44]	; (8004068 <__libc_init_array+0x40>)
 800403a:	4c0c      	ldr	r4, [pc, #48]	; (800406c <__libc_init_array+0x44>)
 800403c:	f001 f8b0 	bl	80051a0 <_init>
 8004040:	1b64      	subs	r4, r4, r5
 8004042:	10a4      	asrs	r4, r4, #2
 8004044:	2600      	movs	r6, #0
 8004046:	42a6      	cmp	r6, r4
 8004048:	d105      	bne.n	8004056 <__libc_init_array+0x2e>
 800404a:	bd70      	pop	{r4, r5, r6, pc}
 800404c:	f855 3b04 	ldr.w	r3, [r5], #4
 8004050:	4798      	blx	r3
 8004052:	3601      	adds	r6, #1
 8004054:	e7ee      	b.n	8004034 <__libc_init_array+0xc>
 8004056:	f855 3b04 	ldr.w	r3, [r5], #4
 800405a:	4798      	blx	r3
 800405c:	3601      	adds	r6, #1
 800405e:	e7f2      	b.n	8004046 <__libc_init_array+0x1e>
 8004060:	080053c4 	.word	0x080053c4
 8004064:	080053c4 	.word	0x080053c4
 8004068:	080053c4 	.word	0x080053c4
 800406c:	080053c8 	.word	0x080053c8

08004070 <memset>:
 8004070:	4402      	add	r2, r0
 8004072:	4603      	mov	r3, r0
 8004074:	4293      	cmp	r3, r2
 8004076:	d100      	bne.n	800407a <memset+0xa>
 8004078:	4770      	bx	lr
 800407a:	f803 1b01 	strb.w	r1, [r3], #1
 800407e:	e7f9      	b.n	8004074 <memset+0x4>

08004080 <iprintf>:
 8004080:	b40f      	push	{r0, r1, r2, r3}
 8004082:	4b0a      	ldr	r3, [pc, #40]	; (80040ac <iprintf+0x2c>)
 8004084:	b513      	push	{r0, r1, r4, lr}
 8004086:	681c      	ldr	r4, [r3, #0]
 8004088:	b124      	cbz	r4, 8004094 <iprintf+0x14>
 800408a:	69a3      	ldr	r3, [r4, #24]
 800408c:	b913      	cbnz	r3, 8004094 <iprintf+0x14>
 800408e:	4620      	mov	r0, r4
 8004090:	f000 faea 	bl	8004668 <__sinit>
 8004094:	ab05      	add	r3, sp, #20
 8004096:	9a04      	ldr	r2, [sp, #16]
 8004098:	68a1      	ldr	r1, [r4, #8]
 800409a:	9301      	str	r3, [sp, #4]
 800409c:	4620      	mov	r0, r4
 800409e:	f000 fcf3 	bl	8004a88 <_vfiprintf_r>
 80040a2:	b002      	add	sp, #8
 80040a4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80040a8:	b004      	add	sp, #16
 80040aa:	4770      	bx	lr
 80040ac:	2000000c 	.word	0x2000000c

080040b0 <_puts_r>:
 80040b0:	b570      	push	{r4, r5, r6, lr}
 80040b2:	460e      	mov	r6, r1
 80040b4:	4605      	mov	r5, r0
 80040b6:	b118      	cbz	r0, 80040c0 <_puts_r+0x10>
 80040b8:	6983      	ldr	r3, [r0, #24]
 80040ba:	b90b      	cbnz	r3, 80040c0 <_puts_r+0x10>
 80040bc:	f000 fad4 	bl	8004668 <__sinit>
 80040c0:	69ab      	ldr	r3, [r5, #24]
 80040c2:	68ac      	ldr	r4, [r5, #8]
 80040c4:	b913      	cbnz	r3, 80040cc <_puts_r+0x1c>
 80040c6:	4628      	mov	r0, r5
 80040c8:	f000 face 	bl	8004668 <__sinit>
 80040cc:	4b2c      	ldr	r3, [pc, #176]	; (8004180 <_puts_r+0xd0>)
 80040ce:	429c      	cmp	r4, r3
 80040d0:	d120      	bne.n	8004114 <_puts_r+0x64>
 80040d2:	686c      	ldr	r4, [r5, #4]
 80040d4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80040d6:	07db      	lsls	r3, r3, #31
 80040d8:	d405      	bmi.n	80040e6 <_puts_r+0x36>
 80040da:	89a3      	ldrh	r3, [r4, #12]
 80040dc:	0598      	lsls	r0, r3, #22
 80040de:	d402      	bmi.n	80040e6 <_puts_r+0x36>
 80040e0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80040e2:	f000 fb5f 	bl	80047a4 <__retarget_lock_acquire_recursive>
 80040e6:	89a3      	ldrh	r3, [r4, #12]
 80040e8:	0719      	lsls	r1, r3, #28
 80040ea:	d51d      	bpl.n	8004128 <_puts_r+0x78>
 80040ec:	6923      	ldr	r3, [r4, #16]
 80040ee:	b1db      	cbz	r3, 8004128 <_puts_r+0x78>
 80040f0:	3e01      	subs	r6, #1
 80040f2:	68a3      	ldr	r3, [r4, #8]
 80040f4:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80040f8:	3b01      	subs	r3, #1
 80040fa:	60a3      	str	r3, [r4, #8]
 80040fc:	bb39      	cbnz	r1, 800414e <_puts_r+0x9e>
 80040fe:	2b00      	cmp	r3, #0
 8004100:	da38      	bge.n	8004174 <_puts_r+0xc4>
 8004102:	4622      	mov	r2, r4
 8004104:	210a      	movs	r1, #10
 8004106:	4628      	mov	r0, r5
 8004108:	f000 f8d4 	bl	80042b4 <__swbuf_r>
 800410c:	3001      	adds	r0, #1
 800410e:	d011      	beq.n	8004134 <_puts_r+0x84>
 8004110:	250a      	movs	r5, #10
 8004112:	e011      	b.n	8004138 <_puts_r+0x88>
 8004114:	4b1b      	ldr	r3, [pc, #108]	; (8004184 <_puts_r+0xd4>)
 8004116:	429c      	cmp	r4, r3
 8004118:	d101      	bne.n	800411e <_puts_r+0x6e>
 800411a:	68ac      	ldr	r4, [r5, #8]
 800411c:	e7da      	b.n	80040d4 <_puts_r+0x24>
 800411e:	4b1a      	ldr	r3, [pc, #104]	; (8004188 <_puts_r+0xd8>)
 8004120:	429c      	cmp	r4, r3
 8004122:	bf08      	it	eq
 8004124:	68ec      	ldreq	r4, [r5, #12]
 8004126:	e7d5      	b.n	80040d4 <_puts_r+0x24>
 8004128:	4621      	mov	r1, r4
 800412a:	4628      	mov	r0, r5
 800412c:	f000 f914 	bl	8004358 <__swsetup_r>
 8004130:	2800      	cmp	r0, #0
 8004132:	d0dd      	beq.n	80040f0 <_puts_r+0x40>
 8004134:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8004138:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800413a:	07da      	lsls	r2, r3, #31
 800413c:	d405      	bmi.n	800414a <_puts_r+0x9a>
 800413e:	89a3      	ldrh	r3, [r4, #12]
 8004140:	059b      	lsls	r3, r3, #22
 8004142:	d402      	bmi.n	800414a <_puts_r+0x9a>
 8004144:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004146:	f000 fb2e 	bl	80047a6 <__retarget_lock_release_recursive>
 800414a:	4628      	mov	r0, r5
 800414c:	bd70      	pop	{r4, r5, r6, pc}
 800414e:	2b00      	cmp	r3, #0
 8004150:	da04      	bge.n	800415c <_puts_r+0xac>
 8004152:	69a2      	ldr	r2, [r4, #24]
 8004154:	429a      	cmp	r2, r3
 8004156:	dc06      	bgt.n	8004166 <_puts_r+0xb6>
 8004158:	290a      	cmp	r1, #10
 800415a:	d004      	beq.n	8004166 <_puts_r+0xb6>
 800415c:	6823      	ldr	r3, [r4, #0]
 800415e:	1c5a      	adds	r2, r3, #1
 8004160:	6022      	str	r2, [r4, #0]
 8004162:	7019      	strb	r1, [r3, #0]
 8004164:	e7c5      	b.n	80040f2 <_puts_r+0x42>
 8004166:	4622      	mov	r2, r4
 8004168:	4628      	mov	r0, r5
 800416a:	f000 f8a3 	bl	80042b4 <__swbuf_r>
 800416e:	3001      	adds	r0, #1
 8004170:	d1bf      	bne.n	80040f2 <_puts_r+0x42>
 8004172:	e7df      	b.n	8004134 <_puts_r+0x84>
 8004174:	6823      	ldr	r3, [r4, #0]
 8004176:	250a      	movs	r5, #10
 8004178:	1c5a      	adds	r2, r3, #1
 800417a:	6022      	str	r2, [r4, #0]
 800417c:	701d      	strb	r5, [r3, #0]
 800417e:	e7db      	b.n	8004138 <_puts_r+0x88>
 8004180:	08005348 	.word	0x08005348
 8004184:	08005368 	.word	0x08005368
 8004188:	08005328 	.word	0x08005328

0800418c <puts>:
 800418c:	4b02      	ldr	r3, [pc, #8]	; (8004198 <puts+0xc>)
 800418e:	4601      	mov	r1, r0
 8004190:	6818      	ldr	r0, [r3, #0]
 8004192:	f7ff bf8d 	b.w	80040b0 <_puts_r>
 8004196:	bf00      	nop
 8004198:	2000000c 	.word	0x2000000c

0800419c <_strtol_l.constprop.0>:
 800419c:	2b01      	cmp	r3, #1
 800419e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80041a2:	d001      	beq.n	80041a8 <_strtol_l.constprop.0+0xc>
 80041a4:	2b24      	cmp	r3, #36	; 0x24
 80041a6:	d906      	bls.n	80041b6 <_strtol_l.constprop.0+0x1a>
 80041a8:	f7ff ff38 	bl	800401c <__errno>
 80041ac:	2316      	movs	r3, #22
 80041ae:	6003      	str	r3, [r0, #0]
 80041b0:	2000      	movs	r0, #0
 80041b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80041b6:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 800429c <_strtol_l.constprop.0+0x100>
 80041ba:	460d      	mov	r5, r1
 80041bc:	462e      	mov	r6, r5
 80041be:	f815 4b01 	ldrb.w	r4, [r5], #1
 80041c2:	f814 700c 	ldrb.w	r7, [r4, ip]
 80041c6:	f017 0708 	ands.w	r7, r7, #8
 80041ca:	d1f7      	bne.n	80041bc <_strtol_l.constprop.0+0x20>
 80041cc:	2c2d      	cmp	r4, #45	; 0x2d
 80041ce:	d132      	bne.n	8004236 <_strtol_l.constprop.0+0x9a>
 80041d0:	782c      	ldrb	r4, [r5, #0]
 80041d2:	2701      	movs	r7, #1
 80041d4:	1cb5      	adds	r5, r6, #2
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d05b      	beq.n	8004292 <_strtol_l.constprop.0+0xf6>
 80041da:	2b10      	cmp	r3, #16
 80041dc:	d109      	bne.n	80041f2 <_strtol_l.constprop.0+0x56>
 80041de:	2c30      	cmp	r4, #48	; 0x30
 80041e0:	d107      	bne.n	80041f2 <_strtol_l.constprop.0+0x56>
 80041e2:	782c      	ldrb	r4, [r5, #0]
 80041e4:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 80041e8:	2c58      	cmp	r4, #88	; 0x58
 80041ea:	d14d      	bne.n	8004288 <_strtol_l.constprop.0+0xec>
 80041ec:	786c      	ldrb	r4, [r5, #1]
 80041ee:	2310      	movs	r3, #16
 80041f0:	3502      	adds	r5, #2
 80041f2:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 80041f6:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 80041fa:	f04f 0c00 	mov.w	ip, #0
 80041fe:	fbb8 f9f3 	udiv	r9, r8, r3
 8004202:	4666      	mov	r6, ip
 8004204:	fb03 8a19 	mls	sl, r3, r9, r8
 8004208:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 800420c:	f1be 0f09 	cmp.w	lr, #9
 8004210:	d816      	bhi.n	8004240 <_strtol_l.constprop.0+0xa4>
 8004212:	4674      	mov	r4, lr
 8004214:	42a3      	cmp	r3, r4
 8004216:	dd24      	ble.n	8004262 <_strtol_l.constprop.0+0xc6>
 8004218:	f1bc 0f00 	cmp.w	ip, #0
 800421c:	db1e      	blt.n	800425c <_strtol_l.constprop.0+0xc0>
 800421e:	45b1      	cmp	r9, r6
 8004220:	d31c      	bcc.n	800425c <_strtol_l.constprop.0+0xc0>
 8004222:	d101      	bne.n	8004228 <_strtol_l.constprop.0+0x8c>
 8004224:	45a2      	cmp	sl, r4
 8004226:	db19      	blt.n	800425c <_strtol_l.constprop.0+0xc0>
 8004228:	fb06 4603 	mla	r6, r6, r3, r4
 800422c:	f04f 0c01 	mov.w	ip, #1
 8004230:	f815 4b01 	ldrb.w	r4, [r5], #1
 8004234:	e7e8      	b.n	8004208 <_strtol_l.constprop.0+0x6c>
 8004236:	2c2b      	cmp	r4, #43	; 0x2b
 8004238:	bf04      	itt	eq
 800423a:	782c      	ldrbeq	r4, [r5, #0]
 800423c:	1cb5      	addeq	r5, r6, #2
 800423e:	e7ca      	b.n	80041d6 <_strtol_l.constprop.0+0x3a>
 8004240:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 8004244:	f1be 0f19 	cmp.w	lr, #25
 8004248:	d801      	bhi.n	800424e <_strtol_l.constprop.0+0xb2>
 800424a:	3c37      	subs	r4, #55	; 0x37
 800424c:	e7e2      	b.n	8004214 <_strtol_l.constprop.0+0x78>
 800424e:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 8004252:	f1be 0f19 	cmp.w	lr, #25
 8004256:	d804      	bhi.n	8004262 <_strtol_l.constprop.0+0xc6>
 8004258:	3c57      	subs	r4, #87	; 0x57
 800425a:	e7db      	b.n	8004214 <_strtol_l.constprop.0+0x78>
 800425c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8004260:	e7e6      	b.n	8004230 <_strtol_l.constprop.0+0x94>
 8004262:	f1bc 0f00 	cmp.w	ip, #0
 8004266:	da05      	bge.n	8004274 <_strtol_l.constprop.0+0xd8>
 8004268:	2322      	movs	r3, #34	; 0x22
 800426a:	6003      	str	r3, [r0, #0]
 800426c:	4646      	mov	r6, r8
 800426e:	b942      	cbnz	r2, 8004282 <_strtol_l.constprop.0+0xe6>
 8004270:	4630      	mov	r0, r6
 8004272:	e79e      	b.n	80041b2 <_strtol_l.constprop.0+0x16>
 8004274:	b107      	cbz	r7, 8004278 <_strtol_l.constprop.0+0xdc>
 8004276:	4276      	negs	r6, r6
 8004278:	2a00      	cmp	r2, #0
 800427a:	d0f9      	beq.n	8004270 <_strtol_l.constprop.0+0xd4>
 800427c:	f1bc 0f00 	cmp.w	ip, #0
 8004280:	d000      	beq.n	8004284 <_strtol_l.constprop.0+0xe8>
 8004282:	1e69      	subs	r1, r5, #1
 8004284:	6011      	str	r1, [r2, #0]
 8004286:	e7f3      	b.n	8004270 <_strtol_l.constprop.0+0xd4>
 8004288:	2430      	movs	r4, #48	; 0x30
 800428a:	2b00      	cmp	r3, #0
 800428c:	d1b1      	bne.n	80041f2 <_strtol_l.constprop.0+0x56>
 800428e:	2308      	movs	r3, #8
 8004290:	e7af      	b.n	80041f2 <_strtol_l.constprop.0+0x56>
 8004292:	2c30      	cmp	r4, #48	; 0x30
 8004294:	d0a5      	beq.n	80041e2 <_strtol_l.constprop.0+0x46>
 8004296:	230a      	movs	r3, #10
 8004298:	e7ab      	b.n	80041f2 <_strtol_l.constprop.0+0x56>
 800429a:	bf00      	nop
 800429c:	08005225 	.word	0x08005225

080042a0 <strtol>:
 80042a0:	4613      	mov	r3, r2
 80042a2:	460a      	mov	r2, r1
 80042a4:	4601      	mov	r1, r0
 80042a6:	4802      	ldr	r0, [pc, #8]	; (80042b0 <strtol+0x10>)
 80042a8:	6800      	ldr	r0, [r0, #0]
 80042aa:	f7ff bf77 	b.w	800419c <_strtol_l.constprop.0>
 80042ae:	bf00      	nop
 80042b0:	2000000c 	.word	0x2000000c

080042b4 <__swbuf_r>:
 80042b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80042b6:	460e      	mov	r6, r1
 80042b8:	4614      	mov	r4, r2
 80042ba:	4605      	mov	r5, r0
 80042bc:	b118      	cbz	r0, 80042c6 <__swbuf_r+0x12>
 80042be:	6983      	ldr	r3, [r0, #24]
 80042c0:	b90b      	cbnz	r3, 80042c6 <__swbuf_r+0x12>
 80042c2:	f000 f9d1 	bl	8004668 <__sinit>
 80042c6:	4b21      	ldr	r3, [pc, #132]	; (800434c <__swbuf_r+0x98>)
 80042c8:	429c      	cmp	r4, r3
 80042ca:	d12b      	bne.n	8004324 <__swbuf_r+0x70>
 80042cc:	686c      	ldr	r4, [r5, #4]
 80042ce:	69a3      	ldr	r3, [r4, #24]
 80042d0:	60a3      	str	r3, [r4, #8]
 80042d2:	89a3      	ldrh	r3, [r4, #12]
 80042d4:	071a      	lsls	r2, r3, #28
 80042d6:	d52f      	bpl.n	8004338 <__swbuf_r+0x84>
 80042d8:	6923      	ldr	r3, [r4, #16]
 80042da:	b36b      	cbz	r3, 8004338 <__swbuf_r+0x84>
 80042dc:	6923      	ldr	r3, [r4, #16]
 80042de:	6820      	ldr	r0, [r4, #0]
 80042e0:	1ac0      	subs	r0, r0, r3
 80042e2:	6963      	ldr	r3, [r4, #20]
 80042e4:	b2f6      	uxtb	r6, r6
 80042e6:	4283      	cmp	r3, r0
 80042e8:	4637      	mov	r7, r6
 80042ea:	dc04      	bgt.n	80042f6 <__swbuf_r+0x42>
 80042ec:	4621      	mov	r1, r4
 80042ee:	4628      	mov	r0, r5
 80042f0:	f000 f926 	bl	8004540 <_fflush_r>
 80042f4:	bb30      	cbnz	r0, 8004344 <__swbuf_r+0x90>
 80042f6:	68a3      	ldr	r3, [r4, #8]
 80042f8:	3b01      	subs	r3, #1
 80042fa:	60a3      	str	r3, [r4, #8]
 80042fc:	6823      	ldr	r3, [r4, #0]
 80042fe:	1c5a      	adds	r2, r3, #1
 8004300:	6022      	str	r2, [r4, #0]
 8004302:	701e      	strb	r6, [r3, #0]
 8004304:	6963      	ldr	r3, [r4, #20]
 8004306:	3001      	adds	r0, #1
 8004308:	4283      	cmp	r3, r0
 800430a:	d004      	beq.n	8004316 <__swbuf_r+0x62>
 800430c:	89a3      	ldrh	r3, [r4, #12]
 800430e:	07db      	lsls	r3, r3, #31
 8004310:	d506      	bpl.n	8004320 <__swbuf_r+0x6c>
 8004312:	2e0a      	cmp	r6, #10
 8004314:	d104      	bne.n	8004320 <__swbuf_r+0x6c>
 8004316:	4621      	mov	r1, r4
 8004318:	4628      	mov	r0, r5
 800431a:	f000 f911 	bl	8004540 <_fflush_r>
 800431e:	b988      	cbnz	r0, 8004344 <__swbuf_r+0x90>
 8004320:	4638      	mov	r0, r7
 8004322:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004324:	4b0a      	ldr	r3, [pc, #40]	; (8004350 <__swbuf_r+0x9c>)
 8004326:	429c      	cmp	r4, r3
 8004328:	d101      	bne.n	800432e <__swbuf_r+0x7a>
 800432a:	68ac      	ldr	r4, [r5, #8]
 800432c:	e7cf      	b.n	80042ce <__swbuf_r+0x1a>
 800432e:	4b09      	ldr	r3, [pc, #36]	; (8004354 <__swbuf_r+0xa0>)
 8004330:	429c      	cmp	r4, r3
 8004332:	bf08      	it	eq
 8004334:	68ec      	ldreq	r4, [r5, #12]
 8004336:	e7ca      	b.n	80042ce <__swbuf_r+0x1a>
 8004338:	4621      	mov	r1, r4
 800433a:	4628      	mov	r0, r5
 800433c:	f000 f80c 	bl	8004358 <__swsetup_r>
 8004340:	2800      	cmp	r0, #0
 8004342:	d0cb      	beq.n	80042dc <__swbuf_r+0x28>
 8004344:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8004348:	e7ea      	b.n	8004320 <__swbuf_r+0x6c>
 800434a:	bf00      	nop
 800434c:	08005348 	.word	0x08005348
 8004350:	08005368 	.word	0x08005368
 8004354:	08005328 	.word	0x08005328

08004358 <__swsetup_r>:
 8004358:	4b32      	ldr	r3, [pc, #200]	; (8004424 <__swsetup_r+0xcc>)
 800435a:	b570      	push	{r4, r5, r6, lr}
 800435c:	681d      	ldr	r5, [r3, #0]
 800435e:	4606      	mov	r6, r0
 8004360:	460c      	mov	r4, r1
 8004362:	b125      	cbz	r5, 800436e <__swsetup_r+0x16>
 8004364:	69ab      	ldr	r3, [r5, #24]
 8004366:	b913      	cbnz	r3, 800436e <__swsetup_r+0x16>
 8004368:	4628      	mov	r0, r5
 800436a:	f000 f97d 	bl	8004668 <__sinit>
 800436e:	4b2e      	ldr	r3, [pc, #184]	; (8004428 <__swsetup_r+0xd0>)
 8004370:	429c      	cmp	r4, r3
 8004372:	d10f      	bne.n	8004394 <__swsetup_r+0x3c>
 8004374:	686c      	ldr	r4, [r5, #4]
 8004376:	89a3      	ldrh	r3, [r4, #12]
 8004378:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800437c:	0719      	lsls	r1, r3, #28
 800437e:	d42c      	bmi.n	80043da <__swsetup_r+0x82>
 8004380:	06dd      	lsls	r5, r3, #27
 8004382:	d411      	bmi.n	80043a8 <__swsetup_r+0x50>
 8004384:	2309      	movs	r3, #9
 8004386:	6033      	str	r3, [r6, #0]
 8004388:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800438c:	81a3      	strh	r3, [r4, #12]
 800438e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004392:	e03e      	b.n	8004412 <__swsetup_r+0xba>
 8004394:	4b25      	ldr	r3, [pc, #148]	; (800442c <__swsetup_r+0xd4>)
 8004396:	429c      	cmp	r4, r3
 8004398:	d101      	bne.n	800439e <__swsetup_r+0x46>
 800439a:	68ac      	ldr	r4, [r5, #8]
 800439c:	e7eb      	b.n	8004376 <__swsetup_r+0x1e>
 800439e:	4b24      	ldr	r3, [pc, #144]	; (8004430 <__swsetup_r+0xd8>)
 80043a0:	429c      	cmp	r4, r3
 80043a2:	bf08      	it	eq
 80043a4:	68ec      	ldreq	r4, [r5, #12]
 80043a6:	e7e6      	b.n	8004376 <__swsetup_r+0x1e>
 80043a8:	0758      	lsls	r0, r3, #29
 80043aa:	d512      	bpl.n	80043d2 <__swsetup_r+0x7a>
 80043ac:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80043ae:	b141      	cbz	r1, 80043c2 <__swsetup_r+0x6a>
 80043b0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80043b4:	4299      	cmp	r1, r3
 80043b6:	d002      	beq.n	80043be <__swsetup_r+0x66>
 80043b8:	4630      	mov	r0, r6
 80043ba:	f000 fa5b 	bl	8004874 <_free_r>
 80043be:	2300      	movs	r3, #0
 80043c0:	6363      	str	r3, [r4, #52]	; 0x34
 80043c2:	89a3      	ldrh	r3, [r4, #12]
 80043c4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80043c8:	81a3      	strh	r3, [r4, #12]
 80043ca:	2300      	movs	r3, #0
 80043cc:	6063      	str	r3, [r4, #4]
 80043ce:	6923      	ldr	r3, [r4, #16]
 80043d0:	6023      	str	r3, [r4, #0]
 80043d2:	89a3      	ldrh	r3, [r4, #12]
 80043d4:	f043 0308 	orr.w	r3, r3, #8
 80043d8:	81a3      	strh	r3, [r4, #12]
 80043da:	6923      	ldr	r3, [r4, #16]
 80043dc:	b94b      	cbnz	r3, 80043f2 <__swsetup_r+0x9a>
 80043de:	89a3      	ldrh	r3, [r4, #12]
 80043e0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80043e4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80043e8:	d003      	beq.n	80043f2 <__swsetup_r+0x9a>
 80043ea:	4621      	mov	r1, r4
 80043ec:	4630      	mov	r0, r6
 80043ee:	f000 fa01 	bl	80047f4 <__smakebuf_r>
 80043f2:	89a0      	ldrh	r0, [r4, #12]
 80043f4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80043f8:	f010 0301 	ands.w	r3, r0, #1
 80043fc:	d00a      	beq.n	8004414 <__swsetup_r+0xbc>
 80043fe:	2300      	movs	r3, #0
 8004400:	60a3      	str	r3, [r4, #8]
 8004402:	6963      	ldr	r3, [r4, #20]
 8004404:	425b      	negs	r3, r3
 8004406:	61a3      	str	r3, [r4, #24]
 8004408:	6923      	ldr	r3, [r4, #16]
 800440a:	b943      	cbnz	r3, 800441e <__swsetup_r+0xc6>
 800440c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8004410:	d1ba      	bne.n	8004388 <__swsetup_r+0x30>
 8004412:	bd70      	pop	{r4, r5, r6, pc}
 8004414:	0781      	lsls	r1, r0, #30
 8004416:	bf58      	it	pl
 8004418:	6963      	ldrpl	r3, [r4, #20]
 800441a:	60a3      	str	r3, [r4, #8]
 800441c:	e7f4      	b.n	8004408 <__swsetup_r+0xb0>
 800441e:	2000      	movs	r0, #0
 8004420:	e7f7      	b.n	8004412 <__swsetup_r+0xba>
 8004422:	bf00      	nop
 8004424:	2000000c 	.word	0x2000000c
 8004428:	08005348 	.word	0x08005348
 800442c:	08005368 	.word	0x08005368
 8004430:	08005328 	.word	0x08005328

08004434 <__sflush_r>:
 8004434:	898a      	ldrh	r2, [r1, #12]
 8004436:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800443a:	4605      	mov	r5, r0
 800443c:	0710      	lsls	r0, r2, #28
 800443e:	460c      	mov	r4, r1
 8004440:	d458      	bmi.n	80044f4 <__sflush_r+0xc0>
 8004442:	684b      	ldr	r3, [r1, #4]
 8004444:	2b00      	cmp	r3, #0
 8004446:	dc05      	bgt.n	8004454 <__sflush_r+0x20>
 8004448:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800444a:	2b00      	cmp	r3, #0
 800444c:	dc02      	bgt.n	8004454 <__sflush_r+0x20>
 800444e:	2000      	movs	r0, #0
 8004450:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004454:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004456:	2e00      	cmp	r6, #0
 8004458:	d0f9      	beq.n	800444e <__sflush_r+0x1a>
 800445a:	2300      	movs	r3, #0
 800445c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8004460:	682f      	ldr	r7, [r5, #0]
 8004462:	602b      	str	r3, [r5, #0]
 8004464:	d032      	beq.n	80044cc <__sflush_r+0x98>
 8004466:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8004468:	89a3      	ldrh	r3, [r4, #12]
 800446a:	075a      	lsls	r2, r3, #29
 800446c:	d505      	bpl.n	800447a <__sflush_r+0x46>
 800446e:	6863      	ldr	r3, [r4, #4]
 8004470:	1ac0      	subs	r0, r0, r3
 8004472:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8004474:	b10b      	cbz	r3, 800447a <__sflush_r+0x46>
 8004476:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004478:	1ac0      	subs	r0, r0, r3
 800447a:	2300      	movs	r3, #0
 800447c:	4602      	mov	r2, r0
 800447e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004480:	6a21      	ldr	r1, [r4, #32]
 8004482:	4628      	mov	r0, r5
 8004484:	47b0      	blx	r6
 8004486:	1c43      	adds	r3, r0, #1
 8004488:	89a3      	ldrh	r3, [r4, #12]
 800448a:	d106      	bne.n	800449a <__sflush_r+0x66>
 800448c:	6829      	ldr	r1, [r5, #0]
 800448e:	291d      	cmp	r1, #29
 8004490:	d82c      	bhi.n	80044ec <__sflush_r+0xb8>
 8004492:	4a2a      	ldr	r2, [pc, #168]	; (800453c <__sflush_r+0x108>)
 8004494:	40ca      	lsrs	r2, r1
 8004496:	07d6      	lsls	r6, r2, #31
 8004498:	d528      	bpl.n	80044ec <__sflush_r+0xb8>
 800449a:	2200      	movs	r2, #0
 800449c:	6062      	str	r2, [r4, #4]
 800449e:	04d9      	lsls	r1, r3, #19
 80044a0:	6922      	ldr	r2, [r4, #16]
 80044a2:	6022      	str	r2, [r4, #0]
 80044a4:	d504      	bpl.n	80044b0 <__sflush_r+0x7c>
 80044a6:	1c42      	adds	r2, r0, #1
 80044a8:	d101      	bne.n	80044ae <__sflush_r+0x7a>
 80044aa:	682b      	ldr	r3, [r5, #0]
 80044ac:	b903      	cbnz	r3, 80044b0 <__sflush_r+0x7c>
 80044ae:	6560      	str	r0, [r4, #84]	; 0x54
 80044b0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80044b2:	602f      	str	r7, [r5, #0]
 80044b4:	2900      	cmp	r1, #0
 80044b6:	d0ca      	beq.n	800444e <__sflush_r+0x1a>
 80044b8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80044bc:	4299      	cmp	r1, r3
 80044be:	d002      	beq.n	80044c6 <__sflush_r+0x92>
 80044c0:	4628      	mov	r0, r5
 80044c2:	f000 f9d7 	bl	8004874 <_free_r>
 80044c6:	2000      	movs	r0, #0
 80044c8:	6360      	str	r0, [r4, #52]	; 0x34
 80044ca:	e7c1      	b.n	8004450 <__sflush_r+0x1c>
 80044cc:	6a21      	ldr	r1, [r4, #32]
 80044ce:	2301      	movs	r3, #1
 80044d0:	4628      	mov	r0, r5
 80044d2:	47b0      	blx	r6
 80044d4:	1c41      	adds	r1, r0, #1
 80044d6:	d1c7      	bne.n	8004468 <__sflush_r+0x34>
 80044d8:	682b      	ldr	r3, [r5, #0]
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d0c4      	beq.n	8004468 <__sflush_r+0x34>
 80044de:	2b1d      	cmp	r3, #29
 80044e0:	d001      	beq.n	80044e6 <__sflush_r+0xb2>
 80044e2:	2b16      	cmp	r3, #22
 80044e4:	d101      	bne.n	80044ea <__sflush_r+0xb6>
 80044e6:	602f      	str	r7, [r5, #0]
 80044e8:	e7b1      	b.n	800444e <__sflush_r+0x1a>
 80044ea:	89a3      	ldrh	r3, [r4, #12]
 80044ec:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80044f0:	81a3      	strh	r3, [r4, #12]
 80044f2:	e7ad      	b.n	8004450 <__sflush_r+0x1c>
 80044f4:	690f      	ldr	r7, [r1, #16]
 80044f6:	2f00      	cmp	r7, #0
 80044f8:	d0a9      	beq.n	800444e <__sflush_r+0x1a>
 80044fa:	0793      	lsls	r3, r2, #30
 80044fc:	680e      	ldr	r6, [r1, #0]
 80044fe:	bf08      	it	eq
 8004500:	694b      	ldreq	r3, [r1, #20]
 8004502:	600f      	str	r7, [r1, #0]
 8004504:	bf18      	it	ne
 8004506:	2300      	movne	r3, #0
 8004508:	eba6 0807 	sub.w	r8, r6, r7
 800450c:	608b      	str	r3, [r1, #8]
 800450e:	f1b8 0f00 	cmp.w	r8, #0
 8004512:	dd9c      	ble.n	800444e <__sflush_r+0x1a>
 8004514:	6a21      	ldr	r1, [r4, #32]
 8004516:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8004518:	4643      	mov	r3, r8
 800451a:	463a      	mov	r2, r7
 800451c:	4628      	mov	r0, r5
 800451e:	47b0      	blx	r6
 8004520:	2800      	cmp	r0, #0
 8004522:	dc06      	bgt.n	8004532 <__sflush_r+0xfe>
 8004524:	89a3      	ldrh	r3, [r4, #12]
 8004526:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800452a:	81a3      	strh	r3, [r4, #12]
 800452c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004530:	e78e      	b.n	8004450 <__sflush_r+0x1c>
 8004532:	4407      	add	r7, r0
 8004534:	eba8 0800 	sub.w	r8, r8, r0
 8004538:	e7e9      	b.n	800450e <__sflush_r+0xda>
 800453a:	bf00      	nop
 800453c:	20400001 	.word	0x20400001

08004540 <_fflush_r>:
 8004540:	b538      	push	{r3, r4, r5, lr}
 8004542:	690b      	ldr	r3, [r1, #16]
 8004544:	4605      	mov	r5, r0
 8004546:	460c      	mov	r4, r1
 8004548:	b913      	cbnz	r3, 8004550 <_fflush_r+0x10>
 800454a:	2500      	movs	r5, #0
 800454c:	4628      	mov	r0, r5
 800454e:	bd38      	pop	{r3, r4, r5, pc}
 8004550:	b118      	cbz	r0, 800455a <_fflush_r+0x1a>
 8004552:	6983      	ldr	r3, [r0, #24]
 8004554:	b90b      	cbnz	r3, 800455a <_fflush_r+0x1a>
 8004556:	f000 f887 	bl	8004668 <__sinit>
 800455a:	4b14      	ldr	r3, [pc, #80]	; (80045ac <_fflush_r+0x6c>)
 800455c:	429c      	cmp	r4, r3
 800455e:	d11b      	bne.n	8004598 <_fflush_r+0x58>
 8004560:	686c      	ldr	r4, [r5, #4]
 8004562:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004566:	2b00      	cmp	r3, #0
 8004568:	d0ef      	beq.n	800454a <_fflush_r+0xa>
 800456a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800456c:	07d0      	lsls	r0, r2, #31
 800456e:	d404      	bmi.n	800457a <_fflush_r+0x3a>
 8004570:	0599      	lsls	r1, r3, #22
 8004572:	d402      	bmi.n	800457a <_fflush_r+0x3a>
 8004574:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004576:	f000 f915 	bl	80047a4 <__retarget_lock_acquire_recursive>
 800457a:	4628      	mov	r0, r5
 800457c:	4621      	mov	r1, r4
 800457e:	f7ff ff59 	bl	8004434 <__sflush_r>
 8004582:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004584:	07da      	lsls	r2, r3, #31
 8004586:	4605      	mov	r5, r0
 8004588:	d4e0      	bmi.n	800454c <_fflush_r+0xc>
 800458a:	89a3      	ldrh	r3, [r4, #12]
 800458c:	059b      	lsls	r3, r3, #22
 800458e:	d4dd      	bmi.n	800454c <_fflush_r+0xc>
 8004590:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004592:	f000 f908 	bl	80047a6 <__retarget_lock_release_recursive>
 8004596:	e7d9      	b.n	800454c <_fflush_r+0xc>
 8004598:	4b05      	ldr	r3, [pc, #20]	; (80045b0 <_fflush_r+0x70>)
 800459a:	429c      	cmp	r4, r3
 800459c:	d101      	bne.n	80045a2 <_fflush_r+0x62>
 800459e:	68ac      	ldr	r4, [r5, #8]
 80045a0:	e7df      	b.n	8004562 <_fflush_r+0x22>
 80045a2:	4b04      	ldr	r3, [pc, #16]	; (80045b4 <_fflush_r+0x74>)
 80045a4:	429c      	cmp	r4, r3
 80045a6:	bf08      	it	eq
 80045a8:	68ec      	ldreq	r4, [r5, #12]
 80045aa:	e7da      	b.n	8004562 <_fflush_r+0x22>
 80045ac:	08005348 	.word	0x08005348
 80045b0:	08005368 	.word	0x08005368
 80045b4:	08005328 	.word	0x08005328

080045b8 <std>:
 80045b8:	2300      	movs	r3, #0
 80045ba:	b510      	push	{r4, lr}
 80045bc:	4604      	mov	r4, r0
 80045be:	e9c0 3300 	strd	r3, r3, [r0]
 80045c2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80045c6:	6083      	str	r3, [r0, #8]
 80045c8:	8181      	strh	r1, [r0, #12]
 80045ca:	6643      	str	r3, [r0, #100]	; 0x64
 80045cc:	81c2      	strh	r2, [r0, #14]
 80045ce:	6183      	str	r3, [r0, #24]
 80045d0:	4619      	mov	r1, r3
 80045d2:	2208      	movs	r2, #8
 80045d4:	305c      	adds	r0, #92	; 0x5c
 80045d6:	f7ff fd4b 	bl	8004070 <memset>
 80045da:	4b05      	ldr	r3, [pc, #20]	; (80045f0 <std+0x38>)
 80045dc:	6263      	str	r3, [r4, #36]	; 0x24
 80045de:	4b05      	ldr	r3, [pc, #20]	; (80045f4 <std+0x3c>)
 80045e0:	62a3      	str	r3, [r4, #40]	; 0x28
 80045e2:	4b05      	ldr	r3, [pc, #20]	; (80045f8 <std+0x40>)
 80045e4:	62e3      	str	r3, [r4, #44]	; 0x2c
 80045e6:	4b05      	ldr	r3, [pc, #20]	; (80045fc <std+0x44>)
 80045e8:	6224      	str	r4, [r4, #32]
 80045ea:	6323      	str	r3, [r4, #48]	; 0x30
 80045ec:	bd10      	pop	{r4, pc}
 80045ee:	bf00      	nop
 80045f0:	08005031 	.word	0x08005031
 80045f4:	08005053 	.word	0x08005053
 80045f8:	0800508b 	.word	0x0800508b
 80045fc:	080050af 	.word	0x080050af

08004600 <_cleanup_r>:
 8004600:	4901      	ldr	r1, [pc, #4]	; (8004608 <_cleanup_r+0x8>)
 8004602:	f000 b8af 	b.w	8004764 <_fwalk_reent>
 8004606:	bf00      	nop
 8004608:	08004541 	.word	0x08004541

0800460c <__sfmoreglue>:
 800460c:	b570      	push	{r4, r5, r6, lr}
 800460e:	2268      	movs	r2, #104	; 0x68
 8004610:	1e4d      	subs	r5, r1, #1
 8004612:	4355      	muls	r5, r2
 8004614:	460e      	mov	r6, r1
 8004616:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800461a:	f000 f997 	bl	800494c <_malloc_r>
 800461e:	4604      	mov	r4, r0
 8004620:	b140      	cbz	r0, 8004634 <__sfmoreglue+0x28>
 8004622:	2100      	movs	r1, #0
 8004624:	e9c0 1600 	strd	r1, r6, [r0]
 8004628:	300c      	adds	r0, #12
 800462a:	60a0      	str	r0, [r4, #8]
 800462c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8004630:	f7ff fd1e 	bl	8004070 <memset>
 8004634:	4620      	mov	r0, r4
 8004636:	bd70      	pop	{r4, r5, r6, pc}

08004638 <__sfp_lock_acquire>:
 8004638:	4801      	ldr	r0, [pc, #4]	; (8004640 <__sfp_lock_acquire+0x8>)
 800463a:	f000 b8b3 	b.w	80047a4 <__retarget_lock_acquire_recursive>
 800463e:	bf00      	nop
 8004640:	20000121 	.word	0x20000121

08004644 <__sfp_lock_release>:
 8004644:	4801      	ldr	r0, [pc, #4]	; (800464c <__sfp_lock_release+0x8>)
 8004646:	f000 b8ae 	b.w	80047a6 <__retarget_lock_release_recursive>
 800464a:	bf00      	nop
 800464c:	20000121 	.word	0x20000121

08004650 <__sinit_lock_acquire>:
 8004650:	4801      	ldr	r0, [pc, #4]	; (8004658 <__sinit_lock_acquire+0x8>)
 8004652:	f000 b8a7 	b.w	80047a4 <__retarget_lock_acquire_recursive>
 8004656:	bf00      	nop
 8004658:	20000122 	.word	0x20000122

0800465c <__sinit_lock_release>:
 800465c:	4801      	ldr	r0, [pc, #4]	; (8004664 <__sinit_lock_release+0x8>)
 800465e:	f000 b8a2 	b.w	80047a6 <__retarget_lock_release_recursive>
 8004662:	bf00      	nop
 8004664:	20000122 	.word	0x20000122

08004668 <__sinit>:
 8004668:	b510      	push	{r4, lr}
 800466a:	4604      	mov	r4, r0
 800466c:	f7ff fff0 	bl	8004650 <__sinit_lock_acquire>
 8004670:	69a3      	ldr	r3, [r4, #24]
 8004672:	b11b      	cbz	r3, 800467c <__sinit+0x14>
 8004674:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004678:	f7ff bff0 	b.w	800465c <__sinit_lock_release>
 800467c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8004680:	6523      	str	r3, [r4, #80]	; 0x50
 8004682:	4b13      	ldr	r3, [pc, #76]	; (80046d0 <__sinit+0x68>)
 8004684:	4a13      	ldr	r2, [pc, #76]	; (80046d4 <__sinit+0x6c>)
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	62a2      	str	r2, [r4, #40]	; 0x28
 800468a:	42a3      	cmp	r3, r4
 800468c:	bf04      	itt	eq
 800468e:	2301      	moveq	r3, #1
 8004690:	61a3      	streq	r3, [r4, #24]
 8004692:	4620      	mov	r0, r4
 8004694:	f000 f820 	bl	80046d8 <__sfp>
 8004698:	6060      	str	r0, [r4, #4]
 800469a:	4620      	mov	r0, r4
 800469c:	f000 f81c 	bl	80046d8 <__sfp>
 80046a0:	60a0      	str	r0, [r4, #8]
 80046a2:	4620      	mov	r0, r4
 80046a4:	f000 f818 	bl	80046d8 <__sfp>
 80046a8:	2200      	movs	r2, #0
 80046aa:	60e0      	str	r0, [r4, #12]
 80046ac:	2104      	movs	r1, #4
 80046ae:	6860      	ldr	r0, [r4, #4]
 80046b0:	f7ff ff82 	bl	80045b8 <std>
 80046b4:	68a0      	ldr	r0, [r4, #8]
 80046b6:	2201      	movs	r2, #1
 80046b8:	2109      	movs	r1, #9
 80046ba:	f7ff ff7d 	bl	80045b8 <std>
 80046be:	68e0      	ldr	r0, [r4, #12]
 80046c0:	2202      	movs	r2, #2
 80046c2:	2112      	movs	r1, #18
 80046c4:	f7ff ff78 	bl	80045b8 <std>
 80046c8:	2301      	movs	r3, #1
 80046ca:	61a3      	str	r3, [r4, #24]
 80046cc:	e7d2      	b.n	8004674 <__sinit+0xc>
 80046ce:	bf00      	nop
 80046d0:	08005220 	.word	0x08005220
 80046d4:	08004601 	.word	0x08004601

080046d8 <__sfp>:
 80046d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80046da:	4607      	mov	r7, r0
 80046dc:	f7ff ffac 	bl	8004638 <__sfp_lock_acquire>
 80046e0:	4b1e      	ldr	r3, [pc, #120]	; (800475c <__sfp+0x84>)
 80046e2:	681e      	ldr	r6, [r3, #0]
 80046e4:	69b3      	ldr	r3, [r6, #24]
 80046e6:	b913      	cbnz	r3, 80046ee <__sfp+0x16>
 80046e8:	4630      	mov	r0, r6
 80046ea:	f7ff ffbd 	bl	8004668 <__sinit>
 80046ee:	3648      	adds	r6, #72	; 0x48
 80046f0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80046f4:	3b01      	subs	r3, #1
 80046f6:	d503      	bpl.n	8004700 <__sfp+0x28>
 80046f8:	6833      	ldr	r3, [r6, #0]
 80046fa:	b30b      	cbz	r3, 8004740 <__sfp+0x68>
 80046fc:	6836      	ldr	r6, [r6, #0]
 80046fe:	e7f7      	b.n	80046f0 <__sfp+0x18>
 8004700:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8004704:	b9d5      	cbnz	r5, 800473c <__sfp+0x64>
 8004706:	4b16      	ldr	r3, [pc, #88]	; (8004760 <__sfp+0x88>)
 8004708:	60e3      	str	r3, [r4, #12]
 800470a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800470e:	6665      	str	r5, [r4, #100]	; 0x64
 8004710:	f000 f847 	bl	80047a2 <__retarget_lock_init_recursive>
 8004714:	f7ff ff96 	bl	8004644 <__sfp_lock_release>
 8004718:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800471c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8004720:	6025      	str	r5, [r4, #0]
 8004722:	61a5      	str	r5, [r4, #24]
 8004724:	2208      	movs	r2, #8
 8004726:	4629      	mov	r1, r5
 8004728:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800472c:	f7ff fca0 	bl	8004070 <memset>
 8004730:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8004734:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8004738:	4620      	mov	r0, r4
 800473a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800473c:	3468      	adds	r4, #104	; 0x68
 800473e:	e7d9      	b.n	80046f4 <__sfp+0x1c>
 8004740:	2104      	movs	r1, #4
 8004742:	4638      	mov	r0, r7
 8004744:	f7ff ff62 	bl	800460c <__sfmoreglue>
 8004748:	4604      	mov	r4, r0
 800474a:	6030      	str	r0, [r6, #0]
 800474c:	2800      	cmp	r0, #0
 800474e:	d1d5      	bne.n	80046fc <__sfp+0x24>
 8004750:	f7ff ff78 	bl	8004644 <__sfp_lock_release>
 8004754:	230c      	movs	r3, #12
 8004756:	603b      	str	r3, [r7, #0]
 8004758:	e7ee      	b.n	8004738 <__sfp+0x60>
 800475a:	bf00      	nop
 800475c:	08005220 	.word	0x08005220
 8004760:	ffff0001 	.word	0xffff0001

08004764 <_fwalk_reent>:
 8004764:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004768:	4606      	mov	r6, r0
 800476a:	4688      	mov	r8, r1
 800476c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8004770:	2700      	movs	r7, #0
 8004772:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004776:	f1b9 0901 	subs.w	r9, r9, #1
 800477a:	d505      	bpl.n	8004788 <_fwalk_reent+0x24>
 800477c:	6824      	ldr	r4, [r4, #0]
 800477e:	2c00      	cmp	r4, #0
 8004780:	d1f7      	bne.n	8004772 <_fwalk_reent+0xe>
 8004782:	4638      	mov	r0, r7
 8004784:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004788:	89ab      	ldrh	r3, [r5, #12]
 800478a:	2b01      	cmp	r3, #1
 800478c:	d907      	bls.n	800479e <_fwalk_reent+0x3a>
 800478e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004792:	3301      	adds	r3, #1
 8004794:	d003      	beq.n	800479e <_fwalk_reent+0x3a>
 8004796:	4629      	mov	r1, r5
 8004798:	4630      	mov	r0, r6
 800479a:	47c0      	blx	r8
 800479c:	4307      	orrs	r7, r0
 800479e:	3568      	adds	r5, #104	; 0x68
 80047a0:	e7e9      	b.n	8004776 <_fwalk_reent+0x12>

080047a2 <__retarget_lock_init_recursive>:
 80047a2:	4770      	bx	lr

080047a4 <__retarget_lock_acquire_recursive>:
 80047a4:	4770      	bx	lr

080047a6 <__retarget_lock_release_recursive>:
 80047a6:	4770      	bx	lr

080047a8 <__swhatbuf_r>:
 80047a8:	b570      	push	{r4, r5, r6, lr}
 80047aa:	460e      	mov	r6, r1
 80047ac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80047b0:	2900      	cmp	r1, #0
 80047b2:	b096      	sub	sp, #88	; 0x58
 80047b4:	4614      	mov	r4, r2
 80047b6:	461d      	mov	r5, r3
 80047b8:	da08      	bge.n	80047cc <__swhatbuf_r+0x24>
 80047ba:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80047be:	2200      	movs	r2, #0
 80047c0:	602a      	str	r2, [r5, #0]
 80047c2:	061a      	lsls	r2, r3, #24
 80047c4:	d410      	bmi.n	80047e8 <__swhatbuf_r+0x40>
 80047c6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80047ca:	e00e      	b.n	80047ea <__swhatbuf_r+0x42>
 80047cc:	466a      	mov	r2, sp
 80047ce:	f000 fc95 	bl	80050fc <_fstat_r>
 80047d2:	2800      	cmp	r0, #0
 80047d4:	dbf1      	blt.n	80047ba <__swhatbuf_r+0x12>
 80047d6:	9a01      	ldr	r2, [sp, #4]
 80047d8:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80047dc:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80047e0:	425a      	negs	r2, r3
 80047e2:	415a      	adcs	r2, r3
 80047e4:	602a      	str	r2, [r5, #0]
 80047e6:	e7ee      	b.n	80047c6 <__swhatbuf_r+0x1e>
 80047e8:	2340      	movs	r3, #64	; 0x40
 80047ea:	2000      	movs	r0, #0
 80047ec:	6023      	str	r3, [r4, #0]
 80047ee:	b016      	add	sp, #88	; 0x58
 80047f0:	bd70      	pop	{r4, r5, r6, pc}
	...

080047f4 <__smakebuf_r>:
 80047f4:	898b      	ldrh	r3, [r1, #12]
 80047f6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80047f8:	079d      	lsls	r5, r3, #30
 80047fa:	4606      	mov	r6, r0
 80047fc:	460c      	mov	r4, r1
 80047fe:	d507      	bpl.n	8004810 <__smakebuf_r+0x1c>
 8004800:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8004804:	6023      	str	r3, [r4, #0]
 8004806:	6123      	str	r3, [r4, #16]
 8004808:	2301      	movs	r3, #1
 800480a:	6163      	str	r3, [r4, #20]
 800480c:	b002      	add	sp, #8
 800480e:	bd70      	pop	{r4, r5, r6, pc}
 8004810:	ab01      	add	r3, sp, #4
 8004812:	466a      	mov	r2, sp
 8004814:	f7ff ffc8 	bl	80047a8 <__swhatbuf_r>
 8004818:	9900      	ldr	r1, [sp, #0]
 800481a:	4605      	mov	r5, r0
 800481c:	4630      	mov	r0, r6
 800481e:	f000 f895 	bl	800494c <_malloc_r>
 8004822:	b948      	cbnz	r0, 8004838 <__smakebuf_r+0x44>
 8004824:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004828:	059a      	lsls	r2, r3, #22
 800482a:	d4ef      	bmi.n	800480c <__smakebuf_r+0x18>
 800482c:	f023 0303 	bic.w	r3, r3, #3
 8004830:	f043 0302 	orr.w	r3, r3, #2
 8004834:	81a3      	strh	r3, [r4, #12]
 8004836:	e7e3      	b.n	8004800 <__smakebuf_r+0xc>
 8004838:	4b0d      	ldr	r3, [pc, #52]	; (8004870 <__smakebuf_r+0x7c>)
 800483a:	62b3      	str	r3, [r6, #40]	; 0x28
 800483c:	89a3      	ldrh	r3, [r4, #12]
 800483e:	6020      	str	r0, [r4, #0]
 8004840:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004844:	81a3      	strh	r3, [r4, #12]
 8004846:	9b00      	ldr	r3, [sp, #0]
 8004848:	6163      	str	r3, [r4, #20]
 800484a:	9b01      	ldr	r3, [sp, #4]
 800484c:	6120      	str	r0, [r4, #16]
 800484e:	b15b      	cbz	r3, 8004868 <__smakebuf_r+0x74>
 8004850:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004854:	4630      	mov	r0, r6
 8004856:	f000 fc63 	bl	8005120 <_isatty_r>
 800485a:	b128      	cbz	r0, 8004868 <__smakebuf_r+0x74>
 800485c:	89a3      	ldrh	r3, [r4, #12]
 800485e:	f023 0303 	bic.w	r3, r3, #3
 8004862:	f043 0301 	orr.w	r3, r3, #1
 8004866:	81a3      	strh	r3, [r4, #12]
 8004868:	89a0      	ldrh	r0, [r4, #12]
 800486a:	4305      	orrs	r5, r0
 800486c:	81a5      	strh	r5, [r4, #12]
 800486e:	e7cd      	b.n	800480c <__smakebuf_r+0x18>
 8004870:	08004601 	.word	0x08004601

08004874 <_free_r>:
 8004874:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8004876:	2900      	cmp	r1, #0
 8004878:	d044      	beq.n	8004904 <_free_r+0x90>
 800487a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800487e:	9001      	str	r0, [sp, #4]
 8004880:	2b00      	cmp	r3, #0
 8004882:	f1a1 0404 	sub.w	r4, r1, #4
 8004886:	bfb8      	it	lt
 8004888:	18e4      	addlt	r4, r4, r3
 800488a:	f000 fc6b 	bl	8005164 <__malloc_lock>
 800488e:	4a1e      	ldr	r2, [pc, #120]	; (8004908 <_free_r+0x94>)
 8004890:	9801      	ldr	r0, [sp, #4]
 8004892:	6813      	ldr	r3, [r2, #0]
 8004894:	b933      	cbnz	r3, 80048a4 <_free_r+0x30>
 8004896:	6063      	str	r3, [r4, #4]
 8004898:	6014      	str	r4, [r2, #0]
 800489a:	b003      	add	sp, #12
 800489c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80048a0:	f000 bc66 	b.w	8005170 <__malloc_unlock>
 80048a4:	42a3      	cmp	r3, r4
 80048a6:	d908      	bls.n	80048ba <_free_r+0x46>
 80048a8:	6825      	ldr	r5, [r4, #0]
 80048aa:	1961      	adds	r1, r4, r5
 80048ac:	428b      	cmp	r3, r1
 80048ae:	bf01      	itttt	eq
 80048b0:	6819      	ldreq	r1, [r3, #0]
 80048b2:	685b      	ldreq	r3, [r3, #4]
 80048b4:	1949      	addeq	r1, r1, r5
 80048b6:	6021      	streq	r1, [r4, #0]
 80048b8:	e7ed      	b.n	8004896 <_free_r+0x22>
 80048ba:	461a      	mov	r2, r3
 80048bc:	685b      	ldr	r3, [r3, #4]
 80048be:	b10b      	cbz	r3, 80048c4 <_free_r+0x50>
 80048c0:	42a3      	cmp	r3, r4
 80048c2:	d9fa      	bls.n	80048ba <_free_r+0x46>
 80048c4:	6811      	ldr	r1, [r2, #0]
 80048c6:	1855      	adds	r5, r2, r1
 80048c8:	42a5      	cmp	r5, r4
 80048ca:	d10b      	bne.n	80048e4 <_free_r+0x70>
 80048cc:	6824      	ldr	r4, [r4, #0]
 80048ce:	4421      	add	r1, r4
 80048d0:	1854      	adds	r4, r2, r1
 80048d2:	42a3      	cmp	r3, r4
 80048d4:	6011      	str	r1, [r2, #0]
 80048d6:	d1e0      	bne.n	800489a <_free_r+0x26>
 80048d8:	681c      	ldr	r4, [r3, #0]
 80048da:	685b      	ldr	r3, [r3, #4]
 80048dc:	6053      	str	r3, [r2, #4]
 80048de:	4421      	add	r1, r4
 80048e0:	6011      	str	r1, [r2, #0]
 80048e2:	e7da      	b.n	800489a <_free_r+0x26>
 80048e4:	d902      	bls.n	80048ec <_free_r+0x78>
 80048e6:	230c      	movs	r3, #12
 80048e8:	6003      	str	r3, [r0, #0]
 80048ea:	e7d6      	b.n	800489a <_free_r+0x26>
 80048ec:	6825      	ldr	r5, [r4, #0]
 80048ee:	1961      	adds	r1, r4, r5
 80048f0:	428b      	cmp	r3, r1
 80048f2:	bf04      	itt	eq
 80048f4:	6819      	ldreq	r1, [r3, #0]
 80048f6:	685b      	ldreq	r3, [r3, #4]
 80048f8:	6063      	str	r3, [r4, #4]
 80048fa:	bf04      	itt	eq
 80048fc:	1949      	addeq	r1, r1, r5
 80048fe:	6021      	streq	r1, [r4, #0]
 8004900:	6054      	str	r4, [r2, #4]
 8004902:	e7ca      	b.n	800489a <_free_r+0x26>
 8004904:	b003      	add	sp, #12
 8004906:	bd30      	pop	{r4, r5, pc}
 8004908:	20000124 	.word	0x20000124

0800490c <sbrk_aligned>:
 800490c:	b570      	push	{r4, r5, r6, lr}
 800490e:	4e0e      	ldr	r6, [pc, #56]	; (8004948 <sbrk_aligned+0x3c>)
 8004910:	460c      	mov	r4, r1
 8004912:	6831      	ldr	r1, [r6, #0]
 8004914:	4605      	mov	r5, r0
 8004916:	b911      	cbnz	r1, 800491e <sbrk_aligned+0x12>
 8004918:	f000 fb7a 	bl	8005010 <_sbrk_r>
 800491c:	6030      	str	r0, [r6, #0]
 800491e:	4621      	mov	r1, r4
 8004920:	4628      	mov	r0, r5
 8004922:	f000 fb75 	bl	8005010 <_sbrk_r>
 8004926:	1c43      	adds	r3, r0, #1
 8004928:	d00a      	beq.n	8004940 <sbrk_aligned+0x34>
 800492a:	1cc4      	adds	r4, r0, #3
 800492c:	f024 0403 	bic.w	r4, r4, #3
 8004930:	42a0      	cmp	r0, r4
 8004932:	d007      	beq.n	8004944 <sbrk_aligned+0x38>
 8004934:	1a21      	subs	r1, r4, r0
 8004936:	4628      	mov	r0, r5
 8004938:	f000 fb6a 	bl	8005010 <_sbrk_r>
 800493c:	3001      	adds	r0, #1
 800493e:	d101      	bne.n	8004944 <sbrk_aligned+0x38>
 8004940:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8004944:	4620      	mov	r0, r4
 8004946:	bd70      	pop	{r4, r5, r6, pc}
 8004948:	20000128 	.word	0x20000128

0800494c <_malloc_r>:
 800494c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004950:	1ccd      	adds	r5, r1, #3
 8004952:	f025 0503 	bic.w	r5, r5, #3
 8004956:	3508      	adds	r5, #8
 8004958:	2d0c      	cmp	r5, #12
 800495a:	bf38      	it	cc
 800495c:	250c      	movcc	r5, #12
 800495e:	2d00      	cmp	r5, #0
 8004960:	4607      	mov	r7, r0
 8004962:	db01      	blt.n	8004968 <_malloc_r+0x1c>
 8004964:	42a9      	cmp	r1, r5
 8004966:	d905      	bls.n	8004974 <_malloc_r+0x28>
 8004968:	230c      	movs	r3, #12
 800496a:	603b      	str	r3, [r7, #0]
 800496c:	2600      	movs	r6, #0
 800496e:	4630      	mov	r0, r6
 8004970:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004974:	4e2e      	ldr	r6, [pc, #184]	; (8004a30 <_malloc_r+0xe4>)
 8004976:	f000 fbf5 	bl	8005164 <__malloc_lock>
 800497a:	6833      	ldr	r3, [r6, #0]
 800497c:	461c      	mov	r4, r3
 800497e:	bb34      	cbnz	r4, 80049ce <_malloc_r+0x82>
 8004980:	4629      	mov	r1, r5
 8004982:	4638      	mov	r0, r7
 8004984:	f7ff ffc2 	bl	800490c <sbrk_aligned>
 8004988:	1c43      	adds	r3, r0, #1
 800498a:	4604      	mov	r4, r0
 800498c:	d14d      	bne.n	8004a2a <_malloc_r+0xde>
 800498e:	6834      	ldr	r4, [r6, #0]
 8004990:	4626      	mov	r6, r4
 8004992:	2e00      	cmp	r6, #0
 8004994:	d140      	bne.n	8004a18 <_malloc_r+0xcc>
 8004996:	6823      	ldr	r3, [r4, #0]
 8004998:	4631      	mov	r1, r6
 800499a:	4638      	mov	r0, r7
 800499c:	eb04 0803 	add.w	r8, r4, r3
 80049a0:	f000 fb36 	bl	8005010 <_sbrk_r>
 80049a4:	4580      	cmp	r8, r0
 80049a6:	d13a      	bne.n	8004a1e <_malloc_r+0xd2>
 80049a8:	6821      	ldr	r1, [r4, #0]
 80049aa:	3503      	adds	r5, #3
 80049ac:	1a6d      	subs	r5, r5, r1
 80049ae:	f025 0503 	bic.w	r5, r5, #3
 80049b2:	3508      	adds	r5, #8
 80049b4:	2d0c      	cmp	r5, #12
 80049b6:	bf38      	it	cc
 80049b8:	250c      	movcc	r5, #12
 80049ba:	4629      	mov	r1, r5
 80049bc:	4638      	mov	r0, r7
 80049be:	f7ff ffa5 	bl	800490c <sbrk_aligned>
 80049c2:	3001      	adds	r0, #1
 80049c4:	d02b      	beq.n	8004a1e <_malloc_r+0xd2>
 80049c6:	6823      	ldr	r3, [r4, #0]
 80049c8:	442b      	add	r3, r5
 80049ca:	6023      	str	r3, [r4, #0]
 80049cc:	e00e      	b.n	80049ec <_malloc_r+0xa0>
 80049ce:	6822      	ldr	r2, [r4, #0]
 80049d0:	1b52      	subs	r2, r2, r5
 80049d2:	d41e      	bmi.n	8004a12 <_malloc_r+0xc6>
 80049d4:	2a0b      	cmp	r2, #11
 80049d6:	d916      	bls.n	8004a06 <_malloc_r+0xba>
 80049d8:	1961      	adds	r1, r4, r5
 80049da:	42a3      	cmp	r3, r4
 80049dc:	6025      	str	r5, [r4, #0]
 80049de:	bf18      	it	ne
 80049e0:	6059      	strne	r1, [r3, #4]
 80049e2:	6863      	ldr	r3, [r4, #4]
 80049e4:	bf08      	it	eq
 80049e6:	6031      	streq	r1, [r6, #0]
 80049e8:	5162      	str	r2, [r4, r5]
 80049ea:	604b      	str	r3, [r1, #4]
 80049ec:	4638      	mov	r0, r7
 80049ee:	f104 060b 	add.w	r6, r4, #11
 80049f2:	f000 fbbd 	bl	8005170 <__malloc_unlock>
 80049f6:	f026 0607 	bic.w	r6, r6, #7
 80049fa:	1d23      	adds	r3, r4, #4
 80049fc:	1af2      	subs	r2, r6, r3
 80049fe:	d0b6      	beq.n	800496e <_malloc_r+0x22>
 8004a00:	1b9b      	subs	r3, r3, r6
 8004a02:	50a3      	str	r3, [r4, r2]
 8004a04:	e7b3      	b.n	800496e <_malloc_r+0x22>
 8004a06:	6862      	ldr	r2, [r4, #4]
 8004a08:	42a3      	cmp	r3, r4
 8004a0a:	bf0c      	ite	eq
 8004a0c:	6032      	streq	r2, [r6, #0]
 8004a0e:	605a      	strne	r2, [r3, #4]
 8004a10:	e7ec      	b.n	80049ec <_malloc_r+0xa0>
 8004a12:	4623      	mov	r3, r4
 8004a14:	6864      	ldr	r4, [r4, #4]
 8004a16:	e7b2      	b.n	800497e <_malloc_r+0x32>
 8004a18:	4634      	mov	r4, r6
 8004a1a:	6876      	ldr	r6, [r6, #4]
 8004a1c:	e7b9      	b.n	8004992 <_malloc_r+0x46>
 8004a1e:	230c      	movs	r3, #12
 8004a20:	603b      	str	r3, [r7, #0]
 8004a22:	4638      	mov	r0, r7
 8004a24:	f000 fba4 	bl	8005170 <__malloc_unlock>
 8004a28:	e7a1      	b.n	800496e <_malloc_r+0x22>
 8004a2a:	6025      	str	r5, [r4, #0]
 8004a2c:	e7de      	b.n	80049ec <_malloc_r+0xa0>
 8004a2e:	bf00      	nop
 8004a30:	20000124 	.word	0x20000124

08004a34 <__sfputc_r>:
 8004a34:	6893      	ldr	r3, [r2, #8]
 8004a36:	3b01      	subs	r3, #1
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	b410      	push	{r4}
 8004a3c:	6093      	str	r3, [r2, #8]
 8004a3e:	da08      	bge.n	8004a52 <__sfputc_r+0x1e>
 8004a40:	6994      	ldr	r4, [r2, #24]
 8004a42:	42a3      	cmp	r3, r4
 8004a44:	db01      	blt.n	8004a4a <__sfputc_r+0x16>
 8004a46:	290a      	cmp	r1, #10
 8004a48:	d103      	bne.n	8004a52 <__sfputc_r+0x1e>
 8004a4a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004a4e:	f7ff bc31 	b.w	80042b4 <__swbuf_r>
 8004a52:	6813      	ldr	r3, [r2, #0]
 8004a54:	1c58      	adds	r0, r3, #1
 8004a56:	6010      	str	r0, [r2, #0]
 8004a58:	7019      	strb	r1, [r3, #0]
 8004a5a:	4608      	mov	r0, r1
 8004a5c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004a60:	4770      	bx	lr

08004a62 <__sfputs_r>:
 8004a62:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004a64:	4606      	mov	r6, r0
 8004a66:	460f      	mov	r7, r1
 8004a68:	4614      	mov	r4, r2
 8004a6a:	18d5      	adds	r5, r2, r3
 8004a6c:	42ac      	cmp	r4, r5
 8004a6e:	d101      	bne.n	8004a74 <__sfputs_r+0x12>
 8004a70:	2000      	movs	r0, #0
 8004a72:	e007      	b.n	8004a84 <__sfputs_r+0x22>
 8004a74:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004a78:	463a      	mov	r2, r7
 8004a7a:	4630      	mov	r0, r6
 8004a7c:	f7ff ffda 	bl	8004a34 <__sfputc_r>
 8004a80:	1c43      	adds	r3, r0, #1
 8004a82:	d1f3      	bne.n	8004a6c <__sfputs_r+0xa>
 8004a84:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08004a88 <_vfiprintf_r>:
 8004a88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004a8c:	460d      	mov	r5, r1
 8004a8e:	b09d      	sub	sp, #116	; 0x74
 8004a90:	4614      	mov	r4, r2
 8004a92:	4698      	mov	r8, r3
 8004a94:	4606      	mov	r6, r0
 8004a96:	b118      	cbz	r0, 8004aa0 <_vfiprintf_r+0x18>
 8004a98:	6983      	ldr	r3, [r0, #24]
 8004a9a:	b90b      	cbnz	r3, 8004aa0 <_vfiprintf_r+0x18>
 8004a9c:	f7ff fde4 	bl	8004668 <__sinit>
 8004aa0:	4b89      	ldr	r3, [pc, #548]	; (8004cc8 <_vfiprintf_r+0x240>)
 8004aa2:	429d      	cmp	r5, r3
 8004aa4:	d11b      	bne.n	8004ade <_vfiprintf_r+0x56>
 8004aa6:	6875      	ldr	r5, [r6, #4]
 8004aa8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004aaa:	07d9      	lsls	r1, r3, #31
 8004aac:	d405      	bmi.n	8004aba <_vfiprintf_r+0x32>
 8004aae:	89ab      	ldrh	r3, [r5, #12]
 8004ab0:	059a      	lsls	r2, r3, #22
 8004ab2:	d402      	bmi.n	8004aba <_vfiprintf_r+0x32>
 8004ab4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004ab6:	f7ff fe75 	bl	80047a4 <__retarget_lock_acquire_recursive>
 8004aba:	89ab      	ldrh	r3, [r5, #12]
 8004abc:	071b      	lsls	r3, r3, #28
 8004abe:	d501      	bpl.n	8004ac4 <_vfiprintf_r+0x3c>
 8004ac0:	692b      	ldr	r3, [r5, #16]
 8004ac2:	b9eb      	cbnz	r3, 8004b00 <_vfiprintf_r+0x78>
 8004ac4:	4629      	mov	r1, r5
 8004ac6:	4630      	mov	r0, r6
 8004ac8:	f7ff fc46 	bl	8004358 <__swsetup_r>
 8004acc:	b1c0      	cbz	r0, 8004b00 <_vfiprintf_r+0x78>
 8004ace:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004ad0:	07dc      	lsls	r4, r3, #31
 8004ad2:	d50e      	bpl.n	8004af2 <_vfiprintf_r+0x6a>
 8004ad4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004ad8:	b01d      	add	sp, #116	; 0x74
 8004ada:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004ade:	4b7b      	ldr	r3, [pc, #492]	; (8004ccc <_vfiprintf_r+0x244>)
 8004ae0:	429d      	cmp	r5, r3
 8004ae2:	d101      	bne.n	8004ae8 <_vfiprintf_r+0x60>
 8004ae4:	68b5      	ldr	r5, [r6, #8]
 8004ae6:	e7df      	b.n	8004aa8 <_vfiprintf_r+0x20>
 8004ae8:	4b79      	ldr	r3, [pc, #484]	; (8004cd0 <_vfiprintf_r+0x248>)
 8004aea:	429d      	cmp	r5, r3
 8004aec:	bf08      	it	eq
 8004aee:	68f5      	ldreq	r5, [r6, #12]
 8004af0:	e7da      	b.n	8004aa8 <_vfiprintf_r+0x20>
 8004af2:	89ab      	ldrh	r3, [r5, #12]
 8004af4:	0598      	lsls	r0, r3, #22
 8004af6:	d4ed      	bmi.n	8004ad4 <_vfiprintf_r+0x4c>
 8004af8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004afa:	f7ff fe54 	bl	80047a6 <__retarget_lock_release_recursive>
 8004afe:	e7e9      	b.n	8004ad4 <_vfiprintf_r+0x4c>
 8004b00:	2300      	movs	r3, #0
 8004b02:	9309      	str	r3, [sp, #36]	; 0x24
 8004b04:	2320      	movs	r3, #32
 8004b06:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004b0a:	f8cd 800c 	str.w	r8, [sp, #12]
 8004b0e:	2330      	movs	r3, #48	; 0x30
 8004b10:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8004cd4 <_vfiprintf_r+0x24c>
 8004b14:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004b18:	f04f 0901 	mov.w	r9, #1
 8004b1c:	4623      	mov	r3, r4
 8004b1e:	469a      	mov	sl, r3
 8004b20:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004b24:	b10a      	cbz	r2, 8004b2a <_vfiprintf_r+0xa2>
 8004b26:	2a25      	cmp	r2, #37	; 0x25
 8004b28:	d1f9      	bne.n	8004b1e <_vfiprintf_r+0x96>
 8004b2a:	ebba 0b04 	subs.w	fp, sl, r4
 8004b2e:	d00b      	beq.n	8004b48 <_vfiprintf_r+0xc0>
 8004b30:	465b      	mov	r3, fp
 8004b32:	4622      	mov	r2, r4
 8004b34:	4629      	mov	r1, r5
 8004b36:	4630      	mov	r0, r6
 8004b38:	f7ff ff93 	bl	8004a62 <__sfputs_r>
 8004b3c:	3001      	adds	r0, #1
 8004b3e:	f000 80aa 	beq.w	8004c96 <_vfiprintf_r+0x20e>
 8004b42:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004b44:	445a      	add	r2, fp
 8004b46:	9209      	str	r2, [sp, #36]	; 0x24
 8004b48:	f89a 3000 	ldrb.w	r3, [sl]
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	f000 80a2 	beq.w	8004c96 <_vfiprintf_r+0x20e>
 8004b52:	2300      	movs	r3, #0
 8004b54:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004b58:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004b5c:	f10a 0a01 	add.w	sl, sl, #1
 8004b60:	9304      	str	r3, [sp, #16]
 8004b62:	9307      	str	r3, [sp, #28]
 8004b64:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004b68:	931a      	str	r3, [sp, #104]	; 0x68
 8004b6a:	4654      	mov	r4, sl
 8004b6c:	2205      	movs	r2, #5
 8004b6e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004b72:	4858      	ldr	r0, [pc, #352]	; (8004cd4 <_vfiprintf_r+0x24c>)
 8004b74:	f7fb fb34 	bl	80001e0 <memchr>
 8004b78:	9a04      	ldr	r2, [sp, #16]
 8004b7a:	b9d8      	cbnz	r0, 8004bb4 <_vfiprintf_r+0x12c>
 8004b7c:	06d1      	lsls	r1, r2, #27
 8004b7e:	bf44      	itt	mi
 8004b80:	2320      	movmi	r3, #32
 8004b82:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004b86:	0713      	lsls	r3, r2, #28
 8004b88:	bf44      	itt	mi
 8004b8a:	232b      	movmi	r3, #43	; 0x2b
 8004b8c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004b90:	f89a 3000 	ldrb.w	r3, [sl]
 8004b94:	2b2a      	cmp	r3, #42	; 0x2a
 8004b96:	d015      	beq.n	8004bc4 <_vfiprintf_r+0x13c>
 8004b98:	9a07      	ldr	r2, [sp, #28]
 8004b9a:	4654      	mov	r4, sl
 8004b9c:	2000      	movs	r0, #0
 8004b9e:	f04f 0c0a 	mov.w	ip, #10
 8004ba2:	4621      	mov	r1, r4
 8004ba4:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004ba8:	3b30      	subs	r3, #48	; 0x30
 8004baa:	2b09      	cmp	r3, #9
 8004bac:	d94e      	bls.n	8004c4c <_vfiprintf_r+0x1c4>
 8004bae:	b1b0      	cbz	r0, 8004bde <_vfiprintf_r+0x156>
 8004bb0:	9207      	str	r2, [sp, #28]
 8004bb2:	e014      	b.n	8004bde <_vfiprintf_r+0x156>
 8004bb4:	eba0 0308 	sub.w	r3, r0, r8
 8004bb8:	fa09 f303 	lsl.w	r3, r9, r3
 8004bbc:	4313      	orrs	r3, r2
 8004bbe:	9304      	str	r3, [sp, #16]
 8004bc0:	46a2      	mov	sl, r4
 8004bc2:	e7d2      	b.n	8004b6a <_vfiprintf_r+0xe2>
 8004bc4:	9b03      	ldr	r3, [sp, #12]
 8004bc6:	1d19      	adds	r1, r3, #4
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	9103      	str	r1, [sp, #12]
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	bfbb      	ittet	lt
 8004bd0:	425b      	neglt	r3, r3
 8004bd2:	f042 0202 	orrlt.w	r2, r2, #2
 8004bd6:	9307      	strge	r3, [sp, #28]
 8004bd8:	9307      	strlt	r3, [sp, #28]
 8004bda:	bfb8      	it	lt
 8004bdc:	9204      	strlt	r2, [sp, #16]
 8004bde:	7823      	ldrb	r3, [r4, #0]
 8004be0:	2b2e      	cmp	r3, #46	; 0x2e
 8004be2:	d10c      	bne.n	8004bfe <_vfiprintf_r+0x176>
 8004be4:	7863      	ldrb	r3, [r4, #1]
 8004be6:	2b2a      	cmp	r3, #42	; 0x2a
 8004be8:	d135      	bne.n	8004c56 <_vfiprintf_r+0x1ce>
 8004bea:	9b03      	ldr	r3, [sp, #12]
 8004bec:	1d1a      	adds	r2, r3, #4
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	9203      	str	r2, [sp, #12]
 8004bf2:	2b00      	cmp	r3, #0
 8004bf4:	bfb8      	it	lt
 8004bf6:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8004bfa:	3402      	adds	r4, #2
 8004bfc:	9305      	str	r3, [sp, #20]
 8004bfe:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8004ce4 <_vfiprintf_r+0x25c>
 8004c02:	7821      	ldrb	r1, [r4, #0]
 8004c04:	2203      	movs	r2, #3
 8004c06:	4650      	mov	r0, sl
 8004c08:	f7fb faea 	bl	80001e0 <memchr>
 8004c0c:	b140      	cbz	r0, 8004c20 <_vfiprintf_r+0x198>
 8004c0e:	2340      	movs	r3, #64	; 0x40
 8004c10:	eba0 000a 	sub.w	r0, r0, sl
 8004c14:	fa03 f000 	lsl.w	r0, r3, r0
 8004c18:	9b04      	ldr	r3, [sp, #16]
 8004c1a:	4303      	orrs	r3, r0
 8004c1c:	3401      	adds	r4, #1
 8004c1e:	9304      	str	r3, [sp, #16]
 8004c20:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004c24:	482c      	ldr	r0, [pc, #176]	; (8004cd8 <_vfiprintf_r+0x250>)
 8004c26:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004c2a:	2206      	movs	r2, #6
 8004c2c:	f7fb fad8 	bl	80001e0 <memchr>
 8004c30:	2800      	cmp	r0, #0
 8004c32:	d03f      	beq.n	8004cb4 <_vfiprintf_r+0x22c>
 8004c34:	4b29      	ldr	r3, [pc, #164]	; (8004cdc <_vfiprintf_r+0x254>)
 8004c36:	bb1b      	cbnz	r3, 8004c80 <_vfiprintf_r+0x1f8>
 8004c38:	9b03      	ldr	r3, [sp, #12]
 8004c3a:	3307      	adds	r3, #7
 8004c3c:	f023 0307 	bic.w	r3, r3, #7
 8004c40:	3308      	adds	r3, #8
 8004c42:	9303      	str	r3, [sp, #12]
 8004c44:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004c46:	443b      	add	r3, r7
 8004c48:	9309      	str	r3, [sp, #36]	; 0x24
 8004c4a:	e767      	b.n	8004b1c <_vfiprintf_r+0x94>
 8004c4c:	fb0c 3202 	mla	r2, ip, r2, r3
 8004c50:	460c      	mov	r4, r1
 8004c52:	2001      	movs	r0, #1
 8004c54:	e7a5      	b.n	8004ba2 <_vfiprintf_r+0x11a>
 8004c56:	2300      	movs	r3, #0
 8004c58:	3401      	adds	r4, #1
 8004c5a:	9305      	str	r3, [sp, #20]
 8004c5c:	4619      	mov	r1, r3
 8004c5e:	f04f 0c0a 	mov.w	ip, #10
 8004c62:	4620      	mov	r0, r4
 8004c64:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004c68:	3a30      	subs	r2, #48	; 0x30
 8004c6a:	2a09      	cmp	r2, #9
 8004c6c:	d903      	bls.n	8004c76 <_vfiprintf_r+0x1ee>
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	d0c5      	beq.n	8004bfe <_vfiprintf_r+0x176>
 8004c72:	9105      	str	r1, [sp, #20]
 8004c74:	e7c3      	b.n	8004bfe <_vfiprintf_r+0x176>
 8004c76:	fb0c 2101 	mla	r1, ip, r1, r2
 8004c7a:	4604      	mov	r4, r0
 8004c7c:	2301      	movs	r3, #1
 8004c7e:	e7f0      	b.n	8004c62 <_vfiprintf_r+0x1da>
 8004c80:	ab03      	add	r3, sp, #12
 8004c82:	9300      	str	r3, [sp, #0]
 8004c84:	462a      	mov	r2, r5
 8004c86:	4b16      	ldr	r3, [pc, #88]	; (8004ce0 <_vfiprintf_r+0x258>)
 8004c88:	a904      	add	r1, sp, #16
 8004c8a:	4630      	mov	r0, r6
 8004c8c:	f3af 8000 	nop.w
 8004c90:	4607      	mov	r7, r0
 8004c92:	1c78      	adds	r0, r7, #1
 8004c94:	d1d6      	bne.n	8004c44 <_vfiprintf_r+0x1bc>
 8004c96:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004c98:	07d9      	lsls	r1, r3, #31
 8004c9a:	d405      	bmi.n	8004ca8 <_vfiprintf_r+0x220>
 8004c9c:	89ab      	ldrh	r3, [r5, #12]
 8004c9e:	059a      	lsls	r2, r3, #22
 8004ca0:	d402      	bmi.n	8004ca8 <_vfiprintf_r+0x220>
 8004ca2:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004ca4:	f7ff fd7f 	bl	80047a6 <__retarget_lock_release_recursive>
 8004ca8:	89ab      	ldrh	r3, [r5, #12]
 8004caa:	065b      	lsls	r3, r3, #25
 8004cac:	f53f af12 	bmi.w	8004ad4 <_vfiprintf_r+0x4c>
 8004cb0:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004cb2:	e711      	b.n	8004ad8 <_vfiprintf_r+0x50>
 8004cb4:	ab03      	add	r3, sp, #12
 8004cb6:	9300      	str	r3, [sp, #0]
 8004cb8:	462a      	mov	r2, r5
 8004cba:	4b09      	ldr	r3, [pc, #36]	; (8004ce0 <_vfiprintf_r+0x258>)
 8004cbc:	a904      	add	r1, sp, #16
 8004cbe:	4630      	mov	r0, r6
 8004cc0:	f000 f880 	bl	8004dc4 <_printf_i>
 8004cc4:	e7e4      	b.n	8004c90 <_vfiprintf_r+0x208>
 8004cc6:	bf00      	nop
 8004cc8:	08005348 	.word	0x08005348
 8004ccc:	08005368 	.word	0x08005368
 8004cd0:	08005328 	.word	0x08005328
 8004cd4:	08005388 	.word	0x08005388
 8004cd8:	08005392 	.word	0x08005392
 8004cdc:	00000000 	.word	0x00000000
 8004ce0:	08004a63 	.word	0x08004a63
 8004ce4:	0800538e 	.word	0x0800538e

08004ce8 <_printf_common>:
 8004ce8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004cec:	4616      	mov	r6, r2
 8004cee:	4699      	mov	r9, r3
 8004cf0:	688a      	ldr	r2, [r1, #8]
 8004cf2:	690b      	ldr	r3, [r1, #16]
 8004cf4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004cf8:	4293      	cmp	r3, r2
 8004cfa:	bfb8      	it	lt
 8004cfc:	4613      	movlt	r3, r2
 8004cfe:	6033      	str	r3, [r6, #0]
 8004d00:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004d04:	4607      	mov	r7, r0
 8004d06:	460c      	mov	r4, r1
 8004d08:	b10a      	cbz	r2, 8004d0e <_printf_common+0x26>
 8004d0a:	3301      	adds	r3, #1
 8004d0c:	6033      	str	r3, [r6, #0]
 8004d0e:	6823      	ldr	r3, [r4, #0]
 8004d10:	0699      	lsls	r1, r3, #26
 8004d12:	bf42      	ittt	mi
 8004d14:	6833      	ldrmi	r3, [r6, #0]
 8004d16:	3302      	addmi	r3, #2
 8004d18:	6033      	strmi	r3, [r6, #0]
 8004d1a:	6825      	ldr	r5, [r4, #0]
 8004d1c:	f015 0506 	ands.w	r5, r5, #6
 8004d20:	d106      	bne.n	8004d30 <_printf_common+0x48>
 8004d22:	f104 0a19 	add.w	sl, r4, #25
 8004d26:	68e3      	ldr	r3, [r4, #12]
 8004d28:	6832      	ldr	r2, [r6, #0]
 8004d2a:	1a9b      	subs	r3, r3, r2
 8004d2c:	42ab      	cmp	r3, r5
 8004d2e:	dc26      	bgt.n	8004d7e <_printf_common+0x96>
 8004d30:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004d34:	1e13      	subs	r3, r2, #0
 8004d36:	6822      	ldr	r2, [r4, #0]
 8004d38:	bf18      	it	ne
 8004d3a:	2301      	movne	r3, #1
 8004d3c:	0692      	lsls	r2, r2, #26
 8004d3e:	d42b      	bmi.n	8004d98 <_printf_common+0xb0>
 8004d40:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004d44:	4649      	mov	r1, r9
 8004d46:	4638      	mov	r0, r7
 8004d48:	47c0      	blx	r8
 8004d4a:	3001      	adds	r0, #1
 8004d4c:	d01e      	beq.n	8004d8c <_printf_common+0xa4>
 8004d4e:	6823      	ldr	r3, [r4, #0]
 8004d50:	68e5      	ldr	r5, [r4, #12]
 8004d52:	6832      	ldr	r2, [r6, #0]
 8004d54:	f003 0306 	and.w	r3, r3, #6
 8004d58:	2b04      	cmp	r3, #4
 8004d5a:	bf08      	it	eq
 8004d5c:	1aad      	subeq	r5, r5, r2
 8004d5e:	68a3      	ldr	r3, [r4, #8]
 8004d60:	6922      	ldr	r2, [r4, #16]
 8004d62:	bf0c      	ite	eq
 8004d64:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004d68:	2500      	movne	r5, #0
 8004d6a:	4293      	cmp	r3, r2
 8004d6c:	bfc4      	itt	gt
 8004d6e:	1a9b      	subgt	r3, r3, r2
 8004d70:	18ed      	addgt	r5, r5, r3
 8004d72:	2600      	movs	r6, #0
 8004d74:	341a      	adds	r4, #26
 8004d76:	42b5      	cmp	r5, r6
 8004d78:	d11a      	bne.n	8004db0 <_printf_common+0xc8>
 8004d7a:	2000      	movs	r0, #0
 8004d7c:	e008      	b.n	8004d90 <_printf_common+0xa8>
 8004d7e:	2301      	movs	r3, #1
 8004d80:	4652      	mov	r2, sl
 8004d82:	4649      	mov	r1, r9
 8004d84:	4638      	mov	r0, r7
 8004d86:	47c0      	blx	r8
 8004d88:	3001      	adds	r0, #1
 8004d8a:	d103      	bne.n	8004d94 <_printf_common+0xac>
 8004d8c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004d90:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004d94:	3501      	adds	r5, #1
 8004d96:	e7c6      	b.n	8004d26 <_printf_common+0x3e>
 8004d98:	18e1      	adds	r1, r4, r3
 8004d9a:	1c5a      	adds	r2, r3, #1
 8004d9c:	2030      	movs	r0, #48	; 0x30
 8004d9e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004da2:	4422      	add	r2, r4
 8004da4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004da8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004dac:	3302      	adds	r3, #2
 8004dae:	e7c7      	b.n	8004d40 <_printf_common+0x58>
 8004db0:	2301      	movs	r3, #1
 8004db2:	4622      	mov	r2, r4
 8004db4:	4649      	mov	r1, r9
 8004db6:	4638      	mov	r0, r7
 8004db8:	47c0      	blx	r8
 8004dba:	3001      	adds	r0, #1
 8004dbc:	d0e6      	beq.n	8004d8c <_printf_common+0xa4>
 8004dbe:	3601      	adds	r6, #1
 8004dc0:	e7d9      	b.n	8004d76 <_printf_common+0x8e>
	...

08004dc4 <_printf_i>:
 8004dc4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004dc8:	7e0f      	ldrb	r7, [r1, #24]
 8004dca:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8004dcc:	2f78      	cmp	r7, #120	; 0x78
 8004dce:	4691      	mov	r9, r2
 8004dd0:	4680      	mov	r8, r0
 8004dd2:	460c      	mov	r4, r1
 8004dd4:	469a      	mov	sl, r3
 8004dd6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8004dda:	d807      	bhi.n	8004dec <_printf_i+0x28>
 8004ddc:	2f62      	cmp	r7, #98	; 0x62
 8004dde:	d80a      	bhi.n	8004df6 <_printf_i+0x32>
 8004de0:	2f00      	cmp	r7, #0
 8004de2:	f000 80d8 	beq.w	8004f96 <_printf_i+0x1d2>
 8004de6:	2f58      	cmp	r7, #88	; 0x58
 8004de8:	f000 80a3 	beq.w	8004f32 <_printf_i+0x16e>
 8004dec:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004df0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004df4:	e03a      	b.n	8004e6c <_printf_i+0xa8>
 8004df6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004dfa:	2b15      	cmp	r3, #21
 8004dfc:	d8f6      	bhi.n	8004dec <_printf_i+0x28>
 8004dfe:	a101      	add	r1, pc, #4	; (adr r1, 8004e04 <_printf_i+0x40>)
 8004e00:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004e04:	08004e5d 	.word	0x08004e5d
 8004e08:	08004e71 	.word	0x08004e71
 8004e0c:	08004ded 	.word	0x08004ded
 8004e10:	08004ded 	.word	0x08004ded
 8004e14:	08004ded 	.word	0x08004ded
 8004e18:	08004ded 	.word	0x08004ded
 8004e1c:	08004e71 	.word	0x08004e71
 8004e20:	08004ded 	.word	0x08004ded
 8004e24:	08004ded 	.word	0x08004ded
 8004e28:	08004ded 	.word	0x08004ded
 8004e2c:	08004ded 	.word	0x08004ded
 8004e30:	08004f7d 	.word	0x08004f7d
 8004e34:	08004ea1 	.word	0x08004ea1
 8004e38:	08004f5f 	.word	0x08004f5f
 8004e3c:	08004ded 	.word	0x08004ded
 8004e40:	08004ded 	.word	0x08004ded
 8004e44:	08004f9f 	.word	0x08004f9f
 8004e48:	08004ded 	.word	0x08004ded
 8004e4c:	08004ea1 	.word	0x08004ea1
 8004e50:	08004ded 	.word	0x08004ded
 8004e54:	08004ded 	.word	0x08004ded
 8004e58:	08004f67 	.word	0x08004f67
 8004e5c:	682b      	ldr	r3, [r5, #0]
 8004e5e:	1d1a      	adds	r2, r3, #4
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	602a      	str	r2, [r5, #0]
 8004e64:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004e68:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004e6c:	2301      	movs	r3, #1
 8004e6e:	e0a3      	b.n	8004fb8 <_printf_i+0x1f4>
 8004e70:	6820      	ldr	r0, [r4, #0]
 8004e72:	6829      	ldr	r1, [r5, #0]
 8004e74:	0606      	lsls	r6, r0, #24
 8004e76:	f101 0304 	add.w	r3, r1, #4
 8004e7a:	d50a      	bpl.n	8004e92 <_printf_i+0xce>
 8004e7c:	680e      	ldr	r6, [r1, #0]
 8004e7e:	602b      	str	r3, [r5, #0]
 8004e80:	2e00      	cmp	r6, #0
 8004e82:	da03      	bge.n	8004e8c <_printf_i+0xc8>
 8004e84:	232d      	movs	r3, #45	; 0x2d
 8004e86:	4276      	negs	r6, r6
 8004e88:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004e8c:	485e      	ldr	r0, [pc, #376]	; (8005008 <_printf_i+0x244>)
 8004e8e:	230a      	movs	r3, #10
 8004e90:	e019      	b.n	8004ec6 <_printf_i+0x102>
 8004e92:	680e      	ldr	r6, [r1, #0]
 8004e94:	602b      	str	r3, [r5, #0]
 8004e96:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004e9a:	bf18      	it	ne
 8004e9c:	b236      	sxthne	r6, r6
 8004e9e:	e7ef      	b.n	8004e80 <_printf_i+0xbc>
 8004ea0:	682b      	ldr	r3, [r5, #0]
 8004ea2:	6820      	ldr	r0, [r4, #0]
 8004ea4:	1d19      	adds	r1, r3, #4
 8004ea6:	6029      	str	r1, [r5, #0]
 8004ea8:	0601      	lsls	r1, r0, #24
 8004eaa:	d501      	bpl.n	8004eb0 <_printf_i+0xec>
 8004eac:	681e      	ldr	r6, [r3, #0]
 8004eae:	e002      	b.n	8004eb6 <_printf_i+0xf2>
 8004eb0:	0646      	lsls	r6, r0, #25
 8004eb2:	d5fb      	bpl.n	8004eac <_printf_i+0xe8>
 8004eb4:	881e      	ldrh	r6, [r3, #0]
 8004eb6:	4854      	ldr	r0, [pc, #336]	; (8005008 <_printf_i+0x244>)
 8004eb8:	2f6f      	cmp	r7, #111	; 0x6f
 8004eba:	bf0c      	ite	eq
 8004ebc:	2308      	moveq	r3, #8
 8004ebe:	230a      	movne	r3, #10
 8004ec0:	2100      	movs	r1, #0
 8004ec2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004ec6:	6865      	ldr	r5, [r4, #4]
 8004ec8:	60a5      	str	r5, [r4, #8]
 8004eca:	2d00      	cmp	r5, #0
 8004ecc:	bfa2      	ittt	ge
 8004ece:	6821      	ldrge	r1, [r4, #0]
 8004ed0:	f021 0104 	bicge.w	r1, r1, #4
 8004ed4:	6021      	strge	r1, [r4, #0]
 8004ed6:	b90e      	cbnz	r6, 8004edc <_printf_i+0x118>
 8004ed8:	2d00      	cmp	r5, #0
 8004eda:	d04d      	beq.n	8004f78 <_printf_i+0x1b4>
 8004edc:	4615      	mov	r5, r2
 8004ede:	fbb6 f1f3 	udiv	r1, r6, r3
 8004ee2:	fb03 6711 	mls	r7, r3, r1, r6
 8004ee6:	5dc7      	ldrb	r7, [r0, r7]
 8004ee8:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8004eec:	4637      	mov	r7, r6
 8004eee:	42bb      	cmp	r3, r7
 8004ef0:	460e      	mov	r6, r1
 8004ef2:	d9f4      	bls.n	8004ede <_printf_i+0x11a>
 8004ef4:	2b08      	cmp	r3, #8
 8004ef6:	d10b      	bne.n	8004f10 <_printf_i+0x14c>
 8004ef8:	6823      	ldr	r3, [r4, #0]
 8004efa:	07de      	lsls	r6, r3, #31
 8004efc:	d508      	bpl.n	8004f10 <_printf_i+0x14c>
 8004efe:	6923      	ldr	r3, [r4, #16]
 8004f00:	6861      	ldr	r1, [r4, #4]
 8004f02:	4299      	cmp	r1, r3
 8004f04:	bfde      	ittt	le
 8004f06:	2330      	movle	r3, #48	; 0x30
 8004f08:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004f0c:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8004f10:	1b52      	subs	r2, r2, r5
 8004f12:	6122      	str	r2, [r4, #16]
 8004f14:	f8cd a000 	str.w	sl, [sp]
 8004f18:	464b      	mov	r3, r9
 8004f1a:	aa03      	add	r2, sp, #12
 8004f1c:	4621      	mov	r1, r4
 8004f1e:	4640      	mov	r0, r8
 8004f20:	f7ff fee2 	bl	8004ce8 <_printf_common>
 8004f24:	3001      	adds	r0, #1
 8004f26:	d14c      	bne.n	8004fc2 <_printf_i+0x1fe>
 8004f28:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004f2c:	b004      	add	sp, #16
 8004f2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004f32:	4835      	ldr	r0, [pc, #212]	; (8005008 <_printf_i+0x244>)
 8004f34:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8004f38:	6829      	ldr	r1, [r5, #0]
 8004f3a:	6823      	ldr	r3, [r4, #0]
 8004f3c:	f851 6b04 	ldr.w	r6, [r1], #4
 8004f40:	6029      	str	r1, [r5, #0]
 8004f42:	061d      	lsls	r5, r3, #24
 8004f44:	d514      	bpl.n	8004f70 <_printf_i+0x1ac>
 8004f46:	07df      	lsls	r7, r3, #31
 8004f48:	bf44      	itt	mi
 8004f4a:	f043 0320 	orrmi.w	r3, r3, #32
 8004f4e:	6023      	strmi	r3, [r4, #0]
 8004f50:	b91e      	cbnz	r6, 8004f5a <_printf_i+0x196>
 8004f52:	6823      	ldr	r3, [r4, #0]
 8004f54:	f023 0320 	bic.w	r3, r3, #32
 8004f58:	6023      	str	r3, [r4, #0]
 8004f5a:	2310      	movs	r3, #16
 8004f5c:	e7b0      	b.n	8004ec0 <_printf_i+0xfc>
 8004f5e:	6823      	ldr	r3, [r4, #0]
 8004f60:	f043 0320 	orr.w	r3, r3, #32
 8004f64:	6023      	str	r3, [r4, #0]
 8004f66:	2378      	movs	r3, #120	; 0x78
 8004f68:	4828      	ldr	r0, [pc, #160]	; (800500c <_printf_i+0x248>)
 8004f6a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004f6e:	e7e3      	b.n	8004f38 <_printf_i+0x174>
 8004f70:	0659      	lsls	r1, r3, #25
 8004f72:	bf48      	it	mi
 8004f74:	b2b6      	uxthmi	r6, r6
 8004f76:	e7e6      	b.n	8004f46 <_printf_i+0x182>
 8004f78:	4615      	mov	r5, r2
 8004f7a:	e7bb      	b.n	8004ef4 <_printf_i+0x130>
 8004f7c:	682b      	ldr	r3, [r5, #0]
 8004f7e:	6826      	ldr	r6, [r4, #0]
 8004f80:	6961      	ldr	r1, [r4, #20]
 8004f82:	1d18      	adds	r0, r3, #4
 8004f84:	6028      	str	r0, [r5, #0]
 8004f86:	0635      	lsls	r5, r6, #24
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	d501      	bpl.n	8004f90 <_printf_i+0x1cc>
 8004f8c:	6019      	str	r1, [r3, #0]
 8004f8e:	e002      	b.n	8004f96 <_printf_i+0x1d2>
 8004f90:	0670      	lsls	r0, r6, #25
 8004f92:	d5fb      	bpl.n	8004f8c <_printf_i+0x1c8>
 8004f94:	8019      	strh	r1, [r3, #0]
 8004f96:	2300      	movs	r3, #0
 8004f98:	6123      	str	r3, [r4, #16]
 8004f9a:	4615      	mov	r5, r2
 8004f9c:	e7ba      	b.n	8004f14 <_printf_i+0x150>
 8004f9e:	682b      	ldr	r3, [r5, #0]
 8004fa0:	1d1a      	adds	r2, r3, #4
 8004fa2:	602a      	str	r2, [r5, #0]
 8004fa4:	681d      	ldr	r5, [r3, #0]
 8004fa6:	6862      	ldr	r2, [r4, #4]
 8004fa8:	2100      	movs	r1, #0
 8004faa:	4628      	mov	r0, r5
 8004fac:	f7fb f918 	bl	80001e0 <memchr>
 8004fb0:	b108      	cbz	r0, 8004fb6 <_printf_i+0x1f2>
 8004fb2:	1b40      	subs	r0, r0, r5
 8004fb4:	6060      	str	r0, [r4, #4]
 8004fb6:	6863      	ldr	r3, [r4, #4]
 8004fb8:	6123      	str	r3, [r4, #16]
 8004fba:	2300      	movs	r3, #0
 8004fbc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004fc0:	e7a8      	b.n	8004f14 <_printf_i+0x150>
 8004fc2:	6923      	ldr	r3, [r4, #16]
 8004fc4:	462a      	mov	r2, r5
 8004fc6:	4649      	mov	r1, r9
 8004fc8:	4640      	mov	r0, r8
 8004fca:	47d0      	blx	sl
 8004fcc:	3001      	adds	r0, #1
 8004fce:	d0ab      	beq.n	8004f28 <_printf_i+0x164>
 8004fd0:	6823      	ldr	r3, [r4, #0]
 8004fd2:	079b      	lsls	r3, r3, #30
 8004fd4:	d413      	bmi.n	8004ffe <_printf_i+0x23a>
 8004fd6:	68e0      	ldr	r0, [r4, #12]
 8004fd8:	9b03      	ldr	r3, [sp, #12]
 8004fda:	4298      	cmp	r0, r3
 8004fdc:	bfb8      	it	lt
 8004fde:	4618      	movlt	r0, r3
 8004fe0:	e7a4      	b.n	8004f2c <_printf_i+0x168>
 8004fe2:	2301      	movs	r3, #1
 8004fe4:	4632      	mov	r2, r6
 8004fe6:	4649      	mov	r1, r9
 8004fe8:	4640      	mov	r0, r8
 8004fea:	47d0      	blx	sl
 8004fec:	3001      	adds	r0, #1
 8004fee:	d09b      	beq.n	8004f28 <_printf_i+0x164>
 8004ff0:	3501      	adds	r5, #1
 8004ff2:	68e3      	ldr	r3, [r4, #12]
 8004ff4:	9903      	ldr	r1, [sp, #12]
 8004ff6:	1a5b      	subs	r3, r3, r1
 8004ff8:	42ab      	cmp	r3, r5
 8004ffa:	dcf2      	bgt.n	8004fe2 <_printf_i+0x21e>
 8004ffc:	e7eb      	b.n	8004fd6 <_printf_i+0x212>
 8004ffe:	2500      	movs	r5, #0
 8005000:	f104 0619 	add.w	r6, r4, #25
 8005004:	e7f5      	b.n	8004ff2 <_printf_i+0x22e>
 8005006:	bf00      	nop
 8005008:	08005399 	.word	0x08005399
 800500c:	080053aa 	.word	0x080053aa

08005010 <_sbrk_r>:
 8005010:	b538      	push	{r3, r4, r5, lr}
 8005012:	4d06      	ldr	r5, [pc, #24]	; (800502c <_sbrk_r+0x1c>)
 8005014:	2300      	movs	r3, #0
 8005016:	4604      	mov	r4, r0
 8005018:	4608      	mov	r0, r1
 800501a:	602b      	str	r3, [r5, #0]
 800501c:	f7fb fe90 	bl	8000d40 <_sbrk>
 8005020:	1c43      	adds	r3, r0, #1
 8005022:	d102      	bne.n	800502a <_sbrk_r+0x1a>
 8005024:	682b      	ldr	r3, [r5, #0]
 8005026:	b103      	cbz	r3, 800502a <_sbrk_r+0x1a>
 8005028:	6023      	str	r3, [r4, #0]
 800502a:	bd38      	pop	{r3, r4, r5, pc}
 800502c:	2000012c 	.word	0x2000012c

08005030 <__sread>:
 8005030:	b510      	push	{r4, lr}
 8005032:	460c      	mov	r4, r1
 8005034:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005038:	f000 f8a0 	bl	800517c <_read_r>
 800503c:	2800      	cmp	r0, #0
 800503e:	bfab      	itete	ge
 8005040:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8005042:	89a3      	ldrhlt	r3, [r4, #12]
 8005044:	181b      	addge	r3, r3, r0
 8005046:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800504a:	bfac      	ite	ge
 800504c:	6563      	strge	r3, [r4, #84]	; 0x54
 800504e:	81a3      	strhlt	r3, [r4, #12]
 8005050:	bd10      	pop	{r4, pc}

08005052 <__swrite>:
 8005052:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005056:	461f      	mov	r7, r3
 8005058:	898b      	ldrh	r3, [r1, #12]
 800505a:	05db      	lsls	r3, r3, #23
 800505c:	4605      	mov	r5, r0
 800505e:	460c      	mov	r4, r1
 8005060:	4616      	mov	r6, r2
 8005062:	d505      	bpl.n	8005070 <__swrite+0x1e>
 8005064:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005068:	2302      	movs	r3, #2
 800506a:	2200      	movs	r2, #0
 800506c:	f000 f868 	bl	8005140 <_lseek_r>
 8005070:	89a3      	ldrh	r3, [r4, #12]
 8005072:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005076:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800507a:	81a3      	strh	r3, [r4, #12]
 800507c:	4632      	mov	r2, r6
 800507e:	463b      	mov	r3, r7
 8005080:	4628      	mov	r0, r5
 8005082:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005086:	f000 b817 	b.w	80050b8 <_write_r>

0800508a <__sseek>:
 800508a:	b510      	push	{r4, lr}
 800508c:	460c      	mov	r4, r1
 800508e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005092:	f000 f855 	bl	8005140 <_lseek_r>
 8005096:	1c43      	adds	r3, r0, #1
 8005098:	89a3      	ldrh	r3, [r4, #12]
 800509a:	bf15      	itete	ne
 800509c:	6560      	strne	r0, [r4, #84]	; 0x54
 800509e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80050a2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80050a6:	81a3      	strheq	r3, [r4, #12]
 80050a8:	bf18      	it	ne
 80050aa:	81a3      	strhne	r3, [r4, #12]
 80050ac:	bd10      	pop	{r4, pc}

080050ae <__sclose>:
 80050ae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80050b2:	f000 b813 	b.w	80050dc <_close_r>
	...

080050b8 <_write_r>:
 80050b8:	b538      	push	{r3, r4, r5, lr}
 80050ba:	4d07      	ldr	r5, [pc, #28]	; (80050d8 <_write_r+0x20>)
 80050bc:	4604      	mov	r4, r0
 80050be:	4608      	mov	r0, r1
 80050c0:	4611      	mov	r1, r2
 80050c2:	2200      	movs	r2, #0
 80050c4:	602a      	str	r2, [r5, #0]
 80050c6:	461a      	mov	r2, r3
 80050c8:	f7fb fde9 	bl	8000c9e <_write>
 80050cc:	1c43      	adds	r3, r0, #1
 80050ce:	d102      	bne.n	80050d6 <_write_r+0x1e>
 80050d0:	682b      	ldr	r3, [r5, #0]
 80050d2:	b103      	cbz	r3, 80050d6 <_write_r+0x1e>
 80050d4:	6023      	str	r3, [r4, #0]
 80050d6:	bd38      	pop	{r3, r4, r5, pc}
 80050d8:	2000012c 	.word	0x2000012c

080050dc <_close_r>:
 80050dc:	b538      	push	{r3, r4, r5, lr}
 80050de:	4d06      	ldr	r5, [pc, #24]	; (80050f8 <_close_r+0x1c>)
 80050e0:	2300      	movs	r3, #0
 80050e2:	4604      	mov	r4, r0
 80050e4:	4608      	mov	r0, r1
 80050e6:	602b      	str	r3, [r5, #0]
 80050e8:	f7fb fdf5 	bl	8000cd6 <_close>
 80050ec:	1c43      	adds	r3, r0, #1
 80050ee:	d102      	bne.n	80050f6 <_close_r+0x1a>
 80050f0:	682b      	ldr	r3, [r5, #0]
 80050f2:	b103      	cbz	r3, 80050f6 <_close_r+0x1a>
 80050f4:	6023      	str	r3, [r4, #0]
 80050f6:	bd38      	pop	{r3, r4, r5, pc}
 80050f8:	2000012c 	.word	0x2000012c

080050fc <_fstat_r>:
 80050fc:	b538      	push	{r3, r4, r5, lr}
 80050fe:	4d07      	ldr	r5, [pc, #28]	; (800511c <_fstat_r+0x20>)
 8005100:	2300      	movs	r3, #0
 8005102:	4604      	mov	r4, r0
 8005104:	4608      	mov	r0, r1
 8005106:	4611      	mov	r1, r2
 8005108:	602b      	str	r3, [r5, #0]
 800510a:	f7fb fdf0 	bl	8000cee <_fstat>
 800510e:	1c43      	adds	r3, r0, #1
 8005110:	d102      	bne.n	8005118 <_fstat_r+0x1c>
 8005112:	682b      	ldr	r3, [r5, #0]
 8005114:	b103      	cbz	r3, 8005118 <_fstat_r+0x1c>
 8005116:	6023      	str	r3, [r4, #0]
 8005118:	bd38      	pop	{r3, r4, r5, pc}
 800511a:	bf00      	nop
 800511c:	2000012c 	.word	0x2000012c

08005120 <_isatty_r>:
 8005120:	b538      	push	{r3, r4, r5, lr}
 8005122:	4d06      	ldr	r5, [pc, #24]	; (800513c <_isatty_r+0x1c>)
 8005124:	2300      	movs	r3, #0
 8005126:	4604      	mov	r4, r0
 8005128:	4608      	mov	r0, r1
 800512a:	602b      	str	r3, [r5, #0]
 800512c:	f7fb fdef 	bl	8000d0e <_isatty>
 8005130:	1c43      	adds	r3, r0, #1
 8005132:	d102      	bne.n	800513a <_isatty_r+0x1a>
 8005134:	682b      	ldr	r3, [r5, #0]
 8005136:	b103      	cbz	r3, 800513a <_isatty_r+0x1a>
 8005138:	6023      	str	r3, [r4, #0]
 800513a:	bd38      	pop	{r3, r4, r5, pc}
 800513c:	2000012c 	.word	0x2000012c

08005140 <_lseek_r>:
 8005140:	b538      	push	{r3, r4, r5, lr}
 8005142:	4d07      	ldr	r5, [pc, #28]	; (8005160 <_lseek_r+0x20>)
 8005144:	4604      	mov	r4, r0
 8005146:	4608      	mov	r0, r1
 8005148:	4611      	mov	r1, r2
 800514a:	2200      	movs	r2, #0
 800514c:	602a      	str	r2, [r5, #0]
 800514e:	461a      	mov	r2, r3
 8005150:	f7fb fde8 	bl	8000d24 <_lseek>
 8005154:	1c43      	adds	r3, r0, #1
 8005156:	d102      	bne.n	800515e <_lseek_r+0x1e>
 8005158:	682b      	ldr	r3, [r5, #0]
 800515a:	b103      	cbz	r3, 800515e <_lseek_r+0x1e>
 800515c:	6023      	str	r3, [r4, #0]
 800515e:	bd38      	pop	{r3, r4, r5, pc}
 8005160:	2000012c 	.word	0x2000012c

08005164 <__malloc_lock>:
 8005164:	4801      	ldr	r0, [pc, #4]	; (800516c <__malloc_lock+0x8>)
 8005166:	f7ff bb1d 	b.w	80047a4 <__retarget_lock_acquire_recursive>
 800516a:	bf00      	nop
 800516c:	20000120 	.word	0x20000120

08005170 <__malloc_unlock>:
 8005170:	4801      	ldr	r0, [pc, #4]	; (8005178 <__malloc_unlock+0x8>)
 8005172:	f7ff bb18 	b.w	80047a6 <__retarget_lock_release_recursive>
 8005176:	bf00      	nop
 8005178:	20000120 	.word	0x20000120

0800517c <_read_r>:
 800517c:	b538      	push	{r3, r4, r5, lr}
 800517e:	4d07      	ldr	r5, [pc, #28]	; (800519c <_read_r+0x20>)
 8005180:	4604      	mov	r4, r0
 8005182:	4608      	mov	r0, r1
 8005184:	4611      	mov	r1, r2
 8005186:	2200      	movs	r2, #0
 8005188:	602a      	str	r2, [r5, #0]
 800518a:	461a      	mov	r2, r3
 800518c:	f7fb fd6a 	bl	8000c64 <_read>
 8005190:	1c43      	adds	r3, r0, #1
 8005192:	d102      	bne.n	800519a <_read_r+0x1e>
 8005194:	682b      	ldr	r3, [r5, #0]
 8005196:	b103      	cbz	r3, 800519a <_read_r+0x1e>
 8005198:	6023      	str	r3, [r4, #0]
 800519a:	bd38      	pop	{r3, r4, r5, pc}
 800519c:	2000012c 	.word	0x2000012c

080051a0 <_init>:
 80051a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80051a2:	bf00      	nop
 80051a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80051a6:	bc08      	pop	{r3}
 80051a8:	469e      	mov	lr, r3
 80051aa:	4770      	bx	lr

080051ac <_fini>:
 80051ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80051ae:	bf00      	nop
 80051b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80051b2:	bc08      	pop	{r3}
 80051b4:	469e      	mov	lr, r3
 80051b6:	4770      	bx	lr
