Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu Apr  8 04:37:04 2021
| Host         : mads-pc5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file hw_top_timing_summary_routed.rpt -rpx hw_top_timing_summary_routed.rpx -warn_on_violation
| Design       : hw_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 120 register/latch pins with no clock driven by root clock pin: debug_clock (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: display_clock (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/reg_IDEX_reg[op_code][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/reg_IDEX_reg[op_code][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/reg_IDEX_reg[op_code][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/reg_IDEX_reg[op_code][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/reg_IDEX_reg[op_code][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/reg_IDEX_reg[op_code][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/reg_IDEX_reg[op_code][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: btnC_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: btnL_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 351 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.483        0.000                      0                 2900        0.143        0.000                      0                 2900        3.750        0.000                       0                   609  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.483        0.000                      0                 2900        0.143        0.000                      0                 2900        3.750        0.000                       0                   609  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.483ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.483ns  (required time - arrival time)
  Source:                 CPU/reg_MEMWR_reg[op_code][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/rf0/reg_file_reg[6][6]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.206ns  (logic 0.952ns (22.636%)  route 3.254ns (77.364%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 9.932 - 5.000 ) 
    Source Clock Delay      (SCD):    5.502ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=2, routed)           2.309     3.791    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.887 r  clock_IBUF_BUFG_inst/O
                         net (fo=608, routed)         1.615     5.502    CPU/CLK
    SLICE_X62Y68         FDRE                                         r  CPU/reg_MEMWR_reg[op_code][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y68         FDRE (Prop_fdre_C_Q)         0.456     5.958 f  CPU/reg_MEMWR_reg[op_code][4]/Q
                         net (fo=9, routed)           0.450     6.408    CPU/rf0/reg_MEMWR_reg[op_code][6][4]
    SLICE_X62Y68         LUT2 (Prop_lut2_I1_O)        0.124     6.532 f  CPU/rf0/output_stream[57]_i_2/O
                         net (fo=3, routed)           0.605     7.137    CPU/rf0/output_stream_reg[57]
    SLICE_X61Y68         LUT6 (Prop_lut6_I1_O)        0.124     7.261 f  CPU/rf0/reg_file[0][15]_i_6/O
                         net (fo=1, routed)           0.338     7.599    CPU/rf0/reg_file[0][15]_i_6_n_1
    SLICE_X61Y68         LUT6 (Prop_lut6_I0_O)        0.124     7.723 f  CPU/rf0/reg_file[0][15]_i_3/O
                         net (fo=9, routed)           0.890     8.614    CPU/rf0/reg_file_reg[7][15]_0
    SLICE_X51Y69         LUT5 (Prop_lut5_I0_O)        0.124     8.738 r  CPU/rf0/reg_file[6][15]_i_1/O
                         net (fo=16, routed)          0.970     9.708    CPU/rf0/reg_file[6]_7
    SLICE_X42Y71         FDRE                                         r  CPU/rf0/reg_file_reg[6][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    K17                                               0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    K17                  IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clock_IBUF_inst/O
                         net (fo=2, routed)           2.005     8.416    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.507 f  clock_IBUF_BUFG_inst/O
                         net (fo=608, routed)         1.425     9.932    CPU/rf0/CLK
    SLICE_X42Y71         FDRE                                         r  CPU/rf0/reg_file_reg[6][6]/C  (IS_INVERTED)
                         clock pessimism              0.458    10.390    
                         clock uncertainty           -0.035    10.355    
    SLICE_X42Y71         FDRE (Setup_fdre_C_CE)      -0.164    10.191    CPU/rf0/reg_file_reg[6][6]
  -------------------------------------------------------------------
                         required time                         10.191    
                         arrival time                          -9.708    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.483ns  (required time - arrival time)
  Source:                 CPU/reg_MEMWR_reg[op_code][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/rf0/reg_file_reg[6][7]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.206ns  (logic 0.952ns (22.636%)  route 3.254ns (77.364%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 9.932 - 5.000 ) 
    Source Clock Delay      (SCD):    5.502ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=2, routed)           2.309     3.791    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.887 r  clock_IBUF_BUFG_inst/O
                         net (fo=608, routed)         1.615     5.502    CPU/CLK
    SLICE_X62Y68         FDRE                                         r  CPU/reg_MEMWR_reg[op_code][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y68         FDRE (Prop_fdre_C_Q)         0.456     5.958 f  CPU/reg_MEMWR_reg[op_code][4]/Q
                         net (fo=9, routed)           0.450     6.408    CPU/rf0/reg_MEMWR_reg[op_code][6][4]
    SLICE_X62Y68         LUT2 (Prop_lut2_I1_O)        0.124     6.532 f  CPU/rf0/output_stream[57]_i_2/O
                         net (fo=3, routed)           0.605     7.137    CPU/rf0/output_stream_reg[57]
    SLICE_X61Y68         LUT6 (Prop_lut6_I1_O)        0.124     7.261 f  CPU/rf0/reg_file[0][15]_i_6/O
                         net (fo=1, routed)           0.338     7.599    CPU/rf0/reg_file[0][15]_i_6_n_1
    SLICE_X61Y68         LUT6 (Prop_lut6_I0_O)        0.124     7.723 f  CPU/rf0/reg_file[0][15]_i_3/O
                         net (fo=9, routed)           0.890     8.614    CPU/rf0/reg_file_reg[7][15]_0
    SLICE_X51Y69         LUT5 (Prop_lut5_I0_O)        0.124     8.738 r  CPU/rf0/reg_file[6][15]_i_1/O
                         net (fo=16, routed)          0.970     9.708    CPU/rf0/reg_file[6]_7
    SLICE_X42Y71         FDRE                                         r  CPU/rf0/reg_file_reg[6][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    K17                                               0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    K17                  IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clock_IBUF_inst/O
                         net (fo=2, routed)           2.005     8.416    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.507 f  clock_IBUF_BUFG_inst/O
                         net (fo=608, routed)         1.425     9.932    CPU/rf0/CLK
    SLICE_X42Y71         FDRE                                         r  CPU/rf0/reg_file_reg[6][7]/C  (IS_INVERTED)
                         clock pessimism              0.458    10.390    
                         clock uncertainty           -0.035    10.355    
    SLICE_X42Y71         FDRE (Setup_fdre_C_CE)      -0.164    10.191    CPU/rf0/reg_file_reg[6][7]
  -------------------------------------------------------------------
                         required time                         10.191    
                         arrival time                          -9.708    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.532ns  (required time - arrival time)
  Source:                 CPU/reg_MEMWR_reg[op_code][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/rf0/reg_file_reg[7][1]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.117ns  (logic 0.952ns (23.124%)  route 3.165ns (76.876%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 9.930 - 5.000 ) 
    Source Clock Delay      (SCD):    5.502ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=2, routed)           2.309     3.791    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.887 r  clock_IBUF_BUFG_inst/O
                         net (fo=608, routed)         1.615     5.502    CPU/CLK
    SLICE_X62Y68         FDRE                                         r  CPU/reg_MEMWR_reg[op_code][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y68         FDRE (Prop_fdre_C_Q)         0.456     5.958 f  CPU/reg_MEMWR_reg[op_code][4]/Q
                         net (fo=9, routed)           0.450     6.408    CPU/rf0/reg_MEMWR_reg[op_code][6][4]
    SLICE_X62Y68         LUT2 (Prop_lut2_I1_O)        0.124     6.532 f  CPU/rf0/output_stream[57]_i_2/O
                         net (fo=3, routed)           0.605     7.137    CPU/rf0/output_stream_reg[57]
    SLICE_X61Y68         LUT6 (Prop_lut6_I1_O)        0.124     7.261 f  CPU/rf0/reg_file[0][15]_i_6/O
                         net (fo=1, routed)           0.338     7.599    CPU/rf0/reg_file[0][15]_i_6_n_1
    SLICE_X61Y68         LUT6 (Prop_lut6_I0_O)        0.124     7.723 f  CPU/rf0/reg_file[0][15]_i_3/O
                         net (fo=9, routed)           0.788     8.511    CPU/rf0/reg_file_reg[7][15]_0
    SLICE_X52Y69         LUT6 (Prop_lut6_I5_O)        0.124     8.635 r  CPU/rf0/reg_file[7][15]_i_1/O
                         net (fo=16, routed)          0.983     9.619    CPU/rf0/reg_file[7]_0
    SLICE_X43Y72         FDRE                                         r  CPU/rf0/reg_file_reg[7][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    K17                                               0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    K17                  IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clock_IBUF_inst/O
                         net (fo=2, routed)           2.005     8.416    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.507 f  clock_IBUF_BUFG_inst/O
                         net (fo=608, routed)         1.423     9.930    CPU/rf0/CLK
    SLICE_X43Y72         FDRE                                         r  CPU/rf0/reg_file_reg[7][1]/C  (IS_INVERTED)
                         clock pessimism              0.458    10.388    
                         clock uncertainty           -0.035    10.353    
    SLICE_X43Y72         FDRE (Setup_fdre_C_CE)      -0.202    10.151    CPU/rf0/reg_file_reg[7][1]
  -------------------------------------------------------------------
                         required time                         10.151    
                         arrival time                          -9.619    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.532ns  (required time - arrival time)
  Source:                 CPU/reg_MEMWR_reg[op_code][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/rf0/reg_file_reg[7][6]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.117ns  (logic 0.952ns (23.124%)  route 3.165ns (76.876%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 9.930 - 5.000 ) 
    Source Clock Delay      (SCD):    5.502ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=2, routed)           2.309     3.791    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.887 r  clock_IBUF_BUFG_inst/O
                         net (fo=608, routed)         1.615     5.502    CPU/CLK
    SLICE_X62Y68         FDRE                                         r  CPU/reg_MEMWR_reg[op_code][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y68         FDRE (Prop_fdre_C_Q)         0.456     5.958 f  CPU/reg_MEMWR_reg[op_code][4]/Q
                         net (fo=9, routed)           0.450     6.408    CPU/rf0/reg_MEMWR_reg[op_code][6][4]
    SLICE_X62Y68         LUT2 (Prop_lut2_I1_O)        0.124     6.532 f  CPU/rf0/output_stream[57]_i_2/O
                         net (fo=3, routed)           0.605     7.137    CPU/rf0/output_stream_reg[57]
    SLICE_X61Y68         LUT6 (Prop_lut6_I1_O)        0.124     7.261 f  CPU/rf0/reg_file[0][15]_i_6/O
                         net (fo=1, routed)           0.338     7.599    CPU/rf0/reg_file[0][15]_i_6_n_1
    SLICE_X61Y68         LUT6 (Prop_lut6_I0_O)        0.124     7.723 f  CPU/rf0/reg_file[0][15]_i_3/O
                         net (fo=9, routed)           0.788     8.511    CPU/rf0/reg_file_reg[7][15]_0
    SLICE_X52Y69         LUT6 (Prop_lut6_I5_O)        0.124     8.635 r  CPU/rf0/reg_file[7][15]_i_1/O
                         net (fo=16, routed)          0.983     9.619    CPU/rf0/reg_file[7]_0
    SLICE_X43Y72         FDRE                                         r  CPU/rf0/reg_file_reg[7][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    K17                                               0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    K17                  IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clock_IBUF_inst/O
                         net (fo=2, routed)           2.005     8.416    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.507 f  clock_IBUF_BUFG_inst/O
                         net (fo=608, routed)         1.423     9.930    CPU/rf0/CLK
    SLICE_X43Y72         FDRE                                         r  CPU/rf0/reg_file_reg[7][6]/C  (IS_INVERTED)
                         clock pessimism              0.458    10.388    
                         clock uncertainty           -0.035    10.353    
    SLICE_X43Y72         FDRE (Setup_fdre_C_CE)      -0.202    10.151    CPU/rf0/reg_file_reg[7][6]
  -------------------------------------------------------------------
                         required time                         10.151    
                         arrival time                          -9.619    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.580ns  (required time - arrival time)
  Source:                 CPU/reg_MEMWR_reg[op_code][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/rf0/reg_file_reg[7][2]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.070ns  (logic 0.952ns (23.391%)  route 3.118ns (76.609%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 9.931 - 5.000 ) 
    Source Clock Delay      (SCD):    5.502ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=2, routed)           2.309     3.791    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.887 r  clock_IBUF_BUFG_inst/O
                         net (fo=608, routed)         1.615     5.502    CPU/CLK
    SLICE_X62Y68         FDRE                                         r  CPU/reg_MEMWR_reg[op_code][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y68         FDRE (Prop_fdre_C_Q)         0.456     5.958 f  CPU/reg_MEMWR_reg[op_code][4]/Q
                         net (fo=9, routed)           0.450     6.408    CPU/rf0/reg_MEMWR_reg[op_code][6][4]
    SLICE_X62Y68         LUT2 (Prop_lut2_I1_O)        0.124     6.532 f  CPU/rf0/output_stream[57]_i_2/O
                         net (fo=3, routed)           0.605     7.137    CPU/rf0/output_stream_reg[57]
    SLICE_X61Y68         LUT6 (Prop_lut6_I1_O)        0.124     7.261 f  CPU/rf0/reg_file[0][15]_i_6/O
                         net (fo=1, routed)           0.338     7.599    CPU/rf0/reg_file[0][15]_i_6_n_1
    SLICE_X61Y68         LUT6 (Prop_lut6_I0_O)        0.124     7.723 f  CPU/rf0/reg_file[0][15]_i_3/O
                         net (fo=9, routed)           0.788     8.511    CPU/rf0/reg_file_reg[7][15]_0
    SLICE_X52Y69         LUT6 (Prop_lut6_I5_O)        0.124     8.635 r  CPU/rf0/reg_file[7][15]_i_1/O
                         net (fo=16, routed)          0.936     9.572    CPU/rf0/reg_file[7]_0
    SLICE_X39Y70         FDRE                                         r  CPU/rf0/reg_file_reg[7][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    K17                                               0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    K17                  IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clock_IBUF_inst/O
                         net (fo=2, routed)           2.005     8.416    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.507 f  clock_IBUF_BUFG_inst/O
                         net (fo=608, routed)         1.424     9.931    CPU/rf0/CLK
    SLICE_X39Y70         FDRE                                         r  CPU/rf0/reg_file_reg[7][2]/C  (IS_INVERTED)
                         clock pessimism              0.458    10.389    
                         clock uncertainty           -0.035    10.354    
    SLICE_X39Y70         FDRE (Setup_fdre_C_CE)      -0.202    10.152    CPU/rf0/reg_file_reg[7][2]
  -------------------------------------------------------------------
                         required time                         10.152    
                         arrival time                          -9.572    
  -------------------------------------------------------------------
                         slack                                  0.580    

Slack (MET) :             0.580ns  (required time - arrival time)
  Source:                 CPU/reg_MEMWR_reg[op_code][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/rf0/reg_file_reg[7][5]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.070ns  (logic 0.952ns (23.391%)  route 3.118ns (76.609%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 9.931 - 5.000 ) 
    Source Clock Delay      (SCD):    5.502ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=2, routed)           2.309     3.791    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.887 r  clock_IBUF_BUFG_inst/O
                         net (fo=608, routed)         1.615     5.502    CPU/CLK
    SLICE_X62Y68         FDRE                                         r  CPU/reg_MEMWR_reg[op_code][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y68         FDRE (Prop_fdre_C_Q)         0.456     5.958 f  CPU/reg_MEMWR_reg[op_code][4]/Q
                         net (fo=9, routed)           0.450     6.408    CPU/rf0/reg_MEMWR_reg[op_code][6][4]
    SLICE_X62Y68         LUT2 (Prop_lut2_I1_O)        0.124     6.532 f  CPU/rf0/output_stream[57]_i_2/O
                         net (fo=3, routed)           0.605     7.137    CPU/rf0/output_stream_reg[57]
    SLICE_X61Y68         LUT6 (Prop_lut6_I1_O)        0.124     7.261 f  CPU/rf0/reg_file[0][15]_i_6/O
                         net (fo=1, routed)           0.338     7.599    CPU/rf0/reg_file[0][15]_i_6_n_1
    SLICE_X61Y68         LUT6 (Prop_lut6_I0_O)        0.124     7.723 f  CPU/rf0/reg_file[0][15]_i_3/O
                         net (fo=9, routed)           0.788     8.511    CPU/rf0/reg_file_reg[7][15]_0
    SLICE_X52Y69         LUT6 (Prop_lut6_I5_O)        0.124     8.635 r  CPU/rf0/reg_file[7][15]_i_1/O
                         net (fo=16, routed)          0.936     9.572    CPU/rf0/reg_file[7]_0
    SLICE_X39Y70         FDRE                                         r  CPU/rf0/reg_file_reg[7][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    K17                                               0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    K17                  IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clock_IBUF_inst/O
                         net (fo=2, routed)           2.005     8.416    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.507 f  clock_IBUF_BUFG_inst/O
                         net (fo=608, routed)         1.424     9.931    CPU/rf0/CLK
    SLICE_X39Y70         FDRE                                         r  CPU/rf0/reg_file_reg[7][5]/C  (IS_INVERTED)
                         clock pessimism              0.458    10.389    
                         clock uncertainty           -0.035    10.354    
    SLICE_X39Y70         FDRE (Setup_fdre_C_CE)      -0.202    10.152    CPU/rf0/reg_file_reg[7][5]
  -------------------------------------------------------------------
                         required time                         10.152    
                         arrival time                          -9.572    
  -------------------------------------------------------------------
                         slack                                  0.580    

Slack (MET) :             0.580ns  (required time - arrival time)
  Source:                 CPU/reg_MEMWR_reg[op_code][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/rf0/reg_file_reg[7][7]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.070ns  (logic 0.952ns (23.391%)  route 3.118ns (76.609%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 9.931 - 5.000 ) 
    Source Clock Delay      (SCD):    5.502ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=2, routed)           2.309     3.791    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.887 r  clock_IBUF_BUFG_inst/O
                         net (fo=608, routed)         1.615     5.502    CPU/CLK
    SLICE_X62Y68         FDRE                                         r  CPU/reg_MEMWR_reg[op_code][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y68         FDRE (Prop_fdre_C_Q)         0.456     5.958 f  CPU/reg_MEMWR_reg[op_code][4]/Q
                         net (fo=9, routed)           0.450     6.408    CPU/rf0/reg_MEMWR_reg[op_code][6][4]
    SLICE_X62Y68         LUT2 (Prop_lut2_I1_O)        0.124     6.532 f  CPU/rf0/output_stream[57]_i_2/O
                         net (fo=3, routed)           0.605     7.137    CPU/rf0/output_stream_reg[57]
    SLICE_X61Y68         LUT6 (Prop_lut6_I1_O)        0.124     7.261 f  CPU/rf0/reg_file[0][15]_i_6/O
                         net (fo=1, routed)           0.338     7.599    CPU/rf0/reg_file[0][15]_i_6_n_1
    SLICE_X61Y68         LUT6 (Prop_lut6_I0_O)        0.124     7.723 f  CPU/rf0/reg_file[0][15]_i_3/O
                         net (fo=9, routed)           0.788     8.511    CPU/rf0/reg_file_reg[7][15]_0
    SLICE_X52Y69         LUT6 (Prop_lut6_I5_O)        0.124     8.635 r  CPU/rf0/reg_file[7][15]_i_1/O
                         net (fo=16, routed)          0.936     9.572    CPU/rf0/reg_file[7]_0
    SLICE_X39Y70         FDRE                                         r  CPU/rf0/reg_file_reg[7][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    K17                                               0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    K17                  IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clock_IBUF_inst/O
                         net (fo=2, routed)           2.005     8.416    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.507 f  clock_IBUF_BUFG_inst/O
                         net (fo=608, routed)         1.424     9.931    CPU/rf0/CLK
    SLICE_X39Y70         FDRE                                         r  CPU/rf0/reg_file_reg[7][7]/C  (IS_INVERTED)
                         clock pessimism              0.458    10.389    
                         clock uncertainty           -0.035    10.354    
    SLICE_X39Y70         FDRE (Setup_fdre_C_CE)      -0.202    10.152    CPU/rf0/reg_file_reg[7][7]
  -------------------------------------------------------------------
                         required time                         10.152    
                         arrival time                          -9.572    
  -------------------------------------------------------------------
                         slack                                  0.580    

Slack (MET) :             0.580ns  (required time - arrival time)
  Source:                 CPU/reg_MEMWR_reg[op_code][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/rf0/reg_file_reg[7][8]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.070ns  (logic 0.952ns (23.391%)  route 3.118ns (76.609%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 9.931 - 5.000 ) 
    Source Clock Delay      (SCD):    5.502ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=2, routed)           2.309     3.791    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.887 r  clock_IBUF_BUFG_inst/O
                         net (fo=608, routed)         1.615     5.502    CPU/CLK
    SLICE_X62Y68         FDRE                                         r  CPU/reg_MEMWR_reg[op_code][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y68         FDRE (Prop_fdre_C_Q)         0.456     5.958 f  CPU/reg_MEMWR_reg[op_code][4]/Q
                         net (fo=9, routed)           0.450     6.408    CPU/rf0/reg_MEMWR_reg[op_code][6][4]
    SLICE_X62Y68         LUT2 (Prop_lut2_I1_O)        0.124     6.532 f  CPU/rf0/output_stream[57]_i_2/O
                         net (fo=3, routed)           0.605     7.137    CPU/rf0/output_stream_reg[57]
    SLICE_X61Y68         LUT6 (Prop_lut6_I1_O)        0.124     7.261 f  CPU/rf0/reg_file[0][15]_i_6/O
                         net (fo=1, routed)           0.338     7.599    CPU/rf0/reg_file[0][15]_i_6_n_1
    SLICE_X61Y68         LUT6 (Prop_lut6_I0_O)        0.124     7.723 f  CPU/rf0/reg_file[0][15]_i_3/O
                         net (fo=9, routed)           0.788     8.511    CPU/rf0/reg_file_reg[7][15]_0
    SLICE_X52Y69         LUT6 (Prop_lut6_I5_O)        0.124     8.635 r  CPU/rf0/reg_file[7][15]_i_1/O
                         net (fo=16, routed)          0.936     9.572    CPU/rf0/reg_file[7]_0
    SLICE_X39Y70         FDRE                                         r  CPU/rf0/reg_file_reg[7][8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    K17                                               0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    K17                  IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clock_IBUF_inst/O
                         net (fo=2, routed)           2.005     8.416    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.507 f  clock_IBUF_BUFG_inst/O
                         net (fo=608, routed)         1.424     9.931    CPU/rf0/CLK
    SLICE_X39Y70         FDRE                                         r  CPU/rf0/reg_file_reg[7][8]/C  (IS_INVERTED)
                         clock pessimism              0.458    10.389    
                         clock uncertainty           -0.035    10.354    
    SLICE_X39Y70         FDRE (Setup_fdre_C_CE)      -0.202    10.152    CPU/rf0/reg_file_reg[7][8]
  -------------------------------------------------------------------
                         required time                         10.152    
                         arrival time                          -9.572    
  -------------------------------------------------------------------
                         slack                                  0.580    

Slack (MET) :             0.589ns  (required time - arrival time)
  Source:                 CPU/reg_MEMWR_reg[op_code][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/rf0/reg_file_reg[0][4]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.064ns  (logic 0.952ns (23.425%)  route 3.112ns (76.575%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 9.934 - 5.000 ) 
    Source Clock Delay      (SCD):    5.502ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=2, routed)           2.309     3.791    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.887 r  clock_IBUF_BUFG_inst/O
                         net (fo=608, routed)         1.615     5.502    CPU/CLK
    SLICE_X62Y68         FDRE                                         r  CPU/reg_MEMWR_reg[op_code][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y68         FDRE (Prop_fdre_C_Q)         0.456     5.958 f  CPU/reg_MEMWR_reg[op_code][4]/Q
                         net (fo=9, routed)           0.450     6.408    CPU/rf0/reg_MEMWR_reg[op_code][6][4]
    SLICE_X62Y68         LUT2 (Prop_lut2_I1_O)        0.124     6.532 f  CPU/rf0/output_stream[57]_i_2/O
                         net (fo=3, routed)           0.605     7.137    CPU/rf0/output_stream_reg[57]
    SLICE_X61Y68         LUT6 (Prop_lut6_I1_O)        0.124     7.261 f  CPU/rf0/reg_file[0][15]_i_6/O
                         net (fo=1, routed)           0.338     7.599    CPU/rf0/reg_file[0][15]_i_6_n_1
    SLICE_X61Y68         LUT6 (Prop_lut6_I0_O)        0.124     7.723 f  CPU/rf0/reg_file[0][15]_i_3/O
                         net (fo=9, routed)           0.792     8.515    CPU/rf0/reg_file_reg[7][15]_0
    SLICE_X52Y69         LUT6 (Prop_lut6_I0_O)        0.124     8.639 r  CPU/rf0/reg_file[0][15]_i_2/O
                         net (fo=16, routed)          0.927     9.566    CPU/rf0/reg_file[0]_6
    SLICE_X40Y68         FDRE                                         r  CPU/rf0/reg_file_reg[0][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    K17                                               0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    K17                  IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clock_IBUF_inst/O
                         net (fo=2, routed)           2.005     8.416    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.507 f  clock_IBUF_BUFG_inst/O
                         net (fo=608, routed)         1.427     9.934    CPU/rf0/CLK
    SLICE_X40Y68         FDRE                                         r  CPU/rf0/reg_file_reg[0][4]/C  (IS_INVERTED)
                         clock pessimism              0.458    10.392    
                         clock uncertainty           -0.035    10.357    
    SLICE_X40Y68         FDRE (Setup_fdre_C_CE)      -0.202    10.155    CPU/rf0/reg_file_reg[0][4]
  -------------------------------------------------------------------
                         required time                         10.155    
                         arrival time                          -9.566    
  -------------------------------------------------------------------
                         slack                                  0.589    

Slack (MET) :             0.597ns  (required time - arrival time)
  Source:                 CPU/reg_MEMWR_reg[op_code][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/rf0/reg_file_reg[7][0]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.053ns  (logic 0.952ns (23.491%)  route 3.101ns (76.509%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 9.931 - 5.000 ) 
    Source Clock Delay      (SCD):    5.502ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=2, routed)           2.309     3.791    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.887 r  clock_IBUF_BUFG_inst/O
                         net (fo=608, routed)         1.615     5.502    CPU/CLK
    SLICE_X62Y68         FDRE                                         r  CPU/reg_MEMWR_reg[op_code][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y68         FDRE (Prop_fdre_C_Q)         0.456     5.958 f  CPU/reg_MEMWR_reg[op_code][4]/Q
                         net (fo=9, routed)           0.450     6.408    CPU/rf0/reg_MEMWR_reg[op_code][6][4]
    SLICE_X62Y68         LUT2 (Prop_lut2_I1_O)        0.124     6.532 f  CPU/rf0/output_stream[57]_i_2/O
                         net (fo=3, routed)           0.605     7.137    CPU/rf0/output_stream_reg[57]
    SLICE_X61Y68         LUT6 (Prop_lut6_I1_O)        0.124     7.261 f  CPU/rf0/reg_file[0][15]_i_6/O
                         net (fo=1, routed)           0.338     7.599    CPU/rf0/reg_file[0][15]_i_6_n_1
    SLICE_X61Y68         LUT6 (Prop_lut6_I0_O)        0.124     7.723 f  CPU/rf0/reg_file[0][15]_i_3/O
                         net (fo=9, routed)           0.788     8.511    CPU/rf0/reg_file_reg[7][15]_0
    SLICE_X52Y69         LUT6 (Prop_lut6_I5_O)        0.124     8.635 r  CPU/rf0/reg_file[7][15]_i_1/O
                         net (fo=16, routed)          0.919     9.555    CPU/rf0/reg_file[7]_0
    SLICE_X39Y69         FDRE                                         r  CPU/rf0/reg_file_reg[7][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    K17                                               0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    K17                  IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clock_IBUF_inst/O
                         net (fo=2, routed)           2.005     8.416    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.507 f  clock_IBUF_BUFG_inst/O
                         net (fo=608, routed)         1.424     9.931    CPU/rf0/CLK
    SLICE_X39Y69         FDRE                                         r  CPU/rf0/reg_file_reg[7][0]/C  (IS_INVERTED)
                         clock pessimism              0.458    10.389    
                         clock uncertainty           -0.035    10.354    
    SLICE_X39Y69         FDRE (Setup_fdre_C_CE)      -0.202    10.152    CPU/rf0/reg_file_reg[7][0]
  -------------------------------------------------------------------
                         required time                         10.152    
                         arrival time                          -9.555    
  -------------------------------------------------------------------
                         slack                                  0.597    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 CPU/reg_IDEX_reg[instr][8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/reg_EXMEM_reg[instr][8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.189ns (65.853%)  route 0.098ns (34.147%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.431ns
    Source Clock Delay      (SCD):    1.828ns
    Clock Pessimism Removal (CPR):    0.590ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.996     1.246    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.272 r  clock_IBUF_BUFG_inst/O
                         net (fo=608, routed)         0.557     1.828    CPU/CLK
    SLICE_X51Y68         FDCE                                         r  CPU/reg_IDEX_reg[instr][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y68         FDCE (Prop_fdce_C_Q)         0.141     1.969 r  CPU/reg_IDEX_reg[instr][8]/Q
                         net (fo=4, routed)           0.098     2.067    CPU/p_0_in[2]
    SLICE_X50Y68         LUT2 (Prop_lut2_I0_O)        0.048     2.115 r  CPU/reg_EXMEM[instr][8]_i_1/O
                         net (fo=1, routed)           0.000     2.115    CPU/reg_EXMEM[instr][8]_i_1_n_1
    SLICE_X50Y68         FDCE                                         r  CPU/reg_EXMEM_reg[instr][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K17                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.139     1.577    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.606 r  clock_IBUF_BUFG_inst/O
                         net (fo=608, routed)         0.825     2.431    CPU/CLK
    SLICE_X50Y68         FDCE                                         r  CPU/reg_EXMEM_reg[instr][8]/C
                         clock pessimism             -0.590     1.841    
    SLICE_X50Y68         FDCE (Hold_fdce_C_D)         0.131     1.972    CPU/reg_EXMEM_reg[instr][8]
  -------------------------------------------------------------------
                         required time                         -1.972    
                         arrival time                           2.115    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 CPU/reg_EXMEM_reg[result][6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/mm_output_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.252%)  route 0.134ns (48.748%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.467ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.591ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.996     1.246    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.272 r  clock_IBUF_BUFG_inst/O
                         net (fo=608, routed)         0.592     1.863    CPU/CLK
    SLICE_X58Y55         FDCE                                         r  CPU/reg_EXMEM_reg[result][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y55         FDCE (Prop_fdce_C_Q)         0.141     2.004 r  CPU/reg_EXMEM_reg[result][6]/Q
                         net (fo=12, routed)          0.134     2.139    CPU/reg_EXMEM_reg[result]__0[6]
    SLICE_X59Y55         FDRE                                         r  CPU/mm_output_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K17                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.139     1.577    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.606 r  clock_IBUF_BUFG_inst/O
                         net (fo=608, routed)         0.861     2.467    CPU/CLK
    SLICE_X59Y55         FDRE                                         r  CPU/mm_output_reg[6]/C
                         clock pessimism             -0.591     1.876    
    SLICE_X59Y55         FDRE (Hold_fdre_C_D)         0.070     1.946    CPU/mm_output_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.946    
                         arrival time                           2.139    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 CPU/reg_EXMEM_reg[result][2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/mm_output_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.589%)  route 0.122ns (46.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.467ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.591ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.996     1.246    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.272 r  clock_IBUF_BUFG_inst/O
                         net (fo=608, routed)         0.592     1.863    CPU/CLK
    SLICE_X58Y53         FDCE                                         r  CPU/reg_EXMEM_reg[result][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y53         FDCE (Prop_fdce_C_Q)         0.141     2.004 r  CPU/reg_EXMEM_reg[result][2]/Q
                         net (fo=10, routed)          0.122     2.127    CPU/reg_EXMEM_reg[result]__0[2]
    SLICE_X59Y53         FDRE                                         r  CPU/mm_output_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K17                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.139     1.577    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.606 r  clock_IBUF_BUFG_inst/O
                         net (fo=608, routed)         0.861     2.467    CPU/CLK
    SLICE_X59Y53         FDRE                                         r  CPU/mm_output_reg[2]/C
                         clock pessimism             -0.591     1.876    
    SLICE_X59Y53         FDRE (Hold_fdre_C_D)         0.047     1.923    CPU/mm_output_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.923    
                         arrival time                           2.127    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 CPU/reg_EXMEM_reg[op_code][1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/reg_MEMWR_reg[op_code][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.257%)  route 0.157ns (52.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.458ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.588ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.996     1.246    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.272 r  clock_IBUF_BUFG_inst/O
                         net (fo=608, routed)         0.586     1.857    CPU/CLK
    SLICE_X61Y67         FDCE                                         r  CPU/reg_EXMEM_reg[op_code][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y67         FDCE (Prop_fdce_C_Q)         0.141     1.998 r  CPU/reg_EXMEM_reg[op_code][1]/Q
                         net (fo=10, routed)          0.157     2.156    CPU/reg_EXMEM_reg[op_code_n_1_][1]
    SLICE_X61Y68         FDRE                                         r  CPU/reg_MEMWR_reg[op_code][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K17                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.139     1.577    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.606 r  clock_IBUF_BUFG_inst/O
                         net (fo=608, routed)         0.853     2.458    CPU/CLK
    SLICE_X61Y68         FDRE                                         r  CPU/reg_MEMWR_reg[op_code][1]/C
                         clock pessimism             -0.588     1.870    
    SLICE_X61Y68         FDRE (Hold_fdre_C_D)         0.070     1.940    CPU/reg_MEMWR_reg[op_code][1]
  -------------------------------------------------------------------
                         required time                         -1.940    
                         arrival time                           2.156    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 CPU/reg_EXMEM_reg[result][9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/mm_output_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.796%)  route 0.167ns (54.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.467ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.588ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.996     1.246    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.272 r  clock_IBUF_BUFG_inst/O
                         net (fo=608, routed)         0.592     1.863    CPU/CLK
    SLICE_X58Y55         FDCE                                         r  CPU/reg_EXMEM_reg[result][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y55         FDCE (Prop_fdce_C_Q)         0.141     2.004 r  CPU/reg_EXMEM_reg[result][9]/Q
                         net (fo=10, routed)          0.167     2.171    CPU/reg_EXMEM_reg[result]__0[9]
    SLICE_X61Y55         FDRE                                         r  CPU/mm_output_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K17                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.139     1.577    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.606 r  clock_IBUF_BUFG_inst/O
                         net (fo=608, routed)         0.861     2.467    CPU/CLK
    SLICE_X61Y55         FDRE                                         r  CPU/mm_output_reg[9]/C
                         clock pessimism             -0.588     1.879    
    SLICE_X61Y55         FDRE (Hold_fdre_C_D)         0.066     1.945    CPU/mm_output_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.945    
                         arrival time                           2.171    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 CPU/reg_EXMEM_reg[op_code][2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/reg_MEMWR_reg[op_code][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.128ns (46.782%)  route 0.146ns (53.218%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.458ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.588ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.996     1.246    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.272 r  clock_IBUF_BUFG_inst/O
                         net (fo=608, routed)         0.586     1.857    CPU/CLK
    SLICE_X61Y67         FDCE                                         r  CPU/reg_EXMEM_reg[op_code][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y67         FDCE (Prop_fdce_C_Q)         0.128     1.985 r  CPU/reg_EXMEM_reg[op_code][2]/Q
                         net (fo=7, routed)           0.146     2.131    CPU/reg_EXMEM_reg[op_code_n_1_][2]
    SLICE_X61Y68         FDRE                                         r  CPU/reg_MEMWR_reg[op_code][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K17                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.139     1.577    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.606 r  clock_IBUF_BUFG_inst/O
                         net (fo=608, routed)         0.853     2.458    CPU/CLK
    SLICE_X61Y68         FDRE                                         r  CPU/reg_MEMWR_reg[op_code][2]/C
                         clock pessimism             -0.588     1.870    
    SLICE_X61Y68         FDRE (Hold_fdre_C_D)         0.013     1.883    CPU/reg_MEMWR_reg[op_code][2]
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           2.131    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 CPU/reg_EXMEM_reg[result][4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/mm_output_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.133%)  route 0.194ns (57.867%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.467ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.591ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.996     1.246    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.272 r  clock_IBUF_BUFG_inst/O
                         net (fo=608, routed)         0.592     1.863    CPU/CLK
    SLICE_X58Y53         FDCE                                         r  CPU/reg_EXMEM_reg[result][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y53         FDCE (Prop_fdce_C_Q)         0.141     2.004 r  CPU/reg_EXMEM_reg[result][4]/Q
                         net (fo=10, routed)          0.194     2.198    CPU/reg_EXMEM_reg[result]__0[4]
    SLICE_X59Y53         FDRE                                         r  CPU/mm_output_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K17                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.139     1.577    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.606 r  clock_IBUF_BUFG_inst/O
                         net (fo=608, routed)         0.861     2.467    CPU/CLK
    SLICE_X59Y53         FDRE                                         r  CPU/mm_output_reg[4]/C
                         clock pessimism             -0.591     1.876    
    SLICE_X59Y53         FDRE (Hold_fdre_C_D)         0.070     1.946    CPU/mm_output_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.946    
                         arrival time                           2.198    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 CPU/reg_EXMEM_reg[result][8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/mm_output_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.100%)  route 0.250ns (63.900%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.467ns
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    0.568ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.996     1.246    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.272 r  clock_IBUF_BUFG_inst/O
                         net (fo=608, routed)         0.566     1.837    CPU/CLK
    SLICE_X57Y54         FDCE                                         r  CPU/reg_EXMEM_reg[result][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y54         FDCE (Prop_fdce_C_Q)         0.141     1.978 r  CPU/reg_EXMEM_reg[result][8]/Q
                         net (fo=12, routed)          0.250     2.228    CPU/reg_EXMEM_reg[result]__0[8]
    SLICE_X59Y53         FDRE                                         r  CPU/mm_output_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K17                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.139     1.577    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.606 r  clock_IBUF_BUFG_inst/O
                         net (fo=608, routed)         0.861     2.467    CPU/CLK
    SLICE_X59Y53         FDRE                                         r  CPU/mm_output_reg[8]/C
                         clock pessimism             -0.568     1.899    
    SLICE_X59Y53         FDRE (Hold_fdre_C_D)         0.071     1.970    CPU/mm_output_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.970    
                         arrival time                           2.228    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 CPU/reg_IDEX_reg[instr][2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/reg_EXMEM_reg[instr][2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.231ns (60.546%)  route 0.151ns (39.454%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.432ns
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.996     1.246    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.272 r  clock_IBUF_BUFG_inst/O
                         net (fo=608, routed)         0.558     1.829    CPU/CLK
    SLICE_X51Y67         FDCE                                         r  CPU/reg_IDEX_reg[instr][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y67         FDCE (Prop_fdce_C_Q)         0.128     1.957 r  CPU/reg_IDEX_reg[instr][2]/Q
                         net (fo=4, routed)           0.151     2.108    CPU/reg_IDEX_reg[instr_n_1_][2]
    SLICE_X53Y67         LUT2 (Prop_lut2_I0_O)        0.103     2.211 r  CPU/reg_EXMEM[instr][2]_i_1/O
                         net (fo=1, routed)           0.000     2.211    CPU/reg_EXMEM[instr][2]_i_1_n_1
    SLICE_X53Y67         FDCE                                         r  CPU/reg_EXMEM_reg[instr][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K17                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.139     1.577    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.606 r  clock_IBUF_BUFG_inst/O
                         net (fo=608, routed)         0.826     2.432    CPU/CLK
    SLICE_X53Y67         FDCE                                         r  CPU/reg_EXMEM_reg[instr][2]/C
                         clock pessimism             -0.589     1.843    
    SLICE_X53Y67         FDCE (Hold_fdce_C_D)         0.107     1.950    CPU/reg_EXMEM_reg[instr][2]
  -------------------------------------------------------------------
                         required time                         -1.950    
                         arrival time                           2.211    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 CPU/reg_EXMEM_reg[result][3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/mm_output_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.796%)  route 0.205ns (59.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.467ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.588ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.996     1.246    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.272 r  clock_IBUF_BUFG_inst/O
                         net (fo=608, routed)         0.592     1.863    CPU/CLK
    SLICE_X58Y53         FDCE                                         r  CPU/reg_EXMEM_reg[result][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y53         FDCE (Prop_fdce_C_Q)         0.141     2.004 r  CPU/reg_EXMEM_reg[result][3]/Q
                         net (fo=10, routed)          0.205     2.209    CPU/reg_EXMEM_reg[result]__0[3]
    SLICE_X61Y53         FDRE                                         r  CPU/mm_output_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K17                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.139     1.577    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.606 r  clock_IBUF_BUFG_inst/O
                         net (fo=608, routed)         0.861     2.467    CPU/CLK
    SLICE_X61Y53         FDRE                                         r  CPU/mm_output_reg[3]/C
                         clock pessimism             -0.588     1.879    
    SLICE_X61Y53         FDRE (Hold_fdre_C_D)         0.066     1.945    CPU/mm_output_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.945    
                         arrival time                           2.209    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X43Y69   CPU/rf0/reg_file_reg[2][4]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X43Y69   CPU/rf0/reg_file_reg[2][5]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X43Y69   CPU/rf0/reg_file_reg[2][6]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X47Y71   CPU/rf0/reg_file_reg[2][7]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X49Y69   CPU/rf0/reg_file_reg[2][8]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X47Y71   CPU/rf0/reg_file_reg[2][9]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X40Y69   CPU/rf0/reg_file_reg[3][0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X47Y72   CPU/rf0/reg_file_reg[3][10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X49Y72   CPU/rf0/reg_file_reg[3][11]/C
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y54   CPU/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_7_7/SP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y54   CPU/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_7_7/SP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y55   CPU/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_0_0/DP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y55   CPU/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_0_0/DP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y55   CPU/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_0_0/SP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y55   CPU/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_0_0/SP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y57   CPU/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_10_10/DP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y57   CPU/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_10_10/DP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y57   CPU/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_10_10/SP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y57   CPU/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_10_10/SP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y54   CPU/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_7_7/SP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y54   CPU/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_7_7/SP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y60   CPU/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_9_9/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y60   CPU/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_9_9/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y60   CPU/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_9_9/SP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y60   CPU/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_9_9/SP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y55   CPU/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_0_0/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y55   CPU/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_0_0/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y55   CPU/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_0_0/SP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y55   CPU/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_0_0/SP.LOW/CLK



