Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Apr  9 05:18:43 2025
| Host         : clucktop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     66          
LUTAR-1    Warning           LUT drives async reset alert    3           
TIMING-20  Warning           Non-clocked latch               12          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (346)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (148)
5. checking no_input_delay (1)
6. checking no_output_delay (24)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (346)
--------------------------
 There are 5 register/latch pins with no clock driven by root clock pin: clk_var_hz_switchable_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: encoded_display_input_select_reg[0]/L7/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: ff0/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: ff0/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: ff1/temp_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: ff10/temp_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff3/count_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff3/count_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff3/count_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff0/count_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff0/count_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff0/count_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff0/count_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff0/count_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: ff4/ff0/tick_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff1/count_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff1/count_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff1/count_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff1/count_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff1/count_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: ff4/ff1/tick_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff2/count_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff2/count_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff2/count_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff2/count_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff2/count_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: ff4/ff2/tick_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff3/count_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff3/count_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff3/count_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff3/count_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff3/count_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: ff4/ff3/tick_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff4/count_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff4/count_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff4/count_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff4/count_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff4/count_reg[4]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ff4/ff4/tick_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff5/count_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff5/count_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff5/count_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff5/count_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff5/count_reg[4]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (148)
--------------------------------------------------
 There are 148 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (24)
--------------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.384        0.000                      0                   90        0.265        0.000                      0                   90        4.500        0.000                       0                    47  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.384        0.000                      0                   90        0.265        0.000                      0                   90        4.500        0.000                       0                    47  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.384ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.265ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.384ns  (required time - arrival time)
  Source:                 ff10/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff10/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.825ns  (logic 1.349ns (35.268%)  route 2.476ns (64.732%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.721     5.324    ff10/clk
    SLICE_X2Y87          FDRE                                         r  ff10/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.518     5.842 r  ff10/count_reg[15]/Q
                         net (fo=2, routed)           1.087     6.929    ff10/count_reg[15]
    SLICE_X3Y87          LUT3 (Prop_lut3_I2_O)        0.124     7.053 r  ff10/count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     7.053    ff10/count0_carry__0_i_3_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.603 r  ff10/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.603    ff10/count0_carry__0_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.760 r  ff10/count0_carry__1/CO[1]
                         net (fo=29, routed)          1.389     9.149    ff10/count0_carry__1_n_2
    SLICE_X2Y84          FDRE                                         r  ff10/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.599    15.022    ff10/clk
    SLICE_X2Y84          FDRE                                         r  ff10/count_reg[0]/C
                         clock pessimism              0.275    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X2Y84          FDRE (Setup_fdre_C_R)       -0.729    14.532    ff10/count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.532    
                         arrival time                          -9.149    
  -------------------------------------------------------------------
                         slack                                  5.384    

Slack (MET) :             5.384ns  (required time - arrival time)
  Source:                 ff10/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff10/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.825ns  (logic 1.349ns (35.268%)  route 2.476ns (64.732%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.721     5.324    ff10/clk
    SLICE_X2Y87          FDRE                                         r  ff10/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.518     5.842 r  ff10/count_reg[15]/Q
                         net (fo=2, routed)           1.087     6.929    ff10/count_reg[15]
    SLICE_X3Y87          LUT3 (Prop_lut3_I2_O)        0.124     7.053 r  ff10/count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     7.053    ff10/count0_carry__0_i_3_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.603 r  ff10/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.603    ff10/count0_carry__0_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.760 r  ff10/count0_carry__1/CO[1]
                         net (fo=29, routed)          1.389     9.149    ff10/count0_carry__1_n_2
    SLICE_X2Y84          FDRE                                         r  ff10/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.599    15.022    ff10/clk
    SLICE_X2Y84          FDRE                                         r  ff10/count_reg[1]/C
                         clock pessimism              0.275    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X2Y84          FDRE (Setup_fdre_C_R)       -0.729    14.532    ff10/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.532    
                         arrival time                          -9.149    
  -------------------------------------------------------------------
                         slack                                  5.384    

Slack (MET) :             5.384ns  (required time - arrival time)
  Source:                 ff10/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff10/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.825ns  (logic 1.349ns (35.268%)  route 2.476ns (64.732%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.721     5.324    ff10/clk
    SLICE_X2Y87          FDRE                                         r  ff10/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.518     5.842 r  ff10/count_reg[15]/Q
                         net (fo=2, routed)           1.087     6.929    ff10/count_reg[15]
    SLICE_X3Y87          LUT3 (Prop_lut3_I2_O)        0.124     7.053 r  ff10/count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     7.053    ff10/count0_carry__0_i_3_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.603 r  ff10/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.603    ff10/count0_carry__0_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.760 r  ff10/count0_carry__1/CO[1]
                         net (fo=29, routed)          1.389     9.149    ff10/count0_carry__1_n_2
    SLICE_X2Y84          FDRE                                         r  ff10/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.599    15.022    ff10/clk
    SLICE_X2Y84          FDRE                                         r  ff10/count_reg[2]/C
                         clock pessimism              0.275    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X2Y84          FDRE (Setup_fdre_C_R)       -0.729    14.532    ff10/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.532    
                         arrival time                          -9.149    
  -------------------------------------------------------------------
                         slack                                  5.384    

Slack (MET) :             5.384ns  (required time - arrival time)
  Source:                 ff10/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff10/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.825ns  (logic 1.349ns (35.268%)  route 2.476ns (64.732%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.721     5.324    ff10/clk
    SLICE_X2Y87          FDRE                                         r  ff10/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.518     5.842 r  ff10/count_reg[15]/Q
                         net (fo=2, routed)           1.087     6.929    ff10/count_reg[15]
    SLICE_X3Y87          LUT3 (Prop_lut3_I2_O)        0.124     7.053 r  ff10/count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     7.053    ff10/count0_carry__0_i_3_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.603 r  ff10/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.603    ff10/count0_carry__0_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.760 r  ff10/count0_carry__1/CO[1]
                         net (fo=29, routed)          1.389     9.149    ff10/count0_carry__1_n_2
    SLICE_X2Y84          FDRE                                         r  ff10/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.599    15.022    ff10/clk
    SLICE_X2Y84          FDRE                                         r  ff10/count_reg[3]/C
                         clock pessimism              0.275    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X2Y84          FDRE (Setup_fdre_C_R)       -0.729    14.532    ff10/count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.532    
                         arrival time                          -9.149    
  -------------------------------------------------------------------
                         slack                                  5.384    

Slack (MET) :             5.623ns  (required time - arrival time)
  Source:                 ff10/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff10/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.587ns  (logic 1.349ns (37.611%)  route 2.238ns (62.389%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.721     5.324    ff10/clk
    SLICE_X2Y87          FDRE                                         r  ff10/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.518     5.842 r  ff10/count_reg[15]/Q
                         net (fo=2, routed)           1.087     6.929    ff10/count_reg[15]
    SLICE_X3Y87          LUT3 (Prop_lut3_I2_O)        0.124     7.053 r  ff10/count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     7.053    ff10/count0_carry__0_i_3_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.603 r  ff10/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.603    ff10/count0_carry__0_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.760 r  ff10/count0_carry__1/CO[1]
                         net (fo=29, routed)          1.150     8.910    ff10/count0_carry__1_n_2
    SLICE_X2Y85          FDRE                                         r  ff10/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.600    15.023    ff10/clk
    SLICE_X2Y85          FDRE                                         r  ff10/count_reg[4]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X2Y85          FDRE (Setup_fdre_C_R)       -0.729    14.533    ff10/count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.533    
                         arrival time                          -8.910    
  -------------------------------------------------------------------
                         slack                                  5.623    

Slack (MET) :             5.623ns  (required time - arrival time)
  Source:                 ff10/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff10/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.587ns  (logic 1.349ns (37.611%)  route 2.238ns (62.389%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.721     5.324    ff10/clk
    SLICE_X2Y87          FDRE                                         r  ff10/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.518     5.842 r  ff10/count_reg[15]/Q
                         net (fo=2, routed)           1.087     6.929    ff10/count_reg[15]
    SLICE_X3Y87          LUT3 (Prop_lut3_I2_O)        0.124     7.053 r  ff10/count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     7.053    ff10/count0_carry__0_i_3_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.603 r  ff10/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.603    ff10/count0_carry__0_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.760 r  ff10/count0_carry__1/CO[1]
                         net (fo=29, routed)          1.150     8.910    ff10/count0_carry__1_n_2
    SLICE_X2Y85          FDRE                                         r  ff10/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.600    15.023    ff10/clk
    SLICE_X2Y85          FDRE                                         r  ff10/count_reg[5]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X2Y85          FDRE (Setup_fdre_C_R)       -0.729    14.533    ff10/count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.533    
                         arrival time                          -8.910    
  -------------------------------------------------------------------
                         slack                                  5.623    

Slack (MET) :             5.623ns  (required time - arrival time)
  Source:                 ff10/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff10/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.587ns  (logic 1.349ns (37.611%)  route 2.238ns (62.389%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.721     5.324    ff10/clk
    SLICE_X2Y87          FDRE                                         r  ff10/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.518     5.842 r  ff10/count_reg[15]/Q
                         net (fo=2, routed)           1.087     6.929    ff10/count_reg[15]
    SLICE_X3Y87          LUT3 (Prop_lut3_I2_O)        0.124     7.053 r  ff10/count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     7.053    ff10/count0_carry__0_i_3_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.603 r  ff10/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.603    ff10/count0_carry__0_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.760 r  ff10/count0_carry__1/CO[1]
                         net (fo=29, routed)          1.150     8.910    ff10/count0_carry__1_n_2
    SLICE_X2Y85          FDRE                                         r  ff10/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.600    15.023    ff10/clk
    SLICE_X2Y85          FDRE                                         r  ff10/count_reg[6]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X2Y85          FDRE (Setup_fdre_C_R)       -0.729    14.533    ff10/count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.533    
                         arrival time                          -8.910    
  -------------------------------------------------------------------
                         slack                                  5.623    

Slack (MET) :             5.623ns  (required time - arrival time)
  Source:                 ff10/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff10/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.587ns  (logic 1.349ns (37.611%)  route 2.238ns (62.389%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.721     5.324    ff10/clk
    SLICE_X2Y87          FDRE                                         r  ff10/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.518     5.842 r  ff10/count_reg[15]/Q
                         net (fo=2, routed)           1.087     6.929    ff10/count_reg[15]
    SLICE_X3Y87          LUT3 (Prop_lut3_I2_O)        0.124     7.053 r  ff10/count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     7.053    ff10/count0_carry__0_i_3_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.603 r  ff10/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.603    ff10/count0_carry__0_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.760 r  ff10/count0_carry__1/CO[1]
                         net (fo=29, routed)          1.150     8.910    ff10/count0_carry__1_n_2
    SLICE_X2Y85          FDRE                                         r  ff10/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.600    15.023    ff10/clk
    SLICE_X2Y85          FDRE                                         r  ff10/count_reg[7]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X2Y85          FDRE (Setup_fdre_C_R)       -0.729    14.533    ff10/count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.533    
                         arrival time                          -8.910    
  -------------------------------------------------------------------
                         slack                                  5.623    

Slack (MET) :             5.730ns  (required time - arrival time)
  Source:                 ff10/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff10/count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.483ns  (logic 1.349ns (38.736%)  route 2.134ns (61.264%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.721     5.324    ff10/clk
    SLICE_X2Y87          FDRE                                         r  ff10/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.518     5.842 r  ff10/count_reg[15]/Q
                         net (fo=2, routed)           1.087     6.929    ff10/count_reg[15]
    SLICE_X3Y87          LUT3 (Prop_lut3_I2_O)        0.124     7.053 r  ff10/count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     7.053    ff10/count0_carry__0_i_3_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.603 r  ff10/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.603    ff10/count0_carry__0_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.760 r  ff10/count0_carry__1/CO[1]
                         net (fo=29, routed)          1.046     8.806    ff10/count0_carry__1_n_2
    SLICE_X2Y90          FDRE                                         r  ff10/count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.603    15.026    ff10/clk
    SLICE_X2Y90          FDRE                                         r  ff10/count_reg[24]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X2Y90          FDRE (Setup_fdre_C_R)       -0.729    14.536    ff10/count_reg[24]
  -------------------------------------------------------------------
                         required time                         14.536    
                         arrival time                          -8.806    
  -------------------------------------------------------------------
                         slack                                  5.730    

Slack (MET) :             5.730ns  (required time - arrival time)
  Source:                 ff10/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff10/count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.483ns  (logic 1.349ns (38.736%)  route 2.134ns (61.264%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.721     5.324    ff10/clk
    SLICE_X2Y87          FDRE                                         r  ff10/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.518     5.842 r  ff10/count_reg[15]/Q
                         net (fo=2, routed)           1.087     6.929    ff10/count_reg[15]
    SLICE_X3Y87          LUT3 (Prop_lut3_I2_O)        0.124     7.053 r  ff10/count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     7.053    ff10/count0_carry__0_i_3_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.603 r  ff10/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.603    ff10/count0_carry__0_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.760 r  ff10/count0_carry__1/CO[1]
                         net (fo=29, routed)          1.046     8.806    ff10/count0_carry__1_n_2
    SLICE_X2Y90          FDRE                                         r  ff10/count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.603    15.026    ff10/clk
    SLICE_X2Y90          FDRE                                         r  ff10/count_reg[25]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X2Y90          FDRE (Setup_fdre_C_R)       -0.729    14.536    ff10/count_reg[25]
  -------------------------------------------------------------------
                         required time                         14.536    
                         arrival time                          -8.806    
  -------------------------------------------------------------------
                         slack                                  5.730    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 ff10/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff10/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.600     1.519    ff10/clk
    SLICE_X2Y86          FDRE                                         r  ff10/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.164     1.683 r  ff10/count_reg[10]/Q
                         net (fo=2, routed)           0.125     1.809    ff10/count_reg[10]
    SLICE_X2Y86          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.919 r  ff10/count_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.919    ff10/count_reg[8]_i_1__0_n_5
    SLICE_X2Y86          FDRE                                         r  ff10/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.872     2.037    ff10/clk
    SLICE_X2Y86          FDRE                                         r  ff10/count_reg[10]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X2Y86          FDRE (Hold_fdre_C_D)         0.134     1.653    ff10/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 ff10/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff10/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.601     1.520    ff10/clk
    SLICE_X2Y87          FDRE                                         r  ff10/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.164     1.684 r  ff10/count_reg[14]/Q
                         net (fo=2, routed)           0.127     1.811    ff10/count_reg[14]
    SLICE_X2Y87          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.921 r  ff10/count_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.921    ff10/count_reg[12]_i_1__0_n_5
    SLICE_X2Y87          FDRE                                         r  ff10/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.873     2.038    ff10/clk
    SLICE_X2Y87          FDRE                                         r  ff10/count_reg[14]/C
                         clock pessimism             -0.517     1.520    
    SLICE_X2Y87          FDRE (Hold_fdre_C_D)         0.134     1.654    ff10/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 ff10/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff10/count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.602     1.521    ff10/clk
    SLICE_X2Y88          FDRE                                         r  ff10/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.164     1.685 r  ff10/count_reg[18]/Q
                         net (fo=2, routed)           0.127     1.812    ff10/count_reg[18]
    SLICE_X2Y88          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.922 r  ff10/count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.922    ff10/count_reg[16]_i_1_n_5
    SLICE_X2Y88          FDRE                                         r  ff10/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.875     2.040    ff10/clk
    SLICE_X2Y88          FDRE                                         r  ff10/count_reg[18]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X2Y88          FDRE (Hold_fdre_C_D)         0.134     1.655    ff10/count_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 ff10/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff10/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.600     1.519    ff10/clk
    SLICE_X2Y84          FDRE                                         r  ff10/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.164     1.683 r  ff10/count_reg[2]/Q
                         net (fo=2, routed)           0.127     1.810    ff10/count_reg[2]
    SLICE_X2Y84          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.920 r  ff10/count_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.920    ff10/count_reg[0]_i_1_n_5
    SLICE_X2Y84          FDRE                                         r  ff10/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.871     2.036    ff10/clk
    SLICE_X2Y84          FDRE                                         r  ff10/count_reg[2]/C
                         clock pessimism             -0.516     1.519    
    SLICE_X2Y84          FDRE (Hold_fdre_C_D)         0.134     1.653    ff10/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 ff10/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff10/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.600     1.519    ff10/clk
    SLICE_X2Y85          FDRE                                         r  ff10/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.164     1.683 r  ff10/count_reg[6]/Q
                         net (fo=2, routed)           0.127     1.810    ff10/count_reg[6]
    SLICE_X2Y85          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.920 r  ff10/count_reg[4]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.920    ff10/count_reg[4]_i_1__0_n_5
    SLICE_X2Y85          FDRE                                         r  ff10/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.872     2.037    ff10/clk
    SLICE_X2Y85          FDRE                                         r  ff10/count_reg[6]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X2Y85          FDRE (Hold_fdre_C_D)         0.134     1.653    ff10/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 ff10/count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff10/count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.603     1.522    ff10/clk
    SLICE_X2Y90          FDRE                                         r  ff10/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.164     1.686 r  ff10/count_reg[26]/Q
                         net (fo=2, routed)           0.127     1.813    ff10/out[5]
    SLICE_X2Y90          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.923 r  ff10/count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.923    ff10/count_reg[24]_i_1_n_5
    SLICE_X2Y90          FDRE                                         r  ff10/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.876     2.041    ff10/clk
    SLICE_X2Y90          FDRE                                         r  ff10/count_reg[26]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X2Y90          FDRE (Hold_fdre_C_D)         0.134     1.656    ff10/count_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 ff1/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff1/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.600     1.519    ff1/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y87          FDRE                                         r  ff1/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  ff1/count_reg[6]/Q
                         net (fo=2, routed)           0.133     1.793    ff1/count_reg[6]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.904 r  ff1/count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.904    ff1/count_reg[4]_i_1_n_5
    SLICE_X4Y87          FDRE                                         r  ff1/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.870     2.035    ff1/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y87          FDRE                                         r  ff1/count_reg[6]/C
                         clock pessimism             -0.515     1.519    
    SLICE_X4Y87          FDRE (Hold_fdre_C_D)         0.105     1.624    ff1/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 ff1/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff1/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.601     1.520    ff1/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y88          FDRE                                         r  ff1/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  ff1/count_reg[10]/Q
                         net (fo=2, routed)           0.133     1.794    ff1/count_reg[10]
    SLICE_X4Y88          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.905 r  ff1/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.905    ff1/count_reg[8]_i_1_n_5
    SLICE_X4Y88          FDRE                                         r  ff1/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.872     2.037    ff1/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y88          FDRE                                         r  ff1/count_reg[10]/C
                         clock pessimism             -0.516     1.520    
    SLICE_X4Y88          FDRE (Hold_fdre_C_D)         0.105     1.625    ff1/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 ff1/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff1/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.599     1.518    ff1/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y86          FDRE                                         r  ff1/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  ff1/count_reg[2]/Q
                         net (fo=2, routed)           0.133     1.792    ff1/count_reg[2]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.903 r  ff1/count_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.903    ff1/count_reg[0]_i_2_n_5
    SLICE_X4Y86          FDRE                                         r  ff1/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.869     2.034    ff1/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y86          FDRE                                         r  ff1/count_reg[2]/C
                         clock pessimism             -0.515     1.518    
    SLICE_X4Y86          FDRE (Hold_fdre_C_D)         0.105     1.623    ff1/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 ff10/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff10/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.310ns (71.185%)  route 0.125ns (28.815%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.600     1.519    ff10/clk
    SLICE_X2Y86          FDRE                                         r  ff10/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.164     1.683 r  ff10/count_reg[10]/Q
                         net (fo=2, routed)           0.125     1.809    ff10/count_reg[10]
    SLICE_X2Y86          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.955 r  ff10/count_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.955    ff10/count_reg[8]_i_1__0_n_4
    SLICE_X2Y86          FDRE                                         r  ff10/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.872     2.037    ff10/clk
    SLICE_X2Y86          FDRE                                         r  ff10/count_reg[11]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X2Y86          FDRE (Hold_fdre_C_D)         0.134     1.653    ff10/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.301    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y86     ff1/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y88     ff1/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y88     ff1/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y89     ff1/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y89     ff1/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y89     ff1/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y89     ff1/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y86     ff1/count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y86     ff1/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y86     ff1/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y86     ff1/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y88     ff1/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y88     ff1/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y88     ff1/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y88     ff1/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y89     ff1/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y89     ff1/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y89     ff1/count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y89     ff1/count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y86     ff1/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y86     ff1/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y88     ff1/count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y88     ff1/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y88     ff1/count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y88     ff1/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y89     ff1/count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y89     ff1/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y89     ff1/count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y89     ff1/count_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           171 Endpoints
Min Delay           171 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ff3/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.929ns  (logic 4.466ns (44.973%)  route 5.464ns (55.027%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDRE                         0.000     0.000 r  ff3/count_reg[2]/C
    SLICE_X4Y91          FDRE (Prop_fdre_C_Q)         0.419     0.419 f  ff3/count_reg[2]/Q
                         net (fo=16, routed)          0.895     1.314    ff3/Q[2]
    SLICE_X2Y91          LUT3 (Prop_lut3_I2_O)        0.325     1.639 r  ff3/AN_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.569     6.208    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.722     9.929 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.929    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff3/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.719ns  (logic 4.544ns (52.118%)  route 4.175ns (47.882%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDRE                         0.000     0.000 r  ff3/count_reg[2]/C
    SLICE_X4Y91          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  ff3/count_reg[2]/Q
                         net (fo=16, routed)          1.046     1.465    ff3/Q[2]
    SLICE_X2Y93          LUT3 (Prop_lut3_I2_O)        0.327     1.792 r  ff3/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.129     4.921    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.798     8.719 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.719    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff3/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.576ns  (logic 4.133ns (48.199%)  route 4.442ns (51.801%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDRE                         0.000     0.000 r  ff3/count_reg[1]/C
    SLICE_X4Y91          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  ff3/count_reg[1]/Q
                         net (fo=22, routed)          1.313     1.769    ff3/Q[1]
    SLICE_X2Y93          LUT3 (Prop_lut3_I0_O)        0.124     1.893 r  ff3/AN_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           3.130     5.022    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.553     8.576 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000     8.576    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff3/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.783ns  (logic 4.498ns (57.796%)  route 3.285ns (42.204%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDRE                         0.000     0.000 r  ff3/count_reg[2]/C
    SLICE_X4Y91          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  ff3/count_reg[2]/Q
                         net (fo=16, routed)          1.015     1.434    ff3/Q[2]
    SLICE_X0Y94          LUT3 (Prop_lut3_I2_O)        0.325     1.759 r  ff3/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.269     4.029    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.754     7.783 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.783    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff3/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.485ns  (logic 4.270ns (57.044%)  route 3.215ns (42.956%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDRE                         0.000     0.000 r  ff3/count_reg[2]/C
    SLICE_X4Y91          FDRE (Prop_fdre_C_Q)         0.419     0.419 f  ff3/count_reg[2]/Q
                         net (fo=16, routed)          0.895     1.314    ff3/Q[2]
    SLICE_X2Y91          LUT3 (Prop_lut3_I2_O)        0.299     1.613 r  ff3/AN_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.320     3.933    AN_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         3.552     7.485 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.485    AN[5]
    T14                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff3/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.465ns  (logic 4.346ns (58.213%)  route 3.119ns (41.787%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDRE                         0.000     0.000 r  ff3/count_reg[0]/C
    SLICE_X4Y91          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ff3/count_reg[0]/Q
                         net (fo=25, routed)          1.042     1.498    ff3/Q[0]
    SLICE_X0Y91          LUT3 (Prop_lut3_I1_O)        0.152     1.650 r  ff3/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.077     3.727    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.738     7.465 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.465    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff8/ff1/SEGMENT_LIGHT_OUT_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            SEVEN_SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.288ns  (logic 4.136ns (56.750%)  route 3.152ns (43.250%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          LDCE                         0.000     0.000 r  ff8/ff1/SEGMENT_LIGHT_OUT_reg[7]/G
    SLICE_X3Y92          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  ff8/ff1/SEGMENT_LIGHT_OUT_reg[7]/Q
                         net (fo=1, routed)           3.152     3.711    SEVEN_SEG_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577     7.288 r  SEVEN_SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.288    SEVEN_SEG[0]
    T10                                                               r  SEVEN_SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff3/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.180ns  (logic 4.254ns (59.244%)  route 2.926ns (40.756%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDRE                         0.000     0.000 r  ff3/count_reg[2]/C
    SLICE_X4Y91          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  ff3/count_reg[2]/Q
                         net (fo=16, routed)          1.015     1.434    ff3/Q[2]
    SLICE_X0Y94          LUT3 (Prop_lut3_I2_O)        0.299     1.733 r  ff3/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.911     3.644    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.536     7.180 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.180    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff8/ff1/SEGMENT_LIGHT_OUT_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            SEVEN_SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.107ns  (logic 4.114ns (57.892%)  route 2.993ns (42.108%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          LDCE                         0.000     0.000 r  ff8/ff1/SEGMENT_LIGHT_OUT_reg[6]/G
    SLICE_X1Y92          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  ff8/ff1/SEGMENT_LIGHT_OUT_reg[6]/Q
                         net (fo=1, routed)           2.993     3.552    SEVEN_SEG_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555     7.107 r  SEVEN_SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.107    SEVEN_SEG[1]
    R10                                                               r  SEVEN_SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff3/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.049ns  (logic 4.130ns (58.588%)  route 2.919ns (41.412%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDRE                         0.000     0.000 r  ff3/count_reg[0]/C
    SLICE_X4Y91          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ff3/count_reg[0]/Q
                         net (fo=25, routed)          1.042     1.498    ff3/Q[0]
    SLICE_X0Y91          LUT3 (Prop_lut3_I1_O)        0.124     1.622 r  ff3/AN_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.877     3.499    AN_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         3.550     7.049 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.049    AN[4]
    P14                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ff9/current_rand_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff9/current_rand_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.141ns (55.481%)  route 0.113ns (44.519%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE                         0.000     0.000 r  ff9/current_rand_reg[3]/C
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ff9/current_rand_reg[3]/Q
                         net (fo=3, routed)           0.113     0.254    ff9/Q[3]
    SLICE_X1Y87          FDRE                                         r  ff9/current_rand_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff9/current_rand_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff9/current_rand_reg[3]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.141ns (54.231%)  route 0.119ns (45.769%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE                         0.000     0.000 r  ff9/current_rand_reg[4]/C
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ff9/current_rand_reg[4]/Q
                         net (fo=4, routed)           0.119     0.260    ff9/Q[4]
    SLICE_X0Y86          FDRE                                         r  ff9/current_rand_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff4/ff3/tick_reg__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff4/ff3/tick_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDRE                         0.000     0.000 r  ff4/ff3/tick_reg__0/C
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ff4/ff3/tick_reg__0/Q
                         net (fo=1, routed)           0.097     0.238    ff4/ff3/tick_reg__0_n_0
    SLICE_X4Y94          LUT2 (Prop_lut2_I0_O)        0.045     0.283 r  ff4/ff3/tick_i_1__2/O
                         net (fo=1, routed)           0.000     0.283    ff4/ff3/tick_i_1__2_n_0
    SLICE_X4Y94          FDRE                                         r  ff4/ff3/tick_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff9/current_rand_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff9/current_rand_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.297ns  (logic 0.227ns (76.391%)  route 0.070ns (23.609%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE                         0.000     0.000 r  ff9/current_rand_reg[0]/C
    SLICE_X1Y87          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  ff9/current_rand_reg[0]/Q
                         net (fo=2, routed)           0.070     0.198    ff9/Q[0]
    SLICE_X1Y87          LUT4 (Prop_lut4_I1_O)        0.099     0.297 r  ff9/current_rand[7]_i_1/O
                         net (fo=1, routed)           0.000     0.297    ff9/p_0_out[7]
    SLICE_X1Y87          FDRE                                         r  ff9/current_rand_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff5/TIMER_FINISHED_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff0/last_triggers_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.141ns (46.487%)  route 0.162ns (53.513%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDCE                         0.000     0.000 r  ff5/TIMER_FINISHED_reg/C
    SLICE_X3Y91          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ff5/TIMER_FINISHED_reg/Q
                         net (fo=6, routed)           0.162     0.303    ff0/TIMER_FINISHED
    SLICE_X4Y90          FDRE                                         r  ff0/last_triggers_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff4/ff0/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff4/ff0/count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.308ns  (logic 0.186ns (60.486%)  route 0.122ns (39.514%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y91          FDCE                         0.000     0.000 r  ff4/ff0/count_reg[0]/C
    SLICE_X9Y91          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ff4/ff0/count_reg[0]/Q
                         net (fo=8, routed)           0.122     0.263    ff4/ff0/Q[0]
    SLICE_X8Y91          LUT5 (Prop_lut5_I3_O)        0.045     0.308 r  ff4/ff0/count[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.308    ff4/ff0/count[1]_i_1__0_n_0
    SLICE_X8Y91          FDCE                                         r  ff4/ff0/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff4/ff0/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff4/ff0/count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.189ns (60.868%)  route 0.122ns (39.132%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y91          FDCE                         0.000     0.000 r  ff4/ff0/count_reg[0]/C
    SLICE_X9Y91          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ff4/ff0/count_reg[0]/Q
                         net (fo=8, routed)           0.122     0.263    ff4/ff0/Q[0]
    SLICE_X8Y91          LUT3 (Prop_lut3_I2_O)        0.048     0.311 r  ff4/ff0/count[2]_i_1__1/O
                         net (fo=1, routed)           0.000     0.311    ff4/ff0/count[2]_i_1__1_n_0
    SLICE_X8Y91          FDCE                                         r  ff4/ff0/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff4/ff0/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff4/ff0/count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.186ns (59.709%)  route 0.126ns (40.291%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y91          FDCE                         0.000     0.000 r  ff4/ff0/count_reg[0]/C
    SLICE_X9Y91          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ff4/ff0/count_reg[0]/Q
                         net (fo=8, routed)           0.126     0.267    ff4/ff0/Q[0]
    SLICE_X8Y91          LUT5 (Prop_lut5_I3_O)        0.045     0.312 r  ff4/ff0/count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.312    ff4/ff0/count[3]_i_1_n_0
    SLICE_X8Y91          FDCE                                         r  ff4/ff0/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff4/ff3/tick_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff4/ff3/tick_reg__0/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.191ns (61.195%)  route 0.121ns (38.805%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDRE                         0.000     0.000 r  ff4/ff3/tick_reg/C
    SLICE_X4Y94          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  ff4/ff3/tick_reg/Q
                         net (fo=9, routed)           0.121     0.267    ff4/ff3/tick_3
    SLICE_X5Y94          LUT6 (Prop_lut6_I5_O)        0.045     0.312 r  ff4/ff3/tick__0_i_1__2/O
                         net (fo=1, routed)           0.000     0.312    ff4/ff3/tick__0_i_1__2_n_0
    SLICE_X5Y94          FDRE                                         r  ff4/ff3/tick_reg__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff4/ff0/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff4/ff0/count_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.315ns  (logic 0.189ns (60.093%)  route 0.126ns (39.907%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y91          FDCE                         0.000     0.000 r  ff4/ff0/count_reg[0]/C
    SLICE_X9Y91          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ff4/ff0/count_reg[0]/Q
                         net (fo=8, routed)           0.126     0.267    ff4/ff0/Q[0]
    SLICE_X8Y91          LUT5 (Prop_lut5_I2_O)        0.048     0.315 r  ff4/ff0/count[4]_i_1/O
                         net (fo=1, routed)           0.000     0.315    ff4/ff0/count[4]_i_1_n_0
    SLICE_X8Y91          FDCE                                         r  ff4/ff0/count_reg[4]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ff10/temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_var_hz_switchable_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.850ns  (logic 0.456ns (53.650%)  route 0.394ns (46.350%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.722     5.325    ff10/clk
    SLICE_X1Y88          FDRE                                         r  ff10/temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.456     5.781 r  ff10/temp_reg/Q
                         net (fo=15, routed)          0.394     6.175    clk_var_hz
    SLICE_X3Y89          LDCE                                         r  clk_var_hz_switchable_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ff10/temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_var_hz_switchable_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.300ns  (logic 0.141ns (47.008%)  route 0.159ns (52.992%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.602     1.521    ff10/clk
    SLICE_X1Y88          FDRE                                         r  ff10/temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  ff10/temp_reg/Q
                         net (fo=15, routed)          0.159     1.821    clk_var_hz
    SLICE_X3Y89          LDCE                                         r  clk_var_hz_switchable_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            29 Endpoints
Min Delay            29 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ff9/current_rand_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff10/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.371ns  (logic 1.138ns (33.759%)  route 2.233ns (66.241%))
  Logic Levels:           4  (CARRY4=2 FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE                         0.000     0.000 r  ff9/current_rand_reg[4]/C
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ff9/current_rand_reg[4]/Q
                         net (fo=4, routed)           0.844     1.300    ff9/Q[4]
    SLICE_X3Y87          LUT6 (Prop_lut6_I0_O)        0.124     1.424 r  ff9/count0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     1.424    ff10/S[0]
    SLICE_X3Y87          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.825 r  ff10/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.825    ff10/count0_carry__0_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.982 r  ff10/count0_carry__1/CO[1]
                         net (fo=29, routed)          1.389     3.371    ff10/count0_carry__1_n_2
    SLICE_X2Y84          FDRE                                         r  ff10/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.599     5.022    ff10/clk
    SLICE_X2Y84          FDRE                                         r  ff10/count_reg[0]/C

Slack:                    inf
  Source:                 ff9/current_rand_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff10/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.371ns  (logic 1.138ns (33.759%)  route 2.233ns (66.241%))
  Logic Levels:           4  (CARRY4=2 FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE                         0.000     0.000 r  ff9/current_rand_reg[4]/C
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ff9/current_rand_reg[4]/Q
                         net (fo=4, routed)           0.844     1.300    ff9/Q[4]
    SLICE_X3Y87          LUT6 (Prop_lut6_I0_O)        0.124     1.424 r  ff9/count0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     1.424    ff10/S[0]
    SLICE_X3Y87          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.825 r  ff10/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.825    ff10/count0_carry__0_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.982 r  ff10/count0_carry__1/CO[1]
                         net (fo=29, routed)          1.389     3.371    ff10/count0_carry__1_n_2
    SLICE_X2Y84          FDRE                                         r  ff10/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.599     5.022    ff10/clk
    SLICE_X2Y84          FDRE                                         r  ff10/count_reg[1]/C

Slack:                    inf
  Source:                 ff9/current_rand_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff10/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.371ns  (logic 1.138ns (33.759%)  route 2.233ns (66.241%))
  Logic Levels:           4  (CARRY4=2 FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE                         0.000     0.000 r  ff9/current_rand_reg[4]/C
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ff9/current_rand_reg[4]/Q
                         net (fo=4, routed)           0.844     1.300    ff9/Q[4]
    SLICE_X3Y87          LUT6 (Prop_lut6_I0_O)        0.124     1.424 r  ff9/count0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     1.424    ff10/S[0]
    SLICE_X3Y87          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.825 r  ff10/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.825    ff10/count0_carry__0_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.982 r  ff10/count0_carry__1/CO[1]
                         net (fo=29, routed)          1.389     3.371    ff10/count0_carry__1_n_2
    SLICE_X2Y84          FDRE                                         r  ff10/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.599     5.022    ff10/clk
    SLICE_X2Y84          FDRE                                         r  ff10/count_reg[2]/C

Slack:                    inf
  Source:                 ff9/current_rand_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff10/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.371ns  (logic 1.138ns (33.759%)  route 2.233ns (66.241%))
  Logic Levels:           4  (CARRY4=2 FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE                         0.000     0.000 r  ff9/current_rand_reg[4]/C
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ff9/current_rand_reg[4]/Q
                         net (fo=4, routed)           0.844     1.300    ff9/Q[4]
    SLICE_X3Y87          LUT6 (Prop_lut6_I0_O)        0.124     1.424 r  ff9/count0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     1.424    ff10/S[0]
    SLICE_X3Y87          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.825 r  ff10/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.825    ff10/count0_carry__0_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.982 r  ff10/count0_carry__1/CO[1]
                         net (fo=29, routed)          1.389     3.371    ff10/count0_carry__1_n_2
    SLICE_X2Y84          FDRE                                         r  ff10/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.599     5.022    ff10/clk
    SLICE_X2Y84          FDRE                                         r  ff10/count_reg[3]/C

Slack:                    inf
  Source:                 ff9/current_rand_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff10/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.133ns  (logic 1.138ns (36.326%)  route 1.995ns (63.674%))
  Logic Levels:           4  (CARRY4=2 FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE                         0.000     0.000 r  ff9/current_rand_reg[4]/C
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ff9/current_rand_reg[4]/Q
                         net (fo=4, routed)           0.844     1.300    ff9/Q[4]
    SLICE_X3Y87          LUT6 (Prop_lut6_I0_O)        0.124     1.424 r  ff9/count0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     1.424    ff10/S[0]
    SLICE_X3Y87          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.825 r  ff10/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.825    ff10/count0_carry__0_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.982 r  ff10/count0_carry__1/CO[1]
                         net (fo=29, routed)          1.150     3.133    ff10/count0_carry__1_n_2
    SLICE_X2Y85          FDRE                                         r  ff10/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.600     5.023    ff10/clk
    SLICE_X2Y85          FDRE                                         r  ff10/count_reg[4]/C

Slack:                    inf
  Source:                 ff9/current_rand_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff10/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.133ns  (logic 1.138ns (36.326%)  route 1.995ns (63.674%))
  Logic Levels:           4  (CARRY4=2 FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE                         0.000     0.000 r  ff9/current_rand_reg[4]/C
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ff9/current_rand_reg[4]/Q
                         net (fo=4, routed)           0.844     1.300    ff9/Q[4]
    SLICE_X3Y87          LUT6 (Prop_lut6_I0_O)        0.124     1.424 r  ff9/count0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     1.424    ff10/S[0]
    SLICE_X3Y87          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.825 r  ff10/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.825    ff10/count0_carry__0_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.982 r  ff10/count0_carry__1/CO[1]
                         net (fo=29, routed)          1.150     3.133    ff10/count0_carry__1_n_2
    SLICE_X2Y85          FDRE                                         r  ff10/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.600     5.023    ff10/clk
    SLICE_X2Y85          FDRE                                         r  ff10/count_reg[5]/C

Slack:                    inf
  Source:                 ff9/current_rand_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff10/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.133ns  (logic 1.138ns (36.326%)  route 1.995ns (63.674%))
  Logic Levels:           4  (CARRY4=2 FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE                         0.000     0.000 r  ff9/current_rand_reg[4]/C
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ff9/current_rand_reg[4]/Q
                         net (fo=4, routed)           0.844     1.300    ff9/Q[4]
    SLICE_X3Y87          LUT6 (Prop_lut6_I0_O)        0.124     1.424 r  ff9/count0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     1.424    ff10/S[0]
    SLICE_X3Y87          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.825 r  ff10/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.825    ff10/count0_carry__0_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.982 r  ff10/count0_carry__1/CO[1]
                         net (fo=29, routed)          1.150     3.133    ff10/count0_carry__1_n_2
    SLICE_X2Y85          FDRE                                         r  ff10/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.600     5.023    ff10/clk
    SLICE_X2Y85          FDRE                                         r  ff10/count_reg[6]/C

Slack:                    inf
  Source:                 ff9/current_rand_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff10/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.133ns  (logic 1.138ns (36.326%)  route 1.995ns (63.674%))
  Logic Levels:           4  (CARRY4=2 FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE                         0.000     0.000 r  ff9/current_rand_reg[4]/C
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ff9/current_rand_reg[4]/Q
                         net (fo=4, routed)           0.844     1.300    ff9/Q[4]
    SLICE_X3Y87          LUT6 (Prop_lut6_I0_O)        0.124     1.424 r  ff9/count0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     1.424    ff10/S[0]
    SLICE_X3Y87          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.825 r  ff10/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.825    ff10/count0_carry__0_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.982 r  ff10/count0_carry__1/CO[1]
                         net (fo=29, routed)          1.150     3.133    ff10/count0_carry__1_n_2
    SLICE_X2Y85          FDRE                                         r  ff10/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.600     5.023    ff10/clk
    SLICE_X2Y85          FDRE                                         r  ff10/count_reg[7]/C

Slack:                    inf
  Source:                 ff9/current_rand_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff10/count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.029ns  (logic 1.138ns (37.575%)  route 1.891ns (62.425%))
  Logic Levels:           4  (CARRY4=2 FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE                         0.000     0.000 r  ff9/current_rand_reg[4]/C
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ff9/current_rand_reg[4]/Q
                         net (fo=4, routed)           0.844     1.300    ff9/Q[4]
    SLICE_X3Y87          LUT6 (Prop_lut6_I0_O)        0.124     1.424 r  ff9/count0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     1.424    ff10/S[0]
    SLICE_X3Y87          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.825 r  ff10/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.825    ff10/count0_carry__0_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.982 r  ff10/count0_carry__1/CO[1]
                         net (fo=29, routed)          1.046     3.029    ff10/count0_carry__1_n_2
    SLICE_X2Y90          FDRE                                         r  ff10/count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.603     5.026    ff10/clk
    SLICE_X2Y90          FDRE                                         r  ff10/count_reg[24]/C

Slack:                    inf
  Source:                 ff9/current_rand_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff10/count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.029ns  (logic 1.138ns (37.575%)  route 1.891ns (62.425%))
  Logic Levels:           4  (CARRY4=2 FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE                         0.000     0.000 r  ff9/current_rand_reg[4]/C
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ff9/current_rand_reg[4]/Q
                         net (fo=4, routed)           0.844     1.300    ff9/Q[4]
    SLICE_X3Y87          LUT6 (Prop_lut6_I0_O)        0.124     1.424 r  ff9/count0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     1.424    ff10/S[0]
    SLICE_X3Y87          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.825 r  ff10/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.825    ff10/count0_carry__0_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.982 r  ff10/count0_carry__1/CO[1]
                         net (fo=29, routed)          1.046     3.029    ff10/count0_carry__1_n_2
    SLICE_X2Y90          FDRE                                         r  ff10/count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.603     5.026    ff10/clk
    SLICE_X2Y90          FDRE                                         r  ff10/count_reg[25]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ff9/current_rand_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff10/count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.694ns  (logic 0.314ns (45.216%)  route 0.380ns (54.784%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE                         0.000     0.000 r  ff9/current_rand_reg[7]/C
    SLICE_X1Y87          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ff9/current_rand_reg[7]/Q
                         net (fo=3, routed)           0.226     0.367    ff9/Q[7]
    SLICE_X3Y88          LUT6 (Prop_lut6_I0_O)        0.045     0.412 r  ff9/count0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     0.412    ff10/count_reg[0]_0[0]
    SLICE_X3Y88          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     0.540 r  ff10/count0_carry__1/CO[1]
                         net (fo=29, routed)          0.155     0.694    ff10/count0_carry__1_n_2
    SLICE_X2Y88          FDRE                                         r  ff10/count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.875     2.040    ff10/clk
    SLICE_X2Y88          FDRE                                         r  ff10/count_reg[16]/C

Slack:                    inf
  Source:                 ff9/current_rand_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff10/count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.694ns  (logic 0.314ns (45.216%)  route 0.380ns (54.784%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE                         0.000     0.000 r  ff9/current_rand_reg[7]/C
    SLICE_X1Y87          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ff9/current_rand_reg[7]/Q
                         net (fo=3, routed)           0.226     0.367    ff9/Q[7]
    SLICE_X3Y88          LUT6 (Prop_lut6_I0_O)        0.045     0.412 r  ff9/count0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     0.412    ff10/count_reg[0]_0[0]
    SLICE_X3Y88          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     0.540 r  ff10/count0_carry__1/CO[1]
                         net (fo=29, routed)          0.155     0.694    ff10/count0_carry__1_n_2
    SLICE_X2Y88          FDRE                                         r  ff10/count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.875     2.040    ff10/clk
    SLICE_X2Y88          FDRE                                         r  ff10/count_reg[17]/C

Slack:                    inf
  Source:                 ff9/current_rand_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff10/count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.694ns  (logic 0.314ns (45.216%)  route 0.380ns (54.784%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE                         0.000     0.000 r  ff9/current_rand_reg[7]/C
    SLICE_X1Y87          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ff9/current_rand_reg[7]/Q
                         net (fo=3, routed)           0.226     0.367    ff9/Q[7]
    SLICE_X3Y88          LUT6 (Prop_lut6_I0_O)        0.045     0.412 r  ff9/count0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     0.412    ff10/count_reg[0]_0[0]
    SLICE_X3Y88          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     0.540 r  ff10/count0_carry__1/CO[1]
                         net (fo=29, routed)          0.155     0.694    ff10/count0_carry__1_n_2
    SLICE_X2Y88          FDRE                                         r  ff10/count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.875     2.040    ff10/clk
    SLICE_X2Y88          FDRE                                         r  ff10/count_reg[18]/C

Slack:                    inf
  Source:                 ff9/current_rand_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff10/count_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.694ns  (logic 0.314ns (45.216%)  route 0.380ns (54.784%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE                         0.000     0.000 r  ff9/current_rand_reg[7]/C
    SLICE_X1Y87          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ff9/current_rand_reg[7]/Q
                         net (fo=3, routed)           0.226     0.367    ff9/Q[7]
    SLICE_X3Y88          LUT6 (Prop_lut6_I0_O)        0.045     0.412 r  ff9/count0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     0.412    ff10/count_reg[0]_0[0]
    SLICE_X3Y88          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     0.540 r  ff10/count0_carry__1/CO[1]
                         net (fo=29, routed)          0.155     0.694    ff10/count0_carry__1_n_2
    SLICE_X2Y88          FDRE                                         r  ff10/count_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.875     2.040    ff10/clk
    SLICE_X2Y88          FDRE                                         r  ff10/count_reg[19]/C

Slack:                    inf
  Source:                 ff9/current_rand_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff10/temp_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.783ns  (logic 0.428ns (54.656%)  route 0.355ns (45.344%))
  Logic Levels:           4  (CARRY4=1 FDRE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE                         0.000     0.000 r  ff9/current_rand_reg[7]/C
    SLICE_X1Y87          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ff9/current_rand_reg[7]/Q
                         net (fo=3, routed)           0.226     0.367    ff9/Q[7]
    SLICE_X3Y88          LUT6 (Prop_lut6_I0_O)        0.045     0.412 r  ff9/count0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     0.412    ff10/count_reg[0]_0[0]
    SLICE_X3Y88          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     0.540 r  ff10/count0_carry__1/CO[1]
                         net (fo=29, routed)          0.129     0.669    ff10/count0_carry__1_n_2
    SLICE_X1Y88          LUT2 (Prop_lut2_I0_O)        0.114     0.783 r  ff10/temp_i_1__0/O
                         net (fo=1, routed)           0.000     0.783    ff10/temp_i_1__0_n_0
    SLICE_X1Y88          FDRE                                         r  ff10/temp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.875     2.040    ff10/clk
    SLICE_X1Y88          FDRE                                         r  ff10/temp_reg/C

Slack:                    inf
  Source:                 ff9/current_rand_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff10/count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.832ns  (logic 0.314ns (37.727%)  route 0.518ns (62.273%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE                         0.000     0.000 r  ff9/current_rand_reg[7]/C
    SLICE_X1Y87          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ff9/current_rand_reg[7]/Q
                         net (fo=3, routed)           0.226     0.367    ff9/Q[7]
    SLICE_X3Y88          LUT6 (Prop_lut6_I0_O)        0.045     0.412 r  ff9/count0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     0.412    ff10/count_reg[0]_0[0]
    SLICE_X3Y88          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     0.540 r  ff10/count0_carry__1/CO[1]
                         net (fo=29, routed)          0.292     0.832    ff10/count0_carry__1_n_2
    SLICE_X2Y87          FDRE                                         r  ff10/count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.873     2.038    ff10/clk
    SLICE_X2Y87          FDRE                                         r  ff10/count_reg[12]/C

Slack:                    inf
  Source:                 ff9/current_rand_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff10/count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.832ns  (logic 0.314ns (37.727%)  route 0.518ns (62.273%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE                         0.000     0.000 r  ff9/current_rand_reg[7]/C
    SLICE_X1Y87          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ff9/current_rand_reg[7]/Q
                         net (fo=3, routed)           0.226     0.367    ff9/Q[7]
    SLICE_X3Y88          LUT6 (Prop_lut6_I0_O)        0.045     0.412 r  ff9/count0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     0.412    ff10/count_reg[0]_0[0]
    SLICE_X3Y88          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     0.540 r  ff10/count0_carry__1/CO[1]
                         net (fo=29, routed)          0.292     0.832    ff10/count0_carry__1_n_2
    SLICE_X2Y87          FDRE                                         r  ff10/count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.873     2.038    ff10/clk
    SLICE_X2Y87          FDRE                                         r  ff10/count_reg[13]/C

Slack:                    inf
  Source:                 ff9/current_rand_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff10/count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.832ns  (logic 0.314ns (37.727%)  route 0.518ns (62.273%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE                         0.000     0.000 r  ff9/current_rand_reg[7]/C
    SLICE_X1Y87          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ff9/current_rand_reg[7]/Q
                         net (fo=3, routed)           0.226     0.367    ff9/Q[7]
    SLICE_X3Y88          LUT6 (Prop_lut6_I0_O)        0.045     0.412 r  ff9/count0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     0.412    ff10/count_reg[0]_0[0]
    SLICE_X3Y88          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     0.540 r  ff10/count0_carry__1/CO[1]
                         net (fo=29, routed)          0.292     0.832    ff10/count0_carry__1_n_2
    SLICE_X2Y87          FDRE                                         r  ff10/count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.873     2.038    ff10/clk
    SLICE_X2Y87          FDRE                                         r  ff10/count_reg[14]/C

Slack:                    inf
  Source:                 ff9/current_rand_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff10/count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.832ns  (logic 0.314ns (37.727%)  route 0.518ns (62.273%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE                         0.000     0.000 r  ff9/current_rand_reg[7]/C
    SLICE_X1Y87          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ff9/current_rand_reg[7]/Q
                         net (fo=3, routed)           0.226     0.367    ff9/Q[7]
    SLICE_X3Y88          LUT6 (Prop_lut6_I0_O)        0.045     0.412 r  ff9/count0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     0.412    ff10/count_reg[0]_0[0]
    SLICE_X3Y88          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     0.540 r  ff10/count0_carry__1/CO[1]
                         net (fo=29, routed)          0.292     0.832    ff10/count0_carry__1_n_2
    SLICE_X2Y87          FDRE                                         r  ff10/count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.873     2.038    ff10/clk
    SLICE_X2Y87          FDRE                                         r  ff10/count_reg[15]/C

Slack:                    inf
  Source:                 ff9/current_rand_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff10/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.886ns  (logic 0.314ns (35.434%)  route 0.572ns (64.566%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE                         0.000     0.000 r  ff9/current_rand_reg[7]/C
    SLICE_X1Y87          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ff9/current_rand_reg[7]/Q
                         net (fo=3, routed)           0.226     0.367    ff9/Q[7]
    SLICE_X3Y88          LUT6 (Prop_lut6_I0_O)        0.045     0.412 r  ff9/count0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     0.412    ff10/count_reg[0]_0[0]
    SLICE_X3Y88          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     0.540 r  ff10/count0_carry__1/CO[1]
                         net (fo=29, routed)          0.346     0.886    ff10/count0_carry__1_n_2
    SLICE_X2Y86          FDRE                                         r  ff10/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.872     2.037    ff10/clk
    SLICE_X2Y86          FDRE                                         r  ff10/count_reg[10]/C





