Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Jul 14 08:44:51 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file system_test_v3_wrapper_timing_summary_routed.rpt -pb system_test_v3_wrapper_timing_summary_routed.pb -rpx system_test_v3_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : system_test_v3_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                                                            Violations  
---------  ----------------  -----------------------------------------------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                                                         1           
TIMING-7   Critical Warning  No common node between related clocks                                                                  1           
TIMING-51  Critical Warning  No common phase between related clocks from parallel CMBs                                              1           
LUTAR-1    Warning           LUT drives async reset alert                                                                           4           
PDRC-190   Warning           Suboptimally placed synchronized register chain                                                        10          
TIMING-9   Warning           Unknown CDC Logic                                                                                      1           
TIMING-11  Warning           Inappropriate max delay with datapath only option                                                      1           
TIMING-47  Warning           False path, asynchronous clock group or max delay datapath only constraint between synchronous clocks  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 6 ports with no output delay but user has a false path constraint (MEDIUM)

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.112        0.000                      0                23182        0.018        0.000                      0                23065        2.000        0.000                       0                 13424  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                       ------------         ----------      --------------
clk_fpga_0                                                                                  {0.000 5.000}        10.000          100.000         
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}       33.000          30.303          
dec_sys_clk                                                                                 {0.000 4.000}        8.000           125.000         
  clk_out1_system_test_v3_clk_wiz_1_0                                                       {2.083 12.083}       20.000          50.000          
    enc_spiClk_out                                                                          {2.083 12.083}       20.000          50.000          
  clk_out2_system_test_v3_clk_wiz_1_0                                                       {10.000 20.000}      20.000          50.000          
  clk_out3_system_test_v3_clk_wiz_1_0                                                       {-1.250 3.750}       10.000          100.000         
  clk_out4_system_test_v3_clk_wiz_1_0                                                       {6.667 16.667}       20.000          50.000          
  clkfbout_system_test_v3_clk_wiz_1_0                                                       {0.000 20.000}       40.000          25.000          
enc_spiClk_fwd                                                                              {3.109 13.109}       20.000          50.000          
spiClk                                                                                      {0.000 10.000}       20.000          50.000          
  spi_clk_buffered                                                                          {0.000 20.000}       40.000          25.000          
  spi_clk_inv_buffered                                                                      {10.000 30.000}      40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                                                        4.392        0.000                      0                 1491        0.059        0.000                      0                 1491        4.020        0.000                       0                   671  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       25.855        0.000                      0                  928        0.030        0.000                      0                  928       15.250        0.000                       0                   483  
dec_sys_clk                                                                                                                                                                                                                                   2.000        0.000                       0                     1  
  clk_out1_system_test_v3_clk_wiz_1_0                                                                                                                                                                                                        17.845        0.000                       0                     3  
  clk_out2_system_test_v3_clk_wiz_1_0                                                            14.901        0.000                      0                   96        0.140        0.000                      0                   96        9.500        0.000                       0                    53  
  clk_out3_system_test_v3_clk_wiz_1_0                                                             0.582        0.000                      0                19744        0.018        0.000                      0                19744        3.750        0.000                       0                 12164  
  clk_out4_system_test_v3_clk_wiz_1_0                                                             4.280        0.000                      0                   75        0.208        0.000                      0                   75        9.500        0.000                       0                    40  
  clkfbout_system_test_v3_clk_wiz_1_0                                                                                                                                                                                                        37.845        0.000                       0                     3  
spiClk                                                                                                                                                                                                                                       18.334        0.000                       0                     2  
  spi_clk_buffered                                                                               38.890        0.000                      0                    2        0.263        0.000                      0                    2       19.500        0.000                       0                     3  
  spi_clk_inv_buffered                                                                                                                                                                                                                       38.526        0.000                       0                     1  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_system_test_v3_clk_wiz_1_0                                                         clk_fpga_0                                                                                       16.286        0.000                      0                    1                                                                        
clk_out4_system_test_v3_clk_wiz_1_0                                                         clk_fpga_0                                                                                       15.842        0.000                      0                   32                                                                        
clk_out3_system_test_v3_clk_wiz_1_0                                                         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK        8.672        0.000                      0                    8                                                                        
clk_fpga_0                                                                                  clk_out1_system_test_v3_clk_wiz_1_0                                                              14.348        0.000                      0                    2                                                                        
clk_out2_system_test_v3_clk_wiz_1_0                                                         clk_out1_system_test_v3_clk_wiz_1_0                                                               0.112        0.000                      0                    1                                                                        
clk_fpga_0                                                                                  clk_out2_system_test_v3_clk_wiz_1_0                                                              15.741        0.000                      0                   91                                                                        
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_out3_system_test_v3_clk_wiz_1_0                                                              31.724        0.000                      0                    8                                                                        
spi_clk_buffered                                                                            clk_out3_system_test_v3_clk_wiz_1_0                                                               0.618        0.000                      0                   21        2.711        0.000                      0                   15  
input port clock                                                                            clk_out4_system_test_v3_clk_wiz_1_0                                                               0.638        0.000                      0                    1                                                                        
clk_fpga_0                                                                                  clk_out4_system_test_v3_clk_wiz_1_0                                                              14.687        0.000                      0                   76                                                                        
clk_out2_system_test_v3_clk_wiz_1_0                                                         clk_out4_system_test_v3_clk_wiz_1_0                                                               6.582        0.000                      0                   12                                                                        
clk_out2_system_test_v3_clk_wiz_1_0                                                         enc_spiClk_fwd                                                                                    0.280        0.000                      0                    2       19.220        0.000                      0                    2  
clk_out3_system_test_v3_clk_wiz_1_0                                                         spi_clk_buffered                                                                                  1.068        0.000                      0                    1                                                                        
spiClk                                                                                      spi_clk_buffered                                                                                  9.106        0.000                      0                    1        5.939        0.000                      0                    1  
clk_out3_system_test_v3_clk_wiz_1_0                                                         spi_clk_inv_buffered                                                                              0.734        0.000                      0                    3                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           clk_out3_system_test_v3_clk_wiz_1_0                                                         clk_out3_system_test_v3_clk_wiz_1_0                                                               3.378        0.000                      0                  625        0.184        0.000                      0                  625  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       28.152        0.000                      0                  100        0.194        0.000                      0                  100  
**default**                                                                                 clk_out3_system_test_v3_clk_wiz_1_0                                                                                                                                                           4.335        0.000                      0                    1                                                                        
**default**                                                                                 spi_clk_inv_buffered                                                                                                                                                                          0.454        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                  
----------                                                                                  ----------                                                                                  --------                                                                                  
(none)                                                                                      clk_fpga_0                                                                                                                                                                              
(none)                                                                                      clk_out3_system_test_v3_clk_wiz_1_0                                                                                                                                                     
(none)                                                                                      spi_clk_inv_buffered                                                                                                                                                                    
(none)                                                                                                                                                                                  clk_fpga_0                                                                                  
(none)                                                                                      clk_out2_system_test_v3_clk_wiz_1_0                                                         clk_fpga_0                                                                                  
(none)                                                                                      clk_out4_system_test_v3_clk_wiz_1_0                                                         clk_fpga_0                                                                                  
(none)                                                                                      clk_fpga_0                                                                                  clk_out1_system_test_v3_clk_wiz_1_0                                                         
(none)                                                                                      clk_out2_system_test_v3_clk_wiz_1_0                                                         clk_out1_system_test_v3_clk_wiz_1_0                                                         
(none)                                                                                      clk_fpga_0                                                                                  clk_out2_system_test_v3_clk_wiz_1_0                                                         
(none)                                                                                      clk_out3_system_test_v3_clk_wiz_1_0                                                         clk_out3_system_test_v3_clk_wiz_1_0                                                         
(none)                                                                                      dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_out3_system_test_v3_clk_wiz_1_0                                                         
(none)                                                                                      spiClk                                                                                      clk_out3_system_test_v3_clk_wiz_1_0                                                         
(none)                                                                                      spi_clk_buffered                                                                            clk_out3_system_test_v3_clk_wiz_1_0                                                         
(none)                                                                                                                                                                                  clk_out4_system_test_v3_clk_wiz_1_0                                                         
(none)                                                                                      clk_fpga_0                                                                                  clk_out4_system_test_v3_clk_wiz_1_0                                                         
(none)                                                                                      clk_out2_system_test_v3_clk_wiz_1_0                                                         clk_out4_system_test_v3_clk_wiz_1_0                                                         
(none)                                                                                      clk_out3_system_test_v3_clk_wiz_1_0                                                         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  
(none)                                                                                      clk_out3_system_test_v3_clk_wiz_1_0                                                         spi_clk_buffered                                                                            
(none)                                                                                      clk_out3_system_test_v3_clk_wiz_1_0                                                         spi_clk_inv_buffered                                                                        


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                  
----------                                                                                  ----------                                                                                  --------                                                                                  
(none)                                                                                      clk_out1_system_test_v3_clk_wiz_1_0                                                                                                                                                     
(none)                                                                                      clk_out3_system_test_v3_clk_wiz_1_0                                                                                                                                                     
(none)                                                                                      clkfbout_system_test_v3_clk_wiz_1_0                                                                                                                                                     
(none)                                                                                                                                                                                  clk_fpga_0                                                                                  
(none)                                                                                                                                                                                  clk_out3_system_test_v3_clk_wiz_1_0                                                         
(none)                                                                                                                                                                                  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        4.392ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.392ns  (required time - arrival time)
  Source:                 system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.465ns  (logic 2.214ns (40.515%)  route 3.251ns (59.485%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_test_v3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_test_v3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_test_v3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         1.700     2.994    system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/clk
    SLICE_X30Y97         FDSE                                         r  system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y97         FDSE (Prop_fdse_C_Q)         0.478     3.472 f  system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=19, routed)          0.503     3.975    system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]
    SLICE_X30Y97         LUT2 (Prop_lut2_I0_O)        0.288     4.263 f  system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/full_INST_0/O
                         net (fo=3, routed)           1.190     5.453    system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_full
    SLICE_X35Y95         LUT5 (Prop_lut5_I1_O)        0.348     5.801 r  system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_INST_0/O
                         net (fo=22, routed)          0.963     6.764    system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X36Y92         LUT4 (Prop_lut4_I3_O)        0.124     6.888 r  system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     6.888    system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10_n_0
    SLICE_X36Y92         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     7.531 r  system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]_i_3/O[3]
                         net (fo=1, routed)           0.595     8.126    system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]
    SLICE_X36Y93         LUT3 (Prop_lut3_I0_O)        0.333     8.459 r  system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_2/O
                         net (fo=1, routed)           0.000     8.459    system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[3]
    SLICE_X36Y93         FDRE                                         r  system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_test_v3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_test_v3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_test_v3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         1.479    12.658    system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/clk
    SLICE_X36Y93         FDRE                                         r  system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X36Y93         FDRE (Setup_fdre_C_D)        0.118    12.851    system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]
  -------------------------------------------------------------------
                         required time                         12.851    
                         arrival time                          -8.459    
  -------------------------------------------------------------------
                         slack                                  4.392    

Slack (MET) :             4.543ns  (required time - arrival time)
  Source:                 system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[54]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.900ns  (logic 1.496ns (30.532%)  route 3.404ns (69.468%))
  Logic Levels:           3  (LUT2=2 LUT5=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.875ns = ( 12.875 - 10.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_test_v3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_test_v3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_test_v3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         1.700     2.994    system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/clk
    SLICE_X30Y97         FDSE                                         r  system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y97         FDSE (Prop_fdse_C_Q)         0.478     3.472 f  system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=19, routed)          0.503     3.975    system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]
    SLICE_X30Y97         LUT2 (Prop_lut2_I0_O)        0.288     4.263 f  system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/full_INST_0/O
                         net (fo=3, routed)           1.190     5.453    system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_full
    SLICE_X35Y95         LUT5 (Prop_lut5_I3_O)        0.378     5.831 r  system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/s_awready_INST_0/O
                         net (fo=21, routed)          0.726     6.557    system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/M_READY
    SLICE_X35Y95         LUT2 (Prop_lut2_I0_O)        0.352     6.909 r  system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[61]_i_1/O
                         net (fo=27, routed)          0.985     7.894    system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/p_1_in
    SLICE_X27Y102        FDRE                                         r  system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[54]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_test_v3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_test_v3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_test_v3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         1.696    12.875    system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/ACLK
    SLICE_X27Y102        FDRE                                         r  system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[54]/C
                         clock pessimism              0.129    13.004    
                         clock uncertainty           -0.154    12.850    
    SLICE_X27Y102        FDRE (Setup_fdre_C_CE)      -0.413    12.437    system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[54]
  -------------------------------------------------------------------
                         required time                         12.437    
                         arrival time                          -7.894    
  -------------------------------------------------------------------
                         slack                                  4.543    

Slack (MET) :             4.543ns  (required time - arrival time)
  Source:                 system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[55]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.900ns  (logic 1.496ns (30.532%)  route 3.404ns (69.468%))
  Logic Levels:           3  (LUT2=2 LUT5=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.875ns = ( 12.875 - 10.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_test_v3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_test_v3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_test_v3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         1.700     2.994    system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/clk
    SLICE_X30Y97         FDSE                                         r  system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y97         FDSE (Prop_fdse_C_Q)         0.478     3.472 f  system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=19, routed)          0.503     3.975    system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]
    SLICE_X30Y97         LUT2 (Prop_lut2_I0_O)        0.288     4.263 f  system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/full_INST_0/O
                         net (fo=3, routed)           1.190     5.453    system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_full
    SLICE_X35Y95         LUT5 (Prop_lut5_I3_O)        0.378     5.831 r  system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/s_awready_INST_0/O
                         net (fo=21, routed)          0.726     6.557    system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/M_READY
    SLICE_X35Y95         LUT2 (Prop_lut2_I0_O)        0.352     6.909 r  system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[61]_i_1/O
                         net (fo=27, routed)          0.985     7.894    system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/p_1_in
    SLICE_X27Y102        FDRE                                         r  system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[55]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_test_v3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_test_v3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_test_v3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         1.696    12.875    system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/ACLK
    SLICE_X27Y102        FDRE                                         r  system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[55]/C
                         clock pessimism              0.129    13.004    
                         clock uncertainty           -0.154    12.850    
    SLICE_X27Y102        FDRE (Setup_fdre_C_CE)      -0.413    12.437    system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[55]
  -------------------------------------------------------------------
                         required time                         12.437    
                         arrival time                          -7.894    
  -------------------------------------------------------------------
                         slack                                  4.543    

Slack (MET) :             4.543ns  (required time - arrival time)
  Source:                 system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[56]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.900ns  (logic 1.496ns (30.532%)  route 3.404ns (69.468%))
  Logic Levels:           3  (LUT2=2 LUT5=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.875ns = ( 12.875 - 10.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_test_v3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_test_v3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_test_v3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         1.700     2.994    system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/clk
    SLICE_X30Y97         FDSE                                         r  system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y97         FDSE (Prop_fdse_C_Q)         0.478     3.472 f  system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=19, routed)          0.503     3.975    system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]
    SLICE_X30Y97         LUT2 (Prop_lut2_I0_O)        0.288     4.263 f  system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/full_INST_0/O
                         net (fo=3, routed)           1.190     5.453    system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_full
    SLICE_X35Y95         LUT5 (Prop_lut5_I3_O)        0.378     5.831 r  system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/s_awready_INST_0/O
                         net (fo=21, routed)          0.726     6.557    system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/M_READY
    SLICE_X35Y95         LUT2 (Prop_lut2_I0_O)        0.352     6.909 r  system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[61]_i_1/O
                         net (fo=27, routed)          0.985     7.894    system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/p_1_in
    SLICE_X27Y102        FDRE                                         r  system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[56]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_test_v3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_test_v3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_test_v3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         1.696    12.875    system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/ACLK
    SLICE_X27Y102        FDRE                                         r  system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[56]/C
                         clock pessimism              0.129    13.004    
                         clock uncertainty           -0.154    12.850    
    SLICE_X27Y102        FDRE (Setup_fdre_C_CE)      -0.413    12.437    system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[56]
  -------------------------------------------------------------------
                         required time                         12.437    
                         arrival time                          -7.894    
  -------------------------------------------------------------------
                         slack                                  4.543    

Slack (MET) :             4.543ns  (required time - arrival time)
  Source:                 system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[57]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.900ns  (logic 1.496ns (30.532%)  route 3.404ns (69.468%))
  Logic Levels:           3  (LUT2=2 LUT5=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.875ns = ( 12.875 - 10.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_test_v3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_test_v3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_test_v3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         1.700     2.994    system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/clk
    SLICE_X30Y97         FDSE                                         r  system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y97         FDSE (Prop_fdse_C_Q)         0.478     3.472 f  system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=19, routed)          0.503     3.975    system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]
    SLICE_X30Y97         LUT2 (Prop_lut2_I0_O)        0.288     4.263 f  system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/full_INST_0/O
                         net (fo=3, routed)           1.190     5.453    system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_full
    SLICE_X35Y95         LUT5 (Prop_lut5_I3_O)        0.378     5.831 r  system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/s_awready_INST_0/O
                         net (fo=21, routed)          0.726     6.557    system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/M_READY
    SLICE_X35Y95         LUT2 (Prop_lut2_I0_O)        0.352     6.909 r  system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[61]_i_1/O
                         net (fo=27, routed)          0.985     7.894    system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/p_1_in
    SLICE_X27Y102        FDRE                                         r  system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[57]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_test_v3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_test_v3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_test_v3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         1.696    12.875    system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/ACLK
    SLICE_X27Y102        FDRE                                         r  system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[57]/C
                         clock pessimism              0.129    13.004    
                         clock uncertainty           -0.154    12.850    
    SLICE_X27Y102        FDRE (Setup_fdre_C_CE)      -0.413    12.437    system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[57]
  -------------------------------------------------------------------
                         required time                         12.437    
                         arrival time                          -7.894    
  -------------------------------------------------------------------
                         slack                                  4.543    

Slack (MET) :             4.543ns  (required time - arrival time)
  Source:                 system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[58]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.900ns  (logic 1.496ns (30.532%)  route 3.404ns (69.468%))
  Logic Levels:           3  (LUT2=2 LUT5=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.875ns = ( 12.875 - 10.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_test_v3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_test_v3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_test_v3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         1.700     2.994    system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/clk
    SLICE_X30Y97         FDSE                                         r  system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y97         FDSE (Prop_fdse_C_Q)         0.478     3.472 f  system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=19, routed)          0.503     3.975    system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]
    SLICE_X30Y97         LUT2 (Prop_lut2_I0_O)        0.288     4.263 f  system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/full_INST_0/O
                         net (fo=3, routed)           1.190     5.453    system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_full
    SLICE_X35Y95         LUT5 (Prop_lut5_I3_O)        0.378     5.831 r  system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/s_awready_INST_0/O
                         net (fo=21, routed)          0.726     6.557    system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/M_READY
    SLICE_X35Y95         LUT2 (Prop_lut2_I0_O)        0.352     6.909 r  system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[61]_i_1/O
                         net (fo=27, routed)          0.985     7.894    system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/p_1_in
    SLICE_X27Y102        FDRE                                         r  system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[58]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_test_v3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_test_v3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_test_v3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         1.696    12.875    system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/ACLK
    SLICE_X27Y102        FDRE                                         r  system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[58]/C
                         clock pessimism              0.129    13.004    
                         clock uncertainty           -0.154    12.850    
    SLICE_X27Y102        FDRE (Setup_fdre_C_CE)      -0.413    12.437    system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[58]
  -------------------------------------------------------------------
                         required time                         12.437    
                         arrival time                          -7.894    
  -------------------------------------------------------------------
                         slack                                  4.543    

Slack (MET) :             4.543ns  (required time - arrival time)
  Source:                 system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[59]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.900ns  (logic 1.496ns (30.532%)  route 3.404ns (69.468%))
  Logic Levels:           3  (LUT2=2 LUT5=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.875ns = ( 12.875 - 10.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_test_v3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_test_v3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_test_v3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         1.700     2.994    system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/clk
    SLICE_X30Y97         FDSE                                         r  system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y97         FDSE (Prop_fdse_C_Q)         0.478     3.472 f  system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=19, routed)          0.503     3.975    system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]
    SLICE_X30Y97         LUT2 (Prop_lut2_I0_O)        0.288     4.263 f  system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/full_INST_0/O
                         net (fo=3, routed)           1.190     5.453    system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_full
    SLICE_X35Y95         LUT5 (Prop_lut5_I3_O)        0.378     5.831 r  system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/s_awready_INST_0/O
                         net (fo=21, routed)          0.726     6.557    system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/M_READY
    SLICE_X35Y95         LUT2 (Prop_lut2_I0_O)        0.352     6.909 r  system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[61]_i_1/O
                         net (fo=27, routed)          0.985     7.894    system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/p_1_in
    SLICE_X27Y102        FDRE                                         r  system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[59]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_test_v3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_test_v3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_test_v3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         1.696    12.875    system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/ACLK
    SLICE_X27Y102        FDRE                                         r  system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[59]/C
                         clock pessimism              0.129    13.004    
                         clock uncertainty           -0.154    12.850    
    SLICE_X27Y102        FDRE (Setup_fdre_C_CE)      -0.413    12.437    system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[59]
  -------------------------------------------------------------------
                         required time                         12.437    
                         arrival time                          -7.894    
  -------------------------------------------------------------------
                         slack                                  4.543    

Slack (MET) :             4.543ns  (required time - arrival time)
  Source:                 system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[60]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.900ns  (logic 1.496ns (30.532%)  route 3.404ns (69.468%))
  Logic Levels:           3  (LUT2=2 LUT5=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.875ns = ( 12.875 - 10.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_test_v3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_test_v3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_test_v3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         1.700     2.994    system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/clk
    SLICE_X30Y97         FDSE                                         r  system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y97         FDSE (Prop_fdse_C_Q)         0.478     3.472 f  system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=19, routed)          0.503     3.975    system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]
    SLICE_X30Y97         LUT2 (Prop_lut2_I0_O)        0.288     4.263 f  system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/full_INST_0/O
                         net (fo=3, routed)           1.190     5.453    system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_full
    SLICE_X35Y95         LUT5 (Prop_lut5_I3_O)        0.378     5.831 r  system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/s_awready_INST_0/O
                         net (fo=21, routed)          0.726     6.557    system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/M_READY
    SLICE_X35Y95         LUT2 (Prop_lut2_I0_O)        0.352     6.909 r  system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[61]_i_1/O
                         net (fo=27, routed)          0.985     7.894    system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/p_1_in
    SLICE_X27Y102        FDRE                                         r  system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[60]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_test_v3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_test_v3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_test_v3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         1.696    12.875    system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/ACLK
    SLICE_X27Y102        FDRE                                         r  system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[60]/C
                         clock pessimism              0.129    13.004    
                         clock uncertainty           -0.154    12.850    
    SLICE_X27Y102        FDRE (Setup_fdre_C_CE)      -0.413    12.437    system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[60]
  -------------------------------------------------------------------
                         required time                         12.437    
                         arrival time                          -7.894    
  -------------------------------------------------------------------
                         slack                                  4.543    

Slack (MET) :             4.543ns  (required time - arrival time)
  Source:                 system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[61]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.900ns  (logic 1.496ns (30.532%)  route 3.404ns (69.468%))
  Logic Levels:           3  (LUT2=2 LUT5=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.875ns = ( 12.875 - 10.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_test_v3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_test_v3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_test_v3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         1.700     2.994    system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/clk
    SLICE_X30Y97         FDSE                                         r  system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y97         FDSE (Prop_fdse_C_Q)         0.478     3.472 f  system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=19, routed)          0.503     3.975    system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]
    SLICE_X30Y97         LUT2 (Prop_lut2_I0_O)        0.288     4.263 f  system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/full_INST_0/O
                         net (fo=3, routed)           1.190     5.453    system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_full
    SLICE_X35Y95         LUT5 (Prop_lut5_I3_O)        0.378     5.831 r  system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/s_awready_INST_0/O
                         net (fo=21, routed)          0.726     6.557    system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/M_READY
    SLICE_X35Y95         LUT2 (Prop_lut2_I0_O)        0.352     6.909 r  system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[61]_i_1/O
                         net (fo=27, routed)          0.985     7.894    system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/p_1_in
    SLICE_X27Y102        FDRE                                         r  system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[61]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_test_v3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_test_v3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_test_v3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         1.696    12.875    system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/ACLK
    SLICE_X27Y102        FDRE                                         r  system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[61]/C
                         clock pessimism              0.129    13.004    
                         clock uncertainty           -0.154    12.850    
    SLICE_X27Y102        FDRE (Setup_fdre_C_CE)      -0.413    12.437    system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[61]
  -------------------------------------------------------------------
                         required time                         12.437    
                         arrival time                          -7.894    
  -------------------------------------------------------------------
                         slack                                  4.543    

Slack (MET) :             4.604ns  (required time - arrival time)
  Source:                 system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.253ns  (logic 1.997ns (38.017%)  route 3.256ns (61.983%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_test_v3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_test_v3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_test_v3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         1.700     2.994    system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/clk
    SLICE_X30Y97         FDSE                                         r  system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y97         FDSE (Prop_fdse_C_Q)         0.478     3.472 f  system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=19, routed)          0.503     3.975    system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]
    SLICE_X30Y97         LUT2 (Prop_lut2_I0_O)        0.288     4.263 f  system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/full_INST_0/O
                         net (fo=3, routed)           1.190     5.453    system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_full
    SLICE_X35Y95         LUT5 (Prop_lut5_I1_O)        0.348     5.801 r  system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_INST_0/O
                         net (fo=22, routed)          0.966     6.767    system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X36Y92         LUT4 (Prop_lut4_I3_O)        0.124     6.891 r  system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_11/O
                         net (fo=1, routed)           0.000     6.891    system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_11_n_0
    SLICE_X36Y92         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     7.318 r  system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]_i_3/O[1]
                         net (fo=1, routed)           0.597     7.915    system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[1]
    SLICE_X36Y93         LUT3 (Prop_lut3_I0_O)        0.332     8.247 r  system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[1]_i_1/O
                         net (fo=1, routed)           0.000     8.247    system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[1]
    SLICE_X36Y93         FDRE                                         r  system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_test_v3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_test_v3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_test_v3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         1.479    12.658    system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/clk
    SLICE_X36Y93         FDRE                                         r  system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X36Y93         FDRE (Setup_fdre_C_D)        0.118    12.851    system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]
  -------------------------------------------------------------------
                         required time                         12.851    
                         arrival time                          -8.247    
  -------------------------------------------------------------------
                         slack                                  4.604    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_test_v3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_test_v3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_test_v3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         0.557     0.893    system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/S_AXI_ACLK
    SLICE_X35Y90         FDRE                                         r  system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y90         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[5]/Q
                         net (fo=1, routed)           0.116     1.150    system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/din[5]
    SLICE_X34Y89         SRLC32E                                      r  system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_test_v3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_test_v3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_test_v3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         0.823     1.189    system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/clk
    SLICE_X34Y89         SRLC32E                                      r  system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
                         clock pessimism             -0.281     0.908    
    SLICE_X34Y89         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.091    system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                         -1.091    
                         arrival time                           1.150    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_test_v3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_test_v3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_test_v3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         0.556     0.892    system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/S_AXI_ACLK
    SLICE_X35Y89         FDRE                                         r  system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y89         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[1]/Q
                         net (fo=1, routed)           0.056     1.088    system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/din[1]
    SLICE_X34Y89         SRLC32E                                      r  system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_test_v3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_test_v3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_test_v3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         0.823     1.189    system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/clk
    SLICE_X34Y89         SRLC32E                                      r  system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
                         clock pessimism             -0.284     0.905    
    SLICE_X34Y89         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.022    system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32
  -------------------------------------------------------------------
                         required time                         -1.022    
                         arrival time                           1.088    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_test_v3_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[10]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.164ns (56.013%)  route 0.129ns (43.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_test_v3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_test_v3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_test_v3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         0.656     0.992    system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/ACLK
    SLICE_X26Y100        FDRE                                         r  system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y100        FDRE (Prop_fdre_C_Q)         0.164     1.156 r  system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.129     1.285    system_test_v3_i/processing_system7_0/inst/M_AXI_GP0_BID[10]
    PS7_X0Y0             PS7                                          r  system_test_v3_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_test_v3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_test_v3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_test_v3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         0.885     1.251    system_test_v3_i/processing_system7_0/inst/FCLK_CLK0
    PS7_X0Y0             PS7                                          r  system_test_v3_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[10])
                                                      0.000     1.216    system_test_v3_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.205%)  route 0.113ns (40.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_test_v3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_test_v3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_test_v3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         0.559     0.895    system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/S_AXI_ACLK
    SLICE_X32Y97         FDRE                                         r  system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y97         FDRE (Prop_fdre_C_Q)         0.164     1.059 r  system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[27]/Q
                         net (fo=1, routed)           0.113     1.172    system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/din[27]
    SLICE_X32Y96         SRLC32E                                      r  system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_test_v3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_test_v3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_test_v3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         0.825     1.191    system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/clk
    SLICE_X32Y96         SRLC32E                                      r  system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
                         clock pessimism             -0.281     0.910    
    SLICE_X32Y96         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.093    system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32
  -------------------------------------------------------------------
                         required time                         -1.093    
                         arrival time                           1.172    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_test_v3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_test_v3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_test_v3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         0.656     0.992    system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/clk
    SLICE_X26Y102        FDRE                                         r  system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y102        FDRE (Prop_fdre_C_Q)         0.164     1.156 r  system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/Q
                         net (fo=1, routed)           0.116     1.272    system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/din[19]
    SLICE_X26Y101        SRL16E                                       r  system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_test_v3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_test_v3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_test_v3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         0.930     1.296    system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/clk
    SLICE_X26Y101        SRL16E                                       r  system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
                         clock pessimism             -0.288     1.008    
    SLICE_X26Y101        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.191    system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4
  -------------------------------------------------------------------
                         required time                         -1.191    
                         arrival time                           1.272    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.277%)  route 0.145ns (50.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_test_v3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_test_v3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_test_v3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         0.557     0.893    system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/S_AXI_ACLK
    SLICE_X35Y90         FDRE                                         r  system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y90         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[7]/Q
                         net (fo=1, routed)           0.145     1.179    system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/din[7]
    SLICE_X34Y91         SRLC32E                                      r  system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_test_v3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_test_v3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_test_v3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         0.824     1.190    system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/clk
    SLICE_X34Y91         SRLC32E                                      r  system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.281     0.909    
    SLICE_X34Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.092    system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.092    
                         arrival time                           1.179    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.425%)  route 0.169ns (54.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_test_v3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_test_v3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_test_v3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         0.558     0.894    system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/S_AXI_ACLK
    SLICE_X35Y96         FDRE                                         r  system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y96         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[17]/Q
                         net (fo=1, routed)           0.169     1.204    system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/din[17]
    SLICE_X32Y94         SRLC32E                                      r  system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_test_v3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_test_v3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_test_v3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         0.825     1.191    system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/clk
    SLICE_X32Y94         SRLC32E                                      r  system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
                         clock pessimism             -0.264     0.927    
    SLICE_X32Y94         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.110    system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.012%)  route 0.172ns (54.988%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_test_v3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_test_v3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_test_v3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         0.575     0.911    system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/clk
    SLICE_X29Y91         FDRE                                         r  system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y91         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/Q
                         net (fo=1, routed)           0.172     1.224    system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/din[6]
    SLICE_X26Y92         SRLC32E                                      r  system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_test_v3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_test_v3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_test_v3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         0.842     1.208    system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/clk
    SLICE_X26Y92         SRLC32E                                      r  system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK
                         clock pessimism             -0.264     0.944    
    SLICE_X26Y92         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.127    system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         -1.127    
                         arrival time                           1.224    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.359%)  route 0.177ns (55.641%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_test_v3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_test_v3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_test_v3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         0.574     0.910    system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/clk
    SLICE_X28Y88         FDRE                                         r  system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y88         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/Q
                         net (fo=1, routed)           0.177     1.227    system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/din[7]
    SLICE_X26Y88         SRLC32E                                      r  system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_test_v3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_test_v3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_test_v3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         0.841     1.207    system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/clk
    SLICE_X26Y88         SRLC32E                                      r  system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.264     0.943    
    SLICE_X26Y88         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.126    system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.126    
                         arrival time                           1.227    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_test_v3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_test_v3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_test_v3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         0.571     0.907    system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/clk
    SLICE_X31Y83         FDRE                                         r  system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y83         FDRE (Prop_fdre_C_Q)         0.141     1.048 r  system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[2]/Q
                         net (fo=1, routed)           0.056     1.104    system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r[2]
    SLICE_X30Y83         LUT5 (Prop_lut5_I2_O)        0.045     1.149 r  system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[2]_i_1/O
                         net (fo=1, routed)           0.000     1.149    system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/p_1_in[2]
    SLICE_X30Y83         FDRE                                         r  system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_test_v3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_test_v3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_test_v3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         0.837     1.203    system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/clk
    SLICE_X30Y83         FDRE                                         r  system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[2]/C
                         clock pessimism             -0.283     0.920    
    SLICE_X30Y83         FDRE (Hold_fdre_C_D)         0.120     1.040    system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.040    
                         arrival time                           1.149    
  -------------------------------------------------------------------
                         slack                                  0.109    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_test_v3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17  system_test_v3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X33Y96    system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/aw_en_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y87    system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y87    system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y87    system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_arready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X34Y95    system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X34Y95    system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X34Y95    system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_awready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X33Y96    system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_bvalid_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X35Y90    system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y89    system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y89    system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y94    system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y94    system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y89    system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y89    system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y94    system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y94    system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       25.855ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.855ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        7.115ns  (logic 2.068ns (29.065%)  route 5.047ns (70.935%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.741ns = ( 36.741 - 33.000 ) 
    Source Clock Delay      (SCD):    4.253ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.846     4.253    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X47Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y105        FDRE (Prop_fdre_C_Q)         0.419     4.672 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.772     6.444    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X41Y103        LUT4 (Prop_lut4_I2_O)        0.324     6.768 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_16/O
                         net (fo=2, routed)           0.983     7.751    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[16]
    SLICE_X41Y104        LUT6 (Prop_lut6_I4_O)        0.332     8.083 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     8.083    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10_n_0
    SLICE_X41Y104        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.481 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.481    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X41Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.595 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.286     9.882    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X47Y105        LUT5 (Prop_lut5_I1_O)        0.154    10.036 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           1.005    11.041    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X47Y102        LUT3 (Prop_lut3_I1_O)        0.327    11.368 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000    11.368    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X47Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.656    36.741    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X47Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.488    37.229    
                         clock uncertainty           -0.035    37.194    
    SLICE_X47Y102        FDRE (Setup_fdre_C_D)        0.029    37.223    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         37.223    
                         arrival time                         -11.368    
  -------------------------------------------------------------------
                         slack                                 25.855    

Slack (MET) :             25.856ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        7.117ns  (logic 2.068ns (29.057%)  route 5.049ns (70.943%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.741ns = ( 36.741 - 33.000 ) 
    Source Clock Delay      (SCD):    4.253ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.846     4.253    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X47Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y105        FDRE (Prop_fdre_C_Q)         0.419     4.672 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.772     6.444    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X41Y103        LUT4 (Prop_lut4_I2_O)        0.324     6.768 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_16/O
                         net (fo=2, routed)           0.983     7.751    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[16]
    SLICE_X41Y104        LUT6 (Prop_lut6_I4_O)        0.332     8.083 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     8.083    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10_n_0
    SLICE_X41Y104        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.481 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.481    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X41Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.595 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.286     9.882    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X47Y105        LUT5 (Prop_lut5_I1_O)        0.154    10.036 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           1.007    11.043    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X47Y102        LUT3 (Prop_lut3_I1_O)        0.327    11.370 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000    11.370    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X47Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.656    36.741    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X47Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.488    37.229    
                         clock uncertainty           -0.035    37.194    
    SLICE_X47Y102        FDRE (Setup_fdre_C_D)        0.032    37.226    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         37.226    
                         arrival time                         -11.370    
  -------------------------------------------------------------------
                         slack                                 25.856    

Slack (MET) :             25.857ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        7.115ns  (logic 2.068ns (29.065%)  route 5.047ns (70.935%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.741ns = ( 36.741 - 33.000 ) 
    Source Clock Delay      (SCD):    4.253ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.846     4.253    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X47Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y105        FDRE (Prop_fdre_C_Q)         0.419     4.672 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.772     6.444    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X41Y103        LUT4 (Prop_lut4_I2_O)        0.324     6.768 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_16/O
                         net (fo=2, routed)           0.983     7.751    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[16]
    SLICE_X41Y104        LUT6 (Prop_lut6_I4_O)        0.332     8.083 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     8.083    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10_n_0
    SLICE_X41Y104        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.481 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.481    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X41Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.595 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.286     9.882    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X47Y105        LUT5 (Prop_lut5_I1_O)        0.154    10.036 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           1.005    11.041    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X47Y102        LUT3 (Prop_lut3_I1_O)        0.327    11.368 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000    11.368    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X47Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.656    36.741    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X47Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.488    37.229    
                         clock uncertainty           -0.035    37.194    
    SLICE_X47Y102        FDRE (Setup_fdre_C_D)        0.031    37.225    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         37.225    
                         arrival time                         -11.368    
  -------------------------------------------------------------------
                         slack                                 25.857    

Slack (MET) :             26.172ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.799ns  (logic 2.068ns (30.414%)  route 4.731ns (69.586%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.741ns = ( 36.741 - 33.000 ) 
    Source Clock Delay      (SCD):    4.253ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.846     4.253    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X47Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y105        FDRE (Prop_fdre_C_Q)         0.419     4.672 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.772     6.444    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X41Y103        LUT4 (Prop_lut4_I2_O)        0.324     6.768 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_16/O
                         net (fo=2, routed)           0.983     7.751    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[16]
    SLICE_X41Y104        LUT6 (Prop_lut6_I4_O)        0.332     8.083 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     8.083    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10_n_0
    SLICE_X41Y104        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.481 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.481    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X41Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.595 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.286     9.882    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X47Y105        LUT5 (Prop_lut5_I1_O)        0.154    10.036 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.690    10.725    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X47Y102        LUT3 (Prop_lut3_I1_O)        0.327    11.052 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000    11.052    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X47Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.656    36.741    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X47Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.488    37.229    
                         clock uncertainty           -0.035    37.194    
    SLICE_X47Y102        FDRE (Setup_fdre_C_D)        0.031    37.225    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         37.225    
                         arrival time                         -11.052    
  -------------------------------------------------------------------
                         slack                                 26.172    

Slack (MET) :             26.245ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.724ns  (logic 2.068ns (30.755%)  route 4.656ns (69.245%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.740ns = ( 36.740 - 33.000 ) 
    Source Clock Delay      (SCD):    4.253ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.846     4.253    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X47Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y105        FDRE (Prop_fdre_C_Q)         0.419     4.672 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.772     6.444    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X41Y103        LUT4 (Prop_lut4_I2_O)        0.324     6.768 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_16/O
                         net (fo=2, routed)           0.983     7.751    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[16]
    SLICE_X41Y104        LUT6 (Prop_lut6_I4_O)        0.332     8.083 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     8.083    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10_n_0
    SLICE_X41Y104        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.481 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.481    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X41Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.595 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.286     9.882    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X47Y105        LUT5 (Prop_lut5_I1_O)        0.154    10.036 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.614    10.650    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X47Y103        LUT3 (Prop_lut3_I1_O)        0.327    10.977 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000    10.977    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X47Y103        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.655    36.740    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X47Y103        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.488    37.228    
                         clock uncertainty           -0.035    37.193    
    SLICE_X47Y103        FDRE (Setup_fdre_C_D)        0.029    37.222    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         37.222    
                         arrival time                         -10.977    
  -------------------------------------------------------------------
                         slack                                 26.245    

Slack (MET) :             26.415ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.556ns  (logic 2.068ns (31.544%)  route 4.488ns (68.456%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.740ns = ( 36.740 - 33.000 ) 
    Source Clock Delay      (SCD):    4.253ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.846     4.253    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X47Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y105        FDRE (Prop_fdre_C_Q)         0.419     4.672 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.772     6.444    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X41Y103        LUT4 (Prop_lut4_I2_O)        0.324     6.768 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_16/O
                         net (fo=2, routed)           0.983     7.751    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[16]
    SLICE_X41Y104        LUT6 (Prop_lut6_I4_O)        0.332     8.083 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     8.083    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10_n_0
    SLICE_X41Y104        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.481 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.481    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X41Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.595 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.286     9.882    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X47Y105        LUT5 (Prop_lut5_I1_O)        0.154    10.036 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.446    10.482    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X47Y103        LUT3 (Prop_lut3_I1_O)        0.327    10.809 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000    10.809    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X47Y103        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.655    36.740    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X47Y103        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.488    37.228    
                         clock uncertainty           -0.035    37.193    
    SLICE_X47Y103        FDRE (Setup_fdre_C_D)        0.031    37.224    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         37.224    
                         arrival time                         -10.809    
  -------------------------------------------------------------------
                         slack                                 26.415    

Slack (MET) :             26.465ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.529ns  (logic 1.835ns (28.106%)  route 4.694ns (71.894%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.740ns = ( 36.740 - 33.000 ) 
    Source Clock Delay      (SCD):    4.253ns
    Clock Pessimism Removal (CPR):    0.513ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.846     4.253    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X47Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y105        FDRE (Prop_fdre_C_Q)         0.419     4.672 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.772     6.444    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X41Y103        LUT4 (Prop_lut4_I2_O)        0.324     6.768 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_16/O
                         net (fo=2, routed)           0.983     7.751    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[16]
    SLICE_X41Y104        LUT6 (Prop_lut6_I4_O)        0.332     8.083 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     8.083    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10_n_0
    SLICE_X41Y104        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.481 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.481    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X41Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.595 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.291     9.887    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X47Y105        LUT6 (Prop_lut6_I0_O)        0.124    10.011 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2/O
                         net (fo=1, routed)           0.647    10.658    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2_n_0
    SLICE_X47Y105        LUT6 (Prop_lut6_I0_O)        0.124    10.782 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1/O
                         net (fo=1, routed)           0.000    10.782    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1_n_0
    SLICE_X47Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.655    36.740    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X47Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
                         clock pessimism              0.513    37.253    
                         clock uncertainty           -0.035    37.218    
    SLICE_X47Y105        FDRE (Setup_fdre_C_D)        0.029    37.247    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         37.247    
                         arrival time                         -10.782    
  -------------------------------------------------------------------
                         slack                                 26.465    

Slack (MET) :             26.602ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.394ns  (logic 2.068ns (32.345%)  route 4.326ns (67.655%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.740ns = ( 36.740 - 33.000 ) 
    Source Clock Delay      (SCD):    4.253ns
    Clock Pessimism Removal (CPR):    0.513ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.846     4.253    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X47Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y105        FDRE (Prop_fdre_C_Q)         0.419     4.672 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.772     6.444    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X41Y103        LUT4 (Prop_lut4_I2_O)        0.324     6.768 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_16/O
                         net (fo=2, routed)           0.983     7.751    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[16]
    SLICE_X41Y104        LUT6 (Prop_lut6_I4_O)        0.332     8.083 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     8.083    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10_n_0
    SLICE_X41Y104        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.481 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.481    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X41Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.595 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.286     9.882    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X47Y105        LUT5 (Prop_lut5_I1_O)        0.154    10.036 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.284    10.319    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X47Y105        LUT6 (Prop_lut6_I2_O)        0.327    10.646 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.000    10.646    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X47Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.655    36.740    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X47Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.513    37.253    
                         clock uncertainty           -0.035    37.218    
    SLICE_X47Y105        FDRE (Setup_fdre_C_D)        0.031    37.249    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         37.249    
                         arrival time                         -10.646    
  -------------------------------------------------------------------
                         slack                                 26.602    

Slack (MET) :             26.971ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.963ns  (logic 1.835ns (30.773%)  route 4.128ns (69.227%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.739ns = ( 36.739 - 33.000 ) 
    Source Clock Delay      (SCD):    4.253ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.846     4.253    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X47Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y105        FDRE (Prop_fdre_C_Q)         0.419     4.672 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.772     6.444    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X41Y103        LUT4 (Prop_lut4_I2_O)        0.324     6.768 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_16/O
                         net (fo=2, routed)           0.983     7.751    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[16]
    SLICE_X41Y104        LUT6 (Prop_lut6_I4_O)        0.332     8.083 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     8.083    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10_n_0
    SLICE_X41Y104        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.481 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.481    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X41Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.595 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.928     9.524    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X48Y105        LUT6 (Prop_lut6_I5_O)        0.124     9.648 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2/O
                         net (fo=1, routed)           0.444    10.092    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2_n_0
    SLICE_X48Y105        LUT6 (Prop_lut6_I5_O)        0.124    10.216 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.000    10.216    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X48Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.654    36.739    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X48Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                         clock pessimism              0.454    37.193    
                         clock uncertainty           -0.035    37.158    
    SLICE_X48Y105        FDRE (Setup_fdre_C_D)        0.029    37.187    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         37.187    
                         arrival time                         -10.216    
  -------------------------------------------------------------------
                         slack                                 26.971    

Slack (MET) :             27.417ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.756ns  (logic 0.952ns (20.018%)  route 3.804ns (79.982%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.554ns = ( 36.554 - 33.000 ) 
    Source Clock Delay      (SCD):    4.253ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.846     4.253    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X48Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y102        FDRE (Prop_fdre_C_Q)         0.456     4.709 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           1.005     5.714    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X48Y102        LUT6 (Prop_lut6_I1_O)        0.124     5.838 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.433     6.271    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X48Y102        LUT5 (Prop_lut5_I3_O)        0.124     6.395 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.096     7.491    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X52Y98         LUT4 (Prop_lut4_I1_O)        0.124     7.615 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.638     8.253    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X52Y97         LUT5 (Prop_lut5_I4_O)        0.124     8.377 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.631     9.008    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X51Y94         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.469    36.554    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X51Y94         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.336    36.890    
                         clock uncertainty           -0.035    36.854    
    SLICE_X51Y94         FDRE (Setup_fdre_C_R)       -0.429    36.425    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         36.425    
                         arrival time                          -9.008    
  -------------------------------------------------------------------
                         slack                                 27.417    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.128ns (26.862%)  route 0.349ns (73.138%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.556     1.610    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X45Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y88         FDCE (Prop_fdce_C_Q)         0.128     1.738 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=26, routed)          0.349     2.086    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD3
    SLICE_X50Y88         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.820     2.009    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X50Y88         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
                         clock pessimism             -0.140     1.869    
    SLICE_X50Y88         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.187     2.056    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -2.056    
                         arrival time                           2.086    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.128ns (26.862%)  route 0.349ns (73.138%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.556     1.610    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X45Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y88         FDCE (Prop_fdce_C_Q)         0.128     1.738 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=26, routed)          0.349     2.086    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD3
    SLICE_X50Y88         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.820     2.009    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X50Y88         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism             -0.140     1.869    
    SLICE_X50Y88         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.187     2.056    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.056    
                         arrival time                           2.086    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.128ns (26.862%)  route 0.349ns (73.138%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.556     1.610    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X45Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y88         FDCE (Prop_fdce_C_Q)         0.128     1.738 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=26, routed)          0.349     2.086    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD3
    SLICE_X50Y88         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.820     2.009    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X50Y88         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
                         clock pessimism             -0.140     1.869    
    SLICE_X50Y88         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.187     2.056    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -2.056    
                         arrival time                           2.086    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.128ns (26.862%)  route 0.349ns (73.138%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.556     1.610    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X45Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y88         FDCE (Prop_fdce_C_Q)         0.128     1.738 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=26, routed)          0.349     2.086    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD3
    SLICE_X50Y88         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.820     2.009    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X50Y88         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
                         clock pessimism             -0.140     1.869    
    SLICE_X50Y88         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.187     2.056    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.056    
                         arrival time                           2.086    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.128ns (26.862%)  route 0.349ns (73.138%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.556     1.610    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X45Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y88         FDCE (Prop_fdce_C_Q)         0.128     1.738 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=26, routed)          0.349     2.086    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD3
    SLICE_X50Y88         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.820     2.009    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X50Y88         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
                         clock pessimism             -0.140     1.869    
    SLICE_X50Y88         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.187     2.056    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -2.056    
                         arrival time                           2.086    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.128ns (26.862%)  route 0.349ns (73.138%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.556     1.610    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X45Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y88         FDCE (Prop_fdce_C_Q)         0.128     1.738 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=26, routed)          0.349     2.086    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD3
    SLICE_X50Y88         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.820     2.009    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X50Y88         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
                         clock pessimism             -0.140     1.869    
    SLICE_X50Y88         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.187     2.056    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.056    
                         arrival time                           2.086    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD/ADR3
                            (rising edge-triggered cell RAMS32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.128ns (26.862%)  route 0.349ns (73.138%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.556     1.610    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X45Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y88         FDCE (Prop_fdce_C_Q)         0.128     1.738 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=26, routed)          0.349     2.086    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD3
    SLICE_X50Y88         RAMS32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.820     2.009    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X50Y88         RAMS32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD/CLK
                         clock pessimism             -0.140     1.869    
    SLICE_X50Y88         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.187     2.056    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD
  -------------------------------------------------------------------
                         required time                         -2.056    
                         arrival time                           2.086    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1/ADR3
                            (rising edge-triggered cell RAMS32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.128ns (26.862%)  route 0.349ns (73.138%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.556     1.610    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X45Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y88         FDCE (Prop_fdce_C_Q)         0.128     1.738 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=26, routed)          0.349     2.086    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD3
    SLICE_X50Y88         RAMS32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.820     2.009    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X50Y88         RAMS32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1/CLK
                         clock pessimism             -0.140     1.869    
    SLICE_X50Y88         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.187     2.056    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -2.056    
                         arrival time                           2.086    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.128ns (22.624%)  route 0.438ns (77.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.556     1.610    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X44Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y88         FDCE (Prop_fdce_C_Q)         0.128     1.738 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=25, routed)          0.438     2.175    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD0
    SLICE_X50Y88         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.820     2.009    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X50Y88         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
                         clock pessimism             -0.140     1.869    
    SLICE_X50Y88         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.257     2.126    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -2.126    
                         arrival time                           2.175    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.128ns (22.624%)  route 0.438ns (77.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.556     1.610    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X44Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y88         FDCE (Prop_fdce_C_Q)         0.128     1.738 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=25, routed)          0.438     2.175    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD0
    SLICE_X50Y88         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.820     2.009    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X50Y88         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism             -0.140     1.869    
    SLICE_X50Y88         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.257     2.126    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.126    
                         arrival time                           2.175    
  -------------------------------------------------------------------
                         slack                                  0.049    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         33.000      30.845     BUFGCTRL_X0Y0  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X48Y106  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X49Y107  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X49Y107  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X49Y107  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X49Y107  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[13]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X49Y108  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[14]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X49Y108  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[15]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X49Y108  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[16]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X47Y108  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[17]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X50Y89   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X50Y89   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X50Y89   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X50Y89   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X50Y89   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X50Y89   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X50Y89   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X50Y89   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X50Y89   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X50Y89   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X50Y89   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X50Y89   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X50Y89   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X50Y89   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X50Y89   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X50Y89   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X50Y89   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X50Y89   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X50Y89   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X50Y89   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dec_sys_clk
  To Clock:  dec_sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dec_sys_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { dec_sys_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_test_v3_clk_wiz_1_0
  To Clock:  clk_out1_system_test_v3_clk_wiz_1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_system_test_v3_clk_wiz_1_0
Waveform(ns):       { 2.083 12.083 }
Period(ns):         20.000
Sources:            { system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y19   system_test_v3_i/clk_wiz_1/inst/clkout1_buf/I
Min Period  n/a     ODDR/C              n/a            1.474         20.000      18.526     OLOGIC_X1Y64     system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/ODDR_inst/C
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_system_test_v3_clk_wiz_1_0
  To Clock:  clk_out2_system_test_v3_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack       14.901ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.901ns  (required time - arrival time)
  Source:                 system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_out_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_test_v3_clk_wiz_1_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/spi_csn_reg_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_system_test_v3_clk_wiz_1_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_system_test_v3_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_system_test_v3_clk_wiz_1_0 rise@30.000ns - clk_out2_system_test_v3_clk_wiz_1_0 rise@10.000ns)
  Data Path Delay:        4.154ns  (logic 0.718ns (17.286%)  route 3.436ns (82.714%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 28.495 - 30.000 ) 
    Source Clock Delay      (SCD):    -1.067ns = ( 8.933 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_test_v3_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000    10.000    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    11.451 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.736    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759     4.977 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206     7.183    system_test_v3_i/clk_wiz_1/inst/clk_out2_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     7.284 r  system_test_v3_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=51, routed)          1.649     8.933    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X41Y90         FDCE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_out_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y90         FDCE (Prop_fdce_C_Q)         0.419     9.352 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_out_count_reg[2]/Q
                         net (fo=8, routed)           0.738    10.090    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_out_count_reg[2]
    SLICE_X40Y90         LUT5 (Prop_lut5_I1_O)        0.299    10.389 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/spi_csn_reg_i_1/O
                         net (fo=1, routed)           2.697    13.086    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/spi_csn_reg_i_1_n_0
    OLOGIC_X1Y98         FDPE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/spi_csn_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_test_v3_clk_wiz_1_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000    30.000    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    31.380 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    32.542    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    24.728 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    26.740    system_test_v3_i/clk_wiz_1/inst/clk_out2_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    26.831 r  system_test_v3_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=51, routed)          1.664    28.495    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    OLOGIC_X1Y98         FDPE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/spi_csn_reg_reg/C
                         clock pessimism              0.466    28.962    
                         clock uncertainty           -0.140    28.821    
    OLOGIC_X1Y98         FDPE (Setup_fdpe_C_D)       -0.834    27.987    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/spi_csn_reg_reg
  -------------------------------------------------------------------
                         required time                         27.987    
                         arrival time                         -13.086    
  -------------------------------------------------------------------
                         slack                                 14.901    

Slack (MET) :             15.212ns  (required time - arrival time)
  Source:                 system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_out_count_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_system_test_v3_clk_wiz_1_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_test_v3_clk_wiz_1_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_system_test_v3_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_system_test_v3_clk_wiz_1_0 rise@30.000ns - clk_out2_system_test_v3_clk_wiz_1_0 rise@10.000ns)
  Data Path Delay:        4.424ns  (logic 0.842ns (19.034%)  route 3.582ns (80.966%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.689ns = ( 28.311 - 30.000 ) 
    Source Clock Delay      (SCD):    -1.067ns = ( 8.933 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_test_v3_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000    10.000    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    11.451 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.736    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759     4.977 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206     7.183    system_test_v3_i/clk_wiz_1/inst/clk_out2_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     7.284 r  system_test_v3_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=51, routed)          1.649     8.933    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X40Y90         FDPE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_out_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y90         FDPE (Prop_fdpe_C_Q)         0.419     9.352 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_out_count_reg[1]/Q
                         net (fo=9, routed)           1.035    10.386    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_out_count_reg[1]
    SLICE_X41Y90         LUT6 (Prop_lut6_I3_O)        0.299    10.685 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/spi_clk_en_reg_i_1/O
                         net (fo=2, routed)           0.458    11.143    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_out_en
    SLICE_X39Y88         LUT3 (Prop_lut3_I2_O)        0.124    11.267 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[39]_i_1/O
                         net (fo=40, routed)          2.089    13.356    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[39]_i_1_n_0
    SLICE_X38Y99         FDCE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_test_v3_clk_wiz_1_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000    30.000    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    31.380 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    32.542    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    24.728 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    26.740    system_test_v3_i/clk_wiz_1/inst/clk_out2_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    26.831 r  system_test_v3_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=51, routed)          1.480    28.311    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X38Y99         FDCE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[24]/C
                         clock pessimism              0.567    28.878    
                         clock uncertainty           -0.140    28.737    
    SLICE_X38Y99         FDCE (Setup_fdce_C_CE)      -0.169    28.568    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         28.568    
                         arrival time                         -13.356    
  -------------------------------------------------------------------
                         slack                                 15.212    

Slack (MET) :             15.212ns  (required time - arrival time)
  Source:                 system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_out_count_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_system_test_v3_clk_wiz_1_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[25]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_test_v3_clk_wiz_1_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_system_test_v3_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_system_test_v3_clk_wiz_1_0 rise@30.000ns - clk_out2_system_test_v3_clk_wiz_1_0 rise@10.000ns)
  Data Path Delay:        4.424ns  (logic 0.842ns (19.034%)  route 3.582ns (80.966%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.689ns = ( 28.311 - 30.000 ) 
    Source Clock Delay      (SCD):    -1.067ns = ( 8.933 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_test_v3_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000    10.000    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    11.451 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.736    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759     4.977 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206     7.183    system_test_v3_i/clk_wiz_1/inst/clk_out2_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     7.284 r  system_test_v3_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=51, routed)          1.649     8.933    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X40Y90         FDPE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_out_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y90         FDPE (Prop_fdpe_C_Q)         0.419     9.352 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_out_count_reg[1]/Q
                         net (fo=9, routed)           1.035    10.386    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_out_count_reg[1]
    SLICE_X41Y90         LUT6 (Prop_lut6_I3_O)        0.299    10.685 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/spi_clk_en_reg_i_1/O
                         net (fo=2, routed)           0.458    11.143    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_out_en
    SLICE_X39Y88         LUT3 (Prop_lut3_I2_O)        0.124    11.267 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[39]_i_1/O
                         net (fo=40, routed)          2.089    13.356    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[39]_i_1_n_0
    SLICE_X38Y99         FDCE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_test_v3_clk_wiz_1_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000    30.000    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    31.380 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    32.542    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    24.728 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    26.740    system_test_v3_i/clk_wiz_1/inst/clk_out2_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    26.831 r  system_test_v3_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=51, routed)          1.480    28.311    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X38Y99         FDCE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[25]/C
                         clock pessimism              0.567    28.878    
                         clock uncertainty           -0.140    28.737    
    SLICE_X38Y99         FDCE (Setup_fdce_C_CE)      -0.169    28.568    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         28.568    
                         arrival time                         -13.356    
  -------------------------------------------------------------------
                         slack                                 15.212    

Slack (MET) :             15.212ns  (required time - arrival time)
  Source:                 system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_out_count_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_system_test_v3_clk_wiz_1_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[26]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_test_v3_clk_wiz_1_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_system_test_v3_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_system_test_v3_clk_wiz_1_0 rise@30.000ns - clk_out2_system_test_v3_clk_wiz_1_0 rise@10.000ns)
  Data Path Delay:        4.424ns  (logic 0.842ns (19.034%)  route 3.582ns (80.966%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.689ns = ( 28.311 - 30.000 ) 
    Source Clock Delay      (SCD):    -1.067ns = ( 8.933 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_test_v3_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000    10.000    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    11.451 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.736    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759     4.977 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206     7.183    system_test_v3_i/clk_wiz_1/inst/clk_out2_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     7.284 r  system_test_v3_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=51, routed)          1.649     8.933    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X40Y90         FDPE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_out_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y90         FDPE (Prop_fdpe_C_Q)         0.419     9.352 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_out_count_reg[1]/Q
                         net (fo=9, routed)           1.035    10.386    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_out_count_reg[1]
    SLICE_X41Y90         LUT6 (Prop_lut6_I3_O)        0.299    10.685 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/spi_clk_en_reg_i_1/O
                         net (fo=2, routed)           0.458    11.143    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_out_en
    SLICE_X39Y88         LUT3 (Prop_lut3_I2_O)        0.124    11.267 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[39]_i_1/O
                         net (fo=40, routed)          2.089    13.356    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[39]_i_1_n_0
    SLICE_X38Y99         FDCE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_test_v3_clk_wiz_1_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000    30.000    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    31.380 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    32.542    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    24.728 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    26.740    system_test_v3_i/clk_wiz_1/inst/clk_out2_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    26.831 r  system_test_v3_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=51, routed)          1.480    28.311    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X38Y99         FDCE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[26]/C
                         clock pessimism              0.567    28.878    
                         clock uncertainty           -0.140    28.737    
    SLICE_X38Y99         FDCE (Setup_fdce_C_CE)      -0.169    28.568    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         28.568    
                         arrival time                         -13.356    
  -------------------------------------------------------------------
                         slack                                 15.212    

Slack (MET) :             15.212ns  (required time - arrival time)
  Source:                 system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_out_count_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_system_test_v3_clk_wiz_1_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[31]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_test_v3_clk_wiz_1_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_system_test_v3_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_system_test_v3_clk_wiz_1_0 rise@30.000ns - clk_out2_system_test_v3_clk_wiz_1_0 rise@10.000ns)
  Data Path Delay:        4.424ns  (logic 0.842ns (19.034%)  route 3.582ns (80.966%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.689ns = ( 28.311 - 30.000 ) 
    Source Clock Delay      (SCD):    -1.067ns = ( 8.933 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_test_v3_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000    10.000    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    11.451 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.736    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759     4.977 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206     7.183    system_test_v3_i/clk_wiz_1/inst/clk_out2_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     7.284 r  system_test_v3_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=51, routed)          1.649     8.933    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X40Y90         FDPE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_out_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y90         FDPE (Prop_fdpe_C_Q)         0.419     9.352 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_out_count_reg[1]/Q
                         net (fo=9, routed)           1.035    10.386    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_out_count_reg[1]
    SLICE_X41Y90         LUT6 (Prop_lut6_I3_O)        0.299    10.685 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/spi_clk_en_reg_i_1/O
                         net (fo=2, routed)           0.458    11.143    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_out_en
    SLICE_X39Y88         LUT3 (Prop_lut3_I2_O)        0.124    11.267 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[39]_i_1/O
                         net (fo=40, routed)          2.089    13.356    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[39]_i_1_n_0
    SLICE_X38Y99         FDCE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_test_v3_clk_wiz_1_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000    30.000    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    31.380 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    32.542    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    24.728 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    26.740    system_test_v3_i/clk_wiz_1/inst/clk_out2_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    26.831 r  system_test_v3_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=51, routed)          1.480    28.311    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X38Y99         FDCE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[31]/C
                         clock pessimism              0.567    28.878    
                         clock uncertainty           -0.140    28.737    
    SLICE_X38Y99         FDCE (Setup_fdce_C_CE)      -0.169    28.568    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         28.568    
                         arrival time                         -13.356    
  -------------------------------------------------------------------
                         slack                                 15.212    

Slack (MET) :             15.269ns  (required time - arrival time)
  Source:                 system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_out_count_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_system_test_v3_clk_wiz_1_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[27]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_test_v3_clk_wiz_1_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_system_test_v3_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_system_test_v3_clk_wiz_1_0 rise@30.000ns - clk_out2_system_test_v3_clk_wiz_1_0 rise@10.000ns)
  Data Path Delay:        4.366ns  (logic 0.842ns (19.284%)  route 3.524ns (80.716%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.689ns = ( 28.311 - 30.000 ) 
    Source Clock Delay      (SCD):    -1.067ns = ( 8.933 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_test_v3_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000    10.000    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    11.451 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.736    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759     4.977 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206     7.183    system_test_v3_i/clk_wiz_1/inst/clk_out2_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     7.284 r  system_test_v3_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=51, routed)          1.649     8.933    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X40Y90         FDPE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_out_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y90         FDPE (Prop_fdpe_C_Q)         0.419     9.352 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_out_count_reg[1]/Q
                         net (fo=9, routed)           1.035    10.386    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_out_count_reg[1]
    SLICE_X41Y90         LUT6 (Prop_lut6_I3_O)        0.299    10.685 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/spi_clk_en_reg_i_1/O
                         net (fo=2, routed)           0.458    11.143    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_out_en
    SLICE_X39Y88         LUT3 (Prop_lut3_I2_O)        0.124    11.267 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[39]_i_1/O
                         net (fo=40, routed)          2.032    13.299    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[39]_i_1_n_0
    SLICE_X36Y99         FDCE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_test_v3_clk_wiz_1_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000    30.000    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    31.380 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    32.542    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    24.728 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    26.740    system_test_v3_i/clk_wiz_1/inst/clk_out2_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    26.831 r  system_test_v3_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=51, routed)          1.480    28.311    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X36Y99         FDCE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[27]/C
                         clock pessimism              0.567    28.878    
                         clock uncertainty           -0.140    28.737    
    SLICE_X36Y99         FDCE (Setup_fdce_C_CE)      -0.169    28.568    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         28.568    
                         arrival time                         -13.299    
  -------------------------------------------------------------------
                         slack                                 15.269    

Slack (MET) :             15.269ns  (required time - arrival time)
  Source:                 system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_out_count_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_system_test_v3_clk_wiz_1_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[28]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_test_v3_clk_wiz_1_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_system_test_v3_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_system_test_v3_clk_wiz_1_0 rise@30.000ns - clk_out2_system_test_v3_clk_wiz_1_0 rise@10.000ns)
  Data Path Delay:        4.366ns  (logic 0.842ns (19.284%)  route 3.524ns (80.716%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.689ns = ( 28.311 - 30.000 ) 
    Source Clock Delay      (SCD):    -1.067ns = ( 8.933 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_test_v3_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000    10.000    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    11.451 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.736    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759     4.977 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206     7.183    system_test_v3_i/clk_wiz_1/inst/clk_out2_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     7.284 r  system_test_v3_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=51, routed)          1.649     8.933    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X40Y90         FDPE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_out_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y90         FDPE (Prop_fdpe_C_Q)         0.419     9.352 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_out_count_reg[1]/Q
                         net (fo=9, routed)           1.035    10.386    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_out_count_reg[1]
    SLICE_X41Y90         LUT6 (Prop_lut6_I3_O)        0.299    10.685 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/spi_clk_en_reg_i_1/O
                         net (fo=2, routed)           0.458    11.143    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_out_en
    SLICE_X39Y88         LUT3 (Prop_lut3_I2_O)        0.124    11.267 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[39]_i_1/O
                         net (fo=40, routed)          2.032    13.299    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[39]_i_1_n_0
    SLICE_X36Y99         FDCE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_test_v3_clk_wiz_1_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000    30.000    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    31.380 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    32.542    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    24.728 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    26.740    system_test_v3_i/clk_wiz_1/inst/clk_out2_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    26.831 r  system_test_v3_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=51, routed)          1.480    28.311    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X36Y99         FDCE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[28]/C
                         clock pessimism              0.567    28.878    
                         clock uncertainty           -0.140    28.737    
    SLICE_X36Y99         FDCE (Setup_fdce_C_CE)      -0.169    28.568    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         28.568    
                         arrival time                         -13.299    
  -------------------------------------------------------------------
                         slack                                 15.269    

Slack (MET) :             15.269ns  (required time - arrival time)
  Source:                 system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_out_count_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_system_test_v3_clk_wiz_1_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[29]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_test_v3_clk_wiz_1_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_system_test_v3_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_system_test_v3_clk_wiz_1_0 rise@30.000ns - clk_out2_system_test_v3_clk_wiz_1_0 rise@10.000ns)
  Data Path Delay:        4.366ns  (logic 0.842ns (19.284%)  route 3.524ns (80.716%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.689ns = ( 28.311 - 30.000 ) 
    Source Clock Delay      (SCD):    -1.067ns = ( 8.933 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_test_v3_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000    10.000    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    11.451 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.736    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759     4.977 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206     7.183    system_test_v3_i/clk_wiz_1/inst/clk_out2_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     7.284 r  system_test_v3_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=51, routed)          1.649     8.933    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X40Y90         FDPE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_out_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y90         FDPE (Prop_fdpe_C_Q)         0.419     9.352 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_out_count_reg[1]/Q
                         net (fo=9, routed)           1.035    10.386    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_out_count_reg[1]
    SLICE_X41Y90         LUT6 (Prop_lut6_I3_O)        0.299    10.685 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/spi_clk_en_reg_i_1/O
                         net (fo=2, routed)           0.458    11.143    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_out_en
    SLICE_X39Y88         LUT3 (Prop_lut3_I2_O)        0.124    11.267 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[39]_i_1/O
                         net (fo=40, routed)          2.032    13.299    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[39]_i_1_n_0
    SLICE_X36Y99         FDCE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_test_v3_clk_wiz_1_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000    30.000    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    31.380 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    32.542    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    24.728 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    26.740    system_test_v3_i/clk_wiz_1/inst/clk_out2_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    26.831 r  system_test_v3_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=51, routed)          1.480    28.311    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X36Y99         FDCE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[29]/C
                         clock pessimism              0.567    28.878    
                         clock uncertainty           -0.140    28.737    
    SLICE_X36Y99         FDCE (Setup_fdce_C_CE)      -0.169    28.568    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         28.568    
                         arrival time                         -13.299    
  -------------------------------------------------------------------
                         slack                                 15.269    

Slack (MET) :             15.269ns  (required time - arrival time)
  Source:                 system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_out_count_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_system_test_v3_clk_wiz_1_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[30]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_test_v3_clk_wiz_1_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_system_test_v3_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_system_test_v3_clk_wiz_1_0 rise@30.000ns - clk_out2_system_test_v3_clk_wiz_1_0 rise@10.000ns)
  Data Path Delay:        4.366ns  (logic 0.842ns (19.284%)  route 3.524ns (80.716%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.689ns = ( 28.311 - 30.000 ) 
    Source Clock Delay      (SCD):    -1.067ns = ( 8.933 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_test_v3_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000    10.000    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    11.451 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.736    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759     4.977 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206     7.183    system_test_v3_i/clk_wiz_1/inst/clk_out2_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     7.284 r  system_test_v3_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=51, routed)          1.649     8.933    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X40Y90         FDPE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_out_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y90         FDPE (Prop_fdpe_C_Q)         0.419     9.352 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_out_count_reg[1]/Q
                         net (fo=9, routed)           1.035    10.386    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_out_count_reg[1]
    SLICE_X41Y90         LUT6 (Prop_lut6_I3_O)        0.299    10.685 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/spi_clk_en_reg_i_1/O
                         net (fo=2, routed)           0.458    11.143    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_out_en
    SLICE_X39Y88         LUT3 (Prop_lut3_I2_O)        0.124    11.267 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[39]_i_1/O
                         net (fo=40, routed)          2.032    13.299    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[39]_i_1_n_0
    SLICE_X36Y99         FDCE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_test_v3_clk_wiz_1_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000    30.000    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    31.380 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    32.542    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    24.728 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    26.740    system_test_v3_i/clk_wiz_1/inst/clk_out2_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    26.831 r  system_test_v3_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=51, routed)          1.480    28.311    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X36Y99         FDCE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[30]/C
                         clock pessimism              0.567    28.878    
                         clock uncertainty           -0.140    28.737    
    SLICE_X36Y99         FDCE (Setup_fdce_C_CE)      -0.169    28.568    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         28.568    
                         arrival time                         -13.299    
  -------------------------------------------------------------------
                         slack                                 15.269    

Slack (MET) :             15.370ns  (required time - arrival time)
  Source:                 system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_out_count_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_system_test_v3_clk_wiz_1_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_test_v3_clk_wiz_1_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_system_test_v3_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_system_test_v3_clk_wiz_1_0 rise@30.000ns - clk_out2_system_test_v3_clk_wiz_1_0 rise@10.000ns)
  Data Path Delay:        4.266ns  (logic 0.842ns (19.738%)  route 3.424ns (80.262%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.689ns = ( 28.311 - 30.000 ) 
    Source Clock Delay      (SCD):    -1.067ns = ( 8.933 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_test_v3_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000    10.000    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    11.451 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.736    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759     4.977 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206     7.183    system_test_v3_i/clk_wiz_1/inst/clk_out2_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     7.284 r  system_test_v3_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=51, routed)          1.649     8.933    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X40Y90         FDPE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_out_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y90         FDPE (Prop_fdpe_C_Q)         0.419     9.352 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_out_count_reg[1]/Q
                         net (fo=9, routed)           1.035    10.386    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_out_count_reg[1]
    SLICE_X41Y90         LUT6 (Prop_lut6_I3_O)        0.299    10.685 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/spi_clk_en_reg_i_1/O
                         net (fo=2, routed)           0.458    11.143    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_out_en
    SLICE_X39Y88         LUT3 (Prop_lut3_I2_O)        0.124    11.267 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[39]_i_1/O
                         net (fo=40, routed)          1.931    13.199    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[39]_i_1_n_0
    SLICE_X38Y97         FDCE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_test_v3_clk_wiz_1_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000    30.000    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    31.380 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    32.542    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    24.728 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    26.740    system_test_v3_i/clk_wiz_1/inst/clk_out2_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    26.831 r  system_test_v3_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=51, routed)          1.480    28.311    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X38Y97         FDCE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[13]/C
                         clock pessimism              0.567    28.878    
                         clock uncertainty           -0.140    28.737    
    SLICE_X38Y97         FDCE (Setup_fdce_C_CE)      -0.169    28.568    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         28.568    
                         arrival time                         -13.199    
  -------------------------------------------------------------------
                         slack                                 15.370    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_test_v3_clk_wiz_1_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_test_v3_clk_wiz_1_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_system_test_v3_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_test_v3_clk_wiz_1_0 rise@10.000ns - clk_out2_system_test_v3_clk_wiz_1_0 rise@10.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns = ( 9.083 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.676ns = ( 9.324 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_test_v3_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000    10.000    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219    10.219 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.659    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613     8.046 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696     8.743    system_test_v3_i/clk_wiz_1/inst/clk_out2_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     8.769 r  system_test_v3_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=51, routed)          0.555     9.324    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X37Y91         FDCE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y91         FDCE (Prop_fdce_C_Q)         0.141     9.465 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[5]/Q
                         net (fo=1, routed)           0.087     9.552    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg_n_0_[5]
    SLICE_X36Y91         LUT4 (Prop_lut4_I3_O)        0.045     9.597 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     9.597    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/p_1_in[6]
    SLICE_X36Y91         FDCE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_test_v3_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000    10.000    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406    10.406 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.886    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407     7.479 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     8.231    system_test_v3_i/clk_wiz_1/inst/clk_out2_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     8.260 r  system_test_v3_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=51, routed)          0.823     9.083    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X36Y91         FDCE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[6]/C
                         clock pessimism              0.253     9.337    
    SLICE_X36Y91         FDCE (Hold_fdce_C_D)         0.120     9.457    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -9.457    
                         arrival time                           9.597    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_test_v3_clk_wiz_1_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_test_v3_clk_wiz_1_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_system_test_v3_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_test_v3_clk_wiz_1_0 rise@10.000ns - clk_out2_system_test_v3_clk_wiz_1_0 rise@10.000ns)
  Data Path Delay:        0.309ns  (logic 0.209ns (67.600%)  route 0.100ns (32.400%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.915ns = ( 9.085 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.674ns = ( 9.326 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_test_v3_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000    10.000    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219    10.219 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.659    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613     8.046 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696     8.743    system_test_v3_i/clk_wiz_1/inst/clk_out2_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     8.769 r  system_test_v3_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=51, routed)          0.557     9.326    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X38Y99         FDCE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y99         FDCE (Prop_fdce_C_Q)         0.164     9.490 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[26]/Q
                         net (fo=1, routed)           0.100     9.590    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg_n_0_[26]
    SLICE_X36Y99         LUT4 (Prop_lut4_I3_O)        0.045     9.635 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[27]_i_1/O
                         net (fo=1, routed)           0.000     9.635    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/p_1_in[27]
    SLICE_X36Y99         FDCE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_test_v3_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000    10.000    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406    10.406 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.886    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407     7.479 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     8.231    system_test_v3_i/clk_wiz_1/inst/clk_out2_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     8.260 r  system_test_v3_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=51, routed)          0.825     9.085    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X36Y99         FDCE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[27]/C
                         clock pessimism              0.256     9.342    
    SLICE_X36Y99         FDCE (Hold_fdce_C_D)         0.120     9.462    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         -9.462    
                         arrival time                           9.635    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_test_v3_clk_wiz_1_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_test_v3_clk_wiz_1_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_system_test_v3_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_test_v3_clk_wiz_1_0 rise@10.000ns - clk_out2_system_test_v3_clk_wiz_1_0 rise@10.000ns)
  Data Path Delay:        0.280ns  (logic 0.227ns (80.953%)  route 0.053ns (19.047%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.918ns = ( 9.082 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.677ns = ( 9.323 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_test_v3_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000    10.000    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219    10.219 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.659    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613     8.046 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696     8.743    system_test_v3_i/clk_wiz_1/inst/clk_out2_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     8.769 r  system_test_v3_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=51, routed)          0.554     9.323    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X37Y88         FDCE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y88         FDCE (Prop_fdce_C_Q)         0.128     9.451 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[1]/Q
                         net (fo=1, routed)           0.053     9.504    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg_n_0_[1]
    SLICE_X37Y88         LUT4 (Prop_lut4_I3_O)        0.099     9.603 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     9.603    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/p_1_in[2]
    SLICE_X37Y88         FDCE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_test_v3_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000    10.000    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406    10.406 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.886    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407     7.479 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     8.231    system_test_v3_i/clk_wiz_1/inst/clk_out2_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     8.260 r  system_test_v3_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=51, routed)          0.822     9.082    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X37Y88         FDCE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[2]/C
                         clock pessimism              0.240     9.323    
    SLICE_X37Y88         FDCE (Hold_fdce_C_D)         0.092     9.415    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -9.415    
                         arrival time                           9.603    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_out_count_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_system_test_v3_clk_wiz_1_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_out_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_test_v3_clk_wiz_1_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_system_test_v3_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_test_v3_clk_wiz_1_0 rise@10.000ns - clk_out2_system_test_v3_clk_wiz_1_0 rise@10.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.156%)  route 0.109ns (36.844%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns = ( 9.083 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.676ns = ( 9.324 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_test_v3_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000    10.000    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219    10.219 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.659    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613     8.046 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696     8.743    system_test_v3_i/clk_wiz_1/inst/clk_out2_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     8.769 r  system_test_v3_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=51, routed)          0.555     9.324    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X40Y90         FDPE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_out_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y90         FDPE (Prop_fdpe_C_Q)         0.141     9.465 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_out_count_reg[3]/Q
                         net (fo=7, routed)           0.109     9.573    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_out_count_reg[3]
    SLICE_X41Y90         LUT6 (Prop_lut6_I1_O)        0.045     9.618 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_out_count[4]_i_1/O
                         net (fo=1, routed)           0.000     9.618    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_out_count[4]_i_1_n_0
    SLICE_X41Y90         FDCE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_out_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_test_v3_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000    10.000    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406    10.406 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.886    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407     7.479 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     8.231    system_test_v3_i/clk_wiz_1/inst/clk_out2_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     8.260 r  system_test_v3_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=51, routed)          0.823     9.083    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X41Y90         FDCE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_out_count_reg[4]/C
                         clock pessimism              0.253     9.337    
    SLICE_X41Y90         FDCE (Hold_fdce_C_D)         0.092     9.429    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_out_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -9.429    
                         arrival time                           9.618    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_test_v3_clk_wiz_1_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[33]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_test_v3_clk_wiz_1_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_system_test_v3_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_test_v3_clk_wiz_1_0 rise@10.000ns - clk_out2_system_test_v3_clk_wiz_1_0 rise@10.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.788%)  route 0.173ns (48.212%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.918ns = ( 9.082 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.676ns = ( 9.324 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_test_v3_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000    10.000    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219    10.219 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.659    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613     8.046 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696     8.743    system_test_v3_i/clk_wiz_1/inst/clk_out2_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     8.769 r  system_test_v3_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=51, routed)          0.555     9.324    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X39Y90         FDCE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y90         FDCE (Prop_fdce_C_Q)         0.141     9.465 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[0]/Q
                         net (fo=52, routed)          0.173     9.638    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg[0]
    SLICE_X38Y89         LUT4 (Prop_lut4_I2_O)        0.045     9.683 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[33]_i_1/O
                         net (fo=1, routed)           0.000     9.683    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/p_1_in[33]
    SLICE_X38Y89         FDCE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_test_v3_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000    10.000    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406    10.406 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.886    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407     7.479 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     8.231    system_test_v3_i/clk_wiz_1/inst/clk_out2_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     8.260 r  system_test_v3_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=51, routed)          0.822     9.082    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X38Y89         FDCE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[33]/C
                         clock pessimism              0.256     9.339    
    SLICE_X38Y89         FDCE (Hold_fdce_C_D)         0.121     9.460    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[33]
  -------------------------------------------------------------------
                         required time                         -9.460    
                         arrival time                           9.683    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_test_v3_clk_wiz_1_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[32]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_test_v3_clk_wiz_1_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_system_test_v3_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_test_v3_clk_wiz_1_0 rise@10.000ns - clk_out2_system_test_v3_clk_wiz_1_0 rise@10.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.501%)  route 0.175ns (48.499%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.918ns = ( 9.082 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.676ns = ( 9.324 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_test_v3_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000    10.000    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219    10.219 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.659    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613     8.046 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696     8.743    system_test_v3_i/clk_wiz_1/inst/clk_out2_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     8.769 r  system_test_v3_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=51, routed)          0.555     9.324    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X39Y90         FDCE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y90         FDCE (Prop_fdce_C_Q)         0.141     9.465 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[0]/Q
                         net (fo=52, routed)          0.175     9.640    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg[0]
    SLICE_X38Y89         LUT4 (Prop_lut4_I2_O)        0.045     9.685 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[32]_i_1/O
                         net (fo=1, routed)           0.000     9.685    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/p_1_in[32]
    SLICE_X38Y89         FDCE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_test_v3_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000    10.000    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406    10.406 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.886    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407     7.479 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     8.231    system_test_v3_i/clk_wiz_1/inst/clk_out2_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     8.260 r  system_test_v3_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=51, routed)          0.822     9.082    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X38Y89         FDCE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[32]/C
                         clock pessimism              0.256     9.339    
    SLICE_X38Y89         FDCE (Hold_fdce_C_D)         0.120     9.459    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[32]
  -------------------------------------------------------------------
                         required time                         -9.459    
                         arrival time                           9.685    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_test_v3_clk_wiz_1_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_test_v3_clk_wiz_1_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_system_test_v3_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_test_v3_clk_wiz_1_0 rise@10.000ns - clk_out2_system_test_v3_clk_wiz_1_0 rise@10.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.918ns = ( 9.082 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.677ns = ( 9.323 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_test_v3_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000    10.000    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219    10.219 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.659    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613     8.046 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696     8.743    system_test_v3_i/clk_wiz_1/inst/clk_out2_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     8.769 r  system_test_v3_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=51, routed)          0.554     9.323    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X37Y88         FDCE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y88         FDCE (Prop_fdce_C_Q)         0.141     9.464 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[0]/Q
                         net (fo=1, routed)           0.156     9.620    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg_n_0_[0]
    SLICE_X37Y88         LUT4 (Prop_lut4_I3_O)        0.042     9.662 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     9.662    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/p_1_in[1]
    SLICE_X37Y88         FDCE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_test_v3_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000    10.000    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406    10.406 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.886    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407     7.479 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     8.231    system_test_v3_i/clk_wiz_1/inst/clk_out2_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     8.260 r  system_test_v3_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=51, routed)          0.822     9.082    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X37Y88         FDCE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[1]/C
                         clock pessimism              0.240     9.323    
    SLICE_X37Y88         FDCE (Hold_fdce_C_D)         0.107     9.430    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -9.430    
                         arrival time                           9.662    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_test_v3_clk_wiz_1_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_test_v3_clk_wiz_1_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_system_test_v3_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_test_v3_clk_wiz_1_0 rise@10.000ns - clk_out2_system_test_v3_clk_wiz_1_0 rise@10.000ns)
  Data Path Delay:        0.376ns  (logic 0.209ns (55.560%)  route 0.167ns (44.440%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.915ns = ( 9.085 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.674ns = ( 9.326 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_test_v3_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000    10.000    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219    10.219 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.659    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613     8.046 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696     8.743    system_test_v3_i/clk_wiz_1/inst/clk_out2_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     8.769 r  system_test_v3_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=51, routed)          0.557     9.326    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X36Y99         FDCE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y99         FDCE (Prop_fdce_C_Q)         0.164     9.490 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[30]/Q
                         net (fo=1, routed)           0.167     9.657    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg_n_0_[30]
    SLICE_X38Y99         LUT4 (Prop_lut4_I3_O)        0.045     9.702 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[31]_i_1/O
                         net (fo=1, routed)           0.000     9.702    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/p_1_in[31]
    SLICE_X38Y99         FDCE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_test_v3_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000    10.000    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406    10.406 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.886    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407     7.479 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     8.231    system_test_v3_i/clk_wiz_1/inst/clk_out2_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     8.260 r  system_test_v3_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=51, routed)          0.825     9.085    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X38Y99         FDCE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[31]/C
                         clock pessimism              0.256     9.342    
    SLICE_X38Y99         FDCE (Hold_fdce_C_D)         0.121     9.463    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         -9.463    
                         arrival time                           9.702    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[36]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_test_v3_clk_wiz_1_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[37]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_test_v3_clk_wiz_1_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_system_test_v3_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_test_v3_clk_wiz_1_0 rise@10.000ns - clk_out2_system_test_v3_clk_wiz_1_0 rise@10.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.167%)  route 0.163ns (43.833%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.918ns = ( 9.082 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.677ns = ( 9.323 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_test_v3_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000    10.000    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219    10.219 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.659    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613     8.046 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696     8.743    system_test_v3_i/clk_wiz_1/inst/clk_out2_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     8.769 r  system_test_v3_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=51, routed)          0.554     9.323    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X38Y88         FDCE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y88         FDCE (Prop_fdce_C_Q)         0.164     9.487 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[36]/Q
                         net (fo=1, routed)           0.163     9.650    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg_n_0_[36]
    SLICE_X38Y88         LUT4 (Prop_lut4_I3_O)        0.045     9.695 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[37]_i_1/O
                         net (fo=1, routed)           0.000     9.695    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/p_1_in[37]
    SLICE_X38Y88         FDCE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_test_v3_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000    10.000    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406    10.406 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.886    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407     7.479 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     8.231    system_test_v3_i/clk_wiz_1/inst/clk_out2_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     8.260 r  system_test_v3_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=51, routed)          0.822     9.082    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X38Y88         FDCE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[37]/C
                         clock pessimism              0.240     9.323    
    SLICE_X38Y88         FDCE (Hold_fdce_C_D)         0.121     9.444    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[37]
  -------------------------------------------------------------------
                         required time                         -9.444    
                         arrival time                           9.695    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_test_v3_clk_wiz_1_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_test_v3_clk_wiz_1_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_system_test_v3_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_test_v3_clk_wiz_1_0 rise@10.000ns - clk_out2_system_test_v3_clk_wiz_1_0 rise@10.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.167%)  route 0.163ns (43.833%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns = ( 9.083 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.676ns = ( 9.324 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_test_v3_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000    10.000    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219    10.219 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.659    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613     8.046 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696     8.743    system_test_v3_i/clk_wiz_1/inst/clk_out2_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     8.769 r  system_test_v3_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=51, routed)          0.555     9.324    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X36Y91         FDCE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y91         FDCE (Prop_fdce_C_Q)         0.164     9.488 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[6]/Q
                         net (fo=1, routed)           0.163     9.651    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg_n_0_[6]
    SLICE_X36Y91         LUT4 (Prop_lut4_I3_O)        0.045     9.696 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     9.696    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/p_1_in[7]
    SLICE_X36Y91         FDCE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_test_v3_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000    10.000    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406    10.406 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.886    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407     7.479 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     8.231    system_test_v3_i/clk_wiz_1/inst/clk_out2_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     8.260 r  system_test_v3_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=51, routed)          0.823     9.083    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X36Y91         FDCE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[7]/C
                         clock pessimism              0.240     9.324    
    SLICE_X36Y91         FDCE (Hold_fdce_C_D)         0.121     9.445    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -9.445    
                         arrival time                           9.696    
  -------------------------------------------------------------------
                         slack                                  0.251    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_system_test_v3_clk_wiz_1_0
Waveform(ns):       { 10.000 20.000 }
Period(ns):         20.000
Sources:            { system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y18   system_test_v3_i/clk_wiz_1/inst/clkout2_buf/I
Min Period        n/a     FDPE/C              n/a            1.474         20.000      18.526     OLOGIC_X1Y98     system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/spi_csn_reg_reg/C
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X113Y84    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/mosi_reg_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X37Y88     system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X37Y94     system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X37Y94     system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X38Y96     system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X38Y97     system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X38Y97     system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[14]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X113Y84    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/mosi_reg_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X113Y84    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/mosi_reg_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X37Y88     system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X37Y88     system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X37Y94     system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X37Y94     system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X37Y94     system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X37Y94     system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X38Y96     system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X38Y96     system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X113Y84    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/mosi_reg_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X113Y84    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/mosi_reg_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X37Y88     system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X37Y88     system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X37Y94     system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X37Y94     system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X37Y94     system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X37Y94     system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X38Y96     system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X38Y96     system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_system_test_v3_clk_wiz_1_0
  To Clock:  clk_out3_system_test_v3_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        0.582ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.582ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/yes_output_reg.dout_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[17].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Path Group:             clk_out3_system_test_v3_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_system_test_v3_clk_wiz_1_0 rise@18.750ns - clk_out3_system_test_v3_clk_wiz_1_0 rise@8.750ns)
  Data Path Delay:        8.863ns  (logic 1.871ns (21.111%)  route 6.992ns (78.889%))
  Logic Levels:           7  (CARRY4=6 SRLC32E=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.652ns = ( 17.098 - 18.750 ) 
    Source Clock Delay      (SCD):    -0.918ns = ( 7.832 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                      8.750     8.750 r  
    H16                                               0.000     8.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     8.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    10.201 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    11.486    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759     3.727 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206     5.933    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.034 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       1.798     7.832    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/CLK_I
    SLICE_X92Y40         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/yes_output_reg.dout_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y40         FDRE (Prop_fdre_C_Q)         0.478     8.310 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/yes_output_reg.dout_reg_reg/Q
                         net (fo=99, routed)          6.992    15.301    u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[17].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/I2
    SLICE_X26Y57         SRLC32E (Prop_srlc32e_A[2]_Q)
                                                      0.295    15.596 r  u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[17].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1/Q
                         net (fo=1, routed)           0.000    15.596    u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[17].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/sel[0]
    SLICE_X26Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.109 r  u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[17].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000    16.109    u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[17].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/CI_I
    SLICE_X26Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.226 r  u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[17].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000    16.226    u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[17].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/CI_I
    SLICE_X26Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.343 r  u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[17].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000    16.343    u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[17].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE/CI_I
    SLICE_X26Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.460 r  u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[17].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000    16.460    u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[17].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/CI_I
    SLICE_X26Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.577 r  u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[17].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000    16.577    u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[17].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE/DOUT_O
    SLICE_X26Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.694 r  u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[17].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000    16.694    u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[17].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE/muxcy_lo[3]
    SLICE_X26Y62         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[17].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                     18.750    18.750 r  
    H16                                               0.000    18.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000    18.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    20.130 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    21.292    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    13.478 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    15.490    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.581 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       1.517    17.098    u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[17].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE/CLK_I
    SLICE_X26Y62         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[17].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C
                         clock pessimism              0.452    17.550    
                         clock uncertainty           -0.124    17.427    
    SLICE_X26Y62         FDRE (Setup_fdre_C_D)       -0.150    17.277    u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[17].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
  -------------------------------------------------------------------
                         required time                         17.277    
                         arrival time                         -16.694    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.670ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/yes_output_reg.dout_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[31].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Path Group:             clk_out3_system_test_v3_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_system_test_v3_clk_wiz_1_0 rise@18.750ns - clk_out3_system_test_v3_clk_wiz_1_0 rise@8.750ns)
  Data Path Delay:        8.768ns  (logic 1.871ns (21.339%)  route 6.897ns (78.661%))
  Logic Levels:           7  (CARRY4=6 SRLC32E=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.659ns = ( 17.091 - 18.750 ) 
    Source Clock Delay      (SCD):    -0.918ns = ( 7.832 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                      8.750     8.750 r  
    H16                                               0.000     8.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     8.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    10.201 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    11.486    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759     3.727 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206     5.933    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.034 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       1.798     7.832    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/CLK_I
    SLICE_X92Y40         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/yes_output_reg.dout_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y40         FDRE (Prop_fdre_C_Q)         0.478     8.310 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/yes_output_reg.dout_reg_reg/Q
                         net (fo=99, routed)          6.897    15.207    u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[31].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/I2
    SLICE_X30Y68         SRLC32E (Prop_srlc32e_A[2]_Q)
                                                      0.295    15.502 r  u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[31].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1/Q
                         net (fo=1, routed)           0.000    15.502    u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[31].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/sel[0]
    SLICE_X30Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.015 r  u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[31].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000    16.015    u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[31].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/CI_I
    SLICE_X30Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.132 r  u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[31].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000    16.132    u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[31].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/CI_I
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.249 r  u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[31].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000    16.249    u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[31].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE/CI_I
    SLICE_X30Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.366 r  u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[31].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000    16.366    u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[31].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/CI_I
    SLICE_X30Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.483 r  u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[31].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000    16.483    u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[31].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE/DOUT_O
    SLICE_X30Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.600 r  u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[31].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000    16.600    u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[31].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE/muxcy_lo[3]
    SLICE_X30Y73         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[31].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                     18.750    18.750 r  
    H16                                               0.000    18.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000    18.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    20.130 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    21.292    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    13.478 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    15.490    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.581 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       1.510    17.091    u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[31].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE/CLK_I
    SLICE_X30Y73         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[31].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C
                         clock pessimism              0.452    17.543    
                         clock uncertainty           -0.124    17.420    
    SLICE_X30Y73         FDRE (Setup_fdre_C_D)       -0.150    17.270    u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[31].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
  -------------------------------------------------------------------
                         required time                         17.270    
                         arrival time                         -16.600    
  -------------------------------------------------------------------
                         slack                                  0.670    

Slack (MET) :             0.763ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/yes_output_reg.dout_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[27].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Path Group:             clk_out3_system_test_v3_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_system_test_v3_clk_wiz_1_0 rise@18.750ns - clk_out3_system_test_v3_clk_wiz_1_0 rise@8.750ns)
  Data Path Delay:        8.628ns  (logic 1.871ns (21.684%)  route 6.757ns (78.316%))
  Logic Levels:           7  (CARRY4=6 SRLC32E=1)
  Clock Path Skew:        -0.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.704ns = ( 17.046 - 18.750 ) 
    Source Clock Delay      (SCD):    -0.916ns = ( 7.834 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                      8.750     8.750 r  
    H16                                               0.000     8.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     8.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    10.201 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    11.486    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759     3.727 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206     5.933    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.034 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       1.800     7.834    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/CLK_I
    SLICE_X96Y40         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/yes_output_reg.dout_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y40         FDRE (Prop_fdre_C_Q)         0.478     8.312 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/yes_output_reg.dout_reg_reg/Q
                         net (fo=99, routed)          6.748    15.060    u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[27].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/I0
    SLICE_X36Y72         SRLC32E (Prop_srlc32e_A[0]_Q)
                                                      0.295    15.355 r  u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[27].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1/Q
                         net (fo=1, routed)           0.000    15.355    u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[27].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/sel[0]
    SLICE_X36Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.868 r  u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[27].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000    15.868    u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[27].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/CI_I
    SLICE_X36Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.985 r  u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[27].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000    15.985    u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[27].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/CI_I
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.102 r  u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[27].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.009    16.111    u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[27].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE/CI_I
    SLICE_X36Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.228 r  u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[27].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000    16.228    u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[27].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/CI_I
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.345 r  u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[27].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000    16.345    u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[27].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE/DOUT_O
    SLICE_X36Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.462 r  u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[27].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000    16.462    u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[27].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE/muxcy_lo[3]
    SLICE_X36Y77         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[27].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                     18.750    18.750 r  
    H16                                               0.000    18.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000    18.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    20.130 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    21.292    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    13.478 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    15.490    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.581 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       1.465    17.046    u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[27].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE/CLK_I
    SLICE_X36Y77         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[27].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C
                         clock pessimism              0.452    17.498    
                         clock uncertainty           -0.124    17.375    
    SLICE_X36Y77         FDRE (Setup_fdre_C_D)       -0.150    17.225    u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[27].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
  -------------------------------------------------------------------
                         required time                         17.225    
                         arrival time                         -16.462    
  -------------------------------------------------------------------
                         slack                                  0.763    

Slack (MET) :             0.919ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/yes_output_reg.dout_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[23].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Path Group:             clk_out3_system_test_v3_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_system_test_v3_clk_wiz_1_0 rise@18.750ns - clk_out3_system_test_v3_clk_wiz_1_0 rise@8.750ns)
  Data Path Delay:        8.469ns  (logic 1.871ns (22.092%)  route 6.598ns (77.908%))
  Logic Levels:           7  (CARRY4=6 SRLC32E=1)
  Clock Path Skew:        -0.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.707ns = ( 17.043 - 18.750 ) 
    Source Clock Delay      (SCD):    -0.916ns = ( 7.834 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                      8.750     8.750 r  
    H16                                               0.000     8.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     8.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    10.201 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    11.486    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759     3.727 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206     5.933    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.034 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       1.800     7.834    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/CLK_I
    SLICE_X96Y40         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/yes_output_reg.dout_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y40         FDRE (Prop_fdre_C_Q)         0.478     8.312 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/yes_output_reg.dout_reg_reg/Q
                         net (fo=99, routed)          6.589    14.901    u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[23].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/I0
    SLICE_X42Y70         SRLC32E (Prop_srlc32e_A[0]_Q)
                                                      0.295    15.196 r  u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[23].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1/Q
                         net (fo=1, routed)           0.000    15.196    u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[23].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/sel[0]
    SLICE_X42Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.709 r  u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[23].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000    15.709    u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[23].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/CI_I
    SLICE_X42Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.826 r  u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[23].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000    15.826    u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[23].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/CI_I
    SLICE_X42Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.943 r  u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[23].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000    15.943    u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[23].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE/CI_I
    SLICE_X42Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.060 r  u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[23].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000    16.060    u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[23].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/CI_I
    SLICE_X42Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.177 r  u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[23].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.009    16.186    u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[23].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE/DOUT_O
    SLICE_X42Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.303 r  u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[23].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000    16.303    u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[23].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE/muxcy_lo[3]
    SLICE_X42Y75         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[23].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                     18.750    18.750 r  
    H16                                               0.000    18.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000    18.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    20.130 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    21.292    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    13.478 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    15.490    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.581 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       1.462    17.043    u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[23].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE/CLK_I
    SLICE_X42Y75         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[23].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C
                         clock pessimism              0.452    17.495    
                         clock uncertainty           -0.124    17.372    
    SLICE_X42Y75         FDRE (Setup_fdre_C_D)       -0.150    17.222    u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[23].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
  -------------------------------------------------------------------
                         required time                         17.222    
                         arrival time                         -16.303    
  -------------------------------------------------------------------
                         slack                                  0.919    

Slack (MET) :             1.077ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/yes_output_reg.dout_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[16].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Path Group:             clk_out3_system_test_v3_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_system_test_v3_clk_wiz_1_0 rise@18.750ns - clk_out3_system_test_v3_clk_wiz_1_0 rise@8.750ns)
  Data Path Delay:        8.358ns  (logic 1.871ns (22.387%)  route 6.487ns (77.613%))
  Logic Levels:           7  (CARRY4=6 SRLC32E=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.662ns = ( 17.088 - 18.750 ) 
    Source Clock Delay      (SCD):    -0.918ns = ( 7.832 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                      8.750     8.750 r  
    H16                                               0.000     8.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     8.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    10.201 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    11.486    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759     3.727 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206     5.933    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.034 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       1.798     7.832    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/CLK_I
    SLICE_X92Y40         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/yes_output_reg.dout_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y40         FDRE (Prop_fdre_C_Q)         0.478     8.310 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/yes_output_reg.dout_reg_reg/Q
                         net (fo=99, routed)          6.487    14.796    u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[16].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/I2
    SLICE_X26Y67         SRLC32E (Prop_srlc32e_A[2]_Q)
                                                      0.295    15.091 r  u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[16].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1/Q
                         net (fo=1, routed)           0.000    15.091    u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[16].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/sel[0]
    SLICE_X26Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.604 r  u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[16].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000    15.604    u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[16].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/CI_I
    SLICE_X26Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.721 r  u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[16].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000    15.721    u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[16].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/CI_I
    SLICE_X26Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.838 r  u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[16].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000    15.838    u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[16].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE/CI_I
    SLICE_X26Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.955 r  u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[16].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000    15.955    u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[16].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/CI_I
    SLICE_X26Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.072 r  u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[16].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000    16.072    u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[16].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE/DOUT_O
    SLICE_X26Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.189 r  u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[16].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000    16.189    u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[16].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE/muxcy_lo[3]
    SLICE_X26Y72         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[16].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                     18.750    18.750 r  
    H16                                               0.000    18.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000    18.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    20.130 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    21.292    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    13.478 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    15.490    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.581 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       1.507    17.088    u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[16].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE/CLK_I
    SLICE_X26Y72         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[16].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C
                         clock pessimism              0.452    17.540    
                         clock uncertainty           -0.124    17.417    
    SLICE_X26Y72         FDRE (Setup_fdre_C_D)       -0.150    17.267    u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[16].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
  -------------------------------------------------------------------
                         required time                         17.267    
                         arrival time                         -16.189    
  -------------------------------------------------------------------
                         slack                                  1.077    

Slack (MET) :             1.137ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/yes_output_reg.dout_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[22].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Path Group:             clk_out3_system_test_v3_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_system_test_v3_clk_wiz_1_0 rise@18.750ns - clk_out3_system_test_v3_clk_wiz_1_0 rise@8.750ns)
  Data Path Delay:        8.257ns  (logic 1.871ns (22.660%)  route 6.386ns (77.340%))
  Logic Levels:           7  (CARRY4=6 SRLC32E=1)
  Clock Path Skew:        -0.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.701ns = ( 17.049 - 18.750 ) 
    Source Clock Delay      (SCD):    -0.916ns = ( 7.834 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                      8.750     8.750 r  
    H16                                               0.000     8.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     8.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    10.201 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    11.486    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759     3.727 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206     5.933    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.034 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       1.800     7.834    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/CLK_I
    SLICE_X96Y40         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/yes_output_reg.dout_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y40         FDRE (Prop_fdre_C_Q)         0.478     8.312 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/yes_output_reg.dout_reg_reg/Q
                         net (fo=99, routed)          6.386    14.698    u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[22].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/I0
    SLICE_X38Y65         SRLC32E (Prop_srlc32e_A[0]_Q)
                                                      0.295    14.993 r  u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[22].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1/Q
                         net (fo=1, routed)           0.000    14.993    u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[22].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/sel[0]
    SLICE_X38Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.506 r  u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[22].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000    15.506    u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[22].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/CI_I
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.623 r  u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[22].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000    15.623    u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[22].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/CI_I
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.740 r  u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[22].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000    15.740    u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[22].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE/CI_I
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.856 r  u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[22].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000    15.856    u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[22].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/CI_I
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.973 r  u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[22].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000    15.973    u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[22].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE/DOUT_O
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.090 r  u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[22].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000    16.090    u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[22].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE/muxcy_lo[3]
    SLICE_X38Y70         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[22].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                     18.750    18.750 r  
    H16                                               0.000    18.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000    18.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    20.130 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    21.292    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    13.478 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    15.490    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.581 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       1.468    17.049    u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[22].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE/CLK_I
    SLICE_X38Y70         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[22].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C
                         clock pessimism              0.452    17.501    
                         clock uncertainty           -0.124    17.378    
    SLICE_X38Y70         FDRE (Setup_fdre_C_D)       -0.150    17.228    u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[22].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
  -------------------------------------------------------------------
                         required time                         17.228    
                         arrival time                         -16.090    
  -------------------------------------------------------------------
                         slack                                  1.137    

Slack (MET) :             1.187ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[42].U_M/yes_output_reg.dout_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[20].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Path Group:             clk_out3_system_test_v3_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_system_test_v3_clk_wiz_1_0 rise@18.750ns - clk_out3_system_test_v3_clk_wiz_1_0 rise@8.750ns)
  Data Path Delay:        8.345ns  (logic 1.423ns (17.053%)  route 6.922ns (82.947%))
  Logic Levels:           3  (CARRY4=2 SRLC32E=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.710ns = ( 17.040 - 18.750 ) 
    Source Clock Delay      (SCD):    -0.949ns = ( 7.801 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                      8.750     8.750 r  
    H16                                               0.000     8.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     8.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    10.201 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    11.486    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759     3.727 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206     5.933    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.034 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       1.767     7.801    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[42].U_M/CLK_I
    SLICE_X100Y73        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[42].U_M/yes_output_reg.dout_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y73        FDRE (Prop_fdre_C_Q)         0.478     8.279 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[42].U_M/yes_output_reg.dout_reg_reg/Q
                         net (fo=99, routed)          6.922    15.200    u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[20].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/u_srlB/I0
    SLICE_X50Y82         SRLC32E (Prop_srlc32e_A[0]_Q)
                                                      0.295    15.495 r  u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[20].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/u_srlB/S1/Q
                         net (fo=1, routed)           0.000    15.495    u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[20].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/sel[1]
    SLICE_X50Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.028 r  u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[20].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000    16.028    u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[20].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE/DOUT_O
    SLICE_X50Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.145 r  u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[20].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000    16.145    u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[20].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE/muxcy_lo[3]
    SLICE_X50Y83         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[20].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                     18.750    18.750 r  
    H16                                               0.000    18.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000    18.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    20.130 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    21.292    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    13.478 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    15.490    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.581 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       1.459    17.040    u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[20].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE/CLK_I
    SLICE_X50Y83         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[20].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C
                         clock pessimism              0.567    17.607    
                         clock uncertainty           -0.124    17.483    
    SLICE_X50Y83         FDRE (Setup_fdre_C_D)       -0.150    17.333    u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[20].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
  -------------------------------------------------------------------
                         required time                         17.333    
                         arrival time                         -16.145    
  -------------------------------------------------------------------
                         slack                                  1.187    

Slack (MET) :             1.297ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Path Group:             clk_out3_system_test_v3_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_system_test_v3_clk_wiz_1_0 rise@18.750ns - clk_out3_system_test_v3_clk_wiz_1_0 rise@8.750ns)
  Data Path Delay:        8.528ns  (logic 0.580ns (6.801%)  route 7.948ns (93.199%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 17.207 - 18.750 ) 
    Source Clock Delay      (SCD):    -1.007ns = ( 7.743 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                      8.750     8.750 r  
    H16                                               0.000     8.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     8.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    10.201 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    11.486    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759     3.727 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206     5.933    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.034 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       1.709     7.743    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X55Y89         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y89         FDRE (Prop_fdre_C_Q)         0.456     8.199 r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[3]/Q
                         net (fo=107, routed)         7.948    16.146    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/s_di_i[3]
    SLICE_X101Y44        LUT6 (Prop_lut6_I1_O)        0.124    16.270 r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow[3]_i_1/O
                         net (fo=1, routed)           0.000    16.270    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow[3]
    SLICE_X101Y44        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                     18.750    18.750 r  
    H16                                               0.000    18.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000    18.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    20.130 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    21.292    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    13.478 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    15.490    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.581 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       1.625    17.207    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/s_dclk_i
    SLICE_X101Y44        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow_reg[3]/C
                         clock pessimism              0.452    17.659    
                         clock uncertainty           -0.124    17.535    
    SLICE_X101Y44        FDRE (Setup_fdre_C_D)        0.032    17.567    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow_reg[3]
  -------------------------------------------------------------------
                         required time                         17.567    
                         arrival time                         -16.270    
  -------------------------------------------------------------------
                         slack                                  1.297    

Slack (MET) :             1.315ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[42].U_M/yes_output_reg.dout_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[12].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Path Group:             clk_out3_system_test_v3_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_system_test_v3_clk_wiz_1_0 rise@18.750ns - clk_out3_system_test_v3_clk_wiz_1_0 rise@8.750ns)
  Data Path Delay:        8.122ns  (logic 1.423ns (17.520%)  route 6.699ns (82.480%))
  Logic Levels:           3  (CARRY4=2 SRLC32E=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.705ns = ( 17.045 - 18.750 ) 
    Source Clock Delay      (SCD):    -0.949ns = ( 7.801 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                      8.750     8.750 r  
    H16                                               0.000     8.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     8.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    10.201 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    11.486    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759     3.727 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206     5.933    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.034 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       1.767     7.801    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[42].U_M/CLK_I
    SLICE_X100Y73        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[42].U_M/yes_output_reg.dout_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y73        FDRE (Prop_fdre_C_Q)         0.478     8.279 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[42].U_M/yes_output_reg.dout_reg_reg/Q
                         net (fo=99, routed)          6.699    14.978    u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[12].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/u_srlB/I0
    SLICE_X46Y76         SRLC32E (Prop_srlc32e_A[0]_Q)
                                                      0.295    15.273 r  u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[12].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/u_srlB/S1/Q
                         net (fo=1, routed)           0.000    15.273    u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[12].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/sel[1]
    SLICE_X46Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.806 r  u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[12].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000    15.806    u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[12].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE/DOUT_O
    SLICE_X46Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.923 r  u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[12].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000    15.923    u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[12].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE/muxcy_lo[3]
    SLICE_X46Y77         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[12].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                     18.750    18.750 r  
    H16                                               0.000    18.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000    18.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    20.130 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    21.292    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    13.478 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    15.490    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.581 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       1.464    17.045    u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[12].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE/CLK_I
    SLICE_X46Y77         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[12].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C
                         clock pessimism              0.466    17.511    
                         clock uncertainty           -0.124    17.388    
    SLICE_X46Y77         FDRE (Setup_fdre_C_D)       -0.150    17.238    u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[12].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
  -------------------------------------------------------------------
                         required time                         17.238    
                         arrival time                         -15.923    
  -------------------------------------------------------------------
                         slack                                  1.315    

Slack (MET) :             1.326ns  (required time - arrival time)
  Source:                 system_test_v3_i/decoder_top_v3_0/inst/reset_n_iddr/C
                            (rising edge-triggered cell IDDR clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][110]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Path Group:             clk_out3_system_test_v3_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_system_test_v3_clk_wiz_1_0 rise@18.750ns - clk_out3_system_test_v3_clk_wiz_1_0 rise@8.750ns)
  Data Path Delay:        8.319ns  (logic 1.946ns (23.392%)  route 6.373ns (76.608%))
  Logic Levels:           2  (IDDR=1 LUT1=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 17.190 - 18.750 ) 
    Source Clock Delay      (SCD):    -0.835ns = ( 7.915 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                      8.750     8.750 r  
    H16                                               0.000     8.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     8.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    10.201 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    11.486    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759     3.727 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206     5.933    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.034 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       1.881     7.915    system_test_v3_i/decoder_top_v3_0/inst/clk
    ILOGIC_X1Y85         IDDR                                         r  system_test_v3_i/decoder_top_v3_0/inst/reset_n_iddr/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y85         IDDR (Prop_iddr_C_Q2)        0.508     8.423 f  system_test_v3_i/decoder_top_v3_0/inst/reset_n_iddr/Q2
                         net (fo=8, routed)           2.573    10.996    system_test_v3_i/decoder_top_v3_0/inst/spi_interface/reset_n
    SLICE_X84Y34         LUT1 (Prop_lut1_I0_O)        0.178    11.174 r  system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_out_oddr_i_1/O
                         net (fo=110, routed)         2.124    13.298    system_test_v3_i/decoder_top_v3_0/inst/spi_interface/R0
    ILOGIC_X1Y66         IDDR (SetClr_iddr_R_Q2)      1.260    14.558 f  system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_in_iddr/Q2
                         net (fo=3, routed)           1.677    16.234    u_ila_0/inst/ila_core_inst/TRIGGER_I[110]
    SLICE_X98Y50         SRL16E                                       f  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][110]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                     18.750    18.750 r  
    H16                                               0.000    18.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000    18.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    20.130 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    21.292    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    13.478 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    15.490    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.581 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       1.609    17.190    u_ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X98Y50         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][110]_srl8/CLK
                         clock pessimism              0.567    17.757    
                         clock uncertainty           -0.124    17.633    
    SLICE_X98Y50         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.073    17.560    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][110]_srl8
  -------------------------------------------------------------------
                         required time                         17.560    
                         arrival time                         -16.234    
  -------------------------------------------------------------------
                         slack                                  1.326    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/parallel_dout_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/parallel_dout_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Path Group:             clk_out3_system_test_v3_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_system_test_v3_clk_wiz_1_0 rise@8.750ns - clk_out3_system_test_v3_clk_wiz_1_0 rise@8.750ns)
  Data Path Delay:        0.355ns  (logic 0.164ns (46.211%)  route 0.191ns (53.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.886ns = ( 7.864 - 8.750 ) 
    Source Clock Delay      (SCD):    -0.651ns = ( 8.099 - 8.750 ) 
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                      8.750     8.750 r  
    H16                                               0.000     8.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     8.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     8.969 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     9.409    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613     6.796 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696     7.493    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     7.519 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       0.580     8.099    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/s_dclk_i
    SLICE_X62Y50         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/parallel_dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y50         FDRE (Prop_fdre_C_Q)         0.164     8.263 r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/parallel_dout_reg[3]/Q
                         net (fo=2, routed)           0.191     8.453    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/s_do_o[3]
    SLICE_X62Y49         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/parallel_dout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                      8.750     8.750 r  
    H16                                               0.000     8.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     8.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     9.156 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     9.636    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407     6.229 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752     6.981    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     7.010 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       0.854     7.864    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/s_dclk_i
    SLICE_X62Y49         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/parallel_dout_reg[2]/C
                         clock pessimism              0.509     8.373    
    SLICE_X62Y49         FDRE (Hold_fdre_C_D)         0.063     8.436    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/parallel_dout_reg[2]
  -------------------------------------------------------------------
                         required time                         -8.436    
                         arrival time                           8.453    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/shadow_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/shadow_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Path Group:             clk_out3_system_test_v3_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_system_test_v3_clk_wiz_1_0 rise@8.750ns - clk_out3_system_test_v3_clk_wiz_1_0 rise@8.750ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.287%)  route 0.191ns (50.713%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.927ns = ( 7.823 - 8.750 ) 
    Source Clock Delay      (SCD):    -0.689ns = ( 8.061 - 8.750 ) 
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                      8.750     8.750 r  
    H16                                               0.000     8.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     8.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     8.969 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     9.409    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613     6.796 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696     7.493    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     7.519 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       0.542     8.061    u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/s_dclk_i
    SLICE_X51Y78         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/shadow_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y78         FDRE (Prop_fdre_C_Q)         0.141     8.202 r  u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/shadow_reg[5]/Q
                         net (fo=1, routed)           0.191     8.393    u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/shadow_reg_n_0_[5]
    SLICE_X48Y79         LUT6 (Prop_lut6_I0_O)        0.045     8.438 r  u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/shadow[4]_i_1/O
                         net (fo=1, routed)           0.000     8.438    u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/shadow[4]
    SLICE_X48Y79         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/shadow_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                      8.750     8.750 r  
    H16                                               0.000     8.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     8.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     9.156 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     9.636    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407     6.229 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752     6.981    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     7.010 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       0.813     7.823    u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/s_dclk_i
    SLICE_X48Y79         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/shadow_reg[4]/C
                         clock pessimism              0.504     8.327    
    SLICE_X48Y79         FDRE (Hold_fdre_C_D)         0.092     8.419    u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/shadow_reg[4]
  -------------------------------------------------------------------
                         required time                         -8.419    
                         arrival time                           8.438    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/serial_dout_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S1/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Path Group:             clk_out3_system_test_v3_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_system_test_v3_clk_wiz_1_0 rise@8.750ns - clk_out3_system_test_v3_clk_wiz_1_0 rise@8.750ns)
  Data Path Delay:        0.466ns  (logic 0.186ns (39.937%)  route 0.280ns (60.062%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.915ns = ( 7.835 - 8.750 ) 
    Source Clock Delay      (SCD):    -0.670ns = ( 8.080 - 8.750 ) 
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                      8.750     8.750 r  
    H16                                               0.000     8.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     8.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     8.969 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     9.409    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613     6.796 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696     7.493    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     7.519 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       0.562     8.080    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/s_dclk_i
    SLICE_X47Y44         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/serial_dout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y44         FDRE (Prop_fdre_C_Q)         0.141     8.221 r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/serial_dout_reg/Q
                         net (fo=1, routed)           0.052     8.274    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/serial_dout
    SLICE_X46Y44         LUT3 (Prop_lut3_I0_O)        0.045     8.319 r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/serial_data_o_INST_0/O
                         net (fo=2, routed)           0.228     8.546    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/CDI
    SLICE_X50Y46         SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                      8.750     8.750 r  
    H16                                               0.000     8.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     8.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     9.156 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     9.636    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407     6.229 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752     6.981    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     7.010 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       0.825     7.835    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X50Y46         SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S1/CLK
                         clock pessimism              0.504     8.339    
    SLICE_X50Y46         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     8.522    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S1
  -------------------------------------------------------------------
                         required time                         -8.522    
                         arrival time                           8.546    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/serial_dout_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Path Group:             clk_out3_system_test_v3_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_system_test_v3_clk_wiz_1_0 rise@8.750ns - clk_out3_system_test_v3_clk_wiz_1_0 rise@8.750ns)
  Data Path Delay:        0.466ns  (logic 0.186ns (39.937%)  route 0.280ns (60.062%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.915ns = ( 7.835 - 8.750 ) 
    Source Clock Delay      (SCD):    -0.670ns = ( 8.080 - 8.750 ) 
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                      8.750     8.750 r  
    H16                                               0.000     8.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     8.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     8.969 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     9.409    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613     6.796 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696     7.493    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     7.519 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       0.562     8.080    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/s_dclk_i
    SLICE_X47Y44         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/serial_dout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y44         FDRE (Prop_fdre_C_Q)         0.141     8.221 r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/serial_dout_reg/Q
                         net (fo=1, routed)           0.052     8.274    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/serial_dout
    SLICE_X46Y44         LUT3 (Prop_lut3_I0_O)        0.045     8.319 r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/serial_data_o_INST_0/O
                         net (fo=2, routed)           0.228     8.546    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/CDI
    SLICE_X50Y46         SRL16E                                       r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                      8.750     8.750 r  
    H16                                               0.000     8.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     8.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     9.156 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     9.636    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407     6.229 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752     6.981    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     7.010 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       0.825     7.835    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X50Y46         SRL16E                                       r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S2/CLK
                         clock pessimism              0.504     8.339    
    SLICE_X50Y46         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     8.522    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S2
  -------------------------------------------------------------------
                         required time                         -8.522    
                         arrival time                           8.546    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_en_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_in_rdy_last_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Path Group:             clk_out3_system_test_v3_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_system_test_v3_clk_wiz_1_0 rise@8.750ns - clk_out3_system_test_v3_clk_wiz_1_0 rise@8.750ns)
  Data Path Delay:        0.391ns  (logic 0.148ns (37.822%)  route 0.243ns (62.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns = ( 7.945 - 8.750 ) 
    Source Clock Delay      (SCD):    -0.651ns = ( 8.099 - 8.750 ) 
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                      8.750     8.750 r  
    H16                                               0.000     8.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     8.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     8.969 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     9.409    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613     6.796 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696     7.493    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     7.519 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       0.580     8.099    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X62Y99         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_en_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y99         FDRE (Prop_fdre_C_Q)         0.148     8.247 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_en_2_reg[1]/Q
                         net (fo=2, routed)           0.243     8.490    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_in_rdy_last_reg_0[0]
    SLICE_X62Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_in_rdy_last_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                      8.750     8.750 r  
    H16                                               0.000     8.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     8.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     9.156 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     9.636    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407     6.229 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752     6.981    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     7.010 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       0.935     7.945    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/clk
    SLICE_X62Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_in_rdy_last_reg/C
                         clock pessimism              0.504     8.449    
    SLICE_X62Y100        FDRE (Hold_fdre_C_D)         0.006     8.455    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_in_rdy_last_reg
  -------------------------------------------------------------------
                         required time                         -8.455    
                         arrival time                           8.490    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/shadow_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/serial_dout_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Path Group:             clk_out3_system_test_v3_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_system_test_v3_clk_wiz_1_0 rise@8.750ns - clk_out3_system_test_v3_clk_wiz_1_0 rise@8.750ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.168%)  route 0.228ns (61.832%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.915ns = ( 7.835 - 8.750 ) 
    Source Clock Delay      (SCD):    -0.669ns = ( 8.081 - 8.750 ) 
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                      8.750     8.750 r  
    H16                                               0.000     8.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     8.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     8.969 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     9.409    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613     6.796 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696     7.493    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     7.519 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       0.563     8.081    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/s_dclk_i
    SLICE_X45Y49         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/shadow_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDRE (Prop_fdre_C_Q)         0.141     8.222 r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/shadow_reg[0]/Q
                         net (fo=1, routed)           0.228     8.451    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/shadow_reg_n_0_[0]
    SLICE_X45Y50         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/serial_dout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                      8.750     8.750 r  
    H16                                               0.000     8.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     8.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     9.156 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     9.636    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407     6.229 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752     6.981    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     7.010 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       0.825     7.835    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/s_dclk_i
    SLICE_X45Y50         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/serial_dout_reg/C
                         clock pessimism              0.509     8.344    
    SLICE_X45Y50         FDRE (Hold_fdre_C_D)         0.070     8.414    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/serial_dout_reg
  -------------------------------------------------------------------
                         required time                         -8.414    
                         arrival time                           8.451    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/parallel_dout_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/parallel_dout_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Path Group:             clk_out3_system_test_v3_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_system_test_v3_clk_wiz_1_0 rise@8.750ns - clk_out3_system_test_v3_clk_wiz_1_0 rise@8.750ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.902%)  route 0.231ns (62.098%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.920ns = ( 7.830 - 8.750 ) 
    Source Clock Delay      (SCD):    -0.676ns = ( 8.074 - 8.750 ) 
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                      8.750     8.750 r  
    H16                                               0.000     8.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     8.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     8.969 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     9.409    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613     6.796 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696     7.493    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     7.519 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       0.555     8.074    u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/s_dclk_i
    SLICE_X49Y53         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/parallel_dout_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y53         FDRE (Prop_fdre_C_Q)         0.141     8.215 r  u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/parallel_dout_reg[9]/Q
                         net (fo=2, routed)           0.231     8.446    u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/s_do_o[9]
    SLICE_X52Y53         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/parallel_dout_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                      8.750     8.750 r  
    H16                                               0.000     8.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     8.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     9.156 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     9.636    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407     6.229 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752     6.981    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     7.010 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       0.820     7.830    u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/s_dclk_i
    SLICE_X52Y53         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/parallel_dout_reg[8]/C
                         clock pessimism              0.504     8.334    
    SLICE_X52Y53         FDRE (Hold_fdre_C_D)         0.072     8.406    u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/parallel_dout_reg[8]
  -------------------------------------------------------------------
                         required time                         -8.406    
                         arrival time                           8.446    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Path Group:             clk_out3_system_test_v3_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_system_test_v3_clk_wiz_1_0 rise@8.750ns - clk_out3_system_test_v3_clk_wiz_1_0 rise@8.750ns)
  Data Path Delay:        0.500ns  (logic 0.329ns (65.801%)  route 0.171ns (34.199%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns = ( 7.945 - 8.750 ) 
    Source Clock Delay      (SCD):    -0.651ns = ( 8.099 - 8.750 ) 
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                      8.750     8.750 r  
    H16                                               0.000     8.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     8.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     8.969 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     9.409    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613     6.796 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696     7.493    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     7.519 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       0.580     8.099    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/clk
    SLICE_X61Y99         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y99         FDRE (Prop_fdre_C_Q)         0.141     8.240 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[3]/Q
                         net (fo=3, routed)           0.170     8.410    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[3]
    SLICE_X61Y99         LUT3 (Prop_lut3_I2_O)        0.042     8.452 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[0]_i_3/O
                         net (fo=1, routed)           0.000     8.452    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[0]_i_3_n_0
    SLICE_X61Y99         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092     8.544 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     8.545    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[0]_i_2_n_0
    SLICE_X61Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     8.599 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.599    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[4]_i_1_n_7
    SLICE_X61Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                      8.750     8.750 r  
    H16                                               0.000     8.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     8.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     9.156 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     9.636    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407     6.229 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752     6.981    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     7.010 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       0.935     7.945    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/clk
    SLICE_X61Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[4]/C
                         clock pessimism              0.504     8.449    
    SLICE_X61Y100        FDRE (Hold_fdre_C_D)         0.105     8.554    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[4]
  -------------------------------------------------------------------
                         required time                         -8.554    
                         arrival time                           8.599    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[20].tc_srl_reg/parallel_dout_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[20].tc_srl_reg/parallel_dout_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Path Group:             clk_out3_system_test_v3_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_system_test_v3_clk_wiz_1_0 rise@8.750ns - clk_out3_system_test_v3_clk_wiz_1_0 rise@8.750ns)
  Data Path Delay:        0.396ns  (logic 0.164ns (41.449%)  route 0.232ns (58.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.914ns = ( 7.836 - 8.750 ) 
    Source Clock Delay      (SCD):    -0.678ns = ( 8.072 - 8.750 ) 
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                      8.750     8.750 r  
    H16                                               0.000     8.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     8.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     8.969 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     9.409    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613     6.796 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696     7.493    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     7.519 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       0.553     8.072    u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[20].tc_srl_reg/s_dclk_i
    SLICE_X50Y52         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[20].tc_srl_reg/parallel_dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y52         FDRE (Prop_fdre_C_Q)         0.164     8.236 r  u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[20].tc_srl_reg/parallel_dout_reg[3]/Q
                         net (fo=2, routed)           0.232     8.467    u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[20].tc_srl_reg/s_do_o[3]
    SLICE_X52Y49         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[20].tc_srl_reg/parallel_dout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                      8.750     8.750 r  
    H16                                               0.000     8.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     8.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     9.156 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     9.636    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407     6.229 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752     6.981    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     7.010 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       0.826     7.836    u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[20].tc_srl_reg/s_dclk_i
    SLICE_X52Y49         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[20].tc_srl_reg/parallel_dout_reg[2]/C
                         clock pessimism              0.509     8.345    
    SLICE_X52Y49         FDRE (Hold_fdre_C_D)         0.070     8.415    u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[20].tc_srl_reg/parallel_dout_reg[2]
  -------------------------------------------------------------------
                         required time                         -8.415    
                         arrival time                           8.467    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/ADV_TRIG_STREAM.reg_stream_ffc/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/BRAM_DATA_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Path Group:             clk_out3_system_test_v3_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_system_test_v3_clk_wiz_1_0 rise@8.750ns - clk_out3_system_test_v3_clk_wiz_1_0 rise@8.750ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.311%)  route 0.247ns (63.689%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns = ( 7.863 - 8.750 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 8.108 - 8.750 ) 
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                      8.750     8.750 r  
    H16                                               0.000     8.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     8.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     8.969 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     9.409    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613     6.796 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696     7.493    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     7.519 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       0.590     8.108    u_ila_0/inst/ila_core_inst/u_ila_regs/ADV_TRIG_STREAM.reg_stream_ffc/I_EN_CTL_EQ1.U_CTL/s_dclk_i
    SLICE_X81Y48         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/ADV_TRIG_STREAM.reg_stream_ffc/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y48         FDRE (Prop_fdre_C_Q)         0.141     8.249 r  u_ila_0/inst/ila_core_inst/u_ila_regs/ADV_TRIG_STREAM.reg_stream_ffc/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]/Q
                         net (fo=2, routed)           0.247     8.497    u_ila_0/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/D[15]
    SLICE_X83Y51         FDRE                                         r  u_ila_0/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/BRAM_DATA_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                      8.750     8.750 r  
    H16                                               0.000     8.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     8.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     9.156 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     9.636    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407     6.229 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752     6.981    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     7.010 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       0.853     7.863    u_ila_0/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/s_dclk_o
    SLICE_X83Y51         FDRE                                         r  u_ila_0/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/BRAM_DATA_reg[15]/C
                         clock pessimism              0.509     8.372    
    SLICE_X83Y51         FDRE (Hold_fdre_C_D)         0.071     8.443    u_ila_0/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/BRAM_DATA_reg[15]
  -------------------------------------------------------------------
                         required time                         -8.443    
                         arrival time                           8.497    
  -------------------------------------------------------------------
                         slack                                  0.054    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_system_test_v3_clk_wiz_1_0
Waveform(ns):       { -1.250 3.750 }
Period(ns):         10.000
Sources:            { system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y14     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y14     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y6      u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y6      u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y5      u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y5      u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y8      u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y8      u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   system_test_v3_i/clk_wiz_1/inst/clkout3_buf/I
Min Period        n/a     IDDR/C              n/a            1.474         10.000      8.526      ILOGIC_X1Y85     system_test_v3_i/decoder_top_v3_0/inst/reset_n_iddr/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y87     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y87     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y87     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y87     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y87     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y87     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y87     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y87     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y87     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y87     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y87     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y87     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y87     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y87     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y87     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y87     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y87     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y87     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y87     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y87     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_system_test_v3_clk_wiz_1_0
  To Clock:  clk_out4_system_test_v3_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        4.280ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.208ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.280ns  (required time - arrival time)
  Source:                 system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[4]/C
                            (falling edge-triggered cell FDPE clocked by clk_out4_system_test_v3_clk_wiz_1_0  {rise@6.667ns fall@16.667ns period=20.000ns})
  Destination:            system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out4_system_test_v3_clk_wiz_1_0  {rise@6.667ns fall@16.667ns period=20.000ns})
  Path Group:             clk_out4_system_test_v3_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_system_test_v3_clk_wiz_1_0 rise@26.667ns - clk_out4_system_test_v3_clk_wiz_1_0 fall@16.667ns)
  Data Path Delay:        5.454ns  (logic 0.707ns (12.962%)  route 4.747ns (87.038%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 25.177 - 26.667 ) 
    Source Clock Delay      (SCD):    -1.067ns = ( 15.599 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_system_test_v3_clk_wiz_1_0 fall edge)
                                                     16.667    16.667 f  
    H16                                               0.000    16.667 f  dec_sys_clk (IN)
                         net (fo=0)                   0.000    16.667    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    18.117 f  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    19.402    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    11.643 f  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    13.849    system_test_v3_i/clk_wiz_1/inst/clk_out4_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101    13.950 f  system_test_v3_i/clk_wiz_1/inst/clkout4_buf/O
                         net (fo=38, routed)          1.649    15.599    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X41Y89         FDPE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y89         FDPE (Prop_fdpe_C_Q)         0.459    16.058 f  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[4]/Q
                         net (fo=5, routed)           0.910    16.969    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[4]
    SLICE_X39Y90         LUT3 (Prop_lut3_I0_O)        0.124    17.093 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_4/O
                         net (fo=2, routed)           1.008    18.100    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_4_n_0
    SLICE_X39Y90         LUT6 (Prop_lut6_I1_O)        0.124    18.224 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_1/O
                         net (fo=32, routed)          2.829    21.054    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_en
    SLICE_X112Y83        FDCE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_system_test_v3_clk_wiz_1_0 rise edge)
                                                     26.667    26.667 r  
    H16                                               0.000    26.667 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000    26.667    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    28.047 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.209    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    21.395 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    23.407    system_test_v3_i/clk_wiz_1/inst/clk_out4_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    23.498 r  system_test_v3_i/clk_wiz_1/inst/clkout4_buf/O
                         net (fo=38, routed)          1.679    25.177    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X112Y83        FDCE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[0]/C
                         clock pessimism              0.466    25.643    
                         clock uncertainty           -0.140    25.503    
    SLICE_X112Y83        FDCE (Setup_fdce_C_CE)      -0.169    25.334    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         25.334    
                         arrival time                         -21.054    
  -------------------------------------------------------------------
                         slack                                  4.280    

Slack (MET) :             6.191ns  (required time - arrival time)
  Source:                 system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[4]/C
                            (falling edge-triggered cell FDPE clocked by clk_out4_system_test_v3_clk_wiz_1_0  {rise@6.667ns fall@16.667ns period=20.000ns})
  Destination:            system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out4_system_test_v3_clk_wiz_1_0  {rise@6.667ns fall@16.667ns period=20.000ns})
  Path Group:             clk_out4_system_test_v3_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_system_test_v3_clk_wiz_1_0 rise@26.667ns - clk_out4_system_test_v3_clk_wiz_1_0 fall@16.667ns)
  Data Path Delay:        3.409ns  (logic 0.707ns (20.741%)  route 2.702ns (79.259%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.689ns = ( 24.978 - 26.667 ) 
    Source Clock Delay      (SCD):    -1.067ns = ( 15.599 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_system_test_v3_clk_wiz_1_0 fall edge)
                                                     16.667    16.667 f  
    H16                                               0.000    16.667 f  dec_sys_clk (IN)
                         net (fo=0)                   0.000    16.667    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    18.117 f  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    19.402    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    11.643 f  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    13.849    system_test_v3_i/clk_wiz_1/inst/clk_out4_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101    13.950 f  system_test_v3_i/clk_wiz_1/inst/clkout4_buf/O
                         net (fo=38, routed)          1.649    15.599    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X41Y89         FDPE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y89         FDPE (Prop_fdpe_C_Q)         0.459    16.058 f  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[4]/Q
                         net (fo=5, routed)           0.910    16.969    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[4]
    SLICE_X39Y90         LUT3 (Prop_lut3_I0_O)        0.124    17.093 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_4/O
                         net (fo=2, routed)           1.008    18.100    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_4_n_0
    SLICE_X39Y90         LUT6 (Prop_lut6_I1_O)        0.124    18.224 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_1/O
                         net (fo=32, routed)          0.784    19.008    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_en
    SLICE_X33Y97         FDCE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_system_test_v3_clk_wiz_1_0 rise edge)
                                                     26.667    26.667 r  
    H16                                               0.000    26.667 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000    26.667    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    28.047 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.209    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    21.395 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    23.407    system_test_v3_i/clk_wiz_1/inst/clk_out4_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    23.498 r  system_test_v3_i/clk_wiz_1/inst/clkout4_buf/O
                         net (fo=38, routed)          1.480    24.978    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X33Y97         FDCE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[24]/C
                         clock pessimism              0.567    25.544    
                         clock uncertainty           -0.140    25.404    
    SLICE_X33Y97         FDCE (Setup_fdce_C_CE)      -0.205    25.199    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         25.199    
                         arrival time                         -19.008    
  -------------------------------------------------------------------
                         slack                                  6.191    

Slack (MET) :             6.191ns  (required time - arrival time)
  Source:                 system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[4]/C
                            (falling edge-triggered cell FDPE clocked by clk_out4_system_test_v3_clk_wiz_1_0  {rise@6.667ns fall@16.667ns period=20.000ns})
  Destination:            system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[25]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out4_system_test_v3_clk_wiz_1_0  {rise@6.667ns fall@16.667ns period=20.000ns})
  Path Group:             clk_out4_system_test_v3_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_system_test_v3_clk_wiz_1_0 rise@26.667ns - clk_out4_system_test_v3_clk_wiz_1_0 fall@16.667ns)
  Data Path Delay:        3.409ns  (logic 0.707ns (20.741%)  route 2.702ns (79.259%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.689ns = ( 24.978 - 26.667 ) 
    Source Clock Delay      (SCD):    -1.067ns = ( 15.599 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_system_test_v3_clk_wiz_1_0 fall edge)
                                                     16.667    16.667 f  
    H16                                               0.000    16.667 f  dec_sys_clk (IN)
                         net (fo=0)                   0.000    16.667    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    18.117 f  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    19.402    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    11.643 f  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    13.849    system_test_v3_i/clk_wiz_1/inst/clk_out4_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101    13.950 f  system_test_v3_i/clk_wiz_1/inst/clkout4_buf/O
                         net (fo=38, routed)          1.649    15.599    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X41Y89         FDPE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y89         FDPE (Prop_fdpe_C_Q)         0.459    16.058 f  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[4]/Q
                         net (fo=5, routed)           0.910    16.969    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[4]
    SLICE_X39Y90         LUT3 (Prop_lut3_I0_O)        0.124    17.093 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_4/O
                         net (fo=2, routed)           1.008    18.100    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_4_n_0
    SLICE_X39Y90         LUT6 (Prop_lut6_I1_O)        0.124    18.224 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_1/O
                         net (fo=32, routed)          0.784    19.008    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_en
    SLICE_X33Y97         FDCE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_system_test_v3_clk_wiz_1_0 rise edge)
                                                     26.667    26.667 r  
    H16                                               0.000    26.667 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000    26.667    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    28.047 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.209    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    21.395 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    23.407    system_test_v3_i/clk_wiz_1/inst/clk_out4_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    23.498 r  system_test_v3_i/clk_wiz_1/inst/clkout4_buf/O
                         net (fo=38, routed)          1.480    24.978    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X33Y97         FDCE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[25]/C
                         clock pessimism              0.567    25.544    
                         clock uncertainty           -0.140    25.404    
    SLICE_X33Y97         FDCE (Setup_fdce_C_CE)      -0.205    25.199    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         25.199    
                         arrival time                         -19.008    
  -------------------------------------------------------------------
                         slack                                  6.191    

Slack (MET) :             6.191ns  (required time - arrival time)
  Source:                 system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[4]/C
                            (falling edge-triggered cell FDPE clocked by clk_out4_system_test_v3_clk_wiz_1_0  {rise@6.667ns fall@16.667ns period=20.000ns})
  Destination:            system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[26]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out4_system_test_v3_clk_wiz_1_0  {rise@6.667ns fall@16.667ns period=20.000ns})
  Path Group:             clk_out4_system_test_v3_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_system_test_v3_clk_wiz_1_0 rise@26.667ns - clk_out4_system_test_v3_clk_wiz_1_0 fall@16.667ns)
  Data Path Delay:        3.409ns  (logic 0.707ns (20.741%)  route 2.702ns (79.259%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.689ns = ( 24.978 - 26.667 ) 
    Source Clock Delay      (SCD):    -1.067ns = ( 15.599 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_system_test_v3_clk_wiz_1_0 fall edge)
                                                     16.667    16.667 f  
    H16                                               0.000    16.667 f  dec_sys_clk (IN)
                         net (fo=0)                   0.000    16.667    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    18.117 f  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    19.402    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    11.643 f  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    13.849    system_test_v3_i/clk_wiz_1/inst/clk_out4_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101    13.950 f  system_test_v3_i/clk_wiz_1/inst/clkout4_buf/O
                         net (fo=38, routed)          1.649    15.599    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X41Y89         FDPE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y89         FDPE (Prop_fdpe_C_Q)         0.459    16.058 f  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[4]/Q
                         net (fo=5, routed)           0.910    16.969    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[4]
    SLICE_X39Y90         LUT3 (Prop_lut3_I0_O)        0.124    17.093 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_4/O
                         net (fo=2, routed)           1.008    18.100    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_4_n_0
    SLICE_X39Y90         LUT6 (Prop_lut6_I1_O)        0.124    18.224 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_1/O
                         net (fo=32, routed)          0.784    19.008    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_en
    SLICE_X33Y97         FDCE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_system_test_v3_clk_wiz_1_0 rise edge)
                                                     26.667    26.667 r  
    H16                                               0.000    26.667 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000    26.667    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    28.047 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.209    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    21.395 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    23.407    system_test_v3_i/clk_wiz_1/inst/clk_out4_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    23.498 r  system_test_v3_i/clk_wiz_1/inst/clkout4_buf/O
                         net (fo=38, routed)          1.480    24.978    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X33Y97         FDCE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[26]/C
                         clock pessimism              0.567    25.544    
                         clock uncertainty           -0.140    25.404    
    SLICE_X33Y97         FDCE (Setup_fdce_C_CE)      -0.205    25.199    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         25.199    
                         arrival time                         -19.008    
  -------------------------------------------------------------------
                         slack                                  6.191    

Slack (MET) :             6.191ns  (required time - arrival time)
  Source:                 system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[4]/C
                            (falling edge-triggered cell FDPE clocked by clk_out4_system_test_v3_clk_wiz_1_0  {rise@6.667ns fall@16.667ns period=20.000ns})
  Destination:            system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[27]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out4_system_test_v3_clk_wiz_1_0  {rise@6.667ns fall@16.667ns period=20.000ns})
  Path Group:             clk_out4_system_test_v3_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_system_test_v3_clk_wiz_1_0 rise@26.667ns - clk_out4_system_test_v3_clk_wiz_1_0 fall@16.667ns)
  Data Path Delay:        3.409ns  (logic 0.707ns (20.741%)  route 2.702ns (79.259%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.689ns = ( 24.978 - 26.667 ) 
    Source Clock Delay      (SCD):    -1.067ns = ( 15.599 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_system_test_v3_clk_wiz_1_0 fall edge)
                                                     16.667    16.667 f  
    H16                                               0.000    16.667 f  dec_sys_clk (IN)
                         net (fo=0)                   0.000    16.667    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    18.117 f  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    19.402    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    11.643 f  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    13.849    system_test_v3_i/clk_wiz_1/inst/clk_out4_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101    13.950 f  system_test_v3_i/clk_wiz_1/inst/clkout4_buf/O
                         net (fo=38, routed)          1.649    15.599    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X41Y89         FDPE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y89         FDPE (Prop_fdpe_C_Q)         0.459    16.058 f  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[4]/Q
                         net (fo=5, routed)           0.910    16.969    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[4]
    SLICE_X39Y90         LUT3 (Prop_lut3_I0_O)        0.124    17.093 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_4/O
                         net (fo=2, routed)           1.008    18.100    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_4_n_0
    SLICE_X39Y90         LUT6 (Prop_lut6_I1_O)        0.124    18.224 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_1/O
                         net (fo=32, routed)          0.784    19.008    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_en
    SLICE_X33Y97         FDCE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_system_test_v3_clk_wiz_1_0 rise edge)
                                                     26.667    26.667 r  
    H16                                               0.000    26.667 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000    26.667    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    28.047 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.209    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    21.395 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    23.407    system_test_v3_i/clk_wiz_1/inst/clk_out4_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    23.498 r  system_test_v3_i/clk_wiz_1/inst/clkout4_buf/O
                         net (fo=38, routed)          1.480    24.978    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X33Y97         FDCE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[27]/C
                         clock pessimism              0.567    25.544    
                         clock uncertainty           -0.140    25.404    
    SLICE_X33Y97         FDCE (Setup_fdce_C_CE)      -0.205    25.199    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         25.199    
                         arrival time                         -19.008    
  -------------------------------------------------------------------
                         slack                                  6.191    

Slack (MET) :             6.191ns  (required time - arrival time)
  Source:                 system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[4]/C
                            (falling edge-triggered cell FDPE clocked by clk_out4_system_test_v3_clk_wiz_1_0  {rise@6.667ns fall@16.667ns period=20.000ns})
  Destination:            system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[28]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out4_system_test_v3_clk_wiz_1_0  {rise@6.667ns fall@16.667ns period=20.000ns})
  Path Group:             clk_out4_system_test_v3_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_system_test_v3_clk_wiz_1_0 rise@26.667ns - clk_out4_system_test_v3_clk_wiz_1_0 fall@16.667ns)
  Data Path Delay:        3.409ns  (logic 0.707ns (20.741%)  route 2.702ns (79.259%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.689ns = ( 24.978 - 26.667 ) 
    Source Clock Delay      (SCD):    -1.067ns = ( 15.599 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_system_test_v3_clk_wiz_1_0 fall edge)
                                                     16.667    16.667 f  
    H16                                               0.000    16.667 f  dec_sys_clk (IN)
                         net (fo=0)                   0.000    16.667    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    18.117 f  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    19.402    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    11.643 f  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    13.849    system_test_v3_i/clk_wiz_1/inst/clk_out4_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101    13.950 f  system_test_v3_i/clk_wiz_1/inst/clkout4_buf/O
                         net (fo=38, routed)          1.649    15.599    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X41Y89         FDPE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y89         FDPE (Prop_fdpe_C_Q)         0.459    16.058 f  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[4]/Q
                         net (fo=5, routed)           0.910    16.969    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[4]
    SLICE_X39Y90         LUT3 (Prop_lut3_I0_O)        0.124    17.093 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_4/O
                         net (fo=2, routed)           1.008    18.100    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_4_n_0
    SLICE_X39Y90         LUT6 (Prop_lut6_I1_O)        0.124    18.224 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_1/O
                         net (fo=32, routed)          0.784    19.008    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_en
    SLICE_X33Y97         FDCE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_system_test_v3_clk_wiz_1_0 rise edge)
                                                     26.667    26.667 r  
    H16                                               0.000    26.667 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000    26.667    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    28.047 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.209    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    21.395 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    23.407    system_test_v3_i/clk_wiz_1/inst/clk_out4_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    23.498 r  system_test_v3_i/clk_wiz_1/inst/clkout4_buf/O
                         net (fo=38, routed)          1.480    24.978    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X33Y97         FDCE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[28]/C
                         clock pessimism              0.567    25.544    
                         clock uncertainty           -0.140    25.404    
    SLICE_X33Y97         FDCE (Setup_fdce_C_CE)      -0.205    25.199    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         25.199    
                         arrival time                         -19.008    
  -------------------------------------------------------------------
                         slack                                  6.191    

Slack (MET) :             6.191ns  (required time - arrival time)
  Source:                 system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[4]/C
                            (falling edge-triggered cell FDPE clocked by clk_out4_system_test_v3_clk_wiz_1_0  {rise@6.667ns fall@16.667ns period=20.000ns})
  Destination:            system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[29]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out4_system_test_v3_clk_wiz_1_0  {rise@6.667ns fall@16.667ns period=20.000ns})
  Path Group:             clk_out4_system_test_v3_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_system_test_v3_clk_wiz_1_0 rise@26.667ns - clk_out4_system_test_v3_clk_wiz_1_0 fall@16.667ns)
  Data Path Delay:        3.409ns  (logic 0.707ns (20.741%)  route 2.702ns (79.259%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.689ns = ( 24.978 - 26.667 ) 
    Source Clock Delay      (SCD):    -1.067ns = ( 15.599 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_system_test_v3_clk_wiz_1_0 fall edge)
                                                     16.667    16.667 f  
    H16                                               0.000    16.667 f  dec_sys_clk (IN)
                         net (fo=0)                   0.000    16.667    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    18.117 f  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    19.402    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    11.643 f  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    13.849    system_test_v3_i/clk_wiz_1/inst/clk_out4_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101    13.950 f  system_test_v3_i/clk_wiz_1/inst/clkout4_buf/O
                         net (fo=38, routed)          1.649    15.599    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X41Y89         FDPE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y89         FDPE (Prop_fdpe_C_Q)         0.459    16.058 f  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[4]/Q
                         net (fo=5, routed)           0.910    16.969    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[4]
    SLICE_X39Y90         LUT3 (Prop_lut3_I0_O)        0.124    17.093 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_4/O
                         net (fo=2, routed)           1.008    18.100    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_4_n_0
    SLICE_X39Y90         LUT6 (Prop_lut6_I1_O)        0.124    18.224 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_1/O
                         net (fo=32, routed)          0.784    19.008    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_en
    SLICE_X33Y97         FDCE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_system_test_v3_clk_wiz_1_0 rise edge)
                                                     26.667    26.667 r  
    H16                                               0.000    26.667 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000    26.667    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    28.047 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.209    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    21.395 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    23.407    system_test_v3_i/clk_wiz_1/inst/clk_out4_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    23.498 r  system_test_v3_i/clk_wiz_1/inst/clkout4_buf/O
                         net (fo=38, routed)          1.480    24.978    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X33Y97         FDCE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[29]/C
                         clock pessimism              0.567    25.544    
                         clock uncertainty           -0.140    25.404    
    SLICE_X33Y97         FDCE (Setup_fdce_C_CE)      -0.205    25.199    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         25.199    
                         arrival time                         -19.008    
  -------------------------------------------------------------------
                         slack                                  6.191    

Slack (MET) :             6.191ns  (required time - arrival time)
  Source:                 system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[4]/C
                            (falling edge-triggered cell FDPE clocked by clk_out4_system_test_v3_clk_wiz_1_0  {rise@6.667ns fall@16.667ns period=20.000ns})
  Destination:            system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[30]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out4_system_test_v3_clk_wiz_1_0  {rise@6.667ns fall@16.667ns period=20.000ns})
  Path Group:             clk_out4_system_test_v3_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_system_test_v3_clk_wiz_1_0 rise@26.667ns - clk_out4_system_test_v3_clk_wiz_1_0 fall@16.667ns)
  Data Path Delay:        3.409ns  (logic 0.707ns (20.741%)  route 2.702ns (79.259%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.689ns = ( 24.978 - 26.667 ) 
    Source Clock Delay      (SCD):    -1.067ns = ( 15.599 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_system_test_v3_clk_wiz_1_0 fall edge)
                                                     16.667    16.667 f  
    H16                                               0.000    16.667 f  dec_sys_clk (IN)
                         net (fo=0)                   0.000    16.667    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    18.117 f  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    19.402    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    11.643 f  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    13.849    system_test_v3_i/clk_wiz_1/inst/clk_out4_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101    13.950 f  system_test_v3_i/clk_wiz_1/inst/clkout4_buf/O
                         net (fo=38, routed)          1.649    15.599    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X41Y89         FDPE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y89         FDPE (Prop_fdpe_C_Q)         0.459    16.058 f  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[4]/Q
                         net (fo=5, routed)           0.910    16.969    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[4]
    SLICE_X39Y90         LUT3 (Prop_lut3_I0_O)        0.124    17.093 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_4/O
                         net (fo=2, routed)           1.008    18.100    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_4_n_0
    SLICE_X39Y90         LUT6 (Prop_lut6_I1_O)        0.124    18.224 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_1/O
                         net (fo=32, routed)          0.784    19.008    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_en
    SLICE_X33Y97         FDCE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_system_test_v3_clk_wiz_1_0 rise edge)
                                                     26.667    26.667 r  
    H16                                               0.000    26.667 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000    26.667    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    28.047 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.209    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    21.395 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    23.407    system_test_v3_i/clk_wiz_1/inst/clk_out4_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    23.498 r  system_test_v3_i/clk_wiz_1/inst/clkout4_buf/O
                         net (fo=38, routed)          1.480    24.978    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X33Y97         FDCE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[30]/C
                         clock pessimism              0.567    25.544    
                         clock uncertainty           -0.140    25.404    
    SLICE_X33Y97         FDCE (Setup_fdce_C_CE)      -0.205    25.199    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         25.199    
                         arrival time                         -19.008    
  -------------------------------------------------------------------
                         slack                                  6.191    

Slack (MET) :             6.191ns  (required time - arrival time)
  Source:                 system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[4]/C
                            (falling edge-triggered cell FDPE clocked by clk_out4_system_test_v3_clk_wiz_1_0  {rise@6.667ns fall@16.667ns period=20.000ns})
  Destination:            system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[31]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out4_system_test_v3_clk_wiz_1_0  {rise@6.667ns fall@16.667ns period=20.000ns})
  Path Group:             clk_out4_system_test_v3_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_system_test_v3_clk_wiz_1_0 rise@26.667ns - clk_out4_system_test_v3_clk_wiz_1_0 fall@16.667ns)
  Data Path Delay:        3.409ns  (logic 0.707ns (20.741%)  route 2.702ns (79.259%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.689ns = ( 24.978 - 26.667 ) 
    Source Clock Delay      (SCD):    -1.067ns = ( 15.599 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_system_test_v3_clk_wiz_1_0 fall edge)
                                                     16.667    16.667 f  
    H16                                               0.000    16.667 f  dec_sys_clk (IN)
                         net (fo=0)                   0.000    16.667    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    18.117 f  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    19.402    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    11.643 f  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    13.849    system_test_v3_i/clk_wiz_1/inst/clk_out4_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101    13.950 f  system_test_v3_i/clk_wiz_1/inst/clkout4_buf/O
                         net (fo=38, routed)          1.649    15.599    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X41Y89         FDPE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y89         FDPE (Prop_fdpe_C_Q)         0.459    16.058 f  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[4]/Q
                         net (fo=5, routed)           0.910    16.969    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[4]
    SLICE_X39Y90         LUT3 (Prop_lut3_I0_O)        0.124    17.093 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_4/O
                         net (fo=2, routed)           1.008    18.100    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_4_n_0
    SLICE_X39Y90         LUT6 (Prop_lut6_I1_O)        0.124    18.224 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_1/O
                         net (fo=32, routed)          0.784    19.008    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_en
    SLICE_X33Y97         FDCE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_system_test_v3_clk_wiz_1_0 rise edge)
                                                     26.667    26.667 r  
    H16                                               0.000    26.667 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000    26.667    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    28.047 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.209    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    21.395 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    23.407    system_test_v3_i/clk_wiz_1/inst/clk_out4_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    23.498 r  system_test_v3_i/clk_wiz_1/inst/clkout4_buf/O
                         net (fo=38, routed)          1.480    24.978    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X33Y97         FDCE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[31]/C
                         clock pessimism              0.567    25.544    
                         clock uncertainty           -0.140    25.404    
    SLICE_X33Y97         FDCE (Setup_fdce_C_CE)      -0.205    25.199    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         25.199    
                         arrival time                         -19.008    
  -------------------------------------------------------------------
                         slack                                  6.191    

Slack (MET) :             6.217ns  (required time - arrival time)
  Source:                 system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[4]/C
                            (falling edge-triggered cell FDPE clocked by clk_out4_system_test_v3_clk_wiz_1_0  {rise@6.667ns fall@16.667ns period=20.000ns})
  Destination:            system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[16]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out4_system_test_v3_clk_wiz_1_0  {rise@6.667ns fall@16.667ns period=20.000ns})
  Path Group:             clk_out4_system_test_v3_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_system_test_v3_clk_wiz_1_0 rise@26.667ns - clk_out4_system_test_v3_clk_wiz_1_0 fall@16.667ns)
  Data Path Delay:        3.419ns  (logic 0.707ns (20.680%)  route 2.712ns (79.320%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.689ns = ( 24.978 - 26.667 ) 
    Source Clock Delay      (SCD):    -1.067ns = ( 15.599 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_system_test_v3_clk_wiz_1_0 fall edge)
                                                     16.667    16.667 f  
    H16                                               0.000    16.667 f  dec_sys_clk (IN)
                         net (fo=0)                   0.000    16.667    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    18.117 f  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    19.402    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    11.643 f  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    13.849    system_test_v3_i/clk_wiz_1/inst/clk_out4_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101    13.950 f  system_test_v3_i/clk_wiz_1/inst/clkout4_buf/O
                         net (fo=38, routed)          1.649    15.599    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X41Y89         FDPE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y89         FDPE (Prop_fdpe_C_Q)         0.459    16.058 f  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[4]/Q
                         net (fo=5, routed)           0.910    16.969    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[4]
    SLICE_X39Y90         LUT3 (Prop_lut3_I0_O)        0.124    17.093 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_4/O
                         net (fo=2, routed)           1.008    18.100    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_4_n_0
    SLICE_X39Y90         LUT6 (Prop_lut6_I1_O)        0.124    18.224 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_1/O
                         net (fo=32, routed)          0.794    19.018    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_en
    SLICE_X36Y97         FDCE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_system_test_v3_clk_wiz_1_0 rise edge)
                                                     26.667    26.667 r  
    H16                                               0.000    26.667 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000    26.667    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    28.047 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.209    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    21.395 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    23.407    system_test_v3_i/clk_wiz_1/inst/clk_out4_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    23.498 r  system_test_v3_i/clk_wiz_1/inst/clkout4_buf/O
                         net (fo=38, routed)          1.480    24.978    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X36Y97         FDCE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[16]/C
                         clock pessimism              0.567    25.544    
                         clock uncertainty           -0.140    25.404    
    SLICE_X36Y97         FDCE (Setup_fdce_C_CE)      -0.169    25.235    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         25.235    
                         arrival time                         -19.018    
  -------------------------------------------------------------------
                         slack                                  6.217    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_system_test_v3_clk_wiz_1_0  {rise@6.667ns fall@16.667ns period=20.000ns})
  Destination:            system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_system_test_v3_clk_wiz_1_0  {rise@6.667ns fall@16.667ns period=20.000ns})
  Path Group:             clk_out4_system_test_v3_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_system_test_v3_clk_wiz_1_0 rise@6.667ns - clk_out4_system_test_v3_clk_wiz_1_0 rise@6.667ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.284%)  route 0.114ns (44.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.914ns = ( 5.753 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.672ns = ( 5.994 - 6.667 ) 
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_system_test_v3_clk_wiz_1_0 rise edge)
                                                      6.667     6.667 r  
    H16                                               0.000     6.667 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     6.667    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     6.885 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     7.326    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613     4.713 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696     5.410    system_test_v3_i/clk_wiz_1/inst/clk_out4_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     5.436 r  system_test_v3_i/clk_wiz_1/inst/clkout4_buf/O
                         net (fo=38, routed)          0.559     5.994    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X33Y97         FDCE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y97         FDCE (Prop_fdce_C_Q)         0.141     6.135 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[24]/Q
                         net (fo=2, routed)           0.114     6.249    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/read_data[24]
    SLICE_X33Y97         FDCE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_system_test_v3_clk_wiz_1_0 rise edge)
                                                      6.667     6.667 r  
    H16                                               0.000     6.667 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     6.667    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     7.073 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     7.553    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407     4.146 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752     4.898    system_test_v3_i/clk_wiz_1/inst/clk_out4_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     4.927 r  system_test_v3_i/clk_wiz_1/inst/clkout4_buf/O
                         net (fo=38, routed)          0.826     5.753    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X33Y97         FDCE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[25]/C
                         clock pessimism              0.241     5.994    
    SLICE_X33Y97         FDCE (Hold_fdce_C_D)         0.047     6.041    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -6.041    
                         arrival time                           6.249    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_system_test_v3_clk_wiz_1_0  {rise@6.667ns fall@16.667ns period=20.000ns})
  Destination:            system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_system_test_v3_clk_wiz_1_0  {rise@6.667ns fall@16.667ns period=20.000ns})
  Path Group:             clk_out4_system_test_v3_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_system_test_v3_clk_wiz_1_0 rise@6.667ns - clk_out4_system_test_v3_clk_wiz_1_0 rise@6.667ns)
  Data Path Delay:        0.289ns  (logic 0.164ns (56.843%)  route 0.125ns (43.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.915ns = ( 5.752 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.673ns = ( 5.993 - 6.667 ) 
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_system_test_v3_clk_wiz_1_0 rise edge)
                                                      6.667     6.667 r  
    H16                                               0.000     6.667 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     6.667    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     6.885 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     7.326    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613     4.713 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696     5.410    system_test_v3_i/clk_wiz_1/inst/clk_out4_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     5.436 r  system_test_v3_i/clk_wiz_1/inst/clkout4_buf/O
                         net (fo=38, routed)          0.558     5.993    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X34Y93         FDCE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y93         FDCE (Prop_fdce_C_Q)         0.164     6.157 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[12]/Q
                         net (fo=2, routed)           0.125     6.282    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/read_data[12]
    SLICE_X34Y93         FDCE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_system_test_v3_clk_wiz_1_0 rise edge)
                                                      6.667     6.667 r  
    H16                                               0.000     6.667 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     6.667    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     7.073 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     7.553    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407     4.146 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752     4.898    system_test_v3_i/clk_wiz_1/inst/clk_out4_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     4.927 r  system_test_v3_i/clk_wiz_1/inst/clkout4_buf/O
                         net (fo=38, routed)          0.825     5.752    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X34Y93         FDCE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[13]/C
                         clock pessimism              0.241     5.993    
    SLICE_X34Y93         FDCE (Hold_fdce_C_D)         0.076     6.069    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -6.069    
                         arrival time                           6.282    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_system_test_v3_clk_wiz_1_0  {rise@6.667ns fall@16.667ns period=20.000ns})
  Destination:            system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_system_test_v3_clk_wiz_1_0  {rise@6.667ns fall@16.667ns period=20.000ns})
  Path Group:             clk_out4_system_test_v3_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_system_test_v3_clk_wiz_1_0 rise@6.667ns - clk_out4_system_test_v3_clk_wiz_1_0 rise@6.667ns)
  Data Path Delay:        0.289ns  (logic 0.164ns (56.843%)  route 0.125ns (43.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.915ns = ( 5.752 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.674ns = ( 5.992 - 6.667 ) 
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_system_test_v3_clk_wiz_1_0 rise edge)
                                                      6.667     6.667 r  
    H16                                               0.000     6.667 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     6.667    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     6.885 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     7.326    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613     4.713 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696     5.410    system_test_v3_i/clk_wiz_1/inst/clk_out4_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     5.436 r  system_test_v3_i/clk_wiz_1/inst/clkout4_buf/O
                         net (fo=38, routed)          0.557     5.992    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X36Y97         FDCE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y97         FDCE (Prop_fdce_C_Q)         0.164     6.156 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[18]/Q
                         net (fo=2, routed)           0.125     6.281    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/read_data[18]
    SLICE_X36Y97         FDCE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_system_test_v3_clk_wiz_1_0 rise edge)
                                                      6.667     6.667 r  
    H16                                               0.000     6.667 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     6.667    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     7.073 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     7.553    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407     4.146 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752     4.898    system_test_v3_i/clk_wiz_1/inst/clk_out4_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     4.927 r  system_test_v3_i/clk_wiz_1/inst/clkout4_buf/O
                         net (fo=38, routed)          0.825     5.752    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X36Y97         FDCE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[19]/C
                         clock pessimism              0.240     5.992    
    SLICE_X36Y97         FDCE (Hold_fdce_C_D)         0.076     6.068    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         -6.068    
                         arrival time                           6.281    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_out4_system_test_v3_clk_wiz_1_0  {rise@6.667ns fall@16.667ns period=20.000ns})
  Destination:            system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[4]/D
                            (falling edge-triggered cell FDPE clocked by clk_out4_system_test_v3_clk_wiz_1_0  {rise@6.667ns fall@16.667ns period=20.000ns})
  Path Group:             clk_out4_system_test_v3_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_system_test_v3_clk_wiz_1_0 fall@16.667ns - clk_out4_system_test_v3_clk_wiz_1_0 fall@16.667ns)
  Data Path Delay:        0.333ns  (logic 0.191ns (57.358%)  route 0.142ns (42.642%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.918ns = ( 15.749 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.677ns = ( 15.989 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_system_test_v3_clk_wiz_1_0 fall edge)
                                                     16.667    16.667 f  
    H16                                               0.000    16.667 f  dec_sys_clk (IN)
                         net (fo=0)                   0.000    16.667    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219    16.885 f  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    17.326    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    14.713 f  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    15.410    system_test_v3_i/clk_wiz_1/inst/clk_out4_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    15.436 f  system_test_v3_i/clk_wiz_1/inst/clkout4_buf/O
                         net (fo=38, routed)          0.554    15.989    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X40Y89         FDCE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y89         FDCE (Prop_fdce_C_Q)         0.146    16.135 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[0]/Q
                         net (fo=8, routed)           0.142    16.277    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[0]
    SLICE_X41Y89         LUT6 (Prop_lut6_I2_O)        0.045    16.322 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count[4]_i_1/O
                         net (fo=1, routed)           0.000    16.322    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count[4]_i_1_n_0
    SLICE_X41Y89         FDPE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_system_test_v3_clk_wiz_1_0 fall edge)
                                                     16.667    16.667 f  
    H16                                               0.000    16.667 f  dec_sys_clk (IN)
                         net (fo=0)                   0.000    16.667    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406    17.073 f  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    17.553    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    14.146 f  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    14.898    system_test_v3_i/clk_wiz_1/inst/clk_out4_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    14.927 f  system_test_v3_i/clk_wiz_1/inst/clkout4_buf/O
                         net (fo=38, routed)          0.822    15.749    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X41Y89         FDPE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.253    16.002    
    SLICE_X41Y89         FDPE (Hold_fdpe_C_D)         0.099    16.101    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[4]
  -------------------------------------------------------------------
                         required time                        -16.101    
                         arrival time                          16.322    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_out4_system_test_v3_clk_wiz_1_0  {rise@6.667ns fall@16.667ns period=20.000ns})
  Destination:            system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[1]/D
                            (falling edge-triggered cell FDPE clocked by clk_out4_system_test_v3_clk_wiz_1_0  {rise@6.667ns fall@16.667ns period=20.000ns})
  Path Group:             clk_out4_system_test_v3_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_system_test_v3_clk_wiz_1_0 fall@16.667ns - clk_out4_system_test_v3_clk_wiz_1_0 fall@16.667ns)
  Data Path Delay:        0.332ns  (logic 0.191ns (57.531%)  route 0.141ns (42.469%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.918ns = ( 15.749 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.677ns = ( 15.989 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_system_test_v3_clk_wiz_1_0 fall edge)
                                                     16.667    16.667 f  
    H16                                               0.000    16.667 f  dec_sys_clk (IN)
                         net (fo=0)                   0.000    16.667    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219    16.885 f  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    17.326    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    14.713 f  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    15.410    system_test_v3_i/clk_wiz_1/inst/clk_out4_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    15.436 f  system_test_v3_i/clk_wiz_1/inst/clkout4_buf/O
                         net (fo=38, routed)          0.554    15.989    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X40Y89         FDCE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y89         FDCE (Prop_fdce_C_Q)         0.146    16.135 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[0]/Q
                         net (fo=8, routed)           0.141    16.276    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[0]
    SLICE_X41Y89         LUT4 (Prop_lut4_I1_O)        0.045    16.321 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count[1]_i_1/O
                         net (fo=1, routed)           0.000    16.321    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/p_0_in__1[1]
    SLICE_X41Y89         FDPE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_system_test_v3_clk_wiz_1_0 fall edge)
                                                     16.667    16.667 f  
    H16                                               0.000    16.667 f  dec_sys_clk (IN)
                         net (fo=0)                   0.000    16.667    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406    17.073 f  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    17.553    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    14.146 f  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    14.898    system_test_v3_i/clk_wiz_1/inst/clk_out4_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    14.927 f  system_test_v3_i/clk_wiz_1/inst/clkout4_buf/O
                         net (fo=38, routed)          0.822    15.749    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X41Y89         FDPE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.253    16.002    
    SLICE_X41Y89         FDPE (Hold_fdpe_C_D)         0.098    16.100    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[1]
  -------------------------------------------------------------------
                         required time                        -16.100    
                         arrival time                          16.321    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_system_test_v3_clk_wiz_1_0  {rise@6.667ns fall@16.667ns period=20.000ns})
  Destination:            system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_system_test_v3_clk_wiz_1_0  {rise@6.667ns fall@16.667ns period=20.000ns})
  Path Group:             clk_out4_system_test_v3_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_system_test_v3_clk_wiz_1_0 rise@6.667ns - clk_out4_system_test_v3_clk_wiz_1_0 rise@6.667ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.535%)  route 0.121ns (42.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.915ns = ( 5.752 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.673ns = ( 5.993 - 6.667 ) 
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_system_test_v3_clk_wiz_1_0 rise edge)
                                                      6.667     6.667 r  
    H16                                               0.000     6.667 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     6.667    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     6.885 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     7.326    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613     4.713 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696     5.410    system_test_v3_i/clk_wiz_1/inst/clk_out4_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     5.436 r  system_test_v3_i/clk_wiz_1/inst/clkout4_buf/O
                         net (fo=38, routed)          0.558     5.993    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X34Y93         FDCE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y93         FDCE (Prop_fdce_C_Q)         0.164     6.157 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[13]/Q
                         net (fo=2, routed)           0.121     6.278    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/read_data[13]
    SLICE_X34Y93         FDCE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_system_test_v3_clk_wiz_1_0 rise edge)
                                                      6.667     6.667 r  
    H16                                               0.000     6.667 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     6.667    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     7.073 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     7.553    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407     4.146 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752     4.898    system_test_v3_i/clk_wiz_1/inst/clk_out4_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     4.927 r  system_test_v3_i/clk_wiz_1/inst/clkout4_buf/O
                         net (fo=38, routed)          0.825     5.752    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X34Y93         FDCE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[14]/C
                         clock pessimism              0.241     5.993    
    SLICE_X34Y93         FDCE (Hold_fdce_C_D)         0.060     6.053    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -6.053    
                         arrival time                           6.278    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_system_test_v3_clk_wiz_1_0  {rise@6.667ns fall@16.667ns period=20.000ns})
  Destination:            system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_system_test_v3_clk_wiz_1_0  {rise@6.667ns fall@16.667ns period=20.000ns})
  Path Group:             clk_out4_system_test_v3_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_system_test_v3_clk_wiz_1_0 rise@6.667ns - clk_out4_system_test_v3_clk_wiz_1_0 rise@6.667ns)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.904%)  route 0.124ns (43.096%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.915ns = ( 5.752 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.674ns = ( 5.992 - 6.667 ) 
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_system_test_v3_clk_wiz_1_0 rise edge)
                                                      6.667     6.667 r  
    H16                                               0.000     6.667 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     6.667    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     6.885 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     7.326    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613     4.713 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696     5.410    system_test_v3_i/clk_wiz_1/inst/clk_out4_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     5.436 r  system_test_v3_i/clk_wiz_1/inst/clkout4_buf/O
                         net (fo=38, routed)          0.557     5.992    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X36Y97         FDCE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y97         FDCE (Prop_fdce_C_Q)         0.164     6.156 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[19]/Q
                         net (fo=2, routed)           0.124     6.280    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/read_data[19]
    SLICE_X36Y97         FDCE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_system_test_v3_clk_wiz_1_0 rise edge)
                                                      6.667     6.667 r  
    H16                                               0.000     6.667 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     6.667    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     7.073 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     7.553    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407     4.146 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752     4.898    system_test_v3_i/clk_wiz_1/inst/clk_out4_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     4.927 r  system_test_v3_i/clk_wiz_1/inst/clkout4_buf/O
                         net (fo=38, routed)          0.825     5.752    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X36Y97         FDCE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[20]/C
                         clock pessimism              0.240     5.992    
    SLICE_X36Y97         FDCE (Hold_fdce_C_D)         0.060     6.052    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[20]
  -------------------------------------------------------------------
                         required time                         -6.052    
                         arrival time                           6.280    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_system_test_v3_clk_wiz_1_0  {rise@6.667ns fall@16.667ns period=20.000ns})
  Destination:            system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_system_test_v3_clk_wiz_1_0  {rise@6.667ns fall@16.667ns period=20.000ns})
  Path Group:             clk_out4_system_test_v3_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_system_test_v3_clk_wiz_1_0 rise@6.667ns - clk_out4_system_test_v3_clk_wiz_1_0 rise@6.667ns)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.904%)  route 0.124ns (43.096%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.918ns = ( 5.749 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.677ns = ( 5.989 - 6.667 ) 
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_system_test_v3_clk_wiz_1_0 rise edge)
                                                      6.667     6.667 r  
    H16                                               0.000     6.667 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     6.667    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     6.885 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     7.326    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613     4.713 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696     5.410    system_test_v3_i/clk_wiz_1/inst/clk_out4_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     5.436 r  system_test_v3_i/clk_wiz_1/inst/clkout4_buf/O
                         net (fo=38, routed)          0.554     5.989    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X36Y89         FDCE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y89         FDCE (Prop_fdce_C_Q)         0.164     6.153 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[4]/Q
                         net (fo=2, routed)           0.124     6.277    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/read_data[4]
    SLICE_X36Y89         FDCE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_system_test_v3_clk_wiz_1_0 rise edge)
                                                      6.667     6.667 r  
    H16                                               0.000     6.667 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     6.667    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     7.073 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     7.553    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407     4.146 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752     4.898    system_test_v3_i/clk_wiz_1/inst/clk_out4_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     4.927 r  system_test_v3_i/clk_wiz_1/inst/clkout4_buf/O
                         net (fo=38, routed)          0.822     5.749    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X36Y89         FDCE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[5]/C
                         clock pessimism              0.240     5.989    
    SLICE_X36Y89         FDCE (Hold_fdce_C_D)         0.060     6.049    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -6.049    
                         arrival time                           6.277    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_system_test_v3_clk_wiz_1_0  {rise@6.667ns fall@16.667ns period=20.000ns})
  Destination:            system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_system_test_v3_clk_wiz_1_0  {rise@6.667ns fall@16.667ns period=20.000ns})
  Path Group:             clk_out4_system_test_v3_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_system_test_v3_clk_wiz_1_0 rise@6.667ns - clk_out4_system_test_v3_clk_wiz_1_0 rise@6.667ns)
  Data Path Delay:        0.264ns  (logic 0.128ns (48.576%)  route 0.136ns (51.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.914ns = ( 5.753 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.672ns = ( 5.994 - 6.667 ) 
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_system_test_v3_clk_wiz_1_0 rise edge)
                                                      6.667     6.667 r  
    H16                                               0.000     6.667 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     6.667    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     6.885 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     7.326    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613     4.713 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696     5.410    system_test_v3_i/clk_wiz_1/inst/clk_out4_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     5.436 r  system_test_v3_i/clk_wiz_1/inst/clkout4_buf/O
                         net (fo=38, routed)          0.559     5.994    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X33Y97         FDCE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y97         FDCE (Prop_fdce_C_Q)         0.128     6.122 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[29]/Q
                         net (fo=2, routed)           0.136     6.258    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/read_data[29]
    SLICE_X33Y97         FDCE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_system_test_v3_clk_wiz_1_0 rise edge)
                                                      6.667     6.667 r  
    H16                                               0.000     6.667 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     6.667    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     7.073 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     7.553    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407     4.146 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752     4.898    system_test_v3_i/clk_wiz_1/inst/clk_out4_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     4.927 r  system_test_v3_i/clk_wiz_1/inst/clkout4_buf/O
                         net (fo=38, routed)          0.826     5.753    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X33Y97         FDCE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[30]/C
                         clock pessimism              0.241     5.994    
    SLICE_X33Y97         FDCE (Hold_fdce_C_D)         0.023     6.017    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         -6.017    
                         arrival time                           6.258    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[3]/C
                            (falling edge-triggered cell FDPE clocked by clk_out4_system_test_v3_clk_wiz_1_0  {rise@6.667ns fall@16.667ns period=20.000ns})
  Destination:            system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[5]/D
                            (falling edge-triggered cell FDPE clocked by clk_out4_system_test_v3_clk_wiz_1_0  {rise@6.667ns fall@16.667ns period=20.000ns})
  Path Group:             clk_out4_system_test_v3_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_system_test_v3_clk_wiz_1_0 fall@16.667ns - clk_out4_system_test_v3_clk_wiz_1_0 fall@16.667ns)
  Data Path Delay:        0.340ns  (logic 0.191ns (56.250%)  route 0.149ns (43.749%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.918ns = ( 15.749 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.677ns = ( 15.989 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_system_test_v3_clk_wiz_1_0 fall edge)
                                                     16.667    16.667 f  
    H16                                               0.000    16.667 f  dec_sys_clk (IN)
                         net (fo=0)                   0.000    16.667    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219    16.885 f  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    17.326    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    14.713 f  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    15.410    system_test_v3_i/clk_wiz_1/inst/clk_out4_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    15.436 f  system_test_v3_i/clk_wiz_1/inst/clkout4_buf/O
                         net (fo=38, routed)          0.554    15.989    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X41Y89         FDPE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y89         FDPE (Prop_fdpe_C_Q)         0.146    16.135 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[3]/Q
                         net (fo=7, routed)           0.149    16.284    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[3]
    SLICE_X41Y89         LUT6 (Prop_lut6_I3_O)        0.045    16.329 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count[5]_i_2/O
                         net (fo=1, routed)           0.000    16.329    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count[5]_i_2_n_0
    SLICE_X41Y89         FDPE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_system_test_v3_clk_wiz_1_0 fall edge)
                                                     16.667    16.667 f  
    H16                                               0.000    16.667 f  dec_sys_clk (IN)
                         net (fo=0)                   0.000    16.667    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406    17.073 f  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    17.553    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    14.146 f  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    14.898    system_test_v3_i/clk_wiz_1/inst/clk_out4_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    14.927 f  system_test_v3_i/clk_wiz_1/inst/clkout4_buf/O
                         net (fo=38, routed)          0.822    15.749    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X41Y89         FDPE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.240    15.989    
    SLICE_X41Y89         FDPE (Hold_fdpe_C_D)         0.099    16.088    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[5]
  -------------------------------------------------------------------
                         required time                        -16.088    
                         arrival time                          16.329    
  -------------------------------------------------------------------
                         slack                                  0.241    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out4_system_test_v3_clk_wiz_1_0
Waveform(ns):       { 6.667 16.667 }
Period(ns):         20.000
Sources:            { system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y20   system_test_v3_i/clk_wiz_1/inst/clkout4_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X112Y83    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X34Y93     system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X34Y93     system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X34Y93     system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X34Y93     system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X34Y93     system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X34Y93     system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[15]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X36Y97     system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X112Y83    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X112Y83    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X34Y93     system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X34Y93     system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X34Y93     system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X34Y93     system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X34Y93     system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X34Y93     system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X34Y93     system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X34Y93     system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X112Y83    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X112Y83    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X34Y93     system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X34Y93     system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X34Y93     system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X34Y93     system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X34Y93     system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X34Y93     system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X34Y93     system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X34Y93     system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_test_v3_clk_wiz_1_0
  To Clock:  clkfbout_system_test_v3_clk_wiz_1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_test_v3_clk_wiz_1_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y21   system_test_v3_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  spiClk
  To Clock:  spiClk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.334ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         spiClk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { dec_spi_clk }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period  n/a     BUFR/I   n/a            1.666         20.000      18.334     BUFR_X1Y4  system_test_v3_i/decoder_top_v3_0/inst/spi_clk_bufr_inst/I
Min Period  n/a     BUFR/I   n/a            1.666         20.000      18.334     BUFR_X1Y5  system_test_v3_i/decoder_top_v3_0/inst/spi_clk_inv_bufr_inst/I



---------------------------------------------------------------------------------------------------
From Clock:  spi_clk_buffered
  To Clock:  spi_clk_buffered

Setup :            0  Failing Endpoints,  Worst Slack       38.890ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.890ns  (required time - arrival time)
  Source:                 system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_n_valid_reg/C
                            (falling edge-triggered cell FDCE clocked by spi_clk_buffered  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_n_valid_reg/D
                            (falling edge-triggered cell FDCE clocked by spi_clk_buffered  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             spi_clk_buffered
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (spi_clk_buffered fall@60.000ns - spi_clk_buffered fall@20.000ns)
  Data Path Delay:        1.107ns  (logic 0.583ns (52.667%)  route 0.524ns (47.333%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.710ns = ( 63.710 - 60.000 ) 
    Source Clock Delay      (SCD):    4.011ns = ( 24.011 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk_buffered fall edge)
                                                     20.000    20.000 f  
    U18                                               0.000    20.000 f  dec_spi_clk (IN)
                         net (fo=0)                   0.000    20.000    dec_spi_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.498    21.498 f  dec_spi_clk_IBUF_inst/O
                         net (fo=2, routed)           0.510    22.008    system_test_v3_i/decoder_top_v3_0/inst/spi_clk_ext
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.031    23.039 f  system_test_v3_i/decoder_top_v3_0/inst/spi_clk_bufr_inst/O
                         net (fo=5, routed)           0.972    24.011    system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_clk_iob
    SLICE_X84Y50         FDCE                                         r  system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_n_valid_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y50         FDCE (Prop_fdce_C_Q)         0.459    24.470 f  system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_n_valid_reg/Q
                         net (fo=3, routed)           0.524    24.994    system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_n_valid
    SLICE_X84Y50         LUT1 (Prop_lut1_I0_O)        0.124    25.118 r  system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_n_valid_i_1/O
                         net (fo=1, routed)           0.000    25.118    system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_n_valid_i_1_n_0
    SLICE_X84Y50         FDCE                                         r  system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_n_valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk_buffered fall edge)
                                                     60.000    60.000 f  
    U18                                               0.000    60.000 f  dec_spi_clk (IN)
                         net (fo=0)                   0.000    60.000    dec_spi_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.428    61.428 f  dec_spi_clk_IBUF_inst/O
                         net (fo=2, routed)           0.459    61.887    system_test_v3_i/decoder_top_v3_0/inst/spi_clk_ext
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.918    62.805 f  system_test_v3_i/decoder_top_v3_0/inst/spi_clk_bufr_inst/O
                         net (fo=5, routed)           0.905    63.710    system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_clk_iob
    SLICE_X84Y50         FDCE                                         r  system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_n_valid_reg/C  (IS_INVERTED)
                         clock pessimism              0.302    64.011    
                         clock uncertainty           -0.035    63.976    
    SLICE_X84Y50         FDCE (Setup_fdce_C_D)        0.032    64.008    system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_n_valid_reg
  -------------------------------------------------------------------
                         required time                         64.008    
                         arrival time                         -25.118    
  -------------------------------------------------------------------
                         slack                                 38.890    

Slack (MET) :             38.908ns  (required time - arrival time)
  Source:                 system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_p_valid_reg/C
                            (rising edge-triggered cell FDCE clocked by spi_clk_buffered  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_p_valid_reg/D
                            (rising edge-triggered cell FDCE clocked by spi_clk_buffered  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             spi_clk_buffered
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (spi_clk_buffered rise@40.000ns - spi_clk_buffered rise@0.000ns)
  Data Path Delay:        1.085ns  (logic 0.580ns (53.441%)  route 0.505ns (46.559%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.710ns = ( 43.710 - 40.000 ) 
    Source Clock Delay      (SCD):    4.011ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk_buffered rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  dec_spi_clk (IN)
                         net (fo=0)                   0.000     0.000    dec_spi_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  dec_spi_clk_IBUF_inst/O
                         net (fo=2, routed)           0.510     2.008    system_test_v3_i/decoder_top_v3_0/inst/spi_clk_ext
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.031     3.039 r  system_test_v3_i/decoder_top_v3_0/inst/spi_clk_bufr_inst/O
                         net (fo=5, routed)           0.972     4.011    system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_clk_iob
    SLICE_X85Y50         FDCE                                         r  system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_p_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y50         FDCE (Prop_fdce_C_Q)         0.456     4.467 f  system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_p_valid_reg/Q
                         net (fo=3, routed)           0.505     4.973    system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_p_valid
    SLICE_X85Y50         LUT1 (Prop_lut1_I0_O)        0.124     5.097 r  system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_p_valid_i_1/O
                         net (fo=1, routed)           0.000     5.097    system_test_v3_i/decoder_top_v3_0/inst/spi_interface/p_1_in__0
    SLICE_X85Y50         FDCE                                         r  system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_p_valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk_buffered rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  dec_spi_clk (IN)
                         net (fo=0)                   0.000    40.000    dec_spi_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  dec_spi_clk_IBUF_inst/O
                         net (fo=2, routed)           0.459    41.887    system_test_v3_i/decoder_top_v3_0/inst/spi_clk_ext
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.918    42.805 r  system_test_v3_i/decoder_top_v3_0/inst/spi_clk_bufr_inst/O
                         net (fo=5, routed)           0.905    43.710    system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_clk_iob
    SLICE_X85Y50         FDCE                                         r  system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_p_valid_reg/C
                         clock pessimism              0.302    44.011    
                         clock uncertainty           -0.035    43.976    
    SLICE_X85Y50         FDCE (Setup_fdce_C_D)        0.029    44.005    system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_p_valid_reg
  -------------------------------------------------------------------
                         required time                         44.005    
                         arrival time                          -5.097    
  -------------------------------------------------------------------
                         slack                                 38.908    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_p_valid_reg/C
                            (rising edge-triggered cell FDCE clocked by spi_clk_buffered  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_p_valid_reg/D
                            (rising edge-triggered cell FDCE clocked by spi_clk_buffered  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             spi_clk_buffered
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (spi_clk_buffered rise@0.000ns - spi_clk_buffered rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.552ns
    Source Clock Delay      (SCD):    1.061ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk_buffered rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  dec_spi_clk (IN)
                         net (fo=0)                   0.000     0.000    dec_spi_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  dec_spi_clk_IBUF_inst/O
                         net (fo=2, routed)           0.206     0.472    system_test_v3_i/decoder_top_v3_0/inst/spi_clk_ext
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.270     0.742 r  system_test_v3_i/decoder_top_v3_0/inst/spi_clk_bufr_inst/O
                         net (fo=5, routed)           0.319     1.061    system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_clk_iob
    SLICE_X85Y50         FDCE                                         r  system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_p_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y50         FDCE (Prop_fdce_C_Q)         0.141     1.202 f  system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_p_valid_reg/Q
                         net (fo=3, routed)           0.168     1.370    system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_p_valid
    SLICE_X85Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.415 r  system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_p_valid_i_1/O
                         net (fo=1, routed)           0.000     1.415    system_test_v3_i/decoder_top_v3_0/inst/spi_interface/p_1_in__0
    SLICE_X85Y50         FDCE                                         r  system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_p_valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk_buffered rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  dec_spi_clk (IN)
                         net (fo=0)                   0.000     0.000    dec_spi_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  dec_spi_clk_IBUF_inst/O
                         net (fo=2, routed)           0.311     0.765    system_test_v3_i/decoder_top_v3_0/inst/spi_clk_ext
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.431     1.196 r  system_test_v3_i/decoder_top_v3_0/inst/spi_clk_bufr_inst/O
                         net (fo=5, routed)           0.356     1.552    system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_clk_iob
    SLICE_X85Y50         FDCE                                         r  system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_p_valid_reg/C
                         clock pessimism             -0.491     1.061    
    SLICE_X85Y50         FDCE (Hold_fdce_C_D)         0.091     1.152    system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_p_valid_reg
  -------------------------------------------------------------------
                         required time                         -1.152    
                         arrival time                           1.415    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_n_valid_reg/C
                            (falling edge-triggered cell FDCE clocked by spi_clk_buffered  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_n_valid_reg/D
                            (falling edge-triggered cell FDCE clocked by spi_clk_buffered  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             spi_clk_buffered
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (spi_clk_buffered fall@20.000ns - spi_clk_buffered fall@20.000ns)
  Data Path Delay:        0.378ns  (logic 0.191ns (50.534%)  route 0.187ns (49.466%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.552ns = ( 21.552 - 20.000 ) 
    Source Clock Delay      (SCD):    1.061ns = ( 21.061 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk_buffered fall edge)
                                                     20.000    20.000 f  
    U18                                               0.000    20.000 f  dec_spi_clk (IN)
                         net (fo=0)                   0.000    20.000    dec_spi_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266    20.266 f  dec_spi_clk_IBUF_inst/O
                         net (fo=2, routed)           0.206    20.472    system_test_v3_i/decoder_top_v3_0/inst/spi_clk_ext
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.270    20.742 f  system_test_v3_i/decoder_top_v3_0/inst/spi_clk_bufr_inst/O
                         net (fo=5, routed)           0.319    21.061    system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_clk_iob
    SLICE_X84Y50         FDCE                                         r  system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_n_valid_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y50         FDCE (Prop_fdce_C_Q)         0.146    21.207 f  system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_n_valid_reg/Q
                         net (fo=3, routed)           0.187    21.394    system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_n_valid
    SLICE_X84Y50         LUT1 (Prop_lut1_I0_O)        0.045    21.439 r  system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_n_valid_i_1/O
                         net (fo=1, routed)           0.000    21.439    system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_n_valid_i_1_n_0
    SLICE_X84Y50         FDCE                                         r  system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_n_valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk_buffered fall edge)
                                                     20.000    20.000 f  
    U18                                               0.000    20.000 f  dec_spi_clk (IN)
                         net (fo=0)                   0.000    20.000    dec_spi_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454    20.454 f  dec_spi_clk_IBUF_inst/O
                         net (fo=2, routed)           0.311    20.765    system_test_v3_i/decoder_top_v3_0/inst/spi_clk_ext
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.431    21.196 f  system_test_v3_i/decoder_top_v3_0/inst/spi_clk_bufr_inst/O
                         net (fo=5, routed)           0.356    21.552    system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_clk_iob
    SLICE_X84Y50         FDCE                                         r  system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_n_valid_reg/C  (IS_INVERTED)
                         clock pessimism             -0.491    21.061    
    SLICE_X84Y50         FDCE (Hold_fdce_C_D)         0.098    21.159    system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_n_valid_reg
  -------------------------------------------------------------------
                         required time                        -21.159    
                         arrival time                          21.439    
  -------------------------------------------------------------------
                         slack                                  0.280    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         spi_clk_buffered
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { system_test_v3_i/decoder_top_v3_0/inst/spi_clk_bufr_inst/O }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     IDDR/C   n/a            1.474         40.000      38.526     ILOGIC_X1Y66  system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_in_iddr/C
Min Period        n/a     FDCE/C   n/a            1.000         40.000      39.000     SLICE_X84Y50  system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_n_valid_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         40.000      39.000     SLICE_X85Y50  system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_p_valid_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X84Y50  system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_n_valid_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X84Y50  system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_n_valid_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X85Y50  system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_p_valid_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X85Y50  system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_p_valid_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X84Y50  system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_n_valid_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X84Y50  system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_n_valid_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X85Y50  system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_p_valid_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X85Y50  system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_p_valid_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  spi_clk_inv_buffered
  To Clock:  spi_clk_inv_buffered

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       38.526ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         spi_clk_inv_buffered
Waveform(ns):       { 10.000 30.000 }
Period(ns):         40.000
Sources:            { system_test_v3_i/decoder_top_v3_0/inst/spi_clk_inv_bufr_inst/O }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     ODDR/C   n/a            1.474         40.000      38.526     OLOGIC_X1Y65  system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_out_oddr/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_system_test_v3_clk_wiz_1_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       16.286ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.286ns  (required time - arrival time)
  Source:                 system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_out_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_test_v3_clk_wiz_1_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        3.746ns  (logic 1.395ns (37.236%)  route 2.351ns (62.764%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y90                                      0.000     0.000 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_out_count_reg[2]/C
    SLICE_X41Y90         FDCE (Prop_fdce_C_Q)         0.419     0.419 f  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_out_count_reg[2]/Q
                         net (fo=8, routed)           0.738     1.157    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_out_count_reg[2]
    SLICE_X40Y90         LUT5 (Prop_lut5_I3_O)        0.329     1.486 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/busy_INST_0_i_1/O
                         net (fo=1, routed)           0.428     1.914    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/busy_INST_0_i_1_n_0
    SLICE_X38Y90         LUT4 (Prop_lut4_I0_O)        0.319     2.233 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/busy_INST_0/O
                         net (fo=1, routed)           1.185     3.418    system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/busy
    SLICE_X33Y96         LUT6 (Prop_lut6_I0_O)        0.328     3.746 r  system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0[31]_i_1/O
                         net (fo=1, routed)           0.000     3.746    system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0
    SLICE_X33Y96         FDRE                                         r  system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X33Y96         FDRE (Setup_fdre_C_D)        0.032    20.032    system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[31]
  -------------------------------------------------------------------
                         required time                         20.032    
                         arrival time                          -3.746    
  -------------------------------------------------------------------
                         slack                                 16.286    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_system_test_v3_clk_wiz_1_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       15.842ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.842ns  (required time - arrival time)
  Source:                 system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_system_test_v3_clk_wiz_1_0  {rise@6.667ns fall@16.667ns period=20.000ns})
  Destination:            system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        4.190ns  (logic 0.773ns (18.447%)  route 3.417ns (81.553%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y83                                     0.000     0.000 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[0]/C
    SLICE_X112Y83        FDCE (Prop_fdce_C_Q)         0.478     0.478 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[0]/Q
                         net (fo=2, routed)           3.417     3.895    system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/read_data[0]
    SLICE_X35Y90         LUT6 (Prop_lut6_I2_O)        0.295     4.190 r  system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000     4.190    system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/reg_data_out[0]
    SLICE_X35Y90         FDRE                                         r  system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X35Y90         FDRE (Setup_fdre_C_D)        0.032    20.032    system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         20.032    
                         arrival time                          -4.190    
  -------------------------------------------------------------------
                         slack                                 15.842    

Slack (MET) :             18.132ns  (required time - arrival time)
  Source:                 system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_system_test_v3_clk_wiz_1_0  {rise@6.667ns fall@16.667ns period=20.000ns})
  Destination:            system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.897ns  (logic 0.773ns (40.750%)  route 1.124ns (59.250%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y97                                      0.000     0.000 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[20]/C
    SLICE_X36Y97         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[20]/Q
                         net (fo=2, routed)           1.124     1.602    system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/read_data[20]
    SLICE_X35Y97         LUT6 (Prop_lut6_I2_O)        0.295     1.897 r  system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata[20]_i_1/O
                         net (fo=1, routed)           0.000     1.897    system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/reg_data_out[20]
    SLICE_X35Y97         FDRE                                         r  system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X35Y97         FDRE (Setup_fdre_C_D)        0.029    20.029    system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[20]
  -------------------------------------------------------------------
                         required time                         20.029    
                         arrival time                          -1.897    
  -------------------------------------------------------------------
                         slack                                 18.132    

Slack (MET) :             18.226ns  (required time - arrival time)
  Source:                 system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_system_test_v3_clk_wiz_1_0  {rise@6.667ns fall@16.667ns period=20.000ns})
  Destination:            system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.851ns  (logic 0.580ns (31.343%)  route 1.271ns (68.657%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y97                                      0.000     0.000 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[25]/C
    SLICE_X33Y97         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[25]/Q
                         net (fo=2, routed)           1.271     1.727    system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/read_data[25]
    SLICE_X32Y97         LUT6 (Prop_lut6_I2_O)        0.124     1.851 r  system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata[25]_i_1/O
                         net (fo=1, routed)           0.000     1.851    system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/reg_data_out[25]
    SLICE_X32Y97         FDRE                                         r  system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X32Y97         FDRE (Setup_fdre_C_D)        0.077    20.077    system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[25]
  -------------------------------------------------------------------
                         required time                         20.077    
                         arrival time                          -1.851    
  -------------------------------------------------------------------
                         slack                                 18.226    

Slack (MET) :             18.254ns  (required time - arrival time)
  Source:                 system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_system_test_v3_clk_wiz_1_0  {rise@6.667ns fall@16.667ns period=20.000ns})
  Destination:            system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.823ns  (logic 0.580ns (31.821%)  route 1.243ns (68.179%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y97                                      0.000     0.000 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[24]/C
    SLICE_X33Y97         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[24]/Q
                         net (fo=2, routed)           1.243     1.699    system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/read_data[24]
    SLICE_X32Y99         LUT6 (Prop_lut6_I2_O)        0.124     1.823 r  system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata[24]_i_1/O
                         net (fo=1, routed)           0.000     1.823    system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/reg_data_out[24]
    SLICE_X32Y99         FDRE                                         r  system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X32Y99         FDRE (Setup_fdre_C_D)        0.077    20.077    system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[24]
  -------------------------------------------------------------------
                         required time                         20.077    
                         arrival time                          -1.823    
  -------------------------------------------------------------------
                         slack                                 18.254    

Slack (MET) :             18.281ns  (required time - arrival time)
  Source:                 system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_system_test_v3_clk_wiz_1_0  {rise@6.667ns fall@16.667ns period=20.000ns})
  Destination:            system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.750ns  (logic 0.773ns (44.177%)  route 0.977ns (55.823%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y93                                      0.000     0.000 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[14]/C
    SLICE_X34Y93         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[14]/Q
                         net (fo=2, routed)           0.977     1.455    system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/read_data[14]
    SLICE_X33Y93         LUT6 (Prop_lut6_I2_O)        0.295     1.750 r  system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata[14]_i_1/O
                         net (fo=1, routed)           0.000     1.750    system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/reg_data_out[14]
    SLICE_X33Y93         FDRE                                         r  system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X33Y93         FDRE (Setup_fdre_C_D)        0.031    20.031    system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[14]
  -------------------------------------------------------------------
                         required time                         20.031    
                         arrival time                          -1.750    
  -------------------------------------------------------------------
                         slack                                 18.281    

Slack (MET) :             18.387ns  (required time - arrival time)
  Source:                 system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_system_test_v3_clk_wiz_1_0  {rise@6.667ns fall@16.667ns period=20.000ns})
  Destination:            system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.692ns  (logic 0.718ns (42.424%)  route 0.974ns (57.576%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y97                                      0.000     0.000 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[31]/C
    SLICE_X33Y97         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[31]/Q
                         net (fo=1, routed)           0.974     1.393    system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/read_data[31]
    SLICE_X32Y99         LUT6 (Prop_lut6_I2_O)        0.299     1.692 r  system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata[31]_i_2/O
                         net (fo=1, routed)           0.000     1.692    system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/reg_data_out[31]
    SLICE_X32Y99         FDRE                                         r  system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X32Y99         FDRE (Setup_fdre_C_D)        0.079    20.079    system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[31]
  -------------------------------------------------------------------
                         required time                         20.079    
                         arrival time                          -1.692    
  -------------------------------------------------------------------
                         slack                                 18.387    

Slack (MET) :             18.423ns  (required time - arrival time)
  Source:                 system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_system_test_v3_clk_wiz_1_0  {rise@6.667ns fall@16.667ns period=20.000ns})
  Destination:            system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.608ns  (logic 0.642ns (39.926%)  route 0.966ns (60.074%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y97                                      0.000     0.000 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[18]/C
    SLICE_X36Y97         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[18]/Q
                         net (fo=2, routed)           0.966     1.484    system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/read_data[18]
    SLICE_X35Y96         LUT6 (Prop_lut6_I2_O)        0.124     1.608 r  system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata[18]_i_1/O
                         net (fo=1, routed)           0.000     1.608    system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/reg_data_out[18]
    SLICE_X35Y96         FDRE                                         r  system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X35Y96         FDRE (Setup_fdre_C_D)        0.031    20.031    system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[18]
  -------------------------------------------------------------------
                         required time                         20.031    
                         arrival time                          -1.608    
  -------------------------------------------------------------------
                         slack                                 18.423    

Slack (MET) :             18.430ns  (required time - arrival time)
  Source:                 system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_system_test_v3_clk_wiz_1_0  {rise@6.667ns fall@16.667ns period=20.000ns})
  Destination:            system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.602ns  (logic 0.776ns (48.432%)  route 0.826ns (51.568%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y93                                      0.000     0.000 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[9]/C
    SLICE_X34Y93         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[9]/Q
                         net (fo=2, routed)           0.826     1.304    system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/read_data[9]
    SLICE_X33Y93         LUT6 (Prop_lut6_I2_O)        0.298     1.602 r  system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata[9]_i_1/O
                         net (fo=1, routed)           0.000     1.602    system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/reg_data_out[9]
    SLICE_X33Y93         FDRE                                         r  system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X33Y93         FDRE (Setup_fdre_C_D)        0.032    20.032    system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[9]
  -------------------------------------------------------------------
                         required time                         20.032    
                         arrival time                          -1.602    
  -------------------------------------------------------------------
                         slack                                 18.430    

Slack (MET) :             18.450ns  (required time - arrival time)
  Source:                 system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_system_test_v3_clk_wiz_1_0  {rise@6.667ns fall@16.667ns period=20.000ns})
  Destination:            system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.581ns  (logic 0.776ns (49.069%)  route 0.805ns (50.931%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y97                                      0.000     0.000 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[23]/C
    SLICE_X36Y97         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[23]/Q
                         net (fo=2, routed)           0.805     1.283    system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/read_data[23]
    SLICE_X35Y96         LUT6 (Prop_lut6_I2_O)        0.298     1.581 r  system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata[23]_i_1/O
                         net (fo=1, routed)           0.000     1.581    system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/reg_data_out[23]
    SLICE_X35Y96         FDRE                                         r  system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X35Y96         FDRE (Setup_fdre_C_D)        0.031    20.031    system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[23]
  -------------------------------------------------------------------
                         required time                         20.031    
                         arrival time                          -1.581    
  -------------------------------------------------------------------
                         slack                                 18.450    

Slack (MET) :             18.486ns  (required time - arrival time)
  Source:                 system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_system_test_v3_clk_wiz_1_0  {rise@6.667ns fall@16.667ns period=20.000ns})
  Destination:            system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.593ns  (logic 0.580ns (36.415%)  route 1.013ns (63.585%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y97                                      0.000     0.000 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[27]/C
    SLICE_X33Y97         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[27]/Q
                         net (fo=2, routed)           1.013     1.469    system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/read_data[27]
    SLICE_X32Y97         LUT6 (Prop_lut6_I2_O)        0.124     1.593 r  system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata[27]_i_1/O
                         net (fo=1, routed)           0.000     1.593    system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/reg_data_out[27]
    SLICE_X32Y97         FDRE                                         r  system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X32Y97         FDRE (Setup_fdre_C_D)        0.079    20.079    system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[27]
  -------------------------------------------------------------------
                         required time                         20.079    
                         arrival time                          -1.593    
  -------------------------------------------------------------------
                         slack                                 18.486    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_system_test_v3_clk_wiz_1_0
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack        8.672ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.672ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.061ns  (logic 0.419ns (39.479%)  route 0.642ns (60.521%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y91                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X48Y91         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.642     1.061    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X48Y89         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X48Y89         FDCE (Setup_fdce_C_D)       -0.267     9.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.733    
                         arrival time                          -1.061    
  -------------------------------------------------------------------
                         slack                                  8.672    

Slack (MET) :             8.828ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.902ns  (logic 0.419ns (46.462%)  route 0.483ns (53.538%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y92                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X63Y92         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.483     0.902    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X63Y90         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X63Y90         FDCE (Setup_fdce_C_D)       -0.270     9.730    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.730    
                         arrival time                          -0.902    
  -------------------------------------------------------------------
                         slack                                  8.828    

Slack (MET) :             8.842ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.063ns  (logic 0.456ns (42.917%)  route 0.607ns (57.083%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y92                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X63Y92         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.607     1.063    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X63Y91         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X63Y91         FDCE (Setup_fdce_C_D)       -0.095     9.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.063    
  -------------------------------------------------------------------
                         slack                                  8.842    

Slack (MET) :             8.849ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.058ns  (logic 0.456ns (43.108%)  route 0.602ns (56.892%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y93                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X63Y93         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.602     1.058    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X63Y91         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X63Y91         FDCE (Setup_fdce_C_D)       -0.093     9.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -1.058    
  -------------------------------------------------------------------
                         slack                                  8.849    

Slack (MET) :             8.856ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.049ns  (logic 0.456ns (43.488%)  route 0.593ns (56.512%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y92                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X63Y92         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.593     1.049    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X60Y90         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X60Y90         FDCE (Setup_fdce_C_D)       -0.095     9.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.049    
  -------------------------------------------------------------------
                         slack                                  8.856    

Slack (MET) :             8.889ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.068ns  (logic 0.456ns (42.703%)  route 0.612ns (57.297%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y91                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X48Y91         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.612     1.068    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X46Y89         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X46Y89         FDCE (Setup_fdce_C_D)       -0.043     9.957    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.957    
                         arrival time                          -1.068    
  -------------------------------------------------------------------
                         slack                                  8.889    

Slack (MET) :             8.905ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.875ns  (logic 0.419ns (47.874%)  route 0.456ns (52.126%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y90                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X49Y90         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.456     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X46Y89         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X46Y89         FDCE (Setup_fdce_C_D)       -0.220     9.780    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.780    
                         arrival time                          -0.875    
  -------------------------------------------------------------------
                         slack                                  8.905    

Slack (MET) :             9.038ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.915ns  (logic 0.456ns (49.854%)  route 0.459ns (50.146%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y90                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X49Y90         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.459     0.915    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X46Y89         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X46Y89         FDCE (Setup_fdce_C_D)       -0.047     9.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.953    
                         arrival time                          -0.915    
  -------------------------------------------------------------------
                         slack                                  9.038    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_system_test_v3_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack       14.348ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.348ns  (required time - arrival time)
  Source:                 system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/ODDR_inst/R
                            (falling edge-triggered cell ODDR clocked by clk_out1_system_test_v3_clk_wiz_1_0  {rise@2.083ns fall@12.083ns period=20.000ns})
  Path Group:             clk_out1_system_test_v3_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        4.854ns  (logic 0.456ns (9.394%)  route 4.398ns (90.606%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y94                                      0.000     0.000 r  system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
    SLICE_X35Y94         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=135, routed)         4.398     4.854    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/reset_n
    OLOGIC_X1Y64         ODDR                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/ODDR_inst/R
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    OLOGIC_X1Y64         ODDR (Setup_oddr_C_R)       -0.798    19.202    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/ODDR_inst
  -------------------------------------------------------------------
                         required time                         19.202    
                         arrival time                          -4.854    
  -------------------------------------------------------------------
                         slack                                 14.348    

Slack (MET) :             14.719ns  (required time - arrival time)
  Source:                 system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/ODDR_inst/CE
                            (falling edge-triggered cell ODDR clocked by clk_out1_system_test_v3_clk_wiz_1_0  {rise@2.083ns fall@12.083ns period=20.000ns})
  Path Group:             clk_out1_system_test_v3_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        4.799ns  (logic 0.642ns (13.378%)  route 4.157ns (86.622%))
  Logic Levels:           1  (LUT2=1)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y92                                      0.000     0.000 r  system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
    SLICE_X34Y92         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[2]/Q
                         net (fo=2, routed)           3.654     4.172    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/free_spi_clk_en
    SLICE_X113Y64        LUT2 (Prop_lut2_I1_O)        0.124     4.296 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/ODDR_inst_i_1/O
                         net (fo=1, routed)           0.503     4.799    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/spi_clk_en
    OLOGIC_X1Y64         ODDR                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/ODDR_inst/CE
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    OLOGIC_X1Y64         ODDR (Setup_oddr_C_CE)      -0.482    19.518    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/ODDR_inst
  -------------------------------------------------------------------
                         required time                         19.518    
                         arrival time                          -4.799    
  -------------------------------------------------------------------
                         slack                                 14.719    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_system_test_v3_clk_wiz_1_0
  To Clock:  clk_out1_system_test_v3_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        0.112ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.112ns  (required time - arrival time)
  Source:                 system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/spi_clk_en_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_test_v3_clk_wiz_1_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/ODDR_inst/CE
                            (falling edge-triggered cell ODDR clocked by clk_out1_system_test_v3_clk_wiz_1_0  {rise@2.083ns fall@12.083ns period=20.000ns})
  Path Group:             clk_out1_system_test_v3_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        1.406ns  (logic 0.642ns (45.661%)  route 0.764ns (54.339%))
  Logic Levels:           1  (LUT2=1)
  Timing Exception:       MaxDelay Path 2.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y64                                     0.000     0.000 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/spi_clk_en_reg_reg/C
    SLICE_X112Y64        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/spi_clk_en_reg_reg/Q
                         net (fo=1, routed)           0.261     0.779    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/spi_clk_en_reg_reg_n_0
    SLICE_X113Y64        LUT2 (Prop_lut2_I0_O)        0.124     0.903 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/ODDR_inst_i_1/O
                         net (fo=1, routed)           0.503     1.406    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/spi_clk_en
    OLOGIC_X1Y64         ODDR                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/ODDR_inst/CE
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    OLOGIC_X1Y64         ODDR (Setup_oddr_C_CE)      -0.482     1.518    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/ODDR_inst
  -------------------------------------------------------------------
                         required time                          1.518    
                         arrival time                          -1.406    
  -------------------------------------------------------------------
                         slack                                  0.112    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out2_system_test_v3_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack       15.741ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.741ns  (required time - arrival time)
  Source:                 system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/mosi_reg_reg/CLR
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_test_v3_clk_wiz_1_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_system_test_v3_clk_wiz_1_0
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        3.854ns  (logic 0.456ns (11.831%)  route 3.398ns (88.169%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y94                                      0.000     0.000 r  system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
    SLICE_X35Y94         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=135, routed)         3.398     3.854    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/reset_n
    SLICE_X113Y84        FDCE                                         f  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/mosi_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X113Y84        FDCE (Recov_fdce_C_CLR)     -0.405    19.595    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/mosi_reg_reg
  -------------------------------------------------------------------
                         required time                         19.595    
                         arrival time                          -3.854    
  -------------------------------------------------------------------
                         slack                                 15.741    

Slack (MET) :             15.912ns  (required time - arrival time)
  Source:                 system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/spi_csn_reg_reg/PRE
                            (rising edge-triggered cell FDPE clocked by clk_out2_system_test_v3_clk_wiz_1_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_system_test_v3_clk_wiz_1_0
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        3.788ns  (logic 0.456ns (12.039%)  route 3.332ns (87.961%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y94                                      0.000     0.000 r  system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
    SLICE_X35Y94         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=135, routed)         3.332     3.788    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/reset_n
    OLOGIC_X1Y98         FDPE                                         f  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/spi_csn_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    OLOGIC_X1Y98         FDPE (Recov_fdpe_C_PRE)     -0.300    19.700    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/spi_csn_reg_reg
  -------------------------------------------------------------------
                         required time                         19.700    
                         arrival time                          -3.788    
  -------------------------------------------------------------------
                         slack                                 15.912    

Slack (MET) :             17.380ns  (required time - arrival time)
  Source:                 system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_out_count_reg[2]/CLR
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_test_v3_clk_wiz_1_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_system_test_v3_clk_wiz_1_0
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        2.215ns  (logic 0.456ns (20.589%)  route 1.759ns (79.411%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y94                                      0.000     0.000 r  system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
    SLICE_X35Y94         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=135, routed)         1.759     2.215    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/reset_n
    SLICE_X41Y90         FDCE                                         f  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_out_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X41Y90         FDCE (Recov_fdce_C_CLR)     -0.405    19.595    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_out_count_reg[2]
  -------------------------------------------------------------------
                         required time                         19.595    
                         arrival time                          -2.215    
  -------------------------------------------------------------------
                         slack                                 17.380    

Slack (MET) :             17.380ns  (required time - arrival time)
  Source:                 system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_out_count_reg[4]/CLR
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_test_v3_clk_wiz_1_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_system_test_v3_clk_wiz_1_0
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        2.215ns  (logic 0.456ns (20.589%)  route 1.759ns (79.411%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y94                                      0.000     0.000 r  system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
    SLICE_X35Y94         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=135, routed)         1.759     2.215    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/reset_n
    SLICE_X41Y90         FDCE                                         f  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_out_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X41Y90         FDCE (Recov_fdce_C_CLR)     -0.405    19.595    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_out_count_reg[4]
  -------------------------------------------------------------------
                         required time                         19.595    
                         arrival time                          -2.215    
  -------------------------------------------------------------------
                         slack                                 17.380    

Slack (MET) :             17.422ns  (required time - arrival time)
  Source:                 system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_out_count_reg[0]/PRE
                            (rising edge-triggered cell FDPE clocked by clk_out2_system_test_v3_clk_wiz_1_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_system_test_v3_clk_wiz_1_0
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        2.219ns  (logic 0.456ns (20.548%)  route 1.763ns (79.452%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y94                                      0.000     0.000 r  system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
    SLICE_X35Y94         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=135, routed)         1.763     2.219    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/reset_n
    SLICE_X40Y90         FDPE                                         f  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_out_count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X40Y90         FDPE (Recov_fdpe_C_PRE)     -0.359    19.641    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_out_count_reg[0]
  -------------------------------------------------------------------
                         required time                         19.641    
                         arrival time                          -2.219    
  -------------------------------------------------------------------
                         slack                                 17.422    

Slack (MET) :             17.422ns  (required time - arrival time)
  Source:                 system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_out_count_reg[1]/PRE
                            (rising edge-triggered cell FDPE clocked by clk_out2_system_test_v3_clk_wiz_1_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_system_test_v3_clk_wiz_1_0
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        2.219ns  (logic 0.456ns (20.548%)  route 1.763ns (79.452%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y94                                      0.000     0.000 r  system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
    SLICE_X35Y94         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=135, routed)         1.763     2.219    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/reset_n
    SLICE_X40Y90         FDPE                                         f  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_out_count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X40Y90         FDPE (Recov_fdpe_C_PRE)     -0.359    19.641    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_out_count_reg[1]
  -------------------------------------------------------------------
                         required time                         19.641    
                         arrival time                          -2.219    
  -------------------------------------------------------------------
                         slack                                 17.422    

Slack (MET) :             17.422ns  (required time - arrival time)
  Source:                 system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_out_count_reg[3]/PRE
                            (rising edge-triggered cell FDPE clocked by clk_out2_system_test_v3_clk_wiz_1_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_system_test_v3_clk_wiz_1_0
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        2.219ns  (logic 0.456ns (20.548%)  route 1.763ns (79.452%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y94                                      0.000     0.000 r  system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
    SLICE_X35Y94         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=135, routed)         1.763     2.219    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/reset_n
    SLICE_X40Y90         FDPE                                         f  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_out_count_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X40Y90         FDPE (Recov_fdpe_C_PRE)     -0.359    19.641    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_out_count_reg[3]
  -------------------------------------------------------------------
                         required time                         19.641    
                         arrival time                          -2.219    
  -------------------------------------------------------------------
                         slack                                 17.422    

Slack (MET) :             17.426ns  (required time - arrival time)
  Source:                 system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_out_count_reg[5]/PRE
                            (rising edge-triggered cell FDPE clocked by clk_out2_system_test_v3_clk_wiz_1_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_system_test_v3_clk_wiz_1_0
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        2.215ns  (logic 0.456ns (20.589%)  route 1.759ns (79.411%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y94                                      0.000     0.000 r  system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
    SLICE_X35Y94         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=135, routed)         1.759     2.215    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/reset_n
    SLICE_X41Y90         FDPE                                         f  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_out_count_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X41Y90         FDPE (Recov_fdpe_C_PRE)     -0.359    19.641    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_out_count_reg[5]
  -------------------------------------------------------------------
                         required time                         19.641    
                         arrival time                          -2.215    
  -------------------------------------------------------------------
                         slack                                 17.426    

Slack (MET) :             17.637ns  (required time - arrival time)
  Source:                 system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[36]/CLR
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_test_v3_clk_wiz_1_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_system_test_v3_clk_wiz_1_0
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        2.044ns  (logic 0.456ns (22.314%)  route 1.588ns (77.686%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y94                                      0.000     0.000 r  system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
    SLICE_X35Y94         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=135, routed)         1.588     2.044    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/reset_n
    SLICE_X38Y88         FDCE                                         f  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[36]/CLR
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X38Y88         FDCE (Recov_fdce_C_CLR)     -0.319    19.681    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[36]
  -------------------------------------------------------------------
                         required time                         19.681    
                         arrival time                          -2.044    
  -------------------------------------------------------------------
                         slack                                 17.637    

Slack (MET) :             17.637ns  (required time - arrival time)
  Source:                 system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[37]/CLR
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_test_v3_clk_wiz_1_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_system_test_v3_clk_wiz_1_0
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        2.044ns  (logic 0.456ns (22.314%)  route 1.588ns (77.686%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y94                                      0.000     0.000 r  system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
    SLICE_X35Y94         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=135, routed)         1.588     2.044    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/reset_n
    SLICE_X38Y88         FDCE                                         f  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[37]/CLR
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X38Y88         FDCE (Recov_fdce_C_CLR)     -0.319    19.681    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[37]
  -------------------------------------------------------------------
                         required time                         19.681    
                         arrival time                          -2.044    
  -------------------------------------------------------------------
                         slack                                 17.637    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clk_out3_system_test_v3_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack       31.724ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.724ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Path Group:             clk_out3_system_test_v3_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.173ns  (logic 0.456ns (38.865%)  route 0.717ns (61.135%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y90                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X63Y90         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.717     1.173    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X63Y93         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X63Y93         FDCE (Setup_fdce_C_D)       -0.103    32.897    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.897    
                         arrival time                          -1.173    
  -------------------------------------------------------------------
                         slack                                 31.724    

Slack (MET) :             31.815ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Path Group:             clk_out3_system_test_v3_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.090ns  (logic 0.456ns (41.851%)  route 0.634ns (58.149%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y89                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X48Y89         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.634     1.090    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X48Y90         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X48Y90         FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -1.090    
  -------------------------------------------------------------------
                         slack                                 31.815    

Slack (MET) :             31.834ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Path Group:             clk_out3_system_test_v3_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.901ns  (logic 0.419ns (46.499%)  route 0.482ns (53.501%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y89                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X48Y89         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.482     0.901    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X48Y90         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X48Y90         FDCE (Setup_fdce_C_D)       -0.265    32.735    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.735    
                         arrival time                          -0.901    
  -------------------------------------------------------------------
                         slack                                 31.834    

Slack (MET) :             31.842ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Path Group:             clk_out3_system_test_v3_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.063ns  (logic 0.456ns (42.903%)  route 0.607ns (57.097%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y91                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X63Y91         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.607     1.063    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X64Y91         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X64Y91         FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -1.063    
  -------------------------------------------------------------------
                         slack                                 31.842    

Slack (MET) :             31.864ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Path Group:             clk_out3_system_test_v3_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.871ns  (logic 0.419ns (48.108%)  route 0.452ns (51.892%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y90                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X60Y90         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.452     0.871    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X64Y91         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X64Y91         FDCE (Setup_fdce_C_D)       -0.265    32.735    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.735    
                         arrival time                          -0.871    
  -------------------------------------------------------------------
                         slack                                 31.864    

Slack (MET) :             31.865ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Path Group:             clk_out3_system_test_v3_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.040ns  (logic 0.456ns (43.833%)  route 0.584ns (56.167%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y89                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X49Y89         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.584     1.040    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X48Y91         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X48Y91         FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -1.040    
  -------------------------------------------------------------------
                         slack                                 31.865    

Slack (MET) :             31.881ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Path Group:             clk_out3_system_test_v3_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.026ns  (logic 0.456ns (44.444%)  route 0.570ns (55.556%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y89                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X48Y89         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.570     1.026    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X48Y90         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X48Y90         FDCE (Setup_fdce_C_D)       -0.093    32.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.907    
                         arrival time                          -1.026    
  -------------------------------------------------------------------
                         slack                                 31.881    

Slack (MET) :             31.958ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Path Group:             clk_out3_system_test_v3_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.949ns  (logic 0.456ns (48.070%)  route 0.493ns (51.930%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y91                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X63Y91         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.493     0.949    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X64Y91         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X64Y91         FDCE (Setup_fdce_C_D)       -0.093    32.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.907    
                         arrival time                          -0.949    
  -------------------------------------------------------------------
                         slack                                 31.958    





---------------------------------------------------------------------------------------------------
From Clock:  spi_clk_buffered
  To Clock:  clk_out3_system_test_v3_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        0.618ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.711ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.618ns  (required time - arrival time)
  Source:                 system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_in_iddr/C
                            (falling edge-triggered cell IDDR clocked by spi_clk_buffered  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][110]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Path Group:             clk_out3_system_test_v3_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk_out3_system_test_v3_clk_wiz_1_0 rise@28.750ns - spi_clk_buffered fall@20.000ns)
  Data Path Delay:        2.185ns  (logic 0.508ns (23.253%)  route 1.677ns (76.747%))
  Logic Levels:           0  
  Clock Path Skew:        -5.501ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 27.190 - 28.750 ) 
    Source Clock Delay      (SCD):    3.941ns = ( 23.941 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.374ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk_buffered fall edge)
                                                     20.000    20.000 f  
    U18                                               0.000    20.000 f  dec_spi_clk (IN)
                         net (fo=0)                   0.000    20.000    dec_spi_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.498    21.498 f  dec_spi_clk_IBUF_inst/O
                         net (fo=2, routed)           0.510    22.008    system_test_v3_i/decoder_top_v3_0/inst/spi_clk_ext
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.031    23.039 f  system_test_v3_i/decoder_top_v3_0/inst/spi_clk_bufr_inst/O
                         net (fo=5, routed)           0.901    23.941    system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_clk_iob
    ILOGIC_X1Y66         IDDR                                         f  system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_in_iddr/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y66         IDDR (Prop_iddr_C_Q2)        0.508    24.449 r  system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_in_iddr/Q2
                         net (fo=3, routed)           1.677    26.125    u_ila_0/inst/ila_core_inst/TRIGGER_I[110]
    SLICE_X98Y50         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][110]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                     28.750    28.750 r  
    H16                                               0.000    28.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000    28.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    30.130 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    31.292    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    23.478 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    25.490    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    25.581 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       1.609    27.190    u_ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X98Y50         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][110]_srl8/CLK
                         clock pessimism              0.000    27.190    
                         clock uncertainty           -0.374    26.816    
    SLICE_X98Y50         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.073    26.743    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][110]_srl8
  -------------------------------------------------------------------
                         required time                         26.743    
                         arrival time                         -26.125    
  -------------------------------------------------------------------
                         slack                                  0.618    

Slack (MET) :             0.807ns  (required time - arrival time)
  Source:                 system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_in_iddr/C
                            (rising edge-triggered cell IDDR clocked by spi_clk_buffered  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][111]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Path Group:             clk_out3_system_test_v3_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk_out3_system_test_v3_clk_wiz_1_0 rise@8.750ns - spi_clk_buffered rise@0.000ns)
  Data Path Delay:        2.171ns  (logic 0.517ns (23.814%)  route 1.654ns (76.186%))
  Logic Levels:           0  
  Clock Path Skew:        -5.501ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 7.190 - 8.750 ) 
    Source Clock Delay      (SCD):    3.941ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.374ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk_buffered rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  dec_spi_clk (IN)
                         net (fo=0)                   0.000     0.000    dec_spi_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  dec_spi_clk_IBUF_inst/O
                         net (fo=2, routed)           0.510     2.008    system_test_v3_i/decoder_top_v3_0/inst/spi_clk_ext
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.031     3.039 r  system_test_v3_i/decoder_top_v3_0/inst/spi_clk_bufr_inst/O
                         net (fo=5, routed)           0.901     3.941    system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_clk_iob
    ILOGIC_X1Y66         IDDR                                         r  system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_in_iddr/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y66         IDDR (Prop_iddr_C_Q1)        0.517     4.458 r  system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_in_iddr/Q1
                         net (fo=3, routed)           1.654     6.112    u_ila_0/inst/ila_core_inst/TRIGGER_I[111]
    SLICE_X98Y50         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][111]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                      8.750     8.750 r  
    H16                                               0.000     8.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     8.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.130 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.292    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     3.478 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     5.490    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.581 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       1.609     7.190    u_ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X98Y50         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][111]_srl8/CLK
                         clock pessimism              0.000     7.190    
                         clock uncertainty           -0.374     6.816    
    SLICE_X98Y50         SRL16E (Setup_srl16e_CLK_D)
                                                      0.103     6.919    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][111]_srl8
  -------------------------------------------------------------------
                         required time                          6.919    
                         arrival time                          -6.112    
  -------------------------------------------------------------------
                         slack                                  0.807    

Slack (MET) :             0.843ns  (required time - arrival time)
  Source:                 system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_in_iddr/C
                            (rising edge-triggered cell IDDR clocked by spi_clk_buffered  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_p_data_metaguard_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Path Group:             clk_out3_system_test_v3_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        2.054ns  (logic 0.517ns (25.174%)  route 1.537ns (74.826%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y66                                      0.000     0.000 r  system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_in_iddr/C
    ILOGIC_X1Y66         IDDR (Prop_iddr_C_Q1)        0.517     0.517 r  system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_in_iddr/Q1
                         net (fo=3, routed)           1.537     2.054    system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_p_data
    SLICE_X102Y49        FDRE                                         r  system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_p_data_metaguard_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X102Y49        FDRE (Setup_fdre_C_D)       -0.103     2.897    system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_p_data_metaguard_reg[0]
  -------------------------------------------------------------------
                         required time                          2.897    
                         arrival time                          -2.054    
  -------------------------------------------------------------------
                         slack                                  0.843    

Slack (MET) :             0.934ns  (required time - arrival time)
  Source:                 system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_in_iddr/C
                            (falling edge-triggered cell IDDR clocked by spi_clk_buffered  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_n_data_metaguard_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Path Group:             clk_out3_system_test_v3_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        1.917ns  (logic 0.508ns (26.501%)  route 1.409ns (73.499%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y66                                      0.000     0.000 f  system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_in_iddr/C
    ILOGIC_X1Y66         IDDR (Prop_iddr_C_Q2)        0.508     0.508 r  system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_in_iddr/Q2
                         net (fo=3, routed)           1.409     1.917    system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_n_data
    SLICE_X103Y53        FDRE                                         r  system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_n_data_metaguard_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X103Y53        FDRE (Setup_fdre_C_D)       -0.149     2.851    system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_n_data_metaguard_reg[0]
  -------------------------------------------------------------------
                         required time                          2.851    
                         arrival time                          -1.917    
  -------------------------------------------------------------------
                         slack                                  0.934    

Slack (MET) :             0.997ns  (required time - arrival time)
  Source:                 system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_in_iddr/C
                            (falling edge-triggered cell IDDR clocked by spi_clk_buffered  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[37].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Path Group:             clk_out3_system_test_v3_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk_out3_system_test_v3_clk_wiz_1_0 rise@28.750ns - spi_clk_buffered fall@20.000ns)
  Data Path Delay:        1.902ns  (logic 0.686ns (36.063%)  route 1.216ns (63.937%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -5.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 27.261 - 28.750 ) 
    Source Clock Delay      (SCD):    3.941ns = ( 23.941 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.374ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk_buffered fall edge)
                                                     20.000    20.000 f  
    U18                                               0.000    20.000 f  dec_spi_clk (IN)
                         net (fo=0)                   0.000    20.000    dec_spi_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.498    21.498 f  dec_spi_clk_IBUF_inst/O
                         net (fo=2, routed)           0.510    22.008    system_test_v3_i/decoder_top_v3_0/inst/spi_clk_ext
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.031    23.039 f  system_test_v3_i/decoder_top_v3_0/inst/spi_clk_bufr_inst/O
                         net (fo=5, routed)           0.901    23.941    system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_clk_iob
    ILOGIC_X1Y66         IDDR                                         f  system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_in_iddr/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y66         IDDR (Prop_iddr_C_Q2)        0.508    24.449 r  system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_in_iddr/Q2
                         net (fo=3, routed)           0.708    25.157    u_ila_0/inst/ila_core_inst/u_trig/U_TM/TRIGGER_I[110]
    SLICE_X111Y66        LUT2 (Prop_lut2_I0_O)        0.178    25.335 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[36].U_M_i_1/O
                         net (fo=4, routed)           0.508    25.843    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[37].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/PROBES_I[0]
    SLICE_X110Y65        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[37].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                     28.750    28.750 r  
    H16                                               0.000    28.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000    28.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    30.130 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    31.292    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    23.478 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    25.490    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    25.581 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       1.680    27.261    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[37].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X110Y65        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[37].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.000    27.261    
                         clock uncertainty           -0.374    26.887    
    SLICE_X110Y65        FDRE (Setup_fdre_C_D)       -0.047    26.840    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[37].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                         26.840    
                         arrival time                         -25.843    
  -------------------------------------------------------------------
                         slack                                  0.997    

Slack (MET) :             1.076ns  (required time - arrival time)
  Source:                 system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_in_iddr/C
                            (rising edge-triggered cell IDDR clocked by spi_clk_buffered  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[42].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Path Group:             clk_out3_system_test_v3_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk_out3_system_test_v3_clk_wiz_1_0 rise@8.750ns - spi_clk_buffered rise@0.000ns)
  Data Path Delay:        1.808ns  (logic 0.697ns (38.546%)  route 1.111ns (61.454%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -5.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 7.260 - 8.750 ) 
    Source Clock Delay      (SCD):    3.941ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.374ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk_buffered rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  dec_spi_clk (IN)
                         net (fo=0)                   0.000     0.000    dec_spi_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  dec_spi_clk_IBUF_inst/O
                         net (fo=2, routed)           0.510     2.008    system_test_v3_i/decoder_top_v3_0/inst/spi_clk_ext
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.031     3.039 r  system_test_v3_i/decoder_top_v3_0/inst/spi_clk_bufr_inst/O
                         net (fo=5, routed)           0.901     3.941    system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_clk_iob
    ILOGIC_X1Y66         IDDR                                         r  system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_in_iddr/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y66         IDDR (Prop_iddr_C_Q1)        0.517     4.458 r  system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_in_iddr/Q1
                         net (fo=3, routed)           0.720     5.178    u_ila_0/inst/ila_core_inst/u_trig/U_TM/TRIGGER_I[111]
    SLICE_X110Y66        LUT2 (Prop_lut2_I0_O)        0.180     5.358 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[40].U_M_i_1/O
                         net (fo=4, routed)           0.391     5.749    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[42].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/PROBES_I[0]
    SLICE_X110Y66        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[42].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                      8.750     8.750 r  
    H16                                               0.000     8.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     8.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.130 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.292    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     3.478 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     5.490    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.581 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       1.679     7.260    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[42].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X110Y66        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[42].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.000     7.260    
                         clock uncertainty           -0.374     6.886    
    SLICE_X110Y66        FDRE (Setup_fdre_C_D)       -0.061     6.825    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[42].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                          6.825    
                         arrival time                          -5.749    
  -------------------------------------------------------------------
                         slack                                  1.076    

Slack (MET) :             1.096ns  (required time - arrival time)
  Source:                 system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_in_iddr/C
                            (rising edge-triggered cell IDDR clocked by spi_clk_buffered  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[41].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Path Group:             clk_out3_system_test_v3_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk_out3_system_test_v3_clk_wiz_1_0 rise@8.750ns - spi_clk_buffered rise@0.000ns)
  Data Path Delay:        1.769ns  (logic 0.697ns (39.407%)  route 1.072ns (60.593%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -5.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 7.260 - 8.750 ) 
    Source Clock Delay      (SCD):    3.941ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.374ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk_buffered rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  dec_spi_clk (IN)
                         net (fo=0)                   0.000     0.000    dec_spi_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  dec_spi_clk_IBUF_inst/O
                         net (fo=2, routed)           0.510     2.008    system_test_v3_i/decoder_top_v3_0/inst/spi_clk_ext
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.031     3.039 r  system_test_v3_i/decoder_top_v3_0/inst/spi_clk_bufr_inst/O
                         net (fo=5, routed)           0.901     3.941    system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_clk_iob
    ILOGIC_X1Y66         IDDR                                         r  system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_in_iddr/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y66         IDDR (Prop_iddr_C_Q1)        0.517     4.458 r  system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_in_iddr/Q1
                         net (fo=3, routed)           0.720     5.178    u_ila_0/inst/ila_core_inst/u_trig/U_TM/TRIGGER_I[111]
    SLICE_X110Y66        LUT2 (Prop_lut2_I0_O)        0.180     5.358 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[40].U_M_i_1/O
                         net (fo=4, routed)           0.351     5.709    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[41].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/PROBES_I[0]
    SLICE_X110Y66        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[41].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                      8.750     8.750 r  
    H16                                               0.000     8.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     8.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.130 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.292    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     3.478 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     5.490    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.581 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       1.679     7.260    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[41].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X110Y66        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[41].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.000     7.260    
                         clock uncertainty           -0.374     6.886    
    SLICE_X110Y66        FDRE (Setup_fdre_C_D)       -0.081     6.805    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[41].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                          6.805    
                         arrival time                          -5.709    
  -------------------------------------------------------------------
                         slack                                  1.096    

Slack (MET) :             1.097ns  (required time - arrival time)
  Source:                 system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_in_iddr/C
                            (falling edge-triggered cell IDDR clocked by spi_clk_buffered  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[38].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Path Group:             clk_out3_system_test_v3_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk_out3_system_test_v3_clk_wiz_1_0 rise@28.750ns - spi_clk_buffered fall@20.000ns)
  Data Path Delay:        1.786ns  (logic 0.686ns (38.410%)  route 1.100ns (61.590%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -5.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 27.260 - 28.750 ) 
    Source Clock Delay      (SCD):    3.941ns = ( 23.941 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.374ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk_buffered fall edge)
                                                     20.000    20.000 f  
    U18                                               0.000    20.000 f  dec_spi_clk (IN)
                         net (fo=0)                   0.000    20.000    dec_spi_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.498    21.498 f  dec_spi_clk_IBUF_inst/O
                         net (fo=2, routed)           0.510    22.008    system_test_v3_i/decoder_top_v3_0/inst/spi_clk_ext
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.031    23.039 f  system_test_v3_i/decoder_top_v3_0/inst/spi_clk_bufr_inst/O
                         net (fo=5, routed)           0.901    23.941    system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_clk_iob
    ILOGIC_X1Y66         IDDR                                         f  system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_in_iddr/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y66         IDDR (Prop_iddr_C_Q2)        0.508    24.449 r  system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_in_iddr/Q2
                         net (fo=3, routed)           0.708    25.157    u_ila_0/inst/ila_core_inst/u_trig/U_TM/TRIGGER_I[110]
    SLICE_X111Y66        LUT2 (Prop_lut2_I0_O)        0.178    25.335 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[36].U_M_i_1/O
                         net (fo=4, routed)           0.392    25.727    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[38].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/PROBES_I[0]
    SLICE_X111Y66        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[38].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                     28.750    28.750 r  
    H16                                               0.000    28.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000    28.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    30.130 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    31.292    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    23.478 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    25.490    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    25.581 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       1.679    27.260    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[38].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X111Y66        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[38].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.000    27.260    
                         clock uncertainty           -0.374    26.886    
    SLICE_X111Y66        FDRE (Setup_fdre_C_D)       -0.062    26.824    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[38].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                         26.824    
                         arrival time                         -25.727    
  -------------------------------------------------------------------
                         slack                                  1.097    

Slack (MET) :             1.104ns  (required time - arrival time)
  Source:                 system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_in_iddr/C
                            (rising edge-triggered cell IDDR clocked by spi_clk_buffered  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[40].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Path Group:             clk_out3_system_test_v3_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk_out3_system_test_v3_clk_wiz_1_0 rise@8.750ns - spi_clk_buffered rise@0.000ns)
  Data Path Delay:        1.775ns  (logic 0.697ns (39.277%)  route 1.078ns (60.723%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -5.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 7.260 - 8.750 ) 
    Source Clock Delay      (SCD):    3.941ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.374ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk_buffered rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  dec_spi_clk (IN)
                         net (fo=0)                   0.000     0.000    dec_spi_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  dec_spi_clk_IBUF_inst/O
                         net (fo=2, routed)           0.510     2.008    system_test_v3_i/decoder_top_v3_0/inst/spi_clk_ext
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.031     3.039 r  system_test_v3_i/decoder_top_v3_0/inst/spi_clk_bufr_inst/O
                         net (fo=5, routed)           0.901     3.941    system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_clk_iob
    ILOGIC_X1Y66         IDDR                                         r  system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_in_iddr/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y66         IDDR (Prop_iddr_C_Q1)        0.517     4.458 r  system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_in_iddr/Q1
                         net (fo=3, routed)           0.720     5.178    u_ila_0/inst/ila_core_inst/u_trig/U_TM/TRIGGER_I[111]
    SLICE_X110Y66        LUT2 (Prop_lut2_I0_O)        0.180     5.358 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[40].U_M_i_1/O
                         net (fo=4, routed)           0.357     5.715    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[40].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/PROBES_I[0]
    SLICE_X110Y66        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[40].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                      8.750     8.750 r  
    H16                                               0.000     8.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     8.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.130 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.292    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     3.478 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     5.490    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.581 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       1.679     7.260    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[40].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X110Y66        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[40].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.000     7.260    
                         clock uncertainty           -0.374     6.886    
    SLICE_X110Y66        FDRE (Setup_fdre_C_D)       -0.067     6.819    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[40].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                          6.819    
                         arrival time                          -5.715    
  -------------------------------------------------------------------
                         slack                                  1.104    

Slack (MET) :             1.123ns  (required time - arrival time)
  Source:                 system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_in_iddr/C
                            (falling edge-triggered cell IDDR clocked by spi_clk_buffered  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[36].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Path Group:             clk_out3_system_test_v3_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk_out3_system_test_v3_clk_wiz_1_0 rise@28.750ns - spi_clk_buffered fall@20.000ns)
  Data Path Delay:        1.755ns  (logic 0.686ns (39.077%)  route 1.069ns (60.922%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -5.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 27.260 - 28.750 ) 
    Source Clock Delay      (SCD):    3.941ns = ( 23.941 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.374ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk_buffered fall edge)
                                                     20.000    20.000 f  
    U18                                               0.000    20.000 f  dec_spi_clk (IN)
                         net (fo=0)                   0.000    20.000    dec_spi_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.498    21.498 f  dec_spi_clk_IBUF_inst/O
                         net (fo=2, routed)           0.510    22.008    system_test_v3_i/decoder_top_v3_0/inst/spi_clk_ext
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.031    23.039 f  system_test_v3_i/decoder_top_v3_0/inst/spi_clk_bufr_inst/O
                         net (fo=5, routed)           0.901    23.941    system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_clk_iob
    ILOGIC_X1Y66         IDDR                                         f  system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_in_iddr/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y66         IDDR (Prop_iddr_C_Q2)        0.508    24.449 r  system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_in_iddr/Q2
                         net (fo=3, routed)           0.708    25.157    u_ila_0/inst/ila_core_inst/u_trig/U_TM/TRIGGER_I[110]
    SLICE_X111Y66        LUT2 (Prop_lut2_I0_O)        0.178    25.335 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[36].U_M_i_1/O
                         net (fo=4, routed)           0.361    25.696    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[36].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/PROBES_I[0]
    SLICE_X111Y66        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[36].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                     28.750    28.750 r  
    H16                                               0.000    28.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000    28.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    30.130 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    31.292    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    23.478 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    25.490    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    25.581 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       1.679    27.260    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[36].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X111Y66        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[36].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.000    27.260    
                         clock uncertainty           -0.374    26.886    
    SLICE_X111Y66        FDRE (Setup_fdre_C_D)       -0.067    26.819    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[36].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                         26.819    
                         arrival time                         -25.696    
  -------------------------------------------------------------------
                         slack                                  1.123    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.711ns  (arrival time - required time)
  Source:                 system_test_v3_i/decoder_top_v3_0/inst/spi_clk_bufr_inst/O
                            (clock source 'spi_clk_buffered'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][108]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Path Group:             clk_out3_system_test_v3_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk_out3_system_test_v3_clk_wiz_1_0 rise@18.750ns - spi_clk_buffered fall@20.000ns)
  Data Path Delay:        0.349ns  (logic 0.000ns (0.000%)  route 0.349ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -1.603ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns = ( 17.889 - 18.750 ) 
    Source Clock Delay      (SCD):    0.742ns = ( 20.742 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.374ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk_buffered fall edge)
                                                     20.000    20.000 f  
    U18                                               0.000    20.000 f  dec_spi_clk (IN)
                         net (fo=0)                   0.000    20.000    dec_spi_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266    20.266 f  dec_spi_clk_IBUF_inst/O
                         net (fo=2, routed)           0.206    20.472    system_test_v3_i/decoder_top_v3_0/inst/spi_clk_ext
  -------------------------------------------------------------------    -------------------
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.270    20.742 f  system_test_v3_i/decoder_top_v3_0/inst/spi_clk_bufr_inst/O
                         net (fo=5, routed)           0.349    21.091    u_ila_0/inst/ila_core_inst/TRIGGER_I[108]
    SLICE_X98Y50         SRL16E                                       f  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][108]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                     18.750    18.750 r  
    H16                                               0.000    18.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000    18.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406    19.156 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    19.636    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    16.229 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    16.981    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    17.010 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       0.879    17.889    u_ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X98Y50         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][108]_srl8/CLK
                         clock pessimism              0.000    17.889    
                         clock uncertainty            0.374    18.263    
    SLICE_X98Y50         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    18.380    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][108]_srl8
  -------------------------------------------------------------------
                         required time                        -18.380    
                         arrival time                          21.091    
  -------------------------------------------------------------------
                         slack                                  2.711    

Slack (MET) :             3.136ns  (arrival time - required time)
  Source:                 system_test_v3_i/decoder_top_v3_0/inst/spi_clk_bufr_inst/O
                            (clock source 'spi_clk_buffered'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[30].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Path Group:             clk_out3_system_test_v3_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk_out3_system_test_v3_clk_wiz_1_0 rise@18.750ns - spi_clk_buffered fall@20.000ns)
  Data Path Delay:        0.703ns  (logic 0.045ns (6.404%)  route 0.658ns (93.596%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.616ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns = ( 17.876 - 18.750 ) 
    Source Clock Delay      (SCD):    0.742ns = ( 20.742 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.374ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk_buffered fall edge)
                                                     20.000    20.000 f  
    U18                                               0.000    20.000 f  dec_spi_clk (IN)
                         net (fo=0)                   0.000    20.000    dec_spi_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266    20.266 f  dec_spi_clk_IBUF_inst/O
                         net (fo=2, routed)           0.206    20.472    system_test_v3_i/decoder_top_v3_0/inst/spi_clk_ext
  -------------------------------------------------------------------    -------------------
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.270    20.742 f  system_test_v3_i/decoder_top_v3_0/inst/spi_clk_bufr_inst/O
                         net (fo=5, routed)           0.419    21.161    u_ila_0/inst/ila_core_inst/u_trig/U_TM/TRIGGER_I[108]
    SLICE_X99Y69         LUT2 (Prop_lut2_I0_O)        0.045    21.206 f  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M_i_1/O
                         net (fo=4, routed)           0.239    21.445    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[30].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/PROBES_I[0]
    SLICE_X90Y69         FDRE                                         f  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[30].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                     18.750    18.750 r  
    H16                                               0.000    18.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000    18.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406    19.156 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    19.636    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    16.229 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    16.981    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    17.010 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       0.866    17.876    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[30].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X90Y69         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[30].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.000    17.876    
                         clock uncertainty            0.374    18.250    
    SLICE_X90Y69         FDRE (Hold_fdre_C_D)         0.059    18.309    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[30].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                        -18.309    
                         arrival time                          21.445    
  -------------------------------------------------------------------
                         slack                                  3.136    

Slack (MET) :             3.178ns  (arrival time - required time)
  Source:                 system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_in_iddr/C
                            (falling edge-triggered cell IDDR clocked by spi_clk_buffered  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[39].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Path Group:             clk_out3_system_test_v3_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk_out3_system_test_v3_clk_wiz_1_0 rise@18.750ns - spi_clk_buffered fall@20.000ns)
  Data Path Delay:        0.548ns  (logic 0.249ns (45.414%)  route 0.299ns (54.587%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.846ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns = ( 17.911 - 18.750 ) 
    Source Clock Delay      (SCD):    1.007ns = ( 21.007 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.374ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk_buffered fall edge)
                                                     20.000    20.000 f  
    U18                                               0.000    20.000 f  dec_spi_clk (IN)
                         net (fo=0)                   0.000    20.000    dec_spi_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266    20.266 f  dec_spi_clk_IBUF_inst/O
                         net (fo=2, routed)           0.206    20.472    system_test_v3_i/decoder_top_v3_0/inst/spi_clk_ext
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.270    20.742 f  system_test_v3_i/decoder_top_v3_0/inst/spi_clk_bufr_inst/O
                         net (fo=5, routed)           0.265    21.007    system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_clk_iob
    ILOGIC_X1Y66         IDDR                                         f  system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_in_iddr/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y66         IDDR (Prop_iddr_C_Q2)        0.179    21.186 r  system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_in_iddr/Q2
                         net (fo=3, routed)           0.299    21.485    u_ila_0/inst/ila_core_inst/u_trig/U_TM/TRIGGER_I[110]
    SLICE_X111Y66        LUT2 (Prop_lut2_I0_O)        0.070    21.555 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[36].U_M_i_1/O
                         net (fo=4, routed)           0.000    21.555    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[39].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/PROBES_I[0]
    SLICE_X111Y66        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[39].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                     18.750    18.750 r  
    H16                                               0.000    18.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000    18.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406    19.156 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    19.636    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    16.229 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    16.981    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    17.010 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       0.901    17.911    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[39].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X111Y66        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[39].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.000    17.911    
                         clock uncertainty            0.374    18.285    
    SLICE_X111Y66        FDRE (Hold_fdre_C_D)         0.092    18.377    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[39].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                        -18.377    
                         arrival time                          21.555    
  -------------------------------------------------------------------
                         slack                                  3.178    

Slack (MET) :             3.190ns  (arrival time - required time)
  Source:                 system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_in_iddr/C
                            (rising edge-triggered cell IDDR clocked by spi_clk_buffered  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[43].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Path Group:             clk_out3_system_test_v3_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk_out3_system_test_v3_clk_wiz_1_0 rise@38.750ns - spi_clk_buffered rise@40.000ns)
  Data Path Delay:        0.560ns  (logic 0.250ns (44.623%)  route 0.310ns (55.377%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.846ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns = ( 37.911 - 38.750 ) 
    Source Clock Delay      (SCD):    1.007ns = ( 41.007 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.374ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk_buffered rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  dec_spi_clk (IN)
                         net (fo=0)                   0.000    40.000    dec_spi_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266    40.266 r  dec_spi_clk_IBUF_inst/O
                         net (fo=2, routed)           0.206    40.472    system_test_v3_i/decoder_top_v3_0/inst/spi_clk_ext
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.270    40.742 r  system_test_v3_i/decoder_top_v3_0/inst/spi_clk_bufr_inst/O
                         net (fo=5, routed)           0.265    41.007    system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_clk_iob
    ILOGIC_X1Y66         IDDR                                         r  system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_in_iddr/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y66         IDDR (Prop_iddr_C_Q1)        0.180    41.187 r  system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_in_iddr/Q1
                         net (fo=3, routed)           0.310    41.497    u_ila_0/inst/ila_core_inst/u_trig/U_TM/TRIGGER_I[111]
    SLICE_X110Y66        LUT2 (Prop_lut2_I0_O)        0.070    41.567 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[40].U_M_i_1/O
                         net (fo=4, routed)           0.000    41.567    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[43].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/PROBES_I[0]
    SLICE_X110Y66        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[43].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                     38.750    38.750 r  
    H16                                               0.000    38.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000    38.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406    39.156 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    39.636    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    36.229 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    36.981    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    37.010 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       0.901    37.911    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[43].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X110Y66        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[43].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.000    37.911    
                         clock uncertainty            0.374    38.285    
    SLICE_X110Y66        FDRE (Hold_fdre_C_D)         0.092    38.377    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[43].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                        -38.377    
                         arrival time                          41.567    
  -------------------------------------------------------------------
                         slack                                  3.190    

Slack (MET) :             3.214ns  (arrival time - required time)
  Source:                 system_test_v3_i/decoder_top_v3_0/inst/spi_clk_bufr_inst/O
                            (clock source 'spi_clk_buffered'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[29].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Path Group:             clk_out3_system_test_v3_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk_out3_system_test_v3_clk_wiz_1_0 rise@18.750ns - spi_clk_buffered fall@20.000ns)
  Data Path Delay:        0.771ns  (logic 0.045ns (5.834%)  route 0.726ns (94.167%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.622ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns = ( 17.870 - 18.750 ) 
    Source Clock Delay      (SCD):    0.742ns = ( 20.742 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.374ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk_buffered fall edge)
                                                     20.000    20.000 f  
    U18                                               0.000    20.000 f  dec_spi_clk (IN)
                         net (fo=0)                   0.000    20.000    dec_spi_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266    20.266 f  dec_spi_clk_IBUF_inst/O
                         net (fo=2, routed)           0.206    20.472    system_test_v3_i/decoder_top_v3_0/inst/spi_clk_ext
  -------------------------------------------------------------------    -------------------
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.270    20.742 f  system_test_v3_i/decoder_top_v3_0/inst/spi_clk_bufr_inst/O
                         net (fo=5, routed)           0.419    21.161    u_ila_0/inst/ila_core_inst/u_trig/U_TM/TRIGGER_I[108]
    SLICE_X99Y69         LUT2 (Prop_lut2_I0_O)        0.045    21.206 f  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M_i_1/O
                         net (fo=4, routed)           0.308    21.513    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[29].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/PROBES_I[0]
    SLICE_X93Y74         FDRE                                         f  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[29].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                     18.750    18.750 r  
    H16                                               0.000    18.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000    18.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406    19.156 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    19.636    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    16.229 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    16.981    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    17.010 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       0.860    17.870    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[29].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X93Y74         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[29].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.000    17.870    
                         clock uncertainty            0.374    18.244    
    SLICE_X93Y74         FDRE (Hold_fdre_C_D)         0.055    18.299    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[29].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                        -18.299    
                         arrival time                          21.513    
  -------------------------------------------------------------------
                         slack                                  3.214    

Slack (MET) :             3.228ns  (arrival time - required time)
  Source:                 system_test_v3_i/decoder_top_v3_0/inst/spi_clk_bufr_inst/O
                            (clock source 'spi_clk_buffered'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Path Group:             clk_out3_system_test_v3_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk_out3_system_test_v3_clk_wiz_1_0 rise@18.750ns - spi_clk_buffered fall@20.000ns)
  Data Path Delay:        0.800ns  (logic 0.045ns (5.628%)  route 0.755ns (94.372%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.618ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns = ( 17.874 - 18.750 ) 
    Source Clock Delay      (SCD):    0.742ns = ( 20.742 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.374ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk_buffered fall edge)
                                                     20.000    20.000 f  
    U18                                               0.000    20.000 f  dec_spi_clk (IN)
                         net (fo=0)                   0.000    20.000    dec_spi_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266    20.266 f  dec_spi_clk_IBUF_inst/O
                         net (fo=2, routed)           0.206    20.472    system_test_v3_i/decoder_top_v3_0/inst/spi_clk_ext
  -------------------------------------------------------------------    -------------------
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.270    20.742 f  system_test_v3_i/decoder_top_v3_0/inst/spi_clk_bufr_inst/O
                         net (fo=5, routed)           0.419    21.161    u_ila_0/inst/ila_core_inst/u_trig/U_TM/TRIGGER_I[108]
    SLICE_X99Y69         LUT2 (Prop_lut2_I0_O)        0.045    21.206 f  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M_i_1/O
                         net (fo=4, routed)           0.336    21.542    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/PROBES_I[0]
    SLICE_X93Y71         FDRE                                         f  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                     18.750    18.750 r  
    H16                                               0.000    18.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000    18.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406    19.156 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    19.636    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    16.229 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    16.981    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    17.010 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       0.864    17.874    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X93Y71         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.000    17.874    
                         clock uncertainty            0.374    18.248    
    SLICE_X93Y71         FDRE (Hold_fdre_C_D)         0.066    18.314    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                        -18.314    
                         arrival time                          21.542    
  -------------------------------------------------------------------
                         slack                                  3.228    

Slack (MET) :             3.298ns  (arrival time - required time)
  Source:                 system_test_v3_i/decoder_top_v3_0/inst/spi_clk_bufr_inst/O
                            (clock source 'spi_clk_buffered'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[31].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Path Group:             clk_out3_system_test_v3_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk_out3_system_test_v3_clk_wiz_1_0 rise@18.750ns - spi_clk_buffered fall@20.000ns)
  Data Path Delay:        0.850ns  (logic 0.045ns (5.291%)  route 0.805ns (94.709%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.622ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns = ( 17.870 - 18.750 ) 
    Source Clock Delay      (SCD):    0.742ns = ( 20.742 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.374ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk_buffered fall edge)
                                                     20.000    20.000 f  
    U18                                               0.000    20.000 f  dec_spi_clk (IN)
                         net (fo=0)                   0.000    20.000    dec_spi_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266    20.266 f  dec_spi_clk_IBUF_inst/O
                         net (fo=2, routed)           0.206    20.472    system_test_v3_i/decoder_top_v3_0/inst/spi_clk_ext
  -------------------------------------------------------------------    -------------------
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.270    20.742 f  system_test_v3_i/decoder_top_v3_0/inst/spi_clk_bufr_inst/O
                         net (fo=5, routed)           0.419    21.161    u_ila_0/inst/ila_core_inst/u_trig/U_TM/TRIGGER_I[108]
    SLICE_X99Y69         LUT2 (Prop_lut2_I0_O)        0.045    21.206 f  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M_i_1/O
                         net (fo=4, routed)           0.387    21.593    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[31].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/PROBES_I[0]
    SLICE_X93Y74         FDRE                                         f  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[31].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                     18.750    18.750 r  
    H16                                               0.000    18.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000    18.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406    19.156 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    19.636    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    16.229 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    16.981    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    17.010 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       0.860    17.870    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[31].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X93Y74         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[31].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.000    17.870    
                         clock uncertainty            0.374    18.244    
    SLICE_X93Y74         FDRE (Hold_fdre_C_D)         0.051    18.295    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[31].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                        -18.295    
                         arrival time                          21.593    
  -------------------------------------------------------------------
                         slack                                  3.298    

Slack (MET) :             3.328ns  (arrival time - required time)
  Source:                 system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_in_iddr/C
                            (falling edge-triggered cell IDDR clocked by spi_clk_buffered  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[38].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Path Group:             clk_out3_system_test_v3_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk_out3_system_test_v3_clk_wiz_1_0 rise@18.750ns - spi_clk_buffered fall@20.000ns)
  Data Path Delay:        0.677ns  (logic 0.249ns (36.780%)  route 0.428ns (63.221%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.846ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns = ( 17.911 - 18.750 ) 
    Source Clock Delay      (SCD):    1.007ns = ( 21.007 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.374ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk_buffered fall edge)
                                                     20.000    20.000 f  
    U18                                               0.000    20.000 f  dec_spi_clk (IN)
                         net (fo=0)                   0.000    20.000    dec_spi_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266    20.266 f  dec_spi_clk_IBUF_inst/O
                         net (fo=2, routed)           0.206    20.472    system_test_v3_i/decoder_top_v3_0/inst/spi_clk_ext
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.270    20.742 f  system_test_v3_i/decoder_top_v3_0/inst/spi_clk_bufr_inst/O
                         net (fo=5, routed)           0.265    21.007    system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_clk_iob
    ILOGIC_X1Y66         IDDR                                         f  system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_in_iddr/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y66         IDDR (Prop_iddr_C_Q2)        0.179    21.186 r  system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_in_iddr/Q2
                         net (fo=3, routed)           0.299    21.485    u_ila_0/inst/ila_core_inst/u_trig/U_TM/TRIGGER_I[110]
    SLICE_X111Y66        LUT2 (Prop_lut2_I0_O)        0.070    21.555 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[36].U_M_i_1/O
                         net (fo=4, routed)           0.129    21.684    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[38].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/PROBES_I[0]
    SLICE_X111Y66        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[38].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                     18.750    18.750 r  
    H16                                               0.000    18.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000    18.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406    19.156 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    19.636    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    16.229 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    16.981    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    17.010 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       0.901    17.911    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[38].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X111Y66        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[38].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.000    17.911    
                         clock uncertainty            0.374    18.285    
    SLICE_X111Y66        FDRE (Hold_fdre_C_D)         0.071    18.356    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[38].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                        -18.356    
                         arrival time                          21.684    
  -------------------------------------------------------------------
                         slack                                  3.328    

Slack (MET) :             3.334ns  (arrival time - required time)
  Source:                 system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_in_iddr/C
                            (falling edge-triggered cell IDDR clocked by spi_clk_buffered  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[36].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Path Group:             clk_out3_system_test_v3_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk_out3_system_test_v3_clk_wiz_1_0 rise@18.750ns - spi_clk_buffered fall@20.000ns)
  Data Path Delay:        0.682ns  (logic 0.249ns (36.484%)  route 0.433ns (63.516%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.846ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns = ( 17.911 - 18.750 ) 
    Source Clock Delay      (SCD):    1.007ns = ( 21.007 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.374ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk_buffered fall edge)
                                                     20.000    20.000 f  
    U18                                               0.000    20.000 f  dec_spi_clk (IN)
                         net (fo=0)                   0.000    20.000    dec_spi_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266    20.266 f  dec_spi_clk_IBUF_inst/O
                         net (fo=2, routed)           0.206    20.472    system_test_v3_i/decoder_top_v3_0/inst/spi_clk_ext
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.270    20.742 f  system_test_v3_i/decoder_top_v3_0/inst/spi_clk_bufr_inst/O
                         net (fo=5, routed)           0.265    21.007    system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_clk_iob
    ILOGIC_X1Y66         IDDR                                         f  system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_in_iddr/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y66         IDDR (Prop_iddr_C_Q2)        0.179    21.186 r  system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_in_iddr/Q2
                         net (fo=3, routed)           0.299    21.485    u_ila_0/inst/ila_core_inst/u_trig/U_TM/TRIGGER_I[110]
    SLICE_X111Y66        LUT2 (Prop_lut2_I0_O)        0.070    21.555 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[36].U_M_i_1/O
                         net (fo=4, routed)           0.134    21.690    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[36].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/PROBES_I[0]
    SLICE_X111Y66        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[36].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                     18.750    18.750 r  
    H16                                               0.000    18.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000    18.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406    19.156 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    19.636    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    16.229 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    16.981    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    17.010 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       0.901    17.911    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[36].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X111Y66        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[36].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.000    17.911    
                         clock uncertainty            0.374    18.285    
    SLICE_X111Y66        FDRE (Hold_fdre_C_D)         0.070    18.355    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[36].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                        -18.355    
                         arrival time                          21.690    
  -------------------------------------------------------------------
                         slack                                  3.334    

Slack (MET) :             3.340ns  (arrival time - required time)
  Source:                 system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_in_iddr/C
                            (rising edge-triggered cell IDDR clocked by spi_clk_buffered  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[42].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Path Group:             clk_out3_system_test_v3_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk_out3_system_test_v3_clk_wiz_1_0 rise@38.750ns - spi_clk_buffered rise@40.000ns)
  Data Path Delay:        0.688ns  (logic 0.250ns (36.325%)  route 0.438ns (63.675%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.846ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns = ( 37.911 - 38.750 ) 
    Source Clock Delay      (SCD):    1.007ns = ( 41.007 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.374ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk_buffered rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  dec_spi_clk (IN)
                         net (fo=0)                   0.000    40.000    dec_spi_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266    40.266 r  dec_spi_clk_IBUF_inst/O
                         net (fo=2, routed)           0.206    40.472    system_test_v3_i/decoder_top_v3_0/inst/spi_clk_ext
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.270    40.742 r  system_test_v3_i/decoder_top_v3_0/inst/spi_clk_bufr_inst/O
                         net (fo=5, routed)           0.265    41.007    system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_clk_iob
    ILOGIC_X1Y66         IDDR                                         r  system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_in_iddr/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y66         IDDR (Prop_iddr_C_Q1)        0.180    41.187 r  system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_in_iddr/Q1
                         net (fo=3, routed)           0.310    41.497    u_ila_0/inst/ila_core_inst/u_trig/U_TM/TRIGGER_I[111]
    SLICE_X110Y66        LUT2 (Prop_lut2_I0_O)        0.070    41.567 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[40].U_M_i_1/O
                         net (fo=4, routed)           0.128    41.695    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[42].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/PROBES_I[0]
    SLICE_X110Y66        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[42].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                     38.750    38.750 r  
    H16                                               0.000    38.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000    38.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406    39.156 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    39.636    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    36.229 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    36.981    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    37.010 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       0.901    37.911    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[42].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X110Y66        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[42].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.000    37.911    
                         clock uncertainty            0.374    38.285    
    SLICE_X110Y66        FDRE (Hold_fdre_C_D)         0.070    38.355    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[42].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                        -38.355    
                         arrival time                          41.695    
  -------------------------------------------------------------------
                         slack                                  3.340    





---------------------------------------------------------------------------------------------------
From Clock:  input port clock
  To Clock:  clk_out4_system_test_v3_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        0.638ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.638ns  (required time - arrival time)
  Source:                 axi_spi_miso
                            (input port)
  Destination:            system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_system_test_v3_clk_wiz_1_0  {rise@6.667ns fall@16.667ns period=20.000ns})
  Path Group:             clk_out4_system_test_v3_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        2.346ns  (logic 1.589ns (67.708%)  route 0.758ns (32.292%))
  Logic Levels:           1  (IBUF=1)
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y14                                               0.000     0.000 r  axi_spi_miso (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_miso
    Y14                  IBUF (Prop_ibuf_I_O)         1.589     1.589 r  axi_spi_miso_IBUF_inst/O
                         net (fo=1, routed)           0.758     2.346    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/spi_miso
    SLICE_X112Y83        FDCE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X112Y83        FDCE (Setup_fdce_C_D)       -0.016     2.984    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          2.984    
                         arrival time                          -2.346    
  -------------------------------------------------------------------
                         slack                                  0.638    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out4_system_test_v3_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack       14.687ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.687ns  (required time - arrival time)
  Source:                 system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/fb_delay_val_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out4_system_test_v3_clk_wiz_1_0  {rise@6.667ns fall@16.667ns period=20.000ns})
  Path Group:             clk_out4_system_test_v3_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        5.144ns  (logic 0.704ns (13.686%)  route 4.440ns (86.314%))
  Logic Levels:           2  (LUT6=2)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y89                                      0.000     0.000 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/fb_delay_val_reg_reg[1]/C
    SLICE_X39Y89         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/fb_delay_val_reg_reg[1]/Q
                         net (fo=2, routed)           1.005     1.461    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/fb_delay_val_reg[1]
    SLICE_X40Y89         LUT6 (Prop_lut6_I2_O)        0.124     1.585 f  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_5/O
                         net (fo=2, routed)           0.606     2.191    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_5_n_0
    SLICE_X39Y90         LUT6 (Prop_lut6_I2_O)        0.124     2.315 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_1/O
                         net (fo=32, routed)          2.829     5.144    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_en
    SLICE_X112Y83        FDCE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X112Y83        FDCE (Setup_fdce_C_CE)      -0.169    19.831    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         19.831    
                         arrival time                          -5.144    
  -------------------------------------------------------------------
                         slack                                 14.687    

Slack (MET) :             15.923ns  (required time - arrival time)
  Source:                 system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[0]/CLR
                            (rising edge-triggered cell FDCE clocked by clk_out4_system_test_v3_clk_wiz_1_0  {rise@6.667ns fall@16.667ns period=20.000ns})
  Path Group:             clk_out4_system_test_v3_clk_wiz_1_0
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        3.716ns  (logic 0.456ns (12.272%)  route 3.260ns (87.728%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y94                                      0.000     0.000 r  system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
    SLICE_X35Y94         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=135, routed)         3.260     3.716    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/reset_n
    SLICE_X112Y83        FDCE                                         f  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X112Y83        FDCE (Recov_fdce_C_CLR)     -0.361    19.639    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         19.639    
                         arrival time                          -3.716    
  -------------------------------------------------------------------
                         slack                                 15.923    

Slack (MET) :             16.589ns  (required time - arrival time)
  Source:                 system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/fb_delay_val_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[1]/CE
                            (falling edge-triggered cell FDPE clocked by clk_out4_system_test_v3_clk_wiz_1_0  {rise@6.667ns fall@16.667ns period=20.000ns})
  Path Group:             clk_out4_system_test_v3_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        3.209ns  (logic 0.704ns (21.941%)  route 2.505ns (78.059%))
  Logic Levels:           2  (LUT6=2)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y89                                      0.000     0.000 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/fb_delay_val_reg_reg[1]/C
    SLICE_X39Y89         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/fb_delay_val_reg_reg[1]/Q
                         net (fo=2, routed)           1.005     1.461    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/fb_delay_val_reg[1]
    SLICE_X40Y89         LUT6 (Prop_lut6_I2_O)        0.124     1.585 f  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_5/O
                         net (fo=2, routed)           0.958     2.543    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_5_n_0
    SLICE_X39Y90         LUT6 (Prop_lut6_I3_O)        0.124     2.667 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count[5]_i_1/O
                         net (fo=6, routed)           0.541     3.209    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count[5]_i_1_n_0
    SLICE_X41Y89         FDPE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X41Y89         FDPE (Setup_fdpe_C_CE)      -0.202    19.798    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[1]
  -------------------------------------------------------------------
                         required time                         19.798    
                         arrival time                          -3.209    
  -------------------------------------------------------------------
                         slack                                 16.589    

Slack (MET) :             16.589ns  (required time - arrival time)
  Source:                 system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/fb_delay_val_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[3]/CE
                            (falling edge-triggered cell FDPE clocked by clk_out4_system_test_v3_clk_wiz_1_0  {rise@6.667ns fall@16.667ns period=20.000ns})
  Path Group:             clk_out4_system_test_v3_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        3.209ns  (logic 0.704ns (21.941%)  route 2.505ns (78.059%))
  Logic Levels:           2  (LUT6=2)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y89                                      0.000     0.000 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/fb_delay_val_reg_reg[1]/C
    SLICE_X39Y89         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/fb_delay_val_reg_reg[1]/Q
                         net (fo=2, routed)           1.005     1.461    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/fb_delay_val_reg[1]
    SLICE_X40Y89         LUT6 (Prop_lut6_I2_O)        0.124     1.585 f  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_5/O
                         net (fo=2, routed)           0.958     2.543    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_5_n_0
    SLICE_X39Y90         LUT6 (Prop_lut6_I3_O)        0.124     2.667 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count[5]_i_1/O
                         net (fo=6, routed)           0.541     3.209    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count[5]_i_1_n_0
    SLICE_X41Y89         FDPE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X41Y89         FDPE (Setup_fdpe_C_CE)      -0.202    19.798    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[3]
  -------------------------------------------------------------------
                         required time                         19.798    
                         arrival time                          -3.209    
  -------------------------------------------------------------------
                         slack                                 16.589    

Slack (MET) :             16.589ns  (required time - arrival time)
  Source:                 system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/fb_delay_val_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[4]/CE
                            (falling edge-triggered cell FDPE clocked by clk_out4_system_test_v3_clk_wiz_1_0  {rise@6.667ns fall@16.667ns period=20.000ns})
  Path Group:             clk_out4_system_test_v3_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        3.209ns  (logic 0.704ns (21.941%)  route 2.505ns (78.059%))
  Logic Levels:           2  (LUT6=2)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y89                                      0.000     0.000 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/fb_delay_val_reg_reg[1]/C
    SLICE_X39Y89         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/fb_delay_val_reg_reg[1]/Q
                         net (fo=2, routed)           1.005     1.461    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/fb_delay_val_reg[1]
    SLICE_X40Y89         LUT6 (Prop_lut6_I2_O)        0.124     1.585 f  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_5/O
                         net (fo=2, routed)           0.958     2.543    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_5_n_0
    SLICE_X39Y90         LUT6 (Prop_lut6_I3_O)        0.124     2.667 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count[5]_i_1/O
                         net (fo=6, routed)           0.541     3.209    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count[5]_i_1_n_0
    SLICE_X41Y89         FDPE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X41Y89         FDPE (Setup_fdpe_C_CE)      -0.202    19.798    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[4]
  -------------------------------------------------------------------
                         required time                         19.798    
                         arrival time                          -3.209    
  -------------------------------------------------------------------
                         slack                                 16.589    

Slack (MET) :             16.589ns  (required time - arrival time)
  Source:                 system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/fb_delay_val_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[5]/CE
                            (falling edge-triggered cell FDPE clocked by clk_out4_system_test_v3_clk_wiz_1_0  {rise@6.667ns fall@16.667ns period=20.000ns})
  Path Group:             clk_out4_system_test_v3_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        3.209ns  (logic 0.704ns (21.941%)  route 2.505ns (78.059%))
  Logic Levels:           2  (LUT6=2)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y89                                      0.000     0.000 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/fb_delay_val_reg_reg[1]/C
    SLICE_X39Y89         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/fb_delay_val_reg_reg[1]/Q
                         net (fo=2, routed)           1.005     1.461    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/fb_delay_val_reg[1]
    SLICE_X40Y89         LUT6 (Prop_lut6_I2_O)        0.124     1.585 f  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_5/O
                         net (fo=2, routed)           0.958     2.543    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_5_n_0
    SLICE_X39Y90         LUT6 (Prop_lut6_I3_O)        0.124     2.667 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count[5]_i_1/O
                         net (fo=6, routed)           0.541     3.209    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count[5]_i_1_n_0
    SLICE_X41Y89         FDPE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X41Y89         FDPE (Setup_fdpe_C_CE)      -0.202    19.798    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[5]
  -------------------------------------------------------------------
                         required time                         19.798    
                         arrival time                          -3.209    
  -------------------------------------------------------------------
                         slack                                 16.589    

Slack (MET) :             16.697ns  (required time - arrival time)
  Source:                 system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/fb_delay_val_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out4_system_test_v3_clk_wiz_1_0  {rise@6.667ns fall@16.667ns period=20.000ns})
  Path Group:             clk_out4_system_test_v3_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        3.098ns  (logic 0.704ns (22.721%)  route 2.394ns (77.279%))
  Logic Levels:           2  (LUT6=2)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y89                                      0.000     0.000 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/fb_delay_val_reg_reg[1]/C
    SLICE_X39Y89         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/fb_delay_val_reg_reg[1]/Q
                         net (fo=2, routed)           1.005     1.461    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/fb_delay_val_reg[1]
    SLICE_X40Y89         LUT6 (Prop_lut6_I2_O)        0.124     1.585 f  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_5/O
                         net (fo=2, routed)           0.606     2.191    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_5_n_0
    SLICE_X39Y90         LUT6 (Prop_lut6_I2_O)        0.124     2.315 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_1/O
                         net (fo=32, routed)          0.784     3.098    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_en
    SLICE_X33Y97         FDCE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X33Y97         FDCE (Setup_fdce_C_CE)      -0.205    19.795    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         19.795    
                         arrival time                          -3.098    
  -------------------------------------------------------------------
                         slack                                 16.697    

Slack (MET) :             16.697ns  (required time - arrival time)
  Source:                 system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/fb_delay_val_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[25]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out4_system_test_v3_clk_wiz_1_0  {rise@6.667ns fall@16.667ns period=20.000ns})
  Path Group:             clk_out4_system_test_v3_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        3.098ns  (logic 0.704ns (22.721%)  route 2.394ns (77.279%))
  Logic Levels:           2  (LUT6=2)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y89                                      0.000     0.000 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/fb_delay_val_reg_reg[1]/C
    SLICE_X39Y89         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/fb_delay_val_reg_reg[1]/Q
                         net (fo=2, routed)           1.005     1.461    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/fb_delay_val_reg[1]
    SLICE_X40Y89         LUT6 (Prop_lut6_I2_O)        0.124     1.585 f  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_5/O
                         net (fo=2, routed)           0.606     2.191    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_5_n_0
    SLICE_X39Y90         LUT6 (Prop_lut6_I2_O)        0.124     2.315 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_1/O
                         net (fo=32, routed)          0.784     3.098    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_en
    SLICE_X33Y97         FDCE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X33Y97         FDCE (Setup_fdce_C_CE)      -0.205    19.795    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         19.795    
                         arrival time                          -3.098    
  -------------------------------------------------------------------
                         slack                                 16.697    

Slack (MET) :             16.697ns  (required time - arrival time)
  Source:                 system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/fb_delay_val_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[26]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out4_system_test_v3_clk_wiz_1_0  {rise@6.667ns fall@16.667ns period=20.000ns})
  Path Group:             clk_out4_system_test_v3_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        3.098ns  (logic 0.704ns (22.721%)  route 2.394ns (77.279%))
  Logic Levels:           2  (LUT6=2)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y89                                      0.000     0.000 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/fb_delay_val_reg_reg[1]/C
    SLICE_X39Y89         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/fb_delay_val_reg_reg[1]/Q
                         net (fo=2, routed)           1.005     1.461    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/fb_delay_val_reg[1]
    SLICE_X40Y89         LUT6 (Prop_lut6_I2_O)        0.124     1.585 f  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_5/O
                         net (fo=2, routed)           0.606     2.191    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_5_n_0
    SLICE_X39Y90         LUT6 (Prop_lut6_I2_O)        0.124     2.315 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_1/O
                         net (fo=32, routed)          0.784     3.098    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_en
    SLICE_X33Y97         FDCE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X33Y97         FDCE (Setup_fdce_C_CE)      -0.205    19.795    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         19.795    
                         arrival time                          -3.098    
  -------------------------------------------------------------------
                         slack                                 16.697    

Slack (MET) :             16.697ns  (required time - arrival time)
  Source:                 system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/fb_delay_val_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[27]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out4_system_test_v3_clk_wiz_1_0  {rise@6.667ns fall@16.667ns period=20.000ns})
  Path Group:             clk_out4_system_test_v3_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        3.098ns  (logic 0.704ns (22.721%)  route 2.394ns (77.279%))
  Logic Levels:           2  (LUT6=2)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y89                                      0.000     0.000 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/fb_delay_val_reg_reg[1]/C
    SLICE_X39Y89         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/fb_delay_val_reg_reg[1]/Q
                         net (fo=2, routed)           1.005     1.461    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/fb_delay_val_reg[1]
    SLICE_X40Y89         LUT6 (Prop_lut6_I2_O)        0.124     1.585 f  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_5/O
                         net (fo=2, routed)           0.606     2.191    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_5_n_0
    SLICE_X39Y90         LUT6 (Prop_lut6_I2_O)        0.124     2.315 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_1/O
                         net (fo=32, routed)          0.784     3.098    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_en
    SLICE_X33Y97         FDCE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X33Y97         FDCE (Setup_fdce_C_CE)      -0.205    19.795    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         19.795    
                         arrival time                          -3.098    
  -------------------------------------------------------------------
                         slack                                 16.697    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_system_test_v3_clk_wiz_1_0
  To Clock:  clk_out4_system_test_v3_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        6.582ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.582ns  (required time - arrival time)
  Source:                 system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_test_v3_clk_wiz_1_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[1]/CE
                            (falling edge-triggered cell FDPE clocked by clk_out4_system_test_v3_clk_wiz_1_0  {rise@6.667ns fall@16.667ns period=20.000ns})
  Path Group:             clk_out4_system_test_v3_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        3.216ns  (logic 0.704ns (21.890%)  route 2.512ns (78.110%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y90                                      0.000     0.000 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[0]/C
    SLICE_X39Y90         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[0]/Q
                         net (fo=52, routed)          1.541     1.997    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg[0]
    SLICE_X38Y90         LUT2 (Prop_lut2_I1_O)        0.124     2.121 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_out_count[5]_i_4/O
                         net (fo=6, routed)           0.429     2.551    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_out_count[5]_i_4_n_0
    SLICE_X39Y90         LUT6 (Prop_lut6_I0_O)        0.124     2.675 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count[5]_i_1/O
                         net (fo=6, routed)           0.541     3.216    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count[5]_i_1_n_0
    SLICE_X41Y89         FDPE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X41Y89         FDPE (Setup_fdpe_C_CE)      -0.202     9.798    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[1]
  -------------------------------------------------------------------
                         required time                          9.798    
                         arrival time                          -3.216    
  -------------------------------------------------------------------
                         slack                                  6.582    

Slack (MET) :             6.582ns  (required time - arrival time)
  Source:                 system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_test_v3_clk_wiz_1_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[3]/CE
                            (falling edge-triggered cell FDPE clocked by clk_out4_system_test_v3_clk_wiz_1_0  {rise@6.667ns fall@16.667ns period=20.000ns})
  Path Group:             clk_out4_system_test_v3_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        3.216ns  (logic 0.704ns (21.890%)  route 2.512ns (78.110%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y90                                      0.000     0.000 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[0]/C
    SLICE_X39Y90         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[0]/Q
                         net (fo=52, routed)          1.541     1.997    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg[0]
    SLICE_X38Y90         LUT2 (Prop_lut2_I1_O)        0.124     2.121 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_out_count[5]_i_4/O
                         net (fo=6, routed)           0.429     2.551    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_out_count[5]_i_4_n_0
    SLICE_X39Y90         LUT6 (Prop_lut6_I0_O)        0.124     2.675 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count[5]_i_1/O
                         net (fo=6, routed)           0.541     3.216    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count[5]_i_1_n_0
    SLICE_X41Y89         FDPE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X41Y89         FDPE (Setup_fdpe_C_CE)      -0.202     9.798    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[3]
  -------------------------------------------------------------------
                         required time                          9.798    
                         arrival time                          -3.216    
  -------------------------------------------------------------------
                         slack                                  6.582    

Slack (MET) :             6.582ns  (required time - arrival time)
  Source:                 system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_test_v3_clk_wiz_1_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[4]/CE
                            (falling edge-triggered cell FDPE clocked by clk_out4_system_test_v3_clk_wiz_1_0  {rise@6.667ns fall@16.667ns period=20.000ns})
  Path Group:             clk_out4_system_test_v3_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        3.216ns  (logic 0.704ns (21.890%)  route 2.512ns (78.110%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y90                                      0.000     0.000 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[0]/C
    SLICE_X39Y90         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[0]/Q
                         net (fo=52, routed)          1.541     1.997    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg[0]
    SLICE_X38Y90         LUT2 (Prop_lut2_I1_O)        0.124     2.121 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_out_count[5]_i_4/O
                         net (fo=6, routed)           0.429     2.551    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_out_count[5]_i_4_n_0
    SLICE_X39Y90         LUT6 (Prop_lut6_I0_O)        0.124     2.675 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count[5]_i_1/O
                         net (fo=6, routed)           0.541     3.216    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count[5]_i_1_n_0
    SLICE_X41Y89         FDPE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X41Y89         FDPE (Setup_fdpe_C_CE)      -0.202     9.798    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[4]
  -------------------------------------------------------------------
                         required time                          9.798    
                         arrival time                          -3.216    
  -------------------------------------------------------------------
                         slack                                  6.582    

Slack (MET) :             6.582ns  (required time - arrival time)
  Source:                 system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_test_v3_clk_wiz_1_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[5]/CE
                            (falling edge-triggered cell FDPE clocked by clk_out4_system_test_v3_clk_wiz_1_0  {rise@6.667ns fall@16.667ns period=20.000ns})
  Path Group:             clk_out4_system_test_v3_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        3.216ns  (logic 0.704ns (21.890%)  route 2.512ns (78.110%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y90                                      0.000     0.000 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[0]/C
    SLICE_X39Y90         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[0]/Q
                         net (fo=52, routed)          1.541     1.997    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg[0]
    SLICE_X38Y90         LUT2 (Prop_lut2_I1_O)        0.124     2.121 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_out_count[5]_i_4/O
                         net (fo=6, routed)           0.429     2.551    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_out_count[5]_i_4_n_0
    SLICE_X39Y90         LUT6 (Prop_lut6_I0_O)        0.124     2.675 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count[5]_i_1/O
                         net (fo=6, routed)           0.541     3.216    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count[5]_i_1_n_0
    SLICE_X41Y89         FDPE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X41Y89         FDPE (Setup_fdpe_C_CE)      -0.202     9.798    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[5]
  -------------------------------------------------------------------
                         required time                          9.798    
                         arrival time                          -3.216    
  -------------------------------------------------------------------
                         slack                                  6.582    

Slack (MET) :             6.771ns  (required time - arrival time)
  Source:                 system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_test_v3_clk_wiz_1_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[0]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out4_system_test_v3_clk_wiz_1_0  {rise@6.667ns fall@16.667ns period=20.000ns})
  Path Group:             clk_out4_system_test_v3_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        3.027ns  (logic 0.704ns (23.259%)  route 2.323ns (76.741%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y90                                      0.000     0.000 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[0]/C
    SLICE_X39Y90         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[0]/Q
                         net (fo=52, routed)          1.541     1.997    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg[0]
    SLICE_X38Y90         LUT2 (Prop_lut2_I1_O)        0.124     2.121 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_out_count[5]_i_4/O
                         net (fo=6, routed)           0.429     2.551    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_out_count[5]_i_4_n_0
    SLICE_X39Y90         LUT6 (Prop_lut6_I0_O)        0.124     2.675 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count[5]_i_1/O
                         net (fo=6, routed)           0.352     3.027    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count[5]_i_1_n_0
    SLICE_X40Y89         FDCE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X40Y89         FDCE (Setup_fdce_C_CE)      -0.202     9.798    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[0]
  -------------------------------------------------------------------
                         required time                          9.798    
                         arrival time                          -3.027    
  -------------------------------------------------------------------
                         slack                                  6.771    

Slack (MET) :             6.771ns  (required time - arrival time)
  Source:                 system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_test_v3_clk_wiz_1_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[2]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out4_system_test_v3_clk_wiz_1_0  {rise@6.667ns fall@16.667ns period=20.000ns})
  Path Group:             clk_out4_system_test_v3_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        3.027ns  (logic 0.704ns (23.259%)  route 2.323ns (76.741%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y90                                      0.000     0.000 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[0]/C
    SLICE_X39Y90         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[0]/Q
                         net (fo=52, routed)          1.541     1.997    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg[0]
    SLICE_X38Y90         LUT2 (Prop_lut2_I1_O)        0.124     2.121 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_out_count[5]_i_4/O
                         net (fo=6, routed)           0.429     2.551    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_out_count[5]_i_4_n_0
    SLICE_X39Y90         LUT6 (Prop_lut6_I0_O)        0.124     2.675 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count[5]_i_1/O
                         net (fo=6, routed)           0.352     3.027    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count[5]_i_1_n_0
    SLICE_X40Y89         FDCE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X40Y89         FDCE (Setup_fdce_C_CE)      -0.202     9.798    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[2]
  -------------------------------------------------------------------
                         required time                          9.798    
                         arrival time                          -3.027    
  -------------------------------------------------------------------
                         slack                                  6.771    

Slack (MET) :             7.099ns  (required time - arrival time)
  Source:                 system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_test_v3_clk_wiz_1_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[5]/D
                            (falling edge-triggered cell FDPE clocked by clk_out4_system_test_v3_clk_wiz_1_0  {rise@6.667ns fall@16.667ns period=20.000ns})
  Path Group:             clk_out4_system_test_v3_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        2.935ns  (logic 0.704ns (23.983%)  route 2.231ns (76.017%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y90                                      0.000     0.000 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[0]/C
    SLICE_X39Y90         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[0]/Q
                         net (fo=52, routed)          1.541     1.997    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg[0]
    SLICE_X38Y90         LUT2 (Prop_lut2_I1_O)        0.124     2.121 f  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_out_count[5]_i_4/O
                         net (fo=6, routed)           0.690     2.811    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_out_count[5]_i_4_n_0
    SLICE_X41Y89         LUT6 (Prop_lut6_I0_O)        0.124     2.935 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count[5]_i_2/O
                         net (fo=1, routed)           0.000     2.935    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count[5]_i_2_n_0
    SLICE_X41Y89         FDPE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X41Y89         FDPE (Setup_fdpe_C_D)        0.034    10.034    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[5]
  -------------------------------------------------------------------
                         required time                         10.034    
                         arrival time                          -2.935    
  -------------------------------------------------------------------
                         slack                                  7.099    

Slack (MET) :             7.258ns  (required time - arrival time)
  Source:                 system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_test_v3_clk_wiz_1_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[4]/D
                            (falling edge-triggered cell FDPE clocked by clk_out4_system_test_v3_clk_wiz_1_0  {rise@6.667ns fall@16.667ns period=20.000ns})
  Path Group:             clk_out4_system_test_v3_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        2.776ns  (logic 0.704ns (25.361%)  route 2.072ns (74.639%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y90                                      0.000     0.000 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[0]/C
    SLICE_X39Y90         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[0]/Q
                         net (fo=52, routed)          1.541     1.997    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg[0]
    SLICE_X38Y90         LUT2 (Prop_lut2_I1_O)        0.124     2.121 f  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_out_count[5]_i_4/O
                         net (fo=6, routed)           0.531     2.652    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_out_count[5]_i_4_n_0
    SLICE_X41Y89         LUT6 (Prop_lut6_I0_O)        0.124     2.776 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count[4]_i_1/O
                         net (fo=1, routed)           0.000     2.776    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count[4]_i_1_n_0
    SLICE_X41Y89         FDPE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X41Y89         FDPE (Setup_fdpe_C_D)        0.034    10.034    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[4]
  -------------------------------------------------------------------
                         required time                         10.034    
                         arrival time                          -2.776    
  -------------------------------------------------------------------
                         slack                                  7.258    

Slack (MET) :             8.425ns  (required time - arrival time)
  Source:                 system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_test_v3_clk_wiz_1_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[1]/D
                            (falling edge-triggered cell FDPE clocked by clk_out4_system_test_v3_clk_wiz_1_0  {rise@6.667ns fall@16.667ns period=20.000ns})
  Path Group:             clk_out4_system_test_v3_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.607ns  (logic 0.580ns (36.096%)  route 1.027ns (63.904%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y90                                      0.000     0.000 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[0]/C
    SLICE_X39Y90         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[0]/Q
                         net (fo=52, routed)          1.027     1.483    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg[0]
    SLICE_X41Y89         LUT4 (Prop_lut4_I2_O)        0.124     1.607 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.607    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/p_0_in__1[1]
    SLICE_X41Y89         FDPE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X41Y89         FDPE (Setup_fdpe_C_D)        0.032    10.032    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[1]
  -------------------------------------------------------------------
                         required time                         10.032    
                         arrival time                          -1.607    
  -------------------------------------------------------------------
                         slack                                  8.425    

Slack (MET) :             8.637ns  (required time - arrival time)
  Source:                 system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_test_v3_clk_wiz_1_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by clk_out4_system_test_v3_clk_wiz_1_0  {rise@6.667ns fall@16.667ns period=20.000ns})
  Path Group:             clk_out4_system_test_v3_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.395ns  (logic 0.580ns (41.580%)  route 0.815ns (58.420%))
  Logic Levels:           1  (LUT3=1)
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y90                                      0.000     0.000 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[0]/C
    SLICE_X39Y90         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[0]/Q
                         net (fo=52, routed)          0.815     1.271    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg[0]
    SLICE_X40Y89         LUT3 (Prop_lut3_I1_O)        0.124     1.395 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.395    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/p_0_in__1[0]
    SLICE_X40Y89         FDCE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X40Y89         FDCE (Setup_fdce_C_D)        0.032    10.032    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[0]
  -------------------------------------------------------------------
                         required time                         10.032    
                         arrival time                          -1.395    
  -------------------------------------------------------------------
                         slack                                  8.637    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_system_test_v3_clk_wiz_1_0
  To Clock:  enc_spiClk_fwd

Setup :            0  Failing Endpoints,  Worst Slack        0.280ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       19.220ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.280ns  (required time - arrival time)
  Source:                 system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/mosi_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_test_v3_clk_wiz_1_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            axi_spi_mosi
                            (output port clocked by enc_spiClk_fwd  {rise@3.109ns fall@13.109ns period=20.000ns})
  Path Group:             enc_spiClk_fwd
  Path Type:              Max at Slow Process Corner
  Requirement:            13.109ns  (enc_spiClk_fwd rise@23.109ns - clk_out2_system_test_v3_clk_wiz_1_0 rise@10.000ns)
  Data Path Delay:        5.636ns  (logic 4.111ns (72.935%)  route 1.526ns (27.065%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           7.663ns
  Clock Path Skew:        0.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 23.109 - 23.109 ) 
    Source Clock Delay      (SCD):    -0.858ns = ( 9.142 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.388ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_test_v3_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000    10.000    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    11.451 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.736    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759     4.977 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206     7.183    system_test_v3_i/clk_wiz_1/inst/clk_out2_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     7.284 r  system_test_v3_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=51, routed)          1.858     9.142    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X113Y84        FDCE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/mosi_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y84        FDCE (Prop_fdce_C_Q)         0.456     9.598 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/mosi_reg_reg/Q
                         net (fo=1, routed)           1.526    11.123    axi_spi_mosi_OBUF
    W14                  OBUF (Prop_obuf_I_O)         3.655    14.778 r  axi_spi_mosi_OBUF_inst/O
                         net (fo=0)                   0.000    14.778    axi_spi_mosi
    W14                                                               r  axi_spi_mosi (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock enc_spiClk_fwd rise edge)
                                                     23.109    23.109 r  
                         ideal clock network latency
                                                      0.000    23.109    
                         clock pessimism              0.000    23.109    
                         clock uncertainty           -0.388    22.721    
                         output delay                -7.663    15.058    
  -------------------------------------------------------------------
                         required time                         15.058    
                         arrival time                         -14.778    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             1.808ns  (required time - arrival time)
  Source:                 system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/spi_csn_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_system_test_v3_clk_wiz_1_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            axi_spi_cs_n
                            (output port clocked by enc_spiClk_fwd  {rise@3.109ns fall@13.109ns period=20.000ns})
  Path Group:             enc_spiClk_fwd
  Path Type:              Max at Slow Process Corner
  Requirement:            13.109ns  (enc_spiClk_fwd rise@23.109ns - clk_out2_system_test_v3_clk_wiz_1_0 rise@10.000ns)
  Data Path Delay:        4.078ns  (logic 4.077ns (99.975%)  route 0.001ns (0.025%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           7.663ns
  Clock Path Skew:        0.828ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 23.109 - 23.109 ) 
    Source Clock Delay      (SCD):    -0.828ns = ( 9.172 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.388ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_test_v3_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000    10.000    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    11.451 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.736    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759     4.977 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206     7.183    system_test_v3_i/clk_wiz_1/inst/clk_out2_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     7.284 r  system_test_v3_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=51, routed)          1.888     9.172    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    OLOGIC_X1Y98         FDPE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/spi_csn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y98         FDPE (Prop_fdpe_C_Q)         0.472     9.644 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/spi_csn_reg_reg/Q
                         net (fo=1, routed)           0.001     9.645    axi_spi_cs_n_OBUF
    T11                  OBUF (Prop_obuf_I_O)         3.605    13.250 r  axi_spi_cs_n_OBUF_inst/O
                         net (fo=0)                   0.000    13.250    axi_spi_cs_n
    T11                                                               r  axi_spi_cs_n (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock enc_spiClk_fwd rise edge)
                                                     23.109    23.109 r  
                         ideal clock network latency
                                                      0.000    23.109    
                         clock pessimism              0.000    23.109    
                         clock uncertainty           -0.388    22.721    
                         output delay                -7.663    15.058    
  -------------------------------------------------------------------
                         required time                         15.058    
                         arrival time                         -13.250    
  -------------------------------------------------------------------
                         slack                                  1.808    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.220ns  (arrival time - required time)
  Source:                 system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/spi_csn_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_system_test_v3_clk_wiz_1_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            axi_spi_cs_n
                            (output port clocked by enc_spiClk_fwd  {rise@3.109ns fall@13.109ns period=20.000ns})
  Path Group:             enc_spiClk_fwd
  Path Type:              Min at Fast Process Corner
  Requirement:            -6.891ns  (enc_spiClk_fwd rise@3.109ns - clk_out2_system_test_v3_clk_wiz_1_0 rise@10.000ns)
  Data Path Delay:        1.483ns  (logic 1.482ns (99.933%)  route 0.001ns (0.067%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           11.837ns
  Clock Path Skew:        0.602ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 3.109 - 3.109 ) 
    Source Clock Delay      (SCD):    -0.602ns = ( 9.398 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.388ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_test_v3_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000    10.000    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219    10.219 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.659    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613     8.046 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696     8.743    system_test_v3_i/clk_wiz_1/inst/clk_out2_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     8.769 r  system_test_v3_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=51, routed)          0.629     9.398    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    OLOGIC_X1Y98         FDPE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/spi_csn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y98         FDPE (Prop_fdpe_C_Q)         0.177     9.575 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/spi_csn_reg_reg/Q
                         net (fo=1, routed)           0.001     9.576    axi_spi_cs_n_OBUF
    T11                  OBUF (Prop_obuf_I_O)         1.305    10.880 r  axi_spi_cs_n_OBUF_inst/O
                         net (fo=0)                   0.000    10.880    axi_spi_cs_n
    T11                                                               r  axi_spi_cs_n (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock enc_spiClk_fwd rise edge)
                                                      3.109     3.109 r  
                         ideal clock network latency
                                                      0.000     3.109    
                         clock pessimism              0.000     3.109    
                         clock uncertainty            0.388     3.497    
                         output delay               -11.837    -8.340    
  -------------------------------------------------------------------
                         required time                          8.340    
                         arrival time                          10.880    
  -------------------------------------------------------------------
                         slack                                 19.220    

Slack (MET) :             19.517ns  (arrival time - required time)
  Source:                 system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/mosi_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_test_v3_clk_wiz_1_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            axi_spi_mosi
                            (output port clocked by enc_spiClk_fwd  {rise@3.109ns fall@13.109ns period=20.000ns})
  Path Group:             enc_spiClk_fwd
  Path Type:              Min at Fast Process Corner
  Requirement:            -6.891ns  (enc_spiClk_fwd rise@3.109ns - clk_out2_system_test_v3_clk_wiz_1_0 rise@10.000ns)
  Data Path Delay:        1.776ns  (logic 1.496ns (84.205%)  route 0.281ns (15.795%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           11.837ns
  Clock Path Skew:        0.599ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 3.109 - 3.109 ) 
    Source Clock Delay      (SCD):    -0.599ns = ( 9.401 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.388ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_test_v3_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000    10.000    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219    10.219 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.659    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613     8.046 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696     8.743    system_test_v3_i/clk_wiz_1/inst/clk_out2_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     8.769 r  system_test_v3_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=51, routed)          0.632     9.401    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X113Y84        FDCE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/mosi_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y84        FDCE (Prop_fdce_C_Q)         0.141     9.542 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/mosi_reg_reg/Q
                         net (fo=1, routed)           0.281     9.822    axi_spi_mosi_OBUF
    W14                  OBUF (Prop_obuf_I_O)         1.355    11.177 r  axi_spi_mosi_OBUF_inst/O
                         net (fo=0)                   0.000    11.177    axi_spi_mosi
    W14                                                               r  axi_spi_mosi (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock enc_spiClk_fwd rise edge)
                                                      3.109     3.109 r  
                         ideal clock network latency
                                                      0.000     3.109    
                         clock pessimism              0.000     3.109    
                         clock uncertainty            0.388     3.497    
                         output delay               -11.837    -8.340    
  -------------------------------------------------------------------
                         required time                          8.340    
                         arrival time                          11.177    
  -------------------------------------------------------------------
                         slack                                 19.517    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_system_test_v3_clk_wiz_1_0
  To Clock:  spi_clk_buffered

Setup :            0  Failing Endpoints,  Worst Slack        1.068ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.068ns  (required time - arrival time)
  Source:                 system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_io_regs_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Destination:            system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_in_iddr/CE
                            (falling edge-triggered cell IDDR clocked by spi_clk_buffered  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             spi_clk_buffered
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        1.174ns  (logic 0.456ns (38.858%)  route 0.718ns (61.142%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y65                                     0.000     0.000 r  system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_io_regs_en_reg/C
    SLICE_X110Y65        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_io_regs_en_reg/Q
                         net (fo=4, routed)           0.718     1.174    system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_io_regs_en
    ILOGIC_X1Y66         IDDR                                         r  system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_in_iddr/CE
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    ILOGIC_X1Y66         IDDR (Setup_iddr_C_CE)      -0.758     2.242    system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_in_iddr
  -------------------------------------------------------------------
                         required time                          2.242    
                         arrival time                          -1.174    
  -------------------------------------------------------------------
                         slack                                  1.068    





---------------------------------------------------------------------------------------------------
From Clock:  spiClk
  To Clock:  spi_clk_buffered

Setup :            0  Failing Endpoints,  Worst Slack        9.106ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        5.939ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.106ns  (required time - arrival time)
  Source:                 dec_spi_mosi
                            (input port clocked by spiClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_in_iddr/D
                            (rising edge-triggered cell IDDR clocked by spi_clk_buffered  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             spi_clk_buffered
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (spi_clk_buffered rise@40.000ns - spiClk rise@20.000ns)
  Data Path Delay:        0.480ns  (logic 0.480ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            11.383ns
  Clock Path Skew:        1.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.007ns = ( 41.007 - 40.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.000 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spiClk rise edge)    20.000    20.000 r  
                         input delay                 11.383    31.383    
    Y18                                               0.000    31.383 r  dec_spi_mosi (IN)
                         net (fo=0)                   0.000    31.383    dec_spi_mosi
    Y18                  IBUF (Prop_ibuf_I_O)         0.480    31.863 r  dec_spi_mosi_IBUF_inst/O
                         net (fo=1, routed)           0.000    31.863    system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_mosi
    ILOGIC_X1Y66         IDDR                                         r  system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_in_iddr/D
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk_buffered rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  dec_spi_clk (IN)
                         net (fo=0)                   0.000    40.000    dec_spi_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266    40.266 r  dec_spi_clk_IBUF_inst/O
                         net (fo=2, routed)           0.206    40.472    system_test_v3_i/decoder_top_v3_0/inst/spi_clk_ext
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.270    40.742 r  system_test_v3_i/decoder_top_v3_0/inst/spi_clk_bufr_inst/O
                         net (fo=5, routed)           0.265    41.007    system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_clk_iob
    ILOGIC_X1Y66         IDDR                                         r  system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_in_iddr/C
                         clock pessimism              0.000    41.007    
                         clock uncertainty           -0.035    40.972    
    ILOGIC_X1Y66         IDDR (Setup_iddr_C_D)       -0.002    40.970    system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_in_iddr
  -------------------------------------------------------------------
                         required time                         40.970    
                         arrival time                         -31.863    
  -------------------------------------------------------------------
                         slack                                  9.106    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.939ns  (arrival time - required time)
  Source:                 dec_spi_mosi
                            (input port clocked by spiClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_in_iddr/D
                            (rising edge-triggered cell IDDR clocked by spi_clk_buffered  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             spi_clk_buffered
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (spi_clk_buffered rise@0.000ns - spiClk rise@0.000ns)
  Data Path Delay:        1.454ns  (logic 1.454ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.617ns
  Clock Path Skew:        3.941ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.941ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spiClk rise edge)     0.000     0.000 r  
                         input delay                  8.617     8.617    
    Y18                                               0.000     8.617 r  dec_spi_mosi (IN)
                         net (fo=0)                   0.000     8.617    dec_spi_mosi
    Y18                  IBUF (Prop_ibuf_I_O)         1.454    10.071 r  dec_spi_mosi_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.071    system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_mosi
    ILOGIC_X1Y66         IDDR                                         r  system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_in_iddr/D
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk_buffered rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  dec_spi_clk (IN)
                         net (fo=0)                   0.000     0.000    dec_spi_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  dec_spi_clk_IBUF_inst/O
                         net (fo=2, routed)           0.510     2.008    system_test_v3_i/decoder_top_v3_0/inst/spi_clk_ext
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.031     3.039 r  system_test_v3_i/decoder_top_v3_0/inst/spi_clk_bufr_inst/O
                         net (fo=5, routed)           0.901     3.941    system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_clk_iob
    ILOGIC_X1Y66         IDDR                                         r  system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_in_iddr/C
                         clock pessimism              0.000     3.941    
    ILOGIC_X1Y66         IDDR (Hold_iddr_C_D)         0.191     4.132    system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_in_iddr
  -------------------------------------------------------------------
                         required time                         -4.132    
                         arrival time                          10.071    
  -------------------------------------------------------------------
                         slack                                  5.939    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_system_test_v3_clk_wiz_1_0
  To Clock:  spi_clk_inv_buffered

Setup :            0  Failing Endpoints,  Worst Slack        0.734ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.734ns  (required time - arrival time)
  Source:                 system_test_v3_i/decoder_top_v3_0/inst/spi_interface/distru_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Destination:            system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_out_oddr/D2
                            (falling edge-triggered cell ODDR clocked by spi_clk_inv_buffered  {rise@10.000ns fall@30.000ns period=40.000ns})
  Path Group:             spi_clk_inv_buffered
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        1.432ns  (logic 0.456ns (31.848%)  route 0.976ns (68.152%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y48                                     0.000     0.000 r  system_test_v3_i/decoder_top_v3_0/inst/spi_interface/distru_n_reg/C
    SLICE_X113Y48        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_test_v3_i/decoder_top_v3_0/inst/spi_interface/distru_n_reg/Q
                         net (fo=4, routed)           0.976     1.432    system_test_v3_i/decoder_top_v3_0/inst/spi_interface/distru_n
    OLOGIC_X1Y65         ODDR                                         r  system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_out_oddr/D2
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    OLOGIC_X1Y65         ODDR (Setup_oddr_C_D2)      -0.834     2.166    system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_out_oddr
  -------------------------------------------------------------------
                         required time                          2.166    
                         arrival time                          -1.432    
  -------------------------------------------------------------------
                         slack                                  0.734    

Slack (MET) :             0.735ns  (required time - arrival time)
  Source:                 system_test_v3_i/decoder_top_v3_0/inst/spi_interface/distru_p_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Destination:            system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_out_oddr/D1
                            (rising edge-triggered cell ODDR clocked by spi_clk_inv_buffered  {rise@10.000ns fall@30.000ns period=40.000ns})
  Path Group:             spi_clk_inv_buffered
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        1.431ns  (logic 0.456ns (31.871%)  route 0.975ns (68.129%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y48                                     0.000     0.000 r  system_test_v3_i/decoder_top_v3_0/inst/spi_interface/distru_p_reg/C
    SLICE_X113Y48        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_test_v3_i/decoder_top_v3_0/inst/spi_interface/distru_p_reg/Q
                         net (fo=4, routed)           0.975     1.431    system_test_v3_i/decoder_top_v3_0/inst/spi_interface/distru_p
    OLOGIC_X1Y65         ODDR                                         r  system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_out_oddr/D1
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    OLOGIC_X1Y65         ODDR (Setup_oddr_C_D1)      -0.834     2.166    system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_out_oddr
  -------------------------------------------------------------------
                         required time                          2.166    
                         arrival time                          -1.431    
  -------------------------------------------------------------------
                         slack                                  0.735    

Slack (MET) :             1.498ns  (required time - arrival time)
  Source:                 system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_io_regs_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Destination:            system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_out_oddr/CE
                            (falling edge-triggered cell ODDR clocked by spi_clk_inv_buffered  {rise@10.000ns fall@30.000ns period=40.000ns})
  Path Group:             spi_clk_inv_buffered
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        1.020ns  (logic 0.456ns (44.721%)  route 0.564ns (55.279%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y65                                     0.000     0.000 r  system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_io_regs_en_reg/C
    SLICE_X110Y65        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_io_regs_en_reg/Q
                         net (fo=4, routed)           0.564     1.020    system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_io_regs_en
    OLOGIC_X1Y65         ODDR                                         r  system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_out_oddr/CE
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    OLOGIC_X1Y65         ODDR (Setup_oddr_C_CE)      -0.482     2.518    system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_out_oddr
  -------------------------------------------------------------------
                         required time                          2.518    
                         arrival time                          -1.020    
  -------------------------------------------------------------------
                         slack                                  1.498    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out3_system_test_v3_clk_wiz_1_0
  To Clock:  clk_out3_system_test_v3_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        3.378ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.184ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.378ns  (required time - arrival time)
  Source:                 system_test_v3_i/decoder_top_v3_0/inst/reset_n_iddr/C
                            (rising edge-triggered cell IDDR clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Destination:            system_test_v3_i/decoder_top_v3_0/inst/bank_1/registers_reg[7][18]/CLR
                            (recovery check against rising-edge clock clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_system_test_v3_clk_wiz_1_0 rise@18.750ns - clk_out3_system_test_v3_clk_wiz_1_0 rise@8.750ns)
  Data Path Delay:        5.758ns  (logic 0.686ns (11.914%)  route 5.072ns (88.086%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.622ns = ( 17.128 - 18.750 ) 
    Source Clock Delay      (SCD):    -0.835ns = ( 7.915 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                      8.750     8.750 r  
    H16                                               0.000     8.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     8.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    10.201 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    11.486    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759     3.727 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206     5.933    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.034 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       1.881     7.915    system_test_v3_i/decoder_top_v3_0/inst/clk
    ILOGIC_X1Y85         IDDR                                         r  system_test_v3_i/decoder_top_v3_0/inst/reset_n_iddr/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y85         IDDR (Prop_iddr_C_Q2)        0.508     8.423 r  system_test_v3_i/decoder_top_v3_0/inst/reset_n_iddr/Q2
                         net (fo=8, routed)           3.415    11.838    system_test_v3_i/decoder_top_v3_0/inst/bank_1/reset_n
    SLICE_X94Y29         LUT1 (Prop_lut1_I0_O)        0.178    12.016 f  system_test_v3_i/decoder_top_v3_0/inst/bank_1/registers[1][3]_i_3/O
                         net (fo=512, routed)         1.657    13.673    system_test_v3_i/decoder_top_v3_0/inst/bank_1/registers[1][3]_i_3_n_0
    SLICE_X68Y28         FDCE                                         f  system_test_v3_i/decoder_top_v3_0/inst/bank_1/registers_reg[7][18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                     18.750    18.750 r  
    H16                                               0.000    18.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000    18.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    20.130 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    21.292    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    13.478 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    15.490    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.581 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       1.546    17.128    system_test_v3_i/decoder_top_v3_0/inst/bank_1/clk
    SLICE_X68Y28         FDCE                                         r  system_test_v3_i/decoder_top_v3_0/inst/bank_1/registers_reg[7][18]/C
                         clock pessimism              0.452    17.580    
                         clock uncertainty           -0.124    17.456    
    SLICE_X68Y28         FDCE (Recov_fdce_C_CLR)     -0.405    17.051    system_test_v3_i/decoder_top_v3_0/inst/bank_1/registers_reg[7][18]
  -------------------------------------------------------------------
                         required time                         17.051    
                         arrival time                         -13.673    
  -------------------------------------------------------------------
                         slack                                  3.378    

Slack (MET) :             3.379ns  (required time - arrival time)
  Source:                 system_test_v3_i/decoder_top_v3_0/inst/reset_n_iddr/C
                            (rising edge-triggered cell IDDR clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Destination:            system_test_v3_i/decoder_top_v3_0/inst/bank_1/registers_reg[13][17]/CLR
                            (recovery check against rising-edge clock clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_system_test_v3_clk_wiz_1_0 rise@18.750ns - clk_out3_system_test_v3_clk_wiz_1_0 rise@8.750ns)
  Data Path Delay:        5.752ns  (logic 0.686ns (11.926%)  route 5.066ns (88.074%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.627ns = ( 17.123 - 18.750 ) 
    Source Clock Delay      (SCD):    -0.835ns = ( 7.915 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                      8.750     8.750 r  
    H16                                               0.000     8.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     8.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    10.201 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    11.486    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759     3.727 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206     5.933    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.034 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       1.881     7.915    system_test_v3_i/decoder_top_v3_0/inst/clk
    ILOGIC_X1Y85         IDDR                                         r  system_test_v3_i/decoder_top_v3_0/inst/reset_n_iddr/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y85         IDDR (Prop_iddr_C_Q2)        0.508     8.423 r  system_test_v3_i/decoder_top_v3_0/inst/reset_n_iddr/Q2
                         net (fo=8, routed)           3.415    11.838    system_test_v3_i/decoder_top_v3_0/inst/bank_1/reset_n
    SLICE_X94Y29         LUT1 (Prop_lut1_I0_O)        0.178    12.016 f  system_test_v3_i/decoder_top_v3_0/inst/bank_1/registers[1][3]_i_3/O
                         net (fo=512, routed)         1.652    13.667    system_test_v3_i/decoder_top_v3_0/inst/bank_1/registers[1][3]_i_3_n_0
    SLICE_X70Y24         FDCE                                         f  system_test_v3_i/decoder_top_v3_0/inst/bank_1/registers_reg[13][17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                     18.750    18.750 r  
    H16                                               0.000    18.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000    18.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    20.130 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    21.292    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    13.478 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    15.490    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.581 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       1.541    17.123    system_test_v3_i/decoder_top_v3_0/inst/bank_1/clk
    SLICE_X70Y24         FDCE                                         r  system_test_v3_i/decoder_top_v3_0/inst/bank_1/registers_reg[13][17]/C
                         clock pessimism              0.452    17.575    
                         clock uncertainty           -0.124    17.451    
    SLICE_X70Y24         FDCE (Recov_fdce_C_CLR)     -0.405    17.046    system_test_v3_i/decoder_top_v3_0/inst/bank_1/registers_reg[13][17]
  -------------------------------------------------------------------
                         required time                         17.046    
                         arrival time                         -13.667    
  -------------------------------------------------------------------
                         slack                                  3.379    

Slack (MET) :             3.380ns  (required time - arrival time)
  Source:                 system_test_v3_i/decoder_top_v3_0/inst/reset_n_iddr/C
                            (rising edge-triggered cell IDDR clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Destination:            system_test_v3_i/decoder_top_v3_0/inst/bank_1/registers_reg[8][11]/CLR
                            (recovery check against rising-edge clock clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_system_test_v3_clk_wiz_1_0 rise@18.750ns - clk_out3_system_test_v3_clk_wiz_1_0 rise@8.750ns)
  Data Path Delay:        5.758ns  (logic 0.686ns (11.913%)  route 5.072ns (88.087%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.620ns = ( 17.130 - 18.750 ) 
    Source Clock Delay      (SCD):    -0.835ns = ( 7.915 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                      8.750     8.750 r  
    H16                                               0.000     8.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     8.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    10.201 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    11.486    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759     3.727 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206     5.933    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.034 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       1.881     7.915    system_test_v3_i/decoder_top_v3_0/inst/clk
    ILOGIC_X1Y85         IDDR                                         r  system_test_v3_i/decoder_top_v3_0/inst/reset_n_iddr/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y85         IDDR (Prop_iddr_C_Q2)        0.508     8.423 r  system_test_v3_i/decoder_top_v3_0/inst/reset_n_iddr/Q2
                         net (fo=8, routed)           3.415    11.838    system_test_v3_i/decoder_top_v3_0/inst/bank_1/reset_n
    SLICE_X94Y29         LUT1 (Prop_lut1_I0_O)        0.178    12.016 f  system_test_v3_i/decoder_top_v3_0/inst/bank_1/registers[1][3]_i_3/O
                         net (fo=512, routed)         1.658    13.673    system_test_v3_i/decoder_top_v3_0/inst/bank_1/registers[1][3]_i_3_n_0
    SLICE_X75Y30         FDCE                                         f  system_test_v3_i/decoder_top_v3_0/inst/bank_1/registers_reg[8][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                     18.750    18.750 r  
    H16                                               0.000    18.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000    18.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    20.130 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    21.292    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    13.478 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    15.490    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.581 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       1.548    17.130    system_test_v3_i/decoder_top_v3_0/inst/bank_1/clk
    SLICE_X75Y30         FDCE                                         r  system_test_v3_i/decoder_top_v3_0/inst/bank_1/registers_reg[8][11]/C
                         clock pessimism              0.452    17.582    
                         clock uncertainty           -0.124    17.458    
    SLICE_X75Y30         FDCE (Recov_fdce_C_CLR)     -0.405    17.053    system_test_v3_i/decoder_top_v3_0/inst/bank_1/registers_reg[8][11]
  -------------------------------------------------------------------
                         required time                         17.053    
                         arrival time                         -13.673    
  -------------------------------------------------------------------
                         slack                                  3.380    

Slack (MET) :             3.380ns  (required time - arrival time)
  Source:                 system_test_v3_i/decoder_top_v3_0/inst/reset_n_iddr/C
                            (rising edge-triggered cell IDDR clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Destination:            system_test_v3_i/decoder_top_v3_0/inst/bank_1/registers_reg[8][18]/CLR
                            (recovery check against rising-edge clock clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_system_test_v3_clk_wiz_1_0 rise@18.750ns - clk_out3_system_test_v3_clk_wiz_1_0 rise@8.750ns)
  Data Path Delay:        5.758ns  (logic 0.686ns (11.913%)  route 5.072ns (88.087%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.620ns = ( 17.130 - 18.750 ) 
    Source Clock Delay      (SCD):    -0.835ns = ( 7.915 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                      8.750     8.750 r  
    H16                                               0.000     8.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     8.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    10.201 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    11.486    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759     3.727 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206     5.933    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.034 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       1.881     7.915    system_test_v3_i/decoder_top_v3_0/inst/clk
    ILOGIC_X1Y85         IDDR                                         r  system_test_v3_i/decoder_top_v3_0/inst/reset_n_iddr/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y85         IDDR (Prop_iddr_C_Q2)        0.508     8.423 r  system_test_v3_i/decoder_top_v3_0/inst/reset_n_iddr/Q2
                         net (fo=8, routed)           3.415    11.838    system_test_v3_i/decoder_top_v3_0/inst/bank_1/reset_n
    SLICE_X94Y29         LUT1 (Prop_lut1_I0_O)        0.178    12.016 f  system_test_v3_i/decoder_top_v3_0/inst/bank_1/registers[1][3]_i_3/O
                         net (fo=512, routed)         1.658    13.673    system_test_v3_i/decoder_top_v3_0/inst/bank_1/registers[1][3]_i_3_n_0
    SLICE_X75Y30         FDCE                                         f  system_test_v3_i/decoder_top_v3_0/inst/bank_1/registers_reg[8][18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                     18.750    18.750 r  
    H16                                               0.000    18.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000    18.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    20.130 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    21.292    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    13.478 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    15.490    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.581 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       1.548    17.130    system_test_v3_i/decoder_top_v3_0/inst/bank_1/clk
    SLICE_X75Y30         FDCE                                         r  system_test_v3_i/decoder_top_v3_0/inst/bank_1/registers_reg[8][18]/C
                         clock pessimism              0.452    17.582    
                         clock uncertainty           -0.124    17.458    
    SLICE_X75Y30         FDCE (Recov_fdce_C_CLR)     -0.405    17.053    system_test_v3_i/decoder_top_v3_0/inst/bank_1/registers_reg[8][18]
  -------------------------------------------------------------------
                         required time                         17.053    
                         arrival time                         -13.673    
  -------------------------------------------------------------------
                         slack                                  3.380    

Slack (MET) :             3.383ns  (required time - arrival time)
  Source:                 system_test_v3_i/decoder_top_v3_0/inst/reset_n_iddr/C
                            (rising edge-triggered cell IDDR clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Destination:            system_test_v3_i/decoder_top_v3_0/inst/bank_1/registers_reg[6][18]/CLR
                            (recovery check against rising-edge clock clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_system_test_v3_clk_wiz_1_0 rise@18.750ns - clk_out3_system_test_v3_clk_wiz_1_0 rise@8.750ns)
  Data Path Delay:        5.753ns  (logic 0.686ns (11.923%)  route 5.067ns (88.077%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.622ns = ( 17.128 - 18.750 ) 
    Source Clock Delay      (SCD):    -0.835ns = ( 7.915 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                      8.750     8.750 r  
    H16                                               0.000     8.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     8.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    10.201 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    11.486    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759     3.727 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206     5.933    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.034 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       1.881     7.915    system_test_v3_i/decoder_top_v3_0/inst/clk
    ILOGIC_X1Y85         IDDR                                         r  system_test_v3_i/decoder_top_v3_0/inst/reset_n_iddr/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y85         IDDR (Prop_iddr_C_Q2)        0.508     8.423 r  system_test_v3_i/decoder_top_v3_0/inst/reset_n_iddr/Q2
                         net (fo=8, routed)           3.415    11.838    system_test_v3_i/decoder_top_v3_0/inst/bank_1/reset_n
    SLICE_X94Y29         LUT1 (Prop_lut1_I0_O)        0.178    12.016 f  system_test_v3_i/decoder_top_v3_0/inst/bank_1/registers[1][3]_i_3/O
                         net (fo=512, routed)         1.653    13.668    system_test_v3_i/decoder_top_v3_0/inst/bank_1/registers[1][3]_i_3_n_0
    SLICE_X69Y28         FDCE                                         f  system_test_v3_i/decoder_top_v3_0/inst/bank_1/registers_reg[6][18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                     18.750    18.750 r  
    H16                                               0.000    18.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000    18.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    20.130 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    21.292    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    13.478 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    15.490    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.581 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       1.546    17.128    system_test_v3_i/decoder_top_v3_0/inst/bank_1/clk
    SLICE_X69Y28         FDCE                                         r  system_test_v3_i/decoder_top_v3_0/inst/bank_1/registers_reg[6][18]/C
                         clock pessimism              0.452    17.580    
                         clock uncertainty           -0.124    17.456    
    SLICE_X69Y28         FDCE (Recov_fdce_C_CLR)     -0.405    17.051    system_test_v3_i/decoder_top_v3_0/inst/bank_1/registers_reg[6][18]
  -------------------------------------------------------------------
                         required time                         17.051    
                         arrival time                         -13.668    
  -------------------------------------------------------------------
                         slack                                  3.383    

Slack (MET) :             3.383ns  (required time - arrival time)
  Source:                 system_test_v3_i/decoder_top_v3_0/inst/reset_n_iddr/C
                            (rising edge-triggered cell IDDR clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Destination:            system_test_v3_i/decoder_top_v3_0/inst/bank_1/registers_reg[15][17]/CLR
                            (recovery check against rising-edge clock clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_system_test_v3_clk_wiz_1_0 rise@18.750ns - clk_out3_system_test_v3_clk_wiz_1_0 rise@8.750ns)
  Data Path Delay:        5.748ns  (logic 0.686ns (11.935%)  route 5.062ns (88.065%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.627ns = ( 17.123 - 18.750 ) 
    Source Clock Delay      (SCD):    -0.835ns = ( 7.915 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                      8.750     8.750 r  
    H16                                               0.000     8.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     8.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    10.201 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    11.486    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759     3.727 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206     5.933    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.034 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       1.881     7.915    system_test_v3_i/decoder_top_v3_0/inst/clk
    ILOGIC_X1Y85         IDDR                                         r  system_test_v3_i/decoder_top_v3_0/inst/reset_n_iddr/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y85         IDDR (Prop_iddr_C_Q2)        0.508     8.423 r  system_test_v3_i/decoder_top_v3_0/inst/reset_n_iddr/Q2
                         net (fo=8, routed)           3.415    11.838    system_test_v3_i/decoder_top_v3_0/inst/bank_1/reset_n
    SLICE_X94Y29         LUT1 (Prop_lut1_I0_O)        0.178    12.016 f  system_test_v3_i/decoder_top_v3_0/inst/bank_1/registers[1][3]_i_3/O
                         net (fo=512, routed)         1.647    13.663    system_test_v3_i/decoder_top_v3_0/inst/bank_1/registers[1][3]_i_3_n_0
    SLICE_X71Y24         FDCE                                         f  system_test_v3_i/decoder_top_v3_0/inst/bank_1/registers_reg[15][17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                     18.750    18.750 r  
    H16                                               0.000    18.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000    18.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    20.130 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    21.292    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    13.478 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    15.490    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.581 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       1.541    17.123    system_test_v3_i/decoder_top_v3_0/inst/bank_1/clk
    SLICE_X71Y24         FDCE                                         r  system_test_v3_i/decoder_top_v3_0/inst/bank_1/registers_reg[15][17]/C
                         clock pessimism              0.452    17.575    
                         clock uncertainty           -0.124    17.451    
    SLICE_X71Y24         FDCE (Recov_fdce_C_CLR)     -0.405    17.046    system_test_v3_i/decoder_top_v3_0/inst/bank_1/registers_reg[15][17]
  -------------------------------------------------------------------
                         required time                         17.046    
                         arrival time                         -13.663    
  -------------------------------------------------------------------
                         slack                                  3.383    

Slack (MET) :             3.415ns  (required time - arrival time)
  Source:                 system_test_v3_i/decoder_top_v3_0/inst/reset_n_iddr/C
                            (rising edge-triggered cell IDDR clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Destination:            system_test_v3_i/decoder_top_v3_0/inst/bank_1/registers_reg[7][10]/CLR
                            (recovery check against rising-edge clock clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_system_test_v3_clk_wiz_1_0 rise@18.750ns - clk_out3_system_test_v3_clk_wiz_1_0 rise@8.750ns)
  Data Path Delay:        5.718ns  (logic 0.686ns (11.998%)  route 5.032ns (88.002%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.626ns = ( 17.124 - 18.750 ) 
    Source Clock Delay      (SCD):    -0.835ns = ( 7.915 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                      8.750     8.750 r  
    H16                                               0.000     8.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     8.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    10.201 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    11.486    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759     3.727 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206     5.933    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.034 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       1.881     7.915    system_test_v3_i/decoder_top_v3_0/inst/clk
    ILOGIC_X1Y85         IDDR                                         r  system_test_v3_i/decoder_top_v3_0/inst/reset_n_iddr/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y85         IDDR (Prop_iddr_C_Q2)        0.508     8.423 r  system_test_v3_i/decoder_top_v3_0/inst/reset_n_iddr/Q2
                         net (fo=8, routed)           3.415    11.838    system_test_v3_i/decoder_top_v3_0/inst/bank_1/reset_n
    SLICE_X94Y29         LUT1 (Prop_lut1_I0_O)        0.178    12.016 f  system_test_v3_i/decoder_top_v3_0/inst/bank_1/registers[1][3]_i_3/O
                         net (fo=512, routed)         1.617    13.633    system_test_v3_i/decoder_top_v3_0/inst/bank_1/registers[1][3]_i_3_n_0
    SLICE_X75Y24         FDCE                                         f  system_test_v3_i/decoder_top_v3_0/inst/bank_1/registers_reg[7][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                     18.750    18.750 r  
    H16                                               0.000    18.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000    18.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    20.130 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    21.292    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    13.478 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    15.490    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.581 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       1.542    17.124    system_test_v3_i/decoder_top_v3_0/inst/bank_1/clk
    SLICE_X75Y24         FDCE                                         r  system_test_v3_i/decoder_top_v3_0/inst/bank_1/registers_reg[7][10]/C
                         clock pessimism              0.452    17.576    
                         clock uncertainty           -0.124    17.452    
    SLICE_X75Y24         FDCE (Recov_fdce_C_CLR)     -0.405    17.047    system_test_v3_i/decoder_top_v3_0/inst/bank_1/registers_reg[7][10]
  -------------------------------------------------------------------
                         required time                         17.047    
                         arrival time                         -13.633    
  -------------------------------------------------------------------
                         slack                                  3.415    

Slack (MET) :             3.415ns  (required time - arrival time)
  Source:                 system_test_v3_i/decoder_top_v3_0/inst/reset_n_iddr/C
                            (rising edge-triggered cell IDDR clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Destination:            system_test_v3_i/decoder_top_v3_0/inst/bank_1/registers_reg[7][17]/CLR
                            (recovery check against rising-edge clock clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_system_test_v3_clk_wiz_1_0 rise@18.750ns - clk_out3_system_test_v3_clk_wiz_1_0 rise@8.750ns)
  Data Path Delay:        5.718ns  (logic 0.686ns (11.998%)  route 5.032ns (88.002%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.626ns = ( 17.124 - 18.750 ) 
    Source Clock Delay      (SCD):    -0.835ns = ( 7.915 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                      8.750     8.750 r  
    H16                                               0.000     8.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     8.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    10.201 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    11.486    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759     3.727 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206     5.933    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.034 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       1.881     7.915    system_test_v3_i/decoder_top_v3_0/inst/clk
    ILOGIC_X1Y85         IDDR                                         r  system_test_v3_i/decoder_top_v3_0/inst/reset_n_iddr/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y85         IDDR (Prop_iddr_C_Q2)        0.508     8.423 r  system_test_v3_i/decoder_top_v3_0/inst/reset_n_iddr/Q2
                         net (fo=8, routed)           3.415    11.838    system_test_v3_i/decoder_top_v3_0/inst/bank_1/reset_n
    SLICE_X94Y29         LUT1 (Prop_lut1_I0_O)        0.178    12.016 f  system_test_v3_i/decoder_top_v3_0/inst/bank_1/registers[1][3]_i_3/O
                         net (fo=512, routed)         1.617    13.633    system_test_v3_i/decoder_top_v3_0/inst/bank_1/registers[1][3]_i_3_n_0
    SLICE_X75Y24         FDCE                                         f  system_test_v3_i/decoder_top_v3_0/inst/bank_1/registers_reg[7][17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                     18.750    18.750 r  
    H16                                               0.000    18.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000    18.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    20.130 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    21.292    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    13.478 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    15.490    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.581 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       1.542    17.124    system_test_v3_i/decoder_top_v3_0/inst/bank_1/clk
    SLICE_X75Y24         FDCE                                         r  system_test_v3_i/decoder_top_v3_0/inst/bank_1/registers_reg[7][17]/C
                         clock pessimism              0.452    17.576    
                         clock uncertainty           -0.124    17.452    
    SLICE_X75Y24         FDCE (Recov_fdce_C_CLR)     -0.405    17.047    system_test_v3_i/decoder_top_v3_0/inst/bank_1/registers_reg[7][17]
  -------------------------------------------------------------------
                         required time                         17.047    
                         arrival time                         -13.633    
  -------------------------------------------------------------------
                         slack                                  3.415    

Slack (MET) :             3.430ns  (required time - arrival time)
  Source:                 system_test_v3_i/decoder_top_v3_0/inst/reset_n_iddr/C
                            (rising edge-triggered cell IDDR clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Destination:            system_test_v3_i/decoder_top_v3_0/inst/bank_1/registers_reg[1][18]/CLR
                            (recovery check against rising-edge clock clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_system_test_v3_clk_wiz_1_0 rise@18.750ns - clk_out3_system_test_v3_clk_wiz_1_0 rise@8.750ns)
  Data Path Delay:        5.704ns  (logic 0.686ns (12.026%)  route 5.018ns (87.974%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.624ns = ( 17.126 - 18.750 ) 
    Source Clock Delay      (SCD):    -0.835ns = ( 7.915 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                      8.750     8.750 r  
    H16                                               0.000     8.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     8.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    10.201 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    11.486    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759     3.727 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206     5.933    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.034 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       1.881     7.915    system_test_v3_i/decoder_top_v3_0/inst/clk
    ILOGIC_X1Y85         IDDR                                         r  system_test_v3_i/decoder_top_v3_0/inst/reset_n_iddr/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y85         IDDR (Prop_iddr_C_Q2)        0.508     8.423 r  system_test_v3_i/decoder_top_v3_0/inst/reset_n_iddr/Q2
                         net (fo=8, routed)           3.415    11.838    system_test_v3_i/decoder_top_v3_0/inst/bank_1/reset_n
    SLICE_X94Y29         LUT1 (Prop_lut1_I0_O)        0.178    12.016 f  system_test_v3_i/decoder_top_v3_0/inst/bank_1/registers[1][3]_i_3/O
                         net (fo=512, routed)         1.604    13.619    system_test_v3_i/decoder_top_v3_0/inst/bank_1/registers[1][3]_i_3_n_0
    SLICE_X71Y27         FDCE                                         f  system_test_v3_i/decoder_top_v3_0/inst/bank_1/registers_reg[1][18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                     18.750    18.750 r  
    H16                                               0.000    18.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000    18.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    20.130 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    21.292    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    13.478 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    15.490    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.581 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       1.544    17.126    system_test_v3_i/decoder_top_v3_0/inst/bank_1/clk
    SLICE_X71Y27         FDCE                                         r  system_test_v3_i/decoder_top_v3_0/inst/bank_1/registers_reg[1][18]/C
                         clock pessimism              0.452    17.578    
                         clock uncertainty           -0.124    17.454    
    SLICE_X71Y27         FDCE (Recov_fdce_C_CLR)     -0.405    17.049    system_test_v3_i/decoder_top_v3_0/inst/bank_1/registers_reg[1][18]
  -------------------------------------------------------------------
                         required time                         17.049    
                         arrival time                         -13.619    
  -------------------------------------------------------------------
                         slack                                  3.430    

Slack (MET) :             3.433ns  (required time - arrival time)
  Source:                 system_test_v3_i/decoder_top_v3_0/inst/reset_n_iddr/C
                            (rising edge-triggered cell IDDR clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Destination:            system_test_v3_i/decoder_top_v3_0/inst/bank_1/registers_reg[14][17]/CLR
                            (recovery check against rising-edge clock clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_system_test_v3_clk_wiz_1_0 rise@18.750ns - clk_out3_system_test_v3_clk_wiz_1_0 rise@8.750ns)
  Data Path Delay:        5.699ns  (logic 0.686ns (12.036%)  route 5.013ns (87.964%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.626ns = ( 17.124 - 18.750 ) 
    Source Clock Delay      (SCD):    -0.835ns = ( 7.915 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                      8.750     8.750 r  
    H16                                               0.000     8.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     8.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    10.201 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    11.486    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759     3.727 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206     5.933    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.034 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       1.881     7.915    system_test_v3_i/decoder_top_v3_0/inst/clk
    ILOGIC_X1Y85         IDDR                                         r  system_test_v3_i/decoder_top_v3_0/inst/reset_n_iddr/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y85         IDDR (Prop_iddr_C_Q2)        0.508     8.423 r  system_test_v3_i/decoder_top_v3_0/inst/reset_n_iddr/Q2
                         net (fo=8, routed)           3.415    11.838    system_test_v3_i/decoder_top_v3_0/inst/bank_1/reset_n
    SLICE_X94Y29         LUT1 (Prop_lut1_I0_O)        0.178    12.016 f  system_test_v3_i/decoder_top_v3_0/inst/bank_1/registers[1][3]_i_3/O
                         net (fo=512, routed)         1.599    13.614    system_test_v3_i/decoder_top_v3_0/inst/bank_1/registers[1][3]_i_3_n_0
    SLICE_X72Y24         FDCE                                         f  system_test_v3_i/decoder_top_v3_0/inst/bank_1/registers_reg[14][17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                     18.750    18.750 r  
    H16                                               0.000    18.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000    18.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    20.130 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    21.292    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    13.478 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    15.490    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.581 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       1.542    17.124    system_test_v3_i/decoder_top_v3_0/inst/bank_1/clk
    SLICE_X72Y24         FDCE                                         r  system_test_v3_i/decoder_top_v3_0/inst/bank_1/registers_reg[14][17]/C
                         clock pessimism              0.452    17.576    
                         clock uncertainty           -0.124    17.452    
    SLICE_X72Y24         FDCE (Recov_fdce_C_CLR)     -0.405    17.047    system_test_v3_i/decoder_top_v3_0/inst/bank_1/registers_reg[14][17]
  -------------------------------------------------------------------
                         required time                         17.047    
                         arrival time                         -13.614    
  -------------------------------------------------------------------
                         slack                                  3.433    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_system_test_v3_clk_wiz_1_0 rise@8.750ns - clk_out3_system_test_v3_clk_wiz_1_0 rise@8.750ns)
  Data Path Delay:        0.359ns  (logic 0.164ns (45.685%)  route 0.195ns (54.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns = ( 7.833 - 8.750 ) 
    Source Clock Delay      (SCD):    -0.680ns = ( 8.070 - 8.750 ) 
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                      8.750     8.750 r  
    H16                                               0.000     8.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     8.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     8.969 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     9.409    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613     6.796 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696     7.493    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     7.519 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       0.551     8.070    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X50Y92         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDPE (Prop_fdpe_C_Q)         0.164     8.234 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.195     8.429    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X48Y91         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                      8.750     8.750 r  
    H16                                               0.000     8.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     8.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     9.156 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     9.636    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407     6.229 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752     6.981    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     7.010 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       0.823     7.833    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X48Y91         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.504     8.337    
    SLICE_X48Y91         FDCE (Remov_fdce_C_CLR)     -0.092     8.245    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -8.245    
                         arrival time                           8.429    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_system_test_v3_clk_wiz_1_0 rise@8.750ns - clk_out3_system_test_v3_clk_wiz_1_0 rise@8.750ns)
  Data Path Delay:        0.359ns  (logic 0.164ns (45.685%)  route 0.195ns (54.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns = ( 7.833 - 8.750 ) 
    Source Clock Delay      (SCD):    -0.680ns = ( 8.070 - 8.750 ) 
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                      8.750     8.750 r  
    H16                                               0.000     8.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     8.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     8.969 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     9.409    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613     6.796 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696     7.493    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     7.519 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       0.551     8.070    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X50Y92         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDPE (Prop_fdpe_C_Q)         0.164     8.234 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.195     8.429    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X48Y91         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                      8.750     8.750 r  
    H16                                               0.000     8.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     8.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     9.156 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     9.636    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407     6.229 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752     6.981    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     7.010 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       0.823     7.833    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X48Y91         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.504     8.337    
    SLICE_X48Y91         FDCE (Remov_fdce_C_CLR)     -0.092     8.245    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -8.245    
                         arrival time                           8.429    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_system_test_v3_clk_wiz_1_0 rise@8.750ns - clk_out3_system_test_v3_clk_wiz_1_0 rise@8.750ns)
  Data Path Delay:        0.359ns  (logic 0.164ns (45.685%)  route 0.195ns (54.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns = ( 7.833 - 8.750 ) 
    Source Clock Delay      (SCD):    -0.680ns = ( 8.070 - 8.750 ) 
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                      8.750     8.750 r  
    H16                                               0.000     8.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     8.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     8.969 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     9.409    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613     6.796 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696     7.493    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     7.519 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       0.551     8.070    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X50Y92         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDPE (Prop_fdpe_C_Q)         0.164     8.234 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.195     8.429    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X48Y91         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                      8.750     8.750 r  
    H16                                               0.000     8.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     8.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     9.156 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     9.636    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407     6.229 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752     6.981    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     7.010 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       0.823     7.833    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X48Y91         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                         clock pessimism              0.504     8.337    
    SLICE_X48Y91         FDCE (Remov_fdce_C_CLR)     -0.092     8.245    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -8.245    
                         arrival time                           8.429    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_system_test_v3_clk_wiz_1_0 rise@8.750ns - clk_out3_system_test_v3_clk_wiz_1_0 rise@8.750ns)
  Data Path Delay:        0.359ns  (logic 0.164ns (45.685%)  route 0.195ns (54.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns = ( 7.833 - 8.750 ) 
    Source Clock Delay      (SCD):    -0.680ns = ( 8.070 - 8.750 ) 
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                      8.750     8.750 r  
    H16                                               0.000     8.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     8.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     8.969 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     9.409    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613     6.796 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696     7.493    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     7.519 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       0.551     8.070    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X50Y92         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDPE (Prop_fdpe_C_Q)         0.164     8.234 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.195     8.429    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X48Y91         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                      8.750     8.750 r  
    H16                                               0.000     8.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     8.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     9.156 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     9.636    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407     6.229 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752     6.981    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     7.010 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       0.823     7.833    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X48Y91         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                         clock pessimism              0.504     8.337    
    SLICE_X48Y91         FDCE (Remov_fdce_C_CLR)     -0.092     8.245    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         -8.245    
                         arrival time                           8.429    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
                            (removal check against rising-edge clock clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_system_test_v3_clk_wiz_1_0 rise@8.750ns - clk_out3_system_test_v3_clk_wiz_1_0 rise@8.750ns)
  Data Path Delay:        0.359ns  (logic 0.164ns (45.685%)  route 0.195ns (54.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns = ( 7.833 - 8.750 ) 
    Source Clock Delay      (SCD):    -0.680ns = ( 8.070 - 8.750 ) 
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                      8.750     8.750 r  
    H16                                               0.000     8.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     8.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     8.969 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     9.409    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613     6.796 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696     7.493    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     7.519 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       0.551     8.070    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X50Y92         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDPE (Prop_fdpe_C_Q)         0.164     8.234 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.195     8.429    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X48Y91         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                      8.750     8.750 r  
    H16                                               0.000     8.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     8.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     9.156 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     9.636    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407     6.229 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752     6.981    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     7.010 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       0.823     7.833    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X48Y91         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/C
                         clock pessimism              0.504     8.337    
    SLICE_X48Y91         FDCE (Remov_fdce_C_CLR)     -0.092     8.245    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         -8.245    
                         arrival time                           8.429    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
                            (removal check against rising-edge clock clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_system_test_v3_clk_wiz_1_0 rise@8.750ns - clk_out3_system_test_v3_clk_wiz_1_0 rise@8.750ns)
  Data Path Delay:        0.359ns  (logic 0.164ns (45.685%)  route 0.195ns (54.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns = ( 7.833 - 8.750 ) 
    Source Clock Delay      (SCD):    -0.680ns = ( 8.070 - 8.750 ) 
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                      8.750     8.750 r  
    H16                                               0.000     8.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     8.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     8.969 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     9.409    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613     6.796 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696     7.493    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     7.519 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       0.551     8.070    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X50Y92         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDPE (Prop_fdpe_C_Q)         0.164     8.234 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.195     8.429    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X48Y91         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                      8.750     8.750 r  
    H16                                               0.000     8.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     8.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     9.156 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     9.636    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407     6.229 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752     6.981    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     7.010 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       0.823     7.833    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X48Y91         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/C
                         clock pessimism              0.504     8.337    
    SLICE_X48Y91         FDCE (Remov_fdce_C_CLR)     -0.092     8.245    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                         -8.245    
                         arrival time                           8.429    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_system_test_v3_clk_wiz_1_0 rise@8.750ns - clk_out3_system_test_v3_clk_wiz_1_0 rise@8.750ns)
  Data Path Delay:        0.359ns  (logic 0.164ns (45.685%)  route 0.195ns (54.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns = ( 7.833 - 8.750 ) 
    Source Clock Delay      (SCD):    -0.680ns = ( 8.070 - 8.750 ) 
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                      8.750     8.750 r  
    H16                                               0.000     8.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     8.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     8.969 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     9.409    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613     6.796 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696     7.493    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     7.519 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       0.551     8.070    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X50Y92         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDPE (Prop_fdpe_C_Q)         0.164     8.234 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.195     8.429    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X48Y91         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                      8.750     8.750 r  
    H16                                               0.000     8.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     8.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     9.156 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     9.636    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407     6.229 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752     6.981    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     7.010 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       0.823     7.833    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X48Y91         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/C
                         clock pessimism              0.504     8.337    
    SLICE_X48Y91         FDCE (Remov_fdce_C_CLR)     -0.092     8.245    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                         -8.245    
                         arrival time                           8.429    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_system_test_v3_clk_wiz_1_0 rise@8.750ns - clk_out3_system_test_v3_clk_wiz_1_0 rise@8.750ns)
  Data Path Delay:        0.359ns  (logic 0.164ns (45.685%)  route 0.195ns (54.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns = ( 7.833 - 8.750 ) 
    Source Clock Delay      (SCD):    -0.680ns = ( 8.070 - 8.750 ) 
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                      8.750     8.750 r  
    H16                                               0.000     8.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     8.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     8.969 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     9.409    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613     6.796 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696     7.493    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     7.519 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       0.551     8.070    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X50Y92         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDPE (Prop_fdpe_C_Q)         0.164     8.234 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.195     8.429    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X48Y91         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                      8.750     8.750 r  
    H16                                               0.000     8.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     8.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     9.156 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     9.636    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407     6.229 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752     6.981    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     7.010 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       0.823     7.833    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X48Y91         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/C
                         clock pessimism              0.504     8.337    
    SLICE_X48Y91         FDCE (Remov_fdce_C_CLR)     -0.092     8.245    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -8.245    
                         arrival time                           8.429    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_system_test_v3_clk_wiz_1_0 rise@8.750ns - clk_out3_system_test_v3_clk_wiz_1_0 rise@8.750ns)
  Data Path Delay:        0.445ns  (logic 0.164ns (36.837%)  route 0.281ns (63.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns = ( 7.833 - 8.750 ) 
    Source Clock Delay      (SCD):    -0.680ns = ( 8.070 - 8.750 ) 
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                      8.750     8.750 r  
    H16                                               0.000     8.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     8.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     8.969 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     9.409    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613     6.796 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696     7.493    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     7.519 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       0.551     8.070    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X50Y92         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDPE (Prop_fdpe_C_Q)         0.164     8.234 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.281     8.515    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X49Y91         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                      8.750     8.750 r  
    H16                                               0.000     8.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     8.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     9.156 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     9.636    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407     6.229 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752     6.981    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     7.010 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       0.823     7.833    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X49Y91         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.504     8.337    
    SLICE_X49Y91         FDCE (Remov_fdce_C_CLR)     -0.092     8.245    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -8.245    
                         arrival time                           8.515    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_system_test_v3_clk_wiz_1_0 rise@8.750ns - clk_out3_system_test_v3_clk_wiz_1_0 rise@8.750ns)
  Data Path Delay:        0.445ns  (logic 0.164ns (36.837%)  route 0.281ns (63.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns = ( 7.833 - 8.750 ) 
    Source Clock Delay      (SCD):    -0.680ns = ( 8.070 - 8.750 ) 
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                      8.750     8.750 r  
    H16                                               0.000     8.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     8.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     8.969 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     9.409    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613     6.796 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696     7.493    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     7.519 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       0.551     8.070    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X50Y92         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDPE (Prop_fdpe_C_Q)         0.164     8.234 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.281     8.515    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X49Y91         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                      8.750     8.750 r  
    H16                                               0.000     8.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     8.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     9.156 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     9.636    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407     6.229 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752     6.981    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     7.010 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       0.823     7.833    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X49Y91         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.504     8.337    
    SLICE_X49Y91         FDCE (Remov_fdce_C_CLR)     -0.092     8.245    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -8.245    
                         arrival time                           8.515    
  -------------------------------------------------------------------
                         slack                                  0.270    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       28.152ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.194ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.152ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.046ns  (logic 1.072ns (26.493%)  route 2.974ns (73.507%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.555ns = ( 36.555 - 33.000 ) 
    Source Clock Delay      (SCD):    4.252ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.845     4.252    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X48Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDRE (Prop_fdre_C_Q)         0.419     4.671 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.515     6.186    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X48Y102        LUT4 (Prop_lut4_I0_O)        0.327     6.513 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.960     7.473    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X50Y98         LUT1 (Prop_lut1_I0_O)        0.326     7.799 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.499     8.298    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X52Y98         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.470    36.555    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X52Y98         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.336    36.891    
                         clock uncertainty           -0.035    36.855    
    SLICE_X52Y98         FDCE (Recov_fdce_C_CLR)     -0.405    36.450    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         36.450    
                         arrival time                          -8.298    
  -------------------------------------------------------------------
                         slack                                 28.152    

Slack (MET) :             28.152ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.046ns  (logic 1.072ns (26.493%)  route 2.974ns (73.507%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.555ns = ( 36.555 - 33.000 ) 
    Source Clock Delay      (SCD):    4.252ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.845     4.252    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X48Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDRE (Prop_fdre_C_Q)         0.419     4.671 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.515     6.186    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X48Y102        LUT4 (Prop_lut4_I0_O)        0.327     6.513 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.960     7.473    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X50Y98         LUT1 (Prop_lut1_I0_O)        0.326     7.799 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.499     8.298    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X52Y98         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.470    36.555    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X52Y98         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.336    36.891    
                         clock uncertainty           -0.035    36.855    
    SLICE_X52Y98         FDCE (Recov_fdce_C_CLR)     -0.405    36.450    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         36.450    
                         arrival time                          -8.298    
  -------------------------------------------------------------------
                         slack                                 28.152    

Slack (MET) :             28.152ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.046ns  (logic 1.072ns (26.493%)  route 2.974ns (73.507%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.555ns = ( 36.555 - 33.000 ) 
    Source Clock Delay      (SCD):    4.252ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.845     4.252    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X48Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDRE (Prop_fdre_C_Q)         0.419     4.671 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.515     6.186    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X48Y102        LUT4 (Prop_lut4_I0_O)        0.327     6.513 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.960     7.473    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X50Y98         LUT1 (Prop_lut1_I0_O)        0.326     7.799 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.499     8.298    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X52Y98         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.470    36.555    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X52Y98         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.336    36.891    
                         clock uncertainty           -0.035    36.855    
    SLICE_X52Y98         FDCE (Recov_fdce_C_CLR)     -0.405    36.450    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         36.450    
                         arrival time                          -8.298    
  -------------------------------------------------------------------
                         slack                                 28.152    

Slack (MET) :             28.152ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.046ns  (logic 1.072ns (26.493%)  route 2.974ns (73.507%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.555ns = ( 36.555 - 33.000 ) 
    Source Clock Delay      (SCD):    4.252ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.845     4.252    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X48Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDRE (Prop_fdre_C_Q)         0.419     4.671 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.515     6.186    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X48Y102        LUT4 (Prop_lut4_I0_O)        0.327     6.513 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.960     7.473    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X50Y98         LUT1 (Prop_lut1_I0_O)        0.326     7.799 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.499     8.298    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X52Y98         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.470    36.555    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X52Y98         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.336    36.891    
                         clock uncertainty           -0.035    36.855    
    SLICE_X52Y98         FDCE (Recov_fdce_C_CLR)     -0.405    36.450    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         36.450    
                         arrival time                          -8.298    
  -------------------------------------------------------------------
                         slack                                 28.152    

Slack (MET) :             28.152ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.046ns  (logic 1.072ns (26.493%)  route 2.974ns (73.507%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.555ns = ( 36.555 - 33.000 ) 
    Source Clock Delay      (SCD):    4.252ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.845     4.252    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X48Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDRE (Prop_fdre_C_Q)         0.419     4.671 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.515     6.186    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X48Y102        LUT4 (Prop_lut4_I0_O)        0.327     6.513 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.960     7.473    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X50Y98         LUT1 (Prop_lut1_I0_O)        0.326     7.799 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.499     8.298    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X52Y98         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.470    36.555    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X52Y98         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.336    36.891    
                         clock uncertainty           -0.035    36.855    
    SLICE_X52Y98         FDCE (Recov_fdce_C_CLR)     -0.405    36.450    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         36.450    
                         arrival time                          -8.298    
  -------------------------------------------------------------------
                         slack                                 28.152    

Slack (MET) :             28.156ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.042ns  (logic 1.072ns (26.522%)  route 2.970ns (73.478%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.555ns = ( 36.555 - 33.000 ) 
    Source Clock Delay      (SCD):    4.252ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.845     4.252    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X48Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDRE (Prop_fdre_C_Q)         0.419     4.671 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.515     6.186    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X48Y102        LUT4 (Prop_lut4_I0_O)        0.327     6.513 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.960     7.473    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X50Y98         LUT1 (Prop_lut1_I0_O)        0.326     7.799 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.495     8.294    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X53Y98         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.470    36.555    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X53Y98         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.336    36.891    
                         clock uncertainty           -0.035    36.855    
    SLICE_X53Y98         FDCE (Recov_fdce_C_CLR)     -0.405    36.450    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         36.450    
                         arrival time                          -8.294    
  -------------------------------------------------------------------
                         slack                                 28.156    

Slack (MET) :             28.156ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.042ns  (logic 1.072ns (26.522%)  route 2.970ns (73.478%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.555ns = ( 36.555 - 33.000 ) 
    Source Clock Delay      (SCD):    4.252ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.845     4.252    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X48Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDRE (Prop_fdre_C_Q)         0.419     4.671 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.515     6.186    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X48Y102        LUT4 (Prop_lut4_I0_O)        0.327     6.513 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.960     7.473    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X50Y98         LUT1 (Prop_lut1_I0_O)        0.326     7.799 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.495     8.294    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X53Y98         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.470    36.555    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X53Y98         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.336    36.891    
                         clock uncertainty           -0.035    36.855    
    SLICE_X53Y98         FDCE (Recov_fdce_C_CLR)     -0.405    36.450    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         36.450    
                         arrival time                          -8.294    
  -------------------------------------------------------------------
                         slack                                 28.156    

Slack (MET) :             28.156ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.042ns  (logic 1.072ns (26.522%)  route 2.970ns (73.478%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.555ns = ( 36.555 - 33.000 ) 
    Source Clock Delay      (SCD):    4.252ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.845     4.252    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X48Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDRE (Prop_fdre_C_Q)         0.419     4.671 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.515     6.186    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X48Y102        LUT4 (Prop_lut4_I0_O)        0.327     6.513 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.960     7.473    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X50Y98         LUT1 (Prop_lut1_I0_O)        0.326     7.799 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.495     8.294    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X53Y98         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.470    36.555    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X53Y98         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.336    36.891    
                         clock uncertainty           -0.035    36.855    
    SLICE_X53Y98         FDCE (Recov_fdce_C_CLR)     -0.405    36.450    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         36.450    
                         arrival time                          -8.294    
  -------------------------------------------------------------------
                         slack                                 28.156    

Slack (MET) :             28.156ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.042ns  (logic 1.072ns (26.522%)  route 2.970ns (73.478%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.555ns = ( 36.555 - 33.000 ) 
    Source Clock Delay      (SCD):    4.252ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.845     4.252    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X48Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDRE (Prop_fdre_C_Q)         0.419     4.671 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.515     6.186    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X48Y102        LUT4 (Prop_lut4_I0_O)        0.327     6.513 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.960     7.473    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X50Y98         LUT1 (Prop_lut1_I0_O)        0.326     7.799 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.495     8.294    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X53Y98         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.470    36.555    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X53Y98         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.336    36.891    
                         clock uncertainty           -0.035    36.855    
    SLICE_X53Y98         FDCE (Recov_fdce_C_CLR)     -0.405    36.450    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         36.450    
                         arrival time                          -8.294    
  -------------------------------------------------------------------
                         slack                                 28.156    

Slack (MET) :             28.156ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.042ns  (logic 1.072ns (26.522%)  route 2.970ns (73.478%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.555ns = ( 36.555 - 33.000 ) 
    Source Clock Delay      (SCD):    4.252ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.845     4.252    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X48Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDRE (Prop_fdre_C_Q)         0.419     4.671 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.515     6.186    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X48Y102        LUT4 (Prop_lut4_I0_O)        0.327     6.513 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.960     7.473    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X50Y98         LUT1 (Prop_lut1_I0_O)        0.326     7.799 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.495     8.294    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X53Y98         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.470    36.555    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X53Y98         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.336    36.891    
                         clock uncertainty           -0.035    36.855    
    SLICE_X53Y98         FDCE (Recov_fdce_C_CLR)     -0.405    36.450    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         36.450    
                         arrival time                          -8.294    
  -------------------------------------------------------------------
                         slack                                 28.156    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.128ns (40.932%)  route 0.185ns (59.068%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.607ns
    Clock Pessimism Removal (CPR):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.553     1.607    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X51Y91         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDPE (Prop_fdpe_C_Q)         0.128     1.735 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.185     1.919    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X47Y91         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.825     2.014    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X47Y91         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.140     1.874    
    SLICE_X47Y91         FDPE (Remov_fdpe_C_PRE)     -0.149     1.725    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.725    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.852%)  route 0.126ns (47.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.556     1.610    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X44Y89         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y89         FDPE (Prop_fdpe_C_Q)         0.141     1.751 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.126     1.876    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X45Y88         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.824     2.013    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X45Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.387     1.626    
    SLICE_X45Y88         FDCE (Remov_fdce_C_CLR)     -0.092     1.534    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.852%)  route 0.126ns (47.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.556     1.610    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X44Y89         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y89         FDPE (Prop_fdpe_C_Q)         0.141     1.751 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.126     1.876    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X45Y88         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.824     2.013    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X45Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.387     1.626    
    SLICE_X45Y88         FDCE (Remov_fdce_C_CLR)     -0.092     1.534    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.852%)  route 0.126ns (47.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.556     1.610    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X44Y89         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y89         FDPE (Prop_fdpe_C_Q)         0.141     1.751 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.126     1.876    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X45Y88         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.824     2.013    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X45Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.387     1.626    
    SLICE_X45Y88         FDCE (Remov_fdce_C_CLR)     -0.092     1.534    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.852%)  route 0.126ns (47.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.556     1.610    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X44Y89         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y89         FDPE (Prop_fdpe_C_Q)         0.141     1.751 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.126     1.876    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X45Y88         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.824     2.013    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X45Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.387     1.626    
    SLICE_X45Y88         FDCE (Remov_fdce_C_CLR)     -0.092     1.534    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.852%)  route 0.126ns (47.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.556     1.610    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X44Y89         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y89         FDPE (Prop_fdpe_C_Q)         0.141     1.751 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.126     1.876    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X45Y88         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.824     2.013    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X45Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.387     1.626    
    SLICE_X45Y88         FDCE (Remov_fdce_C_CLR)     -0.092     1.534    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.852%)  route 0.126ns (47.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.556     1.610    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X44Y89         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y89         FDPE (Prop_fdpe_C_Q)         0.141     1.751 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.126     1.876    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X45Y88         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.824     2.013    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X45Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.387     1.626    
    SLICE_X45Y88         FDCE (Remov_fdce_C_CLR)     -0.092     1.534    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.852%)  route 0.126ns (47.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.556     1.610    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X44Y89         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y89         FDPE (Prop_fdpe_C_Q)         0.141     1.751 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.126     1.876    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X45Y88         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.824     2.013    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X45Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.387     1.626    
    SLICE_X45Y88         FDCE (Remov_fdce_C_CLR)     -0.092     1.534    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.852%)  route 0.126ns (47.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.556     1.610    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X44Y89         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y89         FDPE (Prop_fdpe_C_Q)         0.141     1.751 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.126     1.876    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X45Y88         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.824     2.013    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X45Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.387     1.626    
    SLICE_X45Y88         FDCE (Remov_fdce_C_CLR)     -0.092     1.534    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.004%)  route 0.130ns (47.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.556     1.610    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X44Y89         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y89         FDPE (Prop_fdpe_C_Q)         0.141     1.751 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.130     1.881    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X44Y88         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.824     2.013    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X44Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.387     1.626    
    SLICE_X44Y88         FDCE (Remov_fdce_C_CLR)     -0.092     1.534    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.347    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  clk_out3_system_test_v3_clk_wiz_1_0
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        4.335ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.335ns  (required time - arrival time)
  Source:                 system_test_v3_i/decoder_top_v3_0/inst/spi_interface/miso_disable_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Destination:            dec_spi_miso
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        5.665ns  (logic 4.045ns (71.398%)  route 1.620ns (28.602%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y65                                     0.000     0.000 r  system_test_v3_i/decoder_top_v3_0/inst/spi_interface/miso_disable_reg_reg/C
    SLICE_X113Y65        FDRE (Prop_fdre_C_Q)         0.456     0.456 f  system_test_v3_i/decoder_top_v3_0/inst/spi_interface/miso_disable_reg_reg/Q
                         net (fo=1, routed)           1.620     2.076    system_test_v3_i/decoder_top_v3_0/inst/spi_miso_disable
    Y19                  OBUFT (TriStatE_obuft_T_O)
                                                      3.589     5.665 r  system_test_v3_i/decoder_top_v3_0/inst/spi_miso_obuf_inst/O
                         net (fo=0)                   0.000     5.665    dec_spi_miso
    Y19                                                               r  dec_spi_miso (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
                         output delay                -0.000    10.000    
  -------------------------------------------------------------------
                         required time                         10.000    
                         arrival time                          -5.665    
  -------------------------------------------------------------------
                         slack                                  4.335    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  spi_clk_inv_buffered
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        0.454ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.454ns  (required time - arrival time)
  Source:                 system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_out_oddr/C
                            (rising edge-triggered cell ODDR clocked by spi_clk_inv_buffered  {rise@10.000ns fall@30.000ns period=40.000ns})
  Destination:            dec_spi_miso
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            4.500ns  (MaxDelay Path 4.500ns)
  Data Path Delay:        4.046ns  (logic 4.045ns (99.975%)  route 0.001ns (0.025%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 4.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y65                                      0.000     0.000 r  system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_out_oddr/C
    OLOGIC_X1Y65         ODDR (Prop_oddr_C_Q)         0.472     0.472 r  system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_out_oddr/Q
                         net (fo=1, routed)           0.001     0.473    system_test_v3_i/decoder_top_v3_0/inst/spi_miso_buffered
    Y19                  OBUFT (Prop_obuft_I_O)       3.573     4.046 r  system_test_v3_i/decoder_top_v3_0/inst/spi_miso_obuf_inst/O
                         net (fo=0)                   0.000     4.046    dec_spi_miso
    Y19                                                               r  dec_spi_miso (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                    4.500     4.500    
                         output delay                -0.000     4.500    
  -------------------------------------------------------------------
                         required time                          4.500    
                         arrival time                          -4.046    
  -------------------------------------------------------------------
                         slack                                  0.454    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_slave_reset_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.775ns  (logic 4.178ns (47.612%)  route 4.597ns (52.388%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_test_v3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_test_v3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_test_v3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         1.652     2.946    system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/S_AXI_ACLK
    SLICE_X35Y94         FDRE                                         r  system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y94         FDRE (Prop_fdre_C_Q)         0.456     3.402 f  system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=135, routed)         2.933     6.335    system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0[0]
    SLICE_X113Y97        LUT1 (Prop_lut1_I0_O)        0.124     6.459 r  system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/reset_n_INST_0/O
                         net (fo=1, routed)           1.664     8.123    lopt
    T10                  OBUF (Prop_obuf_I_O)         3.598    11.721 r  spi_slave_reset_n_OBUF_inst/O
                         net (fo=0)                   0.000    11.721    spi_slave_reset_n
    T10                                                               r  spi_slave_reset_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_test_v3_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ARESET_N[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.908ns  (logic 4.051ns (51.229%)  route 3.857ns (48.771%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_test_v3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_test_v3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_test_v3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         1.653     2.947    system_test_v3_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X37Y99         FDRE                                         r  system_test_v3_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y99         FDRE (Prop_fdre_C_Q)         0.456     3.403 r  system_test_v3_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_lopt_replica/Q
                         net (fo=1, routed)           3.857     7.260    lopt_1
    L14                  OBUF (Prop_obuf_I_O)         3.595    10.855 r  ARESET_N_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.855    ARESET_N[0]
    L14                                                               r  ARESET_N[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_test_v3_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ARESET_N[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.843ns  (logic 1.437ns (50.522%)  route 1.407ns (49.478%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_test_v3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_test_v3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_test_v3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         0.557     0.893    system_test_v3_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X37Y99         FDRE                                         r  system_test_v3_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y99         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  system_test_v3_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_lopt_replica/Q
                         net (fo=1, routed)           1.407     2.440    lopt_1
    L14                  OBUF (Prop_obuf_I_O)         1.296     3.736 r  ARESET_N_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.736    ARESET_N[0]
    L14                                                               r  ARESET_N[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_slave_reset_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.227ns  (logic 1.484ns (45.990%)  route 1.743ns (54.010%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_test_v3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_test_v3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_test_v3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         0.558     0.894    system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/S_AXI_ACLK
    SLICE_X35Y94         FDRE                                         r  system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y94         FDRE (Prop_fdre_C_Q)         0.141     1.035 f  system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=135, routed)         1.412     2.446    system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0[0]
    SLICE_X113Y97        LUT1 (Prop_lut1_I0_O)        0.045     2.491 r  system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/reset_n_INST_0/O
                         net (fo=1, routed)           0.331     2.823    lopt
    T10                  OBUF (Prop_obuf_I_O)         1.298     4.121 r  spi_slave_reset_n_OBUF_inst/O
                         net (fo=0)                   0.000     4.121    spi_slave_reset_n
    T10                                                               r  spi_slave_reset_n (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out3_system_test_v3_clk_wiz_1_0
  To Clock:  

Max Delay             4 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_test_v3_i/decoder_top_v3_0/inst/bank_1/registers_reg[15][3]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Destination:            errors_corrected[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.685ns  (logic 4.099ns (47.194%)  route 4.586ns (52.806%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.250ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                      8.750     8.750 r  
    H16                                               0.000     8.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     8.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    10.201 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    11.486    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759     3.727 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206     5.933    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.034 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       1.790     7.824    system_test_v3_i/decoder_top_v3_0/inst/bank_1/clk
    SLICE_X96Y30         FDCE                                         r  system_test_v3_i/decoder_top_v3_0/inst/bank_1/registers_reg[15][3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y30         FDCE (Prop_fdce_C_Q)         0.518     8.342 r  system_test_v3_i/decoder_top_v3_0/inst/bank_1/registers_reg[15][3]_lopt_replica/Q
                         net (fo=1, routed)           4.586    12.928    lopt_5
    M14                  OBUF (Prop_obuf_I_O)         3.581    16.509 r  errors_corrected_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.509    errors_corrected[3]
    M14                                                               r  errors_corrected[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_test_v3_i/decoder_top_v3_0/inst/bank_1/registers_reg[15][2]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Destination:            errors_corrected[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.524ns  (logic 4.090ns (47.986%)  route 4.434ns (52.014%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.250ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                      8.750     8.750 r  
    H16                                               0.000     8.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     8.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    10.201 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    11.486    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759     3.727 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206     5.933    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.034 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       1.791     7.825    system_test_v3_i/decoder_top_v3_0/inst/bank_1/clk
    SLICE_X102Y30        FDCE                                         r  system_test_v3_i/decoder_top_v3_0/inst/bank_1/registers_reg[15][2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y30        FDCE (Prop_fdce_C_Q)         0.518     8.343 r  system_test_v3_i/decoder_top_v3_0/inst/bank_1/registers_reg[15][2]_lopt_replica/Q
                         net (fo=1, routed)           4.434    12.776    lopt_4
    N16                  OBUF (Prop_obuf_I_O)         3.572    16.349 r  errors_corrected_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.349    errors_corrected[2]
    N16                                                               r  errors_corrected[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_test_v3_i/decoder_top_v3_0/inst/bank_1/registers_reg[15][1]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Destination:            errors_corrected[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.029ns  (logic 4.013ns (49.984%)  route 4.016ns (50.016%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.250ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                      8.750     8.750 r  
    H16                                               0.000     8.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     8.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    10.201 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    11.486    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759     3.727 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206     5.933    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.034 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       1.790     7.824    system_test_v3_i/decoder_top_v3_0/inst/bank_1/clk
    SLICE_X99Y30         FDCE                                         r  system_test_v3_i/decoder_top_v3_0/inst/bank_1/registers_reg[15][1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y30         FDCE (Prop_fdce_C_Q)         0.456     8.280 r  system_test_v3_i/decoder_top_v3_0/inst/bank_1/registers_reg[15][1]_lopt_replica/Q
                         net (fo=1, routed)           4.016    12.296    lopt_3
    P14                  OBUF (Prop_obuf_I_O)         3.557    15.853 r  errors_corrected_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.853    errors_corrected[1]
    P14                                                               r  errors_corrected[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_test_v3_i/decoder_top_v3_0/inst/bank_1/registers_reg[15][0]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Destination:            errors_corrected[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.486ns  (logic 4.048ns (54.074%)  route 3.438ns (45.926%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.250ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                      8.750     8.750 r  
    H16                                               0.000     8.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     8.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    10.201 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    11.486    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759     3.727 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206     5.933    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.034 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       1.791     7.825    system_test_v3_i/decoder_top_v3_0/inst/bank_1/clk
    SLICE_X102Y30        FDCE                                         r  system_test_v3_i/decoder_top_v3_0/inst/bank_1/registers_reg[15][0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y30        FDCE (Prop_fdce_C_Q)         0.518     8.343 r  system_test_v3_i/decoder_top_v3_0/inst/bank_1/registers_reg[15][0]_lopt_replica/Q
                         net (fo=1, routed)           3.438    11.780    lopt_2
    R14                  OBUF (Prop_obuf_I_O)         3.530    15.310 r  errors_corrected_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.310    errors_corrected[0]
    R14                                                               r  errors_corrected[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_test_v3_i/decoder_top_v3_0/inst/spi_interface/miso_disable_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Destination:            dec_spi_miso
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.540ns  (logic 0.965ns (62.652%)  route 0.575ns (37.348%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.250ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                      8.750     8.750 r  
    H16                                               0.000     8.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     8.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     8.969 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     9.409    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613     6.796 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696     7.493    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     7.519 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       0.632     8.151    system_test_v3_i/decoder_top_v3_0/inst/spi_interface/clk
    SLICE_X113Y65        FDRE                                         r  system_test_v3_i/decoder_top_v3_0/inst/spi_interface/miso_disable_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y65        FDRE (Prop_fdre_C_Q)         0.141     8.292 r  system_test_v3_i/decoder_top_v3_0/inst/spi_interface/miso_disable_reg_reg/Q
                         net (fo=1, routed)           0.575     8.867    system_test_v3_i/decoder_top_v3_0/inst/spi_miso_disable
    Y19                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     9.691 r  system_test_v3_i/decoder_top_v3_0/inst/spi_miso_obuf_inst/O
                         net (fo=0)                   0.000     9.691    dec_spi_miso
    Y19                                                               r  dec_spi_miso (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_test_v3_i/decoder_top_v3_0/inst/bank_1/registers_reg[15][0]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Destination:            errors_corrected[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.468ns  (logic 1.395ns (56.522%)  route 1.073ns (43.478%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.250ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                      8.750     8.750 r  
    H16                                               0.000     8.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     8.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     8.969 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     9.409    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613     6.796 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696     7.493    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     7.519 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       0.606     8.124    system_test_v3_i/decoder_top_v3_0/inst/bank_1/clk
    SLICE_X102Y30        FDCE                                         r  system_test_v3_i/decoder_top_v3_0/inst/bank_1/registers_reg[15][0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y30        FDCE (Prop_fdce_C_Q)         0.164     8.288 r  system_test_v3_i/decoder_top_v3_0/inst/bank_1/registers_reg[15][0]_lopt_replica/Q
                         net (fo=1, routed)           1.073     9.361    lopt_2
    R14                  OBUF (Prop_obuf_I_O)         1.231    10.592 r  errors_corrected_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.592    errors_corrected[0]
    R14                                                               r  errors_corrected[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_test_v3_i/decoder_top_v3_0/inst/bank_1/registers_reg[15][1]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Destination:            errors_corrected[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.813ns  (logic 1.399ns (49.735%)  route 1.414ns (50.265%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.250ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                      8.750     8.750 r  
    H16                                               0.000     8.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     8.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     8.969 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     9.409    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613     6.796 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696     7.493    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     7.519 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       0.606     8.124    system_test_v3_i/decoder_top_v3_0/inst/bank_1/clk
    SLICE_X99Y30         FDCE                                         r  system_test_v3_i/decoder_top_v3_0/inst/bank_1/registers_reg[15][1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y30         FDCE (Prop_fdce_C_Q)         0.141     8.265 r  system_test_v3_i/decoder_top_v3_0/inst/bank_1/registers_reg[15][1]_lopt_replica/Q
                         net (fo=1, routed)           1.414     9.679    lopt_3
    P14                  OBUF (Prop_obuf_I_O)         1.258    10.937 r  errors_corrected_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.937    errors_corrected[1]
    P14                                                               r  errors_corrected[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_test_v3_i/decoder_top_v3_0/inst/bank_1/registers_reg[15][2]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Destination:            errors_corrected[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.017ns  (logic 1.437ns (47.632%)  route 1.580ns (52.368%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.250ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                      8.750     8.750 r  
    H16                                               0.000     8.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     8.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     8.969 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     9.409    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613     6.796 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696     7.493    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     7.519 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       0.606     8.124    system_test_v3_i/decoder_top_v3_0/inst/bank_1/clk
    SLICE_X102Y30        FDCE                                         r  system_test_v3_i/decoder_top_v3_0/inst/bank_1/registers_reg[15][2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y30        FDCE (Prop_fdce_C_Q)         0.164     8.288 r  system_test_v3_i/decoder_top_v3_0/inst/bank_1/registers_reg[15][2]_lopt_replica/Q
                         net (fo=1, routed)           1.580     9.868    lopt_4
    N16                  OBUF (Prop_obuf_I_O)         1.273    11.141 r  errors_corrected_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.141    errors_corrected[2]
    N16                                                               r  errors_corrected[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_test_v3_i/decoder_top_v3_0/inst/bank_1/registers_reg[15][3]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Destination:            errors_corrected[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.094ns  (logic 1.445ns (46.720%)  route 1.648ns (53.280%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.250ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                      8.750     8.750 r  
    H16                                               0.000     8.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     8.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     8.969 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     9.409    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613     6.796 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696     7.493    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     7.519 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       0.605     8.123    system_test_v3_i/decoder_top_v3_0/inst/bank_1/clk
    SLICE_X96Y30         FDCE                                         r  system_test_v3_i/decoder_top_v3_0/inst/bank_1/registers_reg[15][3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y30         FDCE (Prop_fdce_C_Q)         0.164     8.287 r  system_test_v3_i/decoder_top_v3_0/inst/bank_1/registers_reg[15][3]_lopt_replica/Q
                         net (fo=1, routed)           1.648     9.936    lopt_5
    M14                  OBUF (Prop_obuf_I_O)         1.281    11.217 r  errors_corrected_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.217    errors_corrected[3]
    M14                                                               r  errors_corrected[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  spi_clk_inv_buffered
  To Clock:  

Max Delay             0 Endpoints
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_out_oddr/C
                            (rising edge-triggered cell ODDR clocked by spi_clk_inv_buffered  {rise@10.000ns fall@30.000ns period=40.000ns})
  Destination:            dec_spi_miso
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.452ns  (logic 1.451ns (99.931%)  route 0.001ns (0.069%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk_inv_buffered rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 f  dec_spi_clk (IN)
                         net (fo=0)                   0.000    10.000    dec_spi_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266    10.266 f  dec_spi_clk_IBUF_inst/O
                         net (fo=2, routed)           0.465    10.731    system_test_v3_i/decoder_top_v3_0/inst/spi_clk_ext
    SLICE_X113Y74        LUT1 (Prop_lut1_I0_O)        0.045    10.776 r  system_test_v3_i/decoder_top_v3_0/inst/spi_clk_inv_bufr_inst_i_1/O
                         net (fo=1, routed)           0.263    11.039    system_test_v3_i/decoder_top_v3_0/inst/I0
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270    11.309 r  system_test_v3_i/decoder_top_v3_0/inst/spi_clk_inv_bufr_inst/O
                         net (fo=1, routed)           0.265    11.574    system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_clk_inv_iob
    OLOGIC_X1Y65         ODDR                                         r  system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_out_oddr/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y65         ODDR (Prop_oddr_C_Q)         0.177    11.751 r  system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_out_oddr/Q
                         net (fo=1, routed)           0.001    11.752    system_test_v3_i/decoder_top_v3_0/inst/spi_miso_buffered
    Y19                  OBUFT (Prop_obuft_I_O)       1.274    13.025 r  system_test_v3_i/decoder_top_v3_0/inst/spi_miso_obuf_inst/O
                         net (fo=0)                   0.000    13.025    dec_spi_miso
    Y19                                                               r  dec_spi_miso (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_test_v3_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            system_test_v3_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.937ns  (logic 0.124ns (6.401%)  route 1.813ns (93.599%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  system_test_v3_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=2, routed)           1.813     1.813    system_test_v3_i/rst_ps7_0_100M/U0/EXT_LPF/External_System_Reset
    SLICE_X41Y98         LUT1 (Prop_lut1_I0_O)        0.124     1.937 r  system_test_v3_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT_i_1/O
                         net (fo=1, routed)           0.000     1.937    system_test_v3_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/prmry_in
    SLICE_X41Y98         FDRE                                         r  system_test_v3_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_test_v3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    system_test_v3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  system_test_v3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         1.480     2.659    system_test_v3_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/scndry_aclk
    SLICE_X41Y98         FDRE                                         r  system_test_v3_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_test_v3_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            system_test_v3_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.787ns  (logic 0.045ns (5.717%)  route 0.742ns (94.283%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  system_test_v3_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=2, routed)           0.742     0.742    system_test_v3_i/rst_ps7_0_100M/U0/EXT_LPF/External_System_Reset
    SLICE_X41Y98         LUT1 (Prop_lut1_I0_O)        0.045     0.787 r  system_test_v3_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT_i_1/O
                         net (fo=1, routed)           0.000     0.787    system_test_v3_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/prmry_in
    SLICE_X41Y98         FDRE                                         r  system_test_v3_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_test_v3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_test_v3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_test_v3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         0.825     1.191    system_test_v3_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/scndry_aclk
    SLICE_X41Y98         FDRE                                         r  system_test_v3_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_system_test_v3_clk_wiz_1_0
  To Clock:  clk_fpga_0

Max Delay             0 Endpoints
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_test_v3_clk_wiz_1_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.936ns  (logic 0.298ns (31.847%)  route 0.638ns (68.153%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        1.867ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    -0.676ns = ( 9.324 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.250ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_test_v3_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000    10.000    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219    10.219 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.659    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613     8.046 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696     8.743    system_test_v3_i/clk_wiz_1/inst/clk_out2_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     8.769 r  system_test_v3_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=51, routed)          0.555     9.324    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X39Y90         FDCE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y90         FDCE (Prop_fdce_C_Q)         0.141     9.465 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[1]/Q
                         net (fo=51, routed)          0.189     9.653    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg[1]
    SLICE_X38Y90         LUT4 (Prop_lut4_I1_O)        0.046     9.699 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/busy_INST_0/O
                         net (fo=1, routed)           0.449    10.148    system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/busy
    SLICE_X33Y96         LUT6 (Prop_lut6_I0_O)        0.111    10.259 r  system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0[31]_i_1/O
                         net (fo=1, routed)           0.000    10.259    system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0
    SLICE_X33Y96         FDRE                                         r  system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_test_v3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_test_v3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_test_v3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         0.825     1.191    system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/S_AXI_ACLK
    SLICE_X33Y96         FDRE                                         r  system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out4_system_test_v3_clk_wiz_1_0
  To Clock:  clk_fpga_0

Max Delay             0 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_system_test_v3_clk_wiz_1_0  {rise@6.667ns fall@16.667ns period=20.000ns})
  Destination:            system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.615ns  (logic 0.467ns (75.898%)  route 0.148ns (24.102%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.947ns
    Source Clock Delay      (SCD):    -1.689ns = ( 4.978 - 6.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.250ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_system_test_v3_clk_wiz_1_0 rise edge)
                                                      6.667     6.667 r  
    H16                                               0.000     6.667 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     6.667    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     8.047 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.209    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814     1.395 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012     3.407    system_test_v3_i/clk_wiz_1/inst/clk_out4_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     3.498 r  system_test_v3_i/clk_wiz_1/inst/clkout4_buf/O
                         net (fo=38, routed)          1.480     4.978    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X33Y97         FDCE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y97         FDCE (Prop_fdce_C_Q)         0.367     5.345 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[26]/Q
                         net (fo=2, routed)           0.148     5.493    system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/read_data[26]
    SLICE_X32Y97         LUT6 (Prop_lut6_I2_O)        0.100     5.593 r  system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata[26]_i_1/O
                         net (fo=1, routed)           0.000     5.593    system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/reg_data_out[26]
    SLICE_X32Y97         FDRE                                         r  system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_test_v3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_test_v3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_test_v3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         1.653     2.947    system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/S_AXI_ACLK
    SLICE_X32Y97         FDRE                                         r  system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[26]/C

Slack:                    inf
  Source:                 system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_system_test_v3_clk_wiz_1_0  {rise@6.667ns fall@16.667ns period=20.000ns})
  Destination:            system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.747ns  (logic 0.467ns (62.549%)  route 0.280ns (37.451%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.944ns
    Source Clock Delay      (SCD):    -1.692ns = ( 4.975 - 6.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.250ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_system_test_v3_clk_wiz_1_0 rise edge)
                                                      6.667     6.667 r  
    H16                                               0.000     6.667 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     6.667    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     8.047 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.209    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814     1.395 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012     3.407    system_test_v3_i/clk_wiz_1/inst/clk_out4_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     3.498 r  system_test_v3_i/clk_wiz_1/inst/clkout4_buf/O
                         net (fo=38, routed)          1.477     4.975    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X37Y90         FDCE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y90         FDCE (Prop_fdce_C_Q)         0.367     5.342 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[7]/Q
                         net (fo=2, routed)           0.280     5.621    system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/read_data[7]
    SLICE_X35Y90         LUT6 (Prop_lut6_I2_O)        0.100     5.721 r  system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata[7]_i_1/O
                         net (fo=1, routed)           0.000     5.721    system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/reg_data_out[7]
    SLICE_X35Y90         FDRE                                         r  system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_test_v3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_test_v3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_test_v3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         1.650     2.944    system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/S_AXI_ACLK
    SLICE_X35Y90         FDRE                                         r  system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[7]/C

Slack:                    inf
  Source:                 system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_system_test_v3_clk_wiz_1_0  {rise@6.667ns fall@16.667ns period=20.000ns})
  Destination:            system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.746ns  (logic 0.518ns (69.409%)  route 0.228ns (30.591%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.635ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.946ns
    Source Clock Delay      (SCD):    -1.689ns = ( 4.978 - 6.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.250ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_system_test_v3_clk_wiz_1_0 rise edge)
                                                      6.667     6.667 r  
    H16                                               0.000     6.667 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     6.667    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     8.047 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.209    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814     1.395 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012     3.407    system_test_v3_i/clk_wiz_1/inst/clk_out4_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     3.498 r  system_test_v3_i/clk_wiz_1/inst/clkout4_buf/O
                         net (fo=38, routed)          1.480     4.978    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X34Y93         FDCE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y93         FDCE (Prop_fdce_C_Q)         0.418     5.396 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[10]/Q
                         net (fo=2, routed)           0.228     5.624    system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/read_data[10]
    SLICE_X35Y93         LUT6 (Prop_lut6_I2_O)        0.100     5.724 r  system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata[10]_i_1/O
                         net (fo=1, routed)           0.000     5.724    system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/reg_data_out[10]
    SLICE_X35Y93         FDRE                                         r  system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_test_v3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_test_v3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_test_v3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         1.652     2.946    system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/S_AXI_ACLK
    SLICE_X35Y93         FDRE                                         r  system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[10]/C

Slack:                    inf
  Source:                 system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_system_test_v3_clk_wiz_1_0  {rise@6.667ns fall@16.667ns period=20.000ns})
  Destination:            system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.771ns  (logic 0.518ns (67.182%)  route 0.253ns (32.818%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.635ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.946ns
    Source Clock Delay      (SCD):    -1.689ns = ( 4.978 - 6.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.250ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_system_test_v3_clk_wiz_1_0 rise edge)
                                                      6.667     6.667 r  
    H16                                               0.000     6.667 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     6.667    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     8.047 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.209    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814     1.395 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012     3.407    system_test_v3_i/clk_wiz_1/inst/clk_out4_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     3.498 r  system_test_v3_i/clk_wiz_1/inst/clkout4_buf/O
                         net (fo=38, routed)          1.480     4.978    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X34Y93         FDCE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y93         FDCE (Prop_fdce_C_Q)         0.418     5.396 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[13]/Q
                         net (fo=2, routed)           0.253     5.649    system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/read_data[13]
    SLICE_X35Y93         LUT6 (Prop_lut6_I2_O)        0.100     5.749 r  system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata[13]_i_1/O
                         net (fo=1, routed)           0.000     5.749    system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/reg_data_out[13]
    SLICE_X35Y93         FDRE                                         r  system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_test_v3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_test_v3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_test_v3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         1.652     2.946    system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/S_AXI_ACLK
    SLICE_X35Y93         FDRE                                         r  system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[13]/C

Slack:                    inf
  Source:                 system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_system_test_v3_clk_wiz_1_0  {rise@6.667ns fall@16.667ns period=20.000ns})
  Destination:            system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.929ns  (logic 0.518ns (55.750%)  route 0.411ns (44.250%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.635ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.946ns
    Source Clock Delay      (SCD):    -1.689ns = ( 4.978 - 6.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.250ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_system_test_v3_clk_wiz_1_0 rise edge)
                                                      6.667     6.667 r  
    H16                                               0.000     6.667 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     6.667    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     8.047 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.209    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814     1.395 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012     3.407    system_test_v3_i/clk_wiz_1/inst/clk_out4_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     3.498 r  system_test_v3_i/clk_wiz_1/inst/clkout4_buf/O
                         net (fo=38, routed)          1.480     4.978    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X36Y97         FDCE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y97         FDCE (Prop_fdce_C_Q)         0.418     5.396 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[17]/Q
                         net (fo=2, routed)           0.411     5.807    system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/read_data[17]
    SLICE_X35Y96         LUT6 (Prop_lut6_I2_O)        0.100     5.907 r  system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata[17]_i_1/O
                         net (fo=1, routed)           0.000     5.907    system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/reg_data_out[17]
    SLICE_X35Y96         FDRE                                         r  system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_test_v3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_test_v3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_test_v3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         1.652     2.946    system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/S_AXI_ACLK
    SLICE_X35Y96         FDRE                                         r  system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[17]/C

Slack:                    inf
  Source:                 system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_system_test_v3_clk_wiz_1_0  {rise@6.667ns fall@16.667ns period=20.000ns})
  Destination:            system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.932ns  (logic 0.518ns (55.581%)  route 0.414ns (44.419%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.635ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.946ns
    Source Clock Delay      (SCD):    -1.689ns = ( 4.978 - 6.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.250ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_system_test_v3_clk_wiz_1_0 rise edge)
                                                      6.667     6.667 r  
    H16                                               0.000     6.667 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     6.667    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     8.047 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.209    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814     1.395 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012     3.407    system_test_v3_i/clk_wiz_1/inst/clk_out4_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     3.498 r  system_test_v3_i/clk_wiz_1/inst/clkout4_buf/O
                         net (fo=38, routed)          1.480     4.978    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X34Y93         FDCE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y93         FDCE (Prop_fdce_C_Q)         0.418     5.396 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[11]/Q
                         net (fo=2, routed)           0.414     5.810    system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/read_data[11]
    SLICE_X35Y93         LUT6 (Prop_lut6_I2_O)        0.100     5.910 r  system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata[11]_i_1/O
                         net (fo=1, routed)           0.000     5.910    system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/reg_data_out[11]
    SLICE_X35Y93         FDRE                                         r  system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_test_v3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_test_v3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_test_v3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         1.652     2.946    system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/S_AXI_ACLK
    SLICE_X35Y93         FDRE                                         r  system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[11]/C

Slack:                    inf
  Source:                 system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_system_test_v3_clk_wiz_1_0  {rise@6.667ns fall@16.667ns period=20.000ns})
  Destination:            system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.994ns  (logic 0.624ns (62.748%)  route 0.370ns (37.252%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.947ns
    Source Clock Delay      (SCD):    -1.689ns = ( 4.978 - 6.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.250ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_system_test_v3_clk_wiz_1_0 rise edge)
                                                      6.667     6.667 r  
    H16                                               0.000     6.667 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     6.667    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     8.047 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.209    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814     1.395 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012     3.407    system_test_v3_i/clk_wiz_1/inst/clk_out4_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     3.498 r  system_test_v3_i/clk_wiz_1/inst/clkout4_buf/O
                         net (fo=38, routed)          1.480     4.978    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X36Y97         FDCE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y97         FDCE (Prop_fdce_C_Q)         0.385     5.363 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[22]/Q
                         net (fo=2, routed)           0.370     5.733    system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/read_data[22]
    SLICE_X36Y98         LUT6 (Prop_lut6_I2_O)        0.239     5.972 r  system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata[22]_i_1/O
                         net (fo=1, routed)           0.000     5.972    system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/reg_data_out[22]
    SLICE_X36Y98         FDRE                                         r  system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_test_v3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_test_v3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_test_v3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         1.653     2.947    system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/S_AXI_ACLK
    SLICE_X36Y98         FDRE                                         r  system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[22]/C

Slack:                    inf
  Source:                 system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_system_test_v3_clk_wiz_1_0  {rise@6.667ns fall@16.667ns period=20.000ns})
  Destination:            system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.025ns  (logic 0.518ns (50.558%)  route 0.507ns (49.442%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.944ns
    Source Clock Delay      (SCD):    -1.692ns = ( 4.975 - 6.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.250ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_system_test_v3_clk_wiz_1_0 rise edge)
                                                      6.667     6.667 r  
    H16                                               0.000     6.667 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     6.667    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     8.047 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.209    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814     1.395 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012     3.407    system_test_v3_i/clk_wiz_1/inst/clk_out4_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     3.498 r  system_test_v3_i/clk_wiz_1/inst/clkout4_buf/O
                         net (fo=38, routed)          1.477     4.975    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X36Y89         FDCE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y89         FDCE (Prop_fdce_C_Q)         0.418     5.393 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[3]/Q
                         net (fo=2, routed)           0.507     5.899    system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/read_data[3]
    SLICE_X35Y89         LUT6 (Prop_lut6_I2_O)        0.100     5.999 r  system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata[3]_i_1/O
                         net (fo=1, routed)           0.000     5.999    system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/reg_data_out[3]
    SLICE_X35Y89         FDRE                                         r  system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_test_v3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_test_v3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_test_v3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         1.650     2.944    system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/S_AXI_ACLK
    SLICE_X35Y89         FDRE                                         r  system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[3]/C

Slack:                    inf
  Source:                 system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_system_test_v3_clk_wiz_1_0  {rise@6.667ns fall@16.667ns period=20.000ns})
  Destination:            system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.028ns  (logic 0.518ns (50.375%)  route 0.510ns (49.625%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.944ns
    Source Clock Delay      (SCD):    -1.692ns = ( 4.975 - 6.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.250ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_system_test_v3_clk_wiz_1_0 rise edge)
                                                      6.667     6.667 r  
    H16                                               0.000     6.667 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     6.667    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     8.047 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.209    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814     1.395 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012     3.407    system_test_v3_i/clk_wiz_1/inst/clk_out4_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     3.498 r  system_test_v3_i/clk_wiz_1/inst/clkout4_buf/O
                         net (fo=38, routed)          1.477     4.975    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X36Y89         FDCE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y89         FDCE (Prop_fdce_C_Q)         0.418     5.393 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[1]/Q
                         net (fo=2, routed)           0.510     5.903    system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/read_data[1]
    SLICE_X35Y89         LUT6 (Prop_lut6_I2_O)        0.100     6.003 r  system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata[1]_i_1/O
                         net (fo=1, routed)           0.000     6.003    system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/reg_data_out[1]
    SLICE_X35Y89         FDRE                                         r  system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_test_v3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_test_v3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_test_v3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         1.650     2.944    system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/S_AXI_ACLK
    SLICE_X35Y89         FDRE                                         r  system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[1]/C

Slack:                    inf
  Source:                 system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_system_test_v3_clk_wiz_1_0  {rise@6.667ns fall@16.667ns period=20.000ns})
  Destination:            system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.034ns  (logic 0.623ns (60.225%)  route 0.411ns (39.775%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.944ns
    Source Clock Delay      (SCD):    -1.692ns = ( 4.975 - 6.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.250ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_system_test_v3_clk_wiz_1_0 rise edge)
                                                      6.667     6.667 r  
    H16                                               0.000     6.667 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     6.667    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     8.047 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.209    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814     1.395 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012     3.407    system_test_v3_i/clk_wiz_1/inst/clk_out4_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     3.498 r  system_test_v3_i/clk_wiz_1/inst/clkout4_buf/O
                         net (fo=38, routed)          1.477     4.975    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X36Y89         FDCE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y89         FDCE (Prop_fdce_C_Q)         0.385     5.360 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[5]/Q
                         net (fo=2, routed)           0.411     5.771    system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/read_data[5]
    SLICE_X35Y90         LUT6 (Prop_lut6_I2_O)        0.238     6.009 r  system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata[5]_i_1/O
                         net (fo=1, routed)           0.000     6.009    system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/reg_data_out[5]
    SLICE_X35Y90         FDRE                                         r  system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_test_v3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_test_v3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_test_v3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         1.650     2.944    system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/S_AXI_ACLK
    SLICE_X35Y90         FDRE                                         r  system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[5]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_out1_system_test_v3_clk_wiz_1_0

Max Delay             0 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/ODDR_inst/CE
                            (falling edge-triggered cell ODDR clocked by clk_out1_system_test_v3_clk_wiz_1_0  {rise@2.083ns fall@12.083ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.131ns  (logic 0.209ns (9.808%)  route 1.922ns (90.192%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.734ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns = ( 11.242 - 12.083 ) 
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.250ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_test_v3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_test_v3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_test_v3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         0.557     0.893    system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/S_AXI_ACLK
    SLICE_X34Y92         FDRE                                         r  system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y92         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[2]/Q
                         net (fo=2, routed)           1.693     2.750    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/free_spi_clk_en
    SLICE_X113Y64        LUT2 (Prop_lut2_I1_O)        0.045     2.795 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/ODDR_inst_i_1/O
                         net (fo=1, routed)           0.229     3.024    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/spi_clk_en
    OLOGIC_X1Y64         ODDR                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/ODDR_inst/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_test_v3_clk_wiz_1_0 fall edge)
                                                     12.083    12.083 f  
    H16                                               0.000    12.083 f  dec_sys_clk (IN)
                         net (fo=0)                   0.000    12.083    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406    12.490 f  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    12.970    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407     9.563 f  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    10.315    system_test_v3_i/clk_wiz_1/inst/clk_out1_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    10.344 f  system_test_v3_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1, routed)           0.898    11.242    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_0
    OLOGIC_X1Y64         ODDR                                         f  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/ODDR_inst/C

Slack:                    inf
  Source:                 system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/ODDR_inst/R
                            (falling edge-triggered cell ODDR clocked by clk_out1_system_test_v3_clk_wiz_1_0  {rise@2.083ns fall@12.083ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.196ns  (logic 0.141ns (6.420%)  route 2.055ns (93.580%))
  Logic Levels:           0  
  Clock Path Skew:        -1.735ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns = ( 11.242 - 12.083 ) 
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.250ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_test_v3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_test_v3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_test_v3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         0.558     0.894    system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/S_AXI_ACLK
    SLICE_X35Y94         FDRE                                         r  system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y94         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=135, routed)         2.055     3.090    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/reset_n
    OLOGIC_X1Y64         ODDR                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/ODDR_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_test_v3_clk_wiz_1_0 fall edge)
                                                     12.083    12.083 f  
    H16                                               0.000    12.083 f  dec_sys_clk (IN)
                         net (fo=0)                   0.000    12.083    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406    12.490 f  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    12.970    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407     9.563 f  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    10.315    system_test_v3_i/clk_wiz_1/inst/clk_out1_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    10.344 f  system_test_v3_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1, routed)           0.898    11.242    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_0
    OLOGIC_X1Y64         ODDR                                         f  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/ODDR_inst/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_system_test_v3_clk_wiz_1_0
  To Clock:  clk_out1_system_test_v3_clk_wiz_1_0

Max Delay             0 Endpoints
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/spi_clk_en_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_test_v3_clk_wiz_1_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/ODDR_inst/CE
                            (falling edge-triggered cell ODDR clocked by clk_out1_system_test_v3_clk_wiz_1_0  {rise@2.083ns fall@12.083ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.171ns  (logic 0.518ns (44.235%)  route 0.653ns (55.765%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.653ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns = ( 11.248 - 12.083 ) 
    Source Clock Delay      (SCD):    -1.488ns = ( 8.512 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_test_v3_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000    10.000    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814     4.728 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     6.740    system_test_v3_i/clk_wiz_1/inst/clk_out2_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  system_test_v3_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=51, routed)          1.681     8.512    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X112Y64        FDRE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/spi_clk_en_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y64        FDRE (Prop_fdre_C_Q)         0.418     8.930 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/spi_clk_en_reg_reg/Q
                         net (fo=1, routed)           0.216     9.146    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/spi_clk_en_reg_reg_n_0
    SLICE_X113Y64        LUT2 (Prop_lut2_I0_O)        0.100     9.246 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/ODDR_inst_i_1/O
                         net (fo=1, routed)           0.437     9.683    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/spi_clk_en
    OLOGIC_X1Y64         ODDR                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/ODDR_inst/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_test_v3_clk_wiz_1_0 fall edge)
                                                     12.083    12.083 f  
    H16                                               0.000    12.083 f  dec_sys_clk (IN)
                         net (fo=0)                   0.000    12.083    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    13.534 f  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    14.819    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759     7.060 f  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     9.266    system_test_v3_i/clk_wiz_1/inst/clk_out1_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     9.367 f  system_test_v3_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1, routed)           1.881    11.248    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_0
    OLOGIC_X1Y64         ODDR                                         f  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/ODDR_inst/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_out2_system_test_v3_clk_wiz_1_0

Max Delay             0 Endpoints
Min Delay            91 Endpoints
--------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_val_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_test_v3_clk_wiz_1_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.453%)  route 0.098ns (34.547%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.807ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.916ns = ( 9.084 - 10.000 ) 
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.250ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_test_v3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_test_v3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_test_v3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         0.556     0.892    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/clk
    SLICE_X37Y96         FDRE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_val_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y96         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_val_reg_reg[19]/Q
                         net (fo=1, routed)           0.098     1.131    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_val_reg[19]
    SLICE_X38Y96         LUT4 (Prop_lut4_I0_O)        0.045     1.176 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[19]_i_1/O
                         net (fo=1, routed)           0.000     1.176    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/p_1_in[19]
    SLICE_X38Y96         FDCE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_test_v3_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000    10.000    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406    10.406 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.886    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407     7.479 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     8.231    system_test_v3_i/clk_wiz_1/inst/clk_out2_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     8.260 r  system_test_v3_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=51, routed)          0.824     9.084    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X38Y96         FDCE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[19]/C

Slack:                    inf
  Source:                 system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_val_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_test_v3_clk_wiz_1_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.319ns  (logic 0.209ns (65.482%)  route 0.110ns (34.518%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.807ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns = ( 9.083 - 10.000 ) 
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.250ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_test_v3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_test_v3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_test_v3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         0.555     0.891    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/clk
    SLICE_X36Y90         FDRE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_val_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y90         FDRE (Prop_fdre_C_Q)         0.164     1.055 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_val_reg_reg[7]/Q
                         net (fo=1, routed)           0.110     1.165    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_val_reg[7]
    SLICE_X36Y91         LUT4 (Prop_lut4_I0_O)        0.045     1.210 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.210    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/p_1_in[7]
    SLICE_X36Y91         FDCE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_test_v3_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000    10.000    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406    10.406 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.886    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407     7.479 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     8.231    system_test_v3_i/clk_wiz_1/inst/clk_out2_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     8.260 r  system_test_v3_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=51, routed)          0.823     9.083    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X36Y91         FDCE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[7]/C

Slack:                    inf
  Source:                 system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_val_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_test_v3_clk_wiz_1_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.319ns  (logic 0.209ns (65.482%)  route 0.110ns (34.518%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.807ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns = ( 9.083 - 10.000 ) 
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.250ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_test_v3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_test_v3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_test_v3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         0.555     0.891    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/clk
    SLICE_X36Y92         FDRE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_val_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y92         FDRE (Prop_fdre_C_Q)         0.164     1.055 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_val_reg_reg[8]/Q
                         net (fo=1, routed)           0.110     1.165    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_val_reg[8]
    SLICE_X36Y91         LUT4 (Prop_lut4_I0_O)        0.045     1.210 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     1.210    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/p_1_in[8]
    SLICE_X36Y91         FDCE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_test_v3_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000    10.000    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406    10.406 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.886    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407     7.479 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     8.231    system_test_v3_i/clk_wiz_1/inst/clk_out2_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     8.260 r  system_test_v3_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=51, routed)          0.823     9.083    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X36Y91         FDCE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[8]/C

Slack:                    inf
  Source:                 system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_val_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_test_v3_clk_wiz_1_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.913%)  route 0.135ns (42.087%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.807ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.915ns = ( 9.085 - 10.000 ) 
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.250ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_test_v3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_test_v3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_test_v3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         0.557     0.893    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/clk
    SLICE_X37Y97         FDRE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_val_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y97         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_val_reg_reg[15]/Q
                         net (fo=1, routed)           0.135     1.169    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_val_reg[15]
    SLICE_X38Y97         LUT4 (Prop_lut4_I0_O)        0.045     1.214 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[15]_i_1/O
                         net (fo=1, routed)           0.000     1.214    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/p_1_in[15]
    SLICE_X38Y97         FDCE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_test_v3_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000    10.000    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406    10.406 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.886    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407     7.479 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     8.231    system_test_v3_i/clk_wiz_1/inst/clk_out2_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     8.260 r  system_test_v3_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=51, routed)          0.825     9.085    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X38Y97         FDCE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[15]/C

Slack:                    inf
  Source:                 system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_val_reg_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_test_v3_clk_wiz_1_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.325ns  (logic 0.226ns (69.632%)  route 0.099ns (30.368%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.807ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.915ns = ( 9.085 - 10.000 ) 
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.250ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_test_v3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_test_v3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_test_v3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         0.557     0.893    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/clk
    SLICE_X37Y97         FDRE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_val_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y97         FDRE (Prop_fdre_C_Q)         0.128     1.021 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_val_reg_reg[22]/Q
                         net (fo=1, routed)           0.099     1.119    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_val_reg[22]
    SLICE_X39Y97         LUT4 (Prop_lut4_I0_O)        0.098     1.217 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[22]_i_1/O
                         net (fo=1, routed)           0.000     1.217    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/p_1_in[22]
    SLICE_X39Y97         FDCE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_test_v3_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000    10.000    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406    10.406 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.886    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407     7.479 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     8.231    system_test_v3_i/clk_wiz_1/inst/clk_out2_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     8.260 r  system_test_v3_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=51, routed)          0.825     9.085    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X39Y97         FDCE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[22]/C

Slack:                    inf
  Source:                 system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_val_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_test_v3_clk_wiz_1_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.336ns  (logic 0.226ns (67.350%)  route 0.110ns (32.650%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.807ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.918ns = ( 9.082 - 10.000 ) 
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.250ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_test_v3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_test_v3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_test_v3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         0.554     0.890    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/clk
    SLICE_X37Y89         FDRE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_val_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y89         FDRE (Prop_fdre_C_Q)         0.128     1.018 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_val_reg_reg[4]/Q
                         net (fo=1, routed)           0.110     1.127    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_val_reg[4]
    SLICE_X37Y88         LUT4 (Prop_lut4_I0_O)        0.098     1.225 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.225    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/p_1_in[4]
    SLICE_X37Y88         FDCE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_test_v3_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000    10.000    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406    10.406 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.886    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407     7.479 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     8.231    system_test_v3_i/clk_wiz_1/inst/clk_out2_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     8.260 r  system_test_v3_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=51, routed)          0.822     9.082    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X37Y88         FDCE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[4]/C

Slack:                    inf
  Source:                 system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_val_reg_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[36]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_test_v3_clk_wiz_1_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.341ns  (logic 0.227ns (66.611%)  route 0.114ns (33.389%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.807ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.918ns = ( 9.082 - 10.000 ) 
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.250ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_test_v3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_test_v3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_test_v3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         0.554     0.890    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/clk
    SLICE_X39Y89         FDRE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_val_reg_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y89         FDRE (Prop_fdre_C_Q)         0.128     1.018 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_val_reg_reg[36]/Q
                         net (fo=1, routed)           0.114     1.131    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_val_reg[36]
    SLICE_X38Y88         LUT4 (Prop_lut4_I0_O)        0.099     1.230 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[36]_i_1/O
                         net (fo=1, routed)           0.000     1.230    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/p_1_in[36]
    SLICE_X38Y88         FDCE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_test_v3_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000    10.000    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406    10.406 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.886    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407     7.479 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     8.231    system_test_v3_i/clk_wiz_1/inst/clk_out2_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     8.260 r  system_test_v3_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=51, routed)          0.822     9.082    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X38Y88         FDCE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[36]/C

Slack:                    inf
  Source:                 system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_val_reg_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_test_v3_clk_wiz_1_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.344ns  (logic 0.209ns (60.725%)  route 0.135ns (39.275%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.807ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.916ns = ( 9.084 - 10.000 ) 
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.250ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_test_v3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_test_v3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_test_v3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         0.556     0.892    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/clk
    SLICE_X36Y96         FDRE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_val_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y96         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_val_reg_reg[18]/Q
                         net (fo=1, routed)           0.135     1.191    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_val_reg[18]
    SLICE_X38Y96         LUT4 (Prop_lut4_I0_O)        0.045     1.236 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[18]_i_1/O
                         net (fo=1, routed)           0.000     1.236    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/p_1_in[18]
    SLICE_X38Y96         FDCE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_test_v3_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000    10.000    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406    10.406 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.886    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407     7.479 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     8.231    system_test_v3_i/clk_wiz_1/inst/clk_out2_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     8.260 r  system_test_v3_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=51, routed)          0.824     9.084    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X38Y96         FDCE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[18]/C

Slack:                    inf
  Source:                 system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[10]/CLR
                            (removal check against rising-edge clock clk_out2_system_test_v3_clk_wiz_1_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.539%)  route 0.207ns (59.461%))
  Logic Levels:           0  
  Clock Path Skew:        -1.809ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.916ns = ( 9.084 - 10.000 ) 
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.250ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_test_v3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_test_v3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_test_v3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         0.558     0.894    system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/S_AXI_ACLK
    SLICE_X35Y94         FDRE                                         r  system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y94         FDRE (Prop_fdre_C_Q)         0.141     1.035 f  system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=135, routed)         0.207     1.241    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/reset_n
    SLICE_X37Y94         FDCE                                         f  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_test_v3_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000    10.000    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406    10.406 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.886    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407     7.479 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     8.231    system_test_v3_i/clk_wiz_1/inst/clk_out2_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     8.260 r  system_test_v3_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=51, routed)          0.824     9.084    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X37Y94         FDCE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[10]/C

Slack:                    inf
  Source:                 system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[11]/CLR
                            (removal check against rising-edge clock clk_out2_system_test_v3_clk_wiz_1_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.539%)  route 0.207ns (59.461%))
  Logic Levels:           0  
  Clock Path Skew:        -1.809ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.916ns = ( 9.084 - 10.000 ) 
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.250ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_test_v3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_test_v3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_test_v3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         0.558     0.894    system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/S_AXI_ACLK
    SLICE_X35Y94         FDRE                                         r  system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y94         FDRE (Prop_fdre_C_Q)         0.141     1.035 f  system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=135, routed)         0.207     1.241    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/reset_n
    SLICE_X37Y94         FDCE                                         f  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_test_v3_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000    10.000    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406    10.406 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.886    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407     7.479 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     8.231    system_test_v3_i/clk_wiz_1/inst/clk_out2_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     8.260 r  system_test_v3_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=51, routed)          0.824     9.084    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X37Y94         FDCE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[11]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out3_system_test_v3_clk_wiz_1_0
  To Clock:  clk_out3_system_test_v3_clk_wiz_1_0

Max Delay           394 Endpoints
Min Delay           394 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.584ns  (logic 2.222ns (39.792%)  route 3.362ns (60.208%))
  Logic Levels:           3  (LUT3=2 LUT5=1)
  Clock Path Skew:        -0.599ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns = ( 7.175 - 8.750 ) 
    Source Clock Delay      (SCD):    -0.976ns = ( 7.774 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                      8.750     8.750 r  
    H16                                               0.000     8.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     8.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    10.201 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    11.486    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759     3.727 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206     5.933    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.034 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       1.740     7.774    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/CFG_CLK_I
    SLICE_X82Y49         SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y49         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.614     9.388 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.655    10.043    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
    SLICE_X83Y49         LUT3 (Prop_lut3_I2_O)        0.152    10.195 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
                         net (fo=18, routed)          1.284    11.479    u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/SCNT_RESET
    SLICE_X89Y67         LUT3 (Prop_lut3_I2_O)        0.332    11.811 r  u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter[16]_i_3/O
                         net (fo=17, routed)          1.423    13.234    u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter[16]_i_3_n_0
    SLICE_X93Y78         LUT5 (Prop_lut5_I0_O)        0.124    13.358 r  u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter[16]_i_2/O
                         net (fo=1, routed)           0.000    13.358    u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/p_1_in[16]
    SLICE_X93Y78         FDRE                                         r  u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                      8.750     8.750 r  
    H16                                               0.000     8.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     8.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.130 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.292    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     3.478 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     5.490    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.581 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       1.594     7.175    u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/CLK
    SLICE_X93Y78         FDRE                                         r  u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[16]/C

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.407ns  (logic 2.222ns (41.098%)  route 3.185ns (58.902%))
  Logic Levels:           3  (LUT3=2 LUT5=1)
  Clock Path Skew:        -0.658ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.634ns = ( 7.116 - 8.750 ) 
    Source Clock Delay      (SCD):    -0.976ns = ( 7.774 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                      8.750     8.750 r  
    H16                                               0.000     8.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     8.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    10.201 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    11.486    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759     3.727 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206     5.933    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.034 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       1.740     7.774    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/CFG_CLK_I
    SLICE_X82Y49         SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y49         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.614     9.388 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.655    10.043    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
    SLICE_X83Y49         LUT3 (Prop_lut3_I2_O)        0.152    10.195 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
                         net (fo=18, routed)          1.222    11.417    u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/SCNT_RESET
    SLICE_X83Y67         LUT3 (Prop_lut3_I2_O)        0.332    11.749 r  u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter[16]_i_3/O
                         net (fo=17, routed)          1.308    13.056    u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter[16]_i_3_n_0
    SLICE_X84Y80         LUT5 (Prop_lut5_I0_O)        0.124    13.180 r  u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter[7]_i_1/O
                         net (fo=1, routed)           0.000    13.180    u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/p_1_in[7]
    SLICE_X84Y80         FDRE                                         r  u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                      8.750     8.750 r  
    H16                                               0.000     8.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     8.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.130 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.292    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     3.478 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     5.490    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.581 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       1.535     7.116    u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/CLK
    SLICE_X84Y80         FDRE                                         r  u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[7]/C

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.399ns  (logic 2.222ns (41.152%)  route 3.177ns (58.848%))
  Logic Levels:           3  (LUT3=2 LUT5=1)
  Clock Path Skew:        -0.605ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.581ns = ( 7.169 - 8.750 ) 
    Source Clock Delay      (SCD):    -0.976ns = ( 7.774 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                      8.750     8.750 r  
    H16                                               0.000     8.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     8.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    10.201 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    11.486    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759     3.727 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206     5.933    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.034 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       1.740     7.774    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/CFG_CLK_I
    SLICE_X82Y49         SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y49         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.614     9.388 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.655    10.043    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
    SLICE_X83Y49         LUT3 (Prop_lut3_I2_O)        0.152    10.195 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
                         net (fo=18, routed)          1.284    11.479    u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/SCNT_RESET
    SLICE_X89Y67         LUT3 (Prop_lut3_I2_O)        0.332    11.811 r  u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter[16]_i_3/O
                         net (fo=17, routed)          1.238    13.049    u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter[16]_i_3_n_0
    SLICE_X91Y75         LUT5 (Prop_lut5_I0_O)        0.124    13.173 r  u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter[8]_i_1/O
                         net (fo=1, routed)           0.000    13.173    u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/p_1_in[8]
    SLICE_X91Y75         FDRE                                         r  u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                      8.750     8.750 r  
    H16                                               0.000     8.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     8.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.130 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.292    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     3.478 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     5.490    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.581 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       1.588     7.169    u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/CLK
    SLICE_X91Y75         FDRE                                         r  u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[8]/C

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.396ns  (logic 2.222ns (41.175%)  route 3.174ns (58.825%))
  Logic Levels:           3  (LUT3=2 LUT5=1)
  Clock Path Skew:        -0.605ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.581ns = ( 7.169 - 8.750 ) 
    Source Clock Delay      (SCD):    -0.976ns = ( 7.774 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                      8.750     8.750 r  
    H16                                               0.000     8.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     8.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    10.201 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    11.486    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759     3.727 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206     5.933    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.034 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       1.740     7.774    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/CFG_CLK_I
    SLICE_X82Y49         SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y49         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.614     9.388 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.655    10.043    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
    SLICE_X83Y49         LUT3 (Prop_lut3_I2_O)        0.152    10.195 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
                         net (fo=18, routed)          1.284    11.479    u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/SCNT_RESET
    SLICE_X89Y67         LUT3 (Prop_lut3_I2_O)        0.332    11.811 r  u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter[16]_i_3/O
                         net (fo=17, routed)          1.235    13.046    u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter[16]_i_3_n_0
    SLICE_X91Y75         LUT5 (Prop_lut5_I0_O)        0.124    13.170 r  u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter[7]_i_1/O
                         net (fo=1, routed)           0.000    13.170    u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/p_1_in[7]
    SLICE_X91Y75         FDRE                                         r  u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                      8.750     8.750 r  
    H16                                               0.000     8.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     8.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.130 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.292    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     3.478 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     5.490    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.581 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       1.588     7.169    u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/CLK
    SLICE_X91Y75         FDRE                                         r  u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[7]/C

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.346ns  (logic 2.222ns (41.564%)  route 3.124ns (58.436%))
  Logic Levels:           3  (LUT3=2 LUT5=1)
  Clock Path Skew:        -0.599ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns = ( 7.175 - 8.750 ) 
    Source Clock Delay      (SCD):    -0.976ns = ( 7.774 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                      8.750     8.750 r  
    H16                                               0.000     8.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     8.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    10.201 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    11.486    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759     3.727 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206     5.933    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.034 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       1.740     7.774    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/CFG_CLK_I
    SLICE_X82Y49         SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y49         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.614     9.388 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.655    10.043    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
    SLICE_X83Y49         LUT3 (Prop_lut3_I2_O)        0.152    10.195 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
                         net (fo=18, routed)          1.284    11.479    u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/SCNT_RESET
    SLICE_X89Y67         LUT3 (Prop_lut3_I2_O)        0.332    11.811 r  u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter[16]_i_3/O
                         net (fo=17, routed)          1.185    12.996    u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter[16]_i_3_n_0
    SLICE_X93Y78         LUT5 (Prop_lut5_I0_O)        0.124    13.120 r  u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter[13]_i_1/O
                         net (fo=1, routed)           0.000    13.120    u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/p_1_in[13]
    SLICE_X93Y78         FDRE                                         r  u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                      8.750     8.750 r  
    H16                                               0.000     8.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     8.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.130 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.292    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     3.478 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     5.490    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.581 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       1.594     7.175    u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/CLK
    SLICE_X93Y78         FDRE                                         r  u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[13]/C

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.322ns  (logic 2.222ns (41.750%)  route 3.100ns (58.250%))
  Logic Levels:           3  (LUT3=2 LUT5=1)
  Clock Path Skew:        -0.654ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.630ns = ( 7.120 - 8.750 ) 
    Source Clock Delay      (SCD):    -0.976ns = ( 7.774 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                      8.750     8.750 r  
    H16                                               0.000     8.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     8.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    10.201 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    11.486    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759     3.727 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206     5.933    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.034 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       1.740     7.774    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/CFG_CLK_I
    SLICE_X82Y49         SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y49         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.614     9.388 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.655    10.043    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
    SLICE_X83Y49         LUT3 (Prop_lut3_I2_O)        0.152    10.195 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
                         net (fo=18, routed)          1.222    11.417    u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/SCNT_RESET
    SLICE_X83Y67         LUT3 (Prop_lut3_I2_O)        0.332    11.749 r  u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter[16]_i_3/O
                         net (fo=17, routed)          1.223    12.972    u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter[16]_i_3_n_0
    SLICE_X83Y83         LUT5 (Prop_lut5_I0_O)        0.124    13.096 r  u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter[15]_i_1/O
                         net (fo=1, routed)           0.000    13.096    u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/p_1_in[15]
    SLICE_X83Y83         FDRE                                         r  u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                      8.750     8.750 r  
    H16                                               0.000     8.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     8.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.130 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.292    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     3.478 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     5.490    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.581 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       1.539     7.120    u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/CLK
    SLICE_X83Y83         FDRE                                         r  u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[15]/C

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.321ns  (logic 2.222ns (41.758%)  route 3.099ns (58.242%))
  Logic Levels:           3  (LUT3=2 LUT5=1)
  Clock Path Skew:        -0.654ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.630ns = ( 7.120 - 8.750 ) 
    Source Clock Delay      (SCD):    -0.976ns = ( 7.774 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                      8.750     8.750 r  
    H16                                               0.000     8.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     8.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    10.201 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    11.486    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759     3.727 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206     5.933    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.034 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       1.740     7.774    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/CFG_CLK_I
    SLICE_X82Y49         SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y49         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.614     9.388 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.655    10.043    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
    SLICE_X83Y49         LUT3 (Prop_lut3_I2_O)        0.152    10.195 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
                         net (fo=18, routed)          1.222    11.417    u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/SCNT_RESET
    SLICE_X83Y67         LUT3 (Prop_lut3_I2_O)        0.332    11.749 r  u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter[16]_i_3/O
                         net (fo=17, routed)          1.222    12.971    u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter[16]_i_3_n_0
    SLICE_X83Y83         LUT5 (Prop_lut5_I0_O)        0.124    13.095 r  u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter[16]_i_2/O
                         net (fo=1, routed)           0.000    13.095    u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/p_1_in[16]
    SLICE_X83Y83         FDRE                                         r  u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                      8.750     8.750 r  
    H16                                               0.000     8.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     8.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.130 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.292    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     3.478 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     5.490    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.581 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       1.539     7.120    u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/CLK
    SLICE_X83Y83         FDRE                                         r  u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[16]/C

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.303ns  (logic 2.222ns (41.902%)  route 3.081ns (58.098%))
  Logic Levels:           3  (LUT3=2 LUT5=1)
  Clock Path Skew:        -0.600ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 7.174 - 8.750 ) 
    Source Clock Delay      (SCD):    -0.976ns = ( 7.774 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                      8.750     8.750 r  
    H16                                               0.000     8.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     8.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    10.201 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    11.486    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759     3.727 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206     5.933    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.034 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       1.740     7.774    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/CFG_CLK_I
    SLICE_X82Y49         SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y49         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.614     9.388 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.655    10.043    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
    SLICE_X83Y49         LUT3 (Prop_lut3_I2_O)        0.152    10.195 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
                         net (fo=18, routed)          1.284    11.479    u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/SCNT_RESET
    SLICE_X89Y67         LUT3 (Prop_lut3_I2_O)        0.332    11.811 r  u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter[16]_i_3/O
                         net (fo=17, routed)          1.142    12.952    u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter[16]_i_3_n_0
    SLICE_X94Y76         LUT5 (Prop_lut5_I0_O)        0.124    13.076 r  u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter[10]_i_1/O
                         net (fo=1, routed)           0.000    13.076    u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/p_1_in[10]
    SLICE_X94Y76         FDRE                                         r  u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                      8.750     8.750 r  
    H16                                               0.000     8.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     8.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.130 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.292    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     3.478 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     5.490    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.581 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       1.593     7.174    u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/CLK
    SLICE_X94Y76         FDRE                                         r  u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[10]/C

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.298ns  (logic 2.222ns (41.940%)  route 3.076ns (58.060%))
  Logic Levels:           3  (LUT3=2 LUT5=1)
  Clock Path Skew:        -0.658ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.634ns = ( 7.116 - 8.750 ) 
    Source Clock Delay      (SCD):    -0.976ns = ( 7.774 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                      8.750     8.750 r  
    H16                                               0.000     8.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     8.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    10.201 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    11.486    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759     3.727 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206     5.933    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.034 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       1.740     7.774    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/CFG_CLK_I
    SLICE_X82Y49         SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y49         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.614     9.388 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.655    10.043    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
    SLICE_X83Y49         LUT3 (Prop_lut3_I2_O)        0.152    10.195 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
                         net (fo=18, routed)          1.222    11.417    u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/SCNT_RESET
    SLICE_X83Y67         LUT3 (Prop_lut3_I2_O)        0.332    11.749 r  u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter[16]_i_3/O
                         net (fo=17, routed)          1.199    12.948    u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter[16]_i_3_n_0
    SLICE_X84Y80         LUT5 (Prop_lut5_I0_O)        0.124    13.072 r  u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter[9]_i_1/O
                         net (fo=1, routed)           0.000    13.072    u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/p_1_in[9]
    SLICE_X84Y80         FDRE                                         r  u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                      8.750     8.750 r  
    H16                                               0.000     8.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     8.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.130 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.292    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     3.478 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     5.490    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.581 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       1.535     7.116    u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/CLK
    SLICE_X84Y80         FDRE                                         r  u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[9]/C

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.294ns  (logic 2.222ns (41.971%)  route 3.072ns (58.029%))
  Logic Levels:           3  (LUT3=2 LUT5=1)
  Clock Path Skew:        -0.602ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.578ns = ( 7.172 - 8.750 ) 
    Source Clock Delay      (SCD):    -0.976ns = ( 7.774 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                      8.750     8.750 r  
    H16                                               0.000     8.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     8.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    10.201 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    11.486    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759     3.727 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206     5.933    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.034 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       1.740     7.774    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/CFG_CLK_I
    SLICE_X82Y49         SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y49         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.614     9.388 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.655    10.043    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
    SLICE_X83Y49         LUT3 (Prop_lut3_I2_O)        0.152    10.195 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
                         net (fo=18, routed)          1.284    11.479    u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/SCNT_RESET
    SLICE_X89Y67         LUT3 (Prop_lut3_I2_O)        0.332    11.811 r  u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter[16]_i_3/O
                         net (fo=17, routed)          1.133    12.944    u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter[16]_i_3_n_0
    SLICE_X92Y73         LUT5 (Prop_lut5_I0_O)        0.124    13.068 r  u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter[9]_i_1/O
                         net (fo=1, routed)           0.000    13.068    u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/p_1_in[9]
    SLICE_X92Y73         FDRE                                         r  u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                      8.750     8.750 r  
    H16                                               0.000     8.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     8.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.130 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.292    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     3.478 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     5.490    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.581 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       1.591     7.172    u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/CLK
    SLICE_X92Y73         FDRE                                         r  u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[9]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/debug_data_in_sync1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.516ns  (logic 0.367ns (71.168%)  route 0.149ns (28.832%))
  Logic Levels:           0  
  Clock Path Skew:        0.628ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.978ns = ( 7.772 - 8.750 ) 
    Source Clock Delay      (SCD):    -1.606ns = ( 7.144 - 8.750 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                      8.750     8.750 r  
    H16                                               0.000     8.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     8.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.130 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.292    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     3.478 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     5.490    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.581 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       1.562     7.144    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/s_dclk_i
    SLICE_X81Y44         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y44         FDRE (Prop_fdre_C_Q)         0.367     7.511 r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]/Q
                         net (fo=2, routed)           0.149     7.659    u_ila_0/inst/ila_core_inst/debug_data_in[5]
    SLICE_X80Y44         FDRE                                         r  u_ila_0/inst/ila_core_inst/debug_data_in_sync1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                      8.750     8.750 r  
    H16                                               0.000     8.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     8.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    10.201 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    11.486    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759     3.727 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206     5.933    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.034 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       1.738     7.772    u_ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X80Y44         FDRE                                         r  u_ila_0/inst/ila_core_inst/debug_data_in_sync1_reg[5]/C

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.607ns  (logic 0.367ns (60.444%)  route 0.240ns (39.556%))
  Logic Levels:           0  
  Clock Path Skew:        0.627ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.981ns = ( 7.769 - 8.750 ) 
    Source Clock Delay      (SCD):    -1.608ns = ( 7.142 - 8.750 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                      8.750     8.750 r  
    H16                                               0.000     8.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     8.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.130 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.292    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     3.478 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     5.490    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.581 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       1.560     7.142    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X75Y47         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y47         FDRE (Prop_fdre_C_Q)         0.367     7.509 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[4]/Q
                         net (fo=1, routed)           0.240     7.749    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/din_i[4]
    SLICE_X73Y47         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                      8.750     8.750 r  
    H16                                               0.000     8.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     8.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    10.201 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    11.486    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759     3.727 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206     5.933    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.034 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       1.735     7.769    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/s_dclk_i
    SLICE_X73Y47         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]/C

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.609ns  (logic 0.367ns (60.288%)  route 0.242ns (39.712%))
  Logic Levels:           0  
  Clock Path Skew:        0.627ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.981ns = ( 7.769 - 8.750 ) 
    Source Clock Delay      (SCD):    -1.608ns = ( 7.142 - 8.750 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                      8.750     8.750 r  
    H16                                               0.000     8.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     8.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.130 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.292    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     3.478 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     5.490    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.581 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       1.560     7.142    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X74Y47         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y47         FDRE (Prop_fdre_C_Q)         0.367     7.509 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[5]/Q
                         net (fo=1, routed)           0.242     7.750    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/din_i[5]
    SLICE_X73Y47         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                      8.750     8.750 r  
    H16                                               0.000     8.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     8.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    10.201 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    11.486    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759     3.727 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206     5.933    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.034 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       1.735     7.769    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/s_dclk_i
    SLICE_X73Y47         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]/C

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/debug_data_in_sync1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.637ns  (logic 0.367ns (57.656%)  route 0.270ns (42.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.626ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.981ns = ( 7.769 - 8.750 ) 
    Source Clock Delay      (SCD):    -1.607ns = ( 7.143 - 8.750 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                      8.750     8.750 r  
    H16                                               0.000     8.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     8.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.130 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.292    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     3.478 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     5.490    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.581 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       1.561     7.143    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/s_dclk_i
    SLICE_X78Y46         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y46         FDRE (Prop_fdre_C_Q)         0.367     7.510 r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]/Q
                         net (fo=2, routed)           0.270     7.779    u_ila_0/inst/ila_core_inst/debug_data_in[13]
    SLICE_X78Y45         FDRE                                         r  u_ila_0/inst/ila_core_inst/debug_data_in_sync1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                      8.750     8.750 r  
    H16                                               0.000     8.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     8.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    10.201 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    11.486    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759     3.727 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206     5.933    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.034 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       1.735     7.769    u_ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X78Y45         FDRE                                         r  u_ila_0/inst/ila_core_inst/debug_data_in_sync1_reg[13]/C

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/debug_data_in_sync1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.637ns  (logic 0.367ns (57.630%)  route 0.270ns (42.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.626ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.981ns = ( 7.769 - 8.750 ) 
    Source Clock Delay      (SCD):    -1.607ns = ( 7.143 - 8.750 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                      8.750     8.750 r  
    H16                                               0.000     8.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     8.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.130 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.292    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     3.478 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     5.490    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.581 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       1.561     7.143    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/s_dclk_i
    SLICE_X78Y46         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y46         FDRE (Prop_fdre_C_Q)         0.367     7.510 r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]/Q
                         net (fo=2, routed)           0.270     7.779    u_ila_0/inst/ila_core_inst/debug_data_in[12]
    SLICE_X78Y44         FDRE                                         r  u_ila_0/inst/ila_core_inst/debug_data_in_sync1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                      8.750     8.750 r  
    H16                                               0.000     8.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     8.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    10.201 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    11.486    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759     3.727 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206     5.933    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.034 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       1.735     7.769    u_ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X78Y44         FDRE                                         r  u_ila_0/inst/ila_core_inst/debug_data_in_sync1_reg[12]/C

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/use_probe_debug_circuit_2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.642ns  (logic 0.367ns (57.140%)  route 0.275ns (42.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.628ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.982ns = ( 7.768 - 8.750 ) 
    Source Clock Delay      (SCD):    -1.610ns = ( 7.140 - 8.750 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                      8.750     8.750 r  
    H16                                               0.000     8.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     8.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.130 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.292    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     3.478 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     5.490    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.581 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       1.558     7.140    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_dclk_i
    SLICE_X71Y46         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y46         FDRE (Prop_fdre_C_Q)         0.367     7.507 r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]/Q
                         net (fo=2, routed)           0.275     7.782    u_ila_0/inst/ila_core_inst/use_probe_debug_circuit_1
    SLICE_X72Y46         FDRE                                         r  u_ila_0/inst/ila_core_inst/use_probe_debug_circuit_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                      8.750     8.750 r  
    H16                                               0.000     8.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     8.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    10.201 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    11.486    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759     3.727 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206     5.933    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.034 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       1.734     7.768    u_ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X72Y46         FDRE                                         r  u_ila_0/inst/ila_core_inst/use_probe_debug_circuit_2_reg/C

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/temp_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.673ns  (logic 0.337ns (50.063%)  route 0.336ns (49.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.628ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.994ns = ( 7.756 - 8.750 ) 
    Source Clock Delay      (SCD):    -1.622ns = ( 7.128 - 8.750 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                      8.750     8.750 r  
    H16                                               0.000     8.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     8.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.130 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.292    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     3.478 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     5.490    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.581 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       1.547     7.128    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/RCLK_I
    SLICE_X84Y51         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y51         FDRE (Prop_fdre_C_Q)         0.337     7.465 r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1_reg/Q
                         net (fo=2, routed)           0.336     7.801    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1
    SLICE_X84Y51         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/temp_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                      8.750     8.750 r  
    H16                                               0.000     8.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     8.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    10.201 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    11.486    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759     3.727 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206     5.933    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.034 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       1.722     7.756    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/TCLK_I
    SLICE_X84Y51         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/temp_reg0_reg/C

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/temp_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.669ns  (logic 0.337ns (50.398%)  route 0.332ns (49.602%))
  Logic Levels:           0  
  Clock Path Skew:        0.629ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.976ns = ( 7.774 - 8.750 ) 
    Source Clock Delay      (SCD):    -1.605ns = ( 7.145 - 8.750 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                      8.750     8.750 r  
    H16                                               0.000     8.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     8.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.130 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.292    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     3.478 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     5.490    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.581 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       1.563     7.145    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/RCLK_I
    SLICE_X84Y49         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y49         FDRE (Prop_fdre_C_Q)         0.337     7.482 r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1_reg/Q
                         net (fo=4, routed)           0.332     7.813    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1
    SLICE_X84Y49         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/temp_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                      8.750     8.750 r  
    H16                                               0.000     8.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     8.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    10.201 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    11.486    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759     3.727 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206     5.933    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.034 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       1.740     7.774    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/TCLK_I
    SLICE_X84Y49         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/temp_reg0_reg/C

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/temp_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.692ns  (logic 0.337ns (48.708%)  route 0.355ns (51.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.628ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.995ns = ( 7.755 - 8.750 ) 
    Source Clock Delay      (SCD):    -1.623ns = ( 7.127 - 8.750 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                      8.750     8.750 r  
    H16                                               0.000     8.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     8.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.130 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.292    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     3.478 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     5.490    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.581 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       1.546     7.127    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/RCLK_I
    SLICE_X85Y54         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y54         FDRE (Prop_fdre_C_Q)         0.337     7.464 r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg/Q
                         net (fo=8, routed)           0.355     7.819    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1
    SLICE_X85Y54         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/temp_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                      8.750     8.750 r  
    H16                                               0.000     8.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     8.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    10.201 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    11.486    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759     3.727 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206     5.933    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.034 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       1.721     7.755    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/TCLK_I
    SLICE_X85Y54         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/temp_reg0_reg/C

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.714ns  (logic 0.367ns (51.409%)  route 0.347ns (48.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.627ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.982ns = ( 7.768 - 8.750 ) 
    Source Clock Delay      (SCD):    -1.609ns = ( 7.141 - 8.750 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                      8.750     8.750 r  
    H16                                               0.000     8.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     8.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.130 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.292    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     3.478 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     5.490    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.581 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       1.559     7.141    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/s_dclk_o
    SLICE_X74Y44         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y44         FDRE (Prop_fdre_C_Q)         0.367     7.508 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[6]/Q
                         net (fo=2, routed)           0.347     7.854    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec[6]
    SLICE_X73Y44         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                      8.750     8.750 r  
    H16                                               0.000     8.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     8.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    10.201 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    11.486    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759     3.727 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206     5.933    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.034 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       1.734     7.768    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X73Y44         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[6]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clk_out3_system_test_v3_clk_wiz_1_0

Max Delay            78 Endpoints
Min Delay            86 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.992ns  (logic 1.336ns (67.062%)  route 0.656ns (32.938%))
  Logic Levels:           0  
  Clock Path Skew:        -5.752ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.705ns = ( 7.045 - 8.750 ) 
    Source Clock Delay      (SCD):    4.047ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.374ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.250ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.640     4.047    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X50Y89         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y89         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.336     5.383 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/O
                         net (fo=1, routed)           0.656     6.039    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[4]
    SLICE_X52Y89         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                      8.750     8.750 r  
    H16                                               0.000     8.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     8.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.130 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.292    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     3.478 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     5.490    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.581 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       1.464     7.045    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X52Y89         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.992ns  (logic 1.336ns (67.062%)  route 0.656ns (32.938%))
  Logic Levels:           0  
  Clock Path Skew:        -5.752ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.706ns = ( 7.044 - 8.750 ) 
    Source Clock Delay      (SCD):    4.046ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.374ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.250ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.639     4.046    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X50Y88         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y88         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.336     5.382 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/O
                         net (fo=1, routed)           0.656     6.038    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[10]
    SLICE_X52Y88         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                      8.750     8.750 r  
    H16                                               0.000     8.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     8.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.130 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.292    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     3.478 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     5.490    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.581 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       1.463     7.044    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X52Y88         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_en_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.857ns  (logic 0.456ns (24.552%)  route 1.401ns (75.448%))
  Logic Levels:           0  
  Clock Path Skew:        -5.750ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.628ns = ( 7.122 - 8.750 ) 
    Source Clock Delay      (SCD):    4.122ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.374ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.250ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.715     4.122    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X56Y96         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y96         FDRE (Prop_fdre_C_Q)         0.456     4.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp_reg/Q
                         net (fo=29, routed)          1.401     5.979    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp
    SLICE_X62Y99         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_en_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                      8.750     8.750 r  
    H16                                               0.000     8.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     8.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.130 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.292    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     3.478 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     5.490    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.581 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       1.541     7.122    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X62Y99         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_en_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.930ns  (logic 1.309ns (67.813%)  route 0.621ns (32.187%))
  Logic Levels:           0  
  Clock Path Skew:        -5.752ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.707ns = ( 7.043 - 8.750 ) 
    Source Clock Delay      (SCD):    4.045ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.374ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.250ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.638     4.045    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X50Y87         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y87         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.309     5.354 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/O
                         net (fo=1, routed)           0.621     5.975    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[13]
    SLICE_X52Y87         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                      8.750     8.750 r  
    H16                                               0.000     8.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     8.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.130 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.292    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     3.478 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     5.490    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.581 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       1.462     7.043    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X52Y87         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.859ns  (logic 1.343ns (72.232%)  route 0.516ns (27.768%))
  Logic Levels:           0  
  Clock Path Skew:        -5.752ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.705ns = ( 7.045 - 8.750 ) 
    Source Clock Delay      (SCD):    4.047ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.374ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.250ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.640     4.047    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X50Y89         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y89         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.343     5.390 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/O
                         net (fo=1, routed)           0.516     5.906    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[2]
    SLICE_X52Y89         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                      8.750     8.750 r  
    H16                                               0.000     8.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     8.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.130 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.292    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     3.478 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     5.490    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.581 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       1.464     7.045    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X52Y89         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.859ns  (logic 1.343ns (72.232%)  route 0.516ns (27.768%))
  Logic Levels:           0  
  Clock Path Skew:        -5.752ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.706ns = ( 7.044 - 8.750 ) 
    Source Clock Delay      (SCD):    4.046ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.374ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.250ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.639     4.046    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X50Y88         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y88         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.343     5.389 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/O
                         net (fo=1, routed)           0.516     5.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[8]
    SLICE_X52Y88         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                      8.750     8.750 r  
    H16                                               0.000     8.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     8.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.130 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.292    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     3.478 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     5.490    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.581 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       1.463     7.044    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X52Y88         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.834ns  (logic 1.317ns (71.812%)  route 0.517ns (28.188%))
  Logic Levels:           0  
  Clock Path Skew:        -5.752ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.707ns = ( 7.043 - 8.750 ) 
    Source Clock Delay      (SCD):    4.045ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.374ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.250ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.638     4.045    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X50Y87         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y87         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.317     5.362 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/O
                         net (fo=1, routed)           0.517     5.879    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[15]
    SLICE_X52Y87         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                      8.750     8.750 r  
    H16                                               0.000     8.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     8.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.130 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.292    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     3.478 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     5.490    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.581 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       1.462     7.043    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X52Y87         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.830ns  (logic 1.343ns (73.384%)  route 0.487ns (26.616%))
  Logic Levels:           0  
  Clock Path Skew:        -5.752ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.707ns = ( 7.043 - 8.750 ) 
    Source Clock Delay      (SCD):    4.045ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.374ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.250ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.638     4.045    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X50Y87         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y87         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.343     5.388 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/O
                         net (fo=1, routed)           0.487     5.875    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[14]
    SLICE_X52Y87         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                      8.750     8.750 r  
    H16                                               0.000     8.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     8.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.130 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.292    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     3.478 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     5.490    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.581 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       1.462     7.043    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X52Y87         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_5_temp_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.815ns  (logic 0.456ns (25.121%)  route 1.359ns (74.879%))
  Logic Levels:           0  
  Clock Path Skew:        -5.685ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.635ns = ( 7.115 - 8.750 ) 
    Source Clock Delay      (SCD):    4.050ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.374ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.250ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.643     4.050    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X53Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDRE (Prop_fdre_C_Q)         0.456     4.506 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/Q
                         net (fo=6, routed)           1.359     5.865    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/p_1_in1_in
    SLICE_X54Y89         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_5_temp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                      8.750     8.750 r  
    H16                                               0.000     8.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     8.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.130 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.292    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     3.478 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     5.490    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.581 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       1.534     7.115    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X54Y89         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_5_temp_reg/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.812ns  (logic 1.344ns (74.159%)  route 0.468ns (25.841%))
  Logic Levels:           0  
  Clock Path Skew:        -5.753ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.707ns = ( 7.043 - 8.750 ) 
    Source Clock Delay      (SCD):    4.046ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.374ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.250ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.639     4.046    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X50Y88         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y88         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.344     5.390 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/O
                         net (fo=1, routed)           0.468     5.858    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[6]
    SLICE_X52Y87         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                      8.750     8.750 r  
    H16                                               0.000     8.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     8.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.130 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.292    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     3.478 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     5.490    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.581 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       1.462     7.043    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X52Y87         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.263ns  (logic 0.128ns (48.628%)  route 0.135ns (51.372%))
  Logic Levels:           0  
  Clock Path Skew:        -2.527ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.920ns = ( 7.830 - 8.750 ) 
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.374ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.250ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.554     1.608    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/m_bscan_tck[0]
    SLICE_X52Y94         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDRE (Prop_fdre_C_Q)         0.128     1.736 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/Q
                         net (fo=2, routed)           0.135     1.871    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2]_0[0]
    SLICE_X52Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                      8.750     8.750 r  
    H16                                               0.000     8.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     8.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     9.156 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     9.636    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407     6.229 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752     6.981    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     7.010 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       0.820     7.830    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
    SLICE_X52Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.695%)  route 0.112ns (44.305%))
  Logic Levels:           0  
  Clock Path Skew:        -2.526ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.893ns = ( 7.857 - 8.750 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.374ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.250ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.580     1.634    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X60Y91         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y91         FDRE (Prop_fdre_C_Q)         0.141     1.775 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15]/Q
                         net (fo=2, routed)           0.112     1.887    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[15]
    SLICE_X62Y92         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                      8.750     8.750 r  
    H16                                               0.000     8.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     8.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     9.156 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     9.636    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407     6.229 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752     6.981    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     7.010 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       0.847     7.857    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X62Y92         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[15]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.154%)  route 0.115ns (44.846%))
  Logic Levels:           0  
  Clock Path Skew:        -2.526ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.893ns = ( 7.857 - 8.750 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.374ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.250ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.580     1.634    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X60Y91         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y91         FDRE (Prop_fdre_C_Q)         0.141     1.775 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[11]/Q
                         net (fo=2, routed)           0.115     1.889    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[11]
    SLICE_X62Y91         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                      8.750     8.750 r  
    H16                                               0.000     8.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     8.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     9.156 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     9.636    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407     6.229 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752     6.981    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     7.010 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       0.847     7.857    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X62Y91         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[11]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.258ns  (logic 0.128ns (49.579%)  route 0.130ns (50.421%))
  Logic Levels:           0  
  Clock Path Skew:        -2.526ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns = ( 7.859 - 8.750 ) 
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.374ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.250ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.582     1.636    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X60Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y97         FDRE (Prop_fdre_C_Q)         0.128     1.764 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[18]/Q
                         net (fo=2, routed)           0.130     1.894    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[18]
    SLICE_X61Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                      8.750     8.750 r  
    H16                                               0.000     8.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     8.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     9.156 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     9.636    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407     6.229 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752     6.981    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     7.010 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       0.849     7.859    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X61Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[18]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           0  
  Clock Path Skew:        -2.526ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns = ( 7.859 - 8.750 ) 
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.374ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.250ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.582     1.636    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X60Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y97         FDRE (Prop_fdre_C_Q)         0.141     1.777 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[15]/Q
                         net (fo=2, routed)           0.118     1.895    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[15]
    SLICE_X61Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                      8.750     8.750 r  
    H16                                               0.000     8.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     8.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     9.156 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     9.636    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407     6.229 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752     6.981    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     7.010 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       0.849     7.859    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X61Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[15]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           0  
  Clock Path Skew:        -2.526ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns = ( 7.859 - 8.750 ) 
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.374ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.250ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.582     1.636    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X60Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y98         FDRE (Prop_fdre_C_Q)         0.141     1.777 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[5]/Q
                         net (fo=2, routed)           0.118     1.895    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[5]
    SLICE_X61Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                      8.750     8.750 r  
    H16                                               0.000     8.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     8.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     9.156 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     9.636    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407     6.229 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752     6.981    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     7.010 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       0.849     7.859    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X61Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[5]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.253%)  route 0.119ns (45.747%))
  Logic Levels:           0  
  Clock Path Skew:        -2.526ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns = ( 7.859 - 8.750 ) 
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.374ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.250ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.582     1.636    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X60Y99         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y99         FDRE (Prop_fdre_C_Q)         0.141     1.777 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[3]/Q
                         net (fo=2, routed)           0.119     1.895    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[3]
    SLICE_X61Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                      8.750     8.750 r  
    H16                                               0.000     8.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     8.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     9.156 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     9.636    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407     6.229 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752     6.981    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     7.010 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       0.849     7.859    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X61Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.232%)  route 0.119ns (45.768%))
  Logic Levels:           0  
  Clock Path Skew:        -2.526ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns = ( 7.859 - 8.750 ) 
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.374ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.250ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.582     1.636    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X60Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y98         FDRE (Prop_fdre_C_Q)         0.141     1.777 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[9]/Q
                         net (fo=2, routed)           0.119     1.896    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[9]
    SLICE_X61Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                      8.750     8.750 r  
    H16                                               0.000     8.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     8.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     9.156 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     9.636    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407     6.229 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752     6.981    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     7.010 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       0.849     7.859    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X61Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[9]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.263ns  (logic 0.128ns (48.613%)  route 0.135ns (51.387%))
  Logic Levels:           0  
  Clock Path Skew:        -2.526ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns = ( 7.858 - 8.750 ) 
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.374ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.250ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.581     1.635    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X60Y93         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y93         FDRE (Prop_fdre_C_Q)         0.128     1.763 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[0]/Q
                         net (fo=2, routed)           0.135     1.898    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[0]
    SLICE_X60Y94         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                      8.750     8.750 r  
    H16                                               0.000     8.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     8.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     9.156 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     9.636    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407     6.229 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752     6.981    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     7.010 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       0.848     7.858    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X60Y94         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.219%)  route 0.124ns (46.781%))
  Logic Levels:           0  
  Clock Path Skew:        -2.526ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns = ( 7.858 - 8.750 ) 
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.374ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.250ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.581     1.635    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X60Y96         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y96         FDRE (Prop_fdre_C_Q)         0.141     1.776 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[23]/Q
                         net (fo=2, routed)           0.124     1.900    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[23]
    SLICE_X59Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                      8.750     8.750 r  
    H16                                               0.000     8.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     8.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     9.156 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     9.636    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407     6.229 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752     6.981    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     7.010 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       0.848     7.858    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X59Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[23]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  spiClk
  To Clock:  clk_out3_system_test_v3_clk_wiz_1_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dec_spi_cs_n
                            (input port clocked by spiClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_test_v3_i/decoder_top_v3_0/inst/spi_csn_iddr/D
                            (rising edge-triggered cell IDDR clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.569ns  (logic 1.569ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            11.383ns
  Clock Path Skew:        -1.511ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 2.239 - 3.750 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.374ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.250ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spiClk rise edge)     0.000     0.000 r  
                         input delay                 11.383    11.383    
    Y16                                               0.000    11.383 r  dec_spi_cs_n (IN)
                         net (fo=0)                   0.000    11.383    dec_spi_cs_n
    Y16                  IBUF (Prop_ibuf_I_O)         1.569    12.952 r  dec_spi_cs_n_IBUF_inst/O
                         net (fo=4, routed)           0.000    12.952    system_test_v3_i/decoder_top_v3_0/inst/spi_cs_n
    ILOGIC_X1Y86         IDDR                                         r  system_test_v3_i/decoder_top_v3_0/inst/spi_csn_iddr/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_test_v3_clk_wiz_1_0 fall edge)
                                                      3.750     3.750 f  
    H16                                               0.000     3.750 f  dec_sys_clk (IN)
                         net (fo=0)                   0.000     3.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.130 f  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.292    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    -1.522 f  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     0.490    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.581 f  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       1.658     2.239    system_test_v3_i/decoder_top_v3_0/inst/clk
    ILOGIC_X1Y86         IDDR                                         f  system_test_v3_i/decoder_top_v3_0/inst/spi_csn_iddr/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dec_spi_cs_n
                            (input port clocked by spiClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_test_v3_i/decoder_top_v3_0/inst/spi_csn_iddr/D
                            (rising edge-triggered cell IDDR clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.336ns  (logic 0.336ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.617ns
  Clock Path Skew:        -0.842ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns = ( 2.908 - 3.750 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.374ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.250ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spiClk rise edge)     0.000     0.000 r  
                         input delay                  8.617     8.617    
    Y16                                               0.000     8.617 r  dec_spi_cs_n (IN)
                         net (fo=0)                   0.000     8.617    dec_spi_cs_n
    Y16                  IBUF (Prop_ibuf_I_O)         0.336     8.953 r  dec_spi_cs_n_IBUF_inst/O
                         net (fo=4, routed)           0.000     8.953    system_test_v3_i/decoder_top_v3_0/inst/spi_cs_n
    ILOGIC_X1Y86         IDDR                                         r  system_test_v3_i/decoder_top_v3_0/inst/spi_csn_iddr/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_test_v3_clk_wiz_1_0 fall edge)
                                                      3.750     3.750 f  
    H16                                               0.000     3.750 f  dec_sys_clk (IN)
                         net (fo=0)                   0.000     3.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     4.156 f  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     4.636    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407     1.229 f  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752     1.981    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.010 f  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       0.898     2.908    system_test_v3_i/decoder_top_v3_0/inst/clk
    ILOGIC_X1Y86         IDDR                                         f  system_test_v3_i/decoder_top_v3_0/inst/spi_csn_iddr/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  spi_clk_buffered
  To Clock:  clk_out3_system_test_v3_clk_wiz_1_0

Max Delay             0 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_p_valid_reg/C
                            (rising edge-triggered cell FDCE clocked by spi_clk_buffered  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_pp_valid_metaguard_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.536ns  (logic 0.141ns (26.285%)  route 0.395ns (73.715%))
  Logic Levels:           0  
  Clock Path Skew:        -1.945ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.884ns = ( 7.866 - 8.750 ) 
    Source Clock Delay      (SCD):    1.061ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.374ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.250ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk_buffered rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  dec_spi_clk (IN)
                         net (fo=0)                   0.000     0.000    dec_spi_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  dec_spi_clk_IBUF_inst/O
                         net (fo=2, routed)           0.206     0.472    system_test_v3_i/decoder_top_v3_0/inst/spi_clk_ext
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.270     0.742 r  system_test_v3_i/decoder_top_v3_0/inst/spi_clk_bufr_inst/O
                         net (fo=5, routed)           0.319     1.061    system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_clk_iob
    SLICE_X85Y50         FDCE                                         r  system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_p_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y50         FDCE (Prop_fdce_C_Q)         0.141     1.202 r  system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_p_valid_reg/Q
                         net (fo=3, routed)           0.395     1.597    system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_p_valid
    SLICE_X85Y38         FDRE                                         r  system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_pp_valid_metaguard_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                      8.750     8.750 r  
    H16                                               0.000     8.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     8.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     9.156 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     9.636    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407     6.229 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752     6.981    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     7.010 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       0.856     7.866    system_test_v3_i/decoder_top_v3_0/inst/spi_interface/clk
    SLICE_X85Y38         FDRE                                         r  system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_pp_valid_metaguard_reg[0]/C

Slack:                    inf
  Source:                 system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_p_valid_reg/C
                            (rising edge-triggered cell FDCE clocked by spi_clk_buffered  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_pn_valid_metaguard_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.541ns  (logic 0.141ns (26.072%)  route 0.400ns (73.928%))
  Logic Levels:           0  
  Clock Path Skew:        -1.945ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.884ns = ( 2.866 - 3.750 ) 
    Source Clock Delay      (SCD):    1.061ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.374ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.250ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk_buffered rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  dec_spi_clk (IN)
                         net (fo=0)                   0.000     0.000    dec_spi_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  dec_spi_clk_IBUF_inst/O
                         net (fo=2, routed)           0.206     0.472    system_test_v3_i/decoder_top_v3_0/inst/spi_clk_ext
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.270     0.742 r  system_test_v3_i/decoder_top_v3_0/inst/spi_clk_bufr_inst/O
                         net (fo=5, routed)           0.319     1.061    system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_clk_iob
    SLICE_X85Y50         FDCE                                         r  system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_p_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y50         FDCE (Prop_fdce_C_Q)         0.141     1.202 r  system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_p_valid_reg/Q
                         net (fo=3, routed)           0.400     1.602    system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_p_valid
    SLICE_X84Y38         FDRE                                         r  system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_pn_valid_metaguard_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_test_v3_clk_wiz_1_0 fall edge)
                                                      3.750     3.750 f  
    H16                                               0.000     3.750 f  dec_sys_clk (IN)
                         net (fo=0)                   0.000     3.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     4.156 f  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     4.636    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407     1.229 f  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752     1.981    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.010 f  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       0.856     2.866    system_test_v3_i/decoder_top_v3_0/inst/spi_interface/clk
    SLICE_X84Y38         FDRE                                         r  system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_pn_valid_metaguard_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_in_iddr/C
                            (rising edge-triggered cell IDDR clocked by spi_clk_buffered  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_p_data_metaguard_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.853ns  (logic 0.180ns (21.110%)  route 0.673ns (78.890%))
  Logic Levels:           0  
  Clock Path Skew:        -1.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns = ( 7.895 - 8.750 ) 
    Source Clock Delay      (SCD):    1.007ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.374ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.250ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk_buffered rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  dec_spi_clk (IN)
                         net (fo=0)                   0.000     0.000    dec_spi_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  dec_spi_clk_IBUF_inst/O
                         net (fo=2, routed)           0.206     0.472    system_test_v3_i/decoder_top_v3_0/inst/spi_clk_ext
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.270     0.742 r  system_test_v3_i/decoder_top_v3_0/inst/spi_clk_bufr_inst/O
                         net (fo=5, routed)           0.265     1.007    system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_clk_iob
    ILOGIC_X1Y66         IDDR                                         r  system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_in_iddr/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y66         IDDR (Prop_iddr_C_Q1)        0.180     1.187 r  system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_in_iddr/Q1
                         net (fo=3, routed)           0.673     1.860    system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_p_data
    SLICE_X102Y49        FDRE                                         r  system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_p_data_metaguard_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                      8.750     8.750 r  
    H16                                               0.000     8.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     8.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     9.156 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     9.636    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407     6.229 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752     6.981    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     7.010 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       0.885     7.895    system_test_v3_i/decoder_top_v3_0/inst/spi_interface/clk
    SLICE_X102Y49        FDRE                                         r  system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_p_data_metaguard_reg[0]/C

Slack:                    inf
  Source:                 system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_n_valid_reg/C
                            (falling edge-triggered cell FDCE clocked by spi_clk_buffered  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_nn_valid_metaguard_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.458ns  (logic 0.146ns (31.847%)  route 0.312ns (68.153%))
  Logic Levels:           0  
  Clock Path Skew:        -1.947ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.886ns = ( 2.864 - 3.750 ) 
    Source Clock Delay      (SCD):    1.061ns = ( 21.061 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.374ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.250ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk_buffered fall edge)
                                                     20.000    20.000 f  
    U18                                               0.000    20.000 f  dec_spi_clk (IN)
                         net (fo=0)                   0.000    20.000    dec_spi_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266    20.266 f  dec_spi_clk_IBUF_inst/O
                         net (fo=2, routed)           0.206    20.472    system_test_v3_i/decoder_top_v3_0/inst/spi_clk_ext
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.270    20.742 f  system_test_v3_i/decoder_top_v3_0/inst/spi_clk_bufr_inst/O
                         net (fo=5, routed)           0.319    21.061    system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_clk_iob
    SLICE_X84Y50         FDCE                                         r  system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_n_valid_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y50         FDCE (Prop_fdce_C_Q)         0.146    21.207 r  system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_n_valid_reg/Q
                         net (fo=3, routed)           0.312    21.519    system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_n_valid
    SLICE_X84Y37         FDRE                                         r  system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_nn_valid_metaguard_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_test_v3_clk_wiz_1_0 fall edge)
                                                      3.750     3.750 f  
    H16                                               0.000     3.750 f  dec_sys_clk (IN)
                         net (fo=0)                   0.000     3.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     4.156 f  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     4.636    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407     1.229 f  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752     1.981    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.010 f  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       0.854     2.864    system_test_v3_i/decoder_top_v3_0/inst/spi_interface/clk
    SLICE_X84Y37         FDRE                                         r  system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_nn_valid_metaguard_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_n_valid_reg/C
                            (falling edge-triggered cell FDCE clocked by spi_clk_buffered  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_np_valid_metaguard_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.573ns  (logic 0.146ns (25.485%)  route 0.427ns (74.515%))
  Logic Levels:           0  
  Clock Path Skew:        -1.947ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.886ns = ( 7.864 - 8.750 ) 
    Source Clock Delay      (SCD):    1.061ns = ( 21.061 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.374ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.250ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk_buffered fall edge)
                                                     20.000    20.000 f  
    U18                                               0.000    20.000 f  dec_spi_clk (IN)
                         net (fo=0)                   0.000    20.000    dec_spi_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266    20.266 f  dec_spi_clk_IBUF_inst/O
                         net (fo=2, routed)           0.206    20.472    system_test_v3_i/decoder_top_v3_0/inst/spi_clk_ext
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.270    20.742 f  system_test_v3_i/decoder_top_v3_0/inst/spi_clk_bufr_inst/O
                         net (fo=5, routed)           0.319    21.061    system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_clk_iob
    SLICE_X84Y50         FDCE                                         r  system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_n_valid_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y50         FDCE (Prop_fdce_C_Q)         0.146    21.207 r  system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_n_valid_reg/Q
                         net (fo=3, routed)           0.427    21.634    system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_n_valid
    SLICE_X83Y37         FDRE                                         r  system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_np_valid_metaguard_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                      8.750     8.750 r  
    H16                                               0.000     8.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     8.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     9.156 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     9.636    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407     6.229 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752     6.981    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     7.010 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       0.854     7.864    system_test_v3_i/decoder_top_v3_0/inst/spi_interface/clk
    SLICE_X83Y37         FDRE                                         r  system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_np_valid_metaguard_reg[0]/C

Slack:                    inf
  Source:                 system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_in_iddr/C
                            (falling edge-triggered cell IDDR clocked by spi_clk_buffered  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_n_data_metaguard_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.833ns  (logic 0.179ns (21.491%)  route 0.654ns (78.509%))
  Logic Levels:           0  
  Clock Path Skew:        -1.869ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns = ( 7.888 - 8.750 ) 
    Source Clock Delay      (SCD):    1.007ns = ( 21.007 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.374ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.250ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk_buffered fall edge)
                                                     20.000    20.000 f  
    U18                                               0.000    20.000 f  dec_spi_clk (IN)
                         net (fo=0)                   0.000    20.000    dec_spi_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266    20.266 f  dec_spi_clk_IBUF_inst/O
                         net (fo=2, routed)           0.206    20.472    system_test_v3_i/decoder_top_v3_0/inst/spi_clk_ext
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.270    20.742 f  system_test_v3_i/decoder_top_v3_0/inst/spi_clk_bufr_inst/O
                         net (fo=5, routed)           0.265    21.007    system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_clk_iob
    ILOGIC_X1Y66         IDDR                                         f  system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_in_iddr/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y66         IDDR (Prop_iddr_C_Q2)        0.179    21.186 r  system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_in_iddr/Q2
                         net (fo=3, routed)           0.654    21.840    system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_n_data
    SLICE_X103Y53        FDRE                                         r  system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_n_data_metaguard_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                      8.750     8.750 r  
    H16                                               0.000     8.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     8.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     9.156 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     9.636    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407     6.229 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752     6.981    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     7.010 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       0.878     7.888    system_test_v3_i/decoder_top_v3_0/inst/spi_interface/clk
    SLICE_X103Y53        FDRE                                         r  system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_n_data_metaguard_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out4_system_test_v3_clk_wiz_1_0

Max Delay             0 Endpoints
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 axi_spi_miso
                            (input port)
  Destination:            system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_system_test_v3_clk_wiz_1_0  {rise@6.667ns fall@16.667ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.651ns  (logic 0.356ns (54.591%)  route 0.296ns (45.409%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns = ( 5.828 - 6.667 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y14                                               0.000     0.000 r  axi_spi_miso (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_miso
    Y14                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  axi_spi_miso_IBUF_inst/O
                         net (fo=1, routed)           0.296     0.651    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/spi_miso
    SLICE_X112Y83        FDCE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_system_test_v3_clk_wiz_1_0 rise edge)
                                                      6.667     6.667 r  
    H16                                               0.000     6.667 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     6.667    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     7.073 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     7.553    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407     4.146 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752     4.898    system_test_v3_i/clk_wiz_1/inst/clk_out4_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     4.927 r  system_test_v3_i/clk_wiz_1/inst/clkout4_buf/O
                         net (fo=38, routed)          0.901     5.828    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X112Y83        FDCE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_out4_system_test_v3_clk_wiz_1_0

Max Delay             0 Endpoints
Min Delay            76 Endpoints
--------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[10]/CLR
                            (removal check against rising-edge clock clk_out4_system_test_v3_clk_wiz_1_0  {rise@6.667ns fall@16.667ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.453ns  (logic 0.141ns (31.145%)  route 0.312ns (68.855%))
  Logic Levels:           0  
  Clock Path Skew:        -1.808ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.915ns = ( 5.752 - 6.667 ) 
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.250ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_test_v3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_test_v3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_test_v3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         0.558     0.894    system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/S_AXI_ACLK
    SLICE_X35Y94         FDRE                                         r  system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y94         FDRE (Prop_fdre_C_Q)         0.141     1.035 f  system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=135, routed)         0.312     1.346    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/reset_n
    SLICE_X34Y93         FDCE                                         f  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_system_test_v3_clk_wiz_1_0 rise edge)
                                                      6.667     6.667 r  
    H16                                               0.000     6.667 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     6.667    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     7.073 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     7.553    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407     4.146 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752     4.898    system_test_v3_i/clk_wiz_1/inst/clk_out4_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     4.927 r  system_test_v3_i/clk_wiz_1/inst/clkout4_buf/O
                         net (fo=38, routed)          0.825     5.752    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X34Y93         FDCE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[10]/C

Slack:                    inf
  Source:                 system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[11]/CLR
                            (removal check against rising-edge clock clk_out4_system_test_v3_clk_wiz_1_0  {rise@6.667ns fall@16.667ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.453ns  (logic 0.141ns (31.145%)  route 0.312ns (68.855%))
  Logic Levels:           0  
  Clock Path Skew:        -1.808ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.915ns = ( 5.752 - 6.667 ) 
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.250ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_test_v3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_test_v3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_test_v3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         0.558     0.894    system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/S_AXI_ACLK
    SLICE_X35Y94         FDRE                                         r  system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y94         FDRE (Prop_fdre_C_Q)         0.141     1.035 f  system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=135, routed)         0.312     1.346    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/reset_n
    SLICE_X34Y93         FDCE                                         f  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_system_test_v3_clk_wiz_1_0 rise edge)
                                                      6.667     6.667 r  
    H16                                               0.000     6.667 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     6.667    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     7.073 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     7.553    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407     4.146 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752     4.898    system_test_v3_i/clk_wiz_1/inst/clk_out4_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     4.927 r  system_test_v3_i/clk_wiz_1/inst/clkout4_buf/O
                         net (fo=38, routed)          0.825     5.752    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X34Y93         FDCE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[11]/C

Slack:                    inf
  Source:                 system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[12]/CLR
                            (removal check against rising-edge clock clk_out4_system_test_v3_clk_wiz_1_0  {rise@6.667ns fall@16.667ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.453ns  (logic 0.141ns (31.145%)  route 0.312ns (68.855%))
  Logic Levels:           0  
  Clock Path Skew:        -1.808ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.915ns = ( 5.752 - 6.667 ) 
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.250ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_test_v3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_test_v3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_test_v3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         0.558     0.894    system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/S_AXI_ACLK
    SLICE_X35Y94         FDRE                                         r  system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y94         FDRE (Prop_fdre_C_Q)         0.141     1.035 f  system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=135, routed)         0.312     1.346    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/reset_n
    SLICE_X34Y93         FDCE                                         f  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_system_test_v3_clk_wiz_1_0 rise edge)
                                                      6.667     6.667 r  
    H16                                               0.000     6.667 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     6.667    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     7.073 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     7.553    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407     4.146 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752     4.898    system_test_v3_i/clk_wiz_1/inst/clk_out4_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     4.927 r  system_test_v3_i/clk_wiz_1/inst/clkout4_buf/O
                         net (fo=38, routed)          0.825     5.752    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X34Y93         FDCE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[12]/C

Slack:                    inf
  Source:                 system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[13]/CLR
                            (removal check against rising-edge clock clk_out4_system_test_v3_clk_wiz_1_0  {rise@6.667ns fall@16.667ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.453ns  (logic 0.141ns (31.145%)  route 0.312ns (68.855%))
  Logic Levels:           0  
  Clock Path Skew:        -1.808ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.915ns = ( 5.752 - 6.667 ) 
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.250ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_test_v3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_test_v3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_test_v3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         0.558     0.894    system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/S_AXI_ACLK
    SLICE_X35Y94         FDRE                                         r  system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y94         FDRE (Prop_fdre_C_Q)         0.141     1.035 f  system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=135, routed)         0.312     1.346    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/reset_n
    SLICE_X34Y93         FDCE                                         f  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_system_test_v3_clk_wiz_1_0 rise edge)
                                                      6.667     6.667 r  
    H16                                               0.000     6.667 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     6.667    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     7.073 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     7.553    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407     4.146 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752     4.898    system_test_v3_i/clk_wiz_1/inst/clk_out4_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     4.927 r  system_test_v3_i/clk_wiz_1/inst/clkout4_buf/O
                         net (fo=38, routed)          0.825     5.752    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X34Y93         FDCE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[13]/C

Slack:                    inf
  Source:                 system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[14]/CLR
                            (removal check against rising-edge clock clk_out4_system_test_v3_clk_wiz_1_0  {rise@6.667ns fall@16.667ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.453ns  (logic 0.141ns (31.145%)  route 0.312ns (68.855%))
  Logic Levels:           0  
  Clock Path Skew:        -1.808ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.915ns = ( 5.752 - 6.667 ) 
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.250ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_test_v3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_test_v3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_test_v3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         0.558     0.894    system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/S_AXI_ACLK
    SLICE_X35Y94         FDRE                                         r  system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y94         FDRE (Prop_fdre_C_Q)         0.141     1.035 f  system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=135, routed)         0.312     1.346    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/reset_n
    SLICE_X34Y93         FDCE                                         f  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_system_test_v3_clk_wiz_1_0 rise edge)
                                                      6.667     6.667 r  
    H16                                               0.000     6.667 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     6.667    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     7.073 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     7.553    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407     4.146 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752     4.898    system_test_v3_i/clk_wiz_1/inst/clk_out4_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     4.927 r  system_test_v3_i/clk_wiz_1/inst/clkout4_buf/O
                         net (fo=38, routed)          0.825     5.752    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X34Y93         FDCE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[14]/C

Slack:                    inf
  Source:                 system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[15]/CLR
                            (removal check against rising-edge clock clk_out4_system_test_v3_clk_wiz_1_0  {rise@6.667ns fall@16.667ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.453ns  (logic 0.141ns (31.145%)  route 0.312ns (68.855%))
  Logic Levels:           0  
  Clock Path Skew:        -1.808ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.915ns = ( 5.752 - 6.667 ) 
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.250ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_test_v3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_test_v3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_test_v3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         0.558     0.894    system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/S_AXI_ACLK
    SLICE_X35Y94         FDRE                                         r  system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y94         FDRE (Prop_fdre_C_Q)         0.141     1.035 f  system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=135, routed)         0.312     1.346    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/reset_n
    SLICE_X34Y93         FDCE                                         f  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_system_test_v3_clk_wiz_1_0 rise edge)
                                                      6.667     6.667 r  
    H16                                               0.000     6.667 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     6.667    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     7.073 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     7.553    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407     4.146 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752     4.898    system_test_v3_i/clk_wiz_1/inst/clk_out4_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     4.927 r  system_test_v3_i/clk_wiz_1/inst/clkout4_buf/O
                         net (fo=38, routed)          0.825     5.752    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X34Y93         FDCE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[15]/C

Slack:                    inf
  Source:                 system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[8]/CLR
                            (removal check against rising-edge clock clk_out4_system_test_v3_clk_wiz_1_0  {rise@6.667ns fall@16.667ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.453ns  (logic 0.141ns (31.145%)  route 0.312ns (68.855%))
  Logic Levels:           0  
  Clock Path Skew:        -1.808ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.915ns = ( 5.752 - 6.667 ) 
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.250ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_test_v3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_test_v3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_test_v3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         0.558     0.894    system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/S_AXI_ACLK
    SLICE_X35Y94         FDRE                                         r  system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y94         FDRE (Prop_fdre_C_Q)         0.141     1.035 f  system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=135, routed)         0.312     1.346    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/reset_n
    SLICE_X34Y93         FDCE                                         f  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_system_test_v3_clk_wiz_1_0 rise edge)
                                                      6.667     6.667 r  
    H16                                               0.000     6.667 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     6.667    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     7.073 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     7.553    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407     4.146 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752     4.898    system_test_v3_i/clk_wiz_1/inst/clk_out4_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     4.927 r  system_test_v3_i/clk_wiz_1/inst/clkout4_buf/O
                         net (fo=38, routed)          0.825     5.752    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X34Y93         FDCE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[8]/C

Slack:                    inf
  Source:                 system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[9]/CLR
                            (removal check against rising-edge clock clk_out4_system_test_v3_clk_wiz_1_0  {rise@6.667ns fall@16.667ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.453ns  (logic 0.141ns (31.145%)  route 0.312ns (68.855%))
  Logic Levels:           0  
  Clock Path Skew:        -1.808ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.915ns = ( 5.752 - 6.667 ) 
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.250ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_test_v3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_test_v3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_test_v3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         0.558     0.894    system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/S_AXI_ACLK
    SLICE_X35Y94         FDRE                                         r  system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y94         FDRE (Prop_fdre_C_Q)         0.141     1.035 f  system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=135, routed)         0.312     1.346    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/reset_n
    SLICE_X34Y93         FDCE                                         f  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_system_test_v3_clk_wiz_1_0 rise edge)
                                                      6.667     6.667 r  
    H16                                               0.000     6.667 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     6.667    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     7.073 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     7.553    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407     4.146 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752     4.898    system_test_v3_i/clk_wiz_1/inst/clk_out4_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     4.927 r  system_test_v3_i/clk_wiz_1/inst/clkout4_buf/O
                         net (fo=38, routed)          0.825     5.752    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X34Y93         FDCE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[9]/C

Slack:                    inf
  Source:                 system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[16]/CLR
                            (removal check against rising-edge clock clk_out4_system_test_v3_clk_wiz_1_0  {rise@6.667ns fall@16.667ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.580ns  (logic 0.141ns (24.311%)  route 0.439ns (75.689%))
  Logic Levels:           0  
  Clock Path Skew:        -1.808ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.915ns = ( 5.752 - 6.667 ) 
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.250ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_test_v3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_test_v3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_test_v3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         0.558     0.894    system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/S_AXI_ACLK
    SLICE_X35Y94         FDRE                                         r  system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y94         FDRE (Prop_fdre_C_Q)         0.141     1.035 f  system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=135, routed)         0.439     1.474    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/reset_n
    SLICE_X36Y97         FDCE                                         f  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_system_test_v3_clk_wiz_1_0 rise edge)
                                                      6.667     6.667 r  
    H16                                               0.000     6.667 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     6.667    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     7.073 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     7.553    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407     4.146 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752     4.898    system_test_v3_i/clk_wiz_1/inst/clk_out4_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     4.927 r  system_test_v3_i/clk_wiz_1/inst/clkout4_buf/O
                         net (fo=38, routed)          0.825     5.752    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X36Y97         FDCE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[16]/C

Slack:                    inf
  Source:                 system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[17]/CLR
                            (removal check against rising-edge clock clk_out4_system_test_v3_clk_wiz_1_0  {rise@6.667ns fall@16.667ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.580ns  (logic 0.141ns (24.311%)  route 0.439ns (75.689%))
  Logic Levels:           0  
  Clock Path Skew:        -1.808ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.915ns = ( 5.752 - 6.667 ) 
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.250ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_test_v3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_test_v3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_test_v3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         0.558     0.894    system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/S_AXI_ACLK
    SLICE_X35Y94         FDRE                                         r  system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y94         FDRE (Prop_fdre_C_Q)         0.141     1.035 f  system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=135, routed)         0.439     1.474    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/reset_n
    SLICE_X36Y97         FDCE                                         f  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_system_test_v3_clk_wiz_1_0 rise edge)
                                                      6.667     6.667 r  
    H16                                               0.000     6.667 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     6.667    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     7.073 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     7.553    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407     4.146 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752     4.898    system_test_v3_i/clk_wiz_1/inst/clk_out4_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     4.927 r  system_test_v3_i/clk_wiz_1/inst/clkout4_buf/O
                         net (fo=38, routed)          0.825     5.752    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X36Y97         FDCE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[17]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_system_test_v3_clk_wiz_1_0
  To Clock:  clk_out4_system_test_v3_clk_wiz_1_0

Max Delay             0 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_test_v3_clk_wiz_1_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[3]/D
                            (falling edge-triggered cell FDPE clocked by clk_out4_system_test_v3_clk_wiz_1_0  {rise@6.667ns fall@16.667ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.923ns  (logic 0.467ns (50.606%)  route 0.456ns (49.394%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.625ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.067ns = ( 15.599 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.692ns = ( 8.308 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_test_v3_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000    10.000    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814     4.728 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     6.740    system_test_v3_i/clk_wiz_1/inst/clk_out2_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  system_test_v3_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=51, routed)          1.477     8.308    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X39Y90         FDCE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y90         FDCE (Prop_fdce_C_Q)         0.367     8.675 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[0]/Q
                         net (fo=52, routed)          0.456     9.131    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg[0]
    SLICE_X41Y89         LUT6 (Prop_lut6_I0_O)        0.100     9.231 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count[3]_i_1/O
                         net (fo=1, routed)           0.000     9.231    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count[3]_i_1_n_0
    SLICE_X41Y89         FDPE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_system_test_v3_clk_wiz_1_0 fall edge)
                                                     16.667    16.667 f  
    H16                                               0.000    16.667 f  dec_sys_clk (IN)
                         net (fo=0)                   0.000    16.667    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    18.117 f  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    19.402    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    11.643 f  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    13.849    system_test_v3_i/clk_wiz_1/inst/clk_out4_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101    13.950 f  system_test_v3_i/clk_wiz_1/inst/clkout4_buf/O
                         net (fo=38, routed)          1.649    15.599    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X41Y89         FDPE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_test_v3_clk_wiz_1_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[2]/D
                            (falling edge-triggered cell FDCE clocked by clk_out4_system_test_v3_clk_wiz_1_0  {rise@6.667ns fall@16.667ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.012ns  (logic 0.462ns (45.663%)  route 0.550ns (54.337%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.625ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.067ns = ( 15.599 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.692ns = ( 8.308 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_test_v3_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000    10.000    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814     4.728 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     6.740    system_test_v3_i/clk_wiz_1/inst/clk_out2_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  system_test_v3_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=51, routed)          1.477     8.308    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X39Y90         FDCE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y90         FDCE (Prop_fdce_C_Q)         0.367     8.675 f  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[1]/Q
                         net (fo=51, routed)          0.550     9.225    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg[1]
    SLICE_X40Y89         LUT5 (Prop_lut5_I4_O)        0.095     9.320 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count[2]_i_1/O
                         net (fo=1, routed)           0.000     9.320    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/p_0_in__1[2]
    SLICE_X40Y89         FDCE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_system_test_v3_clk_wiz_1_0 fall edge)
                                                     16.667    16.667 f  
    H16                                               0.000    16.667 f  dec_sys_clk (IN)
                         net (fo=0)                   0.000    16.667    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    18.117 f  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    19.402    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    11.643 f  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    13.849    system_test_v3_i/clk_wiz_1/inst/clk_out4_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101    13.950 f  system_test_v3_i/clk_wiz_1/inst/clkout4_buf/O
                         net (fo=38, routed)          1.649    15.599    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X40Y89         FDCE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_test_v3_clk_wiz_1_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by clk_out4_system_test_v3_clk_wiz_1_0  {rise@6.667ns fall@16.667ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.017ns  (logic 0.467ns (45.931%)  route 0.550ns (54.069%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.625ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.067ns = ( 15.599 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.692ns = ( 8.308 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_test_v3_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000    10.000    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814     4.728 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     6.740    system_test_v3_i/clk_wiz_1/inst/clk_out2_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  system_test_v3_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=51, routed)          1.477     8.308    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X39Y90         FDCE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y90         FDCE (Prop_fdce_C_Q)         0.367     8.675 f  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[1]/Q
                         net (fo=51, routed)          0.550     9.225    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg[1]
    SLICE_X40Y89         LUT3 (Prop_lut3_I2_O)        0.100     9.325 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count[0]_i_1/O
                         net (fo=1, routed)           0.000     9.325    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/p_0_in__1[0]
    SLICE_X40Y89         FDCE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_system_test_v3_clk_wiz_1_0 fall edge)
                                                     16.667    16.667 f  
    H16                                               0.000    16.667 f  dec_sys_clk (IN)
                         net (fo=0)                   0.000    16.667    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    18.117 f  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    19.402    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    11.643 f  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    13.849    system_test_v3_i/clk_wiz_1/inst/clk_out4_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101    13.950 f  system_test_v3_i/clk_wiz_1/inst/clkout4_buf/O
                         net (fo=38, routed)          1.649    15.599    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X40Y89         FDCE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_test_v3_clk_wiz_1_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[1]/D
                            (falling edge-triggered cell FDPE clocked by clk_out4_system_test_v3_clk_wiz_1_0  {rise@6.667ns fall@16.667ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.189ns  (logic 0.467ns (39.277%)  route 0.722ns (60.723%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.625ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.067ns = ( 15.599 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.692ns = ( 8.308 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_test_v3_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000    10.000    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814     4.728 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     6.740    system_test_v3_i/clk_wiz_1/inst/clk_out2_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  system_test_v3_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=51, routed)          1.477     8.308    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X39Y90         FDCE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y90         FDCE (Prop_fdce_C_Q)         0.367     8.675 f  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[1]/Q
                         net (fo=51, routed)          0.722     9.397    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg[1]
    SLICE_X41Y89         LUT4 (Prop_lut4_I3_O)        0.100     9.497 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count[1]_i_1/O
                         net (fo=1, routed)           0.000     9.497    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/p_0_in__1[1]
    SLICE_X41Y89         FDPE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_system_test_v3_clk_wiz_1_0 fall edge)
                                                     16.667    16.667 f  
    H16                                               0.000    16.667 f  dec_sys_clk (IN)
                         net (fo=0)                   0.000    16.667    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    18.117 f  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    19.402    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    11.643 f  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    13.849    system_test_v3_i/clk_wiz_1/inst/clk_out4_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101    13.950 f  system_test_v3_i/clk_wiz_1/inst/clkout4_buf/O
                         net (fo=38, routed)          1.649    15.599    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X41Y89         FDPE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_test_v3_clk_wiz_1_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[4]/D
                            (falling edge-triggered cell FDPE clocked by clk_out4_system_test_v3_clk_wiz_1_0  {rise@6.667ns fall@16.667ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.439ns  (logic 0.567ns (39.395%)  route 0.872ns (60.605%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.625ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.067ns = ( 15.599 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.692ns = ( 8.308 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_test_v3_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000    10.000    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814     4.728 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     6.740    system_test_v3_i/clk_wiz_1/inst/clk_out2_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  system_test_v3_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=51, routed)          1.477     8.308    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X39Y90         FDCE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y90         FDCE (Prop_fdce_C_Q)         0.367     8.675 f  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[1]/Q
                         net (fo=51, routed)          0.418     9.093    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg[1]
    SLICE_X38Y90         LUT2 (Prop_lut2_I0_O)        0.100     9.193 f  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_out_count[5]_i_4/O
                         net (fo=6, routed)           0.455     9.647    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_out_count[5]_i_4_n_0
    SLICE_X41Y89         LUT6 (Prop_lut6_I0_O)        0.100     9.747 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count[4]_i_1/O
                         net (fo=1, routed)           0.000     9.747    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count[4]_i_1_n_0
    SLICE_X41Y89         FDPE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_system_test_v3_clk_wiz_1_0 fall edge)
                                                     16.667    16.667 f  
    H16                                               0.000    16.667 f  dec_sys_clk (IN)
                         net (fo=0)                   0.000    16.667    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    18.117 f  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    19.402    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    11.643 f  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    13.849    system_test_v3_i/clk_wiz_1/inst/clk_out4_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101    13.950 f  system_test_v3_i/clk_wiz_1/inst/clkout4_buf/O
                         net (fo=38, routed)          1.649    15.599    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X41Y89         FDPE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[4]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_test_v3_clk_wiz_1_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[5]/D
                            (falling edge-triggered cell FDPE clocked by clk_out4_system_test_v3_clk_wiz_1_0  {rise@6.667ns fall@16.667ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.562ns  (logic 0.567ns (36.304%)  route 0.995ns (63.696%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.625ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.067ns = ( 15.599 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.692ns = ( 8.308 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_test_v3_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000    10.000    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814     4.728 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     6.740    system_test_v3_i/clk_wiz_1/inst/clk_out2_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  system_test_v3_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=51, routed)          1.477     8.308    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X39Y90         FDCE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y90         FDCE (Prop_fdce_C_Q)         0.367     8.675 f  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[1]/Q
                         net (fo=51, routed)          0.418     9.093    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg[1]
    SLICE_X38Y90         LUT2 (Prop_lut2_I0_O)        0.100     9.193 f  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_out_count[5]_i_4/O
                         net (fo=6, routed)           0.577     9.770    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_out_count[5]_i_4_n_0
    SLICE_X41Y89         LUT6 (Prop_lut6_I0_O)        0.100     9.870 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count[5]_i_2/O
                         net (fo=1, routed)           0.000     9.870    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count[5]_i_2_n_0
    SLICE_X41Y89         FDPE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_system_test_v3_clk_wiz_1_0 fall edge)
                                                     16.667    16.667 f  
    H16                                               0.000    16.667 f  dec_sys_clk (IN)
                         net (fo=0)                   0.000    16.667    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    18.117 f  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    19.402    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    11.643 f  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    13.849    system_test_v3_i/clk_wiz_1/inst/clk_out4_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101    13.950 f  system_test_v3_i/clk_wiz_1/inst/clkout4_buf/O
                         net (fo=38, routed)          1.649    15.599    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X41Y89         FDPE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[5]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_test_v3_clk_wiz_1_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[0]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out4_system_test_v3_clk_wiz_1_0  {rise@6.667ns fall@16.667ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.642ns  (logic 0.567ns (34.526%)  route 1.075ns (65.474%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.625ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.067ns = ( 15.599 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.692ns = ( 8.308 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_test_v3_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000    10.000    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814     4.728 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     6.740    system_test_v3_i/clk_wiz_1/inst/clk_out2_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  system_test_v3_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=51, routed)          1.477     8.308    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X39Y90         FDCE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y90         FDCE (Prop_fdce_C_Q)         0.367     8.675 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[1]/Q
                         net (fo=51, routed)          0.418     9.093    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg[1]
    SLICE_X38Y90         LUT2 (Prop_lut2_I0_O)        0.100     9.193 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_out_count[5]_i_4/O
                         net (fo=6, routed)           0.360     9.553    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_out_count[5]_i_4_n_0
    SLICE_X39Y90         LUT6 (Prop_lut6_I0_O)        0.100     9.653 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count[5]_i_1/O
                         net (fo=6, routed)           0.297     9.950    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count[5]_i_1_n_0
    SLICE_X40Y89         FDCE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_system_test_v3_clk_wiz_1_0 fall edge)
                                                     16.667    16.667 f  
    H16                                               0.000    16.667 f  dec_sys_clk (IN)
                         net (fo=0)                   0.000    16.667    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    18.117 f  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    19.402    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    11.643 f  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    13.849    system_test_v3_i/clk_wiz_1/inst/clk_out4_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101    13.950 f  system_test_v3_i/clk_wiz_1/inst/clkout4_buf/O
                         net (fo=38, routed)          1.649    15.599    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X40Y89         FDCE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_test_v3_clk_wiz_1_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[2]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out4_system_test_v3_clk_wiz_1_0  {rise@6.667ns fall@16.667ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.642ns  (logic 0.567ns (34.526%)  route 1.075ns (65.474%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.625ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.067ns = ( 15.599 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.692ns = ( 8.308 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_test_v3_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000    10.000    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814     4.728 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     6.740    system_test_v3_i/clk_wiz_1/inst/clk_out2_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  system_test_v3_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=51, routed)          1.477     8.308    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X39Y90         FDCE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y90         FDCE (Prop_fdce_C_Q)         0.367     8.675 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[1]/Q
                         net (fo=51, routed)          0.418     9.093    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg[1]
    SLICE_X38Y90         LUT2 (Prop_lut2_I0_O)        0.100     9.193 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_out_count[5]_i_4/O
                         net (fo=6, routed)           0.360     9.553    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_out_count[5]_i_4_n_0
    SLICE_X39Y90         LUT6 (Prop_lut6_I0_O)        0.100     9.653 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count[5]_i_1/O
                         net (fo=6, routed)           0.297     9.950    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count[5]_i_1_n_0
    SLICE_X40Y89         FDCE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_system_test_v3_clk_wiz_1_0 fall edge)
                                                     16.667    16.667 f  
    H16                                               0.000    16.667 f  dec_sys_clk (IN)
                         net (fo=0)                   0.000    16.667    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    18.117 f  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    19.402    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    11.643 f  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    13.849    system_test_v3_i/clk_wiz_1/inst/clk_out4_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101    13.950 f  system_test_v3_i/clk_wiz_1/inst/clkout4_buf/O
                         net (fo=38, routed)          1.649    15.599    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X40Y89         FDCE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_test_v3_clk_wiz_1_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[1]/CE
                            (falling edge-triggered cell FDPE clocked by clk_out4_system_test_v3_clk_wiz_1_0  {rise@6.667ns fall@16.667ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.756ns  (logic 0.231ns (30.575%)  route 0.525ns (69.425%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.918ns = ( 15.749 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.676ns = ( 9.324 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_test_v3_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000    10.000    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219    10.219 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.659    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613     8.046 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696     8.743    system_test_v3_i/clk_wiz_1/inst/clk_out2_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     8.769 r  system_test_v3_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=51, routed)          0.555     9.324    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X39Y90         FDCE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y90         FDCE (Prop_fdce_C_Q)         0.141     9.465 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[1]/Q
                         net (fo=51, routed)          0.189     9.653    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg[1]
    SLICE_X38Y90         LUT2 (Prop_lut2_I0_O)        0.045     9.698 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_out_count[5]_i_4/O
                         net (fo=6, routed)           0.161     9.860    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_out_count[5]_i_4_n_0
    SLICE_X39Y90         LUT6 (Prop_lut6_I0_O)        0.045     9.905 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count[5]_i_1/O
                         net (fo=6, routed)           0.174    10.079    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count[5]_i_1_n_0
    SLICE_X41Y89         FDPE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_system_test_v3_clk_wiz_1_0 fall edge)
                                                     16.667    16.667 f  
    H16                                               0.000    16.667 f  dec_sys_clk (IN)
                         net (fo=0)                   0.000    16.667    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406    17.073 f  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    17.553    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    14.146 f  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    14.898    system_test_v3_i/clk_wiz_1/inst/clk_out4_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    14.927 f  system_test_v3_i/clk_wiz_1/inst/clkout4_buf/O
                         net (fo=38, routed)          0.822    15.749    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X41Y89         FDPE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_system_test_v3_clk_wiz_1_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[3]/CE
                            (falling edge-triggered cell FDPE clocked by clk_out4_system_test_v3_clk_wiz_1_0  {rise@6.667ns fall@16.667ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.756ns  (logic 0.231ns (30.575%)  route 0.525ns (69.425%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.918ns = ( 15.749 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.676ns = ( 9.324 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_test_v3_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000    10.000    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219    10.219 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.659    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613     8.046 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696     8.743    system_test_v3_i/clk_wiz_1/inst/clk_out2_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     8.769 r  system_test_v3_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=51, routed)          0.555     9.324    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X39Y90         FDCE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y90         FDCE (Prop_fdce_C_Q)         0.141     9.465 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[1]/Q
                         net (fo=51, routed)          0.189     9.653    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg[1]
    SLICE_X38Y90         LUT2 (Prop_lut2_I0_O)        0.045     9.698 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_out_count[5]_i_4/O
                         net (fo=6, routed)           0.161     9.860    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_out_count[5]_i_4_n_0
    SLICE_X39Y90         LUT6 (Prop_lut6_I0_O)        0.045     9.905 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count[5]_i_1/O
                         net (fo=6, routed)           0.174    10.079    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count[5]_i_1_n_0
    SLICE_X41Y89         FDPE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_system_test_v3_clk_wiz_1_0 fall edge)
                                                     16.667    16.667 f  
    H16                                               0.000    16.667 f  dec_sys_clk (IN)
                         net (fo=0)                   0.000    16.667    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406    17.073 f  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    17.553    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    14.146 f  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    14.898    system_test_v3_i/clk_wiz_1/inst/clk_out4_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    14.927 f  system_test_v3_i/clk_wiz_1/inst/clkout4_buf/O
                         net (fo=38, routed)          0.822    15.749    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X41Y89         FDPE                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[3]/C  (IS_INVERTED)





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out3_system_test_v3_clk_wiz_1_0
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Max Delay            94 Endpoints
Min Delay           102 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.317ns  (logic 0.518ns (22.356%)  route 1.799ns (77.644%))
  Logic Levels:           0  
  Clock Path Skew:        4.635ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.629ns
    Source Clock Delay      (SCD):    -1.006ns = ( 7.744 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.374ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.250ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                      8.750     8.750 r  
    H16                                               0.000     8.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     8.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    10.201 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    11.486    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759     3.727 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206     5.933    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.034 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       1.710     7.744    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X54Y92         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y92         FDRE (Prop_fdre_C_Q)         0.518     8.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.799    10.061    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X60Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994     1.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.544     3.629    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X60Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.317ns  (logic 0.518ns (22.356%)  route 1.799ns (77.644%))
  Logic Levels:           0  
  Clock Path Skew:        4.635ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.629ns
    Source Clock Delay      (SCD):    -1.006ns = ( 7.744 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.374ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.250ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                      8.750     8.750 r  
    H16                                               0.000     8.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     8.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    10.201 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    11.486    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759     3.727 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206     5.933    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.034 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       1.710     7.744    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X54Y92         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y92         FDRE (Prop_fdre_C_Q)         0.518     8.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.799    10.061    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X60Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994     1.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.544     3.629    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X60Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[13]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.317ns  (logic 0.518ns (22.356%)  route 1.799ns (77.644%))
  Logic Levels:           0  
  Clock Path Skew:        4.635ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.629ns
    Source Clock Delay      (SCD):    -1.006ns = ( 7.744 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.374ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.250ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                      8.750     8.750 r  
    H16                                               0.000     8.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     8.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    10.201 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    11.486    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759     3.727 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206     5.933    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.034 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       1.710     7.744    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X54Y92         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y92         FDRE (Prop_fdre_C_Q)         0.518     8.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.799    10.061    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X60Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994     1.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.544     3.629    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X60Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[14]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.317ns  (logic 0.518ns (22.356%)  route 1.799ns (77.644%))
  Logic Levels:           0  
  Clock Path Skew:        4.635ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.629ns
    Source Clock Delay      (SCD):    -1.006ns = ( 7.744 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.374ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.250ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                      8.750     8.750 r  
    H16                                               0.000     8.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     8.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    10.201 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    11.486    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759     3.727 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206     5.933    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.034 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       1.710     7.744    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X54Y92         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y92         FDRE (Prop_fdre_C_Q)         0.518     8.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.799    10.061    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X60Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994     1.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.544     3.629    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X60Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[15]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.317ns  (logic 0.518ns (22.356%)  route 1.799ns (77.644%))
  Logic Levels:           0  
  Clock Path Skew:        4.635ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.629ns
    Source Clock Delay      (SCD):    -1.006ns = ( 7.744 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.374ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.250ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                      8.750     8.750 r  
    H16                                               0.000     8.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     8.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    10.201 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    11.486    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759     3.727 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206     5.933    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.034 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       1.710     7.744    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X54Y92         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y92         FDRE (Prop_fdre_C_Q)         0.518     8.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.799    10.061    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X60Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994     1.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.544     3.629    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X60Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[16]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.317ns  (logic 0.518ns (22.356%)  route 1.799ns (77.644%))
  Logic Levels:           0  
  Clock Path Skew:        4.635ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.629ns
    Source Clock Delay      (SCD):    -1.006ns = ( 7.744 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.374ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.250ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                      8.750     8.750 r  
    H16                                               0.000     8.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     8.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    10.201 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    11.486    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759     3.727 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206     5.933    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.034 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       1.710     7.744    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X54Y92         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y92         FDRE (Prop_fdre_C_Q)         0.518     8.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.799    10.061    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X60Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994     1.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.544     3.629    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X60Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[17]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.317ns  (logic 0.518ns (22.356%)  route 1.799ns (77.644%))
  Logic Levels:           0  
  Clock Path Skew:        4.635ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.629ns
    Source Clock Delay      (SCD):    -1.006ns = ( 7.744 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.374ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.250ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                      8.750     8.750 r  
    H16                                               0.000     8.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     8.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    10.201 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    11.486    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759     3.727 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206     5.933    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.034 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       1.710     7.744    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X54Y92         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y92         FDRE (Prop_fdre_C_Q)         0.518     8.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.799    10.061    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X60Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994     1.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.544     3.629    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X60Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[18]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.317ns  (logic 0.518ns (22.356%)  route 1.799ns (77.644%))
  Logic Levels:           0  
  Clock Path Skew:        4.635ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.629ns
    Source Clock Delay      (SCD):    -1.006ns = ( 7.744 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.374ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.250ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                      8.750     8.750 r  
    H16                                               0.000     8.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     8.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    10.201 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    11.486    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759     3.727 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206     5.933    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.034 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       1.710     7.744    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X54Y92         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y92         FDRE (Prop_fdre_C_Q)         0.518     8.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.799    10.061    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X60Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994     1.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.544     3.629    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X60Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[19]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.308ns  (logic 0.518ns (22.443%)  route 1.790ns (77.557%))
  Logic Levels:           0  
  Clock Path Skew:        4.635ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.629ns
    Source Clock Delay      (SCD):    -1.006ns = ( 7.744 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.374ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.250ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                      8.750     8.750 r  
    H16                                               0.000     8.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     8.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    10.201 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    11.486    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759     3.727 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206     5.933    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.034 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       1.710     7.744    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X54Y92         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y92         FDRE (Prop_fdre_C_Q)         0.518     8.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.790    10.052    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X60Y99         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994     1.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.544     3.629    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X60Y99         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.308ns  (logic 0.518ns (22.443%)  route 1.790ns (77.557%))
  Logic Levels:           0  
  Clock Path Skew:        4.635ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.629ns
    Source Clock Delay      (SCD):    -1.006ns = ( 7.744 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.374ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.250ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                      8.750     8.750 r  
    H16                                               0.000     8.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     8.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    10.201 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    11.486    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759     3.727 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206     5.933    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.034 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       1.710     7.744    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X54Y92         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y92         FDRE (Prop_fdre_C_Q)         0.518     8.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.790    10.052    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X60Y99         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994     1.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.544     3.629    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X60Y99         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.622ns  (logic 0.337ns (54.139%)  route 0.285ns (45.861%))
  Logic Levels:           0  
  Clock Path Skew:        5.752ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.049ns
    Source Clock Delay      (SCD):    -1.703ns = ( 7.047 - 8.750 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.374ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.250ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                      8.750     8.750 r  
    H16                                               0.000     8.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     8.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.130 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.292    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     3.478 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     5.490    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.581 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       1.466     7.047    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
    SLICE_X52Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDRE (Prop_fdre_C_Q)         0.337     7.384 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/Q
                         net (fo=1, routed)           0.285     7.669    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg[0]
    SLICE_X52Y96         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.642     4.049    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X52Y96         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.622ns  (logic 0.337ns (54.139%)  route 0.285ns (45.861%))
  Logic Levels:           0  
  Clock Path Skew:        5.754ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.122ns
    Source Clock Delay      (SCD):    -1.632ns = ( 7.118 - 8.750 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.374ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.250ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                      8.750     8.750 r  
    H16                                               0.000     8.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     8.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.130 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.292    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     3.478 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     5.490    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.581 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       1.537     7.118    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X56Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y95         FDRE (Prop_fdre_C_Q)         0.337     7.455 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0]/Q
                         net (fo=1, routed)           0.285     7.740    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[0]
    SLICE_X56Y96         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.715     4.122    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X56Y96         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.622ns  (logic 0.337ns (54.139%)  route 0.285ns (45.861%))
  Logic Levels:           0  
  Clock Path Skew:        5.754ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.123ns
    Source Clock Delay      (SCD):    -1.631ns = ( 7.119 - 8.750 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.374ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.250ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                      8.750     8.750 r  
    H16                                               0.000     8.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     8.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.130 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.292    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     3.478 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     5.490    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.581 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       1.538     7.119    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X56Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y97         FDRE (Prop_fdre_C_Q)         0.337     7.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/Q
                         net (fo=1, routed)           0.285     7.741    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[1]
    SLICE_X56Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.716     4.123    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X56Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.657ns  (logic 0.337ns (51.262%)  route 0.320ns (48.738%))
  Logic Levels:           0  
  Clock Path Skew:        5.754ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.123ns
    Source Clock Delay      (SCD):    -1.631ns = ( 7.119 - 8.750 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.374ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.250ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                      8.750     8.750 r  
    H16                                               0.000     8.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     8.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.130 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.292    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     3.478 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     5.490    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.581 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       1.538     7.119    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X57Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y97         FDRE (Prop_fdre_C_Q)         0.337     7.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]/Q
                         net (fo=1, routed)           0.320     7.776    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[3]
    SLICE_X57Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.716     4.123    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X57Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.723ns  (logic 0.337ns (46.598%)  route 0.386ns (53.402%))
  Logic Levels:           0  
  Clock Path Skew:        5.753ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.059ns
    Source Clock Delay      (SCD):    -1.694ns = ( 7.056 - 8.750 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.374ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.250ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                      8.750     8.750 r  
    H16                                               0.000     8.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     8.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.130 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.292    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     3.478 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     5.490    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.581 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       1.475     7.056    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X49Y90         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y90         FDCE (Prop_fdce_C_Q)         0.337     7.393 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.386     7.779    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X46Y89         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.652     4.059    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X46Y89         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.664ns  (logic 0.385ns (57.943%)  route 0.279ns (42.057%))
  Logic Levels:           0  
  Clock Path Skew:        5.754ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.122ns
    Source Clock Delay      (SCD):    -1.632ns = ( 7.118 - 8.750 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.374ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.250ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                      8.750     8.750 r  
    H16                                               0.000     8.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     8.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.130 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.292    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     3.478 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     5.490    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.581 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       1.537     7.118    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X58Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y95         FDRE (Prop_fdre_C_Q)         0.385     7.503 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/Q
                         net (fo=1, routed)           0.279     7.782    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[2]
    SLICE_X58Y96         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.715     4.122    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X58Y96         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.755ns  (logic 0.367ns (48.631%)  route 0.388ns (51.370%))
  Logic Levels:           0  
  Clock Path Skew:        5.753ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.059ns
    Source Clock Delay      (SCD):    -1.694ns = ( 7.056 - 8.750 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.374ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.250ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                      8.750     8.750 r  
    H16                                               0.000     8.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     8.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.130 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.292    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     3.478 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     5.490    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.581 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       1.475     7.056    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X49Y90         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y90         FDCE (Prop_fdce_C_Q)         0.367     7.423 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.388     7.811    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X46Y89         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.652     4.059    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X46Y89         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.776ns  (logic 0.337ns (43.434%)  route 0.439ns (56.566%))
  Logic Levels:           0  
  Clock Path Skew:        5.752ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.049ns
    Source Clock Delay      (SCD):    -1.703ns = ( 7.047 - 8.750 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.374ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.250ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                      8.750     8.750 r  
    H16                                               0.000     8.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     8.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.130 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.292    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     3.478 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     5.490    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.581 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       1.466     7.047    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
    SLICE_X53Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDRE (Prop_fdre_C_Q)         0.337     7.384 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2]/Q
                         net (fo=1, routed)           0.439     7.823    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg[2]
    SLICE_X53Y96         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.642     4.049    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X53Y96         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.742ns  (logic 0.418ns (56.351%)  route 0.324ns (43.649%))
  Logic Levels:           0  
  Clock Path Skew:        5.754ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.120ns
    Source Clock Delay      (SCD):    -1.634ns = ( 7.116 - 8.750 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.374ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.250ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                      8.750     8.750 r  
    H16                                               0.000     8.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     8.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.130 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.292    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     3.478 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     5.490    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.581 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       1.535     7.116    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X54Y92         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y92         FDRE (Prop_fdre_C_Q)         0.418     7.534 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.324     7.858    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst
    SLICE_X55Y91         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.713     4.120    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X55Y91         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.747ns  (logic 0.337ns (45.125%)  route 0.410ns (54.875%))
  Logic Levels:           0  
  Clock Path Skew:        5.752ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.122ns
    Source Clock Delay      (SCD):    -1.630ns = ( 7.120 - 8.750 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.374ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.250ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                      8.750     8.750 r  
    H16                                               0.000     8.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     8.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.130 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.292    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     3.478 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     5.490    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.581 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       1.539     7.120    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X63Y92         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y92         FDCE (Prop_fdce_C_Q)         0.337     7.457 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.410     7.867    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X63Y90         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.715     4.122    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X63Y90         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out3_system_test_v3_clk_wiz_1_0
  To Clock:  spi_clk_buffered

Max Delay             3 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_test_v3_i/decoder_top_v3_0/inst/reset_n_iddr/C
                            (rising edge-triggered cell IDDR clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Destination:            system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_in_iddr/R
                            (recovery check against falling-edge clock spi_clk_buffered  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.383ns  (logic 0.686ns (12.745%)  route 4.697ns (87.255%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        4.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.594ns = ( 23.594 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.835ns = ( 7.915 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.374ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.250ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                      8.750     8.750 r  
    H16                                               0.000     8.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     8.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    10.201 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    11.486    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759     3.727 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206     5.933    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.034 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       1.881     7.915    system_test_v3_i/decoder_top_v3_0/inst/clk
    ILOGIC_X1Y85         IDDR                                         r  system_test_v3_i/decoder_top_v3_0/inst/reset_n_iddr/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y85         IDDR (Prop_iddr_C_Q2)        0.508     8.423 r  system_test_v3_i/decoder_top_v3_0/inst/reset_n_iddr/Q2
                         net (fo=8, routed)           2.573    10.996    system_test_v3_i/decoder_top_v3_0/inst/spi_interface/reset_n
    SLICE_X84Y34         LUT1 (Prop_lut1_I0_O)        0.178    11.174 f  system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_out_oddr_i_1/O
                         net (fo=110, routed)         2.124    13.298    system_test_v3_i/decoder_top_v3_0/inst/spi_interface/R0
    ILOGIC_X1Y66         IDDR                                         f  system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_in_iddr/R
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk_buffered fall edge)
                                                     20.000    20.000 f  
    U18                                               0.000    20.000 f  dec_spi_clk (IN)
                         net (fo=0)                   0.000    20.000    dec_spi_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.428    21.428 f  dec_spi_clk_IBUF_inst/O
                         net (fo=2, routed)           0.459    21.887    system_test_v3_i/decoder_top_v3_0/inst/spi_clk_ext
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.918    22.805 f  system_test_v3_i/decoder_top_v3_0/inst/spi_clk_bufr_inst/O
                         net (fo=5, routed)           0.789    23.594    system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_clk_iob
    ILOGIC_X1Y66         IDDR                                         f  system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_in_iddr/C

Slack:                    inf
  Source:                 system_test_v3_i/decoder_top_v3_0/inst/reset_n_iddr/C
                            (rising edge-triggered cell IDDR clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Destination:            system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_n_valid_reg/CLR
                            (recovery check against rising-edge clock spi_clk_buffered  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.487ns  (logic 0.686ns (15.289%)  route 3.801ns (84.711%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        4.545ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.710ns = ( 23.710 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.835ns = ( 7.915 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.374ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.250ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                      8.750     8.750 r  
    H16                                               0.000     8.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     8.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    10.201 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    11.486    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759     3.727 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206     5.933    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.034 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       1.881     7.915    system_test_v3_i/decoder_top_v3_0/inst/clk
    ILOGIC_X1Y85         IDDR                                         r  system_test_v3_i/decoder_top_v3_0/inst/reset_n_iddr/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y85         IDDR (Prop_iddr_C_Q2)        0.508     8.423 r  system_test_v3_i/decoder_top_v3_0/inst/reset_n_iddr/Q2
                         net (fo=8, routed)           2.573    10.996    system_test_v3_i/decoder_top_v3_0/inst/spi_interface/reset_n
    SLICE_X84Y34         LUT1 (Prop_lut1_I0_O)        0.178    11.174 f  system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_out_oddr_i_1/O
                         net (fo=110, routed)         1.228    12.402    system_test_v3_i/decoder_top_v3_0/inst/spi_interface/R0
    SLICE_X84Y50         FDCE                                         f  system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_n_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk_buffered fall edge)
                                                     20.000    20.000 f  
    U18                                               0.000    20.000 f  dec_spi_clk (IN)
                         net (fo=0)                   0.000    20.000    dec_spi_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.428    21.428 f  dec_spi_clk_IBUF_inst/O
                         net (fo=2, routed)           0.459    21.887    system_test_v3_i/decoder_top_v3_0/inst/spi_clk_ext
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.918    22.805 f  system_test_v3_i/decoder_top_v3_0/inst/spi_clk_bufr_inst/O
                         net (fo=5, routed)           0.905    23.710    system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_clk_iob
    SLICE_X84Y50         FDCE                                         r  system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_n_valid_reg/C  (IS_INVERTED)

Slack:                    inf
  Source:                 system_test_v3_i/decoder_top_v3_0/inst/reset_n_iddr/C
                            (rising edge-triggered cell IDDR clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Destination:            system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_p_valid_reg/CLR
                            (recovery check against rising-edge clock spi_clk_buffered  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.483ns  (logic 0.686ns (15.303%)  route 3.797ns (84.697%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        4.545ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.710ns
    Source Clock Delay      (SCD):    -0.835ns = ( 7.915 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.374ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.250ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                      8.750     8.750 r  
    H16                                               0.000     8.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     8.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    10.201 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    11.486    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759     3.727 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206     5.933    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.034 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       1.881     7.915    system_test_v3_i/decoder_top_v3_0/inst/clk
    ILOGIC_X1Y85         IDDR                                         r  system_test_v3_i/decoder_top_v3_0/inst/reset_n_iddr/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y85         IDDR (Prop_iddr_C_Q2)        0.508     8.423 r  system_test_v3_i/decoder_top_v3_0/inst/reset_n_iddr/Q2
                         net (fo=8, routed)           2.573    10.996    system_test_v3_i/decoder_top_v3_0/inst/spi_interface/reset_n
    SLICE_X84Y34         LUT1 (Prop_lut1_I0_O)        0.178    11.174 f  system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_out_oddr_i_1/O
                         net (fo=110, routed)         1.224    12.398    system_test_v3_i/decoder_top_v3_0/inst/spi_interface/R0
    SLICE_X85Y50         FDCE                                         f  system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_p_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk_buffered rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  dec_spi_clk (IN)
                         net (fo=0)                   0.000     0.000    dec_spi_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  dec_spi_clk_IBUF_inst/O
                         net (fo=2, routed)           0.459     1.887    system_test_v3_i/decoder_top_v3_0/inst/spi_clk_ext
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.918     2.805 r  system_test_v3_i/decoder_top_v3_0/inst/spi_clk_bufr_inst/O
                         net (fo=5, routed)           0.905     3.710    system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_clk_iob
    SLICE_X85Y50         FDCE                                         r  system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_p_valid_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_io_regs_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Destination:            system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_in_iddr/CE
                            (falling edge-triggered cell IDDR clocked by spi_clk_buffered  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.985ns  (logic 0.367ns (37.278%)  route 0.618ns (62.723%))
  Logic Levels:           0  
  Clock Path Skew:        5.430ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.941ns = ( 23.941 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.489ns = ( 7.261 - 8.750 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.374ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.250ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                      8.750     8.750 r  
    H16                                               0.000     8.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     8.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.130 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.292    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     3.478 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     5.490    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.581 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       1.680     7.261    system_test_v3_i/decoder_top_v3_0/inst/spi_interface/clk
    SLICE_X110Y65        FDRE                                         r  system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_io_regs_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y65        FDRE (Prop_fdre_C_Q)         0.367     7.628 r  system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_io_regs_en_reg/Q
                         net (fo=4, routed)           0.618     8.245    system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_io_regs_en
    ILOGIC_X1Y66         IDDR                                         r  system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_in_iddr/CE
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk_buffered fall edge)
                                                     20.000    20.000 f  
    U18                                               0.000    20.000 f  dec_spi_clk (IN)
                         net (fo=0)                   0.000    20.000    dec_spi_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.498    21.498 f  dec_spi_clk_IBUF_inst/O
                         net (fo=2, routed)           0.510    22.008    system_test_v3_i/decoder_top_v3_0/inst/spi_clk_ext
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.031    23.039 f  system_test_v3_i/decoder_top_v3_0/inst/spi_clk_bufr_inst/O
                         net (fo=5, routed)           0.901    23.941    system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_clk_iob
    ILOGIC_X1Y66         IDDR                                         f  system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_in_iddr/C

Slack:                    inf
  Source:                 system_test_v3_i/decoder_top_v3_0/inst/reset_n_iddr/C
                            (rising edge-triggered cell IDDR clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Destination:            system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_p_valid_reg/CLR
                            (removal check against rising-edge clock spi_clk_buffered  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.957ns  (logic 0.249ns (12.726%)  route 1.708ns (87.274%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.552ns
    Source Clock Delay      (SCD):    -0.606ns = ( 8.144 - 8.750 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.374ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.250ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                      8.750     8.750 r  
    H16                                               0.000     8.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     8.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     8.969 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     9.409    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613     6.796 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696     7.493    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     7.519 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       0.625     8.144    system_test_v3_i/decoder_top_v3_0/inst/clk
    ILOGIC_X1Y85         IDDR                                         r  system_test_v3_i/decoder_top_v3_0/inst/reset_n_iddr/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y85         IDDR (Prop_iddr_C_Q2)        0.179     8.323 r  system_test_v3_i/decoder_top_v3_0/inst/reset_n_iddr/Q2
                         net (fo=8, routed)           1.140     9.463    system_test_v3_i/decoder_top_v3_0/inst/spi_interface/reset_n
    SLICE_X84Y34         LUT1 (Prop_lut1_I0_O)        0.070     9.533 f  system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_out_oddr_i_1/O
                         net (fo=110, routed)         0.568    10.100    system_test_v3_i/decoder_top_v3_0/inst/spi_interface/R0
    SLICE_X85Y50         FDCE                                         f  system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_p_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk_buffered rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  dec_spi_clk (IN)
                         net (fo=0)                   0.000     0.000    dec_spi_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  dec_spi_clk_IBUF_inst/O
                         net (fo=2, routed)           0.311     0.765    system_test_v3_i/decoder_top_v3_0/inst/spi_clk_ext
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.431     1.196 r  system_test_v3_i/decoder_top_v3_0/inst/spi_clk_bufr_inst/O
                         net (fo=5, routed)           0.356     1.552    system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_clk_iob
    SLICE_X85Y50         FDCE                                         r  system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_p_valid_reg/C

Slack:                    inf
  Source:                 system_test_v3_i/decoder_top_v3_0/inst/reset_n_iddr/C
                            (rising edge-triggered cell IDDR clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Destination:            system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_n_valid_reg/CLR
                            (removal check against rising-edge clock spi_clk_buffered  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.961ns  (logic 0.249ns (12.697%)  route 1.712ns (87.303%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.552ns = ( 21.552 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.606ns = ( 8.144 - 8.750 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.374ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.250ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                      8.750     8.750 r  
    H16                                               0.000     8.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     8.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     8.969 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     9.409    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613     6.796 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696     7.493    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     7.519 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       0.625     8.144    system_test_v3_i/decoder_top_v3_0/inst/clk
    ILOGIC_X1Y85         IDDR                                         r  system_test_v3_i/decoder_top_v3_0/inst/reset_n_iddr/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y85         IDDR (Prop_iddr_C_Q2)        0.179     8.323 r  system_test_v3_i/decoder_top_v3_0/inst/reset_n_iddr/Q2
                         net (fo=8, routed)           1.140     9.463    system_test_v3_i/decoder_top_v3_0/inst/spi_interface/reset_n
    SLICE_X84Y34         LUT1 (Prop_lut1_I0_O)        0.070     9.533 f  system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_out_oddr_i_1/O
                         net (fo=110, routed)         0.572    10.105    system_test_v3_i/decoder_top_v3_0/inst/spi_interface/R0
    SLICE_X84Y50         FDCE                                         f  system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_n_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk_buffered fall edge)
                                                     20.000    20.000 f  
    U18                                               0.000    20.000 f  dec_spi_clk (IN)
                         net (fo=0)                   0.000    20.000    dec_spi_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454    20.454 f  dec_spi_clk_IBUF_inst/O
                         net (fo=2, routed)           0.311    20.765    system_test_v3_i/decoder_top_v3_0/inst/spi_clk_ext
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.431    21.196 f  system_test_v3_i/decoder_top_v3_0/inst/spi_clk_bufr_inst/O
                         net (fo=5, routed)           0.356    21.552    system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_clk_iob
    SLICE_X84Y50         FDCE                                         r  system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_n_valid_reg/C  (IS_INVERTED)

Slack:                    inf
  Source:                 system_test_v3_i/decoder_top_v3_0/inst/reset_n_iddr/C
                            (rising edge-triggered cell IDDR clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Destination:            system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_in_iddr/R
                            (removal check against falling-edge clock spi_clk_buffered  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.366ns  (logic 0.249ns (10.526%)  route 2.117ns (89.474%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 21.512 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.606ns = ( 8.144 - 8.750 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.374ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.250ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                      8.750     8.750 r  
    H16                                               0.000     8.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     8.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     8.969 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     9.409    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613     6.796 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696     7.493    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     7.519 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       0.625     8.144    system_test_v3_i/decoder_top_v3_0/inst/clk
    ILOGIC_X1Y85         IDDR                                         r  system_test_v3_i/decoder_top_v3_0/inst/reset_n_iddr/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y85         IDDR (Prop_iddr_C_Q2)        0.179     8.323 r  system_test_v3_i/decoder_top_v3_0/inst/reset_n_iddr/Q2
                         net (fo=8, routed)           1.140     9.463    system_test_v3_i/decoder_top_v3_0/inst/spi_interface/reset_n
    SLICE_X84Y34         LUT1 (Prop_lut1_I0_O)        0.070     9.533 f  system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_out_oddr_i_1/O
                         net (fo=110, routed)         0.977    10.509    system_test_v3_i/decoder_top_v3_0/inst/spi_interface/R0
    ILOGIC_X1Y66         IDDR                                         f  system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_in_iddr/R
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk_buffered fall edge)
                                                     20.000    20.000 f  
    U18                                               0.000    20.000 f  dec_spi_clk (IN)
                         net (fo=0)                   0.000    20.000    dec_spi_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454    20.454 f  dec_spi_clk_IBUF_inst/O
                         net (fo=2, routed)           0.311    20.765    system_test_v3_i/decoder_top_v3_0/inst/spi_clk_ext
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.431    21.196 f  system_test_v3_i/decoder_top_v3_0/inst/spi_clk_bufr_inst/O
                         net (fo=5, routed)           0.316    21.512    system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_clk_iob
    ILOGIC_X1Y66         IDDR                                         f  system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_in_iddr/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out3_system_test_v3_clk_wiz_1_0
  To Clock:  spi_clk_inv_buffered

Max Delay             1 Endpoint
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_test_v3_i/decoder_top_v3_0/inst/reset_n_iddr/C
                            (rising edge-triggered cell IDDR clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Destination:            system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_out_oddr/R
                            (recovery check against rising-edge clock spi_clk_inv_buffered  {rise@10.000ns fall@30.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.171ns  (logic 0.686ns (11.117%)  route 5.485ns (88.883%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        5.577ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.742ns = ( 14.742 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.835ns = ( 7.915 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.374ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.250ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                      8.750     8.750 r  
    H16                                               0.000     8.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     8.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    10.201 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    11.486    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759     3.727 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206     5.933    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.034 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       1.881     7.915    system_test_v3_i/decoder_top_v3_0/inst/clk
    ILOGIC_X1Y85         IDDR                                         r  system_test_v3_i/decoder_top_v3_0/inst/reset_n_iddr/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y85         IDDR (Prop_iddr_C_Q2)        0.508     8.423 f  system_test_v3_i/decoder_top_v3_0/inst/reset_n_iddr/Q2
                         net (fo=8, routed)           2.573    10.996    system_test_v3_i/decoder_top_v3_0/inst/spi_interface/reset_n
    SLICE_X84Y34         LUT1 (Prop_lut1_I0_O)        0.178    11.174 r  system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_out_oddr_i_1/O
                         net (fo=110, routed)         2.912    14.086    system_test_v3_i/decoder_top_v3_0/inst/spi_interface/R0
    OLOGIC_X1Y65         ODDR                                         r  system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_out_oddr/R
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk_inv_buffered rise edge)
                                                     10.000    10.000 f  
    U18                                               0.000    10.000 f  dec_spi_clk (IN)
                         net (fo=0)                   0.000    10.000    dec_spi_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.428    11.428 f  dec_spi_clk_IBUF_inst/O
                         net (fo=2, routed)           0.996    12.424    system_test_v3_i/decoder_top_v3_0/inst/spi_clk_ext
    SLICE_X113Y74        LUT1 (Prop_lut1_I0_O)        0.100    12.524 r  system_test_v3_i/decoder_top_v3_0/inst/spi_clk_inv_bufr_inst_i_1/O
                         net (fo=1, routed)           0.511    13.034    system_test_v3_i/decoder_top_v3_0/inst/I0
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    13.952 r  system_test_v3_i/decoder_top_v3_0/inst/spi_clk_inv_bufr_inst/O
                         net (fo=1, routed)           0.789    14.742    system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_clk_inv_iob
    OLOGIC_X1Y65         ODDR                                         r  system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_out_oddr/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_io_regs_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Destination:            system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_out_oddr/CE
                            (falling edge-triggered cell ODDR clocked by spi_clk_inv_buffered  {rise@10.000ns fall@30.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.855ns  (logic 0.367ns (42.941%)  route 0.488ns (57.059%))
  Logic Levels:           0  
  Clock Path Skew:        6.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.315ns = ( 35.315 - 30.000 ) 
    Source Clock Delay      (SCD):    -1.489ns = ( 7.261 - 8.750 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.374ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.250ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                      8.750     8.750 r  
    H16                                               0.000     8.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     8.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.130 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.292    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     3.478 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     5.490    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.581 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       1.680     7.261    system_test_v3_i/decoder_top_v3_0/inst/spi_interface/clk
    SLICE_X110Y65        FDRE                                         r  system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_io_regs_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y65        FDRE (Prop_fdre_C_Q)         0.367     7.628 r  system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_io_regs_en_reg/Q
                         net (fo=4, routed)           0.488     8.116    system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_io_regs_en
    OLOGIC_X1Y65         ODDR                                         r  system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_out_oddr/CE
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk_inv_buffered fall edge)
                                                     30.000    30.000 r  
    U18                                               0.000    30.000 r  dec_spi_clk (IN)
                         net (fo=0)                   0.000    30.000    dec_spi_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.498    31.498 r  dec_spi_clk_IBUF_inst/O
                         net (fo=2, routed)           1.175    32.673    system_test_v3_i/decoder_top_v3_0/inst/spi_clk_ext
    SLICE_X113Y74        LUT1 (Prop_lut1_I0_O)        0.124    32.797 f  system_test_v3_i/decoder_top_v3_0/inst/spi_clk_inv_bufr_inst_i_1/O
                         net (fo=1, routed)           0.586    33.383    system_test_v3_i/decoder_top_v3_0/inst/I0
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031    34.414 f  system_test_v3_i/decoder_top_v3_0/inst/spi_clk_inv_bufr_inst/O
                         net (fo=1, routed)           0.901    35.315    system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_clk_inv_iob
    OLOGIC_X1Y65         ODDR                                         f  system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_out_oddr/C

Slack:                    inf
  Source:                 system_test_v3_i/decoder_top_v3_0/inst/spi_interface/distru_p_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Destination:            system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_out_oddr/D1
                            (rising edge-triggered cell ODDR clocked by spi_clk_inv_buffered  {rise@10.000ns fall@30.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.202ns  (logic 0.367ns (30.538%)  route 0.835ns (69.462%))
  Logic Levels:           0  
  Clock Path Skew:        6.781ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.315ns = ( 15.315 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.465ns = ( 7.285 - 8.750 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.374ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.250ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                      8.750     8.750 r  
    H16                                               0.000     8.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     8.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.130 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.292    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     3.478 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     5.490    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.581 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       1.703     7.285    system_test_v3_i/decoder_top_v3_0/inst/spi_interface/clk
    SLICE_X113Y48        FDRE                                         r  system_test_v3_i/decoder_top_v3_0/inst/spi_interface/distru_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y48        FDRE (Prop_fdre_C_Q)         0.367     7.652 r  system_test_v3_i/decoder_top_v3_0/inst/spi_interface/distru_p_reg/Q
                         net (fo=4, routed)           0.835     8.486    system_test_v3_i/decoder_top_v3_0/inst/spi_interface/distru_p
    OLOGIC_X1Y65         ODDR                                         r  system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_out_oddr/D1
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk_inv_buffered rise edge)
                                                     10.000    10.000 f  
    U18                                               0.000    10.000 f  dec_spi_clk (IN)
                         net (fo=0)                   0.000    10.000    dec_spi_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.498    11.498 f  dec_spi_clk_IBUF_inst/O
                         net (fo=2, routed)           1.175    12.673    system_test_v3_i/decoder_top_v3_0/inst/spi_clk_ext
    SLICE_X113Y74        LUT1 (Prop_lut1_I0_O)        0.124    12.797 r  system_test_v3_i/decoder_top_v3_0/inst/spi_clk_inv_bufr_inst_i_1/O
                         net (fo=1, routed)           0.586    13.383    system_test_v3_i/decoder_top_v3_0/inst/I0
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031    14.414 r  system_test_v3_i/decoder_top_v3_0/inst/spi_clk_inv_bufr_inst/O
                         net (fo=1, routed)           0.901    15.315    system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_clk_inv_iob
    OLOGIC_X1Y65         ODDR                                         r  system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_out_oddr/C

Slack:                    inf
  Source:                 system_test_v3_i/decoder_top_v3_0/inst/spi_interface/distru_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Destination:            system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_out_oddr/D2
                            (falling edge-triggered cell ODDR clocked by spi_clk_inv_buffered  {rise@10.000ns fall@30.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.203ns  (logic 0.367ns (30.512%)  route 0.836ns (69.488%))
  Logic Levels:           0  
  Clock Path Skew:        6.781ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.315ns = ( 35.315 - 30.000 ) 
    Source Clock Delay      (SCD):    -1.465ns = ( 7.285 - 8.750 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.374ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.250ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                      8.750     8.750 r  
    H16                                               0.000     8.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     8.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.130 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.292    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     3.478 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     5.490    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.581 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       1.703     7.285    system_test_v3_i/decoder_top_v3_0/inst/spi_interface/clk
    SLICE_X113Y48        FDRE                                         r  system_test_v3_i/decoder_top_v3_0/inst/spi_interface/distru_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y48        FDRE (Prop_fdre_C_Q)         0.367     7.652 r  system_test_v3_i/decoder_top_v3_0/inst/spi_interface/distru_n_reg/Q
                         net (fo=4, routed)           0.836     8.487    system_test_v3_i/decoder_top_v3_0/inst/spi_interface/distru_n
    OLOGIC_X1Y65         ODDR                                         r  system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_out_oddr/D2
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk_inv_buffered fall edge)
                                                     30.000    30.000 r  
    U18                                               0.000    30.000 r  dec_spi_clk (IN)
                         net (fo=0)                   0.000    30.000    dec_spi_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.498    31.498 r  dec_spi_clk_IBUF_inst/O
                         net (fo=2, routed)           1.175    32.673    system_test_v3_i/decoder_top_v3_0/inst/spi_clk_ext
    SLICE_X113Y74        LUT1 (Prop_lut1_I0_O)        0.124    32.797 f  system_test_v3_i/decoder_top_v3_0/inst/spi_clk_inv_bufr_inst_i_1/O
                         net (fo=1, routed)           0.586    33.383    system_test_v3_i/decoder_top_v3_0/inst/I0
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031    34.414 f  system_test_v3_i/decoder_top_v3_0/inst/spi_clk_inv_bufr_inst/O
                         net (fo=1, routed)           0.901    35.315    system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_clk_inv_iob
    OLOGIC_X1Y65         ODDR                                         f  system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_out_oddr/C

Slack:                    inf
  Source:                 system_test_v3_i/decoder_top_v3_0/inst/reset_n_iddr/C
                            (rising edge-triggered cell IDDR clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Destination:            system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_out_oddr/R
                            (removal check against rising-edge clock spi_clk_inv_buffered  {rise@10.000ns fall@30.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.798ns  (logic 0.249ns (8.900%)  route 2.549ns (91.100%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.699ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.093ns = ( 12.093 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.606ns = ( 8.144 - 8.750 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.374ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.250ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                      8.750     8.750 r  
    H16                                               0.000     8.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     8.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     8.969 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     9.409    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613     6.796 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696     7.493    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     7.519 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       0.625     8.144    system_test_v3_i/decoder_top_v3_0/inst/clk
    ILOGIC_X1Y85         IDDR                                         r  system_test_v3_i/decoder_top_v3_0/inst/reset_n_iddr/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y85         IDDR (Prop_iddr_C_Q2)        0.179     8.323 f  system_test_v3_i/decoder_top_v3_0/inst/reset_n_iddr/Q2
                         net (fo=8, routed)           1.140     9.463    system_test_v3_i/decoder_top_v3_0/inst/spi_interface/reset_n
    SLICE_X84Y34         LUT1 (Prop_lut1_I0_O)        0.070     9.533 r  system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_out_oddr_i_1/O
                         net (fo=110, routed)         1.409    10.941    system_test_v3_i/decoder_top_v3_0/inst/spi_interface/R0
    OLOGIC_X1Y65         ODDR                                         r  system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_out_oddr/R
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk_inv_buffered rise edge)
                                                     10.000    10.000 f  
    U18                                               0.000    10.000 f  dec_spi_clk (IN)
                         net (fo=0)                   0.000    10.000    dec_spi_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454    10.454 f  dec_spi_clk_IBUF_inst/O
                         net (fo=2, routed)           0.547    11.001    system_test_v3_i/decoder_top_v3_0/inst/spi_clk_ext
    SLICE_X113Y74        LUT1 (Prop_lut1_I0_O)        0.056    11.057 r  system_test_v3_i/decoder_top_v3_0/inst/spi_clk_inv_bufr_inst_i_1/O
                         net (fo=1, routed)           0.289    11.346    system_test_v3_i/decoder_top_v3_0/inst/I0
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431    11.777 r  system_test_v3_i/decoder_top_v3_0/inst/spi_clk_inv_bufr_inst/O
                         net (fo=1, routed)           0.316    12.093    system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_clk_inv_iob
    OLOGIC_X1Y65         ODDR                                         r  system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_out_oddr/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_system_test_v3_clk_wiz_1_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by clk_out1_system_test_v3_clk_wiz_1_0  {rise@2.083ns fall@12.083ns period=20.000ns})
  Destination:            axi_spi_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.026ns  (logic 4.025ns (99.975%)  route 0.001ns (0.025%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.388ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_test_v3_clk_wiz_1_0 fall edge)
                                                     12.083    12.083 f  
    H16                                               0.000    12.083 f  dec_sys_clk (IN)
                         net (fo=0)                   0.000    12.083    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    13.534 f  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    14.819    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759     7.060 f  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     9.266    system_test_v3_i/clk_wiz_1/inst/clk_out1_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     9.367 f  system_test_v3_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1, routed)           1.881    11.248    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_0
    OLOGIC_X1Y64         ODDR                                         f  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y64         ODDR (Prop_oddr_C_Q)         0.472    11.720 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/ODDR_inst/Q
                         net (fo=1, routed)           0.001    11.721    axi_spi_clk_OBUF
    V16                  OBUF (Prop_obuf_I_O)         3.553    15.274 r  axi_spi_clk_OBUF_inst/O
                         net (fo=0)                   0.000    15.274    axi_spi_clk
    V16                                                               r  axi_spi_clk (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by clk_out1_system_test_v3_clk_wiz_1_0  {rise@2.083ns fall@12.083ns period=20.000ns})
  Destination:            axi_spi_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.432ns  (logic 1.431ns (99.930%)  route 0.001ns (0.070%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.388ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_test_v3_clk_wiz_1_0 rise edge)
                                                      2.083     2.083 r  
    H16                                               0.000     2.083 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     2.083    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     2.302 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     2.742    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613     0.130 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     0.826    system_test_v3_i/clk_wiz_1/inst/clk_out1_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.852 r  system_test_v3_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1, routed)           0.625     1.477    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_0
    OLOGIC_X1Y64         ODDR                                         r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y64         ODDR (Prop_oddr_C_Q)         0.177     1.654 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.655    axi_spi_clk_OBUF
    V16                  OBUF (Prop_obuf_I_O)         1.254     2.909 r  axi_spi_clk_OBUF_inst/O
                         net (fo=0)                   0.000     2.909    axi_spi_clk
    V16                                                               r  axi_spi_clk (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out3_system_test_v3_clk_wiz_1_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_test_v3_i/decoder_top_v3_0/inst/reset_n_iddr/C
                            (rising edge-triggered cell IDDR clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Destination:            dec_spi_miso
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.690ns  (logic 5.204ns (48.684%)  route 5.486ns (51.316%))
  Logic Levels:           3  (LUT1=1 OBUFT=1 ODDR=1)
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                      8.750     8.750 r  
    H16                                               0.000     8.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     8.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    10.201 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    11.486    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759     3.727 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206     5.933    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.034 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       1.881     7.915    system_test_v3_i/decoder_top_v3_0/inst/clk
    ILOGIC_X1Y85         IDDR                                         r  system_test_v3_i/decoder_top_v3_0/inst/reset_n_iddr/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y85         IDDR (Prop_iddr_C_Q2)        0.508     8.423 f  system_test_v3_i/decoder_top_v3_0/inst/reset_n_iddr/Q2
                         net (fo=8, routed)           2.573    10.996    system_test_v3_i/decoder_top_v3_0/inst/spi_interface/reset_n
    SLICE_X84Y34         LUT1 (Prop_lut1_I0_O)        0.178    11.174 r  system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_out_oddr_i_1/O
                         net (fo=110, routed)         2.912    14.086    system_test_v3_i/decoder_top_v3_0/inst/spi_interface/R0
    OLOGIC_X1Y65         ODDR (SetClr_oddr_R_Q)       0.945    15.031 f  system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_out_oddr/Q
                         net (fo=1, routed)           0.001    15.032    system_test_v3_i/decoder_top_v3_0/inst/spi_miso_buffered
    Y19                  OBUFT (Prop_obuft_I_O)       3.573    18.605 f  system_test_v3_i/decoder_top_v3_0/inst/spi_miso_obuf_inst/O
                         net (fo=0)                   0.000    18.605    dec_spi_miso
    Y19                                                               f  dec_spi_miso (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_test_v3_i/decoder_top_v3_0/inst/reset_n_iddr/C
                            (rising edge-triggered cell IDDR clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Destination:            dec_spi_miso
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.373ns  (logic 1.824ns (41.701%)  route 2.550ns (58.299%))
  Logic Levels:           3  (LUT1=1 OBUFT=1 ODDR=1)
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_test_v3_clk_wiz_1_0 rise edge)
                                                      8.750     8.750 r  
    H16                                               0.000     8.750 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     8.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     8.969 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     9.409    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613     6.796 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696     7.493    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     7.519 r  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       0.625     8.144    system_test_v3_i/decoder_top_v3_0/inst/clk
    ILOGIC_X1Y85         IDDR                                         r  system_test_v3_i/decoder_top_v3_0/inst/reset_n_iddr/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y85         IDDR (Prop_iddr_C_Q2)        0.179     8.323 f  system_test_v3_i/decoder_top_v3_0/inst/reset_n_iddr/Q2
                         net (fo=8, routed)           1.140     9.463    system_test_v3_i/decoder_top_v3_0/inst/spi_interface/reset_n
    SLICE_X84Y34         LUT1 (Prop_lut1_I0_O)        0.070     9.533 r  system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_out_oddr_i_1/O
                         net (fo=110, routed)         1.409    10.941    system_test_v3_i/decoder_top_v3_0/inst/spi_interface/R0
    OLOGIC_X1Y65         ODDR (SetClr_oddr_R_Q)       0.301    11.242 f  system_test_v3_i/decoder_top_v3_0/inst/spi_interface/spi_out_oddr/Q
                         net (fo=1, routed)           0.001    11.243    system_test_v3_i/decoder_top_v3_0/inst/spi_miso_buffered
    Y19                  OBUFT (Prop_obuft_I_O)       1.274    12.517 f  system_test_v3_i/decoder_top_v3_0/inst/spi_miso_obuf_inst/O
                         net (fo=0)                   0.000    12.517    dec_spi_miso
    Y19                                                               f  dec_spi_miso (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_system_test_v3_clk_wiz_1_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_system_test_v3_clk_wiz_1_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.287ns  (logic 0.101ns (2.356%)  route 4.186ns (97.644%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.337ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_system_test_v3_clk_wiz_1_0 fall edge)
                                                     20.000    20.000 f  
    H16                                               0.000    20.000 f  dec_sys_clk (IN)
                         net (fo=0)                   0.000    20.000    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 f  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.759    14.977 f  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.206    17.183    system_test_v3_i/clk_wiz_1/inst/clkfbout_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101    17.284 f  system_test_v3_i/clk_wiz_1/inst/clkf_buf/O
                         net (fo=1, routed)           1.980    19.264    system_test_v3_i/clk_wiz_1/inst/clkfbout_buf_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_system_test_v3_clk_wiz_1_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.873ns  (logic 0.091ns (2.349%)  route 3.782ns (97.651%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.337ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_system_test_v3_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.814    -5.272 r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.012    -3.260    system_test_v3_i/clk_wiz_1/inst/clkfbout_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  system_test_v3_i/clk_wiz_1/inst/clkf_buf/O
                         net (fo=1, routed)           1.770    -1.399    system_test_v3_i/clk_wiz_1/inst/clkfbout_buf_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.575ns  (logic 0.478ns (10.448%)  route 4.097ns (89.552%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           2.912     2.912    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_locked
    SLICE_X38Y90         LUT4 (Prop_lut4_I2_O)        0.150     3.062 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/busy_INST_0/O
                         net (fo=1, routed)           1.185     4.247    system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/busy
    SLICE_X33Y96         LUT6 (Prop_lut6_I0_O)        0.328     4.575 r  system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0[31]_i_1/O
                         net (fo=1, routed)           0.000     4.575    system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0
    SLICE_X33Y96         FDRE                                         r  system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_test_v3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    system_test_v3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  system_test_v3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         1.479     2.658    system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/S_AXI_ACLK
    SLICE_X33Y96         FDRE                                         r  system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.801ns  (logic 0.155ns (8.607%)  route 1.646ns (91.393%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           1.197     1.197    system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_locked
    SLICE_X38Y90         LUT4 (Prop_lut4_I2_O)        0.044     1.241 r  system_test_v3_i/axi_spi_interface_0/inst/spi_driver_i/busy_INST_0/O
                         net (fo=1, routed)           0.449     1.690    system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/busy
    SLICE_X33Y96         LUT6 (Prop_lut6_I0_O)        0.111     1.801 r  system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0[31]_i_1/O
                         net (fo=1, routed)           0.000     1.801    system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0
    SLICE_X33Y96         FDRE                                         r  system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_test_v3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_test_v3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_test_v3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         0.825     1.191    system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/S_AXI_ACLK
    SLICE_X33Y96         FDRE                                         r  system_test_v3_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out3_system_test_v3_clk_wiz_1_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dec_reset_n
                            (input port)
  Destination:            system_test_v3_i/decoder_top_v3_0/inst/reset_n_iddr/D
                            (rising edge-triggered cell IDDR clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.567ns  (logic 1.567ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.511ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 2.239 - 3.750 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y17                                               0.000     0.000 r  dec_reset_n (IN)
                         net (fo=0)                   0.000     0.000    dec_reset_n
    Y17                  IBUF (Prop_ibuf_I_O)         1.567     1.567 r  dec_reset_n_IBUF_inst/O
                         net (fo=1, routed)           0.000     1.567    system_test_v3_i/decoder_top_v3_0/inst/reset_n
    ILOGIC_X1Y85         IDDR                                         r  system_test_v3_i/decoder_top_v3_0/inst/reset_n_iddr/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_test_v3_clk_wiz_1_0 fall edge)
                                                      3.750     3.750 f  
    H16                                               0.000     3.750 f  dec_sys_clk (IN)
                         net (fo=0)                   0.000     3.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.130 f  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.292    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    -1.522 f  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     0.490    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.581 f  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       1.658     2.239    system_test_v3_i/decoder_top_v3_0/inst/clk
    ILOGIC_X1Y85         IDDR                                         f  system_test_v3_i/decoder_top_v3_0/inst/reset_n_iddr/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dec_reset_n
                            (input port)
  Destination:            system_test_v3_i/decoder_top_v3_0/inst/reset_n_iddr/D
                            (rising edge-triggered cell IDDR clocked by clk_out3_system_test_v3_clk_wiz_1_0  {rise@-1.250ns fall@3.750ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.334ns  (logic 0.334ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.842ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns = ( 2.908 - 3.750 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y17                                               0.000     0.000 r  dec_reset_n (IN)
                         net (fo=0)                   0.000     0.000    dec_reset_n
    Y17                  IBUF (Prop_ibuf_I_O)         0.334     0.334 r  dec_reset_n_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.334    system_test_v3_i/decoder_top_v3_0/inst/reset_n
    ILOGIC_X1Y85         IDDR                                         r  system_test_v3_i/decoder_top_v3_0/inst/reset_n_iddr/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_test_v3_clk_wiz_1_0 fall edge)
                                                      3.750     3.750 f  
    H16                                               0.000     3.750 f  dec_sys_clk (IN)
                         net (fo=0)                   0.000     3.750    system_test_v3_i/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     4.156 f  system_test_v3_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     4.636    system_test_v3_i/clk_wiz_1/inst/clk_in1_system_test_v3_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407     1.229 f  system_test_v3_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752     1.981    system_test_v3_i/clk_wiz_1/inst/clk_out3_system_test_v3_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.010 f  system_test_v3_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12162, routed)       0.898     2.908    system_test_v3_i/decoder_top_v3_0/inst/clk
    ILOGIC_X1Y85         IDDR                                         f  system_test_v3_i/decoder_top_v3_0/inst/reset_n_iddr/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Max Delay           257 Endpoints
Min Delay           257 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[20]/D
                            (rising edge-triggered cell FDSE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.608ns  (logic 0.248ns (4.422%)  route 5.360ns (95.578%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          3.288     3.288    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X46Y105        LUT5 (Prop_lut5_I0_O)        0.124     3.412 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en_INST_0/O
                         net (fo=35, routed)          2.072     5.484    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid_en_int
    SLICE_X45Y108        LUT4 (Prop_lut4_I1_O)        0.124     5.608 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[20]_i_1/O
                         net (fo=1, routed)           0.000     5.608    dbg_hub/inst/BSCANID.u_xsdbm_id/p_2_in[20]
    SLICE_X45Y108        FDSE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994     1.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.654     3.739    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X45Y108        FDSE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[20]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.478ns  (logic 0.372ns (6.791%)  route 5.106ns (93.209%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          2.740     2.740    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X48Y102        LUT5 (Prop_lut5_I4_O)        0.124     2.864 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.096     3.960    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X52Y98         LUT4 (Prop_lut4_I1_O)        0.124     4.084 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.638     4.722    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X52Y97         LUT5 (Prop_lut5_I4_O)        0.124     4.846 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.631     5.478    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X51Y94         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994     1.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.469     3.554    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X51Y94         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.478ns  (logic 0.372ns (6.791%)  route 5.106ns (93.209%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          2.740     2.740    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X48Y102        LUT5 (Prop_lut5_I4_O)        0.124     2.864 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.096     3.960    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X52Y98         LUT4 (Prop_lut4_I1_O)        0.124     4.084 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.638     4.722    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X52Y97         LUT5 (Prop_lut5_I4_O)        0.124     4.846 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.631     5.478    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X51Y94         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994     1.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.469     3.554    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X51Y94         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.478ns  (logic 0.372ns (6.791%)  route 5.106ns (93.209%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          2.740     2.740    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X48Y102        LUT5 (Prop_lut5_I4_O)        0.124     2.864 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.096     3.960    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X52Y98         LUT4 (Prop_lut4_I1_O)        0.124     4.084 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.638     4.722    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X52Y97         LUT5 (Prop_lut5_I4_O)        0.124     4.846 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.631     5.478    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X51Y94         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994     1.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.469     3.554    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X51Y94         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.478ns  (logic 0.372ns (6.791%)  route 5.106ns (93.209%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          2.740     2.740    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X48Y102        LUT5 (Prop_lut5_I4_O)        0.124     2.864 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.096     3.960    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X52Y98         LUT4 (Prop_lut4_I1_O)        0.124     4.084 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.638     4.722    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X52Y97         LUT5 (Prop_lut5_I4_O)        0.124     4.846 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.631     5.478    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X51Y94         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994     1.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.469     3.554    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X51Y94         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.478ns  (logic 0.372ns (6.791%)  route 5.106ns (93.209%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          2.740     2.740    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X48Y102        LUT5 (Prop_lut5_I4_O)        0.124     2.864 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.096     3.960    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X52Y98         LUT4 (Prop_lut4_I1_O)        0.124     4.084 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.638     4.722    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X52Y97         LUT5 (Prop_lut5_I4_O)        0.124     4.846 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.631     5.478    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X51Y94         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994     1.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.469     3.554    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X51Y94         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.478ns  (logic 0.372ns (6.791%)  route 5.106ns (93.209%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          2.740     2.740    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X48Y102        LUT5 (Prop_lut5_I4_O)        0.124     2.864 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.096     3.960    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X52Y98         LUT4 (Prop_lut4_I1_O)        0.124     4.084 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.638     4.722    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X52Y97         LUT5 (Prop_lut5_I4_O)        0.124     4.846 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.631     5.478    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X51Y94         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994     1.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.469     3.554    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X51Y94         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.329ns  (logic 0.248ns (4.654%)  route 5.081ns (95.346%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          3.288     3.288    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X46Y105        LUT5 (Prop_lut5_I0_O)        0.124     3.412 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en_INST_0/O
                         net (fo=35, routed)          1.793     5.205    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid_en_int
    SLICE_X46Y107        LUT4 (Prop_lut4_I2_O)        0.124     5.329 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[25]_i_1/O
                         net (fo=1, routed)           0.000     5.329    dbg_hub/inst/BSCANID.u_xsdbm_id/p_2_in[25]
    SLICE_X46Y107        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994     1.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.654     3.739    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X46Y107        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[25]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.319ns  (logic 0.248ns (4.663%)  route 5.071ns (95.337%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          3.288     3.288    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X46Y105        LUT5 (Prop_lut5_I0_O)        0.124     3.412 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en_INST_0/O
                         net (fo=35, routed)          1.783     5.195    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid_en_int
    SLICE_X46Y107        LUT4 (Prop_lut4_I2_O)        0.124     5.319 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[29]_i_1/O
                         net (fo=1, routed)           0.000     5.319    dbg_hub/inst/BSCANID.u_xsdbm_id/p_2_in[29]
    SLICE_X46Y107        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994     1.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.654     3.739    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X46Y107        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[29]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.251ns  (logic 0.248ns (4.723%)  route 5.003ns (95.277%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          3.288     3.288    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X46Y105        LUT5 (Prop_lut5_I0_O)        0.124     3.412 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en_INST_0/O
                         net (fo=35, routed)          1.715     5.127    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid_en_int
    SLICE_X45Y108        LUT4 (Prop_lut4_I2_O)        0.124     5.251 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[21]_i_1/O
                         net (fo=1, routed)           0.000     5.251    dbg_hub/inst/BSCANID.u_xsdbm_id/p_2_in[21]
    SLICE_X45Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994     1.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.654     3.739    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X45Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[21]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.945ns  (logic 0.000ns (0.000%)  route 0.945ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.945     0.945    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/out
    SLICE_X51Y99         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.823     2.012    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/m_bscan_tck[0]
    SLICE_X51Y99         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.991ns  (logic 0.045ns (4.543%)  route 0.946ns (95.457%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
                         net (fo=35, routed)          0.946     0.946    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_capture
    SLICE_X46Y103        LUT5 (Prop_lut5_I1_O)        0.045     0.991 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.991    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[2]_i_1_n_0
    SLICE_X46Y103        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.912     2.101    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X46Y103        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.020ns  (logic 0.045ns (4.412%)  route 0.975ns (95.588%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=4, routed)           0.975     0.975    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_reg_0
    SLICE_X50Y98         LUT3 (Prop_lut3_I1_O)        0.045     1.020 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_i_1/O
                         net (fo=1, routed)           0.000     1.020    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_i_1_n_0
    SLICE_X50Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.823     2.012    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/m_bscan_tck[0]
    SLICE_X50Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_reg/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.053ns  (logic 0.000ns (0.000%)  route 1.053ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                         net (fo=8, routed)           1.053     1.053    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_sel
    SLICE_X47Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.913     2.102    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X47Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.053ns  (logic 0.000ns (0.000%)  route 1.053ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                         net (fo=8, routed)           1.053     1.053    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_sel
    SLICE_X47Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.913     2.102    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X47Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.053ns  (logic 0.000ns (0.000%)  route 1.053ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                         net (fo=8, routed)           1.053     1.053    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_sel
    SLICE_X47Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.913     2.102    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X47Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.053ns  (logic 0.000ns (0.000%)  route 1.053ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                         net (fo=8, routed)           1.053     1.053    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_sel
    SLICE_X47Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.913     2.102    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X47Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.110ns  (logic 0.045ns (4.053%)  route 1.065ns (95.947%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
                         net (fo=35, routed)          1.065     1.065    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_capture
    SLICE_X46Y104        LUT5 (Prop_lut5_I1_O)        0.045     1.110 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.110    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[4]_i_1_n_0
    SLICE_X46Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.912     2.101    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X46Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[4]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.110ns  (logic 0.045ns (4.053%)  route 1.065ns (95.947%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
                         net (fo=35, routed)          1.065     1.065    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_capture
    SLICE_X46Y104        LUT5 (Prop_lut5_I1_O)        0.045     1.110 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.110    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[5]_i_1_n_0
    SLICE_X46Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.912     2.101    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X46Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[5]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/count_flag_reg/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.130ns  (logic 0.000ns (0.000%)  route 1.130ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          1.130     1.130    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
    SLICE_X50Y106        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/count_flag_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.908     2.097    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y106        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/count_flag_reg/C





