Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Wed Dec 19 02:31:18 2018
| Host         : travis-job-e576256e-e36f-4ec5-8a1c-ff449b71884d running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
---------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: soc_dna_cnt_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 27 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 52 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.385        0.000                      0                12734        0.032        0.000                      0                12732        0.264        0.000                       0                  4158  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                ------------         ----------      --------------
clk100               {0.000 5.000}        10.000          100.000         
  soc_eth_clk        {0.000 20.000}       40.000          25.000          
  soc_pll_clk200     {0.000 2.500}        5.000           200.000         
  soc_pll_fb         {0.000 5.000}        10.000          100.000         
  soc_pll_sys        {0.000 5.000}        10.000          100.000         
  soc_pll_sys4x      {0.000 1.250}        2.500           400.000         
  soc_pll_sys4x_dqs  {0.625 1.875}        2.500           400.000         
sys_clk              {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                                 3.000        0.000                       0                     2  
  soc_eth_clk                                                                                                                                                         37.845        0.000                       0                     1  
  soc_pll_clk200           2.794        0.000                      0                   13        0.255        0.000                      0                   13        0.264        0.000                       0                    10  
  soc_pll_fb                                                                                                                                                           8.751        0.000                       0                     2  
  soc_pll_sys                                                                                                                                                          7.845        0.000                       0                     2  
  soc_pll_sys4x                                                                                                                                                        0.345        0.000                       0                    77  
  soc_pll_sys4x_dqs                                                                                                                                                    0.345        0.000                       0                     4  
sys_clk                    0.385        0.000                      0                12719        0.032        0.000                      0                12719        3.750        0.000                       0                  4060  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock      To Clock            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------      --------            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
                soc_pll_clk200        3.641        0.000                      0                    1                                                                        
                sys_clk               2.362        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFR/I            n/a            1.666         10.000      8.334      BUFR_X1Y5       BUFR/I
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  soc_eth_clk
  To Clock:  soc_eth_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_eth_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { BUFR/O }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         40.000      37.845     BUFGCTRL_X0Y20  BUFG_6/I



---------------------------------------------------------------------------------------------------
From Clock:  soc_pll_clk200
  To Clock:  soc_pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        2.794ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.255ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.794ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_pll_clk200 rise@5.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.430ns  (logic 0.478ns (33.423%)  route 0.952ns (66.577%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.862ns = ( 10.862 - 5.000 ) 
    Source Clock Delay      (SCD):    6.215ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.633     6.215    clk200_clk
    SLICE_X64Y34         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y34         FDPE (Prop_fdpe_C_Q)         0.478     6.693 r  FDPE_3/Q
                         net (fo=5, routed)           0.952     7.645    clk200_rst
    SLICE_X64Y31         FDSE                                         r  soc_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.512    10.862    clk200_clk
    SLICE_X64Y31         FDSE                                         r  soc_reset_counter_reg[0]/C
                         clock pessimism              0.325    11.187    
                         clock uncertainty           -0.053    11.134    
    SLICE_X64Y31         FDSE (Setup_fdse_C_S)       -0.695    10.439    soc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.439    
                         arrival time                          -7.645    
  -------------------------------------------------------------------
                         slack                                  2.794    

Slack (MET) :             2.794ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_pll_clk200 rise@5.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.430ns  (logic 0.478ns (33.423%)  route 0.952ns (66.577%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.862ns = ( 10.862 - 5.000 ) 
    Source Clock Delay      (SCD):    6.215ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.633     6.215    clk200_clk
    SLICE_X64Y34         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y34         FDPE (Prop_fdpe_C_Q)         0.478     6.693 r  FDPE_3/Q
                         net (fo=5, routed)           0.952     7.645    clk200_rst
    SLICE_X64Y31         FDSE                                         r  soc_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.512    10.862    clk200_clk
    SLICE_X64Y31         FDSE                                         r  soc_reset_counter_reg[1]/C
                         clock pessimism              0.325    11.187    
                         clock uncertainty           -0.053    11.134    
    SLICE_X64Y31         FDSE (Setup_fdse_C_S)       -0.695    10.439    soc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.439    
                         arrival time                          -7.645    
  -------------------------------------------------------------------
                         slack                                  2.794    

Slack (MET) :             2.794ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_pll_clk200 rise@5.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.430ns  (logic 0.478ns (33.423%)  route 0.952ns (66.577%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.862ns = ( 10.862 - 5.000 ) 
    Source Clock Delay      (SCD):    6.215ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.633     6.215    clk200_clk
    SLICE_X64Y34         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y34         FDPE (Prop_fdpe_C_Q)         0.478     6.693 r  FDPE_3/Q
                         net (fo=5, routed)           0.952     7.645    clk200_rst
    SLICE_X64Y31         FDSE                                         r  soc_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.512    10.862    clk200_clk
    SLICE_X64Y31         FDSE                                         r  soc_reset_counter_reg[2]/C
                         clock pessimism              0.325    11.187    
                         clock uncertainty           -0.053    11.134    
    SLICE_X64Y31         FDSE (Setup_fdse_C_S)       -0.695    10.439    soc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.439    
                         arrival time                          -7.645    
  -------------------------------------------------------------------
                         slack                                  2.794    

Slack (MET) :             2.794ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_pll_clk200 rise@5.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.430ns  (logic 0.478ns (33.423%)  route 0.952ns (66.577%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.862ns = ( 10.862 - 5.000 ) 
    Source Clock Delay      (SCD):    6.215ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.633     6.215    clk200_clk
    SLICE_X64Y34         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y34         FDPE (Prop_fdpe_C_Q)         0.478     6.693 r  FDPE_3/Q
                         net (fo=5, routed)           0.952     7.645    clk200_rst
    SLICE_X64Y31         FDSE                                         r  soc_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.512    10.862    clk200_clk
    SLICE_X64Y31         FDSE                                         r  soc_reset_counter_reg[3]/C
                         clock pessimism              0.325    11.187    
                         clock uncertainty           -0.053    11.134    
    SLICE_X64Y31         FDSE (Setup_fdse_C_S)       -0.695    10.439    soc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.439    
                         arrival time                          -7.645    
  -------------------------------------------------------------------
                         slack                                  2.794    

Slack (MET) :             3.064ns  (required time - arrival time)
  Source:                 soc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_pll_clk200 rise@5.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.455%)  route 1.072ns (62.545%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.862ns = ( 10.862 - 5.000 ) 
    Source Clock Delay      (SCD):    6.211ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.629     6.211    clk200_clk
    SLICE_X64Y31         FDSE                                         r  soc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDSE (Prop_fdse_C_Q)         0.518     6.729 r  soc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.882     7.611    soc_reset_counter[2]
    SLICE_X64Y31         LUT4 (Prop_lut4_I2_O)        0.124     7.735 r  soc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     7.925    soc_reset_counter[3]_i_1_n_0
    SLICE_X64Y31         FDSE                                         r  soc_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.512    10.862    clk200_clk
    SLICE_X64Y31         FDSE                                         r  soc_reset_counter_reg[0]/C
                         clock pessimism              0.349    11.211    
                         clock uncertainty           -0.053    11.158    
    SLICE_X64Y31         FDSE (Setup_fdse_C_CE)      -0.169    10.989    soc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.989    
                         arrival time                          -7.925    
  -------------------------------------------------------------------
                         slack                                  3.064    

Slack (MET) :             3.064ns  (required time - arrival time)
  Source:                 soc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_pll_clk200 rise@5.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.455%)  route 1.072ns (62.545%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.862ns = ( 10.862 - 5.000 ) 
    Source Clock Delay      (SCD):    6.211ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.629     6.211    clk200_clk
    SLICE_X64Y31         FDSE                                         r  soc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDSE (Prop_fdse_C_Q)         0.518     6.729 r  soc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.882     7.611    soc_reset_counter[2]
    SLICE_X64Y31         LUT4 (Prop_lut4_I2_O)        0.124     7.735 r  soc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     7.925    soc_reset_counter[3]_i_1_n_0
    SLICE_X64Y31         FDSE                                         r  soc_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.512    10.862    clk200_clk
    SLICE_X64Y31         FDSE                                         r  soc_reset_counter_reg[1]/C
                         clock pessimism              0.349    11.211    
                         clock uncertainty           -0.053    11.158    
    SLICE_X64Y31         FDSE (Setup_fdse_C_CE)      -0.169    10.989    soc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.989    
                         arrival time                          -7.925    
  -------------------------------------------------------------------
                         slack                                  3.064    

Slack (MET) :             3.064ns  (required time - arrival time)
  Source:                 soc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_pll_clk200 rise@5.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.455%)  route 1.072ns (62.545%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.862ns = ( 10.862 - 5.000 ) 
    Source Clock Delay      (SCD):    6.211ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.629     6.211    clk200_clk
    SLICE_X64Y31         FDSE                                         r  soc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDSE (Prop_fdse_C_Q)         0.518     6.729 r  soc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.882     7.611    soc_reset_counter[2]
    SLICE_X64Y31         LUT4 (Prop_lut4_I2_O)        0.124     7.735 r  soc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     7.925    soc_reset_counter[3]_i_1_n_0
    SLICE_X64Y31         FDSE                                         r  soc_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.512    10.862    clk200_clk
    SLICE_X64Y31         FDSE                                         r  soc_reset_counter_reg[2]/C
                         clock pessimism              0.349    11.211    
                         clock uncertainty           -0.053    11.158    
    SLICE_X64Y31         FDSE (Setup_fdse_C_CE)      -0.169    10.989    soc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.989    
                         arrival time                          -7.925    
  -------------------------------------------------------------------
                         slack                                  3.064    

Slack (MET) :             3.064ns  (required time - arrival time)
  Source:                 soc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_pll_clk200 rise@5.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.455%)  route 1.072ns (62.545%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.862ns = ( 10.862 - 5.000 ) 
    Source Clock Delay      (SCD):    6.211ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.629     6.211    clk200_clk
    SLICE_X64Y31         FDSE                                         r  soc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDSE (Prop_fdse_C_Q)         0.518     6.729 r  soc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.882     7.611    soc_reset_counter[2]
    SLICE_X64Y31         LUT4 (Prop_lut4_I2_O)        0.124     7.735 r  soc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     7.925    soc_reset_counter[3]_i_1_n_0
    SLICE_X64Y31         FDSE                                         r  soc_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.512    10.862    clk200_clk
    SLICE_X64Y31         FDSE                                         r  soc_reset_counter_reg[3]/C
                         clock pessimism              0.349    11.211    
                         clock uncertainty           -0.053    11.158    
    SLICE_X64Y31         FDSE (Setup_fdse_C_CE)      -0.169    10.989    soc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.989    
                         arrival time                          -7.925    
  -------------------------------------------------------------------
                         slack                                  3.064    

Slack (MET) :             3.168ns  (required time - arrival time)
  Source:                 soc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_pll_clk200 rise@5.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.898ns  (logic 0.799ns (42.103%)  route 1.099ns (57.897%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.862ns = ( 10.862 - 5.000 ) 
    Source Clock Delay      (SCD):    6.211ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.629     6.211    clk200_clk
    SLICE_X64Y31         FDSE                                         r  soc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDSE (Prop_fdse_C_Q)         0.478     6.689 r  soc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           1.099     7.788    soc_reset_counter[1]
    SLICE_X64Y31         LUT2 (Prop_lut2_I1_O)        0.321     8.109 r  soc_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     8.109    soc_reset_counter[1]_i_1_n_0
    SLICE_X64Y31         FDSE                                         r  soc_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.512    10.862    clk200_clk
    SLICE_X64Y31         FDSE                                         r  soc_reset_counter_reg[1]/C
                         clock pessimism              0.349    11.211    
                         clock uncertainty           -0.053    11.158    
    SLICE_X64Y31         FDSE (Setup_fdse_C_D)        0.118    11.276    soc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.276    
                         arrival time                          -8.109    
  -------------------------------------------------------------------
                         slack                                  3.168    

Slack (MET) :             3.198ns  (required time - arrival time)
  Source:                 soc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_pll_clk200 rise@5.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.830ns  (logic 0.773ns (42.235%)  route 1.057ns (57.765%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.862ns = ( 10.862 - 5.000 ) 
    Source Clock Delay      (SCD):    6.211ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.629     6.211    clk200_clk
    SLICE_X64Y31         FDSE                                         r  soc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDSE (Prop_fdse_C_Q)         0.478     6.689 r  soc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           1.057     7.746    soc_reset_counter[1]
    SLICE_X64Y31         LUT3 (Prop_lut3_I0_O)        0.295     8.041 r  soc_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     8.041    soc_reset_counter[2]_i_1_n_0
    SLICE_X64Y31         FDSE                                         r  soc_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.512    10.862    clk200_clk
    SLICE_X64Y31         FDSE                                         r  soc_reset_counter_reg[2]/C
                         clock pessimism              0.349    11.211    
                         clock uncertainty           -0.053    11.158    
    SLICE_X64Y31         FDSE (Setup_fdse_C_D)        0.081    11.239    soc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         11.239    
                         arrival time                          -8.041    
  -------------------------------------------------------------------
                         slack                                  3.198    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 soc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_pll_clk200 rise@0.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.212ns (54.874%)  route 0.174ns (45.126%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.412ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.590     1.863    clk200_clk
    SLICE_X64Y31         FDSE                                         r  soc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDSE (Prop_fdse_C_Q)         0.164     2.027 r  soc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.174     2.202    soc_reset_counter[2]
    SLICE_X64Y31         LUT4 (Prop_lut4_I0_O)        0.048     2.250 r  soc_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.250    soc_reset_counter[3]_i_2_n_0
    SLICE_X64Y31         FDSE                                         r  soc_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.859     2.412    clk200_clk
    SLICE_X64Y31         FDSE                                         r  soc_reset_counter_reg[3]/C
                         clock pessimism             -0.549     1.863    
    SLICE_X64Y31         FDSE (Hold_fdse_C_D)         0.131     1.994    soc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.994    
                         arrival time                           2.250    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 soc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_pll_clk200 rise@0.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.520%)  route 0.174ns (45.480%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.412ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.590     1.863    clk200_clk
    SLICE_X64Y31         FDSE                                         r  soc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDSE (Prop_fdse_C_Q)         0.164     2.027 r  soc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.174     2.202    soc_reset_counter[2]
    SLICE_X64Y31         LUT3 (Prop_lut3_I2_O)        0.045     2.247 r  soc_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.247    soc_reset_counter[2]_i_1_n_0
    SLICE_X64Y31         FDSE                                         r  soc_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.859     2.412    clk200_clk
    SLICE_X64Y31         FDSE                                         r  soc_reset_counter_reg[2]/C
                         clock pessimism             -0.549     1.863    
    SLICE_X64Y31         FDSE (Hold_fdse_C_D)         0.121     1.984    soc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.984    
                         arrival time                           2.247    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 soc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_pll_clk200 rise@0.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.207ns (51.207%)  route 0.197ns (48.793%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.412ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.590     1.863    clk200_clk
    SLICE_X64Y31         FDSE                                         r  soc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDSE (Prop_fdse_C_Q)         0.164     2.027 r  soc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.197     2.225    soc_reset_counter[0]
    SLICE_X64Y31         LUT2 (Prop_lut2_I0_O)        0.043     2.268 r  soc_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.268    soc_reset_counter[1]_i_1_n_0
    SLICE_X64Y31         FDSE                                         r  soc_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.859     2.412    clk200_clk
    SLICE_X64Y31         FDSE                                         r  soc_reset_counter_reg[1]/C
                         clock pessimism             -0.549     1.863    
    SLICE_X64Y31         FDSE (Hold_fdse_C_D)         0.131     1.994    soc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.994    
                         arrival time                           2.268    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 soc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_pll_clk200 rise@0.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.209ns (51.447%)  route 0.197ns (48.553%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.412ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.590     1.863    clk200_clk
    SLICE_X64Y31         FDSE                                         r  soc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDSE (Prop_fdse_C_Q)         0.164     2.027 f  soc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.197     2.225    soc_reset_counter[0]
    SLICE_X64Y31         LUT1 (Prop_lut1_I0_O)        0.045     2.270 r  soc_reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.270    soc_reset_counter0[0]
    SLICE_X64Y31         FDSE                                         r  soc_reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.859     2.412    clk200_clk
    SLICE_X64Y31         FDSE                                         r  soc_reset_counter_reg[0]/C
                         clock pessimism             -0.549     1.863    
    SLICE_X64Y31         FDSE (Hold_fdse_C_D)         0.120     1.983    soc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.983    
                         arrival time                           2.270    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 soc_ic_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_pll_clk200 rise@0.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.186ns (47.000%)  route 0.210ns (53.000%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.412ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.590     1.863    clk200_clk
    SLICE_X65Y31         FDRE                                         r  soc_ic_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDRE (Prop_fdre_C_Q)         0.141     2.004 r  soc_ic_reset_reg/Q
                         net (fo=2, routed)           0.210     2.214    soc_ic_reset
    SLICE_X65Y31         LUT6 (Prop_lut6_I4_O)        0.045     2.259 r  soc_ic_reset_i_1/O
                         net (fo=1, routed)           0.000     2.259    soc_ic_reset_i_1_n_0
    SLICE_X65Y31         FDRE                                         r  soc_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.859     2.412    clk200_clk
    SLICE_X65Y31         FDRE                                         r  soc_ic_reset_reg/C
                         clock pessimism             -0.549     1.863    
    SLICE_X65Y31         FDRE (Hold_fdre_C_D)         0.091     1.954    soc_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -1.954    
                         arrival time                           2.259    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 soc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_pll_clk200 rise@0.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.247ns (60.010%)  route 0.165ns (39.990%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.412ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.590     1.863    clk200_clk
    SLICE_X64Y31         FDSE                                         r  soc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDSE (Prop_fdse_C_Q)         0.148     2.011 r  soc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.109     2.120    soc_reset_counter[3]
    SLICE_X64Y31         LUT4 (Prop_lut4_I3_O)        0.099     2.219 r  soc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.056     2.275    soc_reset_counter[3]_i_1_n_0
    SLICE_X64Y31         FDSE                                         r  soc_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.859     2.412    clk200_clk
    SLICE_X64Y31         FDSE                                         r  soc_reset_counter_reg[0]/C
                         clock pessimism             -0.549     1.863    
    SLICE_X64Y31         FDSE (Hold_fdse_C_CE)       -0.016     1.847    soc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           2.275    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 soc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_pll_clk200 rise@0.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.247ns (60.010%)  route 0.165ns (39.990%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.412ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.590     1.863    clk200_clk
    SLICE_X64Y31         FDSE                                         r  soc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDSE (Prop_fdse_C_Q)         0.148     2.011 r  soc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.109     2.120    soc_reset_counter[3]
    SLICE_X64Y31         LUT4 (Prop_lut4_I3_O)        0.099     2.219 r  soc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.056     2.275    soc_reset_counter[3]_i_1_n_0
    SLICE_X64Y31         FDSE                                         r  soc_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.859     2.412    clk200_clk
    SLICE_X64Y31         FDSE                                         r  soc_reset_counter_reg[1]/C
                         clock pessimism             -0.549     1.863    
    SLICE_X64Y31         FDSE (Hold_fdse_C_CE)       -0.016     1.847    soc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           2.275    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 soc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_pll_clk200 rise@0.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.247ns (60.010%)  route 0.165ns (39.990%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.412ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.590     1.863    clk200_clk
    SLICE_X64Y31         FDSE                                         r  soc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDSE (Prop_fdse_C_Q)         0.148     2.011 r  soc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.109     2.120    soc_reset_counter[3]
    SLICE_X64Y31         LUT4 (Prop_lut4_I3_O)        0.099     2.219 r  soc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.056     2.275    soc_reset_counter[3]_i_1_n_0
    SLICE_X64Y31         FDSE                                         r  soc_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.859     2.412    clk200_clk
    SLICE_X64Y31         FDSE                                         r  soc_reset_counter_reg[2]/C
                         clock pessimism             -0.549     1.863    
    SLICE_X64Y31         FDSE (Hold_fdse_C_CE)       -0.016     1.847    soc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           2.275    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 soc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_pll_clk200 rise@0.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.247ns (60.010%)  route 0.165ns (39.990%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.412ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.590     1.863    clk200_clk
    SLICE_X64Y31         FDSE                                         r  soc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDSE (Prop_fdse_C_Q)         0.148     2.011 r  soc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.109     2.120    soc_reset_counter[3]
    SLICE_X64Y31         LUT4 (Prop_lut4_I3_O)        0.099     2.219 r  soc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.056     2.275    soc_reset_counter[3]_i_1_n_0
    SLICE_X64Y31         FDSE                                         r  soc_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.859     2.412    clk200_clk
    SLICE_X64Y31         FDSE                                         r  soc_reset_counter_reg[3]/C
                         clock pessimism             -0.549     1.863    
    SLICE_X64Y31         FDSE (Hold_fdse_C_CE)       -0.016     1.847    soc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           2.275    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.621ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_pll_clk200 rise@0.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.148ns (25.163%)  route 0.440ns (74.837%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.412ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.593     1.866    clk200_clk
    SLICE_X64Y34         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y34         FDPE (Prop_fdpe_C_Q)         0.148     2.014 r  FDPE_3/Q
                         net (fo=5, routed)           0.440     2.455    clk200_rst
    SLICE_X64Y31         FDSE                                         r  soc_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.859     2.412    clk200_clk
    SLICE_X64Y31         FDSE                                         r  soc_reset_counter_reg[0]/C
                         clock pessimism             -0.535     1.877    
    SLICE_X64Y31         FDSE (Hold_fdse_C_S)        -0.044     1.833    soc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           2.455    
  -------------------------------------------------------------------
                         slack                                  0.621    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_pll_clk200
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_BASE/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y0  IDELAYCTRL/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y18   BUFG_3/I
Min Period        n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y1   PLLE2_BASE/CLKOUT3
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X64Y34     FDPE_2/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X64Y34     FDPE_3/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X65Y31     soc_ic_reset_reg/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y31     soc_reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y31     soc_reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y31     soc_reset_counter_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y31     soc_reset_counter_reg[3]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y0  IDELAYCTRL/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y1   PLLE2_BASE/CLKOUT3
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y34     FDPE_2/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y34     FDPE_3/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y34     FDPE_2/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y34     FDPE_3/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y31     soc_ic_reset_reg/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y31     soc_reset_counter_reg[0]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y31     soc_reset_counter_reg[1]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y31     soc_reset_counter_reg[2]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y31     soc_reset_counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y31     soc_ic_reset_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y31     soc_ic_reset_reg/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y31     soc_reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y31     soc_reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y31     soc_reset_counter_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y31     soc_reset_counter_reg[3]/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y34     FDPE_2/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y34     FDPE_3/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y31     soc_ic_reset_reg/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y31     soc_reset_counter_reg[0]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y31     soc_reset_counter_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  soc_pll_fb
  To Clock:  soc_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  soc_pll_sys
  To Clock:  soc_pll_sys

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_pll_sys
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  BUFG/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  soc_pll_sys4x
  To Clock:  soc_pll_sys4x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_pll_sys4x
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y17  BUFG_1/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y40    ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y40    ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y45    ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y45    ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y34    ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y34    ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y30    ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y30    ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y35    ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  soc_pll_sys4x_dqs
  To Clock:  soc_pll_sys4x_dqs

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_pll_sys4x_dqs
Waveform(ns):       { 0.625 1.875 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y19  BUFG_2/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y44    OSERDESE2_26/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y32    OSERDESE2_28/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.385ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.385ns  (required time - arrival time)
  Source:                 soc_basesoc_sdram_bankmachine3_row_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.315ns  (logic 2.354ns (25.271%)  route 6.961ns (74.729%))
  Logic Levels:           9  (CARRY4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 11.449 - 10.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4061, routed)        1.566     1.566    sys_clk
    SLICE_X39Y7          FDRE                                         r  soc_basesoc_sdram_bankmachine3_row_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y7          FDRE (Prop_fdre_C_Q)         0.456     2.022 r  soc_basesoc_sdram_bankmachine3_row_reg[3]/Q
                         net (fo=1, routed)           1.090     3.113    soc_basesoc_sdram_bankmachine3_row_reg_n_0_[3]
    SLICE_X38Y7          LUT6 (Prop_lut6_I0_O)        0.124     3.237 r  soc_basesoc_sdram_bankmachine3_twtpcon_ready_i_10/O
                         net (fo=1, routed)           0.000     3.237    soc_basesoc_sdram_bankmachine3_twtpcon_ready_i_10_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.770 r  soc_basesoc_sdram_bankmachine3_twtpcon_ready_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.770    soc_basesoc_sdram_bankmachine3_twtpcon_ready_reg_i_6_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     4.024 f  soc_basesoc_sdram_bankmachine3_twtpcon_ready_reg_i_5/CO[0]
                         net (fo=4, routed)           1.350     5.374    soc_basesoc_sdram_bankmachine3_row_hit
    SLICE_X60Y5          LUT6 (Prop_lut6_I1_O)        0.367     5.741 r  soc_basesoc_sdram_choose_req_grant[2]_i_23/O
                         net (fo=3, routed)           0.603     6.343    soc_basesoc_sdram_choose_req_grant[2]_i_23_n_0
    SLICE_X60Y6          LUT5 (Prop_lut5_I3_O)        0.124     6.467 f  soc_basesoc_sdram_choose_req_grant[2]_i_12/O
                         net (fo=10, routed)          0.914     7.382    soc_basesoc_sdram_choose_req_grant[2]_i_12_n_0
    SLICE_X62Y8          LUT6 (Prop_lut6_I0_O)        0.124     7.506 f  soc_basesoc_sdram_bandwidth_cmd_valid_i_2/O
                         net (fo=6, routed)           0.626     8.131    soc_basesoc_sdram_bandwidth_cmd_valid_i_2_n_0
    SLICE_X61Y8          LUT5 (Prop_lut5_I0_O)        0.124     8.255 r  soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_2/O
                         net (fo=36, routed)          1.243     9.499    soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X44Y7          LUT5 (Prop_lut5_I4_O)        0.124     9.623 r  soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]_i_3/O
                         net (fo=4, routed)           0.510    10.133    lm32_cpu/load_store_unit/soc_basesoc_sdram_bankmachine0_cmd_buffer_valid_n_reg
    SLICE_X43Y7          LUT6 (Prop_lut6_I1_O)        0.124    10.257 r  lm32_cpu/load_store_unit/soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[3]_i_1/O
                         net (fo=4, routed)           0.624    10.881    lm32_cpu_n_126
    SLICE_X43Y7          FDRE                                         r  soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4061, routed)        1.449    11.449    sys_clk
    SLICE_X43Y7          FDRE                                         r  soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_reg[0]/C
                         clock pessimism              0.079    11.528    
                         clock uncertainty           -0.057    11.472    
    SLICE_X43Y7          FDRE (Setup_fdre_C_CE)      -0.205    11.267    soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_reg[0]
  -------------------------------------------------------------------
                         required time                         11.267    
                         arrival time                         -10.881    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.385ns  (required time - arrival time)
  Source:                 soc_basesoc_sdram_bankmachine3_row_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.315ns  (logic 2.354ns (25.271%)  route 6.961ns (74.729%))
  Logic Levels:           9  (CARRY4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 11.449 - 10.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4061, routed)        1.566     1.566    sys_clk
    SLICE_X39Y7          FDRE                                         r  soc_basesoc_sdram_bankmachine3_row_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y7          FDRE (Prop_fdre_C_Q)         0.456     2.022 r  soc_basesoc_sdram_bankmachine3_row_reg[3]/Q
                         net (fo=1, routed)           1.090     3.113    soc_basesoc_sdram_bankmachine3_row_reg_n_0_[3]
    SLICE_X38Y7          LUT6 (Prop_lut6_I0_O)        0.124     3.237 r  soc_basesoc_sdram_bankmachine3_twtpcon_ready_i_10/O
                         net (fo=1, routed)           0.000     3.237    soc_basesoc_sdram_bankmachine3_twtpcon_ready_i_10_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.770 r  soc_basesoc_sdram_bankmachine3_twtpcon_ready_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.770    soc_basesoc_sdram_bankmachine3_twtpcon_ready_reg_i_6_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     4.024 f  soc_basesoc_sdram_bankmachine3_twtpcon_ready_reg_i_5/CO[0]
                         net (fo=4, routed)           1.350     5.374    soc_basesoc_sdram_bankmachine3_row_hit
    SLICE_X60Y5          LUT6 (Prop_lut6_I1_O)        0.367     5.741 r  soc_basesoc_sdram_choose_req_grant[2]_i_23/O
                         net (fo=3, routed)           0.603     6.343    soc_basesoc_sdram_choose_req_grant[2]_i_23_n_0
    SLICE_X60Y6          LUT5 (Prop_lut5_I3_O)        0.124     6.467 f  soc_basesoc_sdram_choose_req_grant[2]_i_12/O
                         net (fo=10, routed)          0.914     7.382    soc_basesoc_sdram_choose_req_grant[2]_i_12_n_0
    SLICE_X62Y8          LUT6 (Prop_lut6_I0_O)        0.124     7.506 f  soc_basesoc_sdram_bandwidth_cmd_valid_i_2/O
                         net (fo=6, routed)           0.626     8.131    soc_basesoc_sdram_bandwidth_cmd_valid_i_2_n_0
    SLICE_X61Y8          LUT5 (Prop_lut5_I0_O)        0.124     8.255 r  soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_2/O
                         net (fo=36, routed)          1.243     9.499    soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X44Y7          LUT5 (Prop_lut5_I4_O)        0.124     9.623 r  soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]_i_3/O
                         net (fo=4, routed)           0.510    10.133    lm32_cpu/load_store_unit/soc_basesoc_sdram_bankmachine0_cmd_buffer_valid_n_reg
    SLICE_X43Y7          LUT6 (Prop_lut6_I1_O)        0.124    10.257 r  lm32_cpu/load_store_unit/soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[3]_i_1/O
                         net (fo=4, routed)           0.624    10.881    lm32_cpu_n_126
    SLICE_X43Y7          FDRE                                         r  soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4061, routed)        1.449    11.449    sys_clk
    SLICE_X43Y7          FDRE                                         r  soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_reg[2]/C
                         clock pessimism              0.079    11.528    
                         clock uncertainty           -0.057    11.472    
    SLICE_X43Y7          FDRE (Setup_fdre_C_CE)      -0.205    11.267    soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_reg[2]
  -------------------------------------------------------------------
                         required time                         11.267    
                         arrival time                         -10.881    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.385ns  (required time - arrival time)
  Source:                 soc_basesoc_sdram_bankmachine3_row_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.315ns  (logic 2.354ns (25.271%)  route 6.961ns (74.729%))
  Logic Levels:           9  (CARRY4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 11.449 - 10.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4061, routed)        1.566     1.566    sys_clk
    SLICE_X39Y7          FDRE                                         r  soc_basesoc_sdram_bankmachine3_row_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y7          FDRE (Prop_fdre_C_Q)         0.456     2.022 r  soc_basesoc_sdram_bankmachine3_row_reg[3]/Q
                         net (fo=1, routed)           1.090     3.113    soc_basesoc_sdram_bankmachine3_row_reg_n_0_[3]
    SLICE_X38Y7          LUT6 (Prop_lut6_I0_O)        0.124     3.237 r  soc_basesoc_sdram_bankmachine3_twtpcon_ready_i_10/O
                         net (fo=1, routed)           0.000     3.237    soc_basesoc_sdram_bankmachine3_twtpcon_ready_i_10_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.770 r  soc_basesoc_sdram_bankmachine3_twtpcon_ready_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.770    soc_basesoc_sdram_bankmachine3_twtpcon_ready_reg_i_6_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     4.024 f  soc_basesoc_sdram_bankmachine3_twtpcon_ready_reg_i_5/CO[0]
                         net (fo=4, routed)           1.350     5.374    soc_basesoc_sdram_bankmachine3_row_hit
    SLICE_X60Y5          LUT6 (Prop_lut6_I1_O)        0.367     5.741 r  soc_basesoc_sdram_choose_req_grant[2]_i_23/O
                         net (fo=3, routed)           0.603     6.343    soc_basesoc_sdram_choose_req_grant[2]_i_23_n_0
    SLICE_X60Y6          LUT5 (Prop_lut5_I3_O)        0.124     6.467 f  soc_basesoc_sdram_choose_req_grant[2]_i_12/O
                         net (fo=10, routed)          0.914     7.382    soc_basesoc_sdram_choose_req_grant[2]_i_12_n_0
    SLICE_X62Y8          LUT6 (Prop_lut6_I0_O)        0.124     7.506 f  soc_basesoc_sdram_bandwidth_cmd_valid_i_2/O
                         net (fo=6, routed)           0.626     8.131    soc_basesoc_sdram_bandwidth_cmd_valid_i_2_n_0
    SLICE_X61Y8          LUT5 (Prop_lut5_I0_O)        0.124     8.255 r  soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_2/O
                         net (fo=36, routed)          1.243     9.499    soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X44Y7          LUT5 (Prop_lut5_I4_O)        0.124     9.623 r  soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]_i_3/O
                         net (fo=4, routed)           0.510    10.133    lm32_cpu/load_store_unit/soc_basesoc_sdram_bankmachine0_cmd_buffer_valid_n_reg
    SLICE_X43Y7          LUT6 (Prop_lut6_I1_O)        0.124    10.257 r  lm32_cpu/load_store_unit/soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[3]_i_1/O
                         net (fo=4, routed)           0.624    10.881    lm32_cpu_n_126
    SLICE_X43Y7          FDRE                                         r  soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4061, routed)        1.449    11.449    sys_clk
    SLICE_X43Y7          FDRE                                         r  soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_reg[3]/C
                         clock pessimism              0.079    11.528    
                         clock uncertainty           -0.057    11.472    
    SLICE_X43Y7          FDRE (Setup_fdre_C_CE)      -0.205    11.267    soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_reg[3]
  -------------------------------------------------------------------
                         required time                         11.267    
                         arrival time                         -10.881    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.446ns  (required time - arrival time)
  Source:                 soc_basesoc_sdram_bankmachine3_row_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.255ns  (logic 2.354ns (25.435%)  route 6.901ns (74.565%))
  Logic Levels:           9  (CARRY4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.450ns = ( 11.450 - 10.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4061, routed)        1.566     1.566    sys_clk
    SLICE_X39Y7          FDRE                                         r  soc_basesoc_sdram_bankmachine3_row_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y7          FDRE (Prop_fdre_C_Q)         0.456     2.022 r  soc_basesoc_sdram_bankmachine3_row_reg[3]/Q
                         net (fo=1, routed)           1.090     3.113    soc_basesoc_sdram_bankmachine3_row_reg_n_0_[3]
    SLICE_X38Y7          LUT6 (Prop_lut6_I0_O)        0.124     3.237 r  soc_basesoc_sdram_bankmachine3_twtpcon_ready_i_10/O
                         net (fo=1, routed)           0.000     3.237    soc_basesoc_sdram_bankmachine3_twtpcon_ready_i_10_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.770 r  soc_basesoc_sdram_bankmachine3_twtpcon_ready_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.770    soc_basesoc_sdram_bankmachine3_twtpcon_ready_reg_i_6_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     4.024 f  soc_basesoc_sdram_bankmachine3_twtpcon_ready_reg_i_5/CO[0]
                         net (fo=4, routed)           1.350     5.374    soc_basesoc_sdram_bankmachine3_row_hit
    SLICE_X60Y5          LUT6 (Prop_lut6_I1_O)        0.367     5.741 r  soc_basesoc_sdram_choose_req_grant[2]_i_23/O
                         net (fo=3, routed)           0.603     6.343    soc_basesoc_sdram_choose_req_grant[2]_i_23_n_0
    SLICE_X60Y6          LUT5 (Prop_lut5_I3_O)        0.124     6.467 f  soc_basesoc_sdram_choose_req_grant[2]_i_12/O
                         net (fo=10, routed)          0.914     7.382    soc_basesoc_sdram_choose_req_grant[2]_i_12_n_0
    SLICE_X62Y8          LUT6 (Prop_lut6_I0_O)        0.124     7.506 f  soc_basesoc_sdram_bandwidth_cmd_valid_i_2/O
                         net (fo=6, routed)           0.626     8.131    soc_basesoc_sdram_bandwidth_cmd_valid_i_2_n_0
    SLICE_X61Y8          LUT5 (Prop_lut5_I0_O)        0.124     8.255 r  soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_2/O
                         net (fo=36, routed)          1.236     9.492    soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X50Y5          LUT5 (Prop_lut5_I4_O)        0.124     9.616 r  soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]_i_3/O
                         net (fo=4, routed)           0.581    10.197    lm32_cpu/load_store_unit/soc_basesoc_sdram_bankmachine2_cmd_buffer_valid_n_reg
    SLICE_X43Y5          LUT6 (Prop_lut6_I1_O)        0.124    10.321 r  lm32_cpu/load_store_unit/soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[3]_i_1/O
                         net (fo=4, routed)           0.501    10.821    lm32_cpu_n_124
    SLICE_X43Y4          FDRE                                         r  soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4061, routed)        1.450    11.450    sys_clk
    SLICE_X43Y4          FDRE                                         r  soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_reg[0]/C
                         clock pessimism              0.079    11.529    
                         clock uncertainty           -0.057    11.473    
    SLICE_X43Y4          FDRE (Setup_fdre_C_CE)      -0.205    11.268    soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_reg[0]
  -------------------------------------------------------------------
                         required time                         11.268    
                         arrival time                         -10.821    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.446ns  (required time - arrival time)
  Source:                 soc_basesoc_sdram_bankmachine3_row_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.255ns  (logic 2.354ns (25.435%)  route 6.901ns (74.565%))
  Logic Levels:           9  (CARRY4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.450ns = ( 11.450 - 10.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4061, routed)        1.566     1.566    sys_clk
    SLICE_X39Y7          FDRE                                         r  soc_basesoc_sdram_bankmachine3_row_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y7          FDRE (Prop_fdre_C_Q)         0.456     2.022 r  soc_basesoc_sdram_bankmachine3_row_reg[3]/Q
                         net (fo=1, routed)           1.090     3.113    soc_basesoc_sdram_bankmachine3_row_reg_n_0_[3]
    SLICE_X38Y7          LUT6 (Prop_lut6_I0_O)        0.124     3.237 r  soc_basesoc_sdram_bankmachine3_twtpcon_ready_i_10/O
                         net (fo=1, routed)           0.000     3.237    soc_basesoc_sdram_bankmachine3_twtpcon_ready_i_10_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.770 r  soc_basesoc_sdram_bankmachine3_twtpcon_ready_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.770    soc_basesoc_sdram_bankmachine3_twtpcon_ready_reg_i_6_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     4.024 f  soc_basesoc_sdram_bankmachine3_twtpcon_ready_reg_i_5/CO[0]
                         net (fo=4, routed)           1.350     5.374    soc_basesoc_sdram_bankmachine3_row_hit
    SLICE_X60Y5          LUT6 (Prop_lut6_I1_O)        0.367     5.741 r  soc_basesoc_sdram_choose_req_grant[2]_i_23/O
                         net (fo=3, routed)           0.603     6.343    soc_basesoc_sdram_choose_req_grant[2]_i_23_n_0
    SLICE_X60Y6          LUT5 (Prop_lut5_I3_O)        0.124     6.467 f  soc_basesoc_sdram_choose_req_grant[2]_i_12/O
                         net (fo=10, routed)          0.914     7.382    soc_basesoc_sdram_choose_req_grant[2]_i_12_n_0
    SLICE_X62Y8          LUT6 (Prop_lut6_I0_O)        0.124     7.506 f  soc_basesoc_sdram_bandwidth_cmd_valid_i_2/O
                         net (fo=6, routed)           0.626     8.131    soc_basesoc_sdram_bandwidth_cmd_valid_i_2_n_0
    SLICE_X61Y8          LUT5 (Prop_lut5_I0_O)        0.124     8.255 r  soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_2/O
                         net (fo=36, routed)          1.236     9.492    soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X50Y5          LUT5 (Prop_lut5_I4_O)        0.124     9.616 r  soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]_i_3/O
                         net (fo=4, routed)           0.581    10.197    lm32_cpu/load_store_unit/soc_basesoc_sdram_bankmachine2_cmd_buffer_valid_n_reg
    SLICE_X43Y5          LUT6 (Prop_lut6_I1_O)        0.124    10.321 r  lm32_cpu/load_store_unit/soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[3]_i_1/O
                         net (fo=4, routed)           0.501    10.821    lm32_cpu_n_124
    SLICE_X43Y4          FDRE                                         r  soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4061, routed)        1.450    11.450    sys_clk
    SLICE_X43Y4          FDRE                                         r  soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_reg[1]/C
                         clock pessimism              0.079    11.529    
                         clock uncertainty           -0.057    11.473    
    SLICE_X43Y4          FDRE (Setup_fdre_C_CE)      -0.205    11.268    soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_reg[1]
  -------------------------------------------------------------------
                         required time                         11.268    
                         arrival time                         -10.821    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.446ns  (required time - arrival time)
  Source:                 soc_basesoc_sdram_bankmachine3_row_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.255ns  (logic 2.354ns (25.435%)  route 6.901ns (74.565%))
  Logic Levels:           9  (CARRY4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.450ns = ( 11.450 - 10.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4061, routed)        1.566     1.566    sys_clk
    SLICE_X39Y7          FDRE                                         r  soc_basesoc_sdram_bankmachine3_row_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y7          FDRE (Prop_fdre_C_Q)         0.456     2.022 r  soc_basesoc_sdram_bankmachine3_row_reg[3]/Q
                         net (fo=1, routed)           1.090     3.113    soc_basesoc_sdram_bankmachine3_row_reg_n_0_[3]
    SLICE_X38Y7          LUT6 (Prop_lut6_I0_O)        0.124     3.237 r  soc_basesoc_sdram_bankmachine3_twtpcon_ready_i_10/O
                         net (fo=1, routed)           0.000     3.237    soc_basesoc_sdram_bankmachine3_twtpcon_ready_i_10_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.770 r  soc_basesoc_sdram_bankmachine3_twtpcon_ready_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.770    soc_basesoc_sdram_bankmachine3_twtpcon_ready_reg_i_6_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     4.024 f  soc_basesoc_sdram_bankmachine3_twtpcon_ready_reg_i_5/CO[0]
                         net (fo=4, routed)           1.350     5.374    soc_basesoc_sdram_bankmachine3_row_hit
    SLICE_X60Y5          LUT6 (Prop_lut6_I1_O)        0.367     5.741 r  soc_basesoc_sdram_choose_req_grant[2]_i_23/O
                         net (fo=3, routed)           0.603     6.343    soc_basesoc_sdram_choose_req_grant[2]_i_23_n_0
    SLICE_X60Y6          LUT5 (Prop_lut5_I3_O)        0.124     6.467 f  soc_basesoc_sdram_choose_req_grant[2]_i_12/O
                         net (fo=10, routed)          0.914     7.382    soc_basesoc_sdram_choose_req_grant[2]_i_12_n_0
    SLICE_X62Y8          LUT6 (Prop_lut6_I0_O)        0.124     7.506 f  soc_basesoc_sdram_bandwidth_cmd_valid_i_2/O
                         net (fo=6, routed)           0.626     8.131    soc_basesoc_sdram_bandwidth_cmd_valid_i_2_n_0
    SLICE_X61Y8          LUT5 (Prop_lut5_I0_O)        0.124     8.255 r  soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_2/O
                         net (fo=36, routed)          1.236     9.492    soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X50Y5          LUT5 (Prop_lut5_I4_O)        0.124     9.616 r  soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]_i_3/O
                         net (fo=4, routed)           0.581    10.197    lm32_cpu/load_store_unit/soc_basesoc_sdram_bankmachine2_cmd_buffer_valid_n_reg
    SLICE_X43Y5          LUT6 (Prop_lut6_I1_O)        0.124    10.321 r  lm32_cpu/load_store_unit/soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[3]_i_1/O
                         net (fo=4, routed)           0.501    10.821    lm32_cpu_n_124
    SLICE_X43Y4          FDRE                                         r  soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4061, routed)        1.450    11.450    sys_clk
    SLICE_X43Y4          FDRE                                         r  soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_reg[2]/C
                         clock pessimism              0.079    11.529    
                         clock uncertainty           -0.057    11.473    
    SLICE_X43Y4          FDRE (Setup_fdre_C_CE)      -0.205    11.268    soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_reg[2]
  -------------------------------------------------------------------
                         required time                         11.268    
                         arrival time                         -10.821    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.446ns  (required time - arrival time)
  Source:                 soc_basesoc_sdram_bankmachine3_row_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.255ns  (logic 2.354ns (25.435%)  route 6.901ns (74.565%))
  Logic Levels:           9  (CARRY4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.450ns = ( 11.450 - 10.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4061, routed)        1.566     1.566    sys_clk
    SLICE_X39Y7          FDRE                                         r  soc_basesoc_sdram_bankmachine3_row_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y7          FDRE (Prop_fdre_C_Q)         0.456     2.022 r  soc_basesoc_sdram_bankmachine3_row_reg[3]/Q
                         net (fo=1, routed)           1.090     3.113    soc_basesoc_sdram_bankmachine3_row_reg_n_0_[3]
    SLICE_X38Y7          LUT6 (Prop_lut6_I0_O)        0.124     3.237 r  soc_basesoc_sdram_bankmachine3_twtpcon_ready_i_10/O
                         net (fo=1, routed)           0.000     3.237    soc_basesoc_sdram_bankmachine3_twtpcon_ready_i_10_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.770 r  soc_basesoc_sdram_bankmachine3_twtpcon_ready_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.770    soc_basesoc_sdram_bankmachine3_twtpcon_ready_reg_i_6_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     4.024 f  soc_basesoc_sdram_bankmachine3_twtpcon_ready_reg_i_5/CO[0]
                         net (fo=4, routed)           1.350     5.374    soc_basesoc_sdram_bankmachine3_row_hit
    SLICE_X60Y5          LUT6 (Prop_lut6_I1_O)        0.367     5.741 r  soc_basesoc_sdram_choose_req_grant[2]_i_23/O
                         net (fo=3, routed)           0.603     6.343    soc_basesoc_sdram_choose_req_grant[2]_i_23_n_0
    SLICE_X60Y6          LUT5 (Prop_lut5_I3_O)        0.124     6.467 f  soc_basesoc_sdram_choose_req_grant[2]_i_12/O
                         net (fo=10, routed)          0.914     7.382    soc_basesoc_sdram_choose_req_grant[2]_i_12_n_0
    SLICE_X62Y8          LUT6 (Prop_lut6_I0_O)        0.124     7.506 f  soc_basesoc_sdram_bandwidth_cmd_valid_i_2/O
                         net (fo=6, routed)           0.626     8.131    soc_basesoc_sdram_bandwidth_cmd_valid_i_2_n_0
    SLICE_X61Y8          LUT5 (Prop_lut5_I0_O)        0.124     8.255 r  soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_2/O
                         net (fo=36, routed)          1.236     9.492    soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X50Y5          LUT5 (Prop_lut5_I4_O)        0.124     9.616 r  soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]_i_3/O
                         net (fo=4, routed)           0.581    10.197    lm32_cpu/load_store_unit/soc_basesoc_sdram_bankmachine2_cmd_buffer_valid_n_reg
    SLICE_X43Y5          LUT6 (Prop_lut6_I1_O)        0.124    10.321 r  lm32_cpu/load_store_unit/soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[3]_i_1/O
                         net (fo=4, routed)           0.501    10.821    lm32_cpu_n_124
    SLICE_X43Y4          FDRE                                         r  soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4061, routed)        1.450    11.450    sys_clk
    SLICE_X43Y4          FDRE                                         r  soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_reg[3]/C
                         clock pessimism              0.079    11.529    
                         clock uncertainty           -0.057    11.473    
    SLICE_X43Y4          FDRE (Setup_fdre_C_CE)      -0.205    11.268    soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_reg[3]
  -------------------------------------------------------------------
                         required time                         11.268    
                         arrival time                         -10.821    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.525ns  (required time - arrival time)
  Source:                 soc_basesoc_sdram_bankmachine3_row_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.175ns  (logic 2.354ns (25.657%)  route 6.821ns (74.343%))
  Logic Levels:           9  (CARRY4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 11.449 - 10.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4061, routed)        1.566     1.566    sys_clk
    SLICE_X39Y7          FDRE                                         r  soc_basesoc_sdram_bankmachine3_row_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y7          FDRE (Prop_fdre_C_Q)         0.456     2.022 r  soc_basesoc_sdram_bankmachine3_row_reg[3]/Q
                         net (fo=1, routed)           1.090     3.113    soc_basesoc_sdram_bankmachine3_row_reg_n_0_[3]
    SLICE_X38Y7          LUT6 (Prop_lut6_I0_O)        0.124     3.237 r  soc_basesoc_sdram_bankmachine3_twtpcon_ready_i_10/O
                         net (fo=1, routed)           0.000     3.237    soc_basesoc_sdram_bankmachine3_twtpcon_ready_i_10_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.770 r  soc_basesoc_sdram_bankmachine3_twtpcon_ready_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.770    soc_basesoc_sdram_bankmachine3_twtpcon_ready_reg_i_6_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     4.024 f  soc_basesoc_sdram_bankmachine3_twtpcon_ready_reg_i_5/CO[0]
                         net (fo=4, routed)           1.350     5.374    soc_basesoc_sdram_bankmachine3_row_hit
    SLICE_X60Y5          LUT6 (Prop_lut6_I1_O)        0.367     5.741 r  soc_basesoc_sdram_choose_req_grant[2]_i_23/O
                         net (fo=3, routed)           0.603     6.343    soc_basesoc_sdram_choose_req_grant[2]_i_23_n_0
    SLICE_X60Y6          LUT5 (Prop_lut5_I3_O)        0.124     6.467 f  soc_basesoc_sdram_choose_req_grant[2]_i_12/O
                         net (fo=10, routed)          0.914     7.382    soc_basesoc_sdram_choose_req_grant[2]_i_12_n_0
    SLICE_X62Y8          LUT6 (Prop_lut6_I0_O)        0.124     7.506 f  soc_basesoc_sdram_bandwidth_cmd_valid_i_2/O
                         net (fo=6, routed)           0.626     8.131    soc_basesoc_sdram_bandwidth_cmd_valid_i_2_n_0
    SLICE_X61Y8          LUT5 (Prop_lut5_I0_O)        0.124     8.255 r  soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_2/O
                         net (fo=36, routed)          1.243     9.499    soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X44Y7          LUT5 (Prop_lut5_I4_O)        0.124     9.623 r  soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]_i_3/O
                         net (fo=4, routed)           0.510    10.133    lm32_cpu/load_store_unit/soc_basesoc_sdram_bankmachine0_cmd_buffer_valid_n_reg
    SLICE_X43Y7          LUT6 (Prop_lut6_I1_O)        0.124    10.257 r  lm32_cpu/load_store_unit/soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[3]_i_1/O
                         net (fo=4, routed)           0.484    10.741    lm32_cpu_n_126
    SLICE_X43Y8          FDRE                                         r  soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4061, routed)        1.449    11.449    sys_clk
    SLICE_X43Y8          FDRE                                         r  soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_reg[1]/C
                         clock pessimism              0.079    11.528    
                         clock uncertainty           -0.057    11.472    
    SLICE_X43Y8          FDRE (Setup_fdre_C_CE)      -0.205    11.267    soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_reg[1]
  -------------------------------------------------------------------
                         required time                         11.267    
                         arrival time                         -10.741    
  -------------------------------------------------------------------
                         slack                                  0.525    

Slack (MET) :             0.529ns  (required time - arrival time)
  Source:                 soc_basesoc_sdram_bankmachine3_row_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vns_bankmachine2_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.214ns  (logic 2.354ns (25.548%)  route 6.860ns (74.452%))
  Logic Levels:           9  (CARRY4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.456ns = ( 11.456 - 10.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4061, routed)        1.566     1.566    sys_clk
    SLICE_X39Y7          FDRE                                         r  soc_basesoc_sdram_bankmachine3_row_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y7          FDRE (Prop_fdre_C_Q)         0.456     2.022 r  soc_basesoc_sdram_bankmachine3_row_reg[3]/Q
                         net (fo=1, routed)           1.090     3.113    soc_basesoc_sdram_bankmachine3_row_reg_n_0_[3]
    SLICE_X38Y7          LUT6 (Prop_lut6_I0_O)        0.124     3.237 r  soc_basesoc_sdram_bankmachine3_twtpcon_ready_i_10/O
                         net (fo=1, routed)           0.000     3.237    soc_basesoc_sdram_bankmachine3_twtpcon_ready_i_10_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.770 r  soc_basesoc_sdram_bankmachine3_twtpcon_ready_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.770    soc_basesoc_sdram_bankmachine3_twtpcon_ready_reg_i_6_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     4.024 f  soc_basesoc_sdram_bankmachine3_twtpcon_ready_reg_i_5/CO[0]
                         net (fo=4, routed)           1.350     5.374    soc_basesoc_sdram_bankmachine3_row_hit
    SLICE_X60Y5          LUT6 (Prop_lut6_I1_O)        0.367     5.741 r  soc_basesoc_sdram_choose_req_grant[2]_i_23/O
                         net (fo=3, routed)           0.603     6.343    soc_basesoc_sdram_choose_req_grant[2]_i_23_n_0
    SLICE_X60Y6          LUT5 (Prop_lut5_I3_O)        0.124     6.467 r  soc_basesoc_sdram_choose_req_grant[2]_i_12/O
                         net (fo=10, routed)          0.914     7.382    soc_basesoc_sdram_choose_req_grant[2]_i_12_n_0
    SLICE_X62Y8          LUT6 (Prop_lut6_I0_O)        0.124     7.506 r  soc_basesoc_sdram_bandwidth_cmd_valid_i_2/O
                         net (fo=6, routed)           0.626     8.131    soc_basesoc_sdram_bandwidth_cmd_valid_i_2_n_0
    SLICE_X61Y8          LUT5 (Prop_lut5_I0_O)        0.124     8.255 f  soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_2/O
                         net (fo=36, routed)          1.186     9.442    soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X53Y3          LUT6 (Prop_lut6_I2_O)        0.124     9.566 f  vns_bankmachine2_state[3]_i_3/O
                         net (fo=1, routed)           0.570    10.136    vns_bankmachine2_state[3]_i_3_n_0
    SLICE_X55Y2          LUT6 (Prop_lut6_I2_O)        0.124    10.260 r  vns_bankmachine2_state[3]_i_1/O
                         net (fo=4, routed)           0.520    10.780    vns_bankmachine2_next_state
    SLICE_X52Y1          FDRE                                         r  vns_bankmachine2_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4061, routed)        1.456    11.456    sys_clk
    SLICE_X52Y1          FDRE                                         r  vns_bankmachine2_state_reg[2]/C
                         clock pessimism              0.079    11.535    
                         clock uncertainty           -0.057    11.479    
    SLICE_X52Y1          FDRE (Setup_fdre_C_CE)      -0.169    11.310    vns_bankmachine2_state_reg[2]
  -------------------------------------------------------------------
                         required time                         11.310    
                         arrival time                         -10.780    
  -------------------------------------------------------------------
                         slack                                  0.529    

Slack (MET) :             0.532ns  (required time - arrival time)
  Source:                 soc_basesoc_sdram_bankmachine3_row_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.170ns  (logic 2.354ns (25.671%)  route 6.816ns (74.329%))
  Logic Levels:           9  (CARRY4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns = ( 11.451 - 10.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4061, routed)        1.566     1.566    sys_clk
    SLICE_X39Y7          FDRE                                         r  soc_basesoc_sdram_bankmachine3_row_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y7          FDRE (Prop_fdre_C_Q)         0.456     2.022 r  soc_basesoc_sdram_bankmachine3_row_reg[3]/Q
                         net (fo=1, routed)           1.090     3.113    soc_basesoc_sdram_bankmachine3_row_reg_n_0_[3]
    SLICE_X38Y7          LUT6 (Prop_lut6_I0_O)        0.124     3.237 r  soc_basesoc_sdram_bankmachine3_twtpcon_ready_i_10/O
                         net (fo=1, routed)           0.000     3.237    soc_basesoc_sdram_bankmachine3_twtpcon_ready_i_10_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.770 r  soc_basesoc_sdram_bankmachine3_twtpcon_ready_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.770    soc_basesoc_sdram_bankmachine3_twtpcon_ready_reg_i_6_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     4.024 f  soc_basesoc_sdram_bankmachine3_twtpcon_ready_reg_i_5/CO[0]
                         net (fo=4, routed)           1.350     5.374    soc_basesoc_sdram_bankmachine3_row_hit
    SLICE_X60Y5          LUT6 (Prop_lut6_I1_O)        0.367     5.741 r  soc_basesoc_sdram_choose_req_grant[2]_i_23/O
                         net (fo=3, routed)           0.603     6.343    soc_basesoc_sdram_choose_req_grant[2]_i_23_n_0
    SLICE_X60Y6          LUT5 (Prop_lut5_I3_O)        0.124     6.467 f  soc_basesoc_sdram_choose_req_grant[2]_i_12/O
                         net (fo=10, routed)          0.914     7.382    soc_basesoc_sdram_choose_req_grant[2]_i_12_n_0
    SLICE_X62Y8          LUT6 (Prop_lut6_I0_O)        0.124     7.506 f  soc_basesoc_sdram_bandwidth_cmd_valid_i_2/O
                         net (fo=6, routed)           0.626     8.131    soc_basesoc_sdram_bandwidth_cmd_valid_i_2_n_0
    SLICE_X61Y8          LUT5 (Prop_lut5_I0_O)        0.124     8.255 r  soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_2/O
                         net (fo=36, routed)          1.279     9.534    soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X44Y4          LUT5 (Prop_lut5_I4_O)        0.124     9.658 r  soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]_i_2/O
                         net (fo=4, routed)           0.470    10.129    lm32_cpu/load_store_unit/soc_basesoc_sdram_bankmachine1_cmd_buffer_valid_n_reg
    SLICE_X43Y3          LUT6 (Prop_lut6_I1_O)        0.124    10.253 r  lm32_cpu/load_store_unit/soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[3]_i_1/O
                         net (fo=4, routed)           0.484    10.736    lm32_cpu_n_125
    SLICE_X44Y3          FDRE                                         r  soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4061, routed)        1.451    11.451    sys_clk
    SLICE_X44Y3          FDRE                                         r  soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_reg[2]/C
                         clock pessimism              0.079    11.530    
                         clock uncertainty           -0.057    11.474    
    SLICE_X44Y3          FDRE (Setup_fdre_C_CE)      -0.205    11.269    soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_reg[2]
  -------------------------------------------------------------------
                         required time                         11.269    
                         arrival time                         -10.736    
  -------------------------------------------------------------------
                         slack                                  0.532    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 lm32_cpu/eba_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/branch_target_m_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.209ns (50.189%)  route 0.207ns (49.811%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4061, routed)        0.556     0.556    lm32_cpu/out
    SLICE_X34Y30         FDRE                                         r  lm32_cpu/eba_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y30         FDRE (Prop_fdre_C_Q)         0.164     0.720 r  lm32_cpu/eba_reg[26]/Q
                         net (fo=2, routed)           0.207     0.927    lm32_cpu/load_store_unit/dcache/eba_reg[31][17]
    SLICE_X38Y31         LUT3 (Prop_lut3_I2_O)        0.045     0.972 r  lm32_cpu/load_store_unit/dcache/branch_target_m[26]_i_1/O
                         net (fo=1, routed)           0.000     0.972    lm32_cpu/load_store_unit_n_366
    SLICE_X38Y31         FDRE                                         r  lm32_cpu/branch_target_m_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4061, routed)        0.825     0.825    lm32_cpu/out
    SLICE_X38Y31         FDRE                                         r  lm32_cpu/branch_target_m_reg[26]/C
                         clock pessimism             -0.005     0.820    
    SLICE_X38Y31         FDRE (Hold_fdre_C_D)         0.120     0.940    lm32_cpu/branch_target_m_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.940    
                         arrival time                           0.972    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 lm32_cpu/operand_1_x_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/interrupt_unit/im_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.380%)  route 0.208ns (59.620%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4061, routed)        0.555     0.555    lm32_cpu/out
    SLICE_X39Y27         FDRE                                         r  lm32_cpu/operand_1_x_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y27         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  lm32_cpu/operand_1_x_reg[23]/Q
                         net (fo=6, routed)           0.208     0.904    lm32_cpu/interrupt_unit/Q[23]
    SLICE_X34Y29         FDRE                                         r  lm32_cpu/interrupt_unit/im_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4061, routed)        0.822     0.822    lm32_cpu/interrupt_unit/out
    SLICE_X34Y29         FDRE                                         r  lm32_cpu/interrupt_unit/im_reg[23]/C
                         clock pessimism             -0.005     0.817    
    SLICE_X34Y29         FDRE (Hold_fdre_C_D)         0.052     0.869    lm32_cpu/interrupt_unit/im_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.869    
                         arrival time                           0.904    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 lm32_cpu/branch_target_x_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/branch_target_m_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.212ns (52.694%)  route 0.190ns (47.306%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4061, routed)        0.552     0.552    lm32_cpu/out
    SLICE_X38Y24         FDRE                                         r  lm32_cpu/branch_target_x_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDRE (Prop_fdre_C_Q)         0.164     0.716 r  lm32_cpu/branch_target_x_reg[19]/Q
                         net (fo=1, routed)           0.190     0.906    lm32_cpu/load_store_unit/dcache/branch_target_x_reg[31][16]
    SLICE_X35Y24         LUT3 (Prop_lut3_I0_O)        0.048     0.954 r  lm32_cpu/load_store_unit/dcache/branch_target_m[19]_i_1/O
                         net (fo=1, routed)           0.000     0.954    lm32_cpu/load_store_unit_n_373
    SLICE_X35Y24         FDRE                                         r  lm32_cpu/branch_target_m_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4061, routed)        0.817     0.817    lm32_cpu/out
    SLICE_X35Y24         FDRE                                         r  lm32_cpu/branch_target_m_reg[19]/C
                         clock pessimism             -0.005     0.812    
    SLICE_X35Y24         FDRE (Hold_fdre_C_D)         0.107     0.919    lm32_cpu/branch_target_m_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.919    
                         arrival time                           0.954    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_basesoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.341%)  route 0.217ns (60.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4061, routed)        0.565     0.565    sys_clk
    SLICE_X47Y41         FDRE                                         r  soc_basesoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y41         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  soc_basesoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.923    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X46Y41         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4061, routed)        0.835     0.835    storage_1_reg_0_15_0_5/WCLK
    SLICE_X46Y41         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.257     0.578    
    SLICE_X46Y41         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.888    storage_1_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.888    
                         arrival time                           0.923    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_basesoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.341%)  route 0.217ns (60.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4061, routed)        0.565     0.565    sys_clk
    SLICE_X47Y41         FDRE                                         r  soc_basesoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y41         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  soc_basesoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.923    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X46Y41         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4061, routed)        0.835     0.835    storage_1_reg_0_15_0_5/WCLK
    SLICE_X46Y41         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.257     0.578    
    SLICE_X46Y41         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.888    storage_1_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.888    
                         arrival time                           0.923    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_basesoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.341%)  route 0.217ns (60.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4061, routed)        0.565     0.565    sys_clk
    SLICE_X47Y41         FDRE                                         r  soc_basesoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y41         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  soc_basesoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.923    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X46Y41         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4061, routed)        0.835     0.835    storage_1_reg_0_15_0_5/WCLK
    SLICE_X46Y41         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.257     0.578    
    SLICE_X46Y41         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.888    storage_1_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -0.888    
                         arrival time                           0.923    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_basesoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.341%)  route 0.217ns (60.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4061, routed)        0.565     0.565    sys_clk
    SLICE_X47Y41         FDRE                                         r  soc_basesoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y41         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  soc_basesoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.923    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X46Y41         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4061, routed)        0.835     0.835    storage_1_reg_0_15_0_5/WCLK
    SLICE_X46Y41         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.257     0.578    
    SLICE_X46Y41         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.888    storage_1_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.888    
                         arrival time                           0.923    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_basesoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.341%)  route 0.217ns (60.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4061, routed)        0.565     0.565    sys_clk
    SLICE_X47Y41         FDRE                                         r  soc_basesoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y41         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  soc_basesoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.923    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X46Y41         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4061, routed)        0.835     0.835    storage_1_reg_0_15_0_5/WCLK
    SLICE_X46Y41         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.257     0.578    
    SLICE_X46Y41         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.888    storage_1_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -0.888    
                         arrival time                           0.923    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_basesoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.341%)  route 0.217ns (60.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4061, routed)        0.565     0.565    sys_clk
    SLICE_X47Y41         FDRE                                         r  soc_basesoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y41         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  soc_basesoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.923    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X46Y41         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4061, routed)        0.835     0.835    storage_1_reg_0_15_0_5/WCLK
    SLICE_X46Y41         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.257     0.578    
    SLICE_X46Y41         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.888    storage_1_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.888    
                         arrival time                           0.923    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_basesoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.341%)  route 0.217ns (60.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4061, routed)        0.565     0.565    sys_clk
    SLICE_X47Y41         FDRE                                         r  soc_basesoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y41         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  soc_basesoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.923    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X46Y41         RAMS32                                       r  storage_1_reg_0_15_0_5/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4061, routed)        0.835     0.835    storage_1_reg_0_15_0_5/WCLK
    SLICE_X46Y41         RAMS32                                       r  storage_1_reg_0_15_0_5/RAMD/CLK
                         clock pessimism             -0.257     0.578    
    SLICE_X46Y41         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.888    storage_1_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -0.888    
                         arrival time                           0.923    
  -------------------------------------------------------------------
                         slack                                  0.035    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BUFG/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0     XADC/DCLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X0Y12   lm32_cpu/multiplier/product_reg__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X0Y10   lm32_cpu/multiplier/product0/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y7   mem_1_reg_3_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y11  memadr_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y9   memadr_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y2   memadr_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y7   memadr_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y0   memadr_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y10  memadr_reg_5/CLKARDCLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y24  lm32_cpu/registers_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y24  lm32_cpu/registers_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y24  lm32_cpu/registers_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y24  lm32_cpu/registers_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y24  lm32_cpu/registers_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y24  lm32_cpu/registers_reg_r1_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y24  lm32_cpu/registers_reg_r1_0_31_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y24  lm32_cpu/registers_reg_r1_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y29  lm32_cpu/registers_reg_r1_0_31_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y41  storage_1_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y29  lm32_cpu/registers_reg_r1_0_31_30_31/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y29  lm32_cpu/registers_reg_r1_0_31_30_31/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y29  lm32_cpu/registers_reg_r1_0_31_30_31/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y29  lm32_cpu/registers_reg_r1_0_31_30_31/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y29  lm32_cpu/registers_reg_r1_0_31_30_31/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y29  lm32_cpu/registers_reg_r1_0_31_30_31/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y29  lm32_cpu/registers_reg_r1_0_31_30_31/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y29  lm32_cpu/registers_reg_r1_0_31_30_31/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y6   storage_6_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y6   storage_6_reg_0_7_0_5/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  soc_pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        3.641ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.641ns  (required time - arrival time)
  Source:                 FDPE_2/Q
                            (internal pin)
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.866ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.866ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y34         FDPE                         0.000     0.000 r  FDPE_2/Q
                         net (fo=1, routed)           0.066     0.066    vns_xilinxasyncresetsynchronizerimpl1_rst_meta
    SLICE_X64Y34         FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    E3                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     2.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     3.248    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.274 r  BUFG_3/O
                         net (fo=8, routed)           0.593     3.866    clk200_clk
    SLICE_X64Y34         FDPE                                         r  FDPE_3/C
                         clock pessimism              0.000     3.866    
                         clock uncertainty           -0.125     3.742    
    SLICE_X64Y34         FDPE (Setup_fdpe_C_D)       -0.035     3.707    FDPE_3
  -------------------------------------------------------------------
                         required time                          3.707    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  3.641    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.362ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.362ns  (required time - arrival time)
  Source:                 FDPE/Q
                            (internal pin)
  Destination:            FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.593ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.593ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDPE                         0.000     0.000 r  FDPE/Q
                         net (fo=1, routed)           0.066     0.066    vns_xilinxasyncresetsynchronizerimpl0_rst_meta
    SLICE_X64Y36         FDPE                                         r  FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y16       BUFG                         0.000     2.000 r  BUFG/O
                         net (fo=4061, routed)        0.593     2.593    sys_clk
    SLICE_X64Y36         FDPE                                         r  FDPE_1/C
                         clock pessimism              0.000     2.593    
                         clock uncertainty           -0.129     2.463    
    SLICE_X64Y36         FDPE (Setup_fdpe_C_D)       -0.035     2.428    FDPE_1
  -------------------------------------------------------------------
                         required time                          2.428    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.362    





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

----------+------------------+----------------+----------+---------------+---------+---------------+---------+----------------+
Reference | Input            | IO Reg         | Delay    |     Setup(ns) | Process |      Hold(ns) | Process | Internal       |
Clock     | Port             | Type           | Type     | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock          |
----------+------------------+----------------+----------+---------------+---------+---------------+---------+----------------+
clk100    | cpu_reset        | FDPE           | -        |     0.063 (r) | FAST    |     2.157 (r) | SLOW    | soc_pll_clk200 |
clk100    | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -1.187 (r) | FAST    |     4.906 (r) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -1.115 (f) | FAST    |     4.906 (f) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -1.183 (r) | FAST    |     4.903 (r) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -1.111 (f) | FAST    |     4.903 (f) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -1.185 (r) | FAST    |     4.904 (r) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -1.113 (f) | FAST    |     4.904 (f) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -1.186 (r) | FAST    |     4.905 (r) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -1.114 (f) | FAST    |     4.905 (f) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -1.184 (r) | FAST    |     4.904 (r) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -1.112 (f) | FAST    |     4.904 (f) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -1.169 (r) | FAST    |     4.889 (r) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -1.097 (f) | FAST    |     4.889 (f) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -1.184 (r) | FAST    |     4.903 (r) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -1.112 (f) | FAST    |     4.903 (f) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -1.184 (r) | FAST    |     4.904 (r) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -1.112 (f) | FAST    |     4.904 (f) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -1.131 (r) | FAST    |     4.845 (r) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -1.059 (f) | FAST    |     4.845 (f) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -1.153 (r) | FAST    |     4.865 (r) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -1.081 (f) | FAST    |     4.865 (f) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -1.125 (r) | FAST    |     4.842 (r) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -1.053 (f) | FAST    |     4.842 (f) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -1.137 (r) | FAST    |     4.850 (r) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -1.065 (f) | FAST    |     4.850 (f) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -1.138 (r) | FAST    |     4.856 (r) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -1.066 (f) | FAST    |     4.856 (f) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -1.157 (r) | FAST    |     4.870 (r) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -1.085 (f) | FAST    |     4.870 (f) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -1.126 (r) | FAST    |     4.843 (r) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -1.054 (f) | FAST    |     4.843 (f) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -1.158 (r) | FAST    |     4.872 (r) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -1.086 (f) | FAST    |     4.872 (f) | SLOW    | soc_pll_sys4x  |
sys_clk   | cpu_reset        | FDPE           | -        |     3.136 (r) | SLOW    |    -0.553 (r) | FAST    |                |
sys_clk   | serial_rx        | FDRE           | -        |     4.355 (r) | SLOW    |    -1.194 (r) | FAST    |                |
sys_clk   | spiflash_1x_miso | FDRE           | -        |     2.987 (r) | SLOW    |    -0.526 (r) | FAST    |                |
sys_clk   | user_btn0        | FDRE           | -        |     6.323 (r) | SLOW    |    -1.671 (r) | FAST    |                |
sys_clk   | user_btn1        | FDRE           | -        |     6.705 (r) | SLOW    |    -1.695 (r) | FAST    |                |
sys_clk   | user_btn2        | FDRE           | -        |     6.180 (r) | SLOW    |    -1.591 (r) | FAST    |                |
sys_clk   | user_btn3        | FDRE           | -        |     6.205 (r) | SLOW    |    -1.692 (r) | FAST    |                |
sys_clk   | user_sw0         | FDRE           | -        |     5.190 (r) | SLOW    |    -1.514 (r) | FAST    |                |
sys_clk   | user_sw1         | FDRE           | -        |     5.212 (r) | SLOW    |    -1.468 (r) | FAST    |                |
sys_clk   | user_sw2         | FDRE           | -        |     5.095 (r) | SLOW    |    -1.408 (r) | FAST    |                |
sys_clk   | user_sw3         | FDRE           | -        |     4.760 (r) | SLOW    |    -1.344 (r) | FAST    |                |
----------+------------------+----------------+----------+---------------+---------+---------------+---------+----------------+


Output Ports Clock-to-out

----------+------------------+----------------+-------+----------------+---------+----------------+---------+-------------------+
Reference | Output           | IO Reg         | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal          |
Clock     | Port             | Type           | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock             |
----------+------------------+----------------+-------+----------------+---------+----------------+---------+-------------------+
clk100    | eth_ref_clk      | BUFR           | -     |     10.330 (r) | SLOW    |      2.981 (r) | FAST    | soc_eth_clk       |
clk100    | eth_ref_clk      | BUFR           | -     |     10.330 (f) | SLOW    |      2.981 (f) | FAST    | soc_eth_clk       |
clk100    | ddram_a[0]       | OSERDESE2 (IO) | -     |      8.351 (r) | SLOW    |      2.462 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_a[1]       | OSERDESE2 (IO) | -     |      8.354 (r) | SLOW    |      2.460 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_a[2]       | OSERDESE2 (IO) | -     |      8.344 (r) | SLOW    |      2.453 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_a[3]       | OSERDESE2 (IO) | -     |      8.356 (r) | SLOW    |      2.463 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_a[4]       | OSERDESE2 (IO) | -     |      8.349 (r) | SLOW    |      2.455 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_a[5]       | OSERDESE2 (IO) | -     |      8.375 (r) | SLOW    |      2.479 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_a[6]       | OSERDESE2 (IO) | -     |      8.380 (r) | SLOW    |      2.485 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_a[7]       | OSERDESE2 (IO) | -     |      8.377 (r) | SLOW    |      2.481 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_a[8]       | OSERDESE2 (IO) | -     |      8.368 (r) | SLOW    |      2.473 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_a[9]       | OSERDESE2 (IO) | -     |      8.383 (r) | SLOW    |      2.488 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_a[10]      | OSERDESE2 (IO) | -     |      8.367 (r) | SLOW    |      2.472 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_a[11]      | OSERDESE2 (IO) | -     |      8.376 (r) | SLOW    |      2.480 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_a[12]      | OSERDESE2 (IO) | -     |      8.374 (r) | SLOW    |      2.479 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_a[13]      | OSERDESE2 (IO) | -     |      8.364 (r) | SLOW    |      2.468 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_ba[0]      | OSERDESE2 (IO) | -     |      8.356 (r) | SLOW    |      2.464 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_ba[1]      | OSERDESE2 (IO) | -     |      8.349 (r) | SLOW    |      2.460 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_ba[2]      | OSERDESE2 (IO) | -     |      8.352 (r) | SLOW    |      2.463 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_cas_n      | OSERDESE2 (IO) | -     |      8.345 (r) | SLOW    |      2.454 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_cke        | OSERDESE2 (IO) | -     |      8.337 (r) | SLOW    |      2.449 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_clk_n      | OSERDESE2 (IO) | -     |      8.501 (r) | SLOW    |      2.450 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_clk_p      | OSERDESE2 (IO) | -     |      8.508 (r) | SLOW    |      2.457 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_cs_n       | OSERDESE2 (IO) | -     |      8.356 (r) | SLOW    |      2.460 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_dm[0]      | OSERDESE2 (IO) | -     |      8.375 (r) | SLOW    |      2.479 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_dm[1]      | OSERDESE2 (IO) | -     |      8.397 (r) | SLOW    |      2.503 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_dq[0]      | OSERDESE2 (IO) | -     |      9.298 (r) | SLOW    |      2.143 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_dq[1]      | OSERDESE2 (IO) | -     |      9.300 (r) | SLOW    |      2.150 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_dq[2]      | OSERDESE2 (IO) | -     |      9.300 (r) | SLOW    |      2.148 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_dq[3]      | OSERDESE2 (IO) | -     |      9.298 (r) | SLOW    |      2.144 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_dq[4]      | OSERDESE2 (IO) | -     |      9.299 (r) | SLOW    |      2.146 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_dq[5]      | OSERDESE2 (IO) | -     |      9.301 (r) | SLOW    |      2.166 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_dq[6]      | OSERDESE2 (IO) | -     |      9.298 (r) | SLOW    |      2.146 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_dq[7]      | OSERDESE2 (IO) | -     |      9.299 (r) | SLOW    |      2.147 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_dq[8]      | OSERDESE2 (IO) | -     |      9.287 (r) | SLOW    |      2.189 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_dq[9]      | OSERDESE2 (IO) | -     |      9.284 (r) | SLOW    |      2.164 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_dq[10]     | OSERDESE2 (IO) | -     |      9.294 (r) | SLOW    |      2.201 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_dq[11]     | OSERDESE2 (IO) | -     |      9.287 (r) | SLOW    |      2.183 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_dq[12]     | OSERDESE2 (IO) | -     |      9.295 (r) | SLOW    |      2.188 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_dq[13]     | OSERDESE2 (IO) | -     |      9.286 (r) | SLOW    |      2.161 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_dq[14]     | OSERDESE2 (IO) | -     |      9.294 (r) | SLOW    |      2.200 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_dq[15]     | OSERDESE2 (IO) | -     |      9.286 (r) | SLOW    |      2.160 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_odt        | OSERDESE2 (IO) | -     |      8.363 (r) | SLOW    |      2.468 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_ras_n      | OSERDESE2 (IO) | -     |      8.345 (r) | SLOW    |      2.457 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_reset_n    | OSERDESE2 (IO) | -     |      8.335 (r) | SLOW    |      2.440 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_we_n       | OSERDESE2 (IO) | -     |      8.338 (r) | SLOW    |      2.450 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_dqs_n[0]   | OSERDESE2 (IO) | -     |      9.923 (r) | SLOW    |      2.754 (r) | FAST    | soc_pll_sys4x_dqs |
clk100    | ddram_dqs_n[1]   | OSERDESE2 (IO) | -     |      9.916 (r) | SLOW    |      2.780 (r) | FAST    | soc_pll_sys4x_dqs |
clk100    | ddram_dqs_p[0]   | OSERDESE2 (IO) | -     |      9.924 (r) | SLOW    |      2.761 (r) | FAST    | soc_pll_sys4x_dqs |
clk100    | ddram_dqs_p[1]   | OSERDESE2 (IO) | -     |      9.917 (r) | SLOW    |      2.776 (r) | FAST    | soc_pll_sys4x_dqs |
sys_clk   | ddram_dq[0]      | FDRE           | -     |      7.104 (r) | SLOW    |      1.778 (r) | FAST    |                   |
sys_clk   | ddram_dq[1]      | FDRE           | -     |      7.261 (r) | SLOW    |      1.867 (r) | FAST    |                   |
sys_clk   | ddram_dq[2]      | FDRE           | -     |      7.421 (r) | SLOW    |      1.940 (r) | FAST    |                   |
sys_clk   | ddram_dq[3]      | FDRE           | -     |      6.643 (r) | SLOW    |      1.579 (r) | FAST    |                   |
sys_clk   | ddram_dq[4]      | FDRE           | -     |      7.268 (r) | SLOW    |      1.861 (r) | FAST    |                   |
sys_clk   | ddram_dq[5]      | FDRE           | -     |      7.561 (r) | SLOW    |      2.012 (r) | FAST    |                   |
sys_clk   | ddram_dq[6]      | FDRE           | -     |      6.793 (r) | SLOW    |      1.645 (r) | FAST    |                   |
sys_clk   | ddram_dq[7]      | FDRE           | -     |      6.955 (r) | SLOW    |      1.725 (r) | FAST    |                   |
sys_clk   | ddram_dq[8]      | FDRE           | -     |      6.975 (r) | SLOW    |      1.773 (r) | FAST    |                   |
sys_clk   | ddram_dq[9]      | FDRE           | -     |      7.288 (r) | SLOW    |      1.877 (r) | FAST    |                   |
sys_clk   | ddram_dq[10]     | FDRE           | -     |      6.650 (r) | SLOW    |      1.646 (r) | FAST    |                   |
sys_clk   | ddram_dq[11]     | FDRE           | -     |      6.965 (r) | SLOW    |      1.752 (r) | FAST    |                   |
sys_clk   | ddram_dq[12]     | FDRE           | -     |      6.350 (r) | SLOW    |      1.499 (r) | FAST    |                   |
sys_clk   | ddram_dq[13]     | FDRE           | -     |      7.135 (r) | SLOW    |      1.825 (r) | FAST    |                   |
sys_clk   | ddram_dq[14]     | FDRE           | -     |      6.510 (r) | SLOW    |      1.590 (r) | FAST    |                   |
sys_clk   | ddram_dq[15]     | FDRE           | -     |      7.275 (r) | SLOW    |      1.879 (r) | FAST    |                   |
sys_clk   | ddram_dqs_n[0]   | FDRE           | -     |      7.268 (r) | SLOW    |      1.853 (r) | FAST    |                   |
sys_clk   | ddram_dqs_n[1]   | FDRE           | -     |      6.673 (r) | SLOW    |      1.605 (r) | FAST    |                   |
sys_clk   | ddram_dqs_p[0]   | FDRE           | -     |      7.269 (r) | SLOW    |      1.860 (r) | FAST    |                   |
sys_clk   | ddram_dqs_p[1]   | FDRE           | -     |      6.674 (r) | SLOW    |      1.600 (r) | FAST    |                   |
sys_clk   | serial_tx        | FDSE           | -     |     10.504 (r) | SLOW    |      3.565 (r) | FAST    |                   |
sys_clk   | spiflash_1x_cs_n | FDRE           | -     |      9.665 (r) | SLOW    |      2.990 (r) | FAST    |                   |
sys_clk   | spiflash_1x_mosi | FDRE           | -     |     10.425 (r) | SLOW    |      3.078 (r) | FAST    |                   |
sys_clk   | user_led0        | FDRE           | -     |      8.530 (r) | SLOW    |      2.734 (r) | FAST    |                   |
sys_clk   | user_led1        | FDRE           | -     |      8.291 (r) | SLOW    |      2.619 (r) | FAST    |                   |
sys_clk   | user_led2        | FDRE           | -     |      9.452 (r) | SLOW    |      3.182 (r) | FAST    |                   |
sys_clk   | user_led3        | FDRE           | -     |      9.602 (r) | SLOW    |      3.230 (r) | FAST    |                   |
----------+------------------+----------------+-------+----------------+---------+----------------+---------+-------------------+


Setup between Clocks

--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source  | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock   | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100  | clk100      |         2.206 | SLOW    |               |         |               |         |               |         |
sys_clk | sys_clk     |         9.615 | SLOW    |               |         |               |         |               |         |
--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk100
Worst Case Data Window: 3.853 ns
Ideal Clock Offset to Actual Clock: 2.980 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
ddram_dq[0]        |  -1.187 (r) | FAST    |   4.906 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[0]        |  -1.115 (f) | FAST    |   4.906 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -1.183 (r) | FAST    |   4.903 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -1.111 (f) | FAST    |   4.903 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -1.185 (r) | FAST    |   4.904 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -1.113 (f) | FAST    |   4.904 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -1.186 (r) | FAST    |   4.905 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -1.114 (f) | FAST    |   4.905 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -1.184 (r) | FAST    |   4.904 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -1.112 (f) | FAST    |   4.904 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -1.169 (r) | FAST    |   4.889 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -1.097 (f) | FAST    |   4.889 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -1.184 (r) | FAST    |   4.903 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -1.112 (f) | FAST    |   4.903 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -1.184 (r) | FAST    |   4.904 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -1.112 (f) | FAST    |   4.904 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -1.131 (r) | FAST    |   4.845 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -1.059 (f) | FAST    |   4.845 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -1.153 (r) | FAST    |   4.865 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -1.081 (f) | FAST    |   4.865 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -1.125 (r) | FAST    |   4.842 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -1.053 (f) | FAST    |   4.842 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -1.137 (r) | FAST    |   4.850 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -1.065 (f) | FAST    |   4.850 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -1.138 (r) | FAST    |   4.856 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -1.066 (f) | FAST    |   4.856 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -1.157 (r) | FAST    |   4.870 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -1.085 (f) | FAST    |   4.870 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -1.126 (r) | FAST    |   4.843 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -1.054 (f) | FAST    |   4.843 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -1.158 (r) | FAST    |   4.872 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -1.086 (f) | FAST    |   4.872 (f) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |  -1.053 (f) | FAST    |   4.906 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.039 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_a[0]         |   8.351 (r) | SLOW    |   2.462 (r) | FAST    |    0.009 |
ddram_a[1]         |   8.354 (r) | SLOW    |   2.460 (r) | FAST    |    0.009 |
ddram_a[2]         |   8.344 (r) | SLOW    |   2.453 (r) | FAST    |    0.000 |
ddram_a[3]         |   8.356 (r) | SLOW    |   2.463 (r) | FAST    |    0.011 |
ddram_a[4]         |   8.349 (r) | SLOW    |   2.455 (r) | FAST    |    0.004 |
ddram_a[5]         |   8.375 (r) | SLOW    |   2.479 (r) | FAST    |    0.031 |
ddram_a[6]         |   8.380 (r) | SLOW    |   2.485 (r) | FAST    |    0.036 |
ddram_a[7]         |   8.377 (r) | SLOW    |   2.481 (r) | FAST    |    0.033 |
ddram_a[8]         |   8.368 (r) | SLOW    |   2.473 (r) | FAST    |    0.024 |
ddram_a[9]         |   8.383 (r) | SLOW    |   2.488 (r) | FAST    |    0.039 |
ddram_a[10]        |   8.367 (r) | SLOW    |   2.472 (r) | FAST    |    0.022 |
ddram_a[11]        |   8.376 (r) | SLOW    |   2.480 (r) | FAST    |    0.032 |
ddram_a[12]        |   8.374 (r) | SLOW    |   2.479 (r) | FAST    |    0.030 |
ddram_a[13]        |   8.364 (r) | SLOW    |   2.468 (r) | FAST    |    0.020 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.383 (r) | SLOW    |   2.453 (r) | FAST    |    0.039 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.008 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_ba[0]        |   8.356 (r) | SLOW    |   2.464 (r) | FAST    |    0.008 |
ddram_ba[1]        |   8.349 (r) | SLOW    |   2.460 (r) | FAST    |    0.000 |
ddram_ba[2]        |   8.352 (r) | SLOW    |   2.463 (r) | FAST    |    0.003 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.356 (r) | SLOW    |   2.460 (r) | FAST    |    0.008 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.023 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dm[0]        |   8.375 (r) | SLOW    |   2.479 (r) | FAST    |    0.000 |
ddram_dm[1]        |   8.397 (r) | SLOW    |   2.503 (r) | FAST    |    0.023 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.397 (r) | SLOW    |   2.479 (r) | FAST    |    0.023 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.058 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   9.298 (r) | SLOW    |   2.143 (r) | FAST    |    0.014 |
ddram_dq[1]        |   9.300 (r) | SLOW    |   2.150 (r) | FAST    |    0.016 |
ddram_dq[2]        |   9.300 (r) | SLOW    |   2.148 (r) | FAST    |    0.016 |
ddram_dq[3]        |   9.298 (r) | SLOW    |   2.144 (r) | FAST    |    0.014 |
ddram_dq[4]        |   9.299 (r) | SLOW    |   2.146 (r) | FAST    |    0.015 |
ddram_dq[5]        |   9.301 (r) | SLOW    |   2.166 (r) | FAST    |    0.022 |
ddram_dq[6]        |   9.298 (r) | SLOW    |   2.146 (r) | FAST    |    0.014 |
ddram_dq[7]        |   9.299 (r) | SLOW    |   2.147 (r) | FAST    |    0.015 |
ddram_dq[8]        |   9.287 (r) | SLOW    |   2.189 (r) | FAST    |    0.045 |
ddram_dq[9]        |   9.284 (r) | SLOW    |   2.164 (r) | FAST    |    0.020 |
ddram_dq[10]       |   9.294 (r) | SLOW    |   2.201 (r) | FAST    |    0.058 |
ddram_dq[11]       |   9.287 (r) | SLOW    |   2.183 (r) | FAST    |    0.040 |
ddram_dq[12]       |   9.295 (r) | SLOW    |   2.188 (r) | FAST    |    0.045 |
ddram_dq[13]       |   9.286 (r) | SLOW    |   2.161 (r) | FAST    |    0.018 |
ddram_dq[14]       |   9.294 (r) | SLOW    |   2.200 (r) | FAST    |    0.057 |
ddram_dq[15]       |   9.286 (r) | SLOW    |   2.160 (r) | FAST    |    0.017 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.301 (r) | SLOW    |   2.143 (r) | FAST    |    0.058 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 1.211 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   7.104 (r) | SLOW    |   1.778 (r) | FAST    |    0.755 |
ddram_dq[1]        |   7.261 (r) | SLOW    |   1.867 (r) | FAST    |    0.911 |
ddram_dq[2]        |   7.421 (r) | SLOW    |   1.940 (r) | FAST    |    1.071 |
ddram_dq[3]        |   6.643 (r) | SLOW    |   1.579 (r) | FAST    |    0.293 |
ddram_dq[4]        |   7.268 (r) | SLOW    |   1.861 (r) | FAST    |    0.918 |
ddram_dq[5]        |   7.561 (r) | SLOW    |   2.012 (r) | FAST    |    1.211 |
ddram_dq[6]        |   6.793 (r) | SLOW    |   1.645 (r) | FAST    |    0.443 |
ddram_dq[7]        |   6.955 (r) | SLOW    |   1.725 (r) | FAST    |    0.606 |
ddram_dq[8]        |   6.975 (r) | SLOW    |   1.773 (r) | FAST    |    0.625 |
ddram_dq[9]        |   7.288 (r) | SLOW    |   1.877 (r) | FAST    |    0.938 |
ddram_dq[10]       |   6.650 (r) | SLOW    |   1.646 (r) | FAST    |    0.300 |
ddram_dq[11]       |   6.965 (r) | SLOW    |   1.752 (r) | FAST    |    0.615 |
ddram_dq[12]       |   6.350 (r) | SLOW    |   1.499 (r) | FAST    |    0.000 |
ddram_dq[13]       |   7.135 (r) | SLOW    |   1.825 (r) | FAST    |    0.785 |
ddram_dq[14]       |   6.510 (r) | SLOW    |   1.590 (r) | FAST    |    0.160 |
ddram_dq[15]       |   7.275 (r) | SLOW    |   1.879 (r) | FAST    |    0.925 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.561 (r) | SLOW    |   1.499 (r) | FAST    |    1.211 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.027 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   9.923 (r) | SLOW    |   2.754 (r) | FAST    |    0.007 |
ddram_dqs_n[1]     |   9.916 (r) | SLOW    |   2.780 (r) | FAST    |    0.027 |
ddram_dqs_p[0]     |   9.924 (r) | SLOW    |   2.761 (r) | FAST    |    0.008 |
ddram_dqs_p[1]     |   9.917 (r) | SLOW    |   2.776 (r) | FAST    |    0.022 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.924 (r) | SLOW    |   2.754 (r) | FAST    |    0.027 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 0.596 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   7.268 (r) | SLOW    |   1.853 (r) | FAST    |    0.595 |
ddram_dqs_n[1]     |   6.673 (r) | SLOW    |   1.605 (r) | FAST    |    0.005 |
ddram_dqs_p[0]     |   7.269 (r) | SLOW    |   1.860 (r) | FAST    |    0.596 |
ddram_dqs_p[1]     |   6.674 (r) | SLOW    |   1.600 (r) | FAST    |    0.001 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.269 (r) | SLOW    |   1.600 (r) | FAST    |    0.596 |
-------------------+-------------+---------+-------------+---------+----------+




