;redcode
;assert 1
	SPL 0, <402
	CMP -277, <-126
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	SLT 0, 90
	MOV 121, 100
	SUB #0, -70
	MOV -4, <-20
	SLT 0, @700
	DJN @30, 0
	SLT 0, @700
	SUB @121, 106
	SLT 0, @700
	SLT 0, @700
	SLT 4, 30
	SLT 4, 30
	SLT 4, 30
	CMP 0, @700
	ADD <-3, 0
	SUB <-3, 0
	SUB 2, @0
	CMP 210, 60
	SUB 0, 13
	MOV @-127, @100
	SLT 509, 94
	SUB 30, 320
	SUB <-3, 0
	SUB #0, 81
	MOV @-127, @100
	SUB -10, 1
	SUB 30, 320
	ADD <-3, 0
	SUB @-0, 0
	SUB 3, 132
	SLT 0, 90
	CMP #0, 81
	JMP 0, #2
	ADD <-3, 0
	SLT 0, 90
	SLT 0, 90
	SLT 0, @700
	SUB #0, 81
	SUB @121, 106
	DJN -1, @-20
	CMP -277, <-126
	SUB @121, 106
	MOV @-127, @100
	MOV -4, <-20
	SPL 0, <402
	SUB @121, 106
	JMP 0, #2
	MOV -4, <-20
