// Seed: 1714081708
module module_0 (
    output tri0  id_0,
    input  uwire id_1
);
  wire id_3;
  assign module_1.id_0 = 0;
  wire id_4;
endmodule
module module_1 #(
    parameter id_2 = 32'd2
) (
    output tri id_0,
    output uwire id_1,
    output wor _id_2#(.id_8(-1)),
    input wire id_3,
    output supply1 id_4,
    output uwire id_5,
    output wor id_6
);
  logic id_9 = -1;
  logic [~  -1 : id_2] id_10;
  localparam id_11 = 1;
  module_0 modCall_1 (
      id_6,
      id_3
  );
  parameter id_12 = id_11 ^ id_11 !== id_11;
endmodule
