#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sun Jan 24 13:23:52 2021
# Process ID: 8484
# Current directory: C:/Users/KasperPC/Desktop/EOS_Examen/EX2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1716 C:\Users\KasperPC\Desktop\EOS_Examen\EX2\EX2.xpr
# Log file: C:/Users/KasperPC/Desktop/EOS_Examen/EX2/vivado.log
# Journal file: C:/Users/KasperPC/Desktop/EOS_Examen/EX2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/KasperPC/Desktop/EOS_Examen/EX2/EX2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/KasperPC/Desktop/EOS_Examen/EX2/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_sevenseg_ip_0_1

update_compile_order -fileset sources_1
open_bd_design {C:/Users/KasperPC/Desktop/EOS_Examen/EX2/EX2.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
Adding component instance block -- xilinx.com:user:sevenseg_ip:1.0 - sevenseg_ip_0
Successfully read diagram <design_1> from BD file <C:/Users/KasperPC/Desktop/EOS_Examen/EX2/EX2.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1060.469 ; gain = 0.000
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:sevenseg_ip:1.0 [get_ips  design_1_sevenseg_ip_0_1] -log ip_upgrade.log
Upgrading 'C:/Users/KasperPC/Desktop/EOS_Examen/EX2/EX2.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_sevenseg_ip_0_1 (sevenseg_ip_v1.0 1.0) from revision 4 to revision 5
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'OUTPUT'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'uitgang'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_sevenseg_ip_0_1'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'design_1_sevenseg_ip_0_1' has identified issues that may require user intervention. Please review the upgrade log 'c:/Users/KasperPC/Desktop/EOS_Examen/EX2/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : <C:\Users\KasperPC\Desktop\EOS_Examen\EX2\EX2.srcs\sources_1\bd\design_1\design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/KasperPC/Desktop/EOS_Examen/EX2/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_sevenseg_ip_0_1] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/KasperPC/Desktop/EOS_Examen/EX2/EX2.srcs/sources_1/bd/design_1/design_1.bd]
ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source: 
/processing_system7_0/M_AXI_GP1_ACLK
/sevenseg_ip_0/s00_axi_aclk

ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design C:/Users/KasperPC/Desktop/EOS_Examen/EX2/EX2.srcs/sources_1/bd/design_1/design_1.bd 
ERROR: [Common 17-39] 'generate_target' failed due to earlier errors.
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP1} Slave {/sevenseg_ip_0/S00_AXI} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins sevenseg_ip_0/S00_AXI]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
Slave segment '/sevenseg_ip_0/S00_AXI/S00_AXI_reg' is being assigned into address space '/processing_system7_0/Data' at <0x83C0_0000 [ 64K ]>.
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_USE_M_AXI_GP0 {1}] [get_bd_cells processing_system7_0]
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/sevenseg_ip_0/S00_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins processing_system7_0/M_AXI_GP0]
regenerate_bd_layout
startgroup
make_bd_pins_external  [get_bd_pins sevenseg_ip_0/uitgang]
endgroup
save_bd_design
Wrote  : <C:\Users\KasperPC\Desktop\EOS_Examen\EX2\EX2.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/KasperPC/Desktop/EOS_Examen/EX2/EX2.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
launch_runs impl_1 -jobs 20
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
Wrote  : <C:\Users\KasperPC\Desktop\EOS_Examen\EX2\EX2.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : C:/Users/KasperPC/Desktop/EOS_Examen/EX2/EX2.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/Users/KasperPC/Desktop/EOS_Examen/EX2/EX2.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/Users/KasperPC/Desktop/EOS_Examen/EX2/EX2.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP1'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sevenseg_ip_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/KasperPC/Desktop/EOS_Examen/EX2/EX2.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/KasperPC/Desktop/EOS_Examen/EX2/EX2.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s01_couplers/auto_pc .
Exporting to file C:/Users/KasperPC/Desktop/EOS_Examen/EX2/EX2.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/KasperPC/Desktop/EOS_Examen/EX2/EX2.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/KasperPC/Desktop/EOS_Examen/EX2/EX2.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Sun Jan 24 13:26:01 2021] Launched design_1_xbar_0_synth_1, design_1_rst_ps7_0_50M_0_synth_1, design_1_auto_pc_1_synth_1, design_1_auto_pc_0_synth_1, design_1_processing_system7_0_1_synth_1, design_1_sevenseg_ip_0_1_synth_1, synth_1...
Run output will be captured here:
design_1_xbar_0_synth_1: C:/Users/KasperPC/Desktop/EOS_Examen/EX2/EX2.runs/design_1_xbar_0_synth_1/runme.log
design_1_rst_ps7_0_50M_0_synth_1: C:/Users/KasperPC/Desktop/EOS_Examen/EX2/EX2.runs/design_1_rst_ps7_0_50M_0_synth_1/runme.log
design_1_auto_pc_1_synth_1: C:/Users/KasperPC/Desktop/EOS_Examen/EX2/EX2.runs/design_1_auto_pc_1_synth_1/runme.log
design_1_auto_pc_0_synth_1: C:/Users/KasperPC/Desktop/EOS_Examen/EX2/EX2.runs/design_1_auto_pc_0_synth_1/runme.log
design_1_processing_system7_0_1_synth_1: C:/Users/KasperPC/Desktop/EOS_Examen/EX2/EX2.runs/design_1_processing_system7_0_1_synth_1/runme.log
design_1_sevenseg_ip_0_1_synth_1: C:/Users/KasperPC/Desktop/EOS_Examen/EX2/EX2.runs/design_1_sevenseg_ip_0_1_synth_1/runme.log
synth_1: C:/Users/KasperPC/Desktop/EOS_Examen/EX2/EX2.runs/synth_1/runme.log
[Sun Jan 24 13:26:01 2021] Launched impl_1...
Run output will be captured here: C:/Users/KasperPC/Desktop/EOS_Examen/EX2/EX2.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1304.699 ; gain = 182.984
report_ip_status -name ip_status 
open_run impl_1
INFO: [Device 21-403] Loading part xc7z007sclg225-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.094 . Memory (MB): peak = 1482.625 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.316 . Memory (MB): peak = 2164.008 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.316 . Memory (MB): peak = 2164.008 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2164.008 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2337.371 ; gain = 966.051
set_property IOSTANDARD LVCMOS33 [get_ports [list {uitgang_0[6]} {uitgang_0[5]} {uitgang_0[4]} {uitgang_0[3]} {uitgang_0[2]} {uitgang_0[1]} {uitgang_0[0]}]]
place_ports {uitgang_0[6]} N13
place_ports {uitgang_0[5]} L13
place_ports {uitgang_0[4]} K13
place_ports {uitgang_0[3]} L15
place_ports {uitgang_0[2]} M15
place_ports {uitgang_0[1]} L14
place_ports {uitgang_0[0]} M14
file mkdir C:/Users/KasperPC/Desktop/EOS_Examen/EX2/EX2.srcs/constrs_1/new
close [ open C:/Users/KasperPC/Desktop/EOS_Examen/EX2/EX2.srcs/constrs_1/new/XDC.xdc w ]
add_files -fileset constrs_1 C:/Users/KasperPC/Desktop/EOS_Examen/EX2/EX2.srcs/constrs_1/new/XDC.xdc
set_property target_constrs_file C:/Users/KasperPC/Desktop/EOS_Examen/EX2/EX2.srcs/constrs_1/new/XDC.xdc [current_fileset -constrset]
save_constraints -force
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 20
[Sun Jan 24 13:29:51 2021] Launched synth_1...
Run output will be captured here: C:/Users/KasperPC/Desktop/EOS_Examen/EX2/EX2.runs/synth_1/runme.log
[Sun Jan 24 13:29:51 2021] Launched impl_1...
Run output will be captured here: C:/Users/KasperPC/Desktop/EOS_Examen/EX2/EX2.runs/impl_1/runme.log
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
set_property pfm_name {} [get_files -all {C:/Users/KasperPC/Desktop/EOS_Examen/EX2/EX2.srcs/sources_1/bd/design_1/design_1.bd}]
write_hw_platform -fixed -include_bit -force -file C:/Users/KasperPC/Desktop/EOS_Examen/EX2/design_1_wrapper.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: C:/Users/KasperPC/Desktop/EOS_Examen/EX2/design_1_wrapper.xsa ...
INFO: [Hsi 55-2053] elapsed time for repository (C:/Xilinx/Vivado/2020.1/data\embeddedsw) loading 0 seconds
INFO: [Vivado 12-4896] Successfully created Hardware Platform: C:/Users/KasperPC/Desktop/EOS_Examen/EX2/design_1_wrapper.xsa
write_hw_platform: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2516.547 ; gain = 6.961
exit
INFO: [Common 17-206] Exiting Vivado at Sun Jan 24 14:04:55 2021...
