컴퓨터 구조
===========

- 프로젝트
  0. Implementation of MU0 Processor
  ![image](https://github.com/user-attachments/assets/035c9ba0-46d9-4840-924b-6ade5bc70a70)

    + 그림에서 동그라미 부분의 회로를 logisim tool을 이용하여 완성하는 것이 목표
  
  1. MIPS Single Cycle CPU Implementation
     ![image](https://github.com/user-attachments/assets/a281d326-1f3c-44e7-9cf2-ed5869defc1f)
     
    + iracus verilog tool을 이용하여 확인
  2. MIPS Multi-Cycle CPU Implementation

    ![image](https://github.com/user-attachments/assets/fb6a1148-5eae-4838-a79e-e0d15f06b7e5)

  3. Pipeline Architecture

    ![image](https://github.com/user-attachments/assets/07557b2f-c61d-49b6-a2b8-ce96f7db4136)

  4. Cache Design
  
  ![image](https://github.com/user-attachments/assets/b9df20e3-72d2-4ef5-bb9e-2653bc5db1b4)
    + insertion sort와 random access 프로그램을 벤치마킹
