$date
	Fri Oct 17 10:48:44 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module jk_tb $end
$var wire 1 ! qn $end
$var wire 1 " q $end
$var reg 1 # clk $end
$var reg 1 $ j $end
$var reg 1 % k $end
$var reg 1 & qn1 $end
$var reg 1 ' qnn1 $end
$scope module uut $end
$var wire 1 # clk $end
$var wire 1 $ j $end
$var wire 1 % k $end
$var wire 1 " q $end
$var wire 1 ! qn $end
$var wire 1 & qn1 $end
$var wire 1 ' qnn1 $end
$var wire 1 ( w1 $end
$var wire 1 ) w2 $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1)
1(
1'
0&
0%
0$
0#
0"
1!
$end
#10
1#
#20
1%
0#
#30
0)
1#
#40
1)
0%
1$
0#
#50
1"
0(
1#
#60
0"
1(
0!
1%
0#
1&
#70
0(
0)
1"
1!
1#
0'
0&
#80
