Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: spi_3wire.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "spi_3wire.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "spi_3wire"
Output Format                      : NGC
Target Device                      : xc6slx4-3-tqg144

---- Source Options
Top Module Name                    : spi_3wire
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "E:\project\VHDL\vhdl_project\spi_3wire.vhd" into library work
Parsing entity <spi_3wire>.
Parsing architecture <Behavioral> of entity <spi_3wire>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <spi_3wire> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <spi_3wire>.
    Related source file is "E:\project\VHDL\vhdl_project\spi_3wire.vhd".
WARNING:Xst:647 - Input <sclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit register for signal <data_path_inst_byte>.
    Found 1-bit register for signal <start_int>.
    Found 1-bit register for signal <rw_ctrl_int>.
    Found 1-bit register for signal <state[2]_clk_sys_DFF_51_q>.
    Found 5-bit register for signal <bit_cnt>.
    Found 3-bit register for signal <state>.
    Found 1-bit register for signal <cs_n_int>.
    Found 5-bit register for signal <cnt_limit>.
    Found 1-bit register for signal <state[2]_clk_sys_DFF_61>.
    Found 32-bit register for signal <data_in_int>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 11                                             |
    | Inputs             | 4                                              |
    | Outputs            | 5                                              |
    | Clock              | clk_sys (rising_edge)                          |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <cnt_limit>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 35                                             |
    | Inputs             | 7                                              |
    | Outputs            | 2                                              |
    | Clock              | clk_sys (rising_edge)                          |
    | Power Up State     | 00000                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 5-bit subtractor for signal <GND_4_o_GND_4_o_sub_22_OUT<4:0>> created at line 1308.
    Found 1-bit 16-to-1 multiplexer for signal <bit_cnt[3]_data_path_inst_byte[15]_Mux_3_o> created at line 107.
    Found 1-bit 32-to-1 multiplexer for signal <bit_cnt[4]_data_in_int[31]_Mux_11_o> created at line 136.
    Found 1-bit tristate buffer for signal <sdio> created at line 65
    Found 1-bit tristate buffer for signal <tx> created at line 67
    Found 5-bit comparator equal for signal <n0051> created at line 167
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  58 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   9 Multiplexer(s).
	inferred   2 Tristate(s).
	inferred   2 Finite State Machine(s).
Unit <spi_3wire> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 5-bit subtractor                                      : 1
# Registers                                            : 8
 1-bit register                                        : 5
 16-bit register                                       : 1
 32-bit register                                       : 1
 5-bit register                                        : 1
# Comparators                                          : 1
 5-bit comparator equal                                : 1
# Multiplexers                                         : 9
 1-bit 16-to-1 multiplexer                             : 1
 1-bit 2-to-1 multiplexer                              : 1
 1-bit 32-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 6
# Tristates                                            : 2
 1-bit tristate buffer                                 : 2
# FSMs                                                 : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 5-bit subtractor                                      : 1
# Registers                                            : 58
 Flip-Flops                                            : 58
# Comparators                                          : 1
 5-bit comparator equal                                : 1
# Multiplexers                                         : 9
 1-bit 16-to-1 multiplexer                             : 1
 1-bit 2-to-1 multiplexer                              : 1
 1-bit 32-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 6
# FSMs                                                 : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_1> on signal <cnt_limit[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 00000 | 00
 11000 | 01
 10000 | 10
 01000 | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <state[1:3]> with user encoding.
-------------------------------
 State             | Encoding
-------------------------------
 idle              | 000
 instruction       | 001
 write_s           | 010
 read_s            | 011
 delay_instruction | 100
 delay_read        | 101
-------------------------------
WARNING:Xst:2041 - Unit spi_3wire: 1 internal tristate is replaced by logic (pull-up yes): tx.

Optimizing unit <spi_3wire> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block spi_3wire, actual ratio is 4.
FlipFlop bit_cnt_0 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 64
 Flip-Flops                                            : 64

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : spi_3wire.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 54
#      LUT2                        : 6
#      LUT3                        : 6
#      LUT4                        : 3
#      LUT5                        : 3
#      LUT6                        : 30
#      MUXF7                       : 4
#      MUXF8                       : 1
#      VCC                         : 1
# FlipFlops/Latches                : 64
#      FD                          : 64
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 52
#      IBUF                        : 49
#      OBUF                        : 2
#      OBUFT                       : 1

Device utilization summary:
---------------------------

Selected Device : 6slx4tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:              64  out of   4800     1%  
 Number of Slice LUTs:                   48  out of   2400     2%  
    Number used as Logic:                48  out of   2400     2%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     93
   Number with an unused Flip Flop:      29  out of     93    31%  
   Number with an unused LUT:            45  out of     93    48%  
   Number of fully used LUT-FF pairs:    19  out of     93    20%  
   Number of unique control sets:         1

IO Utilization: 
 Number of IOs:                          54
 Number of bonded IOBs:                  53  out of    102    51%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk_sys                            | BUFGP                  | 64    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.721ns (Maximum Frequency: 268.774MHz)
   Minimum input arrival time before clock: 1.903ns
   Maximum output required time after clock: 4.484ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_sys'
  Clock period: 3.721ns (frequency: 268.774MHz)
  Total number of paths / destination ports: 263 / 15
-------------------------------------------------------------------------
Delay:               3.721ns (Levels of Logic = 3)
  Source:            bit_cnt_1 (FF)
  Destination:       tx (FF)
  Source Clock:      clk_sys rising
  Destination Clock: clk_sys rising

  Data Path: bit_cnt_1 to tx
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              18   0.447   1.050  bit_cnt_1 (bit_cnt_1)
     LUT6:I5->O            1   0.205   0.827  Mmux_bit_cnt[4]_data_in_int[31]_Mux_11_o_92 (Mmux_bit_cnt[4]_data_in_int[31]_Mux_11_o_92)
     LUT6:I2->O            1   0.203   0.684  Mmux_bit_cnt[4]_data_in_int[31]_Mux_11_o_4 (Mmux_bit_cnt[4]_data_in_int[31]_Mux_11_o_4)
     LUT6:I4->O            1   0.203   0.000  Mmux_state[2]_Z_4_o_Mux_37_o11 (state[2]_Z_4_o_Mux_37_o)
     FD:D                      0.102          tx
    ----------------------------------------
    Total                      3.721ns (1.160ns logic, 2.561ns route)
                                       (31.2% logic, 68.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_sys'
  Total number of paths / destination ports: 49 / 49
-------------------------------------------------------------------------
Offset:              1.903ns (Levels of Logic = 1)
  Source:            data_in<32> (PAD)
  Destination:       data_path_inst_byte_0 (FF)
  Destination Clock: clk_sys rising

  Data Path: data_in<32> to data_path_inst_byte_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  data_in_32_IBUF (data_in_32_IBUF)
     FD:D                      0.102          data_path_inst_byte_0
    ----------------------------------------
    Total                      1.903ns (1.324ns logic, 0.579ns route)
                                       (69.6% logic, 30.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_sys'
  Total number of paths / destination ports: 5 / 3
-------------------------------------------------------------------------
Offset:              4.484ns (Levels of Logic = 2)
  Source:            state[2]_clk_sys_DFF_61 (FF)
  Destination:       sdio (PAD)
  Source Clock:      clk_sys rising

  Data Path: state[2]_clk_sys_DFF_61 to sdio
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.684  state[2]_clk_sys_DFF_61 (state[2]_clk_sys_DFF_61)
     LUT2:I0->O            1   0.203   0.579  txLogicTrst1 (tx)
     OBUFT:I->O                2.571          sdio_OBUFT (sdio)
    ----------------------------------------
    Total                      4.484ns (3.221ns logic, 1.263ns route)
                                       (71.8% logic, 28.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk_sys
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_sys        |    3.721|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 3.00 secs
Total CPU time to Xst completion: 3.16 secs
 
--> 

Total memory usage is 4503720 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    0 (   0 filtered)

