Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Thu Jan 16 19:40:41 2025
| Host         : LAPTOP-I6E0CIJ5 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file YAHTZEE_control_sets_placed.rpt
| Design       : YAHTZEE
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    20 |
|    Minimum number of control sets                        |    20 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    66 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    20 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     7 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             165 |           71 |
| No           | No                    | Yes                    |             103 |           49 |
| No           | Yes                   | No                     |              49 |           13 |
| Yes          | No                    | No                     |              44 |           16 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               5 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------+---------------------------+-----------------------------------------------------+------------------+----------------+--------------+
|        Clock Signal        |       Enable Signal       |                   Set/Reset Signal                  | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------+---------------------------+-----------------------------------------------------+------------------+----------------+--------------+
|  fsm/intermitente_reg_0    |                           | display/HZ2/CLK_TEMP_reg_1                          |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG             |                           | puntuaciones2/instancia_caso_turnos/reset_pt        |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG             | down/U2/E[0]              |                                                     |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG             | fsm/letras0               |                                                     |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG             | fsm/tirar_dados0          | fsm/tirar_dados[4]_i_1_n_1                          |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG             | n_0_1043_BUFG             |                                                     |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG             | puntuaciones2n_1_902_BUFG |                                                     |                2 |              6 |         3.00 |
|  digisel_reg[7]_i_2_n_1    |                           | fsm/intermitente                                    |                5 |              7 |         1.40 |
|  digisel_reg[7]_i_2_n_1    |                           | fsm/intermitente_reg_0                              |                2 |              8 |         4.00 |
|  digisel_reg[7]_i_2_n_1    |                           | display/HZ2/CLK_TEMP_reg_1                          |                2 |              8 |         4.00 |
|  reset_turnos_BUFG         |                           |                                                     |                3 |             10 |         3.33 |
|  digisel_reg[7]_i_2_n_1    | fsm/E[0]                  |                                                     |                4 |             11 |         2.75 |
|  clk_IBUF_BUFG             | fsm/primer_enter0         |                                                     |                4 |             12 |         3.00 |
|  clk_IBUF_BUFG             |                           | reset_turnos_BUFG                                   |                9 |             17 |         1.89 |
|  clk_IBUF_BUFG             |                           | display/HZ1/CONTADOR0                               |                6 |             24 |         4.00 |
|  clk_IBUF_BUFG             |                           | display/HZ2/CONTADOR[0]_i_1_n_1                     |                6 |             24 |         4.00 |
|  n_0_1043_BUFG             |                           |                                                     |               12 |             27 |         2.25 |
|  puntuaciones2n_1_902_BUFG |                           |                                                     |               12 |             27 |         2.25 |
|  clk_IBUF_BUFG             |                           | dados_aleatorios/lfsr_generators[4].LFSR_inst/reset |               30 |             62 |         2.07 |
|  clk_IBUF_BUFG             |                           |                                                     |               44 |            104 |         2.36 |
+----------------------------+---------------------------+-----------------------------------------------------+------------------+----------------+--------------+


