#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Fri Nov 17 21:24:57 2017
# Process ID: 13752
# Current directory: C:/JPEG_Thesis_2/DARC_BRAM_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent492 C:\JPEG_Thesis_2\DARC_BRAM_2\DARC_BRAM_2.xpr
# Log file: C:/JPEG_Thesis_2/DARC_BRAM_2/vivado.log
# Journal file: C:/JPEG_Thesis_2/DARC_BRAM_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/JPEG_Thesis_2/DARC_BRAM_2/DARC_BRAM_2.xpr
create_peripheral xilinx.com user DARC_BRAM2 1.0 -dir C:/JPEG_Thesis_2/ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core xilinx.com:user:DARC_BRAM2:1.0]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core xilinx.com:user:DARC_BRAM2:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:DARC_BRAM2:1.0]
set_property  ip_repo_paths  {C:/JPEG_Thesis_2/ip_repo/DARC_BRAM2_1.0 C:/JPEG_Thesis_2/ip_repo/DARC_BRAM_2_1.0} [current_project]
update_ip_catalog -rebuild
create_peripheral xilinx.com user DARC_BRAM2 1.0 -dir C:/JPEG_Thesis_2/ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core xilinx.com:user:DARC_BRAM2:1.0]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core xilinx.com:user:DARC_BRAM2:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:DARC_BRAM2:1.0]
set_property  ip_repo_paths  {C:/JPEG_Thesis_2/ip_repo/DARC_BRAM2_1.0 C:/JPEG_Thesis_2/ip_repo/DARC_BRAM2_1.0 C:/JPEG_Thesis_2/ip_repo/DARC_BRAM_2_1.0} [current_project]
update_ip_catalog -rebuild
ipx::edit_ip_in_project -upgrade true -name edit_DARC_BRAM2_v1_0 -directory C:/JPEG_Thesis_2/ip_repo c:/JPEG_Thesis_2/ip_repo/DARC_BRAM2_1.0/component.xml
add_files -norecurse -copy_to C:/JPEG_Thesis_2/ip_repo/DARC_BRAM2_1.0/src C:/JPEG_Thesis_2/DARC_BRAM_2/DARC_BRAM_2.srcs/sources_1/imports/new/bram.v
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/JPEG_Thesis_2/ip_repo/DARC_BRAM2_1.0
close_project
create_project BRAM_System C:/JPEG_Thesis_2/BRAM_System -part xc7z020clg484-1
set_property board_part em.avnet.com:zed:part0:1.3 [current_project]
set_property target_language VHDL [current_project]
create_bd_design "bram_system_2"
set_property  ip_repo_paths  C:/JPEG_Thesis_2/ip_repo [current_project]
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:DARC_BRAM2:1.0 DARC_BRAM2_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins DARC_BRAM2_0/S00_AXI]
validate_bd_design
set_property synth_checkpoint_mode None [get_files  C:/JPEG_Thesis_2/BRAM_System/BRAM_System.srcs/sources_1/bd/bram_system_2/bram_system_2.bd]
generate_target all [get_files  C:/JPEG_Thesis_2/BRAM_System/BRAM_System.srcs/sources_1/bd/bram_system_2/bram_system_2.bd]
export_ip_user_files -of_objects [get_files C:/JPEG_Thesis_2/BRAM_System/BRAM_System.srcs/sources_1/bd/bram_system_2/bram_system_2.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/JPEG_Thesis_2/BRAM_System/BRAM_System.srcs/sources_1/bd/bram_system_2/bram_system_2.bd] -directory C:/JPEG_Thesis_2/BRAM_System/BRAM_System.ip_user_files/sim_scripts -ip_user_files_dir C:/JPEG_Thesis_2/BRAM_System/BRAM_System.ip_user_files -ipstatic_source_dir C:/JPEG_Thesis_2/BRAM_System/BRAM_System.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/JPEG_Thesis_2/BRAM_System/BRAM_System.cache/compile_simlib/modelsim} {questa=C:/JPEG_Thesis_2/BRAM_System/BRAM_System.cache/compile_simlib/questa} {riviera=C:/JPEG_Thesis_2/BRAM_System/BRAM_System.cache/compile_simlib/riviera} {activehdl=C:/JPEG_Thesis_2/BRAM_System/BRAM_System.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files C:/JPEG_Thesis_2/BRAM_System/BRAM_System.srcs/sources_1/bd/bram_system_2/bram_system_2.bd] -top
add_files -norecurse C:/JPEG_Thesis_2/BRAM_System/BRAM_System.srcs/sources_1/bd/bram_system_2/hdl/bram_system_2_wrapper.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
ipx::edit_ip_in_project -upgrade true -name DARC_BRAM2_v1_0_project -directory C:/JPEG_Thesis_2/BRAM_System/BRAM_System.tmp/DARC_BRAM2_v1_0_project c:/JPEG_Thesis_2/ip_repo/DARC_BRAM2_1.0/component.xml
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
launch_runs synth_1 -jobs 2
wait_on_run synth_1
set_property core_revision 3 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/JPEG_Thesis_2/ip_repo
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M00_AXI] [get_bd_cells DARC_BRAM2_0]
validate_bd_design
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:DARC_BRAM2:1.0 DARC_BRAM2_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins DARC_BRAM2_0/S00_AXI]
save_bd_design
validate_bd_design
save_bd_design
validate_bd_design -force
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
startgroup
create_bd_port -dir I fpga_control_bram
connect_bd_net [get_bd_pins /DARC_BRAM2_0/fpga_control_bram] [get_bd_ports fpga_control_bram]
endgroup
startgroup
create_bd_port -dir I fpga_control_we
connect_bd_net [get_bd_pins /DARC_BRAM2_0/fpga_control_we] [get_bd_ports fpga_control_we]
endgroup
startgroup
create_bd_port -dir I -from 17 -to 0 fpga_control_addr
connect_bd_net [get_bd_pins /DARC_BRAM2_0/fpga_control_addr] [get_bd_ports fpga_control_addr]
endgroup
startgroup
create_bd_port -dir I -from 15 -to 0 fpga_control_din
connect_bd_net [get_bd_pins /DARC_BRAM2_0/fpga_control_din] [get_bd_ports fpga_control_din]
endgroup
startgroup
create_bd_port -dir O -from 15 -to 0 DOUT_REG3
connect_bd_net [get_bd_pins /DARC_BRAM2_0/DOUT_REG3] [get_bd_ports DOUT_REG3]
endgroup
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
ipx::edit_ip_in_project -upgrade true -name DARC_BRAM2_v1_0_project -directory C:/JPEG_Thesis_2/BRAM_System/BRAM_System.tmp/DARC_BRAM2_v1_0_project c:/JPEG_Thesis_2/ip_repo/DARC_BRAM2_1.0/component.xml
launch_runs impl_1 -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 4 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/JPEG_Thesis_2/ip_repo
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M00_AXI] [get_bd_nets DARC_BRAM2_0_DOUT_REG3] [get_bd_nets fpga_control_bram_1] [get_bd_nets fpga_control_we_1] [get_bd_nets fpga_control_addr_1] [get_bd_nets fpga_control_din_1] [get_bd_cells DARC_BRAM2_0]
save_bd_design
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:DARC_BRAM2:1.0 DARC_BRAM2_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins DARC_BRAM2_0/S00_AXI]
set_property location {77 -483} [get_bd_ports fpga_control_bram]
set_property location {-55 -374} [get_bd_ports fpga_control_bram]
connect_bd_net [get_bd_ports fpga_control_bram] [get_bd_pins DARC_BRAM2_0/fpga_control_bram]
connect_bd_net [get_bd_ports fpga_control_we] [get_bd_pins DARC_BRAM2_0/fpga_control_we]
set_property location {-54 -258} [get_bd_ports fpga_control_din]
set_property location {-53 -295} [get_bd_ports fpga_control_addr]
delete_bd_objs [get_bd_ports fpga_control_addr]
startgroup
create_bd_port -dir I -from 17 -to 0 fpga_control_addr
connect_bd_net [get_bd_pins /DARC_BRAM2_0/fpga_control_addr] [get_bd_ports fpga_control_addr]
endgroup
delete_bd_objs [get_bd_ports fpga_control_din]
startgroup
create_bd_port -dir I -from 15 -to 0 fpga_control_din
connect_bd_net [get_bd_pins /DARC_BRAM2_0/fpga_control_din] [get_bd_ports fpga_control_din]
endgroup
delete_bd_objs [get_bd_ports DOUT_REG3]
startgroup
create_bd_port -dir O -from 15 -to 0 DOUT_REG3
connect_bd_net [get_bd_pins /DARC_BRAM2_0/DOUT_REG3] [get_bd_ports DOUT_REG3]
endgroup
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
open_run impl_1
close_design
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M00_AXI] [get_bd_nets DARC_BRAM2_0_DOUT_REG3] [get_bd_nets fpga_control_bram_1] [get_bd_nets fpga_control_we_1] [get_bd_nets fpga_control_addr_1] [get_bd_nets fpga_control_din_1] [get_bd_cells DARC_BRAM2_0]
delete_bd_objs [get_bd_ports fpga_control_addr]
delete_bd_objs [get_bd_ports fpga_control_din]
delete_bd_objs [get_bd_ports fpga_control_bram]
delete_bd_objs [get_bd_ports fpga_control_we]
delete_bd_objs [get_bd_ports DOUT_REG3]
save_bd_design
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
create_peripheral xilinx.com user BRAM_DARC 1.0 -dir C:/JPEG_Thesis_2/ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core xilinx.com:user:BRAM_DARC:1.0]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core xilinx.com:user:BRAM_DARC:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:BRAM_DARC:1.0]
set_property  ip_repo_paths  {C:/JPEG_Thesis_2/ip_repo/BRAM_DARC_1.0 C:/JPEG_Thesis_2/ip_repo} [current_project]
update_ip_catalog -rebuild
ipx::edit_ip_in_project -upgrade true -name edit_BRAM_DARC_v1_0 -directory C:/JPEG_Thesis_2/ip_repo c:/JPEG_Thesis_2/ip_repo/BRAM_DARC_1.0/component.xml
ipx::unload_core c:/JPEG_Thesis_2/ip_repo/BRAM_DARC_1.0/component.xml
close_project
