
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack 0.52

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: duty_reg[2]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: duty_reg[2]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ duty_reg[2]$_SDFFE_PN0P_/CK (DFF_X1)
     1    1.56    0.01    0.08    0.08 v duty_reg[2]$_SDFFE_PN0P_/Q (DFF_X1)
                                         duty_reg[2] (net)
                  0.01    0.00    0.08 v _262_/A1 (NAND2_X1)
     1    1.73    0.01    0.01    0.09 ^ _262_/ZN (NAND2_X1)
                                         _089_ (net)
                  0.01    0.00    0.09 ^ _263_/B2 (AOI21_X1)
     1    1.37    0.01    0.01    0.11 v _263_/ZN (AOI21_X1)
                                         _010_ (net)
                  0.01    0.00    0.11 v duty_reg[2]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.11   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ duty_reg[2]$_SDFFE_PN0P_/CK (DFF_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.11   data arrival time
-----------------------------------------------------------------------------
                                  0.10   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: enable (input port clocked by core_clock)
Endpoint: counter[7]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    5.72    0.00    0.00    0.20 ^ enable (in)
                                         enable (net)
                  0.00    0.00    0.20 ^ _191_/A (BUF_X4)
     9   22.96    0.02    0.03    0.23 ^ _191_/Z (BUF_X4)
                                         _028_ (net)
                  0.02    0.00    0.23 ^ _237_/A3 (NAND3_X1)
     1    1.62    0.01    0.02    0.25 v _237_/ZN (NAND3_X1)
                                         _069_ (net)
                  0.01    0.00    0.25 v _238_/A2 (NOR2_X1)
     2    4.78    0.03    0.04    0.29 ^ _238_/ZN (NOR2_X1)
                                         _070_ (net)
                  0.03    0.00    0.29 ^ _247_/A3 (NAND3_X1)
     1    4.75    0.02    0.03    0.33 v _247_/ZN (NAND3_X1)
                                         _077_ (net)
                  0.02    0.00    0.33 v _248_/B (XOR2_X2)
     1    3.22    0.01    0.06    0.39 v _248_/Z (XOR2_X2)
                                         _078_ (net)
                  0.01    0.00    0.39 v _249_/B (AOI211_X2)
     1    1.28    0.03    0.06    0.44 ^ _249_/ZN (AOI211_X2)
                                         _007_ (net)
                  0.03    0.00    0.44 ^ counter[7]$_SDFFE_PN0P_/D (DFF_X2)
                                  0.44   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ counter[7]$_SDFFE_PN0P_/CK (DFF_X2)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.44   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: enable (input port clocked by core_clock)
Endpoint: counter[7]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    5.72    0.00    0.00    0.20 ^ enable (in)
                                         enable (net)
                  0.00    0.00    0.20 ^ _191_/A (BUF_X4)
     9   22.96    0.02    0.03    0.23 ^ _191_/Z (BUF_X4)
                                         _028_ (net)
                  0.02    0.00    0.23 ^ _237_/A3 (NAND3_X1)
     1    1.62    0.01    0.02    0.25 v _237_/ZN (NAND3_X1)
                                         _069_ (net)
                  0.01    0.00    0.25 v _238_/A2 (NOR2_X1)
     2    4.78    0.03    0.04    0.29 ^ _238_/ZN (NOR2_X1)
                                         _070_ (net)
                  0.03    0.00    0.29 ^ _247_/A3 (NAND3_X1)
     1    4.75    0.02    0.03    0.33 v _247_/ZN (NAND3_X1)
                                         _077_ (net)
                  0.02    0.00    0.33 v _248_/B (XOR2_X2)
     1    3.22    0.01    0.06    0.39 v _248_/Z (XOR2_X2)
                                         _078_ (net)
                  0.01    0.00    0.39 v _249_/B (AOI211_X2)
     1    1.28    0.03    0.06    0.44 ^ _249_/ZN (AOI211_X2)
                                         _007_ (net)
                  0.03    0.00    0.44 ^ counter[7]$_SDFFE_PN0P_/D (DFF_X2)
                                  0.44   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ counter[7]$_SDFFE_PN0P_/CK (DFF_X2)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.44   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
0.14315757155418396

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7211

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
8.657894134521484

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
10.47130012512207

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8268

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: counter[7]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: period_reg[0]$_SDFFE_PN1P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ counter[7]$_SDFFE_PN0P_/CK (DFF_X2)
   0.12    0.12 ^ counter[7]$_SDFFE_PN0P_/Q (DFF_X2)
   0.09    0.21 ^ _323_/S (HA_X1)
   0.05    0.26 v _207_/ZN (NAND4_X4)
   0.06    0.31 v _253_/ZN (OR2_X1)
   0.03    0.35 v _254_/Z (BUF_X2)
   0.03    0.38 v _255_/Z (BUF_X4)
   0.02    0.40 ^ _279_/ZN (NAND2_X1)
   0.02    0.42 v _281_/ZN (NAND3_X1)
   0.00    0.42 v period_reg[0]$_SDFFE_PN1P_/D (DFF_X1)
           0.42   data arrival time

   1.00    1.00   clock core_clock (rise edge)
   0.00    1.00   clock network delay (ideal)
   0.00    1.00   clock reconvergence pessimism
           1.00 ^ period_reg[0]$_SDFFE_PN1P_/CK (DFF_X1)
  -0.04    0.96   library setup time
           0.96   data required time
---------------------------------------------------------
           0.96   data required time
          -0.42   data arrival time
---------------------------------------------------------
           0.54   slack (MET)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: duty_reg[2]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: duty_reg[2]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ duty_reg[2]$_SDFFE_PN0P_/CK (DFF_X1)
   0.08    0.08 v duty_reg[2]$_SDFFE_PN0P_/Q (DFF_X1)
   0.01    0.09 ^ _262_/ZN (NAND2_X1)
   0.01    0.11 v _263_/ZN (AOI21_X1)
   0.00    0.11 v duty_reg[2]$_SDFFE_PN0P_/D (DFF_X1)
           0.11   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ duty_reg[2]$_SDFFE_PN0P_/CK (DFF_X1)
   0.00    0.00   library hold time
           0.00   data required time
---------------------------------------------------------
           0.00   data required time
          -0.11   data arrival time
---------------------------------------------------------
           0.10   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
0.4439

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
0.5197

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
117.075918

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.74e-04   3.49e-06   2.21e-06   1.79e-04  83.5%
Combinational          1.55e-05   1.53e-05   4.66e-06   3.54e-05  16.5%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.89e-04   1.88e-05   6.87e-06   2.15e-04 100.0%
                          88.0%       8.8%       3.2%
