#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "H:\iverilog\lib\ivl\system.vpi";
:vpi_module "H:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "H:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "H:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "H:\iverilog\lib\ivl\va_math.vpi";
S_000001d8804deb90 .scope module, "top_tb" "top_tb" 2 5;
 .timescale -9 -12;
L_000001d880506e80 .functor BUFZ 1, v000001d880511720_0, C4<0>, C4<0>, C4<0>;
v000001d880567b50_0 .var "clk", 0 0;
v000001d880566c50_0 .net "clk0", 0 0, L_000001d880506e80;  1 drivers
v000001d880567dd0_0 .net "clk_1k", 0 0, v000001d880511720_0;  1 drivers
S_000001d8804e0280 .scope module, "top_inst" "top" 2 10, 3 1 0, S_000001d8804deb90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "clk_en";
    .port_info 2 /INPUT 1 "sw";
    .port_info 3 /OUTPUT 1 "sw_en";
    .port_info 4 /OUTPUT 1 "CLR1";
    .port_info 5 /OUTPUT 1 "CLR1_en";
    .port_info 6 /OUTPUT 1 "CLR2";
    .port_info 7 /OUTPUT 1 "CLR2_en";
    .port_info 8 /OUTPUT 1 "CLR3";
    .port_info 9 /OUTPUT 1 "CLR3_en";
    .port_info 10 /OUTPUT 1 "COL_Red";
    .port_info 11 /OUTPUT 1 "COL_Red_en";
    .port_info 12 /OUTPUT 1 "COL_Green";
    .port_info 13 /OUTPUT 1 "COL_Green_en";
    .port_info 14 /OUTPUT 1 "ROW";
    .port_info 15 /OUTPUT 1 "ROW_en";
    .port_info 16 /OUTPUT 1 "mat_Ratch";
    .port_info 17 /OUTPUT 1 "mat_Ratch_en";
    .port_info 18 /OUTPUT 1 "mat_CLOCK";
    .port_info 19 /OUTPUT 1 "mat_CLOCK_en";
    .port_info 20 /OUTPUT 1 "clk_1k";
    .port_info 21 /INPUT 1 "clk0";
    .port_info 22 /OUTPUT 1 "clk0_en";
    .port_info 23 /OUTPUT 1 "led_en";
    .port_info 24 /OUTPUT 1 "led";
o000001d8805126f8 .functor BUFZ 1, C4<z>; HiZ drive
L_000001d880506da0 .functor BUFZ 1, o000001d8805126f8, C4<0>, C4<0>, C4<0>;
L_000001d880506710 .functor BUFZ 1, v000001d880567d30_0, C4<0>, C4<0>, C4<0>;
L_000001d880506b00 .functor BUFZ 1, v000001d880566ed0_0, C4<0>, C4<0>, C4<0>;
L_000001d880506be0 .functor BUFZ 1, v000001d880511ea0_0, C4<0>, C4<0>, C4<0>;
L_000001d880506320 .functor BUFZ 1, v000001d880511e00_0, C4<0>, C4<0>, C4<0>;
L_000001d880506e10 .functor BUFZ 1, v000001d880511a40_0, C4<0>, C4<0>, C4<0>;
L_000001d880a701f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001d880511cc0_0 .net "CLR1", 0 0, L_000001d880a701f0;  1 drivers
L_000001d880a70118 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001d880511d60_0 .net "CLR1_en", 0 0, L_000001d880a70118;  1 drivers
L_000001d880a70238 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001d880511ae0_0 .net "CLR2", 0 0, L_000001d880a70238;  1 drivers
L_000001d880a70160 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001d880511680_0 .net "CLR2_en", 0 0, L_000001d880a70160;  1 drivers
L_000001d880a70280 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001d880511040_0 .net "CLR3", 0 0, L_000001d880a70280;  1 drivers
L_000001d880a701a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001d8805117c0_0 .net "CLR3_en", 0 0, L_000001d880a701a8;  1 drivers
v000001d880511f40_0 .net "COL_Green", 0 0, L_000001d880506e10;  1 drivers
L_000001d880a70430 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001d880511860_0 .net "COL_Green_en", 0 0, L_000001d880a70430;  1 drivers
v000001d880511a40_0 .var "COL_Green_reg", 0 0;
v000001d880511220_0 .net "COL_Red", 0 0, L_000001d880506320;  1 drivers
L_000001d880a703e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001d880511900_0 .net "COL_Red_en", 0 0, L_000001d880a703e8;  1 drivers
v000001d880511e00_0 .var "COL_Red_reg", 0 0;
v000001d880511b80_0 .net "ROW", 0 0, L_000001d880506be0;  1 drivers
L_000001d880a703a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001d880511c20_0 .net "ROW_en", 0 0, L_000001d880a703a0;  1 drivers
v000001d880511ea0_0 .var "ROW_reg", 0 0;
v000001d8805110e0_0 .var "address", 8 0;
v000001d880511400_0 .net "clk", 0 0, v000001d880567b50_0;  1 drivers
v000001d880511180_0 .net "clk0", 0 0, L_000001d880506e80;  alias, 1 drivers
L_000001d880a700d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001d8805114a0_0 .net "clk0_en", 0 0, L_000001d880a700d0;  1 drivers
v000001d880511540_0 .net "clk_1k", 0 0, v000001d880511720_0;  alias, 1 drivers
L_000001d880a70310 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001d880567c90_0 .net "clk_en", 0 0, L_000001d880a70310;  1 drivers
v000001d8805673d0_0 .var "columnCounter", 5 0;
v000001d880567470_0 .var "fb", 383 0;
v000001d8805669d0_0 .net "led", 0 0, L_000001d880506da0;  1 drivers
L_000001d880a70088 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001d880567330_0 .net "led_en", 0 0, L_000001d880a70088;  1 drivers
v000001d880567510_0 .net "mat_CLOCK", 0 0, L_000001d880506710;  1 drivers
L_000001d880a702c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001d880567790_0 .net "mat_CLOCK_en", 0 0, L_000001d880a702c8;  1 drivers
v000001d880567d30_0 .var "mat_CLOCK_reg", 0 0;
v000001d880566b10_0 .net "mat_Ratch", 0 0, L_000001d880506b00;  1 drivers
L_000001d880a70358 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001d8805678d0_0 .net "mat_Ratch_en", 0 0, L_000001d880a70358;  1 drivers
v000001d880566ed0_0 .var "mat_Ratch_reg", 0 0;
v000001d880566f70_0 .var "process_address", 8 0;
v000001d880567ab0_0 .var "rowCounter", 2 0;
v000001d880566430_0 .net "sw", 0 0, o000001d8805126f8;  0 drivers
L_000001d880a70478 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001d880567e70_0 .net "sw_en", 0 0, L_000001d880a70478;  1 drivers
v000001d880566610_0 .var "tmp", 5 0;
E_000001d88050cb50 .event posedge, v000001d880511180_0;
S_000001d880507330 .scope module, "timer_inst" "timer" 3 59, 4 3 0, S_000001d8804e0280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "clk_out";
v000001d8805115e0_0 .net "clk", 0 0, v000001d880567b50_0;  alias, 1 drivers
v000001d8805119a0_0 .net "clk_out", 0 0, v000001d880511720_0;  alias, 1 drivers
v000001d880511720_0 .var "clk_out_reg", 0 0;
v000001d8805112c0_0 .var "timer_counter", 15 0;
E_000001d88050c8d0 .event posedge, v000001d8805115e0_0;
    .scope S_000001d880507330;
T_0 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001d8805112c0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d880511720_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_000001d880507330;
T_1 ;
    %wait E_000001d88050c8d0;
    %load/vec4 v000001d8805112c0_0;
    %pad/u 32;
    %cmpi/e 300, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001d8805112c0_0, 0;
    %load/vec4 v000001d880511720_0;
    %inv;
    %assign/vec4 v000001d880511720_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001d8805112c0_0;
    %addi 1, 0, 16;
    %assign/vec4 v000001d8805112c0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001d8804e0280;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d880567d30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d880566ed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d880511ea0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d880511e00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d880511a40_0, 0, 1;
    %pushi/vec4 2454267026, 0, 34;
    %concati/vec4 2454267026, 0, 33;
    %concati/vec4 2454267024, 0, 33;
    %concati/vec4 2454267026, 0, 78;
    %concati/vec4 2454192128, 0, 33;
    %concati/vec4 2181570820, 0, 162;
    %concati/vec4 130, 0, 11;
    %store/vec4 v000001d880567470_0, 0, 384;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001d880567ab0_0, 0, 3;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v000001d8805673d0_0, 0, 6;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v000001d8805110e0_0, 0, 9;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v000001d880566f70_0, 0, 9;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v000001d880566610_0, 0, 6;
    %end;
    .thread T_2;
    .scope S_000001d8804e0280;
T_3 ;
    %wait E_000001d88050c8d0;
    %load/vec4 v000001d880566430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 7, 0, 6;
    %ix/load 4, 192, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001d880567470_0, 4, 5;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001d880566f70_0;
    %cmpi/e 378, 0, 9;
    %jmp/0xz  T_3.2, 4;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000001d880566f70_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v000001d880566f70_0;
    %addi 6, 0, 9;
    %assign/vec4 v000001d880566f70_0, 0;
T_3.3 ;
    %load/vec4 v000001d880567470_0;
    %load/vec4 v000001d880566f70_0;
    %pad/u 32;
    %addi 5, 0, 32;
    %part/u 1;
    %load/vec4 v000001d880567470_0;
    %load/vec4 v000001d880566f70_0;
    %pad/u 32;
    %addi 4, 0, 32;
    %part/u 1;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001d880567470_0;
    %load/vec4 v000001d880566f70_0;
    %pad/u 32;
    %addi 3, 0, 32;
    %part/u 1;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001d880567470_0;
    %load/vec4 v000001d880566f70_0;
    %pad/u 32;
    %addi 2, 0, 32;
    %part/u 1;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001d880567470_0;
    %load/vec4 v000001d880566f70_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %part/u 1;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001d880567470_0;
    %load/vec4 v000001d880566f70_0;
    %part/u 1;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %load/vec4 v000001d880566610_0;
    %split/vec4 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v000001d880566f70_0;
    %assign/vec4/off/d v000001d880567470_0, 4, 5;
    %split/vec4 1;
    %ix/load 5, 0, 0;
    %load/vec4 v000001d880566f70_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %assign/vec4/off/d v000001d880567470_0, 4, 5;
    %split/vec4 1;
    %ix/load 5, 0, 0;
    %load/vec4 v000001d880566f70_0;
    %pad/u 32;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %assign/vec4/off/d v000001d880567470_0, 4, 5;
    %split/vec4 1;
    %ix/load 5, 0, 0;
    %load/vec4 v000001d880566f70_0;
    %pad/u 32;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %assign/vec4/off/d v000001d880567470_0, 4, 5;
    %split/vec4 1;
    %ix/load 5, 0, 0;
    %load/vec4 v000001d880566f70_0;
    %pad/u 32;
    %addi 4, 0, 32;
    %ix/vec4 4;
    %assign/vec4/off/d v000001d880567470_0, 4, 5;
    %ix/load 5, 0, 0;
    %load/vec4 v000001d880566f70_0;
    %pad/u 32;
    %addi 5, 0, 32;
    %ix/vec4 4;
    %assign/vec4/off/d v000001d880567470_0, 4, 5;
    %jmp T_3.11;
T_3.4 ;
    %pushi/vec4 0, 0, 6;
    %split/vec4 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v000001d880566f70_0;
    %assign/vec4/off/d v000001d880567470_0, 4, 5;
    %split/vec4 1;
    %ix/load 5, 0, 0;
    %load/vec4 v000001d880566f70_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %assign/vec4/off/d v000001d880567470_0, 4, 5;
    %split/vec4 1;
    %ix/load 5, 0, 0;
    %load/vec4 v000001d880566f70_0;
    %pad/u 32;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %assign/vec4/off/d v000001d880567470_0, 4, 5;
    %split/vec4 1;
    %ix/load 5, 0, 0;
    %load/vec4 v000001d880566f70_0;
    %pad/u 32;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %assign/vec4/off/d v000001d880567470_0, 4, 5;
    %split/vec4 1;
    %ix/load 5, 0, 0;
    %load/vec4 v000001d880566f70_0;
    %pad/u 32;
    %addi 4, 0, 32;
    %ix/vec4 4;
    %assign/vec4/off/d v000001d880567470_0, 4, 5;
    %ix/load 5, 0, 0;
    %load/vec4 v000001d880566f70_0;
    %pad/u 32;
    %addi 5, 0, 32;
    %ix/vec4 4;
    %assign/vec4/off/d v000001d880567470_0, 4, 5;
    %jmp T_3.11;
T_3.5 ;
    %pushi/vec4 1, 0, 6;
    %split/vec4 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v000001d880566f70_0;
    %assign/vec4/off/d v000001d880567470_0, 4, 5;
    %split/vec4 1;
    %ix/load 5, 0, 0;
    %load/vec4 v000001d880566f70_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %assign/vec4/off/d v000001d880567470_0, 4, 5;
    %split/vec4 1;
    %ix/load 5, 0, 0;
    %load/vec4 v000001d880566f70_0;
    %pad/u 32;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %assign/vec4/off/d v000001d880567470_0, 4, 5;
    %split/vec4 1;
    %ix/load 5, 0, 0;
    %load/vec4 v000001d880566f70_0;
    %pad/u 32;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %assign/vec4/off/d v000001d880567470_0, 4, 5;
    %split/vec4 1;
    %ix/load 5, 0, 0;
    %load/vec4 v000001d880566f70_0;
    %pad/u 32;
    %addi 4, 0, 32;
    %ix/vec4 4;
    %assign/vec4/off/d v000001d880567470_0, 4, 5;
    %ix/load 5, 0, 0;
    %load/vec4 v000001d880566f70_0;
    %pad/u 32;
    %addi 5, 0, 32;
    %ix/vec4 4;
    %assign/vec4/off/d v000001d880567470_0, 4, 5;
    %jmp T_3.11;
T_3.6 ;
    %pushi/vec4 2, 0, 6;
    %split/vec4 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v000001d880566f70_0;
    %assign/vec4/off/d v000001d880567470_0, 4, 5;
    %split/vec4 1;
    %ix/load 5, 0, 0;
    %load/vec4 v000001d880566f70_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %assign/vec4/off/d v000001d880567470_0, 4, 5;
    %split/vec4 1;
    %ix/load 5, 0, 0;
    %load/vec4 v000001d880566f70_0;
    %pad/u 32;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %assign/vec4/off/d v000001d880567470_0, 4, 5;
    %split/vec4 1;
    %ix/load 5, 0, 0;
    %load/vec4 v000001d880566f70_0;
    %pad/u 32;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %assign/vec4/off/d v000001d880567470_0, 4, 5;
    %split/vec4 1;
    %ix/load 5, 0, 0;
    %load/vec4 v000001d880566f70_0;
    %pad/u 32;
    %addi 4, 0, 32;
    %ix/vec4 4;
    %assign/vec4/off/d v000001d880567470_0, 4, 5;
    %ix/load 5, 0, 0;
    %load/vec4 v000001d880566f70_0;
    %pad/u 32;
    %addi 5, 0, 32;
    %ix/vec4 4;
    %assign/vec4/off/d v000001d880567470_0, 4, 5;
    %jmp T_3.11;
T_3.7 ;
    %pushi/vec4 3, 0, 6;
    %split/vec4 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v000001d880566f70_0;
    %assign/vec4/off/d v000001d880567470_0, 4, 5;
    %split/vec4 1;
    %ix/load 5, 0, 0;
    %load/vec4 v000001d880566f70_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %assign/vec4/off/d v000001d880567470_0, 4, 5;
    %split/vec4 1;
    %ix/load 5, 0, 0;
    %load/vec4 v000001d880566f70_0;
    %pad/u 32;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %assign/vec4/off/d v000001d880567470_0, 4, 5;
    %split/vec4 1;
    %ix/load 5, 0, 0;
    %load/vec4 v000001d880566f70_0;
    %pad/u 32;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %assign/vec4/off/d v000001d880567470_0, 4, 5;
    %split/vec4 1;
    %ix/load 5, 0, 0;
    %load/vec4 v000001d880566f70_0;
    %pad/u 32;
    %addi 4, 0, 32;
    %ix/vec4 4;
    %assign/vec4/off/d v000001d880567470_0, 4, 5;
    %ix/load 5, 0, 0;
    %load/vec4 v000001d880566f70_0;
    %pad/u 32;
    %addi 5, 0, 32;
    %ix/vec4 4;
    %assign/vec4/off/d v000001d880567470_0, 4, 5;
    %jmp T_3.11;
T_3.8 ;
    %pushi/vec4 4, 0, 6;
    %split/vec4 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v000001d880566f70_0;
    %assign/vec4/off/d v000001d880567470_0, 4, 5;
    %split/vec4 1;
    %ix/load 5, 0, 0;
    %load/vec4 v000001d880566f70_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %assign/vec4/off/d v000001d880567470_0, 4, 5;
    %split/vec4 1;
    %ix/load 5, 0, 0;
    %load/vec4 v000001d880566f70_0;
    %pad/u 32;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %assign/vec4/off/d v000001d880567470_0, 4, 5;
    %split/vec4 1;
    %ix/load 5, 0, 0;
    %load/vec4 v000001d880566f70_0;
    %pad/u 32;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %assign/vec4/off/d v000001d880567470_0, 4, 5;
    %split/vec4 1;
    %ix/load 5, 0, 0;
    %load/vec4 v000001d880566f70_0;
    %pad/u 32;
    %addi 4, 0, 32;
    %ix/vec4 4;
    %assign/vec4/off/d v000001d880567470_0, 4, 5;
    %ix/load 5, 0, 0;
    %load/vec4 v000001d880566f70_0;
    %pad/u 32;
    %addi 5, 0, 32;
    %ix/vec4 4;
    %assign/vec4/off/d v000001d880567470_0, 4, 5;
    %jmp T_3.11;
T_3.9 ;
    %pushi/vec4 6, 0, 6;
    %split/vec4 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v000001d880566f70_0;
    %assign/vec4/off/d v000001d880567470_0, 4, 5;
    %split/vec4 1;
    %ix/load 5, 0, 0;
    %load/vec4 v000001d880566f70_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %assign/vec4/off/d v000001d880567470_0, 4, 5;
    %split/vec4 1;
    %ix/load 5, 0, 0;
    %load/vec4 v000001d880566f70_0;
    %pad/u 32;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %assign/vec4/off/d v000001d880567470_0, 4, 5;
    %split/vec4 1;
    %ix/load 5, 0, 0;
    %load/vec4 v000001d880566f70_0;
    %pad/u 32;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %assign/vec4/off/d v000001d880567470_0, 4, 5;
    %split/vec4 1;
    %ix/load 5, 0, 0;
    %load/vec4 v000001d880566f70_0;
    %pad/u 32;
    %addi 4, 0, 32;
    %ix/vec4 4;
    %assign/vec4/off/d v000001d880567470_0, 4, 5;
    %ix/load 5, 0, 0;
    %load/vec4 v000001d880566f70_0;
    %pad/u 32;
    %addi 5, 0, 32;
    %ix/vec4 4;
    %assign/vec4/off/d v000001d880567470_0, 4, 5;
    %jmp T_3.11;
T_3.11 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001d8804e0280;
T_4 ;
    %wait E_000001d88050cb50;
    %load/vec4 v000001d880567ab0_0;
    %pad/u 9;
    %muli 48, 0, 9;
    %load/vec4 v000001d8805673d0_0;
    %pad/u 9;
    %muli 6, 0, 9;
    %add;
    %assign/vec4 v000001d8805110e0_0, 0;
    %load/vec4 v000001d880567d30_0;
    %inv;
    %assign/vec4 v000001d880567d30_0, 0;
    %load/vec4 v000001d880567d30_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v000001d8805673d0_0;
    %parti/s 3, 0, 2;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_4.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d880566ed0_0, 0;
    %load/vec4 v000001d8805673d0_0;
    %parti/s 3, 3, 3;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_4.4, 4;
    %load/vec4 v000001d880567ab0_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001d880567ab0_0, 0;
T_4.4 ;
    %jmp T_4.3;
T_4.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d880566ed0_0, 0;
T_4.3 ;
    %load/vec4 v000001d8805673d0_0;
    %parti/s 3, 0, 2;
    %load/vec4 v000001d880567ab0_0;
    %cmp/e;
    %jmp/0xz  T_4.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d880511ea0_0, 0;
    %jmp T_4.7;
T_4.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d880511ea0_0, 0;
T_4.7 ;
    %load/vec4 v000001d8805673d0_0;
    %parti/s 3, 3, 3;
    %load/vec4 v000001d880567470_0;
    %load/vec4 v000001d8805110e0_0;
    %pad/u 32;
    %addi 2, 0, 32;
    %part/u 1;
    %load/vec4 v000001d880567470_0;
    %load/vec4 v000001d8805110e0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %part/u 1;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001d880567470_0;
    %load/vec4 v000001d8805110e0_0;
    %part/u 1;
    %concat/vec4; draw_concat_vec4
    %cmp/u;
    %jmp/0xz  T_4.8, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d880511e00_0, 0;
    %jmp T_4.9;
T_4.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d880511e00_0, 0;
T_4.9 ;
    %load/vec4 v000001d8805673d0_0;
    %parti/s 3, 3, 3;
    %load/vec4 v000001d880567470_0;
    %load/vec4 v000001d8805110e0_0;
    %pad/u 32;
    %addi 5, 0, 32;
    %part/u 1;
    %load/vec4 v000001d880567470_0;
    %load/vec4 v000001d8805110e0_0;
    %pad/u 32;
    %addi 4, 0, 32;
    %part/u 1;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001d880567470_0;
    %load/vec4 v000001d8805110e0_0;
    %pad/u 32;
    %addi 3, 0, 32;
    %part/u 1;
    %concat/vec4; draw_concat_vec4
    %cmp/u;
    %jmp/0xz  T_4.10, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d880511a40_0, 0;
    %jmp T_4.11;
T_4.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d880511a40_0, 0;
T_4.11 ;
    %load/vec4 v000001d8805673d0_0;
    %addi 1, 0, 6;
    %assign/vec4 v000001d8805673d0_0, 0;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001d8804deb90;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d880567b50_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_000001d8804deb90;
T_6 ;
    %vpi_call 2 44 "$dumpfile", "top_tb.vcd" {0 0 0};
    %vpi_call 2 45 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001d8804deb90 {0 0 0};
    %delay 1410065408, 2;
    %vpi_call 2 46 "$finish" {0 0 0};
    %end;
    .thread T_6;
    .scope S_000001d8804deb90;
T_7 ;
    %delay 1000, 0;
    %load/vec4 v000001d880567b50_0;
    %inv;
    %store/vec4 v000001d880567b50_0, 0, 1;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "H:/git/Pmod/Pmod_Matrix2/sample/Shrike_lite/led_matrix2/ffpga/sim/top_tb.vt";
    "H:/git/Pmod/Pmod_Matrix2/sample/Shrike_lite/led_matrix2/ffpga/src/top.v";
    "H:/git/Pmod/Pmod_Matrix2/sample/Shrike_lite/led_matrix2/ffpga/src/timer.v";
