(pcb "C:\Users\Joaquín\Google Drive\Electronica\Quinto Año\Técnicas Digitales III\Proyecto USB\noname.dsn"
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "(2012-01-19 BZR 3256)-stable")
  )
  (resolution mil 10)
  (unit mil)
  (structure
    (layer Front
      (type signal)
      (property
        (index 0)
      )
    )
    (layer Back
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  4350 -1950  4350 -3950  8300 -3950  8300 -1950  4350 -1950)
    )
    (via "Via[0-1]_35:25_mil" "Via[0-1]_35:0_mil" "Via[0-1]_39.4:31.5_mil")
    (rule
      (width 19.7)
      (clearance 19.8)
      (clearance 19.8 (type default_smd))
      (clearance 4.925 (type smd_smd))
    )
  )
  (placement
    (component R3
      (place R1 6550 -3650 front 180 (PN 1k))
      (place R2 5450 -3650 front 180 (PN 1k))
      (place R3 6000 -3650 front 180 (PN 1k))
      (place R4 7100 -3650 front 0 (PN 1k))
      (place R5 7500 -2300 front 180 (PN 1k))
      (place R6 6300 -2300 front 180 (PN 1k))
      (place R7 6900 -2300 front 180 (PN 1k))
    )
    (component PIN_ARRAY_4x1
      (place P1 4700 -3050 front 270 (PN CONN_4))
    )
    (component PIN_ARRAY_3X1
      (place RV1 4900 -3650 front 0 (PN 5k))
    )
    (component PIN_ARRAY_2X1
      (place OUT1 7600 -3650 front 0 (PN CONN_2))
      (place PRUEBA1 4700 -2600 front 90 (PN CONN_2))
    )
    (component "DIP-8__300_ELL"
      (place U6 7550 -3000 front 0 (PN TL082A))
    )
    (component "DIP-14__300_ELL"
      (place U1 5800 -3000 front 0 (PN TL084))
    )
    (component C1
      (place U2 6850 -3000 front 90 (PN 6.8n))
      (place U3 5000 -2300 front 180 (PN 4.7n))
      (place U4 5400 -2300 front 180 (PN 1.2n))
      (place U5 5800 -2300 front 180 (PN 15n))
    )
  )
  (library
    (image R3
      (outline (path signal 8  -150 0  -130 0))
      (outline (path signal 8  150 0  130 0))
      (outline (path signal 8  130 0  130 40))
      (outline (path signal 8  130 40  -130 40))
      (outline (path signal 8  -130 40  -130 -40))
      (outline (path signal 8  -130 -40  130 -40))
      (outline (path signal 8  130 -40  130 0))
      (outline (path signal 8  -130 20  -110 40))
      (pin Round[A]Pad_55_mil 1 -150 0)
      (pin Round[A]Pad_55_mil 2 150 0)
    )
    (image PIN_ARRAY_4x1
      (outline (path signal 10  200 -50  -200 -50))
      (outline (path signal 10  200 50  -200 50))
      (outline (path signal 10  -200 50  -200 -50))
      (outline (path signal 10  200 -50  200 50))
      (pin Rect[A]Pad_60x60_mil 1 -150 0)
      (pin Round[A]Pad_60_mil 2 -50 0)
      (pin Round[A]Pad_60_mil 3 50 0)
      (pin Round[A]Pad_60_mil 4 150 0)
    )
    (image PIN_ARRAY_3X1
      (outline (path signal 6  -150 -50  -150 50))
      (outline (path signal 6  -150 50  150 50))
      (outline (path signal 6  150 50  150 -50))
      (outline (path signal 6  150 -50  -150 -50))
      (outline (path signal 6  -50 50  -50 -50))
      (pin Rect[A]Pad_60x60_mil 1 -100 0)
      (pin Round[A]Pad_60_mil 2 0 0)
      (pin Round[A]Pad_60_mil 3 100 0)
    )
    (image PIN_ARRAY_2X1
      (outline (path signal 6  -100 -50  -100 50))
      (outline (path signal 6  -100 50  100 50))
      (outline (path signal 6  100 50  100 -50))
      (outline (path signal 6  100 -50  -100 -50))
      (pin Rect[A]Pad_60x60_mil 1 -50 0)
      (pin Round[A]Pad_60_mil 2 50 0)
    )
    (image "DIP-8__300_ELL"
      (outline (path signal 15  -200 50  -150 50))
      (outline (path signal 15  -150 50  -150 -50))
      (outline (path signal 15  -150 -50  -200 -50))
      (outline (path signal 15  -200 100  200 100))
      (outline (path signal 15  200 100  200 -100))
      (outline (path signal 15  200 -100  -200 -100))
      (outline (path signal 15  -200 -100  -200 100))
      (pin Rect[A]Pad_62x90_mil 1 -150 -150)
      (pin Oval[A]Pad_62x90_mil 2 -50 -150)
      (pin Oval[A]Pad_62x90_mil 3 50 -150)
      (pin Oval[A]Pad_62x90_mil 4 150 -150)
      (pin Oval[A]Pad_62x90_mil 5 150 150)
      (pin Oval[A]Pad_62x90_mil 6 50 150)
      (pin Oval[A]Pad_62x90_mil 7 -50 150)
      (pin Oval[A]Pad_62x90_mil 8 -150 150)
    )
    (image "DIP-14__300_ELL"
      (outline (path signal 15  -400 100  400 100))
      (outline (path signal 15  400 -100  -400 -100))
      (outline (path signal 15  -400 -100  -400 100))
      (outline (path signal 15  -400 50  -350 50))
      (outline (path signal 15  -350 50  -350 -50))
      (outline (path signal 15  -350 -50  -400 -50))
      (outline (path signal 15  400 100  400 -100))
      (pin Rect[A]Pad_62x90_mil 1 -300 -150)
      (pin Oval[A]Pad_62x90_mil 2 -200 -150)
      (pin Oval[A]Pad_62x90_mil 3 -100 -150)
      (pin Oval[A]Pad_62x90_mil 4 0 -150)
      (pin Oval[A]Pad_62x90_mil 5 100 -150)
      (pin Oval[A]Pad_62x90_mil 6 200 -150)
      (pin Oval[A]Pad_62x90_mil 7 300 -150)
      (pin Oval[A]Pad_62x90_mil 8 300 150)
      (pin Oval[A]Pad_62x90_mil 9 200 150)
      (pin Oval[A]Pad_62x90_mil 10 100 150)
      (pin Oval[A]Pad_62x90_mil 11 0 150)
      (pin Oval[A]Pad_62x90_mil 12 -100 150)
      (pin Oval[A]Pad_62x90_mil 13 -200 150)
      (pin Oval[A]Pad_62x90_mil 14 -300 150)
    )
    (image C1
      (outline (path signal 12  -98 50  100 50))
      (outline (path signal 12  100 50  100 -50))
      (outline (path signal 12  100 -50  -100 -50))
      (outline (path signal 12  -100 -50  -100 50))
      (outline (path signal 12  -100 25  -75 50))
      (pin Round[A]Pad_55_mil 1 -50 0)
      (pin Round[A]Pad_55_mil 2 50 0)
    )
    (padstack Round[A]Pad_55_mil
      (shape (circle Front 55))
      (shape (circle Back 55))
      (attach off)
    )
    (padstack Round[A]Pad_60_mil
      (shape (circle Front 60))
      (shape (circle Back 60))
      (attach off)
    )
    (padstack Oval[A]Pad_62x90_mil
      (shape (path Front 62  0 -14  0 14))
      (shape (path Back 62  0 -14  0 14))
      (attach off)
    )
    (padstack Rect[A]Pad_60x60_mil
      (shape (rect Front -30 -30 30 30))
      (shape (rect Back -30 -30 30 30))
      (attach off)
    )
    (padstack Rect[A]Pad_62x90_mil
      (shape (rect Front -31 -45 31 45))
      (shape (rect Back -31 -45 31 45))
      (attach off)
    )
    (padstack "Via[0-1]_35:25_mil"
      (shape (circle Front 35))
      (shape (circle Back 35))
      (attach off)
    )
    (padstack "Via[0-1]_35:0_mil"
      (shape (circle Front 35))
      (shape (circle Back 35))
      (attach off)
    )
    (padstack "Via[0-1]_39.4:31.5_mil"
      (shape (circle Front 39.4))
      (shape (circle Back 39.4))
      (attach off)
    )
  )
  (network
    (net /OFFSET
      (pins R3-2 P1-3)
    )
    (net GND
      (pins P1-1 U1-3 U1-5 U3-2 U4-2)
    )
    (net "N-000001"
      (pins OUT1-1 OUT1-2 U6-1 U6-2)
    )
    (net "N-000004"
      (pins R1-2 R3-1 U1-6)
    )
    (net "N-000005"
      (pins R6-1 R7-2 U5-1)
    )
    (net "N-000006"
      (pins U6-3 U1-13 U1-14 U5-2)
    )
    (net "N-000007"
      (pins R4-1 U1-7)
    )
    (net "N-000012"
      (pins R6-2 U1-12 U4-1)
    )
    (net "N-000013"
      (pins R7-1 U1-8 U1-9 U2-2)
    )
    (net "N-000014"
      (pins R5-2 U1-10 U3-1)
    )
    (net "N-000015"
      (pins RV1-3 U1-2)
    )
    (net "N-000016"
      (pins R4-2 R5-1 U2-1)
    )
    (net "N-000018"
      (pins R2-1 P1-2)
    )
    (net "N-000019"
      (pins R1-1 U1-1)
    )
    (net "N-000020"
      (pins R2-2 RV1-1 RV1-2)
    )
    (net VCC
      (pins P1-4 PRUEBA1-2 U6-8 U1-4)
    )
    (net VEE
      (pins PRUEBA1-1 U6-4 U1-11)
    )
    (class kicad_default "" /OFFSET GND "N-000001" "N-000004" "N-000005" "N-000006"
      "N-000007" "N-000012" "N-000013" "N-000014" "N-000015" "N-000016" "N-000018"
      "N-000019" "N-000020" VCC VEE
      (circuit
        (use_via Via[0-1]_35:25_mil)
      )
      (rule
        (width 19.7)
        (clearance 19.8)
      )
    )
    (class señal
      (circuit
        (use_via Via[0-1]_39.4:31.5_mil)
      )
      (rule
        (width 19.7)
        (clearance 19.8)
      )
    )
  )
  (wiring
  )
)
