Return-Path: <linux-aspeed-bounces+lists+linux-aspeed=lfdr.de@lists.ozlabs.org>
X-Original-To: lists+linux-aspeed@lfdr.de
Delivered-To: lists+linux-aspeed@lfdr.de
Received: from lists.ozlabs.org (lists.ozlabs.org [IPv6:2404:9400:2:0:216:3eff:fee1:b9f1])
	by mail.lfdr.de (Postfix) with ESMTPS id 6E7524CD006
	for <lists+linux-aspeed@lfdr.de>; Fri,  4 Mar 2022 09:37:44 +0100 (CET)
Received: from boromir.ozlabs.org (localhost [IPv6:::1])
	by lists.ozlabs.org (Postfix) with ESMTP id 4K91Sj2vMFz30QK
	for <lists+linux-aspeed@lfdr.de>; Fri,  4 Mar 2022 19:37:41 +1100 (AEDT)
X-Original-To: linux-aspeed@lists.ozlabs.org
Delivered-To: linux-aspeed@lists.ozlabs.org
Authentication-Results: lists.ozlabs.org;
 spf=softfail (domain owner discourages use of this
 host) smtp.mailfrom=kaod.org (client-ip=148.163.158.5;
 helo=mx0a-001b2d01.pphosted.com; envelope-from=clg@kaod.org;
 receiver=<UNKNOWN>)
Received: from mx0a-001b2d01.pphosted.com (mx0b-001b2d01.pphosted.com
 [148.163.158.5])
 (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
 (No client certificate requested)
 by lists.ozlabs.org (Postfix) with ESMTPS id 4K91SR1QFJz2ywb
 for <linux-aspeed@lists.ozlabs.org>; Fri,  4 Mar 2022 19:37:26 +1100 (AEDT)
Received: from pps.filterd (m0098420.ppops.net [127.0.0.1])
 by mx0b-001b2d01.pphosted.com (8.16.1.2/8.16.1.2) with SMTP id 2245maLb017570; 
 Fri, 4 Mar 2022 08:37:08 GMT
Received: from pps.reinject (localhost [127.0.0.1])
 by mx0b-001b2d01.pphosted.com with ESMTP id 3ekcxutn1e-1
 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT);
 Fri, 04 Mar 2022 08:37:07 +0000
Received: from m0098420.ppops.net (m0098420.ppops.net [127.0.0.1])
 by pps.reinject (8.16.0.43/8.16.0.43) with SMTP id 2248Zsac032120;
 Fri, 4 Mar 2022 08:37:07 GMT
Received: from ppma03ams.nl.ibm.com (62.31.33a9.ip4.static.sl-reverse.com
 [169.51.49.98])
 by mx0b-001b2d01.pphosted.com with ESMTP id 3ekcxutn11-1
 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT);
 Fri, 04 Mar 2022 08:37:07 +0000
Received: from pps.filterd (ppma03ams.nl.ibm.com [127.0.0.1])
 by ppma03ams.nl.ibm.com (8.16.1.2/8.16.1.2) with SMTP id 2248X6u5013671;
 Fri, 4 Mar 2022 08:37:05 GMT
Received: from b06cxnps4075.portsmouth.uk.ibm.com
 (d06relay12.portsmouth.uk.ibm.com [9.149.109.197])
 by ppma03ams.nl.ibm.com with ESMTP id 3ek4k417hj-1
 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT);
 Fri, 04 Mar 2022 08:37:05 +0000
Received: from d06av21.portsmouth.uk.ibm.com (d06av21.portsmouth.uk.ibm.com
 [9.149.105.232])
 by b06cxnps4075.portsmouth.uk.ibm.com (8.14.9/8.14.9/NCO v10.0) with ESMTP id
 2248b2pn35520864
 (version=TLSv1/SSLv3 cipher=DHE-RSA-AES256-GCM-SHA384 bits=256 verify=OK);
 Fri, 4 Mar 2022 08:37:02 GMT
Received: from d06av21.portsmouth.uk.ibm.com (unknown [127.0.0.1])
 by IMSVA (Postfix) with ESMTP id C2E265204E;
 Fri,  4 Mar 2022 08:37:02 +0000 (GMT)
Received: from smtp.tlslab.ibm.com (unknown [9.101.4.1])
 by d06av21.portsmouth.uk.ibm.com (Postfix) with SMTP id 1C5AA52050;
 Fri,  4 Mar 2022 08:37:02 +0000 (GMT)
Received: from yukon.home (unknown [9.171.91.16])
 by smtp.tlslab.ibm.com (Postfix) with ESMTP id 7BCAA2201B4;
 Fri,  4 Mar 2022 09:37:00 +0100 (CET)
From: =?UTF-8?q?C=C3=A9dric=20Le=20Goater?= <clg@kaod.org>
To: linux-spi@vger.kernel.org, linux-mtd@lists.infradead.org
Subject: [PATCH v3 09/11] spi: aspeed: Calibrate read timings
Date: Fri,  4 Mar 2022 09:36:41 +0100
Message-Id: <20220304083643.1079142-10-clg@kaod.org>
X-Mailer: git-send-email 2.34.1
In-Reply-To: <20220304083643.1079142-1-clg@kaod.org>
References: <20220304083643.1079142-1-clg@kaod.org>
MIME-Version: 1.0
Content-Type: text/plain; charset=UTF-8
Content-Transfer-Encoding: quoted-printable
X-TM-AS-GCONF: 00
X-Proofpoint-ORIG-GUID: qT6C-K-W-BaVH6pgo8-ZuumT-BmFA5Ms
X-Proofpoint-GUID: Z2N230sI3qRch1LMRsflVDNRNbUmEsfw
X-Proofpoint-Virus-Version: vendor=baseguard
 engine=ICAP:2.0.205,Aquarius:18.0.816,Hydra:6.0.425,FMLib:17.11.64.514
 definitions=2022-03-04_02,2022-02-26_01,2022-02-23_01
X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0
 clxscore=1034 adultscore=0
 mlxlogscore=999 bulkscore=0 suspectscore=0 impostorscore=0 mlxscore=0
 priorityscore=1501 spamscore=0 lowpriorityscore=0 malwarescore=0
 phishscore=0 classifier=spam adjust=0 reason=mlx scancount=1
 engine=8.12.0-2202240000 definitions=main-2203040044
X-BeenThere: linux-aspeed@lists.ozlabs.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: Linux ASPEED SoC development <linux-aspeed.lists.ozlabs.org>
List-Unsubscribe: <https://lists.ozlabs.org/options/linux-aspeed>,
 <mailto:linux-aspeed-request@lists.ozlabs.org?subject=unsubscribe>
List-Archive: <http://lists.ozlabs.org/pipermail/linux-aspeed/>
List-Post: <mailto:linux-aspeed@lists.ozlabs.org>
List-Help: <mailto:linux-aspeed-request@lists.ozlabs.org?subject=help>
List-Subscribe: <https://lists.ozlabs.org/listinfo/linux-aspeed>,
 <mailto:linux-aspeed-request@lists.ozlabs.org?subject=subscribe>
Cc: devicetree@vger.kernel.org, Vignesh Raghavendra <vigneshr@ti.com>,
 linux-aspeed@lists.ozlabs.org, Tudor Ambarus <tudor.ambarus@microchip.com>,
 Richard Weinberger <richard@nod.at>, linux-kernel@vger.kernel.org,
 Rob Herring <robh+dt@kernel.org>, Mark Brown <broonie@kernel.org>,
 Miquel Raynal <miquel.raynal@bootlin.com>, Pratyush Yadav <p.yadav@ti.com>,
 linux-arm-kernel@lists.infradead.org,
 =?UTF-8?q?C=C3=A9dric=20Le=20Goater?= <clg@kaod.org>
Errors-To: linux-aspeed-bounces+lists+linux-aspeed=lfdr.de@lists.ozlabs.org
Sender: "Linux-aspeed"
 <linux-aspeed-bounces+lists+linux-aspeed=lfdr.de@lists.ozlabs.org>

To accommodate the different response time of SPI transfers on different
boards and different SPI NOR devices, the Aspeed controllers provide a
set of Read Timing Compensation registers to tune the timing delays
depending on the frequency being used. The AST2600 SoC has one of these
registers per device. On the AST2500 and AST2400 SoCs, the timing
register is shared by all devices which is problematic to get good
results other than for one device.

The algorithm first reads a golden buffer at low speed and then performs
reads with different clocks and delay cycle settings to find a breaking
point. This selects a default good frequency for the CEx control register=
.
The current settings are a bit optimistic as we pick the first delay givi=
ng
good results. A safer approach would be to determine an interval and
choose the middle value.

Calibration is performed when the direct mapping for reads is created.
Since the underlying spi-nor object needs to be initialized to create
the spi_mem operation for direct mapping, we should be fine. Having a
specific API would clarify the requirements though.

Cc: Pratyush Yadav <p.yadav@ti.com>
Reviewed-by: Joel Stanley <joel@jms.id.au>
Tested-by: Joel Stanley <joel@jms.id.au>
Tested-by: Tao Ren <rentao.bupt@gmail.com>
Signed-off-by: C=C3=A9dric Le Goater <clg@kaod.org>
---
 drivers/spi/spi-aspeed-smc.c | 281 +++++++++++++++++++++++++++++++++++
 1 file changed, 281 insertions(+)

diff --git a/drivers/spi/spi-aspeed-smc.c b/drivers/spi/spi-aspeed-smc.c
index 7f306da7c44e..660451667a39 100644
--- a/drivers/spi/spi-aspeed-smc.c
+++ b/drivers/spi/spi-aspeed-smc.c
@@ -33,6 +33,8 @@
 #define   CTRL_IO_ADDRESS_4B		BIT(13)	/* AST2400 SPI only */
 #define   CTRL_IO_DUMMY_SET(dummy)					\
 	(((((dummy) >> 2) & 0x1) << 14) | (((dummy) & 0x3) << 6))
+#define   CTRL_FREQ_SEL_SHIFT		8
+#define   CTRL_FREQ_SEL_MASK		GENMASK(11, CTRL_FREQ_SEL_SHIFT)
 #define   CTRL_CE_STOP_ACTIVE		BIT(2)
 #define   CTRL_IO_MODE_CMD_MASK		GENMASK(1, 0)
 #define   CTRL_IO_MODE_NORMAL		0x0
@@ -45,6 +47,9 @@
 /* CEx Address Decoding Range Register */
 #define CE0_SEGMENT_ADDR_REG		0x30
=20
+/* CEx Read timing compensation register */
+#define CE0_TIMING_COMPENSATION_REG	0x94
+
 enum aspeed_spi_ctl_reg_value {
 	ASPEED_SPI_BASE,
 	ASPEED_SPI_READ,
@@ -70,10 +75,15 @@ struct aspeed_spi_data {
 	bool	hastype;
 	u32	mode_bits;
 	u32	we0;
+	u32	timing;
+	u32	hclk_mask;
+	u32	hdiv_max;
=20
 	u32 (*segment_start)(struct aspeed_spi *aspi, u32 reg);
 	u32 (*segment_end)(struct aspeed_spi *aspi, u32 reg);
 	u32 (*segment_reg)(struct aspeed_spi *aspi, u32 start, u32 end);
+	int (*calibrate)(struct aspeed_spi_chip *chip, u32 hdiv,
+			 const u8 *golden_buf, u8 *test_buf);
 };
=20
 #define ASPEED_SPI_MAX_NUM_CS	5
@@ -517,6 +527,8 @@ static int aspeed_spi_chip_adjust_window(struct aspee=
d_spi_chip *chip,
 	return 0;
 }
=20
+static int aspeed_spi_do_calibration(struct aspeed_spi_chip *chip);
+
 static int aspeed_spi_dirmap_create(struct spi_mem_dirmap_desc *desc)
 {
 	struct aspeed_spi *aspi =3D spi_controller_get_devdata(desc->mem->spi->=
master);
@@ -565,6 +577,8 @@ static int aspeed_spi_dirmap_create(struct spi_mem_di=
rmap_desc *desc)
 	chip->ctl_val[ASPEED_SPI_READ] =3D ctl_val;
 	writel(chip->ctl_val[ASPEED_SPI_READ], chip->ctl);
=20
+	ret =3D aspeed_spi_do_calibration(chip);
+
 	dev_info(aspi->dev, "CE%d read buswidth:%d [0x%08x]\n",
 		 chip->cs, op->data.buswidth, chip->ctl_val[ASPEED_SPI_READ]);
=20
@@ -812,6 +826,249 @@ static u32 aspeed_spi_segment_ast2600_reg(struct as=
peed_spi *aspi,
 		((end - 1) & AST2600_SEG_ADDR_MASK);
 }
=20
+/*
+ * Read timing compensation sequences
+ */
+
+#define CALIBRATE_BUF_SIZE SZ_16K
+
+static bool aspeed_spi_check_reads(struct aspeed_spi_chip *chip,
+				   const u8 *golden_buf, u8 *test_buf)
+{
+	int i;
+
+	for (i =3D 0; i < 10; i++) {
+		memcpy_fromio(test_buf, chip->ahb_base, CALIBRATE_BUF_SIZE);
+		if (memcmp(test_buf, golden_buf, CALIBRATE_BUF_SIZE) !=3D 0) {
+#if defined(VERBOSE_DEBUG)
+			print_hex_dump_bytes(DEVICE_NAME "  fail: ", DUMP_PREFIX_NONE,
+					     test_buf, 0x100);
+#endif
+			return false;
+		}
+	}
+	return true;
+}
+
+#define FREAD_TPASS(i)	(((i) / 2) | (((i) & 1) ? 0 : 8))
+
+/*
+ * The timing register is shared by all devices. Only update for CE0.
+ */
+static int aspeed_spi_calibrate(struct aspeed_spi_chip *chip, u32 hdiv,
+				const u8 *golden_buf, u8 *test_buf)
+{
+	struct aspeed_spi *aspi =3D chip->aspi;
+	const struct aspeed_spi_data *data =3D aspi->data;
+	int i;
+	int good_pass =3D -1, pass_count =3D 0;
+	u32 shift =3D (hdiv - 1) << 2;
+	u32 mask =3D ~(0xfu << shift);
+	u32 fread_timing_val =3D 0;
+
+	/* Try HCLK delay 0..5, each one with/without delay and look for a
+	 * good pair.
+	 */
+	for (i =3D 0; i < 12; i++) {
+		bool pass;
+
+		if (chip->cs =3D=3D 0) {
+			fread_timing_val &=3D mask;
+			fread_timing_val |=3D FREAD_TPASS(i) << shift;
+			writel(fread_timing_val, aspi->regs + data->timing);
+		}
+		pass =3D aspeed_spi_check_reads(chip, golden_buf, test_buf);
+		dev_dbg(aspi->dev,
+			"  * [%08x] %d HCLK delay, %dns DI delay : %s",
+			fread_timing_val, i / 2, (i & 1) ? 0 : 4,
+			pass ? "PASS" : "FAIL");
+		if (pass) {
+			pass_count++;
+			if (pass_count =3D=3D 3) {
+				good_pass =3D i - 1;
+				break;
+			}
+		} else {
+			pass_count =3D 0;
+		}
+	}
+
+	/* No good setting for this frequency */
+	if (good_pass < 0)
+		return -1;
+
+	/* We have at least one pass of margin, let's use first pass */
+	if (chip->cs =3D=3D 0) {
+		fread_timing_val &=3D mask;
+		fread_timing_val |=3D FREAD_TPASS(good_pass) << shift;
+		writel(fread_timing_val, aspi->regs + data->timing);
+	}
+	dev_dbg(aspi->dev, " * -> good is pass %d [0x%08x]",
+		good_pass, fread_timing_val);
+	return 0;
+}
+
+static bool aspeed_spi_check_calib_data(const u8 *test_buf, u32 size)
+{
+	const u32 *tb32 =3D (const u32 *)test_buf;
+	u32 i, cnt =3D 0;
+
+	/* We check if we have enough words that are neither all 0
+	 * nor all 1's so the calibration can be considered valid.
+	 *
+	 * I use an arbitrary threshold for now of 64
+	 */
+	size >>=3D 2;
+	for (i =3D 0; i < size; i++) {
+		if (tb32[i] !=3D 0 && tb32[i] !=3D 0xffffffff)
+			cnt++;
+	}
+	return cnt >=3D 64;
+}
+
+static const u32 aspeed_spi_hclk_divs[] =3D {
+	0xf, /* HCLK */
+	0x7, /* HCLK/2 */
+	0xe, /* HCLK/3 */
+	0x6, /* HCLK/4 */
+	0xd, /* HCLK/5 */
+};
+
+#define ASPEED_SPI_HCLK_DIV(i) \
+	(aspeed_spi_hclk_divs[(i) - 1] << CTRL_FREQ_SEL_SHIFT)
+
+static int aspeed_spi_do_calibration(struct aspeed_spi_chip *chip)
+{
+	struct aspeed_spi *aspi =3D chip->aspi;
+	const struct aspeed_spi_data *data =3D aspi->data;
+	u32 ahb_freq =3D aspi->clk_freq;
+	u32 max_freq =3D chip->clk_freq;
+	u32 ctl_val;
+	u8 *golden_buf =3D NULL;
+	u8 *test_buf =3D NULL;
+	int i, rc, best_div =3D -1;
+
+	dev_dbg(aspi->dev, "calculate timing compensation - AHB freq: %d MHz",
+		ahb_freq / 1000000);
+
+	/*
+	 * use the related low frequency to get check calibration data
+	 * and get golden data.
+	 */
+	ctl_val =3D chip->ctl_val[ASPEED_SPI_READ] & data->hclk_mask;
+	writel(ctl_val, chip->ctl);
+
+	test_buf =3D kzalloc(CALIBRATE_BUF_SIZE * 2, GFP_KERNEL);
+	if (!test_buf)
+		return -ENOMEM;
+
+	golden_buf =3D test_buf + CALIBRATE_BUF_SIZE;
+
+	memcpy_fromio(golden_buf, chip->ahb_base, CALIBRATE_BUF_SIZE);
+	if (!aspeed_spi_check_calib_data(golden_buf, CALIBRATE_BUF_SIZE)) {
+		dev_info(aspi->dev, "Calibration area too uniform, using low speed");
+		goto no_calib;
+	}
+
+#if defined(VERBOSE_DEBUG)
+	print_hex_dump_bytes(DEVICE_NAME "  good: ", DUMP_PREFIX_NONE,
+			     golden_buf, 0x100);
+#endif
+
+	/* Now we iterate the HCLK dividers until we find our breaking point */
+	for (i =3D ARRAY_SIZE(aspeed_spi_hclk_divs); i > data->hdiv_max - 1; i-=
-) {
+		u32 tv, freq;
+
+		freq =3D ahb_freq / i;
+		if (freq > max_freq)
+			continue;
+
+		/* Set the timing */
+		tv =3D chip->ctl_val[ASPEED_SPI_READ] | ASPEED_SPI_HCLK_DIV(i);
+		writel(tv, chip->ctl);
+		dev_dbg(aspi->dev, "Trying HCLK/%d [%08x] ...", i, tv);
+		rc =3D data->calibrate(chip, i, golden_buf, test_buf);
+		if (rc =3D=3D 0)
+			best_div =3D i;
+	}
+
+	/* Nothing found ? */
+	if (best_div < 0) {
+		dev_warn(aspi->dev, "No good frequency, using dumb slow");
+	} else {
+		dev_dbg(aspi->dev, "Found good read timings at HCLK/%d", best_div);
+
+		/* Record the freq */
+		for (i =3D 0; i < ASPEED_SPI_MAX; i++)
+			chip->ctl_val[i] =3D (chip->ctl_val[i] & data->hclk_mask) |
+				ASPEED_SPI_HCLK_DIV(best_div);
+	}
+
+no_calib:
+	writel(chip->ctl_val[ASPEED_SPI_READ], chip->ctl);
+	kfree(test_buf);
+	return 0;
+}
+
+#define TIMING_DELAY_DI		BIT(3)
+#define TIMING_DELAY_HCYCLE_MAX	5
+#define TIMING_REG_AST2600(chip)				\
+	((chip)->aspi->regs + (chip)->aspi->data->timing +	\
+	 (chip)->cs * 4)
+
+static int aspeed_spi_ast2600_calibrate(struct aspeed_spi_chip *chip, u3=
2 hdiv,
+					const u8 *golden_buf, u8 *test_buf)
+{
+	struct aspeed_spi *aspi =3D chip->aspi;
+	int hcycle;
+	u32 shift =3D (hdiv - 2) << 3;
+	u32 mask =3D ~(0xfu << shift);
+	u32 fread_timing_val =3D 0;
+
+	for (hcycle =3D 0; hcycle <=3D TIMING_DELAY_HCYCLE_MAX; hcycle++) {
+		int delay_ns;
+		bool pass =3D false;
+
+		fread_timing_val &=3D mask;
+		fread_timing_val |=3D hcycle << shift;
+
+		/* no DI input delay first  */
+		writel(fread_timing_val, TIMING_REG_AST2600(chip));
+		pass =3D aspeed_spi_check_reads(chip, golden_buf, test_buf);
+		dev_dbg(aspi->dev,
+			"  * [%08x] %d HCLK delay, DI delay none : %s",
+			fread_timing_val, hcycle, pass ? "PASS" : "FAIL");
+		if (pass)
+			return 0;
+
+		/* Add DI input delays  */
+		fread_timing_val &=3D mask;
+		fread_timing_val |=3D (TIMING_DELAY_DI | hcycle) << shift;
+
+		for (delay_ns =3D 0; delay_ns < 0x10; delay_ns++) {
+			fread_timing_val &=3D ~(0xf << (4 + shift));
+			fread_timing_val |=3D delay_ns << (4 + shift);
+
+			writel(fread_timing_val, TIMING_REG_AST2600(chip));
+			pass =3D aspeed_spi_check_reads(chip, golden_buf, test_buf);
+			dev_dbg(aspi->dev,
+				"  * [%08x] %d HCLK delay, DI delay %d.%dns : %s",
+				fread_timing_val, hcycle, (delay_ns + 1) / 2,
+				(delay_ns + 1) & 1 ? 5 : 5, pass ? "PASS" : "FAIL");
+			/*
+			 * TODO: This is optimistic. We should look
+			 * for a working interval and save the middle
+			 * value in the read timing register.
+			 */
+			if (pass)
+				return 0;
+		}
+	}
+
+	/* No good setting for this frequency */
+	return -1;
+}
+
 /*
  * Platform definitions
  */
@@ -820,6 +1077,10 @@ static const struct aspeed_spi_data ast2400_fmc_dat=
a =3D {
 	.hastype       =3D true,
 	.we0	       =3D 16,
 	.ctl0	       =3D CE0_CTRL_REG,
+	.timing	       =3D CE0_TIMING_COMPENSATION_REG,
+	.hclk_mask     =3D 0xfffff0ff,
+	.hdiv_max      =3D 1,
+	.calibrate     =3D aspeed_spi_calibrate,
 	.segment_start =3D aspeed_spi_segment_start,
 	.segment_end   =3D aspeed_spi_segment_end,
 	.segment_reg   =3D aspeed_spi_segment_reg,
@@ -830,6 +1091,10 @@ static const struct aspeed_spi_data ast2400_spi_dat=
a =3D {
 	.hastype       =3D false,
 	.we0	       =3D 0,
 	.ctl0	       =3D 0x04,
+	.timing	       =3D 0x14,
+	.hclk_mask     =3D 0xfffff0ff,
+	.hdiv_max      =3D 1,
+	.calibrate     =3D aspeed_spi_calibrate,
 	/* No segment registers */
 };
=20
@@ -838,6 +1103,10 @@ static const struct aspeed_spi_data ast2500_fmc_dat=
a =3D {
 	.hastype       =3D true,
 	.we0	       =3D 16,
 	.ctl0	       =3D CE0_CTRL_REG,
+	.timing	       =3D CE0_TIMING_COMPENSATION_REG,
+	.hclk_mask     =3D 0xfffff0ff,
+	.hdiv_max      =3D 1,
+	.calibrate     =3D aspeed_spi_calibrate,
 	.segment_start =3D aspeed_spi_segment_start,
 	.segment_end   =3D aspeed_spi_segment_end,
 	.segment_reg   =3D aspeed_spi_segment_reg,
@@ -848,6 +1117,10 @@ static const struct aspeed_spi_data ast2500_spi_dat=
a =3D {
 	.hastype       =3D false,
 	.we0	       =3D 16,
 	.ctl0	       =3D CE0_CTRL_REG,
+	.timing	       =3D CE0_TIMING_COMPENSATION_REG,
+	.hclk_mask     =3D 0xfffff0ff,
+	.hdiv_max      =3D 1,
+	.calibrate     =3D aspeed_spi_calibrate,
 	.segment_start =3D aspeed_spi_segment_start,
 	.segment_end   =3D aspeed_spi_segment_end,
 	.segment_reg   =3D aspeed_spi_segment_reg,
@@ -859,6 +1132,10 @@ static const struct aspeed_spi_data ast2600_fmc_dat=
a =3D {
 	.mode_bits     =3D SPI_RX_QUAD | SPI_RX_QUAD,
 	.we0	       =3D 16,
 	.ctl0	       =3D CE0_CTRL_REG,
+	.timing	       =3D CE0_TIMING_COMPENSATION_REG,
+	.hclk_mask     =3D 0xf0fff0ff,
+	.hdiv_max      =3D 2,
+	.calibrate     =3D aspeed_spi_ast2600_calibrate,
 	.segment_start =3D aspeed_spi_segment_ast2600_start,
 	.segment_end   =3D aspeed_spi_segment_ast2600_end,
 	.segment_reg   =3D aspeed_spi_segment_ast2600_reg,
@@ -870,6 +1147,10 @@ static const struct aspeed_spi_data ast2600_spi_dat=
a =3D {
 	.mode_bits     =3D SPI_RX_QUAD | SPI_RX_QUAD,
 	.we0	       =3D 16,
 	.ctl0	       =3D CE0_CTRL_REG,
+	.timing	       =3D CE0_TIMING_COMPENSATION_REG,
+	.hclk_mask     =3D 0xf0fff0ff,
+	.hdiv_max      =3D 2,
+	.calibrate     =3D aspeed_spi_ast2600_calibrate,
 	.segment_start =3D aspeed_spi_segment_ast2600_start,
 	.segment_end   =3D aspeed_spi_segment_ast2600_end,
 	.segment_reg   =3D aspeed_spi_segment_ast2600_reg,
--=20
2.34.1

