v 20140308 2
C 63500 37500 1 0 0 ad7190-local.sym
{
T 67500 49500 5 32 1 1 0 4 1
device=AD7190
T 67500 48500 5 32 1 1 0 4 1
refdes=U300
T 63500 37500 5 10 0 0 0 0 1
devmap=Analog/AD7190BRUZ
}
N 79500 46500 73400 46500 4
N 79500 47500 73400 47500 4
N 79500 48500 73400 48500 4
C 65100 34900 1 0 0 agnd-1.sym
N 70800 53500 72000 53500 4
C 72000 53300 1 0 0 resistor-2.sym
{
T 72000 53100 5 10 0 0 0 0 1
device=RESISTOR
T 72095 53600 5 16 1 1 0 6 1
refdes=R308
T 73300 53600 5 16 1 1 0 0 1
value=0
T 72000 53300 5 10 0 0 0 0 1
devmap=generic/R/0805
}
N 74000 53500 73400 53500 4
C 74800 53200 1 0 1 nc-left-1.sym
{
T 75800 53300 5 10 0 0 0 6 1
value=NoConnection
T 75800 53700 5 10 0 0 0 6 1
device=DRC_Directive
}
N 70800 52500 72000 52500 4
C 72000 52300 1 0 0 resistor-2.sym
{
T 72000 52100 5 10 0 0 0 0 1
device=RESISTOR
T 72095 52600 5 16 1 1 0 6 1
refdes=R307
T 73300 52600 5 16 1 1 0 0 1
value=0
T 72000 52300 5 10 0 0 0 0 1
devmap=generic/R/0805
}
N 74000 52500 73400 52500 4
C 74800 52200 1 0 1 nc-left-1.sym
{
T 75800 52300 5 10 0 0 0 6 1
value=NoConnection
T 75800 52700 5 10 0 0 0 6 1
device=DRC_Directive
}
N 70800 51500 72000 51500 4
C 72000 51300 1 0 0 resistor-2.sym
{
T 72000 51100 5 10 0 0 0 0 1
device=RESISTOR
T 72095 51600 5 16 1 1 0 6 1
refdes=R306
T 73300 51600 5 16 1 1 0 0 1
value=0
T 72000 51300 5 10 0 0 0 0 1
devmap=generic/R/0805
}
N 74000 51500 73400 51500 4
C 74800 51200 1 0 1 nc-left-1.sym
{
T 75800 51300 5 10 0 0 0 6 1
value=NoConnection
T 75800 51700 5 10 0 0 0 6 1
device=DRC_Directive
}
N 70800 50500 72000 50500 4
C 72000 50300 1 0 0 resistor-2.sym
{
T 72000 50100 5 10 0 0 0 0 1
device=RESISTOR
T 72095 50600 5 16 1 1 0 6 1
refdes=R305
T 73300 50600 5 16 1 1 0 0 1
value=0
T 72000 50300 5 10 0 0 0 0 1
devmap=generic/R/0805
}
N 74000 50500 73400 50500 4
C 74800 50200 1 0 1 nc-left-1.sym
{
T 75800 50300 5 10 0 0 0 6 1
value=NoConnection
T 75800 50700 5 10 0 0 0 6 1
device=DRC_Directive
}
N 70800 44500 72000 44500 4
C 72000 44300 1 0 0 resistor-2.sym
{
T 72000 44100 5 10 0 0 0 0 1
device=RESISTOR
T 72095 44600 5 16 1 1 0 6 1
refdes=R322
T 73300 44600 5 16 1 1 0 0 1
value=0
T 72000 44300 5 10 0 0 0 0 1
devmap=generic/R/0805
}
N 71500 43500 71500 44500 4
N 62000 52500 56000 52500 4
C 54600 52300 1 0 0 resistor-2.sym
{
T 54600 52100 5 10 0 0 0 0 1
device=RESISTOR
T 54695 52600 5 16 1 1 0 6 1
refdes=R326
T 55900 52600 5 16 1 1 0 0 1
value=100
T 54600 52300 5 10 0 0 0 0 1
devmap=generic/R/0805
}
N 52000 52500 54600 52500 4
N 62000 50500 56000 50500 4
C 54600 50300 1 0 0 resistor-2.sym
{
T 54600 50100 5 10 0 0 0 0 1
device=RESISTOR
T 54695 50600 5 16 1 1 0 6 1
refdes=R327
T 55900 50600 5 16 1 1 0 0 1
value=100
T 54600 50300 5 10 0 0 0 0 1
devmap=generic/R/0805
}
N 54600 50500 52000 50500 4
N 62000 46500 56000 46500 4
C 54600 46300 1 0 0 resistor-2.sym
{
T 54600 46100 5 10 0 0 0 0 1
device=RESISTOR
T 54695 46600 5 16 1 1 0 6 1
refdes=R328
T 55900 46600 5 16 1 1 0 0 1
value=100
T 54600 46300 5 10 0 0 0 0 1
devmap=generic/R/0805
}
N 54600 46500 52000 46500 4
N 62000 44500 56000 44500 4
C 54600 44300 1 0 0 resistor-2.sym
{
T 54600 44100 5 10 0 0 0 0 1
device=RESISTOR
T 54695 44600 5 16 1 1 0 6 1
refdes=R329
T 55900 44600 5 16 1 1 0 0 1
value=100
T 54600 44300 5 10 0 0 0 0 1
devmap=generic/R/0805
}
N 54600 44500 52000 44500 4
C 55400 47400 1 0 1 agnd-1.sym
N 64200 52500 63400 52500 4
C 62000 48300 1 0 0 resistor-2.sym
{
T 62000 48100 5 10 0 0 0 0 1
device=RESISTOR
T 62095 48600 5 16 1 1 0 6 1
refdes=R310
T 63300 48600 5 16 1 1 0 0 1
value=0
T 62000 48300 5 10 0 0 0 0 1
devmap=generic/R/0805
}
N 55000 48500 62000 48500 4
N 55000 48500 55000 48300 4
N 79500 45500 73400 45500 4
N 79500 44500 73400 44500 4
C 69100 59000 1 270 0 capacitor-1.sym
{
T 68900 59000 5 10 0 0 270 0 1
device=CAPACITOR
T 69695 58600 5 16 1 1 0 0 1
refdes=C302
T 69700 58000 5 16 1 1 0 2 1
value=10u
T 69100 59000 5 10 0 0 0 0 1
devmap=generic/C/1206
}
C 70100 59000 1 270 0 capacitor-1.sym
{
T 69900 59000 5 10 0 0 270 0 1
device=CAPACITOR
T 70695 58600 5 16 1 1 0 0 1
refdes=C303
T 70700 58000 5 16 1 1 0 2 1
value=100n
T 70100 59000 5 10 0 0 0 0 1
devmap=generic/C/0805
}
C 70900 55800 1 0 1 agnd-1.sym
C 68900 59700 1 0 1 avdd-1.sym
N 70500 56700 70500 57600 4
N 70500 59500 68500 59500 4
N 68500 57000 68500 59700 4
C 64100 59000 1 270 0 capacitor-1.sym
{
T 63900 59000 5 10 0 0 270 0 1
device=CAPACITOR
T 64695 58600 5 16 1 1 0 0 1
refdes=C300
T 64700 58000 5 16 1 1 0 2 1
value=10u
T 64100 59000 5 10 0 0 0 0 1
devmap=generic/C/1206
}
C 65100 59000 1 270 0 capacitor-1.sym
{
T 64900 59000 5 10 0 0 270 0 1
device=CAPACITOR
T 65695 58600 5 16 1 1 0 0 1
refdes=C301
T 65700 58000 5 16 1 1 0 2 1
value=100n
T 65100 59000 5 10 0 0 0 0 1
devmap=generic/C/0805
}
C 64100 55900 1 0 0 agnd-1.sym
N 64500 56800 64500 57600 4
N 65500 57000 65500 57600 4
N 64500 59500 66500 59500 4
N 64500 57000 65500 57000 4
N 66500 57000 66500 59700 4
C 66000 59700 1 0 0 dvdd-1.sym
C 60900 52200 1 90 1 capacitor-1.sym
{
T 61100 52200 5 10 0 0 270 2 1
device=CAPACITOR
T 60305 51800 5 16 1 1 0 6 1
refdes=C304
T 60300 51200 5 16 1 1 0 8 1
value=100n
T 60900 52200 5 10 0 0 0 6 1
devmap=generic/C/0805
}
C 60900 46200 1 90 1 capacitor-1.sym
{
T 61100 46200 5 10 0 0 270 2 1
device=CAPACITOR
T 60305 45800 5 16 1 1 0 6 1
refdes=C309
T 60300 45200 5 16 1 1 0 8 1
value=100n
T 60900 46200 5 10 0 0 0 6 1
devmap=generic/C/0805
}
N 60500 52200 60500 52500 4
N 60500 50800 60500 50500 4
N 60500 46200 60500 46500 4
N 60500 44800 60500 44500 4
C 58100 48200 1 270 0 capacitor-1.sym
{
T 57900 48200 5 10 0 0 270 0 1
device=CAPACITOR
T 58695 47800 5 16 1 1 0 0 1
refdes=C307
T 58700 47200 5 16 1 1 0 2 1
value=10n
T 58100 48200 5 10 0 0 0 0 1
devmap=generic/C/0805
}
C 57900 48200 1 90 1 capacitor-1.sym
{
T 58100 48200 5 10 0 0 270 2 1
device=CAPACITOR
T 57305 47800 5 16 1 1 0 6 1
refdes=C308
T 57300 47200 5 16 1 1 0 8 1
value=10n
T 57900 48200 5 10 0 0 0 6 1
devmap=generic/C/0805
}
C 58100 50200 1 270 0 capacitor-1.sym
{
T 57900 50200 5 10 0 0 270 0 1
device=CAPACITOR
T 58695 49800 5 16 1 1 0 0 1
refdes=C305
T 58700 49200 5 16 1 1 0 2 1
value=10n
T 58100 50200 5 10 0 0 0 0 1
devmap=generic/C/0805
}
C 57900 50200 1 90 1 capacitor-1.sym
{
T 58100 50200 5 10 0 0 270 2 1
device=CAPACITOR
T 57305 49800 5 16 1 1 0 6 1
refdes=C306
T 57300 49200 5 16 1 1 0 8 1
value=10n
T 57900 50200 5 10 0 0 0 6 1
devmap=generic/C/0805
}
N 57500 46800 57500 44500 4
N 58500 46800 58500 46500 4
N 58500 50200 58500 50500 4
N 57500 50200 57500 52500 4
N 57500 48500 57500 48800 4
N 58500 48500 58500 48800 4
N 57500 48500 57500 48200 4
N 58500 48500 58500 48200 4
N 69500 57600 69500 57000 4
N 69500 57000 70500 57000 4
C 76100 40100 1 270 1 crystal-1.sym
{
T 75900 40100 5 10 0 0 90 2 1
device=CAPACITOR
T 76300 41495 5 16 1 1 0 6 1
refdes=Y300
T 76300 40500 5 16 1 1 0 8 1
value=4.9152 MHz
T 76100 40100 5 10 0 0 0 6 1
footprint=HEADER_2S.fp
}
C 77100 40400 1 180 1 capacitor-1.sym
{
T 77100 40600 5 10 0 0 180 6 1
device=CAPACITOR
T 77495 39800 5 16 1 1 0 8 1
refdes=C312
T 78100 39800 5 16 1 1 0 2 1
value=0F
T 77100 40400 5 10 0 0 0 6 1
devmap=generic/C/0805
}
N 76500 40100 76500 40000 4
N 77100 40000 75500 40000 4
C 77100 42400 1 180 1 capacitor-1.sym
{
T 77100 42600 5 10 0 0 180 6 1
device=CAPACITOR
T 77495 41800 5 16 1 1 0 8 1
refdes=C311
T 78100 41800 5 16 1 1 0 2 1
value=0F
T 77100 42400 5 10 0 0 0 6 1
devmap=generic/C/0805
}
N 77100 42000 75500 42000 4
N 76500 42000 76500 41900 4
N 79000 42000 78500 42000 4
N 79000 40000 78500 40000 4
C 79400 38900 1 0 1 agnd-1.sym
N 73400 41500 75500 41500 4
N 75500 41500 75500 42000 4
N 73400 40500 75500 40500 4
N 75500 40500 75500 40000 4
N 79000 39800 79000 42000 4
C 57800 43100 1 90 1 avref-1.sym
N 57800 42500 62000 42500 4
C 57900 38900 1 0 1 agnd-1.sym
N 62000 40500 57500 40500 4
N 57500 40500 57500 39800 4
C 60900 42200 1 90 1 capacitor-1.sym
{
T 61100 42200 5 10 0 0 270 2 1
device=CAPACITOR
T 60305 41800 5 16 1 1 0 6 1
refdes=C310
T 60300 41200 5 16 1 1 0 8 1
value=100n
T 60900 42200 5 10 0 0 0 6 1
devmap=generic/C/0805
}
N 60500 42200 60500 42500 4
N 60500 40800 60500 40500 4
N 65500 38200 65500 37500 4
C 72000 43300 1 0 0 resistor-2.sym
{
T 72000 43100 5 10 0 0 0 0 1
device=RESISTOR
T 72095 43600 5 16 1 1 0 6 1
refdes=R325
T 73300 43600 5 16 1 1 0 0 1
value=10k
T 72000 43300 5 10 0 0 0 0 1
devmap=generic/R/0805
}
C 74900 42400 1 0 1 agnd-1.sym
N 74500 43300 74500 43500 4
N 74500 43500 73400 43500 4
N 72000 43500 71500 43500 4
C 72000 48300 1 0 0 resistor-2.sym
{
T 72000 48100 5 10 0 0 0 0 1
device=RESISTOR
T 72095 48600 5 16 1 1 0 6 1
refdes=R303
T 73300 48600 5 16 1 1 0 0 1
value=0
T 72000 48300 5 10 0 0 0 0 1
devmap=generic/R/0805
}
C 72000 47300 1 0 0 resistor-2.sym
{
T 72000 47100 5 10 0 0 0 0 1
device=RESISTOR
T 72095 47600 5 16 1 1 0 6 1
refdes=R323
T 73300 47600 5 16 1 1 0 0 1
value=0
T 72000 47300 5 10 0 0 0 0 1
devmap=generic/R/0805
}
C 72000 46300 1 0 0 resistor-2.sym
{
T 72000 46100 5 10 0 0 0 0 1
device=RESISTOR
T 72095 46600 5 16 1 1 0 6 1
refdes=R324
T 73300 46600 5 16 1 1 0 0 1
value=0
T 72000 46300 5 10 0 0 0 0 1
devmap=generic/R/0805
}
C 72000 45300 1 0 0 resistor-2.sym
{
T 72000 45100 5 10 0 0 0 0 1
device=RESISTOR
T 72095 45600 5 16 1 1 0 6 1
refdes=R304
T 73300 45600 5 16 1 1 0 0 1
value=0
T 72000 45300 5 10 0 0 0 0 1
devmap=generic/R/0805
}
N 72000 48500 70800 48500 4
N 72000 47500 70800 47500 4
N 72000 46500 70800 46500 4
N 72000 45500 70800 45500 4
N 64200 50500 63400 50500 4
C 62000 52300 1 0 0 resistor-2.sym
{
T 62000 52100 5 10 0 0 0 0 1
device=RESISTOR
T 62095 52600 5 16 1 1 0 6 1
refdes=R311
T 63300 52600 5 16 1 1 0 0 1
value=0
T 62000 52300 5 10 0 0 0 0 1
devmap=generic/R/0805
}
N 64200 48500 63400 48500 4
C 62000 50300 1 0 0 resistor-2.sym
{
T 62000 50100 5 10 0 0 0 0 1
device=RESISTOR
T 62095 50600 5 16 1 1 0 6 1
refdes=R312
T 63300 50600 5 16 1 1 0 0 1
value=0
T 62000 50300 5 10 0 0 0 0 1
devmap=generic/R/0805
}
N 64200 46500 63400 46500 4
C 62000 46300 1 0 0 resistor-2.sym
{
T 62000 46100 5 10 0 0 0 0 1
device=RESISTOR
T 62095 46600 5 16 1 1 0 6 1
refdes=R313
T 63300 46600 5 16 1 1 0 0 1
value=0
T 62000 46300 5 10 0 0 0 0 1
devmap=generic/R/0805
}
N 64200 44500 63400 44500 4
C 62000 44300 1 0 0 resistor-2.sym
{
T 62000 44100 5 10 0 0 0 0 1
device=RESISTOR
T 62095 44600 5 16 1 1 0 6 1
refdes=R314
T 63300 44600 5 16 1 1 0 0 1
value=0
T 62000 44300 5 10 0 0 0 0 1
devmap=generic/R/0805
}
N 64200 42500 63400 42500 4
C 62000 42300 1 0 0 resistor-2.sym
{
T 62000 42100 5 10 0 0 0 0 1
device=RESISTOR
T 62095 42600 5 16 1 1 0 6 1
refdes=R315
T 63300 42600 5 16 1 1 0 0 1
value=0
T 62000 42300 5 10 0 0 0 0 1
devmap=generic/R/0805
}
N 64200 40500 63400 40500 4
C 62000 40300 1 0 0 resistor-2.sym
{
T 62000 40100 5 10 0 0 0 0 1
device=RESISTOR
T 62095 40600 5 16 1 1 0 6 1
refdes=R316
T 63300 40600 5 16 1 1 0 0 1
value=0
T 62000 40300 5 10 0 0 0 0 1
devmap=generic/R/0805
}
C 72000 41300 1 0 0 resistor-2.sym
{
T 72000 41100 5 10 0 0 0 0 1
device=RESISTOR
T 72095 41600 5 16 1 1 0 6 1
refdes=R301
T 73300 41600 5 16 1 1 0 0 1
value=0
T 72000 41300 5 10 0 0 0 0 1
devmap=generic/R/0805
}
N 72000 41500 70800 41500 4
C 72000 40300 1 0 0 resistor-2.sym
{
T 72000 40100 5 10 0 0 0 0 1
device=RESISTOR
T 72095 40600 5 16 1 1 0 6 1
refdes=R302
T 73300 40600 5 16 1 1 0 0 1
value=0
T 72000 40300 5 10 0 0 0 0 1
devmap=generic/R/0805
}
N 72000 40500 70800 40500 4
C 66700 57000 1 90 1 resistor-2.sym
{
T 66900 57000 5 10 0 0 90 6 1
device=RESISTOR
T 66605 56900 5 16 1 1 0 0 1
refdes=R321
T 66600 55700 5 16 1 1 0 2 1
value=0
T 66700 57000 5 10 0 0 0 0 1
devmap=generic/R/0805
}
N 66500 55600 66500 54800 4
C 68700 57000 1 90 1 resistor-2.sym
{
T 68900 57000 5 10 0 0 90 6 1
device=RESISTOR
T 68605 56900 5 16 1 1 0 0 1
refdes=R320
T 68600 55700 5 16 1 1 0 2 1
value=0
T 68700 57000 5 10 0 0 0 0 1
devmap=generic/R/0805
}
N 68500 55600 68500 54800 4
N 64500 59500 64500 59000 4
N 65500 59500 65500 59000 4
N 69500 59500 69500 59000 4
N 70500 59500 70500 59000 4
C 65700 37500 1 90 1 resistor-2.sym
{
T 65900 37500 5 10 0 0 90 6 1
device=RESISTOR
T 65605 37400 5 16 1 1 0 0 1
refdes=R317
T 65600 36200 5 16 1 1 0 2 1
value=0
T 65700 37500 5 10 0 0 0 0 1
devmap=generic/R/0805
}
N 65500 35800 65500 36100 4
C 66100 34900 1 0 0 agnd-1.sym
N 66500 38200 66500 37500 4
C 66700 37500 1 90 1 resistor-2.sym
{
T 66900 37500 5 10 0 0 90 6 1
device=RESISTOR
T 66700 37500 5 10 0 0 0 0 1
devmap=generic/R/0805
T 66605 37400 5 16 1 1 0 0 1
refdes=R309
T 66600 36200 5 16 1 1 0 2 1
value=0
}
N 66500 35800 66500 36100 4
C 68100 34900 1 0 0 agnd-1.sym
N 68500 38200 68500 37500 4
C 68700 37500 1 90 1 resistor-2.sym
{
T 68900 37500 5 10 0 0 90 6 1
device=RESISTOR
T 68700 37500 5 10 0 0 0 0 1
devmap=generic/R/0805
T 68605 37400 5 16 1 1 0 0 1
refdes=R318
T 68600 36200 5 16 1 1 0 2 1
value=0
}
N 68500 35800 68500 36100 4
C 69100 34900 1 0 0 agnd-1.sym
N 69500 38200 69500 37500 4
C 69700 37500 1 90 1 resistor-2.sym
{
T 69900 37500 5 10 0 0 90 6 1
device=RESISTOR
T 69700 37500 5 10 0 0 0 0 1
devmap=generic/R/0805
T 69605 37400 5 16 1 1 0 0 1
refdes=R319
T 69600 36200 5 16 1 1 0 2 1
value=0
}
N 69500 35800 69500 36100 4
C 50800 52300 1 0 0 input-1.sym
{
T 50800 52100 5 10 0 0 0 0 1
device=INPUT
T 51900 52600 5 16 1 1 0 0 1
refdes=VMON+
}
C 50800 50300 1 0 0 input-1.sym
{
T 50800 50100 5 10 0 0 0 0 1
device=INPUT
T 51900 50600 5 16 1 1 0 0 1
refdes=VMON-
}
C 50800 46300 1 0 0 input-1.sym
{
T 50800 46100 5 10 0 0 0 0 1
device=INPUT
T 51900 46600 5 16 1 1 0 0 1
refdes=IMON+
}
C 50800 44300 1 0 0 input-1.sym
{
T 50800 44100 5 10 0 0 0 0 1
device=INPUT
T 51900 44600 5 16 1 1 0 0 1
refdes=IMON-
}
C 80700 48300 1 0 1 input-1.sym
{
T 80700 48100 5 10 0 0 0 6 1
device=INPUT
T 79600 48600 5 16 1 1 0 6 1
refdes=SPI_SCLK
}
C 79500 47300 1 0 0 output-1.sym
{
T 79700 47100 5 10 0 0 0 0 1
device=OUTPUT
T 79500 47600 5 16 1 1 0 6 1
refdes=SPI_MISO
}
C 80700 46300 1 0 1 input-1.sym
{
T 80700 46100 5 10 0 0 0 6 1
device=INPUT
T 79600 46600 5 16 1 1 0 6 1
refdes=SPI_MOSI
}
C 80700 45300 1 0 1 input-1.sym
{
T 80700 45100 5 10 0 0 0 6 1
device=INPUT
T 79600 45600 5 16 1 1 0 6 1
refdes=ADC_SPI_CS_N
}
C 80700 44300 1 0 1 input-1.sym
{
T 80700 44100 5 10 0 0 0 6 1
device=INPUT
T 79600 44600 5 16 1 1 0 6 1
refdes=ADC_SYNC_N
}
