{
  "module_name": "rx_desc.h",
  "hash_id": "90f14a2af2ff331a3194b6a6f46a714c4614931a29d2c97d69212f28da0e0440",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/wireless/ath/ath12k/rx_desc.h",
  "human_readable_source": " \n \n#ifndef ATH12K_RX_DESC_H\n#define ATH12K_RX_DESC_H\n\nenum rx_desc_decap_type {\n\tRX_DESC_DECAP_TYPE_RAW,\n\tRX_DESC_DECAP_TYPE_NATIVE_WIFI,\n\tRX_DESC_DECAP_TYPE_ETHERNET2_DIX,\n\tRX_DESC_DECAP_TYPE_8023,\n};\n\nenum rx_desc_decrypt_status_code {\n\tRX_DESC_DECRYPT_STATUS_CODE_OK,\n\tRX_DESC_DECRYPT_STATUS_CODE_UNPROTECTED_FRAME,\n\tRX_DESC_DECRYPT_STATUS_CODE_DATA_ERR,\n\tRX_DESC_DECRYPT_STATUS_CODE_KEY_INVALID,\n\tRX_DESC_DECRYPT_STATUS_CODE_PEER_ENTRY_INVALID,\n\tRX_DESC_DECRYPT_STATUS_CODE_OTHER,\n};\n\n#define RX_MPDU_START_INFO0_REO_DEST_IND\t\tGENMASK(4, 0)\n#define RX_MPDU_START_INFO0_LMAC_PEER_ID_MSB\t\tGENMASK(6, 5)\n#define RX_MPDU_START_INFO0_FLOW_ID_TOEPLITZ\t\tBIT(7)\n#define RX_MPDU_START_INFO0_PKT_SEL_FP_UCAST_DATA\tBIT(8)\n#define RX_MPDU_START_INFO0_PKT_SEL_FP_MCAST_DATA\tBIT(9)\n#define RX_MPDU_START_INFO0_PKT_SEL_FP_CTRL_BAR\t\tBIT(10)\n#define RX_MPDU_START_INFO0_RXDMA0_SRC_RING_SEL\t\tGENMASK(13, 11)\n#define RX_MPDU_START_INFO0_RXDMA0_DST_RING_SEL\t\tGENMASK(16, 14)\n#define RX_MPDU_START_INFO0_MCAST_ECHO_DROP_EN\t\tBIT(17)\n#define RX_MPDU_START_INFO0_WDS_LEARN_DETECT_EN\t\tBIT(18)\n#define RX_MPDU_START_INFO0_INTRA_BSS_CHECK_EN\t\tBIT(19)\n#define RX_MPDU_START_INFO0_USE_PPE\t\t\tBIT(20)\n#define RX_MPDU_START_INFO0_PPE_ROUTING_EN\t\tBIT(21)\n\n#define RX_MPDU_START_INFO1_REO_QUEUE_DESC_HI\t\tGENMASK(7, 0)\n#define RX_MPDU_START_INFO1_RECV_QUEUE_NUM\t\tGENMASK(23, 8)\n#define RX_MPDU_START_INFO1_PRE_DELIM_ERR_WARN\t\tBIT(24)\n#define RX_MPDU_START_INFO1_FIRST_DELIM_ERR\t\tBIT(25)\n\n#define RX_MPDU_START_INFO2_EPD_EN\t\t\tBIT(0)\n#define RX_MPDU_START_INFO2_ALL_FRAME_ENCPD\t\tBIT(1)\n#define RX_MPDU_START_INFO2_ENC_TYPE\t\t\tGENMASK(5, 2)\n#define RX_MPDU_START_INFO2_VAR_WEP_KEY_WIDTH\t\tGENMASK(7, 6)\n#define RX_MPDU_START_INFO2_MESH_STA\t\t\tGENMASK(9, 8)\n#define RX_MPDU_START_INFO2_BSSID_HIT\t\t\tBIT(10)\n#define RX_MPDU_START_INFO2_BSSID_NUM\t\t\tGENMASK(14, 11)\n#define RX_MPDU_START_INFO2_TID\t\t\t\tGENMASK(18, 15)\n\n#define RX_MPDU_START_INFO3_RXPCU_MPDU_FLTR\t\tGENMASK(1, 0)\n#define RX_MPDU_START_INFO3_SW_FRAME_GRP_ID\t\tGENMASK(8, 2)\n#define RX_MPDU_START_INFO3_NDP_FRAME\t\t\tBIT(9)\n#define RX_MPDU_START_INFO3_PHY_ERR\t\t\tBIT(10)\n#define RX_MPDU_START_INFO3_PHY_ERR_MPDU_HDR\t\tBIT(11)\n#define RX_MPDU_START_INFO3_PROTO_VER_ERR\t\tBIT(12)\n#define RX_MPDU_START_INFO3_AST_LOOKUP_VALID\t\tBIT(13)\n#define RX_MPDU_START_INFO3_RANGING\t\t\tBIT(14)\n\n#define RX_MPDU_START_INFO4_MPDU_FCTRL_VALID\t\tBIT(0)\n#define RX_MPDU_START_INFO4_MPDU_DUR_VALID\t\tBIT(1)\n#define RX_MPDU_START_INFO4_MAC_ADDR1_VALID\t\tBIT(2)\n#define RX_MPDU_START_INFO4_MAC_ADDR2_VALID\t\tBIT(3)\n#define RX_MPDU_START_INFO4_MAC_ADDR3_VALID\t\tBIT(4)\n#define RX_MPDU_START_INFO4_MAC_ADDR4_VALID\t\tBIT(5)\n#define RX_MPDU_START_INFO4_MPDU_SEQ_CTRL_VALID\t\tBIT(6)\n#define RX_MPDU_START_INFO4_MPDU_QOS_CTRL_VALID\t\tBIT(7)\n#define RX_MPDU_START_INFO4_MPDU_HT_CTRL_VALID\t\tBIT(8)\n#define RX_MPDU_START_INFO4_ENCRYPT_INFO_VALID\t\tBIT(9)\n#define RX_MPDU_START_INFO4_MPDU_FRAG_NUMBER\t\tGENMASK(13, 10)\n#define RX_MPDU_START_INFO4_MORE_FRAG_FLAG\t\tBIT(14)\n#define RX_MPDU_START_INFO4_FROM_DS\t\t\tBIT(16)\n#define RX_MPDU_START_INFO4_TO_DS\t\t\tBIT(17)\n#define RX_MPDU_START_INFO4_ENCRYPTED\t\t\tBIT(18)\n#define RX_MPDU_START_INFO4_MPDU_RETRY\t\t\tBIT(19)\n#define RX_MPDU_START_INFO4_MPDU_SEQ_NUM\t\tGENMASK(31, 20)\n\n#define RX_MPDU_START_INFO5_KEY_ID\t\t\tGENMASK(7, 0)\n#define RX_MPDU_START_INFO5_NEW_PEER_ENTRY\t\tBIT(8)\n#define RX_MPDU_START_INFO5_DECRYPT_NEEDED\t\tBIT(9)\n#define RX_MPDU_START_INFO5_DECAP_TYPE\t\t\tGENMASK(11, 10)\n#define RX_MPDU_START_INFO5_VLAN_TAG_C_PADDING\t\tBIT(12)\n#define RX_MPDU_START_INFO5_VLAN_TAG_S_PADDING\t\tBIT(13)\n#define RX_MPDU_START_INFO5_STRIP_VLAN_TAG_C\t\tBIT(14)\n#define RX_MPDU_START_INFO5_STRIP_VLAN_TAG_S\t\tBIT(15)\n#define RX_MPDU_START_INFO5_PRE_DELIM_COUNT\t\tGENMASK(27, 16)\n#define RX_MPDU_START_INFO5_AMPDU_FLAG\t\t\tBIT(28)\n#define RX_MPDU_START_INFO5_BAR_FRAME\t\t\tBIT(29)\n#define RX_MPDU_START_INFO5_RAW_MPDU\t\t\tBIT(30)\n\n#define RX_MPDU_START_INFO6_MPDU_LEN\t\t\tGENMASK(13, 0)\n#define RX_MPDU_START_INFO6_FIRST_MPDU\t\t\tBIT(14)\n#define RX_MPDU_START_INFO6_MCAST_BCAST\t\t\tBIT(15)\n#define RX_MPDU_START_INFO6_AST_IDX_NOT_FOUND\t\tBIT(16)\n#define RX_MPDU_START_INFO6_AST_IDX_TIMEOUT\t\tBIT(17)\n#define RX_MPDU_START_INFO6_POWER_MGMT\t\t\tBIT(18)\n#define RX_MPDU_START_INFO6_NON_QOS\t\t\tBIT(19)\n#define RX_MPDU_START_INFO6_NULL_DATA\t\t\tBIT(20)\n#define RX_MPDU_START_INFO6_MGMT_TYPE\t\t\tBIT(21)\n#define RX_MPDU_START_INFO6_CTRL_TYPE\t\t\tBIT(22)\n#define RX_MPDU_START_INFO6_MORE_DATA\t\t\tBIT(23)\n#define RX_MPDU_START_INFO6_EOSP\t\t\tBIT(24)\n#define RX_MPDU_START_INFO6_FRAGMENT\t\t\tBIT(25)\n#define RX_MPDU_START_INFO6_ORDER\t\t\tBIT(26)\n#define RX_MPDU_START_INFO6_UAPSD_TRIGGER\t\tBIT(27)\n#define RX_MPDU_START_INFO6_ENCRYPT_REQUIRED\t\tBIT(28)\n#define RX_MPDU_START_INFO6_DIRECTED\t\t\tBIT(29)\n#define RX_MPDU_START_INFO6_AMSDU_PRESENT\t\tBIT(30)\n\n#define RX_MPDU_START_INFO7_VDEV_ID\t\t\tGENMASK(7, 0)\n#define RX_MPDU_START_INFO7_SERVICE_CODE\t\tGENMASK(16, 8)\n#define RX_MPDU_START_INFO7_PRIORITY_VALID\t\tBIT(17)\n#define RX_MPDU_START_INFO7_SRC_INFO\t\t\tGENMASK(29, 18)\n\n#define RX_MPDU_START_INFO8_AUTH_TO_SEND_WDS\t\tBIT(0)\n\nstruct rx_mpdu_start_qcn9274 {\n\t__le32 info0;\n\t__le32 reo_queue_desc_lo;\n\t__le32 info1;\n\t__le32 pn[4];\n\t__le32 info2;\n\t__le32 peer_meta_data;\n\t__le16 info3;\n\t__le16 phy_ppdu_id;\n\t__le16 ast_index;\n\t__le16 sw_peer_id;\n\t__le32 info4;\n\t__le32 info5;\n\t__le32 info6;\n\t__le16 frame_ctrl;\n\t__le16 duration;\n\tu8 addr1[ETH_ALEN];\n\tu8 addr2[ETH_ALEN];\n\tu8 addr3[ETH_ALEN];\n\t__le16 seq_ctrl;\n\tu8 addr4[ETH_ALEN];\n\t__le16 qos_ctrl;\n\t__le32 ht_ctrl;\n\t__le32 info7;\n\tu8 multi_link_addr1[ETH_ALEN];\n\tu8 multi_link_addr2[ETH_ALEN];\n\t__le32 info8;\n\t__le32 res0;\n\t__le32 res1;\n} __packed;\n\n \n\nenum rx_msdu_start_pkt_type {\n\tRX_MSDU_START_PKT_TYPE_11A,\n\tRX_MSDU_START_PKT_TYPE_11B,\n\tRX_MSDU_START_PKT_TYPE_11N,\n\tRX_MSDU_START_PKT_TYPE_11AC,\n\tRX_MSDU_START_PKT_TYPE_11AX,\n};\n\nenum rx_msdu_start_sgi {\n\tRX_MSDU_START_SGI_0_8_US,\n\tRX_MSDU_START_SGI_0_4_US,\n\tRX_MSDU_START_SGI_1_6_US,\n\tRX_MSDU_START_SGI_3_2_US,\n};\n\nenum rx_msdu_start_recv_bw {\n\tRX_MSDU_START_RECV_BW_20MHZ,\n\tRX_MSDU_START_RECV_BW_40MHZ,\n\tRX_MSDU_START_RECV_BW_80MHZ,\n\tRX_MSDU_START_RECV_BW_160MHZ,\n};\n\nenum rx_msdu_start_reception_type {\n\tRX_MSDU_START_RECEPTION_TYPE_SU,\n\tRX_MSDU_START_RECEPTION_TYPE_DL_MU_MIMO,\n\tRX_MSDU_START_RECEPTION_TYPE_DL_MU_OFDMA,\n\tRX_MSDU_START_RECEPTION_TYPE_DL_MU_OFDMA_MIMO,\n\tRX_MSDU_START_RECEPTION_TYPE_UL_MU_MIMO,\n\tRX_MSDU_START_RECEPTION_TYPE_UL_MU_OFDMA,\n\tRX_MSDU_START_RECEPTION_TYPE_UL_MU_OFDMA_MIMO,\n};\n\n#define RX_MSDU_END_INFO0_RXPCU_MPDU_FITLER\tGENMASK(1, 0)\n#define RX_MSDU_END_INFO0_SW_FRAME_GRP_ID\tGENMASK(8, 2)\n\n#define RX_MSDU_END_INFO1_REPORTED_MPDU_LENGTH\tGENMASK(13, 0)\n\n#define RX_MSDU_END_INFO2_CCE_SUPER_RULE\tGENMASK(13, 8)\n#define RX_MSDU_END_INFO2_CCND_TRUNCATE\t\tBIT(14)\n#define RX_MSDU_END_INFO2_CCND_CCE_DIS\t\tBIT(15)\n\n#define RX_MSDU_END_INFO3_DA_OFFSET\t\tGENMASK(5, 0)\n#define RX_MSDU_END_INFO3_SA_OFFSET\t\tGENMASK(11, 6)\n#define RX_MSDU_END_INFO3_DA_OFFSET_VALID\tBIT(12)\n#define RX_MSDU_END_INFO3_SA_OFFSET_VALID\tBIT(13)\n\n#define RX_MSDU_END_INFO4_TCP_FLAG\t\tGENMASK(8, 0)\n#define RX_MSDU_END_INFO4_LRO_ELIGIBLE\t\tBIT(9)\n\n#define RX_MSDU_END_INFO5_SA_IDX_TIMEOUT\tBIT(0)\n#define RX_MSDU_END_INFO5_DA_IDX_TIMEOUT\tBIT(1)\n#define RX_MSDU_END_INFO5_TO_DS\t\t\tBIT(2)\n#define RX_MSDU_END_INFO5_TID\t\t\tGENMASK(6, 3)\n#define RX_MSDU_END_INFO5_SA_IS_VALID\t\tBIT(7)\n#define RX_MSDU_END_INFO5_DA_IS_VALID\t\tBIT(8)\n#define RX_MSDU_END_INFO5_DA_IS_MCBC\t\tBIT(9)\n#define RX_MSDU_END_INFO5_L3_HDR_PADDING\tGENMASK(11, 10)\n#define RX_MSDU_END_INFO5_FIRST_MSDU\t\tBIT(12)\n#define RX_MSDU_END_INFO5_LAST_MSDU\t\tBIT(13)\n#define RX_MSDU_END_INFO5_FROM_DS\t\tBIT(14)\n#define RX_MSDU_END_INFO5_IP_CHKSUM_FAIL_COPY\tBIT(15)\n\n#define RX_MSDU_END_INFO6_MSDU_DROP\t\tBIT(0)\n#define RX_MSDU_END_INFO6_REO_DEST_IND\t\tGENMASK(5, 1)\n#define RX_MSDU_END_INFO6_FLOW_IDX\t\tGENMASK(25, 6)\n#define RX_MSDU_END_INFO6_USE_PPE\t\tBIT(26)\n#define RX_MSDU_END_INFO6_MESH_STA\t\tGENMASK(28, 27)\n#define RX_MSDU_END_INFO6_VLAN_CTAG_STRIPPED\tBIT(29)\n#define RX_MSDU_END_INFO6_VLAN_STAG_STRIPPED\tBIT(30)\n#define RX_MSDU_END_INFO6_FRAGMENT_FLAG\t\tBIT(31)\n\n#define RX_MSDU_END_INFO7_AGGR_COUNT\t\tGENMASK(7, 0)\n#define RX_MSDU_END_INFO7_FLOW_AGGR_CONTN\tBIT(8)\n#define RX_MSDU_END_INFO7_FISA_TIMEOUT\t\tBIT(9)\n#define RX_MSDU_END_INFO7_TCPUDP_CSUM_FAIL_CPY\tBIT(10)\n#define RX_MSDU_END_INFO7_MSDU_LIMIT_ERROR\tBIT(11)\n#define RX_MSDU_END_INFO7_FLOW_IDX_TIMEOUT\tBIT(12)\n#define RX_MSDU_END_INFO7_FLOW_IDX_INVALID\tBIT(13)\n#define RX_MSDU_END_INFO7_CCE_MATCH\t\tBIT(14)\n#define RX_MSDU_END_INFO7_AMSDU_PARSER_ERR\tBIT(15)\n\n#define RX_MSDU_END_INFO8_KEY_ID\t\tGENMASK(7, 0)\n\n#define RX_MSDU_END_INFO9_SERVICE_CODE\t\tGENMASK(14, 6)\n#define RX_MSDU_END_INFO9_PRIORITY_VALID\tBIT(15)\n#define RX_MSDU_END_INFO9_INRA_BSS\t\tBIT(16)\n#define RX_MSDU_END_INFO9_DEST_CHIP_ID\t\tGENMASK(18, 17)\n#define RX_MSDU_END_INFO9_MCAST_ECHO\t\tBIT(19)\n#define RX_MSDU_END_INFO9_WDS_LEARN_EVENT\tBIT(20)\n#define RX_MSDU_END_INFO9_WDS_ROAM_EVENT\tBIT(21)\n#define RX_MSDU_END_INFO9_WDS_KEEP_ALIVE_EVENT\tBIT(22)\n\n#define RX_MSDU_END_INFO10_MSDU_LENGTH\t\tGENMASK(13, 0)\n#define RX_MSDU_END_INFO10_STBC\t\t\tBIT(14)\n#define RX_MSDU_END_INFO10_IPSEC_ESP\t\tBIT(15)\n#define RX_MSDU_END_INFO10_L3_OFFSET\t\tGENMASK(22, 16)\n#define RX_MSDU_END_INFO10_IPSEC_AH\t\tBIT(23)\n#define RX_MSDU_END_INFO10_L4_OFFSET\t\tGENMASK(31, 24)\n\n#define RX_MSDU_END_INFO11_MSDU_NUMBER\t\tGENMASK(7, 0)\n#define RX_MSDU_END_INFO11_DECAP_FORMAT\t\tGENMASK(9, 8)\n#define RX_MSDU_END_INFO11_IPV4\t\t\tBIT(10)\n#define RX_MSDU_END_INFO11_IPV6\t\t\tBIT(11)\n#define RX_MSDU_END_INFO11_TCP\t\t\tBIT(12)\n#define RX_MSDU_END_INFO11_UDP\t\t\tBIT(13)\n#define RX_MSDU_END_INFO11_IP_FRAG\t\tBIT(14)\n#define RX_MSDU_END_INFO11_TCP_ONLY_ACK\t\tBIT(15)\n#define RX_MSDU_END_INFO11_DA_IS_BCAST_MCAST\tBIT(16)\n#define RX_MSDU_END_INFO11_SEL_TOEPLITZ_HASH\tGENMASK(18, 17)\n#define RX_MSDU_END_INFO11_IP_FIXED_HDR_VALID\tBIT(19)\n#define RX_MSDU_END_INFO11_IP_EXTN_HDR_VALID\tBIT(20)\n#define RX_MSDU_END_INFO11_IP_TCP_UDP_HDR_VALID\tBIT(21)\n#define RX_MSDU_END_INFO11_MESH_CTRL_PRESENT\tBIT(22)\n#define RX_MSDU_END_INFO11_LDPC\t\t\tBIT(23)\n#define RX_MSDU_END_INFO11_IP4_IP6_NXT_HDR\tGENMASK(31, 24)\n\n#define RX_MSDU_END_INFO12_USER_RSSI\t\tGENMASK(7, 0)\n#define RX_MSDU_END_INFO12_PKT_TYPE\t\tGENMASK(11, 8)\n#define RX_MSDU_END_INFO12_SGI\t\t\tGENMASK(13, 12)\n#define RX_MSDU_END_INFO12_RATE_MCS\t\tGENMASK(17, 14)\n#define RX_MSDU_END_INFO12_RECV_BW\t\tGENMASK(20, 18)\n#define RX_MSDU_END_INFO12_RECEPTION_TYPE\tGENMASK(23, 21)\n#define RX_MSDU_END_INFO12_MIMO_SS_BITMAP\tGENMASK(30, 24)\n#define RX_MSDU_END_INFO12_MIMO_DONE_COPY\tBIT(31)\n\n#define RX_MSDU_END_INFO13_FIRST_MPDU\t\tBIT(0)\n#define RX_MSDU_END_INFO13_MCAST_BCAST\t\tBIT(2)\n#define RX_MSDU_END_INFO13_AST_IDX_NOT_FOUND\tBIT(3)\n#define RX_MSDU_END_INFO13_AST_IDX_TIMEDOUT\tBIT(4)\n#define RX_MSDU_END_INFO13_POWER_MGMT\t\tBIT(5)\n#define RX_MSDU_END_INFO13_NON_QOS\t\tBIT(6)\n#define RX_MSDU_END_INFO13_NULL_DATA\t\tBIT(7)\n#define RX_MSDU_END_INFO13_MGMT_TYPE\t\tBIT(8)\n#define RX_MSDU_END_INFO13_CTRL_TYPE\t\tBIT(9)\n#define RX_MSDU_END_INFO13_MORE_DATA\t\tBIT(10)\n#define RX_MSDU_END_INFO13_EOSP\t\t\tBIT(11)\n#define RX_MSDU_END_INFO13_A_MSDU_ERROR\t\tBIT(12)\n#define RX_MSDU_END_INFO13_ORDER\t\tBIT(14)\n#define RX_MSDU_END_INFO13_WIFI_PARSER_ERR\tBIT(15)\n#define RX_MSDU_END_INFO13_OVERFLOW_ERR\t\tBIT(16)\n#define RX_MSDU_END_INFO13_MSDU_LEN_ERR\t\tBIT(17)\n#define RX_MSDU_END_INFO13_TCP_UDP_CKSUM_FAIL\tBIT(18)\n#define RX_MSDU_END_INFO13_IP_CKSUM_FAIL\tBIT(19)\n#define RX_MSDU_END_INFO13_SA_IDX_INVALID\tBIT(20)\n#define RX_MSDU_END_INFO13_DA_IDX_INVALID\tBIT(21)\n#define RX_MSDU_END_INFO13_AMSDU_ADDR_MISMATCH\tBIT(22)\n#define RX_MSDU_END_INFO13_RX_IN_TX_DECRYPT_BYP\tBIT(23)\n#define RX_MSDU_END_INFO13_ENCRYPT_REQUIRED\tBIT(24)\n#define RX_MSDU_END_INFO13_DIRECTED\t\tBIT(25)\n#define RX_MSDU_END_INFO13_BUFFER_FRAGMENT\tBIT(26)\n#define RX_MSDU_END_INFO13_MPDU_LEN_ERR\t\tBIT(27)\n#define RX_MSDU_END_INFO13_TKIP_MIC_ERR\t\tBIT(28)\n#define RX_MSDU_END_INFO13_DECRYPT_ERR\t\tBIT(29)\n#define RX_MSDU_END_INFO13_UNDECRYPT_FRAME_ERR\tBIT(30)\n#define RX_MSDU_END_INFO13_FCS_ERR\t\tBIT(31)\n\n#define RX_MSDU_END_INFO14_DECRYPT_STATUS_CODE\tGENMASK(12, 10)\n#define RX_MSDU_END_INFO14_RX_BITMAP_NOT_UPDED\tBIT(13)\n#define RX_MSDU_END_INFO14_MSDU_DONE\t\tBIT(31)\n\nstruct rx_msdu_end_qcn9274 {\n\t__le16 info0;\n\t__le16 phy_ppdu_id;\n\t__le16 ip_hdr_cksum;\n\t__le16 info1;\n\t__le16 info2;\n\t__le16 cumulative_l3_checksum;\n\t__le32 rule_indication0;\n\t__le32 ipv6_options_crc;\n\t__le16 info3;\n\t__le16 l3_type;\n\t__le32 rule_indication1;\n\t__le32 tcp_seq_num;\n\t__le32 tcp_ack_num;\n\t__le16 info4;\n\t__le16 window_size;\n\t__le16 sa_sw_peer_id;\n\t__le16 info5;\n\t__le16 sa_idx;\n\t__le16 da_idx_or_sw_peer_id;\n\t__le32 info6;\n\t__le32 fse_metadata;\n\t__le16 cce_metadata;\n\t__le16 tcp_udp_cksum;\n\t__le16 info7;\n\t__le16 cumulative_ip_length;\n\t__le32 info8;\n\t__le32 info9;\n\t__le32 info10;\n\t__le32 info11;\n\t__le16 vlan_ctag_ci;\n\t__le16 vlan_stag_ci;\n\t__le32 peer_meta_data;\n\t__le32 info12;\n\t__le32 flow_id_toeplitz;\n\t__le32 ppdu_start_timestamp_63_32;\n\t__le32 phy_meta_data;\n\t__le32 ppdu_start_timestamp_31_0;\n\t__le32 toeplitz_hash_2_or_4;\n\t__le16 res0;\n\t__le16 sa_15_0;\n\t__le32 sa_47_16;\n\t__le32 info13;\n\t__le32 info14;\n} __packed;\n\n \n\n \nstruct hal_rx_desc_qcn9274 {\n\tstruct rx_msdu_end_qcn9274 msdu_end;\n\tstruct rx_mpdu_start_qcn9274 mpdu_start;\n\tu8 msdu_payload[];\n} __packed;\n\n#define RX_BE_PADDING0_BYTES 8\n#define RX_BE_PADDING1_BYTES 8\n\n#define HAL_RX_BE_PKT_HDR_TLV_LEN\t\t112\n\nstruct rx_pkt_hdr_tlv {\n\t__le64 tag;\n\t__le64 phy_ppdu_id;\n\tu8 rx_pkt_hdr[HAL_RX_BE_PKT_HDR_TLV_LEN];\n};\n\nstruct hal_rx_desc_wcn7850 {\n\t__le64 msdu_end_tag;\n\tstruct rx_msdu_end_qcn9274 msdu_end;\n\tu8 rx_padding0[RX_BE_PADDING0_BYTES];\n\t__le64 mpdu_start_tag;\n\tstruct rx_mpdu_start_qcn9274 mpdu_start;\n\tstruct rx_pkt_hdr_tlv\t pkt_hdr_tlv;\n\tu8 msdu_payload[];\n};\n\nstruct hal_rx_desc {\n\tunion {\n\t\tstruct hal_rx_desc_qcn9274 qcn9274;\n\t\tstruct hal_rx_desc_wcn7850 wcn7850;\n\t} u;\n} __packed;\n\n#define MAX_USER_POS 8\n#define MAX_MU_GROUP_ID 64\n#define MAX_MU_GROUP_SHOW 16\n#define MAX_MU_GROUP_LENGTH (6 * MAX_MU_GROUP_SHOW)\n\n#define HAL_RX_RU_ALLOC_TYPE_MAX 6\n#define RU_26  1\n#define RU_52  2\n#define RU_106 4\n#define RU_242 9\n#define RU_484 18\n#define RU_996 37\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}