
---------- Begin Simulation Statistics ----------
final_tick                               1163500523040                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 119622                       # Simulator instruction rate (inst/s)
host_mem_usage                              134383608                       # Number of bytes of host memory used
host_op_rate                                   138699                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 19874.57                       # Real time elapsed on the host
host_tick_rate                                9874698                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2377436583                       # Number of instructions simulated
sim_ops                                    2756583199                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.196255                       # Number of seconds simulated
sim_ticks                                196255358784                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     7                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1489387                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2978769                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     43.927268                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits        31581984                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups     71896080                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        58725                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted     64793234                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      1898503                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      1899386                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses          883                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups        81206434                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS         6060475                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted           54                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads         145022631                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        135377292                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        58602                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches           80448769                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events      26339767                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls      4172961                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts      1723848                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts    377436582                       # Number of instructions committed
system.switch_cpus.commit.committedOps      439150909                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    470379518                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.933610                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.122501                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    355467718     75.57%     75.57% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     30973559      6.58%     82.16% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     24438840      5.20%     87.35% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      6011131      1.28%     88.63% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     15743996      3.35%     91.98% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5      4566387      0.97%     92.95% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      3126618      0.66%     93.61% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      3711502      0.79%     94.40% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     26339767      5.60%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    470379518                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls      6042431                       # Number of function calls committed.
system.switch_cpus.commit.int_insts         391275633                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              85331296                       # Number of loads committed
system.switch_cpus.commit.membars             4636598                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    272052171     61.95%     61.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult     17156008      3.91%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     85331296     19.43%     85.29% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite     64611434     14.71%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total    439150909                       # Class of committed instruction
system.switch_cpus.commit.refs              149942730                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts           7129292                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts           377436582                       # Number of Instructions Simulated
system.switch_cpus.committedOps             439150909                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.246928                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.246928                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles     381594664                       # Number of cycles decode is blocked
system.switch_cpus.decode.BranchMispred           129                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.BranchResolved     31482236                       # Number of times decode resolved a branch
system.switch_cpus.decode.DecodedInsts      441781734                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles         22948837                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles          48596077                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          63054                       # Number of cycles decode is squashing
system.switch_cpus.decode.SquashedInsts           496                       # Number of squashed instructions handled by decode
system.switch_cpus.decode.UnblockCycles      17432816                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.fetch.Branches            81206434                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines          47415491                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             423113739                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          5748                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts              380739642                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.SquashCycles          126354                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.172546                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles     47458528                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches     39540962                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.808989                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    470635456                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.940955                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.260559                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        382371740     81.25%     81.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         13535315      2.88%     84.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          5892040      1.25%     85.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         10428774      2.22%     87.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          9118029      1.94%     89.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          5793136      1.23%     90.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         11889895      2.53%     93.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7          3388513      0.72%     94.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8         28218014      6.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    470635456                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.idleCycles                     896                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        88134                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches         80542030                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.941904                       # Inst execution rate
system.switch_cpus.iew.exec_refs            153550265                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores           64698518                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles       108974716                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      85641563                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts      4187478                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          652                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts     64795407                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts    440874778                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      88851747                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        92585                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts     443294253                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         152335                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       5242584                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          63054                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       5919505                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked           26                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads     17297136                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           57                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation         6337                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads      3336593                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       310261                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       183972                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents         6337                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         1100                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        87034                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers         427822546                       # num instructions consuming a value
system.switch_cpus.iew.wb_count             439865259                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.572473                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers         244916746                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.934618                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent              439892452                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads        542115247                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       314724694                       # number of integer regfile writes
system.switch_cpus.ipc                       0.801971                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.801971                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     272631752     61.49%     61.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult     17159907      3.87%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            2      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            1      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     88869961     20.04%     85.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite     64725217     14.60%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      443386840                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             8320048                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.018765                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          948397     11.40%     11.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult         927354     11.15%     22.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     22.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     22.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     22.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     22.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     22.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     22.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     22.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     22.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     22.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     22.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     22.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     22.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     22.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     22.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     22.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     22.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     22.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     22.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     22.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     22.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     22.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     22.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     22.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     22.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     22.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     22.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     22.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     22.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     22.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     22.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     22.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     22.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     22.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     22.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     22.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     22.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     22.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     22.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     22.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     22.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     22.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        2585478     31.08%     53.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite       3858819     46.38%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses      441240000                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads   1345260098                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    432734894                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes    435465639                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded          436687299                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued         443386840                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded      4187479                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      1723848                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         1143                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        14518                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      1600533                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    470635456                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.942103                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.771430                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    323438067     68.72%     68.72% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     45571332      9.68%     78.41% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2     28701924      6.10%     84.51% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3     18876688      4.01%     88.52% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     16939985      3.60%     92.12% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     18146048      3.86%     95.97% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     11030676      2.34%     98.31% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      4338528      0.92%     99.24% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      3592208      0.76%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    470635456                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.942101                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses       10466888                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads     20470227                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses      7130365                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes      7139312                       # Number of vector instruction queue writes
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.memDep0.conflictingLoads      5567879                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      4110203                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     85641563                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores     64795407                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads       466896119                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes       16691816                       # number of misc regfile writes
system.switch_cpus.numCycles                470636352                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles       125764179                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps     459958464                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents       90394807                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles         30192010                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents      102304151                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        598007                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     707823983                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts      441257892                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands    462238977                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles          58465739                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        6476306                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          63054                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles     137031490                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          2280473                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups    540354132                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles    119118976                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts      5129318                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts         101517928                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts      4187481                       # count of temporary serializing insts renamed
system.switch_cpus.rename.vec_rename_lookups      4756544                       # Number of vector rename lookups
system.switch_cpus.rob.rob_reads            884914417                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           882005543                       # The number of ROB writes
system.switch_cpus.timesIdled                       9                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_reads          4753656                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes         2376710                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests            8                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            8                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1489390                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      1489383                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2978780                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        1489391                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1163500523040                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1489382                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       342780                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1146600                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 7                       # Transaction distribution
system.membus.trans_dist::ReadExResp                7                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1489382                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      2299430                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      2168728                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      4468158                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                4468158                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port    120193408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port    114324224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    234517632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               234517632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1489389                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1489389    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1489389                       # Request fanout histogram
system.membus.reqLayer0.occupancy          3635304564                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.9                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          3484843014                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy        14058006831                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.pwrStateResidencyTicks::OFF 1163500523040                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1163500523040                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1163500523040                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 1163500523040                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1163500523040                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1163500523040                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1489383                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       685562                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           35                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         2635999                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq                7                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp               7                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            35                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1489348                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          105                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      4468065                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               4468170                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         8960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    234513536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              234522496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1832206                       # Total snoops (count)
system.tol2bus.snoopTraffic                  43875840                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3321596                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.448401                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.497335                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1832197     55.16%     55.16% # Request fanout histogram
system.tol2bus.snoop_fanout::1                1489391     44.84%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      8      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3321596                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1813970016                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3105305175                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             72975                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 1163500523040                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus.data     98107136                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total          98109184                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks     22084224                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       22084224                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.inst           16                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus.data       766462                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total             766478                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks       172533                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            172533                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.inst        10435                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus.data    499895323                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            499905759                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus.inst        10435                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total           10435                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks     112528005                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total           112528005                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks     112528005                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.inst        10435                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data    499895323                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           612433764                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples    345066.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.inst::samples        32.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples   1532924.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000298925926                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds        19917                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds        19917                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            2460127                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState            325469                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                     766478                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                    172533                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  1532956                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                  345066                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0            66148                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1            79092                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2            66116                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3           103280                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4           115986                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5           168460                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6           169366                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7           115942                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8            71580                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9           108664                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10          123206                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11           81520                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12           57072                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13           56192                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14           90564                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15           59768                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2             1812                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3            23584                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4            57984                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5            57968                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6            58811                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7            34352                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9            52548                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10           57984                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.27                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.60                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                 37889163454                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat                7664780000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat            66632088454                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    24716.41                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               43466.41                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                  955465                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                 313546                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                62.33                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               90.87                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              1532956                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6              345066                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                 676216                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                 676248                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                  90247                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                  90217                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                     15                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                     13                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                 11617                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                 13049                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                 18791                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                 19915                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                 19918                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                 19921                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                 19921                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                 19918                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                 19923                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                 20039                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                 20033                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                 19921                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                 19926                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                 19923                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                 19922                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                 19921                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                 19917                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                 19917                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                  2558                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples       608981                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   197.363977                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   160.752955                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   190.025155                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127         3429      0.56%      0.56% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255       485427     79.71%     80.27% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383        53859      8.84%     89.12% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511        26786      4.40%     93.52% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639         7578      1.24%     94.76% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767         4253      0.70%     95.46% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895         3737      0.61%     96.07% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023         4754      0.78%     96.85% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151        19158      3.15%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total       608981                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples        19917                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     76.964302                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    74.082913                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    21.576103                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-31            2      0.01%      0.01% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-39          321      1.61%      1.62% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-47          406      2.04%      3.66% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-55         2244     11.27%     14.93% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-63         2724     13.68%     28.60% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-71         3526     17.70%     46.31% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-79         2941     14.77%     61.07% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-87         2523     12.67%     73.74% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::88-95         1199      6.02%     79.76% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::96-103         1582      7.94%     87.70% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::104-111          283      1.42%     89.12% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::112-119         1046      5.25%     94.38% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::120-127          654      3.28%     97.66% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::128-135          450      2.26%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::136-143           15      0.08%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::168-175            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total        19917                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples        19917                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.324045                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.296439                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.971646                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16            6158     30.92%     30.92% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17            2091     10.50%     41.42% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           10839     54.42%     95.84% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19             716      3.59%     99.43% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20             112      0.56%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::22               1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total        19917                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM              98109184                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten               22082752                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys               98109184                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys            22084224                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                      499.91                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                      112.52                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   499.91                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                   112.53                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        4.78                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    3.91                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.88                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 196253940150                       # Total gap between requests
system.mem_ctrls0.avgGap                    209000.68                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.inst         2048                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus.data     98107136                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks     22082752                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.inst 10435.383842201440                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus.data 499895323.153837502003                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 112520504.595772236586                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.inst           32                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data      1532924                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks       345066                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.inst      1342818                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data  66630745636                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 4626103918470                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.inst     41963.06                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     43466.44                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  13406432.16                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   67.57                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          1927564380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          1024505790                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy         4630761240                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy         576977040                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    15492001200.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy     74838883590                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy     12339743520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      110830436760                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       564.725659                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE  31381337880                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF   6553300000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 158320720904                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          2420609940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          1286577105                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy         6314544600                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy        1224147420                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    15492001200.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy     85738880730                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy      3160854240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      115637615235                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       589.220167                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE   7489198317                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF   6553300000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 182212860467                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 1163500523040                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.data     92530304                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total          92532608                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks     21791616                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       21791616                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus.data       722893                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total             722911                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks       170247                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            170247                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.inst        11740                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.data    471479121                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            471490861                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus.inst        11740                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total           11740                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks     111037050                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total           111037050                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks     111037050                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.inst        11740                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data    471479121                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           582527910                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples    340494.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.inst::samples        36.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples   1445786.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000124888972                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds        19469                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds        19469                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            2342487                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState            321408                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                     722911                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                    170247                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  1445822                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                  340494                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0            67928                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1            60748                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2            64316                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3            94206                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4           103310                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5           174846                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6           149454                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7           104144                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8            57096                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9           132260                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10          106898                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11           71552                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12           62512                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13           65212                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14           72460                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15           58880                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3            22650                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4            57984                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5            57968                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6            57895                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7            33448                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9            53454                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10           57078                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.21                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.60                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                 34921351236                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat                7229110000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat            62030513736                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    24153.29                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               42903.29                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                  900967                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                 309432                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                62.32                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               90.88                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              1445822                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6              340494                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                 644491                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                 644501                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                  78409                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                  78401                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                     10                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      9                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 13604                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                 14108                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                 19192                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                 19469                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                 19469                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                 19469                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                 19469                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                 19470                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                 19516                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                 19651                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                 19671                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                 19543                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                 19487                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                 19586                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                 19579                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                 19472                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                 19469                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                 19469                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                   784                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     2                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples       575894                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   198.512643                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   159.959899                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   197.581382                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127         2982      0.52%      0.52% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255       467308     81.14%     81.66% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383        43774      7.60%     89.26% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511        21953      3.81%     93.08% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639         6293      1.09%     94.17% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767         4858      0.84%     95.01% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895         4095      0.71%     95.72% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023         4000      0.69%     96.42% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151        20631      3.58%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total       575894                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples        19469                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     74.261544                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    70.752924                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    23.286043                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-39          439      2.25%      2.25% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-47         1364      7.01%      9.26% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-55         2924     15.02%     24.28% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-63         3066     15.75%     40.03% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-71         2332     11.98%     52.01% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-79         2034     10.45%     62.45% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-87         2201     11.31%     73.76% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::88-95          829      4.26%     78.02% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::96-103          907      4.66%     82.68% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::104-111         2380     12.22%     94.90% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::112-119           52      0.27%     95.17% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::120-127          559      2.87%     98.04% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::128-135          277      1.42%     99.46% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::136-143           33      0.17%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::144-151            1      0.01%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::152-159           71      0.36%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total        19469                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples        19469                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.488161                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.459935                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.983909                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16            5357     27.52%     27.52% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17             506      2.60%     30.11% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           12729     65.38%     95.50% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19             500      2.57%     98.06% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20             376      1.93%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21               1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total        19469                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM              92532608                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten               21790528                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys               92532608                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys            21791616                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                      471.49                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                      111.03                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   471.49                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                   111.04                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        4.55                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    3.68                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.87                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 196254032724                       # Total gap between requests
system.mem_ctrls1.avgGap                    219730.48                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.inst         2304                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus.data     92530304                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks     21790528                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.inst 11739.806822476619                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus.data 471479120.740032851696                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 111031505.763788118958                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.inst           36                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data      1445786                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks       340494                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.inst      1554500                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data  62028959236                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 4582636688560                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.inst     43180.56                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     42903.28                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  13458788.37                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   67.76                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          1888065900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy          1003511850                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy         4475851800                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy         576977040                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    15492001200.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy     74746765320                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy     12417408000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      110600581110                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       563.554452                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE  31609728586                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF   6553300000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 158092330198                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          2223860100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          1182005880                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy         5847317280                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy        1200312900                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    15492001200.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy     84808640730                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy      3944239680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      114698377770                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       584.434374                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE   9532369845                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF   6553300000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 180169688939                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1163500523040                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::total                        1                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst            1                       # number of overall hits
system.l2.overall_hits::total                       1                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst           34                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data      1489355                       # number of demand (read+write) misses
system.l2.demand_misses::total                1489389                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst           34                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data      1489355                       # number of overall misses
system.l2.overall_misses::total               1489389                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      3229248                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data 141816831942                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     141820061190                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      3229248                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 141816831942                       # number of overall miss cycles
system.l2.overall_miss_latency::total    141820061190                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst           35                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      1489355                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1489390                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           35                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      1489355                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1489390                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.971429                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999999                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.971429                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999999                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 94977.882353                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 95220.301367                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 95220.295833                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 94977.882353                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 95220.301367                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 95220.295833                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              342780                       # number of writebacks
system.l2.writebacks::total                    342780                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           34                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data      1489355                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1489389                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           34                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      1489355                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1489389                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      2939542                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data 129088026000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 129090965542                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      2939542                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 129088026000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 129090965542                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.971429                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999999                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.971429                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999999                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 86457.117647                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 86673.778918                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 86673.773972                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 86457.117647                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 86673.778918                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 86673.773972                       # average overall mshr miss latency
system.l2.replacements                        1832206                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       342782                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           342782                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       342782                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       342782                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           35                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               35                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           35                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           35                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks      1146565                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       1146565                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_misses::.switch_cpus.data            7                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   7                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data       502902                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        502902                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data            7                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 7                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 71843.142857                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 71843.142857                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data            7                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              7                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data       443192                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       443192                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 63313.142857                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 63313.142857                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst            1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst           34                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               34                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      3229248                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      3229248                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           35                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             35                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.971429                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.971429                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 94977.882353                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 94977.882353                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           34                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           34                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      2939542                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      2939542                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.971429                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.971429                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 86457.117647                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 86457.117647                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_misses::.switch_cpus.data      1489348                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1489348                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 141816329040                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 141816329040                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      1489348                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1489348                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 95220.411240                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 95220.411240                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      1489348                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1489348                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 129087582808                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 129087582808                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 86673.888714                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 86673.888714                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1163500523040                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           32                       # Cycle average of tags in use
system.l2.tags.total_refs                     1832239                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1832238                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.000001                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       6.033693                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.000116                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.000484                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data    25.965707                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.188553                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000004                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000015                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.811428                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            32                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  49492558                       # Number of tag accesses
system.l2.tags.data_accesses                 49492558                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    967245164256                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   196255358784                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1163500523040                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2002099645                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     47415442                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2049515087                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2002099645                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     47415442                       # number of overall hits
system.cpu.icache.overall_hits::total      2049515087                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          835                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           49                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            884                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          835                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           49                       # number of overall misses
system.cpu.icache.overall_misses::total           884                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      4491090                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      4491090                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      4491090                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      4491090                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   2002100480                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     47415491                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2049515971                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2002100480                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     47415491                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2049515971                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 91654.897959                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  5080.418552                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 91654.897959                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  5080.418552                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           69                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    34.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          246                       # number of writebacks
system.cpu.icache.writebacks::total               246                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           14                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           14                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           35                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           35                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      3283458                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      3283458                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      3283458                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      3283458                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 93813.085714                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 93813.085714                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 93813.085714                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 93813.085714                       # average overall mshr miss latency
system.cpu.icache.replacements                    246                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2002099645                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     47415442                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2049515087                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          835                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           49                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           884                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      4491090                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      4491090                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   2002100480                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     47415491                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2049515971                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 91654.897959                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  5080.418552                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           14                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           35                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      3283458                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      3283458                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 93813.085714                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 93813.085714                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1163500523040                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.962125                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2049515957                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               870                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          2355765.467816                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   618.351130                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     5.610995                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.990947                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.008992                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999939                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses       79931123739                       # Number of tag accesses
system.cpu.icache.tags.data_accesses      79931123739                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1163500523040                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1163500523040                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1163500523040                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1163500523040                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1163500523040                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    715498899                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    119474840                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        834973739                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    715498899                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    119474840                       # number of overall hits
system.cpu.dcache.overall_hits::total       834973739                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      9764364                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      6019709                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       15784073                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      9764364                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      6019709                       # number of overall misses
system.cpu.dcache.overall_misses::total      15784073                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 555448484418                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 555448484418                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 555448484418                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 555448484418                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    725263263                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    125494549                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    850757812                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    725263263                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    125494549                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    850757812                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.013463                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.047968                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.018553                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.013463                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.047968                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.018553                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 92271.650410                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 35190.440669                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 92271.650410                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 35190.440669                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         2578                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          160                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                28                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    92.071429                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          160                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      5267631                       # number of writebacks
system.cpu.dcache.writebacks::total           5267631                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      4530361                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      4530361                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      4530361                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      4530361                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      1489348                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1489348                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      1489348                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1489348                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 143688769962                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 143688769962                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 143688769962                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 143688769962                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.011868                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001751                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.011868                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001751                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 96477.633140                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 96477.633140                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 96477.633140                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 96477.633140                       # average overall mshr miss latency
system.cpu.dcache.replacements               11253537                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    397511422                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     59036374                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       456547796                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      6220763                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      6019695                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      12240458                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 555447443586                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 555447443586                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    403732185                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     65056069                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    468788254                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.015408                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.092531                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.026111                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 92271.692102                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 45377.995136                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      4530354                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      4530354                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      1489341                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1489341                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 143688258303                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 143688258303                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.022893                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003177                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 96477.743044                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 96477.743044                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    317987477                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data     60438466                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      378425943                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      3543601                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data           14                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3543615                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data      1040832                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      1040832                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    321531078                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data     60438480                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    381969558                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.011021                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.009277                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 74345.142857                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total     0.293720                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data            7                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            7                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data            7                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total            7                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data       511659                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       511659                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 73094.142857                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 73094.142857                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     18840959                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data      4172955                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     23013914                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data           74                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data           13                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           87                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data      1203462                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      1203462                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     18841033                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data      4172968                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     23014001                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000004                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000003                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000004                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data        92574                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 13832.896552                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.switch_cpus.data            6                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            6                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data            7                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            7                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data       509991                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       509991                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000002                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 72855.857143                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 72855.857143                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     18841033                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data      4172954                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     23013987                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     18841033                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data      4172954                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     23013987                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1163500523040                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.998819                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           892255433                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          11253793                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             79.284863                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   222.096881                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    33.901938                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.867566                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.132429                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999995                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           97                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          104                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           55                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       28708399393                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      28708399393                       # Number of data accesses

---------- End Simulation Statistics   ----------
