
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003582                       # Number of seconds simulated
sim_ticks                                  3582467433                       # Number of ticks simulated
final_tick                               533153811687                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  57954                       # Simulator instruction rate (inst/s)
host_op_rate                                    73463                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 102616                       # Simulator tick rate (ticks/s)
host_mem_usage                               16894316                       # Number of bytes of host memory used
host_seconds                                 34911.47                       # Real time elapsed on the host
sim_insts                                  2023244235                       # Number of instructions simulated
sim_ops                                    2564695762                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       172288                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5632                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        48640                       # Number of bytes read from this memory
system.physmem.bytes_read::total               232064                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5632                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           11136                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       103552                       # Number of bytes written to this memory
system.physmem.bytes_written::total            103552                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           43                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1346                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           44                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          380                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1813                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             809                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  809                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1536371                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     48091993                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1572101                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     13577234                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                64777700                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1536371                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1572101                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3108472                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          28905217                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               28905217                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          28905217                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1536371                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     48091993                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1572101                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     13577234                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               93682917                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  12                       # Number of system calls
system.switch_cpus0.numCycles                 8591050                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3085875                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2533794                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       206678                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1255034                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1194882                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          301195                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8822                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3322614                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              16789479                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3085875                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1496077                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3597980                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1039071                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        707598                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1634938                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        92835                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8457451                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.436137                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.320669                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4859471     57.46%     57.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          354671      4.19%     61.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          337599      3.99%     65.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          315664      3.73%     69.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          262445      3.10%     72.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          188434      2.23%     74.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          134415      1.59%     76.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          209808      2.48%     78.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1794944     21.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8457451                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.359196                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.954299                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3478143                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       673578                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3438554                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        41774                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        825399                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       496435                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         3877                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      19962860                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        10427                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        825399                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3659563                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         321955                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        71640                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3292270                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       286621                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19367437                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           39                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        156943                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        80486                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     26850494                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     90227653                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     90227653                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16795127                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10055316                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3566                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1846                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           696205                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1901828                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1015353                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        23551                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       415228                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18050657                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3457                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14610292                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        23639                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5718974                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     17474800                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          205                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8457451                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.727505                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.841757                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2977177     35.20%     35.20% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1712987     20.25%     55.46% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1353818     16.01%     71.46% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       814960      9.64%     81.10% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       836238      9.89%     90.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       381306      4.51%     95.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       243342      2.88%     98.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        67729      0.80%     99.17% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        69894      0.83%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8457451                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          64105     58.63%     58.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     58.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     58.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     58.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     58.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     58.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     58.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     58.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     58.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     58.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     58.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     58.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     58.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     58.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     58.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     58.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     58.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     58.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     58.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     58.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     58.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     58.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     58.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     58.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     58.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     58.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     58.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     58.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         20954     19.16%     77.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        24276     22.20%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12016349     82.25%     82.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200554      1.37%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1594      0.01%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1544009     10.57%     94.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       847786      5.80%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14610292                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.700641                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             109335                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007483                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     37811007                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     23773313                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14238407                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14719627                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        45502                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       669465                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          385                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          232                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       233384                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           72                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        825399                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         234805                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        13649                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18054115                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        84268                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1901828                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1015353                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1838                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          9261                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         1420                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          232                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       121737                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       116870                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       238607                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14369043                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1465655                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       241247                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2300052                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2018867                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            834397                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.672560                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14248963                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14238407                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9204170                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         24913491                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.657354                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.369445                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239191                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5815706                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3252                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       205799                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7632052                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.603657                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.116978                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3042951     39.87%     39.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2048861     26.85%     66.72% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       849920     11.14%     77.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       430936      5.65%     83.50% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       449800      5.89%     89.39% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       226116      2.96%     92.36% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       155120      2.03%     94.39% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        89602      1.17%     95.56% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       338746      4.44%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7632052                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239191                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2014327                       # Number of memory references committed
system.switch_cpus0.commit.loads              1232358                       # Number of loads committed
system.switch_cpus0.commit.membars               1618                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1757708                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11009335                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240449                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       338746                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25348047                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           36935764                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3877                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 133599                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239191                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.859105                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.859105                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.164002                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.164002                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        64950316                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19482741                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18725730                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3244                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus1.numCycles                 8591050                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3255824                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2651338                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       216123                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1368044                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1267335                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          348370                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9624                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3357193                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17793447                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3255824                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1615705                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3728681                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1162997                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        458197                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1647115                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        93231                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8487790                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.597271                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.376009                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4759109     56.07%     56.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          259015      3.05%     59.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          270594      3.19%     62.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          429709      5.06%     67.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          202193      2.38%     69.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          287054      3.38%     73.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          193321      2.28%     75.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          142571      1.68%     77.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1944224     22.91%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8487790                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.378979                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.071161                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3534991                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       412596                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3567703                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        30034                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        942465                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       553127                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         1258                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      21259418                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         4662                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        942465                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3712907                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         103609                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        78894                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3417951                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       231956                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      20496234                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           26                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        134463                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        68150                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     28686243                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     95571715                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     95571715                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17510824                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        11175419                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3527                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1799                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           606079                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1908716                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       987691                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        10599                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       399829                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          19207813                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3538                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         15258836                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        27247                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6613990                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     20419269                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           29                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8487790                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.797740                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.927157                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2904159     34.22%     34.22% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1833970     21.61%     55.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1243511     14.65%     70.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       817581      9.63%     80.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       734845      8.66%     88.76% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       417368      4.92%     93.68% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       374627      4.41%     98.09% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        82713      0.97%     99.07% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        79016      0.93%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8487790                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         115073     78.18%     78.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     78.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     78.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     78.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     78.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     78.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     78.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     78.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     78.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     78.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     78.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     78.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     78.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     78.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     78.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     78.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     78.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     78.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     78.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     78.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     78.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     78.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     78.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     78.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     78.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     78.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     78.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     78.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         16169     10.99%     89.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        15943     10.83%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12736193     83.47%     83.47% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       202938      1.33%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1723      0.01%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1516752      9.94%     94.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       801230      5.25%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      15258836                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.776132                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             147185                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009646                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     39179894                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     25825457                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14825116                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15406021                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        21955                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       762453                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           55                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          123                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       262005                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        942465                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          61306                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        12818                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     19211354                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        48629                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1908716                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       987691                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1790                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         10438                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           16                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          123                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       130220                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       121146                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       251366                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14984936                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1414346                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       273900                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2189527                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2129516                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            775181                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.744250                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14836457                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14825116                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9730809                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         27670500                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.725647                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.351667                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10204489                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12564559                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6646852                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3509                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       217972                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7545325                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.665211                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.174355                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2855504     37.84%     37.84% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2150151     28.50%     66.34% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       853605     11.31%     77.65% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       428637      5.68%     83.34% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       397909      5.27%     88.61% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       183332      2.43%     91.04% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       197520      2.62%     93.66% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       101465      1.34%     95.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       377202      5.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7545325                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10204489                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12564559                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1871949                       # Number of memory references committed
system.switch_cpus1.commit.loads              1146263                       # Number of loads committed
system.switch_cpus1.commit.membars               1748                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1814226                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11318911                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       259088                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       377202                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            26379365                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           39366303                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3634                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 103260                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10204489                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12564559                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10204489                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.841889                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.841889                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.187805                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.187805                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        67288693                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       20557083                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19571149                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3496                       # number of misc regfile writes
system.l20.replacements                          1388                       # number of replacements
system.l20.tagsinuse                     16382.962416                       # Cycle average of tags in use
system.l20.total_refs                          725391                       # Total number of references to valid blocks.
system.l20.sampled_refs                         17772                       # Sample count of references to valid blocks.
system.l20.avg_refs                         40.816509                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          411.320823                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    39.083069                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   665.650809                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data         15266.907715                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.025105                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.002385                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.040628                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.931818                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999937                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         9024                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   9025                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            2279                       # number of Writeback hits
system.l20.Writeback_hits::total                 2279                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data           48                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                   48                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         9072                       # number of demand (read+write) hits
system.l20.demand_hits::total                    9073                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         9072                       # number of overall hits
system.l20.overall_hits::total                   9073                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           43                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         1346                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 1389                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           43                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         1346                       # number of demand (read+write) misses
system.l20.demand_misses::total                  1389                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           43                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         1346                       # number of overall misses
system.l20.overall_misses::total                 1389                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      5882758                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    125192713                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      131075471                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      5882758                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    125192713                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       131075471                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      5882758                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    125192713                       # number of overall miss cycles
system.l20.overall_miss_latency::total      131075471                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           44                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        10370                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              10414                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         2279                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             2279                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           48                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               48                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           44                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        10418                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               10462                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           44                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        10418                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              10462                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.977273                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.129797                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.133378                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.977273                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.129199                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.132766                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.977273                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.129199                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.132766                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 136808.325581                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 93010.930906                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 94366.789777                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 136808.325581                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 93010.930906                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 94366.789777                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 136808.325581                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 93010.930906                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 94366.789777                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 463                       # number of writebacks
system.l20.writebacks::total                      463                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           43                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         1346                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            1389                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           43                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         1346                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             1389                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           43                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         1346                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            1389                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      5566002                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    115188667                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    120754669                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      5566002                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    115188667                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    120754669                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      5566002                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    115188667                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    120754669                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.977273                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.129797                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.133378                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.977273                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.129199                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.132766                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.977273                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.129199                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.132766                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 129441.906977                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 85578.504458                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 86936.406767                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 129441.906977                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 85578.504458                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 86936.406767                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 129441.906977                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 85578.504458                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 86936.406767                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                           424                       # number of replacements
system.l21.tagsinuse                     16381.931373                       # Cycle average of tags in use
system.l21.total_refs                          430882                       # Total number of references to valid blocks.
system.l21.sampled_refs                         16807                       # Sample count of references to valid blocks.
system.l21.avg_refs                         25.637056                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks         1076.058447                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    38.165199                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   197.696318                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst             1.144213                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         15068.867196                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.065677                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.002329                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.012066                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.000070                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.919731                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999874                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            2                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         4155                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   4157                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            1219                       # number of Writeback hits
system.l21.Writeback_hits::total                 1219                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           52                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   52                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            2                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         4207                       # number of demand (read+write) hits
system.l21.demand_hits::total                    4209                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            2                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         4207                       # number of overall hits
system.l21.overall_hits::total                   4209                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           44                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data          380                       # number of ReadReq misses
system.l21.ReadReq_misses::total                  424                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           44                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data          380                       # number of demand (read+write) misses
system.l21.demand_misses::total                   424                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           44                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data          380                       # number of overall misses
system.l21.overall_misses::total                  424                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      7139055                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data     34574555                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total       41713610                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      7139055                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data     34574555                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total        41713610                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      7139055                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data     34574555                       # number of overall miss cycles
system.l21.overall_miss_latency::total       41713610                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           46                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         4535                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               4581                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         1219                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             1219                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           52                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               52                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           46                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         4587                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                4633                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           46                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         4587                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               4633                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.956522                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.083793                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.092556                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.956522                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.082843                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.091517                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.956522                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.082843                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.091517                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 162251.250000                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 90985.671053                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 98381.155660                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 162251.250000                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 90985.671053                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 98381.155660                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 162251.250000                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 90985.671053                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 98381.155660                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 346                       # number of writebacks
system.l21.writebacks::total                      346                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           44                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data          380                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total             424                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           44                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data          380                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total              424                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           44                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data          380                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total             424                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      6801230                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data     31628708                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total     38429938                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      6801230                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data     31628708                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total     38429938                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      6801230                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data     31628708                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total     38429938                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.956522                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.083793                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.092556                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.956522                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.082843                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.091517                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.956522                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.082843                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.091517                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 154573.409091                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 83233.442105                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 90636.646226                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 154573.409091                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 83233.442105                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 90636.646226                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 154573.409091                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 83233.442105                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 90636.646226                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     4                       # number of replacements
system.cpu0.icache.tagsinuse               578.442754                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001643564                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   585                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1712211.220513                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    40.723137                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   537.719617                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.065261                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.861730                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.926992                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1634870                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1634870                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1634870                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1634870                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1634870                       # number of overall hits
system.cpu0.icache.overall_hits::total        1634870                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           68                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           68                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           68                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            68                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           68                       # number of overall misses
system.cpu0.icache.overall_misses::total           68                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      8946365                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      8946365                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      8946365                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      8946365                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      8946365                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      8946365                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1634938                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1634938                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1634938                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1634938                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1634938                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1634938                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000042                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000042                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000042                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000042                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000042                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000042                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 131564.191176                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 131564.191176                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 131564.191176                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 131564.191176                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 131564.191176                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 131564.191176                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           24                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           24                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           24                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           24                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           24                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           24                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           44                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           44                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           44                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      6185897                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      6185897                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      6185897                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      6185897                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      6185897                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      6185897                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 140588.568182                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 140588.568182                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 140588.568182                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 140588.568182                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 140588.568182                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 140588.568182                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 10418                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174375133                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10674                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              16336.437418                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.266718                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.733282                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.899479                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.100521                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1130396                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1130396                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       778482                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        778482                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1727                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1727                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1622                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1622                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1908878                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1908878                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1908878                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1908878                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        36201                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        36201                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          163                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          163                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        36364                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         36364                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        36364                       # number of overall misses
system.cpu0.dcache.overall_misses::total        36364                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1202183489                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1202183489                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      4767799                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      4767799                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1206951288                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1206951288                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1206951288                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1206951288                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1166597                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1166597                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1727                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1727                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1622                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1622                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1945242                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1945242                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1945242                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1945242                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.031031                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031031                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000209                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000209                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018694                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018694                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018694                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018694                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 33208.571283                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 33208.571283                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 29250.300613                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 29250.300613                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 33190.828512                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 33190.828512                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 33190.828512                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 33190.828512                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         2279                       # number of writebacks
system.cpu0.dcache.writebacks::total             2279                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        25831                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        25831                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          115                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          115                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        25946                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        25946                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        25946                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        25946                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        10370                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        10370                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           48                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           48                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        10418                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        10418                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        10418                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        10418                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    215746540                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    215746540                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       849204                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       849204                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    216595744                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    216595744                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    216595744                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    216595744                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008889                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008889                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000062                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000062                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005356                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005356                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005356                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005356                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 20804.873674                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 20804.873674                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 17691.750000                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 17691.750000                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 20790.530236                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 20790.530236                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 20790.530236                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 20790.530236                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               502.025474                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1004695615                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   508                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1977747.273622                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    40.025474                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          462                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.064143                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.740385                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.804528                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1647052                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1647052                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1647052                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1647052                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1647052                       # number of overall hits
system.cpu1.icache.overall_hits::total        1647052                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           63                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           63                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           63                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            63                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           63                       # number of overall misses
system.cpu1.icache.overall_misses::total           63                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      9943677                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      9943677                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      9943677                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      9943677                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      9943677                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      9943677                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1647115                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1647115                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1647115                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1647115                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1647115                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1647115                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000038                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000038                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000038                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000038                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000038                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000038                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 157836.142857                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 157836.142857                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 157836.142857                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 157836.142857                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 157836.142857                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 157836.142857                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           17                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           17                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           17                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           17                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           17                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           46                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           46                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           46                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           46                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           46                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           46                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      7287915                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      7287915                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      7287915                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      7287915                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      7287915                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      7287915                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 158432.934783                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 158432.934783                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 158432.934783                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 158432.934783                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 158432.934783                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 158432.934783                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  4587                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               153839239                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  4843                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              31765.277514                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   224.178011                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    31.821989                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.875695                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.124305                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1107339                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1107339                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       722008                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        722008                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1750                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1750                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1748                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1748                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1829347                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1829347                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1829347                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1829347                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        11296                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        11296                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          165                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          165                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        11461                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         11461                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        11461                       # number of overall misses
system.cpu1.dcache.overall_misses::total        11461                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    377051721                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    377051721                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      5461345                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      5461345                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    382513066                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    382513066                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    382513066                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    382513066                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1118635                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1118635                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       722173                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       722173                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1750                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1750                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1748                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1748                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1840808                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1840808                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1840808                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1840808                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.010098                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.010098                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000228                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000228                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006226                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006226                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006226                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006226                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 33379.224593                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 33379.224593                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 33099.060606                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 33099.060606                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 33375.191170                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 33375.191170                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 33375.191170                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 33375.191170                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1219                       # number of writebacks
system.cpu1.dcache.writebacks::total             1219                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         6761                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         6761                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          113                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          113                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         6874                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         6874                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         6874                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         6874                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         4535                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         4535                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           52                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           52                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         4587                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         4587                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         4587                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         4587                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     67573684                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     67573684                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1196068                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1196068                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     68769752                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     68769752                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     68769752                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     68769752                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004054                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004054                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000072                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000072                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002492                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002492                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002492                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002492                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 14900.481588                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 14900.481588                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 23001.307692                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 23001.307692                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 14992.315675                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 14992.315675                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 14992.315675                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 14992.315675                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
