OpenROAD b7631451350809842e4fb0c635c3f3ed7f6b270f 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ORD-0030] Using 36 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0140] SpacingRange unsupported.
[WARNING DRT-0145] New SPACINGTABLE PARALLELRUNLENGTH overrides old SPACING rule.
[WARNING DRT-0145] New SPACINGTABLE PARALLELRUNLENGTH overrides old SPACING rule.
[WARNING DRT-0145] New SPACINGTABLE PARALLELRUNLENGTH overrides old SPACING rule.
[WARNING DRT-0145] New SPACINGTABLE PARALLELRUNLENGTH overrides old SPACING rule.

Units:                1000
Number of layers:     21
Number of macros:     212
Number of vias:       9
Number of viarulegen: 11

[INFO DRT-0150] Reading design.

Design:                   halut_matmul
Die area:                 ( 0 0 ) ( 150580 150580 )
Number of track patterns: 32
Number of DEF vias:       2
Number of components:     877200
Number of terminals:      477
Number of snets:          2
Number of nets:           66151

[WARNING DRT-0240] CUT layer V3 does not have square single-cut via, cut layer width may be set incorrectly.
[WARNING DRT-0240] CUT layer V5 does not have square single-cut via, cut layer width may be set incorrectly.
[INFO DRT-0167] List of default vias:
  Layer V1
    default via: VIA12
  Layer V2
    default via: VIA23
  Layer V3
    default via: VIA34
  Layer V4
    default via: VIA45
  Layer V5
    default via: VIA56
  Layer V6
    default via: VIA67
  Layer V7
    default via: VIA78
  Layer V8
    default via: VIA89
  Layer V9
    default via: VIA9Pad
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
  Complete 10000 instances.
  Complete 20000 instances.
  Complete 30000 instances.
  Complete 40000 instances.
  Complete 50000 instances.
  Complete 60000 instances.
  Complete 70000 instances.
  Complete 80000 instances.
  Complete 90000 instances.
  Complete 100000 instances.
  Complete 200000 instances.
  Complete 300000 instances.
  Complete 400000 instances.
  Complete 500000 instances.
  Complete 600000 instances.
  Complete 700000 instances.
  Complete 800000 instances.
[INFO DRT-0164] Number of unique instances = 293.
[INFO DRT-0168] Init region query.
[INFO DRT-0018]   Complete 10000 insts.
[INFO DRT-0018]   Complete 20000 insts.
[INFO DRT-0018]   Complete 30000 insts.
[INFO DRT-0018]   Complete 40000 insts.
[INFO DRT-0018]   Complete 50000 insts.
[INFO DRT-0018]   Complete 60000 insts.
[INFO DRT-0018]   Complete 70000 insts.
[INFO DRT-0018]   Complete 80000 insts.
[INFO DRT-0018]   Complete 90000 insts.
[INFO DRT-0019]   Complete 100000 insts.
[INFO DRT-0019]   Complete 200000 insts.
[INFO DRT-0019]   Complete 300000 insts.
[INFO DRT-0019]   Complete 400000 insts.
[INFO DRT-0019]   Complete 500000 insts.
[INFO DRT-0019]   Complete 600000 insts.
[INFO DRT-0019]   Complete 700000 insts.
[INFO DRT-0019]   Complete 800000 insts.
[INFO DRT-0024]   Complete Active.
[INFO DRT-0024]   Complete V0.
[INFO DRT-0024]   Complete M1.
[INFO DRT-0024]   Complete V1.
[INFO DRT-0024]   Complete M2.
[INFO DRT-0024]   Complete V2.
[INFO DRT-0024]   Complete M3.
[INFO DRT-0024]   Complete V3.
[INFO DRT-0024]   Complete M4.
[INFO DRT-0024]   Complete V4.
[INFO DRT-0024]   Complete M5.
[INFO DRT-0024]   Complete V5.
[INFO DRT-0024]   Complete M6.
[INFO DRT-0024]   Complete V6.
[INFO DRT-0024]   Complete M7.
[INFO DRT-0024]   Complete V7.
[INFO DRT-0024]   Complete M8.
[INFO DRT-0024]   Complete V8.
[INFO DRT-0024]   Complete M9.
[INFO DRT-0024]   Complete V9.
[INFO DRT-0024]   Complete Pad.
[INFO DRT-0033] Active shape region query size = 0.
[INFO DRT-0033] V0 shape region query size = 0.
[INFO DRT-0033] M1 shape region query size = 2894874.
[INFO DRT-0033] V1 shape region query size = 2361221.
[INFO DRT-0033] M2 shape region query size = 79327.
[INFO DRT-0033] V2 shape region query size = 21177.
[INFO DRT-0033] M3 shape region query size = 42354.
[INFO DRT-0033] V3 shape region query size = 14118.
[INFO DRT-0033] M4 shape region query size = 35533.
[INFO DRT-0033] V4 shape region query size = 14118.
[INFO DRT-0033] M5 shape region query size = 14721.
[INFO DRT-0033] V5 shape region query size = 676.
[INFO DRT-0033] M6 shape region query size = 364.
[INFO DRT-0033] V6 shape region query size = 0.
[INFO DRT-0033] M7 shape region query size = 0.
[INFO DRT-0033] V7 shape region query size = 0.
[INFO DRT-0033] M8 shape region query size = 0.
[INFO DRT-0033] V8 shape region query size = 0.
[INFO DRT-0033] M9 shape region query size = 0.
[INFO DRT-0033] V9 shape region query size = 0.
[INFO DRT-0033] Pad shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0076]   Complete 200 pins.
[INFO DRT-0076]   Complete 300 pins.
[INFO DRT-0076]   Complete 400 pins.
[INFO DRT-0076]   Complete 500 pins.
[INFO DRT-0076]   Complete 600 pins.
[INFO DRT-0076]   Complete 700 pins.
[INFO DRT-0076]   Complete 800 pins.
[INFO DRT-0076]   Complete 900 pins.
[INFO DRT-0078]   Complete 930 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0081]   Complete 283 unique inst patterns.
[INFO DRT-0082]   Complete 1000 groups.
[INFO DRT-0082]   Complete 2000 groups.
[INFO DRT-0082]   Complete 3000 groups.
[INFO DRT-0082]   Complete 4000 groups.
[INFO DRT-0082]   Complete 5000 groups.
[INFO DRT-0082]   Complete 6000 groups.
[INFO DRT-0082]   Complete 7000 groups.
[INFO DRT-0082]   Complete 8000 groups.
[INFO DRT-0082]   Complete 9000 groups.
[INFO DRT-0083]   Complete 10000 groups.
[INFO DRT-0083]   Complete 20000 groups.
[INFO DRT-0083]   Complete 30000 groups.
[INFO DRT-0083]   Complete 40000 groups.
[INFO DRT-0083]   Complete 50000 groups.
[INFO DRT-0083]   Complete 60000 groups.
[INFO DRT-0084]   Complete 65742 groups.
#scanned instances     = 877200
#unique  instances     = 289
#stdCellGenAp          = 10568
#stdCellValidPlanarAp  = 90
#stdCellValidViaAp     = 8538
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 203195
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:17:37, elapsed time = 00:00:41, memory = 1728.68 (MB), peak = 1728.68 (MB)
[INFO DRT-0156] guideIn read 100000 guides.
[INFO DRT-0156] guideIn read 200000 guides.
[INFO DRT-0156] guideIn read 300000 guides.
[INFO DRT-0156] guideIn read 400000 guides.
[INFO DRT-0156] guideIn read 500000 guides.

Number of guides:     597798

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 278 STEP 540 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 278 STEP 540 ;
[INFO DRT-0026]   Complete 10000 origin guides.
[INFO DRT-0026]   Complete 20000 origin guides.
[INFO DRT-0026]   Complete 30000 origin guides.
[INFO DRT-0026]   Complete 40000 origin guides.
[INFO DRT-0026]   Complete 50000 origin guides.
[INFO DRT-0026]   Complete 60000 origin guides.
[INFO DRT-0026]   Complete 70000 origin guides.
[INFO DRT-0026]   Complete 80000 origin guides.
[INFO DRT-0026]   Complete 90000 origin guides.
[INFO DRT-0027]   Complete 100000 origin guides.
[INFO DRT-0027]   Complete 200000 origin guides.
[INFO DRT-0027]   Complete 300000 origin guides.
[INFO DRT-0027]   Complete 400000 origin guides.
[INFO DRT-0027]   Complete 500000 origin guides.
[INFO DRT-0028]   Complete Active.
[INFO DRT-0028]   Complete V0.
[INFO DRT-0028]   Complete M1.
[INFO DRT-0028]   Complete V1.
[INFO DRT-0028]   Complete M2.
[INFO DRT-0028]   Complete V2.
[INFO DRT-0028]   Complete M3.
[INFO DRT-0028]   Complete V3.
[INFO DRT-0028]   Complete M4.
[INFO DRT-0028]   Complete V4.
[INFO DRT-0028]   Complete M5.
[INFO DRT-0028]   Complete V5.
[INFO DRT-0028]   Complete M6.
[INFO DRT-0028]   Complete V6.
[INFO DRT-0028]   Complete M7.
[INFO DRT-0028]   Complete V7.
[INFO DRT-0028]   Complete M8.
[INFO DRT-0028]   Complete V8.
[INFO DRT-0028]   Complete M9.
[INFO DRT-0028]   Complete V9.
[INFO DRT-0028]   Complete Pad.
  complete 10000 nets.
  complete 20000 nets.
  complete 30000 nets.
  complete 40000 nets.
  complete 50000 nets.
  complete 60000 nets.
[INFO DRT-0178] Init guide query.
[INFO DRT-0029]   Complete 10000 nets (guide).
[INFO DRT-0029]   Complete 20000 nets (guide).
[INFO DRT-0029]   Complete 30000 nets (guide).
[INFO DRT-0029]   Complete 40000 nets (guide).
[INFO DRT-0029]   Complete 50000 nets (guide).
[INFO DRT-0029]   Complete 60000 nets (guide).
[INFO DRT-0035]   Complete Active (guide).
[INFO DRT-0035]   Complete V0 (guide).
[INFO DRT-0035]   Complete M1 (guide).
[INFO DRT-0035]   Complete V1 (guide).
[INFO DRT-0035]   Complete M2 (guide).
[INFO DRT-0035]   Complete V2 (guide).
[INFO DRT-0035]   Complete M3 (guide).
[INFO DRT-0035]   Complete V3 (guide).
[INFO DRT-0035]   Complete M4 (guide).
[INFO DRT-0035]   Complete V4 (guide).
[INFO DRT-0035]   Complete M5 (guide).
[INFO DRT-0035]   Complete V5 (guide).
[INFO DRT-0035]   Complete M6 (guide).
[INFO DRT-0035]   Complete V6 (guide).
[INFO DRT-0035]   Complete M7 (guide).
[INFO DRT-0035]   Complete V7 (guide).
[INFO DRT-0035]   Complete M8 (guide).
[INFO DRT-0035]   Complete V8 (guide).
[INFO DRT-0035]   Complete M9 (guide).
[INFO DRT-0035]   Complete V9 (guide).
[INFO DRT-0035]   Complete Pad (guide).
[INFO DRT-0036] Active guide region query size = 0.
[INFO DRT-0036] V0 guide region query size = 0.
[INFO DRT-0036] M1 guide region query size = 183548.
[INFO DRT-0036] V1 guide region query size = 0.
[INFO DRT-0036] M2 guide region query size = 158280.
[INFO DRT-0036] V2 guide region query size = 0.
[INFO DRT-0036] M3 guide region query size = 124420.
[INFO DRT-0036] V3 guide region query size = 0.
[INFO DRT-0036] M4 guide region query size = 55791.
[INFO DRT-0036] V4 guide region query size = 0.
[INFO DRT-0036] M5 guide region query size = 6979.
[INFO DRT-0036] V5 guide region query size = 0.
[INFO DRT-0036] M6 guide region query size = 1553.
[INFO DRT-0036] V6 guide region query size = 0.
[INFO DRT-0036] M7 guide region query size = 15.
[INFO DRT-0036] V7 guide region query size = 0.
[INFO DRT-0036] M8 guide region query size = 0.
[INFO DRT-0036] V8 guide region query size = 0.
[INFO DRT-0036] M9 guide region query size = 0.
[INFO DRT-0036] V9 guide region query size = 0.
[INFO DRT-0036] Pad guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 314962 vertical wires in 6 frboxes and 215624 horizontal wires in 6 frboxes.
[INFO DRT-0186] Done with 31249 vertical wires in 6 frboxes and 24913 horizontal wires in 6 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:54, elapsed time = 00:00:12, memory = 3379.55 (MB), peak = 3537.95 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3379.55 (MB), peak = 3537.95 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:09, memory = 7767.57 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:18, memory = 11916.35 (MB).
    Completing 30% with 2319 violations.
    elapsed time = 00:00:33, memory = 13675.54 (MB).
    Completing 40% with 2319 violations.
    elapsed time = 00:00:44, memory = 13767.46 (MB).
    Completing 50% with 2319 violations.
    elapsed time = 00:00:57, memory = 13289.46 (MB).
    Completing 60% with 4266 violations.
    elapsed time = 00:01:16, memory = 14896.42 (MB).
    Completing 70% with 4266 violations.
    elapsed time = 00:01:29, memory = 15061.88 (MB).
    Completing 80% with 5479 violations.
    elapsed time = 00:01:49, memory = 15985.96 (MB).
    Completing 90% with 5479 violations.
    elapsed time = 00:02:05, memory = 16171.06 (MB).
    Completing 100% with 6887 violations.
    elapsed time = 00:02:27, memory = 15644.48 (MB).
[INFO DRT-0199]   Number of violations = 31081.
Viol/Layer          M1     M2     V2     M3     V3     M4     V4     M5     V5     M6     V6     M7
Corner Spacing       0      1      0      0      0      1      0      0      0      0      0      0
Cut Spacing          0      0      6      0      0      0      0      0      0      0      0      0
CutSpcTbl            0      0      0      0    390      0     68      0     50      0      6      0
EOL                  0    784      0     14      0     33      0      2      0      7      0      0
Metal Spacing      227    682      0    178      0     99      0     33      0     25      0      4
Min Width            0      0      0      4      0      1      0      0      0      0      0      0
NS Metal            54      0      0      0      0      0      0      0      0      0      0      0
Recheck              1   8438      0  10950      0   4152      0    582      0     71      0      0
Rect Only            0      2      0      4      0      2      0      0      0      0      0      0
Short                0    445      3    243      2    183      7     18      6    113      0      0
eolKeepOut           0   2646      0     65      0    434      0     15      0     30      0      0
[INFO DRT-0267] cpu time = 01:07:16, elapsed time = 00:02:31, memory = 15748.12 (MB), peak = 16846.36 (MB)
Total wire length = 308129 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 33226 um.
Total wire length on LAYER M3 = 135476 um.
Total wire length on LAYER M4 = 111657 um.
Total wire length on LAYER M5 = 16155 um.
Total wire length on LAYER M6 = 11498 um.
Total wire length on LAYER M7 = 115 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 560397.
Up-via summary (total 560397):.

-----------------
 Active         0
     M1    202394
     M2    238854
     M3    101183
     M4     14438
     M5      3282
     M6       246
     M7         0
     M8         0
     M9         0
-----------------
           560397


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 31081 violations.
    elapsed time = 00:00:14, memory = 17371.62 (MB).
    Completing 20% with 31081 violations.
    elapsed time = 00:00:29, memory = 17510.95 (MB).
    Completing 30% with 21332 violations.
    elapsed time = 00:00:51, memory = 17891.49 (MB).
    Completing 40% with 21332 violations.
    elapsed time = 00:01:06, memory = 17876.68 (MB).
    Completing 50% with 21332 violations.
    elapsed time = 00:01:23, memory = 17004.13 (MB).
    Completing 60% with 13166 violations.
    elapsed time = 00:01:46, memory = 18710.80 (MB).
    Completing 70% with 13166 violations.
    elapsed time = 00:02:01, memory = 18835.99 (MB).
    Completing 80% with 6200 violations.
    elapsed time = 00:02:24, memory = 19167.55 (MB).
    Completing 90% with 6200 violations.
    elapsed time = 00:02:40, memory = 19255.21 (MB).
    Completing 100% with 628 violations.
    elapsed time = 00:03:02, memory = 18140.50 (MB).
[INFO DRT-0199]   Number of violations = 18909.
Viol/Layer          M1     M2     M3     V3     M4     V4     M5     V5     M6     M7
Corner Spacing       0     16      4      0      7      0      0      0      0      0
CutSpcTbl            0      0      0     49      0      6      0      1      0      0
EOL                  0     78      8      0     24      0      0      0      0      0
Metal Spacing        8     19     46      0      9      0      1      0      6      0
Min Width            0      0      7      0      1      0      0      0      0      0
Recheck              0   3519   8311      0   5541      0    764      0    144      3
Short                0     51     11      0     32      0      0      0      2      0
eolKeepOut           0    135     31      0     75      0      0      0      0      0
[INFO DRT-0267] cpu time = 01:23:40, elapsed time = 00:03:06, memory = 18207.78 (MB), peak = 19551.96 (MB)
Total wire length = 306735 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 33342 um.
Total wire length on LAYER M3 = 134911 um.
Total wire length on LAYER M4 = 110882 um.
Total wire length on LAYER M5 = 16022 um.
Total wire length on LAYER M6 = 11465 um.
Total wire length on LAYER M7 = 110 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 554295.
Up-via summary (total 554295):.

-----------------
 Active         0
     M1    202391
     M2    235340
     M3     98633
     M4     14629
     M5      3134
     M6       168
     M7         0
     M8         0
     M9         0
-----------------
           554295


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 18909 violations.
    elapsed time = 00:00:13, memory = 19770.72 (MB).
    Completing 20% with 18909 violations.
    elapsed time = 00:00:28, memory = 19856.75 (MB).
    Completing 30% with 13733 violations.
    elapsed time = 00:00:49, memory = 20007.98 (MB).
    Completing 40% with 13733 violations.
    elapsed time = 00:01:05, memory = 20180.39 (MB).
    Completing 50% with 13733 violations.
    elapsed time = 00:01:19, memory = 20015.21 (MB).
    Completing 60% with 8202 violations.
    elapsed time = 00:01:43, memory = 20802.99 (MB).
    Completing 70% with 8202 violations.
    elapsed time = 00:01:58, memory = 20817.84 (MB).
    Completing 80% with 5720 violations.
    elapsed time = 00:02:22, memory = 21169.36 (MB).
    Completing 90% with 5720 violations.
    elapsed time = 00:02:38, memory = 21171.34 (MB).
    Completing 100% with 2663 violations.
    elapsed time = 00:03:03, memory = 20091.63 (MB).
[INFO DRT-0199]   Number of violations = 18584.
Viol/Layer          M1     M2     M3     V3     M4     V4     M5     V5     M6     M7
Corner Spacing       0      0      0      0      1      0      0      0      0      0
CutSpcTbl            0      0      0     23      0      7      0      1      0      0
EOL                  0     29      3      0      6      0      0      0      0      0
Metal Spacing        1      4     18      0      8      0      0      0      6      0
Min Width            0      1      1      0      0      0      0      0      0      0
Recheck              0   3578   8199      0   5667      0    771      0    150      7
Short                0     15     11      0      9      0      0      0      1      0
eolKeepOut           0     36      6      0     25      0      0      0      0      0
[INFO DRT-0267] cpu time = 01:22:34, elapsed time = 00:03:07, memory = 20185.99 (MB), peak = 21558.90 (MB)
Total wire length = 306035 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 33256 um.
Total wire length on LAYER M3 = 134558 um.
Total wire length on LAYER M4 = 110660 um.
Total wire length on LAYER M5 = 15982 um.
Total wire length on LAYER M6 = 11462 um.
Total wire length on LAYER M7 = 114 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 552155.
Up-via summary (total 552155):.

-----------------
 Active         0
     M1    202386
     M2    234400
     M3     97931
     M4     14183
     M5      3087
     M6       168
     M7         0
     M8         0
     M9         0
-----------------
           552155


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 18584 violations.
    elapsed time = 00:00:09, memory = 21871.98 (MB).
    Completing 20% with 18584 violations.
    elapsed time = 00:00:18, memory = 21927.66 (MB).
    Completing 30% with 12701 violations.
    elapsed time = 00:00:44, memory = 22255.19 (MB).
    Completing 40% with 12701 violations.
    elapsed time = 00:00:53, memory = 22332.91 (MB).
    Completing 50% with 12701 violations.
    elapsed time = 00:01:11, memory = 21224.19 (MB).
    Completing 60% with 9414 violations.
    elapsed time = 00:01:29, memory = 22816.89 (MB).
    Completing 70% with 9414 violations.
    elapsed time = 00:01:38, memory = 22963.77 (MB).
    Completing 80% with 3243 violations.
    elapsed time = 00:01:55, memory = 23126.51 (MB).
    Completing 90% with 3243 violations.
    elapsed time = 00:02:04, memory = 23310.07 (MB).
    Completing 100% with 25 violations.
    elapsed time = 00:02:20, memory = 22083.79 (MB).
[INFO DRT-0199]   Number of violations = 27.
Viol/Layer          M2     M3     V3     M4     M5
CutSpcTbl            0      0      2      0      0
Metal Spacing        0      2      0      0      0
Recheck              3      8      0      5      1
Short                3      0      0      0      0
eolKeepOut           3      0      0      0      0
[INFO DRT-0267] cpu time = 00:52:22, elapsed time = 00:02:20, memory = 22125.81 (MB), peak = 23584.12 (MB)
Total wire length = 306021 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 33279 um.
Total wire length on LAYER M3 = 134538 um.
Total wire length on LAYER M4 = 110640 um.
Total wire length on LAYER M5 = 15994 um.
Total wire length on LAYER M6 = 11450 um.
Total wire length on LAYER M7 = 117 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 552035.
Up-via summary (total 552035):.

-----------------
 Active         0
     M1    202386
     M2    234366
     M3     97846
     M4     14199
     M5      3068
     M6       170
     M7         0
     M8         0
     M9         0
-----------------
           552035


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 27 violations.
    elapsed time = 00:00:00, memory = 22125.81 (MB).
    Completing 20% with 27 violations.
    elapsed time = 00:00:00, memory = 22125.81 (MB).
    Completing 30% with 16 violations.
    elapsed time = 00:00:02, memory = 22126.02 (MB).
    Completing 40% with 16 violations.
    elapsed time = 00:00:02, memory = 22126.02 (MB).
    Completing 50% with 16 violations.
    elapsed time = 00:00:04, memory = 22126.17 (MB).
    Completing 60% with 2 violations.
    elapsed time = 00:00:04, memory = 22126.17 (MB).
    Completing 70% with 2 violations.
    elapsed time = 00:00:04, memory = 22126.17 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:06, memory = 22126.17 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:06, memory = 22126.17 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:07, memory = 22126.47 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:17, elapsed time = 00:00:08, memory = 22126.47 (MB), peak = 23584.12 (MB)
Total wire length = 306020 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 33277 um.
Total wire length on LAYER M3 = 134540 um.
Total wire length on LAYER M4 = 110638 um.
Total wire length on LAYER M5 = 15996 um.
Total wire length on LAYER M6 = 11449 um.
Total wire length on LAYER M7 = 117 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 552037.
Up-via summary (total 552037):.

-----------------
 Active         0
     M1    202386
     M2    234368
     M3     97841
     M4     14204
     M5      3068
     M6       170
     M7         0
     M8         0
     M9         0
-----------------
           552037


[INFO DRT-0198] Complete detail routing.
Total wire length = 306020 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 33277 um.
Total wire length on LAYER M3 = 134540 um.
Total wire length on LAYER M4 = 110638 um.
Total wire length on LAYER M5 = 15996 um.
Total wire length on LAYER M6 = 11449 um.
Total wire length on LAYER M7 = 117 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 552037.
Up-via summary (total 552037):.

-----------------
 Active         0
     M1    202386
     M2    234368
     M3     97841
     M4     14204
     M5      3068
     M6       170
     M7         0
     M8         0
     M9         0
-----------------
           552037


[INFO DRT-0267] cpu time = 04:46:12, elapsed time = 00:11:14, memory = 22126.47 (MB), peak = 23584.12 (MB)

[INFO DRT-0180] Post processing.
Elapsed time: 12:25.63[h:]min:sec. CPU time: user 18137.65 sys 163.83 (2454%). Peak memory: 24150140KB.
