

================================================================
== Vitis HLS Report for 'GradientGen'
================================================================
* Date:           Wed Aug 11 11:54:39 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        gradient_generator
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.614 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_32_1_VITIS_LOOP_33_2  |        ?|        ?|        11|          1|          1|     ?|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 1
  Pipeline-0 : II = 1, D = 11, States = { 4 5 6 7 8 9 10 11 12 13 14 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 15 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 4 
15 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.55>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%image_h_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %image_h"   --->   Operation 16 'read' 'image_h_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%image_w_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %image_w"   --->   Operation 17 'read' 'image_w_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (2.55ns)   --->   "%add = add i32 %image_h_read, i32 1"   --->   Operation 18 'add' 'add' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (2.55ns)   --->   "%add18 = add i32 %image_w_read, i32 1"   --->   Operation 19 'add' 'add18' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 6.91>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%cast = zext i32 %add"   --->   Operation 20 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%cast1 = zext i32 %add18"   --->   Operation 21 'zext' 'cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [2/2] (6.91ns)   --->   "%bound = mul i64 %cast, i64 %cast1"   --->   Operation 22 'mul' 'bound' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %stream_out_GY_V_last_V, i1 %stream_out_GY_V_user_V, i1 %stream_out_GY_V_strb_V, i1 %stream_out_GY_V_keep_V, i8 %stream_out_GY_V_data_V, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %stream_out_GX_V_last_V, i1 %stream_out_GX_V_user_V, i1 %stream_out_GX_V_strb_V, i1 %stream_out_GX_V_keep_V, i8 %stream_out_GX_V_data_V, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %stream_in_V_last_V, i1 %stream_in_V_user_V, i1 %stream_in_V_strb_V, i1 %stream_in_V_keep_V, i8 %stream_in_V_data_V, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/2] (6.91ns)   --->   "%bound = mul i64 %cast, i64 %cast1"   --->   Operation 26 'mul' 'bound' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (1.58ns)   --->   "%br_ln32 = br void" [src/gradient_generator.cpp:32]   --->   Operation 27 'br' 'br_ln32' <Predicate = true> <Delay = 1.58>

State 4 <SV = 3> <Delay = 7.61>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i64 0, void %.lr.ph213, i64 %add_ln32, void %_Z16KernelApplier_GYPA3_7ap_uintILi8EE.exit._crit_edge" [src/gradient_generator.cpp:32]   --->   Operation 28 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%h = phi i31 0, void %.lr.ph213, i31 %select_ln32_5, void %_Z16KernelApplier_GYPA3_7ap_uintILi8EE.exit._crit_edge" [src/gradient_generator.cpp:32]   --->   Operation 29 'phi' 'h' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%w = phi i12 0, void %.lr.ph213, i12 %add_ln33, void %_Z16KernelApplier_GYPA3_7ap_uintILi8EE.exit._crit_edge" [src/gradient_generator.cpp:33]   --->   Operation 30 'phi' 'w' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (3.52ns)   --->   "%add_ln32 = add i64 %indvar_flatten, i64 1" [src/gradient_generator.cpp:32]   --->   Operation 31 'add' 'add_ln32' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln32_1 = zext i31 %h" [src/gradient_generator.cpp:32]   --->   Operation 32 'zext' 'zext_ln32_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (2.47ns)   --->   "%slt = icmp_slt  i32 %zext_ln32_1, i32 %image_h_read" [src/gradient_generator.cpp:32]   --->   Operation 33 'icmp' 'slt' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 34 [1/1] (0.97ns)   --->   "%rev52 = xor i1 %slt, i1 1" [src/gradient_generator.cpp:32]   --->   Operation 34 'xor' 'rev52' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%tmp = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %h, i32 1, i32 30" [src/gradient_generator.cpp:32]   --->   Operation 35 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (2.46ns)   --->   "%icmp = icmp_ne  i30 %tmp, i30 0" [src/gradient_generator.cpp:32]   --->   Operation 36 'icmp' 'icmp' <Predicate = true> <Delay = 2.46> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 37 [1/1] (2.47ns)   --->   "%notrhs = icmp_slt  i32 %zext_ln32_1, i32 %image_h_read" [src/gradient_generator.cpp:32]   --->   Operation 37 'icmp' 'notrhs' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 38 [1/1] (2.47ns)   --->   "%notlhs1 = icmp_ne  i31 %h, i31 0" [src/gradient_generator.cpp:32]   --->   Operation 38 'icmp' 'notlhs1' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (2.47ns)   --->   "%slt53 = icmp_slt  i32 %image_h_read, i32 %zext_ln32_1" [src/gradient_generator.cpp:32]   --->   Operation 39 'icmp' 'slt53' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node and_ln86)   --->   "%rev54 = xor i1 %slt53, i1 1" [src/gradient_generator.cpp:32]   --->   Operation 40 'xor' 'rev54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln86 = and i1 %rev54, i1 %notlhs1" [src/gradient_generator.cpp:86]   --->   Operation 41 'and' 'and_ln86' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln33_1 = zext i12 %w" [src/gradient_generator.cpp:33]   --->   Operation 42 'zext' 'zext_ln33_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (2.47ns)   --->   "%icmp_ln33 = icmp_eq  i32 %zext_ln33_1, i32 %add18" [src/gradient_generator.cpp:33]   --->   Operation 43 'icmp' 'icmp_ln33' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (2.77ns)   --->   "%icmp_ln32 = icmp_eq  i64 %indvar_flatten, i64 %bound" [src/gradient_generator.cpp:32]   --->   Operation 44 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln32 = br i1 %icmp_ln32, void %._crit_edge.loopexit, void %._crit_edge214.loopexit" [src/gradient_generator.cpp:32]   --->   Operation 45 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (2.52ns)   --->   "%add_ln32_1 = add i31 %h, i31 1" [src/gradient_generator.cpp:32]   --->   Operation 46 'add' 'add_ln32_1' <Predicate = (!icmp_ln32)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i31 %add_ln32_1" [src/gradient_generator.cpp:32]   --->   Operation 47 'zext' 'zext_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.69ns)   --->   "%select_ln32 = select i1 %icmp_ln33, i12 0, i12 %w" [src/gradient_generator.cpp:32]   --->   Operation 48 'select' 'select_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (2.47ns)   --->   "%slt59 = icmp_slt  i32 %zext_ln32, i32 %image_h_read" [src/gradient_generator.cpp:32]   --->   Operation 49 'icmp' 'slt59' <Predicate = (!icmp_ln32)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node or_ln36)   --->   "%rev60 = xor i1 %slt59, i1 1" [src/gradient_generator.cpp:32]   --->   Operation 50 'xor' 'rev60' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node or_ln36)   --->   "%select_ln32_1 = select i1 %icmp_ln33, i1 %rev60, i1 %rev52" [src/gradient_generator.cpp:32]   --->   Operation 51 'select' 'select_ln32_1' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %add_ln32_1, i32 1, i32 30" [src/gradient_generator.cpp:32]   --->   Operation 52 'partselect' 'tmp_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (2.46ns)   --->   "%icmp46 = icmp_ne  i30 %tmp_1, i30 0" [src/gradient_generator.cpp:32]   --->   Operation 53 'icmp' 'icmp46' <Predicate = (!icmp_ln32)> <Delay = 2.46> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.99ns)   --->   "%select_ln32_2 = select i1 %icmp_ln33, i1 %icmp46, i1 %icmp" [src/gradient_generator.cpp:32]   --->   Operation 54 'select' 'select_ln32_2' <Predicate = (!icmp_ln32)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (2.47ns)   --->   "%notrhs_mid1 = icmp_slt  i32 %zext_ln32, i32 %image_h_read" [src/gradient_generator.cpp:32]   --->   Operation 55 'icmp' 'notrhs_mid1' <Predicate = (!icmp_ln32)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (0.99ns)   --->   "%select_ln32_3 = select i1 %icmp_ln33, i1 %notrhs_mid1, i1 %notrhs" [src/gradient_generator.cpp:32]   --->   Operation 56 'select' 'select_ln32_3' <Predicate = (!icmp_ln32)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (2.47ns)   --->   "%notlhs1_mid1 = icmp_ne  i31 %add_ln32_1, i31 0" [src/gradient_generator.cpp:32]   --->   Operation 57 'icmp' 'notlhs1_mid1' <Predicate = (!icmp_ln32)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (2.47ns)   --->   "%slt61 = icmp_slt  i32 %image_h_read, i32 %zext_ln32" [src/gradient_generator.cpp:32]   --->   Operation 58 'icmp' 'slt61' <Predicate = (!icmp_ln32)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node select_ln32_4)   --->   "%rev62 = xor i1 %slt61, i1 1" [src/gradient_generator.cpp:32]   --->   Operation 59 'xor' 'rev62' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node select_ln32_4)   --->   "%and_ln86_3 = and i1 %rev62, i1 %notlhs1_mid1" [src/gradient_generator.cpp:86]   --->   Operation 60 'and' 'and_ln86_3' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln32_4 = select i1 %icmp_ln33, i1 %and_ln86_3, i1 %and_ln86" [src/gradient_generator.cpp:32]   --->   Operation 61 'select' 'select_ln32_4' <Predicate = (!icmp_ln32)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln32_2 = zext i12 %select_ln32" [src/gradient_generator.cpp:32]   --->   Operation 62 'zext' 'zext_ln32_2' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.73ns)   --->   "%select_ln32_5 = select i1 %icmp_ln33, i31 %add_ln32_1, i31 %h" [src/gradient_generator.cpp:32]   --->   Operation 63 'select' 'select_ln32_5' <Predicate = (!icmp_ln32)> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i12 %select_ln32" [src/gradient_generator.cpp:33]   --->   Operation 64 'zext' 'zext_ln33' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (2.47ns)   --->   "%icmp_ln36 = icmp_slt  i32 %zext_ln32_2, i32 %image_w_read" [src/gradient_generator.cpp:36]   --->   Operation 65 'icmp' 'icmp_ln36' <Predicate = (!icmp_ln32)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node or_ln36)   --->   "%xor_ln36 = xor i1 %icmp_ln36, i1 1" [src/gradient_generator.cpp:36]   --->   Operation 66 'xor' 'xor_ln36' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln36 = or i1 %xor_ln36, i1 %select_ln32_1" [src/gradient_generator.cpp:36]   --->   Operation 67 'or' 'or_ln36' <Predicate = (!icmp_ln32)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%empty = read i12 @_ssdm_op_Read.axis.volatile.i8P0A.i1P0A.i1P0A.i1P0A.i1P0A, i8 %stream_in_V_data_V, i1 %stream_in_V_keep_V, i1 %stream_in_V_strb_V, i1 %stream_in_V_user_V, i1 %stream_in_V_last_V"   --->   Operation 68 'read' 'empty' <Predicate = (!icmp_ln32 & !or_ln36)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%input_stream_element_data_V = extractvalue i12 %empty"   --->   Operation 69 'extractvalue' 'input_stream_element_data_V' <Predicate = (!icmp_ln32 & !or_ln36)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%line_buffer_V_1_addr = getelementptr i8 %line_buffer_V_1, i64 0, i64 %zext_ln33" [src/gradient_generator.cpp:42]   --->   Operation 70 'getelementptr' 'line_buffer_V_1_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_4 : Operation 71 [2/2] (3.25ns)   --->   "%line_buffer_V_1_load = load i11 %line_buffer_V_1_addr"   --->   Operation 71 'load' 'line_buffer_V_1_load' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2048> <RAM>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%line_buffer_V_2_addr = getelementptr i8 %line_buffer_V_2, i64 0, i64 %zext_ln33" [src/gradient_generator.cpp:42]   --->   Operation 72 'getelementptr' 'line_buffer_V_2_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_4 : Operation 73 [2/2] (3.25ns)   --->   "%line_buffer_V_2_load = load i11 %line_buffer_V_2_addr"   --->   Operation 73 'load' 'line_buffer_V_2_load' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2048> <RAM>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %select_ln32, i32 1, i32 11" [src/gradient_generator.cpp:78]   --->   Operation 74 'partselect' 'tmp_6' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (1.88ns)   --->   "%icmp_ln78 = icmp_ne  i11 %tmp_6, i11 0" [src/gradient_generator.cpp:78]   --->   Operation 75 'icmp' 'icmp_ln78' <Predicate = (!icmp_ln32)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (2.47ns)   --->   "%icmp_ln78_1 = icmp_slt  i32 %zext_ln32_2, i32 %image_w_read" [src/gradient_generator.cpp:78]   --->   Operation 76 'icmp' 'icmp_ln78_1' <Predicate = (!icmp_ln32)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node and_ln78_1)   --->   "%and_ln78 = and i1 %select_ln32_2, i1 %icmp_ln78" [src/gradient_generator.cpp:78]   --->   Operation 77 'and' 'and_ln78' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node and_ln78_1)   --->   "%and_ln78_2 = and i1 %select_ln32_3, i1 %icmp_ln78_1" [src/gradient_generator.cpp:78]   --->   Operation 78 'and' 'and_ln78_2' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln78_1 = and i1 %and_ln78_2, i1 %and_ln78" [src/gradient_generator.cpp:78]   --->   Operation 79 'and' 'and_ln78_1' <Predicate = (!icmp_ln32)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (1.99ns)   --->   "%icmp_ln86 = icmp_ne  i12 %select_ln32, i12 0" [src/gradient_generator.cpp:86]   --->   Operation 80 'icmp' 'icmp_ln86' <Predicate = (!icmp_ln32)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (2.47ns)   --->   "%icmp_ln86_1 = icmp_slt  i32 %image_w_read, i32 %zext_ln32_2" [src/gradient_generator.cpp:86]   --->   Operation 81 'icmp' 'icmp_ln86_1' <Predicate = (!icmp_ln32)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node and_ln86_1)   --->   "%xor_ln86 = xor i1 %icmp_ln86_1, i1 1" [src/gradient_generator.cpp:86]   --->   Operation 82 'xor' 'xor_ln86' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node and_ln86_1)   --->   "%and_ln86_2 = and i1 %icmp_ln86, i1 %xor_ln86" [src/gradient_generator.cpp:86]   --->   Operation 83 'and' 'and_ln86_2' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln86_1 = and i1 %and_ln86_2, i1 %select_ln32_4" [src/gradient_generator.cpp:86]   --->   Operation 84 'and' 'and_ln86_1' <Predicate = (!icmp_ln32)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln86 = br i1 %and_ln86_1, void %_Z16KernelApplier_GYPA3_7ap_uintILi8EE.exit._crit_edge, void" [src/gradient_generator.cpp:86]   --->   Operation 85 'br' 'br_ln86' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (1.54ns)   --->   "%add_ln33 = add i12 %select_ln32, i12 1" [src/gradient_generator.cpp:33]   --->   Operation 86 'add' 'add_ln33' <Predicate = (!icmp_ln32)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 87 'br' 'br_ln0' <Predicate = (!icmp_ln32)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 6.50>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_32_1_VITIS_LOOP_33_2_str"   --->   Operation 88 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%specpipeline_ln500 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:500]   --->   Operation 89 'specpipeline' 'specpipeline_ln500' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%specloopname_ln500 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:500]   --->   Operation 90 'specloopname' 'specloopname_ln500' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (1.58ns)   --->   "%br_ln36 = br i1 %or_ln36, void, void %.split.0_ifconv" [src/gradient_generator.cpp:36]   --->   Operation 91 'br' 'br_ln36' <Predicate = (!icmp_ln32)> <Delay = 1.58>
ST_5 : Operation 92 [1/1] (1.58ns)   --->   "%br_ln0 = br void %.split.0_ifconv"   --->   Operation 92 'br' 'br_ln0' <Predicate = (!icmp_ln32 & !or_ln36)> <Delay = 1.58>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%input_stream_element_data_V_1 = phi i8 %input_stream_element_data_V, void, i8 0, void %._crit_edge.loopexit"   --->   Operation 93 'phi' 'input_stream_element_data_V_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%line_buffer_V_0_addr = getelementptr i8 %line_buffer_V_0, i64 0, i64 %zext_ln33" [src/gradient_generator.cpp:42]   --->   Operation 94 'getelementptr' 'line_buffer_V_0_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 95 [1/2] (3.25ns)   --->   "%line_buffer_V_1_load = load i11 %line_buffer_V_1_addr"   --->   Operation 95 'load' 'line_buffer_V_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2048> <RAM>
ST_5 : Operation 96 [1/1] (3.25ns)   --->   "%store_ln42 = store i8 %line_buffer_V_1_load, i11 %line_buffer_V_0_addr" [src/gradient_generator.cpp:42]   --->   Operation 96 'store' 'store_ln42' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2048> <RAM>
ST_5 : Operation 97 [1/2] (3.25ns)   --->   "%line_buffer_V_2_load = load i11 %line_buffer_V_2_addr"   --->   Operation 97 'load' 'line_buffer_V_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2048> <RAM>
ST_5 : Operation 98 [1/1] (3.25ns)   --->   "%store_ln42 = store i8 %line_buffer_V_2_load, i11 %line_buffer_V_1_addr" [src/gradient_generator.cpp:42]   --->   Operation 98 'store' 'store_ln42' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2048> <RAM>
ST_5 : Operation 99 [1/1] (3.25ns)   --->   "%store_ln44 = store i8 %input_stream_element_data_V_1, i11 %line_buffer_V_2_addr" [src/gradient_generator.cpp:44]   --->   Operation 99 'store' 'store_ln44' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2048> <RAM>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%sliding_window_V_0_2_load = load i8 %sliding_window_V_0_2" [src/gradient_generator.cpp:48]   --->   Operation 100 'load' 'sliding_window_V_0_2_load' <Predicate = (and_ln78_1)> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%store_ln50 = store i8 %line_buffer_V_1_load, i8 %sliding_window_V_0_2" [src/gradient_generator.cpp:50]   --->   Operation 101 'store' 'store_ln50' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%sliding_window_V_1_1_load = load i8 %sliding_window_V_1_1" [src/gradient_generator.cpp:48]   --->   Operation 102 'load' 'sliding_window_V_1_1_load' <Predicate = (and_ln78_1)> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%sliding_window_V_1_2_load = load i8 %sliding_window_V_1_2" [src/gradient_generator.cpp:48]   --->   Operation 103 'load' 'sliding_window_V_1_2_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%store_ln48 = store i8 %sliding_window_V_1_2_load, i8 %sliding_window_V_1_1" [src/gradient_generator.cpp:48]   --->   Operation 104 'store' 'store_ln48' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%store_ln50 = store i8 %line_buffer_V_2_load, i8 %sliding_window_V_1_2" [src/gradient_generator.cpp:50]   --->   Operation 105 'store' 'store_ln50' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%sliding_window_V_2_2_load = load i8 %sliding_window_V_2_2" [src/gradient_generator.cpp:48]   --->   Operation 106 'load' 'sliding_window_V_2_2_load' <Predicate = (and_ln78_1)> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%store_ln50 = store i8 %input_stream_element_data_V_1, i8 %sliding_window_V_2_2" [src/gradient_generator.cpp:50]   --->   Operation 107 'store' 'store_ln50' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln691 = zext i8 %sliding_window_V_1_1_load"   --->   Operation 108 'zext' 'zext_ln691' <Predicate = (and_ln78_1)> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln691_1 = zext i8 %line_buffer_V_2_load"   --->   Operation 109 'zext' 'zext_ln691_1' <Predicate = (and_ln78_1)> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (1.91ns)   --->   "%sub_ln691 = sub i9 %zext_ln691_1, i9 %zext_ln691"   --->   Operation 110 'sub' 'sub_ln691' <Predicate = (and_ln78_1)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln691_2 = zext i8 %sliding_window_V_0_2_load"   --->   Operation 111 'zext' 'zext_ln691_2' <Predicate = (and_ln78_1)> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln691_3 = zext i8 %sliding_window_V_2_2_load"   --->   Operation 112 'zext' 'zext_ln691_3' <Predicate = (and_ln78_1)> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (1.91ns)   --->   "%sub_ln691_1 = sub i9 %zext_ln691_3, i9 %zext_ln691_2"   --->   Operation 113 'sub' 'sub_ln691_1' <Predicate = (and_ln78_1)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.28>
ST_6 : Operation 114 [1/1] (0.00ns)   --->   "%sext_ln102 = sext i9 %sub_ln691" [src/gradient_generator.cpp:102]   --->   Operation 114 'sext' 'sext_ln102' <Predicate = (and_ln78_1)> <Delay = 0.00>
ST_6 : Operation 115 [6/6] (6.28ns)   --->   "%dc = sitodp i32 %sext_ln102" [src/gradient_generator.cpp:102]   --->   Operation 115 'sitodp' 'dc' <Predicate = (and_ln78_1)> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "%sext_ln114 = sext i9 %sub_ln691_1" [src/gradient_generator.cpp:114]   --->   Operation 116 'sext' 'sext_ln114' <Predicate = (and_ln78_1)> <Delay = 0.00>
ST_6 : Operation 117 [6/6] (6.28ns)   --->   "%dc_1 = sitodp i32 %sext_ln114" [src/gradient_generator.cpp:114]   --->   Operation 117 'sitodp' 'dc_1' <Predicate = (and_ln78_1)> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.28>
ST_7 : Operation 118 [5/6] (6.28ns)   --->   "%dc = sitodp i32 %sext_ln102" [src/gradient_generator.cpp:102]   --->   Operation 118 'sitodp' 'dc' <Predicate = (and_ln78_1)> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 119 [5/6] (6.28ns)   --->   "%dc_1 = sitodp i32 %sext_ln114" [src/gradient_generator.cpp:114]   --->   Operation 119 'sitodp' 'dc_1' <Predicate = (and_ln78_1)> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.28>
ST_8 : Operation 120 [4/6] (6.28ns)   --->   "%dc = sitodp i32 %sext_ln102" [src/gradient_generator.cpp:102]   --->   Operation 120 'sitodp' 'dc' <Predicate = (and_ln78_1)> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 121 [4/6] (6.28ns)   --->   "%dc_1 = sitodp i32 %sext_ln114" [src/gradient_generator.cpp:114]   --->   Operation 121 'sitodp' 'dc_1' <Predicate = (and_ln78_1)> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.28>
ST_9 : Operation 122 [3/6] (6.28ns)   --->   "%dc = sitodp i32 %sext_ln102" [src/gradient_generator.cpp:102]   --->   Operation 122 'sitodp' 'dc' <Predicate = (and_ln78_1)> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 123 [3/6] (6.28ns)   --->   "%dc_1 = sitodp i32 %sext_ln114" [src/gradient_generator.cpp:114]   --->   Operation 123 'sitodp' 'dc_1' <Predicate = (and_ln78_1)> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.28>
ST_10 : Operation 124 [2/6] (6.28ns)   --->   "%dc = sitodp i32 %sext_ln102" [src/gradient_generator.cpp:102]   --->   Operation 124 'sitodp' 'dc' <Predicate = (and_ln78_1)> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 125 [2/6] (6.28ns)   --->   "%dc_1 = sitodp i32 %sext_ln114" [src/gradient_generator.cpp:114]   --->   Operation 125 'sitodp' 'dc_1' <Predicate = (and_ln78_1)> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.28>
ST_11 : Operation 126 [1/6] (6.28ns)   --->   "%dc = sitodp i32 %sext_ln102" [src/gradient_generator.cpp:102]   --->   Operation 126 'sitodp' 'dc' <Predicate = (and_ln78_1)> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 127 [1/6] (6.28ns)   --->   "%dc_1 = sitodp i32 %sext_ln114" [src/gradient_generator.cpp:114]   --->   Operation 127 'sitodp' 'dc_1' <Predicate = (and_ln78_1)> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.53>
ST_12 : Operation 128 [1/1] (0.00ns)   --->   "%data_V = bitcast i64 %dc" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:483]   --->   Operation 128 'bitcast' 'data_V' <Predicate = (and_ln78_1)> <Delay = 0.00>
ST_12 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V, i32 52, i32 62"   --->   Operation 129 'partselect' 'tmp_7' <Predicate = (and_ln78_1)> <Delay = 0.00>
ST_12 : Operation 130 [1/1] (0.00ns)   --->   "%trunc_ln368 = trunc i64 %data_V"   --->   Operation 130 'trunc' 'trunc_ln368' <Predicate = (and_ln78_1)> <Delay = 0.00>
ST_12 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln311 = zext i11 %tmp_7"   --->   Operation 131 'zext' 'zext_ln311' <Predicate = (and_ln78_1)> <Delay = 0.00>
ST_12 : Operation 132 [1/1] (2.78ns)   --->   "%icmp_ln323 = icmp_eq  i63 %trunc_ln368, i63 0"   --->   Operation 132 'icmp' 'icmp_ln323' <Predicate = (and_ln78_1)> <Delay = 2.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 133 [1/1] (1.54ns)   --->   "%sh_amt = sub i12 1075, i12 %zext_ln311"   --->   Operation 133 'sub' 'sh_amt' <Predicate = (and_ln78_1)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 134 [1/1] (1.88ns)   --->   "%icmp_ln327 = icmp_eq  i11 %tmp_7, i11 1075"   --->   Operation 134 'icmp' 'icmp_ln327' <Predicate = (and_ln78_1)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 135 [1/1] (1.99ns)   --->   "%icmp_ln329 = icmp_sgt  i12 %sh_amt, i12 0"   --->   Operation 135 'icmp' 'icmp_ln329' <Predicate = (and_ln78_1)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 136 [1/1] (1.99ns)   --->   "%icmp_ln330 = icmp_slt  i12 %sh_amt, i12 54"   --->   Operation 136 'icmp' 'icmp_ln330' <Predicate = (and_ln78_1)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 137 [1/1] (0.00ns)   --->   "%data_V_1 = bitcast i64 %dc_1" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:483]   --->   Operation 137 'bitcast' 'data_V_1' <Predicate = (and_ln78_1)> <Delay = 0.00>
ST_12 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V_1, i32 52, i32 62"   --->   Operation 138 'partselect' 'tmp_8' <Predicate = (and_ln78_1)> <Delay = 0.00>
ST_12 : Operation 139 [1/1] (0.00ns)   --->   "%trunc_ln368_1 = trunc i64 %data_V_1"   --->   Operation 139 'trunc' 'trunc_ln368_1' <Predicate = (and_ln78_1)> <Delay = 0.00>
ST_12 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln311_1 = zext i11 %tmp_8"   --->   Operation 140 'zext' 'zext_ln311_1' <Predicate = (and_ln78_1)> <Delay = 0.00>
ST_12 : Operation 141 [1/1] (2.78ns)   --->   "%icmp_ln323_1 = icmp_eq  i63 %trunc_ln368_1, i63 0"   --->   Operation 141 'icmp' 'icmp_ln323_1' <Predicate = (and_ln78_1)> <Delay = 2.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 142 [1/1] (1.54ns)   --->   "%sh_amt_2 = sub i12 1075, i12 %zext_ln311_1"   --->   Operation 142 'sub' 'sh_amt_2' <Predicate = (and_ln78_1)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 143 [1/1] (1.88ns)   --->   "%icmp_ln327_1 = icmp_eq  i11 %tmp_8, i11 1075"   --->   Operation 143 'icmp' 'icmp_ln327_1' <Predicate = (and_ln78_1)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 144 [1/1] (1.99ns)   --->   "%icmp_ln329_1 = icmp_sgt  i12 %sh_amt_2, i12 0"   --->   Operation 144 'icmp' 'icmp_ln329_1' <Predicate = (and_ln78_1)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 145 [1/1] (1.99ns)   --->   "%icmp_ln330_1 = icmp_slt  i12 %sh_amt_2, i12 54"   --->   Operation 145 'icmp' 'icmp_ln330_1' <Predicate = (and_ln78_1)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.83>
ST_13 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node select_ln323)   --->   "%trunc_ln315 = trunc i64 %data_V"   --->   Operation 146 'trunc' 'trunc_ln315' <Predicate = (!icmp_ln323 & and_ln78_1)> <Delay = 0.00>
ST_13 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node select_ln327)   --->   "%trunc_ln320 = trunc i64 %data_V"   --->   Operation 147 'trunc' 'trunc_ln320' <Predicate = (and_ln78_1)> <Delay = 0.00>
ST_13 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node select_ln323)   --->   "%p_Result_s = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln315"   --->   Operation 148 'bitconcatenate' 'p_Result_s' <Predicate = (!icmp_ln323 & and_ln78_1)> <Delay = 0.00>
ST_13 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node select_ln323)   --->   "%zext_ln320 = zext i53 %p_Result_s"   --->   Operation 149 'zext' 'zext_ln320' <Predicate = (!icmp_ln323 & and_ln78_1)> <Delay = 0.00>
ST_13 : Operation 150 [1/1] (1.54ns)   --->   "%sh_amt_1 = sub i12 0, i12 %sh_amt"   --->   Operation 150 'sub' 'sh_amt_1' <Predicate = (and_ln78_1)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %sh_amt_1, i32 5, i32 11"   --->   Operation 151 'partselect' 'tmp_3' <Predicate = (and_ln78_1)> <Delay = 0.00>
ST_13 : Operation 152 [1/1] (1.48ns)   --->   "%icmp_ln337 = icmp_slt  i7 %tmp_3, i7 1"   --->   Operation 152 'icmp' 'icmp_ln337' <Predicate = (and_ln78_1)> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node select_ln323)   --->   "%sext_ln331 = sext i12 %sh_amt"   --->   Operation 153 'sext' 'sext_ln331' <Predicate = (!icmp_ln323 & and_ln78_1)> <Delay = 0.00>
ST_13 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node select_ln323)   --->   "%zext_ln331 = zext i32 %sext_ln331"   --->   Operation 154 'zext' 'zext_ln331' <Predicate = (!icmp_ln323 & and_ln78_1)> <Delay = 0.00>
ST_13 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node select_ln323)   --->   "%lshr_ln331 = lshr i54 %zext_ln320, i54 %zext_ln331"   --->   Operation 155 'lshr' 'lshr_ln331' <Predicate = (!icmp_ln323 & and_ln78_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node select_ln323)   --->   "%trunc_ln331 = trunc i54 %lshr_ln331"   --->   Operation 156 'trunc' 'trunc_ln331' <Predicate = (!icmp_ln323 & and_ln78_1)> <Delay = 0.00>
ST_13 : Operation 157 [1/1] (0.97ns)   --->   "%or_ln327 = or i1 %icmp_ln323, i1 %icmp_ln327"   --->   Operation 157 'or' 'or_ln327' <Predicate = (and_ln78_1)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node select_ln323)   --->   "%xor_ln327 = xor i1 %or_ln327, i1 1"   --->   Operation 158 'xor' 'xor_ln327' <Predicate = (!icmp_ln323 & and_ln78_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node select_ln323)   --->   "%and_ln330 = and i1 %icmp_ln330, i1 %xor_ln327"   --->   Operation 159 'and' 'and_ln330' <Predicate = (!icmp_ln323 & and_ln78_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node select_ln323)   --->   "%and_ln330_1 = and i1 %and_ln330, i1 %icmp_ln329"   --->   Operation 160 'and' 'and_ln330_1' <Predicate = (!icmp_ln323 & and_ln78_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node select_ln323)   --->   "%select_ln330 = select i1 %and_ln330_1, i8 %trunc_ln331, i8 0"   --->   Operation 161 'select' 'select_ln330' <Predicate = (!icmp_ln323 & and_ln78_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 162 [1/1] (4.61ns) (out node of the LUT)   --->   "%select_ln323 = select i1 %icmp_ln323, i8 0, i8 %select_ln330"   --->   Operation 162 'select' 'select_ln323' <Predicate = (and_ln78_1)> <Delay = 4.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node select_ln327)   --->   "%xor_ln323 = xor i1 %icmp_ln323, i1 1"   --->   Operation 163 'xor' 'xor_ln323' <Predicate = (and_ln78_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node select_ln327)   --->   "%and_ln327 = and i1 %icmp_ln327, i1 %xor_ln323"   --->   Operation 164 'and' 'and_ln327' <Predicate = (and_ln78_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 165 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln327 = select i1 %and_ln327, i8 %trunc_ln320, i8 %select_ln323"   --->   Operation 165 'select' 'select_ln327' <Predicate = (and_ln78_1)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node select_ln323_1)   --->   "%trunc_ln315_1 = trunc i64 %data_V_1"   --->   Operation 166 'trunc' 'trunc_ln315_1' <Predicate = (!icmp_ln323_1 & and_ln78_1)> <Delay = 0.00>
ST_13 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node select_ln327_1)   --->   "%trunc_ln320_1 = trunc i64 %data_V_1"   --->   Operation 167 'trunc' 'trunc_ln320_1' <Predicate = (and_ln78_1)> <Delay = 0.00>
ST_13 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node select_ln323_1)   --->   "%p_Result_1 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln315_1"   --->   Operation 168 'bitconcatenate' 'p_Result_1' <Predicate = (!icmp_ln323_1 & and_ln78_1)> <Delay = 0.00>
ST_13 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node select_ln323_1)   --->   "%zext_ln320_1 = zext i53 %p_Result_1"   --->   Operation 169 'zext' 'zext_ln320_1' <Predicate = (!icmp_ln323_1 & and_ln78_1)> <Delay = 0.00>
ST_13 : Operation 170 [1/1] (1.54ns)   --->   "%sh_amt_3 = sub i12 0, i12 %sh_amt_2"   --->   Operation 170 'sub' 'sh_amt_3' <Predicate = (and_ln78_1)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 171 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %sh_amt_3, i32 5, i32 11"   --->   Operation 171 'partselect' 'tmp_5' <Predicate = (and_ln78_1)> <Delay = 0.00>
ST_13 : Operation 172 [1/1] (1.48ns)   --->   "%icmp_ln337_1 = icmp_slt  i7 %tmp_5, i7 1"   --->   Operation 172 'icmp' 'icmp_ln337_1' <Predicate = (and_ln78_1)> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node select_ln323_1)   --->   "%sext_ln331_1 = sext i12 %sh_amt_2"   --->   Operation 173 'sext' 'sext_ln331_1' <Predicate = (!icmp_ln323_1 & and_ln78_1)> <Delay = 0.00>
ST_13 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node select_ln323_1)   --->   "%zext_ln331_1 = zext i32 %sext_ln331_1"   --->   Operation 174 'zext' 'zext_ln331_1' <Predicate = (!icmp_ln323_1 & and_ln78_1)> <Delay = 0.00>
ST_13 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node select_ln323_1)   --->   "%lshr_ln331_1 = lshr i54 %zext_ln320_1, i54 %zext_ln331_1"   --->   Operation 175 'lshr' 'lshr_ln331_1' <Predicate = (!icmp_ln323_1 & and_ln78_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node select_ln323_1)   --->   "%trunc_ln331_1 = trunc i54 %lshr_ln331_1"   --->   Operation 176 'trunc' 'trunc_ln331_1' <Predicate = (!icmp_ln323_1 & and_ln78_1)> <Delay = 0.00>
ST_13 : Operation 177 [1/1] (0.97ns)   --->   "%or_ln327_1 = or i1 %icmp_ln323_1, i1 %icmp_ln327_1"   --->   Operation 177 'or' 'or_ln327_1' <Predicate = (and_ln78_1)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node select_ln323_1)   --->   "%xor_ln327_1 = xor i1 %or_ln327_1, i1 1"   --->   Operation 178 'xor' 'xor_ln327_1' <Predicate = (!icmp_ln323_1 & and_ln78_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node select_ln323_1)   --->   "%and_ln330_2 = and i1 %icmp_ln330_1, i1 %xor_ln327_1"   --->   Operation 179 'and' 'and_ln330_2' <Predicate = (!icmp_ln323_1 & and_ln78_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node select_ln323_1)   --->   "%and_ln330_3 = and i1 %and_ln330_2, i1 %icmp_ln329_1"   --->   Operation 180 'and' 'and_ln330_3' <Predicate = (!icmp_ln323_1 & and_ln78_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node select_ln323_1)   --->   "%select_ln330_1 = select i1 %and_ln330_3, i8 %trunc_ln331_1, i8 0"   --->   Operation 181 'select' 'select_ln330_1' <Predicate = (!icmp_ln323_1 & and_ln78_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 182 [1/1] (4.61ns) (out node of the LUT)   --->   "%select_ln323_1 = select i1 %icmp_ln323_1, i8 0, i8 %select_ln330_1"   --->   Operation 182 'select' 'select_ln323_1' <Predicate = (and_ln78_1)> <Delay = 4.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node select_ln327_1)   --->   "%xor_ln323_1 = xor i1 %icmp_ln323_1, i1 1"   --->   Operation 183 'xor' 'xor_ln323_1' <Predicate = (and_ln78_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node select_ln327_1)   --->   "%and_ln327_1 = and i1 %icmp_ln327_1, i1 %xor_ln323_1"   --->   Operation 184 'and' 'and_ln327_1' <Predicate = (and_ln78_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 185 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln327_1 = select i1 %and_ln327_1, i8 %trunc_ln320_1, i8 %select_ln323_1"   --->   Operation 185 'select' 'select_ln327_1' <Predicate = (and_ln78_1)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 14 <SV = 13> <Delay = 5.66>
ST_14 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node output_stream_element_GX_data_V)   --->   "%trunc_ln328 = trunc i64 %data_V"   --->   Operation 186 'trunc' 'trunc_ln328' <Predicate = (icmp_ln337 & and_ln78_1)> <Delay = 0.00>
ST_14 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node output_stream_element_GX_data_V)   --->   "%sext_ln326 = sext i12 %sh_amt_1"   --->   Operation 187 'sext' 'sext_ln326' <Predicate = (icmp_ln337 & and_ln78_1)> <Delay = 0.00>
ST_14 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node output_stream_element_GX_data_V)   --->   "%shl_ln339 = shl i32 %trunc_ln328, i32 %sext_ln326"   --->   Operation 188 'shl' 'shl_ln339' <Predicate = (icmp_ln337 & and_ln78_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node output_stream_element_GX_data_V)   --->   "%trunc_ln337 = trunc i32 %shl_ln339"   --->   Operation 189 'trunc' 'trunc_ln337' <Predicate = (icmp_ln337 & and_ln78_1)> <Delay = 0.00>
ST_14 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node output_stream_element_GX_data_V)   --->   "%select_ln337 = select i1 %icmp_ln337, i8 %trunc_ln337, i8 0"   --->   Operation 190 'select' 'select_ln337' <Predicate = (and_ln78_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node output_stream_element_GX_data_V)   --->   "%or_ln329 = or i1 %or_ln327, i1 %icmp_ln329"   --->   Operation 191 'or' 'or_ln329' <Predicate = (and_ln78_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 192 [1/1] (4.42ns) (out node of the LUT)   --->   "%output_stream_element_GX_data_V = select i1 %or_ln329, i8 %select_ln327, i8 %select_ln337"   --->   Operation 192 'select' 'output_stream_element_GX_data_V' <Predicate = (and_ln78_1)> <Delay = 4.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node output_stream_element_GY_data_V)   --->   "%trunc_ln328_1 = trunc i64 %data_V_1"   --->   Operation 193 'trunc' 'trunc_ln328_1' <Predicate = (icmp_ln337_1 & and_ln78_1)> <Delay = 0.00>
ST_14 : Operation 194 [1/1] (0.00ns) (grouped into LUT with out node output_stream_element_GY_data_V)   --->   "%sext_ln326_1 = sext i12 %sh_amt_3"   --->   Operation 194 'sext' 'sext_ln326_1' <Predicate = (icmp_ln337_1 & and_ln78_1)> <Delay = 0.00>
ST_14 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node output_stream_element_GY_data_V)   --->   "%shl_ln339_1 = shl i32 %trunc_ln328_1, i32 %sext_ln326_1"   --->   Operation 195 'shl' 'shl_ln339_1' <Predicate = (icmp_ln337_1 & and_ln78_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node output_stream_element_GY_data_V)   --->   "%trunc_ln337_1 = trunc i32 %shl_ln339_1"   --->   Operation 196 'trunc' 'trunc_ln337_1' <Predicate = (icmp_ln337_1 & and_ln78_1)> <Delay = 0.00>
ST_14 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node output_stream_element_GY_data_V)   --->   "%select_ln337_1 = select i1 %icmp_ln337_1, i8 %trunc_ln337_1, i8 0"   --->   Operation 197 'select' 'select_ln337_1' <Predicate = (and_ln78_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node output_stream_element_GY_data_V)   --->   "%or_ln329_1 = or i1 %or_ln327_1, i1 %icmp_ln329_1"   --->   Operation 198 'or' 'or_ln329_1' <Predicate = (and_ln78_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 199 [1/1] (4.42ns) (out node of the LUT)   --->   "%output_stream_element_GY_data_V = select i1 %or_ln329_1, i8 %select_ln327_1, i8 %select_ln337_1"   --->   Operation 199 'select' 'output_stream_element_GY_data_V' <Predicate = (and_ln78_1)> <Delay = 4.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 200 [1/1] (1.24ns) (out node of the LUT)   --->   "%output_stream_element_GX_data_V_1 = select i1 %and_ln78_1, i8 %output_stream_element_GX_data_V, i8 0" [src/gradient_generator.cpp:78]   --->   Operation 200 'select' 'output_stream_element_GX_data_V_1' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 201 [1/1] (1.24ns) (out node of the LUT)   --->   "%output_stream_element_GY_data_V_1 = select i1 %and_ln78_1, i8 %output_stream_element_GY_data_V, i8 0" [src/gradient_generator.cpp:78]   --->   Operation 201 'select' 'output_stream_element_GY_data_V_1' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 202 [1/1] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i8P0A.i1P0A.i1P0A.i1P0A.i1P0A, i8 %stream_out_GX_V_data_V, i1 %stream_out_GX_V_keep_V, i1 %stream_out_GX_V_strb_V, i1 %stream_out_GX_V_user_V, i1 %stream_out_GX_V_last_V, i8 %output_stream_element_GX_data_V_1, i1 0, i1 0, i1 0, i1 0"   --->   Operation 202 'write' 'write_ln304' <Predicate = (and_ln86_1)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_14 : Operation 203 [1/1] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i8P0A.i1P0A.i1P0A.i1P0A.i1P0A, i8 %stream_out_GY_V_data_V, i1 %stream_out_GY_V_keep_V, i1 %stream_out_GY_V_strb_V, i1 %stream_out_GY_V_user_V, i1 %stream_out_GY_V_last_V, i8 %output_stream_element_GY_data_V_1, i1 0, i1 0, i1 0, i1 0"   --->   Operation 203 'write' 'write_ln304' <Predicate = (and_ln86_1)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_14 : Operation 204 [1/1] (0.00ns)   --->   "%br_ln89 = br void %_Z16KernelApplier_GYPA3_7ap_uintILi8EE.exit._crit_edge" [src/gradient_generator.cpp:89]   --->   Operation 204 'br' 'br_ln89' <Predicate = (and_ln86_1)> <Delay = 0.00>

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 205 [1/1] (0.00ns)   --->   "%ret_ln92 = ret" [src/gradient_generator.cpp:92]   --->   Operation 205 'ret' 'ret_ln92' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ stream_in_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_in_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_in_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_in_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_in_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_out_GX_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_out_GX_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_out_GX_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_out_GX_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_out_GX_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_out_GY_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_out_GY_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_out_GY_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_out_GY_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_out_GY_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ image_w]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ image_h]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ line_buffer_V_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ line_buffer_V_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=1; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ line_buffer_V_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ sliding_window_V_0_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ sliding_window_V_1_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ sliding_window_V_1_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ sliding_window_V_2_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
image_h_read                      (read          ) [ 0011111111111110]
image_w_read                      (read          ) [ 0011111111111110]
add                               (add           ) [ 0010000000000000]
add18                             (add           ) [ 0011111111111110]
cast                              (zext          ) [ 0001000000000000]
cast1                             (zext          ) [ 0001000000000000]
specinterface_ln0                 (specinterface ) [ 0000000000000000]
specinterface_ln0                 (specinterface ) [ 0000000000000000]
specinterface_ln0                 (specinterface ) [ 0000000000000000]
bound                             (mul           ) [ 0000111111111110]
br_ln32                           (br            ) [ 0001111111111110]
indvar_flatten                    (phi           ) [ 0000111111111110]
h                                 (phi           ) [ 0000111111111110]
w                                 (phi           ) [ 0000111111111110]
add_ln32                          (add           ) [ 0001111111111110]
zext_ln32_1                       (zext          ) [ 0000000000000000]
slt                               (icmp          ) [ 0000000000000000]
rev52                             (xor           ) [ 0000000000000000]
tmp                               (partselect    ) [ 0000000000000000]
icmp                              (icmp          ) [ 0000000000000000]
notrhs                            (icmp          ) [ 0000000000000000]
notlhs1                           (icmp          ) [ 0000000000000000]
slt53                             (icmp          ) [ 0000000000000000]
rev54                             (xor           ) [ 0000000000000000]
and_ln86                          (and           ) [ 0000000000000000]
zext_ln33_1                       (zext          ) [ 0000000000000000]
icmp_ln33                         (icmp          ) [ 0000000000000000]
icmp_ln32                         (icmp          ) [ 0000111111111110]
br_ln32                           (br            ) [ 0000000000000000]
add_ln32_1                        (add           ) [ 0000000000000000]
zext_ln32                         (zext          ) [ 0000000000000000]
select_ln32                       (select        ) [ 0000000000000000]
slt59                             (icmp          ) [ 0000000000000000]
rev60                             (xor           ) [ 0000000000000000]
select_ln32_1                     (select        ) [ 0000000000000000]
tmp_1                             (partselect    ) [ 0000000000000000]
icmp46                            (icmp          ) [ 0000000000000000]
select_ln32_2                     (select        ) [ 0000000000000000]
notrhs_mid1                       (icmp          ) [ 0000000000000000]
select_ln32_3                     (select        ) [ 0000000000000000]
notlhs1_mid1                      (icmp          ) [ 0000000000000000]
slt61                             (icmp          ) [ 0000000000000000]
rev62                             (xor           ) [ 0000000000000000]
and_ln86_3                        (and           ) [ 0000000000000000]
select_ln32_4                     (select        ) [ 0000000000000000]
zext_ln32_2                       (zext          ) [ 0000000000000000]
select_ln32_5                     (select        ) [ 0001111111111110]
zext_ln33                         (zext          ) [ 0000110000000000]
icmp_ln36                         (icmp          ) [ 0000000000000000]
xor_ln36                          (xor           ) [ 0000000000000000]
or_ln36                           (or            ) [ 0000111111111110]
empty                             (read          ) [ 0000000000000000]
input_stream_element_data_V       (extractvalue  ) [ 0000110000000000]
line_buffer_V_1_addr              (getelementptr ) [ 0000110000000000]
line_buffer_V_2_addr              (getelementptr ) [ 0000110000000000]
tmp_6                             (partselect    ) [ 0000000000000000]
icmp_ln78                         (icmp          ) [ 0000000000000000]
icmp_ln78_1                       (icmp          ) [ 0000000000000000]
and_ln78                          (and           ) [ 0000000000000000]
and_ln78_2                        (and           ) [ 0000000000000000]
and_ln78_1                        (and           ) [ 0000111111111110]
icmp_ln86                         (icmp          ) [ 0000000000000000]
icmp_ln86_1                       (icmp          ) [ 0000000000000000]
xor_ln86                          (xor           ) [ 0000000000000000]
and_ln86_2                        (and           ) [ 0000000000000000]
and_ln86_1                        (and           ) [ 0000111111111110]
br_ln86                           (br            ) [ 0000000000000000]
add_ln33                          (add           ) [ 0001111111111110]
br_ln0                            (br            ) [ 0001111111111110]
specloopname_ln0                  (specloopname  ) [ 0000000000000000]
specpipeline_ln500                (specpipeline  ) [ 0000000000000000]
specloopname_ln500                (specloopname  ) [ 0000000000000000]
br_ln36                           (br            ) [ 0000000000000000]
br_ln0                            (br            ) [ 0000000000000000]
input_stream_element_data_V_1     (phi           ) [ 0000110000000000]
line_buffer_V_0_addr              (getelementptr ) [ 0000000000000000]
line_buffer_V_1_load              (load          ) [ 0000000000000000]
store_ln42                        (store         ) [ 0000000000000000]
line_buffer_V_2_load              (load          ) [ 0000000000000000]
store_ln42                        (store         ) [ 0000000000000000]
store_ln44                        (store         ) [ 0000000000000000]
sliding_window_V_0_2_load         (load          ) [ 0000000000000000]
store_ln50                        (store         ) [ 0000000000000000]
sliding_window_V_1_1_load         (load          ) [ 0000000000000000]
sliding_window_V_1_2_load         (load          ) [ 0000000000000000]
store_ln48                        (store         ) [ 0000000000000000]
store_ln50                        (store         ) [ 0000000000000000]
sliding_window_V_2_2_load         (load          ) [ 0000000000000000]
store_ln50                        (store         ) [ 0000000000000000]
zext_ln691                        (zext          ) [ 0000000000000000]
zext_ln691_1                      (zext          ) [ 0000000000000000]
sub_ln691                         (sub           ) [ 0000101000000000]
zext_ln691_2                      (zext          ) [ 0000000000000000]
zext_ln691_3                      (zext          ) [ 0000000000000000]
sub_ln691_1                       (sub           ) [ 0000101000000000]
sext_ln102                        (sext          ) [ 0000100111110000]
sext_ln114                        (sext          ) [ 0000100111110000]
dc                                (sitodp        ) [ 0000100000001000]
dc_1                              (sitodp        ) [ 0000100000001000]
data_V                            (bitcast       ) [ 0000100000000110]
tmp_7                             (partselect    ) [ 0000000000000000]
trunc_ln368                       (trunc         ) [ 0000000000000000]
zext_ln311                        (zext          ) [ 0000000000000000]
icmp_ln323                        (icmp          ) [ 0000100000000100]
sh_amt                            (sub           ) [ 0000100000000100]
icmp_ln327                        (icmp          ) [ 0000100000000100]
icmp_ln329                        (icmp          ) [ 0000100000000110]
icmp_ln330                        (icmp          ) [ 0000100000000100]
data_V_1                          (bitcast       ) [ 0000100000000110]
tmp_8                             (partselect    ) [ 0000000000000000]
trunc_ln368_1                     (trunc         ) [ 0000000000000000]
zext_ln311_1                      (zext          ) [ 0000000000000000]
icmp_ln323_1                      (icmp          ) [ 0000100000000100]
sh_amt_2                          (sub           ) [ 0000100000000100]
icmp_ln327_1                      (icmp          ) [ 0000100000000100]
icmp_ln329_1                      (icmp          ) [ 0000100000000110]
icmp_ln330_1                      (icmp          ) [ 0000100000000100]
trunc_ln315                       (trunc         ) [ 0000000000000000]
trunc_ln320                       (trunc         ) [ 0000000000000000]
p_Result_s                        (bitconcatenate) [ 0000000000000000]
zext_ln320                        (zext          ) [ 0000000000000000]
sh_amt_1                          (sub           ) [ 0000100000000010]
tmp_3                             (partselect    ) [ 0000000000000000]
icmp_ln337                        (icmp          ) [ 0000100000000010]
sext_ln331                        (sext          ) [ 0000000000000000]
zext_ln331                        (zext          ) [ 0000000000000000]
lshr_ln331                        (lshr          ) [ 0000000000000000]
trunc_ln331                       (trunc         ) [ 0000000000000000]
or_ln327                          (or            ) [ 0000100000000010]
xor_ln327                         (xor           ) [ 0000000000000000]
and_ln330                         (and           ) [ 0000000000000000]
and_ln330_1                       (and           ) [ 0000000000000000]
select_ln330                      (select        ) [ 0000000000000000]
select_ln323                      (select        ) [ 0000000000000000]
xor_ln323                         (xor           ) [ 0000000000000000]
and_ln327                         (and           ) [ 0000000000000000]
select_ln327                      (select        ) [ 0000100000000010]
trunc_ln315_1                     (trunc         ) [ 0000000000000000]
trunc_ln320_1                     (trunc         ) [ 0000000000000000]
p_Result_1                        (bitconcatenate) [ 0000000000000000]
zext_ln320_1                      (zext          ) [ 0000000000000000]
sh_amt_3                          (sub           ) [ 0000100000000010]
tmp_5                             (partselect    ) [ 0000000000000000]
icmp_ln337_1                      (icmp          ) [ 0000100000000010]
sext_ln331_1                      (sext          ) [ 0000000000000000]
zext_ln331_1                      (zext          ) [ 0000000000000000]
lshr_ln331_1                      (lshr          ) [ 0000000000000000]
trunc_ln331_1                     (trunc         ) [ 0000000000000000]
or_ln327_1                        (or            ) [ 0000100000000010]
xor_ln327_1                       (xor           ) [ 0000000000000000]
and_ln330_2                       (and           ) [ 0000000000000000]
and_ln330_3                       (and           ) [ 0000000000000000]
select_ln330_1                    (select        ) [ 0000000000000000]
select_ln323_1                    (select        ) [ 0000000000000000]
xor_ln323_1                       (xor           ) [ 0000000000000000]
and_ln327_1                       (and           ) [ 0000000000000000]
select_ln327_1                    (select        ) [ 0000100000000010]
trunc_ln328                       (trunc         ) [ 0000000000000000]
sext_ln326                        (sext          ) [ 0000000000000000]
shl_ln339                         (shl           ) [ 0000000000000000]
trunc_ln337                       (trunc         ) [ 0000000000000000]
select_ln337                      (select        ) [ 0000000000000000]
or_ln329                          (or            ) [ 0000000000000000]
output_stream_element_GX_data_V   (select        ) [ 0000000000000000]
trunc_ln328_1                     (trunc         ) [ 0000000000000000]
sext_ln326_1                      (sext          ) [ 0000000000000000]
shl_ln339_1                       (shl           ) [ 0000000000000000]
trunc_ln337_1                     (trunc         ) [ 0000000000000000]
select_ln337_1                    (select        ) [ 0000000000000000]
or_ln329_1                        (or            ) [ 0000000000000000]
output_stream_element_GY_data_V   (select        ) [ 0000000000000000]
output_stream_element_GX_data_V_1 (select        ) [ 0000000000000000]
output_stream_element_GY_data_V_1 (select        ) [ 0000000000000000]
write_ln304                       (write         ) [ 0000000000000000]
write_ln304                       (write         ) [ 0000000000000000]
br_ln89                           (br            ) [ 0000000000000000]
ret_ln92                          (ret           ) [ 0000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="stream_in_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="stream_in_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="stream_in_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="stream_in_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="stream_in_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="stream_out_GX_V_data_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_GX_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="stream_out_GX_V_keep_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_GX_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="stream_out_GX_V_strb_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_GX_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="stream_out_GX_V_user_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_GX_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="stream_out_GX_V_last_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_GX_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="stream_out_GY_V_data_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_GY_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="stream_out_GY_V_keep_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_GY_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="stream_out_GY_V_strb_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_GY_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="stream_out_GY_V_user_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_GY_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="stream_out_GY_V_last_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_GY_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="image_w">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_w"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="image_h">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_h"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="line_buffer_V_1">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_V_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="line_buffer_V_0">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_V_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="line_buffer_V_2">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_V_2"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="sliding_window_V_0_2">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sliding_window_V_0_2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="sliding_window_V_1_1">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sliding_window_V_1_1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="sliding_window_V_1_2">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sliding_window_V_1_2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="sliding_window_V_2_2">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sliding_window_V_2_2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i31.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i8P0A.i1P0A.i1P0A.i1P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_32_1_VITIS_LOOP_33_2_str"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i53.i1.i52"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i8P0A.i1P0A.i1P0A.i1P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1004" name="image_h_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="0"/>
<pin id="129" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="image_h_read/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="image_w_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="image_w_read/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="empty_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="12" slack="0"/>
<pin id="140" dir="0" index="1" bw="8" slack="0"/>
<pin id="141" dir="0" index="2" bw="1" slack="0"/>
<pin id="142" dir="0" index="3" bw="1" slack="0"/>
<pin id="143" dir="0" index="4" bw="1" slack="0"/>
<pin id="144" dir="0" index="5" bw="1" slack="0"/>
<pin id="145" dir="1" index="6" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/4 "/>
</bind>
</comp>

<comp id="152" class="1004" name="write_ln304_write_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="0" slack="0"/>
<pin id="154" dir="0" index="1" bw="8" slack="0"/>
<pin id="155" dir="0" index="2" bw="1" slack="0"/>
<pin id="156" dir="0" index="3" bw="1" slack="0"/>
<pin id="157" dir="0" index="4" bw="1" slack="0"/>
<pin id="158" dir="0" index="5" bw="1" slack="0"/>
<pin id="159" dir="0" index="6" bw="8" slack="0"/>
<pin id="160" dir="0" index="7" bw="1" slack="0"/>
<pin id="161" dir="0" index="8" bw="1" slack="0"/>
<pin id="162" dir="0" index="9" bw="1" slack="0"/>
<pin id="163" dir="0" index="10" bw="1" slack="0"/>
<pin id="164" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln304/14 "/>
</bind>
</comp>

<comp id="175" class="1004" name="write_ln304_write_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="0" slack="0"/>
<pin id="177" dir="0" index="1" bw="8" slack="0"/>
<pin id="178" dir="0" index="2" bw="1" slack="0"/>
<pin id="179" dir="0" index="3" bw="1" slack="0"/>
<pin id="180" dir="0" index="4" bw="1" slack="0"/>
<pin id="181" dir="0" index="5" bw="1" slack="0"/>
<pin id="182" dir="0" index="6" bw="8" slack="0"/>
<pin id="183" dir="0" index="7" bw="1" slack="0"/>
<pin id="184" dir="0" index="8" bw="1" slack="0"/>
<pin id="185" dir="0" index="9" bw="1" slack="0"/>
<pin id="186" dir="0" index="10" bw="1" slack="0"/>
<pin id="187" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln304/14 "/>
</bind>
</comp>

<comp id="198" class="1004" name="line_buffer_V_1_addr_gep_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="8" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="0" index="2" bw="12" slack="0"/>
<pin id="202" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_V_1_addr/4 "/>
</bind>
</comp>

<comp id="205" class="1004" name="grp_access_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="11" slack="1"/>
<pin id="207" dir="0" index="1" bw="8" slack="0"/>
<pin id="208" dir="0" index="2" bw="0" slack="0"/>
<pin id="210" dir="0" index="4" bw="11" slack="2147483647"/>
<pin id="211" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="212" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="209" dir="1" index="3" bw="8" slack="2147483647"/>
<pin id="213" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="line_buffer_V_1_load/4 store_ln42/5 "/>
</bind>
</comp>

<comp id="215" class="1004" name="line_buffer_V_2_addr_gep_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="8" slack="0"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="0" index="2" bw="12" slack="0"/>
<pin id="219" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_V_2_addr/4 "/>
</bind>
</comp>

<comp id="222" class="1004" name="grp_access_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="11" slack="1"/>
<pin id="224" dir="0" index="1" bw="8" slack="0"/>
<pin id="225" dir="0" index="2" bw="0" slack="0"/>
<pin id="227" dir="0" index="4" bw="11" slack="2147483647"/>
<pin id="228" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="229" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="226" dir="1" index="3" bw="8" slack="2147483647"/>
<pin id="230" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="line_buffer_V_2_load/4 store_ln44/5 "/>
</bind>
</comp>

<comp id="232" class="1004" name="line_buffer_V_0_addr_gep_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="8" slack="0"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="0" index="2" bw="12" slack="1"/>
<pin id="236" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_V_0_addr/5 "/>
</bind>
</comp>

<comp id="239" class="1004" name="store_ln42_access_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="11" slack="0"/>
<pin id="241" dir="0" index="1" bw="8" slack="0"/>
<pin id="242" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="243" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln42/5 "/>
</bind>
</comp>

<comp id="247" class="1005" name="indvar_flatten_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="64" slack="1"/>
<pin id="249" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="251" class="1004" name="indvar_flatten_phi_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="1"/>
<pin id="253" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="254" dir="0" index="2" bw="64" slack="0"/>
<pin id="255" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="256" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/4 "/>
</bind>
</comp>

<comp id="258" class="1005" name="h_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="31" slack="1"/>
<pin id="260" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="h (phireg) "/>
</bind>
</comp>

<comp id="262" class="1004" name="h_phi_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="1"/>
<pin id="264" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="265" dir="0" index="2" bw="31" slack="0"/>
<pin id="266" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="267" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="h/4 "/>
</bind>
</comp>

<comp id="269" class="1005" name="w_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="12" slack="1"/>
<pin id="271" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="w (phireg) "/>
</bind>
</comp>

<comp id="273" class="1004" name="w_phi_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="1" slack="1"/>
<pin id="275" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="276" dir="0" index="2" bw="12" slack="0"/>
<pin id="277" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="278" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w/4 "/>
</bind>
</comp>

<comp id="280" class="1005" name="input_stream_element_data_V_1_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="282" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="input_stream_element_data_V_1 (phireg) "/>
</bind>
</comp>

<comp id="283" class="1004" name="input_stream_element_data_V_1_phi_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="8" slack="1"/>
<pin id="285" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="286" dir="0" index="2" bw="1" slack="0"/>
<pin id="287" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="288" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="input_stream_element_data_V_1/5 "/>
</bind>
</comp>

<comp id="291" class="1004" name="grp_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="9" slack="0"/>
<pin id="293" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sitodp(517) " fcode="sitodp"/>
<opset="dc/6 "/>
</bind>
</comp>

<comp id="294" class="1004" name="grp_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="9" slack="0"/>
<pin id="296" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sitodp(517) " fcode="sitodp"/>
<opset="dc_1/6 "/>
</bind>
</comp>

<comp id="297" class="1004" name="add_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="32" slack="0"/>
<pin id="299" dir="0" index="1" bw="1" slack="0"/>
<pin id="300" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add/1 "/>
</bind>
</comp>

<comp id="303" class="1004" name="add18_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="32" slack="0"/>
<pin id="305" dir="0" index="1" bw="1" slack="0"/>
<pin id="306" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add18/1 "/>
</bind>
</comp>

<comp id="309" class="1004" name="cast_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="1"/>
<pin id="311" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast/2 "/>
</bind>
</comp>

<comp id="312" class="1004" name="cast1_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="32" slack="1"/>
<pin id="314" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast1/2 "/>
</bind>
</comp>

<comp id="315" class="1004" name="grp_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="32" slack="0"/>
<pin id="317" dir="0" index="1" bw="32" slack="0"/>
<pin id="318" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound/2 "/>
</bind>
</comp>

<comp id="321" class="1004" name="add_ln32_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="64" slack="0"/>
<pin id="323" dir="0" index="1" bw="1" slack="0"/>
<pin id="324" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32/4 "/>
</bind>
</comp>

<comp id="327" class="1004" name="zext_ln32_1_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="31" slack="0"/>
<pin id="329" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32_1/4 "/>
</bind>
</comp>

<comp id="331" class="1004" name="slt_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="31" slack="0"/>
<pin id="333" dir="0" index="1" bw="32" slack="3"/>
<pin id="334" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="slt/4 "/>
</bind>
</comp>

<comp id="336" class="1004" name="rev52_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="1" slack="0"/>
<pin id="338" dir="0" index="1" bw="1" slack="0"/>
<pin id="339" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev52/4 "/>
</bind>
</comp>

<comp id="342" class="1004" name="tmp_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="30" slack="0"/>
<pin id="344" dir="0" index="1" bw="31" slack="0"/>
<pin id="345" dir="0" index="2" bw="1" slack="0"/>
<pin id="346" dir="0" index="3" bw="6" slack="0"/>
<pin id="347" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="352" class="1004" name="icmp_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="30" slack="0"/>
<pin id="354" dir="0" index="1" bw="1" slack="0"/>
<pin id="355" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/4 "/>
</bind>
</comp>

<comp id="358" class="1004" name="notrhs_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="31" slack="0"/>
<pin id="360" dir="0" index="1" bw="32" slack="3"/>
<pin id="361" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs/4 "/>
</bind>
</comp>

<comp id="363" class="1004" name="notlhs1_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="31" slack="0"/>
<pin id="365" dir="0" index="1" bw="1" slack="0"/>
<pin id="366" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs1/4 "/>
</bind>
</comp>

<comp id="369" class="1004" name="slt53_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="32" slack="3"/>
<pin id="371" dir="0" index="1" bw="31" slack="0"/>
<pin id="372" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="slt53/4 "/>
</bind>
</comp>

<comp id="374" class="1004" name="rev54_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="1" slack="0"/>
<pin id="376" dir="0" index="1" bw="1" slack="0"/>
<pin id="377" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev54/4 "/>
</bind>
</comp>

<comp id="380" class="1004" name="and_ln86_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="1" slack="0"/>
<pin id="382" dir="0" index="1" bw="1" slack="0"/>
<pin id="383" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln86/4 "/>
</bind>
</comp>

<comp id="386" class="1004" name="zext_ln33_1_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="12" slack="0"/>
<pin id="388" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33_1/4 "/>
</bind>
</comp>

<comp id="390" class="1004" name="icmp_ln33_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="12" slack="0"/>
<pin id="392" dir="0" index="1" bw="32" slack="3"/>
<pin id="393" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33/4 "/>
</bind>
</comp>

<comp id="395" class="1004" name="icmp_ln32_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="64" slack="0"/>
<pin id="397" dir="0" index="1" bw="64" slack="1"/>
<pin id="398" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32/4 "/>
</bind>
</comp>

<comp id="400" class="1004" name="add_ln32_1_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="31" slack="0"/>
<pin id="402" dir="0" index="1" bw="1" slack="0"/>
<pin id="403" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32_1/4 "/>
</bind>
</comp>

<comp id="406" class="1004" name="zext_ln32_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="31" slack="0"/>
<pin id="408" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32/4 "/>
</bind>
</comp>

<comp id="410" class="1004" name="select_ln32_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="1" slack="0"/>
<pin id="412" dir="0" index="1" bw="1" slack="0"/>
<pin id="413" dir="0" index="2" bw="12" slack="0"/>
<pin id="414" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32/4 "/>
</bind>
</comp>

<comp id="418" class="1004" name="slt59_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="31" slack="0"/>
<pin id="420" dir="0" index="1" bw="32" slack="3"/>
<pin id="421" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="slt59/4 "/>
</bind>
</comp>

<comp id="423" class="1004" name="rev60_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="1" slack="0"/>
<pin id="425" dir="0" index="1" bw="1" slack="0"/>
<pin id="426" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev60/4 "/>
</bind>
</comp>

<comp id="429" class="1004" name="select_ln32_1_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="1" slack="0"/>
<pin id="431" dir="0" index="1" bw="1" slack="0"/>
<pin id="432" dir="0" index="2" bw="1" slack="0"/>
<pin id="433" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32_1/4 "/>
</bind>
</comp>

<comp id="437" class="1004" name="tmp_1_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="30" slack="0"/>
<pin id="439" dir="0" index="1" bw="31" slack="0"/>
<pin id="440" dir="0" index="2" bw="1" slack="0"/>
<pin id="441" dir="0" index="3" bw="6" slack="0"/>
<pin id="442" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/4 "/>
</bind>
</comp>

<comp id="447" class="1004" name="icmp46_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="30" slack="0"/>
<pin id="449" dir="0" index="1" bw="1" slack="0"/>
<pin id="450" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp46/4 "/>
</bind>
</comp>

<comp id="453" class="1004" name="select_ln32_2_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="1" slack="0"/>
<pin id="455" dir="0" index="1" bw="1" slack="0"/>
<pin id="456" dir="0" index="2" bw="1" slack="0"/>
<pin id="457" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32_2/4 "/>
</bind>
</comp>

<comp id="461" class="1004" name="notrhs_mid1_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="31" slack="0"/>
<pin id="463" dir="0" index="1" bw="32" slack="3"/>
<pin id="464" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs_mid1/4 "/>
</bind>
</comp>

<comp id="466" class="1004" name="select_ln32_3_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="1" slack="0"/>
<pin id="468" dir="0" index="1" bw="1" slack="0"/>
<pin id="469" dir="0" index="2" bw="1" slack="0"/>
<pin id="470" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32_3/4 "/>
</bind>
</comp>

<comp id="474" class="1004" name="notlhs1_mid1_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="31" slack="0"/>
<pin id="476" dir="0" index="1" bw="1" slack="0"/>
<pin id="477" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs1_mid1/4 "/>
</bind>
</comp>

<comp id="480" class="1004" name="slt61_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="32" slack="3"/>
<pin id="482" dir="0" index="1" bw="31" slack="0"/>
<pin id="483" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="slt61/4 "/>
</bind>
</comp>

<comp id="485" class="1004" name="rev62_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="1" slack="0"/>
<pin id="487" dir="0" index="1" bw="1" slack="0"/>
<pin id="488" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev62/4 "/>
</bind>
</comp>

<comp id="491" class="1004" name="and_ln86_3_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="1" slack="0"/>
<pin id="493" dir="0" index="1" bw="1" slack="0"/>
<pin id="494" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln86_3/4 "/>
</bind>
</comp>

<comp id="497" class="1004" name="select_ln32_4_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="1" slack="0"/>
<pin id="499" dir="0" index="1" bw="1" slack="0"/>
<pin id="500" dir="0" index="2" bw="1" slack="0"/>
<pin id="501" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32_4/4 "/>
</bind>
</comp>

<comp id="505" class="1004" name="zext_ln32_2_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="12" slack="0"/>
<pin id="507" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32_2/4 "/>
</bind>
</comp>

<comp id="509" class="1004" name="select_ln32_5_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="1" slack="0"/>
<pin id="511" dir="0" index="1" bw="31" slack="0"/>
<pin id="512" dir="0" index="2" bw="31" slack="0"/>
<pin id="513" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32_5/4 "/>
</bind>
</comp>

<comp id="517" class="1004" name="zext_ln33_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="12" slack="0"/>
<pin id="519" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33/4 "/>
</bind>
</comp>

<comp id="523" class="1004" name="icmp_ln36_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="12" slack="0"/>
<pin id="525" dir="0" index="1" bw="32" slack="3"/>
<pin id="526" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln36/4 "/>
</bind>
</comp>

<comp id="528" class="1004" name="xor_ln36_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="1" slack="0"/>
<pin id="530" dir="0" index="1" bw="1" slack="0"/>
<pin id="531" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln36/4 "/>
</bind>
</comp>

<comp id="534" class="1004" name="or_ln36_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="1" slack="0"/>
<pin id="536" dir="0" index="1" bw="1" slack="0"/>
<pin id="537" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln36/4 "/>
</bind>
</comp>

<comp id="540" class="1004" name="input_stream_element_data_V_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="12" slack="0"/>
<pin id="542" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="input_stream_element_data_V/4 "/>
</bind>
</comp>

<comp id="544" class="1004" name="tmp_6_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="11" slack="0"/>
<pin id="546" dir="0" index="1" bw="12" slack="0"/>
<pin id="547" dir="0" index="2" bw="1" slack="0"/>
<pin id="548" dir="0" index="3" bw="5" slack="0"/>
<pin id="549" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/4 "/>
</bind>
</comp>

<comp id="554" class="1004" name="icmp_ln78_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="11" slack="0"/>
<pin id="556" dir="0" index="1" bw="1" slack="0"/>
<pin id="557" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln78/4 "/>
</bind>
</comp>

<comp id="560" class="1004" name="icmp_ln78_1_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="12" slack="0"/>
<pin id="562" dir="0" index="1" bw="32" slack="3"/>
<pin id="563" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln78_1/4 "/>
</bind>
</comp>

<comp id="565" class="1004" name="and_ln78_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="1" slack="0"/>
<pin id="567" dir="0" index="1" bw="1" slack="0"/>
<pin id="568" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln78/4 "/>
</bind>
</comp>

<comp id="571" class="1004" name="and_ln78_2_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="1" slack="0"/>
<pin id="573" dir="0" index="1" bw="1" slack="0"/>
<pin id="574" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln78_2/4 "/>
</bind>
</comp>

<comp id="577" class="1004" name="and_ln78_1_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="1" slack="0"/>
<pin id="579" dir="0" index="1" bw="1" slack="0"/>
<pin id="580" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln78_1/4 "/>
</bind>
</comp>

<comp id="583" class="1004" name="icmp_ln86_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="12" slack="0"/>
<pin id="585" dir="0" index="1" bw="1" slack="0"/>
<pin id="586" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln86/4 "/>
</bind>
</comp>

<comp id="589" class="1004" name="icmp_ln86_1_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="32" slack="3"/>
<pin id="591" dir="0" index="1" bw="12" slack="0"/>
<pin id="592" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln86_1/4 "/>
</bind>
</comp>

<comp id="594" class="1004" name="xor_ln86_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="1" slack="0"/>
<pin id="596" dir="0" index="1" bw="1" slack="0"/>
<pin id="597" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln86/4 "/>
</bind>
</comp>

<comp id="600" class="1004" name="and_ln86_2_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="1" slack="0"/>
<pin id="602" dir="0" index="1" bw="1" slack="0"/>
<pin id="603" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln86_2/4 "/>
</bind>
</comp>

<comp id="606" class="1004" name="and_ln86_1_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="1" slack="0"/>
<pin id="608" dir="0" index="1" bw="1" slack="0"/>
<pin id="609" dir="1" index="2" bw="1" slack="10"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln86_1/4 "/>
</bind>
</comp>

<comp id="612" class="1004" name="add_ln33_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="12" slack="0"/>
<pin id="614" dir="0" index="1" bw="1" slack="0"/>
<pin id="615" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33/4 "/>
</bind>
</comp>

<comp id="618" class="1004" name="sliding_window_V_0_2_load_load_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="8" slack="0"/>
<pin id="620" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sliding_window_V_0_2_load/5 "/>
</bind>
</comp>

<comp id="622" class="1004" name="store_ln50_store_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="8" slack="0"/>
<pin id="624" dir="0" index="1" bw="8" slack="0"/>
<pin id="625" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln50/5 "/>
</bind>
</comp>

<comp id="628" class="1004" name="sliding_window_V_1_1_load_load_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="8" slack="0"/>
<pin id="630" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sliding_window_V_1_1_load/5 "/>
</bind>
</comp>

<comp id="632" class="1004" name="sliding_window_V_1_2_load_load_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="8" slack="0"/>
<pin id="634" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sliding_window_V_1_2_load/5 "/>
</bind>
</comp>

<comp id="636" class="1004" name="store_ln48_store_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="8" slack="0"/>
<pin id="638" dir="0" index="1" bw="8" slack="0"/>
<pin id="639" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln48/5 "/>
</bind>
</comp>

<comp id="642" class="1004" name="store_ln50_store_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="8" slack="0"/>
<pin id="644" dir="0" index="1" bw="8" slack="0"/>
<pin id="645" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln50/5 "/>
</bind>
</comp>

<comp id="648" class="1004" name="sliding_window_V_2_2_load_load_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="8" slack="0"/>
<pin id="650" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sliding_window_V_2_2_load/5 "/>
</bind>
</comp>

<comp id="652" class="1004" name="store_ln50_store_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="8" slack="0"/>
<pin id="654" dir="0" index="1" bw="8" slack="0"/>
<pin id="655" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln50/5 "/>
</bind>
</comp>

<comp id="658" class="1004" name="zext_ln691_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="8" slack="0"/>
<pin id="660" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln691/5 "/>
</bind>
</comp>

<comp id="662" class="1004" name="zext_ln691_1_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="8" slack="0"/>
<pin id="664" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln691_1/5 "/>
</bind>
</comp>

<comp id="666" class="1004" name="sub_ln691_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="8" slack="0"/>
<pin id="668" dir="0" index="1" bw="8" slack="0"/>
<pin id="669" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln691/5 "/>
</bind>
</comp>

<comp id="672" class="1004" name="zext_ln691_2_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="8" slack="0"/>
<pin id="674" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln691_2/5 "/>
</bind>
</comp>

<comp id="676" class="1004" name="zext_ln691_3_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="8" slack="0"/>
<pin id="678" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln691_3/5 "/>
</bind>
</comp>

<comp id="680" class="1004" name="sub_ln691_1_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="8" slack="0"/>
<pin id="682" dir="0" index="1" bw="8" slack="0"/>
<pin id="683" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln691_1/5 "/>
</bind>
</comp>

<comp id="686" class="1004" name="sext_ln102_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="9" slack="1"/>
<pin id="688" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln102/6 "/>
</bind>
</comp>

<comp id="690" class="1004" name="sext_ln114_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="9" slack="1"/>
<pin id="692" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln114/6 "/>
</bind>
</comp>

<comp id="694" class="1004" name="data_V_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="64" slack="1"/>
<pin id="696" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_V/12 "/>
</bind>
</comp>

<comp id="697" class="1004" name="tmp_7_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="11" slack="0"/>
<pin id="699" dir="0" index="1" bw="64" slack="0"/>
<pin id="700" dir="0" index="2" bw="7" slack="0"/>
<pin id="701" dir="0" index="3" bw="7" slack="0"/>
<pin id="702" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/12 "/>
</bind>
</comp>

<comp id="707" class="1004" name="trunc_ln368_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="64" slack="0"/>
<pin id="709" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln368/12 "/>
</bind>
</comp>

<comp id="711" class="1004" name="zext_ln311_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="11" slack="0"/>
<pin id="713" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln311/12 "/>
</bind>
</comp>

<comp id="715" class="1004" name="icmp_ln323_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="63" slack="0"/>
<pin id="717" dir="0" index="1" bw="1" slack="0"/>
<pin id="718" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln323/12 "/>
</bind>
</comp>

<comp id="721" class="1004" name="sh_amt_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="12" slack="0"/>
<pin id="723" dir="0" index="1" bw="11" slack="0"/>
<pin id="724" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sh_amt/12 "/>
</bind>
</comp>

<comp id="727" class="1004" name="icmp_ln327_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="11" slack="0"/>
<pin id="729" dir="0" index="1" bw="11" slack="0"/>
<pin id="730" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln327/12 "/>
</bind>
</comp>

<comp id="733" class="1004" name="icmp_ln329_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="12" slack="0"/>
<pin id="735" dir="0" index="1" bw="1" slack="0"/>
<pin id="736" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln329/12 "/>
</bind>
</comp>

<comp id="739" class="1004" name="icmp_ln330_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="12" slack="0"/>
<pin id="741" dir="0" index="1" bw="7" slack="0"/>
<pin id="742" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln330/12 "/>
</bind>
</comp>

<comp id="745" class="1004" name="data_V_1_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="64" slack="1"/>
<pin id="747" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_V_1/12 "/>
</bind>
</comp>

<comp id="748" class="1004" name="tmp_8_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="11" slack="0"/>
<pin id="750" dir="0" index="1" bw="64" slack="0"/>
<pin id="751" dir="0" index="2" bw="7" slack="0"/>
<pin id="752" dir="0" index="3" bw="7" slack="0"/>
<pin id="753" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/12 "/>
</bind>
</comp>

<comp id="758" class="1004" name="trunc_ln368_1_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="64" slack="0"/>
<pin id="760" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln368_1/12 "/>
</bind>
</comp>

<comp id="762" class="1004" name="zext_ln311_1_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="11" slack="0"/>
<pin id="764" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln311_1/12 "/>
</bind>
</comp>

<comp id="766" class="1004" name="icmp_ln323_1_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="63" slack="0"/>
<pin id="768" dir="0" index="1" bw="1" slack="0"/>
<pin id="769" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln323_1/12 "/>
</bind>
</comp>

<comp id="772" class="1004" name="sh_amt_2_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="12" slack="0"/>
<pin id="774" dir="0" index="1" bw="11" slack="0"/>
<pin id="775" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sh_amt_2/12 "/>
</bind>
</comp>

<comp id="778" class="1004" name="icmp_ln327_1_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="11" slack="0"/>
<pin id="780" dir="0" index="1" bw="11" slack="0"/>
<pin id="781" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln327_1/12 "/>
</bind>
</comp>

<comp id="784" class="1004" name="icmp_ln329_1_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="12" slack="0"/>
<pin id="786" dir="0" index="1" bw="1" slack="0"/>
<pin id="787" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln329_1/12 "/>
</bind>
</comp>

<comp id="790" class="1004" name="icmp_ln330_1_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="12" slack="0"/>
<pin id="792" dir="0" index="1" bw="7" slack="0"/>
<pin id="793" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln330_1/12 "/>
</bind>
</comp>

<comp id="796" class="1004" name="trunc_ln315_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="64" slack="1"/>
<pin id="798" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln315/13 "/>
</bind>
</comp>

<comp id="799" class="1004" name="trunc_ln320_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="64" slack="1"/>
<pin id="801" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln320/13 "/>
</bind>
</comp>

<comp id="802" class="1004" name="p_Result_s_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="53" slack="0"/>
<pin id="804" dir="0" index="1" bw="1" slack="0"/>
<pin id="805" dir="0" index="2" bw="52" slack="0"/>
<pin id="806" dir="1" index="3" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/13 "/>
</bind>
</comp>

<comp id="810" class="1004" name="zext_ln320_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="53" slack="0"/>
<pin id="812" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln320/13 "/>
</bind>
</comp>

<comp id="814" class="1004" name="sh_amt_1_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="1" slack="0"/>
<pin id="816" dir="0" index="1" bw="12" slack="1"/>
<pin id="817" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sh_amt_1/13 "/>
</bind>
</comp>

<comp id="819" class="1004" name="tmp_3_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="7" slack="0"/>
<pin id="821" dir="0" index="1" bw="12" slack="0"/>
<pin id="822" dir="0" index="2" bw="4" slack="0"/>
<pin id="823" dir="0" index="3" bw="5" slack="0"/>
<pin id="824" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/13 "/>
</bind>
</comp>

<comp id="829" class="1004" name="icmp_ln337_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="7" slack="0"/>
<pin id="831" dir="0" index="1" bw="1" slack="0"/>
<pin id="832" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln337/13 "/>
</bind>
</comp>

<comp id="835" class="1004" name="sext_ln331_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="12" slack="1"/>
<pin id="837" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln331/13 "/>
</bind>
</comp>

<comp id="838" class="1004" name="zext_ln331_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="12" slack="0"/>
<pin id="840" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln331/13 "/>
</bind>
</comp>

<comp id="842" class="1004" name="lshr_ln331_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="53" slack="0"/>
<pin id="844" dir="0" index="1" bw="32" slack="0"/>
<pin id="845" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln331/13 "/>
</bind>
</comp>

<comp id="848" class="1004" name="trunc_ln331_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="54" slack="0"/>
<pin id="850" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln331/13 "/>
</bind>
</comp>

<comp id="852" class="1004" name="or_ln327_fu_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="1" slack="1"/>
<pin id="854" dir="0" index="1" bw="1" slack="1"/>
<pin id="855" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln327/13 "/>
</bind>
</comp>

<comp id="856" class="1004" name="xor_ln327_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="1" slack="0"/>
<pin id="858" dir="0" index="1" bw="1" slack="0"/>
<pin id="859" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln327/13 "/>
</bind>
</comp>

<comp id="862" class="1004" name="and_ln330_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="1" slack="1"/>
<pin id="864" dir="0" index="1" bw="1" slack="0"/>
<pin id="865" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln330/13 "/>
</bind>
</comp>

<comp id="867" class="1004" name="and_ln330_1_fu_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="1" slack="0"/>
<pin id="869" dir="0" index="1" bw="1" slack="1"/>
<pin id="870" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln330_1/13 "/>
</bind>
</comp>

<comp id="872" class="1004" name="select_ln330_fu_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="1" slack="0"/>
<pin id="874" dir="0" index="1" bw="8" slack="0"/>
<pin id="875" dir="0" index="2" bw="1" slack="0"/>
<pin id="876" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln330/13 "/>
</bind>
</comp>

<comp id="880" class="1004" name="select_ln323_fu_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="1" slack="1"/>
<pin id="882" dir="0" index="1" bw="1" slack="0"/>
<pin id="883" dir="0" index="2" bw="8" slack="0"/>
<pin id="884" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln323/13 "/>
</bind>
</comp>

<comp id="887" class="1004" name="xor_ln323_fu_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="1" slack="1"/>
<pin id="889" dir="0" index="1" bw="1" slack="0"/>
<pin id="890" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln323/13 "/>
</bind>
</comp>

<comp id="892" class="1004" name="and_ln327_fu_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="1" slack="1"/>
<pin id="894" dir="0" index="1" bw="1" slack="0"/>
<pin id="895" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln327/13 "/>
</bind>
</comp>

<comp id="897" class="1004" name="select_ln327_fu_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="1" slack="0"/>
<pin id="899" dir="0" index="1" bw="8" slack="0"/>
<pin id="900" dir="0" index="2" bw="8" slack="0"/>
<pin id="901" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln327/13 "/>
</bind>
</comp>

<comp id="905" class="1004" name="trunc_ln315_1_fu_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="64" slack="1"/>
<pin id="907" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln315_1/13 "/>
</bind>
</comp>

<comp id="908" class="1004" name="trunc_ln320_1_fu_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="64" slack="1"/>
<pin id="910" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln320_1/13 "/>
</bind>
</comp>

<comp id="911" class="1004" name="p_Result_1_fu_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="53" slack="0"/>
<pin id="913" dir="0" index="1" bw="1" slack="0"/>
<pin id="914" dir="0" index="2" bw="52" slack="0"/>
<pin id="915" dir="1" index="3" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_1/13 "/>
</bind>
</comp>

<comp id="919" class="1004" name="zext_ln320_1_fu_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="53" slack="0"/>
<pin id="921" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln320_1/13 "/>
</bind>
</comp>

<comp id="923" class="1004" name="sh_amt_3_fu_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="1" slack="0"/>
<pin id="925" dir="0" index="1" bw="12" slack="1"/>
<pin id="926" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sh_amt_3/13 "/>
</bind>
</comp>

<comp id="928" class="1004" name="tmp_5_fu_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="7" slack="0"/>
<pin id="930" dir="0" index="1" bw="12" slack="0"/>
<pin id="931" dir="0" index="2" bw="4" slack="0"/>
<pin id="932" dir="0" index="3" bw="5" slack="0"/>
<pin id="933" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/13 "/>
</bind>
</comp>

<comp id="938" class="1004" name="icmp_ln337_1_fu_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="7" slack="0"/>
<pin id="940" dir="0" index="1" bw="1" slack="0"/>
<pin id="941" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln337_1/13 "/>
</bind>
</comp>

<comp id="944" class="1004" name="sext_ln331_1_fu_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="12" slack="1"/>
<pin id="946" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln331_1/13 "/>
</bind>
</comp>

<comp id="947" class="1004" name="zext_ln331_1_fu_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="12" slack="0"/>
<pin id="949" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln331_1/13 "/>
</bind>
</comp>

<comp id="951" class="1004" name="lshr_ln331_1_fu_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="53" slack="0"/>
<pin id="953" dir="0" index="1" bw="32" slack="0"/>
<pin id="954" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln331_1/13 "/>
</bind>
</comp>

<comp id="957" class="1004" name="trunc_ln331_1_fu_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="54" slack="0"/>
<pin id="959" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln331_1/13 "/>
</bind>
</comp>

<comp id="961" class="1004" name="or_ln327_1_fu_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="1" slack="1"/>
<pin id="963" dir="0" index="1" bw="1" slack="1"/>
<pin id="964" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln327_1/13 "/>
</bind>
</comp>

<comp id="965" class="1004" name="xor_ln327_1_fu_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="1" slack="0"/>
<pin id="967" dir="0" index="1" bw="1" slack="0"/>
<pin id="968" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln327_1/13 "/>
</bind>
</comp>

<comp id="971" class="1004" name="and_ln330_2_fu_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="1" slack="1"/>
<pin id="973" dir="0" index="1" bw="1" slack="0"/>
<pin id="974" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln330_2/13 "/>
</bind>
</comp>

<comp id="976" class="1004" name="and_ln330_3_fu_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="1" slack="0"/>
<pin id="978" dir="0" index="1" bw="1" slack="1"/>
<pin id="979" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln330_3/13 "/>
</bind>
</comp>

<comp id="981" class="1004" name="select_ln330_1_fu_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="1" slack="0"/>
<pin id="983" dir="0" index="1" bw="8" slack="0"/>
<pin id="984" dir="0" index="2" bw="1" slack="0"/>
<pin id="985" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln330_1/13 "/>
</bind>
</comp>

<comp id="989" class="1004" name="select_ln323_1_fu_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="1" slack="1"/>
<pin id="991" dir="0" index="1" bw="1" slack="0"/>
<pin id="992" dir="0" index="2" bw="8" slack="0"/>
<pin id="993" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln323_1/13 "/>
</bind>
</comp>

<comp id="996" class="1004" name="xor_ln323_1_fu_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="1" slack="1"/>
<pin id="998" dir="0" index="1" bw="1" slack="0"/>
<pin id="999" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln323_1/13 "/>
</bind>
</comp>

<comp id="1001" class="1004" name="and_ln327_1_fu_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="1" slack="1"/>
<pin id="1003" dir="0" index="1" bw="1" slack="0"/>
<pin id="1004" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln327_1/13 "/>
</bind>
</comp>

<comp id="1006" class="1004" name="select_ln327_1_fu_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="1" slack="0"/>
<pin id="1008" dir="0" index="1" bw="8" slack="0"/>
<pin id="1009" dir="0" index="2" bw="8" slack="0"/>
<pin id="1010" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln327_1/13 "/>
</bind>
</comp>

<comp id="1014" class="1004" name="trunc_ln328_fu_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="64" slack="2"/>
<pin id="1016" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln328/14 "/>
</bind>
</comp>

<comp id="1017" class="1004" name="sext_ln326_fu_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="12" slack="1"/>
<pin id="1019" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln326/14 "/>
</bind>
</comp>

<comp id="1020" class="1004" name="shl_ln339_fu_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="32" slack="0"/>
<pin id="1022" dir="0" index="1" bw="12" slack="0"/>
<pin id="1023" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln339/14 "/>
</bind>
</comp>

<comp id="1026" class="1004" name="trunc_ln337_fu_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="32" slack="0"/>
<pin id="1028" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln337/14 "/>
</bind>
</comp>

<comp id="1030" class="1004" name="select_ln337_fu_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="1" slack="1"/>
<pin id="1032" dir="0" index="1" bw="8" slack="0"/>
<pin id="1033" dir="0" index="2" bw="1" slack="0"/>
<pin id="1034" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln337/14 "/>
</bind>
</comp>

<comp id="1037" class="1004" name="or_ln329_fu_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="1" slack="1"/>
<pin id="1039" dir="0" index="1" bw="1" slack="2"/>
<pin id="1040" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln329/14 "/>
</bind>
</comp>

<comp id="1041" class="1004" name="output_stream_element_GX_data_V_fu_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="1" slack="0"/>
<pin id="1043" dir="0" index="1" bw="8" slack="1"/>
<pin id="1044" dir="0" index="2" bw="8" slack="0"/>
<pin id="1045" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="output_stream_element_GX_data_V/14 "/>
</bind>
</comp>

<comp id="1048" class="1004" name="trunc_ln328_1_fu_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="64" slack="2"/>
<pin id="1050" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln328_1/14 "/>
</bind>
</comp>

<comp id="1051" class="1004" name="sext_ln326_1_fu_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="12" slack="1"/>
<pin id="1053" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln326_1/14 "/>
</bind>
</comp>

<comp id="1054" class="1004" name="shl_ln339_1_fu_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="32" slack="0"/>
<pin id="1056" dir="0" index="1" bw="12" slack="0"/>
<pin id="1057" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln339_1/14 "/>
</bind>
</comp>

<comp id="1060" class="1004" name="trunc_ln337_1_fu_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="32" slack="0"/>
<pin id="1062" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln337_1/14 "/>
</bind>
</comp>

<comp id="1064" class="1004" name="select_ln337_1_fu_1064">
<pin_list>
<pin id="1065" dir="0" index="0" bw="1" slack="1"/>
<pin id="1066" dir="0" index="1" bw="8" slack="0"/>
<pin id="1067" dir="0" index="2" bw="1" slack="0"/>
<pin id="1068" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln337_1/14 "/>
</bind>
</comp>

<comp id="1071" class="1004" name="or_ln329_1_fu_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="1" slack="1"/>
<pin id="1073" dir="0" index="1" bw="1" slack="2"/>
<pin id="1074" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln329_1/14 "/>
</bind>
</comp>

<comp id="1075" class="1004" name="output_stream_element_GY_data_V_fu_1075">
<pin_list>
<pin id="1076" dir="0" index="0" bw="1" slack="0"/>
<pin id="1077" dir="0" index="1" bw="8" slack="1"/>
<pin id="1078" dir="0" index="2" bw="8" slack="0"/>
<pin id="1079" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="output_stream_element_GY_data_V/14 "/>
</bind>
</comp>

<comp id="1082" class="1004" name="output_stream_element_GX_data_V_1_fu_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="1" slack="10"/>
<pin id="1084" dir="0" index="1" bw="8" slack="0"/>
<pin id="1085" dir="0" index="2" bw="1" slack="0"/>
<pin id="1086" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="output_stream_element_GX_data_V_1/14 "/>
</bind>
</comp>

<comp id="1090" class="1004" name="output_stream_element_GY_data_V_1_fu_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="1" slack="10"/>
<pin id="1092" dir="0" index="1" bw="8" slack="0"/>
<pin id="1093" dir="0" index="2" bw="1" slack="0"/>
<pin id="1094" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="output_stream_element_GY_data_V_1/14 "/>
</bind>
</comp>

<comp id="1098" class="1005" name="image_h_read_reg_1098">
<pin_list>
<pin id="1099" dir="0" index="0" bw="32" slack="3"/>
<pin id="1100" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="image_h_read "/>
</bind>
</comp>

<comp id="1108" class="1005" name="image_w_read_reg_1108">
<pin_list>
<pin id="1109" dir="0" index="0" bw="32" slack="3"/>
<pin id="1110" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="image_w_read "/>
</bind>
</comp>

<comp id="1115" class="1005" name="add_reg_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="32" slack="1"/>
<pin id="1117" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add "/>
</bind>
</comp>

<comp id="1120" class="1005" name="add18_reg_1120">
<pin_list>
<pin id="1121" dir="0" index="0" bw="32" slack="1"/>
<pin id="1122" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add18 "/>
</bind>
</comp>

<comp id="1126" class="1005" name="cast_reg_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="64" slack="1"/>
<pin id="1128" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="cast "/>
</bind>
</comp>

<comp id="1131" class="1005" name="cast1_reg_1131">
<pin_list>
<pin id="1132" dir="0" index="0" bw="64" slack="1"/>
<pin id="1133" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="cast1 "/>
</bind>
</comp>

<comp id="1136" class="1005" name="bound_reg_1136">
<pin_list>
<pin id="1137" dir="0" index="0" bw="64" slack="1"/>
<pin id="1138" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bound "/>
</bind>
</comp>

<comp id="1141" class="1005" name="add_ln32_reg_1141">
<pin_list>
<pin id="1142" dir="0" index="0" bw="64" slack="0"/>
<pin id="1143" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="add_ln32 "/>
</bind>
</comp>

<comp id="1146" class="1005" name="icmp_ln32_reg_1146">
<pin_list>
<pin id="1147" dir="0" index="0" bw="1" slack="1"/>
<pin id="1148" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln32 "/>
</bind>
</comp>

<comp id="1150" class="1005" name="select_ln32_5_reg_1150">
<pin_list>
<pin id="1151" dir="0" index="0" bw="31" slack="0"/>
<pin id="1152" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="select_ln32_5 "/>
</bind>
</comp>

<comp id="1155" class="1005" name="zext_ln33_reg_1155">
<pin_list>
<pin id="1156" dir="0" index="0" bw="64" slack="1"/>
<pin id="1157" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln33 "/>
</bind>
</comp>

<comp id="1160" class="1005" name="or_ln36_reg_1160">
<pin_list>
<pin id="1161" dir="0" index="0" bw="1" slack="1"/>
<pin id="1162" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln36 "/>
</bind>
</comp>

<comp id="1164" class="1005" name="input_stream_element_data_V_reg_1164">
<pin_list>
<pin id="1165" dir="0" index="0" bw="8" slack="1"/>
<pin id="1166" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="input_stream_element_data_V "/>
</bind>
</comp>

<comp id="1169" class="1005" name="line_buffer_V_1_addr_reg_1169">
<pin_list>
<pin id="1170" dir="0" index="0" bw="11" slack="1"/>
<pin id="1171" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="line_buffer_V_1_addr "/>
</bind>
</comp>

<comp id="1175" class="1005" name="line_buffer_V_2_addr_reg_1175">
<pin_list>
<pin id="1176" dir="0" index="0" bw="11" slack="1"/>
<pin id="1177" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="line_buffer_V_2_addr "/>
</bind>
</comp>

<comp id="1181" class="1005" name="and_ln78_1_reg_1181">
<pin_list>
<pin id="1182" dir="0" index="0" bw="1" slack="1"/>
<pin id="1183" dir="1" index="1" bw="1" slack="10"/>
</pin_list>
<bind>
<opset="and_ln78_1 "/>
</bind>
</comp>

<comp id="1187" class="1005" name="and_ln86_1_reg_1187">
<pin_list>
<pin id="1188" dir="0" index="0" bw="1" slack="10"/>
<pin id="1189" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln86_1 "/>
</bind>
</comp>

<comp id="1191" class="1005" name="add_ln33_reg_1191">
<pin_list>
<pin id="1192" dir="0" index="0" bw="12" slack="0"/>
<pin id="1193" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="add_ln33 "/>
</bind>
</comp>

<comp id="1196" class="1005" name="sub_ln691_reg_1196">
<pin_list>
<pin id="1197" dir="0" index="0" bw="9" slack="1"/>
<pin id="1198" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln691 "/>
</bind>
</comp>

<comp id="1201" class="1005" name="sub_ln691_1_reg_1201">
<pin_list>
<pin id="1202" dir="0" index="0" bw="9" slack="1"/>
<pin id="1203" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln691_1 "/>
</bind>
</comp>

<comp id="1206" class="1005" name="sext_ln102_reg_1206">
<pin_list>
<pin id="1207" dir="0" index="0" bw="32" slack="1"/>
<pin id="1208" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln102 "/>
</bind>
</comp>

<comp id="1211" class="1005" name="sext_ln114_reg_1211">
<pin_list>
<pin id="1212" dir="0" index="0" bw="32" slack="1"/>
<pin id="1213" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln114 "/>
</bind>
</comp>

<comp id="1216" class="1005" name="dc_reg_1216">
<pin_list>
<pin id="1217" dir="0" index="0" bw="64" slack="1"/>
<pin id="1218" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="dc "/>
</bind>
</comp>

<comp id="1221" class="1005" name="dc_1_reg_1221">
<pin_list>
<pin id="1222" dir="0" index="0" bw="64" slack="1"/>
<pin id="1223" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="dc_1 "/>
</bind>
</comp>

<comp id="1226" class="1005" name="data_V_reg_1226">
<pin_list>
<pin id="1227" dir="0" index="0" bw="64" slack="1"/>
<pin id="1228" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="data_V "/>
</bind>
</comp>

<comp id="1233" class="1005" name="icmp_ln323_reg_1233">
<pin_list>
<pin id="1234" dir="0" index="0" bw="1" slack="1"/>
<pin id="1235" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln323 "/>
</bind>
</comp>

<comp id="1240" class="1005" name="sh_amt_reg_1240">
<pin_list>
<pin id="1241" dir="0" index="0" bw="12" slack="1"/>
<pin id="1242" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="sh_amt "/>
</bind>
</comp>

<comp id="1246" class="1005" name="icmp_ln327_reg_1246">
<pin_list>
<pin id="1247" dir="0" index="0" bw="1" slack="1"/>
<pin id="1248" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln327 "/>
</bind>
</comp>

<comp id="1252" class="1005" name="icmp_ln329_reg_1252">
<pin_list>
<pin id="1253" dir="0" index="0" bw="1" slack="1"/>
<pin id="1254" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln329 "/>
</bind>
</comp>

<comp id="1258" class="1005" name="icmp_ln330_reg_1258">
<pin_list>
<pin id="1259" dir="0" index="0" bw="1" slack="1"/>
<pin id="1260" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln330 "/>
</bind>
</comp>

<comp id="1263" class="1005" name="data_V_1_reg_1263">
<pin_list>
<pin id="1264" dir="0" index="0" bw="64" slack="1"/>
<pin id="1265" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="data_V_1 "/>
</bind>
</comp>

<comp id="1270" class="1005" name="icmp_ln323_1_reg_1270">
<pin_list>
<pin id="1271" dir="0" index="0" bw="1" slack="1"/>
<pin id="1272" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln323_1 "/>
</bind>
</comp>

<comp id="1277" class="1005" name="sh_amt_2_reg_1277">
<pin_list>
<pin id="1278" dir="0" index="0" bw="12" slack="1"/>
<pin id="1279" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="sh_amt_2 "/>
</bind>
</comp>

<comp id="1283" class="1005" name="icmp_ln327_1_reg_1283">
<pin_list>
<pin id="1284" dir="0" index="0" bw="1" slack="1"/>
<pin id="1285" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln327_1 "/>
</bind>
</comp>

<comp id="1289" class="1005" name="icmp_ln329_1_reg_1289">
<pin_list>
<pin id="1290" dir="0" index="0" bw="1" slack="1"/>
<pin id="1291" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln329_1 "/>
</bind>
</comp>

<comp id="1295" class="1005" name="icmp_ln330_1_reg_1295">
<pin_list>
<pin id="1296" dir="0" index="0" bw="1" slack="1"/>
<pin id="1297" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln330_1 "/>
</bind>
</comp>

<comp id="1300" class="1005" name="sh_amt_1_reg_1300">
<pin_list>
<pin id="1301" dir="0" index="0" bw="12" slack="1"/>
<pin id="1302" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="sh_amt_1 "/>
</bind>
</comp>

<comp id="1305" class="1005" name="icmp_ln337_reg_1305">
<pin_list>
<pin id="1306" dir="0" index="0" bw="1" slack="1"/>
<pin id="1307" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln337 "/>
</bind>
</comp>

<comp id="1310" class="1005" name="or_ln327_reg_1310">
<pin_list>
<pin id="1311" dir="0" index="0" bw="1" slack="1"/>
<pin id="1312" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln327 "/>
</bind>
</comp>

<comp id="1315" class="1005" name="select_ln327_reg_1315">
<pin_list>
<pin id="1316" dir="0" index="0" bw="8" slack="1"/>
<pin id="1317" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln327 "/>
</bind>
</comp>

<comp id="1320" class="1005" name="sh_amt_3_reg_1320">
<pin_list>
<pin id="1321" dir="0" index="0" bw="12" slack="1"/>
<pin id="1322" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="sh_amt_3 "/>
</bind>
</comp>

<comp id="1325" class="1005" name="icmp_ln337_1_reg_1325">
<pin_list>
<pin id="1326" dir="0" index="0" bw="1" slack="1"/>
<pin id="1327" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln337_1 "/>
</bind>
</comp>

<comp id="1330" class="1005" name="or_ln327_1_reg_1330">
<pin_list>
<pin id="1331" dir="0" index="0" bw="1" slack="1"/>
<pin id="1332" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln327_1 "/>
</bind>
</comp>

<comp id="1335" class="1005" name="select_ln327_1_reg_1335">
<pin_list>
<pin id="1336" dir="0" index="0" bw="8" slack="1"/>
<pin id="1337" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln327_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="130"><net_src comp="48" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="32" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="48" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="30" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="146"><net_src comp="80" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="147"><net_src comp="0" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="2" pin="0"/><net_sink comp="138" pin=2"/></net>

<net id="149"><net_src comp="4" pin="0"/><net_sink comp="138" pin=3"/></net>

<net id="150"><net_src comp="6" pin="0"/><net_sink comp="138" pin=4"/></net>

<net id="151"><net_src comp="8" pin="0"/><net_sink comp="138" pin=5"/></net>

<net id="165"><net_src comp="122" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="166"><net_src comp="10" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="167"><net_src comp="12" pin="0"/><net_sink comp="152" pin=2"/></net>

<net id="168"><net_src comp="14" pin="0"/><net_sink comp="152" pin=3"/></net>

<net id="169"><net_src comp="16" pin="0"/><net_sink comp="152" pin=4"/></net>

<net id="170"><net_src comp="18" pin="0"/><net_sink comp="152" pin=5"/></net>

<net id="171"><net_src comp="124" pin="0"/><net_sink comp="152" pin=7"/></net>

<net id="172"><net_src comp="124" pin="0"/><net_sink comp="152" pin=8"/></net>

<net id="173"><net_src comp="124" pin="0"/><net_sink comp="152" pin=9"/></net>

<net id="174"><net_src comp="124" pin="0"/><net_sink comp="152" pin=10"/></net>

<net id="188"><net_src comp="122" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="189"><net_src comp="20" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="190"><net_src comp="22" pin="0"/><net_sink comp="175" pin=2"/></net>

<net id="191"><net_src comp="24" pin="0"/><net_sink comp="175" pin=3"/></net>

<net id="192"><net_src comp="26" pin="0"/><net_sink comp="175" pin=4"/></net>

<net id="193"><net_src comp="28" pin="0"/><net_sink comp="175" pin=5"/></net>

<net id="194"><net_src comp="124" pin="0"/><net_sink comp="175" pin=7"/></net>

<net id="195"><net_src comp="124" pin="0"/><net_sink comp="175" pin=8"/></net>

<net id="196"><net_src comp="124" pin="0"/><net_sink comp="175" pin=9"/></net>

<net id="197"><net_src comp="124" pin="0"/><net_sink comp="175" pin=10"/></net>

<net id="203"><net_src comp="34" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="62" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="214"><net_src comp="198" pin="3"/><net_sink comp="205" pin=2"/></net>

<net id="220"><net_src comp="38" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="221"><net_src comp="62" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="231"><net_src comp="215" pin="3"/><net_sink comp="222" pin=2"/></net>

<net id="237"><net_src comp="36" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="62" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="244"><net_src comp="205" pin="7"/><net_sink comp="239" pin=1"/></net>

<net id="245"><net_src comp="232" pin="3"/><net_sink comp="239" pin=0"/></net>

<net id="246"><net_src comp="222" pin="7"/><net_sink comp="205" pin=1"/></net>

<net id="250"><net_src comp="62" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="257"><net_src comp="247" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="261"><net_src comp="64" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="268"><net_src comp="258" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="272"><net_src comp="66" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="279"><net_src comp="269" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="289"><net_src comp="98" pin="0"/><net_sink comp="283" pin=2"/></net>

<net id="290"><net_src comp="283" pin="4"/><net_sink comp="222" pin=1"/></net>

<net id="301"><net_src comp="126" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="50" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="307"><net_src comp="132" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="50" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="319"><net_src comp="309" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="320"><net_src comp="312" pin="1"/><net_sink comp="315" pin=1"/></net>

<net id="325"><net_src comp="251" pin="4"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="68" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="330"><net_src comp="262" pin="4"/><net_sink comp="327" pin=0"/></net>

<net id="335"><net_src comp="327" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="340"><net_src comp="331" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="70" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="348"><net_src comp="72" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="349"><net_src comp="262" pin="4"/><net_sink comp="342" pin=1"/></net>

<net id="350"><net_src comp="50" pin="0"/><net_sink comp="342" pin=2"/></net>

<net id="351"><net_src comp="74" pin="0"/><net_sink comp="342" pin=3"/></net>

<net id="356"><net_src comp="342" pin="4"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="76" pin="0"/><net_sink comp="352" pin=1"/></net>

<net id="362"><net_src comp="327" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="367"><net_src comp="262" pin="4"/><net_sink comp="363" pin=0"/></net>

<net id="368"><net_src comp="64" pin="0"/><net_sink comp="363" pin=1"/></net>

<net id="373"><net_src comp="327" pin="1"/><net_sink comp="369" pin=1"/></net>

<net id="378"><net_src comp="369" pin="2"/><net_sink comp="374" pin=0"/></net>

<net id="379"><net_src comp="70" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="384"><net_src comp="374" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="363" pin="2"/><net_sink comp="380" pin=1"/></net>

<net id="389"><net_src comp="273" pin="4"/><net_sink comp="386" pin=0"/></net>

<net id="394"><net_src comp="386" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="399"><net_src comp="251" pin="4"/><net_sink comp="395" pin=0"/></net>

<net id="404"><net_src comp="262" pin="4"/><net_sink comp="400" pin=0"/></net>

<net id="405"><net_src comp="78" pin="0"/><net_sink comp="400" pin=1"/></net>

<net id="409"><net_src comp="400" pin="2"/><net_sink comp="406" pin=0"/></net>

<net id="415"><net_src comp="390" pin="2"/><net_sink comp="410" pin=0"/></net>

<net id="416"><net_src comp="66" pin="0"/><net_sink comp="410" pin=1"/></net>

<net id="417"><net_src comp="273" pin="4"/><net_sink comp="410" pin=2"/></net>

<net id="422"><net_src comp="406" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="427"><net_src comp="418" pin="2"/><net_sink comp="423" pin=0"/></net>

<net id="428"><net_src comp="70" pin="0"/><net_sink comp="423" pin=1"/></net>

<net id="434"><net_src comp="390" pin="2"/><net_sink comp="429" pin=0"/></net>

<net id="435"><net_src comp="423" pin="2"/><net_sink comp="429" pin=1"/></net>

<net id="436"><net_src comp="336" pin="2"/><net_sink comp="429" pin=2"/></net>

<net id="443"><net_src comp="72" pin="0"/><net_sink comp="437" pin=0"/></net>

<net id="444"><net_src comp="400" pin="2"/><net_sink comp="437" pin=1"/></net>

<net id="445"><net_src comp="50" pin="0"/><net_sink comp="437" pin=2"/></net>

<net id="446"><net_src comp="74" pin="0"/><net_sink comp="437" pin=3"/></net>

<net id="451"><net_src comp="437" pin="4"/><net_sink comp="447" pin=0"/></net>

<net id="452"><net_src comp="76" pin="0"/><net_sink comp="447" pin=1"/></net>

<net id="458"><net_src comp="390" pin="2"/><net_sink comp="453" pin=0"/></net>

<net id="459"><net_src comp="447" pin="2"/><net_sink comp="453" pin=1"/></net>

<net id="460"><net_src comp="352" pin="2"/><net_sink comp="453" pin=2"/></net>

<net id="465"><net_src comp="406" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="471"><net_src comp="390" pin="2"/><net_sink comp="466" pin=0"/></net>

<net id="472"><net_src comp="461" pin="2"/><net_sink comp="466" pin=1"/></net>

<net id="473"><net_src comp="358" pin="2"/><net_sink comp="466" pin=2"/></net>

<net id="478"><net_src comp="400" pin="2"/><net_sink comp="474" pin=0"/></net>

<net id="479"><net_src comp="64" pin="0"/><net_sink comp="474" pin=1"/></net>

<net id="484"><net_src comp="406" pin="1"/><net_sink comp="480" pin=1"/></net>

<net id="489"><net_src comp="480" pin="2"/><net_sink comp="485" pin=0"/></net>

<net id="490"><net_src comp="70" pin="0"/><net_sink comp="485" pin=1"/></net>

<net id="495"><net_src comp="485" pin="2"/><net_sink comp="491" pin=0"/></net>

<net id="496"><net_src comp="474" pin="2"/><net_sink comp="491" pin=1"/></net>

<net id="502"><net_src comp="390" pin="2"/><net_sink comp="497" pin=0"/></net>

<net id="503"><net_src comp="491" pin="2"/><net_sink comp="497" pin=1"/></net>

<net id="504"><net_src comp="380" pin="2"/><net_sink comp="497" pin=2"/></net>

<net id="508"><net_src comp="410" pin="3"/><net_sink comp="505" pin=0"/></net>

<net id="514"><net_src comp="390" pin="2"/><net_sink comp="509" pin=0"/></net>

<net id="515"><net_src comp="400" pin="2"/><net_sink comp="509" pin=1"/></net>

<net id="516"><net_src comp="262" pin="4"/><net_sink comp="509" pin=2"/></net>

<net id="520"><net_src comp="410" pin="3"/><net_sink comp="517" pin=0"/></net>

<net id="521"><net_src comp="517" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="522"><net_src comp="517" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="527"><net_src comp="505" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="532"><net_src comp="523" pin="2"/><net_sink comp="528" pin=0"/></net>

<net id="533"><net_src comp="70" pin="0"/><net_sink comp="528" pin=1"/></net>

<net id="538"><net_src comp="528" pin="2"/><net_sink comp="534" pin=0"/></net>

<net id="539"><net_src comp="429" pin="3"/><net_sink comp="534" pin=1"/></net>

<net id="543"><net_src comp="138" pin="6"/><net_sink comp="540" pin=0"/></net>

<net id="550"><net_src comp="82" pin="0"/><net_sink comp="544" pin=0"/></net>

<net id="551"><net_src comp="410" pin="3"/><net_sink comp="544" pin=1"/></net>

<net id="552"><net_src comp="50" pin="0"/><net_sink comp="544" pin=2"/></net>

<net id="553"><net_src comp="84" pin="0"/><net_sink comp="544" pin=3"/></net>

<net id="558"><net_src comp="544" pin="4"/><net_sink comp="554" pin=0"/></net>

<net id="559"><net_src comp="86" pin="0"/><net_sink comp="554" pin=1"/></net>

<net id="564"><net_src comp="505" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="569"><net_src comp="453" pin="3"/><net_sink comp="565" pin=0"/></net>

<net id="570"><net_src comp="554" pin="2"/><net_sink comp="565" pin=1"/></net>

<net id="575"><net_src comp="466" pin="3"/><net_sink comp="571" pin=0"/></net>

<net id="576"><net_src comp="560" pin="2"/><net_sink comp="571" pin=1"/></net>

<net id="581"><net_src comp="571" pin="2"/><net_sink comp="577" pin=0"/></net>

<net id="582"><net_src comp="565" pin="2"/><net_sink comp="577" pin=1"/></net>

<net id="587"><net_src comp="410" pin="3"/><net_sink comp="583" pin=0"/></net>

<net id="588"><net_src comp="66" pin="0"/><net_sink comp="583" pin=1"/></net>

<net id="593"><net_src comp="505" pin="1"/><net_sink comp="589" pin=1"/></net>

<net id="598"><net_src comp="589" pin="2"/><net_sink comp="594" pin=0"/></net>

<net id="599"><net_src comp="70" pin="0"/><net_sink comp="594" pin=1"/></net>

<net id="604"><net_src comp="583" pin="2"/><net_sink comp="600" pin=0"/></net>

<net id="605"><net_src comp="594" pin="2"/><net_sink comp="600" pin=1"/></net>

<net id="610"><net_src comp="600" pin="2"/><net_sink comp="606" pin=0"/></net>

<net id="611"><net_src comp="497" pin="3"/><net_sink comp="606" pin=1"/></net>

<net id="616"><net_src comp="410" pin="3"/><net_sink comp="612" pin=0"/></net>

<net id="617"><net_src comp="88" pin="0"/><net_sink comp="612" pin=1"/></net>

<net id="621"><net_src comp="40" pin="0"/><net_sink comp="618" pin=0"/></net>

<net id="626"><net_src comp="205" pin="7"/><net_sink comp="622" pin=0"/></net>

<net id="627"><net_src comp="40" pin="0"/><net_sink comp="622" pin=1"/></net>

<net id="631"><net_src comp="42" pin="0"/><net_sink comp="628" pin=0"/></net>

<net id="635"><net_src comp="44" pin="0"/><net_sink comp="632" pin=0"/></net>

<net id="640"><net_src comp="632" pin="1"/><net_sink comp="636" pin=0"/></net>

<net id="641"><net_src comp="42" pin="0"/><net_sink comp="636" pin=1"/></net>

<net id="646"><net_src comp="222" pin="7"/><net_sink comp="642" pin=0"/></net>

<net id="647"><net_src comp="44" pin="0"/><net_sink comp="642" pin=1"/></net>

<net id="651"><net_src comp="46" pin="0"/><net_sink comp="648" pin=0"/></net>

<net id="656"><net_src comp="283" pin="4"/><net_sink comp="652" pin=0"/></net>

<net id="657"><net_src comp="46" pin="0"/><net_sink comp="652" pin=1"/></net>

<net id="661"><net_src comp="628" pin="1"/><net_sink comp="658" pin=0"/></net>

<net id="665"><net_src comp="222" pin="7"/><net_sink comp="662" pin=0"/></net>

<net id="670"><net_src comp="662" pin="1"/><net_sink comp="666" pin=0"/></net>

<net id="671"><net_src comp="658" pin="1"/><net_sink comp="666" pin=1"/></net>

<net id="675"><net_src comp="618" pin="1"/><net_sink comp="672" pin=0"/></net>

<net id="679"><net_src comp="648" pin="1"/><net_sink comp="676" pin=0"/></net>

<net id="684"><net_src comp="676" pin="1"/><net_sink comp="680" pin=0"/></net>

<net id="685"><net_src comp="672" pin="1"/><net_sink comp="680" pin=1"/></net>

<net id="689"><net_src comp="686" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="693"><net_src comp="690" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="703"><net_src comp="100" pin="0"/><net_sink comp="697" pin=0"/></net>

<net id="704"><net_src comp="694" pin="1"/><net_sink comp="697" pin=1"/></net>

<net id="705"><net_src comp="102" pin="0"/><net_sink comp="697" pin=2"/></net>

<net id="706"><net_src comp="104" pin="0"/><net_sink comp="697" pin=3"/></net>

<net id="710"><net_src comp="694" pin="1"/><net_sink comp="707" pin=0"/></net>

<net id="714"><net_src comp="697" pin="4"/><net_sink comp="711" pin=0"/></net>

<net id="719"><net_src comp="707" pin="1"/><net_sink comp="715" pin=0"/></net>

<net id="720"><net_src comp="106" pin="0"/><net_sink comp="715" pin=1"/></net>

<net id="725"><net_src comp="108" pin="0"/><net_sink comp="721" pin=0"/></net>

<net id="726"><net_src comp="711" pin="1"/><net_sink comp="721" pin=1"/></net>

<net id="731"><net_src comp="697" pin="4"/><net_sink comp="727" pin=0"/></net>

<net id="732"><net_src comp="110" pin="0"/><net_sink comp="727" pin=1"/></net>

<net id="737"><net_src comp="721" pin="2"/><net_sink comp="733" pin=0"/></net>

<net id="738"><net_src comp="66" pin="0"/><net_sink comp="733" pin=1"/></net>

<net id="743"><net_src comp="721" pin="2"/><net_sink comp="739" pin=0"/></net>

<net id="744"><net_src comp="112" pin="0"/><net_sink comp="739" pin=1"/></net>

<net id="754"><net_src comp="100" pin="0"/><net_sink comp="748" pin=0"/></net>

<net id="755"><net_src comp="745" pin="1"/><net_sink comp="748" pin=1"/></net>

<net id="756"><net_src comp="102" pin="0"/><net_sink comp="748" pin=2"/></net>

<net id="757"><net_src comp="104" pin="0"/><net_sink comp="748" pin=3"/></net>

<net id="761"><net_src comp="745" pin="1"/><net_sink comp="758" pin=0"/></net>

<net id="765"><net_src comp="748" pin="4"/><net_sink comp="762" pin=0"/></net>

<net id="770"><net_src comp="758" pin="1"/><net_sink comp="766" pin=0"/></net>

<net id="771"><net_src comp="106" pin="0"/><net_sink comp="766" pin=1"/></net>

<net id="776"><net_src comp="108" pin="0"/><net_sink comp="772" pin=0"/></net>

<net id="777"><net_src comp="762" pin="1"/><net_sink comp="772" pin=1"/></net>

<net id="782"><net_src comp="748" pin="4"/><net_sink comp="778" pin=0"/></net>

<net id="783"><net_src comp="110" pin="0"/><net_sink comp="778" pin=1"/></net>

<net id="788"><net_src comp="772" pin="2"/><net_sink comp="784" pin=0"/></net>

<net id="789"><net_src comp="66" pin="0"/><net_sink comp="784" pin=1"/></net>

<net id="794"><net_src comp="772" pin="2"/><net_sink comp="790" pin=0"/></net>

<net id="795"><net_src comp="112" pin="0"/><net_sink comp="790" pin=1"/></net>

<net id="807"><net_src comp="114" pin="0"/><net_sink comp="802" pin=0"/></net>

<net id="808"><net_src comp="70" pin="0"/><net_sink comp="802" pin=1"/></net>

<net id="809"><net_src comp="796" pin="1"/><net_sink comp="802" pin=2"/></net>

<net id="813"><net_src comp="802" pin="3"/><net_sink comp="810" pin=0"/></net>

<net id="818"><net_src comp="66" pin="0"/><net_sink comp="814" pin=0"/></net>

<net id="825"><net_src comp="116" pin="0"/><net_sink comp="819" pin=0"/></net>

<net id="826"><net_src comp="814" pin="2"/><net_sink comp="819" pin=1"/></net>

<net id="827"><net_src comp="118" pin="0"/><net_sink comp="819" pin=2"/></net>

<net id="828"><net_src comp="84" pin="0"/><net_sink comp="819" pin=3"/></net>

<net id="833"><net_src comp="819" pin="4"/><net_sink comp="829" pin=0"/></net>

<net id="834"><net_src comp="120" pin="0"/><net_sink comp="829" pin=1"/></net>

<net id="841"><net_src comp="835" pin="1"/><net_sink comp="838" pin=0"/></net>

<net id="846"><net_src comp="810" pin="1"/><net_sink comp="842" pin=0"/></net>

<net id="847"><net_src comp="838" pin="1"/><net_sink comp="842" pin=1"/></net>

<net id="851"><net_src comp="842" pin="2"/><net_sink comp="848" pin=0"/></net>

<net id="860"><net_src comp="852" pin="2"/><net_sink comp="856" pin=0"/></net>

<net id="861"><net_src comp="70" pin="0"/><net_sink comp="856" pin=1"/></net>

<net id="866"><net_src comp="856" pin="2"/><net_sink comp="862" pin=1"/></net>

<net id="871"><net_src comp="862" pin="2"/><net_sink comp="867" pin=0"/></net>

<net id="877"><net_src comp="867" pin="2"/><net_sink comp="872" pin=0"/></net>

<net id="878"><net_src comp="848" pin="1"/><net_sink comp="872" pin=1"/></net>

<net id="879"><net_src comp="98" pin="0"/><net_sink comp="872" pin=2"/></net>

<net id="885"><net_src comp="98" pin="0"/><net_sink comp="880" pin=1"/></net>

<net id="886"><net_src comp="872" pin="3"/><net_sink comp="880" pin=2"/></net>

<net id="891"><net_src comp="70" pin="0"/><net_sink comp="887" pin=1"/></net>

<net id="896"><net_src comp="887" pin="2"/><net_sink comp="892" pin=1"/></net>

<net id="902"><net_src comp="892" pin="2"/><net_sink comp="897" pin=0"/></net>

<net id="903"><net_src comp="799" pin="1"/><net_sink comp="897" pin=1"/></net>

<net id="904"><net_src comp="880" pin="3"/><net_sink comp="897" pin=2"/></net>

<net id="916"><net_src comp="114" pin="0"/><net_sink comp="911" pin=0"/></net>

<net id="917"><net_src comp="70" pin="0"/><net_sink comp="911" pin=1"/></net>

<net id="918"><net_src comp="905" pin="1"/><net_sink comp="911" pin=2"/></net>

<net id="922"><net_src comp="911" pin="3"/><net_sink comp="919" pin=0"/></net>

<net id="927"><net_src comp="66" pin="0"/><net_sink comp="923" pin=0"/></net>

<net id="934"><net_src comp="116" pin="0"/><net_sink comp="928" pin=0"/></net>

<net id="935"><net_src comp="923" pin="2"/><net_sink comp="928" pin=1"/></net>

<net id="936"><net_src comp="118" pin="0"/><net_sink comp="928" pin=2"/></net>

<net id="937"><net_src comp="84" pin="0"/><net_sink comp="928" pin=3"/></net>

<net id="942"><net_src comp="928" pin="4"/><net_sink comp="938" pin=0"/></net>

<net id="943"><net_src comp="120" pin="0"/><net_sink comp="938" pin=1"/></net>

<net id="950"><net_src comp="944" pin="1"/><net_sink comp="947" pin=0"/></net>

<net id="955"><net_src comp="919" pin="1"/><net_sink comp="951" pin=0"/></net>

<net id="956"><net_src comp="947" pin="1"/><net_sink comp="951" pin=1"/></net>

<net id="960"><net_src comp="951" pin="2"/><net_sink comp="957" pin=0"/></net>

<net id="969"><net_src comp="961" pin="2"/><net_sink comp="965" pin=0"/></net>

<net id="970"><net_src comp="70" pin="0"/><net_sink comp="965" pin=1"/></net>

<net id="975"><net_src comp="965" pin="2"/><net_sink comp="971" pin=1"/></net>

<net id="980"><net_src comp="971" pin="2"/><net_sink comp="976" pin=0"/></net>

<net id="986"><net_src comp="976" pin="2"/><net_sink comp="981" pin=0"/></net>

<net id="987"><net_src comp="957" pin="1"/><net_sink comp="981" pin=1"/></net>

<net id="988"><net_src comp="98" pin="0"/><net_sink comp="981" pin=2"/></net>

<net id="994"><net_src comp="98" pin="0"/><net_sink comp="989" pin=1"/></net>

<net id="995"><net_src comp="981" pin="3"/><net_sink comp="989" pin=2"/></net>

<net id="1000"><net_src comp="70" pin="0"/><net_sink comp="996" pin=1"/></net>

<net id="1005"><net_src comp="996" pin="2"/><net_sink comp="1001" pin=1"/></net>

<net id="1011"><net_src comp="1001" pin="2"/><net_sink comp="1006" pin=0"/></net>

<net id="1012"><net_src comp="908" pin="1"/><net_sink comp="1006" pin=1"/></net>

<net id="1013"><net_src comp="989" pin="3"/><net_sink comp="1006" pin=2"/></net>

<net id="1024"><net_src comp="1014" pin="1"/><net_sink comp="1020" pin=0"/></net>

<net id="1025"><net_src comp="1017" pin="1"/><net_sink comp="1020" pin=1"/></net>

<net id="1029"><net_src comp="1020" pin="2"/><net_sink comp="1026" pin=0"/></net>

<net id="1035"><net_src comp="1026" pin="1"/><net_sink comp="1030" pin=1"/></net>

<net id="1036"><net_src comp="98" pin="0"/><net_sink comp="1030" pin=2"/></net>

<net id="1046"><net_src comp="1037" pin="2"/><net_sink comp="1041" pin=0"/></net>

<net id="1047"><net_src comp="1030" pin="3"/><net_sink comp="1041" pin=2"/></net>

<net id="1058"><net_src comp="1048" pin="1"/><net_sink comp="1054" pin=0"/></net>

<net id="1059"><net_src comp="1051" pin="1"/><net_sink comp="1054" pin=1"/></net>

<net id="1063"><net_src comp="1054" pin="2"/><net_sink comp="1060" pin=0"/></net>

<net id="1069"><net_src comp="1060" pin="1"/><net_sink comp="1064" pin=1"/></net>

<net id="1070"><net_src comp="98" pin="0"/><net_sink comp="1064" pin=2"/></net>

<net id="1080"><net_src comp="1071" pin="2"/><net_sink comp="1075" pin=0"/></net>

<net id="1081"><net_src comp="1064" pin="3"/><net_sink comp="1075" pin=2"/></net>

<net id="1087"><net_src comp="1041" pin="3"/><net_sink comp="1082" pin=1"/></net>

<net id="1088"><net_src comp="98" pin="0"/><net_sink comp="1082" pin=2"/></net>

<net id="1089"><net_src comp="1082" pin="3"/><net_sink comp="152" pin=6"/></net>

<net id="1095"><net_src comp="1075" pin="3"/><net_sink comp="1090" pin=1"/></net>

<net id="1096"><net_src comp="98" pin="0"/><net_sink comp="1090" pin=2"/></net>

<net id="1097"><net_src comp="1090" pin="3"/><net_sink comp="175" pin=6"/></net>

<net id="1101"><net_src comp="126" pin="2"/><net_sink comp="1098" pin=0"/></net>

<net id="1102"><net_src comp="1098" pin="1"/><net_sink comp="331" pin=1"/></net>

<net id="1103"><net_src comp="1098" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="1104"><net_src comp="1098" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="1105"><net_src comp="1098" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="1106"><net_src comp="1098" pin="1"/><net_sink comp="461" pin=1"/></net>

<net id="1107"><net_src comp="1098" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="1111"><net_src comp="132" pin="2"/><net_sink comp="1108" pin=0"/></net>

<net id="1112"><net_src comp="1108" pin="1"/><net_sink comp="523" pin=1"/></net>

<net id="1113"><net_src comp="1108" pin="1"/><net_sink comp="560" pin=1"/></net>

<net id="1114"><net_src comp="1108" pin="1"/><net_sink comp="589" pin=0"/></net>

<net id="1118"><net_src comp="297" pin="2"/><net_sink comp="1115" pin=0"/></net>

<net id="1119"><net_src comp="1115" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="1123"><net_src comp="303" pin="2"/><net_sink comp="1120" pin=0"/></net>

<net id="1124"><net_src comp="1120" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="1125"><net_src comp="1120" pin="1"/><net_sink comp="390" pin=1"/></net>

<net id="1129"><net_src comp="309" pin="1"/><net_sink comp="1126" pin=0"/></net>

<net id="1130"><net_src comp="1126" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="1134"><net_src comp="312" pin="1"/><net_sink comp="1131" pin=0"/></net>

<net id="1135"><net_src comp="1131" pin="1"/><net_sink comp="315" pin=1"/></net>

<net id="1139"><net_src comp="315" pin="2"/><net_sink comp="1136" pin=0"/></net>

<net id="1140"><net_src comp="1136" pin="1"/><net_sink comp="395" pin=1"/></net>

<net id="1144"><net_src comp="321" pin="2"/><net_sink comp="1141" pin=0"/></net>

<net id="1145"><net_src comp="1141" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="1149"><net_src comp="395" pin="2"/><net_sink comp="1146" pin=0"/></net>

<net id="1153"><net_src comp="509" pin="3"/><net_sink comp="1150" pin=0"/></net>

<net id="1154"><net_src comp="1150" pin="1"/><net_sink comp="262" pin=2"/></net>

<net id="1158"><net_src comp="517" pin="1"/><net_sink comp="1155" pin=0"/></net>

<net id="1159"><net_src comp="1155" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="1163"><net_src comp="534" pin="2"/><net_sink comp="1160" pin=0"/></net>

<net id="1167"><net_src comp="540" pin="1"/><net_sink comp="1164" pin=0"/></net>

<net id="1168"><net_src comp="1164" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="1172"><net_src comp="198" pin="3"/><net_sink comp="1169" pin=0"/></net>

<net id="1173"><net_src comp="1169" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="1174"><net_src comp="1169" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="1178"><net_src comp="215" pin="3"/><net_sink comp="1175" pin=0"/></net>

<net id="1179"><net_src comp="1175" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="1180"><net_src comp="1175" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="1184"><net_src comp="577" pin="2"/><net_sink comp="1181" pin=0"/></net>

<net id="1185"><net_src comp="1181" pin="1"/><net_sink comp="1082" pin=0"/></net>

<net id="1186"><net_src comp="1181" pin="1"/><net_sink comp="1090" pin=0"/></net>

<net id="1190"><net_src comp="606" pin="2"/><net_sink comp="1187" pin=0"/></net>

<net id="1194"><net_src comp="612" pin="2"/><net_sink comp="1191" pin=0"/></net>

<net id="1195"><net_src comp="1191" pin="1"/><net_sink comp="273" pin=2"/></net>

<net id="1199"><net_src comp="666" pin="2"/><net_sink comp="1196" pin=0"/></net>

<net id="1200"><net_src comp="1196" pin="1"/><net_sink comp="686" pin=0"/></net>

<net id="1204"><net_src comp="680" pin="2"/><net_sink comp="1201" pin=0"/></net>

<net id="1205"><net_src comp="1201" pin="1"/><net_sink comp="690" pin=0"/></net>

<net id="1209"><net_src comp="686" pin="1"/><net_sink comp="1206" pin=0"/></net>

<net id="1210"><net_src comp="1206" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="1214"><net_src comp="690" pin="1"/><net_sink comp="1211" pin=0"/></net>

<net id="1215"><net_src comp="1211" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="1219"><net_src comp="291" pin="1"/><net_sink comp="1216" pin=0"/></net>

<net id="1220"><net_src comp="1216" pin="1"/><net_sink comp="694" pin=0"/></net>

<net id="1224"><net_src comp="294" pin="1"/><net_sink comp="1221" pin=0"/></net>

<net id="1225"><net_src comp="1221" pin="1"/><net_sink comp="745" pin=0"/></net>

<net id="1229"><net_src comp="694" pin="1"/><net_sink comp="1226" pin=0"/></net>

<net id="1230"><net_src comp="1226" pin="1"/><net_sink comp="796" pin=0"/></net>

<net id="1231"><net_src comp="1226" pin="1"/><net_sink comp="799" pin=0"/></net>

<net id="1232"><net_src comp="1226" pin="1"/><net_sink comp="1014" pin=0"/></net>

<net id="1236"><net_src comp="715" pin="2"/><net_sink comp="1233" pin=0"/></net>

<net id="1237"><net_src comp="1233" pin="1"/><net_sink comp="852" pin=0"/></net>

<net id="1238"><net_src comp="1233" pin="1"/><net_sink comp="880" pin=0"/></net>

<net id="1239"><net_src comp="1233" pin="1"/><net_sink comp="887" pin=0"/></net>

<net id="1243"><net_src comp="721" pin="2"/><net_sink comp="1240" pin=0"/></net>

<net id="1244"><net_src comp="1240" pin="1"/><net_sink comp="814" pin=1"/></net>

<net id="1245"><net_src comp="1240" pin="1"/><net_sink comp="835" pin=0"/></net>

<net id="1249"><net_src comp="727" pin="2"/><net_sink comp="1246" pin=0"/></net>

<net id="1250"><net_src comp="1246" pin="1"/><net_sink comp="852" pin=1"/></net>

<net id="1251"><net_src comp="1246" pin="1"/><net_sink comp="892" pin=0"/></net>

<net id="1255"><net_src comp="733" pin="2"/><net_sink comp="1252" pin=0"/></net>

<net id="1256"><net_src comp="1252" pin="1"/><net_sink comp="867" pin=1"/></net>

<net id="1257"><net_src comp="1252" pin="1"/><net_sink comp="1037" pin=1"/></net>

<net id="1261"><net_src comp="739" pin="2"/><net_sink comp="1258" pin=0"/></net>

<net id="1262"><net_src comp="1258" pin="1"/><net_sink comp="862" pin=0"/></net>

<net id="1266"><net_src comp="745" pin="1"/><net_sink comp="1263" pin=0"/></net>

<net id="1267"><net_src comp="1263" pin="1"/><net_sink comp="905" pin=0"/></net>

<net id="1268"><net_src comp="1263" pin="1"/><net_sink comp="908" pin=0"/></net>

<net id="1269"><net_src comp="1263" pin="1"/><net_sink comp="1048" pin=0"/></net>

<net id="1273"><net_src comp="766" pin="2"/><net_sink comp="1270" pin=0"/></net>

<net id="1274"><net_src comp="1270" pin="1"/><net_sink comp="961" pin=0"/></net>

<net id="1275"><net_src comp="1270" pin="1"/><net_sink comp="989" pin=0"/></net>

<net id="1276"><net_src comp="1270" pin="1"/><net_sink comp="996" pin=0"/></net>

<net id="1280"><net_src comp="772" pin="2"/><net_sink comp="1277" pin=0"/></net>

<net id="1281"><net_src comp="1277" pin="1"/><net_sink comp="923" pin=1"/></net>

<net id="1282"><net_src comp="1277" pin="1"/><net_sink comp="944" pin=0"/></net>

<net id="1286"><net_src comp="778" pin="2"/><net_sink comp="1283" pin=0"/></net>

<net id="1287"><net_src comp="1283" pin="1"/><net_sink comp="961" pin=1"/></net>

<net id="1288"><net_src comp="1283" pin="1"/><net_sink comp="1001" pin=0"/></net>

<net id="1292"><net_src comp="784" pin="2"/><net_sink comp="1289" pin=0"/></net>

<net id="1293"><net_src comp="1289" pin="1"/><net_sink comp="976" pin=1"/></net>

<net id="1294"><net_src comp="1289" pin="1"/><net_sink comp="1071" pin=1"/></net>

<net id="1298"><net_src comp="790" pin="2"/><net_sink comp="1295" pin=0"/></net>

<net id="1299"><net_src comp="1295" pin="1"/><net_sink comp="971" pin=0"/></net>

<net id="1303"><net_src comp="814" pin="2"/><net_sink comp="1300" pin=0"/></net>

<net id="1304"><net_src comp="1300" pin="1"/><net_sink comp="1017" pin=0"/></net>

<net id="1308"><net_src comp="829" pin="2"/><net_sink comp="1305" pin=0"/></net>

<net id="1309"><net_src comp="1305" pin="1"/><net_sink comp="1030" pin=0"/></net>

<net id="1313"><net_src comp="852" pin="2"/><net_sink comp="1310" pin=0"/></net>

<net id="1314"><net_src comp="1310" pin="1"/><net_sink comp="1037" pin=0"/></net>

<net id="1318"><net_src comp="897" pin="3"/><net_sink comp="1315" pin=0"/></net>

<net id="1319"><net_src comp="1315" pin="1"/><net_sink comp="1041" pin=1"/></net>

<net id="1323"><net_src comp="923" pin="2"/><net_sink comp="1320" pin=0"/></net>

<net id="1324"><net_src comp="1320" pin="1"/><net_sink comp="1051" pin=0"/></net>

<net id="1328"><net_src comp="938" pin="2"/><net_sink comp="1325" pin=0"/></net>

<net id="1329"><net_src comp="1325" pin="1"/><net_sink comp="1064" pin=0"/></net>

<net id="1333"><net_src comp="961" pin="2"/><net_sink comp="1330" pin=0"/></net>

<net id="1334"><net_src comp="1330" pin="1"/><net_sink comp="1071" pin=0"/></net>

<net id="1338"><net_src comp="1006" pin="3"/><net_sink comp="1335" pin=0"/></net>

<net id="1339"><net_src comp="1335" pin="1"/><net_sink comp="1075" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: stream_out_GX_V_data_V | {14 }
	Port: stream_out_GX_V_keep_V | {14 }
	Port: stream_out_GX_V_strb_V | {14 }
	Port: stream_out_GX_V_user_V | {14 }
	Port: stream_out_GX_V_last_V | {14 }
	Port: stream_out_GY_V_data_V | {14 }
	Port: stream_out_GY_V_keep_V | {14 }
	Port: stream_out_GY_V_strb_V | {14 }
	Port: stream_out_GY_V_user_V | {14 }
	Port: stream_out_GY_V_last_V | {14 }
	Port: line_buffer_V_1 | {5 }
	Port: line_buffer_V_0 | {5 }
	Port: line_buffer_V_2 | {5 }
	Port: sliding_window_V_0_2 | {5 }
	Port: sliding_window_V_1_1 | {5 }
	Port: sliding_window_V_1_2 | {5 }
	Port: sliding_window_V_2_2 | {5 }
 - Input state : 
	Port: GradientGen : stream_in_V_data_V | {4 }
	Port: GradientGen : stream_in_V_keep_V | {4 }
	Port: GradientGen : stream_in_V_strb_V | {4 }
	Port: GradientGen : stream_in_V_user_V | {4 }
	Port: GradientGen : stream_in_V_last_V | {4 }
	Port: GradientGen : image_w | {1 }
	Port: GradientGen : image_h | {1 }
	Port: GradientGen : line_buffer_V_1 | {4 5 }
	Port: GradientGen : line_buffer_V_2 | {4 5 }
	Port: GradientGen : sliding_window_V_0_2 | {5 }
	Port: GradientGen : sliding_window_V_1_1 | {5 }
	Port: GradientGen : sliding_window_V_1_2 | {5 }
	Port: GradientGen : sliding_window_V_2_2 | {5 }
  - Chain level:
	State 1
	State 2
		bound : 1
	State 3
	State 4
		add_ln32 : 1
		zext_ln32_1 : 1
		slt : 2
		rev52 : 3
		tmp : 1
		icmp : 2
		notrhs : 2
		notlhs1 : 1
		slt53 : 2
		rev54 : 3
		and_ln86 : 3
		zext_ln33_1 : 1
		icmp_ln33 : 2
		icmp_ln32 : 1
		br_ln32 : 2
		add_ln32_1 : 1
		zext_ln32 : 2
		select_ln32 : 3
		slt59 : 3
		rev60 : 4
		select_ln32_1 : 4
		tmp_1 : 2
		icmp46 : 3
		select_ln32_2 : 4
		notrhs_mid1 : 3
		select_ln32_3 : 4
		notlhs1_mid1 : 2
		slt61 : 3
		rev62 : 4
		and_ln86_3 : 4
		select_ln32_4 : 4
		zext_ln32_2 : 4
		select_ln32_5 : 3
		zext_ln33 : 4
		icmp_ln36 : 5
		xor_ln36 : 6
		or_ln36 : 6
		line_buffer_V_1_addr : 5
		line_buffer_V_1_load : 6
		line_buffer_V_2_addr : 5
		line_buffer_V_2_load : 6
		tmp_6 : 4
		icmp_ln78 : 5
		icmp_ln78_1 : 5
		and_ln78 : 6
		and_ln78_2 : 6
		and_ln78_1 : 6
		icmp_ln86 : 4
		icmp_ln86_1 : 5
		xor_ln86 : 6
		and_ln86_2 : 6
		and_ln86_1 : 6
		br_ln86 : 6
		add_ln33 : 4
	State 5
		input_stream_element_data_V_1 : 1
		store_ln42 : 1
		store_ln42 : 1
		store_ln44 : 2
		store_ln50 : 1
		store_ln48 : 1
		store_ln50 : 1
		store_ln50 : 2
		zext_ln691 : 1
		zext_ln691_1 : 1
		sub_ln691 : 2
		zext_ln691_2 : 1
		zext_ln691_3 : 1
		sub_ln691_1 : 2
	State 6
		dc : 1
		dc_1 : 1
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
		tmp_7 : 1
		trunc_ln368 : 1
		zext_ln311 : 2
		icmp_ln323 : 2
		sh_amt : 3
		icmp_ln327 : 2
		icmp_ln329 : 4
		icmp_ln330 : 4
		tmp_8 : 1
		trunc_ln368_1 : 1
		zext_ln311_1 : 2
		icmp_ln323_1 : 2
		sh_amt_2 : 3
		icmp_ln327_1 : 2
		icmp_ln329_1 : 4
		icmp_ln330_1 : 4
	State 13
		p_Result_s : 1
		zext_ln320 : 2
		tmp_3 : 1
		icmp_ln337 : 2
		zext_ln331 : 1
		lshr_ln331 : 3
		trunc_ln331 : 4
		select_ln330 : 5
		select_ln323 : 6
		select_ln327 : 7
		p_Result_1 : 1
		zext_ln320_1 : 2
		tmp_5 : 1
		icmp_ln337_1 : 2
		zext_ln331_1 : 1
		lshr_ln331_1 : 3
		trunc_ln331_1 : 4
		select_ln330_1 : 5
		select_ln323_1 : 6
		select_ln327_1 : 7
	State 14
		shl_ln339 : 1
		trunc_ln337 : 2
		select_ln337 : 3
		output_stream_element_GX_data_V : 4
		shl_ln339_1 : 1
		trunc_ln337_1 : 2
		select_ln337_1 : 3
		output_stream_element_GY_data_V : 4
		output_stream_element_GX_data_V_1 : 5
		output_stream_element_GY_data_V_1 : 5
		write_ln304 : 6
		write_ln304 : 6
	State 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------|---------|---------|---------|
| Operation|              Functional Unit              |   DSP   |    FF   |   LUT   |
|----------|-------------------------------------------|---------|---------|---------|
|          |                 slt_fu_331                |    0    |    0    |    18   |
|          |                icmp_fu_352                |    0    |    0    |    17   |
|          |               notrhs_fu_358               |    0    |    0    |    18   |
|          |               notlhs1_fu_363              |    0    |    0    |    17   |
|          |                slt53_fu_369               |    0    |    0    |    18   |
|          |              icmp_ln33_fu_390             |    0    |    0    |    18   |
|          |              icmp_ln32_fu_395             |    0    |    0    |    29   |
|          |                slt59_fu_418               |    0    |    0    |    18   |
|          |               icmp46_fu_447               |    0    |    0    |    17   |
|          |             notrhs_mid1_fu_461            |    0    |    0    |    18   |
|          |            notlhs1_mid1_fu_474            |    0    |    0    |    17   |
|          |                slt61_fu_480               |    0    |    0    |    18   |
|          |              icmp_ln36_fu_523             |    0    |    0    |    18   |
|   icmp   |              icmp_ln78_fu_554             |    0    |    0    |    11   |
|          |             icmp_ln78_1_fu_560            |    0    |    0    |    18   |
|          |              icmp_ln86_fu_583             |    0    |    0    |    12   |
|          |             icmp_ln86_1_fu_589            |    0    |    0    |    18   |
|          |             icmp_ln323_fu_715             |    0    |    0    |    28   |
|          |             icmp_ln327_fu_727             |    0    |    0    |    11   |
|          |             icmp_ln329_fu_733             |    0    |    0    |    12   |
|          |             icmp_ln330_fu_739             |    0    |    0    |    12   |
|          |            icmp_ln323_1_fu_766            |    0    |    0    |    28   |
|          |            icmp_ln327_1_fu_778            |    0    |    0    |    11   |
|          |            icmp_ln329_1_fu_784            |    0    |    0    |    12   |
|          |            icmp_ln330_1_fu_790            |    0    |    0    |    12   |
|          |             icmp_ln337_fu_829             |    0    |    0    |    10   |
|          |            icmp_ln337_1_fu_938            |    0    |    0    |    10   |
|----------|-------------------------------------------|---------|---------|---------|
|   lshr   |             lshr_ln331_fu_842             |    0    |    0    |   159   |
|          |            lshr_ln331_1_fu_951            |    0    |    0    |   159   |
|----------|-------------------------------------------|---------|---------|---------|
|    mul   |                 grp_fu_315                |    0    |   165   |    50   |
|----------|-------------------------------------------|---------|---------|---------|
|    shl   |             shl_ln339_fu_1020             |    0    |    0    |   100   |
|          |            shl_ln339_1_fu_1054            |    0    |    0    |   100   |
|----------|-------------------------------------------|---------|---------|---------|
|          |                 add_fu_297                |    0    |    0    |    39   |
|          |                add18_fu_303               |    0    |    0    |    39   |
|    add   |              add_ln32_fu_321              |    0    |    0    |    71   |
|          |             add_ln32_1_fu_400             |    0    |    0    |    38   |
|          |              add_ln33_fu_612              |    0    |    0    |    12   |
|----------|-------------------------------------------|---------|---------|---------|
|          |             select_ln32_fu_410            |    0    |    0    |    12   |
|          |            select_ln32_1_fu_429           |    0    |    0    |    2    |
|          |            select_ln32_2_fu_453           |    0    |    0    |    2    |
|          |            select_ln32_3_fu_466           |    0    |    0    |    2    |
|          |            select_ln32_4_fu_497           |    0    |    0    |    2    |
|          |            select_ln32_5_fu_509           |    0    |    0    |    31   |
|          |            select_ln330_fu_872            |    0    |    0    |    8    |
|          |            select_ln323_fu_880            |    0    |    0    |    8    |
|  select  |            select_ln327_fu_897            |    0    |    0    |    8    |
|          |           select_ln330_1_fu_981           |    0    |    0    |    8    |
|          |           select_ln323_1_fu_989           |    0    |    0    |    8    |
|          |           select_ln327_1_fu_1006          |    0    |    0    |    8    |
|          |            select_ln337_fu_1030           |    0    |    0    |    8    |
|          |  output_stream_element_GX_data_V_fu_1041  |    0    |    0    |    8    |
|          |           select_ln337_1_fu_1064          |    0    |    0    |    8    |
|          |  output_stream_element_GY_data_V_fu_1075  |    0    |    0    |    8    |
|          | output_stream_element_GX_data_V_1_fu_1082 |    0    |    0    |    8    |
|          | output_stream_element_GY_data_V_1_fu_1090 |    0    |    0    |    8    |
|----------|-------------------------------------------|---------|---------|---------|
|          |              sub_ln691_fu_666             |    0    |    0    |    15   |
|          |             sub_ln691_1_fu_680            |    0    |    0    |    15   |
|    sub   |               sh_amt_fu_721               |    0    |    0    |    12   |
|          |              sh_amt_2_fu_772              |    0    |    0    |    12   |
|          |              sh_amt_1_fu_814              |    0    |    0    |    12   |
|          |              sh_amt_3_fu_923              |    0    |    0    |    12   |
|----------|-------------------------------------------|---------|---------|---------|
|          |              and_ln86_fu_380              |    0    |    0    |    2    |
|          |             and_ln86_3_fu_491             |    0    |    0    |    2    |
|          |              and_ln78_fu_565              |    0    |    0    |    2    |
|          |             and_ln78_2_fu_571             |    0    |    0    |    2    |
|          |             and_ln78_1_fu_577             |    0    |    0    |    2    |
|          |             and_ln86_2_fu_600             |    0    |    0    |    2    |
|    and   |             and_ln86_1_fu_606             |    0    |    0    |    2    |
|          |              and_ln330_fu_862             |    0    |    0    |    2    |
|          |             and_ln330_1_fu_867            |    0    |    0    |    2    |
|          |              and_ln327_fu_892             |    0    |    0    |    2    |
|          |             and_ln330_2_fu_971            |    0    |    0    |    2    |
|          |             and_ln330_3_fu_976            |    0    |    0    |    2    |
|          |            and_ln327_1_fu_1001            |    0    |    0    |    2    |
|----------|-------------------------------------------|---------|---------|---------|
|          |                rev52_fu_336               |    0    |    0    |    2    |
|          |                rev54_fu_374               |    0    |    0    |    2    |
|          |                rev60_fu_423               |    0    |    0    |    2    |
|          |                rev62_fu_485               |    0    |    0    |    2    |
|    xor   |              xor_ln36_fu_528              |    0    |    0    |    2    |
|          |              xor_ln86_fu_594              |    0    |    0    |    2    |
|          |              xor_ln327_fu_856             |    0    |    0    |    2    |
|          |              xor_ln323_fu_887             |    0    |    0    |    2    |
|          |             xor_ln327_1_fu_965            |    0    |    0    |    2    |
|          |             xor_ln323_1_fu_996            |    0    |    0    |    2    |
|----------|-------------------------------------------|---------|---------|---------|
|          |               or_ln36_fu_534              |    0    |    0    |    2    |
|          |              or_ln327_fu_852              |    0    |    0    |    2    |
|    or    |             or_ln327_1_fu_961             |    0    |    0    |    2    |
|          |              or_ln329_fu_1037             |    0    |    0    |    2    |
|          |             or_ln329_1_fu_1071            |    0    |    0    |    2    |
|----------|-------------------------------------------|---------|---------|---------|
|          |          image_h_read_read_fu_126         |    0    |    0    |    0    |
|   read   |          image_w_read_read_fu_132         |    0    |    0    |    0    |
|          |             empty_read_fu_138             |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|
|   write  |          write_ln304_write_fu_152         |    0    |    0    |    0    |
|          |          write_ln304_write_fu_175         |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|
|  sitodp  |                 grp_fu_291                |    0    |    0    |    0    |
|          |                 grp_fu_294                |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|
|          |                cast_fu_309                |    0    |    0    |    0    |
|          |                cast1_fu_312               |    0    |    0    |    0    |
|          |             zext_ln32_1_fu_327            |    0    |    0    |    0    |
|          |             zext_ln33_1_fu_386            |    0    |    0    |    0    |
|          |              zext_ln32_fu_406             |    0    |    0    |    0    |
|          |             zext_ln32_2_fu_505            |    0    |    0    |    0    |
|          |              zext_ln33_fu_517             |    0    |    0    |    0    |
|          |             zext_ln691_fu_658             |    0    |    0    |    0    |
|   zext   |            zext_ln691_1_fu_662            |    0    |    0    |    0    |
|          |            zext_ln691_2_fu_672            |    0    |    0    |    0    |
|          |            zext_ln691_3_fu_676            |    0    |    0    |    0    |
|          |             zext_ln311_fu_711             |    0    |    0    |    0    |
|          |            zext_ln311_1_fu_762            |    0    |    0    |    0    |
|          |             zext_ln320_fu_810             |    0    |    0    |    0    |
|          |             zext_ln331_fu_838             |    0    |    0    |    0    |
|          |            zext_ln320_1_fu_919            |    0    |    0    |    0    |
|          |            zext_ln331_1_fu_947            |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|
|          |                 tmp_fu_342                |    0    |    0    |    0    |
|          |                tmp_1_fu_437               |    0    |    0    |    0    |
|          |                tmp_6_fu_544               |    0    |    0    |    0    |
|partselect|                tmp_7_fu_697               |    0    |    0    |    0    |
|          |                tmp_8_fu_748               |    0    |    0    |    0    |
|          |                tmp_3_fu_819               |    0    |    0    |    0    |
|          |                tmp_5_fu_928               |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|
|extractvalue|     input_stream_element_data_V_fu_540    |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|
|          |             sext_ln102_fu_686             |    0    |    0    |    0    |
|          |             sext_ln114_fu_690             |    0    |    0    |    0    |
|   sext   |             sext_ln331_fu_835             |    0    |    0    |    0    |
|          |            sext_ln331_1_fu_944            |    0    |    0    |    0    |
|          |             sext_ln326_fu_1017            |    0    |    0    |    0    |
|          |            sext_ln326_1_fu_1051           |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|
|          |             trunc_ln368_fu_707            |    0    |    0    |    0    |
|          |            trunc_ln368_1_fu_758           |    0    |    0    |    0    |
|          |             trunc_ln315_fu_796            |    0    |    0    |    0    |
|          |             trunc_ln320_fu_799            |    0    |    0    |    0    |
|          |             trunc_ln331_fu_848            |    0    |    0    |    0    |
|   trunc  |            trunc_ln315_1_fu_905           |    0    |    0    |    0    |
|          |            trunc_ln320_1_fu_908           |    0    |    0    |    0    |
|          |            trunc_ln331_1_fu_957           |    0    |    0    |    0    |
|          |            trunc_ln328_fu_1014            |    0    |    0    |    0    |
|          |            trunc_ln337_fu_1026            |    0    |    0    |    0    |
|          |           trunc_ln328_1_fu_1048           |    0    |    0    |    0    |
|          |           trunc_ln337_1_fu_1060           |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|
|bitconcatenate|             p_Result_s_fu_802             |    0    |    0    |    0    |
|          |             p_Result_1_fu_911             |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|
|   Total  |                                           |    0    |   165   |   1494  |
|----------|-------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------------+--------+
|                                     |   FF   |
+-------------------------------------+--------+
|            add18_reg_1120           |   32   |
|          add_ln32_reg_1141          |   64   |
|          add_ln33_reg_1191          |   12   |
|             add_reg_1115            |   32   |
|         and_ln78_1_reg_1181         |    1   |
|         and_ln86_1_reg_1187         |    1   |
|            bound_reg_1136           |   64   |
|            cast1_reg_1131           |   64   |
|            cast_reg_1126            |   64   |
|          data_V_1_reg_1263          |   64   |
|           data_V_reg_1226           |   64   |
|            dc_1_reg_1221            |   64   |
|             dc_reg_1216             |   64   |
|              h_reg_258              |   31   |
|        icmp_ln323_1_reg_1270        |    1   |
|         icmp_ln323_reg_1233         |    1   |
|        icmp_ln327_1_reg_1283        |    1   |
|         icmp_ln327_reg_1246         |    1   |
|        icmp_ln329_1_reg_1289        |    1   |
|         icmp_ln329_reg_1252         |    1   |
|          icmp_ln32_reg_1146         |    1   |
|        icmp_ln330_1_reg_1295        |    1   |
|         icmp_ln330_reg_1258         |    1   |
|        icmp_ln337_1_reg_1325        |    1   |
|         icmp_ln337_reg_1305         |    1   |
|        image_h_read_reg_1098        |   32   |
|        image_w_read_reg_1108        |   32   |
|        indvar_flatten_reg_247       |   64   |
|input_stream_element_data_V_1_reg_280|    8   |
| input_stream_element_data_V_reg_1164|    8   |
|    line_buffer_V_1_addr_reg_1169    |   11   |
|    line_buffer_V_2_addr_reg_1175    |   11   |
|         or_ln327_1_reg_1330         |    1   |
|          or_ln327_reg_1310          |    1   |
|           or_ln36_reg_1160          |    1   |
|       select_ln327_1_reg_1335       |    8   |
|        select_ln327_reg_1315        |    8   |
|        select_ln32_5_reg_1150       |   31   |
|         sext_ln102_reg_1206         |   32   |
|         sext_ln114_reg_1211         |   32   |
|          sh_amt_1_reg_1300          |   12   |
|          sh_amt_2_reg_1277          |   12   |
|          sh_amt_3_reg_1320          |   12   |
|           sh_amt_reg_1240           |   12   |
|         sub_ln691_1_reg_1201        |    9   |
|          sub_ln691_reg_1196         |    9   |
|              w_reg_269              |   12   |
|          zext_ln33_reg_1155         |   64   |
+-------------------------------------+--------+
|                Total                |  1054  |
+-------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_205 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_222 |  p2  |   2  |   0  |    0   ||    9    |
|     grp_fu_291    |  p0  |   2  |   9  |   18   ||    9    |
|     grp_fu_294    |  p0  |   2  |   9  |   18   ||    9    |
|     grp_fu_315    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_315    |  p1  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   164  ||  9.528  ||    54   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |   165  |  1494  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    9   |    -   |   54   |
|  Register |    -   |    -   |  1054  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    9   |  1219  |  1548  |
+-----------+--------+--------+--------+--------+
