 Timing Path to class_out[0] 
  
 Path Start Point : values[0][11] 
 Path End Point   : class_out[0] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **feedthroughs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------
| Pin              Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------|
|    values[0][11]          Rise  0.7000 0.0000 0.1000 1.03548  2.89285 3.92833           2       130      c             | 
|    i_0_0_6/A1    NOR4_X1  Rise  0.7000 0.0000 0.1000          1.7368                                                   | 
|    i_0_0_6/ZN    NOR4_X1  Fall  0.7100 0.0100 0.0220 0.211413 1.52136 1.73277           1       100                    | 
|    i_0_0_2/A1    NAND4_X1 Fall  0.7100 0.0000 0.0220          1.52209                                                  | 
|    i_0_0_2/ZN    NAND4_X1 Rise  0.7500 0.0400 0.0260 0.301426 7.84084 8.14227           2       100                    | 
|    i_0_0_0/A2    NAND2_X1 Rise  0.7500 0.0000 0.0260          1.6642                                                   | 
|    i_0_0_0/ZN    NAND2_X1 Fall  0.7760 0.0260 0.0130 0.396927 5       5.39693           1       100                    | 
|    class_out[0]           Fall  0.7760 0.0000 0.0130          5                                          c             | 
--------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.7760         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  1.0760         | 
---------------------------------------------------------------


 Timing Path to class_out[15] 
  
 Path Start Point : values[0][15] 
 Path End Point   : class_out[15] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **feedthroughs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------
| Pin              Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------|
|    values[0][15]          Rise  0.7000 0.0000 0.1000 0.888596 3.81682 4.70542           3       130      c             | 
|    i_0_0_9/A1    NOR2_X1  Rise  0.7000 0.0000 0.1000          1.71447                                                  | 
|    i_0_0_9/ZN    NOR2_X1  Fall  0.7140 0.0140 0.0100 0.297939 2.93833 3.23627           1       100                    | 
|    i_0_0_8/A     AOI21_X2 Fall  0.7140 0.0000 0.0100          2.93833                                                  | 
|    i_0_0_8/ZN    AOI21_X2 Rise  0.7520 0.0380 0.0230 0.317162 7.14401 7.46117           2       100                    | 
|    i_0_0_1/A1    NOR2_X4  Rise  0.7520 0.0000 0.0230          6.77306                                                  | 
|    i_0_0_1/ZN    NOR2_X4  Fall  0.7650 0.0130 0.0090 0.809992 10.9969 11.8069           1       100                    | 
|    spt__c1/A     BUF_X16  Fall  0.7650 0.0000 0.0090          10.9969                                                  | 
|    spt__c1/Z     BUF_X16  Fall  0.7960 0.0310 0.0080 1.04787  75      76.0479           15      100                    | 
|    class_out[15]          Fall  0.7980 0.0020 0.0080          5                                          c             | 
--------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.7980         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  1.0980         | 
---------------------------------------------------------------


 Timing Path to class_out[14] 
  
 Path Start Point : values[0][15] 
 Path End Point   : class_out[14] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **feedthroughs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------
| Pin              Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------|
|    values[0][15]          Rise  0.7000 0.0000 0.1000 0.888596 3.81682 4.70542           3       130      c             | 
|    i_0_0_9/A1    NOR2_X1  Rise  0.7000 0.0000 0.1000          1.71447                                                  | 
|    i_0_0_9/ZN    NOR2_X1  Fall  0.7140 0.0140 0.0100 0.297939 2.93833 3.23627           1       100                    | 
|    i_0_0_8/A     AOI21_X2 Fall  0.7140 0.0000 0.0100          2.93833                                                  | 
|    i_0_0_8/ZN    AOI21_X2 Rise  0.7520 0.0380 0.0230 0.317162 7.14401 7.46117           2       100                    | 
|    i_0_0_1/A1    NOR2_X4  Rise  0.7520 0.0000 0.0230          6.77306                                                  | 
|    i_0_0_1/ZN    NOR2_X4  Fall  0.7650 0.0130 0.0090 0.809992 10.9969 11.8069           1       100                    | 
|    spt__c1/A     BUF_X16  Fall  0.7650 0.0000 0.0090          10.9969                                                  | 
|    spt__c1/Z     BUF_X16  Fall  0.7960 0.0310 0.0080 1.04787  75      76.0479           15      100                    | 
|    class_out[14]          Fall  0.7980 0.0020 0.0080          5                                          c             | 
--------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.7980         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  1.0980         | 
---------------------------------------------------------------


 Timing Path to class_out[13] 
  
 Path Start Point : values[0][15] 
 Path End Point   : class_out[13] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **feedthroughs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------
| Pin              Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------|
|    values[0][15]          Rise  0.7000 0.0000 0.1000 0.888596 3.81682 4.70542           3       130      c             | 
|    i_0_0_9/A1    NOR2_X1  Rise  0.7000 0.0000 0.1000          1.71447                                                  | 
|    i_0_0_9/ZN    NOR2_X1  Fall  0.7140 0.0140 0.0100 0.297939 2.93833 3.23627           1       100                    | 
|    i_0_0_8/A     AOI21_X2 Fall  0.7140 0.0000 0.0100          2.93833                                                  | 
|    i_0_0_8/ZN    AOI21_X2 Rise  0.7520 0.0380 0.0230 0.317162 7.14401 7.46117           2       100                    | 
|    i_0_0_1/A1    NOR2_X4  Rise  0.7520 0.0000 0.0230          6.77306                                                  | 
|    i_0_0_1/ZN    NOR2_X4  Fall  0.7650 0.0130 0.0090 0.809992 10.9969 11.8069           1       100                    | 
|    spt__c1/A     BUF_X16  Fall  0.7650 0.0000 0.0090          10.9969                                                  | 
|    spt__c1/Z     BUF_X16  Fall  0.7960 0.0310 0.0080 1.04787  75      76.0479           15      100                    | 
|    class_out[13]          Fall  0.7980 0.0020 0.0080          5                                          c             | 
--------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.7980         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  1.0980         | 
---------------------------------------------------------------


 Timing Path to class_out[12] 
  
 Path Start Point : values[0][15] 
 Path End Point   : class_out[12] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **feedthroughs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------
| Pin              Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------|
|    values[0][15]          Rise  0.7000 0.0000 0.1000 0.888596 3.81682 4.70542           3       130      c             | 
|    i_0_0_9/A1    NOR2_X1  Rise  0.7000 0.0000 0.1000          1.71447                                                  | 
|    i_0_0_9/ZN    NOR2_X1  Fall  0.7140 0.0140 0.0100 0.297939 2.93833 3.23627           1       100                    | 
|    i_0_0_8/A     AOI21_X2 Fall  0.7140 0.0000 0.0100          2.93833                                                  | 
|    i_0_0_8/ZN    AOI21_X2 Rise  0.7520 0.0380 0.0230 0.317162 7.14401 7.46117           2       100                    | 
|    i_0_0_1/A1    NOR2_X4  Rise  0.7520 0.0000 0.0230          6.77306                                                  | 
|    i_0_0_1/ZN    NOR2_X4  Fall  0.7650 0.0130 0.0090 0.809992 10.9969 11.8069           1       100                    | 
|    spt__c1/A     BUF_X16  Fall  0.7650 0.0000 0.0090          10.9969                                                  | 
|    spt__c1/Z     BUF_X16  Fall  0.7960 0.0310 0.0080 1.04787  75      76.0479           15      100                    | 
|    class_out[12]          Fall  0.7980 0.0020 0.0080          5                                          c             | 
--------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.7980         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  1.0980         | 
---------------------------------------------------------------


 Timing Path to class_out[11] 
  
 Path Start Point : values[0][15] 
 Path End Point   : class_out[11] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **feedthroughs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------
| Pin              Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------|
|    values[0][15]          Rise  0.7000 0.0000 0.1000 0.888596 3.81682 4.70542           3       130      c             | 
|    i_0_0_9/A1    NOR2_X1  Rise  0.7000 0.0000 0.1000          1.71447                                                  | 
|    i_0_0_9/ZN    NOR2_X1  Fall  0.7140 0.0140 0.0100 0.297939 2.93833 3.23627           1       100                    | 
|    i_0_0_8/A     AOI21_X2 Fall  0.7140 0.0000 0.0100          2.93833                                                  | 
|    i_0_0_8/ZN    AOI21_X2 Rise  0.7520 0.0380 0.0230 0.317162 7.14401 7.46117           2       100                    | 
|    i_0_0_1/A1    NOR2_X4  Rise  0.7520 0.0000 0.0230          6.77306                                                  | 
|    i_0_0_1/ZN    NOR2_X4  Fall  0.7650 0.0130 0.0090 0.809992 10.9969 11.8069           1       100                    | 
|    spt__c1/A     BUF_X16  Fall  0.7650 0.0000 0.0090          10.9969                                                  | 
|    spt__c1/Z     BUF_X16  Fall  0.7960 0.0310 0.0080 1.04787  75      76.0479           15      100                    | 
|    class_out[11]          Fall  0.7980 0.0020 0.0080          5                                          c             | 
--------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.7980         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  1.0980         | 
---------------------------------------------------------------


 Timing Path to class_out[10] 
  
 Path Start Point : values[0][15] 
 Path End Point   : class_out[10] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **feedthroughs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------
| Pin              Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------|
|    values[0][15]          Rise  0.7000 0.0000 0.1000 0.888596 3.81682 4.70542           3       130      c             | 
|    i_0_0_9/A1    NOR2_X1  Rise  0.7000 0.0000 0.1000          1.71447                                                  | 
|    i_0_0_9/ZN    NOR2_X1  Fall  0.7140 0.0140 0.0100 0.297939 2.93833 3.23627           1       100                    | 
|    i_0_0_8/A     AOI21_X2 Fall  0.7140 0.0000 0.0100          2.93833                                                  | 
|    i_0_0_8/ZN    AOI21_X2 Rise  0.7520 0.0380 0.0230 0.317162 7.14401 7.46117           2       100                    | 
|    i_0_0_1/A1    NOR2_X4  Rise  0.7520 0.0000 0.0230          6.77306                                                  | 
|    i_0_0_1/ZN    NOR2_X4  Fall  0.7650 0.0130 0.0090 0.809992 10.9969 11.8069           1       100                    | 
|    spt__c1/A     BUF_X16  Fall  0.7650 0.0000 0.0090          10.9969                                                  | 
|    spt__c1/Z     BUF_X16  Fall  0.7960 0.0310 0.0080 1.04787  75      76.0479           15      100                    | 
|    class_out[10]          Fall  0.7980 0.0020 0.0080          5                                          c             | 
--------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.7980         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  1.0980         | 
---------------------------------------------------------------


 Timing Path to class_out[9] 
  
 Path Start Point : values[0][15] 
 Path End Point   : class_out[9] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **feedthroughs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------
| Pin              Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------|
|    values[0][15]          Rise  0.7000 0.0000 0.1000 0.888596 3.81682 4.70542           3       130      c             | 
|    i_0_0_9/A1    NOR2_X1  Rise  0.7000 0.0000 0.1000          1.71447                                                  | 
|    i_0_0_9/ZN    NOR2_X1  Fall  0.7140 0.0140 0.0100 0.297939 2.93833 3.23627           1       100                    | 
|    i_0_0_8/A     AOI21_X2 Fall  0.7140 0.0000 0.0100          2.93833                                                  | 
|    i_0_0_8/ZN    AOI21_X2 Rise  0.7520 0.0380 0.0230 0.317162 7.14401 7.46117           2       100                    | 
|    i_0_0_1/A1    NOR2_X4  Rise  0.7520 0.0000 0.0230          6.77306                                                  | 
|    i_0_0_1/ZN    NOR2_X4  Fall  0.7650 0.0130 0.0090 0.809992 10.9969 11.8069           1       100                    | 
|    spt__c1/A     BUF_X16  Fall  0.7650 0.0000 0.0090          10.9969                                                  | 
|    spt__c1/Z     BUF_X16  Fall  0.7960 0.0310 0.0080 1.04787  75      76.0479           15      100                    | 
|    class_out[9]           Fall  0.7980 0.0020 0.0080          5                                          c             | 
--------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.7980         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  1.0980         | 
---------------------------------------------------------------


 Timing Path to class_out[8] 
  
 Path Start Point : values[0][15] 
 Path End Point   : class_out[8] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **feedthroughs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------
| Pin              Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------|
|    values[0][15]          Rise  0.7000 0.0000 0.1000 0.888596 3.81682 4.70542           3       130      c             | 
|    i_0_0_9/A1    NOR2_X1  Rise  0.7000 0.0000 0.1000          1.71447                                                  | 
|    i_0_0_9/ZN    NOR2_X1  Fall  0.7140 0.0140 0.0100 0.297939 2.93833 3.23627           1       100                    | 
|    i_0_0_8/A     AOI21_X2 Fall  0.7140 0.0000 0.0100          2.93833                                                  | 
|    i_0_0_8/ZN    AOI21_X2 Rise  0.7520 0.0380 0.0230 0.317162 7.14401 7.46117           2       100                    | 
|    i_0_0_1/A1    NOR2_X4  Rise  0.7520 0.0000 0.0230          6.77306                                                  | 
|    i_0_0_1/ZN    NOR2_X4  Fall  0.7650 0.0130 0.0090 0.809992 10.9969 11.8069           1       100                    | 
|    spt__c1/A     BUF_X16  Fall  0.7650 0.0000 0.0090          10.9969                                                  | 
|    spt__c1/Z     BUF_X16  Fall  0.7960 0.0310 0.0080 1.04787  75      76.0479           15      100                    | 
|    class_out[8]           Fall  0.7980 0.0020 0.0080          5                                          c             | 
--------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.7980         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  1.0980         | 
---------------------------------------------------------------


 Timing Path to class_out[7] 
  
 Path Start Point : values[0][15] 
 Path End Point   : class_out[7] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **feedthroughs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------
| Pin              Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------|
|    values[0][15]          Rise  0.7000 0.0000 0.1000 0.888596 3.81682 4.70542           3       130      c             | 
|    i_0_0_9/A1    NOR2_X1  Rise  0.7000 0.0000 0.1000          1.71447                                                  | 
|    i_0_0_9/ZN    NOR2_X1  Fall  0.7140 0.0140 0.0100 0.297939 2.93833 3.23627           1       100                    | 
|    i_0_0_8/A     AOI21_X2 Fall  0.7140 0.0000 0.0100          2.93833                                                  | 
|    i_0_0_8/ZN    AOI21_X2 Rise  0.7520 0.0380 0.0230 0.317162 7.14401 7.46117           2       100                    | 
|    i_0_0_1/A1    NOR2_X4  Rise  0.7520 0.0000 0.0230          6.77306                                                  | 
|    i_0_0_1/ZN    NOR2_X4  Fall  0.7650 0.0130 0.0090 0.809992 10.9969 11.8069           1       100                    | 
|    spt__c1/A     BUF_X16  Fall  0.7650 0.0000 0.0090          10.9969                                                  | 
|    spt__c1/Z     BUF_X16  Fall  0.7960 0.0310 0.0080 1.04787  75      76.0479           15      100                    | 
|    class_out[7]           Fall  0.7980 0.0020 0.0080          5                                          c             | 
--------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.7980         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  1.0980         | 
---------------------------------------------------------------


 Timing Path to class_out[6] 
  
 Path Start Point : values[0][15] 
 Path End Point   : class_out[6] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **feedthroughs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------
| Pin              Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------|
|    values[0][15]          Rise  0.7000 0.0000 0.1000 0.888596 3.81682 4.70542           3       130      c             | 
|    i_0_0_9/A1    NOR2_X1  Rise  0.7000 0.0000 0.1000          1.71447                                                  | 
|    i_0_0_9/ZN    NOR2_X1  Fall  0.7140 0.0140 0.0100 0.297939 2.93833 3.23627           1       100                    | 
|    i_0_0_8/A     AOI21_X2 Fall  0.7140 0.0000 0.0100          2.93833                                                  | 
|    i_0_0_8/ZN    AOI21_X2 Rise  0.7520 0.0380 0.0230 0.317162 7.14401 7.46117           2       100                    | 
|    i_0_0_1/A1    NOR2_X4  Rise  0.7520 0.0000 0.0230          6.77306                                                  | 
|    i_0_0_1/ZN    NOR2_X4  Fall  0.7650 0.0130 0.0090 0.809992 10.9969 11.8069           1       100                    | 
|    spt__c1/A     BUF_X16  Fall  0.7650 0.0000 0.0090          10.9969                                                  | 
|    spt__c1/Z     BUF_X16  Fall  0.7960 0.0310 0.0080 1.04787  75      76.0479           15      100                    | 
|    class_out[6]           Fall  0.7980 0.0020 0.0080          5                                          c             | 
--------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.7980         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  1.0980         | 
---------------------------------------------------------------


 Timing Path to class_out[5] 
  
 Path Start Point : values[0][15] 
 Path End Point   : class_out[5] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **feedthroughs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------
| Pin              Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------|
|    values[0][15]          Rise  0.7000 0.0000 0.1000 0.888596 3.81682 4.70542           3       130      c             | 
|    i_0_0_9/A1    NOR2_X1  Rise  0.7000 0.0000 0.1000          1.71447                                                  | 
|    i_0_0_9/ZN    NOR2_X1  Fall  0.7140 0.0140 0.0100 0.297939 2.93833 3.23627           1       100                    | 
|    i_0_0_8/A     AOI21_X2 Fall  0.7140 0.0000 0.0100          2.93833                                                  | 
|    i_0_0_8/ZN    AOI21_X2 Rise  0.7520 0.0380 0.0230 0.317162 7.14401 7.46117           2       100                    | 
|    i_0_0_1/A1    NOR2_X4  Rise  0.7520 0.0000 0.0230          6.77306                                                  | 
|    i_0_0_1/ZN    NOR2_X4  Fall  0.7650 0.0130 0.0090 0.809992 10.9969 11.8069           1       100                    | 
|    spt__c1/A     BUF_X16  Fall  0.7650 0.0000 0.0090          10.9969                                                  | 
|    spt__c1/Z     BUF_X16  Fall  0.7960 0.0310 0.0080 1.04787  75      76.0479           15      100                    | 
|    class_out[5]           Fall  0.7980 0.0020 0.0080          5                                          c             | 
--------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.7980         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  1.0980         | 
---------------------------------------------------------------


 Timing Path to class_out[4] 
  
 Path Start Point : values[0][15] 
 Path End Point   : class_out[4] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **feedthroughs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------
| Pin              Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------|
|    values[0][15]          Rise  0.7000 0.0000 0.1000 0.888596 3.81682 4.70542           3       130      c             | 
|    i_0_0_9/A1    NOR2_X1  Rise  0.7000 0.0000 0.1000          1.71447                                                  | 
|    i_0_0_9/ZN    NOR2_X1  Fall  0.7140 0.0140 0.0100 0.297939 2.93833 3.23627           1       100                    | 
|    i_0_0_8/A     AOI21_X2 Fall  0.7140 0.0000 0.0100          2.93833                                                  | 
|    i_0_0_8/ZN    AOI21_X2 Rise  0.7520 0.0380 0.0230 0.317162 7.14401 7.46117           2       100                    | 
|    i_0_0_1/A1    NOR2_X4  Rise  0.7520 0.0000 0.0230          6.77306                                                  | 
|    i_0_0_1/ZN    NOR2_X4  Fall  0.7650 0.0130 0.0090 0.809992 10.9969 11.8069           1       100                    | 
|    spt__c1/A     BUF_X16  Fall  0.7650 0.0000 0.0090          10.9969                                                  | 
|    spt__c1/Z     BUF_X16  Fall  0.7960 0.0310 0.0080 1.04787  75      76.0479           15      100                    | 
|    class_out[4]           Fall  0.7980 0.0020 0.0080          5                                          c             | 
--------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.7980         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  1.0980         | 
---------------------------------------------------------------


 Timing Path to class_out[3] 
  
 Path Start Point : values[0][15] 
 Path End Point   : class_out[3] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **feedthroughs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------
| Pin              Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------|
|    values[0][15]          Rise  0.7000 0.0000 0.1000 0.888596 3.81682 4.70542           3       130      c             | 
|    i_0_0_9/A1    NOR2_X1  Rise  0.7000 0.0000 0.1000          1.71447                                                  | 
|    i_0_0_9/ZN    NOR2_X1  Fall  0.7140 0.0140 0.0100 0.297939 2.93833 3.23627           1       100                    | 
|    i_0_0_8/A     AOI21_X2 Fall  0.7140 0.0000 0.0100          2.93833                                                  | 
|    i_0_0_8/ZN    AOI21_X2 Rise  0.7520 0.0380 0.0230 0.317162 7.14401 7.46117           2       100                    | 
|    i_0_0_1/A1    NOR2_X4  Rise  0.7520 0.0000 0.0230          6.77306                                                  | 
|    i_0_0_1/ZN    NOR2_X4  Fall  0.7650 0.0130 0.0090 0.809992 10.9969 11.8069           1       100                    | 
|    spt__c1/A     BUF_X16  Fall  0.7650 0.0000 0.0090          10.9969                                                  | 
|    spt__c1/Z     BUF_X16  Fall  0.7960 0.0310 0.0080 1.04787  75      76.0479           15      100                    | 
|    class_out[3]           Fall  0.7980 0.0020 0.0080          5                                          c             | 
--------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.7980         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  1.0980         | 
---------------------------------------------------------------


 Timing Path to class_out[2] 
  
 Path Start Point : values[0][15] 
 Path End Point   : class_out[2] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **feedthroughs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------
| Pin              Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------|
|    values[0][15]          Rise  0.7000 0.0000 0.1000 0.888596 3.81682 4.70542           3       130      c             | 
|    i_0_0_9/A1    NOR2_X1  Rise  0.7000 0.0000 0.1000          1.71447                                                  | 
|    i_0_0_9/ZN    NOR2_X1  Fall  0.7140 0.0140 0.0100 0.297939 2.93833 3.23627           1       100                    | 
|    i_0_0_8/A     AOI21_X2 Fall  0.7140 0.0000 0.0100          2.93833                                                  | 
|    i_0_0_8/ZN    AOI21_X2 Rise  0.7520 0.0380 0.0230 0.317162 7.14401 7.46117           2       100                    | 
|    i_0_0_1/A1    NOR2_X4  Rise  0.7520 0.0000 0.0230          6.77306                                                  | 
|    i_0_0_1/ZN    NOR2_X4  Fall  0.7650 0.0130 0.0090 0.809992 10.9969 11.8069           1       100                    | 
|    spt__c1/A     BUF_X16  Fall  0.7650 0.0000 0.0090          10.9969                                                  | 
|    spt__c1/Z     BUF_X16  Fall  0.7960 0.0310 0.0080 1.04787  75      76.0479           15      100                    | 
|    class_out[2]           Fall  0.7980 0.0020 0.0080          5                                          c             | 
--------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.7980         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  1.0980         | 
---------------------------------------------------------------


 Timing Path to class_out[1] 
  
 Path Start Point : values[0][15] 
 Path End Point   : class_out[1] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **feedthroughs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------
| Pin              Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------|
|    values[0][15]          Rise  0.7000 0.0000 0.1000 0.888596 3.81682 4.70542           3       130      c             | 
|    i_0_0_9/A1    NOR2_X1  Rise  0.7000 0.0000 0.1000          1.71447                                                  | 
|    i_0_0_9/ZN    NOR2_X1  Fall  0.7140 0.0140 0.0100 0.297939 2.93833 3.23627           1       100                    | 
|    i_0_0_8/A     AOI21_X2 Fall  0.7140 0.0000 0.0100          2.93833                                                  | 
|    i_0_0_8/ZN    AOI21_X2 Rise  0.7520 0.0380 0.0230 0.317162 7.14401 7.46117           2       100                    | 
|    i_0_0_1/A1    NOR2_X4  Rise  0.7520 0.0000 0.0230          6.77306                                                  | 
|    i_0_0_1/ZN    NOR2_X4  Fall  0.7650 0.0130 0.0090 0.809992 10.9969 11.8069           1       100                    | 
|    spt__c1/A     BUF_X16  Fall  0.7650 0.0000 0.0090          10.9969                                                  | 
|    spt__c1/Z     BUF_X16  Fall  0.7960 0.0310 0.0080 1.04787  75      76.0479           15      100                    | 
|    class_out[1]           Fall  0.7980 0.0020 0.0080          5                                          c             | 
--------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.7980         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  1.0980         | 
---------------------------------------------------------------


info UI33: performed report_timing for 0 sec (CPU time: 0 sec; MEM: RSS - 262M, CVMEM - 1692M, PVMEM - 1870M)
