# Format: clock  timeReq  slackR/slackF  holdR/holdF  instName/pinName   # cycle(s)
@(R)->SCAN_CLK(R)	0.691    0.060/*         0.060/*         FSM/\address__reg[0] /SI    1
@(R)->SCAN_CLK(R)	0.700    0.069/*         0.061/*         fifo/write_synch/\synchronized_pointer_reg[1] /SI    1
@(R)->SCAN_CLK(R)	0.692    0.088/*         0.062/*         RegFile/\mem_reg[9][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.721    0.089/*         0.049/*         u1/\count_reg[0] /SI    1
@(R)->SCAN_CLK(R)	0.689    0.090/*         0.061/*         data_synch/\sync_bus_reg[2] /SI    1
TX_CLK(R)->TX_CLK(R)	0.707    0.093/*         0.052/*         fifo/write_synch/\synchronized_pointer_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.704    0.095/*         0.052/*         fifo/read_synch/\synchronized_pointer_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.706    0.097/*         0.052/*         data_synch/ex_enable_reg/D    1
TX_CLK(R)->TX_CLK(R)	0.706    0.097/*         0.053/*         fifo/write_synch/\synchronized_pointer_reg[3] /D    1
TX_CLK(R)->TX_CLK(R)	0.707    0.098/*         0.053/*         fifo/write_synch/\synchronized_pointer_reg[1] /D    1
TX_CLK(R)->TX_CLK(R)	0.707    0.098/*         0.053/*         fifo/write_synch/\synchronized_pointer_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.704    0.099/*         0.053/*         fifo/read_synch/\synchronized_pointer_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.697    0.100/*         0.059/*         fifo/mem/\mem_reg[2][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.700    0.101/*         0.059/*         fifo/mem/\mem_reg[7][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.714    0.101/*         0.056/*         u3/SYNC_RST_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.707    0.101/*         0.064/*         u3/SYNC_RST_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.694    0.101/*         0.059/*         fifo/mem/\mem_reg[3][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.695    0.101/*         0.059/*         fifo/mem/\mem_reg[4][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.693    0.101/*         0.065/*         u2/SYNC_RST_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.697    0.102/*         0.059/*         fifo/mem/\mem_reg[3][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.694    0.103/*         0.059/*         fifo/mem/\mem_reg[1][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.695    0.103/*         0.059/*         fifo/mem/\mem_reg[0][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.694    0.103/*         0.059/*         fifo/mem/\mem_reg[2][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.697    0.103/*         0.059/*         fifo/mem/\mem_reg[5][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.696    0.103/*         0.059/*         fifo/read_synch/\internal_pointer_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.696    0.103/*         0.059/*         fifo/mem/\mem_reg[6][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.693    0.103/*         0.059/*         fifo/mem/\mem_reg[3][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.696    0.103/*         0.059/*         fifo/mem/\mem_reg[2][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.698    0.103/*         0.059/*         fifo/mem/\mem_reg[5][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.694    0.104/*         0.059/*         fifo/mem/\mem_reg[3][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.699    0.104/*         0.059/*         fifo/mem/\mem_reg[4][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.700    0.104/*         0.060/*         fifo/write_synch/\internal_pointer_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.706    0.104/*         0.053/*         fifo/read_synch/\synchronized_pointer_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.696    0.104/*         0.059/*         fifo/mem/\mem_reg[2][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.700    0.104/*         0.059/*         fifo/mem/\mem_reg[5][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.697    0.104/*         0.059/*         fifo/mem/\mem_reg[3][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.706    0.104/*         0.053/*         fifo/read_synch/\synchronized_pointer_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.699    0.104/*         0.059/*         fifo/mem/\mem_reg[7][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.699    0.104/*         0.059/*         data_synch/ex_enable_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.697    0.104/*         0.059/*         fifo/mem/\mem_reg[1][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.694    0.104/*         0.059/*         fifo/mem/\mem_reg[0][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.697    0.104/*         0.059/*         fifo/mem/\mem_reg[2][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.698    0.104/*         0.059/*         fifo/mem/\mem_reg[5][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.699    0.105/*         0.059/*         fifo/mem/\mem_reg[4][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.693    0.105/*         0.059/*         fifo/mem/\mem_reg[7][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.700    0.105/*         0.059/*         fifo/mem/\mem_reg[5][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.696    0.105/*         0.059/*         fifo/mem/\mem_reg[2][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.698    0.105/*         0.059/*         fifo/mem/\mem_reg[7][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.700    0.105/*         0.059/*         fifo/mem/\mem_reg[5][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.699    0.105/*         0.059/*         fifo/mem/\mem_reg[6][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.694    0.105/*         0.059/*         fifo/mem/\mem_reg[1][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.696    0.105/*         0.059/*         fifo/mem/\mem_reg[0][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.694    0.105/*         0.059/*         fifo/mem/\mem_reg[4][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.696    0.106/*         0.059/*         fifo/mem/\mem_reg[5][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.699    0.106/*         0.059/*         fifo/mem/\mem_reg[7][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.700    0.106/*         0.059/*         fifo/mem/\mem_reg[6][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.695    0.106/*         0.059/*         fifo/mem/\mem_reg[0][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.694    0.106/*         0.059/*         fifo/mem/\mem_reg[3][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.701    0.106/*         0.057/*         u2/SYNC_RST_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.700    0.106/*         0.059/*         fifo/mem/\mem_reg[4][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.696    0.106/*         0.059/*         fifo/mem/\mem_reg[7][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.700    0.106/*         0.059/*         fifo/mem/\mem_reg[4][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.697    0.107/*         0.059/*         fifo/mem/\mem_reg[1][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.693    0.107/*         0.059/*         fifo/mem/\mem_reg[0][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.699    0.107/*         0.059/*         fifo/mem/\mem_reg[6][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.700    0.107/*         0.060/*         fifo/write_synch/\synchronized_pointer_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.697    0.107/*         0.060/*         fifo/read_synch/\internal_pointer_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.697    0.107/*         0.059/*         fifo/mem/\mem_reg[7][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.696    0.108/*         0.059/*         fifo/mem/\mem_reg[3][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.694    0.108/*         0.059/*         fifo/mem/\mem_reg[3][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.696    0.108/*         0.059/*         fifo/mem/\mem_reg[1][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.696    0.108/*         0.059/*         fifo/mem/\mem_reg[4][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.696    0.108/*         0.059/*         fifo/mem/\mem_reg[1][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.693    0.108/*         0.059/*         fifo/mem/\mem_reg[7][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.692    0.108/*         0.059/*         fifo/mem/\mem_reg[1][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.693    0.108/*         0.059/*         fifo/mem/\mem_reg[0][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.698    0.108/*         0.059/*         fifo/mem/\mem_reg[5][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.700    0.109/*         0.059/*         fifo/mem/\mem_reg[6][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.700    0.109/*         0.060/*         fifo/write_synch/\internal_pointer_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.700    0.109/*         0.060/*         fifo/write_synch/\internal_pointer_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.694    0.109/*         0.059/*         fifo/mem/\mem_reg[1][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.698    0.109/*         0.059/*         fifo/mem/\mem_reg[4][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.698    0.110/*         0.059/*         fifo/mem/\mem_reg[6][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.707    0.110/*         0.061/*         rx/EDGE_U0/\bit_count_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.694    0.110/*         0.059/*         fifo/mem/\mem_reg[2][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.705    0.110/*         0.054/*         data_synch/exx_en_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.700    0.111/*         0.060/*         fifo/write_synch/\internal_pointer_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.698    0.111/*         0.060/*         data_synch/enable_pulse_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.700    0.111/*         0.060/*         pulse_valid/PULSE_SIG_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.699    0.111/*         0.060/*         data_synch/\sync_bus_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.694    0.111/*         0.059/*         fifo/mem/\mem_reg[6][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.694    0.111/*         0.059/*         fifo/mem/\mem_reg[0][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.694    0.112/*         0.059/*         fifo/mem/\mem_reg[2][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.700    0.112/*         0.060/*         pulse_en/PULSE_SIG_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.697    0.113/*         0.060/*         fifo/read_synch/\internal_pointer_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.699    0.113/*         0.060/*         fifo/write_synch/\synchronized_pointer_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.697    0.113/*         0.060/*         fifo/read_synch/\synchronized_pointer_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.699    0.114/*         0.060/*         fifo/read_synch/\synchronized_pointer_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.709    0.114/*         0.060/*         rx/controller/\current_state_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.698    0.114/*         0.060/*         tx/ser/\data_reg_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.700    0.114/*         0.060/*         busy_faling/internal_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.711    0.114/*         0.060/*         rx/EDGE_U0/\prescale_reg_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.696    0.114/*         0.060/*         fifo/read_synch/\synchronized_pointer_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.711    0.114/*         0.060/*         rx/EDGE_U0/\prescale_reg_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.700    0.115/*         0.060/*         tx/parity/\DATA_reg_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.708    0.115/*         0.060/*         rx/sampling/sampled_bit_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.699    0.115/*         0.061/*         RegFile/\mem_reg[14][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.698    0.115/*         0.060/*         tx/ser/\data_reg_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.699    0.116/*         0.061/*         RegFile/\mem_reg[13][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.700    0.116/*         0.060/*         u7/PULSE_SIG_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.698    0.116/*         0.060/*         RegFile/\mem_reg[15][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.700    0.116/*         0.061/*         RegFile/\mem_reg[14][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.693    0.116/*         0.061/*         fifo/read_synch/\internal_pointer_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.711    0.116/*         0.060/*         rx/EDGE_U0/\prescale_reg_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.698    0.116/*         0.060/*         RegFile/\mem_reg[14][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.698    0.116/*         0.061/*         tx/ser/\data_reg_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.697    0.116/*         0.061/*         RegFile/\mem_reg[5][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.700    0.116/*         0.061/*         RegFile/\mem_reg[11][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.699    0.116/*         0.061/*         RegFile/\mem_reg[8][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.696    0.116/*         0.060/*         tx/ser/\data_reg_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.698    0.116/*         0.061/*         tx/ser/\count_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.696    0.116/*         0.061/*         tx/ser/\data_reg_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.699    0.117/*         0.061/*         RegFile/\mem_reg[10][1] /SI    1
GATED_CLK(R)->GATED_CLK(R)	0.155    0.117/*         0.060/*         alu/\ALU_OUT_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.711    0.117/*         0.061/*         rx/EDGE_U0/\prescale_reg_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.694    0.117/*         0.061/*         RegFile/\mem_reg[6][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.704    0.117/*         0.065/*         rx/par_checker/par_err_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.700    0.117/*         0.061/*         RegFile/\mem_reg[13][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.698    0.117/*         0.061/*         data_synch/exx_en_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.696    0.117/*         0.061/*         tx/ser/\data_reg_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.693    0.117/*         0.061/*         RegFile/\mem_reg[5][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.700    0.117/*         0.060/*         RegFile/\mem_reg[11][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.694    0.117/*         0.060/*         RegFile/\mem_reg[5][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.693    0.117/*         0.061/*         RegFile/\mem_reg[6][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.695    0.118/*         0.061/*         RegFile/\mem_reg[7][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.694    0.118/*         0.061/*         RegFile/\mem_reg[4][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.698    0.118/*         0.060/*         RegFile/\mem_reg[10][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.693    0.118/*         0.061/*         RegFile/\mem_reg[6][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.699    0.118/*         0.061/*         RegFile/\mem_reg[15][3] /SI    1
GATED_CLK(R)->GATED_CLK(R)	0.148    0.118/*         0.066/*         alu/\ALU_OUT_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.696    0.118/*         0.060/*         tx/ser/\data_reg_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.701    0.118/*         0.059/*         tx/controller/\current_state_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.694    0.118/*         0.061/*         RegFile/\RdData_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.695    0.118/*         0.061/*         RegFile/\RdData_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.700    0.118/*         0.061/*         RegFile/\mem_reg[9][1] /SI    1
GATED_CLK(R)->GATED_CLK(R)	0.155    0.118/*         0.061/*         alu/\ALU_OUT_reg[7] /SI    1
GATED_CLK(R)->GATED_CLK(R)	0.154    0.118/*         0.061/*         alu/\ALU_OUT_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.700    0.118/*         0.061/*         RegFile/\mem_reg[9][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.699    0.118/*         0.061/*         fifo/read_synch/\synchronized_pointer_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.698    0.118/*         0.061/*         RegFile/\mem_reg[15][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.697    0.119/*         0.061/*         tx/parity/\DATA_reg_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.711    0.119/*         0.061/*         rx/EDGE_U0/\prescale_reg_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.695    0.119/*         0.061/*         RegFile/\mem_reg[7][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.699    0.119/*         0.061/*         RegFile/\mem_reg[13][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.695    0.119/*         0.061/*         RegFile/\mem_reg[5][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.698    0.119/*         0.061/*         RegFile/\mem_reg[8][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.697    0.119/*         0.061/*         tx/parity/\DATA_reg_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.695    0.119/*         0.061/*         RegFile/\mem_reg[11][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.699    0.119/*         0.061/*         RegFile/\mem_reg[10][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.699    0.119/*         0.061/*         RegFile/\mem_reg[10][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.695    0.119/*         0.061/*         RegFile/\RdData_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.697    0.120/*         0.061/*         tx/parity/\DATA_reg_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.700    0.120/*         0.061/*         RegFile/\mem_reg[12][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.697    0.120/*         0.061/*         RegFile/\mem_reg[5][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.699    0.120/*         0.061/*         RegFile/\mem_reg[14][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.693    0.120/*         0.061/*         RegFile/\mem_reg[7][2] /SI    1
GATED_CLK(R)->GATED_CLK(R)	0.155    0.120/*         0.061/*         alu/\ALU_OUT_reg[8] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.697    0.120/*         0.061/*         RegFile/\mem_reg[15][5] /SI    1
REF_CLK(R)->GATED_CLK(R)	0.361    0.120/*         0.043/*         alu/\B__reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.694    0.120/*         0.061/*         RegFile/\mem_reg[9][5] /SI    1
GATED_CLK(R)->GATED_CLK(R)	0.155    0.121/*         0.061/*         alu/\ALU_OUT_reg[15] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.697    0.121/*         0.061/*         tx/parity/\DATA_reg_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.696    0.121/*         0.061/*         RegFile/\mem_reg[9][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.692    0.121/*         0.061/*         RegFile/\mem_reg[7][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.696    0.122/*         0.060/*         fifo/mem/\mem_reg[6][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.709    0.122/*         0.060/*         rx/controller/\prescale_reg_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.697    0.122/*         0.061/*         RegFile/\mem_reg[6][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.697    0.122/*         0.061/*         RegFile/\mem_reg[12][5] /SI    1
GATED_CLK(R)->GATED_CLK(R)	0.155    0.122/*         0.061/*         alu/\A__reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.696    0.122/*         0.061/*         RegFile/\RdData_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.699    0.122/*         0.061/*         RegFile/\mem_reg[13][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.693    0.122/*         0.061/*         RegFile/\mem_reg[4][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.697    0.122/*         0.061/*         RegFile/\mem_reg[9][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.692    0.122/*         0.061/*         RegFile/\mem_reg[6][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.692    0.122/*         0.061/*         RegFile/\mem_reg[5][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.697    0.122/*         0.061/*         u2/internal_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.699    0.123/*         0.061/*         RegFile/\mem_reg[9][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.699    0.123/*         0.061/*         RegFile/\mem_reg[13][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.699    0.123/*         0.061/*         RegFile/\mem_reg[15][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.693    0.123/*         0.061/*         RegFile/\RdData_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.698    0.123/*         0.061/*         RegFile/\mem_reg[13][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.692    0.123/*         0.061/*         RegFile/\mem_reg[7][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.692    0.123/*         0.061/*         RegFile/\mem_reg[4][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.692    0.123/*         0.061/*         RegFile/\mem_reg[6][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.696    0.123/*         0.061/*         RegFile/\mem_reg[8][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.694    0.123/*         0.061/*         RegFile/\mem_reg[7][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.696    0.123/*         0.061/*         tx/parity/parity_bit_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.693    0.123/*         0.061/*         RegFile/\mem_reg[6][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.693    0.123/*         0.061/*         RegFile/\mem_reg[7][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.694    0.123/*         0.061/*         RegFile/\mem_reg[4][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.696    0.123/*         0.061/*         RegFile/\mem_reg[8][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.697    0.123/*         0.061/*         RegFile/\mem_reg[11][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.697    0.123/*         0.061/*         RegFile/\mem_reg[10][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.698    0.123/*         0.061/*         RegFile/\mem_reg[10][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.697    0.124/*         0.061/*         RegFile/\mem_reg[15][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.708    0.124/*         0.061/*         rx/sampling/\sampled_count_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.697    0.124/*         0.061/*         tx/parity/\DATA_reg_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.699    0.124/*         0.061/*         RegFile/\mem_reg[8][0] /SI    1
GATED_CLK(R)->GATED_CLK(R)	0.154    0.124/*         0.061/*         alu/\ALU_OUT_reg[10] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.700    0.124/*         0.061/*         RegFile/\mem_reg[13][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.692    0.124/*         0.061/*         RegFile/\mem_reg[4][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.693    0.124/*         0.061/*         RegFile/\mem_reg[11][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.693    0.124/*         0.061/*         RegFile/\mem_reg[4][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.696    0.124/*         0.061/*         RegFile/\RdData_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.697    0.124/*         0.061/*         RegFile/\mem_reg[10][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.691    0.124/*         0.061/*         RegFile/\mem_reg[4][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.698    0.124/*         0.061/*         RegFile/\mem_reg[11][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.696    0.124/*         0.061/*         RegFile/\mem_reg[7][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.697    0.125/*         0.061/*         RegFile/\mem_reg[8][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.697    0.125/*         0.061/*         RegFile/\mem_reg[12][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.695    0.125/*         0.061/*         RegFile/\mem_reg[13][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.697    0.125/*         0.061/*         RegFile/\mem_reg[12][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.697    0.125/*         0.061/*         RegFile/\mem_reg[12][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.697    0.125/*         0.061/*         RegFile/\mem_reg[14][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.697    0.125/*         0.061/*         RegFile/\mem_reg[15][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.699    0.125/*         0.061/*         fifo/write_synch/\synchronized_pointer_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.695    0.125/*         0.061/*         RegFile/\mem_reg[14][3] /SI    1
GATED_CLK(R)->GATED_CLK(R)	0.154    0.125/*         0.061/*         alu/\ALU_OUT_reg[12] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.688    0.125/*         0.061/*         FSM/\address__reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.697    0.126/*         0.061/*         RegFile/\mem_reg[11][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.697    0.126/*         0.061/*         RegFile/\mem_reg[9][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.697    0.126/*         0.061/*         RegFile/\mem_reg[14][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.697    0.126/*         0.061/*         RegFile/\mem_reg[8][7] /SI    1
GATED_CLK(R)->GATED_CLK(R)	0.154    0.126/*         0.061/*         alu/\ALU_OUT_reg[11] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.700    0.126/*         0.061/*         RegFile/\mem_reg[12][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.719    0.126/*         0.050/*         u0/flag_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.696    0.127/*         0.061/*         RegFile/\mem_reg[8][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.696    0.127/*         0.061/*         tx/parity/\DATA_reg_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.708    0.127/*         0.061/*         rx/controller/\prescale_reg_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.693    0.127/*         0.061/*         RegFile/\mem_reg[1][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.698    0.127/*         0.061/*         RegFile/\mem_reg[11][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.699    0.128/*         0.061/*         pulse_valid/internal_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.718    0.128/*         0.051/*         u0/\count_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.688    0.128/*         0.061/*         FSM/\current_state_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.692    0.128/*         0.061/*         RegFile/\mem_reg[14][1] /SI    1
GATED_CLK(R)->GATED_CLK(R)	0.155    0.128/*         0.061/*         alu/\ALU_OUT_reg[14] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.693    0.128/*         0.061/*         RegFile/\mem_reg[5][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.699    0.128/*         0.061/*         RegFile/\mem_reg[12][3] /SI    1
GATED_CLK(R)->GATED_CLK(R)	0.154    0.128/*         0.061/*         alu/\ALU_OUT_reg[13] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.698    0.128/*         0.061/*         RegFile/\mem_reg[15][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.693    0.128/*         0.061/*         RegFile/\mem_reg[5][0] /SI    1
REF_CLK(R)->GATED_CLK(R)	0.360    0.128/*         0.044/*         alu/\B__reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.709    0.128/*         0.061/*         u3/internal_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.693    0.129/*         0.061/*         RegFile/\mem_reg[0][0] /SI    1
GATED_CLK(R)->GATED_CLK(R)	0.151    0.129/*         0.065/*         alu/\ALU_OUT_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.693    0.129/*         0.061/*         RegFile/\mem_reg[6][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.697    0.129/*         0.061/*         RegFile/\mem_reg[10][7] /SI    1
REF_CLK(R)->GATED_CLK(R)	0.359    0.130/*         0.044/*         alu/\B__reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.698    0.130/*         0.061/*         RegFile/\mem_reg[12][2] /SI    1
GATED_CLK(R)->GATED_CLK(R)	0.155    0.131/*         0.061/*         alu/\ALU_OUT_reg[5] /SI    1
REF_CLK(R)->GATED_CLK(R)	0.349    0.131/*         0.055/*         alu/\B__reg[1] /D    1
REF_CLK(R)->GATED_CLK(R)	0.359    0.131/*         0.044/*         alu/\B__reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.690    0.131/*         0.061/*         RegFile/\mem_reg[1][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.695    0.132/*         0.062/*         RegFile/\RdData_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.692    0.132/*         0.062/*         RegFile/\mem_reg[0][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.720    0.132/*         0.051/*         u1/flag_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.690    0.132/*         0.061/*         RegFile/\mem_reg[0][6] /SI    1
REF_CLK(R)->GATED_CLK(R)	0.366    0.133/*         0.038/*         alu/\B__reg[7] /D    1
REF_CLK(R)->GATED_CLK(R)	0.349    0.133/*         0.055/*         alu/\A__reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.692    0.133/*         0.062/*         RegFile/\mem_reg[0][2] /SI    1
REF_CLK(R)->GATED_CLK(R)	0.364    0.134/*         0.039/*         alu/\A__reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.687    0.134/*         0.062/*         FSM/\address__reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.710    0.135/*         0.051/*         fifo/fifo_rd/empty_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.688    0.135/*         0.062/*         FSM/\current_state_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.709    0.135/*         0.062/*         rx/controller/\prescale_reg_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.693    0.135/*         0.062/*         RegFile/\mem_reg[0][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.692    0.135/*         0.062/*         RegFile/\mem_reg[1][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.709    0.135/*         0.062/*         rx/controller/\prescale_reg_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.692    0.136/*         0.062/*         RegFile/\mem_reg[1][7] /SI    1
REF_CLK(R)->GATED_CLK(R)	0.349    0.136/*         0.056/*         alu/\A__reg[6] /D    1
REF_CLK(R)->GATED_CLK(R)	0.349    0.136/*         0.055/*         alu/\A__reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.709    0.137/*         0.062/*         rx/deserial/\P_data_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.692    0.137/*         0.062/*         RegFile/\mem_reg[0][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.692    0.137/*         0.062/*         RegFile/\mem_reg[1][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.694    0.137/*         0.066/*         tx/controller/\current_state_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.700    0.139/*         0.051/*         RegFile/\mem_reg[2][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.691    0.139/*         0.062/*         RegFile/\mem_reg[0][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.690    0.139/*         0.062/*         RegFile/\mem_reg[1][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.708    0.139/*         0.062/*         u1/\count_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.689    0.139/*         0.062/*         FSM/\address__reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.696    0.140/*         0.063/*         data_synch/\sync_bus_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.707    0.140/*         0.062/*         u0/\count_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.708    0.140/*         0.062/*         u1/\count_reg[4] /SI    1
REF_CLK(R)->GATED_CLK(R)	0.347    0.141/*         0.056/*         alu/\A__reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.697    0.141/*         0.062/*         data_synch/\sync_bus_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.707    0.141/*         0.062/*         u0/\count_reg[6] /SI    1
REF_CLK(R)->GATED_CLK(R)	0.349    0.141/*         0.056/*         alu/\A__reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.707    0.141/*         0.062/*         u0/\count_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.692    0.141/*         0.062/*         RegFile/\mem_reg[0][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.707    0.141/*         0.062/*         u0/\count_reg[3] /SI    1
REF_CLK(R)->GATED_CLK(R)	0.347    0.142/*         0.056/*         alu/\A__reg[2] /D    1
REF_CLK(R)->GATED_CLK(R)	0.345    0.142/*         0.059/*         alu/\B__reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.696    0.143/*         0.060/*         fifo/mem/\mem_reg[0][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.697    0.143/*         0.062/*         data_synch/\sync_bus_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.700    0.144/*         0.057/*         fifo/read_synch/\internal_pointer_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.708    0.144/*         0.063/*         u1/\count_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.702    0.144/*         0.058/*         fifo/write_synch/\internal_pointer_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.692    0.145/*         0.063/*         RegFile/\mem_reg[1][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.695    0.146/*         0.063/*         tx/ser/\count_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.708    0.146/*         0.063/*         rx/deserial/\P_data_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.691    0.146/*         0.063/*         RegFile/\mem_reg[1][0] /SI    1
GATED_CLK(R)->GATED_CLK(R)	0.153    0.147/*         0.063/*         alu/\ALU_OUT_reg[9] /SI    1
RX_CLK(R)->RX_CLK(R)	0.672    */0.148         */0.096         rx/par_checker/par_err_reg/D    1
REF_CLK(R)->GATED_CLK(R)	0.344    0.149/*         0.060/*         alu/\A__reg[4] /D    1
@(R)->UART_CLK(R)	0.683    0.149/*         0.073/*         u3/internal_reg/RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.705    0.149/*         0.056/*         fifo/write_synch/\internal_pointer_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.697    0.149/*         0.063/*         pulse_en/internal_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.705    0.150/*         0.063/*         rx/controller/\current_state_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.696    0.150/*         0.063/*         fifo/fifo_w/full_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.706    0.151/*         0.063/*         u0/\count_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.686    0.151/*         0.063/*         data_synch/\sync_bus_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.694    0.152/*         0.063/*         fifo/fifo_rd/\bin_cnt_reg[1] /SI    1
GATED_CLK(R)->GATED_CLK(R)	0.166    0.152/*         0.049/*         alu/\B__reg[6] /SI    1
TX_CLK(R)->TX_CLK(R)	0.674    */0.152         */0.086         pulse_en/PULSE_SIG_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.689    0.153/*         0.067/*         fifo/fifo_w/\bin_cnt_reg[0] /SI    1
@(R)->UART_CLK(R)	0.679    0.153/*         0.077/*         u3/SYNC_RST_reg/RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.705    0.154/*         0.063/*         rx/sampling/\sampled_count_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.707    0.154/*         0.063/*         u1/\count_reg[3] /SI    1
REF_CLK(R)->GATED_CLK(R)	0.342    0.154/*         0.061/*         alu/\B__reg[3] /D    1
TX_CLK(R)->TX_CLK(R)	0.704    0.155/*         0.052/*         tx/ser/\data_reg_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.702    0.155/*         0.051/*         fifo/mem/\mem_reg[2][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.701    0.155/*         0.051/*         fifo/mem/\mem_reg[2][7] /D    1
TX_CLK(R)->TX_CLK(R)	0.706    0.155/*         0.052/*         tx/ser/\data_reg_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.704    0.155/*         0.051/*         fifo/mem/\mem_reg[2][2] /D    1
GATED_CLK(R)->GATED_CLK(R)	0.151    0.155/*         0.063/*         alu/\ALU_OUT_reg[2] /SI    1
TX_CLK(R)->TX_CLK(R)	0.706    0.155/*         0.052/*         tx/ser/\data_reg_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.705    0.156/*         0.063/*         rx/EDGE_U0/\bit_count_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.705    0.156/*         0.051/*         fifo/mem/\mem_reg[3][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.704    0.156/*         0.051/*         fifo/mem/\mem_reg[2][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.696    0.156/*         0.063/*         data_synch/\sync_bus_reg[5] /SI    1
TX_CLK(R)->TX_CLK(R)	0.706    0.156/*         0.052/*         tx/ser/\data_reg_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.704    0.156/*         0.051/*         fifo/mem/\mem_reg[6][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.701    0.156/*         0.051/*         fifo/mem/\mem_reg[4][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.705    0.156/*         0.051/*         fifo/mem/\mem_reg[1][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.707    0.156/*         0.064/*         u1/\count_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.706    0.156/*         0.051/*         fifo/mem/\mem_reg[7][3] /D    1
TX_CLK(R)->TX_CLK(R)	0.706    0.156/*         0.053/*         busy_faling/PULSE_SIG_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.705    0.156/*         0.051/*         fifo/mem/\mem_reg[0][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.701    0.157/*         0.051/*         fifo/mem/\mem_reg[3][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.702    0.157/*         0.051/*         fifo/mem/\mem_reg[3][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.708    0.157/*         0.051/*         fifo/mem/\mem_reg[5][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.701    0.157/*         0.051/*         fifo/mem/\mem_reg[7][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.707    0.157/*         0.051/*         fifo/mem/\mem_reg[7][2] /D    1
TX_CLK(R)->TX_CLK(R)	0.672    */0.157         */0.086         u7/PULSE_SIG_reg/D    1
RX_CLK(R)->RX_CLK(R)	0.716    0.157/*         0.052/*         rx/sampling/sampled_bit_reg/D    1
TX_CLK(R)->TX_CLK(R)	0.708    0.157/*         0.052/*         tx/parity/\DATA_reg_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.704    0.157/*         0.052/*         fifo/mem/\mem_reg[1][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.704    0.157/*         0.051/*         fifo/mem/\mem_reg[4][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.705    0.157/*         0.051/*         fifo/mem/\mem_reg[5][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.702    0.157/*         0.051/*         fifo/mem/\mem_reg[3][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.701    0.157/*         0.051/*         fifo/mem/\mem_reg[1][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.707    0.157/*         0.051/*         fifo/mem/\mem_reg[4][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.705    0.157/*         0.051/*         fifo/mem/\mem_reg[3][5] /D    1
TX_CLK(R)->TX_CLK(R)	0.704    0.158/*         0.052/*         tx/ser/\data_reg_reg[4] /D    1
TX_CLK(R)->TX_CLK(R)	0.706    0.158/*         0.052/*         tx/ser/\data_reg_reg[3] /D    1
TX_CLK(R)->TX_CLK(R)	0.673    */0.158         */0.086         pulse_valid/PULSE_SIG_reg/D    1
TX_CLK(R)->TX_CLK(R)	0.704    0.158/*         0.052/*         tx/ser/\data_reg_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.701    0.158/*         0.051/*         fifo/mem/\mem_reg[0][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.707    0.158/*         0.051/*         fifo/mem/\mem_reg[6][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.704    0.158/*         0.051/*         fifo/mem/\mem_reg[5][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.701    0.158/*         0.051/*         fifo/mem/\mem_reg[3][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.700    0.158/*         0.051/*         fifo/mem/\mem_reg[1][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.704    0.159/*         0.051/*         fifo/mem/\mem_reg[3][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.701    0.159/*         0.051/*         fifo/mem/\mem_reg[0][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.702    0.159/*         0.052/*         fifo/mem/\mem_reg[0][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.707    0.159/*         0.051/*         fifo/mem/\mem_reg[7][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.708    0.159/*         0.051/*         fifo/mem/\mem_reg[5][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.703    0.159/*         0.051/*         fifo/mem/\mem_reg[4][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.706    0.159/*         0.051/*         fifo/mem/\mem_reg[6][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.706    0.159/*         0.051/*         fifo/mem/\mem_reg[5][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.694    0.159/*         0.064/*         tx/controller/\current_state_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.706    0.159/*         0.051/*         fifo/mem/\mem_reg[7][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.706    0.159/*         0.051/*         fifo/mem/\mem_reg[4][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.703    0.159/*         0.051/*         fifo/mem/\mem_reg[0][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.708    0.159/*         0.051/*         fifo/mem/\mem_reg[6][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.707    0.160/*         0.051/*         fifo/mem/\mem_reg[5][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.706    0.160/*         0.051/*         fifo/mem/\mem_reg[5][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.704    0.160/*         0.052/*         fifo/mem/\mem_reg[2][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.707    0.160/*         0.051/*         fifo/mem/\mem_reg[4][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.708    0.160/*         0.051/*         fifo/mem/\mem_reg[4][4] /D    1
TX_CLK(R)->TX_CLK(R)	0.706    0.160/*         0.051/*         tx/parity/\DATA_reg_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.705    0.160/*         0.051/*         fifo/mem/\mem_reg[7][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.708    0.160/*         0.051/*         fifo/mem/\mem_reg[4][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.703    0.160/*         0.051/*         fifo/mem/\mem_reg[0][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.705    0.160/*         0.051/*         fifo/mem/\mem_reg[2][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.704    0.160/*         0.051/*         fifo/mem/\mem_reg[1][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.702    0.160/*         0.051/*         fifo/mem/\mem_reg[2][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.704    0.161/*         0.051/*         fifo/mem/\mem_reg[1][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.701    0.161/*         0.051/*         fifo/mem/\mem_reg[6][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.705    0.161/*         0.052/*         fifo/mem/\mem_reg[2][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.687    0.161/*         0.064/*         RegFile/\mem_reg[3][7] /SI    1
TX_CLK(R)->TX_CLK(R)	0.705    0.162/*         0.052/*         tx/parity/\DATA_reg_reg[6] /D    1
TX_CLK(R)->TX_CLK(R)	0.705    0.162/*         0.052/*         tx/parity/parity_bit_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.707    0.162/*         0.051/*         fifo/mem/\mem_reg[6][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.702    0.162/*         0.051/*         fifo/mem/\mem_reg[3][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.693    0.162/*         0.064/*         fifo/fifo_w/\bin_cnt_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.702    0.162/*         0.051/*         fifo/mem/\mem_reg[1][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.708    0.163/*         0.051/*         fifo/mem/\mem_reg[6][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.702    0.163/*         0.051/*         fifo/mem/\mem_reg[1][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.704    0.163/*         0.051/*         fifo/mem/\mem_reg[6][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.704    0.164/*         0.051/*         fifo/mem/\mem_reg[0][4] /D    1
TX_CLK(R)->TX_CLK(R)	0.704    0.164/*         0.052/*         tx/parity/\DATA_reg_reg[4] /D    1
@(R)->SCAN_CLK(R)	0.685    0.164/*         0.073/*         u2/internal_reg/RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.701    0.164/*         0.052/*         fifo/mem/\mem_reg[0][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.695    0.165/*         0.064/*         data_synch/\sync_bus_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.687    0.165/*         0.064/*         RegFile/\mem_reg[4][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.704    0.166/*         0.051/*         fifo/mem/\mem_reg[7][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.699    0.166/*         0.053/*         RegFile/\mem_reg[3][5] /SI    1
TX_CLK(R)->TX_CLK(R)	0.705    0.166/*         0.052/*         tx/parity/\DATA_reg_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.701    0.166/*         0.052/*         fifo/mem/\mem_reg[7][1] /D    1
TX_CLK(R)->TX_CLK(R)	0.705    0.166/*         0.052/*         tx/parity/\DATA_reg_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.693    0.167/*         0.064/*         fifo/fifo_rd/\bin_cnt_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.687    0.167/*         0.064/*         RegFile/RdData_Valid_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.707    0.167/*         0.052/*         RegFile/\mem_reg[14][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.702    0.167/*         0.052/*         RegFile/\mem_reg[5][2] /D    1
TX_CLK(R)->TX_CLK(R)	0.708    0.167/*         0.052/*         tx/parity/\DATA_reg_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.702    0.167/*         0.052/*         RegFile/\mem_reg[6][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.708    0.167/*         0.052/*         RegFile/\mem_reg[11][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.706    0.168/*         0.052/*         RegFile/\mem_reg[14][7] /D    1
TX_CLK(R)->TX_CLK(R)	0.706    0.168/*         0.051/*         tx/parity/\DATA_reg_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.708    0.168/*         0.052/*         RegFile/\mem_reg[10][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.687    0.168/*         0.064/*         RegFile/\mem_reg[3][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.706    0.168/*         0.052/*         RegFile/\mem_reg[10][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.695    0.168/*         0.065/*         tx/parity/\DATA_reg_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.707    0.168/*         0.052/*         RegFile/\mem_reg[10][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.706    0.168/*         0.052/*         RegFile/\mem_reg[12][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.707    0.168/*         0.052/*         RegFile/\mem_reg[11][3] /D    1
@(R)->SCAN_CLK(R)	0.681    0.168/*         0.077/*         u2/SYNC_RST_reg/RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.708    0.168/*         0.052/*         RegFile/\mem_reg[13][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.703    0.169/*         0.052/*         RegFile/\mem_reg[7][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.701    0.169/*         0.052/*         RegFile/\mem_reg[6][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.709    0.169/*         0.052/*         RegFile/\mem_reg[13][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.703    0.169/*         0.052/*         RegFile/\mem_reg[5][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.703    0.170/*         0.052/*         RegFile/\mem_reg[5][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.707    0.170/*         0.052/*         RegFile/\mem_reg[15][2] /D    1
TX_CLK(R)->TX_CLK(R)	0.706    0.170/*         0.053/*         tx/controller/\current_state_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.701    0.170/*         0.052/*         RegFile/\mem_reg[6][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.701    0.170/*         0.052/*         RegFile/\mem_reg[7][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.706    0.170/*         0.052/*         RegFile/\mem_reg[15][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.700    0.171/*         0.052/*         RegFile/\mem_reg[4][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.703    0.171/*         0.052/*         RegFile/\mem_reg[7][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.708    0.171/*         0.052/*         RegFile/\mem_reg[14][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.708    0.171/*         0.052/*         RegFile/\mem_reg[13][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.702    0.171/*         0.052/*         RegFile/\mem_reg[11][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.707    0.171/*         0.052/*         RegFile/\mem_reg[13][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.707    0.171/*         0.052/*         RegFile/\mem_reg[8][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.701    0.171/*         0.052/*         RegFile/\mem_reg[6][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.703    0.171/*         0.052/*         RegFile/\mem_reg[9][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.702    0.171/*         0.052/*         RegFile/\mem_reg[7][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.708    0.172/*         0.052/*         RegFile/\mem_reg[12][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.702    0.172/*         0.052/*         RegFile/\mem_reg[4][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.708    0.172/*         0.052/*         RegFile/\mem_reg[15][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.689    0.172/*         0.065/*         RegFile/\mem_reg[2][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.707    0.172/*         0.052/*         RegFile/\mem_reg[8][4] /D    1
TX_CLK(R)->TX_CLK(R)	0.703    0.172/*         0.056/*         tx/controller/\current_state_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.707    0.172/*         0.052/*         RegFile/\mem_reg[13][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.701    0.172/*         0.052/*         RegFile/\mem_reg[4][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.705    0.172/*         0.052/*         RegFile/\mem_reg[8][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.706    0.172/*         0.052/*         RegFile/\mem_reg[5][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.708    0.172/*         0.052/*         RegFile/\mem_reg[9][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.702    0.173/*         0.052/*         RegFile/\mem_reg[7][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.705    0.173/*         0.053/*         RegFile/\mem_reg[15][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.702    0.173/*         0.052/*         RegFile/\mem_reg[6][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.705    0.173/*         0.053/*         RegFile/\mem_reg[10][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.706    0.173/*         0.052/*         RegFile/\mem_reg[11][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.706    0.173/*         0.052/*         RegFile/\mem_reg[12][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.708    0.173/*         0.053/*         RegFile/\mem_reg[9][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.704    0.173/*         0.052/*         RegFile/\RdData_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.706    0.173/*         0.052/*         RegFile/\mem_reg[14][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.701    0.173/*         0.052/*         RegFile/\mem_reg[5][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.706    0.174/*         0.051/*         fifo/mem/\mem_reg[5][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.703    0.174/*         0.052/*         RegFile/\mem_reg[14][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.706    0.174/*         0.052/*         RegFile/\mem_reg[12][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.701    0.174/*         0.052/*         RegFile/\mem_reg[5][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.704    0.174/*         0.053/*         RegFile/\mem_reg[8][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.689    0.174/*         0.065/*         RegFile/\mem_reg[3][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.702    0.174/*         0.052/*         RegFile/\mem_reg[4][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.702    0.174/*         0.052/*         RegFile/\mem_reg[4][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.707    0.174/*         0.052/*         RegFile/\mem_reg[11][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.706    0.174/*         0.052/*         RegFile/\mem_reg[5][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.706    0.174/*         0.052/*         RegFile/\mem_reg[12][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.706    0.174/*         0.052/*         RegFile/\mem_reg[9][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.706    0.174/*         0.052/*         RegFile/\mem_reg[10][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.705    0.175/*         0.052/*         RegFile/\mem_reg[8][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.706    0.175/*         0.064/*         u1/\count_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.703    0.175/*         0.052/*         RegFile/\RdData_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.702    0.175/*         0.052/*         RegFile/\mem_reg[4][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.701    0.175/*         0.052/*         RegFile/\mem_reg[6][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.701    0.175/*         0.052/*         RegFile/\mem_reg[6][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.701    0.175/*         0.052/*         RegFile/\mem_reg[14][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.707    0.175/*         0.053/*         RegFile/\mem_reg[10][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.701    0.175/*         0.052/*         RegFile/\mem_reg[9][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.707    0.175/*         0.052/*         data_synch/\sync_bus_reg[7] /D    1
GATED_CLK(R)->GATED_CLK(R)	0.162    0.175/*         0.052/*         alu/\ALU_OUT_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.706    0.176/*         0.052/*         RegFile/\mem_reg[14][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.706    0.176/*         0.052/*         RegFile/\mem_reg[11][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.703    0.176/*         0.053/*         RegFile/\mem_reg[13][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.707    0.176/*         0.052/*         data_synch/\sync_bus_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.706    0.176/*         0.052/*         RegFile/\mem_reg[7][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.693    0.176/*         0.065/*         data_synch/enable_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.700    0.176/*         0.056/*         fifo/fifo_w/\bin_cnt_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.707    0.176/*         0.053/*         RegFile/\mem_reg[14][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.706    0.176/*         0.052/*         RegFile/\mem_reg[15][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.709    0.176/*         0.052/*         RegFile/\mem_reg[12][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.707    0.177/*         0.052/*         RegFile/\mem_reg[10][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.708    0.177/*         0.053/*         RegFile/\mem_reg[13][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.687    0.177/*         0.064/*         RegFile/\mem_reg[3][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.703    0.177/*         0.052/*         RegFile/\mem_reg[7][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.706    0.177/*         0.052/*         RegFile/\mem_reg[8][7] /D    1
GATED_CLK(R)->GATED_CLK(R)	0.163    0.177/*         0.053/*         alu/\ALU_OUT_reg[5] /D    1
GATED_CLK(R)->GATED_CLK(R)	0.163    0.177/*         0.052/*         alu/\ALU_OUT_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.705    0.177/*         0.064/*         u0/\count_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.703    0.178/*         0.052/*         RegFile/\RdData_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.704    0.178/*         0.052/*         RegFile/\RdData_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.705    0.178/*         0.053/*         RegFile/\mem_reg[9][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.705    0.178/*         0.052/*         RegFile/\RdData_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.702    0.178/*         0.052/*         RegFile/\mem_reg[1][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.687    0.178/*         0.065/*         RegFile/\mem_reg[3][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.704    0.179/*         0.053/*         RegFile/\mem_reg[9][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.702    0.179/*         0.052/*         RegFile/\mem_reg[0][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.704    0.179/*         0.052/*         RegFile/\mem_reg[11][5] /D    1
GATED_CLK(R)->GATED_CLK(R)	0.163    0.179/*         0.053/*         alu/\ALU_OUT_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.687    0.179/*         0.065/*         RegFile/\mem_reg[3][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.706    0.179/*         0.053/*         RegFile/\mem_reg[15][0] /D    1
TX_CLK(R)->TX_CLK(R)	0.705    0.179/*         0.052/*         tx/ser/\count_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.707    0.179/*         0.052/*         RegFile/\mem_reg[12][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.708    0.180/*         0.053/*         RegFile/\mem_reg[8][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.704    0.180/*         0.052/*         RegFile/\RdData_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.708    0.180/*         0.052/*         RegFile/\mem_reg[11][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.709    0.181/*         0.052/*         RegFile/\mem_reg[12][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.696    0.181/*         0.053/*         FSM/\address__reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.705    0.181/*         0.053/*         RegFile/\mem_reg[6][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.700    0.181/*         0.053/*         RegFile/\mem_reg[7][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.701    0.182/*         0.052/*         RegFile/\mem_reg[4][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.699    0.182/*         0.053/*         RegFile/\mem_reg[4][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.705    0.182/*         0.053/*         RegFile/\mem_reg[8][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.702    0.183/*         0.052/*         RegFile/\mem_reg[1][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.708    0.183/*         0.052/*         fifo/fifo_w/full_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.705    0.184/*         0.052/*         RegFile/\RdData_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.699    0.184/*         0.052/*         RegFile/\mem_reg[0][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.701    0.185/*         0.052/*         RegFile/\mem_reg[0][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.699    0.185/*         0.060/*         tx/ser/\data_reg_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.699    0.185/*         0.052/*         RegFile/\mem_reg[1][5] /D    1
TX_CLK(R)->TX_CLK(R)	0.704    0.186/*         0.053/*         fifo/fifo_rd/\bin_cnt_reg[0] /D    1
UART_CLK(R)->UART_CLK(R)	0.703    0.186/*         0.052/*         u0/flag_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.696    0.186/*         0.053/*         FSM/\address__reg[3] /D    1
RX_CLK(R)->RX_CLK(R)	0.717    0.187/*         0.052/*         rx/deserial/\P_data_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.684    0.187/*         0.066/*         FSM/\current_state_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.703    0.187/*         0.052/*         RegFile/\RdData_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.701    0.187/*         0.053/*         RegFile/\mem_reg[5][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.717    0.187/*         0.052/*         u0/\count_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.698    0.187/*         0.060/*         tx/ser/\count_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.707    0.187/*         0.052/*         data_synch/\sync_bus_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.718    0.187/*         0.052/*         u0/\count_reg[3] /D    1
RX_CLK(R)->RX_CLK(R)	0.714    0.188/*         0.052/*         rx/EDGE_U0/\bit_count_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.706    0.188/*         0.053/*         RegFile/\mem_reg[13][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.699    0.188/*         0.052/*         RegFile/\mem_reg[1][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.697    0.189/*         0.052/*         data_synch/\sync_bus_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.702    0.189/*         0.052/*         RegFile/\mem_reg[0][0] /D    1
GATED_CLK(R)->GATED_CLK(R)	0.162    0.190/*         0.055/*         alu/\ALU_OUT_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.702    0.190/*         0.052/*         RegFile/\mem_reg[1][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.719    0.190/*         0.052/*         u1/\count_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.701    0.190/*         0.053/*         RegFile/\mem_reg[0][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.709    0.190/*         0.060/*         rx/EDGE_U0/\edge_count_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.698    0.190/*         0.053/*         FSM/\address__reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.717    0.191/*         0.052/*         u0/\count_reg[4] /D    1
RX_CLK(R)->RX_CLK(R)	0.711    0.191/*         0.057/*         rx/controller/flag_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.707    0.191/*         0.052/*         data_synch/\sync_bus_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.717    0.191/*         0.052/*         u0/\count_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.702    0.191/*         0.052/*         RegFile/\mem_reg[0][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.704    0.191/*         0.053/*         fifo/fifo_w/\bin_cnt_reg[3] /D    1
RX_CLK(R)->RX_CLK(R)	0.715    0.192/*         0.054/*         rx/deserial/\P_data_reg[3] /D    1
TX_CLK(R)->TX_CLK(R)	0.670    */0.192         */0.087         tx/ser/\count_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.711    0.192/*         0.060/*         rx/controller/\prescale_reg_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.700    0.192/*         0.052/*         FSM/\address__reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.710    0.192/*         0.061/*         rx/deserial/\P_data_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.711    0.192/*         0.060/*         rx/deserial/\P_data_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.701    0.193/*         0.053/*         RegFile/\mem_reg[0][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.717    0.193/*         0.052/*         u0/\count_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.706    0.193/*         0.054/*         RegFile/\mem_reg[15][1] /D    1
TX_CLK(R)->TX_CLK(R)	0.704    0.193/*         0.052/*         tx/ser/\data_reg_reg[7] /D    1
TX_CLK(R)->TX_CLK(R)	0.708    0.193/*         0.052/*         fifo/fifo_rd/\bin_cnt_reg[3] /D    1
GATED_CLK(R)->GATED_CLK(R)	0.164    0.193/*         0.050/*         alu/\B__reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.710    0.194/*         0.061/*         rx/deserial/\P_data_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.719    0.194/*         0.052/*         u1/\count_reg[6] /D    1
RX_CLK(R)->RX_CLK(R)	0.681    */0.194         */0.087         rx/EDGE_U0/\bit_count_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.702    0.194/*         0.052/*         RegFile/\mem_reg[1][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.702    0.195/*         0.052/*         RegFile/\mem_reg[0][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.704    0.195/*         0.054/*         RegFile/\mem_reg[10][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.684    0.195/*         0.066/*         FSM/\current_state_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.718    0.195/*         0.052/*         u1/\count_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.701    0.195/*         0.053/*         RegFile/\mem_reg[1][0] /D    1
GATED_CLK(R)->GATED_CLK(R)	0.164    0.195/*         0.051/*         alu/\ALU_OUT_reg[15] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.707    0.195/*         0.052/*         data_synch/\sync_bus_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.718    0.196/*         0.052/*         u1/\count_reg[5] /D    1
GATED_CLK(R)->GATED_CLK(R)	0.164    0.196/*         0.052/*         alu/\ALU_OUT_reg[14] /D    1
GATED_CLK(R)->GATED_CLK(R)	0.164    0.197/*         0.051/*         alu/\ALU_OUT_reg[9] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.702    0.197/*         0.052/*         RegFile/\mem_reg[1][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.711    0.197/*         0.060/*         rx/deserial/\P_data_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.707    0.197/*         0.061/*         rx/deserial/parity_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.706    0.197/*         0.052/*         RegFile/\mem_reg[15][7] /D    1
GATED_CLK(R)->GATED_CLK(R)	0.159    0.198/*         0.057/*         alu/\ALU_OUT_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.685    0.199/*         0.066/*         RegFile/\mem_reg[2][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.708    0.200/*         0.061/*         rx/deserial/\P_data_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.707    0.200/*         0.052/*         data_synch/\sync_bus_reg[0] /D    1
RX_CLK(R)->RX_CLK(R)	0.715    0.200/*         0.055/*         rx/deserial/\P_data_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.708    0.201/*         0.061/*         rx/deserial/\P_data_reg[7] /SI    1
GATED_CLK(R)->GATED_CLK(R)	0.163    0.201/*         0.052/*         alu/\ALU_OUT_reg[8] /D    1
GATED_CLK(R)->GATED_CLK(R)	0.164    0.201/*         0.051/*         alu/\ALU_OUT_reg[13] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.709    0.202/*         0.062/*         rx/controller/\prescale_reg_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.717    0.202/*         0.052/*         u0/\count_reg[1] /D    1
RX_CLK(R)->RX_CLK(R)	0.714    0.202/*         0.056/*         rx/deserial/\P_data_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.703    0.203/*         0.053/*         fifo/fifo_w/\bin_cnt_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.708    0.203/*         0.061/*         rx/EDGE_U0/\bit_count_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.718    0.203/*         0.052/*         u1/\count_reg[2] /D    1
GATED_CLK(R)->GATED_CLK(R)	0.167    0.204/*         0.048/*         alu/\B__reg[7] /SI    1
UART_CLK(R)->UART_CLK(R)	0.704    0.205/*         0.052/*         u1/flag_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.709    0.206/*         0.062/*         rx/EDGE_U0/\prescale_reg_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.707    0.206/*         0.062/*         rx/controller/\prescale_reg_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.706    0.206/*         0.065/*         rx/EDGE_U0/\prescale_reg_reg[0] /SI    1
GATED_CLK(R)->GATED_CLK(R)	0.163    0.207/*         0.052/*         alu/\ALU_OUT_reg[11] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.715    0.208/*         0.054/*         rx/deserial/parity_reg/D    1
RX_CLK(R)->RX_CLK(R)	0.714    0.209/*         0.056/*         rx/deserial/\P_data_reg[5] /D    1
RX_CLK(R)->RX_CLK(R)	0.713    0.209/*         0.055/*         rx/deserial/\P_data_reg[6] /D    1
RX_CLK(R)->RX_CLK(R)	0.714    0.209/*         0.053/*         rx/deserial/\P_data_reg[7] /D    1
RX_CLK(R)->RX_CLK(R)	0.715    0.210/*         0.055/*         rx/deserial/\P_data_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.691    0.210/*         0.065/*         fifo/fifo_w/\bin_cnt_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.697    0.211/*         0.052/*         data_synch/\sync_bus_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.699    0.211/*         0.052/*         RegFile/\mem_reg[3][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.704    0.211/*         0.052/*         fifo/read_synch/\internal_pointer_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.718    0.212/*         0.052/*         u1/\count_reg[1] /D    1
GATED_CLK(R)->GATED_CLK(R)	0.163    0.213/*         0.052/*         alu/\ALU_OUT_reg[12] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.699    0.213/*         0.052/*         RegFile/\mem_reg[3][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.690    0.214/*         0.066/*         fifo/fifo_w/\bin_cnt_reg[1] /SI    1
RX_CLK(R)->RX_CLK(R)	0.679    */0.215         */0.087         rx/EDGE_U0/\bit_count_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.706    0.215/*         0.065/*         rx/EDGE_U0/\edge_count_reg[5] /SI    1
GATED_CLK(R)->GATED_CLK(R)	0.163    0.215/*         0.052/*         alu/\ALU_OUT_reg[10] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.707    0.215/*         0.053/*         fifo/write_synch/\internal_pointer_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.699    0.217/*         0.052/*         RegFile/\mem_reg[3][0] /D    1
GATED_CLK(R)->GATED_CLK(R)	0.161    0.218/*         0.054/*         alu/\B__reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.690    0.219/*         0.064/*         RegFile/\mem_reg[2][3] /SI    1
RX_CLK(R)->RX_CLK(R)	0.712    0.219/*         0.054/*         rx/sampling/\sampled_count_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.706    0.223/*         0.064/*         rx/EDGE_U0/\edge_count_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.701    0.223/*         0.053/*         fifo/read_synch/\internal_pointer_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.700    0.225/*         0.052/*         RegFile/\mem_reg[3][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.698    0.225/*         0.052/*         RegFile/\mem_reg[2][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.702    0.225/*         0.052/*         RegFile/\mem_reg[3][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.698    0.226/*         0.052/*         FSM/\current_state_reg[3] /D    1
GATED_CLK(R)->GATED_CLK(R)	0.158    0.227/*         0.056/*         alu/\ALU_OUT_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.700    0.227/*         0.052/*         RegFile/\mem_reg[3][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.706    0.228/*         0.064/*         rx/EDGE_U0/\edge_count_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.700    0.229/*         0.052/*         RegFile/\mem_reg[3][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.692    0.230/*         0.064/*         RegFile/\RdData_reg[0] /SI    1
TX_CLK(R)->TX_CLK(R)	0.671    */0.230         */0.086         tx/controller/\current_state_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.699    0.233/*         0.053/*         RegFile/\mem_reg[3][1] /D    1
UART_CLK(R)->UART_CLK(R)	0.263    0.234/*         0.052/*         u1/o_div_clk__reg/D    1
TX_CLK(R)->TX_CLK(R)	0.702    0.236/*         0.054/*         fifo/fifo_rd/\bin_cnt_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.707    0.239/*         0.062/*         rx/controller/\current_state_reg[2] /SI    1
GATED_CLK(R)->GATED_CLK(R)	0.150    0.240/*         0.066/*         alu/\B__reg[1] /SI    1
TX_CLK(R)->TX_CLK(R)	0.698    0.242/*         0.062/*         pulse_valid/internal_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.705    0.243/*         0.052/*         fifo/fifo_w/\bin_cnt_reg[1] /D    1
TX_CLK(R)->TX_CLK(R)	0.654    */0.246         */0.106         fifo/fifo_rd/empty_reg/D    1
UART_CLK(R)->UART_CLK(R)	0.268    0.247/*         0.052/*         u0/o_div_clk__reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.711    0.248/*         0.060/*         rx/EDGE_U0/\edge_count_reg[4] /SI    1
UART_CLK(R)->UART_CLK(R)	0.703    0.248/*         0.051/*         u0/\count_reg[0] /D    1
TX_CLK(R)->TX_CLK(R)	0.672    */0.248         */0.085         tx/ser/\count_reg[1] /D    1
UART_CLK(R)->UART_CLK(R)	0.704    0.252/*         0.052/*         u1/\count_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.701    0.253/*         0.057/*         data_synch/enable_pulse_reg/D    1
RX_CLK(R)->RX_CLK(R)	0.714    0.253/*         0.054/*         rx/EDGE_U0/\edge_count_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.699    0.255/*         0.070/*         rx/controller/flag_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.698    0.256/*         0.052/*         RegFile/\mem_reg[2][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.707    0.258/*         0.053/*         fifo/write_synch/\internal_pointer_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.698    0.259/*         0.052/*         FSM/\current_state_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.695    0.261/*         0.062/*         fifo/fifo_rd/\bin_cnt_reg[2] /SI    1
TX_CLK(R)->TX_CLK(R)	0.702    0.262/*         0.057/*         busy_faling/internal_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.710    0.262/*         0.061/*         rx/EDGE_U0/\edge_count_reg[3] /SI    1
TX_CLK(R)->TX_CLK(R)	0.702    0.262/*         0.057/*         pulse_en/internal_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.697    0.262/*         0.052/*         FSM/\current_state_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.664    */0.264         */0.107         rx/controller/\prescale_reg_reg[5] /D    1
GATED_CLK(R)->GATED_CLK(R)	0.153    0.265/*         0.062/*         alu/\ALU_OUT_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.663    */0.266         */0.108         rx/controller/\prescale_reg_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.660    */0.267         */0.108         rx/controller/\prescale_reg_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.662    */0.268         */0.109         rx/controller/\prescale_reg_reg[3] /D    1
RX_CLK(R)->RX_CLK(R)	0.680    */0.269         */0.088         rx/sampling/\sampled_count_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.664    */0.270         */0.107         rx/EDGE_U0/\prescale_reg_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.663    */0.271         */0.108         rx/EDGE_U0/\prescale_reg_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.663    */0.273         */0.108         rx/EDGE_U0/\prescale_reg_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.662    */0.273         */0.109         rx/EDGE_U0/\prescale_reg_reg[3] /D    1
@(R)->SCAN_CLK(R)	0.825    0.273/*         -0.055/*        u1/\count_reg[0] /SN    1
@(R)->SCAN_CLK(R)	0.825    0.274/*         -0.054/*        u1/flag_reg/SN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.700    0.274/*         0.061/*         fifo/fifo_rd/\bin_cnt_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.701    0.275/*         0.053/*         RegFile/\mem_reg[2][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.659    */0.280         */0.112         rx/controller/\prescale_reg_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.690    0.280/*         0.061/*         RegFile/\mem_reg[3][0] /SI    1
RX_CLK(R)->RX_CLK(R)	0.716    0.281/*         0.053/*         rx/EDGE_U0/\edge_count_reg[5] /D    1
GATED_CLK(R)->GATED_CLK(R)	0.155    0.281/*         0.060/*         alu/\A__reg[6] /SI    1
@(R)->SCAN_CLK(R)	0.824    0.283/*         -0.055/*        u0/flag_reg/SN    1
@(R)->SCAN_CLK(R)	0.824    0.284/*         -0.055/*        u0/\count_reg[0] /SN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.690    0.284/*         0.061/*         RegFile/\mem_reg[2][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.691    0.285/*         0.061/*         RegFile/\mem_reg[2][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.659    */0.286         */0.112         rx/EDGE_U0/\prescale_reg_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.708    0.287/*         0.061/*         rx/sampling/conseq_sampled_bit_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.690    0.288/*         0.060/*         RegFile/\mem_reg[2][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.708    0.289/*         0.043/*         RegFile/\mem_reg[2][7] /SI    1
GATED_CLK(R)->GATED_CLK(R)	0.152    0.290/*         0.063/*         alu/OUT_VALID_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.698    0.293/*         0.052/*         FSM/\current_state_reg[2] /D    1
RX_CLK(R)->RX_CLK(R)	0.679    */0.297         */0.088         rx/controller/\current_state_reg[1] /D    1
RX_CLK(R)->RX_CLK(R)	0.715    0.300/*         0.052/*         rx/controller/\current_state_reg[0] /D    1
RX_CLK(R)->RX_CLK(R)	0.677    */0.305         */0.090         rx/sampling/conseq_sampled_bit_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.697    0.308/*         0.054/*         RegFile/RdData_Valid_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.707    0.316/*         0.053/*         RegFile/\mem_reg[9][3] /D    1
RX_CLK(R)->RX_CLK(R)	0.683    */0.319         */0.086         rx/EDGE_U0/\edge_count_reg[1] /D    1
GATED_CLK(R)->GATED_CLK(R)	0.176    0.320/*         0.040/*         alu/\B__reg[5] /SI    1
RX_CLK(R)->RX_CLK(R)	0.716    0.323/*         0.053/*         rx/EDGE_U0/\edge_count_reg[3] /D    1
TX_CLK(R)->TX_CLK(R)	0.705    0.326/*         0.052/*         fifo/fifo_rd/\bin_cnt_reg[2] /D    1
RX_CLK(R)->RX_CLK(R)	0.716    0.327/*         0.053/*         rx/EDGE_U0/\edge_count_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.703    0.328/*         0.052/*         fifo/read_synch/\internal_pointer_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.702    0.329/*         0.052/*         RegFile/\mem_reg[2][3] /D    1
RX_CLK(R)->RX_CLK(R)	0.716    0.329/*         0.053/*         rx/EDGE_U0/\edge_count_reg[4] /D    1
RX_CLK(R)->RX_CLK(R)	0.705    0.330/*         0.062/*         rx/controller/\current_state_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.699    0.330/*         0.052/*         RegFile/\mem_reg[2][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.699    0.333/*         0.052/*         RegFile/\mem_reg[2][5] /D    1
@(R)->SCAN_CLK(R)	0.807    0.333/*         -0.057/*        RegFile/\mem_reg[2][0] /SN    1
@(R)->SCAN_CLK(R)	0.807    0.335/*         -0.057/*        RegFile/\mem_reg[2][7] /SN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.699    0.338/*         0.052/*         RegFile/\mem_reg[2][7] /D    1
@(R)->SCAN_CLK(R)	0.808    0.340/*         -0.057/*        RegFile/\mem_reg[3][5] /SN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.665    */0.350         */0.093         data_synch/enable_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.697    0.352/*         0.053/*         RegFile/\mem_reg[2][6] /D    1
GATED_CLK(R)->GATED_CLK(R)	0.164    0.356/*         0.051/*         alu/\A__reg[7] /SI    1
GATED_CLK(R)->GATED_CLK(R)	0.086    */0.363         */0.129         alu/\A__reg[1] /SI    1
GATED_CLK(R)->GATED_CLK(R)	0.150    0.365/*         0.065/*         alu/\A__reg[3] /SI    1
REF_CLK(R)->GATED_CLK(R)	0.305    */0.376         */0.099         alu/OUT_VALID_reg/D    1
@(R)->SCAN_CLK(R)	0.707    0.380/*         0.062/*         rx/sampling/\sampled_count_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.709    0.381/*         0.062/*         rx/EDGE_U0/\edge_count_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.707    0.381/*         0.062/*         rx/sampling/\sampled_count_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.709    0.381/*         0.062/*         rx/EDGE_U0/\edge_count_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.706    0.382/*         0.062/*         rx/EDGE_U0/\bit_count_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.707    0.382/*         0.062/*         rx/EDGE_U0/\edge_count_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.707    0.382/*         0.062/*         rx/EDGE_U0/\bit_count_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.707    0.382/*         0.062/*         rx/controller/\current_state_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.707    0.384/*         0.062/*         rx/sampling/sampled_bit_reg/RN    1
@(R)->SCAN_CLK(R)	0.707    0.386/*         0.062/*         rx/sampling/conseq_sampled_bit_reg/RN    1
@(R)->SCAN_CLK(R)	0.707    0.386/*         0.062/*         rx/controller/\current_state_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.707    0.386/*         0.062/*         rx/controller/\current_state_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.709    0.387/*         0.062/*         u1/\count_reg[6] /RN    1
@(R)->SCAN_CLK(R)	0.708    0.388/*         0.062/*         u1/\count_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.696    0.389/*         0.062/*         data_synch/enable_reg/RN    1
@(R)->SCAN_CLK(R)	0.707    0.389/*         0.062/*         rx/deserial/\P_data_reg[6] /RN    1
@(R)->SCAN_CLK(R)	0.709    0.391/*         0.062/*         rx/deserial/\P_data_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.710    0.391/*         0.062/*         rx/deserial/\P_data_reg[5] /RN    1
@(R)->SCAN_CLK(R)	0.710    0.391/*         0.062/*         rx/deserial/\P_data_reg[4] /RN    1
@(R)->SCAN_CLK(R)	0.709    0.392/*         0.062/*         rx/deserial/\P_data_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.709    0.392/*         0.062/*         rx/controller/\prescale_reg_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.708    0.392/*         0.062/*         u1/\count_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.707    0.392/*         0.062/*         rx/deserial/\P_data_reg[7] /RN    1
@(R)->SCAN_CLK(R)	0.707    0.392/*         0.062/*         rx/deserial/parity_reg/RN    1
@(R)->SCAN_CLK(R)	0.707    0.393/*         0.062/*         rx/controller/\prescale_reg_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.706    0.393/*         0.062/*         rx/EDGE_U0/\bit_count_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.707    0.394/*         0.062/*         u0/\count_reg[5] /RN    1
@(R)->SCAN_CLK(R)	0.710    0.394/*         0.062/*         rx/deserial/\P_data_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.707    0.394/*         0.062/*         rx/controller/\prescale_reg_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.709    0.394/*         0.062/*         u1/\count_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.710    0.395/*         0.062/*         rx/deserial/\P_data_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.709    0.396/*         0.062/*         u1/\count_reg[4] /RN    1
@(R)->SCAN_CLK(R)	0.709    0.396/*         0.062/*         u1/\count_reg[5] /RN    1
@(R)->SCAN_CLK(R)	0.710    0.398/*         0.062/*         rx/EDGE_U0/\prescale_reg_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.700    0.399/*         0.070/*         rx/par_checker/par_err_reg/RN    1
@(R)->SCAN_CLK(R)	0.710    0.399/*         0.062/*         rx/EDGE_U0/\prescale_reg_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.696    0.399/*         0.062/*         tx/controller/\current_state_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.697    0.399/*         0.062/*         data_synch/enable_pulse_reg/RN    1
@(R)->SCAN_CLK(R)	0.710    0.399/*         0.062/*         rx/EDGE_U0/\prescale_reg_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.697    0.399/*         0.062/*         data_synch/exx_en_reg/RN    1
@(R)->SCAN_CLK(R)	0.710    0.399/*         0.062/*         rx/EDGE_U0/\prescale_reg_reg[5] /RN    1
@(R)->SCAN_CLK(R)	0.697    0.400/*         0.062/*         data_synch/ex_enable_reg/RN    1
@(R)->SCAN_CLK(R)	0.696    0.400/*         0.062/*         tx/ser/\count_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.697    0.400/*         0.062/*         data_synch/\sync_bus_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.699    0.400/*         0.070/*         rx/controller/flag_reg/RN    1
@(R)->SCAN_CLK(R)	0.710    0.400/*         0.062/*         rx/EDGE_U0/\edge_count_reg[4] /RN    1
@(R)->SCAN_CLK(R)	0.709    0.400/*         0.062/*         rx/EDGE_U0/\prescale_reg_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.709    0.400/*         0.062/*         rx/EDGE_U0/\prescale_reg_reg[4] /RN    1
@(R)->SCAN_CLK(R)	0.696    0.400/*         0.062/*         tx/ser/\count_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.696    0.400/*         0.062/*         tx/ser/\count_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.709    0.400/*         0.062/*         rx/EDGE_U0/\edge_count_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.709    0.400/*         0.062/*         rx/EDGE_U0/\edge_count_reg[5] /RN    1
@(R)->SCAN_CLK(R)	0.696    0.400/*         0.063/*         data_synch/\sync_bus_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.696    0.401/*         0.062/*         tx/parity/parity_bit_reg/RN    1
@(R)->SCAN_CLK(R)	0.696    0.401/*         0.062/*         tx/parity/\DATA_reg_reg[7] /RN    1
@(R)->SCAN_CLK(R)	0.707    0.402/*         0.062/*         u0/\count_reg[6] /RN    1
@(R)->SCAN_CLK(R)	0.709    0.402/*         0.062/*         rx/controller/\prescale_reg_reg[4] /RN    1
@(R)->SCAN_CLK(R)	0.709    0.402/*         0.062/*         rx/controller/\prescale_reg_reg[5] /RN    1
@(R)->SCAN_CLK(R)	0.709    0.402/*         0.062/*         rx/controller/\prescale_reg_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.696    0.402/*         0.062/*         tx/parity/\DATA_reg_reg[6] /RN    1
@(R)->SCAN_CLK(R)	0.707    0.403/*         0.062/*         u0/\count_reg[4] /RN    1
@(R)->SCAN_CLK(R)	0.707    0.403/*         0.062/*         u0/\count_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.707    0.403/*         0.062/*         u0/\count_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.707    0.403/*         0.062/*         u0/\count_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.696    0.403/*         0.062/*         fifo/read_synch/\internal_pointer_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.695    0.403/*         0.062/*         tx/ser/\data_reg_reg[6] /RN    1
@(R)->SCAN_CLK(R)	0.697    0.403/*         0.062/*         tx/ser/\data_reg_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.697    0.403/*         0.062/*         tx/ser/\data_reg_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.696    0.404/*         0.062/*         tx/ser/\data_reg_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.696    0.404/*         0.062/*         tx/ser/\data_reg_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.694    0.404/*         0.062/*         tx/ser/\data_reg_reg[7] /RN    1
@(R)->SCAN_CLK(R)	0.695    0.404/*         0.062/*         fifo/read_synch/\synchronized_pointer_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.695    0.405/*         0.062/*         tx/ser/\data_reg_reg[4] /RN    1
@(R)->SCAN_CLK(R)	0.695    0.405/*         0.062/*         fifo/read_synch/\internal_pointer_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.695    0.405/*         0.062/*         tx/ser/\data_reg_reg[5] /RN    1
@(R)->SCAN_CLK(R)	0.698    0.405/*         0.062/*         fifo/fifo_w/full_reg/RN    1
@(R)->SCAN_CLK(R)	0.694    0.406/*         0.062/*         fifo/read_synch/\synchronized_pointer_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.697    0.407/*         0.062/*         data_synch/\sync_bus_reg[7] /RN    1
@(R)->SCAN_CLK(R)	0.694    0.407/*         0.062/*         fifo/read_synch/\internal_pointer_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.694    0.407/*         0.062/*         fifo/fifo_w/\bin_cnt_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.695    0.408/*         0.062/*         fifo/fifo_w/\bin_cnt_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.695    0.408/*         0.062/*         fifo/fifo_w/\bin_cnt_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.693    0.408/*         0.062/*         fifo/read_synch/\internal_pointer_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.698    0.410/*         0.062/*         fifo/read_synch/\synchronized_pointer_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.698    0.411/*         0.062/*         data_synch/\sync_bus_reg[6] /RN    1
@(R)->SCAN_CLK(R)	0.698    0.411/*         0.062/*         fifo/read_synch/\synchronized_pointer_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.698    0.411/*         0.062/*         data_synch/\sync_bus_reg[5] /RN    1
@(R)->SCAN_CLK(R)	0.697    0.411/*         0.062/*         data_synch/\sync_bus_reg[4] /RN    1
@(R)->SCAN_CLK(R)	0.686    0.415/*         0.069/*         fifo/fifo_w/\bin_cnt_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.688    0.421/*         0.062/*         data_synch/\sync_bus_reg[2] /RN    1
GATED_CLK(R)->GATED_CLK(R)	0.153    0.427/*         0.061/*         alu/\A__reg[2] /SI    1
@(R)->SCAN_CLK(R)	0.687    0.433/*         0.062/*         data_synch/\sync_bus_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.688    0.438/*         0.061/*         FSM/\address__reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.687    0.441/*         0.061/*         FSM/\address__reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.689    0.445/*         0.061/*         RegFile/\mem_reg[2][5] /RN    1
@(R)->SCAN_CLK(R)	0.689    0.446/*         0.061/*         FSM/\address__reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.689    0.449/*         0.061/*         RegFile/\mem_reg[2][1] /RN    1
GATED_CLK(R)->GATED_CLK(R)	0.152    0.449/*         0.063/*         alu/\A__reg[5] /SI    1
@(R)->SCAN_CLK(R)	0.688    0.452/*         0.061/*         RegFile/\mem_reg[2][6] /RN    1
GATED_CLK(R)->GATED_CLK(R)	0.174    0.453/*         0.040/*         alu/\B__reg[4] /SI    1
@(R)->SCAN_CLK(R)	0.690    0.453/*         0.061/*         RegFile/\mem_reg[3][7] /RN    1
REF_CLK(R)->REF_CLK(R)	0.257    */0.454         */-0.045        clkGate/u0/E    1
@(R)->SCAN_CLK(R)	0.690    0.454/*         0.061/*         RegFile/\mem_reg[2][4] /RN    1
@(R)->SCAN_CLK(R)	0.690    0.456/*         0.061/*         RegFile/\mem_reg[3][6] /RN    1
@(R)->SCAN_CLK(R)	0.697    0.458/*         0.061/*         RegFile/\mem_reg[5][1] /RN    1
@(R)->SCAN_CLK(R)	0.690    0.458/*         0.061/*         RegFile/\mem_reg[3][0] /RN    1
GATED_CLK(R)->GATED_CLK(R)	0.173    0.458/*         0.041/*         alu/\B__reg[3] /SI    1
@(R)->SCAN_CLK(R)	0.690    0.459/*         0.061/*         RegFile/\mem_reg[3][1] /RN    1
@(R)->SCAN_CLK(R)	0.692    0.460/*         0.061/*         RegFile/\mem_reg[4][1] /RN    1
@(R)->SCAN_CLK(R)	0.693    0.461/*         0.061/*         RegFile/\mem_reg[2][3] /RN    1
@(R)->SCAN_CLK(R)	0.693    0.461/*         0.061/*         RegFile/\mem_reg[5][0] /RN    1
@(R)->SCAN_CLK(R)	0.693    0.461/*         0.061/*         RegFile/\mem_reg[2][2] /RN    1
@(R)->SCAN_CLK(R)	0.692    0.462/*         0.061/*         RegFile/\mem_reg[5][2] /RN    1
@(R)->SCAN_CLK(R)	0.693    0.462/*         0.061/*         RegFile/\mem_reg[0][7] /RN    1
@(R)->SCAN_CLK(R)	0.693    0.462/*         0.061/*         RegFile/\mem_reg[1][7] /RN    1
@(R)->SCAN_CLK(R)	0.690    0.462/*         0.061/*         RegFile/\mem_reg[4][0] /RN    1
@(R)->SCAN_CLK(R)	0.693    0.462/*         0.061/*         RegFile/\mem_reg[1][0] /RN    1
@(R)->SCAN_CLK(R)	0.693    0.463/*         0.061/*         RegFile/\mem_reg[3][3] /RN    1
@(R)->SCAN_CLK(R)	0.693    0.463/*         0.061/*         RegFile/\mem_reg[4][3] /RN    1
@(R)->SCAN_CLK(R)	0.693    0.463/*         0.061/*         RegFile/\mem_reg[7][3] /RN    1
@(R)->SCAN_CLK(R)	0.693    0.463/*         0.061/*         RegFile/\mem_reg[5][3] /RN    1
GATED_CLK(R)->GATED_CLK(R)	0.151    0.465/*         0.065/*         alu/\A__reg[4] /SI    1
@(R)->SCAN_CLK(R)	0.691    0.465/*         0.061/*         RegFile/\mem_reg[4][2] /RN    1
@(R)->SCAN_CLK(R)	0.691    0.465/*         0.061/*         RegFile/\mem_reg[3][4] /RN    1
@(R)->SCAN_CLK(R)	0.691    0.465/*         0.061/*         RegFile/\mem_reg[3][2] /RN    1
@(R)->SCAN_CLK(R)	0.690    0.465/*         0.061/*         RegFile/\mem_reg[1][6] /RN    1
@(R)->SCAN_CLK(R)	0.810    0.559/*         -0.049/*        fifo/fifo_rd/empty_reg/SN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.273    0.574/*         0.061/*         u0/o_div_clk__reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.267    0.596/*         0.063/*         u1/o_div_clk__reg/SI    1
@(R)->SCAN_CLK(R)	0.695    0.663/*         0.066/*         tx/controller/\current_state_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.695    0.664/*         0.066/*         pulse_valid/internal_reg/RN    1
@(R)->SCAN_CLK(R)	0.695    0.664/*         0.066/*         pulse_valid/PULSE_SIG_reg/RN    1
@(R)->SCAN_CLK(R)	0.695    0.666/*         0.066/*         tx/parity/\DATA_reg_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.695    0.669/*         0.066/*         pulse_en/PULSE_SIG_reg/RN    1
@(R)->SCAN_CLK(R)	0.687    0.671/*         0.073/*         tx/controller/\current_state_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.692    0.672/*         0.066/*         tx/parity/\DATA_reg_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.695    0.672/*         0.066/*         busy_faling/PULSE_SIG_reg/RN    1
@(R)->SCAN_CLK(R)	0.692    0.673/*         0.066/*         tx/parity/\DATA_reg_reg[5] /RN    1
@(R)->SCAN_CLK(R)	0.692    0.673/*         0.066/*         tx/parity/\DATA_reg_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.695    0.673/*         0.066/*         busy_faling/internal_reg/RN    1
@(R)->SCAN_CLK(R)	0.695    0.673/*         0.066/*         pulse_en/internal_reg/RN    1
@(R)->SCAN_CLK(R)	0.691    0.674/*         0.066/*         tx/parity/\DATA_reg_reg[4] /RN    1
@(R)->SCAN_CLK(R)	0.695    0.674/*         0.066/*         fifo/fifo_rd/\bin_cnt_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.695    0.674/*         0.066/*         tx/parity/\DATA_reg_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.694    0.676/*         0.066/*         fifo/write_synch/\synchronized_pointer_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.692    0.677/*         0.067/*         u7/PULSE_SIG_reg/RN    1
@(R)->SCAN_CLK(R)	0.694    0.678/*         0.066/*         fifo/write_synch/\synchronized_pointer_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.694    0.678/*         0.066/*         fifo/write_synch/\internal_pointer_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.694    0.678/*         0.066/*         fifo/write_synch/\internal_pointer_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.695    0.678/*         0.066/*         fifo/write_synch/\synchronized_pointer_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.695    0.679/*         0.066/*         fifo/write_synch/\internal_pointer_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.695    0.679/*         0.066/*         fifo/write_synch/\internal_pointer_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.695    0.679/*         0.066/*         fifo/write_synch/\synchronized_pointer_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.692    0.682/*         0.066/*         fifo/fifo_rd/\bin_cnt_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.692    0.683/*         0.066/*         fifo/fifo_rd/\bin_cnt_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.690    0.685/*         0.067/*         fifo/fifo_rd/\bin_cnt_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.688    0.694/*         0.066/*         RegFile/\mem_reg[6][1] /RN    1
@(R)->SCAN_CLK(R)	0.688    0.701/*         0.065/*         RegFile/\mem_reg[7][2] /RN    1
@(R)->SCAN_CLK(R)	0.689    0.704/*         0.065/*         RegFile/\mem_reg[6][3] /RN    1
@(R)->SCAN_CLK(R)	0.689    0.704/*         0.065/*         RegFile/\mem_reg[6][4] /RN    1
@(R)->SCAN_CLK(R)	0.687    0.706/*         0.065/*         RegFile/\mem_reg[6][2] /RN    1
@(R)->SCAN_CLK(R)	0.688    0.715/*         0.065/*         RegFile/\mem_reg[4][6] /RN    1
@(R)->SCAN_CLK(R)	0.688    0.720/*         0.065/*         RegFile/\mem_reg[7][1] /RN    1
@(R)->SCAN_CLK(R)	0.688    0.720/*         0.065/*         RegFile/\mem_reg[7][0] /RN    1
@(R)->SCAN_CLK(R)	0.693    0.722/*         0.064/*         RegFile/\mem_reg[6][0] /RN    1
@(R)->SCAN_CLK(R)	0.688    0.725/*         0.065/*         RegFile/\mem_reg[4][7] /RN    1
@(R)->SCAN_CLK(R)	0.688    0.727/*         0.065/*         RegFile/\mem_reg[6][7] /RN    1
@(R)->SCAN_CLK(R)	0.689    0.737/*         0.064/*         RegFile/\mem_reg[5][6] /RN    1
@(R)->SCAN_CLK(R)	0.689    0.740/*         0.064/*         RegFile/\mem_reg[6][6] /RN    1
@(R)->SCAN_CLK(R)	0.690    0.746/*         0.064/*         RegFile/\mem_reg[4][5] /RN    1
@(R)->SCAN_CLK(R)	0.690    0.750/*         0.064/*         RegFile/\mem_reg[6][5] /RN    1
@(R)->SCAN_CLK(R)	0.697    0.755/*         0.064/*         RegFile/\mem_reg[13][2] /RN    1
@(R)->SCAN_CLK(R)	0.691    0.755/*         0.064/*         RegFile/\mem_reg[5][4] /RN    1
@(R)->SCAN_CLK(R)	0.691    0.759/*         0.064/*         RegFile/\mem_reg[5][5] /RN    1
@(R)->SCAN_CLK(R)	0.691    0.759/*         0.064/*         RegFile/\mem_reg[7][6] /RN    1
@(R)->SCAN_CLK(R)	0.694    0.761/*         0.064/*         RegFile/\mem_reg[5][7] /RN    1
@(R)->SCAN_CLK(R)	0.696    0.762/*         0.064/*         RegFile/\mem_reg[8][0] /RN    1
@(R)->SCAN_CLK(R)	0.696    0.762/*         0.064/*         RegFile/\mem_reg[11][1] /RN    1
@(R)->SCAN_CLK(R)	0.691    0.762/*         0.064/*         RegFile/\mem_reg[7][4] /RN    1
@(R)->SCAN_CLK(R)	0.693    0.763/*         0.064/*         RegFile/\mem_reg[7][7] /RN    1
@(R)->SCAN_CLK(R)	0.696    0.763/*         0.064/*         RegFile/\mem_reg[14][2] /RN    1
@(R)->SCAN_CLK(R)	0.689    0.763/*         0.064/*         RegFile/\mem_reg[14][1] /RN    1
@(R)->SCAN_CLK(R)	0.696    0.763/*         0.064/*         RegFile/\mem_reg[9][1] /RN    1
@(R)->SCAN_CLK(R)	0.696    0.763/*         0.064/*         RegFile/\mem_reg[9][2] /RN    1
@(R)->SCAN_CLK(R)	0.690    0.764/*         0.064/*         RegFile/\mem_reg[4][4] /RN    1
@(R)->SCAN_CLK(R)	0.696    0.764/*         0.064/*         RegFile/\mem_reg[10][1] /RN    1
@(R)->SCAN_CLK(R)	0.696    0.764/*         0.064/*         RegFile/\mem_reg[10][2] /RN    1
@(R)->SCAN_CLK(R)	0.693    0.765/*         0.064/*         RegFile/\mem_reg[8][1] /RN    1
@(R)->SCAN_CLK(R)	0.694    0.766/*         0.064/*         RegFile/\mem_reg[10][0] /RN    1
@(R)->SCAN_CLK(R)	0.691    0.767/*         0.064/*         RegFile/\mem_reg[7][5] /RN    1
@(R)->SCAN_CLK(R)	0.693    0.767/*         0.064/*         RegFile/\mem_reg[8][2] /RN    1
@(R)->SCAN_CLK(R)	0.691    0.768/*         0.064/*         RegFile/\mem_reg[13][3] /RN    1
@(R)->SCAN_CLK(R)	0.696    0.769/*         0.064/*         RegFile/\mem_reg[12][3] /RN    1
@(R)->SCAN_CLK(R)	0.691    0.770/*         0.064/*         RegFile/\mem_reg[14][3] /RN    1
@(R)->SCAN_CLK(R)	0.696    0.776/*         0.064/*         RegFile/\mem_reg[13][4] /RN    1
@(R)->SCAN_CLK(R)	0.695    0.781/*         0.064/*         RegFile/\mem_reg[14][5] /RN    1
@(R)->SCAN_CLK(R)	0.696    0.782/*         0.064/*         RegFile/\mem_reg[14][4] /RN    1
@(R)->SCAN_CLK(R)	0.695    0.787/*         0.064/*         RegFile/\mem_reg[12][4] /RN    1
@(R)->SCAN_CLK(R)	0.695    0.789/*         0.064/*         RegFile/\mem_reg[15][4] /RN    1
@(R)->SCAN_CLK(R)	0.695    0.792/*         0.064/*         RegFile/\mem_reg[12][5] /RN    1
@(R)->SCAN_CLK(R)	0.694    0.797/*         0.063/*         RegFile/\mem_reg[15][5] /RN    1
@(R)->SCAN_CLK(R)	0.694    0.799/*         0.063/*         RegFile/\mem_reg[14][6] /RN    1
@(R)->SCAN_CLK(R)	0.695    0.799/*         0.063/*         RegFile/\mem_reg[15][6] /RN    1
@(R)->SCAN_CLK(R)	0.695    0.800/*         0.063/*         RegFile/\mem_reg[13][7] /RN    1
@(R)->SCAN_CLK(R)	0.697    0.801/*         0.063/*         RegFile/\mem_reg[13][0] /RN    1
@(R)->SCAN_CLK(R)	0.698    0.801/*         0.063/*         RegFile/\mem_reg[12][0] /RN    1
@(R)->SCAN_CLK(R)	0.694    0.801/*         0.063/*         RegFile/\mem_reg[12][6] /RN    1
@(R)->SCAN_CLK(R)	0.695    0.801/*         0.063/*         RegFile/\mem_reg[14][7] /RN    1
@(R)->SCAN_CLK(R)	0.695    0.801/*         0.063/*         RegFile/\mem_reg[15][0] /RN    1
@(R)->SCAN_CLK(R)	0.695    0.802/*         0.063/*         RegFile/\mem_reg[12][7] /RN    1
@(R)->SCAN_CLK(R)	0.697    0.802/*         0.063/*         RegFile/\mem_reg[12][1] /RN    1
@(R)->SCAN_CLK(R)	0.695    0.803/*         0.063/*         RegFile/\mem_reg[15][7] /RN    1
@(R)->SCAN_CLK(R)	0.695    0.803/*         0.063/*         RegFile/\mem_reg[11][7] /RN    1
@(R)->SCAN_CLK(R)	0.697    0.803/*         0.063/*         RegFile/\mem_reg[11][0] /RN    1
@(R)->SCAN_CLK(R)	0.696    0.803/*         0.063/*         RegFile/\mem_reg[14][0] /RN    1
@(R)->SCAN_CLK(R)	0.695    0.803/*         0.063/*         RegFile/\mem_reg[8][7] /RN    1
@(R)->SCAN_CLK(R)	0.696    0.803/*         0.063/*         RegFile/\mem_reg[13][6] /RN    1
@(R)->SCAN_CLK(R)	0.697    0.803/*         0.063/*         RegFile/\mem_reg[15][3] /RN    1
@(R)->SCAN_CLK(R)	0.696    0.804/*         0.063/*         RegFile/\mem_reg[15][1] /RN    1
@(R)->SCAN_CLK(R)	0.696    0.804/*         0.063/*         RegFile/\mem_reg[13][1] /RN    1
@(R)->SCAN_CLK(R)	0.696    0.804/*         0.063/*         RegFile/\mem_reg[13][5] /RN    1
@(R)->SCAN_CLK(R)	0.696    0.804/*         0.063/*         RegFile/\mem_reg[12][2] /RN    1
@(R)->SCAN_CLK(R)	0.696    0.804/*         0.063/*         RegFile/\mem_reg[15][2] /RN    1
@(R)->SCAN_CLK(R)	0.694    0.804/*         0.063/*         RegFile/\mem_reg[11][6] /RN    1
@(R)->SCAN_CLK(R)	0.694    0.804/*         0.063/*         RegFile/\mem_reg[10][6] /RN    1
@(R)->SCAN_CLK(R)	0.695    0.804/*         0.063/*         RegFile/\mem_reg[10][5] /RN    1
@(R)->SCAN_CLK(R)	0.695    0.804/*         0.063/*         RegFile/\mem_reg[9][7] /RN    1
@(R)->SCAN_CLK(R)	0.695    0.805/*         0.063/*         RegFile/\mem_reg[10][7] /RN    1
@(R)->SCAN_CLK(R)	0.695    0.805/*         0.063/*         RegFile/\mem_reg[9][0] /RN    1
@(R)->SCAN_CLK(R)	0.267    0.832/*         0.062/*         u1/o_div_clk__reg/RN    1
@(R)->SCAN_CLK(R)	0.272    0.834/*         0.062/*         u0/o_div_clk__reg/RN    1
@(R)->SCAN_CLK(R)	0.697    1.103/*         0.062/*         RegFile/\mem_reg[10][4] /RN    1
@(R)->SCAN_CLK(R)	0.697    1.112/*         0.062/*         RegFile/\mem_reg[8][4] /RN    1
@(R)->SCAN_CLK(R)	0.696    1.115/*         0.062/*         RegFile/\mem_reg[8][6] /RN    1
@(R)->SCAN_CLK(R)	0.695    1.116/*         0.062/*         RegFile/\mem_reg[9][6] /RN    1
@(R)->SCAN_CLK(R)	0.695    1.116/*         0.062/*         RegFile/\mem_reg[8][5] /RN    1
@(R)->SCAN_CLK(R)	0.697    1.116/*         0.062/*         RegFile/\mem_reg[11][3] /RN    1
@(R)->SCAN_CLK(R)	0.694    1.116/*         0.062/*         RegFile/\mem_reg[11][5] /RN    1
@(R)->SCAN_CLK(R)	0.693    1.117/*         0.062/*         RegFile/\mem_reg[9][5] /RN    1
@(R)->SCAN_CLK(R)	0.692    1.118/*         0.062/*         RegFile/\mem_reg[11][4] /RN    1
@(R)->SCAN_CLK(R)	0.692    1.118/*         0.062/*         RegFile/\mem_reg[9][4] /RN    1
@(R)->SCAN_CLK(R)	0.700    1.157/*         0.060/*         RegFile/\mem_reg[11][2] /RN    1
@(R)->SCAN_CLK(R)	0.700    1.157/*         0.060/*         RegFile/\mem_reg[10][3] /RN    1
@(R)->SCAN_CLK(R)	0.699    1.157/*         0.060/*         RegFile/\mem_reg[9][3] /RN    1
@(R)->SCAN_CLK(R)	0.700    1.158/*         0.060/*         RegFile/\mem_reg[8][3] /RN    1
REF_CLK(R)->GATED_CLK(R)	0.480    1.166/*         -0.076/*        alu/\B__reg[2] /RN    1
REF_CLK(R)->GATED_CLK(R)	0.479    1.167/*         -0.076/*        alu/\B__reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.697    1.173/*         0.060/*         RegFile/\RdData_reg[4] /RN    1
@(R)->SCAN_CLK(R)	0.696    1.175/*         0.060/*         RegFile/\RdData_reg[5] /RN    1
@(R)->SCAN_CLK(R)	0.696    1.182/*         0.060/*         RegFile/\RdData_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.695    1.187/*         0.059/*         RegFile/\RdData_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.696    1.188/*         0.059/*         RegFile/\RdData_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.695    1.188/*         0.059/*         RegFile/\mem_reg[0][4] /RN    1
REF_CLK(R)->GATED_CLK(R)	0.481    1.189/*         -0.077/*        alu/\ALU_OUT_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.695    1.189/*         0.059/*         RegFile/\mem_reg[1][2] /RN    1
@(R)->SCAN_CLK(R)	0.698    1.190/*         0.059/*         RegFile/\RdData_reg[7] /RN    1
@(R)->SCAN_CLK(R)	0.697    1.190/*         0.059/*         RegFile/\RdData_reg[6] /RN    1
REF_CLK(R)->GATED_CLK(R)	0.477    1.191/*         -0.073/*        alu/\B__reg[5] /RN    1
REF_CLK(R)->GATED_CLK(R)	0.477    1.192/*         -0.073/*        alu/\B__reg[6] /RN    1
@(R)->SCAN_CLK(R)	0.694    1.192/*         0.059/*         RegFile/\mem_reg[0][0] /RN    1
@(R)->SCAN_CLK(R)	0.695    1.193/*         0.059/*         RegFile/\RdData_reg[3] /RN    1
REF_CLK(R)->GATED_CLK(R)	0.476    1.193/*         -0.073/*        alu/\B__reg[4] /RN    1
REF_CLK(R)->GATED_CLK(R)	0.476    1.193/*         -0.073/*        alu/\B__reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.694    1.196/*         0.059/*         RegFile/\mem_reg[0][2] /RN    1
@(R)->SCAN_CLK(R)	0.695    1.196/*         0.059/*         RegFile/\mem_reg[0][3] /RN    1
@(R)->SCAN_CLK(R)	0.694    1.197/*         0.059/*         RegFile/\mem_reg[0][1] /RN    1
@(R)->SCAN_CLK(R)	0.695    1.199/*         0.059/*         RegFile/\mem_reg[1][1] /RN    1
REF_CLK(R)->GATED_CLK(R)	0.469    1.200/*         -0.065/*        alu/\B__reg[7] /RN    1
@(R)->SCAN_CLK(R)	0.695    1.201/*         0.059/*         RegFile/\mem_reg[1][3] /RN    1
@(R)->SCAN_CLK(R)	0.695    1.205/*         0.059/*         RegFile/\mem_reg[1][4] /RN    1
@(R)->SCAN_CLK(R)	0.695    1.206/*         0.059/*         RegFile/\mem_reg[0][5] /RN    1
@(R)->SCAN_CLK(R)	0.692    1.210/*         0.059/*         RegFile/\mem_reg[1][5] /RN    1
@(R)->SCAN_CLK(R)	0.692    1.210/*         0.059/*         RegFile/\mem_reg[0][6] /RN    1
@(R)->SCAN_CLK(R)	0.692    1.210/*         0.059/*         FSM/\address__reg[0] /RN    1
REF_CLK(R)->GATED_CLK(R)	0.457    1.212/*         -0.054/*        alu/\A__reg[7] /RN    1
@(R)->SCAN_CLK(R)	0.692    1.212/*         0.059/*         RegFile/RdData_Valid_reg/RN    1
@(R)->SCAN_CLK(R)	0.690    1.213/*         0.059/*         FSM/\current_state_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.690    1.215/*         0.059/*         FSM/\current_state_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.691    1.215/*         0.059/*         FSM/\current_state_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.691    1.215/*         0.059/*         FSM/\current_state_reg[3] /RN    1
REF_CLK(R)->GATED_CLK(R)	0.343    1.235/*         0.062/*         alu/\ALU_OUT_reg[14] /RN    1
REF_CLK(R)->GATED_CLK(R)	0.343    1.242/*         0.061/*         alu/\ALU_OUT_reg[13] /RN    1
REF_CLK(R)->GATED_CLK(R)	0.343    1.244/*         0.061/*         alu/\ALU_OUT_reg[11] /RN    1
REF_CLK(R)->GATED_CLK(R)	0.343    1.247/*         0.061/*         alu/\ALU_OUT_reg[12] /RN    1
REF_CLK(R)->GATED_CLK(R)	0.343    1.253/*         0.061/*         alu/\ALU_OUT_reg[10] /RN    1
REF_CLK(R)->GATED_CLK(R)	0.343    1.258/*         0.061/*         alu/\ALU_OUT_reg[8] /RN    1
REF_CLK(R)->GATED_CLK(R)	0.343    1.263/*         0.060/*         alu/\ALU_OUT_reg[3] /RN    1
REF_CLK(R)->GATED_CLK(R)	0.342    1.264/*         0.060/*         alu/\ALU_OUT_reg[2] /RN    1
REF_CLK(R)->GATED_CLK(R)	0.344    1.265/*         0.060/*         alu/\ALU_OUT_reg[7] /RN    1
REF_CLK(R)->GATED_CLK(R)	0.344    1.268/*         0.060/*         alu/\ALU_OUT_reg[9] /RN    1
REF_CLK(R)->GATED_CLK(R)	0.344    1.269/*         0.060/*         alu/\ALU_OUT_reg[6] /RN    1
REF_CLK(R)->GATED_CLK(R)	0.344    1.269/*         0.060/*         alu/\ALU_OUT_reg[15] /RN    1
REF_CLK(R)->GATED_CLK(R)	0.340    1.275/*         0.064/*         alu/\A__reg[4] /RN    1
REF_CLK(R)->GATED_CLK(R)	0.345    1.282/*         0.060/*         alu/\ALU_OUT_reg[5] /RN    1
REF_CLK(R)->GATED_CLK(R)	0.340    1.288/*         0.064/*         alu/\ALU_OUT_reg[4] /RN    1
REF_CLK(R)->GATED_CLK(R)	0.345    1.302/*         0.060/*         alu/\A__reg[0] /RN    1
REF_CLK(R)->GATED_CLK(R)	0.345    1.302/*         0.060/*         alu/\B__reg[1] /RN    1
REF_CLK(R)->GATED_CLK(R)	0.343    1.303/*         0.060/*         alu/\A__reg[3] /RN    1
REF_CLK(R)->GATED_CLK(R)	0.345    1.323/*         0.059/*         alu/\A__reg[5] /RN    1
REF_CLK(R)->GATED_CLK(R)	0.345    1.323/*         0.059/*         alu/\A__reg[6] /RN    1
REF_CLK(R)->GATED_CLK(R)	0.345    1.324/*         0.059/*         alu/\A__reg[1] /RN    1
REF_CLK(R)->GATED_CLK(R)	0.344    1.325/*         0.059/*         alu/OUT_VALID_reg/RN    1
REF_CLK(R)->GATED_CLK(R)	0.343    1.326/*         0.059/*         alu/\A__reg[2] /RN    1
REF_CLK(R)->GATED_CLK(R)	0.339    1.331/*         0.063/*         alu/\ALU_OUT_reg[1] /RN    1
RX_CLK(R)->RX_CLK(R)	-53.704  */54.766        */54.254        frame_error    1
RX_CLK(R)->RX_CLK(R)	-53.704  54.931/*        54.254/*        parity_error    1
TX_CLK(R)->TX_CLK(R)	-1735.559 1736.748/*      1736.110/*      TX_OUT    1
