<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3455" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3455{left:774px;bottom:68px;letter-spacing:0.09px;}
#t2_3455{left:820px;bottom:68px;letter-spacing:0.11px;}
#t3_3455{left:698px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_3455{left:70px;bottom:1079px;letter-spacing:0.16px;}
#t5_3455{left:151px;bottom:1079px;letter-spacing:0.18px;word-spacing:0.04px;}
#t6_3455{left:150px;bottom:1053px;letter-spacing:0.21px;}
#t7_3455{left:70px;bottom:1028px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t8_3455{left:70px;bottom:1011px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t9_3455{left:70px;bottom:995px;letter-spacing:-0.14px;word-spacing:-0.53px;}
#ta_3455{left:70px;bottom:978px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tb_3455{left:70px;bottom:961px;letter-spacing:-0.14px;word-spacing:-0.6px;}
#tc_3455{left:70px;bottom:936px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#td_3455{left:70px;bottom:920px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#te_3455{left:70px;bottom:903px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tf_3455{left:70px;bottom:886px;letter-spacing:-0.19px;word-spacing:-0.42px;}
#tg_3455{left:70px;bottom:862px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#th_3455{left:70px;bottom:845px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#ti_3455{left:70px;bottom:828px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#tj_3455{left:70px;bottom:786px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#tk_3455{left:166px;bottom:786px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#tl_3455{left:70px;bottom:755px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tm_3455{left:70px;bottom:737px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tn_3455{left:70px;bottom:719px;letter-spacing:-0.13px;word-spacing:0.01px;}
#to_3455{left:70px;bottom:700px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tp_3455{left:70px;bottom:659px;letter-spacing:-0.14px;word-spacing:-1.05px;}
#tq_3455{left:70px;bottom:642px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tr_3455{left:70px;bottom:625px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#ts_3455{left:70px;bottom:557px;letter-spacing:0.16px;}
#tt_3455{left:151px;bottom:557px;letter-spacing:0.19px;word-spacing:0.06px;}
#tu_3455{left:70px;bottom:532px;letter-spacing:-0.18px;word-spacing:-1.11px;}
#tv_3455{left:159px;bottom:532px;letter-spacing:-0.04px;}
#tw_3455{left:174px;bottom:532px;letter-spacing:-0.15px;word-spacing:-1.16px;}
#tx_3455{left:570px;bottom:532px;}
#ty_3455{left:582px;bottom:532px;letter-spacing:-0.14px;word-spacing:-1.19px;}
#tz_3455{left:70px;bottom:515px;letter-spacing:-0.13px;word-spacing:-1.36px;}
#t10_3455{left:70px;bottom:499px;letter-spacing:-0.2px;word-spacing:-0.43px;}
#t11_3455{left:175px;bottom:499px;}
#t12_3455{left:188px;bottom:499px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t13_3455{left:70px;bottom:482px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t14_3455{left:70px;bottom:465px;letter-spacing:-0.13px;word-spacing:-0.51px;}
#t15_3455{left:70px;bottom:441px;letter-spacing:-0.19px;word-spacing:-0.67px;}
#t16_3455{left:171px;bottom:441px;}
#t17_3455{left:184px;bottom:441px;letter-spacing:-0.14px;word-spacing:-0.69px;}
#t18_3455{left:70px;bottom:424px;letter-spacing:-0.17px;word-spacing:-0.83px;}
#t19_3455{left:70px;bottom:407px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t1a_3455{left:70px;bottom:390px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1b_3455{left:70px;bottom:373px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1c_3455{left:70px;bottom:357px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1d_3455{left:70px;bottom:288px;letter-spacing:0.17px;}
#t1e_3455{left:151px;bottom:288px;letter-spacing:0.2px;word-spacing:0.03px;}
#t1f_3455{left:70px;bottom:263px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1g_3455{left:70px;bottom:247px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t1h_3455{left:70px;bottom:230px;letter-spacing:-0.15px;word-spacing:-1.16px;}
#t1i_3455{left:70px;bottom:213px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1j_3455{left:70px;bottom:187px;}
#t1k_3455{left:96px;bottom:190px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#t1l_3455{left:70px;bottom:164px;}
#t1m_3455{left:96px;bottom:167px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#t1n_3455{left:70px;bottom:141px;}
#t1o_3455{left:96px;bottom:144px;letter-spacing:-0.14px;word-spacing:-0.48px;}

.s1_3455{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3455{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3455{font-size:21px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_3455{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_3455{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_3455{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s7_3455{font-size:14px;font-family:Arial_b5v;color:#000;}
.s8_3455{font-size:14px;font-family:Verdana-Italic_b5x;color:#000;}
.s9_3455{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3455" type="text/css" >

@font-face {
	font-family: Arial_b5v;
	src: url("fonts/Arial_b5v.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Italic_b5x;
	src: url("fonts/Verdana-Italic_b5x.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3455Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3455" style="-webkit-user-select: none;"><object width="935" height="1210" data="3455/3455.svg" type="image/svg+xml" id="pdf3455" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3455" class="t s1_3455">Vol. 3A </span><span id="t2_3455" class="t s1_3455">12-19 </span>
<span id="t3_3455" class="t s2_3455">MEMORY CACHE CONTROL </span>
<span id="t4_3455" class="t s3_3455">12.7 </span><span id="t5_3455" class="t s3_3455">IMPLICIT CACHING (PENTIUM 4, INTEL® XEON®, AND P6 FAMILY </span>
<span id="t6_3455" class="t s3_3455">PROCESSORS) </span>
<span id="t7_3455" class="t s4_3455">Implicit caching occurs when a memory element is made potentially cacheable, although the element may never </span>
<span id="t8_3455" class="t s4_3455">have been accessed in the normal von Neumann sequence. Implicit caching occurs on the P6 and more recent </span>
<span id="t9_3455" class="t s4_3455">processor families due to aggressive prefetching, branch prediction, and TLB miss handling. Implicit caching is an </span>
<span id="ta_3455" class="t s4_3455">extension of the behavior of existing Intel386, Intel486, and Pentium processor systems, since software running </span>
<span id="tb_3455" class="t s4_3455">on these processor families also has not been able to deterministically predict the behavior of instruction prefetch. </span>
<span id="tc_3455" class="t s4_3455">To avoid problems related to implicit caching, the operating system must explicitly invalidate the cache when </span>
<span id="td_3455" class="t s4_3455">changes are made to cacheable data that the cache coherency mechanism does not automatically handle. This </span>
<span id="te_3455" class="t s4_3455">includes writes to dual-ported or physically aliased memory boards that are not detected by the snooping mecha- </span>
<span id="tf_3455" class="t s4_3455">nisms of the processor, and changes to page- table entries in memory. </span>
<span id="tg_3455" class="t s4_3455">The code in Example 12-1 shows the effect of implicit caching on page-table entries. The linear address F000H </span>
<span id="th_3455" class="t s4_3455">points to physical location B000H (the page-table entry for F000H contains the value B000H), and the page-table </span>
<span id="ti_3455" class="t s4_3455">entry for linear address F000 is PTE_F000. </span>
<span id="tj_3455" class="t s5_3455">Example 12-1. </span><span id="tk_3455" class="t s5_3455">Effect of Implicit Caching on Page-Table Entries </span>
<span id="tl_3455" class="t s6_3455">mov EAX, CR3; Invalidate the TLB </span>
<span id="tm_3455" class="t s6_3455">mov CR3, EAX; by copying CR3 to itself </span>
<span id="tn_3455" class="t s6_3455">mov PTE_F000, A000H; Change F000H to point to A000H </span>
<span id="to_3455" class="t s6_3455">mov EBX, [F000H]; </span>
<span id="tp_3455" class="t s4_3455">Because of speculative execution in the P6 and more recent processor families, the last MOV instruction performed </span>
<span id="tq_3455" class="t s4_3455">would place the value at physical location B000H into EBX, rather than the value at the new physical address </span>
<span id="tr_3455" class="t s4_3455">A000H. This situation is remedied by placing a TLB invalidation between the load and the store. </span>
<span id="ts_3455" class="t s3_3455">12.8 </span><span id="tt_3455" class="t s3_3455">EXPLICIT CACHING </span>
<span id="tu_3455" class="t s4_3455">The Pentium </span><span id="tv_3455" class="t s7_3455">III </span><span id="tw_3455" class="t s4_3455">processor introduced four new instructions, the PREFETCH</span><span id="tx_3455" class="t s8_3455">h </span><span id="ty_3455" class="t s4_3455">instructions, that provide software with </span>
<span id="tz_3455" class="t s4_3455">explicit control over the caching of data. These instructions provide “hints” to the processor that the data requested </span>
<span id="t10_3455" class="t s4_3455">by a PREFETCH</span><span id="t11_3455" class="t s8_3455">h </span><span id="t12_3455" class="t s4_3455">instruction should be read into cache hierarchy now or as soon as possible, in anticipation of its </span>
<span id="t13_3455" class="t s4_3455">use. The instructions provide different variations of the hint that allow selection of the cache level into which data </span>
<span id="t14_3455" class="t s4_3455">will be read. </span>
<span id="t15_3455" class="t s4_3455">The PREFETCH</span><span id="t16_3455" class="t s8_3455">h </span><span id="t17_3455" class="t s4_3455">instructions can help reduce the long latency typically associated with reading data from memory </span>
<span id="t18_3455" class="t s4_3455">and thus help prevent processor “stalls.” However, these instructions should be used judiciously. Overuse can lead </span>
<span id="t19_3455" class="t s4_3455">to resource conflicts and hence reduce the performance of an application. Also, these instructions should only be </span>
<span id="t1a_3455" class="t s4_3455">used to prefetch data from memory; they should not be used to prefetch instructions. For more detailed informa- </span>
<span id="t1b_3455" class="t s4_3455">tion on the proper use of the prefetch instruction, refer to Chapter 7, “Optimizing Cache Usage,” in the Intel® 64 </span>
<span id="t1c_3455" class="t s4_3455">and IA-32 Architectures Optimization Reference Manual. </span>
<span id="t1d_3455" class="t s3_3455">12.9 </span><span id="t1e_3455" class="t s3_3455">INVALIDATING THE TRANSLATION LOOKASIDE BUFFERS (TLBS) </span>
<span id="t1f_3455" class="t s4_3455">The processor updates its address translation caches (TLBs) transparently to software. Several mechanisms are </span>
<span id="t1g_3455" class="t s4_3455">available, however, that allow software and hardware to invalidate the TLBs either explicitly or as a side effect of </span>
<span id="t1h_3455" class="t s4_3455">another operation. Most details are given in Section 4.10.4, “Invalidation of TLBs and Paging-Structure Caches.” In </span>
<span id="t1i_3455" class="t s4_3455">addition, the following operations invalidate all TLB entries, irrespective of the setting of the G flag: </span>
<span id="t1j_3455" class="t s9_3455">• </span><span id="t1k_3455" class="t s4_3455">Asserting or de-asserting the FLUSH# pin. </span>
<span id="t1l_3455" class="t s9_3455">• </span><span id="t1m_3455" class="t s4_3455">(Pentium 4, Intel Xeon, and later processors only.) Writing to an MTRR (with a WRMSR instruction). </span>
<span id="t1n_3455" class="t s9_3455">• </span><span id="t1o_3455" class="t s4_3455">Writing to control register CR0 to modify the PG or PE flag. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
