$date
	Mon May 19 00:12:01 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_priority_encoder $end
$var wire 1 ! valid $end
$var wire 2 " out [1:0] $end
$var reg 4 # in [3:0] $end
$scope module uut $end
$var wire 4 $ in [3:0] $end
$var reg 2 % out [1:0] $end
$var reg 1 ! valid $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 %
b0 $
b0 #
b0 "
0!
$end
#10000
1!
b1 #
b1 $
#20000
b1 "
b1 %
b10 #
b10 $
#30000
b11 #
b11 $
#40000
b10 "
b10 %
b100 #
b100 $
#50000
b101 #
b101 $
#60000
b110 #
b110 $
#70000
b111 #
b111 $
#80000
b11 "
b11 %
b1000 #
b1000 $
#90000
b1001 #
b1001 $
#100000
b1111 #
b1111 $
#110000
