<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<doxygen xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="compound.xsd" version="1.9.1" xml:lang="en-US">
  <compounddef id="Cpu_8cpp" kind="file" language="C++">
    <compoundname>Cpu.cpp</compoundname>
    <includes refid="Cpu_8h" local="yes">Cpu.h</includes>
    <includes refid="System_8h" local="yes">System.h</includes>
    <incdepgraph>
      <node id="3">
        <label>cstdint</label>
      </node>
      <node id="4">
        <label>string</label>
      </node>
      <node id="5">
        <label>vector</label>
      </node>
      <node id="6">
        <label>System.h</label>
        <link refid="System_8h"/>
        <childnode refid="3" relation="include">
        </childnode>
        <childnode refid="2" relation="include">
        </childnode>
      </node>
      <node id="2">
        <label>Cpu.h</label>
        <link refid="Cpu_8h"/>
        <childnode refid="3" relation="include">
        </childnode>
        <childnode refid="4" relation="include">
        </childnode>
        <childnode refid="5" relation="include">
        </childnode>
      </node>
      <node id="1">
        <label>/home/jack/doc/Spring2023/SWELab/sneslite/src/cpu/Cpu.cpp</label>
        <link refid="Cpu_8cpp"/>
        <childnode refid="2" relation="include">
        </childnode>
        <childnode refid="6" relation="include">
        </childnode>
      </node>
    </incdepgraph>
    <briefdescription>
<para>CPU definitions. </para>
    </briefdescription>
    <detaileddescription>
    </detaileddescription>
    <programlisting>
<codeline lineno="1"><highlight class="normal"></highlight></codeline>
<codeline lineno="6"><highlight class="normal"></highlight><highlight class="preprocessor">#include<sp/>&quot;<ref refid="Cpu_8h" kindref="compound">Cpu.h</ref>&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="7"><highlight class="normal"></highlight><highlight class="preprocessor">#include<sp/>&quot;<ref refid="System_8h" kindref="compound">System.h</ref>&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="8"><highlight class="normal"></highlight></codeline>
<codeline lineno="9"><highlight class="normal"></highlight></codeline>
<codeline lineno="10"><highlight class="normal"><ref refid="classCpu_1aee3f1f0f2f4d85e2681af1e225c8712e" kindref="member">Cpu::Cpu</ref>()</highlight></codeline>
<codeline lineno="11"><highlight class="normal">{</highlight></codeline>
<codeline lineno="12"><highlight class="normal"><sp/><sp/><sp/><sp/>instructions<sp/>=<sp/>{</highlight></codeline>
<codeline lineno="13"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">//0<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>1<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>2<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>3<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>4<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>5<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>6<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>7<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>8<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>9<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>A<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>B<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>C<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>D<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>E<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>F<sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="14"><highlight class="normal"></highlight><highlight class="comment">/*0*/</highlight><highlight class="normal"><sp/><sp/><sp/>{<sp/></highlight><highlight class="stringliteral">&quot;BRK&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::BRK,<sp/>&amp;Cpu::STK,<sp/>7,<sp/>2<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;ORA&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::ORA,<sp/>&amp;Cpu::DIN,<sp/>6,<sp/>2<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;COP&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::COP,<sp/>&amp;Cpu::STK,<sp/>7,<sp/>2<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;ORA&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::ORA,<sp/>&amp;Cpu::SKR,<sp/>4,<sp/>2<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;TSB&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::TSB,<sp/>&amp;Cpu::DIR,<sp/>5,<sp/>2<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;ORA&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::ORA,<sp/>&amp;Cpu::DIR,<sp/>3,<sp/>2<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;ASL&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::ASL,<sp/>&amp;Cpu::DIR,<sp/>5,<sp/>2<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;ORA&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::ORA,<sp/>&amp;Cpu::DNL,<sp/>6,<sp/>2<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;PHP&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::PHP,<sp/>&amp;Cpu::STK,<sp/>3,<sp/>1<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;ORA&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::ORA,<sp/>&amp;Cpu::IMM,<sp/>2,<sp/>2<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;ASL&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::ASL,<sp/>&amp;Cpu::ACC,<sp/>2,<sp/>1<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;PHD&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::PHD,<sp/>&amp;Cpu::STK,<sp/>4,<sp/>1<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;TSB&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::TSB,<sp/>&amp;Cpu::ABS,<sp/>6,<sp/>3<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;ORA&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::ORA,<sp/>&amp;Cpu::ABS,<sp/>4,<sp/>3<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;ASL&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::ASL,<sp/>&amp;Cpu::ABS,<sp/>6,<sp/>3<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;ORA&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::ORA,<sp/>&amp;Cpu::ABL,<sp/>5,<sp/>4<sp/>},</highlight></codeline>
<codeline lineno="15"><highlight class="normal"></highlight><highlight class="comment">/*1*/</highlight><highlight class="normal"><sp/><sp/><sp/>{<sp/></highlight><highlight class="stringliteral">&quot;BPL&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::BPL,<sp/>&amp;Cpu::PCR,<sp/>2,<sp/>2<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;ORA&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::ORA,<sp/>&amp;Cpu::DNI,<sp/>5,<sp/>2<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;ORA&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::ORA,<sp/>&amp;Cpu::DRN,<sp/>5,<sp/>2<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;ORA&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::ORA,<sp/>&amp;Cpu::SNI,<sp/>7,<sp/>2<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;TRB&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::TRB,<sp/>&amp;Cpu::DIR,<sp/>5,<sp/>2<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;ORA&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::ORA,<sp/>&amp;Cpu::DIX,<sp/>4,<sp/>2<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;ASL&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::ASL,<sp/>&amp;Cpu::DIX,<sp/>6,<sp/>2<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;ORA&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::ORA,<sp/>&amp;Cpu::DLI,<sp/>6,<sp/>2<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;CLC&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::CLC,<sp/>&amp;Cpu::IMP,<sp/>2,<sp/>1<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;ORA&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::ORA,<sp/>&amp;Cpu::AIY,<sp/>4,<sp/>3<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;INC&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::INC,<sp/>&amp;Cpu::ACC,<sp/>2,<sp/>1<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;TCS&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::TCS,<sp/>&amp;Cpu::IMP,<sp/>2,<sp/>1<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;TRB&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::TRB,<sp/>&amp;Cpu::ABS,<sp/>6,<sp/>3<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;ORA&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::ORA,<sp/>&amp;Cpu::AIX,<sp/>4,<sp/>3<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;ASL&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::ASL,<sp/>&amp;Cpu::AIX,<sp/>7,<sp/>3<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;ORA&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::ORA,<sp/>&amp;Cpu::ALX,<sp/>5,<sp/>4<sp/>},</highlight></codeline>
<codeline lineno="16"><highlight class="normal"></highlight><highlight class="comment">/*2*/</highlight><highlight class="normal"><sp/><sp/><sp/>{<sp/></highlight><highlight class="stringliteral">&quot;JSR&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::JSR,<sp/>&amp;Cpu::ABS,<sp/>6,<sp/>3<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;AND&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::AND,<sp/>&amp;Cpu::DIN,<sp/>6,<sp/>2<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;JSR&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::JSR,<sp/>&amp;Cpu::ABL,<sp/>8,<sp/>4<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;AND&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::AND,<sp/>&amp;Cpu::SKR,<sp/>4,<sp/>2<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;BIT&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::BIT,<sp/>&amp;Cpu::DIR,<sp/>3,<sp/>2<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;AND&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::AND,<sp/>&amp;Cpu::DIR,<sp/>3,<sp/>2<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;ROL&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::ROL,<sp/>&amp;Cpu::DIR,<sp/>5,<sp/>2<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;AND&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::AND,<sp/>&amp;Cpu::DNL,<sp/>6,<sp/>2<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;PLP&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::PLP,<sp/>&amp;Cpu::STK,<sp/>4,<sp/>1<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;AND&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::AND,<sp/>&amp;Cpu::IMM,<sp/>2,<sp/>2<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;ROL&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::ROL,<sp/>&amp;Cpu::ACC,<sp/>2,<sp/>1<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;PLD&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::PLD,<sp/>&amp;Cpu::STK,<sp/>5,<sp/>1<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;BIT&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::BIT,<sp/>&amp;Cpu::ABS,<sp/>4,<sp/>3<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;AND&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::AND,<sp/>&amp;Cpu::ABS,<sp/>4,<sp/>3<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;ROL&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::ROL,<sp/>&amp;Cpu::ABS,<sp/>6,<sp/>3<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;AND&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::AND,<sp/>&amp;Cpu::ABL,<sp/>5,<sp/>4<sp/>},</highlight></codeline>
<codeline lineno="17"><highlight class="normal"></highlight><highlight class="comment">/*3*/</highlight><highlight class="normal"><sp/><sp/><sp/>{<sp/></highlight><highlight class="stringliteral">&quot;BMI&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::BMI,<sp/>&amp;Cpu::PCR,<sp/>2,<sp/>2<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;AND&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::AND,<sp/>&amp;Cpu::DNI,<sp/>5,<sp/>2<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;AND&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::AND,<sp/>&amp;Cpu::DRN,<sp/>5,<sp/>2<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;AND&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::AND,<sp/>&amp;Cpu::SNI,<sp/>7,<sp/>2<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;BIT&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::BIT,<sp/>&amp;Cpu::DIX,<sp/>4,<sp/>2<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;AND&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::AND,<sp/>&amp;Cpu::DIX,<sp/>4,<sp/>2<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;ROL&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::ROL,<sp/>&amp;Cpu::DIX,<sp/>6,<sp/>2<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;AND&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::AND,<sp/>&amp;Cpu::DLI,<sp/>6,<sp/>2<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;SEC&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::SEC,<sp/>&amp;Cpu::IMP,<sp/>2,<sp/>1<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;AND&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::AND,<sp/>&amp;Cpu::AIY,<sp/>4,<sp/>3<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;DEC&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::DEC,<sp/>&amp;Cpu::ACC,<sp/>2,<sp/>1<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;TSC&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::TSC,<sp/>&amp;Cpu::IMP,<sp/>2,<sp/>1<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;BIT&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::BIT,<sp/>&amp;Cpu::AIX,<sp/>4,<sp/>3<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;AND&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::AND,<sp/>&amp;Cpu::AIX,<sp/>4,<sp/>3<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;ROL&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::ROL,<sp/>&amp;Cpu::AIX,<sp/>7,<sp/>3<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;AND&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::AND,<sp/>&amp;Cpu::ALX,<sp/>5,<sp/>4<sp/>},</highlight></codeline>
<codeline lineno="18"><highlight class="normal"></highlight><highlight class="comment">/*4*/</highlight><highlight class="normal"><sp/><sp/><sp/>{<sp/></highlight><highlight class="stringliteral">&quot;RTI&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::RTI,<sp/>&amp;Cpu::STK,<sp/>7,<sp/>1<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;EOR&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::EOR,<sp/>&amp;Cpu::DIN,<sp/>6,<sp/>2<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;WDM&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::WDM,<sp/>&amp;Cpu::IMP,<sp/>2,<sp/>2<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;EOR&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::EOR,<sp/>&amp;Cpu::SKR,<sp/>4,<sp/>2<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;MVP&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::MVP,<sp/>&amp;Cpu::BLK,<sp/>7,<sp/>3<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;EOR&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::EOR,<sp/>&amp;Cpu::DIR,<sp/>3,<sp/>2<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;LSR&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::LSR,<sp/>&amp;Cpu::DIR,<sp/>5,<sp/>2<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;EOR&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::EOR,<sp/>&amp;Cpu::DNL,<sp/>6,<sp/>2<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;PHA&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::PHA,<sp/>&amp;Cpu::STK,<sp/>3,<sp/>1<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;EOR&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::EOR,<sp/>&amp;Cpu::IMM,<sp/>2,<sp/>2<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;LSR&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::LSR,<sp/>&amp;Cpu::ACC,<sp/>2,<sp/>1<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;PHK&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::PHK,<sp/>&amp;Cpu::STK,<sp/>3,<sp/>1<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;JMP&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::JMP,<sp/>&amp;Cpu::ABS,<sp/>3,<sp/>3<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;EOR&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::EOR,<sp/>&amp;Cpu::ABS,<sp/>4,<sp/>3<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;LSR&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::LSR,<sp/>&amp;Cpu::ABS,<sp/>6,<sp/>3<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;EOR&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::EOR,<sp/>&amp;Cpu::ABL,<sp/>5,<sp/>4<sp/>},</highlight></codeline>
<codeline lineno="19"><highlight class="normal"></highlight><highlight class="comment">/*5*/</highlight><highlight class="normal"><sp/><sp/><sp/>{<sp/></highlight><highlight class="stringliteral">&quot;BVC&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::BVC,<sp/>&amp;Cpu::PCR,<sp/>2,<sp/>2<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;EOR&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::EOR,<sp/>&amp;Cpu::DNI,<sp/>5,<sp/>2<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;EOR&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::EOR,<sp/>&amp;Cpu::DRN,<sp/>5,<sp/>2<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;EOR&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::EOR,<sp/>&amp;Cpu::SNI,<sp/>7,<sp/>2<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;MVN&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::MVN,<sp/>&amp;Cpu::BLK,<sp/>7,<sp/>3<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;EOR&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::EOR,<sp/>&amp;Cpu::DIX,<sp/>4,<sp/>2<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;LSR&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::LSR,<sp/>&amp;Cpu::DIX,<sp/>6,<sp/>2<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;EOR&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::EOR,<sp/>&amp;Cpu::DLI,<sp/>6,<sp/>2<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;CLI&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::CLI,<sp/>&amp;Cpu::IMP,<sp/>2,<sp/>1<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;EOR&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::EOR,<sp/>&amp;Cpu::AIY,<sp/>4,<sp/>3<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;PHY&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::PHY,<sp/>&amp;Cpu::STK,<sp/>3,<sp/>1<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;TCD&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::TCD,<sp/>&amp;Cpu::IMP,<sp/>2,<sp/>1<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;JMP&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::JMP,<sp/>&amp;Cpu::ABL,<sp/>4,<sp/>4<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;EOR&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::EOR,<sp/>&amp;Cpu::AIX,<sp/>4,<sp/>3<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;LSR&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::LSR,<sp/>&amp;Cpu::AIX,<sp/>7,<sp/>3<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;EOR&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::EOR,<sp/>&amp;Cpu::ALX,<sp/>5,<sp/>4<sp/>},</highlight></codeline>
<codeline lineno="20"><highlight class="normal"></highlight><highlight class="comment">/*6*/</highlight><highlight class="normal"><sp/><sp/><sp/>{<sp/></highlight><highlight class="stringliteral">&quot;RTS&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::RTS,<sp/>&amp;Cpu::STK,<sp/>6,<sp/>1<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;ADC&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::ADC,<sp/>&amp;Cpu::DIN,<sp/>6,<sp/>2<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;PER&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::PER,<sp/>&amp;Cpu::STK,<sp/>6,<sp/>3<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;ADC&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::ADC,<sp/>&amp;Cpu::SKR,<sp/>4,<sp/>2<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;STZ&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::STZ,<sp/>&amp;Cpu::DIR,<sp/>3,<sp/>2<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;ADC&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::ADC,<sp/>&amp;Cpu::DIR,<sp/>3,<sp/>2<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;ROR&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::ROR,<sp/>&amp;Cpu::DIR,<sp/>5,<sp/>2<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;EOR&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::EOR,<sp/>&amp;Cpu::DNL,<sp/>6,<sp/>2<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;PLA&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::PLA,<sp/>&amp;Cpu::STK,<sp/>4,<sp/>1<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;ADC&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::ADC,<sp/>&amp;Cpu::IMM,<sp/>2,<sp/>2<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;ROR&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::ROR,<sp/>&amp;Cpu::ACC,<sp/>2,<sp/>1<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;RTL&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::RTL,<sp/>&amp;Cpu::STK,<sp/>6,<sp/>1<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;JMP&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::JMP,<sp/>&amp;Cpu::ABI,<sp/>5,<sp/>3<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;ADC&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::ADC,<sp/>&amp;Cpu::ABS,<sp/>4,<sp/>3<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;ROR&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::ROR,<sp/>&amp;Cpu::ABS,<sp/>6,<sp/>3<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;ADC&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::ADC,<sp/>&amp;Cpu::ABL,<sp/>5,<sp/>4<sp/>},</highlight></codeline>
<codeline lineno="21"><highlight class="normal"></highlight><highlight class="comment">/*7*/</highlight><highlight class="normal"><sp/><sp/><sp/>{<sp/></highlight><highlight class="stringliteral">&quot;BVS&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::BVS,<sp/>&amp;Cpu::PCR,<sp/>2,<sp/>2<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;ADC&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::ADC,<sp/>&amp;Cpu::DNI,<sp/>5,<sp/>2<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;ADC&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::ADC,<sp/>&amp;Cpu::DRN,<sp/>5,<sp/>2<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;ADC&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::ADC,<sp/>&amp;Cpu::SNI,<sp/>7,<sp/>2<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;STZ&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::STZ,<sp/>&amp;Cpu::DIX,<sp/>4,<sp/>2<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;ADC&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::ADC,<sp/>&amp;Cpu::DIX,<sp/>4,<sp/>2<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;ROR&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::ROR,<sp/>&amp;Cpu::DIX,<sp/>6,<sp/>2<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;ADC&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::ADC,<sp/>&amp;Cpu::DLI,<sp/>6,<sp/>2<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;SEI&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::SEI,<sp/>&amp;Cpu::IMP,<sp/>2,<sp/>1<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;ADC&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::ADC,<sp/>&amp;Cpu::AIY,<sp/>4,<sp/>3<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;PLY&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::PLY,<sp/>&amp;Cpu::STK,<sp/>4,<sp/>1<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;TDC&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::TDC,<sp/>&amp;Cpu::IMP,<sp/>2,<sp/>1<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;JMP&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::JMP,<sp/>&amp;Cpu::AII,<sp/>6,<sp/>3<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;ADC&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::ADC,<sp/>&amp;Cpu::AIX,<sp/>4,<sp/>3<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;ROR&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::ROR,<sp/>&amp;Cpu::AIX,<sp/>7,<sp/>3<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;ADC&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::ADC,<sp/>&amp;Cpu::ALX,<sp/>5,<sp/>4<sp/>},</highlight></codeline>
<codeline lineno="22"><highlight class="normal"></highlight><highlight class="comment">/*8*/</highlight><highlight class="normal"><sp/><sp/><sp/>{<sp/></highlight><highlight class="stringliteral">&quot;BRA&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::BRA,<sp/>&amp;Cpu::PCR,<sp/>2,<sp/>2<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;STA&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::STA,<sp/>&amp;Cpu::DIN,<sp/>6,<sp/>2<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;BRL&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::BRL,<sp/>&amp;Cpu::PCL,<sp/>4,<sp/>3<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;STA&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::STA,<sp/>&amp;Cpu::SKR,<sp/>4,<sp/>2<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;STY&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::STY,<sp/>&amp;Cpu::DIR,<sp/>3,<sp/>2<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;STA&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::STA,<sp/>&amp;Cpu::DIR,<sp/>3,<sp/>2<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;STX&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::STX,<sp/>&amp;Cpu::DIR,<sp/>3,<sp/>2<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;ADC&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::ADC,<sp/>&amp;Cpu::DNL,<sp/>6,<sp/>2<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;DEY&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::DEY,<sp/>&amp;Cpu::IMP,<sp/>2,<sp/>1<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;BIT&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::BIT,<sp/>&amp;Cpu::IMP,<sp/>2,<sp/>2<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;TXA&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::TXA,<sp/>&amp;Cpu::IMP,<sp/>2,<sp/>1<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;PHB&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::PHB,<sp/>&amp;Cpu::STK,<sp/>3,<sp/>1<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;STY&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::STY,<sp/>&amp;Cpu::ABS,<sp/>4,<sp/>3<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;STA&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::STA,<sp/>&amp;Cpu::ABS,<sp/>4,<sp/>3<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;STX&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::STX,<sp/>&amp;Cpu::ABS,<sp/>4,<sp/>3<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;STA&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::STA,<sp/>&amp;Cpu::ABL,<sp/>5,<sp/>4<sp/>},</highlight></codeline>
<codeline lineno="23"><highlight class="normal"></highlight><highlight class="comment">/*9*/</highlight><highlight class="normal"><sp/><sp/><sp/>{<sp/></highlight><highlight class="stringliteral">&quot;BCC&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::BCC,<sp/>&amp;Cpu::PCR,<sp/>2,<sp/>2<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;STA&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::STA,<sp/>&amp;Cpu::DNI,<sp/>6,<sp/>2<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;STA&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::STA,<sp/>&amp;Cpu::DRN,<sp/>5,<sp/>2<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;STA&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::STA,<sp/>&amp;Cpu::SNI,<sp/>7,<sp/>2<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;STY&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::STY,<sp/>&amp;Cpu::DIX,<sp/>4,<sp/>2<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;STA&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::STA,<sp/>&amp;Cpu::DIX,<sp/>4,<sp/>2<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;STX&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::STX,<sp/>&amp;Cpu::DIY,<sp/>4,<sp/>2<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;STA&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::STA,<sp/>&amp;Cpu::DLI,<sp/>2,<sp/>2<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;TYA&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::TYA,<sp/>&amp;Cpu::IMP,<sp/>2,<sp/>1<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;STA&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::STA,<sp/>&amp;Cpu::AIY,<sp/>5,<sp/>3<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;TXS&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::TXS,<sp/>&amp;Cpu::IMP,<sp/>2,<sp/>1<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;TXY&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::TXY,<sp/>&amp;Cpu::IMP,<sp/>2,<sp/>1<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;STZ&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::STZ,<sp/>&amp;Cpu::ABS,<sp/>4,<sp/>3<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;STA&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::STA,<sp/>&amp;Cpu::AIX,<sp/>5,<sp/>3<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;STZ&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::STZ,<sp/>&amp;Cpu::AIX,<sp/>5,<sp/>3<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;STA&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::STA,<sp/>&amp;Cpu::ALX,<sp/>5,<sp/>4<sp/>},</highlight></codeline>
<codeline lineno="24"><highlight class="normal"></highlight><highlight class="comment">/*A*/</highlight><highlight class="normal"><sp/><sp/><sp/>{<sp/></highlight><highlight class="stringliteral">&quot;LDY&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::LDY,<sp/>&amp;Cpu::IMM,<sp/>2,<sp/>2<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;LDA&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::LDA,<sp/>&amp;Cpu::DIN,<sp/>6,<sp/>2<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;LDX&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::LDX,<sp/>&amp;Cpu::IMM,<sp/>2,<sp/>2<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;STA&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::STA,<sp/>&amp;Cpu::SKR,<sp/>4,<sp/>2<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;LDY&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::LDY,<sp/>&amp;Cpu::DIR,<sp/>3,<sp/>2<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;LDA&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::LDA,<sp/>&amp;Cpu::DIR,<sp/>3,<sp/>2<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;LDX&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::LDX,<sp/>&amp;Cpu::DIR,<sp/>3,<sp/>2<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;STA&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::STA,<sp/>&amp;Cpu::DNL,<sp/>6,<sp/>2<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;TAY&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::TAY,<sp/>&amp;Cpu::IMP,<sp/>2,<sp/>1<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;LDA&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::LDA,<sp/>&amp;Cpu::IMM,<sp/>2,<sp/>2<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;TAX&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::TAX,<sp/>&amp;Cpu::IMP,<sp/>2,<sp/>1<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;PLB&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::PLB,<sp/>&amp;Cpu::STK,<sp/>4,<sp/>1<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;LDY&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::LDY,<sp/>&amp;Cpu::ABS,<sp/>4,<sp/>3<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;LDA&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::LDA,<sp/>&amp;Cpu::ABS,<sp/>4,<sp/>3<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;LDX&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::LDX,<sp/>&amp;Cpu::ABS,<sp/>4,<sp/>3<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;LDA&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::LDA,<sp/>&amp;Cpu::ABL,<sp/>5,<sp/>4<sp/>},</highlight></codeline>
<codeline lineno="25"><highlight class="normal"></highlight><highlight class="comment">/*B*/</highlight><highlight class="normal"><sp/><sp/><sp/>{<sp/></highlight><highlight class="stringliteral">&quot;BCS&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::BCS,<sp/>&amp;Cpu::PCR,<sp/>2,<sp/>2<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;LDA&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::LDA,<sp/>&amp;Cpu::DNI,<sp/>5,<sp/>2<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;LDA&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::LDA,<sp/>&amp;Cpu::DRN,<sp/>5,<sp/>2<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;LDA&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::LDA,<sp/>&amp;Cpu::SNI,<sp/>7,<sp/>2<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;LDY&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::LDY,<sp/>&amp;Cpu::DIX,<sp/>4,<sp/>2<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;LDA&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::LDA,<sp/>&amp;Cpu::DIX,<sp/>4,<sp/>2<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;LDX&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::LDX,<sp/>&amp;Cpu::DIY,<sp/>4,<sp/>2<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;LDA&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::LDA,<sp/>&amp;Cpu::DLI,<sp/>6,<sp/>2<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;CLV&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::CLV,<sp/>&amp;Cpu::IMP,<sp/>2,<sp/>1<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;LDA&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::LDA,<sp/>&amp;Cpu::AIY,<sp/>4,<sp/>3<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;TSX&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::TSX,<sp/>&amp;Cpu::IMP,<sp/>2,<sp/>1<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;TYX&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::TYX,<sp/>&amp;Cpu::IMP,<sp/>4,<sp/>1<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;LDY&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::LDY,<sp/>&amp;Cpu::AIX,<sp/>4,<sp/>3<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;LDA&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::LDA,<sp/>&amp;Cpu::AIX,<sp/>4,<sp/>3<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;LDX&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::LDX,<sp/>&amp;Cpu::AIY,<sp/>4,<sp/>3<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;LDA&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::LDA,<sp/>&amp;Cpu::ALX,<sp/>5,<sp/>4<sp/>},</highlight></codeline>
<codeline lineno="26"><highlight class="normal"></highlight><highlight class="comment">/*C*/</highlight><highlight class="normal"><sp/><sp/><sp/>{<sp/></highlight><highlight class="stringliteral">&quot;CPY&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::CPY,<sp/>&amp;Cpu::IMM,<sp/>2,<sp/>2<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;CMP&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::CMP,<sp/>&amp;Cpu::DIN,<sp/>6,<sp/>2<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;REP&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::REP,<sp/>&amp;Cpu::IMM,<sp/>3,<sp/>2<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;LDA&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::LDA,<sp/>&amp;Cpu::SKR,<sp/>4,<sp/>2<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;CPY&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::CPY,<sp/>&amp;Cpu::DIR,<sp/>3,<sp/>2<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;CMP&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::CMP,<sp/>&amp;Cpu::DIR,<sp/>3,<sp/>2<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;DEC&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::DEC,<sp/>&amp;Cpu::DIR,<sp/>5,<sp/>2<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;LDA&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::LDA,<sp/>&amp;Cpu::DNL,<sp/>6,<sp/>2<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;INY&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::INY,<sp/>&amp;Cpu::IMP,<sp/>2,<sp/>1<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;CMP&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::CMP,<sp/>&amp;Cpu::IMM,<sp/>2,<sp/>2<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;DEX&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::DEX,<sp/>&amp;Cpu::IMP,<sp/>2,<sp/>1<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;WAI&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::WAI,<sp/>&amp;Cpu::IMP,<sp/>2,<sp/>1<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;CPY&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::CPY,<sp/>&amp;Cpu::ABS,<sp/>4,<sp/>3<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;CMP&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::CMP,<sp/>&amp;Cpu::ABS,<sp/>4,<sp/>3<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;DEC&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::DEC,<sp/>&amp;Cpu::ABS,<sp/>6,<sp/>3<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;CMP&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::CMP,<sp/>&amp;Cpu::ABL,<sp/>5,<sp/>4<sp/>},</highlight></codeline>
<codeline lineno="27"><highlight class="normal"></highlight><highlight class="comment">/*D*/</highlight><highlight class="normal"><sp/><sp/><sp/>{<sp/></highlight><highlight class="stringliteral">&quot;BNE&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::BNE,<sp/>&amp;Cpu::PCR,<sp/>2,<sp/>2<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;CMP&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::CMP,<sp/>&amp;Cpu::DNI,<sp/>5,<sp/>2<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;CMP&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::CMP,<sp/>&amp;Cpu::DRN,<sp/>7,<sp/>2<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;CMP&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::CMP,<sp/>&amp;Cpu::SNI,<sp/>7,<sp/>2<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;PEI&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::PEI,<sp/>&amp;Cpu::STK,<sp/>6,<sp/>2<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;CMP&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::CMP,<sp/>&amp;Cpu::DIX,<sp/>4,<sp/>2<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;DEC&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::DEC,<sp/>&amp;Cpu::DIX,<sp/>6,<sp/>2<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;CMP&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::CMP,<sp/>&amp;Cpu::DLI,<sp/>6,<sp/>2<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;CLD&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::CLD,<sp/>&amp;Cpu::IMP,<sp/>2,<sp/>1<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;CMP&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::CMP,<sp/>&amp;Cpu::AIY,<sp/>4,<sp/>3<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;PHX&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::PHX,<sp/>&amp;Cpu::STK,<sp/>3,<sp/>1<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;STP&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::STP,<sp/>&amp;Cpu::IMP,<sp/>3,<sp/>1<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;JML&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::JML,<sp/>&amp;Cpu::ABI,<sp/>6,<sp/>3<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;CMP&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::CMP,<sp/>&amp;Cpu::AIX,<sp/>4,<sp/>3<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;DEC&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::DEC,<sp/>&amp;Cpu::AIX,<sp/>7,<sp/>3<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;CMP&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::CMP,<sp/>&amp;Cpu::ALX,<sp/>5,<sp/>4<sp/>},</highlight></codeline>
<codeline lineno="28"><highlight class="normal"></highlight><highlight class="comment">/*E*/</highlight><highlight class="normal"><sp/><sp/><sp/>{<sp/></highlight><highlight class="stringliteral">&quot;CPX&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::CPX,<sp/>&amp;Cpu::IMM,<sp/>2,<sp/>2<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;SBC&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::SBC,<sp/>&amp;Cpu::DIN,<sp/>6,<sp/>2<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;SEP&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::SEP,<sp/>&amp;Cpu::IMM,<sp/>4,<sp/>2<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;SBC&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::SBC,<sp/>&amp;Cpu::SKR,<sp/>4,<sp/>2<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;CPX&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::CPX,<sp/>&amp;Cpu::DIR,<sp/>3,<sp/>2<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;SBC&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::SBC,<sp/>&amp;Cpu::DIR,<sp/>3,<sp/>2<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;INC&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::INC,<sp/>&amp;Cpu::DIR,<sp/>5,<sp/>2<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;CMP&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::CMP,<sp/>&amp;Cpu::DNL,<sp/>6,<sp/>2<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;INX&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::INX,<sp/>&amp;Cpu::IMP,<sp/>2,<sp/>1<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;SBC&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::SBC,<sp/>&amp;Cpu::IMM,<sp/>2,<sp/>2<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;NOP&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::NOP,<sp/>&amp;Cpu::IMP,<sp/>2,<sp/>1<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;XBA&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::XBA,<sp/>&amp;Cpu::IMP,<sp/>3,<sp/>1<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;CPX&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::CPX,<sp/>&amp;Cpu::ABS,<sp/>4,<sp/>3<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;SBC&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::SBC,<sp/>&amp;Cpu::ABS,<sp/>4,<sp/>3<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;INC&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::INC,<sp/>&amp;Cpu::ABS,<sp/>6,<sp/>3<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;SBC&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::SBC,<sp/>&amp;Cpu::ABL,<sp/>5,<sp/>4<sp/>},</highlight></codeline>
<codeline lineno="29"><highlight class="normal"></highlight><highlight class="comment">/*F*/</highlight><highlight class="normal"><sp/><sp/><sp/>{<sp/></highlight><highlight class="stringliteral">&quot;BEQ&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::BEQ,<sp/>&amp;Cpu::PCR,<sp/>2,<sp/>2<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;SBC&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::SBC,<sp/>&amp;Cpu::DNI,<sp/>5,<sp/>2<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;SBC&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::SBC,<sp/>&amp;Cpu::DRN,<sp/>7,<sp/>2<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;SBC&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::SBC,<sp/>&amp;Cpu::SNI,<sp/>7,<sp/>2<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;PEA&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::PEA,<sp/>&amp;Cpu::STK,<sp/>5,<sp/>3<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;SBC&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::SBC,<sp/>&amp;Cpu::DIX,<sp/>4,<sp/>2<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;INC&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::INC,<sp/>&amp;Cpu::DIX,<sp/>6,<sp/>2<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;SBC&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::SBC,<sp/>&amp;Cpu::DLI,<sp/>6,<sp/>2<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;SED&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::SED,<sp/>&amp;Cpu::IMP,<sp/>2,<sp/>1<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;SBC&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::SBC,<sp/>&amp;Cpu::AIY,<sp/>4,<sp/>3<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;PLX&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::PLX,<sp/>&amp;Cpu::STK,<sp/>4,<sp/>1<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;XCE&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::XCE,<sp/>&amp;Cpu::IMP,<sp/>2,<sp/>1<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;JSR&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::JSR,<sp/>&amp;Cpu::AII,<sp/>8,<sp/>3<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;SBC&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::SBC,<sp/>&amp;Cpu::AIX,<sp/>4,<sp/>3<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;INC&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::INC,<sp/>&amp;Cpu::AIX,<sp/>7,<sp/>3<sp/>},{<sp/></highlight><highlight class="stringliteral">&quot;SBC&quot;</highlight><highlight class="normal">,<sp/>&amp;Cpu::SBC,<sp/>&amp;Cpu::ALX,<sp/>5,<sp/>4<sp/>},</highlight></codeline>
<codeline lineno="30"><highlight class="normal"><sp/><sp/><sp/><sp/>};</highlight></codeline>
<codeline lineno="31"><highlight class="normal">}</highlight></codeline>
<codeline lineno="32"><highlight class="normal"></highlight></codeline>
<codeline lineno="33"><highlight class="normal"><ref refid="classCpu_1aa0a06d3ac0fce5c86a5c61d90d936389" kindref="member">Cpu::~Cpu</ref>()<sp/>{}</highlight></codeline>
<codeline lineno="34"><highlight class="normal"></highlight></codeline>
<codeline lineno="35"><highlight class="normal"></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/><ref refid="classCpu_1aaa4385272cf616b4d32cd4e85d7ac727" kindref="member">Cpu::clock</ref>()</highlight></codeline>
<codeline lineno="36"><highlight class="normal">{</highlight></codeline>
<codeline lineno="37"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal"><sp/>(cycles<sp/>==<sp/>0)<sp/>{</highlight></codeline>
<codeline lineno="38"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>opcode<sp/>=<sp/>read(<ref refid="classCpu_1a547168f6d1920c84f77c209c4b667bad" kindref="member">pc</ref>);</highlight></codeline>
<codeline lineno="39"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="classCpu_1a547168f6d1920c84f77c209c4b667bad" kindref="member">pc</ref>++;</highlight></codeline>
<codeline lineno="40"><highlight class="normal"></highlight></codeline>
<codeline lineno="41"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>cycles<sp/>=<sp/>instructions[opcode].cycles;</highlight></codeline>
<codeline lineno="42"><highlight class="normal"></highlight></codeline>
<codeline lineno="43"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">//Run<sp/>address<sp/>mode<sp/>and<sp/>operation<sp/>functions</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="44"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">//Returns<sp/>any<sp/>additional<sp/>cycles<sp/>we<sp/>need<sp/>to<sp/>wait</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="45"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint8_t<sp/>addr_mode_additional_cycles<sp/>=<sp/>(this-&gt;*instructions[opcode].addrmode)();</highlight></codeline>
<codeline lineno="46"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint8_t<sp/>operation_additional_cycles<sp/>=<sp/>(this-&gt;*instructions[opcode].operate)();</highlight></codeline>
<codeline lineno="47"><highlight class="normal"></highlight></codeline>
<codeline lineno="48"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">//getExceptions()<sp/>-<sp/>a<sp/>function<sp/>that<sp/>will<sp/>adjust<sp/>cycles<sp/>based<sp/>on<sp/>FLAGS</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="49"><highlight class="normal"></highlight></codeline>
<codeline lineno="50"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>cycles<sp/>+=<sp/>addr_mode_additional_cycles<sp/>+<sp/>operation_additional_cycles;</highlight></codeline>
<codeline lineno="51"><highlight class="normal"><sp/><sp/><sp/><sp/>}</highlight></codeline>
<codeline lineno="52"><highlight class="normal"></highlight></codeline>
<codeline lineno="53"><highlight class="normal"><sp/><sp/><sp/><sp/>cycles--;</highlight></codeline>
<codeline lineno="54"><highlight class="normal">}</highlight></codeline>
<codeline lineno="55"><highlight class="normal"></highlight></codeline>
<codeline lineno="56"><highlight class="normal"></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/><ref refid="classCpu_1a292315477f0de503b761cfe60e217cd9" kindref="member">Cpu::ConnectSystem</ref>(<ref refid="classSystem" kindref="compound">System</ref><sp/>*s)</highlight></codeline>
<codeline lineno="57"><highlight class="normal">{</highlight></codeline>
<codeline lineno="58"><highlight class="normal"><sp/><sp/><sp/><sp/>system<sp/>=<sp/><ref refid="classCpu_1ac037752688c77746c2e5b5e3f466ef06" kindref="member">s</ref>;</highlight></codeline>
<codeline lineno="59"><highlight class="normal">}</highlight></codeline>
<codeline lineno="60"><highlight class="normal"></highlight></codeline>
<codeline lineno="61"><highlight class="normal">uint8_t<sp/>Cpu::read(uint32_t<sp/>addr)</highlight></codeline>
<codeline lineno="62"><highlight class="normal">{</highlight></codeline>
<codeline lineno="63"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>system-&gt;<ref refid="classSystem_1ad5193a1def96c0614cfa4b786338eded" kindref="member">read_ram</ref>(addr);</highlight></codeline>
<codeline lineno="64"><highlight class="normal">}</highlight></codeline>
<codeline lineno="65"><highlight class="normal"></highlight></codeline>
<codeline lineno="66"><highlight class="normal"></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>Cpu::write(uint32_t<sp/>addr,<sp/>uint8_t<sp/>data)</highlight></codeline>
<codeline lineno="67"><highlight class="normal">{</highlight></codeline>
<codeline lineno="68"><highlight class="normal"><sp/><sp/><sp/><sp/>system-&gt;<ref refid="classSystem_1a1d2787d0eb3863635270d43dee00e999" kindref="member">write_ram</ref>(addr,<sp/>data);</highlight></codeline>
<codeline lineno="69"><highlight class="normal">}</highlight></codeline>
<codeline lineno="70"><highlight class="normal"></highlight></codeline>
<codeline lineno="71"><highlight class="normal"></highlight><highlight class="comment">//=========================================</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="72"><highlight class="normal"></highlight><highlight class="comment">//==============ADDRESS<sp/>MODES==============</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="73"><highlight class="normal"></highlight><highlight class="comment">//=========================================</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="74"><highlight class="normal"></highlight></codeline>
<codeline lineno="75"><highlight class="normal"></highlight><highlight class="comment">//Absolute</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="76"><highlight class="normal">uint8_t<sp/>Cpu::ABS()</highlight></codeline>
<codeline lineno="77"><highlight class="normal">{</highlight></codeline>
<codeline lineno="78"><highlight class="normal"><sp/><sp/><sp/><sp/>uint8_t<sp/>lo<sp/>=<sp/><ref refid="classCpu_1a547168f6d1920c84f77c209c4b667bad" kindref="member">pc</ref>++;</highlight></codeline>
<codeline lineno="79"><highlight class="normal"><sp/><sp/><sp/><sp/>uint8_t<sp/>hi<sp/>=<sp/><ref refid="classCpu_1a547168f6d1920c84f77c209c4b667bad" kindref="member">pc</ref>++;</highlight></codeline>
<codeline lineno="80"><highlight class="normal"><sp/><sp/><sp/><sp/>addr_abs<sp/>=<sp/>(<ref refid="classCpu_1a0e6b27147b4a272a1f8f91238774aaf4" kindref="member">db</ref><sp/>&lt;&lt;<sp/>16)<sp/>&amp;<sp/>(hi<sp/>&lt;&lt;<sp/>8)<sp/>&amp;<sp/>lo;</highlight></codeline>
<codeline lineno="81"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>0;</highlight></codeline>
<codeline lineno="82"><highlight class="normal">}</highlight></codeline>
<codeline lineno="83"><highlight class="normal"></highlight></codeline>
<codeline lineno="84"><highlight class="normal"></highlight><highlight class="comment">//Absolute<sp/>indexed<sp/>with<sp/>X</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="85"><highlight class="normal">uint8_t<sp/>Cpu::AIX()</highlight></codeline>
<codeline lineno="86"><highlight class="normal">{</highlight></codeline>
<codeline lineno="87"><highlight class="normal"><sp/><sp/><sp/><sp/>ABS();</highlight></codeline>
<codeline lineno="88"><highlight class="normal"><sp/><sp/><sp/><sp/>addr_abs<sp/>+=<sp/><ref refid="classCpu_1aa9ceb367d040cc56899caaa57bd649c4" kindref="member">x</ref>;</highlight></codeline>
<codeline lineno="89"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>0;</highlight></codeline>
<codeline lineno="90"><highlight class="normal">}</highlight></codeline>
<codeline lineno="91"><highlight class="normal"></highlight></codeline>
<codeline lineno="92"><highlight class="normal"></highlight><highlight class="comment">//Absolute<sp/>indexed<sp/>with<sp/>Y</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="93"><highlight class="normal">uint8_t<sp/>Cpu::AIX()</highlight></codeline>
<codeline lineno="94"><highlight class="normal">{</highlight></codeline>
<codeline lineno="95"><highlight class="normal"><sp/><sp/><sp/><sp/>ABS();</highlight></codeline>
<codeline lineno="96"><highlight class="normal"><sp/><sp/><sp/><sp/>addr_abs<sp/>+=<sp/><ref refid="classCpu_1a782e3a196088b9a001060e7c97cadb2e" kindref="member">y</ref>;</highlight></codeline>
<codeline lineno="97"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>0;</highlight></codeline>
<codeline lineno="98"><highlight class="normal">}</highlight></codeline>
<codeline lineno="99"><highlight class="normal"></highlight></codeline>
<codeline lineno="100"><highlight class="normal"></highlight><highlight class="comment">//Absolute<sp/>long</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="101"><highlight class="normal">uint8_t<sp/>Cpu::ABL()</highlight></codeline>
<codeline lineno="102"><highlight class="normal">{</highlight></codeline>
<codeline lineno="103"><highlight class="normal"><sp/><sp/><sp/><sp/>uint8_t<sp/>lo<sp/>=<sp/><ref refid="classCpu_1a547168f6d1920c84f77c209c4b667bad" kindref="member">pc</ref>++;</highlight></codeline>
<codeline lineno="104"><highlight class="normal"><sp/><sp/><sp/><sp/>uint8_t<sp/>mid<sp/>=<sp/><ref refid="classCpu_1a547168f6d1920c84f77c209c4b667bad" kindref="member">pc</ref>++;</highlight></codeline>
<codeline lineno="105"><highlight class="normal"><sp/><sp/><sp/><sp/>uint8_t<sp/>hi<sp/>=<sp/><ref refid="classCpu_1a547168f6d1920c84f77c209c4b667bad" kindref="member">pc</ref>++;</highlight></codeline>
<codeline lineno="106"><highlight class="normal"><sp/><sp/><sp/><sp/>addr_abs<sp/>=<sp/>(hi<sp/>&lt;&lt;<sp/>16)<sp/>&amp;<sp/>(mid<sp/>&lt;&lt;<sp/>8)<sp/>&amp;<sp/>lo;</highlight></codeline>
<codeline lineno="107"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>0;</highlight></codeline>
<codeline lineno="108"><highlight class="normal">}</highlight></codeline>
<codeline lineno="109"><highlight class="normal"></highlight></codeline>
<codeline lineno="110"><highlight class="normal"></highlight><highlight class="comment">//Address<sp/>Mode<sp/>Implied</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="111"><highlight class="normal">uint8_t<sp/>Cpu::IMP()</highlight></codeline>
<codeline lineno="112"><highlight class="normal">{</highlight></codeline>
<codeline lineno="113"><highlight class="normal"><sp/><sp/><sp/><sp/>addr_abs<sp/>=<sp/><ref refid="classCpu_1a4a6597d828fd3da62f00938f2b1bb363" kindref="member">a</ref>;</highlight></codeline>
<codeline lineno="114"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>0;</highlight></codeline>
<codeline lineno="115"><highlight class="normal">}</highlight></codeline>
<codeline lineno="116"><highlight class="normal"></highlight></codeline>
<codeline lineno="117"><highlight class="normal"></highlight><highlight class="comment">//Address<sp/>Mode<sp/>Immediate</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="118"><highlight class="normal">uint8_t<sp/>Cpu::IMM()</highlight></codeline>
<codeline lineno="119"><highlight class="normal">{</highlight></codeline>
<codeline lineno="120"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal"><sp/>(GetFlag(<ref refid="classCpu_1a42e0b805b26da042ec9d58e238984e37a0f6c6294d89febdee5fd8feff66f768a" kindref="member">M</ref>))<sp/>{</highlight></codeline>
<codeline lineno="121"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>addr_abs<sp/>=<sp/><ref refid="classCpu_1a547168f6d1920c84f77c209c4b667bad" kindref="member">pc</ref>++;</highlight></codeline>
<codeline lineno="122"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>0;</highlight></codeline>
<codeline lineno="123"><highlight class="normal"><sp/><sp/><sp/><sp/>}</highlight></codeline>
<codeline lineno="124"><highlight class="normal"></highlight></codeline>
<codeline lineno="125"><highlight class="normal"><sp/><sp/><sp/><sp/>addr_abs<sp/>=<sp/>((<ref refid="classCpu_1a547168f6d1920c84f77c209c4b667bad" kindref="member">pc</ref>+1<sp/>&lt;&lt;<sp/>8)<sp/>&amp;<sp/><ref refid="classCpu_1a547168f6d1920c84f77c209c4b667bad" kindref="member">pc</ref>+2);</highlight></codeline>
<codeline lineno="126"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="classCpu_1a547168f6d1920c84f77c209c4b667bad" kindref="member">pc</ref><sp/>+=<sp/>2;</highlight></codeline>
<codeline lineno="127"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>0;</highlight></codeline>
<codeline lineno="128"><highlight class="normal">}</highlight></codeline>
<codeline lineno="129"><highlight class="normal"></highlight></codeline>
<codeline lineno="130"><highlight class="normal"></highlight><highlight class="comment">//Opcode<sp/>And</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="131"><highlight class="normal">uint8_t<sp/>Cpu::AND()</highlight></codeline>
<codeline lineno="132"><highlight class="normal">{</highlight></codeline>
<codeline lineno="133"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="classCpu_1a4a6597d828fd3da62f00938f2b1bb363" kindref="member">a</ref><sp/>=<sp/><ref refid="classCpu_1a4a6597d828fd3da62f00938f2b1bb363" kindref="member">a</ref><sp/>&amp;<sp/>addr_abs;</highlight></codeline>
<codeline lineno="134"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>0;</highlight></codeline>
<codeline lineno="135"><highlight class="normal">}</highlight></codeline>
    </programlisting>
    <location file="/home/jack/doc/Spring2023/SWELab/sneslite/src/cpu/Cpu.cpp"/>
  </compounddef>
</doxygen>
