{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1538582527312 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1538582527318 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 03 13:02:07 2018 " "Processing started: Wed Oct 03 13:02:07 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1538582527318 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538582527318 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off relogio -c relogio " "Command: quartus_map --read_settings_files=on --write_settings_files=off relogio -c relogio" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538582527318 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1538582528010 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1538582528011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisorGenerico-divInteiro " "Found design unit 1: divisorGenerico-divInteiro" {  } { { "divisorGenerico.vhd" "" { Text "C:/Users/user/Documents/GitHub/Clock_descomp/divisorGenerico.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538582547625 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisorGenerico " "Found entity 1: divisorGenerico" {  } { { "divisorGenerico.vhd" "" { Text "C:/Users/user/Documents/GitHub/Clock_descomp/divisorGenerico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538582547625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538582547625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/documents/github/descomp/relogio/mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/user/documents/github/descomp/relogio/mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_6x1-mux_arch " "Found design unit 1: mux_6x1-mux_arch" {  } { { "../descomp/relogio/mux.vhd" "" { Text "C:/Users/user/Documents/GitHub/descomp/relogio/mux.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538582547627 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_6x1 " "Found entity 1: mux_6x1" {  } { { "../descomp/relogio/mux.vhd" "" { Text "C:/Users/user/Documents/GitHub/descomp/relogio/mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538582547627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538582547627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/documents/github/descomp/ula/comp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/user/documents/github/descomp/ula/comp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comp-comp " "Found design unit 1: comp-comp" {  } { { "../descomp/ula/comp.vhd" "" { Text "C:/Users/user/Documents/GitHub/descomp/ula/comp.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538582547630 ""} { "Info" "ISGN_ENTITY_NAME" "1 comp " "Found entity 1: comp" {  } { { "../descomp/ula/comp.vhd" "" { Text "C:/Users/user/Documents/GitHub/descomp/ula/comp.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538582547630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538582547630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/documents/github/descomp/fsm_relogio/fsm_relogio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/user/documents/github/descomp/fsm_relogio/fsm_relogio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsm_relogio-BEHAVIOR " "Found design unit 1: fsm_relogio-BEHAVIOR" {  } { { "../descomp/fsm_relogio/fsm_relogio.vhd" "" { Text "C:/Users/user/Documents/GitHub/descomp/fsm_relogio/fsm_relogio.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538582547634 ""} { "Info" "ISGN_ENTITY_NAME" "1 fsm_relogio " "Found entity 1: fsm_relogio" {  } { { "../descomp/fsm_relogio/fsm_relogio.vhd" "" { Text "C:/Users/user/Documents/GitHub/descomp/fsm_relogio/fsm_relogio.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538582547634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538582547634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/documents/github/descomp/demux/demux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/user/documents/github/descomp/demux/demux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 demux-demux_arch " "Found design unit 1: demux-demux_arch" {  } { { "../descomp/demux/demux.vhd" "" { Text "C:/Users/user/Documents/GitHub/descomp/demux/demux.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538582547637 ""} { "Info" "ISGN_ENTITY_NAME" "1 demux " "Found entity 1: demux" {  } { { "../descomp/demux/demux.vhd" "" { Text "C:/Users/user/Documents/GitHub/descomp/demux/demux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538582547637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538582547637 ""}
{ "Warning" "WSGN_SEARCH_FILE" "diagrama_de_blocos_relogio.bdf 1 1 " "Using design file diagrama_de_blocos_relogio.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 diagrama_de_blocos_relogio " "Found entity 1: diagrama_de_blocos_relogio" {  } { { "diagrama_de_blocos_relogio.bdf" "" { Schematic "C:/Users/user/Documents/GitHub/Clock_descomp/diagrama_de_blocos_relogio.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538582547703 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1538582547703 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "diagrama_de_blocos_relogio " "Elaborating entity \"diagrama_de_blocos_relogio\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1538582547720 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "registrador DS " "Block or symbol \"registrador\" of instance \"DS\" overlaps another block or symbol" {  } { { "diagrama_de_blocos_relogio.bdf" "" { Schematic "C:/Users/user/Documents/GitHub/Clock_descomp/diagrama_de_blocos_relogio.bdf" { { 368 352 504 480 "DS" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1538582547732 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "registrador DM " "Block or symbol \"registrador\" of instance \"DM\" overlaps another block or symbol" {  } { { "diagrama_de_blocos_relogio.bdf" "" { Schematic "C:/Users/user/Documents/GitHub/Clock_descomp/diagrama_de_blocos_relogio.bdf" { { 160 352 504 272 "DM" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1538582547732 ""}
{ "Warning" "WGDFX_NO_SUPERSET_FOUND" "" "No superset bus at connection" {  } { { "diagrama_de_blocos_relogio.bdf" "" { Schematic "C:/Users/user/Documents/GitHub/Clock_descomp/diagrama_de_blocos_relogio.bdf" { { -416 1064 1160 -400 "V_UM\[3..1\]" "" } { -424 1064 1064 -400 "" "" } { -400 1064 1064 -376 "" "" } { -392 1064 1255 -376 "V_DOIS\[3..2\],V_DOIS\[0\]" "" } { -320 1064 1173 -304 "V_OITO\[2..0\]" "" } { -344 1064 1230 -328 "V_SEIS\[3\],V_SEIS\[0\]" "" } { -328 1064 1064 -304 "" "" } { -368 1064 1288 -352 "V_QUATRO\[3\],V_QUATRO\[1..0\]" "" } { -376 1064 1064 -352 "" "" } { -352 1064 1064 -328 "" "" } { -304 1064 1064 -280 "" "" } { -280 1064 1064 -264 "" "" } { -280 1064 1187 -264 "V_SEGUNDO\[3..0\]" "" } { -296 1064 1214 -280 "V_DEZ\[2\],V_DEZ\[0\]" "" } } } }  } 0 275002 "No superset bus at connection" 0 0 "Analysis & Synthesis" 0 -1 1538582547733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux demux:demux_reg_enable " "Elaborating entity \"demux\" for hierarchy \"demux:demux_reg_enable\"" {  } { { "diagrama_de_blocos_relogio.bdf" "demux_reg_enable" { Schematic "C:/Users/user/Documents/GitHub/Clock_descomp/diagrama_de_blocos_relogio.bdf" { { 80 0 152 224 "demux_reg_enable" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538582547754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm_relogio fsm_relogio:ROM " "Elaborating entity \"fsm_relogio\" for hierarchy \"fsm_relogio:ROM\"" {  } { { "diagrama_de_blocos_relogio.bdf" "ROM" { Schematic "C:/Users/user/Documents/GitHub/Clock_descomp/diagrama_de_blocos_relogio.bdf" { { 56 -288 -72 328 "ROM" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538582547758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comp comp:comp_US " "Elaborating entity \"comp\" for hierarchy \"comp:comp_US\"" {  } { { "diagrama_de_blocos_relogio.bdf" "comp_US" { Schematic "C:/Users/user/Documents/GitHub/Clock_descomp/diagrama_de_blocos_relogio.bdf" { { 512 -672 -536 624 "comp_US" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538582547762 ""}
{ "Warning" "WSGN_SEARCH_FILE" "registrador.vhd 2 1 " "Using design file registrador.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registrador-reg_arch " "Found design unit 1: registrador-reg_arch" {  } { { "registrador.vhd" "" { Text "C:/Users/user/Documents/GitHub/Clock_descomp/registrador.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538582547782 ""} { "Info" "ISGN_ENTITY_NAME" "1 registrador " "Found entity 1: registrador" {  } { { "registrador.vhd" "" { Text "C:/Users/user/Documents/GitHub/Clock_descomp/registrador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538582547782 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1538582547782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador registrador:US " "Elaborating entity \"registrador\" for hierarchy \"registrador:US\"" {  } { { "diagrama_de_blocos_relogio.bdf" "US" { Schematic "C:/Users/user/Documents/GitHub/Clock_descomp/diagrama_de_blocos_relogio.bdf" { { 480 352 504 592 "US" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538582547783 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ula.vhd 2 1 " "Using design file ula.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ula-Behavioral " "Found design unit 1: ula-Behavioral" {  } { { "ula.vhd" "" { Text "C:/Users/user/Documents/GitHub/Clock_descomp/ula.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538582547799 ""} { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "ula.vhd" "" { Text "C:/Users/user/Documents/GitHub/Clock_descomp/ula.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538582547799 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1538582547799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula ula:inst " "Elaborating entity \"ula\" for hierarchy \"ula:inst\"" {  } { { "diagrama_de_blocos_relogio.bdf" "inst" { Schematic "C:/Users/user/Documents/GitHub/Clock_descomp/diagrama_de_blocos_relogio.bdf" { { 184 952 1120 296 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538582547800 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "flag ula.vhd(40) " "VHDL Process Statement warning at ula.vhd(40): inferring latch(es) for signal or variable \"flag\", which holds its previous value in one or more paths through the process" {  } { { "ula.vhd" "" { Text "C:/Users/user/Documents/GitHub/Clock_descomp/ula.vhd" 40 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1538582547801 "|diagrama_de_blocos_relogio|ula:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flag ula.vhd(40) " "Inferred latch for \"flag\" at ula.vhd(40)" {  } { { "ula.vhd" "" { Text "C:/Users/user/Documents/GitHub/Clock_descomp/ula.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538582547801 "|diagrama_de_blocos_relogio|ula:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_6x1 mux_6x1:mux_das_constantes " "Elaborating entity \"mux_6x1\" for hierarchy \"mux_6x1:mux_das_constantes\"" {  } { { "diagrama_de_blocos_relogio.bdf" "mux_das_constantes" { Schematic "C:/Users/user/Documents/GitHub/Clock_descomp/diagrama_de_blocos_relogio.bdf" { { 8 792 968 176 "mux_das_constantes" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538582547802 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A mux.vhd(16) " "VHDL Process Statement warning at mux.vhd(16): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../descomp/relogio/mux.vhd" "" { Text "C:/Users/user/Documents/GitHub/descomp/relogio/mux.vhd" 16 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1538582547803 "|diagrama_de_blocos_relogio|mux_6x1:mux_das_constantes"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B mux.vhd(18) " "VHDL Process Statement warning at mux.vhd(18): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../descomp/relogio/mux.vhd" "" { Text "C:/Users/user/Documents/GitHub/descomp/relogio/mux.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1538582547803 "|diagrama_de_blocos_relogio|mux_6x1:mux_das_constantes"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C mux.vhd(20) " "VHDL Process Statement warning at mux.vhd(20): signal \"C\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../descomp/relogio/mux.vhd" "" { Text "C:/Users/user/Documents/GitHub/descomp/relogio/mux.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1538582547803 "|diagrama_de_blocos_relogio|mux_6x1:mux_das_constantes"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D mux.vhd(22) " "VHDL Process Statement warning at mux.vhd(22): signal \"D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../descomp/relogio/mux.vhd" "" { Text "C:/Users/user/Documents/GitHub/descomp/relogio/mux.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1538582547803 "|diagrama_de_blocos_relogio|mux_6x1:mux_das_constantes"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "E mux.vhd(24) " "VHDL Process Statement warning at mux.vhd(24): signal \"E\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../descomp/relogio/mux.vhd" "" { Text "C:/Users/user/Documents/GitHub/descomp/relogio/mux.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1538582547803 "|diagrama_de_blocos_relogio|mux_6x1:mux_das_constantes"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "F mux.vhd(26) " "VHDL Process Statement warning at mux.vhd(26): signal \"F\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../descomp/relogio/mux.vhd" "" { Text "C:/Users/user/Documents/GitHub/descomp/relogio/mux.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1538582547803 "|diagrama_de_blocos_relogio|mux_6x1:mux_das_constantes"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "G mux.vhd(28) " "VHDL Process Statement warning at mux.vhd(28): signal \"G\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../descomp/relogio/mux.vhd" "" { Text "C:/Users/user/Documents/GitHub/descomp/relogio/mux.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1538582547803 "|diagrama_de_blocos_relogio|mux_6x1:mux_das_constantes"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisorGenerico divisorGenerico:inst8 " "Elaborating entity \"divisorGenerico\" for hierarchy \"divisorGenerico:inst8\"" {  } { { "diagrama_de_blocos_relogio.bdf" "inst8" { Schematic "C:/Users/user/Documents/GitHub/Clock_descomp/diagrama_de_blocos_relogio.bdf" { { -528 624 776 -448 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538582547805 ""}
{ "Warning" "WSGN_SEARCH_FILE" "conversorhex7seg.vhd 2 1 " "Using design file conversorhex7seg.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conversorHex7Seg-comportamento " "Found design unit 1: conversorHex7Seg-comportamento" {  } { { "conversorhex7seg.vhd" "" { Text "C:/Users/user/Documents/GitHub/Clock_descomp/conversorhex7seg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538582547825 ""} { "Info" "ISGN_ENTITY_NAME" "1 conversorHex7Seg " "Found entity 1: conversorHex7Seg" {  } { { "conversorhex7seg.vhd" "" { Text "C:/Users/user/Documents/GitHub/Clock_descomp/conversorhex7seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538582547825 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1538582547825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conversorHex7Seg conversorHex7Seg:conversor_7Seg_US14 " "Elaborating entity \"conversorHex7Seg\" for hierarchy \"conversorHex7Seg:conversor_7Seg_US14\"" {  } { { "diagrama_de_blocos_relogio.bdf" "conversor_7Seg_US14" { Schematic "C:/Users/user/Documents/GitHub/Clock_descomp/diagrama_de_blocos_relogio.bdf" { { -216 1104 1320 -104 "conversor_7Seg_US14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538582547826 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Pin \"HEX0\[6\]\" is stuck at VCC" {  } { { "diagrama_de_blocos_relogio.bdf" "" { Schematic "C:/Users/user/Documents/GitHub/Clock_descomp/diagrama_de_blocos_relogio.bdf" { { -192 1376 1552 -176 "HEX0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538582548824 "|diagrama_de_blocos_relogio|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "diagrama_de_blocos_relogio.bdf" "" { Schematic "C:/Users/user/Documents/GitHub/Clock_descomp/diagrama_de_blocos_relogio.bdf" { { -192 1376 1552 -176 "HEX0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538582548824 "|diagrama_de_blocos_relogio|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "diagrama_de_blocos_relogio.bdf" "" { Schematic "C:/Users/user/Documents/GitHub/Clock_descomp/diagrama_de_blocos_relogio.bdf" { { -192 1376 1552 -176 "HEX0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538582548824 "|diagrama_de_blocos_relogio|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "diagrama_de_blocos_relogio.bdf" "" { Schematic "C:/Users/user/Documents/GitHub/Clock_descomp/diagrama_de_blocos_relogio.bdf" { { -192 1376 1552 -176 "HEX0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538582548824 "|diagrama_de_blocos_relogio|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "diagrama_de_blocos_relogio.bdf" "" { Schematic "C:/Users/user/Documents/GitHub/Clock_descomp/diagrama_de_blocos_relogio.bdf" { { -192 1376 1552 -176 "HEX0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538582548824 "|diagrama_de_blocos_relogio|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "diagrama_de_blocos_relogio.bdf" "" { Schematic "C:/Users/user/Documents/GitHub/Clock_descomp/diagrama_de_blocos_relogio.bdf" { { -192 1376 1552 -176 "HEX0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538582548824 "|diagrama_de_blocos_relogio|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "diagrama_de_blocos_relogio.bdf" "" { Schematic "C:/Users/user/Documents/GitHub/Clock_descomp/diagrama_de_blocos_relogio.bdf" { { -192 1376 1552 -176 "HEX0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538582548824 "|diagrama_de_blocos_relogio|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "diagrama_de_blocos_relogio.bdf" "" { Schematic "C:/Users/user/Documents/GitHub/Clock_descomp/diagrama_de_blocos_relogio.bdf" { { -168 1376 1552 -152 "HEX1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538582548824 "|diagrama_de_blocos_relogio|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "diagrama_de_blocos_relogio.bdf" "" { Schematic "C:/Users/user/Documents/GitHub/Clock_descomp/diagrama_de_blocos_relogio.bdf" { { -168 1376 1552 -152 "HEX1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538582548824 "|diagrama_de_blocos_relogio|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "diagrama_de_blocos_relogio.bdf" "" { Schematic "C:/Users/user/Documents/GitHub/Clock_descomp/diagrama_de_blocos_relogio.bdf" { { -168 1376 1552 -152 "HEX1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538582548824 "|diagrama_de_blocos_relogio|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "diagrama_de_blocos_relogio.bdf" "" { Schematic "C:/Users/user/Documents/GitHub/Clock_descomp/diagrama_de_blocos_relogio.bdf" { { -168 1376 1552 -152 "HEX1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538582548824 "|diagrama_de_blocos_relogio|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "diagrama_de_blocos_relogio.bdf" "" { Schematic "C:/Users/user/Documents/GitHub/Clock_descomp/diagrama_de_blocos_relogio.bdf" { { -168 1376 1552 -152 "HEX1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538582548824 "|diagrama_de_blocos_relogio|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "diagrama_de_blocos_relogio.bdf" "" { Schematic "C:/Users/user/Documents/GitHub/Clock_descomp/diagrama_de_blocos_relogio.bdf" { { -168 1376 1552 -152 "HEX1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538582548824 "|diagrama_de_blocos_relogio|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "diagrama_de_blocos_relogio.bdf" "" { Schematic "C:/Users/user/Documents/GitHub/Clock_descomp/diagrama_de_blocos_relogio.bdf" { { -168 1376 1552 -152 "HEX1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538582548824 "|diagrama_de_blocos_relogio|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "palavra_out\[12\] GND " "Pin \"palavra_out\[12\]\" is stuck at GND" {  } { { "diagrama_de_blocos_relogio.bdf" "" { Schematic "C:/Users/user/Documents/GitHub/Clock_descomp/diagrama_de_blocos_relogio.bdf" { { 312 -32 212 328 "palavra_out\[12..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538582548824 "|diagrama_de_blocos_relogio|palavra_out[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "palavra_out\[11\] GND " "Pin \"palavra_out\[11\]\" is stuck at GND" {  } { { "diagrama_de_blocos_relogio.bdf" "" { Schematic "C:/Users/user/Documents/GitHub/Clock_descomp/diagrama_de_blocos_relogio.bdf" { { 312 -32 212 328 "palavra_out\[12..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538582548824 "|diagrama_de_blocos_relogio|palavra_out[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "palavra_out\[9\] GND " "Pin \"palavra_out\[9\]\" is stuck at GND" {  } { { "diagrama_de_blocos_relogio.bdf" "" { Schematic "C:/Users/user/Documents/GitHub/Clock_descomp/diagrama_de_blocos_relogio.bdf" { { 312 -32 212 328 "palavra_out\[12..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538582548824 "|diagrama_de_blocos_relogio|palavra_out[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1538582548824 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1538582548965 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1538582549946 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538582549946 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "248 " "Implemented 248 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1538582550064 ""} { "Info" "ICUT_CUT_TM_OPINS" "113 " "Implemented 113 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1538582550064 ""} { "Info" "ICUT_CUT_TM_LCELLS" "134 " "Implemented 134 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1538582550064 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1538582550064 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 34 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5032 " "Peak virtual memory: 5032 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1538582550126 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 03 13:02:30 2018 " "Processing ended: Wed Oct 03 13:02:30 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1538582550126 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1538582550126 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1538582550126 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1538582550126 ""}
