{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1595594228284 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1595594228291 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 24 20:37:08 2020 " "Processing started: Fri Jul 24 20:37:08 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1595594228291 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1595594228291 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off filter -c filter " "Command: quartus_map --read_settings_files=on --write_settings_files=off filter -c filter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1595594228291 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1595594228659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cordic2/synthesis/cordic2.v 1 1 " "Found 1 design units, including 1 entities, in source file cordic2/synthesis/cordic2.v" { { "Info" "ISGN_ENTITY_NAME" "1 cordic2 " "Found entity 1: cordic2" {  } { { "cordic2/synthesis/cordic2.v" "" { Text "D:/Project/SDR_FPGA/20200719/cordic2/synthesis/cordic2.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595594236985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595594236985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cordic2/synthesis/submodules/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file cordic2/synthesis/submodules/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (cordic2) " "Found design unit 1: dspba_library_package (cordic2)" {  } { { "cordic2/synthesis/submodules/dspba_library_package.vhd" "" { Text "D:/Project/SDR_FPGA/20200719/cordic2/synthesis/submodules/dspba_library_package.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595594237304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595594237304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cordic2/synthesis/submodules/dspba_library.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cordic2/synthesis/submodules/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "cordic2/synthesis/submodules/dspba_library.vhd" "" { Text "D:/Project/SDR_FPGA/20200719/cordic2/synthesis/submodules/dspba_library.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595594237306 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "cordic2/synthesis/submodules/dspba_library.vhd" "" { Text "D:/Project/SDR_FPGA/20200719/cordic2/synthesis/submodules/dspba_library.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595594237306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595594237306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cordic2/synthesis/submodules/cordic2_cordic_0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cordic2/synthesis/submodules/cordic2_cordic_0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cordic2_CORDIC_0-normal " "Found design unit 1: cordic2_CORDIC_0-normal" {  } { { "cordic2/synthesis/submodules/cordic2_CORDIC_0.vhd" "" { Text "D:/Project/SDR_FPGA/20200719/cordic2/synthesis/submodules/cordic2_CORDIC_0.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595594237311 ""} { "Info" "ISGN_ENTITY_NAME" "1 cordic2_CORDIC_0 " "Found entity 1: cordic2_CORDIC_0" {  } { { "cordic2/synthesis/submodules/cordic2_CORDIC_0.vhd" "" { Text "D:/Project/SDR_FPGA/20200719/cordic2/synthesis/submodules/cordic2_CORDIC_0.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595594237311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595594237311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file top_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_tb " "Found entity 1: top_tb" {  } { { "top_tb.v" "" { Text "D:/Project/SDR_FPGA/20200719/top_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595594237313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595594237313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unwrap_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file unwrap_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 unwrap_tb " "Found entity 1: unwrap_tb" {  } { { "unwrap_tb.v" "" { Text "D:/Project/SDR_FPGA/20200719/unwrap_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595594237315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595594237315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unwrap.v 1 1 " "Found 1 design units, including 1 entities, in source file unwrap.v" { { "Info" "ISGN_ENTITY_NAME" "1 unwrap " "Found entity 1: unwrap" {  } { { "unwrap.v" "" { Text "D:/Project/SDR_FPGA/20200719/unwrap.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595594237316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595594237316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file filter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 filter-rtl " "Found design unit 1: filter-rtl" {  } { { "filter.vhd" "" { Text "D:/Project/SDR_FPGA/20200719/filter.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595594237319 ""} { "Info" "ISGN_ENTITY_NAME" "1 filter " "Found entity 1: filter" {  } { { "filter.vhd" "" { Text "D:/Project/SDR_FPGA/20200719/filter.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595594237319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595594237319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filter_tb.vhd 6 1 " "Found 6 design units, including 1 entities, in source file filter_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 filter_tb_pkg " "Found design unit 1: filter_tb_pkg" {  } { { "filter_tb.vhd" "" { Text "D:/Project/SDR_FPGA/20200719/filter_tb.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595594237325 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 filter_tb_pkg-body " "Found design unit 2: filter_tb_pkg-body" {  } { { "filter_tb.vhd" "" { Text "D:/Project/SDR_FPGA/20200719/filter_tb.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595594237325 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 filter_tb_data " "Found design unit 3: filter_tb_data" {  } { { "filter_tb.vhd" "" { Text "D:/Project/SDR_FPGA/20200719/filter_tb.vhd" 264 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595594237325 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 filter_tb_data-body " "Found design unit 4: filter_tb_data-body" {  } { { "filter_tb.vhd" "" { Text "D:/Project/SDR_FPGA/20200719/filter_tb.vhd" 271 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595594237325 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 filter_tb-rtl " "Found design unit 5: filter_tb-rtl" {  } { { "filter_tb.vhd" "" { Text "D:/Project/SDR_FPGA/20200719/filter_tb.vhd" 7159 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595594237325 ""} { "Info" "ISGN_ENTITY_NAME" "1 filter_tb " "Found entity 1: filter_tb" {  } { { "filter_tb.vhd" "" { Text "D:/Project/SDR_FPGA/20200719/filter_tb.vhd" 7154 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595594237325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595594237325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "D:/Project/SDR_FPGA/20200719/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595594237327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595594237327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top2.v 1 1 " "Found 1 design units, including 1 entities, in source file top2.v" { { "Info" "ISGN_ENTITY_NAME" "1 top2 " "Found entity 1: top2" {  } { { "top2.v" "" { Text "D:/Project/SDR_FPGA/20200719/top2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595594237328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595594237328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top2_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file top2_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 top2_tb " "Found entity 1: top2_tb" {  } { { "top2_tb.v" "" { Text "D:/Project/SDR_FPGA/20200719/top2_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595594237330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595594237330 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1595594237489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "filter filter:filterI " "Elaborating entity \"filter\" for hierarchy \"filter:filterI\"" {  } { { "top.v" "filterI" { Text "D:/Project/SDR_FPGA/20200719/top.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595594237497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic2 cordic2:actan " "Elaborating entity \"cordic2\" for hierarchy \"cordic2:actan\"" {  } { { "top.v" "actan" { Text "D:/Project/SDR_FPGA/20200719/top.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595594237506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic2_CORDIC_0 cordic2:actan\|cordic2_CORDIC_0:cordic_0 " "Elaborating entity \"cordic2_CORDIC_0\" for hierarchy \"cordic2:actan\|cordic2_CORDIC_0:cordic_0\"" {  } { { "cordic2/synthesis/cordic2.v" "cordic_0" { Text "D:/Project/SDR_FPGA/20200719/cordic2/synthesis/cordic2.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595594237507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay cordic2:actan\|cordic2_CORDIC_0:cordic_0\|dspba_delay:redist33 " "Elaborating entity \"dspba_delay\" for hierarchy \"cordic2:actan\|cordic2_CORDIC_0:cordic_0\|dspba_delay:redist33\"" {  } { { "cordic2/synthesis/submodules/cordic2_CORDIC_0.vhd" "redist33" { Text "D:/Project/SDR_FPGA/20200719/cordic2/synthesis/submodules/cordic2_CORDIC_0.vhd" 576 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595594237514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay cordic2:actan\|cordic2_CORDIC_0:cordic_0\|dspba_delay:redist30 " "Elaborating entity \"dspba_delay\" for hierarchy \"cordic2:actan\|cordic2_CORDIC_0:cordic_0\|dspba_delay:redist30\"" {  } { { "cordic2/synthesis/submodules/cordic2_CORDIC_0.vhd" "redist30" { Text "D:/Project/SDR_FPGA/20200719/cordic2/synthesis/submodules/cordic2_CORDIC_0.vhd" 665 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595594237515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay cordic2:actan\|cordic2_CORDIC_0:cordic_0\|dspba_delay:redist27 " "Elaborating entity \"dspba_delay\" for hierarchy \"cordic2:actan\|cordic2_CORDIC_0:cordic_0\|dspba_delay:redist27\"" {  } { { "cordic2/synthesis/submodules/cordic2_CORDIC_0.vhd" "redist27" { Text "D:/Project/SDR_FPGA/20200719/cordic2/synthesis/submodules/cordic2_CORDIC_0.vhd" 730 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595594237517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay cordic2:actan\|cordic2_CORDIC_0:cordic_0\|dspba_delay:redist28 " "Elaborating entity \"dspba_delay\" for hierarchy \"cordic2:actan\|cordic2_CORDIC_0:cordic_0\|dspba_delay:redist28\"" {  } { { "cordic2/synthesis/submodules/cordic2_CORDIC_0.vhd" "redist28" { Text "D:/Project/SDR_FPGA/20200719/cordic2/synthesis/submodules/cordic2_CORDIC_0.vhd" 765 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595594237518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay cordic2:actan\|cordic2_CORDIC_0:cordic_0\|dspba_delay:redist24 " "Elaborating entity \"dspba_delay\" for hierarchy \"cordic2:actan\|cordic2_CORDIC_0:cordic_0\|dspba_delay:redist24\"" {  } { { "cordic2/synthesis/submodules/cordic2_CORDIC_0.vhd" "redist24" { Text "D:/Project/SDR_FPGA/20200719/cordic2/synthesis/submodules/cordic2_CORDIC_0.vhd" 795 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595594237519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay cordic2:actan\|cordic2_CORDIC_0:cordic_0\|dspba_delay:redist25 " "Elaborating entity \"dspba_delay\" for hierarchy \"cordic2:actan\|cordic2_CORDIC_0:cordic_0\|dspba_delay:redist25\"" {  } { { "cordic2/synthesis/submodules/cordic2_CORDIC_0.vhd" "redist25" { Text "D:/Project/SDR_FPGA/20200719/cordic2/synthesis/submodules/cordic2_CORDIC_0.vhd" 830 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595594237520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay cordic2:actan\|cordic2_CORDIC_0:cordic_0\|dspba_delay:redist21 " "Elaborating entity \"dspba_delay\" for hierarchy \"cordic2:actan\|cordic2_CORDIC_0:cordic_0\|dspba_delay:redist21\"" {  } { { "cordic2/synthesis/submodules/cordic2_CORDIC_0.vhd" "redist21" { Text "D:/Project/SDR_FPGA/20200719/cordic2/synthesis/submodules/cordic2_CORDIC_0.vhd" 860 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595594237521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay cordic2:actan\|cordic2_CORDIC_0:cordic_0\|dspba_delay:redist22 " "Elaborating entity \"dspba_delay\" for hierarchy \"cordic2:actan\|cordic2_CORDIC_0:cordic_0\|dspba_delay:redist22\"" {  } { { "cordic2/synthesis/submodules/cordic2_CORDIC_0.vhd" "redist22" { Text "D:/Project/SDR_FPGA/20200719/cordic2/synthesis/submodules/cordic2_CORDIC_0.vhd" 903 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595594237522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay cordic2:actan\|cordic2_CORDIC_0:cordic_0\|dspba_delay:redist19 " "Elaborating entity \"dspba_delay\" for hierarchy \"cordic2:actan\|cordic2_CORDIC_0:cordic_0\|dspba_delay:redist19\"" {  } { { "cordic2/synthesis/submodules/cordic2_CORDIC_0.vhd" "redist19" { Text "D:/Project/SDR_FPGA/20200719/cordic2/synthesis/submodules/cordic2_CORDIC_0.vhd" 930 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595594237523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay cordic2:actan\|cordic2_CORDIC_0:cordic_0\|dspba_delay:redist18 " "Elaborating entity \"dspba_delay\" for hierarchy \"cordic2:actan\|cordic2_CORDIC_0:cordic_0\|dspba_delay:redist18\"" {  } { { "cordic2/synthesis/submodules/cordic2_CORDIC_0.vhd" "redist18" { Text "D:/Project/SDR_FPGA/20200719/cordic2/synthesis/submodules/cordic2_CORDIC_0.vhd" 965 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595594237524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay cordic2:actan\|cordic2_CORDIC_0:cordic_0\|dspba_delay:redist9 " "Elaborating entity \"dspba_delay\" for hierarchy \"cordic2:actan\|cordic2_CORDIC_0:cordic_0\|dspba_delay:redist9\"" {  } { { "cordic2/synthesis/submodules/cordic2_CORDIC_0.vhd" "redist9" { Text "D:/Project/SDR_FPGA/20200719/cordic2/synthesis/submodules/cordic2_CORDIC_0.vhd" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595594237526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay cordic2:actan\|cordic2_CORDIC_0:cordic_0\|dspba_delay:InvMsbSel11_uid190_atan2Test_delay " "Elaborating entity \"dspba_delay\" for hierarchy \"cordic2:actan\|cordic2_CORDIC_0:cordic_0\|dspba_delay:InvMsbSel11_uid190_atan2Test_delay\"" {  } { { "cordic2/synthesis/submodules/cordic2_CORDIC_0.vhd" "InvMsbSel11_uid190_atan2Test_delay" { Text "D:/Project/SDR_FPGA/20200719/cordic2/synthesis/submodules/cordic2_CORDIC_0.vhd" 1243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595594237528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay cordic2:actan\|cordic2_CORDIC_0:cordic_0\|dspba_delay:redist29 " "Elaborating entity \"dspba_delay\" for hierarchy \"cordic2:actan\|cordic2_CORDIC_0:cordic_0\|dspba_delay:redist29\"" {  } { { "cordic2/synthesis/submodules/cordic2_CORDIC_0.vhd" "redist29" { Text "D:/Project/SDR_FPGA/20200719/cordic2/synthesis/submodules/cordic2_CORDIC_0.vhd" 1322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595594237530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay cordic2:actan\|cordic2_CORDIC_0:cordic_0\|dspba_delay:redist26 " "Elaborating entity \"dspba_delay\" for hierarchy \"cordic2:actan\|cordic2_CORDIC_0:cordic_0\|dspba_delay:redist26\"" {  } { { "cordic2/synthesis/submodules/cordic2_CORDIC_0.vhd" "redist26" { Text "D:/Project/SDR_FPGA/20200719/cordic2/synthesis/submodules/cordic2_CORDIC_0.vhd" 1349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595594237531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay cordic2:actan\|cordic2_CORDIC_0:cordic_0\|dspba_delay:redist23 " "Elaborating entity \"dspba_delay\" for hierarchy \"cordic2:actan\|cordic2_CORDIC_0:cordic_0\|dspba_delay:redist23\"" {  } { { "cordic2/synthesis/submodules/cordic2_CORDIC_0.vhd" "redist23" { Text "D:/Project/SDR_FPGA/20200719/cordic2/synthesis/submodules/cordic2_CORDIC_0.vhd" 1376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595594237532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay cordic2:actan\|cordic2_CORDIC_0:cordic_0\|dspba_delay:redist20 " "Elaborating entity \"dspba_delay\" for hierarchy \"cordic2:actan\|cordic2_CORDIC_0:cordic_0\|dspba_delay:redist20\"" {  } { { "cordic2/synthesis/submodules/cordic2_CORDIC_0.vhd" "redist20" { Text "D:/Project/SDR_FPGA/20200719/cordic2/synthesis/submodules/cordic2_CORDIC_0.vhd" 1403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595594237533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay cordic2:actan\|cordic2_CORDIC_0:cordic_0\|dspba_delay:redist17 " "Elaborating entity \"dspba_delay\" for hierarchy \"cordic2:actan\|cordic2_CORDIC_0:cordic_0\|dspba_delay:redist17\"" {  } { { "cordic2/synthesis/submodules/cordic2_CORDIC_0.vhd" "redist17" { Text "D:/Project/SDR_FPGA/20200719/cordic2/synthesis/submodules/cordic2_CORDIC_0.vhd" 1430 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595594237534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay cordic2:actan\|cordic2_CORDIC_0:cordic_0\|dspba_delay:redist14 " "Elaborating entity \"dspba_delay\" for hierarchy \"cordic2:actan\|cordic2_CORDIC_0:cordic_0\|dspba_delay:redist14\"" {  } { { "cordic2/synthesis/submodules/cordic2_CORDIC_0.vhd" "redist14" { Text "D:/Project/SDR_FPGA/20200719/cordic2/synthesis/submodules/cordic2_CORDIC_0.vhd" 1457 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595594237536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay cordic2:actan\|cordic2_CORDIC_0:cordic_0\|dspba_delay:redist11 " "Elaborating entity \"dspba_delay\" for hierarchy \"cordic2:actan\|cordic2_CORDIC_0:cordic_0\|dspba_delay:redist11\"" {  } { { "cordic2/synthesis/submodules/cordic2_CORDIC_0.vhd" "redist11" { Text "D:/Project/SDR_FPGA/20200719/cordic2/synthesis/submodules/cordic2_CORDIC_0.vhd" 1484 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595594237537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay cordic2:actan\|cordic2_CORDIC_0:cordic_0\|dspba_delay:redist8 " "Elaborating entity \"dspba_delay\" for hierarchy \"cordic2:actan\|cordic2_CORDIC_0:cordic_0\|dspba_delay:redist8\"" {  } { { "cordic2/synthesis/submodules/cordic2_CORDIC_0.vhd" "redist8" { Text "D:/Project/SDR_FPGA/20200719/cordic2/synthesis/submodules/cordic2_CORDIC_0.vhd" 1511 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595594237538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay cordic2:actan\|cordic2_CORDIC_0:cordic_0\|dspba_delay:redist6 " "Elaborating entity \"dspba_delay\" for hierarchy \"cordic2:actan\|cordic2_CORDIC_0:cordic_0\|dspba_delay:redist6\"" {  } { { "cordic2/synthesis/submodules/cordic2_CORDIC_0.vhd" "redist6" { Text "D:/Project/SDR_FPGA/20200719/cordic2/synthesis/submodules/cordic2_CORDIC_0.vhd" 1538 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595594237540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay cordic2:actan\|cordic2_CORDIC_0:cordic_0\|dspba_delay:redist4 " "Elaborating entity \"dspba_delay\" for hierarchy \"cordic2:actan\|cordic2_CORDIC_0:cordic_0\|dspba_delay:redist4\"" {  } { { "cordic2/synthesis/submodules/cordic2_CORDIC_0.vhd" "redist4" { Text "D:/Project/SDR_FPGA/20200719/cordic2/synthesis/submodules/cordic2_CORDIC_0.vhd" 1565 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595594237541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay cordic2:actan\|cordic2_CORDIC_0:cordic_0\|dspba_delay:redist1 " "Elaborating entity \"dspba_delay\" for hierarchy \"cordic2:actan\|cordic2_CORDIC_0:cordic_0\|dspba_delay:redist1\"" {  } { { "cordic2/synthesis/submodules/cordic2_CORDIC_0.vhd" "redist1" { Text "D:/Project/SDR_FPGA/20200719/cordic2/synthesis/submodules/cordic2_CORDIC_0.vhd" 1646 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595594237543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay cordic2:actan\|cordic2_CORDIC_0:cordic_0\|dspba_delay:redist0 " "Elaborating entity \"dspba_delay\" for hierarchy \"cordic2:actan\|cordic2_CORDIC_0:cordic_0\|dspba_delay:redist0\"" {  } { { "cordic2/synthesis/submodules/cordic2_CORDIC_0.vhd" "redist0" { Text "D:/Project/SDR_FPGA/20200719/cordic2/synthesis/submodules/cordic2_CORDIC_0.vhd" 1674 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595594237544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unwrap unwrap:suiBian " "Elaborating entity \"unwrap\" for hierarchy \"unwrap:suiBian\"" {  } { { "top.v" "suiBian" { Text "D:/Project/SDR_FPGA/20200719/top.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595594237545 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "d2 unwrap.v(8) " "Verilog HDL or VHDL warning at unwrap.v(8): object \"d2\" assigned a value but never read" {  } { { "unwrap.v" "" { Text "D:/Project/SDR_FPGA/20200719/unwrap.v" 8 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1595594237546 "|top|unwrap:suiBian"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk_enable " "Net \"clk_enable\" is missing source, defaulting to GND" {  } { { "top.v" "clk_enable" { Text "D:/Project/SDR_FPGA/20200719/top.v" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1595594237693 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reset " "Net \"reset\" is missing source, defaulting to GND" {  } { { "top.v" "reset" { Text "D:/Project/SDR_FPGA/20200719/top.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1595594237693 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1595594237693 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "outputData\[0\] GND " "Pin \"outputData\[0\]\" is stuck at GND" {  } { { "top.v" "" { Text "D:/Project/SDR_FPGA/20200719/top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1595594238228 "|top|outputData[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outputData\[1\] GND " "Pin \"outputData\[1\]\" is stuck at GND" {  } { { "top.v" "" { Text "D:/Project/SDR_FPGA/20200719/top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1595594238228 "|top|outputData[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outputData\[2\] GND " "Pin \"outputData\[2\]\" is stuck at GND" {  } { { "top.v" "" { Text "D:/Project/SDR_FPGA/20200719/top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1595594238228 "|top|outputData[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outputData\[3\] GND " "Pin \"outputData\[3\]\" is stuck at GND" {  } { { "top.v" "" { Text "D:/Project/SDR_FPGA/20200719/top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1595594238228 "|top|outputData[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outputData\[4\] GND " "Pin \"outputData\[4\]\" is stuck at GND" {  } { { "top.v" "" { Text "D:/Project/SDR_FPGA/20200719/top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1595594238228 "|top|outputData[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outputData\[5\] GND " "Pin \"outputData\[5\]\" is stuck at GND" {  } { { "top.v" "" { Text "D:/Project/SDR_FPGA/20200719/top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1595594238228 "|top|outputData[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outputData\[6\] GND " "Pin \"outputData\[6\]\" is stuck at GND" {  } { { "top.v" "" { Text "D:/Project/SDR_FPGA/20200719/top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1595594238228 "|top|outputData[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outputData\[7\] GND " "Pin \"outputData\[7\]\" is stuck at GND" {  } { { "top.v" "" { Text "D:/Project/SDR_FPGA/20200719/top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1595594238228 "|top|outputData[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outputData\[8\] GND " "Pin \"outputData\[8\]\" is stuck at GND" {  } { { "top.v" "" { Text "D:/Project/SDR_FPGA/20200719/top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1595594238228 "|top|outputData[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outputData\[9\] GND " "Pin \"outputData\[9\]\" is stuck at GND" {  } { { "top.v" "" { Text "D:/Project/SDR_FPGA/20200719/top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1595594238228 "|top|outputData[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outputData\[10\] GND " "Pin \"outputData\[10\]\" is stuck at GND" {  } { { "top.v" "" { Text "D:/Project/SDR_FPGA/20200719/top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1595594238228 "|top|outputData[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outputData\[11\] GND " "Pin \"outputData\[11\]\" is stuck at GND" {  } { { "top.v" "" { Text "D:/Project/SDR_FPGA/20200719/top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1595594238228 "|top|outputData[11]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1595594238228 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1595594238242 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1595594238371 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1595594238371 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "13 " "Design contains 13 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "top.v" "" { Text "D:/Project/SDR_FPGA/20200719/top.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1595594238431 "|top|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IQ\[0\] " "No output dependent on input pin \"IQ\[0\]\"" {  } { { "top.v" "" { Text "D:/Project/SDR_FPGA/20200719/top.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1595594238431 "|top|IQ[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IQ\[1\] " "No output dependent on input pin \"IQ\[1\]\"" {  } { { "top.v" "" { Text "D:/Project/SDR_FPGA/20200719/top.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1595594238431 "|top|IQ[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IQ\[2\] " "No output dependent on input pin \"IQ\[2\]\"" {  } { { "top.v" "" { Text "D:/Project/SDR_FPGA/20200719/top.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1595594238431 "|top|IQ[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IQ\[3\] " "No output dependent on input pin \"IQ\[3\]\"" {  } { { "top.v" "" { Text "D:/Project/SDR_FPGA/20200719/top.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1595594238431 "|top|IQ[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IQ\[4\] " "No output dependent on input pin \"IQ\[4\]\"" {  } { { "top.v" "" { Text "D:/Project/SDR_FPGA/20200719/top.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1595594238431 "|top|IQ[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IQ\[5\] " "No output dependent on input pin \"IQ\[5\]\"" {  } { { "top.v" "" { Text "D:/Project/SDR_FPGA/20200719/top.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1595594238431 "|top|IQ[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IQ\[6\] " "No output dependent on input pin \"IQ\[6\]\"" {  } { { "top.v" "" { Text "D:/Project/SDR_FPGA/20200719/top.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1595594238431 "|top|IQ[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IQ\[7\] " "No output dependent on input pin \"IQ\[7\]\"" {  } { { "top.v" "" { Text "D:/Project/SDR_FPGA/20200719/top.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1595594238431 "|top|IQ[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IQ\[8\] " "No output dependent on input pin \"IQ\[8\]\"" {  } { { "top.v" "" { Text "D:/Project/SDR_FPGA/20200719/top.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1595594238431 "|top|IQ[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IQ\[9\] " "No output dependent on input pin \"IQ\[9\]\"" {  } { { "top.v" "" { Text "D:/Project/SDR_FPGA/20200719/top.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1595594238431 "|top|IQ[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IQ\[10\] " "No output dependent on input pin \"IQ\[10\]\"" {  } { { "top.v" "" { Text "D:/Project/SDR_FPGA/20200719/top.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1595594238431 "|top|IQ[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IQ\[11\] " "No output dependent on input pin \"IQ\[11\]\"" {  } { { "top.v" "" { Text "D:/Project/SDR_FPGA/20200719/top.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1595594238431 "|top|IQ[11]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1595594238431 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "25 " "Implemented 25 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1595594238432 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1595594238432 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1595594238432 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 31 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4857 " "Peak virtual memory: 4857 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1595594238480 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 24 20:37:18 2020 " "Processing ended: Fri Jul 24 20:37:18 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1595594238480 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1595594238480 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1595594238480 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1595594238480 ""}
