<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>user.org</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>NMS_Module_IP</spirit:name>
  <spirit:version>3.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>M_AXIS_S2MM</spirit:name>
      <spirit:displayName>M_AXIS_S2MM</spirit:displayName>
      <spirit:description>Master AXI Stream Interface</spirit:description>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_s2mm_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TKEEP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_s2mm_tkeep</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_s2mm_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_s2mm_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_s2mm_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S_AXIS_MM2S</spirit:name>
      <spirit:displayName>S_AXIS_MM2S</spirit:displayName>
      <spirit:description>Slave AXI Stream Interface</spirit:description>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axis_mm2s_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TKEEP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axis_mm2s_tkeep</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axis_mm2s_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axis_mm2s_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axis_mm2s_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S_AXIL_CONF</spirit:name>
      <spirit:displayName>S_AXIL_CONF</spirit:displayName>
      <spirit:description>Slave AXI4-Lite Interface for configuration</spirit:description>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S_AXIL_CONF"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axil_conf_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axil_conf_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axil_conf_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axil_conf_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axil_conf_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axil_conf_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axil_conf_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axil_conf_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axil_conf_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axil_conf_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axil_conf_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axil_conf_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axil_conf_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axil_conf_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axil_conf_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axil_conf_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axil_conf_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axil_conf_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axil_conf_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>axi_resetn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axi_resetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.AXI_RESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>axi_clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axi_clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.AXI_CLK.ASSOCIATED_RESET">axi_resetn</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.AXI_CLK.ASSOCIATED_BUSIF">S_AXIL_CONF:S_AXIS_MM2S:M_AXIS_S2MM</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.AXI_CLK.FREQ_HZ">166666672</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S_AXIL_CONF</spirit:name>
      <spirit:addressBlock>
        <spirit:name>reg_space</spirit:name>
        <spirit:baseAddress spirit:format="long">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">0</spirit:width>
        <spirit:register>
          <spirit:name>num_pred_start_reg</spirit:name>
          <spirit:addressOffset>0</spirit:addressOffset>
          <spirit:size spirit:format="long">32</spirit:size>
        </spirit:register>
        <spirit:register>
          <spirit:name>iou_thresh_reg</spirit:name>
          <spirit:addressOffset>4</spirit:addressOffset>
          <spirit:size spirit:format="long">32</spirit:size>
        </spirit:register>
        <spirit:register>
          <spirit:name>S_thresh_reg</spirit:name>
          <spirit:addressOffset>8</spirit:addressOffset>
          <spirit:size spirit:format="long">32</spirit:size>
        </spirit:register>
        <spirit:register>
          <spirit:name>num_box_reg</spirit:name>
          <spirit:addressOffset>12</spirit:addressOffset>
          <spirit:size spirit:format="long">32</spirit:size>
        </spirit:register>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>NMS_Module_IP</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_xilinx_com_ip_floating_point_7_1__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_xilinx_com_ip_c_addsub_12_0__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>80ae78be</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>NMS_Module_IP</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_floating_point_7_1__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_c_addsub_12_0__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>2f08ad30</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_testbench</spirit:name>
        <spirit:displayName>Test Bench</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation.testbench</spirit:envIdentifier>
        <spirit:modelName>NMS_Module_IP_tb</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_testbench_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>b11bcb20</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>6427c28f</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>axi_clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axi_resetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_s2mm_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_AXIS_S2MM_DATA_WIDTH&apos;)) - 1)">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_s2mm_tkeep</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_AXIS_S2MM_DATA_WIDTH&apos;)) / 8) - 1)">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_s2mm_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_s2mm_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_s2mm_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axis_mm2s_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.BBOX_DATA_WIDTH&apos;)) - 1)">63</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axis_mm2s_tkeep</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.BBOX_DATA_WIDTH&apos;)) / 8) - 1)">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axis_mm2s_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axis_mm2s_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axis_mm2s_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>done_int</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axil_conf_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXIL_CONF_ADDR_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axil_conf_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axil_conf_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axil_conf_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axil_conf_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXIL_CONF_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axil_conf_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXIL_CONF_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axil_conf_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axil_conf_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axil_conf_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axil_conf_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axil_conf_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axil_conf_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXIL_CONF_ADDR_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axil_conf_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axil_conf_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axil_conf_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axil_conf_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXIL_CONF_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axil_conf_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axil_conf_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axil_conf_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>BBOX_DATA_WIDTH</spirit:name>
        <spirit:displayName>Bbox Data Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.BBOX_DATA_WIDTH">64</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>BBOX_IND_WIDTH</spirit:name>
        <spirit:displayName>Bbox Ind Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.BBOX_IND_WIDTH">14</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>REG_ADDR_WIDTH</spirit:name>
        <spirit:displayName>Reg Addr Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.REG_ADDR_WIDTH">4</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>IOU_THRESH_WIDTH</spirit:name>
        <spirit:displayName>Iou Thresh Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.IOU_THRESH_WIDTH">16</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>MEM_ADDR_WIDTH</spirit:name>
        <spirit:displayName>Mem Addr Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.MEM_ADDR_WIDTH">10</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M_AXIS_S2MM_DATA_WIDTH</spirit:name>
        <spirit:displayName>C M Axis S2mm Data Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M_AXIS_S2MM_DATA_WIDTH">16</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S_AXIL_CONF_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S Axil Conf Data Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S_AXIL_CONF_DATA_WIDTH">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S_AXIL_CONF_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S Axil Conf Addr Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S_AXIL_CONF_ADDR_WIDTH">32</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>constraints/nms_module_v3.xdc</spirit:name>
        <spirit:userFileType>xdc</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>vivado_prj/NMS_Module_v3.srcs/sources_1/ip/fp16_less_comparator/fp16_less_comparator.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>vivado_prj/NMS_Module_v3.srcs/sources_1/ip/fp16_multiply/fp16_multiply.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>vivado_prj/NMS_Module_v3.srcs/sources_1/ip/uint12_adder_2_latency/uint12_adder_2_latency.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>vivado_prj/NMS_Module_v3.srcs/sources_1/ip/uint12_subtract_2_latency/uint12_subtract_2_latency.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/CALU.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/NMS_Module.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/NMS_Unit.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/S_AXIL_CONF.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/S_AXIS_PRED_BOX.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bbox_mem.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/controller.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/counter.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/float16_gt_comparator.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/registers.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/uint12_to_fp16.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/NMS_Module_IP.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_d62f541c</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_xilinx_com_ip_floating_point_7_1__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="floating_point" xilinx:version="7.1">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_xilinx_com_ip_c_addsub_12_0__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="c_addsub" xilinx:version="12.0">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>vivado_prj/NMS_Module_v3.srcs/sources_1/ip/fp16_less_comparator/fp16_less_comparator.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>vivado_prj/NMS_Module_v3.srcs/sources_1/ip/fp16_multiply/fp16_multiply.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>vivado_prj/NMS_Module_v3.srcs/sources_1/ip/uint12_adder_2_latency/uint12_adder_2_latency.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>vivado_prj/NMS_Module_v3.srcs/sources_1/ip/uint12_subtract_2_latency/uint12_subtract_2_latency.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/CALU.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/NMS_Module.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/NMS_Unit.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/S_AXIL_CONF.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/S_AXIS_PRED_BOX.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bbox_mem.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/controller.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/counter.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/float16_gt_comparator.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/registers.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/uint12_to_fp16.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/NMS_Module_IP.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_floating_point_7_1__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="floating_point" xilinx:version="7.1">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_c_addsub_12_0__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="c_addsub" xilinx:version="12.0">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_testbench_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>testbench/NMS_Module_IP_tb.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>testbench/NMS_Module_IP_tb_behav.wcfg</spirit:name>
        <spirit:fileType>unknown</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/NMS_Module_IP_v3_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_6427c28f</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>NMS Algorithm hardware IP version 3.0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>BBOX_DATA_WIDTH</spirit:name>
      <spirit:displayName>Bbox Data Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.BBOX_DATA_WIDTH">64</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>BBOX_IND_WIDTH</spirit:name>
      <spirit:displayName>Bbox Ind Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.BBOX_IND_WIDTH">14</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>REG_ADDR_WIDTH</spirit:name>
      <spirit:displayName>Reg Addr Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.REG_ADDR_WIDTH">4</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>IOU_THRESH_WIDTH</spirit:name>
      <spirit:displayName>Iou Thresh Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.IOU_THRESH_WIDTH">16</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>MEM_ADDR_WIDTH</spirit:name>
      <spirit:displayName>Mem Addr Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.MEM_ADDR_WIDTH">10</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M_AXIS_S2MM_DATA_WIDTH</spirit:name>
      <spirit:displayName>C M Axis S2mm Data Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M_AXIS_S2MM_DATA_WIDTH">16</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S_AXIL_CONF_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S Axil Conf Data Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S_AXIL_CONF_DATA_WIDTH">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S_AXIL_CONF_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S Axil Conf Addr Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S_AXIL_CONF_ADDR_WIDTH">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">NMS_Module_IP_v3_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynquplus</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/Digital_Signal_Processing/Filters</xilinx:taxonomy>
        <xilinx:taxonomy>/Embedded_Processing/AXI_Peripheral</xilinx:taxonomy>
        <xilinx:taxonomy>/UserIP</xilinx:taxonomy>
        <xilinx:taxonomy>/Video_&amp;_Image_Processing</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>NMS_Module_IP_v3_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:vendorDisplayName>Thang Trang</xilinx:vendorDisplayName>
      <xilinx:coreRevision>4</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2024-11-27T14:32:12Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2709e42_ARCHIVE_LOCATION">/media/viktor/Progress/Workstorage/RTL_Designs/Vivado/NMS_IP_v3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@351cfc23_ARCHIVE_LOCATION">/media/viktor/Progress/Workstorage/RTL_Designs/Vivado/NMS_IP_v3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b256a55_ARCHIVE_LOCATION">/media/viktor/Progress/Workstorage/RTL_Designs/Vivado/NMS_IP_v3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@306bc32a_ARCHIVE_LOCATION">/media/viktor/Progress/Workstorage/RTL_Designs/Vivado/NMS_IP_v3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a1a79a1_ARCHIVE_LOCATION">/media/viktor/Progress/Workstorage/RTL_Designs/Vivado/NMS_IP_v3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e0975f6_ARCHIVE_LOCATION">/media/viktor/Progress/Workstorage/RTL_Designs/Vivado/NMS_IP_v3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76801989_ARCHIVE_LOCATION">/media/viktor/Progress/Workstorage/RTL_Designs/Vivado/NMS_IP_v3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ed46c81_ARCHIVE_LOCATION">/media/viktor/Progress/Workstorage/RTL_Designs/Vivado/NMS_IP_v3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@298e8676_ARCHIVE_LOCATION">/media/viktor/Progress/Workstorage/RTL_Designs/Vivado/NMS_IP_v3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58684f84_ARCHIVE_LOCATION">/media/viktor/Progress/Workstorage/RTL_Designs/Vivado/NMS_IP_v3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58c98ead_ARCHIVE_LOCATION">/media/viktor/Progress/Workstorage/RTL_Designs/Vivado/NMS_IP_v3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@761a449f_ARCHIVE_LOCATION">/media/viktor/Progress/Workstorage/RTL_Designs/Vivado/NMS_IP_v3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a247795_ARCHIVE_LOCATION">/media/viktor/Progress/Workstorage/RTL_Designs/Vivado/NMS_IP_v3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6be52c96_ARCHIVE_LOCATION">/media/viktor/Progress/Workstorage/RTL_Designs/Vivado/NMS_IP_v3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1895c45d_ARCHIVE_LOCATION">/media/viktor/Progress/Workstorage/RTL_Designs/Vivado/NMS_IP_v3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40c70ad7_ARCHIVE_LOCATION">/media/viktor/Progress/Workstorage/RTL_Designs/Vivado/NMS_IP_v3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a532e02_ARCHIVE_LOCATION">/media/viktor/Progress/Workstorage/RTL_Designs/Vivado/NMS_IP_v3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ad53ea0_ARCHIVE_LOCATION">/media/viktor/Progress/Workstorage/RTL_Designs/Vivado/NMS_IP_v3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f3e3d78_ARCHIVE_LOCATION">/media/viktor/Progress/Workstorage/RTL_Designs/Vivado/NMS_IP_v3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@101db120_ARCHIVE_LOCATION">/media/viktor/Progress/Workstorage/RTL_Designs/Vivado/NMS_IP_v3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d2c638d_ARCHIVE_LOCATION">/media/viktor/Progress/Workstorage/RTL_Designs/Vivado/NMS_IP_v3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53ea3e_ARCHIVE_LOCATION">/media/viktor/Progress/Workstorage/RTL_Designs/Vivado/NMS_IP_v3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c2faed4_ARCHIVE_LOCATION">/media/viktor/Progress/Workstorage/RTL_Designs/Vivado/NMS_IP_v3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fef6588_ARCHIVE_LOCATION">/media/viktor/Progress/Workstorage/RTL_Designs/Vivado/NMS_IP_v3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20e56691_ARCHIVE_LOCATION">/media/viktor/Progress/Workstorage/RTL_Designs/Vivado/NMS_IP_v3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31803b79_ARCHIVE_LOCATION">/media/viktor/Progress/Workstorage/RTL_Designs/Vivado/NMS_IP_v3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37008194_ARCHIVE_LOCATION">/media/viktor/Progress/Workstorage/RTL_Designs/Vivado/NMS_IP_v3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5750f3ca_ARCHIVE_LOCATION">/media/viktor/Progress/Workstorage/RTL_Designs/Vivado/NMS_IP_v3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6575ad68_ARCHIVE_LOCATION">/media/viktor/Progress/Workstorage/RTL_Designs/Vivado/NMS_IP_v3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d0593c8_ARCHIVE_LOCATION">/media/viktor/Progress/Workstorage/RTL_Designs/Vivado/NMS_IP_v3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b8ff729_ARCHIVE_LOCATION">/media/viktor/Progress/Workstorage/RTL_Designs/Vivado/NMS_IP_v3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@643611e9_ARCHIVE_LOCATION">/media/viktor/Progress/Workstorage/RTL_Designs/Vivado/NMS_IP_v3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f2b04af_ARCHIVE_LOCATION">/media/viktor/Progress/Workstorage/RTL_Designs/Vivado/NMS_IP_v3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c365324_ARCHIVE_LOCATION">/media/viktor/Progress/Workstorage/RTL_Designs/Vivado/NMS_IP_v3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47a925de_ARCHIVE_LOCATION">/media/viktor/Progress/Workstorage/RTL_Designs/Vivado/NMS_IP_v3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1345968a_ARCHIVE_LOCATION">/media/viktor/Progress/Workstorage/RTL_Designs/Vivado/NMS_IP_v3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32a5b48d_ARCHIVE_LOCATION">/media/viktor/Progress/Workstorage/RTL_Designs/Vivado/NMS_IP_v3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54ffd941_ARCHIVE_LOCATION">/media/viktor/Progress/Workstorage/RTL_Designs/Vivado/NMS_IP_v3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59fb2e0d_ARCHIVE_LOCATION">/media/viktor/Progress/Workstorage/RTL_Designs/Vivado/NMS_IP_v3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45e9cc5c_ARCHIVE_LOCATION">/media/viktor/Progress/Workstorage/RTL_Designs/Vivado/NMS_IP_v3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42a145ad_ARCHIVE_LOCATION">/media/viktor/Progress/Workstorage/RTL_Designs/Vivado/NMS_IP_v3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42ff49e6_ARCHIVE_LOCATION">/media/viktor/Progress/Workstorage/RTL_Designs/Vivado/NMS_IP_v3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79403ad5_ARCHIVE_LOCATION">/media/viktor/Progress/Workstorage/RTL_Designs/Vivado/NMS_IP_v3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cbf18bb_ARCHIVE_LOCATION">/media/viktor/Progress/Workstorage/RTL_Designs/Vivado/NMS_IP_v3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66dfc13a_ARCHIVE_LOCATION">/media/viktor/Progress/Workstorage/RTL_Designs/Vivado/NMS_IP_v3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@481ec40b_ARCHIVE_LOCATION">/media/viktor/Progress/Workstorage/RTL_Designs/Vivado/NMS_IP_v3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@524a1ad5_ARCHIVE_LOCATION">/media/viktor/Progress/Workstorage/RTL_Designs/Vivado/NMS_IP_v3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e4185ca_ARCHIVE_LOCATION">/media/viktor/Progress/Workstorage/RTL_Designs/Vivado/NMS_IP_v3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ee9b5a_ARCHIVE_LOCATION">/media/viktor/Progress/Workstorage/RTL_Designs/Vivado/NMS_IP_v3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6febdb37_ARCHIVE_LOCATION">/media/viktor/Progress/Workstorage/RTL_Designs/Vivado/NMS_IP_v3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ecb000d_ARCHIVE_LOCATION">/media/viktor/Progress/Workstorage/RTL_Designs/Vivado/NMS_IP_v3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d151eab_ARCHIVE_LOCATION">/media/viktor/Progress/Workstorage/RTL_Designs/Vivado/NMS_IP_v3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73ffe1e1_ARCHIVE_LOCATION">/media/viktor/Progress/Workstorage/RTL_Designs/Vivado/NMS_IP_v3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ecfbcea_ARCHIVE_LOCATION">/media/viktor/Progress/Workstorage/RTL_Designs/Vivado/NMS_IP_v3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b029743_ARCHIVE_LOCATION">/media/viktor/Progress/Workstorage/RTL_Designs/Vivado/NMS_IP_v3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6cc1106a_ARCHIVE_LOCATION">/media/viktor/Progress/Workstorage/RTL_Designs/Vivado/NMS_IP_v3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b4b1743_ARCHIVE_LOCATION">/media/viktor/Progress/Workstorage/RTL_Designs/Vivado/NMS_IP_v3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77e017d2_ARCHIVE_LOCATION">/media/viktor/Progress/Workstorage/RTL_Designs/Vivado/NMS_IP_v3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33fa9c59_ARCHIVE_LOCATION">/media/viktor/Progress/Workstorage/RTL_Designs/Vivado/NMS_IP_v3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@689e6b9f_ARCHIVE_LOCATION">/media/viktor/Progress/Workstorage/RTL_Designs/Vivado/NMS_IP_v3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28c42995_ARCHIVE_LOCATION">/media/viktor/Progress/Workstorage/RTL_Designs/Vivado/NMS_IP_v3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@785779b_ARCHIVE_LOCATION">/media/viktor/Progress/Workstorage/RTL_Designs/Vivado/NMS_IP_v3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46c311c5_ARCHIVE_LOCATION">/media/viktor/Progress/Workstorage/RTL_Designs/Vivado/NMS_IP_v3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a5cbcfd_ARCHIVE_LOCATION">/media/viktor/Progress/Workstorage/RTL_Designs/Vivado/NMS_IP_v3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d2ca7aa_ARCHIVE_LOCATION">/media/viktor/Progress/Workstorage/RTL_Designs/Vivado/NMS_IP_v3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e805017_ARCHIVE_LOCATION">/media/viktor/Progress/Workstorage/RTL_Designs/Vivado/NMS_IP_v3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c0ecdbe_ARCHIVE_LOCATION">/media/viktor/Progress/Workstorage/RTL_Designs/Vivado/NMS_IP_v3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53d42653_ARCHIVE_LOCATION">/media/viktor/Progress/Workstorage/RTL_Designs/Vivado/NMS_IP_v3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31db6893_ARCHIVE_LOCATION">/media/viktor/Progress/Workstorage/RTL_Designs/Vivado/NMS_IP_v3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16f9400e_ARCHIVE_LOCATION">/media/viktor/Progress/Workstorage/RTL_Designs/Vivado/NMS_IP_v3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@710af1bd_ARCHIVE_LOCATION">/media/viktor/Progress/Workstorage/RTL_Designs/Vivado/NMS_IP_v3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f38d7ac_ARCHIVE_LOCATION">/media/viktor/Progress/Workstorage/RTL_Designs/Vivado/NMS_IP_v3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b7cc277_ARCHIVE_LOCATION">/media/viktor/Progress/Workstorage/RTL_Designs/Vivado/NMS_IP_v3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78d65eff_ARCHIVE_LOCATION">/media/viktor/Progress/Workstorage/RTL_Designs/Vivado/NMS_IP_v3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32866c61_ARCHIVE_LOCATION">/media/viktor/Progress/Workstorage/RTL_Designs/Vivado/NMS_IP_v3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44913677_ARCHIVE_LOCATION">/media/viktor/Progress/Workstorage/RTL_Designs/Vivado/NMS_IP_v3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a56574c_ARCHIVE_LOCATION">/media/viktor/Progress/Workstorage/RTL_Designs/Vivado/NMS_IP_v3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63c75ae3_ARCHIVE_LOCATION">/media/viktor/Progress/Workstorage/RTL_Designs/Vivado/NMS_IP_v3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f731433_ARCHIVE_LOCATION">/media/viktor/Progress/Workstorage/RTL_Designs/Vivado/NMS_IP_v3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41df581e_ARCHIVE_LOCATION">/media/viktor/Progress/Workstorage/RTL_Designs/Vivado/NMS_IP_v3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2415a7f5_ARCHIVE_LOCATION">/media/viktor/Progress/Workstorage/RTL_Designs/Vivado/NMS_IP_v3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69bbbe4_ARCHIVE_LOCATION">/media/viktor/Progress/Workstorage/RTL_Designs/Vivado/NMS_IP_v3</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2020.2.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="36dd3355"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="879064f6"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="87797f1d"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="765d47b6"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="1487de3c"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="cb3e3c44"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
