#-----------------------------------------------------------
# Vivado v2025.1 (64-bit)
# SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Fri Oct 24 13:19:48 2025
# Process ID         : 6100
# Current directory  : C:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.runs/synth_1
# Command line       : vivado.exe -log top_module.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_module.tcl
# Log file           : C:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.runs/synth_1/top_module.vds
# Journal file       : C:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.runs/synth_1\vivado.jou
# Running On         : DESKTOP-BEUFM6D
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 19045
# Processor Detail   : Intel(R) Core(TM) i7-4850HQ CPU @ 2.30GHz
# CPU Frequency      : 2295 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 8
# Host memory        : 17083 MB
# Swap memory        : 2550 MB
# Total Virtual      : 19633 MB
# Available Virtual  : 10448 MB
#-----------------------------------------------------------
source top_module.tcl -notrace
create_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 511.773 ; gain = 209.930
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/2025.1/Vivado/data/ip'.
add_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 543.004 ; gain = 31.230
Command: read_checkpoint -auto_incremental -incremental C:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.srcs/utils_1/imports/synth_1/top_module.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.srcs/utils_1/imports/synth_1/top_module.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top top_module -part xc7a15tiftg256-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a15ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a15ti'
INFO: [Device 21-403] Loading part xc7a15tiftg256-1L
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 7932
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1279.707 ; gain = 492.098
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_module' [C:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.srcs/sources_1/new/top_module.vhd:70]
INFO: [Synth 8-3491] module 'clk_wiz_0' declared at 'C:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.runs/synth_1/.Xil/Vivado-6100-DESKTOP-BEUFM6D/realtime/clk_wiz_0_stub.vhdl:6' bound to instance 'clk_wiz_0_inst' of component 'clk_wiz_0' [C:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.srcs/sources_1/new/top_module.vhd:284]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.runs/synth_1/.Xil/Vivado-6100-DESKTOP-BEUFM6D/realtime/clk_wiz_0_stub.vhdl:18]
INFO: [Synth 8-3491] module 'microblaze_wrapper' declared at 'C:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.gen/sources_1/bd/microblaze/hdl/microblaze_wrapper.vhd:15' bound to instance 'microblaze_i' of component 'microblaze_wrapper' [C:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.srcs/sources_1/new/top_module.vhd:300]
INFO: [Synth 8-638] synthesizing module 'microblaze_wrapper' [C:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.gen/sources_1/bd/microblaze/hdl/microblaze_wrapper.vhd:29]
INFO: [Synth 8-3491] module 'microblaze' declared at 'c:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.gen/sources_1/bd/microblaze/synth/microblaze.vhd:531' bound to instance 'microblaze_i' of component 'microblaze' [C:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.gen/sources_1/bd/microblaze/hdl/microblaze_wrapper.vhd:44]
INFO: [Synth 8-638] synthesizing module 'microblaze' [c:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.gen/sources_1/bd/microblaze/synth/microblaze.vhd:549]
INFO: [Synth 8-3491] module 'microblaze_axi_gpio_0_0' declared at 'C:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.runs/synth_1/.Xil/Vivado-6100-DESKTOP-BEUFM6D/realtime/microblaze_axi_gpio_0_0_stub.vhdl:6' bound to instance 'axi_gpio_0' of component 'microblaze_axi_gpio_0_0' [c:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.gen/sources_1/bd/microblaze/synth/microblaze.vhd:1012]
INFO: [Synth 8-638] synthesizing module 'microblaze_axi_gpio_0_0' [C:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.runs/synth_1/.Xil/Vivado-6100-DESKTOP-BEUFM6D/realtime/microblaze_axi_gpio_0_0_stub.vhdl:39]
INFO: [Synth 8-3491] module 'microblaze_axi_quad_spi_0_0' declared at 'C:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.runs/synth_1/.Xil/Vivado-6100-DESKTOP-BEUFM6D/realtime/microblaze_axi_quad_spi_0_0_stub.vhdl:6' bound to instance 'axi_quad_spi_0' of component 'microblaze_axi_quad_spi_0_0' [c:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.gen/sources_1/bd/microblaze/synth/microblaze.vhd:1036]
INFO: [Synth 8-638] synthesizing module 'microblaze_axi_quad_spi_0_0' [C:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.runs/synth_1/.Xil/Vivado-6100-DESKTOP-BEUFM6D/realtime/microblaze_axi_quad_spi_0_0_stub.vhdl:51]
INFO: [Synth 8-3491] module 'microblaze_axi_smc_0' declared at 'C:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.runs/synth_1/.Xil/Vivado-6100-DESKTOP-BEUFM6D/realtime/microblaze_axi_smc_0_stub.vhdl:6' bound to instance 'axi_smc' of component 'microblaze_axi_smc_0' [c:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.gen/sources_1/bd/microblaze/synth/microblaze.vhd:1072]
INFO: [Synth 8-638] synthesizing module 'microblaze_axi_smc_0' [C:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.runs/synth_1/.Xil/Vivado-6100-DESKTOP-BEUFM6D/realtime/microblaze_axi_smc_0_stub.vhdl:115]
INFO: [Synth 8-3491] module 'microblaze_axi_timer_0_0' declared at 'C:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.runs/synth_1/.Xil/Vivado-6100-DESKTOP-BEUFM6D/realtime/microblaze_axi_timer_0_0_stub.vhdl:6' bound to instance 'axi_timer_0' of component 'microblaze_axi_timer_0_0' [c:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.gen/sources_1/bd/microblaze/synth/microblaze.vhd:1172]
INFO: [Synth 8-638] synthesizing module 'microblaze_axi_timer_0_0' [C:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.runs/synth_1/.Xil/Vivado-6100-DESKTOP-BEUFM6D/realtime/microblaze_axi_timer_0_0_stub.vhdl:44]
INFO: [Synth 8-3491] module 'microblaze_axi_uartlite_0_0' declared at 'C:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.runs/synth_1/.Xil/Vivado-6100-DESKTOP-BEUFM6D/realtime/microblaze_axi_uartlite_0_0_stub.vhdl:6' bound to instance 'axi_uartlite_0' of component 'microblaze_axi_uartlite_0_0' [c:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.gen/sources_1/bd/microblaze/synth/microblaze.vhd:1201]
INFO: [Synth 8-638] synthesizing module 'microblaze_axi_uartlite_0_0' [C:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.runs/synth_1/.Xil/Vivado-6100-DESKTOP-BEUFM6D/realtime/microblaze_axi_uartlite_0_0_stub.vhdl:40]
INFO: [Synth 8-3491] module 'microblaze_mdm_1_1' declared at 'C:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.runs/synth_1/.Xil/Vivado-6100-DESKTOP-BEUFM6D/realtime/microblaze_mdm_1_1_stub.vhdl:6' bound to instance 'mdm_1' of component 'microblaze_mdm_1_1' [c:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.gen/sources_1/bd/microblaze/synth/microblaze.vhd:1226]
INFO: [Synth 8-638] synthesizing module 'microblaze_mdm_1_1' [C:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.runs/synth_1/.Xil/Vivado-6100-DESKTOP-BEUFM6D/realtime/microblaze_mdm_1_1_stub.vhdl:28]
INFO: [Synth 8-3491] module 'microblaze_microblaze_0_1' declared at 'C:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.runs/synth_1/.Xil/Vivado-6100-DESKTOP-BEUFM6D/realtime/microblaze_microblaze_0_1_stub.vhdl:6' bound to instance 'microblaze_0' of component 'microblaze_microblaze_0_1' [c:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.gen/sources_1/bd/microblaze/synth/microblaze.vhd:1239]
INFO: [Synth 8-638] synthesizing module 'microblaze_microblaze_0_1' [C:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.runs/synth_1/.Xil/Vivado-6100-DESKTOP-BEUFM6D/realtime/microblaze_microblaze_0_1_stub.vhdl:70]
INFO: [Synth 8-638] synthesizing module 'microblaze_0_local_memory_imp_HPR3PZ' [c:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.gen/sources_1/bd/microblaze/synth/microblaze.vhd:41]
INFO: [Synth 8-3491] module 'microblaze_dlmb_bram_if_cntlr_1' declared at 'C:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.runs/synth_1/.Xil/Vivado-6100-DESKTOP-BEUFM6D/realtime/microblaze_dlmb_bram_if_cntlr_1_stub.vhdl:6' bound to instance 'dlmb_bram_if_cntlr' of component 'microblaze_dlmb_bram_if_cntlr_1' [c:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.gen/sources_1/bd/microblaze/synth/microblaze.vhd:213]
INFO: [Synth 8-638] synthesizing module 'microblaze_dlmb_bram_if_cntlr_1' [C:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.runs/synth_1/.Xil/Vivado-6100-DESKTOP-BEUFM6D/realtime/microblaze_dlmb_bram_if_cntlr_1_stub.vhdl:38]
INFO: [Synth 8-3491] module 'microblaze_dlmb_v10_1' declared at 'C:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.runs/synth_1/.Xil/Vivado-6100-DESKTOP-BEUFM6D/realtime/microblaze_dlmb_v10_1_stub.vhdl:6' bound to instance 'dlmb_v10' of component 'microblaze_dlmb_v10_1' [c:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.gen/sources_1/bd/microblaze/synth/microblaze.vhd:267]
INFO: [Synth 8-638] synthesizing module 'microblaze_dlmb_v10_1' [C:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.runs/synth_1/.Xil/Vivado-6100-DESKTOP-BEUFM6D/realtime/microblaze_dlmb_v10_1_stub.vhdl:43]
INFO: [Synth 8-3491] module 'microblaze_ilmb_bram_if_cntlr_1' declared at 'C:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.runs/synth_1/.Xil/Vivado-6100-DESKTOP-BEUFM6D/realtime/microblaze_ilmb_bram_if_cntlr_1_stub.vhdl:6' bound to instance 'ilmb_bram_if_cntlr' of component 'microblaze_ilmb_bram_if_cntlr_1' [c:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.gen/sources_1/bd/microblaze/synth/microblaze.vhd:295]
INFO: [Synth 8-638] synthesizing module 'microblaze_ilmb_bram_if_cntlr_1' [C:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.runs/synth_1/.Xil/Vivado-6100-DESKTOP-BEUFM6D/realtime/microblaze_ilmb_bram_if_cntlr_1_stub.vhdl:38]
INFO: [Synth 8-3491] module 'microblaze_ilmb_v10_1' declared at 'C:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.runs/synth_1/.Xil/Vivado-6100-DESKTOP-BEUFM6D/realtime/microblaze_ilmb_v10_1_stub.vhdl:6' bound to instance 'ilmb_v10' of component 'microblaze_ilmb_v10_1' [c:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.gen/sources_1/bd/microblaze/synth/microblaze.vhd:349]
INFO: [Synth 8-638] synthesizing module 'microblaze_ilmb_v10_1' [C:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.runs/synth_1/.Xil/Vivado-6100-DESKTOP-BEUFM6D/realtime/microblaze_ilmb_v10_1_stub.vhdl:43]
INFO: [Synth 8-3491] module 'microblaze_lmb_bram_1' declared at 'C:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.runs/synth_1/.Xil/Vivado-6100-DESKTOP-BEUFM6D/realtime/microblaze_lmb_bram_1_stub.vhdl:6' bound to instance 'lmb_bram' of component 'microblaze_lmb_bram_1' [c:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.gen/sources_1/bd/microblaze/synth/microblaze.vhd:377]
INFO: [Synth 8-638] synthesizing module 'microblaze_lmb_bram_1' [C:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.runs/synth_1/.Xil/Vivado-6100-DESKTOP-BEUFM6D/realtime/microblaze_lmb_bram_1_stub.vhdl:34]
INFO: [Synth 8-256] done synthesizing module 'microblaze_0_local_memory_imp_HPR3PZ' (0#1) [c:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.gen/sources_1/bd/microblaze/synth/microblaze.vhd:41]
INFO: [Synth 8-3491] module 'microblaze_rst_clk_100MHz_100M_0' declared at 'C:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.runs/synth_1/.Xil/Vivado-6100-DESKTOP-BEUFM6D/realtime/microblaze_rst_clk_100MHz_100M_0_stub.vhdl:6' bound to instance 'rst_clk_100MHz_100M' of component 'microblaze_rst_clk_100MHz_100M_0' [c:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.gen/sources_1/bd/microblaze/synth/microblaze.vhd:1318]
INFO: [Synth 8-638] synthesizing module 'microblaze_rst_clk_100MHz_100M_0' [C:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.runs/synth_1/.Xil/Vivado-6100-DESKTOP-BEUFM6D/realtime/microblaze_rst_clk_100MHz_100M_0_stub.vhdl:28]
INFO: [Synth 8-256] done synthesizing module 'microblaze' (0#1) [c:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.gen/sources_1/bd/microblaze/synth/microblaze.vhd:549]
INFO: [Synth 8-256] done synthesizing module 'microblaze_wrapper' (0#1) [C:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.gen/sources_1/bd/microblaze/hdl/microblaze_wrapper.vhd:29]
INFO: [Synth 8-3491] module 'adc' declared at 'C:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.srcs/sources_1/new/adc.vhd:10' bound to instance 'adc_i' of component 'adc' [C:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.srcs/sources_1/new/top_module.vhd:327]
INFO: [Synth 8-638] synthesizing module 'adc' [C:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.srcs/sources_1/new/adc.vhd:20]
INFO: [Synth 8-3491] module 'fir_compiler_0' declared at 'C:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.runs/synth_1/.Xil/Vivado-6100-DESKTOP-BEUFM6D/realtime/fir_compiler_0_stub.vhdl:6' bound to instance 'fir1' of component 'fir_compiler_0' [C:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.srcs/sources_1/new/adc.vhd:95]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_0' [C:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.runs/synth_1/.Xil/Vivado-6100-DESKTOP-BEUFM6D/realtime/fir_compiler_0_stub.vhdl:24]
INFO: [Synth 8-3491] module 'fir_compiler_0' declared at 'C:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.runs/synth_1/.Xil/Vivado-6100-DESKTOP-BEUFM6D/realtime/fir_compiler_0_stub.vhdl:6' bound to instance 'fir2' of component 'fir_compiler_0' [C:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.srcs/sources_1/new/adc.vhd:105]
INFO: [Synth 8-256] done synthesizing module 'adc' (0#1) [C:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.srcs/sources_1/new/adc.vhd:20]
INFO: [Synth 8-3491] module 'usb_sync' declared at 'C:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.srcs/sources_1/new/usb_sync.vhd:30' bound to instance 'usb_sync_i' of component 'usb_sync' [C:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.srcs/sources_1/new/top_module.vhd:338]
INFO: [Synth 8-638] synthesizing module 'usb_sync' [C:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.srcs/sources_1/new/usb_sync.vhd:55]
INFO: [Synth 8-3491] module 'fifo_generator_0' declared at 'C:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.runs/synth_1/.Xil/Vivado-6100-DESKTOP-BEUFM6D/realtime/fifo_generator_0_stub.vhdl:6' bound to instance 'rx_dcfifo' of component 'fifo_generator_0' [C:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.srcs/sources_1/new/usb_sync.vhd:104]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_0' [C:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.runs/synth_1/.Xil/Vivado-6100-DESKTOP-BEUFM6D/realtime/fifo_generator_0_stub.vhdl:26]
INFO: [Synth 8-3491] module 'fifo_generator_0' declared at 'C:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.runs/synth_1/.Xil/Vivado-6100-DESKTOP-BEUFM6D/realtime/fifo_generator_0_stub.vhdl:6' bound to instance 'tx_dcfifo' of component 'fifo_generator_0' [C:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.srcs/sources_1/new/usb_sync.vhd:117]
INFO: [Synth 8-256] done synthesizing module 'usb_sync' (0#1) [C:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.srcs/sources_1/new/usb_sync.vhd:55]
	Parameter PACKET_SIZE bound to: 256 - type: integer 
INFO: [Synth 8-3491] module 'config' declared at 'C:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.srcs/sources_1/new/config.vhd:5' bound to instance 'config_i' of component 'config' [C:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.srcs/sources_1/new/top_module.vhd:360]
INFO: [Synth 8-638] synthesizing module '\config ' [C:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.srcs/sources_1/new/config.vhd:22]
	Parameter PACKET_SIZE bound to: 256 - type: integer 
INFO: [Synth 8-256] done synthesizing module '\config ' (0#1) [C:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.srcs/sources_1/new/config.vhd:22]
	Parameter MAX_SAMPLES bound to: 2400 - type: integer 
INFO: [Synth 8-3491] module 'control' declared at 'C:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.srcs/sources_1/new/control.vhd:5' bound to instance 'control_i' of component 'control' [C:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.srcs/sources_1/new/top_module.vhd:377]
INFO: [Synth 8-638] synthesizing module 'control' [C:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.srcs/sources_1/new/control.vhd:38]
	Parameter MAX_SAMPLES bound to: 2400 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.srcs/sources_1/new/control.vhd:156]
INFO: [Synth 8-256] done synthesizing module 'control' (0#1) [C:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.srcs/sources_1/new/control.vhd:38]
INFO: [Synth 8-3491] module 'ila_0' declared at 'C:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.runs/synth_1/.Xil/Vivado-6100-DESKTOP-BEUFM6D/realtime/ila_0_stub.vhdl:6' bound to instance 'ila_0_i' of component 'ila_0' [C:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.srcs/sources_1/new/top_module.vhd:406]
INFO: [Synth 8-638] synthesizing module 'ila_0' [C:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.runs/synth_1/.Xil/Vivado-6100-DESKTOP-BEUFM6D/realtime/ila_0_stub.vhdl:23]
INFO: [Synth 8-256] done synthesizing module 'top_module' (0#1) [C:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.srcs/sources_1/new/top_module.vhd:70]
WARNING: [Synth 8-6014] Unused sequential element rx_empty_prev_reg was removed.  [C:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.srcs/sources_1/new/usb_sync.vhd:203]
WARNING: [Synth 8-3848] Net led1 in module/entity top_module does not have driver. [C:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.srcs/sources_1/new/top_module.vhd:44]
WARNING: [Synth 8-3848] Net SD_CLK in module/entity top_module does not have driver. [C:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.srcs/sources_1/new/top_module.vhd:59]
WARNING: [Synth 8-3848] Net SPI_CS in module/entity top_module does not have driver. [C:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.srcs/sources_1/new/top_module.vhd:63]
WARNING: [Synth 8-3848] Net SPI_MOSI in module/entity top_module does not have driver. [C:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.srcs/sources_1/new/top_module.vhd:64]
WARNING: [Synth 8-3917] design top_module has port adf_txdata driven by constant 0
WARNING: [Synth 8-3917] design top_module has port usb_siwua driven by constant 1
WARNING: [Synth 8-3917] design top_module has port mix_en driven by constant 1
WARNING: [Synth 8-3917] design top_module has port ext1[5] driven by constant 0
WARNING: [Synth 8-3917] design top_module has port ext1[4] driven by constant 0
WARNING: [Synth 8-3917] design top_module has port ext1[3] driven by constant 0
WARNING: [Synth 8-3917] design top_module has port ext1[2] driven by constant 0
WARNING: [Synth 8-3917] design top_module has port ext1[1] driven by constant 0
WARNING: [Synth 8-3917] design top_module has port ext1[0] driven by constant 0
WARNING: [Synth 8-3917] design top_module has port ext2[5] driven by constant 0
WARNING: [Synth 8-3917] design top_module has port ext2[4] driven by constant 0
WARNING: [Synth 8-3917] design top_module has port ext2[3] driven by constant 0
WARNING: [Synth 8-3917] design top_module has port ext2[2] driven by constant 0
WARNING: [Synth 8-3917] design top_module has port ext2[1] driven by constant 0
WARNING: [Synth 8-3917] design top_module has port ext2[0] driven by constant 0
WARNING: [Synth 8-7129] Port led1 in module top_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port SD_CLK in module top_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port SPI_CS in module top_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port SPI_MOSI in module top_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port SD_DATA[3] in module top_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port SD_DATA[2] in module top_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port SD_DATA[1] in module top_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port SD_DATA[0] in module top_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port SD_CMD in module top_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port adf_done in module top_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc_of[1] in module top_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc_of[0] in module top_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port usb_suspend in module top_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port SD_CARD_DETECT in module top_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port SPI_MISO in module top_module is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1409.051 ; gain = 621.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1409.051 ; gain = 621.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1409.051 ; gain = 621.441
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.112 . Memory (MB): peak = 1409.051 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.gen/sources_1/bd/microblaze/ip/microblaze_axi_gpio_0_0/microblaze_axi_gpio_0_0/microblaze_axi_gpio_0_0_in_context.xdc] for cell 'microblaze_i/microblaze_i/axi_gpio_0'
Finished Parsing XDC File [c:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.gen/sources_1/bd/microblaze/ip/microblaze_axi_gpio_0_0/microblaze_axi_gpio_0_0/microblaze_axi_gpio_0_0_in_context.xdc] for cell 'microblaze_i/microblaze_i/axi_gpio_0'
Parsing XDC File [c:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.gen/sources_1/bd/microblaze/ip/microblaze_axi_quad_spi_0_0/microblaze_axi_quad_spi_0_0/microblaze_axi_quad_spi_0_0_in_context.xdc] for cell 'microblaze_i/microblaze_i/axi_quad_spi_0'
Finished Parsing XDC File [c:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.gen/sources_1/bd/microblaze/ip/microblaze_axi_quad_spi_0_0/microblaze_axi_quad_spi_0_0/microblaze_axi_quad_spi_0_0_in_context.xdc] for cell 'microblaze_i/microblaze_i/axi_quad_spi_0'
Parsing XDC File [c:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.gen/sources_1/bd/microblaze/ip/microblaze_axi_uartlite_0_0/microblaze_axi_uartlite_0_0/microblaze_axi_uartlite_0_0_in_context.xdc] for cell 'microblaze_i/microblaze_i/axi_uartlite_0'
Finished Parsing XDC File [c:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.gen/sources_1/bd/microblaze/ip/microblaze_axi_uartlite_0_0/microblaze_axi_uartlite_0_0/microblaze_axi_uartlite_0_0_in_context.xdc] for cell 'microblaze_i/microblaze_i/axi_uartlite_0'
Parsing XDC File [c:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.gen/sources_1/bd/microblaze/ip/microblaze_axi_timer_0_0/microblaze_axi_timer_0_0/microblaze_axi_timer_0_0_in_context.xdc] for cell 'microblaze_i/microblaze_i/axi_timer_0'
Finished Parsing XDC File [c:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.gen/sources_1/bd/microblaze/ip/microblaze_axi_timer_0_0/microblaze_axi_timer_0_0/microblaze_axi_timer_0_0_in_context.xdc] for cell 'microblaze_i/microblaze_i/axi_timer_0'
Parsing XDC File [c:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.gen/sources_1/bd/microblaze/ip/microblaze_microblaze_0_1/microblaze_microblaze_0_1/microblaze_microblaze_0_1_in_context.xdc] for cell 'microblaze_i/microblaze_i/microblaze_0'
Finished Parsing XDC File [c:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.gen/sources_1/bd/microblaze/ip/microblaze_microblaze_0_1/microblaze_microblaze_0_1/microblaze_microblaze_0_1_in_context.xdc] for cell 'microblaze_i/microblaze_i/microblaze_0'
Parsing XDC File [c:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.gen/sources_1/bd/microblaze/ip/microblaze_dlmb_v10_1/microblaze_dlmb_v10_1/microblaze_ilmb_v10_1_in_context.xdc] for cell 'microblaze_i/microblaze_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [c:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.gen/sources_1/bd/microblaze/ip/microblaze_dlmb_v10_1/microblaze_dlmb_v10_1/microblaze_ilmb_v10_1_in_context.xdc] for cell 'microblaze_i/microblaze_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [c:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.gen/sources_1/bd/microblaze/ip/microblaze_ilmb_v10_1/microblaze_ilmb_v10_1/microblaze_ilmb_v10_1_in_context.xdc] for cell 'microblaze_i/microblaze_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [c:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.gen/sources_1/bd/microblaze/ip/microblaze_ilmb_v10_1/microblaze_ilmb_v10_1/microblaze_ilmb_v10_1_in_context.xdc] for cell 'microblaze_i/microblaze_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [c:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.gen/sources_1/bd/microblaze/ip/microblaze_dlmb_bram_if_cntlr_1/microblaze_dlmb_bram_if_cntlr_1/microblaze_dlmb_bram_if_cntlr_1_in_context.xdc] for cell 'microblaze_i/microblaze_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [c:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.gen/sources_1/bd/microblaze/ip/microblaze_dlmb_bram_if_cntlr_1/microblaze_dlmb_bram_if_cntlr_1/microblaze_dlmb_bram_if_cntlr_1_in_context.xdc] for cell 'microblaze_i/microblaze_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [c:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.gen/sources_1/bd/microblaze/ip/microblaze_ilmb_bram_if_cntlr_1/microblaze_ilmb_bram_if_cntlr_1/microblaze_ilmb_bram_if_cntlr_1_in_context.xdc] for cell 'microblaze_i/microblaze_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [c:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.gen/sources_1/bd/microblaze/ip/microblaze_ilmb_bram_if_cntlr_1/microblaze_ilmb_bram_if_cntlr_1/microblaze_ilmb_bram_if_cntlr_1_in_context.xdc] for cell 'microblaze_i/microblaze_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [c:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.gen/sources_1/bd/microblaze/ip/microblaze_lmb_bram_1/microblaze_lmb_bram_1/microblaze_lmb_bram_1_in_context.xdc] for cell 'microblaze_i/microblaze_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [c:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.gen/sources_1/bd/microblaze/ip/microblaze_lmb_bram_1/microblaze_lmb_bram_1/microblaze_lmb_bram_1_in_context.xdc] for cell 'microblaze_i/microblaze_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [c:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.gen/sources_1/bd/microblaze/ip/microblaze_mdm_1_1/microblaze_mdm_1_1/microblaze_mdm_1_1_in_context.xdc] for cell 'microblaze_i/microblaze_i/mdm_1'
Finished Parsing XDC File [c:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.gen/sources_1/bd/microblaze/ip/microblaze_mdm_1_1/microblaze_mdm_1_1/microblaze_mdm_1_1_in_context.xdc] for cell 'microblaze_i/microblaze_i/mdm_1'
Parsing XDC File [c:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.gen/sources_1/bd/microblaze/ip/microblaze_rst_clk_100MHz_100M_0/microblaze_rst_clk_100MHz_100M_0/microblaze_rst_clk_100MHz_100M_0_in_context.xdc] for cell 'microblaze_i/microblaze_i/rst_clk_100MHz_100M'
Finished Parsing XDC File [c:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.gen/sources_1/bd/microblaze/ip/microblaze_rst_clk_100MHz_100M_0/microblaze_rst_clk_100MHz_100M_0/microblaze_rst_clk_100MHz_100M_0_in_context.xdc] for cell 'microblaze_i/microblaze_i/rst_clk_100MHz_100M'
Parsing XDC File [c:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.gen/sources_1/bd/microblaze/ip/microblaze_axi_smc_0/microblaze_axi_smc_0/microblaze_axi_smc_0_in_context.xdc] for cell 'microblaze_i/microblaze_i/axi_smc'
Finished Parsing XDC File [c:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.gen/sources_1/bd/microblaze/ip/microblaze_axi_smc_0/microblaze_axi_smc_0/microblaze_axi_smc_0_in_context.xdc] for cell 'microblaze_i/microblaze_i/axi_smc'
Parsing XDC File [c:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.gen/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_in_context.xdc] for cell 'usb_sync_i/rx_dcfifo'
Finished Parsing XDC File [c:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.gen/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_in_context.xdc] for cell 'usb_sync_i/rx_dcfifo'
Parsing XDC File [c:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.gen/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_in_context.xdc] for cell 'usb_sync_i/tx_dcfifo'
Finished Parsing XDC File [c:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.gen/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_in_context.xdc] for cell 'usb_sync_i/tx_dcfifo'
Parsing XDC File [c:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.gen/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'ila_0_i'
Finished Parsing XDC File [c:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.gen/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'ila_0_i'
Parsing XDC File [c:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.gen/sources_1/ip/fir_compiler_0/fir_compiler_0/fir_compiler_0_in_context.xdc] for cell 'adc_i/g_fir.fir1'
Finished Parsing XDC File [c:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.gen/sources_1/ip/fir_compiler_0/fir_compiler_0/fir_compiler_0_in_context.xdc] for cell 'adc_i/g_fir.fir1'
Parsing XDC File [c:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.gen/sources_1/ip/fir_compiler_0/fir_compiler_0/fir_compiler_0_in_context.xdc] for cell 'adc_i/g_fir.fir2'
Finished Parsing XDC File [c:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.gen/sources_1/ip/fir_compiler_0/fir_compiler_0/fir_compiler_0_in_context.xdc] for cell 'adc_i/g_fir.fir2'
Parsing XDC File [c:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_wiz_0_inst'
Finished Parsing XDC File [c:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_wiz_0_inst'
Parsing XDC File [C:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.srcs/constrs_1/new/pinout.xdc]
Finished Parsing XDC File [C:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.srcs/constrs_1/new/pinout.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.srcs/constrs_1/new/pinout.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_module_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_module_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1433.199 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 1433.199 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'microblaze_i/microblaze_i/axi_quad_spi_0' at clock pin 'ext_spi_clk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'microblaze_i/microblaze_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1436.922 ; gain = 649.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a15tiftg256-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1436.922 ; gain = 649.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
WARNING: set_property IS_IP_OOC_CELL could not find object (constraint file  c:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.gen/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_in_context.xdc, line 3).
WARNING: set_property KEEP_HIERARCHY could not find object (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1436.922 ; gain = 649.312
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
                    ramp |                              001 |                              001
                gap_wait |                              010 |                              010
             usb_tx_idle |                              011 |                              011
            usb_tx_pulse |                              100 |                              100
         wait_soft_reset |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'control'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1436.922 ; gain = 649.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   12 Bit       Adders := 2     
	   2 Input    9 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 2     
	   2 Input    1 Bit       Adders := 1     
+---Registers : 
	             2048 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 4     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 14    
+---RAMs : 
	              75K Bit	(2400 X 32 bit)          RAMs := 1     
+---Muxes : 
	   6 Input 2048 Bit        Muxes := 1     
	   6 Input   12 Bit        Muxes := 2     
	   6 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 3     
	   4 Input    8 Bit        Muxes := 1     
	   6 Input    8 Bit        Muxes := 1     
	   6 Input    3 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 1     
	   6 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 6     
	   6 Input    1 Bit        Muxes := 22    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 45 (col length:60)
BRAMs: 50 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design top_module has port adf_txdata driven by constant 0
WARNING: [Synth 8-3917] design top_module has port usb_siwua driven by constant 1
WARNING: [Synth 8-3917] design top_module has port mix_en driven by constant 1
WARNING: [Synth 8-3917] design top_module has port ext1[5] driven by constant 0
WARNING: [Synth 8-3917] design top_module has port ext1[4] driven by constant 0
WARNING: [Synth 8-3917] design top_module has port ext1[3] driven by constant 0
WARNING: [Synth 8-3917] design top_module has port ext1[2] driven by constant 0
WARNING: [Synth 8-3917] design top_module has port ext1[1] driven by constant 0
WARNING: [Synth 8-3917] design top_module has port ext1[0] driven by constant 0
WARNING: [Synth 8-3917] design top_module has port ext2[5] driven by constant 0
WARNING: [Synth 8-3917] design top_module has port ext2[4] driven by constant 0
WARNING: [Synth 8-3917] design top_module has port ext2[3] driven by constant 0
WARNING: [Synth 8-3917] design top_module has port ext2[2] driven by constant 0
WARNING: [Synth 8-3917] design top_module has port ext2[1] driven by constant 0
WARNING: [Synth 8-3917] design top_module has port ext2[0] driven by constant 0
WARNING: [Synth 8-7129] Port led1 in module top_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port SD_CLK in module top_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port SPI_CS in module top_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port SPI_MOSI in module top_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port SD_DATA[3] in module top_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port SD_DATA[2] in module top_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port SD_DATA[1] in module top_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port SD_DATA[0] in module top_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port SD_CMD in module top_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port adf_done in module top_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc_of[1] in module top_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc_of[0] in module top_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port usb_suspend in module top_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port SD_CARD_DETECT in module top_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port SPI_MISO in module top_module is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1472.480 ; gain = 684.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping Report (see note below)
+------------+-------------------+-----------+----------------------+---------------+
|Module Name | RTL Object        | Inference | Size (Depth x Width) | Primitives    | 
+------------+-------------------+-----------+----------------------+---------------+
|top_module  | control_i/mem_reg | Implied   | 4 K x 32             | RAM64M x 418  | 
+------------+-------------------+-----------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'sysclk'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 1603.926 ; gain = 816.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 1617.578 ; gain = 829.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+------------+-------------------+-----------+----------------------+---------------+
|Module Name | RTL Object        | Inference | Size (Depth x Width) | Primitives    | 
+------------+-------------------+-----------+----------------------+---------------+
|top_module  | control_i/mem_reg | Implied   | 4 K x 32             | RAM64M x 418  | 
+------------+-------------------+-----------+----------------------+---------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 1638.656 ; gain = 851.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 1852.195 ; gain = 1064.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 1852.195 ; gain = 1064.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 1852.195 ; gain = 1064.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 1852.195 ; gain = 1064.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 1852.195 ; gain = 1064.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 1852.195 ; gain = 1064.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------------------+----------+
|      |BlackBox name                    |Instances |
+------+---------------------------------+----------+
|1     |clk_wiz_0                        |         1|
|2     |ila_0                            |         1|
|3     |fir_compiler_0                   |         2|
|4     |microblaze_axi_gpio_0_0          |         1|
|5     |microblaze_axi_quad_spi_0_0      |         1|
|6     |microblaze_axi_smc_0             |         1|
|7     |microblaze_axi_timer_0_0         |         1|
|8     |microblaze_axi_uartlite_0_0      |         1|
|9     |microblaze_mdm_1_1               |         1|
|10    |microblaze_microblaze_0_1        |         1|
|11    |microblaze_rst_clk_100MHz_100M_0 |         1|
|12    |microblaze_dlmb_bram_if_cntlr_1  |         1|
|13    |microblaze_dlmb_v10_1            |         1|
|14    |microblaze_ilmb_bram_if_cntlr_1  |         1|
|15    |microblaze_ilmb_v10_1            |         1|
|16    |microblaze_lmb_bram_1            |         1|
|17    |fifo_generator_0                 |         2|
+------+---------------------------------+----------+

Report Cell Usage: 
+------+--------------------------------------+------+
|      |Cell                                  |Count |
+------+--------------------------------------+------+
|1     |clk_wiz_0_bbox                        |     1|
|2     |fifo_generator_0_bbox                 |     2|
|4     |fir_compiler_0_bbox                   |     2|
|6     |ila_0_bbox                            |     1|
|7     |microblaze_axi_gpio_0_0_bbox          |     1|
|8     |microblaze_axi_quad_spi_0_0_bbox      |     1|
|9     |microblaze_axi_smc_0_bbox             |     1|
|10    |microblaze_axi_timer_0_0_bbox         |     1|
|11    |microblaze_axi_uartlite_0_0_bbox      |     1|
|12    |microblaze_dlmb_bram_if_cntlr_1_bbox  |     1|
|13    |microblaze_dlmb_v10_1_bbox            |     1|
|14    |microblaze_ilmb_bram_if_cntlr_1_bbox  |     1|
|15    |microblaze_ilmb_v10_1_bbox            |     1|
|16    |microblaze_lmb_bram_1_bbox            |     1|
|17    |microblaze_mdm_1_1_bbox               |     1|
|18    |microblaze_microblaze_0_1_bbox        |     1|
|19    |microblaze_rst_clk_100MHz_100M_0_bbox |     1|
|20    |BUFG                                  |     1|
|21    |CARRY4                                |     8|
|22    |LUT1                                  |    63|
|23    |LUT2                                  |    51|
|24    |LUT3                                  |    81|
|25    |LUT4                                  |    68|
|26    |LUT5                                  |    45|
|27    |LUT6                                  |   378|
|28    |MUXF7                                 |   128|
|29    |MUXF8                                 |    64|
|30    |RAM64M                                |   418|
|31    |FDCE                                  |   146|
|32    |FDPE                                  |     3|
|33    |FDRE                                  |   104|
|34    |IBUF                                  |    17|
|35    |IOBUF                                 |     8|
|36    |OBUF                                  |    27|
|37    |OBUFT                                 |     4|
+------+--------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 1852.195 ; gain = 1064.586
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 32 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:32 ; elapsed = 00:00:44 . Memory (MB): peak = 1852.195 ; gain = 1036.715
Synthesis Optimization Complete : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 1852.195 ; gain = 1064.586
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 1857.391 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 626 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
WARNING: [Netlist 29-101] Netlist 'top_module' is not ideal for floorplanning, since the cellview 'control' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1865.062 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 426 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 8 instances
  RAM64M => RAM64M (RAMD64E(x4)): 418 instances

Synth Design complete | Checksum: 96f8fcd7
INFO: [Common 17-83] Releasing license: Synthesis
85 Infos, 70 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:52 ; elapsed = 00:00:58 . Memory (MB): peak = 1865.062 ; gain = 1269.664
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1865.062 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.runs/synth_1/top_module.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file top_module_utilization_synth.rpt -pb top_module_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Oct 24 13:21:07 2025...
