git clone --depth 1 --no-tags https://github.com/TAlmeida003/Sistema-de-Seguranca-Digital.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/657356716
git clone --depth 1 --no-tags https://github.com/AliAtaollahi/Digital-Logic-Design-Course-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/661896950
git clone --depth 1 --no-tags https://github.com/AliAtaollahi/Computer-Aided-Design-Course-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/661897569
git clone --depth 1 --no-tags https://github.com/ankurxyz/VSD_TCL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/662892051
git clone --depth 1 --no-tags https://github.com/Akakce/FPGAme.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/662743242
git clone --depth 1 --no-tags https://github.com/upbhack/writeups.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/658122606
git clone --depth 1 --no-tags https://github.com/dointio/1553B_APB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/658676947
git clone --depth 1 --no-tags https://github.com/wang29a/mipslite-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/657489709
git clone --depth 1 --no-tags https://github.com/fardinabbasi/RISC-V_Processor_MultiCycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/663930027
git clone --depth 1 --no-tags https://github.com/adem/openfpga-test-core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/658411726
git clone --depth 1 --no-tags https://github.com/112101011/Signals-and-systems-Traffic-lights..git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/657553416
git clone --depth 1 --no-tags https://github.com/alinaduca/AMD-SummerPractice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/658920705
git clone --depth 1 --no-tags https://github.com/sirazenkov/CannyFPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/661000485
git clone --depth 1 --no-tags https://github.com/kevinzxc1217/digital_ic_desgin.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/663506154
git clone --depth 1 --no-tags https://github.com/SamChang03/Logic-Design-Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/658671117
git clone --depth 1 --no-tags https://github.com/SHU-CS-Cource-Project-Share/SHU_Summer_Project_of_Computer_Hardware.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/662105493
git clone --depth 1 --no-tags https://github.com/nrs14/HDLBITS_SOLUTION.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/663445043
git clone --depth 1 --no-tags https://github.com/kyrieLei/a-verilog-Lock-simulation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/664018271
git clone --depth 1 --no-tags https://github.com/nishgovinnd/VLSI-RiscV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/660910556
git clone --depth 1 --no-tags https://github.com/PebPeb/verilog-modules.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/660856400
git clone --depth 1 --no-tags https://github.com/zmij/blink-mpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/660679118
git clone --depth 1 --no-tags https://github.com/Muyiiiii/TJ_54_single_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/662203984
git clone --depth 1 --no-tags https://github.com/fleb72/FPGA-SPI-communication-ADC-12bits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/660345313
git clone --depth 1 --no-tags https://github.com/sanchit-9068/processor1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/663587565
git clone --depth 1 --no-tags https://github.com/Naresh1682/VerilogProjects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/663610432
git clone --depth 1 --no-tags https://github.com/HarishGokul-15/Verilog_Codes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/658922975
git clone --depth 1 --no-tags https://github.com/Panxiatong/CmosHdmiDispaly.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/657931984
git clone --depth 1 --no-tags https://github.com/AliAtaollahi/Computer-Architecture-Course-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/661897042
git clone --depth 1 --no-tags https://github.com/stephen-riley/anna-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/657222158
git clone --depth 1 --no-tags https://github.com/diarmuid104/SLICE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/657615092
git clone --depth 1 --no-tags https://github.com/CindyHuang68/IC_Contest.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/658019358
git clone --depth 1 --no-tags https://github.com/muhammadahmedelmahdy/RISC_V-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/657479365
git clone --depth 1 --no-tags https://github.com/yc-LoAndy/RISCV-Pipelined-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/658270478
git clone --depth 1 --no-tags https://github.com/AngiusHamilton1/Barramento-I-O.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/658411137
git clone --depth 1 --no-tags https://github.com/BalalaechnikT/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/659756563
git clone --depth 1 --no-tags https://github.com/AnupamVerma007/ping-pong.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/659627526
git clone --depth 1 --no-tags https://github.com/lineleb/HDMI_DDR3_TEST.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/659632996
git clone --depth 1 --no-tags https://github.com/JosiahMendes/SystolicArray.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/662636376
git clone --depth 1 --no-tags https://github.com/rgvkulkarni/VSD-TCL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/662641956
git clone --depth 1 --no-tags https://github.com/anushka562/Y86-64-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/659862489
git clone --depth 1 --no-tags https://github.com/Vasitito/Bulls_and_cows_tt.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/661822403
git clone --depth 1 --no-tags https://github.com/rudra-101/Traffic-Light-Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/662184402
git clone --depth 1 --no-tags https://github.com/vvs-kumar/4-bit-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/658505630
git clone --depth 1 --no-tags https://github.com/HASHIDH/Design-and-Implementation-of-slow-and-fast-division-algorithms-in-Computer-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/658276453
git clone --depth 1 --no-tags https://github.com/momostafa18/Linear-Feedback-Shift-Register.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/658674434
git clone --depth 1 --no-tags https://github.com/DSJAHNAVI/AHB2APB-BRDIGE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/663355396
git clone --depth 1 --no-tags https://github.com/AsheshPangma/VSD-TCL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/662660107
git clone --depth 1 --no-tags https://github.com/jithin-fpga/rtl_ips.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/662288202
git clone --depth 1 --no-tags https://github.com/Aditya14garg/blinkled.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/661802757
git clone --depth 1 --no-tags https://github.com/zdebel/AwesomeHDLSimByzD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/661844884
git clone --depth 1 --no-tags https://github.com/sarweshwaran/ATP-CONTROLLER.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/659283352
git clone --depth 1 --no-tags https://github.com/Manikanta-IITB/Single_Cycle_MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/660100470
git clone --depth 1 --no-tags https://github.com/princesuman2004/MicroprocessorDesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/659341970
git clone --depth 1 --no-tags https://github.com/oktayogutcu/verilog_basics.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/658974135
git clone --depth 1 --no-tags https://github.com/Kmg13teen/RISCV_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/664002664
git clone --depth 1 --no-tags https://github.com/bytarikesen81/PulsarCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/660602149
git clone --depth 1 --no-tags https://github.com/Nadist14/RS_Code_HW_ACC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/660275717
git clone --depth 1 --no-tags https://github.com/whensungoesdown/simu_otprom_cell_logic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/659652779
git clone --depth 1 --no-tags https://github.com/abinjohnmathews/FLOATINGPOINT_ADDER.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/659815877
git clone --depth 1 --no-tags https://github.com/Momen-Assaf/Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/660072365
git clone --depth 1 --no-tags https://github.com/Mohamed-Nasser620/Single_Cycle_RISC_V_Microprocessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/661449644
git clone --depth 1 --no-tags https://github.com/Chaitanya-Srinivas/VendingMachine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/661971054
git clone --depth 1 --no-tags https://github.com/Janice-max/RV64I-cpu-for-class-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/663309296
git clone --depth 1 --no-tags https://github.com/Yuboeee/learning-neuron-on-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/663469767
git clone --depth 1 --no-tags https://github.com/trephygit/tcl_workshop.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/663462904
git clone --depth 1 --no-tags https://github.com/Alpha499799/pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/660110228
git clone --depth 1 --no-tags https://github.com/Ha-young-Cho/Digital-System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/660124240
git clone --depth 1 --no-tags https://github.com/yiweigao-eva/CSC258-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/657739412
git clone --depth 1 --no-tags https://github.com/qulad/Basic-RV32I-Behavioral-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/658435154
git clone --depth 1 --no-tags https://github.com/christian-amarildo/quartus.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/659556547
git clone --depth 1 --no-tags https://github.com/ando56/mcdonald_caravel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/659419725
git clone --depth 1 --no-tags https://github.com/Donggle0315/2022_2_CSE3016.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/658673606
git clone --depth 1 --no-tags https://github.com/Rithik260/FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/658914017
git clone --depth 1 --no-tags https://github.com/scottsus/EE354.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/658584502
git clone --depth 1 --no-tags https://github.com/rajitha0119/100-DAYS-OF-RTL-DAY-21.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/658866993
git clone --depth 1 --no-tags https://github.com/rsk767/rsk.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/659200584
git clone --depth 1 --no-tags https://github.com/ujjayanpal/System-Design-projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/660956059
git clone --depth 1 --no-tags https://github.com/MichalBan/Verilog-Calculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/660967628
git clone --depth 1 --no-tags https://github.com/himanshu-0907/8_bit_vedic_multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/658276087
git clone --depth 1 --no-tags https://github.com/para-docx/Von-Neuman-Arch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/662005611
git clone --depth 1 --no-tags https://github.com/ShaanVG/CS220A-MIPS-Processor-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/662006883
git clone --depth 1 --no-tags https://github.com/ahmedosama07/8-bit-multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/661846489
git clone --depth 1 --no-tags https://github.com/NouranAbdelaziz/timer_user_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/663008707
git clone --depth 1 --no-tags https://github.com/Mahesh131005/linux-commands.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/657004731
git clone --depth 1 --no-tags https://github.com/Snehadeep-Gayen/Computer-Organisation-and-Architecture-Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/656977573
git clone --depth 1 --no-tags https://github.com/maktheus/BlackFOIIIII.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/657362321
git clone --depth 1 --no-tags https://github.com/momostafa18/FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/657604344
git clone --depth 1 --no-tags https://github.com/123XiaoShan123/axi_stream_insert_header.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/657621413
git clone --depth 1 --no-tags https://github.com/Alfre-D-Wen/fpga_modules.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/661595187
git clone --depth 1 --no-tags https://github.com/jieunboy0516/BalanceBugEYPyr2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/657833855
git clone --depth 1 --no-tags https://github.com/TheR3dWizard/VerilogProjects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/657981621
git clone --depth 1 --no-tags https://github.com/doincli/verilog_niuke.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/658037979
git clone --depth 1 --no-tags https://github.com/rohanzende/Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/657525205
git clone --depth 1 --no-tags https://github.com/nishit0072e/RTL_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/660234632
git clone --depth 1 --no-tags https://github.com/BigFruitLeiLei/Design-for-Computer-Composition-Principle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/658661641
git clone --depth 1 --no-tags https://github.com/Birminness/FPGA-Floating-point-division.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/660652377
git clone --depth 1 --no-tags https://github.com/mr1337357/cpu32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/661177961
git clone --depth 1 --no-tags https://github.com/Yuhangil/FPGA_32bitMips_Implement.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/661006969
git clone --depth 1 --no-tags https://github.com/SaicharanRitwik39/HDLBits-Solutions.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/662445717
