{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1651491404385 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651491404385 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 02 12:36:44 2022 " "Processing started: Mon May 02 12:36:44 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651491404385 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651491404385 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projeto_lic -c projeto_lic " "Command: quartus_map --read_settings_files=on --write_settings_files=off projeto_lic -c projeto_lic" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651491404385 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1651491404913 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1651491404913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ios_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ios_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IOS_tb-arq " "Found design unit 1: IOS_tb-arq" {  } { { "IOS_tb.vhd" "" { Text "C:/Users/roby/Documents/ISEL/Projeto-LIC/hardware/LIC/IOS_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651491418406 ""} { "Info" "ISGN_ENTITY_NAME" "1 IOS_tb " "Found entity 1: IOS_tb" {  } { { "IOS_tb.vhd" "" { Text "C:/Users/roby/Documents/ISEL/Projeto-LIC/hardware/LIC/IOS_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651491418406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651491418406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ios.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ios.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IOS-arq " "Found design unit 1: IOS-arq" {  } { { "IOS.vhd" "" { Text "C:/Users/roby/Documents/ISEL/Projeto-LIC/hardware/LIC/IOS.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651491418408 ""} { "Info" "ISGN_ENTITY_NAME" "1 IOS " "Found entity 1: IOS" {  } { { "IOS.vhd" "" { Text "C:/Users/roby/Documents/ISEL/Projeto-LIC/hardware/LIC/IOS.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651491418408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651491418408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shift_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_register-arq " "Found design unit 1: shift_register-arq" {  } { { "shift_register.vhd" "" { Text "C:/Users/roby/Documents/ISEL/Projeto-LIC/hardware/LIC/shift_register.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651491418410 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift_register " "Found entity 1: shift_register" {  } { { "shift_register.vhd" "" { Text "C:/Users/roby/Documents/ISEL/Projeto-LIC/hardware/LIC/shift_register.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651491418410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651491418410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ffd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ffd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FFD-arq " "Found design unit 1: FFD-arq" {  } { { "FFD.vhd" "" { Text "C:/Users/roby/Documents/ISEL/Projeto-LIC/hardware/LIC/FFD.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651491418412 ""} { "Info" "ISGN_ENTITY_NAME" "1 FFD " "Found entity 1: FFD" {  } { { "FFD.vhd" "" { Text "C:/Users/roby/Documents/ISEL/Projeto-LIC/hardware/LIC/FFD.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651491418412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651491418412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_register_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shift_register_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_register_tb-arq " "Found design unit 1: shift_register_tb-arq" {  } { { "shift_register_tb.vhd" "" { Text "C:/Users/roby/Documents/ISEL/Projeto-LIC/hardware/LIC/shift_register_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651491418414 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift_register_tb " "Found entity 1: shift_register_tb" {  } { { "shift_register_tb.vhd" "" { Text "C:/Users/roby/Documents/ISEL/Projeto-LIC/hardware/LIC/shift_register_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651491418414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651491418414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-arq " "Found design unit 1: counter-arq" {  } { { "counter.vhd" "" { Text "C:/Users/roby/Documents/ISEL/Projeto-LIC/hardware/LIC/counter.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651491418416 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.vhd" "" { Text "C:/Users/roby/Documents/ISEL/Projeto-LIC/hardware/LIC/counter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651491418416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651491418416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parity_check.vhd 2 1 " "Found 2 design units, including 1 entities, in source file parity_check.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 parity_check-arq " "Found design unit 1: parity_check-arq" {  } { { "parity_check.vhd" "" { Text "C:/Users/roby/Documents/ISEL/Projeto-LIC/hardware/LIC/parity_check.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651491418418 ""} { "Info" "ISGN_ENTITY_NAME" "1 parity_check " "Found entity 1: parity_check" {  } { { "parity_check.vhd" "" { Text "C:/Users/roby/Documents/ISEL/Projeto-LIC/hardware/LIC/parity_check.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651491418418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651491418418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parity_check_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file parity_check_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 parity_check_tb-arq " "Found design unit 1: parity_check_tb-arq" {  } { { "parity_check_tb.vhd" "" { Text "C:/Users/roby/Documents/ISEL/Projeto-LIC/hardware/LIC/parity_check_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651491418420 ""} { "Info" "ISGN_ENTITY_NAME" "1 parity_check_tb " "Found entity 1: parity_check_tb" {  } { { "parity_check_tb.vhd" "" { Text "C:/Users/roby/Documents/ISEL/Projeto-LIC/hardware/LIC/parity_check_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651491418420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651491418420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder-arq " "Found design unit 1: adder-arq" {  } { { "adder.vhd" "" { Text "C:/Users/roby/Documents/ISEL/Projeto-LIC/hardware/LIC/adder.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651491418422 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.vhd" "" { Text "C:/Users/roby/Documents/ISEL/Projeto-LIC/hardware/LIC/adder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651491418422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651491418422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladder-arq " "Found design unit 1: fulladder-arq" {  } { { "fulladder.vhd" "" { Text "C:/Users/roby/Documents/ISEL/Projeto-LIC/hardware/LIC/fulladder.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651491418424 ""} { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "fulladder.vhd" "" { Text "C:/Users/roby/Documents/ISEL/Projeto-LIC/hardware/LIC/fulladder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651491418424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651491418424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-arq " "Found design unit 1: reg-arq" {  } { { "register.vhd" "" { Text "C:/Users/roby/Documents/ISEL/Projeto-LIC/hardware/LIC/register.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651491418426 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "register.vhd" "" { Text "C:/Users/roby/Documents/ISEL/Projeto-LIC/hardware/LIC/register.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651491418426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651491418426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_tb-arq " "Found design unit 1: counter_tb-arq" {  } { { "counter_tb.vhd" "" { Text "C:/Users/roby/Documents/ISEL/Projeto-LIC/hardware/LIC/counter_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651491418428 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_tb " "Found entity 1: counter_tb" {  } { { "counter_tb.vhd" "" { Text "C:/Users/roby/Documents/ISEL/Projeto-LIC/hardware/LIC/counter_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651491418428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651491418428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file serial_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 serial_control-arq " "Found design unit 1: serial_control-arq" {  } { { "serial_control.vhd" "" { Text "C:/Users/roby/Documents/ISEL/Projeto-LIC/hardware/LIC/serial_control.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651491418430 ""} { "Info" "ISGN_ENTITY_NAME" "1 serial_control " "Found entity 1: serial_control" {  } { { "serial_control.vhd" "" { Text "C:/Users/roby/Documents/ISEL/Projeto-LIC/hardware/LIC/serial_control.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651491418430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651491418430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_control_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file serial_control_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 serial_control_tb-arq " "Found design unit 1: serial_control_tb-arq" {  } { { "serial_control_tb.vhd" "" { Text "C:/Users/roby/Documents/ISEL/Projeto-LIC/hardware/LIC/serial_control_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651491418432 ""} { "Info" "ISGN_ENTITY_NAME" "1 serial_control_tb " "Found entity 1: serial_control_tb" {  } { { "serial_control_tb.vhd" "" { Text "C:/Users/roby/Documents/ISEL/Projeto-LIC/hardware/LIC/serial_control_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651491418432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651491418432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_receiver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file serial_receiver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 serial_receiver-arq " "Found design unit 1: serial_receiver-arq" {  } { { "serial_receiver.vhd" "" { Text "C:/Users/roby/Documents/ISEL/Projeto-LIC/hardware/LIC/serial_receiver.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651491418435 ""} { "Info" "ISGN_ENTITY_NAME" "1 serial_receiver " "Found entity 1: serial_receiver" {  } { { "serial_receiver.vhd" "" { Text "C:/Users/roby/Documents/ISEL/Projeto-LIC/hardware/LIC/serial_receiver.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651491418435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651491418435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_receiver_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file serial_receiver_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 serial_receiver_tb-arq " "Found design unit 1: serial_receiver_tb-arq" {  } { { "serial_receiver_tb.vhd" "" { Text "C:/Users/roby/Documents/ISEL/Projeto-LIC/hardware/LIC/serial_receiver_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651491418437 ""} { "Info" "ISGN_ENTITY_NAME" "1 serial_receiver_tb " "Found entity 1: serial_receiver_tb" {  } { { "serial_receiver_tb.vhd" "" { Text "C:/Users/roby/Documents/ISEL/Projeto-LIC/hardware/LIC/serial_receiver_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651491418437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651491418437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dispatcher.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dispatcher.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dispatcher-arq " "Found design unit 1: dispatcher-arq" {  } { { "dispatcher.vhd" "" { Text "C:/Users/roby/Documents/ISEL/Projeto-LIC/hardware/LIC/dispatcher.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651491418439 ""} { "Info" "ISGN_ENTITY_NAME" "1 dispatcher " "Found entity 1: dispatcher" {  } { { "dispatcher.vhd" "" { Text "C:/Users/roby/Documents/ISEL/Projeto-LIC/hardware/LIC/dispatcher.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651491418439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651491418439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dispatcher_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dispatcher_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dispatcher_tb-arqui " "Found design unit 1: dispatcher_tb-arqui" {  } { { "dispatcher_tb.vhd" "" { Text "C:/Users/roby/Documents/ISEL/Projeto-LIC/hardware/LIC/dispatcher_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651491418441 ""} { "Info" "ISGN_ENTITY_NAME" "1 dispatcher_tb " "Found entity 1: dispatcher_tb" {  } { { "dispatcher_tb.vhd" "" { Text "C:/Users/roby/Documents/ISEL/Projeto-LIC/hardware/LIC/dispatcher_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651491418441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651491418441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoderhex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoderhex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoderHex-logicFuntion " "Found design unit 1: decoderHex-logicFuntion" {  } { { "decoderHex.vhd" "" { Text "C:/Users/roby/Documents/ISEL/Projeto-LIC/hardware/LIC/decoderHex.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651491418443 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoderHex " "Found entity 1: decoderHex" {  } { { "decoderHex.vhd" "" { Text "C:/Users/roby/Documents/ISEL/Projeto-LIC/hardware/LIC/decoderHex.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651491418443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651491418443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "int7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file int7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 int7seg-logicFunction " "Found design unit 1: int7seg-logicFunction" {  } { { "int7seg.vhd" "" { Text "C:/Users/roby/Documents/ISEL/Projeto-LIC/hardware/LIC/int7seg.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651491418445 ""} { "Info" "ISGN_ENTITY_NAME" "1 int7seg " "Found entity 1: int7seg" {  } { { "int7seg.vhd" "" { Text "C:/Users/roby/Documents/ISEL/Projeto-LIC/hardware/LIC/int7seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651491418445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651491418445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ticket_dispenser_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ticket_dispenser_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ticket_dispenser_tb-arq " "Found design unit 1: ticket_dispenser_tb-arq" {  } { { "ticket_dispenser_tb.vhd" "" { Text "C:/Users/roby/Documents/ISEL/Projeto-LIC/hardware/LIC/ticket_dispenser_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651491418447 ""} { "Info" "ISGN_ENTITY_NAME" "1 ticket_dispenser_tb " "Found entity 1: ticket_dispenser_tb" {  } { { "ticket_dispenser_tb.vhd" "" { Text "C:/Users/roby/Documents/ISEL/Projeto-LIC/hardware/LIC/ticket_dispenser_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651491418447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651491418447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ticket_dispenser.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ticket_dispenser.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ticket_dispenser-arq " "Found design unit 1: ticket_dispenser-arq" {  } { { "ticket_dispenser.vhd" "" { Text "C:/Users/roby/Documents/ISEL/Projeto-LIC/hardware/LIC/ticket_dispenser.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651491418448 ""} { "Info" "ISGN_ENTITY_NAME" "1 ticket_dispenser " "Found entity 1: ticket_dispenser" {  } { { "ticket_dispenser.vhd" "" { Text "C:/Users/roby/Documents/ISEL/Projeto-LIC/hardware/LIC/ticket_dispenser.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651491418448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651491418448 ""}
{ "Error" "EVRFX_VHDL_ERROR_IDENTIFIER_TYPE_DOES_NOT_MATCH_USAGE_AS_EXPECTED_TYPE" "Rt std_logic_vector ticket_dispenser.vhd(45) " "VHDL error at ticket_dispenser.vhd(45): type of identifier \"Rt\" does not agree with its usage as \"std_logic_vector\" type" {  } { { "ticket_dispenser.vhd" "" { Text "C:/Users/roby/Documents/ISEL/Projeto-LIC/hardware/LIC/ticket_dispenser.vhd" 45 0 0 } }  } 0 10476 "VHDL error at %3!s!: type of identifier \"%1!s!\" does not agree with its usage as \"%2!s!\" type" 0 0 "Analysis & Synthesis" 0 -1 1651491418452 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4774 " "Peak virtual memory: 4774 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651491418633 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon May 02 12:36:58 2022 " "Processing ended: Mon May 02 12:36:58 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651491418633 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651491418633 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651491418633 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1651491418633 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1651491419301 ""}
