$date
	Fri Feb 28 12:01:59 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module seq_tb $end
$var wire 1 ! Z $end
$var reg 1 " A $end
$var reg 1 # B $end
$var reg 1 $ clk $end
$scope module inst $end
$var wire 1 " A $end
$var wire 1 # B $end
$var wire 1 ! Z $end
$var wire 1 $ clk $end
$var reg 1 % D $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
1$
0#
0"
0!
$end
#10
0$
#20
1$
1"
1#
#30
0$
#40
1!
1%
1$
0"
#50
0$
#60
1$
1"
#70
0$
#80
0!
0%
1$
0#
#90
0$
#100
1!
1%
1$
0"
1#
#110
0$
#120
0!
0%
1$
1"
0#
#130
0$
#140
