[
    {
        "line": 3,
        "fullcodeline": "const struct x86_emulate_ops *ops = ctxt->ops;"
    },
    {
        "line": 7,
        "fullcodeline": "u64 efer = 0;"
    },
    {
        "line": 9,
        "fullcodeline": "ops->get_msr(ctxt, MSR_EFER, &efer);"
    },
    {
        "line": 26,
        "fullcodeline": "setup_syscalls_segments(ctxt, &cs, &ss);"
    },
    {
        "line": 28,
        "fullcodeline": "ops->get_msr(ctxt, MSR_IA32_SYSENTER_CS, &msr_data);"
    },
    {
        "line": 42,
        "fullcodeline": "ctxt->eflags &= ~(EFLG_VM | EFLG_IF);"
    },
    {
        "line": 43,
        "fullcodeline": "cs_sel = (u16)msr_data;"
    },
    {
        "line": 44,
        "fullcodeline": "cs_sel &= ~SELECTOR_RPL_MASK;"
    },
    {
        "line": 45,
        "fullcodeline": "ss_sel = cs_sel + 8;"
    },
    {
        "line": 46,
        "fullcodeline": "ss_sel &= ~SELECTOR_RPL_MASK;"
    },
    {
        "line": 52,
        "fullcodeline": "ops->set_segment(ctxt, cs_sel, &cs, 0, VCPU_SREG_CS);"
    },
    {
        "line": 53,
        "fullcodeline": "ops->set_segment(ctxt, ss_sel, &ss, 0, VCPU_SREG_SS);"
    },
    {
        "line": 55,
        "fullcodeline": "ops->get_msr(ctxt, MSR_IA32_SYSENTER_EIP, &msr_data);"
    },
    {
        "line": 56,
        "fullcodeline": "ctxt->_eip = msr_data;"
    },
    {
        "line": 58,
        "fullcodeline": "ops->get_msr(ctxt, MSR_IA32_SYSENTER_ESP, &msr_data);"
    },
    {
        "line": 11,
        "fullcodeline": "if (ctxt->mode == X86EMUL_MODE_REAL)"
    },
    {
        "line": 23,
        "fullcodeline": "if (ctxt->mode == X86EMUL_MODE_PROT64)"
    },
    {
        "line": 18,
        "fullcodeline": "if ((ctxt->mode == X86EMUL_MODE_PROT32) && (efer & EFER_LMA)"
    },
    {
        "line": 19,
        "fullcodeline": "&& !vendor_intel(ctxt))"
    },
    {
        "line": 47,
        "fullcodeline": "if (ctxt->mode == X86EMUL_MODE_PROT64 || (efer & EFER_LMA)) {"
    },
    {
        "line": 48,
        "fullcodeline": "cs.d = 0;"
    },
    {
        "line": 49,
        "fullcodeline": "cs.l = 1;"
    },
    {
        "line": 59,
        "fullcodeline": "*reg_write(ctxt, VCPU_REGS_RSP) = msr_data;"
    },
    {
        "line": 12,
        "fullcodeline": "return emulate_gp(ctxt, 0);"
    },
    {
        "line": 20,
        "fullcodeline": "return emulate_ud(ctxt);"
    },
    {
        "line": 35,
        "fullcodeline": "if (msr_data == 0x0)"
    },
    {
        "line": 31,
        "fullcodeline": "if ((msr_data & 0xfffc) == 0x0)"
    },
    {
        "line": 32,
        "fullcodeline": "return emulate_gp(ctxt, 0);"
    },
    {
        "line": 36,
        "fullcodeline": "return emulate_gp(ctxt, 0);"
    }
]