/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [12:0] _03_;
  wire [10:0] _04_;
  reg [11:0] _05_;
  wire [3:0] _06_;
  wire celloutsig_0_0z;
  wire [6:0] celloutsig_0_10z;
  wire [9:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [3:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [8:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire [2:0] celloutsig_0_26z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_33z;
  wire celloutsig_0_35z;
  wire celloutsig_0_37z;
  wire celloutsig_0_43z;
  wire [8:0] celloutsig_0_44z;
  wire [12:0] celloutsig_0_48z;
  wire [14:0] celloutsig_0_4z;
  wire celloutsig_0_52z;
  wire [2:0] celloutsig_0_58z;
  wire celloutsig_0_5z;
  wire [4:0] celloutsig_0_60z;
  wire [3:0] celloutsig_0_65z;
  wire celloutsig_0_6z;
  wire [4:0] celloutsig_0_7z;
  wire celloutsig_0_89z;
  wire [4:0] celloutsig_0_8z;
  wire celloutsig_0_90z;
  wire [16:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [4:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_5z = ~(celloutsig_0_1z & _00_);
  assign celloutsig_0_90z = ~(celloutsig_0_65z[2] & celloutsig_0_21z[7]);
  assign celloutsig_1_5z = ~(celloutsig_1_1z & celloutsig_1_3z);
  assign celloutsig_0_17z = ~(celloutsig_0_8z[3] & celloutsig_0_6z);
  assign celloutsig_0_30z = !(celloutsig_0_22z ? celloutsig_0_26z[0] : celloutsig_0_13z);
  assign celloutsig_1_4z = !(celloutsig_1_3z ? celloutsig_1_3z : celloutsig_1_2z[2]);
  assign celloutsig_0_12z = !(celloutsig_0_9z[3] ? celloutsig_0_0z : celloutsig_0_4z[5]);
  assign celloutsig_1_18z = ~(celloutsig_1_10z | celloutsig_1_3z);
  assign celloutsig_0_89z = ~((celloutsig_0_22z | celloutsig_0_17z) & (celloutsig_0_16z | celloutsig_0_60z[2]));
  assign celloutsig_1_9z = ~((celloutsig_1_7z[1] | celloutsig_1_5z) & (in_data[103] | celloutsig_1_1z));
  assign celloutsig_0_13z = ~((_01_ | in_data[44]) & (celloutsig_0_9z[1] | celloutsig_0_9z[6]));
  assign celloutsig_0_19z = ~((celloutsig_0_2z | celloutsig_0_0z) & (celloutsig_0_9z[1] | celloutsig_0_0z));
  assign celloutsig_0_33z = celloutsig_0_20z ^ celloutsig_0_21z[8];
  assign celloutsig_0_52z = celloutsig_0_29z ^ celloutsig_0_43z;
  assign celloutsig_1_3z = celloutsig_1_1z ^ celloutsig_1_0z;
  assign celloutsig_1_14z = _02_ ^ celloutsig_1_4z;
  assign celloutsig_1_19z = celloutsig_1_14z ^ celloutsig_1_16z;
  assign celloutsig_0_2z = celloutsig_0_1z ^ celloutsig_0_0z;
  assign celloutsig_0_22z = in_data[59] ^ celloutsig_0_17z;
  assign celloutsig_0_48z = { celloutsig_0_18z[3:1], celloutsig_0_8z, celloutsig_0_0z, _03_[3:1], celloutsig_0_15z } + { celloutsig_0_9z[15:14], celloutsig_0_44z, celloutsig_0_6z, celloutsig_0_14z };
  reg [10:0] _27_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _27_ <= 11'h000;
    else _27_ <= { in_data[94:85], celloutsig_0_0z };
  assign { _01_, _04_[9:1], _00_ } = _27_;
  reg [2:0] _28_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _28_ <= 3'h0;
    else _28_ <= { celloutsig_0_24z, celloutsig_0_13z, celloutsig_0_30z };
  assign _03_[3:1] = _28_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _05_ <= 12'h000;
    else _05_ <= celloutsig_0_48z[11:0];
  reg [3:0] _30_;
  always_ff @(posedge clkin_data[32], negedge clkin_data[96])
    if (!clkin_data[96]) _30_ <= 4'h0;
    else _30_ <= { celloutsig_1_7z[3:2], celloutsig_1_6z, celloutsig_1_8z };
  assign { _06_[3:2], _02_, _06_[0] } = _30_;
  assign celloutsig_0_29z = { celloutsig_0_21z[4:3], celloutsig_0_7z } === { _04_[6:3], celloutsig_0_24z, celloutsig_0_13z, celloutsig_0_24z };
  assign celloutsig_0_37z = { celloutsig_0_8z[1], celloutsig_0_13z, celloutsig_0_33z, celloutsig_0_17z, celloutsig_0_5z } > { celloutsig_0_4z[13:11], celloutsig_0_31z, celloutsig_0_20z };
  assign celloutsig_1_6z = { celloutsig_1_2z[3:2], celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_4z } > { in_data[114:108], celloutsig_1_5z };
  assign celloutsig_1_8z = celloutsig_1_7z[4:1] <= celloutsig_1_7z[3:0];
  assign celloutsig_0_1z = in_data[34:22] || in_data[26:14];
  assign celloutsig_0_0z = in_data[85:47] < in_data[56:18];
  assign celloutsig_0_31z = { in_data[85:78], celloutsig_0_5z } < celloutsig_0_9z[12:4];
  assign celloutsig_0_24z = celloutsig_0_4z[8:0] < celloutsig_0_21z;
  assign celloutsig_0_15z = celloutsig_0_1z & ~(in_data[47]);
  assign celloutsig_0_44z = { celloutsig_0_18z[2:0], celloutsig_0_14z, celloutsig_0_33z, celloutsig_0_22z, celloutsig_0_0z, celloutsig_0_35z, celloutsig_0_24z } % { 1'h1, celloutsig_0_11z[7:0] };
  assign celloutsig_0_60z = { celloutsig_0_7z[4:3], celloutsig_0_58z } % { 1'h1, _05_[10:7] };
  assign celloutsig_0_7z = { _04_[7:4], celloutsig_0_6z } % { 1'h1, celloutsig_0_4z[3:0] };
  assign celloutsig_0_9z = { celloutsig_0_7z[3:2], celloutsig_0_0z, celloutsig_0_0z, _01_, _04_[9:1], _00_, celloutsig_0_5z, celloutsig_0_5z } % { 1'h1, celloutsig_0_7z, _01_, _04_[9:1], _00_ };
  assign celloutsig_0_10z = { celloutsig_0_9z[6], celloutsig_0_1z, celloutsig_0_8z } % { 1'h1, celloutsig_0_4z[5:1], celloutsig_0_0z };
  assign celloutsig_0_21z = celloutsig_0_9z[8:0] * { in_data[85:82], celloutsig_0_18z, celloutsig_0_19z };
  assign celloutsig_0_14z = celloutsig_0_4z[6:2] !== celloutsig_0_11z[5:1];
  assign celloutsig_0_35z = celloutsig_0_4z[8] & celloutsig_0_19z;
  assign celloutsig_0_6z = in_data[85] & _04_[8];
  assign celloutsig_1_1z = in_data[155] & in_data[176];
  assign celloutsig_1_16z = | { celloutsig_1_7z[4:2], celloutsig_1_1z };
  assign celloutsig_1_2z = { in_data[154:152], celloutsig_1_1z } >> in_data[120:117];
  assign celloutsig_0_8z = celloutsig_0_7z >>> celloutsig_0_7z;
  assign celloutsig_1_7z = { celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_0z } >>> in_data[131:127];
  assign celloutsig_0_11z = { celloutsig_0_4z[8:2], celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_0z } >>> in_data[23:14];
  assign celloutsig_0_26z = in_data[30:28] >>> celloutsig_0_10z[5:3];
  assign celloutsig_0_4z = { in_data[35:23], celloutsig_0_1z, celloutsig_0_2z } - in_data[77:63];
  assign celloutsig_0_58z = celloutsig_0_8z[3:1] - { celloutsig_0_14z, celloutsig_0_37z, celloutsig_0_52z };
  assign celloutsig_0_65z = celloutsig_0_4z[6:3] ~^ celloutsig_0_44z[7:4];
  assign celloutsig_0_18z = celloutsig_0_4z[13:10] ~^ celloutsig_0_9z[3:0];
  assign celloutsig_0_43z = ~((celloutsig_0_0z & in_data[89]) | celloutsig_0_24z);
  assign celloutsig_1_0z = ~((in_data[142] & in_data[170]) | in_data[154]);
  assign celloutsig_1_10z = ~((celloutsig_1_6z & celloutsig_1_8z) | (celloutsig_1_6z & celloutsig_1_9z));
  assign celloutsig_0_16z = ~((celloutsig_0_14z & celloutsig_0_12z) | (celloutsig_0_4z[9] & celloutsig_0_11z[4]));
  assign celloutsig_0_20z = ~((celloutsig_0_14z & celloutsig_0_5z) | (celloutsig_0_7z[1] & celloutsig_0_9z[1]));
  assign { _03_[12:4], _03_[0] } = { celloutsig_0_18z[3:1], celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_15z };
  assign { _04_[10], _04_[0] } = { _01_, _00_ };
  assign _06_[1] = _02_;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_89z, celloutsig_0_90z };
endmodule
