verilog xil_defaultlib --include "../../../../custom_slv_io_port.srcs/sources_1/bd/design_1/ipshared/4868" --include "../../../../custom_slv_io_port.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" \
"../../../bd/design_1/ip/design_1_clk_wiz_1_1/design_1_clk_wiz_1_1_clk_wiz.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_1_1/design_1_clk_wiz_1_1.v" \
"../../../bd/design_1/ipshared/ff82/hdl/slv_port_v1_0_S00_AXI.v" \
"../../../bd/design_1/ipshared/ff82/hdl/slv_port_v1_0.v" \
"../../../bd/design_1/ip/design_1_slv_port_0_0/sim/design_1_slv_port_0_0.v" \
"../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \
"../../../bd/design_1/ip/design_1_lmb_bram_1/sim/design_1_lmb_bram_1.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
