
---------- Begin Simulation Statistics ----------
sim_seconds                               5102.792957                       # Number of seconds simulated
sim_ticks                                5102792957319000                       # Number of ticks simulated
final_tick                               5102792957319000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 194278                       # Simulator instruction rate (inst/s)
host_op_rate                                   207600                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                           138683827271                       # Simulator tick rate (ticks/s)
host_mem_usage                                 989516                       # Number of bytes of host memory used
host_seconds                                 36794.43                       # Real time elapsed on the host
sim_insts                                  7148342197                       # Number of instructions simulated
sim_ops                                    7638528494                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.bootmem.pwrStateResidencyTicks::UNDEFINED 5102792957319000                       # Cumulative time (in ticks) in various power states
system.bootmem.bytes_read::cpu.inst               416                       # Number of bytes read from this memory
system.bootmem.bytes_read::cpu.data                44                       # Number of bytes read from this memory
system.bootmem.bytes_read::total                  460                       # Number of bytes read from this memory
system.bootmem.bytes_inst_read::cpu.inst          416                       # Number of instructions bytes read from this memory
system.bootmem.bytes_inst_read::total             416                       # Number of instructions bytes read from this memory
system.bootmem.num_reads::cpu.inst                 26                       # Number of read requests responded to by this memory
system.bootmem.num_reads::cpu.data                  6                       # Number of read requests responded to by this memory
system.bootmem.num_reads::total                    32                       # Number of read requests responded to by this memory
system.bootmem.bw_read::cpu.inst                    0                       # Total read bandwidth from this memory (bytes/s)
system.bootmem.bw_read::cpu.data                    0                       # Total read bandwidth from this memory (bytes/s)
system.bootmem.bw_read::total                       0                       # Total read bandwidth from this memory (bytes/s)
system.bootmem.bw_inst_read::cpu.inst               0                       # Instruction read bandwidth from this memory (bytes/s)
system.bootmem.bw_inst_read::total                  0                       # Instruction read bandwidth from this memory (bytes/s)
system.bootmem.bw_total::cpu.inst                   0                       # Total bandwidth to/from this memory (bytes/s)
system.bootmem.bw_total::cpu.data                   0                       # Total bandwidth to/from this memory (bytes/s)
system.bootmem.bw_total::total                      0                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 5102792957319000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.dtb.walker     42948288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.itb.walker      9154048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.inst      2889358592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data      2368465408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::pci_ide         19684608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         5329610944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst   2889358592                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total    2889358592                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks   2164522688                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu.data        20580                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total      2164543268                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.dtb.walker       671067                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.itb.walker       143032                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.inst         45147761                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data         37007279                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::pci_ide            307572                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            83276711                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks      33820667                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu.data            2573                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           33823240                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.dtb.walker         8417                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.itb.walker         1794                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.inst             566231                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data             464151                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::pci_ide                3858                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               1044450                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        566231                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           566231                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks          424184                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu.data                 4                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               424188                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks          424184                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.dtb.walker         8417                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.itb.walker         1794                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            566231                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data            464155                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::pci_ide               3858                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              1468638                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                    83276711                       # Number of read requests accepted
system.mem_ctrls.writeReqs                  102042915                       # Number of write requests accepted
system.mem_ctrls.readBursts                  83276711                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                102042915                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM             4546066880                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ               783642624                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten              6102233280                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              5329610944                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys           6530602468                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ               12244416                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               6695497                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           4574983                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           3793752                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           4223305                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           3534055                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           2717496                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           5553148                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           3886929                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           3693616                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           3952006                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           5238826                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          5791095                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          4291311                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          5312223                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          4687550                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          5920137                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          3861863                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0           5053616                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1           5983229                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2           4996707                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3           5599997                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4           3260787                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5           8370238                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6           4436787                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7           5877480                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8           4534605                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9           7740625                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10          6556835                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11          6489605                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12          5888516                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13          7529354                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14          6739775                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15          6289239                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                     30100                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  5102792956352000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     8                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                  2044                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              83274659                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    1                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                 2572                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6            102040342                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                52609129                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                13397510                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 3449913                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  824992                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  333978                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  168350                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   29041                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   22202                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   34401                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   44485                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  28255                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  19465                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  12428                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  10405                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   8143                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   7425                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   6864                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   6644                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   6702                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   6538                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                   4398                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                    879                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                    133                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                     15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                 623668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                 896266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                3531408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                4607877                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                5068188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                5278581                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                5424747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                5592024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                5762490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                5907480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                6112070                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                6153434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                6214774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                5928382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                5803261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                5617330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                5436338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                5370035                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                 548474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                 490299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                 385667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                 317142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                 270058                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                 240292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                 217655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                 221640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                 206753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                 213984                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                 202432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                 188762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                 181356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                 184619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                 186846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                 189771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                 182930                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                 155761                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                 142802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                 130123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                 118706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                 103919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                 124899                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                 124995                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                 115336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                 105941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  91137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                  78839                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                 102208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  93971                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                 101733                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     56918608                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    187.079406                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   128.919098                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   207.872501                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127     25544360     44.88%     44.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255     18314115     32.18%     77.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      6080761     10.68%     87.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511      2553018      4.49%     92.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639      1306241      2.29%     94.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       679566      1.19%     95.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       427840      0.75%     96.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       278176      0.49%     96.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151      1734531      3.05%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     56918608                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples      4831481                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      14.701970                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      5.700289                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63        4824744     99.86%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127         5468      0.11%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191         1127      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255          102      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319           27      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            5      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1728-1791            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total       4831481                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples      4831481                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      19.734610                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.983700                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    276.249189                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-8191      4831468    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24576-32767            9      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::57344-65535            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::253952-262143            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::262144-270335            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::450560-458751            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total       4831481                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 1816824376399                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            3148679907649                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat               355161475000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     25577.44                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                44327.44                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.89                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         1.20                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      1.04                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      1.28                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.02                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.01                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.13                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                 46029981                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                63431094                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 64.80                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                66.53                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                   27535092.03                       # Average gap between requests
system.mem_ctrls.pageHitRate                    65.79                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy             189653858100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy             100803397200                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy            228317807760                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy           227481550020                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         555509788080.000122                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         1220514913380                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy          16568063040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy    1633358473170                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy    192861896160                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy     1223055140207400                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           1227420255813900                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            240.538910                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         5100073138476388                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE  16419791308                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF  235185478000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 5095988970338250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN 502247875912                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  2468213537304                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 3581920298226                       # Time in different power states
system.mem_ctrls_1.actEnergy             216745053000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy             115202720160                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy            278852778540                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy           270231851880                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         564854774640.000122                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         1207585851900                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy          16846742880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy    1694790748140                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy    203300664000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy     1223021701628700                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           1227590167298520                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            240.572208                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         5100100750068778                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE  16438283950                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF  239126380000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 5095854674516500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN 529431889839                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  2436642586272                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 3716643662439                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 5102792957319000                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED 5102792957319000                       # Cumulative time (in ticks) in various power states
system.cf0.dma_read_full_pages                   4813                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_bytes                    19714048                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_txs                          4813                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_full_pages                  7272                       # Number of full page size DMA writes.
system.cf0.dma_write_bytes                   29788672                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_txs                         7275                       # Number of DMA write transactions.
system.cpu.branchPred.lookups              1596935897                       # Number of BP lookups
system.cpu.branchPred.condPredicted        1277111843                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect          81636452                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups            989818757                       # Number of BTB lookups
system.cpu.branchPred.BTBHits               740674504                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             74.829306                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                86793306                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect             361509                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups        25652223                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits           18581665                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses          7070558                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted      1969862                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 5102792957319000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 5102792957319000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                  10862826                       # Table walker walks requested
system.cpu.dtb.walker.walksLong              10862826                       # Table walker walks initiated with long descriptors
system.cpu.dtb.walker.walksLongTerminationLevel::Level2        48911                       # Level at which table walker walks with long descriptors terminate
system.cpu.dtb.walker.walksLongTerminationLevel::Level3      1377408                       # Level at which table walker walks with long descriptors terminate
system.cpu.dtb.walker.walksSquashedBefore      1960863                       # Table walks squashed before starting
system.cpu.dtb.walker.walkWaitTime::samples      8901963                       # Table walker wait (enqueue to first request) latency
system.cpu.dtb.walker.walkWaitTime::mean  1329.883195                       # Table walker wait (enqueue to first request) latency
system.cpu.dtb.walker.walkWaitTime::stdev 13183.899584                       # Table walker wait (enqueue to first request) latency
system.cpu.dtb.walker.walkWaitTime::0-65535      8832383     99.22%     99.22% # Table walker wait (enqueue to first request) latency
system.cpu.dtb.walker.walkWaitTime::65536-131071        46382      0.52%     99.74% # Table walker wait (enqueue to first request) latency
system.cpu.dtb.walker.walkWaitTime::131072-196607        14680      0.16%     99.90% # Table walker wait (enqueue to first request) latency
system.cpu.dtb.walker.walkWaitTime::196608-262143         4778      0.05%     99.96% # Table walker wait (enqueue to first request) latency
system.cpu.dtb.walker.walkWaitTime::262144-327679         2055      0.02%     99.98% # Table walker wait (enqueue to first request) latency
system.cpu.dtb.walker.walkWaitTime::327680-393215          931      0.01%     99.99% # Table walker wait (enqueue to first request) latency
system.cpu.dtb.walker.walkWaitTime::393216-458751          437      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu.dtb.walker.walkWaitTime::458752-524287          194      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu.dtb.walker.walkWaitTime::524288-589823           69      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu.dtb.walker.walkWaitTime::589824-655359           29      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu.dtb.walker.walkWaitTime::655360-720895           15      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu.dtb.walker.walkWaitTime::720896-786431            7      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu.dtb.walker.walkWaitTime::786432-851967            2      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu.dtb.walker.walkWaitTime::851968-917503            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu.dtb.walker.walkWaitTime::total      8901963                       # Table walker wait (enqueue to first request) latency
system.cpu.dtb.walker.walkCompletionTime::samples      3107963                       # Table walker service (enqueue to completion) latency
system.cpu.dtb.walker.walkCompletionTime::mean 48158.153749                       # Table walker service (enqueue to completion) latency
system.cpu.dtb.walker.walkCompletionTime::gmean 23921.997201                       # Table walker service (enqueue to completion) latency
system.cpu.dtb.walker.walkCompletionTime::stdev 59714.479374                       # Table walker service (enqueue to completion) latency
system.cpu.dtb.walker.walkCompletionTime::0-131071      2865906     92.21%     92.21% # Table walker service (enqueue to completion) latency
system.cpu.dtb.walker.walkCompletionTime::131072-262143       200099      6.44%     98.65% # Table walker service (enqueue to completion) latency
system.cpu.dtb.walker.walkCompletionTime::262144-393215        35218      1.13%     99.78% # Table walker service (enqueue to completion) latency
system.cpu.dtb.walker.walkCompletionTime::393216-524287         5210      0.17%     99.95% # Table walker service (enqueue to completion) latency
system.cpu.dtb.walker.walkCompletionTime::524288-655359         1046      0.03%     99.98% # Table walker service (enqueue to completion) latency
system.cpu.dtb.walker.walkCompletionTime::655360-786431          438      0.01%    100.00% # Table walker service (enqueue to completion) latency
system.cpu.dtb.walker.walkCompletionTime::786432-917503           29      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.cpu.dtb.walker.walkCompletionTime::917504-1.04858e+06           16      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.cpu.dtb.walker.walkCompletionTime::1.04858e+06-1.17965e+06            1      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.cpu.dtb.walker.walkCompletionTime::total      3107963                       # Table walker service (enqueue to completion) latency
system.cpu.dtb.walker.walksPending::samples 8098453567004                       # Table walker pending requests distribution
system.cpu.dtb.walker.walksPending::mean     0.793408                       # Table walker pending requests distribution
system.cpu.dtb.walker.walksPending::stdev     0.465601                       # Table walker pending requests distribution
system.cpu.dtb.walker.walksPending::0-3  8089710323504     99.89%     99.89% # Table walker pending requests distribution
system.cpu.dtb.walker.walksPending::4-7    5945426000      0.07%     99.97% # Table walker pending requests distribution
system.cpu.dtb.walker.walksPending::8-11   2167941000      0.03%     99.99% # Table walker pending requests distribution
system.cpu.dtb.walker.walksPending::12-15    564802000      0.01%    100.00% # Table walker pending requests distribution
system.cpu.dtb.walker.walksPending::16-19     65047500      0.00%    100.00% # Table walker pending requests distribution
system.cpu.dtb.walker.walksPending::20-23         4000      0.00%    100.00% # Table walker pending requests distribution
system.cpu.dtb.walker.walksPending::24-27         2500      0.00%    100.00% # Table walker pending requests distribution
system.cpu.dtb.walker.walksPending::28-31         4000      0.00%    100.00% # Table walker pending requests distribution
system.cpu.dtb.walker.walksPending::32-35        16500      0.00%    100.00% # Table walker pending requests distribution
system.cpu.dtb.walker.walksPending::total 8098453567004                       # Table walker pending requests distribution
system.cpu.dtb.walker.walkPageSizes::4K       1377408     96.57%     96.57% # Table walker page sizes translated
system.cpu.dtb.walker.walkPageSizes::2M         48911      3.43%    100.00% # Table walker page sizes translated
system.cpu.dtb.walker.walkPageSizes::total      1426319                       # Table walker page sizes translated
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data     10862826                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total     10862826                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data      1426319                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total      1426319                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total     12289145                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                   1711666346                       # DTB read hits
system.cpu.dtb.read_misses                    9494063                       # DTB read misses
system.cpu.dtb.write_hits                   621591384                       # DTB write hits
system.cpu.dtb.write_misses                   1368763                       # DTB write misses
system.cpu.dtb.flush_tlb                           13                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        6                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid              116022                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                     708                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                    92168                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                       496                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                  30461                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                    195167                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses               1721160409                       # DTB read accesses
system.cpu.dtb.write_accesses               622960147                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                        2333257730                       # DTB hits
system.cpu.dtb.misses                        10862826                       # DTB misses
system.cpu.dtb.accesses                    2344120556                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 5102792957319000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 5102792957319000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                    439943                       # Table walker walks requested
system.cpu.itb.walker.walksLong                439943                       # Table walker walks initiated with long descriptors
system.cpu.itb.walker.walksLongTerminationLevel::Level2         6021                       # Level at which table walker walks with long descriptors terminate
system.cpu.itb.walker.walksLongTerminationLevel::Level3       289007                       # Level at which table walker walks with long descriptors terminate
system.cpu.itb.walker.walksSquashedBefore        31090                       # Table walks squashed before starting
system.cpu.itb.walker.walkWaitTime::samples       408853                       # Table walker wait (enqueue to first request) latency
system.cpu.itb.walker.walkWaitTime::mean  2325.509413                       # Table walker wait (enqueue to first request) latency
system.cpu.itb.walker.walkWaitTime::stdev 20107.784196                       # Table walker wait (enqueue to first request) latency
system.cpu.itb.walker.walkWaitTime::0-65535       403616     98.72%     98.72% # Table walker wait (enqueue to first request) latency
system.cpu.itb.walker.walkWaitTime::65536-131071         2574      0.63%     99.35% # Table walker wait (enqueue to first request) latency
system.cpu.itb.walker.walkWaitTime::131072-196607         1237      0.30%     99.65% # Table walker wait (enqueue to first request) latency
system.cpu.itb.walker.walkWaitTime::196608-262143          873      0.21%     99.86% # Table walker wait (enqueue to first request) latency
system.cpu.itb.walker.walkWaitTime::262144-327679          341      0.08%     99.95% # Table walker wait (enqueue to first request) latency
system.cpu.itb.walker.walkWaitTime::327680-393215          139      0.03%     99.98% # Table walker wait (enqueue to first request) latency
system.cpu.itb.walker.walkWaitTime::393216-458751           30      0.01%     99.99% # Table walker wait (enqueue to first request) latency
system.cpu.itb.walker.walkWaitTime::458752-524287           31      0.01%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu.itb.walker.walkWaitTime::524288-589823            8      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu.itb.walker.walkWaitTime::589824-655359            4      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu.itb.walker.walkWaitTime::total       408853                       # Table walker wait (enqueue to first request) latency
system.cpu.itb.walker.walkCompletionTime::samples       326118                       # Table walker service (enqueue to completion) latency
system.cpu.itb.walker.walkCompletionTime::mean 43614.345114                       # Table walker service (enqueue to completion) latency
system.cpu.itb.walker.walkCompletionTime::gmean 20701.560048                       # Table walker service (enqueue to completion) latency
system.cpu.itb.walker.walkCompletionTime::stdev 58723.808592                       # Table walker service (enqueue to completion) latency
system.cpu.itb.walker.walkCompletionTime::0-65535       230551     70.70%     70.70% # Table walker service (enqueue to completion) latency
system.cpu.itb.walker.walkCompletionTime::65536-131071        74281     22.78%     93.47% # Table walker service (enqueue to completion) latency
system.cpu.itb.walker.walkCompletionTime::131072-196607        11402      3.50%     96.97% # Table walker service (enqueue to completion) latency
system.cpu.itb.walker.walkCompletionTime::196608-262143         5578      1.71%     98.68% # Table walker service (enqueue to completion) latency
system.cpu.itb.walker.walkCompletionTime::262144-327679         2643      0.81%     99.49% # Table walker service (enqueue to completion) latency
system.cpu.itb.walker.walkCompletionTime::327680-393215         1130      0.35%     99.84% # Table walker service (enqueue to completion) latency
system.cpu.itb.walker.walkCompletionTime::393216-458751          281      0.09%     99.92% # Table walker service (enqueue to completion) latency
system.cpu.itb.walker.walkCompletionTime::458752-524287          160      0.05%     99.97% # Table walker service (enqueue to completion) latency
system.cpu.itb.walker.walkCompletionTime::524288-589823           53      0.02%     99.99% # Table walker service (enqueue to completion) latency
system.cpu.itb.walker.walkCompletionTime::589824-655359           33      0.01%    100.00% # Table walker service (enqueue to completion) latency
system.cpu.itb.walker.walkCompletionTime::655360-720895            2      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.cpu.itb.walker.walkCompletionTime::720896-786431            2      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.cpu.itb.walker.walkCompletionTime::786432-851967            2      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.cpu.itb.walker.walkCompletionTime::total       326118                       # Table walker service (enqueue to completion) latency
system.cpu.itb.walker.walksPending::samples 2738335184096                       # Table walker pending requests distribution
system.cpu.itb.walker.walksPending::mean     0.950223                       # Table walker pending requests distribution
system.cpu.itb.walker.walksPending::stdev     0.218154                       # Table walker pending requests distribution
system.cpu.itb.walker.walksPending::0    136701033764      4.99%      4.99% # Table walker pending requests distribution
system.cpu.itb.walker.walksPending::1    2601244344332     94.99%     99.99% # Table walker pending requests distribution
system.cpu.itb.walker.walksPending::2       385395500      0.01%    100.00% # Table walker pending requests distribution
system.cpu.itb.walker.walksPending::3         4167500      0.00%    100.00% # Table walker pending requests distribution
system.cpu.itb.walker.walksPending::4          243000      0.00%    100.00% # Table walker pending requests distribution
system.cpu.itb.walker.walksPending::total 2738335184096                       # Table walker pending requests distribution
system.cpu.itb.walker.walkPageSizes::4K        289007     97.96%     97.96% # Table walker page sizes translated
system.cpu.itb.walker.walkPageSizes::2M          6021      2.04%    100.00% # Table walker page sizes translated
system.cpu.itb.walker.walkPageSizes::total       295028                       # Table walker page sizes translated
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst       439943                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total       439943                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst       295028                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total       295028                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total       734971                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                   3122687687                       # ITB inst hits
system.cpu.itb.inst_misses                     439943                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                           13                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        6                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid              116022                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                     708                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                    41021                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                    716023                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses               3123127630                       # ITB inst accesses
system.cpu.itb.hits                        3122687687                       # DTB hits
system.cpu.itb.misses                          439943                       # DTB misses
system.cpu.itb.accesses                    3123127630                       # DTB accesses
system.cpu.numPwrStateTransitions               54524                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples         27262                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     186905695097.919678                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    371616399827.666260                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::underflows        20926     76.76%     76.76% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          211      0.77%     77.53% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::5e+10-1e+11          119      0.44%     77.97% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1e+11-1.5e+11          115      0.42%     78.39% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1.5e+11-2e+11          116      0.43%     78.82% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::2e+11-2.5e+11          114      0.42%     79.23% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::2.5e+11-3e+11          111      0.41%     79.64% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::3e+11-3.5e+11          113      0.41%     80.06% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::3.5e+11-4e+11          113      0.41%     80.47% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::4e+11-4.5e+11          110      0.40%     80.87% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::4.5e+11-5e+11          126      0.46%     81.34% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::5e+11-5.5e+11          122      0.45%     81.78% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::5.5e+11-6e+11          111      0.41%     82.19% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::6e+11-6.5e+11          114      0.42%     82.61% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::6.5e+11-7e+11          111      0.41%     83.02% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::7e+11-7.5e+11          104      0.38%     83.40% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::7.5e+11-8e+11          111      0.41%     83.81% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::8e+11-8.5e+11          107      0.39%     84.20% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::8.5e+11-9e+11          109      0.40%     84.60% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::9e+11-9.5e+11          114      0.42%     85.02% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::9.5e+11-1e+12         4085     14.98%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value          501                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value 999935636360                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total           27262                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    7369897559514                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED 5095423059759486                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                      14739800262                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles         1428204349                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                     9476399910                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                  1596935897                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches          846049475                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                    9053537246                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles               166325924                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                   10763342                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles              9544259                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles      17260382                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles      4117439                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles     16040565                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                3121901277                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes              13206118                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.ItlbSquashes                  107446                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.rateDist::samples        10622630544                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.947552                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.197801                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0               5684906643     53.52%     53.52% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1               2038508870     19.19%     72.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                670657215      6.31%     79.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3               2228557816     20.98%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total          10622630544                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.108342                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.642912                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles               1729496862                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles            5094883414                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                3118027663                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles             608023018                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles               72199587                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved            655766487                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred              11125899                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts             8944846159                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts             253022896                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles               72199587                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles               2226594134                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles              3073300244                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles      753323490                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                3128347787                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles            1368865302                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts             8679997202                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts              99540841                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents             192584723                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents               11115342                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents               27904396                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents              669956361                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents        224539846                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands          9666566094                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups           17685538451                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups       9442647315                       # Number of integer rename lookups
system.cpu.rename.vec_rename_lookups       1763483900                       # Number of vector rename lookups
system.cpu.rename.CommittedMaps            8604879957                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps               1061686137                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts           24701212                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts       13778186                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                1462749173                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads           1795320685                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores           644899709                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads          55219788                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores         40168726                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                 8556440238                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded            21503931                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                8248852862                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued          35642511                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined       939415674                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined    823023766                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved         945081                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples   10622630544                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.776536                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.036613                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0          6039419831     56.85%     56.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1          1930021579     18.17%     75.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2          1742043645     16.40%     91.42% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3           815963122      7.68%     99.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            89226499      0.84%     99.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             5786577      0.05%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              169291      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            6                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total     10622630544                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu               711200181     46.43%     46.43% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                7269770      0.47%     46.90% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                11110420      0.73%     47.63% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd               2350998      0.15%     47.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp               2070495      0.14%     47.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt               4727876      0.31%     48.23% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult              1477641      0.10%     48.32% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc           1398643      0.09%     48.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv               5888552      0.38%     48.80% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc              4055092      0.26%     49.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    1      0.00%     49.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                   1666      0.00%     49.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     49.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    605      0.00%     49.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                    272      0.00%     49.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                 134140      0.01%     49.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   259      0.00%     49.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     49.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     49.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift               432146      0.03%     49.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     49.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     49.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 7      0.00%     49.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     49.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     49.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     49.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     49.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     49.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     49.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     49.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     49.10% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead              539376220     35.21%     84.31% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite             240344772     15.69%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass            556955      0.01%      0.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu            4896881260     59.36%     59.37% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult             13138592      0.16%     59.53% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv               2296047      0.03%     59.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd           264328318      3.20%     62.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp           215228138      2.61%     65.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt           202477495      2.45%     67.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult           27859767      0.34%     68.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc       122905382      1.49%     69.65% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv             9257514      0.11%     69.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc           90532526      1.10%     70.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt            4612368      0.06%     70.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd               283501      0.00%     70.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     70.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 6758      0.00%     70.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                 4293      0.00%     70.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt              1584537      0.02%     70.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               33227      0.00%     70.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                5936      0.00%     70.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc            14840      0.00%     70.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift            2768445      0.03%     70.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     70.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     70.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         3332773      0.04%     71.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     71.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     71.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     71.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv           16407      0.00%     71.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     71.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     71.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     71.02% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead           1761213478     21.35%     92.37% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite           629514305      7.63%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total             8248852862                       # Type of FU issued
system.cpu.iq.rate                           0.559631                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                  1531839756                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.185703                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads        25466679398                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes        7893357411                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses   6600591695                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads         3221139137                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes        1624367982                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses   1464453581                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses             8052412057                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses             1727723606                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads         30386095                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads    235517483                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses       117206                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation       367450                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores     45820300                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads     16666103                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked      29200182                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles               72199587                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles               207000800                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles              27117640                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts          8579975114                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts            1795320685                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts            644899709                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts           13627598                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                 936346                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents              25286998                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents         367450                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect       31724279                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect     42684902                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts             74409181                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts            8134817334                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts            1708904509                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts         103193295                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                       2030945                       # number of nop insts executed
system.cpu.iew.exec_refs                   2330245764                       # number of memory reference insts executed
system.cpu.iew.exec_branches               1224496156                       # Number of branches executed
system.cpu.iew.exec_stores                  621341255                       # Number of stores executed
system.cpu.iew.exec_rate                     0.551895                       # Inst execution rate
system.cpu.iew.wb_sent                     8069831854                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                    8065045276                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                4671897120                       # num instructions producing a value
system.cpu.iew.wb_consumers                7470929697                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.547161                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.625343                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts       838784483                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls        20558850                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts          71032287                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples  10477264454                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.729230                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.715067                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0   7675091973     73.25%     73.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1   1319113465     12.59%     85.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2    529226865      5.05%     90.90% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3    229433405      2.19%     93.09% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4    159868611      1.53%     94.61% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5    129247866      1.23%     95.85% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6     72228111      0.69%     96.53% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7     49050229      0.47%     97.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8    314003929      3.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total  10477264454                       # Number of insts commited each cycle
system.cpu.commit.committedInsts           7150146588                       # Number of instructions committed
system.cpu.commit.committedOps             7640332885                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                     2158882611                       # Number of memory references committed
system.cpu.commit.loads                    1559803202                       # Number of loads committed
system.cpu.commit.membars                    14823096                       # Number of memory barriers committed
system.cpu.commit.branches                 1150818926                       # Number of branches committed
system.cpu.commit.vec_insts                1431857074                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                6230021611                       # Number of committed integer instructions.
system.cpu.commit.function_calls             70948421                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass       138397      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu       4539862183     59.42%     59.42% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult        12035193      0.16%     59.58% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv          2155981      0.03%     59.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd      261033666      3.42%     63.02% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp      211983327      2.77%     65.80% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt      196597436      2.57%     68.37% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult      26137443      0.34%     68.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc    121911998      1.60%     70.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv        9040911      0.12%     70.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc      87926500      1.15%     71.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt       4612364      0.06%     71.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd          281479      0.00%     71.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     71.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu            6747      0.00%     71.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp            4204      0.00%     71.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt         1580631      0.02%     71.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          32856      0.00%     71.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult           5936      0.00%     71.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc        14840      0.00%     71.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift       2760576      0.04%     71.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     71.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     71.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd      3311199      0.04%     71.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     71.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     71.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     71.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv        16407      0.00%     71.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     71.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     71.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.74% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead      1559803202     20.42%     92.16% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite      599079409      7.84%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total        7640332885                       # Class of committed instruction
system.cpu.commit.bw_lim_events             314003929                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                  18638282309                       # The number of ROB reads
system.cpu.rob.rob_writes                 17103316089                       # The number of ROB writes
system.cpu.timesIdled                        38939135                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                      4117169718                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.quiesceCycles                 10190846116207                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.committedInsts                  7148342197                       # Number of Instructions Simulated
system.cpu.committedOps                    7638528494                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.061989                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.061989                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.484969                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.484969                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads               8841139710                       # number of integer regfile reads
system.cpu.int_regfile_writes              5023780324                       # number of integer regfile writes
system.cpu.vec_regfile_reads               1691062514                       # number of vector regfile reads
system.cpu.vec_regfile_writes              1191120929                       # number of vector regfile writes
system.cpu.cc_regfile_reads                2246708676                       # number of cc regfile reads
system.cpu.cc_regfile_writes               1980774203                       # number of cc regfile writes
system.cpu.misc_regfile_reads             21189881921                       # number of misc regfile reads
system.cpu.misc_regfile_writes              841892618                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 5102792957319000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements          54056632                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1023.884327                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          2126396736                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          54056632                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             39.336464                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle         124101000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.884327                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999887                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999887                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1006                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          465                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          494                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.982422                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        4546578916                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       4546578916                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 5102792957319000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data   1571809280                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total      1571809280                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data    525994558                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      525994558                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::cpu.data      7219942                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total       7219942                       # number of SoftPFReq hits
system.cpu.dcache.WriteLineReq_hits::cpu.data      4392779                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total      4392779                       # number of WriteLineReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data      8155594                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total      8155594                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data      9251117                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total      9251117                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data    2102196617                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       2102196617                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data   2109416559                       # number of overall hits
system.cpu.dcache.overall_hits::total      2109416559                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data     54011475                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      54011475                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data     38629492                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     38629492                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::cpu.data      3425292                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total      3425292                       # number of SoftPFReq misses
system.cpu.dcache.WriteLineReq_misses::cpu.data     18994859                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total     18994859                       # number of WriteLineReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data      1316991                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total      1316991                       # number of LoadLockedReq misses
system.cpu.dcache.StoreCondReq_misses::cpu.data        58018                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total        58018                       # number of StoreCondReq misses
system.cpu.dcache.demand_misses::cpu.data    111635826                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total      111635826                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data    115061118                       # number of overall misses
system.cpu.dcache.overall_misses::total     115061118                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 3408679151000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 3408679151000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 2931328446532                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 2931328446532                       # number of WriteReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::cpu.data 367985396782                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total 367985396782                       # number of WriteLineReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data  94817323500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total  94817323500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::cpu.data    732735000                       # number of StoreCondReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::total    732735000                       # number of StoreCondReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 6707992994314                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 6707992994314                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 6707992994314                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 6707992994314                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data   1625820755                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total   1625820755                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data    564624050                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    564624050                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data     10645234                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total     10645234                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::cpu.data     23387638                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total     23387638                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data      9472585                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total      9472585                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data      9309135                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total      9309135                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data   2213832443                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   2213832443                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data   2224477677                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   2224477677                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.033221                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.033221                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.068416                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.068416                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::cpu.data     0.321768                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.321768                       # miss rate for SoftPFReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::cpu.data     0.812175                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.812175                       # miss rate for WriteLineReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.139032                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.139032                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::cpu.data     0.006232                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total     0.006232                       # miss rate for StoreCondReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.050427                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.050427                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.051725                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.051725                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 63110.277048                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 63110.277048                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 75883.173575                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 75883.173575                       # average WriteReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::cpu.data 19372.894360                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 19372.894360                       # average WriteLineReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 71995.422520                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 71995.422520                       # average LoadLockedReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::cpu.data 12629.442587                       # average StoreCondReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::total 12629.442587                       # average StoreCondReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 60088.174511                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 60088.174511                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 58299.390019                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 58299.390019                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs    116560195                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets    505595880                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           9159456                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets         3707161                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    12.725668                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   136.383578                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks     54056632                       # number of writebacks
system.cpu.dcache.writebacks::total          54056632                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data     26354660                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     26354660                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data     31569369                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total     31569369                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteLineReq_mshr_hits::cpu.data        13502                       # number of WriteLineReq MSHR hits
system.cpu.dcache.WriteLineReq_mshr_hits::total        13502                       # number of WriteLineReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data      1286033                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total      1286033                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data     57937531                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     57937531                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data     57937531                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     57937531                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data     27656815                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     27656815                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data      7060123                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      7060123                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data      2387401                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total      2387401                       # number of SoftPFReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::cpu.data     18981357                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total     18981357                       # number of WriteLineReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data        30958                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total        30958                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::cpu.data        58018                       # number of StoreCondReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::total        58018                       # number of StoreCondReq MSHR misses
system.cpu.dcache.CleanSharedReq_mshr_misses::cpu.data           70                       # number of CleanSharedReq MSHR misses
system.cpu.dcache.CleanSharedReq_mshr_misses::total           70                       # number of CleanSharedReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::cpu.data      2034371                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total      2034371                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::cpu.data          642                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total          642                       # number of InvalidateReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data     53698295                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     53698295                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data     56085696                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     56085696                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::cpu.data        80023                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total        80023                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::cpu.data        66386                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        66386                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::cpu.data       146409                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total       146409                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 1773265437131                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 1773265437131                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 537006132208                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 537006132208                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data 180551900502                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total 180551900502                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::cpu.data 347937983251                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total 347937983251                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data   2693791000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total   2693791000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::cpu.data    674717000                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::total    674717000                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.CleanSharedReq_mshr_miss_latency::cpu.data      2238445                       # number of CleanSharedReq MSHR miss cycles
system.cpu.dcache.CleanSharedReq_mshr_miss_latency::total      2238445                       # number of CleanSharedReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::cpu.data  68776054385                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total  68776054385                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::cpu.data      6420000                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total      6420000                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 2658209552590                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 2658209552590                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 2838761453092                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 2838761453092                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data   9839095500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total   9839095500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data   9839095500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total   9839095500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.017011                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.017011                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.012504                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012504                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data     0.224269                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.224269                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::cpu.data     0.811598                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.811598                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.003268                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.003268                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::cpu.data     0.006232                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::total     0.006232                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.CleanSharedReq_mshr_miss_rate::cpu.data          inf                       # mshr miss rate for CleanSharedReq accesses
system.cpu.dcache.CleanSharedReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanSharedReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.024256                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.024256                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.025213                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.025213                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 64116.762437                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 64116.762437                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 76061.866374                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76061.866374                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 75626.968616                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 75626.968616                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::cpu.data 18330.511525                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 18330.511525                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 87014.374314                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 87014.374314                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::cpu.data 11629.442587                       # average StoreCondReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total 11629.442587                       # average StoreCondReq mshr miss latency
system.cpu.dcache.CleanSharedReq_avg_mshr_miss_latency::cpu.data 31977.785714                       # average CleanSharedReq mshr miss latency
system.cpu.dcache.CleanSharedReq_avg_mshr_miss_latency::total 31977.785714                       # average CleanSharedReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::cpu.data 33807.036369                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 33807.036369                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::cpu.data        10000                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total        10000                       # average InvalidateReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 49502.680720                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 49502.680720                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 50614.713832                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 50614.713832                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data 122953.344663                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 122953.344663                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data 67202.805155                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 67202.805155                       # average overall mshr uncacheable latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 5102792957319000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements       688442                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse    15.999035                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs     17579120                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs       688442                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs    25.534642                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle    123949000                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.occ_blocks::cpu.dtb.walker    15.999035                       # Average occupied blocks per requestor
system.cpu.dtb_walker_cache.tags.occ_percent::cpu.dtb.walker     0.999940                       # Average percentage of cache occupancy
system.cpu.dtb_walker_cache.tags.occ_percent::total     0.999940                       # Average percentage of cache occupancy
system.cpu.dtb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu.dtb_walker_cache.tags.age_task_id_blocks_1023::0            1                       # Occupied blocks per task id
system.cpu.dtb_walker_cache.tags.age_task_id_blocks_1023::1            8                       # Occupied blocks per task id
system.cpu.dtb_walker_cache.tags.age_task_id_blocks_1023::2            7                       # Occupied blocks per task id
system.cpu.dtb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu.dtb_walker_cache.tags.tag_accesses    154433546                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses    154433546                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 5102792957319000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.ReadReq_hits::cpu.dtb.walker     18366922                       # number of ReadReq hits
system.cpu.dtb_walker_cache.ReadReq_hits::total     18366922                       # number of ReadReq hits
system.cpu.dtb_walker_cache.demand_hits::cpu.dtb.walker     18366922                       # number of demand (read+write) hits
system.cpu.dtb_walker_cache.demand_hits::total     18366922                       # number of demand (read+write) hits
system.cpu.dtb_walker_cache.overall_hits::cpu.dtb.walker     18366922                       # number of overall hits
system.cpu.dtb_walker_cache.overall_hits::total     18366922                       # number of overall hits
system.cpu.dtb_walker_cache.ReadReq_misses::cpu.dtb.walker       833130                       # number of ReadReq misses
system.cpu.dtb_walker_cache.ReadReq_misses::total       833130                       # number of ReadReq misses
system.cpu.dtb_walker_cache.demand_misses::cpu.dtb.walker       833130                       # number of demand (read+write) misses
system.cpu.dtb_walker_cache.demand_misses::total       833130                       # number of demand (read+write) misses
system.cpu.dtb_walker_cache.overall_misses::cpu.dtb.walker       833130                       # number of overall misses
system.cpu.dtb_walker_cache.overall_misses::total       833130                       # number of overall misses
system.cpu.dtb_walker_cache.ReadReq_miss_latency::cpu.dtb.walker  58206560000                       # number of ReadReq miss cycles
system.cpu.dtb_walker_cache.ReadReq_miss_latency::total  58206560000                       # number of ReadReq miss cycles
system.cpu.dtb_walker_cache.demand_miss_latency::cpu.dtb.walker  58206560000                       # number of demand (read+write) miss cycles
system.cpu.dtb_walker_cache.demand_miss_latency::total  58206560000                       # number of demand (read+write) miss cycles
system.cpu.dtb_walker_cache.overall_miss_latency::cpu.dtb.walker  58206560000                       # number of overall miss cycles
system.cpu.dtb_walker_cache.overall_miss_latency::total  58206560000                       # number of overall miss cycles
system.cpu.dtb_walker_cache.ReadReq_accesses::cpu.dtb.walker     19200052                       # number of ReadReq accesses(hits+misses)
system.cpu.dtb_walker_cache.ReadReq_accesses::total     19200052                       # number of ReadReq accesses(hits+misses)
system.cpu.dtb_walker_cache.demand_accesses::cpu.dtb.walker     19200052                       # number of demand (read+write) accesses
system.cpu.dtb_walker_cache.demand_accesses::total     19200052                       # number of demand (read+write) accesses
system.cpu.dtb_walker_cache.overall_accesses::cpu.dtb.walker     19200052                       # number of overall (read+write) accesses
system.cpu.dtb_walker_cache.overall_accesses::total     19200052                       # number of overall (read+write) accesses
system.cpu.dtb_walker_cache.ReadReq_miss_rate::cpu.dtb.walker     0.043392                       # miss rate for ReadReq accesses
system.cpu.dtb_walker_cache.ReadReq_miss_rate::total     0.043392                       # miss rate for ReadReq accesses
system.cpu.dtb_walker_cache.demand_miss_rate::cpu.dtb.walker     0.043392                       # miss rate for demand accesses
system.cpu.dtb_walker_cache.demand_miss_rate::total     0.043392                       # miss rate for demand accesses
system.cpu.dtb_walker_cache.overall_miss_rate::cpu.dtb.walker     0.043392                       # miss rate for overall accesses
system.cpu.dtb_walker_cache.overall_miss_rate::total     0.043392                       # miss rate for overall accesses
system.cpu.dtb_walker_cache.ReadReq_avg_miss_latency::cpu.dtb.walker 69864.919040                       # average ReadReq miss latency
system.cpu.dtb_walker_cache.ReadReq_avg_miss_latency::total 69864.919040                       # average ReadReq miss latency
system.cpu.dtb_walker_cache.demand_avg_miss_latency::cpu.dtb.walker 69864.919040                       # average overall miss latency
system.cpu.dtb_walker_cache.demand_avg_miss_latency::total 69864.919040                       # average overall miss latency
system.cpu.dtb_walker_cache.overall_avg_miss_latency::cpu.dtb.walker 69864.919040                       # average overall miss latency
system.cpu.dtb_walker_cache.overall_avg_miss_latency::total 69864.919040                       # average overall miss latency
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.writebacks::writebacks       688442                       # number of writebacks
system.cpu.dtb_walker_cache.writebacks::total       688442                       # number of writebacks
system.cpu.dtb_walker_cache.ReadReq_mshr_misses::cpu.dtb.walker       833130                       # number of ReadReq MSHR misses
system.cpu.dtb_walker_cache.ReadReq_mshr_misses::total       833130                       # number of ReadReq MSHR misses
system.cpu.dtb_walker_cache.demand_mshr_misses::cpu.dtb.walker       833130                       # number of demand (read+write) MSHR misses
system.cpu.dtb_walker_cache.demand_mshr_misses::total       833130                       # number of demand (read+write) MSHR misses
system.cpu.dtb_walker_cache.overall_mshr_misses::cpu.dtb.walker       833130                       # number of overall MSHR misses
system.cpu.dtb_walker_cache.overall_mshr_misses::total       833130                       # number of overall MSHR misses
system.cpu.dtb_walker_cache.ReadReq_mshr_miss_latency::cpu.dtb.walker  56540300000                       # number of ReadReq MSHR miss cycles
system.cpu.dtb_walker_cache.ReadReq_mshr_miss_latency::total  56540300000                       # number of ReadReq MSHR miss cycles
system.cpu.dtb_walker_cache.demand_mshr_miss_latency::cpu.dtb.walker  56540300000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dtb_walker_cache.demand_mshr_miss_latency::total  56540300000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dtb_walker_cache.overall_mshr_miss_latency::cpu.dtb.walker  56540300000                       # number of overall MSHR miss cycles
system.cpu.dtb_walker_cache.overall_mshr_miss_latency::total  56540300000                       # number of overall MSHR miss cycles
system.cpu.dtb_walker_cache.ReadReq_mshr_miss_rate::cpu.dtb.walker     0.043392                       # mshr miss rate for ReadReq accesses
system.cpu.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.043392                       # mshr miss rate for ReadReq accesses
system.cpu.dtb_walker_cache.demand_mshr_miss_rate::cpu.dtb.walker     0.043392                       # mshr miss rate for demand accesses
system.cpu.dtb_walker_cache.demand_mshr_miss_rate::total     0.043392                       # mshr miss rate for demand accesses
system.cpu.dtb_walker_cache.overall_mshr_miss_rate::cpu.dtb.walker     0.043392                       # mshr miss rate for overall accesses
system.cpu.dtb_walker_cache.overall_mshr_miss_rate::total     0.043392                       # mshr miss rate for overall accesses
system.cpu.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::cpu.dtb.walker 67864.919040                       # average ReadReq mshr miss latency
system.cpu.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total 67864.919040                       # average ReadReq mshr miss latency
system.cpu.dtb_walker_cache.demand_avg_mshr_miss_latency::cpu.dtb.walker 67864.919040                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.demand_avg_mshr_miss_latency::total 67864.919040                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.overall_avg_mshr_miss_latency::cpu.dtb.walker 67864.919040                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.overall_avg_mshr_miss_latency::total 67864.919040                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 5102792957319000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements          45145478                       # number of replacements
system.cpu.icache.tags.tagsinuse           255.999968                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          3072583306                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs          45145478                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             68.059603                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle         123662000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   255.999968                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          195                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        6288770909                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       6288770909                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 5102792957319000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst   3072591284                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      3072591284                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst    3072591284                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       3072591284                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst   3072591284                       # number of overall hits
system.cpu.icache.overall_hits::total      3072591284                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst     49221288                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total      49221288                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst     49221288                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total       49221288                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst     49221288                       # number of overall misses
system.cpu.icache.overall_misses::total      49221288                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst 3338912429336                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 3338912429336                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst 3338912429336                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 3338912429336                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst 3338912429336                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 3338912429336                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst   3121812572                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   3121812572                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst   3121812572                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   3121812572                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst   3121812572                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   3121812572                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.015767                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.015767                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.015767                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.015767                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.015767                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.015767                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 67834.722841                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 67834.722841                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 67834.722841                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 67834.722841                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 67834.722841                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 67834.722841                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs    695067958                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets        18456                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs           6596283                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets             283                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   105.372671                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets    65.215548                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks     45145478                       # number of writebacks
system.cpu.icache.writebacks::total          45145478                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst      4075522                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total      4075522                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst      4075522                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total      4075522                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst      4075522                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total      4075522                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst     45145766                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total     45145766                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst     45145766                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total     45145766                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst     45145766                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total     45145766                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_uncacheable::cpu.inst         2070                       # number of ReadReq MSHR uncacheable
system.cpu.icache.ReadReq_mshr_uncacheable::total         2070                       # number of ReadReq MSHR uncacheable
system.cpu.icache.overall_mshr_uncacheable_misses::cpu.inst         2070                       # number of overall MSHR uncacheable misses
system.cpu.icache.overall_mshr_uncacheable_misses::total         2070                       # number of overall MSHR uncacheable misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 3098756444811                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 3098756444811                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst 3098756444811                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 3098756444811                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst 3098756444811                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 3098756444811                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_uncacheable_latency::cpu.inst    122869500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.icache.ReadReq_mshr_uncacheable_latency::total    122869500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_latency::cpu.inst    122869500                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_latency::total    122869500                       # number of overall MSHR uncacheable cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.014461                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.014461                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.014461                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.014461                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.014461                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.014461                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 68638.916101                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 68638.916101                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 68638.916101                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 68638.916101                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 68638.916101                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 68638.916101                       # average overall mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_uncacheable_latency::cpu.inst 59357.246377                       # average ReadReq mshr uncacheable latency
system.cpu.icache.ReadReq_avg_mshr_uncacheable_latency::total 59357.246377                       # average ReadReq mshr uncacheable latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency::cpu.inst 59357.246377                       # average overall mshr uncacheable latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency::total 59357.246377                       # average overall mshr uncacheable latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 5102792957319000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements       134663                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse    15.993339                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs       660896                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs       134663                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs     4.907777                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle    123544000                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.occ_blocks::cpu.itb.walker    15.993339                       # Average occupied blocks per requestor
system.cpu.itb_walker_cache.tags.occ_percent::cpu.itb.walker     0.999584                       # Average percentage of cache occupancy
system.cpu.itb_walker_cache.tags.occ_percent::total     0.999584                       # Average percentage of cache occupancy
system.cpu.itb_walker_cache.tags.occ_task_id_blocks::1023           12                       # Occupied blocks per task id
system.cpu.itb_walker_cache.tags.age_task_id_blocks_1023::0            1                       # Occupied blocks per task id
system.cpu.itb_walker_cache.tags.age_task_id_blocks_1023::1            2                       # Occupied blocks per task id
system.cpu.itb_walker_cache.tags.age_task_id_blocks_1023::2            9                       # Occupied blocks per task id
system.cpu.itb_walker_cache.tags.occ_task_id_percent::1023     0.750000                       # Percentage of cache occupancy per task id
system.cpu.itb_walker_cache.tags.tag_accesses      9866542                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses      9866542                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 5102792957319000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.ReadReq_hits::cpu.itb.walker      1036562                       # number of ReadReq hits
system.cpu.itb_walker_cache.ReadReq_hits::total      1036562                       # number of ReadReq hits
system.cpu.itb_walker_cache.demand_hits::cpu.itb.walker      1036562                       # number of demand (read+write) hits
system.cpu.itb_walker_cache.demand_hits::total      1036562                       # number of demand (read+write) hits
system.cpu.itb_walker_cache.overall_hits::cpu.itb.walker      1036562                       # number of overall hits
system.cpu.itb_walker_cache.overall_hits::total      1036562                       # number of overall hits
system.cpu.itb_walker_cache.ReadReq_misses::cpu.itb.walker       174894                       # number of ReadReq misses
system.cpu.itb_walker_cache.ReadReq_misses::total       174894                       # number of ReadReq misses
system.cpu.itb_walker_cache.demand_misses::cpu.itb.walker       174894                       # number of demand (read+write) misses
system.cpu.itb_walker_cache.demand_misses::total       174894                       # number of demand (read+write) misses
system.cpu.itb_walker_cache.overall_misses::cpu.itb.walker       174894                       # number of overall misses
system.cpu.itb_walker_cache.overall_misses::total       174894                       # number of overall misses
system.cpu.itb_walker_cache.ReadReq_miss_latency::cpu.itb.walker  13273010500                       # number of ReadReq miss cycles
system.cpu.itb_walker_cache.ReadReq_miss_latency::total  13273010500                       # number of ReadReq miss cycles
system.cpu.itb_walker_cache.demand_miss_latency::cpu.itb.walker  13273010500                       # number of demand (read+write) miss cycles
system.cpu.itb_walker_cache.demand_miss_latency::total  13273010500                       # number of demand (read+write) miss cycles
system.cpu.itb_walker_cache.overall_miss_latency::cpu.itb.walker  13273010500                       # number of overall miss cycles
system.cpu.itb_walker_cache.overall_miss_latency::total  13273010500                       # number of overall miss cycles
system.cpu.itb_walker_cache.ReadReq_accesses::cpu.itb.walker      1211456                       # number of ReadReq accesses(hits+misses)
system.cpu.itb_walker_cache.ReadReq_accesses::total      1211456                       # number of ReadReq accesses(hits+misses)
system.cpu.itb_walker_cache.demand_accesses::cpu.itb.walker      1211456                       # number of demand (read+write) accesses
system.cpu.itb_walker_cache.demand_accesses::total      1211456                       # number of demand (read+write) accesses
system.cpu.itb_walker_cache.overall_accesses::cpu.itb.walker      1211456                       # number of overall (read+write) accesses
system.cpu.itb_walker_cache.overall_accesses::total      1211456                       # number of overall (read+write) accesses
system.cpu.itb_walker_cache.ReadReq_miss_rate::cpu.itb.walker     0.144367                       # miss rate for ReadReq accesses
system.cpu.itb_walker_cache.ReadReq_miss_rate::total     0.144367                       # miss rate for ReadReq accesses
system.cpu.itb_walker_cache.demand_miss_rate::cpu.itb.walker     0.144367                       # miss rate for demand accesses
system.cpu.itb_walker_cache.demand_miss_rate::total     0.144367                       # miss rate for demand accesses
system.cpu.itb_walker_cache.overall_miss_rate::cpu.itb.walker     0.144367                       # miss rate for overall accesses
system.cpu.itb_walker_cache.overall_miss_rate::total     0.144367                       # miss rate for overall accesses
system.cpu.itb_walker_cache.ReadReq_avg_miss_latency::cpu.itb.walker 75891.742999                       # average ReadReq miss latency
system.cpu.itb_walker_cache.ReadReq_avg_miss_latency::total 75891.742999                       # average ReadReq miss latency
system.cpu.itb_walker_cache.demand_avg_miss_latency::cpu.itb.walker 75891.742999                       # average overall miss latency
system.cpu.itb_walker_cache.demand_avg_miss_latency::total 75891.742999                       # average overall miss latency
system.cpu.itb_walker_cache.overall_avg_miss_latency::cpu.itb.walker 75891.742999                       # average overall miss latency
system.cpu.itb_walker_cache.overall_avg_miss_latency::total 75891.742999                       # average overall miss latency
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.writebacks::writebacks       134663                       # number of writebacks
system.cpu.itb_walker_cache.writebacks::total       134663                       # number of writebacks
system.cpu.itb_walker_cache.ReadReq_mshr_misses::cpu.itb.walker       174894                       # number of ReadReq MSHR misses
system.cpu.itb_walker_cache.ReadReq_mshr_misses::total       174894                       # number of ReadReq MSHR misses
system.cpu.itb_walker_cache.demand_mshr_misses::cpu.itb.walker       174894                       # number of demand (read+write) MSHR misses
system.cpu.itb_walker_cache.demand_mshr_misses::total       174894                       # number of demand (read+write) MSHR misses
system.cpu.itb_walker_cache.overall_mshr_misses::cpu.itb.walker       174894                       # number of overall MSHR misses
system.cpu.itb_walker_cache.overall_mshr_misses::total       174894                       # number of overall MSHR misses
system.cpu.itb_walker_cache.ReadReq_mshr_miss_latency::cpu.itb.walker  12923222500                       # number of ReadReq MSHR miss cycles
system.cpu.itb_walker_cache.ReadReq_mshr_miss_latency::total  12923222500                       # number of ReadReq MSHR miss cycles
system.cpu.itb_walker_cache.demand_mshr_miss_latency::cpu.itb.walker  12923222500                       # number of demand (read+write) MSHR miss cycles
system.cpu.itb_walker_cache.demand_mshr_miss_latency::total  12923222500                       # number of demand (read+write) MSHR miss cycles
system.cpu.itb_walker_cache.overall_mshr_miss_latency::cpu.itb.walker  12923222500                       # number of overall MSHR miss cycles
system.cpu.itb_walker_cache.overall_mshr_miss_latency::total  12923222500                       # number of overall MSHR miss cycles
system.cpu.itb_walker_cache.ReadReq_mshr_miss_rate::cpu.itb.walker     0.144367                       # mshr miss rate for ReadReq accesses
system.cpu.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.144367                       # mshr miss rate for ReadReq accesses
system.cpu.itb_walker_cache.demand_mshr_miss_rate::cpu.itb.walker     0.144367                       # mshr miss rate for demand accesses
system.cpu.itb_walker_cache.demand_mshr_miss_rate::total     0.144367                       # mshr miss rate for demand accesses
system.cpu.itb_walker_cache.overall_mshr_miss_rate::cpu.itb.walker     0.144367                       # mshr miss rate for overall accesses
system.cpu.itb_walker_cache.overall_mshr_miss_rate::total     0.144367                       # mshr miss rate for overall accesses
system.cpu.itb_walker_cache.ReadReq_avg_mshr_miss_latency::cpu.itb.walker 73891.742999                       # average ReadReq mshr miss latency
system.cpu.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total 73891.742999                       # average ReadReq mshr miss latency
system.cpu.itb_walker_cache.demand_avg_mshr_miss_latency::cpu.itb.walker 73891.742999                       # average overall mshr miss latency
system.cpu.itb_walker_cache.demand_avg_mshr_miss_latency::total 73891.742999                       # average overall mshr miss latency
system.cpu.itb_walker_cache.overall_avg_mshr_miss_latency::cpu.itb.walker 73891.742999                       # average overall mshr miss latency
system.cpu.itb_walker_cache.overall_avg_mshr_miss_latency::total 73891.742999                       # average overall mshr miss latency
system.iobus.pwrStateResidencyTicks::UNDEFINED 5102792957319000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq               363953                       # Transaction distribution
system.iobus.trans_dist::ReadResp              363953                       # Transaction distribution
system.iobus.trans_dist::WriteReq              513347                       # Transaction distribution
system.iobus.trans_dist::WriteResp             513347                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.realview.realview_io.pio           64                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.uart0.pio       110484                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.kmi0.pio          120                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.kmi1.pio         1038                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.rtc.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.pci_host.pio          276                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pci_ide.pio        81548                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total       193546                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pci_ide.dma::system.iocache.cpu_side      1561054                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pci_ide.dma::total      1561054                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                 1754600                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.realview_io.pio          128                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart0.pio       110504                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.kmi0.pio           84                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.kmi1.pio          543                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.rtc.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.pci_host.pio          390                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pci_ide.pio        46558                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total       158239                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pci_ide.dma::system.iocache.cpu_side     49559096                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pci_ide.dma::total     49559096                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                 49717335                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                52000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy             89348000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer2.occupancy                89000                       # Layer occupancy (ticks)
system.iobus.reqLayer2.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer3.occupancy               856000                       # Layer occupancy (ticks)
system.iobus.reqLayer3.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer4.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer4.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer5.occupancy               224500                       # Layer occupancy (ticks)
system.iobus.reqLayer5.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer7.occupancy             72437501                       # Layer occupancy (ticks)
system.iobus.reqLayer7.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer8.occupancy           3016653134                       # Layer occupancy (ticks)
system.iobus.reqLayer8.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy           145647000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy          2019702000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 5102792957319000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.replacements               779995                       # number of replacements
system.iocache.tags.tagsinuse               15.991597                       # Cycle average of tags in use
system.iocache.tags.total_refs                     14                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               779995                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                 0.000018                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         377766420000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::pci_ide     15.991597                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::pci_ide     0.999475                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.999475                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              7024729                       # Number of tag accesses
system.iocache.tags.data_accesses             7024729                       # Number of data accesses
system.iocache.pwrStateResidencyTicks::UNDEFINED 5102792957319000                       # Cumulative time (in ticks) in various power states
system.iocache.WriteLineReq_hits::pci_ide            9                       # number of WriteLineReq hits
system.iocache.WriteLineReq_hits::total             9                       # number of WriteLineReq hits
system.iocache.demand_hits::pci_ide                 9                       # number of demand (read+write) hits
system.iocache.demand_hits::total                   9                       # number of demand (read+write) hits
system.iocache.overall_hits::pci_ide                9                       # number of overall hits
system.iocache.overall_hits::total                  9                       # number of overall hits
system.iocache.ReadReq_misses::pci_ide         315079                       # number of ReadReq misses
system.iocache.ReadReq_misses::total           315079                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::pci_ide       465439                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total       465439                       # number of WriteLineReq misses
system.iocache.demand_misses::pci_ide          780518                       # number of demand (read+write) misses
system.iocache.demand_misses::total            780518                       # number of demand (read+write) misses
system.iocache.overall_misses::pci_ide         780518                       # number of overall misses
system.iocache.overall_misses::total           780518                       # number of overall misses
system.iocache.ReadReq_miss_latency::pci_ide  67726948998                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total  67726948998                       # number of ReadReq miss cycles
system.iocache.WriteLineReq_miss_latency::pci_ide  54879716136                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total  54879716136                       # number of WriteLineReq miss cycles
system.iocache.demand_miss_latency::pci_ide 122606665134                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total 122606665134                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::pci_ide 122606665134                       # number of overall miss cycles
system.iocache.overall_miss_latency::total 122606665134                       # number of overall miss cycles
system.iocache.ReadReq_accesses::pci_ide       315079                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total         315079                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::pci_ide       465448                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total       465448                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::pci_ide        780527                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total          780527                       # number of demand (read+write) accesses
system.iocache.overall_accesses::pci_ide       780527                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total         780527                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::pci_ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::pci_ide     0.999981                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total     0.999981                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::pci_ide     0.999988                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total       0.999988                       # miss rate for demand accesses
system.iocache.overall_miss_rate::pci_ide     0.999988                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total      0.999988                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::pci_ide 214952.278629                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 214952.278629                       # average ReadReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::pci_ide 117909.578132                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117909.578132                       # average WriteLineReq miss latency
system.iocache.demand_avg_miss_latency::pci_ide 157083.712527                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 157083.712527                       # average overall miss latency
system.iocache.overall_avg_miss_latency::pci_ide 157083.712527                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 157083.712527                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs       1531501                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs               139823                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    10.953141                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::writebacks          464936                       # number of writebacks
system.iocache.writebacks::total               464936                       # number of writebacks
system.iocache.ReadReq_mshr_misses::pci_ide       315079                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total       315079                       # number of ReadReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::pci_ide       465439                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total       465439                       # number of WriteLineReq MSHR misses
system.iocache.demand_mshr_misses::pci_ide       780518                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total       780518                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::pci_ide       780518                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total       780518                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::pci_ide  51972998998                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total  51972998998                       # number of ReadReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::pci_ide  31582084604                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total  31582084604                       # number of WriteLineReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::pci_ide  83555083602                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total  83555083602                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::pci_ide  83555083602                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total  83555083602                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::pci_ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::pci_ide     0.999981                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total     0.999981                       # mshr miss rate for WriteLineReq accesses
system.iocache.demand_mshr_miss_rate::pci_ide     0.999988                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total     0.999988                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::pci_ide     0.999988                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total     0.999988                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::pci_ide 164952.278629                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 164952.278629                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::pci_ide 67854.401122                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67854.401122                       # average WriteLineReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::pci_ide 107050.809337                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 107050.809337                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::pci_ide 107050.809337                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 107050.809337                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests     205977343                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests    102662503                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests      1219350                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 5102792957319000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq               82093                       # Transaction distribution
system.membus.trans_dist::ReadResp           76612477                       # Transaction distribution
system.membus.trans_dist::WriteReq              66386                       # Transaction distribution
system.membus.trans_dist::WriteResp             66386                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     31889495                       # Transaction distribution
system.membus.trans_dist::WritebackClean     68600656                       # Transaction distribution
system.membus.trans_dist::WriteClean          1931172                       # Transaction distribution
system.membus.trans_dist::CleanEvict           315059                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           126691                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          58018                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               2                       # Transaction distribution
system.membus.trans_dist::ReadExReq           6947091                       # Transaction distribution
system.membus.trans_dist::ReadExResp          6947091                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq       46153789                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      30376595                       # Transaction distribution
system.membus.trans_dist::CleanSharedReq           70                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq      2034371                       # Transaction distribution
system.membus.trans_dist::InvalidateReq      19447438                       # Transaction distribution
system.membus.trans_dist::InvalidateResp          459                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port      1868565                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total      1868565                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.bootmem.port           52                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port    135441048                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total    135441100                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave       193546                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bootmem.port           12                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        94098                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port    151209513                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total    151497169                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.itb_walker_cache.mem_side::system.mem_ctrls.port       452589                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.itb_walker_cache.mem_side::total       452589                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dtb_walker_cache.mem_side::system.mem_ctrls.port      2192639                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dtb_walker_cache.mem_side::total      2192639                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              291452062                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port     49471232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total     49471232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.bootmem.port          416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port   5778669184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total   5778669600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave       158239                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bootmem.port           44                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio       188196                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port   5951674724                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total   5952021203                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.itb_walker_cache.mem_side::system.mem_ctrls.port     17772480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.itb_walker_cache.mem_side::total     17772480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dtb_walker_cache.mem_side::system.mem_ctrls.port     87008576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dtb_walker_cache.mem_side::total     87008576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total             11884943091                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           203277                       # Total snoops (count)
system.membus.snoopTraffic                   12980224                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples         105292542                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.012272                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.125601                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0               104192734     98.96%     98.96% # Request fanout histogram
system.membus.snoop_fanout::1                  907451      0.86%     99.82% # Request fanout histogram
system.membus.snoop_fanout::2                  192353      0.18%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       4      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::5                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               3                       # Request fanout histogram
system.membus.snoop_fanout::total           105292542                       # Request fanout histogram
system.membus.reqLayer0.occupancy           163017499                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy               43500                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            81553497                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer6.occupancy        653626377349                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy         1592416588                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy       240059589422                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer4.occupancy       195905910140                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer5.occupancy          949655441                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer6.occupancy         4472793178                       # Layer occupancy (ticks)
system.membus.respLayer6.utilization              0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 5102792957319000                       # Cumulative time (in ticks) in various power states
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 5102792957319000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 5102792957319000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 5102792957319000                       # Cumulative time (in ticks) in various power states
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 5102792957319000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 5102792957319000                       # Cumulative time (in ticks) in various power states
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 5102792957319000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 5102792957319000                       # Cumulative time (in ticks) in various power states
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 5102792957319000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 5102792957319000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 5102792957319000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 5102792957319000                       # Cumulative time (in ticks) in various power states
system.realview.uart0.pwrStateResidencyTicks::UNDEFINED 5102792957319000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 5102792957319000                       # Cumulative time (in ticks) in various power states
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                    27262                       # number of quiesce instructions executed

---------- End Simulation Statistics   ----------