#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Fri May 26 19:06:21 2023
# Process ID: 23428
# Current directory: E:/desk/code/verilog/lab4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent34148 E:\desk\code\verilog\lab4\lab4.xpr
# Log file: E:/desk/code/verilog/lab4/vivado.log
# Journal file: E:/desk/code/verilog/lab4\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/desk/code/verilog/lab4/lab4.xpr
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.Coe_File {E:/desk/code/verilog/lab4/lpm_rom_irom_io.coe}] [get_ips lpm_rom_irom]
generate_target all [get_files  E:/desk/code/verilog/lab4/lab4.srcs/sources_1/ip/lpm_rom_irom_6/lpm_rom_irom.xci]
catch { config_ip_cache -export [get_ips -all lpm_rom_irom] }
export_ip_user_files -of_objects [get_files E:/desk/code/verilog/lab4/lab4.srcs/sources_1/ip/lpm_rom_irom_6/lpm_rom_irom.xci] -no_script -sync -force -quiet
reset_run lpm_rom_irom_synth_1
launch_runs lpm_rom_irom_synth_1 -jobs 8
wait_on_run lpm_rom_irom_synth_1
export_simulation -of_objects [get_files E:/desk/code/verilog/lab4/lab4.srcs/sources_1/ip/lpm_rom_irom_6/lpm_rom_irom.xci] -directory E:/desk/code/verilog/lab4/lab4.ip_user_files/sim_scripts -ip_user_files_dir E:/desk/code/verilog/lab4/lab4.ip_user_files -ipstatic_source_dir E:/desk/code/verilog/lab4/lab4.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/desk/code/verilog/lab4/lab4.cache/compile_simlib/modelsim} {questa=E:/desk/code/verilog/lab4/lab4.cache/compile_simlib/questa} {riviera=E:/desk/code/verilog/lab4/lab4.cache/compile_simlib/riviera} {activehdl=E:/desk/code/verilog/lab4/lab4.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_ip_user_files -of_objects  [get_files E:/desk/code/verilog/lab4/lab4.srcs/sources_1/ip/lpm_rom_irom_6/lpm_rom_irom.xci] -no_script -reset -force -quiet
remove_files  -fileset lpm_rom_irom E:/desk/code/verilog/lab4/lab4.srcs/sources_1/ip/lpm_rom_irom_6/lpm_rom_irom.xci
remove_files  E:/desk/code/verilog/lab4/lab4.srcs/sources_1/ip/lpm_rom_irom_6/lpm_rom_irom.xci
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name lpm_rom_irom
set_property -dict [list CONFIG.Component_Name {lpm_rom_irom} CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Write_Width_A {32} CONFIG.Write_Depth_A {64} CONFIG.Read_Width_A {32} CONFIG.Write_Width_B {32} CONFIG.Read_Width_B {32} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Load_Init_File {true} CONFIG.Coe_File {E:/desk/code/verilog/lab4/lpm_rom_irom_io.coe} CONFIG.Fill_Remaining_Memory_Locations {true} CONFIG.Port_A_Write_Rate {0}] [get_ips lpm_rom_irom]
generate_target {instantiation_template} [get_files e:/desk/code/verilog/lab4/lab4.srcs/sources_1/ip/lpm_rom_irom_7/lpm_rom_irom.xci]
generate_target all [get_files  e:/desk/code/verilog/lab4/lab4.srcs/sources_1/ip/lpm_rom_irom_7/lpm_rom_irom.xci]
catch { config_ip_cache -export [get_ips -all lpm_rom_irom] }
export_ip_user_files -of_objects [get_files e:/desk/code/verilog/lab4/lab4.srcs/sources_1/ip/lpm_rom_irom_7/lpm_rom_irom.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/desk/code/verilog/lab4/lab4.srcs/sources_1/ip/lpm_rom_irom_7/lpm_rom_irom.xci]
launch_runs lpm_rom_irom_synth_1 -jobs 8
wait_on_run lpm_rom_irom_synth_1
export_simulation -of_objects [get_files e:/desk/code/verilog/lab4/lab4.srcs/sources_1/ip/lpm_rom_irom_7/lpm_rom_irom.xci] -directory E:/desk/code/verilog/lab4/lab4.ip_user_files/sim_scripts -ip_user_files_dir E:/desk/code/verilog/lab4/lab4.ip_user_files -ipstatic_source_dir E:/desk/code/verilog/lab4/lab4.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/desk/code/verilog/lab4/lab4.cache/compile_simlib/modelsim} {questa=E:/desk/code/verilog/lab4/lab4.cache/compile_simlib/questa} {riviera=E:/desk/code/verilog/lab4/lab4.cache/compile_simlib/riviera} {activehdl=E:/desk/code/verilog/lab4/lab4.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {E:/desk/code/verilog/lab4/lab4.runs/impl_1/sc_cpu_iotest.bit} [get_hw_devices xc7a50t_0]
current_hw_device [get_hw_devices xc7a50t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a50t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property PROGRAM.FILE {E:/desk/code/verilog/lab4/lab4.runs/impl_1/sc_cpu_iotest.bit} [get_hw_devices xc7a50t_0]
program_hw_devices [get_hw_devices xc7a50t_0]
refresh_hw_device [lindex [get_hw_devices xc7a50t_0] 0]
close_hw_manager
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
refresh_design
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {E:/desk/code/verilog/lab4/lab4.runs/impl_1/sc_cpu_iotest.bit} [get_hw_devices xc7a50t_0]
current_hw_device [get_hw_devices xc7a50t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a50t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property PROGRAM.FILE {E:/desk/code/verilog/lab4/lab4.runs/impl_1/sc_cpu_iotest.bit} [get_hw_devices xc7a50t_0]
program_hw_devices [get_hw_devices xc7a50t_0]
refresh_hw_device [lindex [get_hw_devices xc7a50t_0] 0]
close_hw_manager
launch_simulation
source TB_sc_computer_iotest.tcl
restart
run 1000 ns
restart
run 3000 ns
restart
run 6000 ns
restart
run 6000 ns
close_sim
launch_simulation
source TB_sc_computer_iotest.tcl
restart
run 6000 ns
relaunch_sim
run 3000 ns
restart
run 3000 ns
restart
run 1000 ns
close_sim
launch_simulation
source TB_sc_computer_iotest.tcl
restart
run 1000 ns
relaunch_sim
relaunch_sim
close_sim
set_property -dict [list CONFIG.Coe_File {E:/desk/code/verilog/lab4/lpm_rom_irom_io_1.coe}] [get_ips lpm_rom_irom]
generate_target all [get_files  e:/desk/code/verilog/lab4/lab4.srcs/sources_1/ip/lpm_rom_irom_7/lpm_rom_irom.xci]
catch { config_ip_cache -export [get_ips -all lpm_rom_irom] }
export_ip_user_files -of_objects [get_files e:/desk/code/verilog/lab4/lab4.srcs/sources_1/ip/lpm_rom_irom_7/lpm_rom_irom.xci] -no_script -sync -force -quiet
reset_run lpm_rom_irom_synth_1
launch_runs lpm_rom_irom_synth_1 -jobs 8
wait_on_run lpm_rom_irom_synth_1
export_simulation -of_objects [get_files e:/desk/code/verilog/lab4/lab4.srcs/sources_1/ip/lpm_rom_irom_7/lpm_rom_irom.xci] -directory E:/desk/code/verilog/lab4/lab4.ip_user_files/sim_scripts -ip_user_files_dir E:/desk/code/verilog/lab4/lab4.ip_user_files -ipstatic_source_dir E:/desk/code/verilog/lab4/lab4.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/desk/code/verilog/lab4/lab4.cache/compile_simlib/modelsim} {questa=E:/desk/code/verilog/lab4/lab4.cache/compile_simlib/questa} {riviera=E:/desk/code/verilog/lab4/lab4.cache/compile_simlib/riviera} {activehdl=E:/desk/code/verilog/lab4/lab4.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source TB_sc_computer_iotest.tcl
run 1000 ns
relaunch_sim
relaunch_sim
restart
run 3000 ns
restart
run 2000 ns
restart
run 4000 ns
close_sim
set_property -dict [list CONFIG.Coe_File {E:/desk/code/verilog/lab4/lpm_rom_irom_io.coe}] [get_ips lpm_rom_irom]
generate_target all [get_files  e:/desk/code/verilog/lab4/lab4.srcs/sources_1/ip/lpm_rom_irom_7/lpm_rom_irom.xci]
catch { config_ip_cache -export [get_ips -all lpm_rom_irom] }
export_ip_user_files -of_objects [get_files e:/desk/code/verilog/lab4/lab4.srcs/sources_1/ip/lpm_rom_irom_7/lpm_rom_irom.xci] -no_script -sync -force -quiet
reset_run lpm_rom_irom_synth_1
launch_runs lpm_rom_irom_synth_1 -jobs 8
wait_on_run lpm_rom_irom_synth_1
export_simulation -of_objects [get_files e:/desk/code/verilog/lab4/lab4.srcs/sources_1/ip/lpm_rom_irom_7/lpm_rom_irom.xci] -directory E:/desk/code/verilog/lab4/lab4.ip_user_files/sim_scripts -ip_user_files_dir E:/desk/code/verilog/lab4/lab4.ip_user_files -ipstatic_source_dir E:/desk/code/verilog/lab4/lab4.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/desk/code/verilog/lab4/lab4.cache/compile_simlib/modelsim} {questa=E:/desk/code/verilog/lab4/lab4.cache/compile_simlib/questa} {riviera=E:/desk/code/verilog/lab4/lab4.cache/compile_simlib/riviera} {activehdl=E:/desk/code/verilog/lab4/lab4.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source TB_sc_computer_iotest.tcl
restart
run 4000 ns
restart
run 4000 ns
restart
run 1000 ns
close_sim
launch_simulation
source TB_sc_computer_iotest.tcl
restart
run 4000 ns
restart
run 1000 ns
restart
run 1000 ns
set_property -dict [list CONFIG.Coe_File {E:/desk/code/verilog/lab4/lpm_rom_irom_io.coe}] [get_ips lpm_rom_irom]
generate_target all [get_files  e:/desk/code/verilog/lab4/lab4.srcs/sources_1/ip/lpm_rom_irom_7/lpm_rom_irom.xci]
catch { config_ip_cache -export [get_ips -all lpm_rom_irom] }
export_ip_user_files -of_objects [get_files e:/desk/code/verilog/lab4/lab4.srcs/sources_1/ip/lpm_rom_irom_7/lpm_rom_irom.xci] -no_script -sync -force -quiet
reset_run lpm_rom_irom_synth_1
launch_runs lpm_rom_irom_synth_1 -jobs 8
wait_on_run lpm_rom_irom_synth_1
export_simulation -of_objects [get_files e:/desk/code/verilog/lab4/lab4.srcs/sources_1/ip/lpm_rom_irom_7/lpm_rom_irom.xci] -directory E:/desk/code/verilog/lab4/lab4.ip_user_files/sim_scripts -ip_user_files_dir E:/desk/code/verilog/lab4/lab4.ip_user_files -ipstatic_source_dir E:/desk/code/verilog/lab4/lab4.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/desk/code/verilog/lab4/lab4.cache/compile_simlib/modelsim} {questa=E:/desk/code/verilog/lab4/lab4.cache/compile_simlib/questa} {riviera=E:/desk/code/verilog/lab4/lab4.cache/compile_simlib/riviera} {activehdl=E:/desk/code/verilog/lab4/lab4.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
restart
run 1000 ns
close_sim
launch_simulation
source TB_sc_computer_iotest.tcl
restart
run 3000 ns
restart
run 6000 ns
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
close_sim
refresh_design
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {E:/desk/code/verilog/lab4/lab4.runs/impl_1/sc_cpu_iotest.bit} [get_hw_devices xc7a50t_0]
current_hw_device [get_hw_devices xc7a50t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a50t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property PROGRAM.FILE {E:/desk/code/verilog/lab4/lab4.runs/impl_1/sc_cpu_iotest.bit} [get_hw_devices xc7a50t_0]
program_hw_devices [get_hw_devices xc7a50t_0]
refresh_hw_device [lindex [get_hw_devices xc7a50t_0] 0]
close_hw_manager
set_property -dict [list CONFIG.Coe_File {E:/desk/code/verilog/lab4/1.coe}] [get_ips lpm_rom_irom]
generate_target all [get_files  e:/desk/code/verilog/lab4/lab4.srcs/sources_1/ip/lpm_rom_irom_7/lpm_rom_irom.xci]
catch { config_ip_cache -export [get_ips -all lpm_rom_irom] }
export_ip_user_files -of_objects [get_files e:/desk/code/verilog/lab4/lab4.srcs/sources_1/ip/lpm_rom_irom_7/lpm_rom_irom.xci] -no_script -sync -force -quiet
reset_run lpm_rom_irom_synth_1
launch_runs lpm_rom_irom_synth_1 -jobs 8
wait_on_run lpm_rom_irom_synth_1
export_simulation -of_objects [get_files e:/desk/code/verilog/lab4/lab4.srcs/sources_1/ip/lpm_rom_irom_7/lpm_rom_irom.xci] -directory E:/desk/code/verilog/lab4/lab4.ip_user_files/sim_scripts -ip_user_files_dir E:/desk/code/verilog/lab4/lab4.ip_user_files -ipstatic_source_dir E:/desk/code/verilog/lab4/lab4.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/desk/code/verilog/lab4/lab4.cache/compile_simlib/modelsim} {questa=E:/desk/code/verilog/lab4/lab4.cache/compile_simlib/questa} {riviera=E:/desk/code/verilog/lab4/lab4.cache/compile_simlib/riviera} {activehdl=E:/desk/code/verilog/lab4/lab4.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Coe_File {E:/desk/code/verilog/lab4/q2.coe}] [get_ips lpm_ram_dq_dram]
generate_target all [get_files  E:/desk/code/verilog/lab4/lab4.srcs/sources_1/ip/lpm_ram_dq_dram_1/lpm_ram_dq_dram.xci]
catch { config_ip_cache -export [get_ips -all lpm_ram_dq_dram] }
export_ip_user_files -of_objects [get_files E:/desk/code/verilog/lab4/lab4.srcs/sources_1/ip/lpm_ram_dq_dram_1/lpm_ram_dq_dram.xci] -no_script -sync -force -quiet
reset_run lpm_ram_dq_dram_synth_1
launch_runs lpm_ram_dq_dram_synth_1 -jobs 8
wait_on_run lpm_ram_dq_dram_synth_1
export_simulation -of_objects [get_files E:/desk/code/verilog/lab4/lab4.srcs/sources_1/ip/lpm_ram_dq_dram_1/lpm_ram_dq_dram.xci] -directory E:/desk/code/verilog/lab4/lab4.ip_user_files/sim_scripts -ip_user_files_dir E:/desk/code/verilog/lab4/lab4.ip_user_files -ipstatic_source_dir E:/desk/code/verilog/lab4/lab4.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/desk/code/verilog/lab4/lab4.cache/compile_simlib/modelsim} {questa=E:/desk/code/verilog/lab4/lab4.cache/compile_simlib/questa} {riviera=E:/desk/code/verilog/lab4/lab4.cache/compile_simlib/riviera} {activehdl=E:/desk/code/verilog/lab4/lab4.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source TB_sc_computer_iotest.tcl
restart
run 6000 ns
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
close_sim
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {E:/desk/code/verilog/lab4/lab4.runs/impl_1/sc_cpu_iotest.bit} [get_hw_devices xc7a50t_0]
current_hw_device [get_hw_devices xc7a50t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a50t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property PROGRAM.FILE {E:/desk/code/verilog/lab4/lab4.runs/impl_1/sc_cpu_iotest.bit} [get_hw_devices xc7a50t_0]
program_hw_devices [get_hw_devices xc7a50t_0]
refresh_hw_device [lindex [get_hw_devices xc7a50t_0] 0]
