$date
	Sun Apr 21 01:06:08 2024
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module tst2 $end
$var wire 1 ! Q $end
$var reg 1 " J $end
$var reg 1 # K $end
$var reg 1 $ clk $end
$var reg 1 % rst $end
$var integer 32 & i [31:0] $end
$scope module d1 $end
$var wire 1 " J $end
$var wire 1 # K $end
$var wire 1 $ clk $end
$var wire 1 % rst $end
$var wire 1 ' w1 $end
$var wire 1 ! Q $end
$scope module d $end
$var wire 1 ' D $end
$var wire 1 $ clk $end
$var wire 1 % rst $end
$var reg 1 ! Q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x'
b0 &
0%
0$
x#
x"
0!
$end
#100
0'
0#
0"
1%
#200
b1 &
1$
#300
1'
b10 &
1"
0$
#400
1!
b11 &
1$
#500
b100 &
0"
0$
#600
b101 &
1$
#700
b110 &
1"
0$
#800
b111 &
1$
#900
