/* SPDX-License-Identifier: MIT
 *
 * Copyright 2016-2020 HabanaLabs, Ltd.
 * All Rights Reserved.
 *
 */

/************************************
 ** This is an auto-generated file **
 **       DO NOT EDIT BELOW        **
 ************************************/

#ifndef ASIC_REG_DCORE2_MME_QM_REGS_H_
#define ASIC_REG_DCORE2_MME_QM_REGS_H_

/*
 *****************************************
 *   DCORE2_MME_QM
 *   (Prototype: QMAN)
 *****************************************
 */

#define mmDCORE2_MME_QM_GLBL_CFG0 0x44CA000

#define mmDCORE2_MME_QM_GLBL_CFG1 0x44CA004

#define mmDCORE2_MME_QM_GLBL_CFG2 0x44CA008

#define mmDCORE2_MME_QM_GLBL_ERR_CFG 0x44CA00C

#define mmDCORE2_MME_QM_GLBL_ERR_CFG1 0x44CA010

#define mmDCORE2_MME_QM_GLBL_ERR_ARC_HALT_EN 0x44CA014

#define mmDCORE2_MME_QM_GLBL_AXCACHE 0x44CA018

#define mmDCORE2_MME_QM_GLBL_STS0 0x44CA01C

#define mmDCORE2_MME_QM_GLBL_STS1 0x44CA020

#define mmDCORE2_MME_QM_GLBL_ERR_STS_0 0x44CA024

#define mmDCORE2_MME_QM_GLBL_ERR_STS_1 0x44CA028

#define mmDCORE2_MME_QM_GLBL_ERR_STS_2 0x44CA02C

#define mmDCORE2_MME_QM_GLBL_ERR_STS_3 0x44CA030

#define mmDCORE2_MME_QM_GLBL_ERR_STS_4 0x44CA034

#define mmDCORE2_MME_QM_GLBL_ERR_MSG_EN_0 0x44CA038

#define mmDCORE2_MME_QM_GLBL_ERR_MSG_EN_1 0x44CA03C

#define mmDCORE2_MME_QM_GLBL_ERR_MSG_EN_2 0x44CA040

#define mmDCORE2_MME_QM_GLBL_ERR_MSG_EN_3 0x44CA044

#define mmDCORE2_MME_QM_GLBL_ERR_MSG_EN_4 0x44CA048

#define mmDCORE2_MME_QM_GLBL_PROT 0x44CA04C

#define mmDCORE2_MME_QM_PQ_BASE_LO_0 0x44CA050

#define mmDCORE2_MME_QM_PQ_BASE_LO_1 0x44CA054

#define mmDCORE2_MME_QM_PQ_BASE_LO_2 0x44CA058

#define mmDCORE2_MME_QM_PQ_BASE_LO_3 0x44CA05C

#define mmDCORE2_MME_QM_PQ_BASE_HI_0 0x44CA060

#define mmDCORE2_MME_QM_PQ_BASE_HI_1 0x44CA064

#define mmDCORE2_MME_QM_PQ_BASE_HI_2 0x44CA068

#define mmDCORE2_MME_QM_PQ_BASE_HI_3 0x44CA06C

#define mmDCORE2_MME_QM_PQ_SIZE_0 0x44CA070

#define mmDCORE2_MME_QM_PQ_SIZE_1 0x44CA074

#define mmDCORE2_MME_QM_PQ_SIZE_2 0x44CA078

#define mmDCORE2_MME_QM_PQ_SIZE_3 0x44CA07C

#define mmDCORE2_MME_QM_PQ_PI_0 0x44CA080

#define mmDCORE2_MME_QM_PQ_PI_1 0x44CA084

#define mmDCORE2_MME_QM_PQ_PI_2 0x44CA088

#define mmDCORE2_MME_QM_PQ_PI_3 0x44CA08C

#define mmDCORE2_MME_QM_PQ_CI_0 0x44CA090

#define mmDCORE2_MME_QM_PQ_CI_1 0x44CA094

#define mmDCORE2_MME_QM_PQ_CI_2 0x44CA098

#define mmDCORE2_MME_QM_PQ_CI_3 0x44CA09C

#define mmDCORE2_MME_QM_PQ_CFG0_0 0x44CA0A0

#define mmDCORE2_MME_QM_PQ_CFG0_1 0x44CA0A4

#define mmDCORE2_MME_QM_PQ_CFG0_2 0x44CA0A8

#define mmDCORE2_MME_QM_PQ_CFG0_3 0x44CA0AC

#define mmDCORE2_MME_QM_PQ_CFG1_0 0x44CA0B0

#define mmDCORE2_MME_QM_PQ_CFG1_1 0x44CA0B4

#define mmDCORE2_MME_QM_PQ_CFG1_2 0x44CA0B8

#define mmDCORE2_MME_QM_PQ_CFG1_3 0x44CA0BC

#define mmDCORE2_MME_QM_PQ_STS0_0 0x44CA0C0

#define mmDCORE2_MME_QM_PQ_STS0_1 0x44CA0C4

#define mmDCORE2_MME_QM_PQ_STS0_2 0x44CA0C8

#define mmDCORE2_MME_QM_PQ_STS0_3 0x44CA0CC

#define mmDCORE2_MME_QM_PQ_STS1_0 0x44CA0D0

#define mmDCORE2_MME_QM_PQ_STS1_1 0x44CA0D4

#define mmDCORE2_MME_QM_PQ_STS1_2 0x44CA0D8

#define mmDCORE2_MME_QM_PQ_STS1_3 0x44CA0DC

#define mmDCORE2_MME_QM_CQ_CFG0_0 0x44CA0E0

#define mmDCORE2_MME_QM_CQ_CFG0_1 0x44CA0E4

#define mmDCORE2_MME_QM_CQ_CFG0_2 0x44CA0E8

#define mmDCORE2_MME_QM_CQ_CFG0_3 0x44CA0EC

#define mmDCORE2_MME_QM_CQ_CFG0_4 0x44CA0F0

#define mmDCORE2_MME_QM_CQ_STS0_0 0x44CA0F4

#define mmDCORE2_MME_QM_CQ_STS0_1 0x44CA0F8

#define mmDCORE2_MME_QM_CQ_STS0_2 0x44CA0FC

#define mmDCORE2_MME_QM_CQ_STS0_3 0x44CA100

#define mmDCORE2_MME_QM_CQ_STS0_4 0x44CA104

#define mmDCORE2_MME_QM_CQ_CFG1_0 0x44CA108

#define mmDCORE2_MME_QM_CQ_CFG1_1 0x44CA10C

#define mmDCORE2_MME_QM_CQ_CFG1_2 0x44CA110

#define mmDCORE2_MME_QM_CQ_CFG1_3 0x44CA114

#define mmDCORE2_MME_QM_CQ_CFG1_4 0x44CA118

#define mmDCORE2_MME_QM_CQ_STS1_0 0x44CA11C

#define mmDCORE2_MME_QM_CQ_STS1_1 0x44CA120

#define mmDCORE2_MME_QM_CQ_STS1_2 0x44CA124

#define mmDCORE2_MME_QM_CQ_STS1_3 0x44CA128

#define mmDCORE2_MME_QM_CQ_STS1_4 0x44CA12C

#define mmDCORE2_MME_QM_CQ_PTR_LO_0 0x44CA150

#define mmDCORE2_MME_QM_CQ_PTR_HI_0 0x44CA154

#define mmDCORE2_MME_QM_CQ_TSIZE_0 0x44CA158

#define mmDCORE2_MME_QM_CQ_CTL_0 0x44CA15C

#define mmDCORE2_MME_QM_CQ_PTR_LO_1 0x44CA160

#define mmDCORE2_MME_QM_CQ_PTR_HI_1 0x44CA164

#define mmDCORE2_MME_QM_CQ_TSIZE_1 0x44CA168

#define mmDCORE2_MME_QM_CQ_CTL_1 0x44CA16C

#define mmDCORE2_MME_QM_CQ_PTR_LO_2 0x44CA170

#define mmDCORE2_MME_QM_CQ_PTR_HI_2 0x44CA174

#define mmDCORE2_MME_QM_CQ_TSIZE_2 0x44CA178

#define mmDCORE2_MME_QM_CQ_CTL_2 0x44CA17C

#define mmDCORE2_MME_QM_CQ_PTR_LO_3 0x44CA180

#define mmDCORE2_MME_QM_CQ_PTR_HI_3 0x44CA184

#define mmDCORE2_MME_QM_CQ_TSIZE_3 0x44CA188

#define mmDCORE2_MME_QM_CQ_CTL_3 0x44CA18C

#define mmDCORE2_MME_QM_CQ_PTR_LO_4 0x44CA190

#define mmDCORE2_MME_QM_CQ_PTR_HI_4 0x44CA194

#define mmDCORE2_MME_QM_CQ_TSIZE_4 0x44CA198

#define mmDCORE2_MME_QM_CQ_CTL_4 0x44CA19C

#define mmDCORE2_MME_QM_CQ_TSIZE_STS_0 0x44CA1A0

#define mmDCORE2_MME_QM_CQ_TSIZE_STS_1 0x44CA1A4

#define mmDCORE2_MME_QM_CQ_TSIZE_STS_2 0x44CA1A8

#define mmDCORE2_MME_QM_CQ_TSIZE_STS_3 0x44CA1AC

#define mmDCORE2_MME_QM_CQ_TSIZE_STS_4 0x44CA1B0

#define mmDCORE2_MME_QM_CQ_PTR_LO_STS_0 0x44CA1B4

#define mmDCORE2_MME_QM_CQ_PTR_LO_STS_1 0x44CA1B8

#define mmDCORE2_MME_QM_CQ_PTR_LO_STS_2 0x44CA1BC

#define mmDCORE2_MME_QM_CQ_PTR_LO_STS_3 0x44CA1C0

#define mmDCORE2_MME_QM_CQ_PTR_LO_STS_4 0x44CA1C4

#define mmDCORE2_MME_QM_CQ_PTR_HI_STS_0 0x44CA1C8

#define mmDCORE2_MME_QM_CQ_PTR_HI_STS_1 0x44CA1CC

#define mmDCORE2_MME_QM_CQ_PTR_HI_STS_2 0x44CA1D0

#define mmDCORE2_MME_QM_CQ_PTR_HI_STS_3 0x44CA1D4

#define mmDCORE2_MME_QM_CQ_PTR_HI_STS_4 0x44CA1D8

#define mmDCORE2_MME_QM_CQ_IFIFO_STS_0 0x44CA1DC

#define mmDCORE2_MME_QM_CQ_IFIFO_STS_1 0x44CA1E0

#define mmDCORE2_MME_QM_CQ_IFIFO_STS_2 0x44CA1E4

#define mmDCORE2_MME_QM_CQ_IFIFO_STS_3 0x44CA1E8

#define mmDCORE2_MME_QM_CQ_IFIFO_STS_4 0x44CA1EC

#define mmDCORE2_MME_QM_CP_MSG_BASE0_ADDR_LO_0 0x44CA1F0

#define mmDCORE2_MME_QM_CP_MSG_BASE0_ADDR_LO_1 0x44CA1F4

#define mmDCORE2_MME_QM_CP_MSG_BASE0_ADDR_LO_2 0x44CA1F8

#define mmDCORE2_MME_QM_CP_MSG_BASE0_ADDR_LO_3 0x44CA1FC

#define mmDCORE2_MME_QM_CP_MSG_BASE0_ADDR_LO_4 0x44CA200

#define mmDCORE2_MME_QM_CP_MSG_BASE0_ADDR_HI_0 0x44CA204

#define mmDCORE2_MME_QM_CP_MSG_BASE0_ADDR_HI_1 0x44CA208

#define mmDCORE2_MME_QM_CP_MSG_BASE0_ADDR_HI_2 0x44CA20C

#define mmDCORE2_MME_QM_CP_MSG_BASE0_ADDR_HI_3 0x44CA210

#define mmDCORE2_MME_QM_CP_MSG_BASE0_ADDR_HI_4 0x44CA214

#define mmDCORE2_MME_QM_CP_MSG_BASE1_ADDR_LO_0 0x44CA218

#define mmDCORE2_MME_QM_CP_MSG_BASE1_ADDR_LO_1 0x44CA21C

#define mmDCORE2_MME_QM_CP_MSG_BASE1_ADDR_LO_2 0x44CA220

#define mmDCORE2_MME_QM_CP_MSG_BASE1_ADDR_LO_3 0x44CA224

#define mmDCORE2_MME_QM_CP_MSG_BASE1_ADDR_LO_4 0x44CA228

#define mmDCORE2_MME_QM_CP_MSG_BASE1_ADDR_HI_0 0x44CA22C

#define mmDCORE2_MME_QM_CP_MSG_BASE1_ADDR_HI_1 0x44CA230

#define mmDCORE2_MME_QM_CP_MSG_BASE1_ADDR_HI_2 0x44CA234

#define mmDCORE2_MME_QM_CP_MSG_BASE1_ADDR_HI_3 0x44CA238

#define mmDCORE2_MME_QM_CP_MSG_BASE1_ADDR_HI_4 0x44CA23C

#define mmDCORE2_MME_QM_CP_MSG_BASE2_ADDR_LO_0 0x44CA240

#define mmDCORE2_MME_QM_CP_MSG_BASE2_ADDR_LO_1 0x44CA244

#define mmDCORE2_MME_QM_CP_MSG_BASE2_ADDR_LO_2 0x44CA248

#define mmDCORE2_MME_QM_CP_MSG_BASE2_ADDR_LO_3 0x44CA24C

#define mmDCORE2_MME_QM_CP_MSG_BASE2_ADDR_LO_4 0x44CA250

#define mmDCORE2_MME_QM_CP_MSG_BASE2_ADDR_HI_0 0x44CA254

#define mmDCORE2_MME_QM_CP_MSG_BASE2_ADDR_HI_1 0x44CA258

#define mmDCORE2_MME_QM_CP_MSG_BASE2_ADDR_HI_2 0x44CA25C

#define mmDCORE2_MME_QM_CP_MSG_BASE2_ADDR_HI_3 0x44CA260

#define mmDCORE2_MME_QM_CP_MSG_BASE2_ADDR_HI_4 0x44CA264

#define mmDCORE2_MME_QM_CP_MSG_BASE3_ADDR_LO_0 0x44CA268

#define mmDCORE2_MME_QM_CP_MSG_BASE3_ADDR_LO_1 0x44CA26C

#define mmDCORE2_MME_QM_CP_MSG_BASE3_ADDR_LO_2 0x44CA270

#define mmDCORE2_MME_QM_CP_MSG_BASE3_ADDR_LO_3 0x44CA274

#define mmDCORE2_MME_QM_CP_MSG_BASE3_ADDR_LO_4 0x44CA278

#define mmDCORE2_MME_QM_CP_MSG_BASE3_ADDR_HI_0 0x44CA27C

#define mmDCORE2_MME_QM_CP_MSG_BASE3_ADDR_HI_1 0x44CA280

#define mmDCORE2_MME_QM_CP_MSG_BASE3_ADDR_HI_2 0x44CA284

#define mmDCORE2_MME_QM_CP_MSG_BASE3_ADDR_HI_3 0x44CA288

#define mmDCORE2_MME_QM_CP_MSG_BASE3_ADDR_HI_4 0x44CA28C

#define mmDCORE2_MME_QM_CP_FENCE0_RDATA_0 0x44CA290

#define mmDCORE2_MME_QM_CP_FENCE0_RDATA_1 0x44CA294

#define mmDCORE2_MME_QM_CP_FENCE0_RDATA_2 0x44CA298

#define mmDCORE2_MME_QM_CP_FENCE0_RDATA_3 0x44CA29C

#define mmDCORE2_MME_QM_CP_FENCE0_RDATA_4 0x44CA2A0

#define mmDCORE2_MME_QM_CP_FENCE1_RDATA_0 0x44CA2A4

#define mmDCORE2_MME_QM_CP_FENCE1_RDATA_1 0x44CA2A8

#define mmDCORE2_MME_QM_CP_FENCE1_RDATA_2 0x44CA2AC

#define mmDCORE2_MME_QM_CP_FENCE1_RDATA_3 0x44CA2B0

#define mmDCORE2_MME_QM_CP_FENCE1_RDATA_4 0x44CA2B4

#define mmDCORE2_MME_QM_CP_FENCE2_RDATA_0 0x44CA2B8

#define mmDCORE2_MME_QM_CP_FENCE2_RDATA_1 0x44CA2BC

#define mmDCORE2_MME_QM_CP_FENCE2_RDATA_2 0x44CA2C0

#define mmDCORE2_MME_QM_CP_FENCE2_RDATA_3 0x44CA2C4

#define mmDCORE2_MME_QM_CP_FENCE2_RDATA_4 0x44CA2C8

#define mmDCORE2_MME_QM_CP_FENCE3_RDATA_0 0x44CA2CC

#define mmDCORE2_MME_QM_CP_FENCE3_RDATA_1 0x44CA2D0

#define mmDCORE2_MME_QM_CP_FENCE3_RDATA_2 0x44CA2D4

#define mmDCORE2_MME_QM_CP_FENCE3_RDATA_3 0x44CA2D8

#define mmDCORE2_MME_QM_CP_FENCE3_RDATA_4 0x44CA2DC

#define mmDCORE2_MME_QM_CP_FENCE0_CNT_0 0x44CA2E0

#define mmDCORE2_MME_QM_CP_FENCE0_CNT_1 0x44CA2E4

#define mmDCORE2_MME_QM_CP_FENCE0_CNT_2 0x44CA2E8

#define mmDCORE2_MME_QM_CP_FENCE0_CNT_3 0x44CA2EC

#define mmDCORE2_MME_QM_CP_FENCE0_CNT_4 0x44CA2F0

#define mmDCORE2_MME_QM_CP_FENCE1_CNT_0 0x44CA2F4

#define mmDCORE2_MME_QM_CP_FENCE1_CNT_1 0x44CA2F8

#define mmDCORE2_MME_QM_CP_FENCE1_CNT_2 0x44CA2FC

#define mmDCORE2_MME_QM_CP_FENCE1_CNT_3 0x44CA300

#define mmDCORE2_MME_QM_CP_FENCE1_CNT_4 0x44CA304

#define mmDCORE2_MME_QM_CP_FENCE2_CNT_0 0x44CA308

#define mmDCORE2_MME_QM_CP_FENCE2_CNT_1 0x44CA30C

#define mmDCORE2_MME_QM_CP_FENCE2_CNT_2 0x44CA310

#define mmDCORE2_MME_QM_CP_FENCE2_CNT_3 0x44CA314

#define mmDCORE2_MME_QM_CP_FENCE2_CNT_4 0x44CA318

#define mmDCORE2_MME_QM_CP_FENCE3_CNT_0 0x44CA31C

#define mmDCORE2_MME_QM_CP_FENCE3_CNT_1 0x44CA320

#define mmDCORE2_MME_QM_CP_FENCE3_CNT_2 0x44CA324

#define mmDCORE2_MME_QM_CP_FENCE3_CNT_3 0x44CA328

#define mmDCORE2_MME_QM_CP_FENCE3_CNT_4 0x44CA32C

#define mmDCORE2_MME_QM_CP_BARRIER_CFG 0x44CA330

#define mmDCORE2_MME_QM_CP_LDMA_SRC_BASE_LO_OFFSET 0x44CA334

#define mmDCORE2_MME_QM_CP_LDMA_DST_BASE_LO_OFFSET 0x44CA338

#define mmDCORE2_MME_QM_CP_LDMA_TSIZE_OFFSET 0x44CA33C

#define mmDCORE2_MME_QM_CP_CQ_PTR_LO_OFFSET_0 0x44CA340

#define mmDCORE2_MME_QM_CP_CQ_PTR_LO_OFFSET_1 0x44CA344

#define mmDCORE2_MME_QM_CP_CQ_PTR_LO_OFFSET_2 0x44CA348

#define mmDCORE2_MME_QM_CP_CQ_PTR_LO_OFFSET_3 0x44CA34C

#define mmDCORE2_MME_QM_CP_CQ_PTR_LO_OFFSET_4 0x44CA350

#define mmDCORE2_MME_QM_CP_STS_0 0x44CA368

#define mmDCORE2_MME_QM_CP_STS_1 0x44CA36C

#define mmDCORE2_MME_QM_CP_STS_2 0x44CA370

#define mmDCORE2_MME_QM_CP_STS_3 0x44CA374

#define mmDCORE2_MME_QM_CP_STS_4 0x44CA378

#define mmDCORE2_MME_QM_CP_CURRENT_INST_LO_0 0x44CA37C

#define mmDCORE2_MME_QM_CP_CURRENT_INST_LO_1 0x44CA380

#define mmDCORE2_MME_QM_CP_CURRENT_INST_LO_2 0x44CA384

#define mmDCORE2_MME_QM_CP_CURRENT_INST_LO_3 0x44CA388

#define mmDCORE2_MME_QM_CP_CURRENT_INST_LO_4 0x44CA38C

#define mmDCORE2_MME_QM_CP_CURRENT_INST_HI_0 0x44CA390

#define mmDCORE2_MME_QM_CP_CURRENT_INST_HI_1 0x44CA394

#define mmDCORE2_MME_QM_CP_CURRENT_INST_HI_2 0x44CA398

#define mmDCORE2_MME_QM_CP_CURRENT_INST_HI_3 0x44CA39C

#define mmDCORE2_MME_QM_CP_CURRENT_INST_HI_4 0x44CA3A0

#define mmDCORE2_MME_QM_CP_PRED_0 0x44CA3A4

#define mmDCORE2_MME_QM_CP_PRED_1 0x44CA3A8

#define mmDCORE2_MME_QM_CP_PRED_2 0x44CA3AC

#define mmDCORE2_MME_QM_CP_PRED_3 0x44CA3B0

#define mmDCORE2_MME_QM_CP_PRED_4 0x44CA3B4

#define mmDCORE2_MME_QM_CP_PRED_UPEN_0 0x44CA3B8

#define mmDCORE2_MME_QM_CP_PRED_UPEN_1 0x44CA3BC

#define mmDCORE2_MME_QM_CP_PRED_UPEN_2 0x44CA3C0

#define mmDCORE2_MME_QM_CP_PRED_UPEN_3 0x44CA3C4

#define mmDCORE2_MME_QM_CP_PRED_UPEN_4 0x44CA3C8

#define mmDCORE2_MME_QM_CP_DBG_0_0 0x44CA3CC

#define mmDCORE2_MME_QM_CP_DBG_0_1 0x44CA3D0

#define mmDCORE2_MME_QM_CP_DBG_0_2 0x44CA3D4

#define mmDCORE2_MME_QM_CP_DBG_0_3 0x44CA3D8

#define mmDCORE2_MME_QM_CP_DBG_0_4 0x44CA3DC

#define mmDCORE2_MME_QM_CP_CPDMA_UP_CRED_0 0x44CA3E0

#define mmDCORE2_MME_QM_CP_CPDMA_UP_CRED_1 0x44CA3E4

#define mmDCORE2_MME_QM_CP_CPDMA_UP_CRED_2 0x44CA3E8

#define mmDCORE2_MME_QM_CP_CPDMA_UP_CRED_3 0x44CA3EC

#define mmDCORE2_MME_QM_CP_CPDMA_UP_CRED_4 0x44CA3F0

#define mmDCORE2_MME_QM_CP_IN_DATA_LO_0 0x44CA3F4

#define mmDCORE2_MME_QM_CP_IN_DATA_LO_1 0x44CA3F8

#define mmDCORE2_MME_QM_CP_IN_DATA_LO_2 0x44CA3FC

#define mmDCORE2_MME_QM_CP_IN_DATA_LO_3 0x44CA400

#define mmDCORE2_MME_QM_CP_IN_DATA_LO_4 0x44CA404

#define mmDCORE2_MME_QM_CP_IN_DATA_HI_0 0x44CA408

#define mmDCORE2_MME_QM_CP_IN_DATA_HI_1 0x44CA40C

#define mmDCORE2_MME_QM_CP_IN_DATA_HI_2 0x44CA410

#define mmDCORE2_MME_QM_CP_IN_DATA_HI_3 0x44CA414

#define mmDCORE2_MME_QM_CP_IN_DATA_HI_4 0x44CA418

#define mmDCORE2_MME_QM_PQC_HBW_BASE_LO_0 0x44CA41C

#define mmDCORE2_MME_QM_PQC_HBW_BASE_LO_1 0x44CA420

#define mmDCORE2_MME_QM_PQC_HBW_BASE_LO_2 0x44CA424

#define mmDCORE2_MME_QM_PQC_HBW_BASE_LO_3 0x44CA428

#define mmDCORE2_MME_QM_PQC_HBW_BASE_HI_0 0x44CA42C

#define mmDCORE2_MME_QM_PQC_HBW_BASE_HI_1 0x44CA430

#define mmDCORE2_MME_QM_PQC_HBW_BASE_HI_2 0x44CA434

#define mmDCORE2_MME_QM_PQC_HBW_BASE_HI_3 0x44CA438

#define mmDCORE2_MME_QM_PQC_SIZE_0 0x44CA43C

#define mmDCORE2_MME_QM_PQC_SIZE_1 0x44CA440

#define mmDCORE2_MME_QM_PQC_SIZE_2 0x44CA444

#define mmDCORE2_MME_QM_PQC_SIZE_3 0x44CA448

#define mmDCORE2_MME_QM_PQC_PI_0 0x44CA44C

#define mmDCORE2_MME_QM_PQC_PI_1 0x44CA450

#define mmDCORE2_MME_QM_PQC_PI_2 0x44CA454

#define mmDCORE2_MME_QM_PQC_PI_3 0x44CA458

#define mmDCORE2_MME_QM_PQC_LBW_WDATA_0 0x44CA45C

#define mmDCORE2_MME_QM_PQC_LBW_WDATA_1 0x44CA460

#define mmDCORE2_MME_QM_PQC_LBW_WDATA_2 0x44CA464

#define mmDCORE2_MME_QM_PQC_LBW_WDATA_3 0x44CA468

#define mmDCORE2_MME_QM_PQC_LBW_BASE_LO_0 0x44CA46C

#define mmDCORE2_MME_QM_PQC_LBW_BASE_LO_1 0x44CA470

#define mmDCORE2_MME_QM_PQC_LBW_BASE_LO_2 0x44CA474

#define mmDCORE2_MME_QM_PQC_LBW_BASE_LO_3 0x44CA478

#define mmDCORE2_MME_QM_PQC_LBW_BASE_HI_0 0x44CA47C

#define mmDCORE2_MME_QM_PQC_LBW_BASE_HI_1 0x44CA480

#define mmDCORE2_MME_QM_PQC_LBW_BASE_HI_2 0x44CA484

#define mmDCORE2_MME_QM_PQC_LBW_BASE_HI_3 0x44CA488

#define mmDCORE2_MME_QM_PQC_CFG 0x44CA48C

#define mmDCORE2_MME_QM_PQC_SECURE_PUSH_IND 0x44CA490

#define mmDCORE2_MME_QM_ARB_MASK 0x44CA4A0

#define mmDCORE2_MME_QM_ARB_CFG_0 0x44CA4A4

#define mmDCORE2_MME_QM_ARB_CHOICE_Q_PUSH 0x44CA4A8

#define mmDCORE2_MME_QM_ARB_WRR_WEIGHT_0 0x44CA4AC

#define mmDCORE2_MME_QM_ARB_WRR_WEIGHT_1 0x44CA4B0

#define mmDCORE2_MME_QM_ARB_WRR_WEIGHT_2 0x44CA4B4

#define mmDCORE2_MME_QM_ARB_WRR_WEIGHT_3 0x44CA4B8

#define mmDCORE2_MME_QM_ARB_CFG_1 0x44CA4BC

#define mmDCORE2_MME_QM_ARB_MST_AVAIL_CRED_0 0x44CA4C0

#define mmDCORE2_MME_QM_ARB_MST_AVAIL_CRED_1 0x44CA4C4

#define mmDCORE2_MME_QM_ARB_MST_AVAIL_CRED_2 0x44CA4C8

#define mmDCORE2_MME_QM_ARB_MST_AVAIL_CRED_3 0x44CA4CC

#define mmDCORE2_MME_QM_ARB_MST_AVAIL_CRED_4 0x44CA4D0

#define mmDCORE2_MME_QM_ARB_MST_AVAIL_CRED_5 0x44CA4D4

#define mmDCORE2_MME_QM_ARB_MST_AVAIL_CRED_6 0x44CA4D8

#define mmDCORE2_MME_QM_ARB_MST_AVAIL_CRED_7 0x44CA4DC

#define mmDCORE2_MME_QM_ARB_MST_AVAIL_CRED_8 0x44CA4E0

#define mmDCORE2_MME_QM_ARB_MST_AVAIL_CRED_9 0x44CA4E4

#define mmDCORE2_MME_QM_ARB_MST_AVAIL_CRED_10 0x44CA4E8

#define mmDCORE2_MME_QM_ARB_MST_AVAIL_CRED_11 0x44CA4EC

#define mmDCORE2_MME_QM_ARB_MST_AVAIL_CRED_12 0x44CA4F0

#define mmDCORE2_MME_QM_ARB_MST_AVAIL_CRED_13 0x44CA4F4

#define mmDCORE2_MME_QM_ARB_MST_AVAIL_CRED_14 0x44CA4F8

#define mmDCORE2_MME_QM_ARB_MST_AVAIL_CRED_15 0x44CA4FC

#define mmDCORE2_MME_QM_ARB_MST_AVAIL_CRED_16 0x44CA500

#define mmDCORE2_MME_QM_ARB_MST_AVAIL_CRED_17 0x44CA504

#define mmDCORE2_MME_QM_ARB_MST_AVAIL_CRED_18 0x44CA508

#define mmDCORE2_MME_QM_ARB_MST_AVAIL_CRED_19 0x44CA50C

#define mmDCORE2_MME_QM_ARB_MST_AVAIL_CRED_20 0x44CA510

#define mmDCORE2_MME_QM_ARB_MST_AVAIL_CRED_21 0x44CA514

#define mmDCORE2_MME_QM_ARB_MST_AVAIL_CRED_22 0x44CA518

#define mmDCORE2_MME_QM_ARB_MST_AVAIL_CRED_23 0x44CA51C

#define mmDCORE2_MME_QM_ARB_MST_AVAIL_CRED_24 0x44CA520

#define mmDCORE2_MME_QM_ARB_MST_AVAIL_CRED_25 0x44CA524

#define mmDCORE2_MME_QM_ARB_MST_AVAIL_CRED_26 0x44CA528

#define mmDCORE2_MME_QM_ARB_MST_AVAIL_CRED_27 0x44CA52C

#define mmDCORE2_MME_QM_ARB_MST_AVAIL_CRED_28 0x44CA530

#define mmDCORE2_MME_QM_ARB_MST_AVAIL_CRED_29 0x44CA534

#define mmDCORE2_MME_QM_ARB_MST_AVAIL_CRED_30 0x44CA538

#define mmDCORE2_MME_QM_ARB_MST_AVAIL_CRED_31 0x44CA53C

#define mmDCORE2_MME_QM_ARB_MST_AVAIL_CRED_32 0x44CA540

#define mmDCORE2_MME_QM_ARB_MST_AVAIL_CRED_33 0x44CA544

#define mmDCORE2_MME_QM_ARB_MST_AVAIL_CRED_34 0x44CA548

#define mmDCORE2_MME_QM_ARB_MST_AVAIL_CRED_35 0x44CA54C

#define mmDCORE2_MME_QM_ARB_MST_AVAIL_CRED_36 0x44CA550

#define mmDCORE2_MME_QM_ARB_MST_AVAIL_CRED_37 0x44CA554

#define mmDCORE2_MME_QM_ARB_MST_AVAIL_CRED_38 0x44CA558

#define mmDCORE2_MME_QM_ARB_MST_AVAIL_CRED_39 0x44CA55C

#define mmDCORE2_MME_QM_ARB_MST_AVAIL_CRED_40 0x44CA560

#define mmDCORE2_MME_QM_ARB_MST_AVAIL_CRED_41 0x44CA564

#define mmDCORE2_MME_QM_ARB_MST_AVAIL_CRED_42 0x44CA568

#define mmDCORE2_MME_QM_ARB_MST_AVAIL_CRED_43 0x44CA56C

#define mmDCORE2_MME_QM_ARB_MST_AVAIL_CRED_44 0x44CA570

#define mmDCORE2_MME_QM_ARB_MST_AVAIL_CRED_45 0x44CA574

#define mmDCORE2_MME_QM_ARB_MST_AVAIL_CRED_46 0x44CA578

#define mmDCORE2_MME_QM_ARB_MST_AVAIL_CRED_47 0x44CA57C

#define mmDCORE2_MME_QM_ARB_MST_AVAIL_CRED_48 0x44CA580

#define mmDCORE2_MME_QM_ARB_MST_AVAIL_CRED_49 0x44CA584

#define mmDCORE2_MME_QM_ARB_MST_AVAIL_CRED_50 0x44CA588

#define mmDCORE2_MME_QM_ARB_MST_AVAIL_CRED_51 0x44CA58C

#define mmDCORE2_MME_QM_ARB_MST_AVAIL_CRED_52 0x44CA590

#define mmDCORE2_MME_QM_ARB_MST_AVAIL_CRED_53 0x44CA594

#define mmDCORE2_MME_QM_ARB_MST_AVAIL_CRED_54 0x44CA598

#define mmDCORE2_MME_QM_ARB_MST_AVAIL_CRED_55 0x44CA59C

#define mmDCORE2_MME_QM_ARB_MST_AVAIL_CRED_56 0x44CA5A0

#define mmDCORE2_MME_QM_ARB_MST_AVAIL_CRED_57 0x44CA5A4

#define mmDCORE2_MME_QM_ARB_MST_AVAIL_CRED_58 0x44CA5A8

#define mmDCORE2_MME_QM_ARB_MST_AVAIL_CRED_59 0x44CA5AC

#define mmDCORE2_MME_QM_ARB_MST_AVAIL_CRED_60 0x44CA5B0

#define mmDCORE2_MME_QM_ARB_MST_AVAIL_CRED_61 0x44CA5B4

#define mmDCORE2_MME_QM_ARB_MST_AVAIL_CRED_62 0x44CA5B8

#define mmDCORE2_MME_QM_ARB_MST_AVAIL_CRED_63 0x44CA5BC

#define mmDCORE2_MME_QM_ARB_MST_CRED_INC 0x44CA5E0

#define mmDCORE2_MME_QM_ARB_MST_CHOICE_PUSH_OFST_0 0x44CA5E4

#define mmDCORE2_MME_QM_ARB_MST_CHOICE_PUSH_OFST_1 0x44CA5E8

#define mmDCORE2_MME_QM_ARB_MST_CHOICE_PUSH_OFST_2 0x44CA5EC

#define mmDCORE2_MME_QM_ARB_MST_CHOICE_PUSH_OFST_3 0x44CA5F0

#define mmDCORE2_MME_QM_ARB_MST_CHOICE_PUSH_OFST_4 0x44CA5F4

#define mmDCORE2_MME_QM_ARB_MST_CHOICE_PUSH_OFST_5 0x44CA5F8

#define mmDCORE2_MME_QM_ARB_MST_CHOICE_PUSH_OFST_6 0x44CA5FC

#define mmDCORE2_MME_QM_ARB_MST_CHOICE_PUSH_OFST_7 0x44CA600

#define mmDCORE2_MME_QM_ARB_MST_CHOICE_PUSH_OFST_8 0x44CA604

#define mmDCORE2_MME_QM_ARB_MST_CHOICE_PUSH_OFST_9 0x44CA608

#define mmDCORE2_MME_QM_ARB_MST_CHOICE_PUSH_OFST_10 0x44CA60C

#define mmDCORE2_MME_QM_ARB_MST_CHOICE_PUSH_OFST_11 0x44CA610

#define mmDCORE2_MME_QM_ARB_MST_CHOICE_PUSH_OFST_12 0x44CA614

#define mmDCORE2_MME_QM_ARB_MST_CHOICE_PUSH_OFST_13 0x44CA618

#define mmDCORE2_MME_QM_ARB_MST_CHOICE_PUSH_OFST_14 0x44CA61C

#define mmDCORE2_MME_QM_ARB_MST_CHOICE_PUSH_OFST_15 0x44CA620

#define mmDCORE2_MME_QM_ARB_MST_CHOICE_PUSH_OFST_16 0x44CA624

#define mmDCORE2_MME_QM_ARB_MST_CHOICE_PUSH_OFST_17 0x44CA628

#define mmDCORE2_MME_QM_ARB_MST_CHOICE_PUSH_OFST_18 0x44CA62C

#define mmDCORE2_MME_QM_ARB_MST_CHOICE_PUSH_OFST_19 0x44CA630

#define mmDCORE2_MME_QM_ARB_MST_CHOICE_PUSH_OFST_20 0x44CA634

#define mmDCORE2_MME_QM_ARB_MST_CHOICE_PUSH_OFST_21 0x44CA638

#define mmDCORE2_MME_QM_ARB_MST_CHOICE_PUSH_OFST_22 0x44CA63C

#define mmDCORE2_MME_QM_ARB_MST_CHOICE_PUSH_OFST_23 0x44CA640

#define mmDCORE2_MME_QM_ARB_MST_CHOICE_PUSH_OFST_24 0x44CA644

#define mmDCORE2_MME_QM_ARB_MST_CHOICE_PUSH_OFST_25 0x44CA648

#define mmDCORE2_MME_QM_ARB_MST_CHOICE_PUSH_OFST_26 0x44CA64C

#define mmDCORE2_MME_QM_ARB_MST_CHOICE_PUSH_OFST_27 0x44CA650

#define mmDCORE2_MME_QM_ARB_MST_CHOICE_PUSH_OFST_28 0x44CA654

#define mmDCORE2_MME_QM_ARB_MST_CHOICE_PUSH_OFST_29 0x44CA658

#define mmDCORE2_MME_QM_ARB_MST_CHOICE_PUSH_OFST_30 0x44CA65C

#define mmDCORE2_MME_QM_ARB_MST_CHOICE_PUSH_OFST_31 0x44CA660

#define mmDCORE2_MME_QM_ARB_MST_CHOICE_PUSH_OFST_32 0x44CA664

#define mmDCORE2_MME_QM_ARB_MST_CHOICE_PUSH_OFST_33 0x44CA668

#define mmDCORE2_MME_QM_ARB_MST_CHOICE_PUSH_OFST_34 0x44CA66C

#define mmDCORE2_MME_QM_ARB_MST_CHOICE_PUSH_OFST_35 0x44CA670

#define mmDCORE2_MME_QM_ARB_MST_CHOICE_PUSH_OFST_36 0x44CA674

#define mmDCORE2_MME_QM_ARB_MST_CHOICE_PUSH_OFST_37 0x44CA678

#define mmDCORE2_MME_QM_ARB_MST_CHOICE_PUSH_OFST_38 0x44CA67C

#define mmDCORE2_MME_QM_ARB_MST_CHOICE_PUSH_OFST_39 0x44CA680

#define mmDCORE2_MME_QM_ARB_MST_CHOICE_PUSH_OFST_40 0x44CA684

#define mmDCORE2_MME_QM_ARB_MST_CHOICE_PUSH_OFST_41 0x44CA688

#define mmDCORE2_MME_QM_ARB_MST_CHOICE_PUSH_OFST_42 0x44CA68C

#define mmDCORE2_MME_QM_ARB_MST_CHOICE_PUSH_OFST_43 0x44CA690

#define mmDCORE2_MME_QM_ARB_MST_CHOICE_PUSH_OFST_44 0x44CA694

#define mmDCORE2_MME_QM_ARB_MST_CHOICE_PUSH_OFST_45 0x44CA698

#define mmDCORE2_MME_QM_ARB_MST_CHOICE_PUSH_OFST_46 0x44CA69C

#define mmDCORE2_MME_QM_ARB_MST_CHOICE_PUSH_OFST_47 0x44CA6A0

#define mmDCORE2_MME_QM_ARB_MST_CHOICE_PUSH_OFST_48 0x44CA6A4

#define mmDCORE2_MME_QM_ARB_MST_CHOICE_PUSH_OFST_49 0x44CA6A8

#define mmDCORE2_MME_QM_ARB_MST_CHOICE_PUSH_OFST_50 0x44CA6AC

#define mmDCORE2_MME_QM_ARB_MST_CHOICE_PUSH_OFST_51 0x44CA6B0

#define mmDCORE2_MME_QM_ARB_MST_CHOICE_PUSH_OFST_52 0x44CA6B4

#define mmDCORE2_MME_QM_ARB_MST_CHOICE_PUSH_OFST_53 0x44CA6B8

#define mmDCORE2_MME_QM_ARB_MST_CHOICE_PUSH_OFST_54 0x44CA6BC

#define mmDCORE2_MME_QM_ARB_MST_CHOICE_PUSH_OFST_55 0x44CA6C0

#define mmDCORE2_MME_QM_ARB_MST_CHOICE_PUSH_OFST_56 0x44CA6C4

#define mmDCORE2_MME_QM_ARB_MST_CHOICE_PUSH_OFST_57 0x44CA6C8

#define mmDCORE2_MME_QM_ARB_MST_CHOICE_PUSH_OFST_58 0x44CA6CC

#define mmDCORE2_MME_QM_ARB_MST_CHOICE_PUSH_OFST_59 0x44CA6D0

#define mmDCORE2_MME_QM_ARB_MST_CHOICE_PUSH_OFST_60 0x44CA6D4

#define mmDCORE2_MME_QM_ARB_MST_CHOICE_PUSH_OFST_61 0x44CA6D8

#define mmDCORE2_MME_QM_ARB_MST_CHOICE_PUSH_OFST_62 0x44CA6DC

#define mmDCORE2_MME_QM_ARB_MST_CHOICE_PUSH_OFST_63 0x44CA6E0

#define mmDCORE2_MME_QM_ARB_SLV_MASTER_INC_CRED_OFST 0x44CA704

#define mmDCORE2_MME_QM_ARB_MST_SLAVE_EN 0x44CA708

#define mmDCORE2_MME_QM_ARB_MST_SLAVE_EN_1 0x44CA70C

#define mmDCORE2_MME_QM_ARB_SLV_CHOICE_WDT 0x44CA710

#define mmDCORE2_MME_QM_ARB_SLV_ID 0x44CA714

#define mmDCORE2_MME_QM_ARB_MST_QUIET_PER 0x44CA718

#define mmDCORE2_MME_QM_ARB_MSG_MAX_INFLIGHT 0x44CA744

#define mmDCORE2_MME_QM_ARB_BASE_LO 0x44CA754

#define mmDCORE2_MME_QM_ARB_BASE_HI 0x44CA758

#define mmDCORE2_MME_QM_ARB_STATE_STS 0x44CA780

#define mmDCORE2_MME_QM_ARB_CHOICE_FULLNESS_STS 0x44CA784

#define mmDCORE2_MME_QM_ARB_MSG_STS 0x44CA788

#define mmDCORE2_MME_QM_ARB_SLV_CHOICE_Q_HEAD 0x44CA78C

#define mmDCORE2_MME_QM_ARB_ERR_CAUSE 0x44CA79C

#define mmDCORE2_MME_QM_ARB_ERR_MSG_EN 0x44CA7A0

#define mmDCORE2_MME_QM_ARB_ERR_STS_DRP 0x44CA7A8

#define mmDCORE2_MME_QM_ARB_MST_CRED_STS 0x44CA7B0

#define mmDCORE2_MME_QM_ARB_MST_CRED_STS_1 0x44CA7B4

#define mmDCORE2_MME_QM_CSMR_STRICT_PRIO_CFG 0x44CA7FC

#define mmDCORE2_MME_QM_ARC_CQ_CFG0 0x44CA800

#define mmDCORE2_MME_QM_ARC_CQ_CFG1 0x44CA804

#define mmDCORE2_MME_QM_ARC_CQ_PTR_LO 0x44CA808

#define mmDCORE2_MME_QM_ARC_CQ_PTR_HI 0x44CA80C

#define mmDCORE2_MME_QM_ARC_CQ_TSIZE 0x44CA810

#define mmDCORE2_MME_QM_ARC_CQ_CTL 0x44CA814

#define mmDCORE2_MME_QM_ARC_CQ_IFIFO_STS 0x44CA81C

#define mmDCORE2_MME_QM_ARC_CQ_STS0 0x44CA820

#define mmDCORE2_MME_QM_ARC_CQ_STS1 0x44CA824

#define mmDCORE2_MME_QM_ARC_CQ_TSIZE_STS 0x44CA828

#define mmDCORE2_MME_QM_ARC_CQ_PTR_LO_STS 0x44CA82C

#define mmDCORE2_MME_QM_ARC_CQ_PTR_HI_STS 0x44CA830

#define mmDCORE2_MME_QM_CP_WR_ARC_ADDR_HI 0x44CA834

#define mmDCORE2_MME_QM_CP_WR_ARC_ADDR_LO 0x44CA838

#define mmDCORE2_MME_QM_ARC_CQ_IFIFO_MSG_BASE_HI 0x44CA83C

#define mmDCORE2_MME_QM_ARC_CQ_IFIFO_MSG_BASE_LO 0x44CA840

#define mmDCORE2_MME_QM_ARC_CQ_CTL_MSG_BASE_HI 0x44CA844

#define mmDCORE2_MME_QM_ARC_CQ_CTL_MSG_BASE_LO 0x44CA848

#define mmDCORE2_MME_QM_CQ_IFIFO_MSG_BASE_HI 0x44CA84C

#define mmDCORE2_MME_QM_CQ_IFIFO_MSG_BASE_LO 0x44CA850

#define mmDCORE2_MME_QM_CQ_CTL_MSG_BASE_HI 0x44CA854

#define mmDCORE2_MME_QM_CQ_CTL_MSG_BASE_LO 0x44CA858

#define mmDCORE2_MME_QM_ADDR_OVRD 0x44CA85C

#define mmDCORE2_MME_QM_CQ_IFIFO_CI_0 0x44CA860

#define mmDCORE2_MME_QM_CQ_IFIFO_CI_1 0x44CA864

#define mmDCORE2_MME_QM_CQ_IFIFO_CI_2 0x44CA868

#define mmDCORE2_MME_QM_CQ_IFIFO_CI_3 0x44CA86C

#define mmDCORE2_MME_QM_CQ_IFIFO_CI_4 0x44CA870

#define mmDCORE2_MME_QM_ARC_CQ_IFIFO_CI 0x44CA874

#define mmDCORE2_MME_QM_CQ_CTL_CI_0 0x44CA878

#define mmDCORE2_MME_QM_CQ_CTL_CI_1 0x44CA87C

#define mmDCORE2_MME_QM_CQ_CTL_CI_2 0x44CA880

#define mmDCORE2_MME_QM_CQ_CTL_CI_3 0x44CA884

#define mmDCORE2_MME_QM_CQ_CTL_CI_4 0x44CA888

#define mmDCORE2_MME_QM_ARC_CQ_CTL_CI 0x44CA88C

#define mmDCORE2_MME_QM_CP_CFG 0x44CA890

#define mmDCORE2_MME_QM_CP_EXT_SWITCH 0x44CA894

#define mmDCORE2_MME_QM_CP_SWITCH_WD_SET 0x44CA898

#define mmDCORE2_MME_QM_CP_SWITCH_WD 0x44CA89C

#define mmDCORE2_MME_QM_ARC_LB_ADDR_BASE_LO 0x44CA8A4

#define mmDCORE2_MME_QM_ARC_LB_ADDR_BASE_HI 0x44CA8A8

#define mmDCORE2_MME_QM_ENGINE_BASE_ADDR_HI 0x44CA8AC

#define mmDCORE2_MME_QM_ENGINE_BASE_ADDR_LO 0x44CA8B0

#define mmDCORE2_MME_QM_ENGINE_ADDR_RANGE_SIZE 0x44CA8B4

#define mmDCORE2_MME_QM_QM_ARC_AUX_BASE_ADDR_HI 0x44CA8B8

#define mmDCORE2_MME_QM_QM_ARC_AUX_BASE_ADDR_LO 0x44CA8BC

#define mmDCORE2_MME_QM_QM_BASE_ADDR_HI 0x44CA8C0

#define mmDCORE2_MME_QM_QM_BASE_ADDR_LO 0x44CA8C4

#define mmDCORE2_MME_QM_ARC_PQC_SECURE_PUSH_IND 0x44CA8C8

#define mmDCORE2_MME_QM_PQC_STS_0_0 0x44CA8D0

#define mmDCORE2_MME_QM_PQC_STS_0_1 0x44CA8D4

#define mmDCORE2_MME_QM_PQC_STS_0_2 0x44CA8D8

#define mmDCORE2_MME_QM_PQC_STS_0_3 0x44CA8DC

#define mmDCORE2_MME_QM_PQC_STS_1_0 0x44CA8E0

#define mmDCORE2_MME_QM_PQC_STS_1_1 0x44CA8E4

#define mmDCORE2_MME_QM_PQC_STS_1_2 0x44CA8E8

#define mmDCORE2_MME_QM_PQC_STS_1_3 0x44CA8EC

#define mmDCORE2_MME_QM_SEI_STATUS 0x44CA8F0

#define mmDCORE2_MME_QM_SEI_MASK 0x44CA8F4

#define mmDCORE2_MME_QM_GLBL_ERR_ADDR_LO 0x44CAD00

#define mmDCORE2_MME_QM_GLBL_ERR_ADDR_HI 0x44CAD04

#define mmDCORE2_MME_QM_GLBL_ERR_WDATA 0x44CAD08

#define mmDCORE2_MME_QM_L2H_MASK_LO 0x44CAD14

#define mmDCORE2_MME_QM_L2H_MASK_HI 0x44CAD18

#define mmDCORE2_MME_QM_L2H_CMPR_LO 0x44CAD1C

#define mmDCORE2_MME_QM_L2H_CMPR_HI 0x44CAD20

#define mmDCORE2_MME_QM_LOCAL_RANGE_BASE 0x44CAD24

#define mmDCORE2_MME_QM_LOCAL_RANGE_SIZE 0x44CAD28

#define mmDCORE2_MME_QM_HBW_RD_RATE_LIM_CFG_1 0x44CAD30

#define mmDCORE2_MME_QM_LBW_WR_RATE_LIM_CFG_0 0x44CAD34

#define mmDCORE2_MME_QM_LBW_WR_RATE_LIM_CFG_1 0x44CAD38

#define mmDCORE2_MME_QM_HBW_RD_RATE_LIM_CFG_0 0x44CAD3C

#define mmDCORE2_MME_QM_IND_GW_APB_CFG 0x44CAD40

#define mmDCORE2_MME_QM_IND_GW_APB_WDATA 0x44CAD44

#define mmDCORE2_MME_QM_IND_GW_APB_RDATA 0x44CAD48

#define mmDCORE2_MME_QM_IND_GW_APB_STATUS 0x44CAD4C

#define mmDCORE2_MME_QM_PERF_CNT_FREE_LO 0x44CAD60

#define mmDCORE2_MME_QM_PERF_CNT_FREE_HI 0x44CAD64

#define mmDCORE2_MME_QM_PERF_CNT_IDLE_LO 0x44CAD68

#define mmDCORE2_MME_QM_PERF_CNT_IDLE_HI 0x44CAD6C

#define mmDCORE2_MME_QM_PERF_CNT_CFG 0x44CAD70

#endif /* ASIC_REG_DCORE2_MME_QM_REGS_H_ */
