0.6
2019.2
Nov  6 2019
21:57:16
E:/2021autum/computerarchitectureseminar/computer_architecture/lab3/CPU_CDE/mycpu_verify/rtl/BRIDGE/bridge_1x2.v,1630940090,verilog,,E:/2021autum/computerarchitectureseminar/computer_architecture/lab3/CPU_CDE/mycpu_verify/rtl/CONFREG/confreg.v,,bridge_1x2,,,../../../../../../rtl/myCPU;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
E:/2021autum/computerarchitectureseminar/computer_architecture/lab3/CPU_CDE/mycpu_verify/rtl/CONFREG/confreg.v,1630940090,verilog,,E:/2021autum/computerarchitectureseminar/computer_architecture/lab3/CPU_CDE/mycpu_verify/rtl/myCPU/exe_stage.v,,confreg,,,../../../../../../rtl/myCPU;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
E:/2021autum/computerarchitectureseminar/computer_architecture/lab3/CPU_CDE/mycpu_verify/rtl/myCPU/alu.v,1630940090,verilog,,E:/2021autum/computerarchitectureseminar/computer_architecture/lab3/CPU_CDE/mycpu_verify/rtl/BRIDGE/bridge_1x2.v,,alu,,,../../../../../../rtl/myCPU;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
E:/2021autum/computerarchitectureseminar/computer_architecture/lab3/CPU_CDE/mycpu_verify/rtl/myCPU/exe_stage.v,1630940090,verilog,,E:/2021autum/computerarchitectureseminar/computer_architecture/lab3/CPU_CDE/mycpu_verify/rtl/myCPU/id_stage.v,E:/2021autum/computerarchitectureseminar/computer_architecture/lab3/CPU_CDE/mycpu_verify/rtl/myCPU/mycpu.h,exe_stage,,,../../../../../../rtl/myCPU;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
E:/2021autum/computerarchitectureseminar/computer_architecture/lab3/CPU_CDE/mycpu_verify/rtl/myCPU/id_stage.v,1630940090,verilog,,E:/2021autum/computerarchitectureseminar/computer_architecture/lab3/CPU_CDE/mycpu_verify/rtl/myCPU/if_stage.v,E:/2021autum/computerarchitectureseminar/computer_architecture/lab3/CPU_CDE/mycpu_verify/rtl/myCPU/mycpu.h,id_stage,,,../../../../../../rtl/myCPU;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
E:/2021autum/computerarchitectureseminar/computer_architecture/lab3/CPU_CDE/mycpu_verify/rtl/myCPU/if_stage.v,1631287697,verilog,,E:/2021autum/computerarchitectureseminar/computer_architecture/lab3/CPU_CDE/mycpu_verify/rtl/myCPU/mem_stage.v,E:/2021autum/computerarchitectureseminar/computer_architecture/lab3/CPU_CDE/mycpu_verify/rtl/myCPU/mycpu.h,if_stage,,,../../../../../../rtl/myCPU;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
E:/2021autum/computerarchitectureseminar/computer_architecture/lab3/CPU_CDE/mycpu_verify/rtl/myCPU/mem_stage.v,1630940090,verilog,,E:/2021autum/computerarchitectureseminar/computer_architecture/lab3/CPU_CDE/mycpu_verify/rtl/myCPU/mycpu_top.v,E:/2021autum/computerarchitectureseminar/computer_architecture/lab3/CPU_CDE/mycpu_verify/rtl/myCPU/mycpu.h,mem_stage,,,../../../../../../rtl/myCPU;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
E:/2021autum/computerarchitectureseminar/computer_architecture/lab3/CPU_CDE/mycpu_verify/rtl/myCPU/mycpu.h,1631322655,verilog,,,,,,,,,,,,
E:/2021autum/computerarchitectureseminar/computer_architecture/lab3/CPU_CDE/mycpu_verify/rtl/myCPU/mycpu_top.v,1631283311,verilog,,E:/2021autum/computerarchitectureseminar/computer_architecture/lab3/CPU_CDE/mycpu_verify/rtl/myCPU/regfile.v,,mycpu_top,,,../../../../../../rtl/myCPU;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
E:/2021autum/computerarchitectureseminar/computer_architecture/lab3/CPU_CDE/mycpu_verify/rtl/myCPU/regfile.v,1630940090,verilog,,E:/2021autum/computerarchitectureseminar/computer_architecture/lab3/CPU_CDE/mycpu_verify/rtl/soc_lite_top.v,,regfile,,,../../../../../../rtl/myCPU;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
E:/2021autum/computerarchitectureseminar/computer_architecture/lab3/CPU_CDE/mycpu_verify/rtl/myCPU/tools.v,1630940090,verilog,,E:/2021autum/computerarchitectureseminar/computer_architecture/lab3/CPU_CDE/mycpu_verify/rtl/myCPU/wb_stage.v,,decoder_2_4;decoder_4_16;decoder_5_32;decoder_6_64,,,../../../../../../rtl/myCPU;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
E:/2021autum/computerarchitectureseminar/computer_architecture/lab3/CPU_CDE/mycpu_verify/rtl/myCPU/wb_stage.v,1630940090,verilog,,E:/2021autum/computerarchitectureseminar/computer_architecture/lab3/CPU_CDE/mycpu_verify/testbench/mycpu_tb.v,E:/2021autum/computerarchitectureseminar/computer_architecture/lab3/CPU_CDE/mycpu_verify/rtl/myCPU/mycpu.h,wb_stage,,,../../../../../../rtl/myCPU;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
E:/2021autum/computerarchitectureseminar/computer_architecture/lab3/CPU_CDE/mycpu_verify/rtl/soc_lite_top.v,1630940090,verilog,,E:/2021autum/computerarchitectureseminar/computer_architecture/lab3/CPU_CDE/mycpu_verify/rtl/myCPU/tools.v,,soc_lite_top,,,../../../../../../rtl/myCPU;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
E:/2021autum/computerarchitectureseminar/computer_architecture/lab3/CPU_CDE/mycpu_verify/rtl/xilinx_ip/clk_pll/clk_pll.v,1631275013,verilog,,E:/2021autum/computerarchitectureseminar/computer_architecture/lab3/CPU_CDE/mycpu_verify/rtl/xilinx_ip/data_ram/sim/data_ram.v,,clk_pll,,,../../../../../../rtl/myCPU;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
E:/2021autum/computerarchitectureseminar/computer_architecture/lab3/CPU_CDE/mycpu_verify/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v,1631275013,verilog,,E:/2021autum/computerarchitectureseminar/computer_architecture/lab3/CPU_CDE/mycpu_verify/rtl/xilinx_ip/clk_pll/clk_pll.v,,clk_pll_clk_wiz,,,../../../../../../rtl/myCPU;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
E:/2021autum/computerarchitectureseminar/computer_architecture/lab3/CPU_CDE/mycpu_verify/rtl/xilinx_ip/data_ram/sim/data_ram.v,1631275017,verilog,,E:/2021autum/computerarchitectureseminar/computer_architecture/lab3/CPU_CDE/mycpu_verify/rtl/xilinx_ip/inst_ram/sim/inst_ram.v,,data_ram,,,../../../../../../rtl/myCPU;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
E:/2021autum/computerarchitectureseminar/computer_architecture/lab3/CPU_CDE/mycpu_verify/rtl/xilinx_ip/inst_ram/sim/inst_ram.v,1631275049,verilog,,E:/2021autum/computerarchitectureseminar/computer_architecture/lab3/CPU_CDE/mycpu_verify/rtl/myCPU/alu.v,,inst_ram,,,../../../../../../rtl/myCPU;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
E:/2021autum/computerarchitectureseminar/computer_architecture/lab3/CPU_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
E:/2021autum/computerarchitectureseminar/computer_architecture/lab3/CPU_CDE/mycpu_verify/testbench/mycpu_tb.v,1630940090,verilog,,,,tb_top,,,../../../../../../rtl/myCPU;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
