// Seed: 2326849382
module module_0 (
    input tri1 id_0,
    input wire id_1,
    input uwire id_2,
    input wire id_3,
    output wire id_4,
    input supply1 id_5,
    input tri1 id_6,
    input tri1 id_7,
    input tri0 id_8,
    output supply1 id_9,
    output wor id_10,
    input wor id_11
);
  wire id_13;
endmodule
module module_1 #(
    parameter id_12 = 32'd24,
    parameter id_13 = 32'd37
) (
    input supply1 id_0,
    output wire id_1,
    output logic id_2
);
  reg  id_4;
  wire id_5;
  reg  id_6;
  reg  id_7 = id_6;
  generate
    assign id_7 = id_4;
  endgenerate
  initial begin : LABEL_0
    id_2 <= 1;
  end
  always_comb @* id_7 <= 1;
  wire id_8;
  wire id_9;
  reg  id_10;
  final $display(id_6, id_10);
  wor id_11 = 1;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_0,
      id_1,
      id_0,
      id_0,
      id_0,
      id_0,
      id_1,
      id_1,
      id_0
  );
  generate
    assign id_9 = id_9;
  endgenerate
  defparam id_12.id_13 = 1;
endmodule
