# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 linux_x86_64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do tb/vsim/vsim.do
# 
# Create the work library
# vlib work
# 
# Compile the design and testbench
# vlog -sv rtl/axil_crossbar_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:02:37 on Jul 23,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_wr.sv 
# -- Compiling module axil_crossbar_wr
# ** Warning: rtl/axil_crossbar_wr.sv(9): (vlog-13314) Defaulting port 'grant_wr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_wr.sv(10): (vlog-13314) Defaulting port 'grant_wr_trans' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_wr.sv(13): (vlog-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_wr.sv(18): (vlog-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_wr.sv(19): (vlog-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_wr.sv(40): (vlog-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_wr.sv(52): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(53): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(54): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(55): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(56): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(57): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(59): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(60): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(61): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(62): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(63): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(74): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(75): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(76): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(77): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(79): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(80): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(81): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(82): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# 
# Top level modules:
# 	axil_crossbar_wr
# End time: 12:02:37 on Jul 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 26
# vlog -sv tb/axil_crossbar_wr_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:02:37 on Jul 23,2024
# vlog -reportprogress 300 -sv tb/axil_crossbar_wr_tb.sv 
# ** Error: (vlog-7) Failed to open design unit file "tb/axil_crossbar_wr_tb.sv" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 12:02:37 on Jul 23,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /home/maxim/Quartus/questa_fse/linux_x86_64/vlog failed.
# Error in macro ./tb/vsim/vsim.do line 9
# /home/maxim/Quartus/questa_fse/linux_x86_64/vlog failed.
#     while executing
# "vlog -sv tb/axil_crossbar_wr_tb.sv"
do tb/vsim/vsim.do
# 
# Create the work library
# vlib work
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# 
# Compile the design and testbench
# vlog -sv rtl/axil_crossbar_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:03:04 on Jul 23,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_wr.sv 
# -- Compiling module axil_crossbar_wr
# ** Warning: rtl/axil_crossbar_wr.sv(9): (vlog-13314) Defaulting port 'grant_wr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_wr.sv(10): (vlog-13314) Defaulting port 'grant_wr_trans' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_wr.sv(13): (vlog-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_wr.sv(18): (vlog-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_wr.sv(19): (vlog-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_wr.sv(40): (vlog-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_wr.sv(52): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(53): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(54): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(55): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(56): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(57): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(59): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(60): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(61): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(62): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(63): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(74): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(75): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(76): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(77): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(79): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(80): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(81): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(82): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# 
# Top level modules:
# 	axil_crossbar_wr
# End time: 12:03:04 on Jul 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 26
# vlog -sv tb/axil_crossbar_wr_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:03:04 on Jul 23,2024
# vlog -reportprogress 300 -sv tb/axil_crossbar_wr_tb.sv 
# -- Compiling module axil_crossbar_wr_tb
# ** Error: (vlog-13069) tb/axil_crossbar_wr_tb.sv(124): near "=": syntax error, unexpected '='.
# ** Error: (vlog-13069) tb/axil_crossbar_wr_tb.sv(125): near "=": syntax error, unexpected '='.
# ** Error: (vlog-13069) tb/axil_crossbar_wr_tb.sv(126): near "=": syntax error, unexpected '='.
# ** Error: (vlog-13069) tb/axil_crossbar_wr_tb.sv(127): near "=": syntax error, unexpected '='.
# End time: 12:03:04 on Jul 23,2024, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# ** Error: /home/maxim/Quartus/questa_fse/linux_x86_64/vlog failed.
# Error in macro ./tb/vsim/vsim.do line 9
# /home/maxim/Quartus/questa_fse/linux_x86_64/vlog failed.
#     while executing
# "vlog -sv tb/axil_crossbar_wr_tb.sv"
1
# [1]
do tb/vsim/vsim.do
# 
# Create the work library
# vlib work
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# 
# Compile the design and testbench
# vlog -sv rtl/axil_crossbar_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:03:15 on Jul 23,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_wr.sv 
# -- Compiling module axil_crossbar_wr
# ** Warning: rtl/axil_crossbar_wr.sv(9): (vlog-13314) Defaulting port 'grant_wr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_wr.sv(10): (vlog-13314) Defaulting port 'grant_wr_trans' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_wr.sv(13): (vlog-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_wr.sv(18): (vlog-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_wr.sv(19): (vlog-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_wr.sv(40): (vlog-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_wr.sv(52): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(53): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(54): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(55): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(56): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(57): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(59): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(60): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(61): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(62): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(63): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(74): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(75): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(76): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(77): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(79): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(80): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(81): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(82): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# 
# Top level modules:
# 	axil_crossbar_wr
# End time: 12:03:15 on Jul 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 26
# vlog -sv tb/axil_crossbar_wr_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:03:16 on Jul 23,2024
# vlog -reportprogress 300 -sv tb/axil_crossbar_wr_tb.sv 
# -- Compiling module axil_crossbar_wr_tb
# ** Warning: tb/axil_crossbar_wr_tb.sv(124): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: tb/axil_crossbar_wr_tb.sv(125): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: tb/axil_crossbar_wr_tb.sv(126): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: tb/axil_crossbar_wr_tb.sv(127): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	axil_crossbar_wr_tb
# End time: 12:03:16 on Jul 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# 
# Simulate the testbench
# vsim -t 1ns -L altera_mf_ver -voptargs="+acc" axil_crossbar_wr_tb
# vsim -t 1ns -L altera_mf_ver -voptargs=""+acc"" axil_crossbar_wr_tb 
# Start time: 12:03:16 on Jul 23,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: rtl/axil_crossbar_wr.sv(9): (vopt-13314) Defaulting port 'grant_wr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_wr.sv(10): (vopt-13314) Defaulting port 'grant_wr_trans' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_wr.sv(13): (vopt-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_wr.sv(18): (vopt-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_wr.sv(19): (vopt-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_wr.sv(40): (vopt-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=6.
# Loading sv_std.std
# Loading work.axil_crossbar_wr_tb(fast)
# Loading work.axil_crossbar_wr(fast)
# 
# Add signals to the waveform window
# add wave -radix binary          axil_crossbar_wr_inst/grant_wr
# 
# 
# Run the simulation for the specified time
# run 10ms
# ** Note: $finish    : tb/axil_crossbar_wr_tb.sv(131)
#    Time: 1100 ns  Iteration: 0  Instance: /axil_crossbar_wr_tb
# 1
# Break in Module axil_crossbar_wr_tb at tb/axil_crossbar_wr_tb.sv line 131
# 
# Zoom out to show all waveform data
# wave zoom full
# 0 ns
# 1155 ns
do tb/vsim/vsim.do
# 
# Create the work library
# vlib work
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# 
# Compile the design and testbench
# vlog -sv rtl/axil_crossbar_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:05:40 on Jul 23,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_wr.sv 
# -- Compiling module axil_crossbar_wr
# ** Warning: rtl/axil_crossbar_wr.sv(9): (vlog-13314) Defaulting port 'grant_wr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_wr.sv(10): (vlog-13314) Defaulting port 'grant_wr_trans' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_wr.sv(13): (vlog-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_wr.sv(18): (vlog-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_wr.sv(19): (vlog-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_wr.sv(40): (vlog-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_wr.sv(52): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(53): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(54): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(55): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(56): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(57): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(59): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(60): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(61): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(62): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(63): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(74): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(75): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(76): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(77): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(79): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(80): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(81): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(82): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# 
# Top level modules:
# 	axil_crossbar_wr
# End time: 12:05:41 on Jul 23,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 26
# vlog -sv tb/axil_crossbar_wr_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:05:41 on Jul 23,2024
# vlog -reportprogress 300 -sv tb/axil_crossbar_wr_tb.sv 
# -- Compiling module axil_crossbar_wr_tb
# 
# Top level modules:
# 	axil_crossbar_wr_tb
# End time: 12:05:41 on Jul 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Simulate the testbench
# vsim -t 1ns -L altera_mf_ver -voptargs="+acc" axil_crossbar_wr_tb
# End time: 12:05:51 on Jul 23,2024, Elapsed time: 0:02:35
# Errors: 0, Warnings: 6
# vsim -t 1ns -L altera_mf_ver -voptargs=""+acc"" axil_crossbar_wr_tb 
# Start time: 12:05:51 on Jul 23,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.axil_crossbar_wr_tb(fast)
# Loading work.axil_crossbar_wr(fast)
# 
# Add signals to the waveform window
# add wave -radix binary          axil_crossbar_wr_inst/grant_wr
# 
# 
# Run the simulation for the specified time
# run 10ms
# ** Note: $finish    : tb/axil_crossbar_wr_tb.sv(131)
#    Time: 1100 ns  Iteration: 0  Instance: /axil_crossbar_wr_tb
# 1
# Break in Module axil_crossbar_wr_tb at tb/axil_crossbar_wr_tb.sv line 131
# 
# Zoom out to show all waveform data
# wave zoom full
# ** Error: could not find wave window
# Error in macro ./tb/vsim/vsim.do line 22
# could not find wave window
#     while executing
# "wave::zoomfull {*}$args"
#     (procedure "::wave::zoom::full" line 2)
#     invoked from within
# "wave zoom full"
1
# [1]
do tb/vsim/vsim.do
# 
# Create the work library
# vlib work
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# 
# Compile the design and testbench
# vlog -sv rtl/axil_crossbar_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:06:50 on Jul 23,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_wr.sv 
# -- Compiling module axil_crossbar_wr
# ** Warning: rtl/axil_crossbar_wr.sv(9): (vlog-13314) Defaulting port 'grant_wr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_wr.sv(10): (vlog-13314) Defaulting port 'grant_wr_trans' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_wr.sv(13): (vlog-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_wr.sv(18): (vlog-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_wr.sv(19): (vlog-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_wr.sv(40): (vlog-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_wr.sv(52): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(53): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(54): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(55): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(56): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(57): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(59): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(60): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(61): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(62): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(63): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(74): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(75): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(76): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(77): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(79): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(80): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(81): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(82): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# 
# Top level modules:
# 	axil_crossbar_wr
# End time: 12:06:50 on Jul 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 26
# vlog -sv tb/axil_crossbar_wr_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:06:50 on Jul 23,2024
# vlog -reportprogress 300 -sv tb/axil_crossbar_wr_tb.sv 
# -- Compiling module axil_crossbar_wr_tb
# 
# Top level modules:
# 	axil_crossbar_wr_tb
# End time: 12:06:50 on Jul 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Simulate the testbench
# vsim -t 1ns -L altera_mf_ver -voptargs="+acc" axil_crossbar_wr_tb
# End time: 12:06:51 on Jul 23,2024, Elapsed time: 0:01:00
# Errors: 1, Warnings: 0
# vsim -t 1ns -L altera_mf_ver -voptargs=""+acc"" axil_crossbar_wr_tb 
# Start time: 12:06:51 on Jul 23,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading sv_std.std
# Loading work.axil_crossbar_wr_tb(fast)
# Loading work.axil_crossbar_wr(fast)
# 
# Add signals to the waveform window
# add wave -radix binary          axil_crossbar_wr_inst/grant_wr[0]
# add wave -radix binary          axil_crossbar_wr_inst/grant_wr[1]
# add wave -radix binary          axil_crossbar_wr_inst/grant_wr[2]
# add wave -radix binary          axil_crossbar_wr_inst/grant_wr[3]
# 
# Run the simulation for the specified time
# run 10ms
# ** Note: $finish    : tb/axil_crossbar_wr_tb.sv(131)
#    Time: 1100 ns  Iteration: 0  Instance: /axil_crossbar_wr_tb
# 1
# Break in Module axil_crossbar_wr_tb at tb/axil_crossbar_wr_tb.sv line 131
# 
# Zoom out to show all waveform data
# wave zoom full
# 0 ns
# 1155 ns
1
# [1]
do tb/vsim/vsim.do
# 
# Create the work library
# vlib work
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# 
# Compile the design and testbench
# vlog -sv rtl/axil_crossbar_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:07:55 on Jul 23,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_wr.sv 
# -- Compiling module axil_crossbar_wr
# ** Warning: rtl/axil_crossbar_wr.sv(9): (vlog-13314) Defaulting port 'grant_wr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_wr.sv(10): (vlog-13314) Defaulting port 'grant_wr_trans' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_wr.sv(13): (vlog-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_wr.sv(18): (vlog-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_wr.sv(19): (vlog-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_wr.sv(40): (vlog-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_wr.sv(52): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(53): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(54): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(55): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(56): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(57): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(59): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(60): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(61): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(62): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(63): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(74): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(75): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(76): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(77): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(79): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(80): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(81): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(82): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# 
# Top level modules:
# 	axil_crossbar_wr
# End time: 12:07:55 on Jul 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 26
# vlog -sv tb/axil_crossbar_wr_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:07:55 on Jul 23,2024
# vlog -reportprogress 300 -sv tb/axil_crossbar_wr_tb.sv 
# -- Compiling module axil_crossbar_wr_tb
# 
# Top level modules:
# 	axil_crossbar_wr_tb
# End time: 12:07:55 on Jul 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Simulate the testbench
# vsim -t 1ns -L altera_mf_ver -voptargs="+acc" axil_crossbar_wr_tb
# End time: 12:08:00 on Jul 23,2024, Elapsed time: 0:01:09
# Errors: 0, Warnings: 0
# vsim -t 1ns -L altera_mf_ver -voptargs=""+acc"" axil_crossbar_wr_tb 
# Start time: 12:08:00 on Jul 23,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.axil_crossbar_wr_tb(fast)
# Loading work.axil_crossbar_wr(fast)
# 
# Add signals to the waveform window
# add wave -radix binary          axil_crossbar_wr_inst/grant_wr[0]
# add wave -radix binary          axil_crossbar_wr_inst/grant_wr[1]
# add wave -radix binary          axil_crossbar_wr_inst/grant_wr[2]
# add wave -radix binary          axil_crossbar_wr_inst/grant_wr[3]
# 
# Run the simulation for the specified time
# run 10ms
# ** Note: $finish    : tb/axil_crossbar_wr_tb.sv(131)
#    Time: 1100 ns  Iteration: 0  Instance: /axil_crossbar_wr_tb
# 1
# Break in Module axil_crossbar_wr_tb at tb/axil_crossbar_wr_tb.sv line 131
# 
# Zoom out to show all waveform data
# wave zoom full
# 0 ns
# 1155 ns
do tb/vsim/vsim.do]
# Cannot open macro file: tb/vsim/vsim.do]
do tb/vsim/vsim.do]
# Cannot open macro file: tb/vsim/vsim.do]
do tb/vsim/vsim.do
# 
# Create the work library
# vlib work
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# 
# Compile the design and testbench
# vlog -sv rtl/axil_crossbar_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:09:11 on Jul 23,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_wr.sv 
# -- Compiling module axil_crossbar_wr
# ** Warning: rtl/axil_crossbar_wr.sv(9): (vlog-13314) Defaulting port 'grant_wr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_wr.sv(10): (vlog-13314) Defaulting port 'grant_wr_trans' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_wr.sv(13): (vlog-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_wr.sv(18): (vlog-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_wr.sv(19): (vlog-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_wr.sv(40): (vlog-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_wr.sv(52): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(53): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(54): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(55): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(56): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(57): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(59): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(60): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(61): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(62): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(63): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(74): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(75): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(76): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(77): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(79): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(80): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(81): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(82): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# 
# Top level modules:
# 	axil_crossbar_wr
# End time: 12:09:11 on Jul 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 26
# vlog -sv tb/axil_crossbar_wr_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:09:11 on Jul 23,2024
# vlog -reportprogress 300 -sv tb/axil_crossbar_wr_tb.sv 
# -- Compiling module axil_crossbar_wr_tb
# 
# Top level modules:
# 	axil_crossbar_wr_tb
# End time: 12:09:11 on Jul 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Simulate the testbench
# vsim -t 1ns -L altera_mf_ver -voptargs="+acc" axil_crossbar_wr_tb
# End time: 12:09:12 on Jul 23,2024, Elapsed time: 0:01:12
# Errors: 0, Warnings: 0
# vsim -t 1ns -L altera_mf_ver -voptargs=""+acc"" axil_crossbar_wr_tb 
# Start time: 12:09:12 on Jul 23,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading sv_std.std
# Loading work.axil_crossbar_wr_tb(fast)
# Loading work.axil_crossbar_wr(fast)
# 
# Add signals to the waveform window
# add wave -radix binary          axil_crossbar_wr_inst/grant_wr[0]
# add wave -radix binary          axil_crossbar_wr_inst/grant_wr[1]
# add wave -radix binary          axil_crossbar_wr_inst/grant_wr[2]
# add wave -radix binary          axil_crossbar_wr_inst/grant_wr[3]
# add wave -radix hexadecimal     axil_crossbar_wr_inst/m_axil_wdata[0]
# add wave -radix hexadecimal     axil_crossbar_wr_inst/m_axil_wdata[1]
# add wave -radix hexadecimal     axil_crossbar_wr_inst/m_axil_wdata[2]
# ** UI-Msg: (vish-4014) No objects found matching 'axil_crossbar_wr_inst/m_axil_wdata[2]'.
# Error in macro ./tb/vsim/vsim.do line 21
# ** UI-Msg: (vish-4014) No objects found matching 'axil_crossbar_wr_inst/m_axil_wdata[2]'.
#     while executing
# "add wave -radix binary          axil_crossbar_wr_inst/grant_wr[0]"
do tb/vsim/vsim.do
# 
# Create the work library
# vlib work
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# 
# Compile the design and testbench
# vlog -sv rtl/axil_crossbar_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:09:41 on Jul 23,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_wr.sv 
# -- Compiling module axil_crossbar_wr
# ** Warning: rtl/axil_crossbar_wr.sv(9): (vlog-13314) Defaulting port 'grant_wr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_wr.sv(10): (vlog-13314) Defaulting port 'grant_wr_trans' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_wr.sv(13): (vlog-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_wr.sv(18): (vlog-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_wr.sv(19): (vlog-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_wr.sv(40): (vlog-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_wr.sv(52): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(53): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(54): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(55): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(56): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(57): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(59): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(60): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(61): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(62): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(63): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(74): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(75): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(76): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(77): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(79): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(80): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(81): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(82): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# 
# Top level modules:
# 	axil_crossbar_wr
# End time: 12:09:41 on Jul 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 26
# vlog -sv tb/axil_crossbar_wr_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:09:41 on Jul 23,2024
# vlog -reportprogress 300 -sv tb/axil_crossbar_wr_tb.sv 
# -- Compiling module axil_crossbar_wr_tb
# 
# Top level modules:
# 	axil_crossbar_wr_tb
# End time: 12:09:41 on Jul 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Simulate the testbench
# vsim -t 1ns -L altera_mf_ver -voptargs="+acc" axil_crossbar_wr_tb
# End time: 12:09:42 on Jul 23,2024, Elapsed time: 0:00:30
# Errors: 0, Warnings: 0
# vsim -t 1ns -L altera_mf_ver -voptargs=""+acc"" axil_crossbar_wr_tb 
# Start time: 12:09:42 on Jul 23,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading sv_std.std
# Loading work.axil_crossbar_wr_tb(fast)
# Loading work.axil_crossbar_wr(fast)
# 
# Add signals to the waveform window
# add wave -radix binary          axil_crossbar_wr_inst/grant_wr[0]
# add wave -radix binary          axil_crossbar_wr_inst/grant_wr[1]
# add wave -radix binary          axil_crossbar_wr_inst/grant_wr[2]
# add wave -radix binary          axil_crossbar_wr_inst/grant_wr[3]
# add wave -radix hexadecimal     axil_crossbar_wr_inst/m_axil_wdata[0]
# add wave -radix hexadecimal     axil_crossbar_wr_inst/m_axil_wdata[1]
# add wave -radix hexadecimal     axil_crossbar_wr_inst/s_axil_wdata[0]
# add wave -radix hexadecimal     axil_crossbar_wr_inst/s_axil_wdata[1]
# add wave -radix hexadecimal     axil_crossbar_wr_inst/s_axil_wdata[2]
# add wave -radix hexadecimal     axil_crossbar_wr_inst/s_axil_wdata[3]
# 
# Run the simulation for the specified time
# run 10ms
# ** Note: $finish    : tb/axil_crossbar_wr_tb.sv(131)
#    Time: 1100 ns  Iteration: 0  Instance: /axil_crossbar_wr_tb
# 1
# Break in Module axil_crossbar_wr_tb at tb/axil_crossbar_wr_tb.sv line 131
# 
# Zoom out to show all waveform data
# wave zoom full
# 0 ns
# 1155 ns
do tb/vsim/vsim.do
# 
# Create the work library
# vlib work
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# 
# Compile the design and testbench
# vlog -sv rtl/axil_crossbar_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:10:03 on Jul 23,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_wr.sv 
# -- Compiling module axil_crossbar_wr
# ** Warning: rtl/axil_crossbar_wr.sv(9): (vlog-13314) Defaulting port 'grant_wr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_wr.sv(10): (vlog-13314) Defaulting port 'grant_wr_trans' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_wr.sv(13): (vlog-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_wr.sv(18): (vlog-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_wr.sv(19): (vlog-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_wr.sv(40): (vlog-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_wr.sv(52): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(53): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(54): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(55): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(56): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(57): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(59): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(60): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(61): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(62): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(63): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(74): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(75): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(76): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(77): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(79): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(80): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(81): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(82): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# 
# Top level modules:
# 	axil_crossbar_wr
# End time: 12:10:03 on Jul 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 26
# vlog -sv tb/axil_crossbar_wr_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:10:03 on Jul 23,2024
# vlog -reportprogress 300 -sv tb/axil_crossbar_wr_tb.sv 
# -- Compiling module axil_crossbar_wr_tb
# 
# Top level modules:
# 	axil_crossbar_wr_tb
# End time: 12:10:03 on Jul 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Simulate the testbench
# vsim -t 1ns -L altera_mf_ver -voptargs="+acc" axil_crossbar_wr_tb
# End time: 12:10:05 on Jul 23,2024, Elapsed time: 0:00:23
# Errors: 0, Warnings: 0
# vsim -t 1ns -L altera_mf_ver -voptargs=""+acc"" axil_crossbar_wr_tb 
# Start time: 12:10:05 on Jul 23,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading sv_std.std
# Loading work.axil_crossbar_wr_tb(fast)
# Loading work.axil_crossbar_wr(fast)
# 
# Add signals to the waveform window
# add wave -radix binary          axil_crossbar_wr_inst/grant_wr[0]
# add wave -radix binary          axil_crossbar_wr_inst/grant_wr[1]
# add wave -radix binary          axil_crossbar_wr_inst/grant_wr[2]
# add wave -radix binary          axil_crossbar_wr_inst/grant_wr[3]
# add wave -radix hexadecimal     axil_crossbar_wr_inst/m_axil_wdata[0]
# add wave -radix hexadecimal     axil_crossbar_wr_inst/m_axil_wdata[1]
# add wave -radix hexadecimal     axil_crossbar_wr_inst/s_axil_wdata[0]
# add wave -radix hexadecimal     axil_crossbar_wr_inst/s_axil_wdata[1]
# add wave -radix hexadecimal     axil_crossbar_wr_inst/s_axil_wdata[2]
# add wave -radix hexadecimal     axil_crossbar_wr_inst/s_axil_wdata[3]
# 
# Run the simulation for the specified time
# run 10ms
# ** Note: $finish    : tb/axil_crossbar_wr_tb.sv(131)
#    Time: 1100 ns  Iteration: 0  Instance: /axil_crossbar_wr_tb
# 1
# Break in Module axil_crossbar_wr_tb at tb/axil_crossbar_wr_tb.sv line 131
# 
# Zoom out to show all waveform data
# wave zoom full
# 0 ns
# 1155 ns
do tb/vsim/vsim.do
# 
# Create the work library
# vlib work
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# 
# Compile the design and testbench
# vlog -sv rtl/axil_crossbar_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:13:37 on Jul 23,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_wr.sv 
# -- Compiling module axil_crossbar_wr
# ** Warning: rtl/axil_crossbar_wr.sv(9): (vlog-13314) Defaulting port 'grant_wr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_wr.sv(10): (vlog-13314) Defaulting port 'grant_wr_trans' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_wr.sv(13): (vlog-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_wr.sv(18): (vlog-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_wr.sv(19): (vlog-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_wr.sv(40): (vlog-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Error: rtl/axil_crossbar_wr.sv(59): (vlog-2730) Undefined variable: 'grand_wr'.
# ** Error: rtl/axil_crossbar_wr.sv(82): (vlog-2730) Undefined variable: 'grand_wr_trans'.
# End time: 12:13:37 on Jul 23,2024, Elapsed time: 0:00:00
# Errors: 2, Warnings: 6
# ** Error: /home/maxim/Quartus/questa_fse/linux_x86_64/vlog failed.
# Error in macro ./tb/vsim/vsim.do line 8
# /home/maxim/Quartus/questa_fse/linux_x86_64/vlog failed.
#     while executing
# "vlog -sv rtl/axil_crossbar_wr.sv"
1
# [1]
do tb/vsim/vsim.do
# 
# Create the work library
# vlib work
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# 
# Compile the design and testbench
# vlog -sv rtl/axil_crossbar_wr.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:13:53 on Jul 23,2024
# vlog -reportprogress 300 -sv rtl/axil_crossbar_wr.sv 
# -- Compiling module axil_crossbar_wr
# ** Warning: rtl/axil_crossbar_wr.sv(9): (vlog-13314) Defaulting port 'grant_wr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_wr.sv(10): (vlog-13314) Defaulting port 'grant_wr_trans' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_wr.sv(13): (vlog-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_wr.sv(18): (vlog-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_wr.sv(19): (vlog-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_wr.sv(40): (vlog-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_wr.sv(52): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(53): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(54): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(55): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(56): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(57): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(61): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(62): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(63): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(65): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(66): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(77): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(78): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(79): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(80): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(84): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(85): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(86): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: rtl/axil_crossbar_wr.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# 
# Top level modules:
# 	axil_crossbar_wr
# End time: 12:13:53 on Jul 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 26
# vlog -sv tb/axil_crossbar_wr_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:13:53 on Jul 23,2024
# vlog -reportprogress 300 -sv tb/axil_crossbar_wr_tb.sv 
# -- Compiling module axil_crossbar_wr_tb
# 
# Top level modules:
# 	axil_crossbar_wr_tb
# End time: 12:13:53 on Jul 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Simulate the testbench
# vsim -t 1ns -L altera_mf_ver -voptargs="+acc" axil_crossbar_wr_tb
# End time: 12:13:54 on Jul 23,2024, Elapsed time: 0:03:49
# Errors: 1, Warnings: 0
# vsim -t 1ns -L altera_mf_ver -voptargs=""+acc"" axil_crossbar_wr_tb 
# Start time: 12:13:54 on Jul 23,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: rtl/axil_crossbar_wr.sv(9): (vopt-13314) Defaulting port 'grant_wr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_wr.sv(10): (vopt-13314) Defaulting port 'grant_wr_trans' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_wr.sv(13): (vopt-13314) Defaulting port 'm_axil_awaddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_wr.sv(18): (vopt-13314) Defaulting port 'm_axil_wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_wr.sv(19): (vopt-13314) Defaulting port 'm_axil_wstrb' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: rtl/axil_crossbar_wr.sv(40): (vopt-13314) Defaulting port 's_axil_bresp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=6.
# Loading sv_std.std
# Loading work.axil_crossbar_wr_tb(fast)
# Loading work.axil_crossbar_wr(fast)
# 
# Add signals to the waveform window
# add wave -radix binary          axil_crossbar_wr_inst/grant_wr[0]
# add wave -radix binary          axil_crossbar_wr_inst/grant_wr[1]
# add wave -radix binary          axil_crossbar_wr_inst/grant_wr[2]
# add wave -radix binary          axil_crossbar_wr_inst/grant_wr[3]
# add wave -radix hexadecimal     axil_crossbar_wr_inst/m_axil_wdata[0]
# add wave -radix hexadecimal     axil_crossbar_wr_inst/m_axil_wdata[1]
# add wave -radix hexadecimal     axil_crossbar_wr_inst/s_axil_wdata[0]
# add wave -radix hexadecimal     axil_crossbar_wr_inst/s_axil_wdata[1]
# add wave -radix hexadecimal     axil_crossbar_wr_inst/s_axil_wdata[2]
# add wave -radix hexadecimal     axil_crossbar_wr_inst/s_axil_wdata[3]
# 
# Run the simulation for the specified time
# run 10ms
# ** Note: $finish    : tb/axil_crossbar_wr_tb.sv(131)
#    Time: 1100 ns  Iteration: 0  Instance: /axil_crossbar_wr_tb
# 1
# Break in Module axil_crossbar_wr_tb at tb/axil_crossbar_wr_tb.sv line 131
# 
# Zoom out to show all waveform data
# wave zoom full
# 0 ns
# 1155 ns
