
# FIFO

Is a generic FIFO with adjustable data width and depth. For simplicity sakes the FIFO only takes depths in powers of 2.

## Testbench

To save time the meat of the testbench was pulled from [VLSI Verify](https://vlsiverify.com/verilog/verilog-codes/synchronous-fifo/)
