$date
	Fri Mar 28 13:02:30 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module instMem_tb $end
$var wire 4 ! source2 [3:0] $end
$var wire 4 " source1 [3:0] $end
$var wire 5 # opcode [4:0] $end
$var wire 8 $ imm [7:0] $end
$var wire 4 % dest [3:0] $end
$var wire 25 & data_out [24:0] $end
$var reg 8 ' address [7:0] $end
$var reg 1 ( clk $end
$var reg 1 ) instRead $end
$var reg 1 * reset $end
$var integer 32 + i [31:0] $end
$scope module inst1 $end
$var wire 8 , address [7:0] $end
$var wire 1 ( clk $end
$var wire 1 ) instRead $end
$var wire 1 * reset $end
$var reg 25 - data_out [24:0] $end
$var reg 4 . dest [3:0] $end
$var reg 8 / imm [7:0] $end
$var reg 5 0 opcode [4:0] $end
$var reg 4 1 source1 [3:0] $end
$var reg 4 2 source2 [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx 2
bx 1
bx 0
bx /
bx .
bx -
b0 ,
bx +
1*
0)
0(
b0 '
bx &
bx %
bx $
bx #
bx "
bx !
$end
#5
b0 $
b0 /
b0 !
b0 2
b0 "
b0 1
b0 %
b0 .
b0 #
b0 0
b0 &
b0 -
1(
#10
0(
b0 +
1)
0*
#15
b110 !
b110 2
b10 "
b10 1
b10 %
b10 .
b1 #
b1 0
b100100010011000000000 &
b100100010011000000000 -
1(
#20
0(
b1 '
b1 ,
b1 +
#25
b10 !
b10 2
b110 "
b110 1
b100 %
b100 .
b10 #
b10 0
b1001000110001000000000 &
b1001000110001000000000 -
1(
#30
0(
b10 '
b10 ,
b10 +
#35
b110 !
b110 2
b100 "
b100 1
b101 %
b101 .
b11 #
b11 0
b1101010100011000000000 &
b1101010100011000000000 -
1(
#40
0(
b11 '
b11 ,
b11 +
#45
b1010000 $
b1010000 /
b0 !
b0 2
b0 "
b0 1
b110 %
b110 .
b100 #
b100 0
b10001100000000001010000 &
b10001100000000001010000 -
1(
#50
0(
b100 '
b100 ,
b100 +
#55
b11111 $
b11111 /
b111 %
b111 .
b101 #
b101 0
b10101110000000000011111 &
b10101110000000000011111 -
1(
#60
0(
b101 +
#65
1(
#70
0(
#75
1(
#80
0(
