Info: Start Nativelink Simulation process

========= EDA Simulation Settings =====================

Sim Mode              :  Gate
Family                :  cycloneivgx
Quartus root          :  /tools/intel/quartus/13.1/quartus/linux/
Quartus sim root      :  /tools/intel/quartus/13.1/quartus/eda/sim_lib
Simulation Tool       :  modelsim-altera
Simulation Language   :  verilog
Simulation Mode       :  GUI
Sim Output File       :  ex3_2.vo
Sim SDF file          :  ex3_2__verilog.sdo
Sim dir               :  simulation/modelsim

=======================================================

Info: Starting NativeLink simulation with ModelSim-Altera software
Sourced NativeLink script /tools/intel/quartus/13.1/quartus/common/tcl/internal/nativelink/modelsim.tcl
Warning: File ex3_2_run_msim_gate_verilog.do already exists - backing up current file as ex3_2_run_msim_gate_verilog.do.bak2
Probing transcript
ModelSim-Altera Info: # do ex3_2_run_msim_gate_verilog.do 
ModelSim-Altera Info: # if {[file exists gate_work]} {
ModelSim-Altera Info: # 	vdel -lib gate_work -all
ModelSim-Altera Info: # }
ModelSim-Altera Info: # vlib gate_work
ModelSim-Altera Info: # vmap work gate_work
ModelSim-Altera Info: # Copying /tools/intel/quartus/13.1/modelsim_ase/linux/../modelsim.ini to modelsim.ini
ModelSim-Altera Info: # Modifying modelsim.ini
ModelSim-Altera Warning: # ** Warning: Copied /tools/intel/quartus/13.1/modelsim_ase/linux/../modelsim.ini to modelsim.ini.
ModelSim-Altera Info: #          Updated modelsim.ini.
ModelSim-Altera Info: # 
ModelSim-Altera Info: # vlog -vlog01compat -work work +incdir+. {ex3_2.vo}
ModelSim-Altera Info: # Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
ModelSim-Altera Info: # -- Compiling module ex3_2
ModelSim-Altera Info: # 
ModelSim-Altera Info: # Top level modules:
ModelSim-Altera Info: # 	ex3_2
ModelSim-Altera Info: # 
ModelSim-Altera Info: # vlog -vlog01compat -work work +incdir+/home/gme/guilherme.manske/quartus/Verilog/ex3_2 {/home/gme/guilherme.manske/quartus/Verilog/ex3_2/tb_data_driver.v}
ModelSim-Altera Info: # Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
ModelSim-Altera Info: # -- Compiling module tb_data_driver
ModelSim-Altera Info: # 
ModelSim-Altera Info: # Top level modules:
ModelSim-Altera Info: # 	tb_data_driver
ModelSim-Altera Info: # 
ModelSim-Altera Info: # vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_mf_ver -L altera_ver -L lpm_ver -L sgate_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L gate_work -L work -voptargs="+acc"  tb_data_driver
ModelSim-Altera Info: # vsim +transport_int_delays +transport_path_delays -L altera_mf_ver -L altera_ver -L lpm_ver -L sgate_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L gate_work -L work -voptargs=\"+acc\" -t 1ps tb_data_driver 
ModelSim-Altera Info: # Loading work.tb_data_driver
ModelSim-Altera Info: # Loading work.ex3_2
ModelSim-Altera Info: # Loading cycloneiv_ver.cycloneiv_io_obuf
ModelSim-Altera Info: # Loading cycloneiv_ver.cycloneiv_io_ibuf
ModelSim-Altera Info: # SDF 10.1d Compiler 2012.11 Nov  2 2012
ModelSim-Altera Info: # Loading instances from ex3_2_v.sdo
ModelSim-Altera Info: # Loading timing data from ex3_2_v.sdo
ModelSim-Altera Info: # ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /tb_data_driver File: /home/gme/guilherme.manske/quartus/Verilog/ex3_2/tb_data_driver.v
ModelSim-Altera Info: # 
ModelSim-Altera Info: # add wave *
ModelSim-Altera Info: # view structure
ModelSim-Altera Info: # .main_pane.structure.interior.cs.body.struct
ModelSim-Altera Info: # view signals
ModelSim-Altera Info: # .main_pane.objects.interior.cs.body.tree
ModelSim-Altera Info: # run -all
ModelSim-Altera Info: # Time=0 | enable=0 | data_in=10101010 | data_out=xxxxxxxx
ModelSim-Altera Info: # Time=3 | enable=0 | data_in=10101010 | data_out=xxxxxzzx
ModelSim-Altera Info: # Time=3 | enable=0 | data_in=10101010 | data_out=xxxxzzzx
ModelSim-Altera Info: # Time=3 | enable=0 | data_in=10101010 | data_out=xxzxzzzz
ModelSim-Altera Info: # Time=3 | enable=0 | data_in=10101010 | data_out=zxzzzzzz
ModelSim-Altera Info: # Time=3 | enable=0 | data_in=10101010 | data_out=zzzzzzzz
ModelSim-Altera Info: # Time=4 | enable=0 | data_in=10101010 | data_out=zzzzzzzx
ModelSim-Altera Info: # Time=4 | enable=0 | data_in=10101010 | data_out=zzzzzzzz
ModelSim-Altera Info: # Time=10 | enable=1 | data_in=10101010 | data_out=zzzzzzzz
ModelSim-Altera Info: # Time=14 | enable=1 | data_in=10101010 | data_out=zzz0zzzz
ModelSim-Altera Info: # Time=14 | enable=1 | data_in=10101010 | data_out=zzz0z0zz
ModelSim-Altera Info: # Time=14 | enable=1 | data_in=10101010 | data_out=zzz0z0z0
ModelSim-Altera Info: # Time=14 | enable=1 | data_in=10101010 | data_out=zzz0z010
ModelSim-Altera Info: # Time=14 | enable=1 | data_in=10101010 | data_out=zz10z010
ModelSim-Altera Info: # Time=15 | enable=1 | data_in=10101010 | data_out=zz101010
ModelSim-Altera Info: # Time=15 | enable=1 | data_in=10101010 | data_out=1z101010
ModelSim-Altera Info: # Time=15 | enable=1 | data_in=10101010 | data_out=10101010
ModelSim-Altera Info: # Time=20 | enable=0 | data_in=11110000 | data_out=10101010
ModelSim-Altera Info: # Time=24 | enable=0 | data_in=11110000 | data_out=101z1010
ModelSim-Altera Info: # Time=24 | enable=0 | data_in=11110000 | data_out=101z10z0
ModelSim-Altera Info: # Time=25 | enable=0 | data_in=11110000 | data_out=101z1zz0
ModelSim-Altera Info: # Time=25 | enable=0 | data_in=11110000 | data_out=10zz1zz0
ModelSim-Altera Info: # Time=25 | enable=0 | data_in=11110000 | data_out=10zzzzz0
ModelSim-Altera Info: # Time=25 | enable=0 | data_in=11110000 | data_out=10zzzzzz
ModelSim-Altera Info: # Time=25 | enable=0 | data_in=11110000 | data_out=z0zzzzzz
ModelSim-Altera Info: # Time=26 | enable=0 | data_in=11110000 | data_out=zzzzzzzz
ModelSim-Altera Info: # Time=30 | enable=1 | data_in=00001111 | data_out=zzzzzzzz
ModelSim-Altera Info: # Time=34 | enable=1 | data_in=00001111 | data_out=zzz1zzzz
ModelSim-Altera Info: # Time=34 | enable=1 | data_in=00001111 | data_out=zzz1z00z
ModelSim-Altera Info: # Time=34 | enable=1 | data_in=00001111 | data_out=zzz1z000
ModelSim-Altera Info: # Time=34 | enable=1 | data_in=00001111 | data_out=zzz10000
ModelSim-Altera Info: # Time=34 | enable=1 | data_in=00001111 | data_out=zzz10001
ModelSim-Altera Info: # Time=34 | enable=1 | data_in=00001111 | data_out=zz110001
ModelSim-Altera Info: # Time=35 | enable=1 | data_in=00001111 | data_out=1z110001
ModelSim-Altera Info: # Time=35 | enable=1 | data_in=00001111 | data_out=11110001
ModelSim-Altera Info: # Time=36 | enable=1 | data_in=00001111 | data_out=11111001
ModelSim-Altera Info: # Time=36 | enable=1 | data_in=00001111 | data_out=11111101
ModelSim-Altera Info: # Time=36 | enable=1 | data_in=00001111 | data_out=11111111
ModelSim-Altera Info: # Time=36 | enable=1 | data_in=00001111 | data_out=11101111
ModelSim-Altera Info: # Time=37 | enable=1 | data_in=00001111 | data_out=01101111
ModelSim-Altera Info: # Time=37 | enable=1 | data_in=00001111 | data_out=01001111
ModelSim-Altera Info: # Time=38 | enable=1 | data_in=00001111 | data_out=00001111
ModelSim-Altera Info: # Break in Module tb_data_driver at /home/gme/guilherme.manske/quartus/Verilog/ex3_2/tb_data_driver.v line 40
ModelSim-Altera Info: # Simulation Breakpoint: Break in Module tb_data_driver at /home/gme/guilherme.manske/quartus/Verilog/ex3_2/tb_data_driver.v line 40
ModelSim-Altera Info: # MACRO ./ex3_2_run_msim_gate_verilog.do PAUSED at line 17
Info: NativeLink simulation flow was successful
