

================================================================
== Vitis HLS Report for 'StreamingDataWidthConverter_Batch_39u_312u_2704u_s'
================================================================
* Date:           Fri Nov  8 14:19:45 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        project_StreamingDataWidthConverter_hls_2
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.591 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2706|     2706|  27.060 us|  27.060 us|  2706|  2706|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_557_3  |     2704|     2704|         2|          1|          1|  2704|  yes(flp)|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     91|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    118|    -|
|Register         |        -|    -|     364|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     364|    209|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |i_1_fu_118_p2                     |         +|   0|  0|  39|          32|           1|
    |t_2_fu_105_p2                     |         +|   0|  0|  12|          12|           1|
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_condition_109                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_242                  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op33_write_state2    |       and|   0|  0|   2|           1|           1|
    |icmp_ln557_fu_99_p2               |      icmp|   0|  0|  12|          12|          12|
    |icmp_ln566_fu_124_p2              |      icmp|   0|  0|  18|          32|           4|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  91|          93|          23|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_iter1_fsm                   |  14|          3|    2|          6|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load           |   9|          2|   32|         64|
    |ap_sig_allocacmp_p_Val2_load      |   9|          2|  273|        546|
    |ap_sig_allocacmp_p_Val2_load_1    |   9|          2|  273|        546|
    |ap_sig_allocacmp_t_1              |   9|          2|   12|         24|
    |i_fu_60                           |  14|          3|   32|         96|
    |in0_V_TDATA_blk_n                 |   9|          2|    1|          2|
    |intermediate1_blk_n               |   9|          2|    1|          2|
    |p_Val2_s_fu_56                    |   9|          2|  273|        546|
    |t_fu_64                           |   9|          2|   12|         24|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 118|         26|  913|       1860|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+-----+----+-----+-----------+
    |               Name               |  FF | LUT| Bits| Const Bits|
    +----------------------------------+-----+----+-----+-----------+
    |ap_CS_iter0_fsm                   |    1|   0|    1|          0|
    |ap_CS_iter1_fsm                   |    2|   0|    2|          0|
    |ap_done_reg                       |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |    1|   0|    1|          0|
    |ap_loop_init_pp0_iter1_reg        |    1|   0|    1|          0|
    |ei_V_reg_208                      |   39|   0|   39|          0|
    |i_fu_60                           |   32|   0|   32|          0|
    |icmp_ln557_reg_204                |    1|   0|    1|          0|
    |icmp_ln566_reg_214                |    1|   0|    1|          0|
    |p_Val2_s_fu_56                    |  273|   0|  273|          0|
    |t_fu_64                           |   12|   0|   12|          0|
    +----------------------------------+-----+----+-----+-----------+
    |Total                             |  364|   0|  364|          0|
    +----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+-----------------------------------------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |                    Source Object                    |    C Type    |
+------------------------------+-----+-----+------------+-----------------------------------------------------+--------------+
|ap_clk                        |   in|    1|  ap_ctrl_hs|  StreamingDataWidthConverter_Batch<39u, 312u, 2704u>|  return value|
|ap_rst                        |   in|    1|  ap_ctrl_hs|  StreamingDataWidthConverter_Batch<39u, 312u, 2704u>|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|  StreamingDataWidthConverter_Batch<39u, 312u, 2704u>|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|  StreamingDataWidthConverter_Batch<39u, 312u, 2704u>|  return value|
|ap_continue                   |   in|    1|  ap_ctrl_hs|  StreamingDataWidthConverter_Batch<39u, 312u, 2704u>|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|  StreamingDataWidthConverter_Batch<39u, 312u, 2704u>|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|  StreamingDataWidthConverter_Batch<39u, 312u, 2704u>|  return value|
|in0_V_TVALID                  |   in|    1|        axis|                                                in0_V|       pointer|
|in0_V_TDATA                   |   in|   40|        axis|                                                in0_V|       pointer|
|in0_V_TREADY                  |  out|    1|        axis|                                                in0_V|       pointer|
|intermediate1_din             |  out|  312|     ap_fifo|                                        intermediate1|       pointer|
|intermediate1_num_data_valid  |   in|    2|     ap_fifo|                                        intermediate1|       pointer|
|intermediate1_fifo_cap        |   in|    2|     ap_fifo|                                        intermediate1|       pointer|
|intermediate1_full_n          |   in|    1|     ap_fifo|                                        intermediate1|       pointer|
|intermediate1_write           |  out|    1|     ap_fifo|                                        intermediate1|       pointer|
+------------------------------+-----+-----+------------+-----------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 1
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.59>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_Val2_s = alloca i32 1"   --->   Operation 5 'alloca' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%t = alloca i32 1"   --->   Operation 7 'alloca' 't' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i312 %intermediate1, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i40 %in0_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln557 = store i12 0, i12 %t" [/media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:557]   --->   Operation 10 'store' 'store_ln557' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (1.58ns)   --->   "%store_ln557 = store i32 0, i32 %i" [/media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:557]   --->   Operation 11 'store' 'store_ln557' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln557 = br void %for.body28" [/media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:557]   --->   Operation 13 'br' 'br_ln557' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%t_1 = load i12 %t" [/media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:557]   --->   Operation 14 'load' 't_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.99ns)   --->   "%icmp_ln557 = icmp_eq  i12 %t_1, i12 2704" [/media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:557]   --->   Operation 15 'icmp' 'icmp_ln557' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2704, i64 2704, i64 2704"   --->   Operation 16 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.54ns)   --->   "%t_2 = add i12 %t_1, i12 1" [/media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:557]   --->   Operation 17 'add' 't_2' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln557 = br i1 %icmp_ln557, void %for.body28.split, void %if.end39" [/media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:557]   --->   Operation 18 'br' 'br_ln557' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%i_load = load i32 %i" [/media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:564]   --->   Operation 19 'load' 'i_load' <Predicate = (!icmp_ln557)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%in0_V_read = read i40 @_ssdm_op_Read.axis.volatile.i40P128A, i40 %in0_V" [/media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:560]   --->   Operation 20 'read' 'in0_V_read' <Predicate = (!icmp_ln557)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%ei_V = trunc i40 %in0_V_read" [/media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:560]   --->   Operation 21 'trunc' 'ei_V' <Predicate = (!icmp_ln557)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (2.55ns)   --->   "%i_1 = add i32 %i_load, i32 1" [/media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:564]   --->   Operation 22 'add' 'i_1' <Predicate = (!icmp_ln557)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (2.47ns)   --->   "%icmp_ln566 = icmp_eq  i32 %i_1, i32 8" [/media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:566]   --->   Operation 23 'icmp' 'icmp_ln566' <Predicate = (!icmp_ln557)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln566 = br i1 %icmp_ln566, void %for.body28.split.for.inc35_crit_edge, void %if.then33" [/media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:566]   --->   Operation 24 'br' 'br_ln566' <Predicate = (!icmp_ln557)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln566 = store i32 %i_1, i32 %i" [/media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:566]   --->   Operation 25 'store' 'store_ln566' <Predicate = (!icmp_ln557 & !icmp_ln566)> <Delay = 1.58>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln566 = br void %for.inc35" [/media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:566]   --->   Operation 26 'br' 'br_ln566' <Predicate = (!icmp_ln557 & !icmp_ln566)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln569 = store i32 0, i32 %i" [/media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:569]   --->   Operation 27 'store' 'store_ln569' <Predicate = (!icmp_ln557 & icmp_ln566)> <Delay = 1.58>
ST_1 : Operation 28 [1/1] (1.58ns)   --->   "%store_ln557 = store i12 %t_2, i12 %t" [/media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:557]   --->   Operation 28 'store' 'store_ln557' <Predicate = (!icmp_ln557)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.63>
ST_2 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln557 = store i273 0, i273 %p_Val2_s" [/media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:557]   --->   Operation 12 'store' 'store_ln557' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%p_Val2_load = load i273 %p_Val2_s"   --->   Operation 29 'load' 'p_Val2_load' <Predicate = (!icmp_ln557)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%specpipeline_ln558 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 2, i32 0, i32 0, void @empty_1" [/media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:558]   --->   Operation 30 'specpipeline' 'specpipeline_ln558' <Predicate = (!icmp_ln557)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%specloopname_ln556 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [/media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:556]   --->   Operation 31 'specloopname' 'specloopname_ln556' <Predicate = (!icmp_ln557)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i312 @_ssdm_op_BitConcatenate.i312.i39.i273, i39 %ei_V, i273 %p_Val2_load"   --->   Operation 32 'bitconcatenate' 'p_Result_s' <Predicate = (!icmp_ln557)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (3.63ns)   --->   "%write_ln568 = write void @_ssdm_op_Write.ap_fifo.volatile.i312P0A, i312 %intermediate1, i312 %p_Result_s" [/media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:568]   --->   Operation 33 'write' 'write_ln568' <Predicate = (!icmp_ln557 & icmp_ln566)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 312> <Depth = 2> <FIFO>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln569 = br void %for.inc35" [/media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:569]   --->   Operation 34 'br' 'br_ln569' <Predicate = (!icmp_ln557 & icmp_ln566)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%p_Val2_load_1 = load i273 %p_Val2_s" [/media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:557]   --->   Operation 35 'load' 'p_Val2_load_1' <Predicate = (!icmp_ln557)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%tmp = partselect i234 @_ssdm_op_PartSelect.i234.i273.i32.i32, i273 %p_Val2_load_1, i32 39, i32 272" [/media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:557]   --->   Operation 36 'partselect' 'tmp' <Predicate = (!icmp_ln557)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln = bitconcatenate i273 @_ssdm_op_BitConcatenate.i273.i39.i234, i39 %ei_V, i234 %tmp" [/media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:557]   --->   Operation 37 'bitconcatenate' 'trunc_ln' <Predicate = (!icmp_ln557)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (1.58ns)   --->   "%store_ln557 = store i273 %trunc_ln, i273 %p_Val2_s" [/media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:557]   --->   Operation 38 'store' 'store_ln557' <Predicate = (!icmp_ln557)> <Delay = 1.58>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln557 = br void %for.body28" [/media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:557]   --->   Operation 39 'br' 'br_ln557' <Predicate = (!icmp_ln557)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%ret_ln572 = ret" [/media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:572]   --->   Operation 40 'ret' 'ret_ln572' <Predicate = (icmp_ln557)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ intermediate1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_Val2_s           (alloca           ) [ 011]
i                  (alloca           ) [ 010]
t                  (alloca           ) [ 010]
specinterface_ln0  (specinterface    ) [ 000]
specinterface_ln0  (specinterface    ) [ 000]
store_ln557        (store            ) [ 000]
store_ln557        (store            ) [ 000]
store_ln557        (store            ) [ 000]
br_ln557           (br               ) [ 000]
t_1                (load             ) [ 000]
icmp_ln557         (icmp             ) [ 011]
empty              (speclooptripcount) [ 000]
t_2                (add              ) [ 000]
br_ln557           (br               ) [ 000]
i_load             (load             ) [ 000]
in0_V_read         (read             ) [ 000]
ei_V               (trunc            ) [ 011]
i_1                (add              ) [ 000]
icmp_ln566         (icmp             ) [ 011]
br_ln566           (br               ) [ 000]
store_ln566        (store            ) [ 000]
br_ln566           (br               ) [ 000]
store_ln569        (store            ) [ 000]
store_ln557        (store            ) [ 000]
p_Val2_load        (load             ) [ 000]
specpipeline_ln558 (specpipeline     ) [ 000]
specloopname_ln556 (specloopname     ) [ 000]
p_Result_s         (bitconcatenate   ) [ 000]
write_ln568        (write            ) [ 000]
br_ln569           (br               ) [ 000]
p_Val2_load_1      (load             ) [ 000]
tmp                (partselect       ) [ 000]
trunc_ln           (bitconcatenate   ) [ 000]
store_ln557        (store            ) [ 000]
br_ln557           (br               ) [ 000]
ret_ln572          (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in0_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="intermediate1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="intermediate1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i40P128A"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i312.i39.i273"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i312P0A"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i234.i273.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i273.i39.i234"/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="p_Val2_s_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="273" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="i_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="t_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="t/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="in0_V_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="40" slack="0"/>
<pin id="70" dir="0" index="1" bw="40" slack="0"/>
<pin id="71" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in0_V_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="write_ln568_write_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="0" slack="0"/>
<pin id="76" dir="0" index="1" bw="312" slack="0"/>
<pin id="77" dir="0" index="2" bw="312" slack="0"/>
<pin id="78" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln568/2 "/>
</bind>
</comp>

<comp id="81" class="1004" name="store_ln557_store_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="1" slack="0"/>
<pin id="83" dir="0" index="1" bw="12" slack="0"/>
<pin id="84" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln557/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="store_ln557_store_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln557/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="store_ln557_store_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="1" slack="0"/>
<pin id="93" dir="0" index="1" bw="273" slack="1"/>
<pin id="94" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln557/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="t_1_load_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="12" slack="0"/>
<pin id="98" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_1/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="icmp_ln557_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="12" slack="0"/>
<pin id="101" dir="0" index="1" bw="12" slack="0"/>
<pin id="102" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln557/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="t_2_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="12" slack="0"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t_2/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="i_load_load_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="32" slack="0"/>
<pin id="113" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="ei_V_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="40" slack="0"/>
<pin id="116" dir="1" index="1" bw="39" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="ei_V/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="i_1_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="icmp_ln566_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="0"/>
<pin id="127" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln566/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="store_ln566_store_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="0"/>
<pin id="133" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln566/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="store_ln569_store_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="1" slack="0"/>
<pin id="137" dir="0" index="1" bw="32" slack="0"/>
<pin id="138" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln569/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="store_ln557_store_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="12" slack="0"/>
<pin id="142" dir="0" index="1" bw="12" slack="0"/>
<pin id="143" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln557/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="p_Val2_load_load_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="273" slack="1"/>
<pin id="147" dir="1" index="1" bw="273" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_load/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="p_Result_s_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="312" slack="0"/>
<pin id="150" dir="0" index="1" bw="39" slack="1"/>
<pin id="151" dir="0" index="2" bw="273" slack="0"/>
<pin id="152" dir="1" index="3" bw="312" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="p_Val2_load_1_load_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="273" slack="1"/>
<pin id="158" dir="1" index="1" bw="273" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_load_1/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="tmp_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="234" slack="0"/>
<pin id="161" dir="0" index="1" bw="273" slack="0"/>
<pin id="162" dir="0" index="2" bw="7" slack="0"/>
<pin id="163" dir="0" index="3" bw="10" slack="0"/>
<pin id="164" dir="1" index="4" bw="234" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="trunc_ln_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="273" slack="0"/>
<pin id="171" dir="0" index="1" bw="39" slack="1"/>
<pin id="172" dir="0" index="2" bw="234" slack="0"/>
<pin id="173" dir="1" index="3" bw="273" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="trunc_ln/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="store_ln557_store_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="273" slack="0"/>
<pin id="178" dir="0" index="1" bw="273" slack="1"/>
<pin id="179" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln557/2 "/>
</bind>
</comp>

<comp id="181" class="1005" name="p_Val2_s_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="273" slack="1"/>
<pin id="183" dir="1" index="1" bw="273" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="189" class="1005" name="i_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="0"/>
<pin id="191" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="197" class="1005" name="t_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="12" slack="0"/>
<pin id="199" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="t "/>
</bind>
</comp>

<comp id="204" class="1005" name="icmp_ln557_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="1"/>
<pin id="206" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln557 "/>
</bind>
</comp>

<comp id="208" class="1005" name="ei_V_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="39" slack="1"/>
<pin id="210" dir="1" index="1" bw="39" slack="1"/>
</pin_list>
<bind>
<opset="ei_V "/>
</bind>
</comp>

<comp id="214" class="1005" name="icmp_ln566_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="1"/>
<pin id="216" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln566 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="59"><net_src comp="4" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="4" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="4" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="72"><net_src comp="32" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="0" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="79"><net_src comp="46" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="2" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="85"><net_src comp="20" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="90"><net_src comp="10" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="95"><net_src comp="22" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="103"><net_src comp="96" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="104"><net_src comp="24" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="109"><net_src comp="96" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="110"><net_src comp="30" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="117"><net_src comp="68" pin="2"/><net_sink comp="114" pin=0"/></net>

<net id="122"><net_src comp="111" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="4" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="118" pin="2"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="34" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="118" pin="2"/><net_sink comp="130" pin=0"/></net>

<net id="139"><net_src comp="10" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="144"><net_src comp="105" pin="2"/><net_sink comp="140" pin=0"/></net>

<net id="153"><net_src comp="44" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="145" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="155"><net_src comp="148" pin="3"/><net_sink comp="74" pin=2"/></net>

<net id="165"><net_src comp="48" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="166"><net_src comp="156" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="167"><net_src comp="50" pin="0"/><net_sink comp="159" pin=2"/></net>

<net id="168"><net_src comp="52" pin="0"/><net_sink comp="159" pin=3"/></net>

<net id="174"><net_src comp="54" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="159" pin="4"/><net_sink comp="169" pin=2"/></net>

<net id="180"><net_src comp="169" pin="3"/><net_sink comp="176" pin=0"/></net>

<net id="184"><net_src comp="56" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="185"><net_src comp="181" pin="1"/><net_sink comp="91" pin=1"/></net>

<net id="186"><net_src comp="181" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="187"><net_src comp="181" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="188"><net_src comp="181" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="192"><net_src comp="60" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="193"><net_src comp="189" pin="1"/><net_sink comp="86" pin=1"/></net>

<net id="194"><net_src comp="189" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="195"><net_src comp="189" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="196"><net_src comp="189" pin="1"/><net_sink comp="135" pin=1"/></net>

<net id="200"><net_src comp="64" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="201"><net_src comp="197" pin="1"/><net_sink comp="81" pin=1"/></net>

<net id="202"><net_src comp="197" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="203"><net_src comp="197" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="207"><net_src comp="99" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="114" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="213"><net_src comp="208" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="217"><net_src comp="124" pin="2"/><net_sink comp="214" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: in0_V | {}
	Port: intermediate1 | {2 }
 - Input state : 
	Port: StreamingDataWidthConverter_Batch<39u, 312u, 2704u> : in0_V | {1 }
  - Chain level:
	State 1
		store_ln557 : 1
		store_ln557 : 1
		t_1 : 1
		icmp_ln557 : 2
		t_2 : 2
		br_ln557 : 3
		i_load : 1
		i_1 : 2
		icmp_ln566 : 3
		br_ln566 : 4
		store_ln566 : 3
		store_ln569 : 1
		store_ln557 : 3
	State 2
		p_Result_s : 1
		write_ln568 : 2
		tmp : 1
		trunc_ln : 2
		store_ln557 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|    add   |        t_2_fu_105       |    0    |    12   |
|          |        i_1_fu_118       |    0    |    39   |
|----------|-------------------------|---------|---------|
|   icmp   |     icmp_ln557_fu_99    |    0    |    12   |
|          |    icmp_ln566_fu_124    |    0    |    18   |
|----------|-------------------------|---------|---------|
|   read   |  in0_V_read_read_fu_68  |    0    |    0    |
|----------|-------------------------|---------|---------|
|   write  | write_ln568_write_fu_74 |    0    |    0    |
|----------|-------------------------|---------|---------|
|   trunc  |       ei_V_fu_114       |    0    |    0    |
|----------|-------------------------|---------|---------|
|bitconcatenate|    p_Result_s_fu_148    |    0    |    0    |
|          |     trunc_ln_fu_169     |    0    |    0    |
|----------|-------------------------|---------|---------|
|partselect|        tmp_fu_159       |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |    81   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|   ei_V_reg_208   |   39   |
|     i_reg_189    |   32   |
|icmp_ln557_reg_204|    1   |
|icmp_ln566_reg_214|    1   |
| p_Val2_s_reg_181 |   273  |
|     t_reg_197    |   12   |
+------------------+--------+
|       Total      |   358  |
+------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   81   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   358  |    -   |
+-----------+--------+--------+
|   Total   |   358  |   81   |
+-----------+--------+--------+
