TimeQuest Timing Analyzer report for top
Thu Jul 13 18:34:53 2017
Quartus II 64-Bit Version 14.0.0 Build 200 06/17/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Fmax Summary
  6. Setup Summary
  7. Hold Summary
  8. Recovery Summary
  9. Removal Summary
 10. Minimum Pulse Width Summary
 11. Setup: 'clk'
 12. Setup: 'spi_ctrl:spi_ctrl_instance|spi_clk'
 13. Setup: 'speed_select:speed_select|buad_clk_rx_reg'
 14. Setup: 'my_uart_rx:my_uart_rx|rx_enable_reg'
 15. Hold: 'clk'
 16. Hold: 'speed_select:speed_select|buad_clk_rx_reg'
 17. Hold: 'spi_ctrl:spi_ctrl_instance|spi_clk'
 18. Hold: 'my_uart_rx:my_uart_rx|rx_enable_reg'
 19. Recovery: 'clk'
 20. Recovery: 'spi_ctrl:spi_ctrl_instance|spi_clk'
 21. Recovery: 'rs232_rx'
 22. Recovery: 'speed_select:speed_select|buad_clk_rx_reg'
 23. Removal: 'speed_select:speed_select|buad_clk_rx_reg'
 24. Removal: 'rs232_rx'
 25. Removal: 'spi_ctrl:spi_ctrl_instance|spi_clk'
 26. Removal: 'clk'
 27. Minimum Pulse Width: 'clk'
 28. Minimum Pulse Width: 'rs232_rx'
 29. Minimum Pulse Width: 'my_uart_rx:my_uart_rx|rx_enable_reg'
 30. Minimum Pulse Width: 'speed_select:speed_select|buad_clk_rx_reg'
 31. Minimum Pulse Width: 'spi_ctrl:spi_ctrl_instance|spi_clk'
 32. Setup Times
 33. Hold Times
 34. Clock to Output Times
 35. Minimum Clock to Output Times
 36. Propagation Delay
 37. Minimum Propagation Delay
 38. Output Enable Times
 39. Minimum Output Enable Times
 40. Output Disable Times
 41. Minimum Output Disable Times
 42. Setup Transfers
 43. Hold Transfers
 44. Recovery Transfers
 45. Removal Transfers
 46. Report TCCS
 47. Report RSKM
 48. Unconstrained Paths
 49. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 14.0.0 Build 200 06/17/2014 SJ Web Edition ;
; Revision Name      ; top                                                ;
; Device Family      ; MAX II                                             ;
; Device Name        ; EPM570T100C5                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Slow Model                                         ;
; Rise/Fall Delays   ; Unavailable                                        ;
+--------------------+----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                               ;
+-------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------+
; Clock Name                                ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                       ;
+-------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------+
; clk                                       ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }                                       ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { my_uart_rx:my_uart_rx|rx_enable_reg }       ;
; rs232_rx                                  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { rs232_rx }                                  ;
; speed_select:speed_select|buad_clk_rx_reg ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { speed_select:speed_select|buad_clk_rx_reg } ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { spi_ctrl:spi_ctrl_instance|spi_clk }        ;
+-------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------+


+---------------------------------------------------------------------------------+
; Fmax Summary                                                                    ;
+------------+-----------------+-------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                ; Note ;
+------------+-----------------+-------------------------------------------+------+
; 63.34 MHz  ; 63.34 MHz       ; clk                                       ;      ;
; 86.7 MHz   ; 86.7 MHz        ; speed_select:speed_select|buad_clk_rx_reg ;      ;
; 102.01 MHz ; 102.01 MHz      ; spi_ctrl:spi_ctrl_instance|spi_clk        ;      ;
; 445.43 MHz ; 445.43 MHz      ; my_uart_rx:my_uart_rx|rx_enable_reg       ;      ;
+------------+-----------------+-------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------+
; Setup Summary                                                       ;
+-------------------------------------------+---------+---------------+
; Clock                                     ; Slack   ; End Point TNS ;
+-------------------------------------------+---------+---------------+
; clk                                       ; -14.787 ; -1324.160     ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; -8.803  ; -415.275      ;
; speed_select:speed_select|buad_clk_rx_reg ; -5.267  ; -91.706       ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; -1.245  ; -1.245        ;
+-------------------------------------------+---------+---------------+


+--------------------------------------------------------------------+
; Hold Summary                                                       ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; clk                                       ; -2.158 ; -2.158        ;
; speed_select:speed_select|buad_clk_rx_reg ; 0.264  ; 0.000         ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; 1.649  ; 0.000         ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; 1.691  ; 0.000         ;
+-------------------------------------------+--------+---------------+


+--------------------------------------------------------------------+
; Recovery Summary                                                   ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; clk                                       ; -4.402 ; -364.802      ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; -3.708 ; -193.365      ;
; rs232_rx                                  ; 0.014  ; 0.000         ;
; speed_select:speed_select|buad_clk_rx_reg ; 0.419  ; 0.000         ;
+-------------------------------------------+--------+---------------+


+--------------------------------------------------------------------+
; Removal Summary                                                    ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; speed_select:speed_select|buad_clk_rx_reg ; -0.473 ; -0.473        ;
; rs232_rx                                  ; 0.432  ; 0.000         ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; 2.909  ; 0.000         ;
; clk                                       ; 2.949  ; 0.000         ;
+-------------------------------------------+--------+---------------+


+--------------------------------------------------------------------+
; Minimum Pulse Width Summary                                        ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; clk                                       ; -2.289 ; -2.289        ;
; rs232_rx                                  ; -2.289 ; -2.289        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; 0.234  ; 0.000         ;
; speed_select:speed_select|buad_clk_rx_reg ; 0.234  ; 0.000         ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; 0.234  ; 0.000         ;
+-------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------+
; Setup: 'clk'                                                                                            ;
+---------+------------+------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node  ; To Node    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------+------------+--------------+-------------+--------------+------------+------------+
; -14.787 ; Rx_cmd[15] ; spi_rst    ; clk          ; clk         ; 1.000        ; 0.000      ; 15.454     ;
; -14.737 ; Rx_cmd[11] ; spi_rst    ; clk          ; clk         ; 1.000        ; 0.000      ; 15.404     ;
; -14.698 ; Rx_cmd[7]  ; spi_rst    ; clk          ; clk         ; 1.000        ; 0.000      ; 15.365     ;
; -14.578 ; Rx_cmd[7]  ; linkSHL    ; clk          ; clk         ; 1.000        ; 0.000      ; 15.245     ;
; -14.525 ; Rx_cmd[23] ; spi_rst    ; clk          ; clk         ; 1.000        ; 0.000      ; 15.192     ;
; -14.486 ; Rx_cmd[3]  ; spi_rst    ; clk          ; clk         ; 1.000        ; 0.000      ; 15.153     ;
; -14.366 ; Rx_cmd[3]  ; linkSHL    ; clk          ; clk         ; 1.000        ; 0.000      ; 15.033     ;
; -14.346 ; Rx_cmd[15] ; linkSHL    ; clk          ; clk         ; 1.000        ; 0.000      ; 15.013     ;
; -14.296 ; Rx_cmd[11] ; linkSHL    ; clk          ; clk         ; 1.000        ; 0.000      ; 14.963     ;
; -14.293 ; Rx_cmd[7]  ; linkTIC    ; clk          ; clk         ; 1.000        ; 0.000      ; 14.960     ;
; -14.288 ; Rx_cmd[7]  ; linkSPS    ; clk          ; clk         ; 1.000        ; 0.000      ; 14.955     ;
; -14.258 ; Rx_cmd[7]  ; linkTSP    ; clk          ; clk         ; 1.000        ; 0.000      ; 14.925     ;
; -14.235 ; Rx_cmd[21] ; spi_rst    ; clk          ; clk         ; 1.000        ; 0.000      ; 14.902     ;
; -14.201 ; Rx_cmd[15] ; led~reg0   ; clk          ; clk         ; 1.000        ; 0.000      ; 14.868     ;
; -14.195 ; Rx_cmd[15] ; linkMCG    ; clk          ; clk         ; 1.000        ; 0.000      ; 14.862     ;
; -14.154 ; Rx_cmd[7]  ; linkFRS    ; clk          ; clk         ; 1.000        ; 0.000      ; 14.821     ;
; -14.151 ; Rx_cmd[11] ; led~reg0   ; clk          ; clk         ; 1.000        ; 0.000      ; 14.818     ;
; -14.146 ; Rx_cmd[7]  ; linkESC    ; clk          ; clk         ; 1.000        ; 0.000      ; 14.813     ;
; -14.145 ; Rx_cmd[11] ; linkMCG    ; clk          ; clk         ; 1.000        ; 0.000      ; 14.812     ;
; -14.144 ; Rx_cmd[13] ; spi_rst    ; clk          ; clk         ; 1.000        ; 0.000      ; 14.811     ;
; -14.097 ; Rx_cmd[7]  ; led~reg0   ; clk          ; clk         ; 1.000        ; 0.000      ; 14.764     ;
; -14.091 ; Rx_cmd[7]  ; linkMCG    ; clk          ; clk         ; 1.000        ; 0.000      ; 14.758     ;
; -14.084 ; Rx_cmd[23] ; linkSHL    ; clk          ; clk         ; 1.000        ; 0.000      ; 14.751     ;
; -14.081 ; Rx_cmd[3]  ; linkTIC    ; clk          ; clk         ; 1.000        ; 0.000      ; 14.748     ;
; -14.076 ; Rx_cmd[3]  ; linkSPS    ; clk          ; clk         ; 1.000        ; 0.000      ; 14.743     ;
; -14.025 ; Rx_cmd[15] ; linkURT    ; clk          ; clk         ; 1.000        ; 0.000      ; 14.692     ;
; -14.024 ; Rx_cmd[13] ; linkSHL    ; clk          ; clk         ; 1.000        ; 0.000      ; 14.691     ;
; -13.984 ; Rx_cmd[7]  ; linkESS    ; clk          ; clk         ; 1.000        ; 0.000      ; 14.651     ;
; -13.975 ; Rx_cmd[11] ; linkURT    ; clk          ; clk         ; 1.000        ; 0.000      ; 14.642     ;
; -13.942 ; Rx_cmd[3]  ; linkFRS    ; clk          ; clk         ; 1.000        ; 0.000      ; 14.609     ;
; -13.942 ; Rx_cmd[3]  ; linkTSP    ; clk          ; clk         ; 1.000        ; 0.000      ; 14.609     ;
; -13.939 ; Rx_cmd[23] ; led~reg0   ; clk          ; clk         ; 1.000        ; 0.000      ; 14.606     ;
; -13.934 ; Rx_cmd[3]  ; linkESC    ; clk          ; clk         ; 1.000        ; 0.000      ; 14.601     ;
; -13.933 ; Rx_cmd[23] ; linkMCG    ; clk          ; clk         ; 1.000        ; 0.000      ; 14.600     ;
; -13.922 ; Rx_cmd[15] ; linkFRS    ; clk          ; clk         ; 1.000        ; 0.000      ; 14.589     ;
; -13.921 ; Rx_cmd[7]  ; linkURT    ; clk          ; clk         ; 1.000        ; 0.000      ; 14.588     ;
; -13.918 ; Rx_cmd[15] ; tx_start_f ; clk          ; clk         ; 1.000        ; 0.000      ; 14.585     ;
; -13.914 ; Rx_cmd[15] ; linkESC    ; clk          ; clk         ; 1.000        ; 0.000      ; 14.581     ;
; -13.893 ; Rx_cmd[0]  ; spi_rst    ; clk          ; clk         ; 1.000        ; 0.000      ; 14.560     ;
; -13.884 ; Rx_cmd[10] ; spi_rst    ; clk          ; clk         ; 1.000        ; 0.000      ; 14.551     ;
; -13.872 ; Rx_cmd[11] ; linkFRS    ; clk          ; clk         ; 1.000        ; 0.000      ; 14.539     ;
; -13.870 ; Rx_cmd[15] ; linkTSP    ; clk          ; clk         ; 1.000        ; 0.000      ; 14.537     ;
; -13.868 ; Rx_cmd[11] ; tx_start_f ; clk          ; clk         ; 1.000        ; 0.000      ; 14.535     ;
; -13.864 ; Rx_cmd[11] ; linkESC    ; clk          ; clk         ; 1.000        ; 0.000      ; 14.531     ;
; -13.830 ; Rx_cmd[7]  ; tx_start_f ; clk          ; clk         ; 1.000        ; 0.000      ; 14.497     ;
; -13.820 ; Rx_cmd[11] ; linkTSP    ; clk          ; clk         ; 1.000        ; 0.000      ; 14.487     ;
; -13.797 ; Rx_cmd[7]  ; linkFSM    ; clk          ; clk         ; 1.000        ; 0.000      ; 14.464     ;
; -13.794 ; Rx_cmd[21] ; linkSHL    ; clk          ; clk         ; 1.000        ; 0.000      ; 14.461     ;
; -13.790 ; Rx_cmd[15] ; linkGII    ; clk          ; clk         ; 1.000        ; 0.000      ; 14.457     ;
; -13.788 ; Rx_cmd[7]  ; linkSPI    ; clk          ; clk         ; 1.000        ; 0.000      ; 14.455     ;
; -13.782 ; Rx_cmd[7]  ; linkCMP    ; clk          ; clk         ; 1.000        ; 0.000      ; 14.449     ;
; -13.773 ; Rx_cmd[0]  ; linkSHL    ; clk          ; clk         ; 1.000        ; 0.000      ; 14.440     ;
; -13.764 ; Rx_cmd[10] ; linkSHL    ; clk          ; clk         ; 1.000        ; 0.000      ; 14.431     ;
; -13.763 ; Rx_cmd[23] ; linkURT    ; clk          ; clk         ; 1.000        ; 0.000      ; 14.430     ;
; -13.740 ; Rx_cmd[11] ; linkGII    ; clk          ; clk         ; 1.000        ; 0.000      ; 14.407     ;
; -13.739 ; Rx_cmd[13] ; linkTIC    ; clk          ; clk         ; 1.000        ; 0.000      ; 14.406     ;
; -13.736 ; Rx_cmd[15] ; linkFSS    ; clk          ; clk         ; 1.000        ; 0.000      ; 14.403     ;
; -13.734 ; Rx_cmd[13] ; linkSPS    ; clk          ; clk         ; 1.000        ; 0.000      ; 14.401     ;
; -13.704 ; Rx_cmd[13] ; linkTSP    ; clk          ; clk         ; 1.000        ; 0.000      ; 14.371     ;
; -13.686 ; Rx_cmd[7]  ; linkGII    ; clk          ; clk         ; 1.000        ; 0.000      ; 14.353     ;
; -13.686 ; Rx_cmd[11] ; linkFSS    ; clk          ; clk         ; 1.000        ; 0.000      ; 14.353     ;
; -13.668 ; Rx_cmd[3]  ; linkESS    ; clk          ; clk         ; 1.000        ; 0.000      ; 14.335     ;
; -13.660 ; Rx_cmd[23] ; linkFRS    ; clk          ; clk         ; 1.000        ; 0.000      ; 14.327     ;
; -13.656 ; Rx_cmd[23] ; tx_start_f ; clk          ; clk         ; 1.000        ; 0.000      ; 14.323     ;
; -13.652 ; Rx_cmd[23] ; linkESC    ; clk          ; clk         ; 1.000        ; 0.000      ; 14.319     ;
; -13.649 ; Rx_cmd[21] ; led~reg0   ; clk          ; clk         ; 1.000        ; 0.000      ; 14.316     ;
; -13.645 ; Rx_cmd[7]  ; linkTPT    ; clk          ; clk         ; 1.000        ; 0.000      ; 14.312     ;
; -13.643 ; Rx_cmd[21] ; linkMCG    ; clk          ; clk         ; 1.000        ; 0.000      ; 14.310     ;
; -13.635 ; Rx_cmd[15] ; linkTIC    ; clk          ; clk         ; 1.000        ; 0.000      ; 14.302     ;
; -13.632 ; Rx_cmd[18] ; spi_rst    ; clk          ; clk         ; 1.000        ; 0.000      ; 14.299     ;
; -13.632 ; Rx_cmd[7]  ; linkFSS    ; clk          ; clk         ; 1.000        ; 0.000      ; 14.299     ;
; -13.630 ; Rx_cmd[15] ; linkSPS    ; clk          ; clk         ; 1.000        ; 0.000      ; 14.297     ;
; -13.618 ; Rx_cmd[3]  ; tx_start_f ; clk          ; clk         ; 1.000        ; 0.000      ; 14.285     ;
; -13.614 ; Rx_cmd[6]  ; spi_rst    ; clk          ; clk         ; 1.000        ; 0.000      ; 14.281     ;
; -13.608 ; Rx_cmd[23] ; linkTSP    ; clk          ; clk         ; 1.000        ; 0.000      ; 14.275     ;
; -13.600 ; Rx_cmd[13] ; linkFRS    ; clk          ; clk         ; 1.000        ; 0.000      ; 14.267     ;
; -13.596 ; Rx_cmd[15] ; linkESS    ; clk          ; clk         ; 1.000        ; 0.000      ; 14.263     ;
; -13.592 ; Rx_cmd[13] ; linkESC    ; clk          ; clk         ; 1.000        ; 0.000      ; 14.259     ;
; -13.585 ; Rx_cmd[3]  ; linkFSM    ; clk          ; clk         ; 1.000        ; 0.000      ; 14.252     ;
; -13.585 ; Rx_cmd[11] ; linkTIC    ; clk          ; clk         ; 1.000        ; 0.000      ; 14.252     ;
; -13.580 ; Rx_cmd[11] ; linkSPS    ; clk          ; clk         ; 1.000        ; 0.000      ; 14.247     ;
; -13.576 ; Rx_cmd[3]  ; linkSPI    ; clk          ; clk         ; 1.000        ; 0.000      ; 14.243     ;
; -13.574 ; Rx_cmd[7]  ; linkGLO    ; clk          ; clk         ; 1.000        ; 0.000      ; 14.241     ;
; -13.570 ; Rx_cmd[3]  ; linkCMP    ; clk          ; clk         ; 1.000        ; 0.000      ; 14.237     ;
; -13.567 ; Rx_cmd[7]  ; linkPMH    ; clk          ; clk         ; 1.000        ; 0.000      ; 14.234     ;
; -13.564 ; Rx_cmd[7]  ; linkFPM    ; clk          ; clk         ; 1.000        ; 0.000      ; 14.231     ;
; -13.546 ; Rx_cmd[11] ; linkESS    ; clk          ; clk         ; 1.000        ; 0.000      ; 14.213     ;
; -13.543 ; Rx_cmd[13] ; led~reg0   ; clk          ; clk         ; 1.000        ; 0.000      ; 14.210     ;
; -13.537 ; Rx_cmd[13] ; linkMCG    ; clk          ; clk         ; 1.000        ; 0.000      ; 14.204     ;
; -13.531 ; Rx_cmd[19] ; spi_rst    ; clk          ; clk         ; 1.000        ; 0.000      ; 14.198     ;
; -13.528 ; Rx_cmd[23] ; linkGII    ; clk          ; clk         ; 1.000        ; 0.000      ; 14.195     ;
; -13.515 ; Rx_cmd[20] ; spi_rst    ; clk          ; clk         ; 1.000        ; 0.000      ; 14.182     ;
; -13.494 ; Rx_cmd[6]  ; linkSHL    ; clk          ; clk         ; 1.000        ; 0.000      ; 14.161     ;
; -13.488 ; Rx_cmd[0]  ; linkTIC    ; clk          ; clk         ; 1.000        ; 0.000      ; 14.155     ;
; -13.483 ; Rx_cmd[0]  ; linkSPS    ; clk          ; clk         ; 1.000        ; 0.000      ; 14.150     ;
; -13.479 ; Rx_cmd[10] ; linkTIC    ; clk          ; clk         ; 1.000        ; 0.000      ; 14.146     ;
; -13.479 ; Rx_cmd[12] ; spi_rst    ; clk          ; clk         ; 1.000        ; 0.000      ; 14.146     ;
; -13.474 ; Rx_cmd[10] ; linkSPS    ; clk          ; clk         ; 1.000        ; 0.000      ; 14.141     ;
; -13.474 ; Rx_cmd[23] ; linkFSS    ; clk          ; clk         ; 1.000        ; 0.000      ; 14.141     ;
; -13.473 ; Rx_cmd[21] ; linkURT    ; clk          ; clk         ; 1.000        ; 0.000      ; 14.140     ;
+---------+------------+------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'spi_ctrl:spi_ctrl_instance|spi_clk'                                                                                                                                                                                                                                             ;
+--------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                    ; To Node                                                                      ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; -8.803 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[1] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[0] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 9.470      ;
; -8.803 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[1] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[5] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 9.470      ;
; -8.803 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[1] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 9.470      ;
; -8.803 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[1] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 9.470      ;
; -8.803 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[1] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 9.470      ;
; -8.803 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[1] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 9.470      ;
; -8.803 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[1] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[2] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 9.470      ;
; -8.803 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[1] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[1] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 9.470      ;
; -8.729 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[4] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[0] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 9.396      ;
; -8.729 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[4] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[5] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 9.396      ;
; -8.729 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[4] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 9.396      ;
; -8.729 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[4] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 9.396      ;
; -8.729 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[4] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 9.396      ;
; -8.729 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[4] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 9.396      ;
; -8.729 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[4] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[2] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 9.396      ;
; -8.729 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[4] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[1] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 9.396      ;
; -8.574 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[0] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 9.241      ;
; -8.574 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[5] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 9.241      ;
; -8.574 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 9.241      ;
; -8.574 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 9.241      ;
; -8.574 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 9.241      ;
; -8.574 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 9.241      ;
; -8.574 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[2] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 9.241      ;
; -8.574 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[1] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 9.241      ;
; -8.372 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[3]      ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 9.039      ;
; -8.372 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[3]      ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 9.039      ;
; -8.372 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[3]      ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 9.039      ;
; -8.372 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[3]      ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 9.039      ;
; -8.372 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[3]      ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 9.039      ;
; -8.372 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[3]      ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 9.039      ;
; -8.372 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[3]      ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 9.039      ;
; -8.372 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[3]      ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 9.039      ;
; -8.336 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6]      ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]            ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 9.003      ;
; -8.047 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[3] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[0] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 8.714      ;
; -8.047 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[3] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[5] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 8.714      ;
; -8.047 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[3] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 8.714      ;
; -8.047 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[3] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 8.714      ;
; -8.047 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[3] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 8.714      ;
; -8.047 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[3] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 8.714      ;
; -8.047 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[3] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[2] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 8.714      ;
; -8.047 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[3] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[1] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 8.714      ;
; -7.817 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[2]      ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 8.484      ;
; -7.817 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[2]      ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 8.484      ;
; -7.817 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[2]      ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 8.484      ;
; -7.817 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[2]      ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 8.484      ;
; -7.817 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[2]      ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 8.484      ;
; -7.817 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[2]      ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 8.484      ;
; -7.817 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[2]      ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 8.484      ;
; -7.817 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[2]      ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 8.484      ;
; -7.802 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]            ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 8.469      ;
; -7.802 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]            ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 8.469      ;
; -7.802 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]            ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 8.469      ;
; -7.802 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]            ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 8.469      ;
; -7.802 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]            ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 8.469      ;
; -7.802 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]            ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 8.469      ;
; -7.802 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]            ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 8.469      ;
; -7.802 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]            ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 8.469      ;
; -7.538 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]            ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[0] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 8.205      ;
; -7.538 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]            ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[5] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 8.205      ;
; -7.538 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]            ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 8.205      ;
; -7.538 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]            ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 8.205      ;
; -7.538 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]            ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 8.205      ;
; -7.538 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]            ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 8.205      ;
; -7.538 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]            ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[2] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 8.205      ;
; -7.538 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]            ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[1] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 8.205      ;
; -7.494 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6]      ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 8.161      ;
; -7.494 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6]      ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 8.161      ;
; -7.494 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6]      ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 8.161      ;
; -7.494 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6]      ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 8.161      ;
; -7.494 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6]      ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 8.161      ;
; -7.494 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6]      ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 8.161      ;
; -7.494 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6]      ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 8.161      ;
; -7.494 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6]      ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 8.161      ;
; -7.486 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[0] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 8.153      ;
; -7.486 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[5] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 8.153      ;
; -7.486 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 8.153      ;
; -7.486 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 8.153      ;
; -7.486 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 8.153      ;
; -7.486 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 8.153      ;
; -7.486 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[2] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 8.153      ;
; -7.486 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[1] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 8.153      ;
; -7.478 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]            ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]            ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 8.145      ;
; -7.433 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6]      ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]            ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 8.100      ;
; -7.418 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[4]      ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 8.085      ;
; -7.418 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[4]      ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 8.085      ;
; -7.418 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[4]      ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 8.085      ;
; -7.418 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[4]      ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 8.085      ;
; -7.418 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[4]      ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 8.085      ;
; -7.418 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[4]      ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 8.085      ;
; -7.418 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[4]      ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 8.085      ;
; -7.418 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[4]      ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 8.085      ;
; -7.409 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]            ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 8.076      ;
; -7.409 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]            ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 8.076      ;
; -7.409 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]            ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 8.076      ;
; -7.409 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]            ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 8.076      ;
; -7.409 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]            ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 8.076      ;
; -7.409 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]            ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 8.076      ;
; -7.409 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]            ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 8.076      ;
; -7.409 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]            ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 8.076      ;
; -7.402 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[0] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 8.069      ;
+--------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'speed_select:speed_select|buad_clk_rx_reg'                                                                                                                                                                      ;
+--------+---------------------------------------+---------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; -5.267 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.434      ;
; -5.246 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.413      ;
; -5.196 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.363      ;
; -5.095 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.262      ;
; -5.062 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.229      ;
; -5.030 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.197      ;
; -4.968 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.135      ;
; -4.940 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.107      ;
; -4.934 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.101      ;
; -4.934 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.101      ;
; -4.906 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.073      ;
; -4.848 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.015      ;
; -4.848 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.015      ;
; -4.804 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.971      ;
; -4.804 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.971      ;
; -4.804 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.971      ;
; -4.804 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.971      ;
; -4.804 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.971      ;
; -4.804 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.971      ;
; -4.804 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.971      ;
; -4.804 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.971      ;
; -4.760 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.927      ;
; -4.760 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.927      ;
; -4.760 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.927      ;
; -4.760 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.927      ;
; -4.760 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.927      ;
; -4.760 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.927      ;
; -4.760 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.927      ;
; -4.760 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.927      ;
; -4.743 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.910      ;
; -4.724 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.891      ;
; -4.662 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.829      ;
; -4.642 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.809      ;
; -4.601 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.768      ;
; -4.572 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.739      ;
; -4.572 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.739      ;
; -4.568 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.735      ;
; -4.506 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.673      ;
; -4.492 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.659      ;
; -4.453 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.620      ;
; -4.427 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.594      ;
; -4.427 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.594      ;
; -4.427 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.594      ;
; -4.427 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.594      ;
; -4.427 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.594      ;
; -4.427 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.594      ;
; -4.427 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.594      ;
; -4.427 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.594      ;
; -4.414 ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 3.790      ; 8.371      ;
; -4.390 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.557      ;
; -4.285 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.452      ;
; -4.285 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.452      ;
; -4.285 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.452      ;
; -4.285 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.452      ;
; -4.285 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.452      ;
; -4.285 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.452      ;
; -4.285 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.452      ;
; -4.285 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.452      ;
; -4.236 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.403      ;
; -4.163 ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 3.790      ; 8.120      ;
; -4.118 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.285      ;
; -4.117 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.284      ;
; -4.108 ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 3.790      ; 8.065      ;
; -4.107 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.274      ;
; -4.100 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.267      ;
; -3.958 ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 3.790      ; 7.915      ;
; -3.914 ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 3.790      ; 8.371      ;
; -3.848 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.015      ;
; -3.715 ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 3.790      ; 7.672      ;
; -3.714 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 3.881      ;
; -3.663 ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 3.790      ; 8.120      ;
; -3.609 ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 4.276      ;
; -3.608 ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 3.790      ; 8.065      ;
; -3.581 ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 3.790      ; 7.538      ;
; -3.515 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 3.682      ;
; -3.458 ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 3.790      ; 7.915      ;
; -3.418 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 3.585      ;
; -3.404 ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 3.790      ; 7.361      ;
; -3.215 ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 3.790      ; 7.672      ;
; -3.081 ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 3.790      ; 7.538      ;
; -3.064 ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 3.790      ; 7.021      ;
; -2.976 ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 3.643      ;
; -2.904 ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 3.790      ; 7.361      ;
; -2.766 ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 3.433      ;
; -2.706 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 2.873      ;
; -2.627 ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 3.294      ;
; -2.619 ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 3.286      ;
; -2.576 ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 3.243      ;
; -2.564 ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 3.790      ; 7.021      ;
; -2.543 ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 3.210      ;
; -2.499 ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 3.166      ;
; -2.423 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 2.590      ;
; -2.413 ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 3.080      ;
; -2.355 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 3.022      ;
; -2.355 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[1]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 3.022      ;
; -2.353 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 3.020      ;
; -2.341 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 3.008      ;
; -2.256 ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.923      ;
; -2.042 ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.709      ;
; -2.007 ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.674      ;
+--------+---------------------------------------+---------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'my_uart_rx:my_uart_rx|rx_enable_reg'                                                                                                       ;
+--------+-----------+----------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node  ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; -1.245 ; flag_reg  ; flag_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; 1.000        ; 0.000      ; 1.912      ;
+--------+-----------+----------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'clk'                                                                                                                                                                                                                                     ;
+--------+-------------------------------------------------------------------------+-----------------------------------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                               ; To Node                                                         ; Launch Clock                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------+-----------------------------------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; -2.158 ; spi_ctrl:spi_ctrl_instance|spi_clk                                      ; spi_ctrl:spi_ctrl_instance|spi_clk                              ; spi_ctrl:spi_ctrl_instance|spi_clk  ; clk         ; 0.000        ; 3.681      ; 2.120      ;
; -1.658 ; spi_ctrl:spi_ctrl_instance|spi_clk                                      ; spi_ctrl:spi_ctrl_instance|spi_clk                              ; spi_ctrl:spi_ctrl_instance|spi_clk  ; clk         ; -0.500       ; 3.681      ; 2.120      ;
; 1.078  ; uart_instance:uart_instance1|data_deal:data_deal|data_out_sign          ; uart_instance:uart_instance1|data_deal:data_deal|data_out_sign  ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.299      ;
; 1.410  ; Buff_temp[9]                                                            ; Rx_cmd[9]                                                       ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.631      ;
; 1.640  ; uart_instance:uart_instance1|rst_cnt[0]                                 ; uart_instance:uart_instance1|rst_cnt[0]                         ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.861      ;
; 1.644  ; flag_reg                                                                ; Flag_temp                                                       ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; -0.500       ; 0.690      ; 2.055      ;
; 1.649  ; spi_ctrl:spi_ctrl_instance|rst_count[0]                                 ; spi_ctrl:spi_ctrl_instance|rst_count[0]                         ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.870      ;
; 1.658  ; Buff_temp[20]                                                           ; Buff_temp[20]                                                   ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.879      ;
; 1.659  ; Buff_temp[11]                                                           ; Buff_temp[11]                                                   ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.880      ;
; 1.669  ; Buff_temp[0]                                                            ; Buff_temp[0]                                                    ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.890      ;
; 1.671  ; Buff_temp[0]                                                            ; Buff_temp[8]                                                    ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.892      ;
; 1.672  ; Buff_temp[15]                                                           ; Buff_temp[23]                                                   ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.893      ;
; 1.676  ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|data_in[5]          ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|data_in[5]  ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.897      ;
; 1.677  ; uart_instance:uart_instance1|data_deal:data_deal|data_out[0]            ; uart_instance:uart_instance1|data_deal:data_deal|data_out[0]    ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.898      ;
; 1.688  ; Flag_temp                                                               ; Current.WAIT                                                    ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.909      ;
; 1.701  ; Buff_temp[5]                                                            ; Buff_temp[13]                                                   ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.922      ;
; 1.702  ; Buff_temp[8]                                                            ; Buff_temp[16]                                                   ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.923      ;
; 1.708  ; uart_instance:uart_instance1|data_deal:data_deal|data_regnum[0]         ; uart_instance:uart_instance1|data_deal:data_deal|data_regnum[1] ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.929      ;
; 1.715  ; uart_instance:uart_instance1|data_deal:data_deal|data_regnum[3]         ; uart_instance:uart_instance1|data_deal:data_deal|data_regnum[0] ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.936      ;
; 1.747  ; uart_instance:uart_instance1|my_uart_tx8to8:tx_inst|tran_cnt[0]         ; uart_instance:uart_instance1|my_uart_tx8to8:tx_inst|tran_cnt[2] ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.968      ;
; 1.750  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2] ; spi_ctrl:spi_ctrl_instance|cs_n                                 ; spi_ctrl:spi_ctrl_instance|spi_clk  ; clk         ; 0.000        ; -0.104     ; 1.867      ;
; 1.849  ; spi_slave_cpha0:spi_slave_cpha0_instance|mosir[0]                       ; spi_slave_cpha0:spi_slave_cpha0_instance|mosir[1]               ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.070      ;
; 1.898  ; Buff_temp[21]                                                           ; Buff_temp[21]                                                   ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.119      ;
; 1.948  ; spi_ctrl:spi_ctrl_instance|rst_flag                                     ; spi_ctrl:spi_ctrl_instance|rst_flag                             ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.169      ;
; 1.955  ; uart_instance:uart_instance1|my_uart_tx8to8:tx_inst|tran_cnt[1]         ; uart_instance:uart_instance1|my_uart_tx8to8:tx_inst|tran_cnt[1] ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.176      ;
; 1.956  ; uart_instance:uart_instance1|rst_cnt[14]                                ; uart_instance:uart_instance1|rst_cnt[14]                        ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.177      ;
; 1.958  ; uart_instance:uart_instance1|my_uart_tx8to8:tx_inst|tran_cnt[1]         ; uart_instance:uart_instance1|my_uart_tx8to8:tx_inst|tran_cnt[2] ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.179      ;
; 1.964  ; uart_instance:uart_instance1|data_deal:data_deal|data_regnum[1]         ; uart_instance:uart_instance1|data_deal:data_deal|data_regnum[3] ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.185      ;
; 1.967  ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|tran_cnt[0]         ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|data_sign   ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.188      ;
; 1.970  ; uart_instance:uart_instance1|data_deal:data_deal|data_regnum[2]         ; uart_instance:uart_instance1|data_deal:data_deal|data_regnum[2] ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.191      ;
; 1.972  ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|tran_cnt[1]         ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|data_in[7]  ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.193      ;
; 2.048  ; speed_select:speed_select|cnt_rx[12]                                    ; speed_select:speed_select|cnt_rx[12]                            ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.269      ;
; 2.086  ; linkTOC                                                                 ; linkTOC                                                         ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.307      ;
; 2.099  ; Buff_temp[2]                                                            ; Buff_temp[10]                                                   ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.320      ;
; 2.108  ; uart_instance:uart_instance1|data_deal:data_deal|data_out[7]            ; uart_instance:uart_instance1|data_deal:data_deal|data_out[7]    ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.329      ;
; 2.111  ; Current.WAIT                                                            ; Buff_temp[1]                                                    ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.332      ;
; 2.116  ; linkMCG                                                                 ; linkMCG                                                         ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.337      ;
; 2.117  ; linkFPM                                                                 ; linkFPM                                                         ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.338      ;
; 2.117  ; linkTPT                                                                 ; linkTPT                                                         ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.338      ;
; 2.117  ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|data_in[1]          ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|data_in[1]  ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.338      ;
; 2.117  ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|state.TRAN          ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|state.TRAN  ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.338      ;
; 2.117  ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|tran_cnt[2]         ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|tran_cnt[2] ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.338      ;
; 2.118  ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|cnt[5]              ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|cnt[5]      ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.339      ;
; 2.125  ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|cnt[6]              ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|cnt[6]      ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.346      ;
; 2.126  ; linkTIC                                                                 ; linkTIC                                                         ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.347      ;
; 2.126  ; linkSPS                                                                 ; linkSPS                                                         ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.347      ;
; 2.126  ; linkSPI                                                                 ; linkSPI                                                         ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.347      ;
; 2.126  ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|data_in[3]          ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|data_in[3]  ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.347      ;
; 2.127  ; linkFSM                                                                 ; linkFSM                                                         ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.348      ;
; 2.127  ; Buff_temp[16]                                                           ; Buff_temp[16]                                                   ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.348      ;
; 2.127  ; uart_instance:uart_instance1|my_uart_tx8to8:tx_inst|tran_cnt[3]         ; uart_instance:uart_instance1|my_uart_tx8to8:tx_inst|tran_cnt[3] ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.348      ;
; 2.127  ; uart_instance:uart_instance1|data_deal:data_deal|data_out[2]            ; uart_instance:uart_instance1|data_deal:data_deal|data_out[2]    ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.348      ;
; 2.127  ; spi_ctrl:spi_ctrl_instance|clk_count[7]                                 ; spi_ctrl:spi_ctrl_instance|clk_count[7]                         ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.348      ;
; 2.128  ; uart_instance:uart_instance1|my_uart_tx8to8:tx_inst|cnt[1]              ; uart_instance:uart_instance1|my_uart_tx8to8:tx_inst|bps_sel     ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.349      ;
; 2.129  ; uart_instance:uart_instance1|my_uart_tx8to8:tx_inst|cnt[1]              ; uart_instance:uart_instance1|my_uart_tx8to8:tx_inst|cnt[5]      ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.350      ;
; 2.131  ; Buff_temp[4]                                                            ; Buff_temp[12]                                                   ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.352      ;
; 2.132  ; Buff_temp[13]                                                           ; Buff_temp[13]                                                   ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.353      ;
; 2.134  ; speed_select:speed_select|cnt_rx[6]                                     ; speed_select:speed_select|cnt_rx[6]                             ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.355      ;
; 2.134  ; spi_ctrl:spi_ctrl_instance|rst_count[1]                                 ; spi_ctrl:spi_ctrl_instance|rst_count[1]                         ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.355      ;
; 2.135  ; speed_select:speed_select|cnt_rx[5]                                     ; speed_select:speed_select|cnt_rx[5]                             ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.356      ;
; 2.135  ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|cnt[3]              ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|cnt[3]      ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.356      ;
; 2.136  ; Buff_temp[17]                                                           ; Buff_temp[17]                                                   ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.357      ;
; 2.136  ; linkUST                                                                 ; linkUST                                                         ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.357      ;
; 2.136  ; uart_instance:uart_instance1|data_deal:data_deal|data_out[1]            ; uart_instance:uart_instance1|data_deal:data_deal|data_out[1]    ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.357      ;
; 2.136  ; spi_ctrl:spi_ctrl_instance|clk_count[2]                                 ; spi_ctrl:spi_ctrl_instance|clk_count[2]                         ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.357      ;
; 2.136  ; spi_ctrl:spi_ctrl_instance|rst_count[7]                                 ; spi_ctrl:spi_ctrl_instance|rst_count[7]                         ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.357      ;
; 2.137  ; uart_instance:uart_instance1|my_uart_tx8to8:tx_inst|sign_delay          ; uart_instance:uart_instance1|my_uart_tx8to8:tx_inst|sign_delay  ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.358      ;
; 2.139  ; Buff_temp[14]                                                           ; Buff_temp[22]                                                   ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.360      ;
; 2.141  ; uart_instance:uart_instance1|data_deal:data_deal|data_reg[0]            ; uart_instance:uart_instance1|data_deal:data_deal|data_reg[0]    ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.362      ;
; 2.143  ; Buff_temp[6]                                                            ; Buff_temp[6]                                                    ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.364      ;
; 2.143  ; Buff_temp[7]                                                            ; Buff_temp[7]                                                    ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.364      ;
; 2.143  ; Buff_temp[10]                                                           ; Buff_temp[10]                                                   ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.364      ;
; 2.143  ; uart_instance:uart_instance1|data_deal:data_deal|data_reg[2]            ; uart_instance:uart_instance1|data_deal:data_deal|data_reg[2]    ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.364      ;
; 2.143  ; speed_select:speed_select|cnt_rx[3]                                     ; speed_select:speed_select|cnt_rx[3]                             ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.364      ;
; 2.144  ; uart_instance:uart_instance1|data_deal:data_deal|data_reg[1]            ; uart_instance:uart_instance1|data_deal:data_deal|data_reg[1]    ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.365      ;
; 2.144  ; uart_instance:uart_instance1|data_deal:data_deal|data_reg[7]            ; uart_instance:uart_instance1|data_deal:data_deal|data_reg[7]    ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.365      ;
; 2.144  ; spi_ctrl:spi_ctrl_instance|rst_count[2]                                 ; spi_ctrl:spi_ctrl_instance|rst_count[2]                         ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.365      ;
; 2.146  ; Buff_temp[6]                                                            ; Buff_temp[14]                                                   ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.367      ;
; 2.146  ; Buff_temp[13]                                                           ; Buff_temp[21]                                                   ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.367      ;
; 2.151  ; Buff_temp[7]                                                            ; Buff_temp[15]                                                   ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.372      ;
; 2.151  ; speed_select:speed_select|cnt_rx[8]                                     ; speed_select:speed_select|cnt_rx[8]                             ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.372      ;
; 2.151  ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|cnt[8]              ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|cnt[8]      ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.372      ;
; 2.152  ; Buff_temp[10]                                                           ; Buff_temp[18]                                                   ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.373      ;
; 2.152  ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|cnt[7]              ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|cnt[7]      ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.373      ;
; 2.160  ; Buff_temp[12]                                                           ; Buff_temp[12]                                                   ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.381      ;
; 2.160  ; Buff_temp[8]                                                            ; Buff_temp[8]                                                    ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.381      ;
; 2.162  ; Buff_temp[5]                                                            ; Buff_temp[5]                                                    ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.383      ;
; 2.168  ; Buff_temp[12]                                                           ; Buff_temp[20]                                                   ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.389      ;
; 2.169  ; flag_reg                                                                ; Current.WAIT                                                    ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; -0.500       ; 0.690      ; 2.580      ;
; 2.174  ; speed_select:speed_select|cnt_rx[7]                                     ; speed_select:speed_select|cnt_rx[7]                             ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.395      ;
; 2.176  ; uart_instance:uart_instance1|my_uart_tx8to8:tx_inst|rs_tx               ; uart_instance:uart_instance1|my_uart_tx8to8:tx_inst|rs_tx       ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.397      ;
; 2.181  ; uart_instance:uart_instance1|data_deal:data_deal|data_regnum[3]         ; uart_instance:uart_instance1|data_deal:data_deal|data_regnum[3] ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.402      ;
; 2.191  ; uart_instance:uart_instance1|my_uart_tx8to8:tx_inst|tran_cnt[2]         ; uart_instance:uart_instance1|my_uart_tx8to8:tx_inst|tran_cnt[2] ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.412      ;
; 2.211  ; uart_instance:uart_instance1|my_uart_tx8to8:tx_inst|tran_cnt[0]         ; uart_instance:uart_instance1|my_uart_tx8to8:tx_inst|tran_cnt[0] ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.432      ;
; 2.216  ; uart_instance:uart_instance1|my_uart_tx8to8:tx_inst|tran_cnt[0]         ; uart_instance:uart_instance1|my_uart_tx8to8:tx_inst|tran_cnt[1] ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.437      ;
; 2.221  ; Buff_temp[23]                                                           ; Buff_temp[23]                                                   ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.442      ;
; 2.221  ; linkCMP                                                                 ; linkCMP                                                         ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.442      ;
; 2.221  ; speed_select:speed_select|cnt_rx[9]                                     ; speed_select:speed_select|cnt_rx[9]                             ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.442      ;
; 2.221  ; speed_select:speed_select|cnt_rx[11]                                    ; speed_select:speed_select|cnt_rx[11]                            ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.442      ;
; 2.221  ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|cnt[4]              ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|cnt[4]      ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.442      ;
+--------+-------------------------------------------------------------------------+-----------------------------------------------------------------+-------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'speed_select:speed_select|buad_clk_rx_reg'                                                                                                                                                                      ;
+-------+---------------------------------------+---------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                               ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; 0.264 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 3.790      ; 4.651      ;
; 0.264 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 3.790      ; 4.651      ;
; 0.264 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 3.790      ; 4.651      ;
; 0.264 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 3.790      ; 4.651      ;
; 0.264 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 3.790      ; 4.651      ;
; 0.264 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 3.790      ; 4.651      ;
; 0.264 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 3.790      ; 4.651      ;
; 0.264 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 3.790      ; 4.651      ;
; 0.764 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 3.790      ; 4.651      ;
; 0.764 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 3.790      ; 4.651      ;
; 0.764 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 3.790      ; 4.651      ;
; 0.764 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 3.790      ; 4.651      ;
; 0.764 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 3.790      ; 4.651      ;
; 0.764 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 3.790      ; 4.651      ;
; 0.764 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 3.790      ; 4.651      ;
; 0.764 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 3.790      ; 4.651      ;
; 1.687 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 1.908      ;
; 1.694 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 1.915      ;
; 1.727 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 1.948      ;
; 2.125 ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.346      ;
; 2.126 ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.347      ;
; 2.127 ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.348      ;
; 2.215 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[1]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.436      ;
; 2.216 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.437      ;
; 2.218 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.439      ;
; 2.222 ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.443      ;
; 2.228 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.449      ;
; 2.239 ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.460      ;
; 2.398 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.619      ;
; 2.422 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[1]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.643      ;
; 2.424 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.645      ;
; 2.431 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.652      ;
; 2.453 ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.674      ;
; 2.488 ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.709      ;
; 2.702 ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.923      ;
; 2.727 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 2.448      ;
; 2.787 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 3.008      ;
; 2.799 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 3.020      ;
; 2.801 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 3.022      ;
; 2.801 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[1]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 3.022      ;
; 2.859 ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 3.080      ;
; 2.869 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 2.590      ;
; 2.945 ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 3.166      ;
; 2.984 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 2.705      ;
; 2.989 ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 3.210      ;
; 3.010 ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 3.790      ; 7.021      ;
; 3.022 ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 3.243      ;
; 3.065 ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 3.286      ;
; 3.073 ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 3.294      ;
; 3.139 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 2.860      ;
; 3.152 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 2.873      ;
; 3.210 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 2.931      ;
; 3.212 ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 3.433      ;
; 3.350 ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 3.790      ; 7.361      ;
; 3.422 ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 3.643      ;
; 3.510 ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 3.790      ; 7.021      ;
; 3.527 ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 3.790      ; 7.538      ;
; 3.661 ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 3.790      ; 7.672      ;
; 3.850 ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 3.790      ; 7.361      ;
; 3.864 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.585      ;
; 3.904 ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 3.790      ; 7.915      ;
; 3.961 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.682      ;
; 4.027 ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 3.790      ; 7.538      ;
; 4.054 ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 3.790      ; 8.065      ;
; 4.055 ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 4.276      ;
; 4.109 ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 3.790      ; 8.120      ;
; 4.161 ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 3.790      ; 7.672      ;
; 4.239 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.960      ;
; 4.294 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.015      ;
; 4.360 ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 3.790      ; 8.371      ;
; 4.370 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.091      ;
; 4.404 ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 3.790      ; 7.915      ;
; 4.546 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.267      ;
; 4.553 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.274      ;
; 4.554 ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 3.790      ; 8.065      ;
; 4.559 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.280      ;
; 4.563 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.284      ;
; 4.564 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.285      ;
; 4.567 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.288      ;
; 4.609 ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 3.790      ; 8.120      ;
; 4.655 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.376      ;
; 4.682 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.403      ;
; 4.731 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.452      ;
; 4.731 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.452      ;
; 4.731 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.452      ;
; 4.731 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.452      ;
; 4.731 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.452      ;
; 4.731 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.452      ;
; 4.731 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.452      ;
; 4.731 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.452      ;
; 4.742 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.463      ;
; 4.758 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.479      ;
; 4.765 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.486      ;
; 4.771 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.492      ;
; 4.852 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.573      ;
; 4.860 ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 3.790      ; 8.371      ;
; 4.873 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.594      ;
; 4.873 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.594      ;
; 4.873 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.594      ;
; 4.873 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.594      ;
+-------+---------------------------------------+---------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'spi_ctrl:spi_ctrl_instance|spi_clk'                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                    ; To Node                                                                      ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; 1.649 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[1]      ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[1]      ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 1.870      ;
; 1.650 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[7]      ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[7]      ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 1.871      ;
; 1.669 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7]      ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7]      ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 1.890      ;
; 1.914 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]            ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_mosir          ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.135      ;
; 1.947 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay        ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay        ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.168      ;
; 2.116 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[0] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[0] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.337      ;
; 2.116 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[1] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[1] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.337      ;
; 2.116 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0]     ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.337      ;
; 2.117 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7]     ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.338      ;
; 2.118 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.339      ;
; 2.126 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.347      ;
; 2.126 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2]     ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.347      ;
; 2.126 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1]     ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.347      ;
; 2.127 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[0]      ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[0]      ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.348      ;
; 2.134 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.355      ;
; 2.143 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[2] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.364      ;
; 2.143 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.364      ;
; 2.144 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[1] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[1] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.365      ;
; 2.144 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.365      ;
; 2.167 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]            ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]            ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.388      ;
; 2.221 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[5] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[5] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.442      ;
; 2.221 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[2]      ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[2]      ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.442      ;
; 2.222 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3]     ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.443      ;
; 2.230 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[0] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[0] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.451      ;
; 2.230 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.451      ;
; 2.230 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5]     ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.451      ;
; 2.231 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.452      ;
; 2.231 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.452      ;
; 2.231 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4]     ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.452      ;
; 2.231 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6]     ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.452      ;
; 2.232 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[3] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.453      ;
; 2.233 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.454      ;
; 2.240 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[6]      ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[6]      ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.461      ;
; 2.242 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[3] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.463      ;
; 2.247 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.468      ;
; 2.258 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[5] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[5] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.479      ;
; 2.260 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[4] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.481      ;
; 2.336 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]            ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cs                 ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.557      ;
; 2.505 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[4] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.726      ;
; 2.559 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.780      ;
; 2.579 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[3]      ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[3]      ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.800      ;
; 2.631 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.852      ;
; 2.631 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[2] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.852      ;
; 2.657 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]            ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]            ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.878      ;
; 2.826 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[5]      ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[5]      ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.047      ;
; 2.948 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[1] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[2] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.169      ;
; 2.948 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[0] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[1] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.169      ;
; 2.948 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0]     ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.169      ;
; 2.958 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2]     ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.179      ;
; 2.958 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1]     ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.179      ;
; 2.966 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.187      ;
; 2.975 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.196      ;
; 2.975 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.196      ;
; 2.976 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[1] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[2] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.197      ;
; 2.976 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.197      ;
; 3.020 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[0]      ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[0]      ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.241      ;
; 3.059 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[1] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.280      ;
; 3.059 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[0] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[2] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.280      ;
; 3.059 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0]     ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.280      ;
; 3.069 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2]     ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.290      ;
; 3.069 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1]     ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.290      ;
; 3.077 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.298      ;
; 3.086 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.307      ;
; 3.086 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.307      ;
; 3.087 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.308      ;
; 3.087 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[1] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.308      ;
; 3.134 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2]     ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|receive_status     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.355      ;
; 3.161 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[5] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.382      ;
; 3.162 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3]     ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.383      ;
; 3.170 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[1] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.391      ;
; 3.170 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.391      ;
; 3.170 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5]     ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.391      ;
; 3.170 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[0] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.391      ;
; 3.170 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0]     ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.391      ;
; 3.171 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.392      ;
; 3.171 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6]     ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.392      ;
; 3.172 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[3] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.393      ;
; 3.173 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.394      ;
; 3.180 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1]     ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.401      ;
; 3.182 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[3] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.403      ;
; 3.187 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.408      ;
; 3.188 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.409      ;
; 3.197 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.418      ;
; 3.198 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[5] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.419      ;
; 3.198 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[1] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.419      ;
; 3.246 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[0] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[1] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.467      ;
; 3.257 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cs                 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cs                 ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.478      ;
; 3.272 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[5] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.493      ;
; 3.275 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3]     ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|receive_status     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.496      ;
; 3.281 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[0] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.502      ;
; 3.281 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.502      ;
; 3.281 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5]     ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.502      ;
; 3.281 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0]     ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4]     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.502      ;
; 3.287 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]            ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]            ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.508      ;
; 3.299 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.520      ;
; 3.309 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[5] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.530      ;
; 3.322 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]            ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]            ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.543      ;
; 3.391 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.612      ;
; 3.492 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.713      ;
; 3.492 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.713      ;
+-------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'my_uart_rx:my_uart_rx|rx_enable_reg'                                                                                                       ;
+-------+-----------+----------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node  ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; 1.691 ; flag_reg  ; flag_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; 0.000        ; 0.000      ; 1.912      ;
+-------+-----------+----------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery: 'clk'                                                                                                                                                                           ;
+--------+------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.402 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_tx8to8:tx_inst|cnt[9]      ; clk          ; clk         ; 1.000        ; 0.000      ; 5.069      ;
; -4.306 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_tx8to8:tx_inst|bps_sel     ; clk          ; clk         ; 1.000        ; 0.000      ; 4.973      ;
; -4.306 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_tx8to8:tx_inst|cnt[1]      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.973      ;
; -4.306 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_tx8to8:tx_inst|cnt[5]      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.973      ;
; -4.306 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_tx8to8:tx_inst|cnt[3]      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.973      ;
; -4.306 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_tx8to8:tx_inst|cnt[2]      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.973      ;
; -4.306 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_tx8to8:tx_inst|cnt[0]      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.973      ;
; -4.245 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|data_deal:data_deal|data_out_sign  ; clk          ; clk         ; 1.000        ; 0.000      ; 4.912      ;
; -4.245 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|data_in[2]  ; clk          ; clk         ; 1.000        ; 0.000      ; 4.912      ;
; -4.245 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|data_in[0]  ; clk          ; clk         ; 1.000        ; 0.000      ; 4.912      ;
; -4.245 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|data_in[6]  ; clk          ; clk         ; 1.000        ; 0.000      ; 4.912      ;
; -4.245 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|data_in[3]  ; clk          ; clk         ; 1.000        ; 0.000      ; 4.912      ;
; -4.245 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_tx8to8:tx_inst|sign_delay  ; clk          ; clk         ; 1.000        ; 0.000      ; 4.912      ;
; -3.828 ; spi_rst                                  ; spi_ctrl:spi_ctrl_instance|spi_clk                              ; clk          ; clk         ; 1.000        ; 0.000      ; 4.495      ;
; -3.803 ; spi_rst                                  ; spi_ctrl:spi_ctrl_instance|cs_n                                 ; clk          ; clk         ; 1.000        ; 0.000      ; 4.470      ;
; -3.773 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_tx8to8:tx_inst|cnt[4]      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.440      ;
; -3.773 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_tx8to8:tx_inst|cnt[12]     ; clk          ; clk         ; 1.000        ; 0.000      ; 4.440      ;
; -3.773 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_tx8to8:tx_inst|cnt[6]      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.440      ;
; -3.773 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_tx8to8:tx_inst|cnt[10]     ; clk          ; clk         ; 1.000        ; 0.000      ; 4.440      ;
; -3.757 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_tx8to8:tx_inst|cnt[8]      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.424      ;
; -3.757 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_tx8to8:tx_inst|cnt[7]      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.424      ;
; -3.757 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_tx8to8:tx_inst|cnt[11]     ; clk          ; clk         ; 1.000        ; 0.000      ; 4.424      ;
; -3.753 ; spi_rst                                  ; spi_ctrl:spi_ctrl_instance|clk_count[1]                         ; clk          ; clk         ; 1.000        ; 0.000      ; 4.420      ;
; -3.753 ; spi_rst                                  ; spi_ctrl:spi_ctrl_instance|clk_count[2]                         ; clk          ; clk         ; 1.000        ; 0.000      ; 4.420      ;
; -3.753 ; spi_rst                                  ; spi_ctrl:spi_ctrl_instance|clk_count[3]                         ; clk          ; clk         ; 1.000        ; 0.000      ; 4.420      ;
; -3.753 ; spi_rst                                  ; spi_ctrl:spi_ctrl_instance|clk_count[4]                         ; clk          ; clk         ; 1.000        ; 0.000      ; 4.420      ;
; -3.753 ; spi_rst                                  ; spi_ctrl:spi_ctrl_instance|clk_count[5]                         ; clk          ; clk         ; 1.000        ; 0.000      ; 4.420      ;
; -3.753 ; spi_rst                                  ; spi_ctrl:spi_ctrl_instance|clk_count[6]                         ; clk          ; clk         ; 1.000        ; 0.000      ; 4.420      ;
; -3.753 ; spi_rst                                  ; spi_ctrl:spi_ctrl_instance|clk_count[7]                         ; clk          ; clk         ; 1.000        ; 0.000      ; 4.420      ;
; -3.753 ; spi_rst                                  ; spi_ctrl:spi_ctrl_instance|clk_count[0]                         ; clk          ; clk         ; 1.000        ; 0.000      ; 4.420      ;
; -3.736 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|data_deal:data_deal|data_out[1]    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.403      ;
; -3.736 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|data_deal:data_deal|data_out[3]    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.403      ;
; -3.736 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|data_deal:data_deal|data_out[7]    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.403      ;
; -3.736 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|data_deal:data_deal|data_out[4]    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.403      ;
; -3.736 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|data_deal:data_deal|data_out[6]    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.403      ;
; -3.736 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|data_deal:data_deal|data_out[5]    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.403      ;
; -3.736 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_tx8to8:tx_inst|data_valid  ; clk          ; clk         ; 1.000        ; 0.000      ; 4.403      ;
; -3.736 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|data_deal:data_deal|data_out[0]    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.403      ;
; -3.736 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|data_deal:data_deal|data_out[2]    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.403      ;
; -3.735 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_tx8to8:tx_inst|rs_tx       ; clk          ; clk         ; 1.000        ; 0.000      ; 4.402      ;
; -3.735 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_tx8to8:tx_inst|tran_cnt[1] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.402      ;
; -3.735 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_tx8to8:tx_inst|tran_cnt[0] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.402      ;
; -3.735 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_tx8to8:tx_inst|tran_cnt[2] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.402      ;
; -3.720 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_tx8to8:tx_inst|tran_cnt[3] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.387      ;
; -3.655 ; spi_rst                                  ; spi_ctrl:spi_ctrl_instance|rst_flag                             ; clk          ; clk         ; 1.000        ; 0.000      ; 4.322      ;
; -3.638 ; tx_start_f                               ; uart_instance:uart_instance1|rst_cnt[14]                        ; clk          ; clk         ; 1.000        ; 0.000      ; 4.305      ;
; -3.612 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|cnt[6]      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.279      ;
; -3.612 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|cnt[7]      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.279      ;
; -3.612 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|cnt[12]     ; clk          ; clk         ; 1.000        ; 0.000      ; 4.279      ;
; -3.612 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|cnt[8]      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.279      ;
; -3.612 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|cnt[9]      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.279      ;
; -3.612 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|cnt[10]     ; clk          ; clk         ; 1.000        ; 0.000      ; 4.279      ;
; -3.612 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|cnt[11]     ; clk          ; clk         ; 1.000        ; 0.000      ; 4.279      ;
; -3.606 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|bps_sel     ; clk          ; clk         ; 1.000        ; 0.000      ; 4.273      ;
; -3.606 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|cnt[1]      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.273      ;
; -3.606 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|cnt[2]      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.273      ;
; -3.606 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|cnt[0]      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.273      ;
; -3.606 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|cnt[3]      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.273      ;
; -3.606 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|cnt[5]      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.273      ;
; -3.606 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|cnt[4]      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.273      ;
; -3.445 ; tx_start_f                               ; uart_instance:uart_instance1|rst_cnt[6]                         ; clk          ; clk         ; 1.000        ; 0.000      ; 4.112      ;
; -3.445 ; tx_start_f                               ; uart_instance:uart_instance1|rst_cnt[3]                         ; clk          ; clk         ; 1.000        ; 0.000      ; 4.112      ;
; -3.445 ; tx_start_f                               ; uart_instance:uart_instance1|rst_cnt[2]                         ; clk          ; clk         ; 1.000        ; 0.000      ; 4.112      ;
; -3.111 ; spi_rst                                  ; spi_ctrl:spi_ctrl_instance|rst_count[0]                         ; clk          ; clk         ; 1.000        ; 0.000      ; 3.778      ;
; -3.026 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|data_deal:data_deal|data_reg[2]    ; clk          ; clk         ; 1.000        ; 0.000      ; 3.693      ;
; -3.026 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|data_deal:data_deal|data_reg[0]    ; clk          ; clk         ; 1.000        ; 0.000      ; 3.693      ;
; -3.026 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|data_deal:data_deal|data_reg[1]    ; clk          ; clk         ; 1.000        ; 0.000      ; 3.693      ;
; -3.026 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|data_deal:data_deal|data_reg[6]    ; clk          ; clk         ; 1.000        ; 0.000      ; 3.693      ;
; -3.026 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|data_deal:data_deal|data_reg[3]    ; clk          ; clk         ; 1.000        ; 0.000      ; 3.693      ;
; -3.026 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|data_deal:data_deal|data_reg[4]    ; clk          ; clk         ; 1.000        ; 0.000      ; 3.693      ;
; -3.026 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|data_deal:data_deal|data_reg[5]    ; clk          ; clk         ; 1.000        ; 0.000      ; 3.693      ;
; -3.026 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|data_deal:data_deal|data_reg[7]    ; clk          ; clk         ; 1.000        ; 0.000      ; 3.693      ;
; -3.007 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|data_sign   ; clk          ; clk         ; 1.000        ; 0.000      ; 3.674      ;
; -3.007 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|tran_cnt[3] ; clk          ; clk         ; 1.000        ; 0.000      ; 3.674      ;
; -3.007 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|data_in[1]  ; clk          ; clk         ; 1.000        ; 0.000      ; 3.674      ;
; -3.007 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|state.TRAN  ; clk          ; clk         ; 1.000        ; 0.000      ; 3.674      ;
; -3.007 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|tran_cnt[1] ; clk          ; clk         ; 1.000        ; 0.000      ; 3.674      ;
; -3.007 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|tran_cnt[4] ; clk          ; clk         ; 1.000        ; 0.000      ; 3.674      ;
; -3.007 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|tran_cnt[2] ; clk          ; clk         ; 1.000        ; 0.000      ; 3.674      ;
; -3.007 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|tran_cnt[0] ; clk          ; clk         ; 1.000        ; 0.000      ; 3.674      ;
; -3.007 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|data_in[5]  ; clk          ; clk         ; 1.000        ; 0.000      ; 3.674      ;
; -3.007 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|data_in[7]  ; clk          ; clk         ; 1.000        ; 0.000      ; 3.674      ;
; -2.942 ; tx_start_f                               ; uart_instance:uart_instance1|rst_cnt[7]                         ; clk          ; clk         ; 1.000        ; 0.000      ; 3.609      ;
; -2.942 ; tx_start_f                               ; uart_instance:uart_instance1|rst_cnt[5]                         ; clk          ; clk         ; 1.000        ; 0.000      ; 3.609      ;
; -2.942 ; tx_start_f                               ; uart_instance:uart_instance1|rst_cnt[4]                         ; clk          ; clk         ; 1.000        ; 0.000      ; 3.609      ;
; -2.576 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|data_deal:data_deal|data_ok        ; clk          ; clk         ; 1.000        ; 0.000      ; 3.243      ;
; -2.576 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|data_deal:data_deal|data_regnum[3] ; clk          ; clk         ; 1.000        ; 0.000      ; 3.243      ;
; -2.576 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|data_deal:data_deal|data_regnum[0] ; clk          ; clk         ; 1.000        ; 0.000      ; 3.243      ;
; -2.576 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|data_deal:data_deal|data_regnum[1] ; clk          ; clk         ; 1.000        ; 0.000      ; 3.243      ;
; -2.576 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|data_deal:data_deal|data_regnum[2] ; clk          ; clk         ; 1.000        ; 0.000      ; 3.243      ;
; -2.576 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|data_in[4]  ; clk          ; clk         ; 1.000        ; 0.000      ; 3.243      ;
; -2.534 ; tx_start_f                               ; uart_instance:uart_instance1|rst_cnt[13]                        ; clk          ; clk         ; 1.000        ; 0.000      ; 3.201      ;
; -2.534 ; tx_start_f                               ; uart_instance:uart_instance1|rst_cnt[12]                        ; clk          ; clk         ; 1.000        ; 0.000      ; 3.201      ;
; -2.534 ; tx_start_f                               ; uart_instance:uart_instance1|rst_cnt[11]                        ; clk          ; clk         ; 1.000        ; 0.000      ; 3.201      ;
; -2.534 ; tx_start_f                               ; uart_instance:uart_instance1|rst_cnt[10]                        ; clk          ; clk         ; 1.000        ; 0.000      ; 3.201      ;
; -2.534 ; tx_start_f                               ; uart_instance:uart_instance1|rst_cnt[9]                         ; clk          ; clk         ; 1.000        ; 0.000      ; 3.201      ;
; -2.534 ; tx_start_f                               ; uart_instance:uart_instance1|rst_cnt[8]                         ; clk          ; clk         ; 1.000        ; 0.000      ; 3.201      ;
; -2.534 ; tx_start_f                               ; uart_instance:uart_instance1|rst_cnt[1]                         ; clk          ; clk         ; 1.000        ; 0.000      ; 3.201      ;
; -2.534 ; tx_start_f                               ; uart_instance:uart_instance1|rst_cnt[0]                         ; clk          ; clk         ; 1.000        ; 0.000      ; 3.201      ;
; -2.527 ; spi_rst                                  ; spi_ctrl:spi_ctrl_instance|rst_count[2]                         ; clk          ; clk         ; 1.000        ; 0.000      ; 3.194      ;
+--------+------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery: 'spi_ctrl:spi_ctrl_instance|spi_clk'                                                                                                                                                                           ;
+--------+-------------------------------------+------------------------------------------------------------------------------+--------------+------------------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                                                                      ; Launch Clock ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+------------------------------------------------------------------------------+--------------+------------------------------------+--------------+------------+------------+
; -3.708 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[0] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.104      ; 4.479      ;
; -3.708 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[5] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.104      ; 4.479      ;
; -3.708 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[7] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.104      ; 4.479      ;
; -3.708 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[6] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.104      ; 4.479      ;
; -3.708 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[4] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.104      ; 4.479      ;
; -3.708 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[3] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.104      ; 4.479      ;
; -3.708 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[2] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.104      ; 4.479      ;
; -3.708 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[1] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.104      ; 4.479      ;
; -3.678 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay        ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.104      ; 4.449      ;
; -3.678 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]            ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.104      ; 4.449      ;
; -3.678 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]            ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.104      ; 4.449      ;
; -3.678 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7]      ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.104      ; 4.449      ;
; -3.638 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cs                 ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.104      ; 4.409      ;
; -3.638 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]            ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.104      ; 4.409      ;
; -3.627 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3]      ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.104      ; 4.398      ;
; -3.627 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2]      ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.104      ; 4.398      ;
; -3.627 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6]      ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.104      ; 4.398      ;
; -3.627 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4]      ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.104      ; 4.398      ;
; -3.611 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[5]      ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.104      ; 4.382      ;
; -3.611 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[0]      ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.104      ; 4.382      ;
; -3.573 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[5] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.104      ; 4.344      ;
; -3.573 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[7] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.104      ; 4.344      ;
; -3.573 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[6] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.104      ; 4.344      ;
; -3.573 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[4] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.104      ; 4.344      ;
; -3.573 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[3] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.104      ; 4.344      ;
; -3.573 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[2] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.104      ; 4.344      ;
; -3.573 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[1] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.104      ; 4.344      ;
; -3.571 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1]      ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.104      ; 4.342      ;
; -3.571 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3]     ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.104      ; 4.342      ;
; -3.571 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2]     ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.104      ; 4.342      ;
; -3.571 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7]     ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.104      ; 4.342      ;
; -3.571 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5]     ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.104      ; 4.342      ;
; -3.571 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4]     ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.104      ; 4.342      ;
; -3.571 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6]     ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.104      ; 4.342      ;
; -3.571 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1]     ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.104      ; 4.342      ;
; -3.571 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0]     ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.104      ; 4.342      ;
; -2.851 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[6]      ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.104      ; 3.622      ;
; -2.851 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[7]      ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.104      ; 3.622      ;
; -2.851 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[4]      ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.104      ; 3.622      ;
; -2.851 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[5]      ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.104      ; 3.622      ;
; -2.851 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[0]      ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.104      ; 3.622      ;
; -2.851 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[1]      ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.104      ; 3.622      ;
; -2.851 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[3]      ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.104      ; 3.622      ;
; -2.851 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|receive_status     ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.104      ; 3.622      ;
; -2.848 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]       ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.104      ; 3.619      ;
; -2.848 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]       ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.104      ; 3.619      ;
; -2.848 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]       ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.104      ; 3.619      ;
; -2.848 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]       ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.104      ; 3.619      ;
; -2.848 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]       ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.104      ; 3.619      ;
; -2.848 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]       ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.104      ; 3.619      ;
; -2.848 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]       ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.104      ; 3.619      ;
; -2.848 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]       ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.104      ; 3.619      ;
; -2.463 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[0] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.104      ; 3.234      ;
; -2.463 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[2]      ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.104      ; 3.234      ;
; -2.463 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]            ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.104      ; 3.234      ;
; -2.463 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay        ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.104      ; 3.234      ;
; -2.463 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]            ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.104      ; 3.234      ;
; -2.463 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_clkr           ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.104      ; 3.234      ;
; -2.463 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_mosir          ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.104      ; 3.234      ;
+--------+-------------------------------------+------------------------------------------------------------------------------+--------------+------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery: 'rs232_rx'                                                                                                                                                                   ;
+-------+---------------------------------------+-------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                             ; Launch Clock                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+-------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+
; 0.014 ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; speed_select:speed_select|buad_clk_rx_reg ; rs232_rx    ; 1.000        ; 2.852      ; 3.505      ;
+-------+---------------------------------------+-------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery: 'speed_select:speed_select|buad_clk_rx_reg'                                                                                                                                                          ;
+-------+-------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                               ; Launch Clock                        ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------------+--------------+------------+------------+
; 0.419 ; my_uart_rx:my_uart_rx|rx_enable_reg ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 3.790      ; 3.914      ;
; 0.919 ; my_uart_rx:my_uart_rx|rx_enable_reg ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 3.790      ; 3.914      ;
+-------+-------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal: 'speed_select:speed_select|buad_clk_rx_reg'                                                                                                                                                            ;
+--------+-------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                               ; Launch Clock                        ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------------+--------------+------------+------------+
; -0.473 ; my_uart_rx:my_uart_rx|rx_enable_reg ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 3.790      ; 3.914      ;
; 0.027  ; my_uart_rx:my_uart_rx|rx_enable_reg ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 3.790      ; 3.914      ;
+--------+-------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal: 'rs232_rx'                                                                                                                                                                    ;
+-------+---------------------------------------+-------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                             ; Launch Clock                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+-------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+
; 0.432 ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; speed_select:speed_select|buad_clk_rx_reg ; rs232_rx    ; 0.000        ; 2.852      ; 3.505      ;
+-------+---------------------------------------+-------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal: 'spi_ctrl:spi_ctrl_instance|spi_clk'                                                                                                                                                                           ;
+-------+-------------------------------------+------------------------------------------------------------------------------+--------------+------------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                                                                      ; Launch Clock ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+------------------------------------------------------------------------------+--------------+------------------------------------+--------------+------------+------------+
; 2.909 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[0] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.104      ; 3.234      ;
; 2.909 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[2]      ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.104      ; 3.234      ;
; 2.909 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]            ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.104      ; 3.234      ;
; 2.909 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay        ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.104      ; 3.234      ;
; 2.909 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]            ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.104      ; 3.234      ;
; 2.909 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_clkr           ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.104      ; 3.234      ;
; 2.909 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_mosir          ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.104      ; 3.234      ;
; 3.294 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]       ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.104      ; 3.619      ;
; 3.294 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]       ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.104      ; 3.619      ;
; 3.294 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]       ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.104      ; 3.619      ;
; 3.294 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]       ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.104      ; 3.619      ;
; 3.294 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]       ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.104      ; 3.619      ;
; 3.294 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]       ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.104      ; 3.619      ;
; 3.294 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]       ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.104      ; 3.619      ;
; 3.294 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]       ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.104      ; 3.619      ;
; 3.297 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[6]      ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.104      ; 3.622      ;
; 3.297 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[7]      ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.104      ; 3.622      ;
; 3.297 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[4]      ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.104      ; 3.622      ;
; 3.297 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[5]      ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.104      ; 3.622      ;
; 3.297 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[0]      ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.104      ; 3.622      ;
; 3.297 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[1]      ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.104      ; 3.622      ;
; 3.297 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[3]      ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.104      ; 3.622      ;
; 3.297 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|receive_status     ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.104      ; 3.622      ;
; 4.017 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1]      ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.104      ; 4.342      ;
; 4.017 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3]     ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.104      ; 4.342      ;
; 4.017 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2]     ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.104      ; 4.342      ;
; 4.017 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7]     ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.104      ; 4.342      ;
; 4.017 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5]     ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.104      ; 4.342      ;
; 4.017 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4]     ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.104      ; 4.342      ;
; 4.017 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6]     ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.104      ; 4.342      ;
; 4.017 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1]     ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.104      ; 4.342      ;
; 4.017 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0]     ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.104      ; 4.342      ;
; 4.019 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[5] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.104      ; 4.344      ;
; 4.019 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[7] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.104      ; 4.344      ;
; 4.019 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[6] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.104      ; 4.344      ;
; 4.019 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[4] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.104      ; 4.344      ;
; 4.019 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[3] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.104      ; 4.344      ;
; 4.019 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[2] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.104      ; 4.344      ;
; 4.019 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay_cnt[1] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.104      ; 4.344      ;
; 4.057 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[5]      ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.104      ; 4.382      ;
; 4.057 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[0]      ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.104      ; 4.382      ;
; 4.073 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3]      ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.104      ; 4.398      ;
; 4.073 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2]      ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.104      ; 4.398      ;
; 4.073 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6]      ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.104      ; 4.398      ;
; 4.073 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4]      ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.104      ; 4.398      ;
; 4.084 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cs                 ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.104      ; 4.409      ;
; 4.084 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]            ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.104      ; 4.409      ;
; 4.124 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|start_delay        ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.104      ; 4.449      ;
; 4.124 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]            ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.104      ; 4.449      ;
; 4.124 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]            ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.104      ; 4.449      ;
; 4.124 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7]      ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.104      ; 4.449      ;
; 4.154 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[0] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.104      ; 4.479      ;
; 4.154 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[5] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.104      ; 4.479      ;
; 4.154 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[7] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.104      ; 4.479      ;
; 4.154 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[6] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.104      ; 4.479      ;
; 4.154 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[4] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.104      ; 4.479      ;
; 4.154 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[3] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.104      ; 4.479      ;
; 4.154 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[2] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.104      ; 4.479      ;
; 4.154 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[1] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.104      ; 4.479      ;
+-------+-------------------------------------+------------------------------------------------------------------------------+--------------+------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal: 'clk'                                                                                                                                                                           ;
+-------+------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.949 ; spi_slave_rst_cpha0                      ; spi_slave_cpha0:spi_slave_cpha0_instance|mosir[1]               ; clk          ; clk         ; 0.000        ; 0.000      ; 3.170      ;
; 2.949 ; spi_slave_rst_cpha0                      ; spi_slave_cpha0:spi_slave_cpha0_instance|mosir[0]               ; clk          ; clk         ; 0.000        ; 0.000      ; 3.170      ;
; 2.973 ; spi_rst                                  ; spi_ctrl:spi_ctrl_instance|rst_count[2]                         ; clk          ; clk         ; 0.000        ; 0.000      ; 3.194      ;
; 2.973 ; spi_rst                                  ; spi_ctrl:spi_ctrl_instance|rst_count[3]                         ; clk          ; clk         ; 0.000        ; 0.000      ; 3.194      ;
; 2.973 ; spi_rst                                  ; spi_ctrl:spi_ctrl_instance|rst_count[4]                         ; clk          ; clk         ; 0.000        ; 0.000      ; 3.194      ;
; 2.973 ; spi_rst                                  ; spi_ctrl:spi_ctrl_instance|rst_count[5]                         ; clk          ; clk         ; 0.000        ; 0.000      ; 3.194      ;
; 2.973 ; spi_rst                                  ; spi_ctrl:spi_ctrl_instance|rst_count[6]                         ; clk          ; clk         ; 0.000        ; 0.000      ; 3.194      ;
; 2.973 ; spi_rst                                  ; spi_ctrl:spi_ctrl_instance|rst_count[7]                         ; clk          ; clk         ; 0.000        ; 0.000      ; 3.194      ;
; 2.973 ; spi_rst                                  ; spi_ctrl:spi_ctrl_instance|rst_count[1]                         ; clk          ; clk         ; 0.000        ; 0.000      ; 3.194      ;
; 2.980 ; tx_start_f                               ; uart_instance:uart_instance1|rst_cnt[13]                        ; clk          ; clk         ; 0.000        ; 0.000      ; 3.201      ;
; 2.980 ; tx_start_f                               ; uart_instance:uart_instance1|rst_cnt[12]                        ; clk          ; clk         ; 0.000        ; 0.000      ; 3.201      ;
; 2.980 ; tx_start_f                               ; uart_instance:uart_instance1|rst_cnt[11]                        ; clk          ; clk         ; 0.000        ; 0.000      ; 3.201      ;
; 2.980 ; tx_start_f                               ; uart_instance:uart_instance1|rst_cnt[10]                        ; clk          ; clk         ; 0.000        ; 0.000      ; 3.201      ;
; 2.980 ; tx_start_f                               ; uart_instance:uart_instance1|rst_cnt[9]                         ; clk          ; clk         ; 0.000        ; 0.000      ; 3.201      ;
; 2.980 ; tx_start_f                               ; uart_instance:uart_instance1|rst_cnt[8]                         ; clk          ; clk         ; 0.000        ; 0.000      ; 3.201      ;
; 2.980 ; tx_start_f                               ; uart_instance:uart_instance1|rst_cnt[1]                         ; clk          ; clk         ; 0.000        ; 0.000      ; 3.201      ;
; 2.980 ; tx_start_f                               ; uart_instance:uart_instance1|rst_cnt[0]                         ; clk          ; clk         ; 0.000        ; 0.000      ; 3.201      ;
; 3.022 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|data_deal:data_deal|data_ok        ; clk          ; clk         ; 0.000        ; 0.000      ; 3.243      ;
; 3.022 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|data_deal:data_deal|data_regnum[3] ; clk          ; clk         ; 0.000        ; 0.000      ; 3.243      ;
; 3.022 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|data_deal:data_deal|data_regnum[0] ; clk          ; clk         ; 0.000        ; 0.000      ; 3.243      ;
; 3.022 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|data_deal:data_deal|data_regnum[1] ; clk          ; clk         ; 0.000        ; 0.000      ; 3.243      ;
; 3.022 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|data_deal:data_deal|data_regnum[2] ; clk          ; clk         ; 0.000        ; 0.000      ; 3.243      ;
; 3.022 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|data_in[4]  ; clk          ; clk         ; 0.000        ; 0.000      ; 3.243      ;
; 3.388 ; tx_start_f                               ; uart_instance:uart_instance1|rst_cnt[7]                         ; clk          ; clk         ; 0.000        ; 0.000      ; 3.609      ;
; 3.388 ; tx_start_f                               ; uart_instance:uart_instance1|rst_cnt[5]                         ; clk          ; clk         ; 0.000        ; 0.000      ; 3.609      ;
; 3.388 ; tx_start_f                               ; uart_instance:uart_instance1|rst_cnt[4]                         ; clk          ; clk         ; 0.000        ; 0.000      ; 3.609      ;
; 3.453 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|data_sign   ; clk          ; clk         ; 0.000        ; 0.000      ; 3.674      ;
; 3.453 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|tran_cnt[3] ; clk          ; clk         ; 0.000        ; 0.000      ; 3.674      ;
; 3.453 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|data_in[1]  ; clk          ; clk         ; 0.000        ; 0.000      ; 3.674      ;
; 3.453 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|state.TRAN  ; clk          ; clk         ; 0.000        ; 0.000      ; 3.674      ;
; 3.453 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|tran_cnt[1] ; clk          ; clk         ; 0.000        ; 0.000      ; 3.674      ;
; 3.453 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|tran_cnt[4] ; clk          ; clk         ; 0.000        ; 0.000      ; 3.674      ;
; 3.453 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|tran_cnt[2] ; clk          ; clk         ; 0.000        ; 0.000      ; 3.674      ;
; 3.453 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|tran_cnt[0] ; clk          ; clk         ; 0.000        ; 0.000      ; 3.674      ;
; 3.453 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|data_in[5]  ; clk          ; clk         ; 0.000        ; 0.000      ; 3.674      ;
; 3.453 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|data_in[7]  ; clk          ; clk         ; 0.000        ; 0.000      ; 3.674      ;
; 3.472 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|data_deal:data_deal|data_reg[2]    ; clk          ; clk         ; 0.000        ; 0.000      ; 3.693      ;
; 3.472 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|data_deal:data_deal|data_reg[0]    ; clk          ; clk         ; 0.000        ; 0.000      ; 3.693      ;
; 3.472 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|data_deal:data_deal|data_reg[1]    ; clk          ; clk         ; 0.000        ; 0.000      ; 3.693      ;
; 3.472 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|data_deal:data_deal|data_reg[6]    ; clk          ; clk         ; 0.000        ; 0.000      ; 3.693      ;
; 3.472 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|data_deal:data_deal|data_reg[3]    ; clk          ; clk         ; 0.000        ; 0.000      ; 3.693      ;
; 3.472 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|data_deal:data_deal|data_reg[4]    ; clk          ; clk         ; 0.000        ; 0.000      ; 3.693      ;
; 3.472 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|data_deal:data_deal|data_reg[5]    ; clk          ; clk         ; 0.000        ; 0.000      ; 3.693      ;
; 3.472 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|data_deal:data_deal|data_reg[7]    ; clk          ; clk         ; 0.000        ; 0.000      ; 3.693      ;
; 3.557 ; spi_rst                                  ; spi_ctrl:spi_ctrl_instance|rst_count[0]                         ; clk          ; clk         ; 0.000        ; 0.000      ; 3.778      ;
; 3.891 ; tx_start_f                               ; uart_instance:uart_instance1|rst_cnt[6]                         ; clk          ; clk         ; 0.000        ; 0.000      ; 4.112      ;
; 3.891 ; tx_start_f                               ; uart_instance:uart_instance1|rst_cnt[3]                         ; clk          ; clk         ; 0.000        ; 0.000      ; 4.112      ;
; 3.891 ; tx_start_f                               ; uart_instance:uart_instance1|rst_cnt[2]                         ; clk          ; clk         ; 0.000        ; 0.000      ; 4.112      ;
; 4.052 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|bps_sel     ; clk          ; clk         ; 0.000        ; 0.000      ; 4.273      ;
; 4.052 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|cnt[1]      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.273      ;
; 4.052 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|cnt[2]      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.273      ;
; 4.052 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|cnt[0]      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.273      ;
; 4.052 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|cnt[3]      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.273      ;
; 4.052 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|cnt[5]      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.273      ;
; 4.052 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|cnt[4]      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.273      ;
; 4.058 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|cnt[6]      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.279      ;
; 4.058 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|cnt[7]      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.279      ;
; 4.058 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|cnt[12]     ; clk          ; clk         ; 0.000        ; 0.000      ; 4.279      ;
; 4.058 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|cnt[8]      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.279      ;
; 4.058 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|cnt[9]      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.279      ;
; 4.058 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|cnt[10]     ; clk          ; clk         ; 0.000        ; 0.000      ; 4.279      ;
; 4.058 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|cnt[11]     ; clk          ; clk         ; 0.000        ; 0.000      ; 4.279      ;
; 4.084 ; tx_start_f                               ; uart_instance:uart_instance1|rst_cnt[14]                        ; clk          ; clk         ; 0.000        ; 0.000      ; 4.305      ;
; 4.101 ; spi_rst                                  ; spi_ctrl:spi_ctrl_instance|rst_flag                             ; clk          ; clk         ; 0.000        ; 0.000      ; 4.322      ;
; 4.166 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_tx8to8:tx_inst|tran_cnt[3] ; clk          ; clk         ; 0.000        ; 0.000      ; 4.387      ;
; 4.181 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_tx8to8:tx_inst|rs_tx       ; clk          ; clk         ; 0.000        ; 0.000      ; 4.402      ;
; 4.181 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_tx8to8:tx_inst|tran_cnt[1] ; clk          ; clk         ; 0.000        ; 0.000      ; 4.402      ;
; 4.181 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_tx8to8:tx_inst|tran_cnt[0] ; clk          ; clk         ; 0.000        ; 0.000      ; 4.402      ;
; 4.181 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_tx8to8:tx_inst|tran_cnt[2] ; clk          ; clk         ; 0.000        ; 0.000      ; 4.402      ;
; 4.182 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|data_deal:data_deal|data_out[1]    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.403      ;
; 4.182 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|data_deal:data_deal|data_out[3]    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.403      ;
; 4.182 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|data_deal:data_deal|data_out[7]    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.403      ;
; 4.182 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|data_deal:data_deal|data_out[4]    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.403      ;
; 4.182 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|data_deal:data_deal|data_out[6]    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.403      ;
; 4.182 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|data_deal:data_deal|data_out[5]    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.403      ;
; 4.182 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_tx8to8:tx_inst|data_valid  ; clk          ; clk         ; 0.000        ; 0.000      ; 4.403      ;
; 4.182 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|data_deal:data_deal|data_out[0]    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.403      ;
; 4.182 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|data_deal:data_deal|data_out[2]    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.403      ;
; 4.199 ; spi_rst                                  ; spi_ctrl:spi_ctrl_instance|clk_count[1]                         ; clk          ; clk         ; 0.000        ; 0.000      ; 4.420      ;
; 4.199 ; spi_rst                                  ; spi_ctrl:spi_ctrl_instance|clk_count[2]                         ; clk          ; clk         ; 0.000        ; 0.000      ; 4.420      ;
; 4.199 ; spi_rst                                  ; spi_ctrl:spi_ctrl_instance|clk_count[3]                         ; clk          ; clk         ; 0.000        ; 0.000      ; 4.420      ;
; 4.199 ; spi_rst                                  ; spi_ctrl:spi_ctrl_instance|clk_count[4]                         ; clk          ; clk         ; 0.000        ; 0.000      ; 4.420      ;
; 4.199 ; spi_rst                                  ; spi_ctrl:spi_ctrl_instance|clk_count[5]                         ; clk          ; clk         ; 0.000        ; 0.000      ; 4.420      ;
; 4.199 ; spi_rst                                  ; spi_ctrl:spi_ctrl_instance|clk_count[6]                         ; clk          ; clk         ; 0.000        ; 0.000      ; 4.420      ;
; 4.199 ; spi_rst                                  ; spi_ctrl:spi_ctrl_instance|clk_count[7]                         ; clk          ; clk         ; 0.000        ; 0.000      ; 4.420      ;
; 4.199 ; spi_rst                                  ; spi_ctrl:spi_ctrl_instance|clk_count[0]                         ; clk          ; clk         ; 0.000        ; 0.000      ; 4.420      ;
; 4.203 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_tx8to8:tx_inst|cnt[8]      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.424      ;
; 4.203 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_tx8to8:tx_inst|cnt[7]      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.424      ;
; 4.203 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_tx8to8:tx_inst|cnt[11]     ; clk          ; clk         ; 0.000        ; 0.000      ; 4.424      ;
; 4.219 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_tx8to8:tx_inst|cnt[4]      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.440      ;
; 4.219 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_tx8to8:tx_inst|cnt[12]     ; clk          ; clk         ; 0.000        ; 0.000      ; 4.440      ;
; 4.219 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_tx8to8:tx_inst|cnt[6]      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.440      ;
; 4.219 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_tx8to8:tx_inst|cnt[10]     ; clk          ; clk         ; 0.000        ; 0.000      ; 4.440      ;
; 4.249 ; spi_rst                                  ; spi_ctrl:spi_ctrl_instance|cs_n                                 ; clk          ; clk         ; 0.000        ; 0.000      ; 4.470      ;
; 4.274 ; spi_rst                                  ; spi_ctrl:spi_ctrl_instance|spi_clk                              ; clk          ; clk         ; 0.000        ; 0.000      ; 4.495      ;
; 4.691 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|data_deal:data_deal|data_out_sign  ; clk          ; clk         ; 0.000        ; 0.000      ; 4.912      ;
; 4.691 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|data_in[2]  ; clk          ; clk         ; 0.000        ; 0.000      ; 4.912      ;
; 4.691 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|data_in[0]  ; clk          ; clk         ; 0.000        ; 0.000      ; 4.912      ;
; 4.691 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|data_in[6]  ; clk          ; clk         ; 0.000        ; 0.000      ; 4.912      ;
; 4.691 ; uart_instance:uart_instance1|rst_cnt[14] ; uart_instance:uart_instance1|my_uart_rx8to8:rx_inst|data_in[3]  ; clk          ; clk         ; 0.000        ; 0.000      ; 4.912      ;
+-------+------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'clk'                                                                     ;
+--------+--------------+----------------+------------------+-------+------------+---------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target        ;
+--------+--------------+----------------+------------------+-------+------------+---------------+
; -2.289 ; 1.000        ; 3.289          ; Port Rate        ; clk   ; Rise       ; clk           ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[0]  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[0]  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[10] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[10] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[11] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[11] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[12] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[12] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[13] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[13] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[14] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[14] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[15] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[15] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[16] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[16] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[17] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[17] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[18] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[18] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[19] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[19] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[1]  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[1]  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[20] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[20] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[21] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[21] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[22] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[22] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[23] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[23] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[2]  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[2]  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[3]  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[3]  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[4]  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[4]  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[5]  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[5]  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[6]  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[6]  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[7]  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[7]  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[8]  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[8]  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[9]  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[9]  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Current.IDLE  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Current.IDLE  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Current.S1    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Current.S1    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Current.SAVE  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Current.SAVE  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Current.WAIT  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Current.WAIT  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Flag_temp     ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Flag_temp     ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[0]     ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[0]     ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[10]    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[10]    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[11]    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[11]    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[12]    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[12]    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[13]    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[13]    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[14]    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[14]    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[15]    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[15]    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[16]    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[16]    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[17]    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[17]    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[18]    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[18]    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[19]    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[19]    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[1]     ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[1]     ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[20]    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[20]    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[21]    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[21]    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[22]    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[22]    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[23]    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[23]    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[2]     ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[2]     ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[3]     ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[3]     ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[4]     ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[4]     ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[5]     ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[5]     ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[6]     ;
+--------+--------------+----------------+------------------+-------+------------+---------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'rs232_rx'                                                                                         ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                              ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------+
; -2.289 ; 1.000        ; 3.289          ; Port Rate        ; rs232_rx ; Rise       ; rs232_rx                            ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; rs232_rx ; Fall       ; my_uart_rx:my_uart_rx|rx_enable_reg ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; rs232_rx ; Fall       ; my_uart_rx:my_uart_rx|rx_enable_reg ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; rs232_rx ; Rise       ; my_uart_rx|rx_enable_reg|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; rs232_rx ; Rise       ; my_uart_rx|rx_enable_reg|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; rs232_rx ; Rise       ; rs232_rx|combout                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; rs232_rx ; Rise       ; rs232_rx|combout                    ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'my_uart_rx:my_uart_rx|rx_enable_reg'                                                                                    ;
+-------+--------------+----------------+------------------+-------------------------------------+------------+---------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                               ; Clock Edge ; Target                          ;
+-------+--------------+----------------+------------------+-------------------------------------+------------+---------------------------------+
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; my_uart_rx:my_uart_rx|rx_enable_reg ; Fall       ; flag_reg                        ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; my_uart_rx:my_uart_rx|rx_enable_reg ; Fall       ; flag_reg                        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; my_uart_rx:my_uart_rx|rx_enable_reg ; Rise       ; flag_reg|clk                    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; my_uart_rx:my_uart_rx|rx_enable_reg ; Rise       ; flag_reg|clk                    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; my_uart_rx:my_uart_rx|rx_enable_reg ; Rise       ; my_uart_rx|rx_enable_reg|regout ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; my_uart_rx:my_uart_rx|rx_enable_reg ; Rise       ; my_uart_rx|rx_enable_reg|regout ;
+-------+--------------+----------------+------------------+-------------------------------------+------------+---------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'speed_select:speed_select|buad_clk_rx_reg'                                                                                          ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+---------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                     ; Clock Edge ; Target                                ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+---------------------------------------+
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_complete_reg ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_complete_reg ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx:my_uart_rx|rx_count[0]     ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx:my_uart_rx|rx_count[0]     ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx:my_uart_rx|rx_count[1]     ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx:my_uart_rx|rx_count[1]     ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx:my_uart_rx|rx_count[2]     ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx:my_uart_rx|rx_count[2]     ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx:my_uart_rx|rx_count[3]     ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx:my_uart_rx|rx_count[3]     ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[0] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[0] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[1] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[1] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[2] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[2] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[3] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[3] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[4] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[4] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[5] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[5] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[6] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[6] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[7] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[7] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_complete_reg|clk        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_complete_reg|clk        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_count[0]|clk            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_count[0]|clk            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_count[1]|clk            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_count[1]|clk            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_count[2]|clk            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_count[2]|clk            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_count[3]|clk            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_count[3]|clk            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[0]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[0]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[1]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[1]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[2]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[2]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[3]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[3]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[4]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[4]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[5]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[5]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[6]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[6]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[7]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[7]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[0]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[0]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[1]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[1]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[2]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[2]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[3]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[3]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[4]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[4]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[5]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[5]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[6]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[6]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[7]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[7]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; speed_select|buad_clk_rx_reg|regout   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; speed_select|buad_clk_rx_reg|regout   ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+---------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'spi_ctrl:spi_ctrl_instance|spi_clk'                                                                                                                                 ;
+-------+--------------+----------------+------------------+------------------------------------+------------+------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                              ; Clock Edge ; Target                                                                       ;
+-------+--------------+----------------+------------------+------------------------------------+------------+------------------------------------------------------------------------------+
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]            ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]            ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]            ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]            ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]            ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]            ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]            ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]            ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]            ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]            ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cs                 ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cs                 ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[0]      ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[0]      ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1]      ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1]      ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2]      ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2]      ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3]      ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3]      ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4]      ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4]      ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[5]      ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[5]      ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6]      ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6]      ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7]      ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7]      ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay        ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay        ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[0] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[0] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[1] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[1] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[2] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[2] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[3] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[3] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[4] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[4] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[5] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[5] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[6] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[6] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[7] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|frame_delay_cnt[7] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|receive_status     ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|receive_status     ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0]     ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0]     ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1]     ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1]     ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2]     ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2]     ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3]     ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3]     ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4]     ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4]     ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5]     ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5]     ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6]     ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6]     ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7]     ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7]     ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_clkr           ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_clkr           ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_mosir          ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_mosir          ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[0]      ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[0]      ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[1]      ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[1]      ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[2]      ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[2]      ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[3]      ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[3]      ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[4]      ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[4]      ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[5]      ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[5]      ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[6]      ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[6]      ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[7]      ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[7]      ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]       ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]       ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]       ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]       ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]       ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]       ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]       ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]       ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]       ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]       ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]       ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]       ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]       ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]       ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]       ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]       ;
+-------+--------------+----------------+------------------+------------------------------------+------------+------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                    ;
+-----------+-------------------------------------------+-------+-------+------------+-------------------------------------------+
; Data Port ; Clock Port                                ; Rise  ; Fall  ; Clock Edge ; Clock Reference                           ;
+-----------+-------------------------------------------+-------+-------+------------+-------------------------------------------+
; BusD[*]   ; clk                                       ; 7.746 ; 7.746 ; Rise       ; clk                                       ;
;  BusD[64] ; clk                                       ; 7.655 ; 7.655 ; Rise       ; clk                                       ;
;  BusD[68] ; clk                                       ; 2.815 ; 2.815 ; Rise       ; clk                                       ;
;  BusD[91] ; clk                                       ; 7.746 ; 7.746 ; Rise       ; clk                                       ;
; rst_n     ; clk                                       ; 4.625 ; 4.625 ; Rise       ; clk                                       ;
; rs232_rx  ; speed_select:speed_select|buad_clk_rx_reg ; 4.914 ; 4.914 ; Fall       ; speed_select:speed_select|buad_clk_rx_reg ;
; BusD[*]   ; spi_ctrl:spi_ctrl_instance|spi_clk        ; 4.801 ; 4.801 ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_clk        ;
;  BusD[87] ; spi_ctrl:spi_ctrl_instance|spi_clk        ; 4.801 ; 4.801 ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_clk        ;
+-----------+-------------------------------------------+-------+-------+------------+-------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                       ;
+-----------+-------------------------------------------+--------+--------+------------+-------------------------------------------+
; Data Port ; Clock Port                                ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+-----------+-------------------------------------------+--------+--------+------------+-------------------------------------------+
; BusD[*]   ; clk                                       ; -2.261 ; -2.261 ; Rise       ; clk                                       ;
;  BusD[64] ; clk                                       ; -5.980 ; -5.980 ; Rise       ; clk                                       ;
;  BusD[68] ; clk                                       ; -2.261 ; -2.261 ; Rise       ; clk                                       ;
;  BusD[91] ; clk                                       ; -6.071 ; -6.071 ; Rise       ; clk                                       ;
; rst_n     ; clk                                       ; -3.430 ; -3.430 ; Rise       ; clk                                       ;
; rs232_rx  ; speed_select:speed_select|buad_clk_rx_reg ; -3.010 ; -3.010 ; Fall       ; speed_select:speed_select|buad_clk_rx_reg ;
; BusD[*]   ; spi_ctrl:spi_ctrl_instance|spi_clk        ; -3.847 ; -3.847 ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_clk        ;
;  BusD[87] ; spi_ctrl:spi_ctrl_instance|spi_clk        ; -3.847 ; -3.847 ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_clk        ;
+-----------+-------------------------------------------+--------+--------+------------+-------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                              ;
+-----------+------------------------------------+--------+--------+------------+------------------------------------+
; Data Port ; Clock Port                         ; Rise   ; Fall   ; Clock Edge ; Clock Reference                    ;
+-----------+------------------------------------+--------+--------+------------+------------------------------------+
; BusA[*]   ; clk                                ; 18.318 ; 18.318 ; Rise       ; clk                                ;
;  BusA[8]  ; clk                                ; 17.635 ; 17.635 ; Rise       ; clk                                ;
;  BusA[15] ; clk                                ; 18.318 ; 18.318 ; Rise       ; clk                                ;
;  BusA[17] ; clk                                ; 15.134 ; 15.134 ; Rise       ; clk                                ;
;  BusA[19] ; clk                                ; 12.813 ; 12.813 ; Rise       ; clk                                ;
; BusD[*]   ; clk                                ; 16.858 ; 16.858 ; Rise       ; clk                                ;
;  BusD[68] ; clk                                ; 13.799 ; 13.799 ; Rise       ; clk                                ;
;  BusD[70] ; clk                                ; 16.059 ; 16.059 ; Rise       ; clk                                ;
;  BusD[81] ; clk                                ; 9.528  ; 9.528  ; Rise       ; clk                                ;
;  BusD[83] ; clk                                ; 16.858 ; 16.858 ; Rise       ; clk                                ;
;  BusD[85] ; clk                                ; 10.839 ; 10.839 ; Rise       ; clk                                ;
;  BusD[91] ; clk                                ; 16.335 ; 16.335 ; Rise       ; clk                                ;
; led       ; clk                                ; 10.895 ; 10.895 ; Rise       ; clk                                ;
; BusD[*]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; 14.761 ; 14.761 ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_clk ;
;  BusD[78] ; spi_ctrl:spi_ctrl_instance|spi_clk ; 7.257  ; 7.257  ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_clk ;
;  BusD[85] ; spi_ctrl:spi_ctrl_instance|spi_clk ; 10.071 ; 10.071 ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_clk ;
;  BusD[91] ; spi_ctrl:spi_ctrl_instance|spi_clk ; 14.761 ; 14.761 ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_clk ;
+-----------+------------------------------------+--------+--------+------------+------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                      ;
+-----------+------------------------------------+--------+--------+------------+------------------------------------+
; Data Port ; Clock Port                         ; Rise   ; Fall   ; Clock Edge ; Clock Reference                    ;
+-----------+------------------------------------+--------+--------+------------+------------------------------------+
; BusA[*]   ; clk                                ; 11.625 ; 11.625 ; Rise       ; clk                                ;
;  BusA[8]  ; clk                                ; 13.190 ; 13.190 ; Rise       ; clk                                ;
;  BusA[15] ; clk                                ; 13.873 ; 13.873 ; Rise       ; clk                                ;
;  BusA[17] ; clk                                ; 11.679 ; 11.679 ; Rise       ; clk                                ;
;  BusA[19] ; clk                                ; 11.625 ; 11.625 ; Rise       ; clk                                ;
; BusD[*]   ; clk                                ; 9.528  ; 9.528  ; Rise       ; clk                                ;
;  BusD[68] ; clk                                ; 12.354 ; 12.354 ; Rise       ; clk                                ;
;  BusD[70] ; clk                                ; 12.989 ; 12.989 ; Rise       ; clk                                ;
;  BusD[81] ; clk                                ; 9.528  ; 9.528  ; Rise       ; clk                                ;
;  BusD[83] ; clk                                ; 13.954 ; 13.954 ; Rise       ; clk                                ;
;  BusD[85] ; clk                                ; 10.624 ; 10.624 ; Rise       ; clk                                ;
;  BusD[91] ; clk                                ; 11.566 ; 11.566 ; Rise       ; clk                                ;
; led       ; clk                                ; 10.895 ; 10.895 ; Rise       ; clk                                ;
; BusD[*]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; 7.257  ; 7.257  ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_clk ;
;  BusD[78] ; spi_ctrl:spi_ctrl_instance|spi_clk ; 7.257  ; 7.257  ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_clk ;
;  BusD[85] ; spi_ctrl:spi_ctrl_instance|spi_clk ; 10.071 ; 10.071 ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_clk ;
;  BusD[91] ; spi_ctrl:spi_ctrl_instance|spi_clk ; 14.761 ; 14.761 ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_clk ;
+-----------+------------------------------------+--------+--------+------------+------------------------------------+


+------------------------------------------------------+
; Propagation Delay                                    ;
+------------+-------------+--------+----+----+--------+
; Input Port ; Output Port ; RR     ; RF ; FR ; FF     ;
+------------+-------------+--------+----+----+--------+
; BusA[3]    ; BusA[8]     ; 10.950 ;    ;    ; 10.950 ;
; BusA[3]    ; BusA[15]    ; 11.633 ;    ;    ; 11.633 ;
; BusA[3]    ; BusA[17]    ; 12.135 ;    ;    ; 12.135 ;
; BusA[16]   ; BusA[2]     ; 7.726  ;    ;    ; 7.726  ;
; BusA[16]   ; BusB[40]    ; 8.667  ;    ;    ; 8.667  ;
; BusA[16]   ; BusC[50]    ; 9.598  ;    ;    ; 9.598  ;
; BusA[16]   ; BusD[68]    ; 12.615 ;    ;    ; 12.615 ;
; BusA[16]   ; BusD[69]    ; 10.039 ;    ;    ; 10.039 ;
; BusA[18]   ; BusD[97]    ; 8.306  ;    ;    ; 8.306  ;
; BusA[18]   ; BusD[99]    ; 9.310  ;    ;    ; 9.310  ;
; BusA[20]   ; BusD[83]    ; 14.041 ;    ;    ; 14.041 ;
; BusA[21]   ; BusD[91]    ; 13.005 ;    ;    ; 13.005 ;
; BusC[50]   ; BusA[16]    ; 9.780  ;    ;    ; 9.780  ;
; BusD[66]   ; BusD[83]    ; 9.947  ;    ;    ; 9.947  ;
; BusD[68]   ; BusD[70]    ; 14.181 ;    ;    ; 14.181 ;
; BusD[68]   ; BusD[85]    ; 9.108  ;    ;    ; 9.108  ;
; BusD[70]   ; BusD[87]    ; 8.841  ;    ;    ; 8.841  ;
; BusD[74]   ; BusD[91]    ; 10.539 ;    ;    ; 10.539 ;
; BusD[81]   ; BusA[8]     ; 14.193 ;    ;    ; 14.193 ;
; BusD[81]   ; BusA[15]    ; 14.876 ;    ;    ; 14.876 ;
; BusD[83]   ; BusA[20]    ; 9.279  ;    ;    ; 9.279  ;
; BusD[83]   ; BusD[66]    ; 8.062  ;    ;    ; 8.062  ;
; BusD[85]   ; BusD[68]    ; 14.504 ;    ;    ; 14.504 ;
; BusD[87]   ; BusD[70]    ; 11.663 ;    ;    ; 11.663 ;
; BusD[91]   ; BusA[8]     ; 13.299 ;    ;    ; 13.299 ;
; BusD[91]   ; BusA[15]    ; 13.982 ;    ;    ; 13.982 ;
; BusD[91]   ; BusA[17]    ; 12.420 ;    ;    ; 12.420 ;
; BusD[91]   ; BusA[21]    ; 8.657  ;    ;    ; 8.657  ;
; BusD[91]   ; BusD[74]    ; 9.107  ;    ;    ; 9.107  ;
; BusD[97]   ; BusA[19]    ; 10.608 ;    ;    ; 10.608 ;
; BusD[99]   ; BusA[19]    ; 10.645 ;    ;    ; 10.645 ;
+------------+-------------+--------+----+----+--------+


+------------------------------------------------------+
; Minimum Propagation Delay                            ;
+------------+-------------+--------+----+----+--------+
; Input Port ; Output Port ; RR     ; RF ; FR ; FF     ;
+------------+-------------+--------+----+----+--------+
; BusA[3]    ; BusA[8]     ; 10.950 ;    ;    ; 10.950 ;
; BusA[3]    ; BusA[15]    ; 11.633 ;    ;    ; 11.633 ;
; BusA[3]    ; BusA[17]    ; 12.135 ;    ;    ; 12.135 ;
; BusA[16]   ; BusA[2]     ; 7.726  ;    ;    ; 7.726  ;
; BusA[16]   ; BusB[40]    ; 8.667  ;    ;    ; 8.667  ;
; BusA[16]   ; BusC[50]    ; 9.598  ;    ;    ; 9.598  ;
; BusA[16]   ; BusD[68]    ; 12.615 ;    ;    ; 12.615 ;
; BusA[16]   ; BusD[69]    ; 10.039 ;    ;    ; 10.039 ;
; BusA[18]   ; BusD[97]    ; 8.306  ;    ;    ; 8.306  ;
; BusA[18]   ; BusD[99]    ; 9.310  ;    ;    ; 9.310  ;
; BusA[20]   ; BusD[83]    ; 14.041 ;    ;    ; 14.041 ;
; BusA[21]   ; BusD[91]    ; 13.005 ;    ;    ; 13.005 ;
; BusC[50]   ; BusA[16]    ; 9.780  ;    ;    ; 9.780  ;
; BusD[66]   ; BusD[83]    ; 9.947  ;    ;    ; 9.947  ;
; BusD[68]   ; BusD[70]    ; 14.181 ;    ;    ; 14.181 ;
; BusD[68]   ; BusD[85]    ; 9.108  ;    ;    ; 9.108  ;
; BusD[70]   ; BusD[87]    ; 8.841  ;    ;    ; 8.841  ;
; BusD[74]   ; BusD[91]    ; 10.539 ;    ;    ; 10.539 ;
; BusD[81]   ; BusA[8]     ; 14.193 ;    ;    ; 14.193 ;
; BusD[81]   ; BusA[15]    ; 14.876 ;    ;    ; 14.876 ;
; BusD[83]   ; BusA[20]    ; 9.279  ;    ;    ; 9.279  ;
; BusD[83]   ; BusD[66]    ; 8.062  ;    ;    ; 8.062  ;
; BusD[85]   ; BusD[68]    ; 14.504 ;    ;    ; 14.504 ;
; BusD[87]   ; BusD[70]    ; 11.663 ;    ;    ; 11.663 ;
; BusD[91]   ; BusA[8]     ; 13.299 ;    ;    ; 13.299 ;
; BusD[91]   ; BusA[15]    ; 13.982 ;    ;    ; 13.982 ;
; BusD[91]   ; BusA[17]    ; 12.420 ;    ;    ; 12.420 ;
; BusD[91]   ; BusA[21]    ; 8.657  ;    ;    ; 8.657  ;
; BusD[91]   ; BusD[74]    ; 9.107  ;    ;    ; 9.107  ;
; BusD[97]   ; BusA[19]    ; 10.608 ;    ;    ; 10.608 ;
; BusD[99]   ; BusA[19]    ; 10.645 ;    ;    ; 10.645 ;
+------------+-------------+--------+----+----+--------+


+-----------------------------------------------------------------------+
; Output Enable Times                                                   ;
+-----------+------------+--------+------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+------+------------+-----------------+
; BusA[*]   ; clk        ; 7.970  ;      ; Rise       ; clk             ;
;  BusA[2]  ; clk        ; 8.003  ;      ; Rise       ; clk             ;
;  BusA[8]  ; clk        ; 14.922 ;      ; Rise       ; clk             ;
;  BusA[15] ; clk        ; 14.329 ;      ; Rise       ; clk             ;
;  BusA[16] ; clk        ; 7.970  ;      ; Rise       ; clk             ;
;  BusA[17] ; clk        ; 12.262 ;      ; Rise       ; clk             ;
;  BusA[19] ; clk        ; 12.204 ;      ; Rise       ; clk             ;
;  BusA[20] ; clk        ; 8.992  ;      ; Rise       ; clk             ;
;  BusA[21] ; clk        ; 8.992  ;      ; Rise       ; clk             ;
; BusB[*]   ; clk        ; 7.187  ;      ; Rise       ; clk             ;
;  BusB[40] ; clk        ; 7.187  ;      ; Rise       ; clk             ;
; BusC[*]   ; clk        ; 8.661  ;      ; Rise       ; clk             ;
;  BusC[50] ; clk        ; 8.661  ;      ; Rise       ; clk             ;
; BusD[*]   ; clk        ; 8.030  ;      ; Rise       ; clk             ;
;  BusD[66] ; clk        ; 8.795  ;      ; Rise       ; clk             ;
;  BusD[68] ; clk        ; 11.821 ;      ; Rise       ; clk             ;
;  BusD[69] ; clk        ; 8.030  ;      ; Rise       ; clk             ;
;  BusD[70] ; clk        ; 14.045 ;      ; Rise       ; clk             ;
;  BusD[74] ; clk        ; 8.535  ;      ; Rise       ; clk             ;
;  BusD[78] ; clk        ; 10.887 ;      ; Rise       ; clk             ;
;  BusD[81] ; clk        ; 9.813  ;      ; Rise       ; clk             ;
;  BusD[83] ; clk        ; 15.733 ;      ; Rise       ; clk             ;
;  BusD[85] ; clk        ; 11.295 ;      ; Rise       ; clk             ;
;  BusD[87] ; clk        ; 9.189  ;      ; Rise       ; clk             ;
;  BusD[91] ; clk        ; 13.950 ;      ; Rise       ; clk             ;
;  BusD[97] ; clk        ; 12.011 ;      ; Rise       ; clk             ;
;  BusD[99] ; clk        ; 8.778  ;      ; Rise       ; clk             ;
+-----------+------------+--------+------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Output Enable Times                                           ;
+-----------+------------+--------+------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+------+------------+-----------------+
; BusA[*]   ; clk        ; 7.970  ;      ; Rise       ; clk             ;
;  BusA[2]  ; clk        ; 8.003  ;      ; Rise       ; clk             ;
;  BusA[8]  ; clk        ; 11.117 ;      ; Rise       ; clk             ;
;  BusA[15] ; clk        ; 10.524 ;      ; Rise       ; clk             ;
;  BusA[16] ; clk        ; 7.970  ;      ; Rise       ; clk             ;
;  BusA[17] ; clk        ; 9.640  ;      ; Rise       ; clk             ;
;  BusA[19] ; clk        ; 9.935  ;      ; Rise       ; clk             ;
;  BusA[20] ; clk        ; 8.992  ;      ; Rise       ; clk             ;
;  BusA[21] ; clk        ; 8.992  ;      ; Rise       ; clk             ;
; BusB[*]   ; clk        ; 7.187  ;      ; Rise       ; clk             ;
;  BusB[40] ; clk        ; 7.187  ;      ; Rise       ; clk             ;
; BusC[*]   ; clk        ; 8.661  ;      ; Rise       ; clk             ;
;  BusC[50] ; clk        ; 8.661  ;      ; Rise       ; clk             ;
; BusD[*]   ; clk        ; 8.030  ;      ; Rise       ; clk             ;
;  BusD[66] ; clk        ; 8.795  ;      ; Rise       ; clk             ;
;  BusD[68] ; clk        ; 11.284 ;      ; Rise       ; clk             ;
;  BusD[69] ; clk        ; 8.030  ;      ; Rise       ; clk             ;
;  BusD[70] ; clk        ; 9.458  ;      ; Rise       ; clk             ;
;  BusD[74] ; clk        ; 8.535  ;      ; Rise       ; clk             ;
;  BusD[78] ; clk        ; 10.887 ;      ; Rise       ; clk             ;
;  BusD[81] ; clk        ; 9.813  ;      ; Rise       ; clk             ;
;  BusD[83] ; clk        ; 11.312 ;      ; Rise       ; clk             ;
;  BusD[85] ; clk        ; 9.650  ;      ; Rise       ; clk             ;
;  BusD[87] ; clk        ; 9.189  ;      ; Rise       ; clk             ;
;  BusD[91] ; clk        ; 10.557 ;      ; Rise       ; clk             ;
;  BusD[97] ; clk        ; 12.011 ;      ; Rise       ; clk             ;
;  BusD[99] ; clk        ; 8.778  ;      ; Rise       ; clk             ;
+-----------+------------+--------+------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Output Disable Times                                                          ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; BusA[*]   ; clk        ; 7.970     ;           ; Rise       ; clk             ;
;  BusA[2]  ; clk        ; 8.003     ;           ; Rise       ; clk             ;
;  BusA[8]  ; clk        ; 14.922    ;           ; Rise       ; clk             ;
;  BusA[15] ; clk        ; 14.329    ;           ; Rise       ; clk             ;
;  BusA[16] ; clk        ; 7.970     ;           ; Rise       ; clk             ;
;  BusA[17] ; clk        ; 12.262    ;           ; Rise       ; clk             ;
;  BusA[19] ; clk        ; 12.204    ;           ; Rise       ; clk             ;
;  BusA[20] ; clk        ; 8.992     ;           ; Rise       ; clk             ;
;  BusA[21] ; clk        ; 8.992     ;           ; Rise       ; clk             ;
; BusB[*]   ; clk        ; 7.187     ;           ; Rise       ; clk             ;
;  BusB[40] ; clk        ; 7.187     ;           ; Rise       ; clk             ;
; BusC[*]   ; clk        ; 8.661     ;           ; Rise       ; clk             ;
;  BusC[50] ; clk        ; 8.661     ;           ; Rise       ; clk             ;
; BusD[*]   ; clk        ; 8.030     ;           ; Rise       ; clk             ;
;  BusD[66] ; clk        ; 8.795     ;           ; Rise       ; clk             ;
;  BusD[68] ; clk        ; 11.821    ;           ; Rise       ; clk             ;
;  BusD[69] ; clk        ; 8.030     ;           ; Rise       ; clk             ;
;  BusD[70] ; clk        ; 14.045    ;           ; Rise       ; clk             ;
;  BusD[74] ; clk        ; 8.535     ;           ; Rise       ; clk             ;
;  BusD[78] ; clk        ; 10.887    ;           ; Rise       ; clk             ;
;  BusD[81] ; clk        ; 9.813     ;           ; Rise       ; clk             ;
;  BusD[83] ; clk        ; 15.733    ;           ; Rise       ; clk             ;
;  BusD[85] ; clk        ; 11.295    ;           ; Rise       ; clk             ;
;  BusD[87] ; clk        ; 9.189     ;           ; Rise       ; clk             ;
;  BusD[91] ; clk        ; 13.950    ;           ; Rise       ; clk             ;
;  BusD[97] ; clk        ; 12.011    ;           ; Rise       ; clk             ;
;  BusD[99] ; clk        ; 8.778     ;           ; Rise       ; clk             ;
+-----------+------------+-----------+-----------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                  ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; BusA[*]   ; clk        ; 7.970     ;           ; Rise       ; clk             ;
;  BusA[2]  ; clk        ; 8.003     ;           ; Rise       ; clk             ;
;  BusA[8]  ; clk        ; 11.117    ;           ; Rise       ; clk             ;
;  BusA[15] ; clk        ; 10.524    ;           ; Rise       ; clk             ;
;  BusA[16] ; clk        ; 7.970     ;           ; Rise       ; clk             ;
;  BusA[17] ; clk        ; 9.640     ;           ; Rise       ; clk             ;
;  BusA[19] ; clk        ; 9.935     ;           ; Rise       ; clk             ;
;  BusA[20] ; clk        ; 8.992     ;           ; Rise       ; clk             ;
;  BusA[21] ; clk        ; 8.992     ;           ; Rise       ; clk             ;
; BusB[*]   ; clk        ; 7.187     ;           ; Rise       ; clk             ;
;  BusB[40] ; clk        ; 7.187     ;           ; Rise       ; clk             ;
; BusC[*]   ; clk        ; 8.661     ;           ; Rise       ; clk             ;
;  BusC[50] ; clk        ; 8.661     ;           ; Rise       ; clk             ;
; BusD[*]   ; clk        ; 8.030     ;           ; Rise       ; clk             ;
;  BusD[66] ; clk        ; 8.795     ;           ; Rise       ; clk             ;
;  BusD[68] ; clk        ; 11.284    ;           ; Rise       ; clk             ;
;  BusD[69] ; clk        ; 8.030     ;           ; Rise       ; clk             ;
;  BusD[70] ; clk        ; 9.458     ;           ; Rise       ; clk             ;
;  BusD[74] ; clk        ; 8.535     ;           ; Rise       ; clk             ;
;  BusD[78] ; clk        ; 10.887    ;           ; Rise       ; clk             ;
;  BusD[81] ; clk        ; 9.813     ;           ; Rise       ; clk             ;
;  BusD[83] ; clk        ; 11.312    ;           ; Rise       ; clk             ;
;  BusD[85] ; clk        ; 9.650     ;           ; Rise       ; clk             ;
;  BusD[87] ; clk        ; 9.189     ;           ; Rise       ; clk             ;
;  BusD[91] ; clk        ; 10.557    ;           ; Rise       ; clk             ;
;  BusD[97] ; clk        ; 12.011    ;           ; Rise       ; clk             ;
;  BusD[99] ; clk        ; 8.778     ;           ; Rise       ; clk             ;
+-----------+------------+-----------+-----------+------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                   ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; From Clock                                ; To Clock                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; clk                                       ; clk                                       ; 13823    ; 0        ; 0        ; 0        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; clk                                       ; 14       ; 18       ; 0        ; 0        ;
; speed_select:speed_select|buad_clk_rx_reg ; clk                                       ; 0        ; 40       ; 0        ; 0        ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; clk                                       ; 10       ; 1        ; 0        ; 0        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; my_uart_rx:my_uart_rx|rx_enable_reg       ; 0        ; 0        ; 0        ; 1        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0        ; 0        ; 8        ; 8        ;
; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0        ; 0        ; 8        ; 8        ;
; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 15       ; 0        ; 91       ; 17       ;
; clk                                       ; spi_ctrl:spi_ctrl_instance|spi_clk        ; 59       ; 0        ; 0        ; 0        ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; spi_ctrl:spi_ctrl_instance|spi_clk        ; 967      ; 0        ; 0        ; 0        ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                    ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; From Clock                                ; To Clock                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; clk                                       ; clk                                       ; 13823    ; 0        ; 0        ; 0        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; clk                                       ; 14       ; 18       ; 0        ; 0        ;
; speed_select:speed_select|buad_clk_rx_reg ; clk                                       ; 0        ; 40       ; 0        ; 0        ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; clk                                       ; 10       ; 1        ; 0        ; 0        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; my_uart_rx:my_uart_rx|rx_enable_reg       ; 0        ; 0        ; 0        ; 1        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0        ; 0        ; 8        ; 8        ;
; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0        ; 0        ; 8        ; 8        ;
; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 15       ; 0        ; 91       ; 17       ;
; clk                                       ; spi_ctrl:spi_ctrl_instance|spi_clk        ; 59       ; 0        ; 0        ; 0        ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; spi_ctrl:spi_ctrl_instance|spi_clk        ; 967      ; 0        ; 0        ; 0        ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; From Clock                                ; To Clock                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; clk                                       ; clk                                       ; 108      ; 0        ; 0        ; 0        ;
; speed_select:speed_select|buad_clk_rx_reg ; rs232_rx                                  ; 0        ; 0        ; 0        ; 1        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0        ; 0        ; 1        ; 1        ;
; clk                                       ; spi_ctrl:spi_ctrl_instance|spi_clk        ; 59       ; 0        ; 0        ; 0        ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                 ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; From Clock                                ; To Clock                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; clk                                       ; clk                                       ; 108      ; 0        ; 0        ; 0        ;
; speed_select:speed_select|buad_clk_rx_reg ; rs232_rx                                  ; 0        ; 0        ; 0        ; 1        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0        ; 0        ; 1        ; 1        ;
; clk                                       ; spi_ctrl:spi_ctrl_instance|spi_clk        ; 59       ; 0        ; 0        ; 0        ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 19    ; 19   ;
; Unconstrained Input Port Paths  ; 173   ; 173  ;
; Unconstrained Output Ports      ; 24    ; 24   ;
; Unconstrained Output Port Paths ; 90    ; 90   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 14.0.0 Build 200 06/17/2014 SJ Web Edition
    Info: Processing started: Thu Jul 13 18:34:51 2017
Info: Command: quartus_sta top -c top
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (306004): Started post-fitting delay annotation
Info (306005): Delay annotation completed successfully
Critical Warning (332012): Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
    Info (332105): create_clock -period 1.000 -name spi_ctrl:spi_ctrl_instance|spi_clk spi_ctrl:spi_ctrl_instance|spi_clk
    Info (332105): create_clock -period 1.000 -name speed_select:speed_select|buad_clk_rx_reg speed_select:speed_select|buad_clk_rx_reg
    Info (332105): create_clock -period 1.000 -name my_uart_rx:my_uart_rx|rx_enable_reg my_uart_rx:my_uart_rx|rx_enable_reg
    Info (332105): create_clock -period 1.000 -name rs232_rx rs232_rx
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Can't run Report Timing Closure Recommendations. The current device family is not supported.
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -14.787
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -14.787           -1324.160 clk 
    Info (332119):    -8.803            -415.275 spi_ctrl:spi_ctrl_instance|spi_clk 
    Info (332119):    -5.267             -91.706 speed_select:speed_select|buad_clk_rx_reg 
    Info (332119):    -1.245              -1.245 my_uart_rx:my_uart_rx|rx_enable_reg 
Info (332146): Worst-case hold slack is -2.158
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.158              -2.158 clk 
    Info (332119):     0.264               0.000 speed_select:speed_select|buad_clk_rx_reg 
    Info (332119):     1.649               0.000 spi_ctrl:spi_ctrl_instance|spi_clk 
    Info (332119):     1.691               0.000 my_uart_rx:my_uart_rx|rx_enable_reg 
Info (332146): Worst-case recovery slack is -4.402
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.402            -364.802 clk 
    Info (332119):    -3.708            -193.365 spi_ctrl:spi_ctrl_instance|spi_clk 
    Info (332119):     0.014               0.000 rs232_rx 
    Info (332119):     0.419               0.000 speed_select:speed_select|buad_clk_rx_reg 
Info (332146): Worst-case removal slack is -0.473
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.473              -0.473 speed_select:speed_select|buad_clk_rx_reg 
    Info (332119):     0.432               0.000 rs232_rx 
    Info (332119):     2.909               0.000 spi_ctrl:spi_ctrl_instance|spi_clk 
    Info (332119):     2.949               0.000 clk 
Info (332146): Worst-case minimum pulse width slack is -2.289
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.289              -2.289 clk 
    Info (332119):    -2.289              -2.289 rs232_rx 
    Info (332119):     0.234               0.000 my_uart_rx:my_uart_rx|rx_enable_reg 
    Info (332119):     0.234               0.000 speed_select:speed_select|buad_clk_rx_reg 
    Info (332119):     0.234               0.000 spi_ctrl:spi_ctrl_instance|spi_clk 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 451 megabytes
    Info: Processing ended: Thu Jul 13 18:34:53 2017
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


