DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
(DmPackageRef
library "gates"
unitName "gates"
)
]
instances [
(Instance
name "I2"
duLibraryName "gates"
duName "inverter"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 1885,0
)
(Instance
name "I3"
duLibraryName "gates"
duName "logic1"
elements [
]
mwi 0
uid 6698,0
)
(Instance
name "I21"
duLibraryName "sequential"
duName "DFF"
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
mwi 0
uid 6713,0
)
(Instance
name "I26"
duLibraryName "gates"
duName "inverter"
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
mwi 0
uid 6740,0
)
(Instance
name "I23"
duLibraryName "sequential"
duName "DFF"
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
mwi 0
uid 9167,0
)
(Instance
name "I24"
duLibraryName "sequential"
duName "DFF"
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
mwi 0
uid 9216,0
)
(Instance
name "I27"
duLibraryName "gates"
duName "inverter"
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
mwi 0
uid 12710,0
)
(Instance
name "I20"
duLibraryName "sequential"
duName "DFF"
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
mwi 0
uid 14471,0
)
(Instance
name "I22"
duLibraryName "sequential"
duName "DFF"
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
mwi 0
uid 14510,0
)
(Instance
name "I5"
duLibraryName "gates"
duName "bufferUlogic"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 15601,0
)
(Instance
name "I6"
duLibraryName "gates"
duName "bufferUlogic"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 15629,0
)
(Instance
name "I7"
duLibraryName "gates"
duName "bufferUlogic"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 16629,0
)
(Instance
name "I25"
duLibraryName "sequential"
duName "DFF"
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
mwi 0
uid 16663,0
)
(Instance
name "I_ctrl"
duLibraryName "Controller"
duName "busController"
elements [
(GiElement
name "clockFrequency"
type "real"
value "clockFrequency"
)
(GiElement
name "rs232BitNb"
type "positive"
value "rs232BitNb"
)
(GiElement
name "rs232FifoDepth"
type "positive"
value "rs232FifoDepth"
)
(GiElement
name "rs232BaudRate"
type "real"
value "rs232BaudRate"
)
(GiElement
name "i2cBitNb"
type "positive"
value "i2cBitNb"
)
(GiElement
name "i2cFifoDepth"
type "positive"
value "i2cFifoDepth"
)
(GiElement
name "i2cBaudRate"
type "real"
value "i2cBaudRate"
)
(GiElement
name "i2cUpdateRate"
type "real"
value "i2cUpdateRate"
)
(GiElement
name "kartBaseAddress"
type "positive"
value "kartBaseAddress"
)
(GiElement
name "registerAddressBitNb"
type "natural"
value "registerAddressBitNb"
)
(GiElement
name "registerDataBitNb"
type "positive"
value "registerDataBitNb"
)
(GiElement
name "sequenceAddressBitNb"
type "positive"
value "sequenceAddressBitNb"
)
(GiElement
name "sequenceCommandBitNb"
type "positive"
value "sequenceCommandBitNb"
)
(GiElement
name "sequenceArgumentBitNb"
type "positive"
value "sequenceArgumentBitNb"
)
(GiElement
name "clockToHectoHzCount"
type "positive"
value "clockToHectoHzCount"
)
(GiElement
name "testOutBitNb"
type "positive"
value "testOutBitNb"
)
]
mwi 0
uid 17785,0
)
]
embeddedInstances [
(EmbeddedInstance
name "eb2"
number "2"
)
(EmbeddedInstance
name "eb3"
number "3"
)
(EmbeddedInstance
name "eb4"
number "4"
)
]
libraryRefs [
"ieee"
"gates"
]
)
version "31.1"
appVersion "2018.1 (Build 12)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable " "
value " "
)
(vvPair
variable "HDLDir"
value "C:\\github\\2019-eln-kart-jeudekart-2\\04-Controller\\Prefs\\..\\Board\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\github\\2019-eln-kart-jeudekart-2\\04-Controller\\Prefs\\..\\Board\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\github\\2019-eln-kart-jeudekart-2\\04-Controller\\Prefs\\..\\Board\\hds\\@f@p@g@a_bus@controller\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\github\\2019-eln-kart-jeudekart-2\\04-Controller\\Prefs\\..\\Board\\hds\\@f@p@g@a_bus@controller\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "C:\\github\\2019-eln-kart-jeudekart-2\\04-Controller\\Prefs\\..\\Board\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "concat_file"
value "concatenated"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\github\\2019-eln-kart-jeudekart-2\\04-Controller\\Prefs\\..\\Board\\hds\\@f@p@g@a_bus@controller"
)
(vvPair
variable "d_logical"
value "C:\\github\\2019-eln-kart-jeudekart-2\\04-Controller\\Prefs\\..\\Board\\hds\\FPGA_busController"
)
(vvPair
variable "date"
value "23.08.2019"
)
(vvPair
variable "day"
value "ven."
)
(vvPair
variable "day_long"
value "vendredi"
)
(vvPair
variable "dd"
value "23"
)
(vvPair
variable "designName"
value "$DESIGN_NAME"
)
(vvPair
variable "entity_name"
value "FPGA_busController"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "graphical_source_author"
value "aurelien.heritier"
)
(vvPair
variable "graphical_source_date"
value "23.08.2019"
)
(vvPair
variable "graphical_source_group"
value "UNKNOWN"
)
(vvPair
variable "graphical_source_host"
value "WEA20305"
)
(vvPair
variable "graphical_source_time"
value "13:33:52"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "WEA20305"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "Board"
)
(vvPair
variable "library_downstream_Concatenation"
value "$HDS_PROJECT_DIR/../Board/concat"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$SCRATCH_DIR/kart/Board/work"
)
(vvPair
variable "mm"
value "08"
)
(vvPair
variable "module_name"
value "FPGA_busController"
)
(vvPair
variable "month"
value "août"
)
(vvPair
variable "month_long"
value "août"
)
(vvPair
variable "p"
value "C:\\github\\2019-eln-kart-jeudekart-2\\04-Controller\\Prefs\\..\\Board\\hds\\@f@p@g@a_bus@controller\\struct.bd"
)
(vvPair
variable "p_logical"
value "C:\\github\\2019-eln-kart-jeudekart-2\\04-Controller\\Prefs\\..\\Board\\hds\\FPGA_busController\\struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hds"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_ADMS"
value "<TBD>"
)
(vvPair
variable "task_ActelPath"
value "$ACTEL_HOME"
)
(vvPair
variable "task_ActelProjectPath"
value "$SCRATCH_DIR\\$DESIGN_NAME\\$ACTEL_WORK_DIR"
)
(vvPair
variable "task_ActelUserPath"
value "$HDS_PROJECT_DIR\\..\\$ACTEL_WORK_DIR"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_HDSPath"
value "$HDS_HOME"
)
(vvPair
variable "task_ISEPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "$MODELSIM_HOME\\win32"
)
(vvPair
variable "task_NC"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "13:33:52"
)
(vvPair
variable "unit"
value "FPGA_busController"
)
(vvPair
variable "user"
value "aurelien.heritier"
)
(vvPair
variable "version"
value "2018.1 (Build 12)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2019"
)
(vvPair
variable "yy"
value "19"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 20,0
optionalChildren [
*1 (PortIoIn
uid 147,0
shape (CompositeShape
uid 148,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 149,0
sl 0
ro 270
xt "42000,69625,43500,70375"
)
(Line
uid 150,0
sl 0
ro 270
xt "43500,70000,44000,70000"
pts [
"43500,70000"
"44000,70000"
]
)
]
)
stc 0
tg (WTG
uid 151,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 152,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "38200,69300,42000,70700"
st "clock"
ju 2
blo "42000,70500"
tm "WireNameMgr"
)
s (Text
uid 153,0
va (VaSet
)
xt "38200,70700,38200,70700"
ju 2
blo "38200,70700"
tm "SignalTypeMgr"
)
)
)
*2 (Net
uid 1119,0
decl (Decl
n "clock"
t "std_ulogic"
o 1
suid 1,0
)
declText (MLText
uid 1120,0
va (VaSet
)
xt "2000,9800,16900,11000"
st "clock              : std_ulogic
"
)
)
*3 (SaComponent
uid 1885,0
optionalChildren [
*4 (CptPort
uid 1876,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1877,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "61000,29625,61750,30375"
)
tg (CPTG
uid 1878,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1879,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "201350,29700,203050,30700"
st "in1"
ju 2
blo "203050,30500"
)
s (Text
uid 1895,0
va (VaSet
font "Verdana,8,0"
)
xt "203050,30700,203050,30700"
ju 2
blo "203050,30700"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
suid 1,0
)
)
)
*5 (CptPort
uid 1880,0
optionalChildren [
*6 (Circle
uid 1884,0
va (VaSet
fg "0,65535,0"
)
xt "55250,29625,56000,30375"
radius 375
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 1881,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "54500,29625,55250,30375"
)
tg (CPTG
uid 1882,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1883,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "189500,29700,191800,30700"
st "out1"
blo "189500,30500"
)
s (Text
uid 1896,0
va (VaSet
font "Verdana,8,0"
)
xt "189500,30700,189500,30700"
blo "189500,30700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
suid 2,0
)
)
)
]
shape (Buf
uid 1886,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "56000,27000,61000,33000"
)
showPorts 0
oxt "34000,15000,39000,21000"
ttg (MlTextGroup
uid 1887,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*7 (Text
uid 1888,0
va (VaSet
isHidden 1
)
xt "55910,32700,59410,33900"
st "gates"
blo "55910,33700"
tm "BdLibraryNameMgr"
)
*8 (Text
uid 1889,0
va (VaSet
isHidden 1
)
xt "55910,33700,60510,34900"
st "inverter"
blo "55910,34700"
tm "CptNameMgr"
)
*9 (Text
uid 1890,0
va (VaSet
)
xt "55910,33900,57810,35100"
st "I2"
blo "55910,34900"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1891,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1892,0
text (MLText
uid 1893,0
va (VaSet
isHidden 1
)
xt "56000,35600,72600,36800"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
viewicon (ZoomableIcon
uid 1894,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "56250,31250,57750,32750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*10 (Grouping
uid 2278,0
optionalChildren [
*11 (CommentText
uid 2280,0
shape (Rectangle
uid 2281,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "128000,91000,147000,93000"
)
oxt "45000,22000,64000,24000"
text (MLText
uid 2282,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "128200,91400,143600,92600"
st "
<enter project name here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 18600
)
position 1
ignorePrefs 1
)
*12 (CommentText
uid 2283,0
shape (Rectangle
uid 2284,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "96000,91000,122000,93000"
)
oxt "13000,22000,39000,24000"
text (MLText
uid 2285,0
va (VaSet
fg "32768,0,0"
font "Arial,12,1"
)
xt "103250,91250,114750,92750"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 25600
)
position 1
ignorePrefs 1
)
*13 (CommentText
uid 2286,0
shape (Rectangle
uid 2287,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "101000,97000,122000,99000"
)
oxt "18000,28000,39000,30000"
text (MLText
uid 2288,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "101200,97400,118400,98600"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 20600
)
position 1
ignorePrefs 1
)
*14 (CommentText
uid 2289,0
shape (Rectangle
uid 2290,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "122000,91000,128000,93000"
)
oxt "39000,22000,45000,24000"
text (MLText
uid 2291,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "122200,91400,126900,92600"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 5600
)
position 1
ignorePrefs 1
)
*15 (CommentText
uid 2292,0
shape (Rectangle
uid 2293,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "101000,93000,122000,95000"
)
oxt "18000,24000,39000,26000"
text (MLText
uid 2294,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "101200,93400,116400,94600"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 20600
)
position 1
ignorePrefs 1
)
*16 (CommentText
uid 2295,0
shape (Rectangle
uid 2296,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "96000,93000,101000,95000"
)
oxt "13000,24000,18000,26000"
text (MLText
uid 2297,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "96200,93400,99600,94600"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 4600
)
position 1
ignorePrefs 1
)
*17 (CommentText
uid 2298,0
shape (Rectangle
uid 2299,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "96000,95000,101000,97000"
)
oxt "13000,26000,18000,28000"
text (MLText
uid 2300,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "96200,95400,99600,96600"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 4600
)
position 1
ignorePrefs 1
)
*18 (CommentText
uid 2301,0
shape (Rectangle
uid 2302,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "122000,93000,147000,99000"
)
oxt "39000,24000,64000,30000"
text (MLText
uid 2303,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "122200,93200,136300,94400"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 5600
visibleWidth 24600
)
ignorePrefs 1
)
*19 (CommentText
uid 2304,0
shape (Rectangle
uid 2305,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "101000,95000,122000,97000"
)
oxt "18000,26000,39000,28000"
text (MLText
uid 2306,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "101200,95400,120300,96600"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 20600
)
position 1
ignorePrefs 1
)
*20 (CommentText
uid 2307,0
shape (Rectangle
uid 2308,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "96000,97000,101000,99000"
)
oxt "13000,28000,18000,30000"
text (MLText
uid 2309,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "96200,97400,100500,98600"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 4600
)
position 1
ignorePrefs 1
)
]
shape (GroupingShape
uid 2279,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 1
)
xt "96000,91000,147000,99000"
)
oxt "13000,22000,64000,30000"
)
*21 (PortIoIn
uid 6692,0
shape (CompositeShape
uid 6693,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 6694,0
sl 0
ro 270
xt "42000,85625,43500,86375"
)
(Line
uid 6695,0
sl 0
ro 270
xt "43500,86000,44000,86000"
pts [
"43500,86000"
"44000,86000"
]
)
]
)
stc 0
tg (WTG
uid 6696,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6697,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "35300,85300,41000,86700"
st "reset_n"
ju 2
blo "41000,86500"
tm "WireNameMgr"
)
)
)
*22 (SaComponent
uid 6698,0
optionalChildren [
*23 (CptPort
uid 6708,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6709,0
ro 180
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "57625,78000,58375,78750"
)
tg (CPTG
uid 6710,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6711,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "59000,77000,62300,78000"
st "logic_1"
blo "59000,77800"
)
s (Text
uid 6712,0
va (VaSet
font "Verdana,8,0"
)
xt "59000,78000,59000,78000"
blo "59000,78000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "logic_1"
t "std_uLogic"
o 1
)
)
)
]
shape (Pu
uid 6699,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "55000,72000,60000,78000"
)
showPorts 0
oxt "34000,15000,39000,21000"
ttg (MlTextGroup
uid 6700,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*24 (Text
uid 6701,0
va (VaSet
)
xt "54910,75700,58410,76900"
st "gates"
blo "54910,76700"
tm "BdLibraryNameMgr"
)
*25 (Text
uid 6702,0
va (VaSet
)
xt "54910,76900,58710,78100"
st "logic1"
blo "54910,77900"
tm "CptNameMgr"
)
*26 (Text
uid 6703,0
va (VaSet
)
xt "54910,78100,56810,79300"
st "I3"
blo "54910,79100"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 6704,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 6705,0
text (MLText
uid 6706,0
va (VaSet
)
xt "55000,80600,55000,80600"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 6707,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "55250,76250,56750,77750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*27 (SaComponent
uid 6713,0
optionalChildren [
*28 (CptPort
uid 6723,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6724,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "60250,77625,61000,78375"
)
tg (CPTG
uid 6725,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6726,0
va (VaSet
font "Verdana,8,0"
)
xt "62000,77300,63100,78300"
st "D"
blo "62000,78100"
)
)
thePort (LogicalPort
decl (Decl
n "D"
t "std_uLogic"
o 3
)
)
)
*29 (CptPort
uid 6727,0
optionalChildren [
*30 (FFT
pts [
"61750,82000"
"61000,82375"
"61000,81625"
]
uid 6731,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "61000,81625,61750,82375"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 6728,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "60250,81625,61000,82375"
)
tg (CPTG
uid 6729,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6730,0
va (VaSet
font "Verdana,8,0"
)
xt "62000,81400,64100,82400"
st "CLK"
blo "62000,82200"
)
)
thePort (LogicalPort
decl (Decl
n "CLK"
t "std_uLogic"
o 1
)
)
)
*31 (CptPort
uid 6732,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6733,0
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "63625,84000,64375,84750"
)
tg (CPTG
uid 6734,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6735,0
va (VaSet
font "Verdana,8,0"
)
xt "62600,82600,64700,83600"
st "CLR"
blo "62600,83400"
)
)
thePort (LogicalPort
decl (Decl
n "CLR"
t "std_uLogic"
o 2
)
)
)
*32 (CptPort
uid 6736,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6737,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "67000,77625,67750,78375"
)
tg (CPTG
uid 6738,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6739,0
va (VaSet
font "Verdana,8,0"
)
xt "64900,77300,66000,78300"
st "Q"
ju 2
blo "66000,78100"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Q"
t "std_uLogic"
o 4
)
)
)
]
shape (Rectangle
uid 6714,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "61000,76000,67000,84000"
)
showPorts 0
oxt "-850,0,8850,10000"
ttg (MlTextGroup
uid 6715,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*33 (Text
uid 6716,0
va (VaSet
)
xt "64600,84700,71200,85900"
st "sequential"
blo "64600,85700"
tm "BdLibraryNameMgr"
)
*34 (Text
uid 6717,0
va (VaSet
)
xt "64600,85900,67300,87100"
st "DFF"
blo "64600,86900"
tm "CptNameMgr"
)
*35 (Text
uid 6718,0
va (VaSet
)
xt "64600,87100,67200,88300"
st "I21"
blo "64600,88100"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 6719,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 6720,0
text (MLText
uid 6721,0
va (VaSet
isHidden 1
)
xt "68000,83400,81400,84600"
st "delay = 1 ns    ( time ) "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
)
viewicon (ZoomableIcon
uid 6722,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "61250,82250,62750,83750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*36 (SaComponent
uid 6740,0
optionalChildren [
*37 (CptPort
uid 6750,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6751,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "72250,77625,73000,78375"
)
tg (CPTG
uid 6752,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6753,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "73000,77500,74700,78500"
st "in1"
blo "73000,78300"
)
s (Text
uid 6754,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "73000,78500,73000,78500"
blo "73000,78500"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*38 (CptPort
uid 6755,0
optionalChildren [
*39 (Circle
uid 6760,0
va (VaSet
fg "0,65535,0"
)
xt "78000,77625,78750,78375"
radius 375
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 6756,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "78750,77625,79500,78375"
)
tg (CPTG
uid 6757,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6758,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "75450,77500,77750,78500"
st "out1"
ju 2
blo "77750,78300"
)
s (Text
uid 6759,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "77750,78500,77750,78500"
ju 2
blo "77750,78500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
)
)
)
]
shape (Buf
uid 6741,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "73000,75000,78000,81000"
)
showPorts 0
oxt "-850,0,8850,10000"
ttg (MlTextGroup
uid 6742,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*40 (Text
uid 6743,0
va (VaSet
isHidden 1
)
xt "74910,78700,78410,79900"
st "gates"
blo "74910,79700"
tm "BdLibraryNameMgr"
)
*41 (Text
uid 6744,0
va (VaSet
isHidden 1
)
xt "74910,79700,79510,80900"
st "inverter"
blo "74910,80700"
tm "CptNameMgr"
)
*42 (Text
uid 6745,0
va (VaSet
)
xt "74910,79900,77510,81100"
st "I26"
blo "74910,80900"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 6746,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 6747,0
text (MLText
uid 6748,0
va (VaSet
isHidden 1
)
xt "73000,81400,86400,82600"
st "delay = 1 ns    ( time ) "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
)
viewicon (ZoomableIcon
uid 6749,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "73250,79250,74750,80750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*43 (Net
uid 6780,0
decl (Decl
n "logic_1"
t "std_uLogic"
o 12
suid 110,0
)
declText (MLText
uid 6781,0
va (VaSet
)
xt "2000,45400,22100,46600"
st "SIGNAL logic_1            : std_uLogic
"
)
)
*44 (Net
uid 6782,0
decl (Decl
n "resetSynch_n"
t "std_ulogic"
o 15
suid 111,0
)
declText (MLText
uid 6783,0
va (VaSet
)
xt "2000,47800,23500,49000"
st "SIGNAL resetSynch_n       : std_ulogic
"
)
)
*45 (Net
uid 8123,0
decl (Decl
n "reset"
t "std_uLogic"
o 13
suid 119,0
)
declText (MLText
uid 8124,0
va (VaSet
)
xt "2000,46600,21600,47800"
st "SIGNAL reset              : std_uLogic
"
)
)
*46 (HdlText
uid 8762,0
optionalChildren [
*47 (EmbeddedText
uid 8768,0
commentText (CommentText
uid 8769,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 8770,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
)
xt "109000,5000,125000,11000"
)
oxt "0,0,18000,5000"
text (MLText
uid 8771,0
va (VaSet
font "Verdana,8,0"
)
xt "109200,5200,117200,9200"
st "
jtagIo(1) <= '0';
jtagIo(2) <= '0';
jtagIo(3) <= '0';


"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 6000
visibleWidth 16000
)
)
)
]
shape (Rectangle
uid 8763,0
va (VaSet
vasetType 1
fg "65535,65535,32768"
)
xt "109000,4000,125000,12000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 8764,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*48 (Text
uid 8765,0
va (VaSet
font "Verdana,8,0"
)
xt "109150,12000,111150,13000"
st "eb2"
blo "109150,12800"
tm "HdlTextNameMgr"
)
*49 (Text
uid 8766,0
va (VaSet
font "Verdana,8,0"
)
xt "109150,13000,110150,14000"
st "2"
blo "109150,13800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
uid 8767,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "109250,10250,110750,11750"
iconName "TextFile.png"
iconMaskName "TextFile.msk"
ftype 21
)
viewiconposition 0
)
*50 (Net
uid 8786,0
decl (Decl
n "jtagIo"
t "std_ulogic_vector"
b "(1 TO jtagBitNb)"
o 5
suid 123,0
)
declText (MLText
uid 8787,0
va (VaSet
)
xt "2000,14600,29800,15800"
st "jtagIo             : std_ulogic_vector(1 TO jtagBitNb)
"
)
)
*51 (SaComponent
uid 9167,0
optionalChildren [
*52 (CptPort
uid 9177,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9178,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "60250,49625,61000,50375"
)
tg (CPTG
uid 9179,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9180,0
va (VaSet
font "Verdana,8,0"
)
xt "62000,49300,63100,50300"
st "D"
blo "62000,50100"
)
)
thePort (LogicalPort
decl (Decl
n "D"
t "std_uLogic"
o 3
)
)
)
*53 (CptPort
uid 9181,0
optionalChildren [
*54 (FFT
pts [
"61750,54000"
"61000,54375"
"61000,53625"
]
uid 9185,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "61000,53625,61750,54375"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 9182,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "60250,53625,61000,54375"
)
tg (CPTG
uid 9183,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9184,0
va (VaSet
font "Verdana,8,0"
)
xt "62000,53400,64100,54400"
st "CLK"
blo "62000,54200"
)
)
thePort (LogicalPort
decl (Decl
n "CLK"
t "std_uLogic"
o 1
)
)
)
*55 (CptPort
uid 9186,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9187,0
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "63625,56000,64375,56750"
)
tg (CPTG
uid 9188,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9189,0
va (VaSet
font "Verdana,8,0"
)
xt "62600,54600,64700,55600"
st "CLR"
blo "62600,55400"
)
)
thePort (LogicalPort
decl (Decl
n "CLR"
t "std_uLogic"
o 2
)
)
)
*56 (CptPort
uid 9190,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9191,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "67000,49625,67750,50375"
)
tg (CPTG
uid 9192,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 9193,0
va (VaSet
font "Verdana,8,0"
)
xt "64900,49300,66000,50300"
st "Q"
ju 2
blo "66000,50100"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Q"
t "std_uLogic"
o 4
)
)
)
]
shape (Rectangle
uid 9168,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "61000,48000,67000,56000"
)
showPorts 0
oxt "-850,0,8850,10000"
ttg (MlTextGroup
uid 9169,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*57 (Text
uid 9170,0
va (VaSet
)
xt "64600,55700,71200,56900"
st "sequential"
blo "64600,56700"
tm "BdLibraryNameMgr"
)
*58 (Text
uid 9171,0
va (VaSet
)
xt "64600,56900,67300,58100"
st "DFF"
blo "64600,57900"
tm "CptNameMgr"
)
*59 (Text
uid 9172,0
va (VaSet
)
xt "64600,58100,67200,59300"
st "I23"
blo "64600,59100"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 9173,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 9174,0
text (MLText
uid 9175,0
va (VaSet
isHidden 1
)
xt "68000,55400,81400,56600"
st "delay = 1 ns    ( time ) "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
)
viewicon (ZoomableIcon
uid 9176,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "61250,54250,62750,55750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*60 (SaComponent
uid 9216,0
optionalChildren [
*61 (CptPort
uid 9226,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9227,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "60250,13625,61000,14375"
)
tg (CPTG
uid 9228,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9229,0
va (VaSet
font "Verdana,8,0"
)
xt "62000,13300,63100,14300"
st "D"
blo "62000,14100"
)
)
thePort (LogicalPort
decl (Decl
n "D"
t "std_uLogic"
o 3
)
)
)
*62 (CptPort
uid 9230,0
optionalChildren [
*63 (FFT
pts [
"61750,18000"
"61000,18375"
"61000,17625"
]
uid 9234,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "61000,17625,61750,18375"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 9231,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "60250,17625,61000,18375"
)
tg (CPTG
uid 9232,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9233,0
va (VaSet
font "Verdana,8,0"
)
xt "62000,17400,64100,18400"
st "CLK"
blo "62000,18200"
)
)
thePort (LogicalPort
decl (Decl
n "CLK"
t "std_uLogic"
o 1
)
)
)
*64 (CptPort
uid 9235,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9236,0
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "63625,20000,64375,20750"
)
tg (CPTG
uid 9237,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9238,0
va (VaSet
font "Verdana,8,0"
)
xt "62600,18600,64700,19600"
st "CLR"
blo "62600,19400"
)
)
thePort (LogicalPort
decl (Decl
n "CLR"
t "std_uLogic"
o 2
)
)
)
*65 (CptPort
uid 9239,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9240,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "67000,13625,67750,14375"
)
tg (CPTG
uid 9241,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 9242,0
va (VaSet
font "Verdana,8,0"
)
xt "64900,13300,66000,14300"
st "Q"
ju 2
blo "66000,14100"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Q"
t "std_uLogic"
o 4
)
)
)
]
shape (Rectangle
uid 9217,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "61000,12000,67000,20000"
)
showPorts 0
oxt "-850,0,8850,10000"
ttg (MlTextGroup
uid 9218,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*66 (Text
uid 9219,0
va (VaSet
)
xt "64600,19700,71200,20900"
st "sequential"
blo "64600,20700"
tm "BdLibraryNameMgr"
)
*67 (Text
uid 9220,0
va (VaSet
)
xt "64600,20900,67300,22100"
st "DFF"
blo "64600,21900"
tm "CptNameMgr"
)
*68 (Text
uid 9221,0
va (VaSet
)
xt "64600,22100,67200,23300"
st "I24"
blo "64600,23100"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 9222,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 9223,0
text (MLText
uid 9224,0
va (VaSet
isHidden 1
)
xt "68000,19400,81400,20600"
st "delay = 1 ns    ( time ) "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
)
viewicon (ZoomableIcon
uid 9225,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "61250,18250,62750,19750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*69 (HdlText
uid 10688,0
optionalChildren [
*70 (EmbeddedText
uid 10693,0
commentText (CommentText
uid 10694,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 10695,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
)
xt "117000,35000,133000,47000"
)
oxt "0,0,18000,5000"
text (MLText
uid 10696,0
va (VaSet
font "Verdana,8,0"
)
xt "117200,35200,131000,42200"
st "
sCl <= sClOut;
sDa <= '0' when sDaOut = '0'
  else 'Z';

sClIn <= sClOut;
sDaIn <= sDa;


"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 12000
visibleWidth 16000
)
)
)
]
shape (Rectangle
uid 10689,0
va (VaSet
vasetType 1
fg "65535,65535,32768"
)
xt "117000,34000,133000,48000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 10690,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*71 (Text
uid 10691,0
va (VaSet
font "Verdana,8,0"
)
xt "117400,48000,119400,49000"
st "eb3"
blo "117400,48800"
tm "HdlTextNameMgr"
)
*72 (Text
uid 10692,0
va (VaSet
font "Verdana,8,0"
)
xt "117400,49000,118400,50000"
st "3"
blo "117400,49800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
uid 10908,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "117250,46250,118750,47750"
iconName "TextFile.png"
iconMaskName "TextFile.msk"
ftype 21
)
viewiconposition 0
)
*73 (Net
uid 10745,0
decl (Decl
n "sDaIn"
t "std_ulogic"
o 19
suid 148,0
)
declText (MLText
uid 10746,0
va (VaSet
)
xt "2000,53800,21800,55000"
st "SIGNAL sDaIn              : std_ulogic
"
)
)
*74 (Net
uid 10747,0
decl (Decl
n "sClIn"
t "std_ulogic"
o 16
suid 149,0
)
declText (MLText
uid 10748,0
va (VaSet
)
xt "2000,50200,21500,51400"
st "SIGNAL sClIn              : std_ulogic
"
)
)
*75 (Net
uid 10749,0
decl (Decl
n "sCl"
t "std_logic"
o 3
suid 150,0
)
declText (MLText
uid 10750,0
va (VaSet
)
xt "2000,12200,15900,13400"
st "sCl                : std_logic
"
)
)
*76 (Net
uid 10751,0
decl (Decl
n "sClOut"
t "std_ulogic"
o 18
suid 151,0
)
declText (MLText
uid 10752,0
va (VaSet
)
xt "2000,52600,22000,53800"
st "SIGNAL sClOut             : std_ulogic
"
)
)
*77 (Net
uid 10753,0
decl (Decl
n "sDa"
t "std_logic"
o 6
suid 152,0
)
declText (MLText
uid 10754,0
va (VaSet
)
xt "2000,15800,16200,17000"
st "sDa                : std_logic
"
)
)
*78 (Net
uid 10755,0
decl (Decl
n "sDaOut"
t "std_ulogic"
o 21
suid 153,0
)
declText (MLText
uid 10756,0
va (VaSet
)
xt "2000,56200,22300,57400"
st "SIGNAL sDaOut             : std_ulogic
"
)
)
*79 (PortIoInOut
uid 10763,0
shape (CompositeShape
uid 10764,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 10765,0
sl 0
xt "141750,39625,143250,40375"
)
(Line
uid 10766,0
sl 0
xt "141250,40000,141750,40000"
pts [
"141250,40000"
"141750,40000"
]
)
]
)
stc 0
tg (WTG
uid 10767,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10768,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "144000,39300,147200,40700"
st "sDa"
blo "144000,40500"
tm "WireNameMgr"
)
)
)
*80 (HdlText
uid 12046,0
optionalChildren [
*81 (EmbeddedText
uid 12052,0
commentText (CommentText
uid 12053,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 12054,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
)
xt "109000,17000,125000,25000"
)
oxt "0,0,18000,5000"
text (MLText
uid 12055,0
va (VaSet
font "Verdana,8,0"
)
xt "109200,17200,125100,25200"
st "
I_O( 1) <= Q(1);        -- send I2C
I_O( 2) <= Q(2);        -- send RS232
I_O( 3) <= testOut(3);
I_O( 4) <= 'Z';         -- BT VReg_en
I_O( 5) <= 'Z';         -- BT reset
I_O( 6) <= 'Z';         -- BT RxD
I_O( 7) <= 'Z';         -- BT TxD
I_O( 8) <= testOut(8);
I_O( 9) <= 'Z';         -- UART TxD
I_O(10) <= 'Z';         -- UART RxD
I_O(11) <= 'Z';         -- UART RTS
I_O(12) <= '0';         -- UART CTS
I_O(13) <= 'Z';         -- BT PIO7
I_O(14) <= 'Z';         -- BT PIO6
I_O(15) <= 'Z';         -- BT PIO5
I_O(16) <= 'Z';         -- BT PIO4
I_O(17) <= 'Z';         -- BT PIO3
I_O(18) <= 'Z';         -- BT PIO2
I_O(19) <= 'Z';         -- BT PIO1
I_O(20) <= 'Z';         -- BT PIO0, BT connected

div2: for index in Q'range generate
begin
  process(reset_synch, clock)
  begin
    if reset_synch = '1' then
      Q(index) <= '0';
    elsif rising_edge(clock) then
        if testOut(index) = '1' then
          Q(index) <= not Q(index);
        end if;
    end if;
  end process;
end generate div2;





























"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 8000
visibleWidth 16000
)
)
)
]
shape (Rectangle
uid 12047,0
va (VaSet
vasetType 1
fg "65535,65535,32768"
)
xt "109000,16000,125000,26000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 12048,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*82 (Text
uid 12049,0
va (VaSet
font "Verdana,8,0"
)
xt "109000,26000,111000,27000"
st "eb4"
blo "109000,26800"
tm "HdlTextNameMgr"
)
*83 (Text
uid 12050,0
va (VaSet
font "Verdana,8,0"
)
xt "109000,27000,110000,28000"
st "4"
blo "109000,27800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
uid 12051,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "109250,24250,110750,25750"
iconName "TextFile.png"
iconMaskName "TextFile.msk"
ftype 21
)
viewiconposition 0
)
*84 (Net
uid 12649,0
decl (Decl
n "I_O"
t "std_logic_vector"
b "(1 TO ioBitNb)"
o 4
suid 170,0
)
declText (MLText
uid 12650,0
va (VaSet
)
xt "2000,13400,28100,14600"
st "I_O                : std_logic_vector(1 TO ioBitNb)
"
)
)
*85 (SaComponent
uid 12710,0
optionalChildren [
*86 (CptPort
uid 12720,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12721,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "50250,85625,51000,86375"
)
tg (CPTG
uid 12722,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12723,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "51000,85500,52700,86500"
st "in1"
blo "51000,86300"
)
s (Text
uid 12724,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "51000,86500,51000,86500"
blo "51000,86500"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*87 (CptPort
uid 12725,0
optionalChildren [
*88 (Circle
uid 12730,0
va (VaSet
fg "0,65535,0"
)
xt "56000,85625,56750,86375"
radius 375
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 12726,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "56750,85625,57500,86375"
)
tg (CPTG
uid 12727,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12728,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "53450,85500,55750,86500"
st "out1"
ju 2
blo "55750,86300"
)
s (Text
uid 12729,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "55750,86500,55750,86500"
ju 2
blo "55750,86500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
)
)
)
]
shape (Buf
uid 12711,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "51000,83000,56000,89000"
)
showPorts 0
oxt "-850,0,8850,10000"
ttg (MlTextGroup
uid 12712,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*89 (Text
uid 12713,0
va (VaSet
isHidden 1
)
xt "52910,86700,56410,87900"
st "gates"
blo "52910,87700"
tm "BdLibraryNameMgr"
)
*90 (Text
uid 12714,0
va (VaSet
isHidden 1
)
xt "52910,87700,57510,88900"
st "inverter"
blo "52910,88700"
tm "CptNameMgr"
)
*91 (Text
uid 12715,0
va (VaSet
)
xt "52910,87900,55510,89100"
st "I27"
blo "52910,88900"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 12716,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 12717,0
text (MLText
uid 12718,0
va (VaSet
isHidden 1
)
xt "51000,89400,64400,90600"
st "delay = 1 ns    ( time ) "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
)
viewicon (ZoomableIcon
uid 12719,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "51250,87250,52750,88750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*92 (Net
uid 12737,0
decl (Decl
n "reset_n"
t "std_uLogic"
o 2
suid 172,0
)
declText (MLText
uid 12738,0
va (VaSet
)
xt "2000,11000,17700,12200"
st "reset_n            : std_uLogic
"
)
)
*93 (PortIoInOut
uid 12799,0
shape (CompositeShape
uid 12800,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 12801,0
sl 0
xt "133500,19625,135000,20375"
)
(Line
uid 12802,0
sl 0
xt "133000,20000,133500,20000"
pts [
"133000,20000"
"133500,20000"
]
)
]
)
stc 0
tg (WTG
uid 12803,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12804,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "136000,19300,139100,20700"
st "I_O"
blo "136000,20500"
tm "WireNameMgr"
)
)
)
*94 (Net
uid 13145,0
decl (Decl
n "Q"
t "std_uLogic_vector"
b "(1 TO 2)"
o 7
suid 175,0
)
declText (MLText
uid 13146,0
va (VaSet
)
xt "2000,38200,30000,39400"
st "SIGNAL Q                  : std_uLogic_vector(1 TO 2)
"
)
)
*95 (Net
uid 13512,0
decl (Decl
n "testOut"
t "std_ulogic_vector"
b "(1 to testOutBitNb)"
o 24
suid 176,0
)
declText (MLText
uid 13513,0
va (VaSet
)
xt "2000,57400,36300,58600"
st "SIGNAL testOut            : std_ulogic_vector(1 to testOutBitNb)
"
)
)
*96 (PortIoOut
uid 13742,0
shape (CompositeShape
uid 13743,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 13744,0
sl 0
ro 270
xt "141750,37625,143250,38375"
)
(Line
uid 13745,0
sl 0
ro 270
xt "141250,38000,141750,38000"
pts [
"141250,38000"
"141750,38000"
]
)
]
)
stc 0
tg (WTG
uid 13746,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13747,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "144000,37300,146700,38700"
st "sCl"
blo "144000,38500"
tm "WireNameMgr"
)
)
)
*97 (SaComponent
uid 14471,0
optionalChildren [
*98 (CptPort
uid 14481,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14482,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "111000,43625,111750,44375"
)
tg (CPTG
uid 14483,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 14484,0
va (VaSet
font "Verdana,8,0"
)
xt "108900,43300,110000,44300"
st "D"
ju 2
blo "110000,44100"
)
)
thePort (LogicalPort
decl (Decl
n "D"
t "std_uLogic"
o 3
)
)
)
*99 (CptPort
uid 14485,0
optionalChildren [
*100 (FFT
pts [
"110250,48000"
"111000,47625"
"111000,48375"
]
uid 14489,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "110250,47625,111000,48375"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 14486,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "111000,47625,111750,48375"
)
tg (CPTG
uid 14487,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 14488,0
va (VaSet
font "Verdana,8,0"
)
xt "107900,47400,110000,48400"
st "CLK"
ju 2
blo "110000,48200"
)
)
thePort (LogicalPort
decl (Decl
n "CLK"
t "std_uLogic"
o 1
)
)
)
*101 (CptPort
uid 14490,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14491,0
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "107625,50000,108375,50750"
)
tg (CPTG
uid 14492,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14493,0
va (VaSet
font "Verdana,8,0"
)
xt "106600,48600,108700,49600"
st "CLR"
blo "106600,49400"
)
)
thePort (LogicalPort
decl (Decl
n "CLR"
t "std_uLogic"
o 2
)
)
)
*102 (CptPort
uid 14494,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14495,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "104250,43625,105000,44375"
)
tg (CPTG
uid 14496,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14497,0
va (VaSet
font "Verdana,8,0"
)
xt "106000,43300,107100,44300"
st "Q"
blo "106000,44100"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Q"
t "std_uLogic"
o 4
)
)
)
]
shape (Rectangle
uid 14472,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "105000,42000,111000,50000"
)
showPorts 0
oxt "-850,0,8850,10000"
ttg (MlTextGroup
uid 14473,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*103 (Text
uid 14474,0
va (VaSet
)
xt "103600,49700,110200,50900"
st "sequential"
blo "103600,50700"
tm "BdLibraryNameMgr"
)
*104 (Text
uid 14475,0
va (VaSet
)
xt "103600,50900,106300,52100"
st "DFF"
blo "103600,51900"
tm "CptNameMgr"
)
*105 (Text
uid 14476,0
va (VaSet
)
xt "103600,52100,106200,53300"
st "I20"
blo "103600,53100"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 14477,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 14478,0
text (MLText
uid 14479,0
va (VaSet
isHidden 1
)
xt "112000,49400,125400,50600"
st "delay = 1 ns    ( time ) "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
)
viewicon (ZoomableIcon
uid 14480,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "105250,48250,106750,49750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*106 (SaComponent
uid 14510,0
optionalChildren [
*107 (CptPort
uid 14520,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14521,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "111000,56625,111750,57375"
)
tg (CPTG
uid 14522,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 14523,0
va (VaSet
font "Verdana,8,0"
)
xt "108900,56300,110000,57300"
st "D"
ju 2
blo "110000,57100"
)
)
thePort (LogicalPort
decl (Decl
n "D"
t "std_uLogic"
o 3
)
)
)
*108 (CptPort
uid 14524,0
optionalChildren [
*109 (FFT
pts [
"110250,61000"
"111000,60625"
"111000,61375"
]
uid 14528,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "110250,60625,111000,61375"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 14525,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "111000,60625,111750,61375"
)
tg (CPTG
uid 14526,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 14527,0
va (VaSet
font "Verdana,8,0"
)
xt "107900,60400,110000,61400"
st "CLK"
ju 2
blo "110000,61200"
)
)
thePort (LogicalPort
decl (Decl
n "CLK"
t "std_uLogic"
o 1
)
)
)
*110 (CptPort
uid 14529,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14530,0
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "107625,63000,108375,63750"
)
tg (CPTG
uid 14531,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14532,0
va (VaSet
font "Verdana,8,0"
)
xt "106600,61600,108700,62600"
st "CLR"
blo "106600,62400"
)
)
thePort (LogicalPort
decl (Decl
n "CLR"
t "std_uLogic"
o 2
)
)
)
*111 (CptPort
uid 14533,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14534,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "104250,56625,105000,57375"
)
tg (CPTG
uid 14535,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14536,0
va (VaSet
font "Verdana,8,0"
)
xt "106000,56300,107100,57300"
st "Q"
blo "106000,57100"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Q"
t "std_uLogic"
o 4
)
)
)
]
shape (Rectangle
uid 14511,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "105000,55000,111000,63000"
)
showPorts 0
oxt "-850,0,8850,10000"
ttg (MlTextGroup
uid 14512,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*112 (Text
uid 14513,0
va (VaSet
)
xt "103600,62700,110200,63900"
st "sequential"
blo "103600,63700"
tm "BdLibraryNameMgr"
)
*113 (Text
uid 14514,0
va (VaSet
)
xt "103600,63900,106300,65100"
st "DFF"
blo "103600,64900"
tm "CptNameMgr"
)
*114 (Text
uid 14515,0
va (VaSet
)
xt "103600,65100,106200,66300"
st "I22"
blo "103600,66100"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 14516,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 14517,0
text (MLText
uid 14518,0
va (VaSet
isHidden 1
)
xt "112000,62400,125400,63600"
st "delay = 1 ns    ( time ) "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
)
viewicon (ZoomableIcon
uid 14519,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "105250,61250,106750,62750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*115 (PortIoInOut
uid 15274,0
shape (CompositeShape
uid 15275,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 15276,0
sl 0
xt "133500,7625,135000,8375"
)
(Line
uid 15277,0
sl 0
xt "133000,8000,133500,8000"
pts [
"133000,8000"
"133500,8000"
]
)
]
)
stc 0
tg (WTG
uid 15278,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 15279,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "136000,7300,140600,8700"
st "jtagIo"
blo "136000,8500"
tm "WireNameMgr"
)
)
)
*116 (SaComponent
uid 15601,0
optionalChildren [
*117 (CptPort
uid 15611,0
ps "OnEdgeStrategy"
shape (Triangle
uid 15612,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "55000,25625,55750,26375"
)
tg (CPTG
uid 15613,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 15614,0
va (VaSet
isHidden 1
)
xt "214750,25700,217050,26900"
st "in1"
ju 2
blo "217050,26700"
)
s (Text
uid 15615,0
va (VaSet
isHidden 1
)
xt "217050,26900,217050,26900"
ju 2
blo "217050,26900"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*118 (CptPort
uid 15616,0
ps "OnEdgeStrategy"
shape (Triangle
uid 15617,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "49250,25625,50000,26375"
)
tg (CPTG
uid 15618,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 15619,0
va (VaSet
isHidden 1
)
xt "205250,25700,208250,26900"
st "out1"
blo "205250,26700"
)
s (Text
uid 15620,0
va (VaSet
isHidden 1
)
xt "205250,26900,205250,26900"
blo "205250,26900"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
)
)
)
]
shape (Buf
uid 15602,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "50000,23000,55000,29000"
)
showPorts 0
oxt "32000,15000,37000,21000"
ttg (MlTextGroup
uid 15603,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*119 (Text
uid 15604,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "50910,28700,53310,29700"
st "gates"
blo "50910,29500"
tm "BdLibraryNameMgr"
)
*120 (Text
uid 15605,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "50910,29700,56410,30700"
st "bufferUlogic"
blo "50910,30500"
tm "CptNameMgr"
)
*121 (Text
uid 15606,0
va (VaSet
font "Arial,8,1"
)
xt "50910,29700,51910,30700"
st "I5"
blo "50910,30500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 15607,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 15608,0
text (MLText
uid 15609,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "50000,31600,67000,32400"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
viewicon (ZoomableIcon
uid 15610,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "50250,27250,51750,28750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*122 (Net
uid 15621,0
decl (Decl
n "bt_RxD"
t "std_uLogic"
o 25
suid 181,0
)
declText (MLText
uid 15622,0
va (VaSet
)
xt "2000,40600,22400,41800"
st "SIGNAL bt_RxD             : std_uLogic
"
)
)
*123 (SaComponent
uid 15629,0
optionalChildren [
*124 (CptPort
uid 15639,0
ps "OnEdgeStrategy"
shape (Triangle
uid 15640,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "55000,63625,55750,64375"
)
tg (CPTG
uid 15641,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 15642,0
va (VaSet
isHidden 1
)
xt "214750,63700,217050,64900"
st "in1"
ju 2
blo "217050,64700"
)
s (Text
uid 15643,0
va (VaSet
isHidden 1
)
xt "217050,64900,217050,64900"
ju 2
blo "217050,64900"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*125 (CptPort
uid 15644,0
ps "OnEdgeStrategy"
shape (Triangle
uid 15645,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "49250,63625,50000,64375"
)
tg (CPTG
uid 15646,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 15647,0
va (VaSet
isHidden 1
)
xt "205250,63700,208250,64900"
st "out1"
blo "205250,64700"
)
s (Text
uid 15648,0
va (VaSet
isHidden 1
)
xt "205250,64900,205250,64900"
blo "205250,64900"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
)
)
)
]
shape (Buf
uid 15630,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "50000,61000,55000,67000"
)
showPorts 0
oxt "32000,15000,37000,21000"
ttg (MlTextGroup
uid 15631,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*126 (Text
uid 15632,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "50910,68700,53310,69700"
st "gates"
blo "50910,69500"
tm "BdLibraryNameMgr"
)
*127 (Text
uid 15633,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "50910,69700,56410,70700"
st "bufferUlogic"
blo "50910,70500"
tm "CptNameMgr"
)
*128 (Text
uid 15634,0
va (VaSet
font "Arial,8,1"
)
xt "50910,69700,51910,70700"
st "I6"
blo "50910,70500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 15635,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 15636,0
text (MLText
uid 15637,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "50000,69600,67000,70400"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
viewicon (ZoomableIcon
uid 15638,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "50250,65250,51750,66750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*129 (Net
uid 16533,0
decl (Decl
n "bt_Reset"
t "std_uLogic"
o 9
suid 185,0
)
declText (MLText
uid 16534,0
va (VaSet
)
xt "2000,39400,22600,40600"
st "SIGNAL bt_Reset           : std_uLogic
"
)
)
*130 (Net
uid 16535,0
decl (Decl
n "bt_TxD_synch"
t "std_uLogic"
o 10
suid 186,0
)
declText (MLText
uid 16536,0
va (VaSet
)
xt "2000,41800,24200,43000"
st "SIGNAL bt_TxD_synch       : std_uLogic
"
)
)
*131 (Net
uid 16539,0
decl (Decl
n "reset_synch"
t "std_ulogic"
o 14
suid 188,0
)
declText (MLText
uid 16540,0
va (VaSet
)
xt "2000,49000,23100,50200"
st "SIGNAL reset_synch        : std_ulogic
"
)
)
*132 (Net
uid 16541,0
decl (Decl
n "sClIn_synch"
t "std_uLogic"
o 17
suid 189,0
)
declText (MLText
uid 16542,0
va (VaSet
)
xt "2000,51400,23600,52600"
st "SIGNAL sClIn_synch        : std_uLogic
"
)
)
*133 (Net
uid 16543,0
decl (Decl
n "sDaIn_synch"
t "std_uLogic"
o 20
suid 190,0
)
declText (MLText
uid 16544,0
va (VaSet
)
xt "2000,55000,23900,56200"
st "SIGNAL sDaIn_synch        : std_uLogic
"
)
)
*134 (Net
uid 16611,0
decl (Decl
n "uart_TxD_synch"
t "std_uLogic"
o 11
suid 191,0
)
declText (MLText
uid 16612,0
va (VaSet
)
xt "2000,59800,24600,61000"
st "SIGNAL uart_TxD_synch     : std_uLogic
"
)
)
*135 (Net
uid 16613,0
decl (Decl
n "uart_RxD"
t "std_uLogic"
o 26
suid 192,0
)
declText (MLText
uid 16614,0
va (VaSet
)
xt "2000,58600,22800,59800"
st "SIGNAL uart_RxD           : std_uLogic
"
)
)
*136 (SaComponent
uid 16629,0
optionalChildren [
*137 (CptPort
uid 16639,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16640,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "55000,33625,55750,34375"
)
tg (CPTG
uid 16641,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 16642,0
va (VaSet
isHidden 1
)
xt "214750,33700,217050,34900"
st "in1"
ju 2
blo "217050,34700"
)
s (Text
uid 16643,0
va (VaSet
isHidden 1
)
xt "217050,34900,217050,34900"
ju 2
blo "217050,34900"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*138 (CptPort
uid 16644,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16645,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "49250,33625,50000,34375"
)
tg (CPTG
uid 16646,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16647,0
va (VaSet
isHidden 1
)
xt "205250,33700,208250,34900"
st "out1"
blo "205250,34700"
)
s (Text
uid 16648,0
va (VaSet
isHidden 1
)
xt "205250,34900,205250,34900"
blo "205250,34900"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
)
)
)
]
shape (Buf
uid 16630,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "50000,31000,55000,37000"
)
showPorts 0
oxt "32000,15000,37000,21000"
ttg (MlTextGroup
uid 16631,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*139 (Text
uid 16632,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "50910,36700,53310,37700"
st "gates"
blo "50910,37500"
tm "BdLibraryNameMgr"
)
*140 (Text
uid 16633,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "50910,37700,56410,38700"
st "bufferUlogic"
blo "50910,38500"
tm "CptNameMgr"
)
*141 (Text
uid 16634,0
va (VaSet
font "Arial,8,1"
)
xt "50910,37700,51910,38700"
st "I7"
blo "50910,38500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 16635,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 16636,0
text (MLText
uid 16637,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "50000,39600,67000,40400"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
viewicon (ZoomableIcon
uid 16638,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "50250,35250,51750,36750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*142 (Net
uid 16661,0
decl (Decl
n "bt_VRegEn"
t "std_uLogic"
o 24
suid 194,0
)
declText (MLText
uid 16662,0
va (VaSet
)
xt "2000,43000,23400,44200"
st "SIGNAL bt_VRegEn          : std_uLogic
"
)
)
*143 (SaComponent
uid 16663,0
optionalChildren [
*144 (CptPort
uid 16673,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16674,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "60250,37625,61000,38375"
)
tg (CPTG
uid 16675,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16676,0
va (VaSet
font "Verdana,8,0"
)
xt "62000,37300,63100,38300"
st "D"
blo "62000,38100"
)
)
thePort (LogicalPort
decl (Decl
n "D"
t "std_uLogic"
o 3
)
)
)
*145 (CptPort
uid 16677,0
optionalChildren [
*146 (FFT
pts [
"61750,42000"
"61000,42375"
"61000,41625"
]
uid 16681,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "61000,41625,61750,42375"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 16678,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "60250,41625,61000,42375"
)
tg (CPTG
uid 16679,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16680,0
va (VaSet
font "Verdana,8,0"
)
xt "62000,41400,64100,42400"
st "CLK"
blo "62000,42200"
)
)
thePort (LogicalPort
decl (Decl
n "CLK"
t "std_uLogic"
o 1
)
)
)
*147 (CptPort
uid 16682,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16683,0
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "63625,44000,64375,44750"
)
tg (CPTG
uid 16684,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16685,0
va (VaSet
font "Verdana,8,0"
)
xt "62600,42600,64700,43600"
st "CLR"
blo "62600,43400"
)
)
thePort (LogicalPort
decl (Decl
n "CLR"
t "std_uLogic"
o 2
)
)
)
*148 (CptPort
uid 16686,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16687,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "67000,37625,67750,38375"
)
tg (CPTG
uid 16688,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 16689,0
va (VaSet
font "Verdana,8,0"
)
xt "64900,37300,66000,38300"
st "Q"
ju 2
blo "66000,38100"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Q"
t "std_uLogic"
o 4
)
)
)
]
shape (Rectangle
uid 16664,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "61000,36000,67000,44000"
)
showPorts 0
oxt "-850,0,8850,10000"
ttg (MlTextGroup
uid 16665,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*149 (Text
uid 16666,0
va (VaSet
)
xt "64600,43700,71200,44900"
st "sequential"
blo "64600,44700"
tm "BdLibraryNameMgr"
)
*150 (Text
uid 16667,0
va (VaSet
)
xt "64600,44900,67300,46100"
st "DFF"
blo "64600,45900"
tm "CptNameMgr"
)
*151 (Text
uid 16668,0
va (VaSet
)
xt "64600,46100,67200,47300"
st "I25"
blo "64600,47100"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 16669,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 16670,0
text (MLText
uid 16671,0
va (VaSet
isHidden 1
)
xt "68000,43400,81400,44600"
st "delay = 1 ns    ( time ) "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
)
viewicon (ZoomableIcon
uid 16672,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "61250,42250,62750,43750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*152 (Net
uid 16714,0
decl (Decl
n "bt_connected_synch"
t "std_uLogic"
o 25
suid 196,0
)
declText (MLText
uid 16715,0
va (VaSet
)
xt "2000,44200,25500,45400"
st "SIGNAL bt_connected_synch : std_uLogic
"
)
)
*153 (SaComponent
uid 17785,0
optionalChildren [
*154 (CptPort
uid 17729,0
ps "OnEdgeStrategy"
shape (Triangle
uid 17730,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "83250,45625,84000,46375"
)
tg (CPTG
uid 17731,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 17732,0
va (VaSet
)
xt "85000,45400,93200,46600"
st "bt_connected"
blo "85000,46400"
)
)
thePort (LogicalPort
decl (Decl
n "bt_connected"
t "std_uLogic"
o 2
suid 28,0
)
)
)
*155 (CptPort
uid 17733,0
ps "OnEdgeStrategy"
shape (Triangle
uid 17734,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "83250,57625,84000,58375"
)
tg (CPTG
uid 17735,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 17736,0
va (VaSet
)
xt "85000,57400,88300,58600"
st "reset"
blo "85000,58400"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 4
suid 2036,0
)
)
)
*156 (CptPort
uid 17737,0
ps "OnEdgeStrategy"
shape (Triangle
uid 17738,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "83250,55625,84000,56375"
)
tg (CPTG
uid 17739,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 17740,0
va (VaSet
)
xt "85000,55400,88400,56600"
st "clock"
blo "85000,56400"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 3
suid 2037,0
)
)
)
*157 (CptPort
uid 17741,0
ps "OnEdgeStrategy"
shape (Triangle
uid 17742,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "83250,49625,84000,50375"
)
tg (CPTG
uid 17743,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 17744,0
va (VaSet
)
xt "85000,49400,90400,50600"
st "uart_TxD"
blo "85000,50400"
)
)
thePort (LogicalPort
decl (Decl
n "uart_TxD"
t "std_uLogic"
o 7
suid 2039,0
)
)
)
*158 (CptPort
uid 17745,0
ps "OnEdgeStrategy"
shape (Triangle
uid 17746,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "83250,51625,84000,52375"
)
tg (CPTG
uid 17747,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 17748,0
va (VaSet
)
xt "85000,51400,90400,52600"
st "uart_RxD"
blo "85000,52400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "uart_RxD"
t "std_uLogic"
o 14
suid 2040,0
)
)
)
*159 (CptPort
uid 17749,0
ps "OnEdgeStrategy"
shape (Triangle
uid 17750,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "83250,37625,84000,38375"
)
tg (CPTG
uid 17751,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 17752,0
va (VaSet
)
xt "85000,37400,89400,38600"
st "bt_TxD"
blo "85000,38400"
)
)
thePort (LogicalPort
decl (Decl
n "bt_TxD"
t "std_uLogic"
o 1
suid 2041,0
)
)
)
*160 (CptPort
uid 17753,0
ps "OnEdgeStrategy"
shape (Triangle
uid 17754,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "83250,39625,84000,40375"
)
tg (CPTG
uid 17755,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 17756,0
va (VaSet
)
xt "85000,39400,89400,40600"
st "bt_RxD"
blo "85000,40400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "bt_RxD"
t "std_uLogic"
o 8
suid 2042,0
)
)
)
*161 (CptPort
uid 17757,0
ps "OnEdgeStrategy"
shape (Triangle
uid 17758,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "83250,41625,84000,42375"
)
tg (CPTG
uid 17759,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 17760,0
va (VaSet
)
xt "85000,41400,89900,42600"
st "bt_reset"
blo "85000,42400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "bt_reset"
t "std_uLogic"
o 10
suid 2045,0
)
)
)
*162 (CptPort
uid 17761,0
ps "OnEdgeStrategy"
shape (Triangle
uid 17762,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "100000,37625,100750,38375"
)
tg (CPTG
uid 17763,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 17764,0
va (VaSet
)
xt "94700,37400,99000,38600"
st "sClOut"
ju 2
blo "99000,38400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sClOut"
t "std_ulogic"
o 11
suid 2048,0
)
)
)
*163 (CptPort
uid 17765,0
ps "OnEdgeStrategy"
shape (Triangle
uid 17766,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "100000,39625,100750,40375"
)
tg (CPTG
uid 17767,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 17768,0
va (VaSet
)
xt "94400,39400,99000,40600"
st "sDaOut"
ju 2
blo "99000,40400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sDaOut"
t "std_ulogic"
o 12
suid 2049,0
)
)
)
*164 (CptPort
uid 17769,0
ps "OnEdgeStrategy"
shape (Triangle
uid 17770,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "100000,41625,100750,42375"
)
tg (CPTG
uid 17771,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 17772,0
va (VaSet
)
xt "95500,41400,99000,42600"
st "sClIn"
ju 2
blo "99000,42400"
)
)
thePort (LogicalPort
decl (Decl
n "sClIn"
t "std_ulogic"
o 5
suid 2050,0
)
)
)
*165 (CptPort
uid 17773,0
ps "OnEdgeStrategy"
shape (Triangle
uid 17774,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "100000,43625,100750,44375"
)
tg (CPTG
uid 17775,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 17776,0
va (VaSet
)
xt "95200,43400,99000,44600"
st "sDaIn"
ju 2
blo "99000,44400"
)
)
thePort (LogicalPort
decl (Decl
n "sDaIn"
t "std_ulogic"
o 6
suid 2051,0
)
)
)
*166 (CptPort
uid 17777,0
ps "OnEdgeStrategy"
shape (Triangle
uid 17778,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "91625,33250,92375,34000"
)
tg (CPTG
uid 17779,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 17780,0
va (VaSet
)
xt "90000,35000,94600,36200"
st "testOut"
blo "90000,36000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "testOut"
t "std_ulogic_vector"
b "(1 to testOutBitNb)"
o 13
suid 2056,0
)
)
)
*167 (CptPort
uid 17781,0
ps "OnEdgeStrategy"
shape (Triangle
uid 17782,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "83250,43625,84000,44375"
)
tg (CPTG
uid 17783,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 17784,0
va (VaSet
)
xt "85000,43400,91300,44600"
st "bt_VRegEn"
blo "85000,44400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "bt_VRegEn"
t "std_uLogic"
o 9
suid 2057,0
)
)
)
]
shape (Rectangle
uid 17786,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "84000,34000,100000,60000"
)
oxt "51000,14000,67000,40000"
ttg (MlTextGroup
uid 17787,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*168 (Text
uid 17788,0
va (VaSet
)
xt "84100,59700,90500,60900"
st "Controller"
blo "84100,60700"
tm "BdLibraryNameMgr"
)
*169 (Text
uid 17789,0
va (VaSet
)
xt "84100,60900,92300,62100"
st "busController"
blo "84100,61900"
tm "CptNameMgr"
)
*170 (Text
uid 17790,0
va (VaSet
)
xt "84100,62100,87600,63300"
st "I_ctrl"
blo "84100,63100"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 17791,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 17792,0
text (MLText
uid 17793,0
va (VaSet
font "Verdana,8,0"
)
xt "84000,64000,114400,80000"
st "clockFrequency        = clockFrequency           ( real     )  
rs232BitNb            = rs232BitNb               ( positive )  
rs232FifoDepth        = rs232FifoDepth           ( positive )  
rs232BaudRate         = rs232BaudRate            ( real     )  
i2cBitNb              = i2cBitNb                 ( positive )  
i2cFifoDepth          = i2cFifoDepth             ( positive )  
i2cBaudRate           = i2cBaudRate              ( real     )  
i2cUpdateRate         = i2cUpdateRate            ( real     )  
kartBaseAddress       = kartBaseAddress          ( positive )  
registerAddressBitNb  = registerAddressBitNb     ( natural  )  
registerDataBitNb     = registerDataBitNb        ( positive )  
sequenceAddressBitNb  = sequenceAddressBitNb     ( positive )  
sequenceCommandBitNb  = sequenceCommandBitNb     ( positive )  
sequenceArgumentBitNb = sequenceArgumentBitNb    ( positive )  
clockToHectoHzCount   = clockToHectoHzCount      ( positive )  
testOutBitNb          = testOutBitNb             ( positive )  
"
)
header ""
)
elements [
(GiElement
name "clockFrequency"
type "real"
value "clockFrequency"
)
(GiElement
name "rs232BitNb"
type "positive"
value "rs232BitNb"
)
(GiElement
name "rs232FifoDepth"
type "positive"
value "rs232FifoDepth"
)
(GiElement
name "rs232BaudRate"
type "real"
value "rs232BaudRate"
)
(GiElement
name "i2cBitNb"
type "positive"
value "i2cBitNb"
)
(GiElement
name "i2cFifoDepth"
type "positive"
value "i2cFifoDepth"
)
(GiElement
name "i2cBaudRate"
type "real"
value "i2cBaudRate"
)
(GiElement
name "i2cUpdateRate"
type "real"
value "i2cUpdateRate"
)
(GiElement
name "kartBaseAddress"
type "positive"
value "kartBaseAddress"
)
(GiElement
name "registerAddressBitNb"
type "natural"
value "registerAddressBitNb"
)
(GiElement
name "registerDataBitNb"
type "positive"
value "registerDataBitNb"
)
(GiElement
name "sequenceAddressBitNb"
type "positive"
value "sequenceAddressBitNb"
)
(GiElement
name "sequenceCommandBitNb"
type "positive"
value "sequenceCommandBitNb"
)
(GiElement
name "sequenceArgumentBitNb"
type "positive"
value "sequenceArgumentBitNb"
)
(GiElement
name "clockToHectoHzCount"
type "positive"
value "clockToHectoHzCount"
)
(GiElement
name "testOutBitNb"
type "positive"
value "testOutBitNb"
)
]
)
viewicon (ZoomableIcon
uid 17794,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "84250,58250,85750,59750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*171 (Wire
uid 844,0
shape (OrthoPolyLine
uid 845,0
va (VaSet
vasetType 3
)
xt "44000,56000,83250,70000"
pts [
"83250,56000"
"78000,56000"
"78000,70000"
"44000,70000"
]
)
start &156
end &1
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 846,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 847,0
va (VaSet
font "Verdana,12,0"
)
xt "44000,68600,47800,70000"
st "clock"
blo "44000,69800"
tm "WireNameMgr"
)
)
on &2
)
*172 (Wire
uid 1384,0
shape (OrthoPolyLine
uid 1385,0
va (VaSet
vasetType 3
)
xt "44000,26000,50000,26000"
pts [
"50000,26000"
"44000,26000"
]
)
start &118
ss 0
sat 32
eat 16
sl "(6)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1388,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1389,0
va (VaSet
font "Verdana,12,0"
)
xt "44000,24600,48900,26000"
st "I_O(6)"
blo "44000,25800"
tm "WireNameMgr"
)
)
on &84
)
*173 (Wire
uid 1398,0
shape (OrthoPolyLine
uid 1399,0
va (VaSet
vasetType 3
)
xt "44000,14000,61000,14000"
pts [
"44000,14000"
"61000,14000"
]
)
end &61
sat 16
eat 32
sl "(7)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1402,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1403,0
va (VaSet
font "Verdana,12,0"
)
xt "44000,12600,48900,14000"
st "I_O(7)"
blo "44000,13800"
tm "WireNameMgr"
)
)
on &84
)
*174 (Wire
uid 2385,0
shape (OrthoPolyLine
uid 2386,0
va (VaSet
vasetType 3
)
xt "44000,50000,61000,50000"
pts [
"61000,50000"
"44000,50000"
]
)
start &52
ss 0
sat 32
eat 16
sl "(9)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2389,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2390,0
va (VaSet
font "Verdana,12,0"
)
xt "44000,48600,48900,50000"
st "I_O(9)"
blo "44000,49800"
tm "WireNameMgr"
)
)
on &84
)
*175 (Wire
uid 2463,0
shape (OrthoPolyLine
uid 2464,0
va (VaSet
vasetType 3
)
xt "78750,58000,83250,78000"
pts [
"78750,78000"
"80000,78000"
"80000,58000"
"83250,58000"
]
)
start &38
end &155
ss 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2465,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2466,0
va (VaSet
font "Verdana,12,0"
)
xt "78000,56600,87300,58000"
st "reset_synch"
blo "78000,57800"
tm "WireNameMgr"
)
)
on &131
)
*176 (Wire
uid 6761,0
shape (OrthoPolyLine
uid 6762,0
va (VaSet
vasetType 3
)
xt "58000,78000,61000,78000"
pts [
"58000,78000"
"61000,78000"
]
)
start &23
end &28
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6763,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6764,0
ro 270
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "56600,74800,58000,80000"
st "logic_1"
blo "57800,80000"
tm "WireNameMgr"
)
)
on &43
)
*177 (Wire
uid 6766,0
shape (OrthoPolyLine
uid 6767,0
va (VaSet
vasetType 3
)
xt "58000,82000,61000,82000"
pts [
"61000,82000"
"58000,82000"
]
)
start &29
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6770,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6771,0
va (VaSet
font "Verdana,12,0"
)
xt "55000,80600,58800,82000"
st "clock"
blo "55000,81800"
tm "WireNameMgr"
)
)
on &2
)
*178 (Wire
uid 6772,0
shape (OrthoPolyLine
uid 6773,0
va (VaSet
vasetType 3
)
xt "67000,78000,73000,78000"
pts [
"67000,78000"
"73000,78000"
]
)
start &32
end &37
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6774,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6775,0
va (VaSet
font "Verdana,12,0"
)
xt "67000,76600,77200,78000"
st "resetSynch_n"
blo "67000,77800"
tm "WireNameMgr"
)
)
on &44
)
*179 (Wire
uid 6776,0
shape (OrthoPolyLine
uid 6777,0
va (VaSet
vasetType 3
)
xt "56750,84000,64000,86000"
pts [
"64000,84000"
"64000,86000"
"56750,86000"
]
)
start &31
end &87
ss 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6778,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6779,0
va (VaSet
font "Verdana,12,0"
)
xt "62000,84600,66100,86000"
st "reset"
blo "62000,85800"
tm "WireNameMgr"
)
)
on &45
)
*180 (Wire
uid 8778,0
shape (OrthoPolyLine
uid 8779,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "125000,8000,133000,8000"
pts [
"125000,8000"
"133000,8000"
]
)
start &46
end &115
sat 2
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 8782,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8783,0
va (VaSet
font "Verdana,12,0"
)
xt "129000,6600,133600,8000"
st "jtagIo"
blo "129000,7800"
tm "WireNameMgr"
)
)
on &50
)
*181 (Wire
uid 9194,0
shape (OrthoPolyLine
uid 9195,0
va (VaSet
vasetType 3
)
xt "56000,54000,61000,54000"
pts [
"61000,54000"
"56000,54000"
]
)
start &53
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 9198,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9199,0
va (VaSet
font "Verdana,12,0"
)
xt "56000,52600,59800,54000"
st "clock"
blo "56000,53800"
tm "WireNameMgr"
)
)
on &2
)
*182 (Wire
uid 9200,0
shape (OrthoPolyLine
uid 9201,0
va (VaSet
vasetType 3
)
xt "56000,56000,64000,58000"
pts [
"64000,56000"
"64000,58000"
"56000,58000"
]
)
start &55
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 9204,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9205,0
va (VaSet
font "Verdana,12,0"
)
xt "56000,56600,65300,58000"
st "reset_synch"
blo "56000,57800"
tm "WireNameMgr"
)
)
on &131
)
*183 (Wire
uid 9206,0
shape (OrthoPolyLine
uid 9207,0
va (VaSet
vasetType 3
)
xt "67000,50000,83250,50000"
pts [
"67000,50000"
"83250,50000"
]
)
start &56
end &157
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 9212,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9213,0
va (VaSet
font "Verdana,12,0"
)
xt "69000,48600,80700,50000"
st "uart_TxD_synch"
blo "69000,49800"
tm "WireNameMgr"
)
)
on &134
)
*184 (Wire
uid 9243,0
shape (OrthoPolyLine
uid 9244,0
va (VaSet
vasetType 3
)
xt "56000,20000,64000,22000"
pts [
"64000,20000"
"64000,22000"
"56000,22000"
]
)
start &64
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 9247,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9248,0
va (VaSet
font "Verdana,12,0"
)
xt "56000,20600,65300,22000"
st "reset_synch"
blo "56000,21800"
tm "WireNameMgr"
)
)
on &131
)
*185 (Wire
uid 9249,0
shape (OrthoPolyLine
uid 9250,0
va (VaSet
vasetType 3
)
xt "56000,18000,61000,18000"
pts [
"61000,18000"
"56000,18000"
]
)
start &62
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 9253,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9254,0
va (VaSet
font "Verdana,12,0"
)
xt "56000,16600,59800,18000"
st "clock"
blo "56000,17800"
tm "WireNameMgr"
)
)
on &2
)
*186 (Wire
uid 9255,0
shape (OrthoPolyLine
uid 9256,0
va (VaSet
vasetType 3
)
xt "67000,14000,83250,38000"
pts [
"67000,14000"
"80000,14000"
"80000,38000"
"83250,38000"
]
)
start &65
end &159
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 9261,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9262,0
va (VaSet
font "Verdana,12,0"
)
xt "69000,12600,79400,14000"
st "bt_TxD_synch"
blo "69000,13800"
tm "WireNameMgr"
)
)
on &130
)
*187 (Wire
uid 10035,0
shape (OrthoPolyLine
uid 10036,0
va (VaSet
vasetType 3
)
xt "61000,30000,83250,42000"
pts [
"83250,42000"
"76000,42000"
"76000,30000"
"61000,30000"
]
)
start &161
end &4
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 10039,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10040,0
va (VaSet
font "Verdana,12,0"
)
xt "62000,28600,68500,30000"
st "bt_Reset"
blo "62000,29800"
tm "WireNameMgr"
)
)
on &129
)
*188 (Wire
uid 10051,0
shape (OrthoPolyLine
uid 10052,0
va (VaSet
vasetType 3
)
xt "44000,64000,50000,64000"
pts [
"50000,64000"
"44000,64000"
]
)
start &125
sat 32
eat 16
sl "(10)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 10055,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10056,0
va (VaSet
font "Verdana,12,0"
)
xt "44000,62600,49700,64000"
st "I_O(10)"
blo "44000,63800"
tm "WireNameMgr"
)
)
on &84
)
*189 (Wire
uid 10697,0
shape (OrthoPolyLine
uid 10698,0
va (VaSet
vasetType 3
)
xt "100750,40000,117000,40000"
pts [
"100750,40000"
"117000,40000"
]
)
start &163
end &69
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 10703,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10704,0
va (VaSet
font "Verdana,12,0"
)
xt "111000,38600,116500,40000"
st "sDaOut"
blo "111000,39800"
tm "WireNameMgr"
)
)
on &78
)
*190 (Wire
uid 10705,0
shape (OrthoPolyLine
uid 10706,0
va (VaSet
vasetType 3
)
xt "100750,38000,117000,38000"
pts [
"100750,38000"
"117000,38000"
]
)
start &162
end &69
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 10711,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10712,0
va (VaSet
font "Verdana,12,0"
)
xt "111000,36600,116000,38000"
st "sClOut"
blo "111000,37800"
tm "WireNameMgr"
)
)
on &76
)
*191 (Wire
uid 10713,0
shape (OrthoPolyLine
uid 10714,0
va (VaSet
vasetType 3
)
xt "111000,44000,117000,57000"
pts [
"111000,57000"
"115000,57000"
"115000,44000"
"117000,44000"
]
)
start &107
end &69
sat 32
eat 2
stc 0
st 0
sf 1
si 0
tg (WTG
uid 10719,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10720,0
va (VaSet
font "Verdana,12,0"
)
xt "112000,55600,116500,57000"
st "sDaIn"
blo "112000,56800"
tm "WireNameMgr"
)
)
on &73
)
*192 (Wire
uid 10721,0
shape (OrthoPolyLine
uid 10722,0
va (VaSet
vasetType 3
)
xt "133000,38000,141250,38000"
pts [
"133000,38000"
"141250,38000"
]
)
start &69
end &96
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 10727,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10728,0
va (VaSet
font "Verdana,12,0"
)
xt "139000,36600,141700,38000"
st "sCl"
blo "139000,37800"
tm "WireNameMgr"
)
)
on &75
)
*193 (Wire
uid 10729,0
shape (OrthoPolyLine
uid 10730,0
va (VaSet
vasetType 3
)
xt "111000,42000,117000,44000"
pts [
"111000,44000"
"113000,44000"
"113000,42000"
"117000,42000"
]
)
start &98
end &69
sat 32
eat 2
stc 0
st 0
sf 1
si 0
tg (WTG
uid 10735,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10736,0
va (VaSet
font "Verdana,12,0"
)
xt "112000,40600,116000,42000"
st "sClIn"
blo "112000,41800"
tm "WireNameMgr"
)
)
on &74
)
*194 (Wire
uid 10737,0
shape (OrthoPolyLine
uid 10738,0
va (VaSet
vasetType 3
)
xt "133000,40000,141250,40000"
pts [
"133000,40000"
"141250,40000"
]
)
start &69
end &79
sat 4
eat 32
st 0
sf 1
si 0
tg (WTG
uid 10743,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10744,0
va (VaSet
font "Verdana,12,0"
)
xt "139000,38600,142200,40000"
st "sDa"
blo "139000,39800"
tm "WireNameMgr"
)
)
on &77
)
*195 (Wire
uid 12094,0
shape (OrthoPolyLine
uid 12095,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "125000,20000,133000,20000"
pts [
"133000,20000"
"125000,20000"
]
)
start &93
end &80
sat 32
eat 2
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12098,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12099,0
va (VaSet
font "Verdana,12,0"
)
xt "130000,18600,133100,20000"
st "I_O"
blo "130000,19800"
tm "WireNameMgr"
)
)
on &84
)
*196 (Wire
uid 12733,0
shape (OrthoPolyLine
uid 12734,0
va (VaSet
vasetType 3
)
xt "44000,86000,51000,86000"
pts [
"51000,86000"
"44000,86000"
]
)
start &86
end &21
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 12735,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12736,0
va (VaSet
font "Verdana,12,0"
)
xt "44000,84600,49700,86000"
st "reset_n"
blo "44000,85800"
tm "WireNameMgr"
)
s (Text
uid 12798,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "44000,86000,44000,86000"
blo "44000,86000"
tm "SignalTypeMgr"
)
)
on &92
)
*197 (Wire
uid 13137,0
shape (OrthoPolyLine
uid 13138,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "105000,20000,109000,20000"
pts [
"105000,20000"
"109000,20000"
]
)
end &80
sat 16
eat 4
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13143,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13144,0
va (VaSet
font "Verdana,12,0"
)
xt "105000,18600,106800,20000"
st "Q"
blo "105000,19800"
tm "WireNameMgr"
)
)
on &94
)
*198 (Wire
uid 13514,0
shape (OrthoPolyLine
uid 13515,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "92000,22000,109000,33250"
pts [
"92000,33250"
"92000,22000"
"109000,22000"
]
)
start &166
end &80
sat 32
eat 1
sty 1
stc 0
sf 1
si 0
tg (WTG
uid 13518,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13519,0
va (VaSet
font "Verdana,12,0"
)
xt "103000,20600,108600,22000"
st "testOut"
blo "103000,21800"
tm "WireNameMgr"
)
)
on &95
)
*199 (Wire
uid 14498,0
shape (OrthoPolyLine
uid 14499,0
va (VaSet
vasetType 3
)
xt "108000,50000,114000,53000"
pts [
"108000,50000"
"108000,53000"
"114000,53000"
]
)
start &101
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 14502,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14503,0
va (VaSet
font "Verdana,12,0"
)
xt "109000,51600,118300,53000"
st "reset_synch"
blo "109000,52800"
tm "WireNameMgr"
)
)
on &131
)
*200 (Wire
uid 14504,0
shape (OrthoPolyLine
uid 14505,0
va (VaSet
vasetType 3
)
xt "111000,48000,114000,48000"
pts [
"111000,48000"
"114000,48000"
]
)
start &99
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 14508,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14509,0
va (VaSet
font "Verdana,12,0"
)
xt "112000,46600,115800,48000"
st "clock"
blo "112000,47800"
tm "WireNameMgr"
)
)
on &2
)
*201 (Wire
uid 14537,0
shape (OrthoPolyLine
uid 14538,0
va (VaSet
vasetType 3
)
xt "111000,61000,114000,61000"
pts [
"111000,61000"
"114000,61000"
]
)
start &108
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 14541,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14542,0
va (VaSet
font "Verdana,12,0"
)
xt "112000,59600,115800,61000"
st "clock"
blo "112000,60800"
tm "WireNameMgr"
)
)
on &2
)
*202 (Wire
uid 14543,0
shape (OrthoPolyLine
uid 14544,0
va (VaSet
vasetType 3
)
xt "108000,63000,115000,66000"
pts [
"108000,63000"
"108000,66000"
"115000,66000"
]
)
start &110
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 14547,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14548,0
va (VaSet
font "Verdana,12,0"
)
xt "110000,64600,119300,66000"
st "reset_synch"
blo "110000,65800"
tm "WireNameMgr"
)
)
on &131
)
*203 (Wire
uid 14551,0
shape (OrthoPolyLine
uid 14552,0
va (VaSet
vasetType 3
)
xt "100750,42000,105000,44000"
pts [
"105000,44000"
"104000,44000"
"104000,42000"
"100750,42000"
]
)
start &102
end &164
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 14553,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14554,0
va (VaSet
font "Verdana,12,0"
)
xt "101000,40600,110200,42000"
st "sClIn_synch"
blo "101000,41800"
tm "WireNameMgr"
)
)
on &132
)
*204 (Wire
uid 14557,0
shape (OrthoPolyLine
uid 14558,0
va (VaSet
vasetType 3
)
xt "100750,44000,105000,57000"
pts [
"105000,57000"
"103000,57000"
"103000,44000"
"100750,44000"
]
)
start &111
end &165
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 14559,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14560,0
va (VaSet
font "Verdana,12,0"
)
xt "101000,42600,110700,44000"
st "sDaIn_synch"
blo "101000,43800"
tm "WireNameMgr"
)
)
on &133
)
*205 (Wire
uid 15623,0
shape (OrthoPolyLine
uid 15624,0
va (VaSet
vasetType 3
)
xt "55000,26000,83250,40000"
pts [
"83250,40000"
"78000,40000"
"78000,26000"
"55000,26000"
]
)
start &160
end &117
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 15625,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 15626,0
va (VaSet
font "Verdana,12,0"
)
xt "58000,24600,63300,26000"
st "bt_RxD"
blo "58000,25800"
tm "WireNameMgr"
)
)
on &122
)
*206 (Wire
uid 15651,0
shape (OrthoPolyLine
uid 15652,0
va (VaSet
vasetType 3
)
xt "55000,52000,83250,64000"
pts [
"83250,52000"
"72000,52000"
"72000,64000"
"55000,64000"
]
)
start &158
end &124
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 15653,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 15654,0
va (VaSet
font "Verdana,12,0"
)
xt "74250,50600,80850,52000"
st "uart_RxD"
blo "74250,51800"
tm "WireNameMgr"
)
)
on &135
)
*207 (Wire
uid 16523,0
shape (OrthoPolyLine
uid 16524,0
va (VaSet
vasetType 3
)
xt "44000,30000,55250,30000"
pts [
"55250,30000"
"44000,30000"
]
)
start &5
ss 0
sat 32
eat 16
sl "(5)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16529,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16530,0
va (VaSet
font "Verdana,12,0"
)
xt "44000,28600,48900,30000"
st "I_O(5)"
blo "44000,29800"
tm "WireNameMgr"
)
)
on &84
)
*208 (Wire
uid 16649,0
shape (OrthoPolyLine
uid 16650,0
va (VaSet
vasetType 3
)
xt "44000,34000,50000,34000"
pts [
"50000,34000"
"44000,34000"
]
)
start &138
ss 0
sat 32
eat 16
sl "(4)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16653,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16654,0
va (VaSet
font "Verdana,12,0"
)
xt "44000,32600,48900,34000"
st "I_O(4)"
blo "44000,33800"
tm "WireNameMgr"
)
)
on &84
)
*209 (Wire
uid 16657,0
shape (OrthoPolyLine
uid 16658,0
va (VaSet
vasetType 3
)
xt "55000,34000,83250,44000"
pts [
"55000,34000"
"74000,34000"
"74000,44000"
"83250,44000"
]
)
start &137
end &167
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 16659,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16660,0
va (VaSet
font "Verdana,12,0"
)
xt "57000,32600,64700,34000"
st "bt_VRegEn"
blo "57000,33800"
tm "WireNameMgr"
)
s (Text
uid 16795,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "57000,34000,57000,34000"
blo "57000,34000"
tm "SignalTypeMgr"
)
)
on &142
)
*210 (Wire
uid 16690,0
shape (OrthoPolyLine
uid 16691,0
va (VaSet
vasetType 3
)
xt "44000,38000,61000,38000"
pts [
"61000,38000"
"44000,38000"
]
)
start &144
ss 0
sat 32
eat 16
sl "(20)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16694,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16695,0
va (VaSet
font "Verdana,12,0"
)
xt "44000,36600,49700,38000"
st "I_O(20)"
blo "44000,37800"
tm "WireNameMgr"
)
)
on &84
)
*211 (Wire
uid 16696,0
shape (OrthoPolyLine
uid 16697,0
va (VaSet
vasetType 3
)
xt "56000,42000,61000,42000"
pts [
"61000,42000"
"56000,42000"
]
)
start &145
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16700,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16701,0
va (VaSet
font "Verdana,12,0"
)
xt "56000,40600,59800,42000"
st "clock"
blo "56000,41800"
tm "WireNameMgr"
)
)
on &2
)
*212 (Wire
uid 16702,0
shape (OrthoPolyLine
uid 16703,0
va (VaSet
vasetType 3
)
xt "56000,44000,64000,46000"
pts [
"64000,44000"
"64000,46000"
"56000,46000"
]
)
start &147
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16706,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16707,0
va (VaSet
font "Verdana,12,0"
)
xt "56000,44600,65300,46000"
st "reset_synch"
blo "56000,45800"
tm "WireNameMgr"
)
)
on &131
)
*213 (Wire
uid 16710,0
shape (OrthoPolyLine
uid 16711,0
va (VaSet
vasetType 3
)
xt "67000,38000,83250,46000"
pts [
"83250,46000"
"72000,46000"
"72000,38000"
"67000,38000"
]
)
start &154
end &148
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 16712,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16713,0
va (VaSet
font "Verdana,12,0"
)
xt "68000,36600,82600,38000"
st "bt_connected_synch"
blo "68000,37800"
tm "WireNameMgr"
)
)
on &152
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *214 (PackageList
uid 9,0
stg "VerticalLayoutStrategy"
textVec [
*215 (Text
uid 10,0
va (VaSet
font "arial,8,1"
)
xt "0,0,5400,1000"
st "Package List"
blo "0,800"
)
*216 (MLText
uid 11,0
va (VaSet
font "Verdana,8,0"
)
xt "0,1000,13900,6000"
st "LIBRARY ieee;
   USE ieee.std_logic_1164.all;
   USE ieee.numeric_std.all;
LIBRARY gates;
   USE gates.gates.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 12,0
stg "VerticalLayoutStrategy"
textVec [
*217 (Text
uid 13,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,0,28100,1000"
st "Compiler Directives"
blo "20000,800"
)
*218 (Text
uid 14,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,1000,29600,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*219 (MLText
uid 15,0
va (VaSet
isHidden 1
)
xt "20000,2000,32100,4400"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*220 (Text
uid 16,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,4000,30100,5000"
st "Post-module directives:"
blo "20000,4800"
)
*221 (MLText
uid 17,0
va (VaSet
isHidden 1
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*222 (Text
uid 18,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,5000,29900,6000"
st "End-module directives:"
blo "20000,5800"
)
*223 (MLText
uid 19,0
va (VaSet
isHidden 1
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "140,31,1405,893"
viewArea "35215,7507,163477,95077"
cachedDiagramExtent "0,0,217050,99000"
pageSetupInfo (PageSetupInfo
ptrCmd ""
toPrinter 1
xMargin 48
yMargin 48
paperWidth 761
paperHeight 1077
windowsPaperWidth 761
windowsPaperHeight 1077
paperType "A4"
windowsPaperName "A4"
windowsPaperType 9
scale 50
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
)
hasePageBreakOrigin 1
pageBreakOrigin "0,0"
lastUid 17794,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "65535,0,0"
font "Verdana,8,0"
)
xt "200,200,2500,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "500,2150,1400,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Verdana,10,1"
)
xt "100,900,4700,2100"
st "Panel0"
blo "100,1900"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "40000,56832,65535"
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*224 (Text
va (VaSet
)
xt "2200,3500,7500,4700"
st "<library>"
blo "2200,4500"
tm "BdLibraryNameMgr"
)
*225 (Text
va (VaSet
)
xt "2200,4700,7000,5900"
st "<block>"
blo "2200,5700"
tm "BlkNameMgr"
)
*226 (Text
va (VaSet
)
xt "2200,5900,4100,7100"
st "I0"
blo "2200,6900"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
)
xt "2200,13500,2200,13500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*227 (Text
va (VaSet
)
xt "550,3500,4750,4700"
st "Library"
blo "550,4500"
)
*228 (Text
va (VaSet
)
xt "550,4700,9450,5900"
st "MWComponent"
blo "550,5700"
)
*229 (Text
va (VaSet
)
xt "550,5900,2450,7100"
st "I0"
blo "550,6900"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*230 (Text
va (VaSet
)
xt "900,3500,5100,4700"
st "Library"
blo "900,4500"
tm "BdLibraryNameMgr"
)
*231 (Text
va (VaSet
)
xt "900,4700,9300,5900"
st "SaComponent"
blo "900,5700"
tm "CptNameMgr"
)
*232 (Text
va (VaSet
)
xt "900,5900,2800,7100"
st "I0"
blo "900,6900"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*233 (Text
va (VaSet
)
xt "500,3500,4700,4700"
st "Library"
blo "500,4500"
)
*234 (Text
va (VaSet
)
xt "500,4700,9900,5900"
st "VhdlComponent"
blo "500,5700"
)
*235 (Text
va (VaSet
)
xt "500,5900,2400,7100"
st "I0"
blo "500,6900"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
)
xt "-6500,1500,-6500,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*236 (Text
va (VaSet
)
xt "50,3500,4250,4700"
st "Library"
blo "50,4500"
)
*237 (Text
va (VaSet
)
xt "50,4700,10750,5900"
st "VerilogComponent"
blo "50,5700"
)
*238 (Text
va (VaSet
)
xt "50,5900,1950,7100"
st "I0"
blo "50,6900"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,32768"
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*239 (Text
va (VaSet
font "Verdana,8,0"
)
xt "3150,4000,5150,5000"
st "eb1"
blo "3150,4800"
tm "HdlTextNameMgr"
)
*240 (Text
va (VaSet
font "Verdana,8,0"
)
xt "3150,5000,4150,6000"
st "1"
blo "3150,5800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
font "Verdana,8,0"
)
xt "200,200,2500,1200"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "Verdana,8,0"
)
xt "-550,-500,550,500"
st "G"
blo "-550,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "Verdana,12,0"
)
xt "0,-400,3400,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "Verdana,12,0"
)
xt "0,-400,4700,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineStyle 3
lineWidth 1
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "Verdana,8,0"
)
xt "0,0,3700,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
font "Verdana,8,0"
)
xt "0,1000,1300,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,50000"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
font "Verdana,8,0"
)
)
second (MLText
va (VaSet
font "Verdana,8,0"
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "28160,28160,28160"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "Verdana,8,0"
)
xt "2150,-1000,16350,0"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
font "Verdana,8,0"
)
xt "150,250,1150,1250"
st "1"
blo "150,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*241 (Text
va (VaSet
font "Verdana,8,1"
)
xt "14100,20000,24100,21000"
st "Frame Declarations"
blo "14100,20800"
)
*242 (MLText
va (VaSet
font "Verdana,8,0"
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "28160,28160,28160"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "Verdana,8,0"
)
xt "1100,-1000,9900,0"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
font "Verdana,8,0"
)
xt "150,250,1150,1250"
st "1"
blo "150,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*243 (Text
va (VaSet
font "Verdana,8,1"
)
xt "14100,20000,24100,21000"
st "Frame Declarations"
blo "14100,20800"
)
*244 (MLText
va (VaSet
font "Verdana,8,0"
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "Verdana,8,0"
)
xt "0,750,2100,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "Verdana,8,0"
)
xt "0,750,2100,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "Verdana,8,1"
)
xt "0,7800,7000,8800"
st "Declarations"
blo "0,8600"
)
portLabel (Text
uid 3,0
va (VaSet
font "Verdana,8,1"
)
xt "0,8800,3400,9800"
st "Ports:"
blo "0,9600"
)
preUserLabel (Text
uid 4,0
va (VaSet
font "Verdana,8,1"
)
xt "0,17000,4800,18000"
st "Pre User:"
blo "0,17800"
)
preUserText (MLText
uid 5,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,18000,34500,37200"
st "constant clockFrequency : real := 10.0E6;

constant rs232BitNb : positive := 8;
constant rs232FifoDepth: positive := 1;
constant rs232BaudRate: real := 115200.0;

constant useBt: boolean := false;
constant useDb9: boolean := true;
constant i2cBitNb : positive := 10;
constant i2cFifoDepth: positive := 1;
constant i2cBaudRate: real := 0.34E6;
constant i2cUpdateRate: real := 0.1E3;

constant kartBaseAddress: positive := 16#26#; -- must be even
constant registerAddressBitNb : positive := 4;
constant registerDataBitNb: positive := 16;

constant sequenceAddressBitNb: positive := 10;
constant sequenceCommandBitNb: positive := 4;
constant sequenceArgumentBitNb: positive := 12;
constant clockToHectoHzCount : positive := 100E3;

constant testOutBitNb : positive := 8;
constant hwOrientationBitNb : positive := 3;"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "Verdana,8,1"
)
xt "0,37200,9000,38200"
st "Diagram Signals:"
blo "0,38000"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "0,7800,6000,8800"
st "Post User:"
blo "0,8600"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,7800,0,7800"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 196,0
usingSuid 1
emptyRow *245 (LEmptyRow
)
uid 22,0
optionalChildren [
*246 (RefLabelRowHdr
)
*247 (TitleRowHdr
)
*248 (FilterRowHdr
)
*249 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*250 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*251 (GroupColHdr
tm "GroupColHdrMgr"
)
*252 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*253 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*254 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*255 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*256 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*257 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*258 (LeafLogPort
port (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 1
suid 1,0
)
)
uid 1217,0
)
*259 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "logic_1"
t "std_uLogic"
o 12
suid 110,0
)
)
uid 6786,0
)
*260 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "resetSynch_n"
t "std_ulogic"
o 15
suid 111,0
)
)
uid 6788,0
)
*261 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "reset"
t "std_uLogic"
o 13
suid 119,0
)
)
uid 8125,0
)
*262 (LeafLogPort
port (LogicalPort
m 2
decl (Decl
n "jtagIo"
t "std_ulogic_vector"
b "(1 TO jtagBitNb)"
o 5
suid 123,0
)
)
uid 8837,0
)
*263 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sDaIn"
t "std_ulogic"
o 19
suid 148,0
)
)
uid 10769,0
)
*264 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sClIn"
t "std_ulogic"
o 16
suid 149,0
)
)
uid 10771,0
)
*265 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "sCl"
t "std_logic"
o 3
suid 150,0
)
)
uid 10773,0
)
*266 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sClOut"
t "std_ulogic"
o 18
suid 151,0
)
)
uid 10775,0
)
*267 (LeafLogPort
port (LogicalPort
m 2
decl (Decl
n "sDa"
t "std_logic"
o 6
suid 152,0
)
)
uid 10777,0
)
*268 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sDaOut"
t "std_ulogic"
o 21
suid 153,0
)
)
uid 10779,0
)
*269 (LeafLogPort
port (LogicalPort
m 2
decl (Decl
n "I_O"
t "std_logic_vector"
b "(1 TO ioBitNb)"
o 4
suid 170,0
)
)
uid 12651,0
)
*270 (LeafLogPort
port (LogicalPort
decl (Decl
n "reset_n"
t "std_uLogic"
o 2
suid 172,0
)
)
uid 12739,0
)
*271 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "Q"
t "std_uLogic_vector"
b "(1 TO 2)"
o 7
suid 175,0
)
)
uid 13147,0
)
*272 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "testOut"
t "std_ulogic_vector"
b "(1 to testOutBitNb)"
o 24
suid 176,0
)
)
uid 13520,0
)
*273 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "bt_RxD"
t "std_uLogic"
o 25
suid 181,0
)
)
uid 15627,0
)
*274 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "bt_Reset"
t "std_uLogic"
o 9
suid 185,0
)
)
uid 16615,0
)
*275 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "bt_TxD_synch"
t "std_uLogic"
o 10
suid 186,0
)
)
uid 16617,0
)
*276 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "reset_synch"
t "std_ulogic"
o 14
suid 188,0
)
)
uid 16619,0
)
*277 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sClIn_synch"
t "std_uLogic"
o 17
suid 189,0
)
)
uid 16621,0
)
*278 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sDaIn_synch"
t "std_uLogic"
o 20
suid 190,0
)
)
uid 16623,0
)
*279 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "uart_TxD_synch"
t "std_uLogic"
o 11
suid 191,0
)
)
uid 16625,0
)
*280 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "uart_RxD"
t "std_uLogic"
o 26
suid 192,0
)
)
uid 16627,0
)
*281 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "bt_VRegEn"
t "std_uLogic"
o 24
suid 194,0
)
)
uid 16716,0
)
*282 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "bt_connected_synch"
t "std_uLogic"
o 25
suid 196,0
)
)
uid 16718,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 35,0
optionalChildren [
*283 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *284 (MRCItem
litem &245
pos 25
dimension 20
)
uid 37,0
optionalChildren [
*285 (MRCItem
litem &246
pos 0
dimension 20
uid 38,0
)
*286 (MRCItem
litem &247
pos 1
dimension 23
uid 39,0
)
*287 (MRCItem
litem &248
pos 2
hidden 1
dimension 20
uid 40,0
)
*288 (MRCItem
litem &258
pos 0
dimension 20
uid 1218,0
)
*289 (MRCItem
litem &259
pos 7
dimension 20
uid 6787,0
)
*290 (MRCItem
litem &260
pos 8
dimension 20
uid 6789,0
)
*291 (MRCItem
litem &261
pos 6
dimension 20
uid 8126,0
)
*292 (MRCItem
litem &262
pos 1
dimension 20
uid 8838,0
)
*293 (MRCItem
litem &263
pos 9
dimension 20
uid 10770,0
)
*294 (MRCItem
litem &264
pos 10
dimension 20
uid 10772,0
)
*295 (MRCItem
litem &265
pos 2
dimension 20
uid 10774,0
)
*296 (MRCItem
litem &266
pos 11
dimension 20
uid 10776,0
)
*297 (MRCItem
litem &267
pos 3
dimension 20
uid 10778,0
)
*298 (MRCItem
litem &268
pos 12
dimension 20
uid 10780,0
)
*299 (MRCItem
litem &269
pos 4
dimension 20
uid 12652,0
)
*300 (MRCItem
litem &270
pos 5
dimension 20
uid 12740,0
)
*301 (MRCItem
litem &271
pos 13
dimension 20
uid 13148,0
)
*302 (MRCItem
litem &272
pos 14
dimension 20
uid 13521,0
)
*303 (MRCItem
litem &273
pos 15
dimension 20
uid 15628,0
)
*304 (MRCItem
litem &274
pos 16
dimension 20
uid 16616,0
)
*305 (MRCItem
litem &275
pos 17
dimension 20
uid 16618,0
)
*306 (MRCItem
litem &276
pos 18
dimension 20
uid 16620,0
)
*307 (MRCItem
litem &277
pos 19
dimension 20
uid 16622,0
)
*308 (MRCItem
litem &278
pos 20
dimension 20
uid 16624,0
)
*309 (MRCItem
litem &279
pos 21
dimension 20
uid 16626,0
)
*310 (MRCItem
litem &280
pos 22
dimension 20
uid 16628,0
)
*311 (MRCItem
litem &281
pos 23
dimension 20
uid 16717,0
)
*312 (MRCItem
litem &282
pos 24
dimension 20
uid 16719,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 41,0
optionalChildren [
*313 (MRCItem
litem &249
pos 0
dimension 20
uid 42,0
)
*314 (MRCItem
litem &251
pos 1
dimension 50
uid 43,0
)
*315 (MRCItem
litem &252
pos 2
dimension 100
uid 44,0
)
*316 (MRCItem
litem &253
pos 3
dimension 50
uid 45,0
)
*317 (MRCItem
litem &254
pos 4
dimension 100
uid 46,0
)
*318 (MRCItem
litem &255
pos 5
dimension 100
uid 47,0
)
*319 (MRCItem
litem &256
pos 6
dimension 50
uid 48,0
)
*320 (MRCItem
litem &257
pos 7
dimension 80
uid 49,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 36,0
vaOverrides [
]
)
]
)
uid 21,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *321 (LEmptyRow
)
uid 51,0
optionalChildren [
*322 (RefLabelRowHdr
)
*323 (TitleRowHdr
)
*324 (FilterRowHdr
)
*325 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*326 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*327 (GroupColHdr
tm "GroupColHdrMgr"
)
*328 (NameColHdr
tm "GenericNameColHdrMgr"
)
*329 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*330 (InitColHdr
tm "GenericValueColHdrMgr"
)
*331 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*332 (EolColHdr
tm "GenericEolColHdrMgr"
)
*333 (LogGeneric
generic (GiElement
name "ioBitNb"
type "positive"
value "20"
)
uid 12994,0
)
*334 (LogGeneric
generic (GiElement
name "jtagBitNb"
type "positive"
value "3"
)
uid 12996,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 63,0
optionalChildren [
*335 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *336 (MRCItem
litem &321
pos 2
dimension 20
)
uid 65,0
optionalChildren [
*337 (MRCItem
litem &322
pos 0
dimension 20
uid 66,0
)
*338 (MRCItem
litem &323
pos 1
dimension 23
uid 67,0
)
*339 (MRCItem
litem &324
pos 2
hidden 1
dimension 20
uid 68,0
)
*340 (MRCItem
litem &333
pos 0
dimension 20
uid 12993,0
)
*341 (MRCItem
litem &334
pos 1
dimension 20
uid 12995,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 69,0
optionalChildren [
*342 (MRCItem
litem &325
pos 0
dimension 20
uid 70,0
)
*343 (MRCItem
litem &327
pos 1
dimension 50
uid 71,0
)
*344 (MRCItem
litem &328
pos 2
dimension 100
uid 72,0
)
*345 (MRCItem
litem &329
pos 3
dimension 100
uid 73,0
)
*346 (MRCItem
litem &330
pos 4
dimension 50
uid 74,0
)
*347 (MRCItem
litem &331
pos 5
dimension 50
uid 75,0
)
*348 (MRCItem
litem &332
pos 6
dimension 80
uid 76,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 64,0
vaOverrides [
]
)
]
)
uid 50,0
type 1
)
activeModelName "BlockDiag"
)
