Resource Report
Microsemi Corporation - Microsemi Libero Software Release v12.6 (Version 12.900.20.24)
Date: Sat Oct 14 18:57:30 2023

Device Selection
+--------------------------------+----------------+
| Family                         | SmartFusion2   |
| Device                         | M2S010         |
| Package                        | 484 FBGA       |
| Speed Grade                    | STD            |
| Temp                           | 0:25:85        |
| Voltage                        | 1.26:1.20:1.14 |
| Core Voltage                   | 1.2V           |
| Ramp Rate                      | 100ms Minimum  |
| System Controller Suspend Mode | No             |
| PLL Supply Voltage             | 2.5V           |
| Default I/O technology         | LVCMOS 2.5V    |
| Restrict Probe Pins            | Yes            |
| Restrict SPI Pins              | No             |
+--------------------------------+----------------+

Source Files
+---------+------------------------------------------------------------------------------------------+
| Topcell | HW2P7                                                                                    |
| Format  | Verilog                                                                                  |
| Source  | X:\Graduate\ECEN5863\ProgrammableLogic\Homework2Practical\HW2P7\HW2P7\synthesis\HW2P7.vm |
+---------+------------------------------------------------------------------------------------------+

Options
+----------------------------------------------------+-------+
| Enable Single Event Transient mitigation           | false |
| Enable Design Separation Methodology               | false |
| Limit the number of high fanout nets to display to | 10    |
+----------------------------------------------------+-------+

Resource Usage
+---------------------------+------+-------+------------+
| Type                      | Used | Total | Percentage |
+---------------------------+------+-------+------------+
| 4LUT                      | 11   | 12084 | 0.09       |
| DFF                       | 4    | 12084 | 0.03       |
| I/O Register              | 0    | 699   | 0.00       |
| User I/O                  | 14   | 233   | 6.01       |
| -- Single-ended I/O       | 14   | 233   | 6.01       |
| -- Differential I/O Pairs | 0    | 116   | 0.00       |
| RAM64x18                  | 0    | 22    | 0.00       |
| RAM1K18                   | 0    | 21    | 0.00       |
| MACC                      | 0    | 22    | 0.00       |
| Chip Globals              | 1    | 8     | 12.50      |
| CCC                       | 0    | 2     | 0.00       |
| RCOSC_25_50MHZ            | 0    | 1     | 0.00       |
| RCOSC_1MHZ                | 0    | 1     | 0.00       |
| XTLOSC                    | 0    | 1     | 0.00       |
| MSS                       | 0    | 1     | 0.00       |
+---------------------------+------+-------+------------+

Detailed Logic Resource Usage
+--------------------------+------+-----+
| Type                     | 4LUT | DFF |
+--------------------------+------+-----+
| Fabric Logic             | 11   | 4   |
| RAM64x18 Interface Logic | 0    | 0   |
| RAM1K18 Interface Logic  | 0    | 0   |
| MACC Interface Logic     | 0    | 0   |
| Total Used               | 11   | 4   |
+--------------------------+------+-----+

I/O Function
+-------------------------------+--------------+-------------+-----------------+
| Type                          | w/o register | w/ register | w/ DDR register |
+-------------------------------+--------------+-------------+-----------------+
| Input I/O                     | 9            | 0           | 0               |
| Output I/O                    | 5            | 0           | 0               |
| Bidirectional I/O             | 0            | 0           | 0               |
| Differential Input I/O Pairs  | 0            | 0           | 0               |
| Differential Output I/O Pairs | 0            | 0           | 0               |
+-------------------------------+--------------+-------------+-----------------+

I/O Technology
+--------------+--------+------+-------+--------+---------------+
| I/O Standard | Vddi   | Vref | Input | Output | Bidirectional |
+--------------+--------+------+-------+--------+---------------+
| LVCMOS25     |  2.50v |  N/A |  9    |  5     |  0            |
+--------------+--------+------+-------+--------+---------------+

Nets assigned to chip global resources
+--------+---------+---------------------------------+
| Fanout | Type    | Name                            |
+--------+---------+---------------------------------+
| 4      | INT_NET | Net   : CP_c                    |
|        |         | Driver: CP_ibuf_RNIO6T9/U0_RGB1 |
|        |         | Source: NETLIST                 |
+--------+---------+---------------------------------+

Nets assigned to row global resources
+--------+------+------+
| Fanout | Type | Name |
+--------+------+------+
+--------+------+------+

High fanout nets
+--------+---------+---------------------------+
| Fanout | Type    | Name                      |
+--------+---------+---------------------------+
| 5      | INT_NET | Net   : Q_c[1]            |
|        |         | Driver: count[1]          |
| 5      | INT_NET | Net   : Q_c[0]            |
|        |         | Driver: count[0]          |
| 4      | INT_NET | Net   : Q_c[2]            |
|        |         | Driver: count[2]          |
| 4      | INT_NET | Net   : SR_c              |
|        |         | Driver: SR_ibuf           |
| 4      | INT_NET | Net   : PE_c              |
|        |         | Driver: PE_ibuf           |
| 4      | INT_NET | Net   : CET_c             |
|        |         | Driver: CET_ibuf          |
| 3      | INT_NET | Net   : Q_c[3]            |
|        |         | Driver: count[3]          |
| 3      | INT_NET | Net   : CEP_c             |
|        |         | Driver: CEP_ibuf          |
| 2      | INT_NET | Net   : un1_count_1.CO0_Z |
|        |         | Driver: un1_count_1.CO0   |
| 1      | INT_NET | Net   : count_0_Z[3]      |
|        |         | Driver: count_0[3]        |
+--------+---------+---------------------------+

High fanout nets (through buffer trees)
+--------+---------+---------------------------+
| Fanout | Type    | Name                      |
+--------+---------+---------------------------+
| 5      | INT_NET | Net   : Q_c[1]            |
|        |         | Driver: count[1]          |
| 5      | INT_NET | Net   : Q_c[0]            |
|        |         | Driver: count[0]          |
| 4      | INT_NET | Net   : Q_c[2]            |
|        |         | Driver: count[2]          |
| 4      | INT_NET | Net   : SR_c              |
|        |         | Driver: SR_ibuf           |
| 4      | INT_NET | Net   : PE_c              |
|        |         | Driver: PE_ibuf           |
| 4      | INT_NET | Net   : CET_c             |
|        |         | Driver: CET_ibuf          |
| 3      | INT_NET | Net   : Q_c[3]            |
|        |         | Driver: count[3]          |
| 3      | INT_NET | Net   : CEP_c             |
|        |         | Driver: CEP_ibuf          |
| 2      | INT_NET | Net   : un1_count_1.CO0_Z |
|        |         | Driver: un1_count_1.CO0   |
| 1      | INT_NET | Net   : count_0_Z[3]      |
|        |         | Driver: count_0[3]        |
+--------+---------+---------------------------+

