# Project Name: SAP-I-Verilog-Implementation
  The goal of this project is to implementa Simple-As-Possible Computer in verilog. Which can only perform addition and subtraction and no logical operation.
  
# Table of Contents:

- [Description](#description)
- [Components](#components)
- [Instruction Set](#instruction-set)

# Description






# Note:
In these files, I combined Designs and its testbench in the same file, but if you want to use it you have to separate them.
