{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1699378247644 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699378247660 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 07 09:30:47 2023 " "Processing started: Tue Nov 07 09:30:47 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699378247660 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699378247660 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off task4 -c task4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off task4 -c task4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699378247660 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1699378248413 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1699378248413 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done DONE circle.sv(3) " "Verilog HDL Declaration information at circle.sv(3): object \"done\" differs only in case from object \"DONE\" in the same scope" {  } { { "../task3/circle.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task3/circle.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1699378256671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrator/documents/verilog/311/cpen-311/lab4/cpen311-lab4/task3/circle.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrator/documents/verilog/311/cpen-311/lab4/cpen311-lab4/task3/circle.sv" { { "Info" "ISGN_ENTITY_NAME" "1 circle " "Found entity 1: circle" {  } { { "../task3/circle.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task3/circle.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699378256671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699378256671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_pll.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task4/vga_pll.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699378256686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699378256686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_demo.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_demo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_demo " "Found entity 1: vga_demo" {  } { { "vga_demo.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task4/vga_demo.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699378256686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699378256686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task4/vga_controller.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699378256686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699378256686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_address_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_address_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "vga_address_translator.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task4/vga_address_translator.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699378256702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699378256702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "vga_adapter.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task4/vga_adapter.sv" 82 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699378256702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699378256702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task4.sv 1 1 " "Found 1 design units, including 1 entities, in source file task4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 task4 " "Found entity 1: task4" {  } { { "task4.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task4/task4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699378256702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699378256702 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "centre_x CENTRE_X reuleaux.sv(2) " "Verilog HDL Declaration information at reuleaux.sv(2): object \"centre_x\" differs only in case from object \"CENTRE_X\" in the same scope" {  } { { "reuleaux.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task4/reuleaux.sv" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1699378256718 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "centre_y CENTRE_Y reuleaux.sv(2) " "Verilog HDL Declaration information at reuleaux.sv(2): object \"centre_y\" differs only in case from object \"CENTRE_Y\" in the same scope" {  } { { "reuleaux.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task4/reuleaux.sv" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1699378256718 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done DONE reuleaux.sv(3) " "Verilog HDL Declaration information at reuleaux.sv(3): object \"done\" differs only in case from object \"DONE\" in the same scope" {  } { { "reuleaux.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task4/reuleaux.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1699378256718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reuleaux.sv 1 1 " "Found 1 design units, including 1 entities, in source file reuleaux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reuleaux " "Found entity 1: reuleaux" {  } { { "reuleaux.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task4/reuleaux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699378256718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699378256718 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "vga_x VGA_X fillscreenb.sv(3) " "Verilog HDL Declaration information at fillscreenb.sv(3): object \"vga_x\" differs only in case from object \"VGA_X\" in the same scope" {  } { { "fillscreenb.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task4/fillscreenb.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1699378256718 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "vga_y VGA_Y fillscreenb.sv(3) " "Verilog HDL Declaration information at fillscreenb.sv(3): object \"vga_y\" differs only in case from object \"VGA_Y\" in the same scope" {  } { { "fillscreenb.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task4/fillscreenb.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1699378256718 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done DONE fillscreenb.sv(2) " "Verilog HDL Declaration information at fillscreenb.sv(2): object \"done\" differs only in case from object \"DONE\" in the same scope" {  } { { "fillscreenb.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task4/fillscreenb.sv" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1699378256718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fillscreenb.sv 1 1 " "Found 1 design units, including 1 entities, in source file fillscreenb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fillscreenb " "Found entity 1: fillscreenb" {  } { { "fillscreenb.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task4/fillscreenb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699378256718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699378256718 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "task4 " "Elaborating entity \"task4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1699378256827 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR task4.sv(2) " "Output port \"LEDR\" at task4.sv(2) has no driver" {  } { { "task4.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task4/task4.sv" 2 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1699378256827 "|task4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 task4.sv(3) " "Output port \"HEX0\" at task4.sv(3) has no driver" {  } { { "task4.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task4/task4.sv" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1699378256827 "|task4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 task4.sv(3) " "Output port \"HEX1\" at task4.sv(3) has no driver" {  } { { "task4.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task4/task4.sv" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1699378256827 "|task4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 task4.sv(3) " "Output port \"HEX2\" at task4.sv(3) has no driver" {  } { { "task4.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task4/task4.sv" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1699378256827 "|task4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 task4.sv(4) " "Output port \"HEX3\" at task4.sv(4) has no driver" {  } { { "task4.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task4/task4.sv" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1699378256827 "|task4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 task4.sv(4) " "Output port \"HEX4\" at task4.sv(4) has no driver" {  } { { "task4.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task4/task4.sv" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1699378256827 "|task4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 task4.sv(4) " "Output port \"HEX5\" at task4.sv(4) has no driver" {  } { { "task4.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task4/task4.sv" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1699378256827 "|task4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fillscreenb fillscreenb:fsb " "Elaborating entity \"fillscreenb\" for hierarchy \"fillscreenb:fsb\"" {  } { { "task4.sv" "fsb" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task4/task4.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699378256827 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 fillscreenb.sv(19) " "Verilog HDL assignment warning at fillscreenb.sv(19): truncated value with size 32 to match size of target (3)" {  } { { "fillscreenb.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task4/fillscreenb.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699378256827 "|task4|fillscreenb:fsb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fillscreenb.sv(21) " "Verilog HDL assignment warning at fillscreenb.sv(21): truncated value with size 32 to match size of target (8)" {  } { { "fillscreenb.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task4/fillscreenb.sv" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699378256827 "|task4|fillscreenb:fsb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 fillscreenb.sv(22) " "Verilog HDL assignment warning at fillscreenb.sv(22): truncated value with size 32 to match size of target (7)" {  } { { "fillscreenb.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task4/fillscreenb.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699378256827 "|task4|fillscreenb:fsb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fillscreenb.sv(37) " "Verilog HDL assignment warning at fillscreenb.sv(37): truncated value with size 32 to match size of target (8)" {  } { { "fillscreenb.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task4/fillscreenb.sv" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699378256827 "|task4|fillscreenb:fsb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 fillscreenb.sv(41) " "Verilog HDL assignment warning at fillscreenb.sv(41): truncated value with size 32 to match size of target (7)" {  } { { "fillscreenb.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task4/fillscreenb.sv" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699378256827 "|task4|fillscreenb:fsb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reuleaux reuleaux:joe " "Elaborating entity \"reuleaux\" for hierarchy \"reuleaux:joe\"" {  } { { "task4.sv" "joe" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task4/task4.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699378256827 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 reuleaux.sv(13) " "Verilog HDL assignment warning at reuleaux.sv(13): truncated value with size 32 to match size of target (8)" {  } { { "reuleaux.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task4/reuleaux.sv" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699378256827 "|task4|reuleaux:joe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 reuleaux.sv(15) " "Verilog HDL assignment warning at reuleaux.sv(15): truncated value with size 32 to match size of target (8)" {  } { { "reuleaux.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task4/reuleaux.sv" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699378256827 "|task4|reuleaux:joe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 reuleaux.sv(17) " "Verilog HDL assignment warning at reuleaux.sv(17): truncated value with size 32 to match size of target (8)" {  } { { "reuleaux.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task4/reuleaux.sv" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699378256827 "|task4|reuleaux:joe"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "circle reuleaux:joe\|circle:cir " "Elaborating entity \"circle\" for hierarchy \"reuleaux:joe\|circle:cir\"" {  } { { "reuleaux.sv" "cir" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task4/reuleaux.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699378256827 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 circle.sv(26) " "Verilog HDL assignment warning at circle.sv(26): truncated value with size 32 to match size of target (3)" {  } { { "../task3/circle.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task3/circle.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699378256843 "|task4|reuleaux:joe|circle:cir"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 circle.sv(30) " "Verilog HDL assignment warning at circle.sv(30): truncated value with size 32 to match size of target (8)" {  } { { "../task3/circle.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task3/circle.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699378256843 "|task4|reuleaux:joe|circle:cir"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 circle.sv(31) " "Verilog HDL assignment warning at circle.sv(31): truncated value with size 32 to match size of target (7)" {  } { { "../task3/circle.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task3/circle.sv" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699378256843 "|task4|reuleaux:joe|circle:cir"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 circle.sv(94) " "Verilog HDL assignment warning at circle.sv(94): truncated value with size 32 to match size of target (9)" {  } { { "../task3/circle.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task3/circle.sv" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699378256845 "|task4|reuleaux:joe|circle:cir"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 circle.sv(109) " "Verilog HDL assignment warning at circle.sv(109): truncated value with size 32 to match size of target (8)" {  } { { "../task3/circle.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task3/circle.sv" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699378256845 "|task4|reuleaux:joe|circle:cir"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 circle.sv(111) " "Verilog HDL assignment warning at circle.sv(111): truncated value with size 32 to match size of target (9)" {  } { { "../task3/circle.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task3/circle.sv" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699378256845 "|task4|reuleaux:joe|circle:cir"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 circle.sv(113) " "Verilog HDL assignment warning at circle.sv(113): truncated value with size 32 to match size of target (8)" {  } { { "../task3/circle.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task3/circle.sv" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699378256845 "|task4|reuleaux:joe|circle:cir"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 circle.sv(114) " "Verilog HDL assignment warning at circle.sv(114): truncated value with size 32 to match size of target (9)" {  } { { "../task3/circle.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task3/circle.sv" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699378256846 "|task4|reuleaux:joe|circle:cir"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_adapter vga_adapter:vga_u0 " "Elaborating entity \"vga_adapter\" for hierarchy \"vga_adapter:vga_u0\"" {  } { { "task4.sv" "vga_u0" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task4/task4.sv" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699378256867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_address_translator vga_adapter:vga_u0\|vga_address_translator:user_input_translator " "Elaborating entity \"vga_address_translator\" for hierarchy \"vga_adapter:vga_u0\|vga_address_translator:user_input_translator\"" {  } { { "vga_adapter.sv" "user_input_translator" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task4/vga_adapter.sv" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699378256869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_adapter:vga_u0\|altsyncram:VideoMemory " "Elaborating entity \"altsyncram\" for hierarchy \"vga_adapter:vga_u0\|altsyncram:VideoMemory\"" {  } { { "vga_adapter.sv" "VideoMemory" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task4/vga_adapter.sv" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699378256952 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:vga_u0\|altsyncram:VideoMemory " "Elaborated megafunction instantiation \"vga_adapter:vga_u0\|altsyncram:VideoMemory\"" {  } { { "vga_adapter.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task4/vga_adapter.sv" 221 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699378256953 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:vga_u0\|altsyncram:VideoMemory " "Instantiated megafunction \"vga_adapter:vga_u0\|altsyncram:VideoMemory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 3 " "Parameter \"width_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699378256954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 3 " "Parameter \"width_b\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699378256954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699378256954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699378256954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699378256954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 19200 " "Parameter \"numwords_a\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699378256954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 15 " "Parameter \"widthad_b\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699378256954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 19200 " "Parameter \"numwords_b\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699378256954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699378256954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699378256954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699378256954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699378256954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699378256954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699378256954 ""}  } { { "vga_adapter.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task4/vga_adapter.sv" 221 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699378256954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g6k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g6k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g6k1 " "Found entity 1: altsyncram_g6k1" {  } { { "db/altsyncram_g6k1.tdf" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task4/db/altsyncram_g6k1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699378257003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699378257003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_g6k1 vga_adapter:vga_u0\|altsyncram:VideoMemory\|altsyncram_g6k1:auto_generated " "Elaborating entity \"altsyncram_g6k1\" for hierarchy \"vga_adapter:vga_u0\|altsyncram:VideoMemory\|altsyncram_g6k1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699378257019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_7la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_7la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_7la " "Found entity 1: decode_7la" {  } { { "db/decode_7la.tdf" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task4/db/decode_7la.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699378257066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699378257066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_7la vga_adapter:vga_u0\|altsyncram:VideoMemory\|altsyncram_g6k1:auto_generated\|decode_7la:decode2 " "Elaborating entity \"decode_7la\" for hierarchy \"vga_adapter:vga_u0\|altsyncram:VideoMemory\|altsyncram_g6k1:auto_generated\|decode_7la:decode2\"" {  } { { "db/altsyncram_g6k1.tdf" "decode2" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task4/db/altsyncram_g6k1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699378257082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_01a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_01a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_01a " "Found entity 1: decode_01a" {  } { { "db/decode_01a.tdf" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task4/db/decode_01a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699378257129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699378257129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_01a vga_adapter:vga_u0\|altsyncram:VideoMemory\|altsyncram_g6k1:auto_generated\|decode_01a:rden_decode_b " "Elaborating entity \"decode_01a\" for hierarchy \"vga_adapter:vga_u0\|altsyncram:VideoMemory\|altsyncram_g6k1:auto_generated\|decode_01a:rden_decode_b\"" {  } { { "db/altsyncram_g6k1.tdf" "rden_decode_b" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task4/db/altsyncram_g6k1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699378257144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ifb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ifb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ifb " "Found entity 1: mux_ifb" {  } { { "db/mux_ifb.tdf" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task4/db/mux_ifb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699378257207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699378257207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ifb vga_adapter:vga_u0\|altsyncram:VideoMemory\|altsyncram_g6k1:auto_generated\|mux_ifb:mux3 " "Elaborating entity \"mux_ifb\" for hierarchy \"vga_adapter:vga_u0\|altsyncram:VideoMemory\|altsyncram_g6k1:auto_generated\|mux_ifb:mux3\"" {  } { { "db/altsyncram_g6k1.tdf" "mux3" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task4/db/altsyncram_g6k1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699378257207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll vga_adapter:vga_u0\|vga_pll:mypll " "Elaborating entity \"vga_pll\" for hierarchy \"vga_adapter:vga_u0\|vga_pll:mypll\"" {  } { { "vga_adapter.sv" "mypll" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task4/vga_adapter.sv" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699378257207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_adapter:vga_u0\|vga_pll:mypll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_adapter:vga_u0\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_pll.sv" "altpll_component" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task4/vga_pll.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699378257285 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:vga_u0\|vga_pll:mypll\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_adapter:vga_u0\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_pll.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task4/vga_pll.sv" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699378257285 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:vga_u0\|vga_pll:mypll\|altpll:altpll_component " "Instantiated megafunction \"vga_adapter:vga_u0\|vga_pll:mypll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699378257285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699378257285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699378257285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699378257285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699378257285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "primary_clock INCLK0 " "Parameter \"primary_clock\" = \"INCLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699378257285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699378257285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699378257285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699378257285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699378257285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699378257285 ""}  } { { "vga_pll.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task4/vga_pll.sv" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699378257285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_80u.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_80u.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_80u " "Found entity 1: altpll_80u" {  } { { "db/altpll_80u.tdf" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task4/db/altpll_80u.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699378257347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699378257347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_80u vga_adapter:vga_u0\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated " "Elaborating entity \"altpll_80u\" for hierarchy \"vga_adapter:vga_u0\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699378257347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_adapter:vga_u0\|vga_controller:controller " "Elaborating entity \"vga_controller\" for hierarchy \"vga_adapter:vga_u0\|vga_controller:controller\"" {  } { { "vga_adapter.sv" "controller" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task4/vga_adapter.sv" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699378257363 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1699378258058 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "task4.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task4/task4.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699378258306 "|task4|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "task4.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task4/task4.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699378258306 "|task4|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "task4.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task4/task4.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699378258306 "|task4|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "task4.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task4/task4.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699378258306 "|task4|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "task4.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task4/task4.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699378258306 "|task4|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "task4.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task4/task4.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699378258306 "|task4|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "task4.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task4/task4.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699378258306 "|task4|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "task4.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task4/task4.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699378258306 "|task4|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "task4.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task4/task4.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699378258306 "|task4|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "task4.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task4/task4.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699378258306 "|task4|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "task4.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task4/task4.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699378258306 "|task4|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "task4.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task4/task4.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699378258306 "|task4|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "task4.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task4/task4.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699378258306 "|task4|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "task4.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task4/task4.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699378258306 "|task4|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "task4.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task4/task4.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699378258306 "|task4|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "task4.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task4/task4.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699378258306 "|task4|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "task4.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task4/task4.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699378258306 "|task4|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "task4.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task4/task4.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699378258306 "|task4|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "task4.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task4/task4.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699378258306 "|task4|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "task4.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task4/task4.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699378258306 "|task4|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "task4.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task4/task4.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699378258306 "|task4|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "task4.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task4/task4.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699378258306 "|task4|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "task4.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task4/task4.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699378258306 "|task4|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "task4.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task4/task4.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699378258306 "|task4|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "task4.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task4/task4.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699378258306 "|task4|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "task4.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task4/task4.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699378258306 "|task4|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "task4.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task4/task4.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699378258306 "|task4|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "task4.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task4/task4.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699378258306 "|task4|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "task4.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task4/task4.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699378258306 "|task4|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "task4.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task4/task4.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699378258306 "|task4|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "task4.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task4/task4.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699378258306 "|task4|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "task4.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task4/task4.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699378258306 "|task4|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "task4.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task4/task4.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699378258306 "|task4|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "task4.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task4/task4.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699378258306 "|task4|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "task4.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task4/task4.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699378258306 "|task4|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "task4.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task4/task4.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699378258306 "|task4|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "task4.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task4/task4.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699378258306 "|task4|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "task4.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task4/task4.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699378258306 "|task4|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "task4.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task4/task4.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699378258306 "|task4|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "task4.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task4/task4.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699378258306 "|task4|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "task4.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task4/task4.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699378258306 "|task4|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "task4.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task4/task4.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699378258306 "|task4|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "task4.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task4/task4.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699378258306 "|task4|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "task4.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task4/task4.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699378258306 "|task4|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "task4.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task4/task4.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699378258306 "|task4|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "task4.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task4/task4.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699378258306 "|task4|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "task4.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task4/task4.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699378258306 "|task4|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "task4.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task4/task4.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699378258306 "|task4|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "task4.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task4/task4.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699378258306 "|task4|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "task4.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task4/task4.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699378258306 "|task4|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "task4.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task4/task4.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699378258306 "|task4|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "task4.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task4/task4.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699378258306 "|task4|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_COLOUR\[0\] GND " "Pin \"VGA_COLOUR\[0\]\" is stuck at GND" {  } { { "task4.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task4/task4.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699378258306 "|task4|VGA_COLOUR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_COLOUR\[1\] GND " "Pin \"VGA_COLOUR\[1\]\" is stuck at GND" {  } { { "task4.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task4/task4.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699378258306 "|task4|VGA_COLOUR[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1699378258306 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1699378258393 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "10 " "10 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1699378258720 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task4/output_files/task4.map.smsg " "Generated suppressed messages file C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task4/output_files/task4.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699378258762 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "5 0 1 0 0 " "Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1699378259027 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699378259027 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST vga_adapter:vga_u0\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1 " "RST port on the PLL is not properly connected on instance vga_adapter:vga_u0\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1699378259075 ""}  } { { "db/altpll_80u.tdf" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task4/db/altpll_80u.tdf" 33 2 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1699378259075 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "12 " "Design contains 12 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "task4.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task4/task4.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699378259172 "|task4|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "task4.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task4/task4.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699378259172 "|task4|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "task4.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task4/task4.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699378259172 "|task4|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "task4.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task4/task4.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699378259172 "|task4|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "task4.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task4/task4.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699378259172 "|task4|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "task4.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task4/task4.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699378259172 "|task4|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "task4.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task4/task4.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699378259172 "|task4|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "task4.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task4/task4.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699378259172 "|task4|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "task4.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task4/task4.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699378259172 "|task4|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "task4.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task4/task4.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699378259172 "|task4|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "task4.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task4/task4.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699378259172 "|task4|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "task4.sv" "" { Text "C:/Users/Administrator/Documents/Verilog/311/CPEN-311/Lab4/CPEN311-lab4/task4/task4.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699378259172 "|task4|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1699378259172 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "480 " "Implemented 480 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1699378259174 ""} { "Info" "ICUT_CUT_TM_OPINS" "98 " "Implemented 98 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1699378259174 ""} { "Info" "ICUT_CUT_TM_LCELLS" "355 " "Implemented 355 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1699378259174 ""} { "Info" "ICUT_CUT_TM_RAMS" "9 " "Implemented 9 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1699378259174 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1699378259174 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1699378259174 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1699378259174 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 94 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 94 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4921 " "Peak virtual memory: 4921 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699378259202 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 07 09:30:59 2023 " "Processing ended: Tue Nov 07 09:30:59 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699378259202 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699378259202 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699378259202 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1699378259202 ""}
