{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1632727391466 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1632727391466 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 27 00:23:11 2021 " "Processing started: Mon Sep 27 00:23:11 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1632727391466 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632727391466 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab4_jh -c lab4_jh " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab4_jh -c lab4_jh" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632727391466 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1632727391750 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1632727391750 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lab4_jh.sv(127) " "Verilog HDL information at lab4_jh.sv(127): always construct contains both blocking and non-blocking assignments" {  } { { "db/lab4_jh.sv" "" { Text "C:/Users/jmhearn/Desktop/lab4_jh/db/lab4_jh.sv" 127 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1632727398443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lab4_jh.sv 6 6 " "Found 6 design units, including 6 entities, in source file db/lab4_jh.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_jh " "Found entity 1: lab4_jh" {  } { { "db/lab4_jh.sv" "" { Text "C:/Users/jmhearn/Desktop/lab4_jh/db/lab4_jh.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632727398444 ""} { "Info" "ISGN_ENTITY_NAME" "2 slowerClock " "Found entity 2: slowerClock" {  } { { "db/lab4_jh.sv" "" { Text "C:/Users/jmhearn/Desktop/lab4_jh/db/lab4_jh.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632727398444 ""} { "Info" "ISGN_ENTITY_NAME" "3 poweredSwitch " "Found entity 3: poweredSwitch" {  } { { "db/lab4_jh.sv" "" { Text "C:/Users/jmhearn/Desktop/lab4_jh/db/lab4_jh.sv" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632727398444 ""} { "Info" "ISGN_ENTITY_NAME" "4 assignSegments " "Found entity 4: assignSegments" {  } { { "db/lab4_jh.sv" "" { Text "C:/Users/jmhearn/Desktop/lab4_jh/db/lab4_jh.sv" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632727398444 ""} { "Info" "ISGN_ENTITY_NAME" "5 takeInput " "Found entity 5: takeInput" {  } { { "db/lab4_jh.sv" "" { Text "C:/Users/jmhearn/Desktop/lab4_jh/db/lab4_jh.sv" 81 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632727398444 ""} { "Info" "ISGN_ENTITY_NAME" "6 decodeInput " "Found entity 6: decodeInput" {  } { { "db/lab4_jh.sv" "" { Text "C:/Users/jmhearn/Desktop/lab4_jh/db/lab4_jh.sv" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632727398444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632727398444 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lab4_jh.sv(17) " "Verilog HDL Instantiation warning at lab4_jh.sv(17): instance has no name" {  } { { "db/lab4_jh.sv" "" { Text "C:/Users/jmhearn/Desktop/lab4_jh/db/lab4_jh.sv" 17 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1632727398445 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lab4_jh.sv(18) " "Verilog HDL Instantiation warning at lab4_jh.sv(18): instance has no name" {  } { { "db/lab4_jh.sv" "" { Text "C:/Users/jmhearn/Desktop/lab4_jh/db/lab4_jh.sv" 18 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1632727398446 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lab4_jh.sv(125) " "Verilog HDL Instantiation warning at lab4_jh.sv(125): instance has no name" {  } { { "db/lab4_jh.sv" "" { Text "C:/Users/jmhearn/Desktop/lab4_jh/db/lab4_jh.sv" 125 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1632727398446 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lab4_jh.sv(21) " "Verilog HDL Instantiation warning at lab4_jh.sv(21): instance has no name" {  } { { "db/lab4_jh.sv" "" { Text "C:/Users/jmhearn/Desktop/lab4_jh/db/lab4_jh.sv" 21 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1632727398446 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lab4_jh.sv(25) " "Verilog HDL Instantiation warning at lab4_jh.sv(25): instance has no name" {  } { { "db/lab4_jh.sv" "" { Text "C:/Users/jmhearn/Desktop/lab4_jh/db/lab4_jh.sv" 25 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1632727398446 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab4_jh " "Elaborating entity \"lab4_jh\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1632727398467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "poweredSwitch poweredSwitch:comb_3 " "Elaborating entity \"poweredSwitch\" for hierarchy \"poweredSwitch:comb_3\"" {  } { { "db/lab4_jh.sv" "comb_3" { Text "C:/Users/jmhearn/Desktop/lab4_jh/db/lab4_jh.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632727398468 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 lab4_jh.sv(46) " "Verilog HDL assignment warning at lab4_jh.sv(46): truncated value with size 32 to match size of target (30)" {  } { { "db/lab4_jh.sv" "" { Text "C:/Users/jmhearn/Desktop/lab4_jh/db/lab4_jh.sv" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1632727398469 "|lab4_jh|poweredSwitch:comb_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slowerClock slowerClock:comb_4 " "Elaborating entity \"slowerClock\" for hierarchy \"slowerClock:comb_4\"" {  } { { "db/lab4_jh.sv" "comb_4" { Text "C:/Users/jmhearn/Desktop/lab4_jh/db/lab4_jh.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632727398469 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 lab4_jh.sv(36) " "Verilog HDL assignment warning at lab4_jh.sv(36): truncated value with size 32 to match size of target (20)" {  } { { "db/lab4_jh.sv" "" { Text "C:/Users/jmhearn/Desktop/lab4_jh/db/lab4_jh.sv" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1632727398470 "|lab4_jh|slowerClock:comb_4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "takeInput takeInput:comb_5 " "Elaborating entity \"takeInput\" for hierarchy \"takeInput:comb_5\"" {  } { { "db/lab4_jh.sv" "comb_5" { Text "C:/Users/jmhearn/Desktop/lab4_jh/db/lab4_jh.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632727398470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decodeInput takeInput:comb_5\|decodeInput:comb_67 " "Elaborating entity \"decodeInput\" for hierarchy \"takeInput:comb_5\|decodeInput:comb_67\"" {  } { { "db/lab4_jh.sv" "comb_67" { Text "C:/Users/jmhearn/Desktop/lab4_jh/db/lab4_jh.sv" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632727398471 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "lab4_jh.sv(148) " "Verilog HDL Case Statement information at lab4_jh.sv(148): all case item expressions in this case statement are onehot" {  } { { "db/lab4_jh.sv" "" { Text "C:/Users/jmhearn/Desktop/lab4_jh/db/lab4_jh.sv" 148 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1632727398471 "|lab4_jh|takeInput:comb_5|decodeInput:comb_67"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assignSegments assignSegments:comb_10 " "Elaborating entity \"assignSegments\" for hierarchy \"assignSegments:comb_10\"" {  } { { "db/lab4_jh.sv" "comb_10" { Text "C:/Users/jmhearn/Desktop/lab4_jh/db/lab4_jh.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632727398472 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1632727398853 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1632727399129 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/jmhearn/Desktop/lab4_jh/output_files/lab4_jh.map.smsg " "Generated suppressed messages file C:/Users/jmhearn/Desktop/lab4_jh/output_files/lab4_jh.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632727399149 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1632727399233 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632727399233 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "118 " "Implemented 118 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1632727399272 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1632727399272 ""} { "Info" "ICUT_CUT_TM_LCELLS" "99 " "Implemented 99 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1632727399272 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1632727399272 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4757 " "Peak virtual memory: 4757 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1632727399287 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 27 00:23:19 2021 " "Processing ended: Mon Sep 27 00:23:19 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1632727399287 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1632727399287 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1632727399287 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1632727399287 ""}
