INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/half_adder/vivado_prj/half_adder.srcs/sources_1/new/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/half_adder/vivado_prj/half_adder.srcs/sim_1/new/tb_half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/half_adder/vivado_prj/half_adder.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
