* Z:\mnt\design.r\spice\examples\4220.asc
R1 IN+ N004 100K
R2 N001 IN+ 5m
R3 N002 N003 10
C1 0 N003 10n Rser=1K
R4 IN+ N007 20K
R5 IN+ N005 36.5K
V1 IN+ 0 PULSE(0 12 0 20u 1u 200m 250m)
C2 0 N010 10n
C3 N009 0 1µ
C4 N005 0 10n
R6 N005 0 4.99K
R7 0 N010 4.99K
R8 N010 IN- 36.5K
C5 N013 0 0.1µ
R9 N013 IN- 1
R10 N015 IN- 5m
R11 OUT+ N008 20K
R12 OUT+ N006 36.5K
R13 N011 OUT- 36.5K
R14 N006 0 4.99K
R15 0 N011 4.99K
C6 OUT- N012 10n Rser=1K
C7 N012 N015 100n
C8 OUT+ 0 33µ Rser=25m
C9 0 OUT- 33µ Rser=25m
R16 OUT+ 0 10
R17 0 OUT- 10
R18 N012 N014 10
M§Q1 N001 N002 OUT+ OUT+ SUM85N03-06P
M§Q2 OUT- N014 N015 N015 SUM85N03-06P
XU1 N013 IN- N015 N012 N011 N010 N004 N009 0 N008 N007 N005 N006 N003 N001 IN+ LT4220
I1 OUT+ 0 PWL(0 0 60m 0 120m 10 200m 10 260m 0) load
V2 0 IN- PULSE(0 12 0 20u 1u 200m 250m)
I2 0 OUT- PWL(0 0 60m 0 120m 10 200m 10 260m 0) load
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 400m startup
.lib LT4220.sub
.backanno
.end
