/*
 * DO NOT EDIT THIS FILE!
 * This file is auto-generated from the registers file.
 * Edits to this file will be lost when it is regenerated.
 *
 * 
 * This license is set out in https://raw.githubusercontent.com/Broadcom-Network-Switching-Software/OpenBCM/master/Legal/LICENSE file.
 * 
 * Copyright 2007-2020 Broadcom Inc. All rights reserved.
 *
 * File:        allformats_m.i
 * Purpose:     Independent format descriptions.
 */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_MAC_BLOCK_ACTION_SETfmt */ 
        /* format            MAC_BLOCK_ACTION_SETfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_MAC_BLOCK_ACTION_SETfmt_fields,
        /* bits        */ 6,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_MAC_HDRfmt */ 
        /* format            MAC_HDRfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_MAC_HDRfmt_fields,
        /* bits        */ 112,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_MAC_IP_BIND_ACTION_SETfmt */ 
        /* format            MAC_IP_BIND_ACTION_SETfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_MAC_IP_BIND_ACTION_SETfmt_fields,
        /* bits        */ 65,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_MAC_RRSVfmt */ 
        /* format            MAC_RRSVfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_MAC_RRSVfmt_fields,
        /* bits        */ 26,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_MAC_RSVfmt */ 
        /* format            MAC_RSVfmt */
        /* nFields     */ 20,
        /* *fields     */ soc_MAC_RSVfmt_fields,
        /* bits        */ 35,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_MAC_RSV_PFCfmt */ 
        /* format            MAC_RSV_PFCfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_MAC_RSV_PFCfmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_MAC_TSVfmt */ 
        /* format            MAC_TSVfmt */
        /* nFields     */ 16,
        /* *fields     */ soc_MAC_TSVfmt_fields,
        /* bits        */ 46,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_MATCH_ID_DOPfmt */ 
        /* format            MATCH_ID_DOPfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_MATCH_ID_DOPfmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_MATCH_ID_DOP_BCM56370_A0fmt */ 
        /* format            MATCH_ID_DOPfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_MATCH_ID_DOP_BCM56370_A0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_MATCH_ID_DOP_DOPfmt */ 
        /* format            MATCH_ID_DOP_DOPfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_MATCH_ID_DOP_DOPfmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_MATCH_ID_DOP_DOP_BCM56370_A0fmt */ 
        /* format            MATCH_ID_DOP_DOPfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_MATCH_ID_DOP_DOP_BCM56370_A0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_MA_STATE_COV_DEFSfmt */ 
        /* format            MA_STATE_COV_DEFSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_MA_STATE_COV_DEFSfmt_fields,
        /* bits        */ 19,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_MA_STATE_COV_DEFS_BCM53400_A0fmt */ 
        /* format            MA_STATE_COV_DEFSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_MA_STATE_COV_DEFS_BCM53400_A0fmt_fields,
        /* bits        */ 18,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_MA_STATE_COV_DEFS_BCM53540_A0fmt */ 
        /* format            MA_STATE_COV_DEFSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_MA_STATE_COV_DEFS_BCM53400_A0fmt_fields,
        /* bits        */ 18,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_MA_STATE_COV_DEFS_BCM53570_A0fmt */ 
        /* format            MA_STATE_COV_DEFSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_MA_STATE_COV_DEFS_BCM53400_A0fmt_fields,
        /* bits        */ 18,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_MA_STATE_COV_DEFS_BCM53570_B0fmt */ 
        /* format            MA_STATE_COV_DEFSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_MA_STATE_COV_DEFS_BCM53400_A0fmt_fields,
        /* bits        */ 18,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_MA_STATE_COV_DEFS_BCM56150_A0fmt */ 
        /* format            MA_STATE_COV_DEFSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_MA_STATE_COV_DEFS_BCM56150_A0fmt_fields,
        /* bits        */ 18,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_MA_STATE_COV_DEFS_BCM56160_A0fmt */ 
        /* format            MA_STATE_COV_DEFSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_MA_STATE_COV_DEFS_BCM53400_A0fmt_fields,
        /* bits        */ 18,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_MA_STATE_COV_DEFS_BCM56560_A0fmt */ 
        /* format            MA_STATE_COV_DEFSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_MA_STATE_COV_DEFS_BCM56560_A0fmt_fields,
        /* bits        */ 19,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_MA_STATE_COV_DEFS_BCM56560_B0fmt */ 
        /* format            MA_STATE_COV_DEFSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_MA_STATE_COV_DEFS_BCM56560_A0fmt_fields,
        /* bits        */ 19,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_MA_STATE_COV_DEFS_BCM56670_A0fmt */ 
        /* format            MA_STATE_COV_DEFSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_MA_STATE_COV_DEFS_BCM56560_A0fmt_fields,
        /* bits        */ 19,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_MA_STATE_COV_DEFS_BCM56670_B0fmt */ 
        /* format            MA_STATE_COV_DEFSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_MA_STATE_COV_DEFS_BCM56560_A0fmt_fields,
        /* bits        */ 19,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_MB_TCB_TO_DEQ_ECC_INFOfmt */ 
        /* format            MB_TCB_TO_DEQ_ECC_INFOfmt */
        /* nFields     */ 18,
        /* *fields     */ soc_MB_TCB_TO_DEQ_ECC_INFOfmt_fields,
        /* bits        */ 56,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_MB_TCB_TO_DEQ_ECC_INFO_BCM56370_A0fmt */ 
        /* format            MB_TCB_TO_DEQ_ECC_INFOfmt */
        /* nFields     */ 12,
        /* *fields     */ soc_MB_TCB_TO_DEQ_ECC_INFO_BCM56370_A0fmt_fields,
        /* bits        */ 42,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_MB_TO_DQX_HDRMISC_INFOfmt */ 
        /* format            MB_TO_DQX_HDRMISC_INFOfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_MB_TO_DQX_HDRMISC_INFOfmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_MCQ_QDBfmt */ 
        /* format            MCQ_QDBfmt */
        /* nFields     */ 20,
        /* *fields     */ soc_MCQ_QDBfmt_fields,
        /* bits        */ 53,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_MCQ_QDB_BCM56340_A0fmt */ 
        /* format            MCQ_QDBfmt */
        /* nFields     */ 22,
        /* *fields     */ soc_MCQ_QDB_BCM56640_A0fmt_fields,
        /* bits        */ 53,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_MCQ_QDB_BCM56640_A0fmt */ 
        /* format            MCQ_QDBfmt */
        /* nFields     */ 22,
        /* *fields     */ soc_MCQ_QDB_BCM56640_A0fmt_fields,
        /* bits        */ 53,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_MC_INDICES_DOPfmt */ 
        /* format            MC_INDICES_DOPfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_MC_INDICES_DOPfmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_MC_INDICES_DOP_BCM56370_A0fmt */ 
        /* format            MC_INDICES_DOPfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_MC_INDICES_DOP_BCM56370_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0) || \
    defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_MEMADDRfmt */ 
        /* format            MEMADDRfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_MEMADDRfmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_MEMADR_EGR_FLEX_PREEMPT_LOOKUPfmt */ 
        /* format            MEMADR_EGR_FLEX_PREEMPT_LOOKUPfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MEMADR_EGR_FLEX_PREEMPT_LOOKUPfmt_fields,
        /* bits        */ 5,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_MEMADR_EGR_FLEX_PREEMPT_XFR_COUNTfmt */ 
        /* format            MEMADR_EGR_FLEX_PREEMPT_XFR_COUNTfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MEMADR_EGR_FLEX_PREEMPT_XFR_COUNTfmt_fields,
        /* bits        */ 7,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_MIB_MEMORY_ROW0fmt */ 
        /* format            MIB_MEMORY_ROW0fmt */
        /* nFields     */ 8,
        /* *fields     */ soc_MIB_MEMORY_ROW0fmt_fields,
        /* bits        */ 488,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_MIB_MEMORY_ROW1fmt */ 
        /* format            MIB_MEMORY_ROW1fmt */
        /* nFields     */ 8,
        /* *fields     */ soc_MIB_MEMORY_ROW1fmt_fields,
        /* bits        */ 488,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_MIB_MEMORY_ROW2fmt */ 
        /* format            MIB_MEMORY_ROW2fmt */
        /* nFields     */ 8,
        /* *fields     */ soc_MIB_MEMORY_ROW2fmt_fields,
        /* bits        */ 488,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_MIB_MEMORY_ROW3fmt */ 
        /* format            MIB_MEMORY_ROW3fmt */
        /* nFields     */ 8,
        /* *fields     */ soc_MIB_MEMORY_ROW3fmt_fields,
        /* bits        */ 488,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_MIB_MEMORY_ROW4fmt */ 
        /* format            MIB_MEMORY_ROW4fmt */
        /* nFields     */ 8,
        /* *fields     */ soc_MIB_MEMORY_ROW4fmt_fields,
        /* bits        */ 488,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_MIB_MEMORY_ROW5fmt */ 
        /* format            MIB_MEMORY_ROW5fmt */
        /* nFields     */ 8,
        /* *fields     */ soc_MIB_MEMORY_ROW5fmt_fields,
        /* bits        */ 488,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_MIB_MEMORY_ROW6fmt */ 
        /* format            MIB_MEMORY_ROW6fmt */
        /* nFields     */ 8,
        /* *fields     */ soc_MIB_MEMORY_ROW6fmt_fields,
        /* bits        */ 488,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_MIB_MEMORY_ROW7fmt */ 
        /* format            MIB_MEMORY_ROW7fmt */
        /* nFields     */ 8,
        /* *fields     */ soc_MIB_MEMORY_ROW7fmt_fields,
        /* bits        */ 488,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_MIB_MEMORY_ROW8fmt */ 
        /* format            MIB_MEMORY_ROW8fmt */
        /* nFields     */ 8,
        /* *fields     */ soc_MIB_MEMORY_ROW8fmt_fields,
        /* bits        */ 488,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_MIB_MEMORY_ROW9fmt */ 
        /* format            MIB_MEMORY_ROW9fmt */
        /* nFields     */ 8,
        /* *fields     */ soc_MIB_MEMORY_ROW9fmt_fields,
        /* bits        */ 488,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_MIB_MEMORY_ROW10fmt */ 
        /* format            MIB_MEMORY_ROW10fmt */
        /* nFields     */ 8,
        /* *fields     */ soc_MIB_MEMORY_ROW10fmt_fields,
        /* bits        */ 488,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_MIB_MEMORY_ROW11fmt */ 
        /* format            MIB_MEMORY_ROW11fmt */
        /* nFields     */ 8,
        /* *fields     */ soc_MIB_MEMORY_ROW11fmt_fields,
        /* bits        */ 488,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_MIB_MEMORY_ROW12fmt */ 
        /* format            MIB_MEMORY_ROW12fmt */
        /* nFields     */ 8,
        /* *fields     */ soc_MIB_MEMORY_ROW12fmt_fields,
        /* bits        */ 488,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_MIB_MEMORY_ROW13fmt */ 
        /* format            MIB_MEMORY_ROW13fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MIB_MEMORY_ROW13fmt_fields,
        /* bits        */ 512,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_MIB_MEMORY_ROW14fmt */ 
        /* format            MIB_MEMORY_ROW14fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MIB_MEMORY_ROW14fmt_fields,
        /* bits        */ 512,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_MIB_MEMORY_ROW15fmt */ 
        /* format            MIB_MEMORY_ROW15fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MIB_MEMORY_ROW15fmt_fields,
        /* bits        */ 512,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_MIM_TUNNEL_TERM_ACTION_SETfmt */ 
        /* format            MIM_TUNNEL_TERM_ACTION_SETfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MIM_TUNNEL_TERM_ACTION_SETfmt_fields,
        /* bits        */ 1,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_MIRROR_DOPfmt */ 
        /* format            MIRROR_DOPfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_MIRROR_DOPfmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_MIRROR_DOP_BCM56370_A0fmt */ 
        /* format            MIRROR_DOPfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_MIRROR_DOP_BCM56370_A0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56504_A0)
    { /* SOC_FORMAT_INT_MMU_CBPPACKETHEADERfmt */ 
        /* format            MMU_CBPPACKETHEADERfmt */
        /* nFields     */ 21,
        /* *fields     */ soc_MMU_CBPPACKETHEADERfmt_fields,
        /* bits        */ 78,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53314_A0)
    { /* SOC_FORMAT_INT_MMU_CBPPACKETHEADER_BCM53314_A0fmt */ 
        /* format            MMU_CBPPACKETHEADERfmt */
        /* nFields     */ 22,
        /* *fields     */ soc_MMU_CBPPACKETHEADER_BCM53314_A0fmt_fields,
        /* bits        */ 68,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53324_A0)
    { /* SOC_FORMAT_INT_MMU_CBPPACKETHEADER_BCM53324_A0fmt */ 
        /* format            MMU_CBPPACKETHEADERfmt */
        /* nFields     */ 22,
        /* *fields     */ soc_MMU_CBPPACKETHEADER_BCM53314_A0fmt_fields,
        /* bits        */ 68,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_MMU_CBPPACKETHEADER_BCM53400_A0fmt */ 
        /* format            MMU_CBPPACKETHEADERfmt */
        /* nFields     */ 72,
        /* *fields     */ soc_MMU_CBPPACKETHEADER_BCM53400_A0fmt_fields,
        /* bits        */ 315,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_MMU_CBPPACKETHEADER_BCM53540_A0fmt */ 
        /* format            MMU_CBPPACKETHEADERfmt */
        /* nFields     */ 71,
        /* *fields     */ soc_MMU_CBPPACKETHEADER_BCM56160_A0fmt_fields,
        /* bits        */ 315,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_MMU_CBPPACKETHEADER_BCM53570_A0fmt */ 
        /* format            MMU_CBPPACKETHEADERfmt */
        /* nFields     */ 82,
        /* *fields     */ soc_MMU_CBPPACKETHEADER_BCM53570_A0fmt_fields,
        /* bits        */ 363,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_MMU_CBPPACKETHEADER_BCM53570_B0fmt */ 
        /* format            MMU_CBPPACKETHEADERfmt */
        /* nFields     */ 83,
        /* *fields     */ soc_MMU_CBPPACKETHEADER_BCM53570_B0fmt_fields,
        /* bits        */ 363,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_FORMAT_INT_MMU_CBPPACKETHEADER_BCM56142_A0fmt */ 
        /* format            MMU_CBPPACKETHEADERfmt */
        /* nFields     */ 56,
        /* *fields     */ soc_MMU_CBPPACKETHEADER_BCM56142_A0fmt_fields,
        /* bits        */ 240,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_MMU_CBPPACKETHEADER_BCM56150_A0fmt */ 
        /* format            MMU_CBPPACKETHEADERfmt */
        /* nFields     */ 60,
        /* *fields     */ soc_MMU_CBPPACKETHEADER_BCM56150_A0fmt_fields,
        /* bits        */ 293,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_MMU_CBPPACKETHEADER_BCM56160_A0fmt */ 
        /* format            MMU_CBPPACKETHEADERfmt */
        /* nFields     */ 71,
        /* *fields     */ soc_MMU_CBPPACKETHEADER_BCM56160_A0fmt_fields,
        /* bits        */ 315,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56224_A0)
    { /* SOC_FORMAT_INT_MMU_CBPPACKETHEADER_BCM56224_A0fmt */ 
        /* format            MMU_CBPPACKETHEADERfmt */
        /* nFields     */ 27,
        /* *fields     */ soc_MMU_CBPPACKETHEADER_BCM56224_A0fmt_fields,
        /* bits        */ 94,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56224_B0)
    { /* SOC_FORMAT_INT_MMU_CBPPACKETHEADER_BCM56224_B0fmt */ 
        /* format            MMU_CBPPACKETHEADERfmt */
        /* nFields     */ 27,
        /* *fields     */ soc_MMU_CBPPACKETHEADER_BCM56224_A0fmt_fields,
        /* bits        */ 94,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56314_A0)
    { /* SOC_FORMAT_INT_MMU_CBPPACKETHEADER_BCM56314_A0fmt */ 
        /* format            MMU_CBPPACKETHEADERfmt */
        /* nFields     */ 26,
        /* *fields     */ soc_MMU_CBPPACKETHEADER_BCM56504_B0fmt_fields,
        /* bits        */ 86,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56504_B0)
    { /* SOC_FORMAT_INT_MMU_CBPPACKETHEADER_BCM56504_B0fmt */ 
        /* format            MMU_CBPPACKETHEADERfmt */
        /* nFields     */ 26,
        /* *fields     */ soc_MMU_CBPPACKETHEADER_BCM56504_B0fmt_fields,
        /* bits        */ 86,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_FORMAT_INT_MMU_CBPPACKETHEADER_BCM56514_A0fmt */ 
        /* format            MMU_CBPPACKETHEADERfmt */
        /* nFields     */ 26,
        /* *fields     */ soc_MMU_CBPPACKETHEADER_BCM56504_B0fmt_fields,
        /* bits        */ 86,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_FORMAT_INT_MMU_CBPPACKETHEADER_BCM56800_A0fmt */ 
        /* format            MMU_CBPPACKETHEADERfmt */
        /* nFields     */ 21,
        /* *fields     */ soc_MMU_CBPPACKETHEADERfmt_fields,
        /* bits        */ 78,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56800_A0)
    { /* SOC_FORMAT_INT_MMU_CCPHEADERfmt */ 
        /* format            MMU_CCPHEADERfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_MMU_CCPHEADERfmt_fields,
        /* bits        */ 45,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53314_A0)
    { /* SOC_FORMAT_INT_MMU_CCPHEADER_BCM53314_A0fmt */ 
        /* format            MMU_CCPHEADERfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_MMU_CCPHEADER_BCM53314_A0fmt_fields,
        /* bits        */ 45,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53324_A0)
    { /* SOC_FORMAT_INT_MMU_CCPHEADER_BCM53324_A0fmt */ 
        /* format            MMU_CCPHEADERfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_MMU_CCPHEADER_BCM53314_A0fmt_fields,
        /* bits        */ 45,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_MMU_CCPHEADER_BCM53400_A0fmt */ 
        /* format            MMU_CCPHEADERfmt */
        /* nFields     */ 12,
        /* *fields     */ soc_MMU_CCPHEADER_BCM53400_A0fmt_fields,
        /* bits        */ 58,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_MMU_CCPHEADER_BCM53540_A0fmt */ 
        /* format            MMU_CCPHEADERfmt */
        /* nFields     */ 12,
        /* *fields     */ soc_MMU_CCPHEADER_BCM53540_A0fmt_fields,
        /* bits        */ 56,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_MMU_CCPHEADER_BCM53570_A0fmt */ 
        /* format            MMU_CCPHEADERfmt */
        /* nFields     */ 14,
        /* *fields     */ soc_MMU_CCPHEADER_BCM53570_A0fmt_fields,
        /* bits        */ 65,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_MMU_CCPHEADER_BCM53570_B0fmt */ 
        /* format            MMU_CCPHEADERfmt */
        /* nFields     */ 14,
        /* *fields     */ soc_MMU_CCPHEADER_BCM53570_A0fmt_fields,
        /* bits        */ 65,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_FORMAT_INT_MMU_CCPHEADER_BCM56142_A0fmt */ 
        /* format            MMU_CCPHEADERfmt */
        /* nFields     */ 11,
        /* *fields     */ soc_MMU_CCPHEADER_BCM56142_A0fmt_fields,
        /* bits        */ 55,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_MMU_CCPHEADER_BCM56150_A0fmt */ 
        /* format            MMU_CCPHEADERfmt */
        /* nFields     */ 11,
        /* *fields     */ soc_MMU_CCPHEADER_BCM56150_A0fmt_fields,
        /* bits        */ 55,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_MMU_CCPHEADER_BCM56160_A0fmt */ 
        /* format            MMU_CCPHEADERfmt */
        /* nFields     */ 12,
        /* *fields     */ soc_MMU_CCPHEADER_BCM53400_A0fmt_fields,
        /* bits        */ 58,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56224_A0)
    { /* SOC_FORMAT_INT_MMU_CCPHEADER_BCM56224_A0fmt */ 
        /* format            MMU_CCPHEADERfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_MMU_CCPHEADER_BCM56224_A0fmt_fields,
        /* bits        */ 45,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56224_B0)
    { /* SOC_FORMAT_INT_MMU_CCPHEADER_BCM56224_B0fmt */ 
        /* format            MMU_CCPHEADERfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_MMU_CCPHEADER_BCM56224_B0fmt_fields,
        /* bits        */ 45,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56314_A0)
    { /* SOC_FORMAT_INT_MMU_CCPHEADER_BCM56314_A0fmt */ 
        /* format            MMU_CCPHEADERfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_MMU_CCPHEADERfmt_fields,
        /* bits        */ 45,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_FORMAT_INT_MMU_CCPHEADER_BCM56514_A0fmt */ 
        /* format            MMU_CCPHEADERfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_MMU_CCPHEADERfmt_fields,
        /* bits        */ 45,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_MMU_CCP_TO_CFAP_CELL_INFOfmt */ 
        /* format            MMU_CCP_TO_CFAP_CELL_INFOfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_MMU_CCP_TO_CFAP_CELL_INFOfmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_FORMAT_INT_MMU_CELLHDR_2_CRRUfmt */ 
        /* format            MMU_CELLHDR_2_CRRUfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_MMU_CELLHDR_2_CRRUfmt_fields,
        /* bits        */ 33,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53314_A0)
    { /* SOC_FORMAT_INT_MMU_CELLHDR_2_CRRU_BCM53314_A0fmt */ 
        /* format            MMU_CELLHDR_2_CRRUfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_MMU_CELLHDR_2_CRRU_BCM53314_A0fmt_fields,
        /* bits        */ 33,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53324_A0)
    { /* SOC_FORMAT_INT_MMU_CELLHDR_2_CRRU_BCM53324_A0fmt */ 
        /* format            MMU_CELLHDR_2_CRRUfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_MMU_CELLHDR_2_CRRU_BCM53314_A0fmt_fields,
        /* bits        */ 33,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_MMU_CELLHDR_2_CRRU_BCM53400_A0fmt */ 
        /* format            MMU_CELLHDR_2_CRRUfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_MMU_CELLHDR_2_CRRU_BCM53400_A0fmt_fields,
        /* bits        */ 33,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_MMU_CELLHDR_2_CRRU_BCM53540_A0fmt */ 
        /* format            MMU_CELLHDR_2_CRRUfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_MMU_CELLHDR_2_CRRU_BCM53540_A0fmt_fields,
        /* bits        */ 31,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_MMU_CELLHDR_2_CRRU_BCM53570_A0fmt */ 
        /* format            MMU_CELLHDR_2_CRRUfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_MMU_CELLHDR_2_CRRU_BCM53570_A0fmt_fields,
        /* bits        */ 28,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_MMU_CELLHDR_2_CRRU_BCM53570_B0fmt */ 
        /* format            MMU_CELLHDR_2_CRRUfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_MMU_CELLHDR_2_CRRU_BCM53570_A0fmt_fields,
        /* bits        */ 28,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_FORMAT_INT_MMU_CELLHDR_2_CRRU_BCM56142_A0fmt */ 
        /* format            MMU_CELLHDR_2_CRRUfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_MMU_CELLHDR_2_CRRUfmt_fields,
        /* bits        */ 33,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_MMU_CELLHDR_2_CRRU_BCM56150_A0fmt */ 
        /* format            MMU_CELLHDR_2_CRRUfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_MMU_CELLHDR_2_CRRU_BCM56150_A0fmt_fields,
        /* bits        */ 33,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_MMU_CELLHDR_2_CRRU_BCM56160_A0fmt */ 
        /* format            MMU_CELLHDR_2_CRRUfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_MMU_CELLHDR_2_CRRU_BCM53400_A0fmt_fields,
        /* bits        */ 33,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_MMU_CFAP_MSBUSfmt */ 
        /* format            MMU_CFAP_MSBUSfmt */
        /* nFields     */ 15,
        /* *fields     */ soc_MMU_CFAP_MSBUSfmt_fields,
        /* bits        */ 138,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_MMU_CFAP_TO_CRB_ENQ_INFOfmt */ 
        /* format            MMU_CFAP_TO_CRB_ENQ_INFOfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_MMU_CFAP_TO_CRB_ENQ_INFOfmt_fields,
        /* bits        */ 19,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_MMU_CFAP_TO_MB_CELL_INFOfmt */ 
        /* format            MMU_CFAP_TO_MB_CELL_INFOfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_MMU_CFAP_TO_MB_CELL_INFOfmt_fields,
        /* bits        */ 19,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_MMU_CFAP_TO_THDI_REL_INFOfmt */ 
        /* format            MMU_CFAP_TO_THDI_REL_INFOfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_MMU_CFAP_TO_THDI_REL_INFOfmt_fields,
        /* bits        */ 21,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_MMU_CFAP_TO_THDO_DEQCHK_INFOfmt */ 
        /* format            MMU_CFAP_TO_THDO_DEQCHK_INFOfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_MMU_CFAP_TO_THDO_DEQCHK_INFOfmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_MMU_CLSCH_TO_PKSCH_PICK_INFOfmt */ 
        /* format            MMU_CLSCH_TO_PKSCH_PICK_INFOfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_MMU_CLSCH_TO_PKSCH_PICK_INFOfmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_MMU_CLSCH_TO_SHP_DEQ_INFOfmt */ 
        /* format            MMU_CLSCH_TO_SHP_DEQ_INFOfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_MMU_CLSCH_TO_SHP_DEQ_INFOfmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_MMU_CMICXQHEADERfmt */ 
        /* format            MMU_CMICXQHEADERfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_MMU_CMICXQHEADERfmt_fields,
        /* bits        */ 81,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_MMU_CMICXQHEADER_BCM53540_A0fmt */ 
        /* format            MMU_CMICXQHEADERfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_MMU_CMICXQHEADER_BCM53540_A0fmt_fields,
        /* bits        */ 79,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_MMU_CMICXQHEADER_BCM53570_A0fmt */ 
        /* format            MMU_CMICXQHEADERfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_MMU_CMICXQHEADER_BCM53570_A0fmt_fields,
        /* bits        */ 91,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_MMU_CMICXQHEADER_BCM53570_B0fmt */ 
        /* format            MMU_CMICXQHEADERfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_MMU_CMICXQHEADER_BCM53570_A0fmt_fields,
        /* bits        */ 91,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_MMU_COEFC_INDEXfmt */ 
        /* format            MMU_COEFC_INDEXfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_MMU_COEFC_INDEXfmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_MMU_COEFC_INDEX_BCM56560_A0fmt */ 
        /* format            MMU_COEFC_INDEXfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_MMU_COEFC_INDEX_BCM56560_A0fmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_MMU_COEFC_INDEX_BCM56560_B0fmt */ 
        /* format            MMU_COEFC_INDEXfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_MMU_COEFC_INDEX_BCM56560_A0fmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_MMU_COEFC_INDEX_BCM56670_A0fmt */ 
        /* format            MMU_COEFC_INDEXfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_MMU_COEFC_INDEX_BCM56670_A0fmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_MMU_COEFC_INDEX_BCM56670_B0fmt */ 
        /* format            MMU_COEFC_INDEXfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_MMU_COEFC_INDEX_BCM56670_A0fmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56504_A0)
    { /* SOC_FORMAT_INT_MMU_CPATH_TO_DPATHfmt */ 
        /* format            MMU_CPATH_TO_DPATHfmt */
        /* nFields     */ 52,
        /* *fields     */ soc_MMU_CPATH_TO_DPATHfmt_fields,
        /* bits        */ 427,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53314_A0)
    { /* SOC_FORMAT_INT_MMU_CPATH_TO_DPATH_BCM53314_A0fmt */ 
        /* format            MMU_CPATH_TO_DPATHfmt */
        /* nFields     */ 54,
        /* *fields     */ soc_MMU_CPATH_TO_DPATH_BCM53314_A0fmt_fields,
        /* bits        */ 425,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53324_A0)
    { /* SOC_FORMAT_INT_MMU_CPATH_TO_DPATH_BCM53324_A0fmt */ 
        /* format            MMU_CPATH_TO_DPATHfmt */
        /* nFields     */ 54,
        /* *fields     */ soc_MMU_CPATH_TO_DPATH_BCM53314_A0fmt_fields,
        /* bits        */ 425,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_FORMAT_INT_MMU_CPATH_TO_DPATH_BCM56142_A0fmt */ 
        /* format            MMU_CPATH_TO_DPATHfmt */
        /* nFields     */ 74,
        /* *fields     */ soc_MMU_CPATH_TO_DPATH_BCM56142_A0fmt_fields,
        /* bits        */ 642,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_MMU_CPATH_TO_DPATH_BCM56150_A0fmt */ 
        /* format            MMU_CPATH_TO_DPATHfmt */
        /* nFields     */ 75,
        /* *fields     */ soc_MMU_CPATH_TO_DPATH_BCM56150_A0fmt_fields,
        /* bits        */ 659,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56224_A0)
    { /* SOC_FORMAT_INT_MMU_CPATH_TO_DPATH_BCM56224_A0fmt */ 
        /* format            MMU_CPATH_TO_DPATHfmt */
        /* nFields     */ 61,
        /* *fields     */ soc_MMU_CPATH_TO_DPATH_BCM56224_A0fmt_fields,
        /* bits        */ 549,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56224_B0)
    { /* SOC_FORMAT_INT_MMU_CPATH_TO_DPATH_BCM56224_B0fmt */ 
        /* format            MMU_CPATH_TO_DPATHfmt */
        /* nFields     */ 61,
        /* *fields     */ soc_MMU_CPATH_TO_DPATH_BCM56224_A0fmt_fields,
        /* bits        */ 549,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56314_A0)
    { /* SOC_FORMAT_INT_MMU_CPATH_TO_DPATH_BCM56314_A0fmt */ 
        /* format            MMU_CPATH_TO_DPATHfmt */
        /* nFields     */ 52,
        /* *fields     */ soc_MMU_CPATH_TO_DPATH_BCM56504_B0fmt_fields,
        /* bits        */ 438,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56504_B0)
    { /* SOC_FORMAT_INT_MMU_CPATH_TO_DPATH_BCM56504_B0fmt */ 
        /* format            MMU_CPATH_TO_DPATHfmt */
        /* nFields     */ 52,
        /* *fields     */ soc_MMU_CPATH_TO_DPATH_BCM56504_B0fmt_fields,
        /* bits        */ 438,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_FORMAT_INT_MMU_CPATH_TO_DPATH_BCM56514_A0fmt */ 
        /* format            MMU_CPATH_TO_DPATHfmt */
        /* nFields     */ 54,
        /* *fields     */ soc_MMU_CPATH_TO_DPATH_BCM56514_A0fmt_fields,
        /* bits        */ 455,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_FORMAT_INT_MMU_CPATH_TO_DPATH_BCM56800_A0fmt */ 
        /* format            MMU_CPATH_TO_DPATHfmt */
        /* nFields     */ 53,
        /* *fields     */ soc_MMU_CPATH_TO_DPATH_BCM56800_A0fmt_fields,
        /* bits        */ 455,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56504_A0) || defined(BCM_56800_A0)
    { /* SOC_FORMAT_INT_MMU_CPUCRRUHEADERfmt */ 
        /* format            MMU_CPUCRRUHEADERfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_MMU_CPUCRRUHEADERfmt_fields,
        /* bits        */ 95,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53314_A0)
    { /* SOC_FORMAT_INT_MMU_CPUCRRUHEADER_BCM53314_A0fmt */ 
        /* format            MMU_CPUCRRUHEADERfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_MMU_CPUCRRUHEADER_BCM53314_A0fmt_fields,
        /* bits        */ 96,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53324_A0)
    { /* SOC_FORMAT_INT_MMU_CPUCRRUHEADER_BCM53324_A0fmt */ 
        /* format            MMU_CPUCRRUHEADERfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_MMU_CPUCRRUHEADER_BCM53314_A0fmt_fields,
        /* bits        */ 96,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_MMU_CPUCRRUHEADER_BCM53400_A0fmt */ 
        /* format            MMU_CPUCRRUHEADERfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_MMU_CPUCRRUHEADER_BCM53400_A0fmt_fields,
        /* bits        */ 62,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_MMU_CPUCRRUHEADER_BCM53540_A0fmt */ 
        /* format            MMU_CPUCRRUHEADERfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_MMU_CPUCRRUHEADER_BCM53400_A0fmt_fields,
        /* bits        */ 62,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_MMU_CPUCRRUHEADER_BCM53570_A0fmt */ 
        /* format            MMU_CPUCRRUHEADERfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_MMU_CPUCRRUHEADER_BCM53570_A0fmt_fields,
        /* bits        */ 71,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_MMU_CPUCRRUHEADER_BCM53570_B0fmt */ 
        /* format            MMU_CPUCRRUHEADERfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_MMU_CPUCRRUHEADER_BCM53570_A0fmt_fields,
        /* bits        */ 71,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_FORMAT_INT_MMU_CPUCRRUHEADER_BCM56142_A0fmt */ 
        /* format            MMU_CPUCRRUHEADERfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_MMU_CPUCRRUHEADER_BCM56142_A0fmt_fields,
        /* bits        */ 62,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_MMU_CPUCRRUHEADER_BCM56150_A0fmt */ 
        /* format            MMU_CPUCRRUHEADERfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_MMU_CPUCRRUHEADER_BCM56150_A0fmt_fields,
        /* bits        */ 62,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_MMU_CPUCRRUHEADER_BCM56160_A0fmt */ 
        /* format            MMU_CPUCRRUHEADERfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_MMU_CPUCRRUHEADER_BCM53400_A0fmt_fields,
        /* bits        */ 62,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56224_A0)
    { /* SOC_FORMAT_INT_MMU_CPUCRRUHEADER_BCM56224_A0fmt */ 
        /* format            MMU_CPUCRRUHEADERfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_MMU_CPUCRRUHEADER_BCM56224_A0fmt_fields,
        /* bits        */ 96,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56224_B0)
    { /* SOC_FORMAT_INT_MMU_CPUCRRUHEADER_BCM56224_B0fmt */ 
        /* format            MMU_CPUCRRUHEADERfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_MMU_CPUCRRUHEADER_BCM56224_A0fmt_fields,
        /* bits        */ 96,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56314_A0)
    { /* SOC_FORMAT_INT_MMU_CPUCRRUHEADER_BCM56314_A0fmt */ 
        /* format            MMU_CPUCRRUHEADERfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_MMU_CPUCRRUHEADER_BCM56504_B0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56504_B0)
    { /* SOC_FORMAT_INT_MMU_CPUCRRUHEADER_BCM56504_B0fmt */ 
        /* format            MMU_CPUCRRUHEADERfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_MMU_CPUCRRUHEADER_BCM56504_B0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_FORMAT_INT_MMU_CPUCRRUHEADER_BCM56514_A0fmt */ 
        /* format            MMU_CPUCRRUHEADERfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_MMU_CPUCRRUHEADER_BCM56504_B0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56504_A0) || defined(BCM_56800_A0)
    { /* SOC_FORMAT_INT_MMU_CPUHGCRRUHEADERfmt */ 
        /* format            MMU_CPUHGCRRUHEADERfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_MMU_CPUHGCRRUHEADERfmt_fields,
        /* bits        */ 56,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53314_A0)
    { /* SOC_FORMAT_INT_MMU_CPUHGCRRUHEADER_BCM53314_A0fmt */ 
        /* format            MMU_CPUHGCRRUHEADERfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_MMU_CPUHGCRRUHEADER_BCM56224_A0fmt_fields,
        /* bits        */ 61,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53324_A0)
    { /* SOC_FORMAT_INT_MMU_CPUHGCRRUHEADER_BCM53324_A0fmt */ 
        /* format            MMU_CPUHGCRRUHEADERfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_MMU_CPUHGCRRUHEADER_BCM56224_A0fmt_fields,
        /* bits        */ 61,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_MMU_CPUHGCRRUHEADER_BCM53400_A0fmt */ 
        /* format            MMU_CPUHGCRRUHEADERfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_MMU_CPUHGCRRUHEADER_BCM53400_A0fmt_fields,
        /* bits        */ 24,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_MMU_CPUHGCRRUHEADER_BCM53540_A0fmt */ 
        /* format            MMU_CPUHGCRRUHEADERfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_MMU_CPUHGCRRUHEADER_BCM53400_A0fmt_fields,
        /* bits        */ 24,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_FORMAT_INT_MMU_CPUHGCRRUHEADER_BCM56142_A0fmt */ 
        /* format            MMU_CPUHGCRRUHEADERfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_MMU_CPUHGCRRUHEADER_BCM56142_A0fmt_fields,
        /* bits        */ 24,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_MMU_CPUHGCRRUHEADER_BCM56150_A0fmt */ 
        /* format            MMU_CPUHGCRRUHEADERfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_MMU_CPUHGCRRUHEADER_BCM56150_A0fmt_fields,
        /* bits        */ 24,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_MMU_CPUHGCRRUHEADER_BCM56160_A0fmt */ 
        /* format            MMU_CPUHGCRRUHEADERfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_MMU_CPUHGCRRUHEADER_BCM53400_A0fmt_fields,
        /* bits        */ 24,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56224_A0)
    { /* SOC_FORMAT_INT_MMU_CPUHGCRRUHEADER_BCM56224_A0fmt */ 
        /* format            MMU_CPUHGCRRUHEADERfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_MMU_CPUHGCRRUHEADER_BCM56224_A0fmt_fields,
        /* bits        */ 61,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56224_B0)
    { /* SOC_FORMAT_INT_MMU_CPUHGCRRUHEADER_BCM56224_B0fmt */ 
        /* format            MMU_CPUHGCRRUHEADERfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_MMU_CPUHGCRRUHEADER_BCM56224_A0fmt_fields,
        /* bits        */ 61,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56314_A0)
    { /* SOC_FORMAT_INT_MMU_CPUHGCRRUHEADER_BCM56314_A0fmt */ 
        /* format            MMU_CPUHGCRRUHEADERfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_MMU_CPUHGCRRUHEADER_BCM56504_B0fmt_fields,
        /* bits        */ 23,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56504_B0)
    { /* SOC_FORMAT_INT_MMU_CPUHGCRRUHEADER_BCM56504_B0fmt */ 
        /* format            MMU_CPUHGCRRUHEADERfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_MMU_CPUHGCRRUHEADER_BCM56504_B0fmt_fields,
        /* bits        */ 23,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_FORMAT_INT_MMU_CPUHGCRRUHEADER_BCM56514_A0fmt */ 
        /* format            MMU_CPUHGCRRUHEADERfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_MMU_CPUHGCRRUHEADER_BCM56504_B0fmt_fields,
        /* bits        */ 23,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56504_A0) || defined(BCM_56800_A0)
    { /* SOC_FORMAT_INT_MMU_CPUHGPPPHEADERfmt */ 
        /* format            MMU_CPUHGPPPHEADERfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_MMU_CPUHGPPPHEADERfmt_fields,
        /* bits        */ 51,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53314_A0)
    { /* SOC_FORMAT_INT_MMU_CPUHGPPPHEADER_BCM53314_A0fmt */ 
        /* format            MMU_CPUHGPPPHEADERfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_MMU_CPUHGPPPHEADER_BCM56224_A0fmt_fields,
        /* bits        */ 51,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53324_A0)
    { /* SOC_FORMAT_INT_MMU_CPUHGPPPHEADER_BCM53324_A0fmt */ 
        /* format            MMU_CPUHGPPPHEADERfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_MMU_CPUHGPPPHEADER_BCM56224_A0fmt_fields,
        /* bits        */ 51,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56224_A0)
    { /* SOC_FORMAT_INT_MMU_CPUHGPPPHEADER_BCM56224_A0fmt */ 
        /* format            MMU_CPUHGPPPHEADERfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_MMU_CPUHGPPPHEADER_BCM56224_A0fmt_fields,
        /* bits        */ 51,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56224_B0)
    { /* SOC_FORMAT_INT_MMU_CPUHGPPPHEADER_BCM56224_B0fmt */ 
        /* format            MMU_CPUHGPPPHEADERfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_MMU_CPUHGPPPHEADER_BCM56224_A0fmt_fields,
        /* bits        */ 51,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56314_A0)
    { /* SOC_FORMAT_INT_MMU_CPUHGPPPHEADER_BCM56314_A0fmt */ 
        /* format            MMU_CPUHGPPPHEADERfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_MMU_CPUHGCRRUHEADER_BCM56504_B0fmt_fields,
        /* bits        */ 23,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56504_B0)
    { /* SOC_FORMAT_INT_MMU_CPUHGPPPHEADER_BCM56504_B0fmt */ 
        /* format            MMU_CPUHGPPPHEADERfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_MMU_CPUHGCRRUHEADER_BCM56504_B0fmt_fields,
        /* bits        */ 23,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_FORMAT_INT_MMU_CPUHGPPPHEADER_BCM56514_A0fmt */ 
        /* format            MMU_CPUHGPPPHEADERfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_MMU_CPUHGCRRUHEADER_BCM56504_B0fmt_fields,
        /* bits        */ 23,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56504_A0) || defined(BCM_56800_A0)
    { /* SOC_FORMAT_INT_MMU_CPUHGXQHEADERfmt */ 
        /* format            MMU_CPUHGXQHEADERfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_MMU_CPUHGXQHEADERfmt_fields,
        /* bits        */ 48,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53314_A0)
    { /* SOC_FORMAT_INT_MMU_CPUHGXQHEADER_BCM53314_A0fmt */ 
        /* format            MMU_CPUHGXQHEADERfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_MMU_CPUHGXQHEADER_BCM56224_A0fmt_fields,
        /* bits        */ 53,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53324_A0)
    { /* SOC_FORMAT_INT_MMU_CPUHGXQHEADER_BCM53324_A0fmt */ 
        /* format            MMU_CPUHGXQHEADERfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_MMU_CPUHGXQHEADER_BCM56224_A0fmt_fields,
        /* bits        */ 53,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_MMU_CPUHGXQHEADER_BCM53400_A0fmt */ 
        /* format            MMU_CPUHGXQHEADERfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_MMU_CPUHGCRRUHEADER_BCM53400_A0fmt_fields,
        /* bits        */ 24,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_MMU_CPUHGXQHEADER_BCM53540_A0fmt */ 
        /* format            MMU_CPUHGXQHEADERfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_MMU_CPUHGCRRUHEADER_BCM53400_A0fmt_fields,
        /* bits        */ 24,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_MMU_CPUHGXQHEADER_BCM53570_A0fmt */ 
        /* format            MMU_CPUHGXQHEADERfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_MMU_CPUHGCRRUHEADER_BCM53400_A0fmt_fields,
        /* bits        */ 24,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_MMU_CPUHGXQHEADER_BCM53570_B0fmt */ 
        /* format            MMU_CPUHGXQHEADERfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_MMU_CPUHGCRRUHEADER_BCM53400_A0fmt_fields,
        /* bits        */ 24,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_FORMAT_INT_MMU_CPUHGXQHEADER_BCM56142_A0fmt */ 
        /* format            MMU_CPUHGXQHEADERfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_MMU_CPUHGCRRUHEADER_BCM56142_A0fmt_fields,
        /* bits        */ 24,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_MMU_CPUHGXQHEADER_BCM56150_A0fmt */ 
        /* format            MMU_CPUHGXQHEADERfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_MMU_CPUHGCRRUHEADER_BCM56150_A0fmt_fields,
        /* bits        */ 24,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_MMU_CPUHGXQHEADER_BCM56160_A0fmt */ 
        /* format            MMU_CPUHGXQHEADERfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_MMU_CPUHGCRRUHEADER_BCM53400_A0fmt_fields,
        /* bits        */ 24,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56224_A0)
    { /* SOC_FORMAT_INT_MMU_CPUHGXQHEADER_BCM56224_A0fmt */ 
        /* format            MMU_CPUHGXQHEADERfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_MMU_CPUHGXQHEADER_BCM56224_A0fmt_fields,
        /* bits        */ 53,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56224_B0)
    { /* SOC_FORMAT_INT_MMU_CPUHGXQHEADER_BCM56224_B0fmt */ 
        /* format            MMU_CPUHGXQHEADERfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_MMU_CPUHGXQHEADER_BCM56224_A0fmt_fields,
        /* bits        */ 53,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56314_A0)
    { /* SOC_FORMAT_INT_MMU_CPUHGXQHEADER_BCM56314_A0fmt */ 
        /* format            MMU_CPUHGXQHEADERfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_MMU_CPUHGCRRUHEADER_BCM56504_B0fmt_fields,
        /* bits        */ 23,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56504_B0)
    { /* SOC_FORMAT_INT_MMU_CPUHGXQHEADER_BCM56504_B0fmt */ 
        /* format            MMU_CPUHGXQHEADERfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_MMU_CPUHGCRRUHEADER_BCM56504_B0fmt_fields,
        /* bits        */ 23,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_FORMAT_INT_MMU_CPUHGXQHEADER_BCM56514_A0fmt */ 
        /* format            MMU_CPUHGXQHEADERfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_MMU_CPUHGCRRUHEADER_BCM56504_B0fmt_fields,
        /* bits        */ 23,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56504_A0) || defined(BCM_56800_A0)
    { /* SOC_FORMAT_INT_MMU_CPUPPPHEADERfmt */ 
        /* format            MMU_CPUPPPHEADERfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_MMU_CPUPPPHEADERfmt_fields,
        /* bits        */ 90,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56314_A0)
    { /* SOC_FORMAT_INT_MMU_CPUPPPHEADER_BCM56314_A0fmt */ 
        /* format            MMU_CPUPPPHEADERfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_MMU_CPUCRRUHEADER_BCM56504_B0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56504_B0)
    { /* SOC_FORMAT_INT_MMU_CPUPPPHEADER_BCM56504_B0fmt */ 
        /* format            MMU_CPUPPPHEADERfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_MMU_CPUCRRUHEADER_BCM56504_B0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_FORMAT_INT_MMU_CPUPPPHEADER_BCM56514_A0fmt */ 
        /* format            MMU_CPUPPPHEADERfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_MMU_CPUCRRUHEADER_BCM56504_B0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56504_A0) || defined(BCM_56800_A0)
    { /* SOC_FORMAT_INT_MMU_CPUXQHEADERfmt */ 
        /* format            MMU_CPUXQHEADERfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_MMU_CPUXQHEADERfmt_fields,
        /* bits        */ 88,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53314_A0)
    { /* SOC_FORMAT_INT_MMU_CPUXQHEADER_BCM53314_A0fmt */ 
        /* format            MMU_CPUXQHEADERfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_MMU_CPUXQHEADER_BCM53314_A0fmt_fields,
        /* bits        */ 95,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53324_A0)
    { /* SOC_FORMAT_INT_MMU_CPUXQHEADER_BCM53324_A0fmt */ 
        /* format            MMU_CPUXQHEADERfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_MMU_CPUXQHEADER_BCM53314_A0fmt_fields,
        /* bits        */ 95,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_MMU_CPUXQHEADER_BCM53400_A0fmt */ 
        /* format            MMU_CPUXQHEADERfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_MMU_CPUCRRUHEADER_BCM53400_A0fmt_fields,
        /* bits        */ 62,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_MMU_CPUXQHEADER_BCM53540_A0fmt */ 
        /* format            MMU_CPUXQHEADERfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_MMU_CPUCRRUHEADER_BCM53400_A0fmt_fields,
        /* bits        */ 62,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_MMU_CPUXQHEADER_BCM53570_A0fmt */ 
        /* format            MMU_CPUXQHEADERfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_MMU_CPUCRRUHEADER_BCM53570_A0fmt_fields,
        /* bits        */ 71,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_MMU_CPUXQHEADER_BCM53570_B0fmt */ 
        /* format            MMU_CPUXQHEADERfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_MMU_CPUCRRUHEADER_BCM53570_A0fmt_fields,
        /* bits        */ 71,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_FORMAT_INT_MMU_CPUXQHEADER_BCM56142_A0fmt */ 
        /* format            MMU_CPUXQHEADERfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_MMU_CPUCRRUHEADER_BCM56142_A0fmt_fields,
        /* bits        */ 62,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_MMU_CPUXQHEADER_BCM56150_A0fmt */ 
        /* format            MMU_CPUXQHEADERfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_MMU_CPUCRRUHEADER_BCM56150_A0fmt_fields,
        /* bits        */ 62,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_MMU_CPUXQHEADER_BCM56160_A0fmt */ 
        /* format            MMU_CPUXQHEADERfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_MMU_CPUCRRUHEADER_BCM53400_A0fmt_fields,
        /* bits        */ 62,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56224_A0)
    { /* SOC_FORMAT_INT_MMU_CPUXQHEADER_BCM56224_A0fmt */ 
        /* format            MMU_CPUXQHEADERfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_MMU_CPUXQHEADER_BCM56224_A0fmt_fields,
        /* bits        */ 93,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56224_B0)
    { /* SOC_FORMAT_INT_MMU_CPUXQHEADER_BCM56224_B0fmt */ 
        /* format            MMU_CPUXQHEADERfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_MMU_CPUXQHEADER_BCM56224_A0fmt_fields,
        /* bits        */ 93,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56314_A0)
    { /* SOC_FORMAT_INT_MMU_CPUXQHEADER_BCM56314_A0fmt */ 
        /* format            MMU_CPUXQHEADERfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_MMU_CPUCRRUHEADER_BCM56504_B0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56504_B0)
    { /* SOC_FORMAT_INT_MMU_CPUXQHEADER_BCM56504_B0fmt */ 
        /* format            MMU_CPUXQHEADERfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_MMU_CPUCRRUHEADER_BCM56504_B0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_FORMAT_INT_MMU_CPUXQHEADER_BCM56514_A0fmt */ 
        /* format            MMU_CPUXQHEADERfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_MMU_CPUCRRUHEADER_BCM56504_B0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_MMU_CRB_TO_CFAP_ENQ_INFOfmt */ 
        /* format            MMU_CRB_TO_CFAP_ENQ_INFOfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_MMU_CRB_TO_CFAP_ENQ_INFOfmt_fields,
        /* bits        */ 7,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_MMU_CRB_TO_EBCTM_ENQ_CT_REQ_INFOfmt */ 
        /* format            MMU_CRB_TO_EBCTM_ENQ_CT_REQ_INFOfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_MMU_CRB_TO_EBCTM_ENQ_CT_REQ_INFOfmt_fields,
        /* bits        */ 24,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_MMU_CRB_TO_EBCTM_RQE_CT_REQ_INFOfmt */ 
        /* format            MMU_CRB_TO_EBCTM_RQE_CT_REQ_INFOfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_MMU_CRB_TO_EBCTM_RQE_CT_REQ_INFOfmt_fields,
        /* bits        */ 11,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_MMU_CRB_TO_RL_ENQ_CT_CELL_INFOfmt */ 
        /* format            MMU_CRB_TO_RL_ENQ_CT_CELL_INFOfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_MMU_CRB_TO_RL_ENQ_CT_CELL_INFOfmt_fields,
        /* bits        */ 50,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_MMU_CRB_TO_RL_MULTI_COPY_INFOfmt */ 
        /* format            MMU_CRB_TO_RL_MULTI_COPY_INFOfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_MMU_CRB_TO_RL_MULTI_COPY_INFOfmt_fields,
        /* bits        */ 2,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_MMU_CRB_TO_RQE_PKTHDR_INFOfmt */ 
        /* format            MMU_CRB_TO_RQE_PKTHDR_INFOfmt */
        /* nFields     */ 16,
        /* *fields     */ soc_MMU_CRB_TO_RQE_PKTHDR_INFOfmt_fields,
        /* bits        */ 386,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_MMU_CRB_TO_SCB_IP_INFOfmt */ 
        /* format            MMU_CRB_TO_SCB_IP_INFOfmt */
        /* nFields     */ 28,
        /* *fields     */ soc_MMU_CRB_TO_SCB_IP_INFOfmt_fields,
        /* bits        */ 109,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_MMU_CRB_TO_SCB_RQE_CELL_INFOfmt */ 
        /* format            MMU_CRB_TO_SCB_RQE_CELL_INFOfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_CRB_TO_SCB_RQE_CELL_INFOfmt_fields,
        /* bits        */ 23,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_MMU_CRB_TO_SCB_RQE_PKT_INFOfmt */ 
        /* format            MMU_CRB_TO_SCB_RQE_PKT_INFOfmt */
        /* nFields     */ 21,
        /* *fields     */ soc_MMU_CRB_TO_SCB_RQE_PKT_INFOfmt_fields,
        /* bits        */ 75,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_MMU_CRB_TO_THDI_ENQ_INFOfmt */ 
        /* format            MMU_CRB_TO_THDI_ENQ_INFOfmt */
        /* nFields     */ 16,
        /* *fields     */ soc_MMU_CRB_TO_THDI_ENQ_INFOfmt_fields,
        /* bits        */ 26,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_MMU_CRB_TO_THDR_ENQ_CELL_INFOfmt */ 
        /* format            MMU_CRB_TO_THDR_ENQ_CELL_INFOfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_MMU_CRB_TO_THDR_ENQ_CELL_INFOfmt_fields,
        /* bits        */ 42,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56800_A0)
    { /* SOC_FORMAT_INT_MMU_CRRUHEADERfmt */ 
        /* format            MMU_CRRUHEADERfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_MMU_CRRUHEADERfmt_fields,
        /* bits        */ 29,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53314_A0)
    { /* SOC_FORMAT_INT_MMU_CRRUHEADER_BCM53314_A0fmt */ 
        /* format            MMU_CRRUHEADERfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_MMU_CRRUHEADER_BCM53314_A0fmt_fields,
        /* bits        */ 28,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53324_A0)
    { /* SOC_FORMAT_INT_MMU_CRRUHEADER_BCM53324_A0fmt */ 
        /* format            MMU_CRRUHEADERfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_MMU_CRRUHEADER_BCM53314_A0fmt_fields,
        /* bits        */ 28,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_MMU_CRRUHEADER_BCM53400_A0fmt */ 
        /* format            MMU_CRRUHEADERfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_MMU_CRRUHEADER_BCM53400_A0fmt_fields,
        /* bits        */ 30,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_MMU_CRRUHEADER_BCM53540_A0fmt */ 
        /* format            MMU_CRRUHEADERfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_MMU_CRRUHEADER_BCM53540_A0fmt_fields,
        /* bits        */ 28,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_MMU_CRRUHEADER_BCM53570_A0fmt */ 
        /* format            MMU_CRRUHEADERfmt */
        /* nFields     */ 13,
        /* *fields     */ soc_MMU_CRRUHEADER_BCM53570_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_MMU_CRRUHEADER_BCM53570_B0fmt */ 
        /* format            MMU_CRRUHEADERfmt */
        /* nFields     */ 13,
        /* *fields     */ soc_MMU_CRRUHEADER_BCM53570_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_FORMAT_INT_MMU_CRRUHEADER_BCM56142_A0fmt */ 
        /* format            MMU_CRRUHEADERfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_MMU_CRRUHEADER_BCM56224_A0fmt_fields,
        /* bits        */ 30,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_MMU_CRRUHEADER_BCM56150_A0fmt */ 
        /* format            MMU_CRRUHEADERfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_MMU_CRRUHEADER_BCM56150_A0fmt_fields,
        /* bits        */ 30,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_MMU_CRRUHEADER_BCM56160_A0fmt */ 
        /* format            MMU_CRRUHEADERfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_MMU_CRRUHEADER_BCM53400_A0fmt_fields,
        /* bits        */ 30,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56224_A0)
    { /* SOC_FORMAT_INT_MMU_CRRUHEADER_BCM56224_A0fmt */ 
        /* format            MMU_CRRUHEADERfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_MMU_CRRUHEADER_BCM56224_A0fmt_fields,
        /* bits        */ 30,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56224_B0)
    { /* SOC_FORMAT_INT_MMU_CRRUHEADER_BCM56224_B0fmt */ 
        /* format            MMU_CRRUHEADERfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_MMU_CRRUHEADER_BCM56224_A0fmt_fields,
        /* bits        */ 30,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_MMU_CTR_TO_RQE_DATAfmt */ 
        /* format            MMU_CTR_TO_RQE_DATAfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_CTR_TO_RQE_DATAfmt_fields,
        /* bits        */ 1,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56504_A0)
    { /* SOC_FORMAT_INT_MMU_DPATH_TO_CPATHfmt */ 
        /* format            MMU_DPATH_TO_CPATHfmt */
        /* nFields     */ 51,
        /* *fields     */ soc_MMU_DPATH_TO_CPATHfmt_fields,
        /* bits        */ 603,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53314_A0)
    { /* SOC_FORMAT_INT_MMU_DPATH_TO_CPATH_BCM53314_A0fmt */ 
        /* format            MMU_DPATH_TO_CPATHfmt */
        /* nFields     */ 48,
        /* *fields     */ soc_MMU_DPATH_TO_CPATH_BCM53314_A0fmt_fields,
        /* bits        */ 538,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53324_A0)
    { /* SOC_FORMAT_INT_MMU_DPATH_TO_CPATH_BCM53324_A0fmt */ 
        /* format            MMU_DPATH_TO_CPATHfmt */
        /* nFields     */ 48,
        /* *fields     */ soc_MMU_DPATH_TO_CPATH_BCM53314_A0fmt_fields,
        /* bits        */ 538,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_FORMAT_INT_MMU_DPATH_TO_CPATH_BCM56142_A0fmt */ 
        /* format            MMU_DPATH_TO_CPATHfmt */
        /* nFields     */ 59,
        /* *fields     */ soc_MMU_DPATH_TO_CPATH_BCM56142_A0fmt_fields,
        /* bits        */ 668,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_MMU_DPATH_TO_CPATH_BCM56150_A0fmt */ 
        /* format            MMU_DPATH_TO_CPATHfmt */
        /* nFields     */ 59,
        /* *fields     */ soc_MMU_DPATH_TO_CPATH_BCM56150_A0fmt_fields,
        /* bits        */ 669,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56224_A0)
    { /* SOC_FORMAT_INT_MMU_DPATH_TO_CPATH_BCM56224_A0fmt */ 
        /* format            MMU_DPATH_TO_CPATHfmt */
        /* nFields     */ 58,
        /* *fields     */ soc_MMU_DPATH_TO_CPATH_BCM56224_A0fmt_fields,
        /* bits        */ 651,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56224_B0)
    { /* SOC_FORMAT_INT_MMU_DPATH_TO_CPATH_BCM56224_B0fmt */ 
        /* format            MMU_DPATH_TO_CPATHfmt */
        /* nFields     */ 58,
        /* *fields     */ soc_MMU_DPATH_TO_CPATH_BCM56224_A0fmt_fields,
        /* bits        */ 651,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56314_A0)
    { /* SOC_FORMAT_INT_MMU_DPATH_TO_CPATH_BCM56314_A0fmt */ 
        /* format            MMU_DPATH_TO_CPATHfmt */
        /* nFields     */ 52,
        /* *fields     */ soc_MMU_DPATH_TO_CPATH_BCM56504_B0fmt_fields,
        /* bits        */ 616,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56504_B0)
    { /* SOC_FORMAT_INT_MMU_DPATH_TO_CPATH_BCM56504_B0fmt */ 
        /* format            MMU_DPATH_TO_CPATHfmt */
        /* nFields     */ 52,
        /* *fields     */ soc_MMU_DPATH_TO_CPATH_BCM56504_B0fmt_fields,
        /* bits        */ 616,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_FORMAT_INT_MMU_DPATH_TO_CPATH_BCM56514_A0fmt */ 
        /* format            MMU_DPATH_TO_CPATHfmt */
        /* nFields     */ 50,
        /* *fields     */ soc_MMU_DPATH_TO_CPATH_BCM56514_A0fmt_fields,
        /* bits        */ 592,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_FORMAT_INT_MMU_DPATH_TO_CPATH_BCM56800_A0fmt */ 
        /* format            MMU_DPATH_TO_CPATHfmt */
        /* nFields     */ 51,
        /* *fields     */ soc_MMU_DPATH_TO_CPATH_BCM56800_A0fmt_fields,
        /* bits        */ 607,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_MMU_EBCFP_TO_EBCR_CELL_INFOfmt */ 
        /* format            MMU_EBCFP_TO_EBCR_CELL_INFOfmt */
        /* nFields     */ 11,
        /* *fields     */ soc_MMU_EBCFP_TO_EBCR_CELL_INFOfmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_MMU_EBCFP_TO_EBMB_CELL_INFOfmt */ 
        /* format            MMU_EBCFP_TO_EBMB_CELL_INFOfmt */
        /* nFields     */ 27,
        /* *fields     */ soc_MMU_EBCFP_TO_EBMB_CELL_INFOfmt_fields,
        /* bits        */ 95,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_MMU_EBCFP_TO_EBMB_DEQ_CELL_INFOfmt */ 
        /* format            MMU_EBCFP_TO_EBMB_DEQ_CELL_INFOfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_MMU_EBCFP_TO_EBMB_DEQ_CELL_INFOfmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_MMU_EBCR_TO_EBTOQ_ENQ_CELL_INFOfmt */ 
        /* format            MMU_EBCR_TO_EBTOQ_ENQ_CELL_INFOfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_MMU_EBCR_TO_EBTOQ_ENQ_CELL_INFOfmt_fields,
        /* bits        */ 31,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_MMU_EBCTM_STG1_BUS_FORMATfmt */ 
        /* format            MMU_EBCTM_STG1_BUS_FORMATfmt */
        /* nFields     */ 74,
        /* *fields     */ soc_MMU_EBCTM_STG1_BUS_FORMATfmt_fields,
        /* bits        */ 170,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_MMU_EBCTM_STG2_BUS_FORMATfmt */ 
        /* format            MMU_EBCTM_STG2_BUS_FORMATfmt */
        /* nFields     */ 85,
        /* *fields     */ soc_MMU_EBCTM_STG2_BUS_FORMATfmt_fields,
        /* bits        */ 183,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_MMU_EBCTM_STG5_BUS_FORMATfmt */ 
        /* format            MMU_EBCTM_STG5_BUS_FORMATfmt */
        /* nFields     */ 75,
        /* *fields     */ soc_MMU_EBCTM_STG5_BUS_FORMATfmt_fields,
        /* bits        */ 155,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_MMU_EBCTM_STG6_BUS_FORMATfmt */ 
        /* format            MMU_EBCTM_STG6_BUS_FORMATfmt */
        /* nFields     */ 19,
        /* *fields     */ soc_MMU_EBCTM_STG6_BUS_FORMATfmt_fields,
        /* bits        */ 19,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_MMU_EBCTM_TO_CRB_ENQ_CT_DECISION_INFOfmt */ 
        /* format            MMU_EBCTM_TO_CRB_ENQ_CT_DECISION_INFOfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_MMU_EBCTM_TO_CRB_ENQ_CT_DECISION_INFOfmt_fields,
        /* bits        */ 3,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_MMU_EBCTM_TO_CRB_RQE_CT_DECISION_INFOfmt */ 
        /* format            MMU_EBCTM_TO_CRB_RQE_CT_DECISION_INFOfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_MMU_EBCTM_TO_CRB_RQE_CT_DECISION_INFOfmt_fields,
        /* bits        */ 2,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_MMU_EBCTM_TO_EBPCC_CT_FSM_STATEfmt */ 
        /* format            MMU_EBCTM_TO_EBPCC_CT_FSM_STATEfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_EBCTM_TO_EBPCC_CT_FSM_STATEfmt_fields,
        /* bits        */ 4,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_MMU_EBCTM_TO_EBQS_CT_FSM_STATE_INFOfmt */ 
        /* format            MMU_EBCTM_TO_EBQS_CT_FSM_STATE_INFOfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_EBCTM_TO_EBQS_CT_FSM_STATE_INFOfmt_fields,
        /* bits        */ 3,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_MMU_EBCTM_TO_PTSCH_PRETCT_INFOfmt */ 
        /* format            MMU_EBCTM_TO_PTSCH_PRETCT_INFOfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_MMU_EBCTM_TO_PTSCH_PRETCT_INFOfmt_fields,
        /* bits        */ 6,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_MMU_EBCTM_TO_RL_ENQ_CT_DECISION_INFOfmt */ 
        /* format            MMU_EBCTM_TO_RL_ENQ_CT_DECISION_INFOfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_MMU_EBCTM_TO_RL_ENQ_CT_DECISION_INFOfmt_fields,
        /* bits        */ 2,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_MMU_EBMB_TO_EBPTS_DEQ_INFOfmt */ 
        /* format            MMU_EBMB_TO_EBPTS_DEQ_INFOfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_MMU_EBMB_TO_EBPTS_DEQ_INFOfmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_MMU_EBMB_TO_EP_CELL_DATAfmt */ 
        /* format            MMU_EBMB_TO_EP_CELL_DATAfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_MMU_EBMB_TO_EP_CELL_DATAfmt_fields,
        /* bits        */ 2044,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_MMU_EBPCC_TO_EBCTM_TCT_INFOfmt */ 
        /* format            MMU_EBPCC_TO_EBCTM_TCT_INFOfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_MMU_EBPCC_TO_EBCTM_TCT_INFOfmt_fields,
        /* bits        */ 7,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_MMU_EBPCC_TO_PTSCH_DEQ_INC_INFOfmt */ 
        /* format            MMU_EBPCC_TO_PTSCH_DEQ_INC_INFOfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_MMU_EBPCC_TO_PTSCH_DEQ_INC_INFOfmt_fields,
        /* bits        */ 6,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_MMU_EBPCC_TO_PTSCH_PFC_CREDIT_INFOfmt */ 
        /* format            MMU_EBPCC_TO_PTSCH_PFC_CREDIT_INFOfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_MMU_EBPCC_TO_PTSCH_PFC_CREDIT_INFOfmt_fields,
        /* bits        */ 20,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_MMU_EBPCC_TO_PTSCH_PFC_ENQ_INC_INFOfmt */ 
        /* format            MMU_EBPCC_TO_PTSCH_PFC_ENQ_INC_INFOfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_MMU_EBPCC_TO_PTSCH_PFC_ENQ_INC_INFOfmt_fields,
        /* bits        */ 6,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_MMU_EBPCC_TO_QSCH_QUEUE_XOFF_INFOfmt */ 
        /* format            MMU_EBPCC_TO_QSCH_QUEUE_XOFF_INFOfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_MMU_EBPCC_TO_QSCH_QUEUE_XOFF_INFOfmt_fields,
        /* bits        */ 18,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_MMU_EBPR_TO_EBCFP_CELL_INFOfmt */ 
        /* format            MMU_EBPR_TO_EBCFP_CELL_INFOfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_EBPR_TO_EBCFP_CELL_INFOfmt_fields,
        /* bits        */ 104,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_MMU_EBPTS_TO_EBQS_PICK_INFOfmt */ 
        /* format            MMU_EBPTS_TO_EBQS_PICK_INFOfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_MMU_EBPTS_TO_EBQS_PICK_INFOfmt_fields,
        /* bits        */ 9,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_MMU_EBPTS_TO_EBQS_PORT_CREDITS_AVLBLfmt */ 
        /* format            MMU_EBPTS_TO_EBQS_PORT_CREDITS_AVLBLfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_EBPTS_TO_EBQS_PORT_CREDITS_AVLBLfmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_MMU_EBP_TO_EBMB_CELL_DATAfmt */ 
        /* format            MMU_EBP_TO_EBMB_CELL_DATAfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_MMU_EBP_TO_EBMB_CELL_DATAfmt_fields,
        /* bits        */ 2049,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_MMU_EBP_TO_EBMB_SLICE_DATAfmt */ 
        /* format            MMU_EBP_TO_EBMB_SLICE_DATAfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_MMU_EBP_TO_EBMB_SLICE_DATAfmt_fields,
        /* bits        */ 257,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_MMU_EBQS_ADV_PICK_INFOfmt */ 
        /* format            MMU_EBQS_ADV_PICK_INFOfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_MMU_EBQS_ADV_PICK_INFOfmt_fields,
        /* bits        */ 7,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_MMU_EBQS_ENQ_TO_PORT_INFOfmt */ 
        /* format            MMU_EBQS_ENQ_TO_PORT_INFOfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_MMU_EBQS_ENQ_TO_PORT_INFOfmt_fields,
        /* bits        */ 9,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_MMU_EBQS_TO_EBPCC_PFC_XOFF_STATE_PORTfmt */ 
        /* format            MMU_EBQS_TO_EBPCC_PFC_XOFF_STATE_PORTfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_EBQS_TO_EBPCC_PFC_XOFF_STATE_PORTfmt_fields,
        /* bits        */ 9,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_MMU_EBQS_TO_EBPTS_PREFETCH_INFOfmt */ 
        /* format            MMU_EBQS_TO_EBPTS_PREFETCH_INFOfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_MMU_EBQS_TO_EBPTS_PREFETCH_INFOfmt_fields,
        /* bits        */ 4,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_MMU_EBQS_TO_EBTOQ_DEQ_CELL_INFOfmt */ 
        /* format            MMU_EBQS_TO_EBTOQ_DEQ_CELL_INFOfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_MMU_EBQS_TO_EBTOQ_DEQ_CELL_INFOfmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_MMU_EBTOQ_TO_EBCFP_DEQ_CELL_INFOfmt */ 
        /* format            MMU_EBTOQ_TO_EBCFP_DEQ_CELL_INFOfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_MMU_EBTOQ_TO_EBCFP_DEQ_CELL_INFOfmt_fields,
        /* bits        */ 26,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_MMU_EBTOQ_TO_EBCTM_DEQ_CELL_INFOfmt */ 
        /* format            MMU_EBTOQ_TO_EBCTM_DEQ_CELL_INFOfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_MMU_EBTOQ_TO_EBCTM_DEQ_CELL_INFOfmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_MMU_EBTOQ_TO_EBCTM_ENQ_CELL_INFOfmt */ 
        /* format            MMU_EBTOQ_TO_EBCTM_ENQ_CELL_INFOfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_MMU_EBTOQ_TO_EBCTM_ENQ_CELL_INFOfmt_fields,
        /* bits        */ 9,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_MMU_EBTOQ_TO_EBPCC_DEQ_CELL_INFOfmt */ 
        /* format            MMU_EBTOQ_TO_EBPCC_DEQ_CELL_INFOfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_MMU_EBTOQ_TO_EBPCC_DEQ_CELL_INFOfmt_fields,
        /* bits        */ 10,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_MMU_EBTOQ_TO_EBPCC_ENQ_CELL_INFOfmt */ 
        /* format            MMU_EBTOQ_TO_EBPCC_ENQ_CELL_INFOfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_MMU_EBTOQ_TO_EBPCC_ENQ_CELL_INFOfmt_fields,
        /* bits        */ 11,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_MMU_EBTOQ_TO_EBQS_DEQ_CELL_INFOfmt */ 
        /* format            MMU_EBTOQ_TO_EBQS_DEQ_CELL_INFOfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_MMU_EBTOQ_TO_EBQS_DEQ_CELL_INFOfmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_MMU_EBTOQ_TO_EBQS_ENQ_CELL_INFOfmt */ 
        /* format            MMU_EBTOQ_TO_EBQS_ENQ_CELL_INFOfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_MMU_EBTOQ_TO_EBQS_ENQ_CELL_INFOfmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_MMU_EB_MIN_DEQUEUE_DELAYfmt */ 
        /* format            MMU_EB_MIN_DEQUEUE_DELAYfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_EB_MIN_DEQUEUE_DELAYfmt_fields,
        /* bits        */ 6,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_MMU_ENQ_RQE_DATAfmt */ 
        /* format            MMU_ENQ_RQE_DATAfmt */
        /* nFields     */ 19,
        /* *fields     */ soc_MMU_ENQ_RQE_DATAfmt_fields,
        /* bits        */ 245,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_MMU_ENQ_RQE_DATA_BCM56370_A0fmt */ 
        /* format            MMU_ENQ_RQE_DATAfmt */
        /* nFields     */ 21,
        /* *fields     */ soc_MMU_ENQ_RQE_DATA_BCM56370_A0fmt_fields,
        /* bits        */ 249,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_MMU_ENQ_RQE_DATA_BCM56770_A0fmt */ 
        /* format            MMU_ENQ_RQE_DATAfmt */
        /* nFields     */ 20,
        /* *fields     */ soc_MMU_ENQ_RQE_DATA_BCM56870_A0fmt_fields,
        /* bits        */ 384,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_MMU_ENQ_RQE_DATA_BCM56870_A0fmt */ 
        /* format            MMU_ENQ_RQE_DATAfmt */
        /* nFields     */ 20,
        /* *fields     */ soc_MMU_ENQ_RQE_DATA_BCM56870_A0fmt_fields,
        /* bits        */ 384,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_MMU_ENQ_SOP_STORE_0fmt */ 
        /* format            MMU_ENQ_SOP_STORE_0fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_MMU_ENQ_SOP_STORE_0fmt_fields,
        /* bits        */ 192,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_MMU_ENQ_SOP_STORE_1fmt */ 
        /* format            MMU_ENQ_SOP_STORE_1fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_MMU_ENQ_SOP_STORE_1fmt_fields,
        /* bits        */ 195,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_MMU_ENQ_SOP_STORE_2fmt */ 
        /* format            MMU_ENQ_SOP_STORE_2fmt */
        /* nFields     */ 39,
        /* *fields     */ soc_MMU_ENQ_SOP_STORE_2fmt_fields,
        /* bits        */ 191,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_MMU_ENQ_SOP_STORE_0_BCM56260_A0fmt */ 
        /* format            MMU_ENQ_SOP_STORE_0fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_MMU_ENQ_SOP_STORE_0_BCM56260_A0fmt_fields,
        /* bits        */ 118,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_MMU_ENQ_SOP_STORE_0_BCM56260_B0fmt */ 
        /* format            MMU_ENQ_SOP_STORE_0fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_MMU_ENQ_SOP_STORE_0_BCM56260_A0fmt_fields,
        /* bits        */ 118,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_MMU_ENQ_SOP_STORE_0_BCM56270_A0fmt */ 
        /* format            MMU_ENQ_SOP_STORE_0fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_MMU_ENQ_SOP_STORE_0_BCM56270_A0fmt_fields,
        /* bits        */ 53,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_MMU_ENQ_SOP_STORE_1_BCM56260_A0fmt */ 
        /* format            MMU_ENQ_SOP_STORE_1fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_MMU_ENQ_SOP_STORE_1_BCM56260_A0fmt_fields,
        /* bits        */ 120,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_MMU_ENQ_SOP_STORE_1_BCM56260_B0fmt */ 
        /* format            MMU_ENQ_SOP_STORE_1fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_MMU_ENQ_SOP_STORE_1_BCM56260_A0fmt_fields,
        /* bits        */ 120,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_MMU_ENQ_SOP_STORE_1_BCM56270_A0fmt */ 
        /* format            MMU_ENQ_SOP_STORE_1fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_MMU_ENQ_SOP_STORE_1_BCM56270_A0fmt_fields,
        /* bits        */ 54,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_MMU_ENQ_SOP_STORE_2_BCM56260_A0fmt */ 
        /* format            MMU_ENQ_SOP_STORE_2fmt */
        /* nFields     */ 39,
        /* *fields     */ soc_MMU_ENQ_SOP_STORE_2_BCM56260_A0fmt_fields,
        /* bits        */ 178,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_MMU_ENQ_SOP_STORE_2_BCM56260_B0fmt */ 
        /* format            MMU_ENQ_SOP_STORE_2fmt */
        /* nFields     */ 39,
        /* *fields     */ soc_MMU_ENQ_SOP_STORE_2_BCM56260_A0fmt_fields,
        /* bits        */ 178,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_MMU_ENQ_SOP_STORE_2_BCM56270_A0fmt */ 
        /* format            MMU_ENQ_SOP_STORE_2fmt */
        /* nFields     */ 34,
        /* *fields     */ soc_MMU_ENQ_SOP_STORE_2_BCM56270_A0fmt_fields,
        /* bits        */ 159,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_MMU_ENQ_TO_RQE_DATAfmt */ 
        /* format            MMU_ENQ_TO_RQE_DATAfmt */
        /* nFields     */ 16,
        /* *fields     */ soc_MMU_ENQ_TO_RQE_DATAfmt_fields,
        /* bits        */ 229,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_MMU_ENQ_TO_RQE_DATA_BCM56370_A0fmt */ 
        /* format            MMU_ENQ_TO_RQE_DATAfmt */
        /* nFields     */ 17,
        /* *fields     */ soc_MMU_ENQ_TO_RQE_DATA_BCM56370_A0fmt_fields,
        /* bits        */ 245,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_MMU_ENQ_TO_RQE_DATA_BCM56770_A0fmt */ 
        /* format            MMU_ENQ_TO_RQE_DATAfmt */
        /* nFields     */ 16,
        /* *fields     */ soc_MMU_ENQ_TO_RQE_DATA_BCM56870_A0fmt_fields,
        /* bits        */ 364,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_MMU_ENQ_TO_RQE_DATA_BCM56870_A0fmt */ 
        /* format            MMU_ENQ_TO_RQE_DATAfmt */
        /* nFields     */ 16,
        /* *fields     */ soc_MMU_ENQ_TO_RQE_DATA_BCM56870_A0fmt_fields,
        /* bits        */ 364,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_MMU_ES_TO_RQE_DATAfmt */ 
        /* format            MMU_ES_TO_RQE_DATAfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_MMU_ES_TO_RQE_DATAfmt_fields,
        /* bits        */ 2,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_MMU_EXT_MC_QUEUE_LISTfmt */ 
        /* format            MMU_EXT_MC_QUEUE_LISTfmt */
        /* nFields     */ 11,
        /* *fields     */ soc_MMU_EXT_MC_QUEUE_LISTfmt_fields,
        /* bits        */ 164,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_MMU_EXT_MC_QUEUE_LIST_BCM56260_A0fmt */ 
        /* format            MMU_EXT_MC_QUEUE_LISTfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_MMU_EXT_MC_QUEUE_LIST_BCM56260_A0fmt_fields,
        /* bits        */ 97,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_MMU_EXT_MC_QUEUE_LIST_BCM56260_B0fmt */ 
        /* format            MMU_EXT_MC_QUEUE_LISTfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_MMU_EXT_MC_QUEUE_LIST_BCM56260_A0fmt_fields,
        /* bits        */ 97,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_MMU_EXT_MC_QUEUE_LIST_BCM56270_A0fmt */ 
        /* format            MMU_EXT_MC_QUEUE_LISTfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_MMU_EXT_MC_QUEUE_LIST_BCM56270_A0fmt_fields,
        /* bits        */ 85,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_MMU_EXT_MC_QUEUE_LIST_BCM56450_A0fmt */ 
        /* format            MMU_EXT_MC_QUEUE_LISTfmt */
        /* nFields     */ 11,
        /* *fields     */ soc_MMU_EXT_MC_QUEUE_LIST_BCM56450_A0fmt_fields,
        /* bits        */ 164,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_MMU_EXT_MC_QUEUE_LIST_BCM56450_B0fmt */ 
        /* format            MMU_EXT_MC_QUEUE_LISTfmt */
        /* nFields     */ 11,
        /* *fields     */ soc_MMU_EXT_MC_QUEUE_LIST_BCM56450_A0fmt_fields,
        /* bits        */ 164,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_MMU_EXT_MC_QUEUE_LIST_BCM56450_B1fmt */ 
        /* format            MMU_EXT_MC_QUEUE_LISTfmt */
        /* nFields     */ 11,
        /* *fields     */ soc_MMU_EXT_MC_QUEUE_LIST_BCM56450_A0fmt_fields,
        /* bits        */ 164,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56800_A0)
    { /* SOC_FORMAT_INT_MMU_HGCRRUHEADER_EXTfmt */ 
        /* format            MMU_HGCRRUHEADER_EXTfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_HGCRRUHEADER_EXTfmt_fields,
        /* bits        */ 28,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53314_A0)
    { /* SOC_FORMAT_INT_MMU_HGCRRUHEADER_EXT_BCM53314_A0fmt */ 
        /* format            MMU_HGCRRUHEADER_EXTfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_HGCRRUHEADER_EXTfmt_fields,
        /* bits        */ 28,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53324_A0)
    { /* SOC_FORMAT_INT_MMU_HGCRRUHEADER_EXT_BCM53324_A0fmt */ 
        /* format            MMU_HGCRRUHEADER_EXTfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_HGCRRUHEADER_EXTfmt_fields,
        /* bits        */ 28,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56224_B0)
    { /* SOC_FORMAT_INT_MMU_HGCRRUHEADER_EXT_BCM56224_B0fmt */ 
        /* format            MMU_HGCRRUHEADER_EXTfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_HGCRRUHEADER_EXTfmt_fields,
        /* bits        */ 28,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56314_A0)
    { /* SOC_FORMAT_INT_MMU_HGCRRUHEADER_EXT_BCM56314_A0fmt */ 
        /* format            MMU_HGCRRUHEADER_EXTfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_HGCRRUHEADER_EXTfmt_fields,
        /* bits        */ 28,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56504_A0)
    { /* SOC_FORMAT_INT_MMU_HGPPPHEADERfmt */ 
        /* format            MMU_HGPPPHEADERfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_HGPPPHEADERfmt_fields,
        /* bits        */ 62,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56314_A0)
    { /* SOC_FORMAT_INT_MMU_HGPPPHEADER_BCM56314_A0fmt */ 
        /* format            MMU_HGPPPHEADERfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_HGPPPHEADER_BCM56504_B0fmt_fields,
        /* bits        */ 11,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56504_B0)
    { /* SOC_FORMAT_INT_MMU_HGPPPHEADER_BCM56504_B0fmt */ 
        /* format            MMU_HGPPPHEADERfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_HGPPPHEADER_BCM56504_B0fmt_fields,
        /* bits        */ 11,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_FORMAT_INT_MMU_HGPPPHEADER_BCM56514_A0fmt */ 
        /* format            MMU_HGPPPHEADERfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_HGPPPHEADER_BCM56514_A0fmt_fields,
        /* bits        */ 12,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_FORMAT_INT_MMU_HGPPPHEADER_BCM56800_A0fmt */ 
        /* format            MMU_HGPPPHEADERfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_HGPPPHEADERfmt_fields,
        /* bits        */ 62,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56504_B0)
    { /* SOC_FORMAT_INT_MMU_HGPPPHEADER_EXTfmt */ 
        /* format            MMU_HGPPPHEADER_EXTfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_HGCRRUHEADER_EXTfmt_fields,
        /* bits        */ 28,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53314_A0)
    { /* SOC_FORMAT_INT_MMU_HGPPPHEADER_EXT_BCM53314_A0fmt */ 
        /* format            MMU_HGPPPHEADER_EXTfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_HGPPPHEADER_EXTfmt_fields,
        /* bits        */ 63,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53324_A0)
    { /* SOC_FORMAT_INT_MMU_HGPPPHEADER_EXT_BCM53324_A0fmt */ 
        /* format            MMU_HGPPPHEADER_EXTfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_HGPPPHEADER_EXTfmt_fields,
        /* bits        */ 63,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56224_A0)
    { /* SOC_FORMAT_INT_MMU_HGPPPHEADER_EXT_BCM56224_A0fmt */ 
        /* format            MMU_HGPPPHEADER_EXTfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_HGPPPHEADER_EXTfmt_fields,
        /* bits        */ 63,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56224_B0)
    { /* SOC_FORMAT_INT_MMU_HGPPPHEADER_EXT_BCM56224_B0fmt */ 
        /* format            MMU_HGPPPHEADER_EXTfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_HGPPPHEADER_EXTfmt_fields,
        /* bits        */ 63,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56314_A0)
    { /* SOC_FORMAT_INT_MMU_HGPPPHEADER_EXT_BCM56314_A0fmt */ 
        /* format            MMU_HGPPPHEADER_EXTfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_HGCRRUHEADER_EXTfmt_fields,
        /* bits        */ 28,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_FORMAT_INT_MMU_HGPPPHEADER_EXT_BCM56514_A0fmt */ 
        /* format            MMU_HGPPPHEADER_EXTfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_HGCRRUHEADER_EXTfmt_fields,
        /* bits        */ 28,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_FORMAT_INT_MMU_HGPPPHEADER_EXT_BCM56800_A0fmt */ 
        /* format            MMU_HGPPPHEADER_EXTfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_HGCRRUHEADER_EXTfmt_fields,
        /* bits        */ 28,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56504_A0)
    { /* SOC_FORMAT_INT_MMU_HGXQHEADERfmt */ 
        /* format            MMU_HGXQHEADERfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_MMU_HGXQHEADERfmt_fields,
        /* bits        */ 59,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_MMU_HGXQHEADER_BCM53400_A0fmt */ 
        /* format            MMU_HGXQHEADERfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_MMU_HGXQHEADER_BCM53400_A0fmt_fields,
        /* bits        */ 59,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_MMU_HGXQHEADER_BCM53540_A0fmt */ 
        /* format            MMU_HGXQHEADERfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_HGXQHEADER_BCM53540_A0fmt_fields,
        /* bits        */ 6,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_MMU_HGXQHEADER_BCM53570_A0fmt */ 
        /* format            MMU_HGXQHEADERfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_HGXQHEADER_BCM56160_A0fmt_fields,
        /* bits        */ 10,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_MMU_HGXQHEADER_BCM53570_B0fmt */ 
        /* format            MMU_HGXQHEADERfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_HGXQHEADER_BCM53570_B0fmt_fields,
        /* bits        */ 12,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_MMU_HGXQHEADER_BCM56150_A0fmt */ 
        /* format            MMU_HGXQHEADERfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_MMU_HGXQHEADER_BCM56150_A0fmt_fields,
        /* bits        */ 59,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_MMU_HGXQHEADER_BCM56160_A0fmt */ 
        /* format            MMU_HGXQHEADERfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_HGXQHEADER_BCM56160_A0fmt_fields,
        /* bits        */ 10,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56314_A0)
    { /* SOC_FORMAT_INT_MMU_HGXQHEADER_BCM56314_A0fmt */ 
        /* format            MMU_HGXQHEADERfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_HGXQHEADER_BCM56504_B0fmt_fields,
        /* bits        */ 10,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56504_B0)
    { /* SOC_FORMAT_INT_MMU_HGXQHEADER_BCM56504_B0fmt */ 
        /* format            MMU_HGXQHEADERfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_HGXQHEADER_BCM56504_B0fmt_fields,
        /* bits        */ 10,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_FORMAT_INT_MMU_HGXQHEADER_BCM56514_A0fmt */ 
        /* format            MMU_HGXQHEADERfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_HGXQHEADER_BCM56514_A0fmt_fields,
        /* bits        */ 11,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_FORMAT_INT_MMU_HGXQHEADER_BCM56800_A0fmt */ 
        /* format            MMU_HGXQHEADERfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_MMU_HGXQHEADERfmt_fields,
        /* bits        */ 59,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56504_B0)
    { /* SOC_FORMAT_INT_MMU_HGXQHEADER_EXTfmt */ 
        /* format            MMU_HGXQHEADER_EXTfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_HGCRRUHEADER_EXTfmt_fields,
        /* bits        */ 28,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53314_A0)
    { /* SOC_FORMAT_INT_MMU_HGXQHEADER_EXT_BCM53314_A0fmt */ 
        /* format            MMU_HGXQHEADER_EXTfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_MMU_HGXQHEADER_EXTfmt_fields,
        /* bits        */ 55,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53324_A0)
    { /* SOC_FORMAT_INT_MMU_HGXQHEADER_EXT_BCM53324_A0fmt */ 
        /* format            MMU_HGXQHEADER_EXTfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_MMU_HGXQHEADER_EXTfmt_fields,
        /* bits        */ 55,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_MMU_HGXQHEADER_EXT_BCM53400_A0fmt */ 
        /* format            MMU_HGXQHEADER_EXTfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_MMU_HGXQHEADER_EXT_BCM53400_A0fmt_fields,
        /* bits        */ 68,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_MMU_HGXQHEADER_EXT_BCM53540_A0fmt */ 
        /* format            MMU_HGXQHEADER_EXTfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_MMU_HGXQHEADER_EXT_BCM53400_A0fmt_fields,
        /* bits        */ 68,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_MMU_HGXQHEADER_EXT_BCM53570_A0fmt */ 
        /* format            MMU_HGXQHEADER_EXTfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_MMU_HGXQHEADER_EXT_BCM53400_A0fmt_fields,
        /* bits        */ 68,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_MMU_HGXQHEADER_EXT_BCM53570_B0fmt */ 
        /* format            MMU_HGXQHEADER_EXTfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_MMU_HGXQHEADER_EXT_BCM53400_A0fmt_fields,
        /* bits        */ 68,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_FORMAT_INT_MMU_HGXQHEADER_EXT_BCM56142_A0fmt */ 
        /* format            MMU_HGXQHEADER_EXTfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_MMU_HGXQHEADER_EXT_BCM56142_A0fmt_fields,
        /* bits        */ 68,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_MMU_HGXQHEADER_EXT_BCM56150_A0fmt */ 
        /* format            MMU_HGXQHEADER_EXTfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_MMU_HGXQHEADER_EXT_BCM56150_A0fmt_fields,
        /* bits        */ 68,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_MMU_HGXQHEADER_EXT_BCM56160_A0fmt */ 
        /* format            MMU_HGXQHEADER_EXTfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_MMU_HGXQHEADER_EXT_BCM53400_A0fmt_fields,
        /* bits        */ 68,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56224_A0)
    { /* SOC_FORMAT_INT_MMU_HGXQHEADER_EXT_BCM56224_A0fmt */ 
        /* format            MMU_HGXQHEADER_EXTfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_MMU_HGXQHEADER_EXTfmt_fields,
        /* bits        */ 55,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56224_B0)
    { /* SOC_FORMAT_INT_MMU_HGXQHEADER_EXT_BCM56224_B0fmt */ 
        /* format            MMU_HGXQHEADER_EXTfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_MMU_HGXQHEADER_EXTfmt_fields,
        /* bits        */ 55,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56314_A0)
    { /* SOC_FORMAT_INT_MMU_HGXQHEADER_EXT_BCM56314_A0fmt */ 
        /* format            MMU_HGXQHEADER_EXTfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_HGCRRUHEADER_EXTfmt_fields,
        /* bits        */ 28,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_FORMAT_INT_MMU_HGXQHEADER_EXT_BCM56514_A0fmt */ 
        /* format            MMU_HGXQHEADER_EXTfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_HGCRRUHEADER_EXTfmt_fields,
        /* bits        */ 28,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_FORMAT_INT_MMU_HGXQHEADER_EXT_BCM56800_A0fmt */ 
        /* format            MMU_HGXQHEADER_EXTfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_HGCRRUHEADER_EXTfmt_fields,
        /* bits        */ 28,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_FORMAT_INT_MMU_IDMHEADERfmt */ 
        /* format            MMU_IDMHEADERfmt */
        /* nFields     */ 21,
        /* *fields     */ soc_MMU_IDMHEADERfmt_fields,
        /* bits        */ 139,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53314_A0)
    { /* SOC_FORMAT_INT_MMU_IDMHEADER_BCM53314_A0fmt */ 
        /* format            MMU_IDMHEADERfmt */
        /* nFields     */ 21,
        /* *fields     */ soc_MMU_IDMHEADER_BCM53314_A0fmt_fields,
        /* bits        */ 139,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53324_A0)
    { /* SOC_FORMAT_INT_MMU_IDMHEADER_BCM53324_A0fmt */ 
        /* format            MMU_IDMHEADERfmt */
        /* nFields     */ 21,
        /* *fields     */ soc_MMU_IDMHEADER_BCM53314_A0fmt_fields,
        /* bits        */ 139,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_MMU_IDMHEADER_BCM53400_A0fmt */ 
        /* format            MMU_IDMHEADERfmt */
        /* nFields     */ 21,
        /* *fields     */ soc_MMU_IDMHEADER_BCM53400_A0fmt_fields,
        /* bits        */ 139,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_MMU_IDMHEADER_BCM53540_A0fmt */ 
        /* format            MMU_IDMHEADERfmt */
        /* nFields     */ 21,
        /* *fields     */ soc_MMU_IDMHEADER_BCM56160_A0fmt_fields,
        /* bits        */ 143,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_MMU_IDMHEADER_BCM53570_A0fmt */ 
        /* format            MMU_IDMHEADERfmt */
        /* nFields     */ 22,
        /* *fields     */ soc_MMU_IDMHEADER_BCM53570_A0fmt_fields,
        /* bits        */ 195,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_MMU_IDMHEADER_BCM53570_B0fmt */ 
        /* format            MMU_IDMHEADERfmt */
        /* nFields     */ 22,
        /* *fields     */ soc_MMU_IDMHEADER_BCM53570_A0fmt_fields,
        /* bits        */ 195,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_FORMAT_INT_MMU_IDMHEADER_BCM56142_A0fmt */ 
        /* format            MMU_IDMHEADERfmt */
        /* nFields     */ 20,
        /* *fields     */ soc_MMU_IDMHEADER_BCM56142_A0fmt_fields,
        /* bits        */ 139,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_MMU_IDMHEADER_BCM56150_A0fmt */ 
        /* format            MMU_IDMHEADERfmt */
        /* nFields     */ 20,
        /* *fields     */ soc_MMU_IDMHEADER_BCM56150_A0fmt_fields,
        /* bits        */ 139,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_MMU_IDMHEADER_BCM56160_A0fmt */ 
        /* format            MMU_IDMHEADERfmt */
        /* nFields     */ 21,
        /* *fields     */ soc_MMU_IDMHEADER_BCM56160_A0fmt_fields,
        /* bits        */ 143,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56224_A0)
    { /* SOC_FORMAT_INT_MMU_IDMHEADER_BCM56224_A0fmt */ 
        /* format            MMU_IDMHEADERfmt */
        /* nFields     */ 20,
        /* *fields     */ soc_MMU_IDMHEADER_BCM56224_A0fmt_fields,
        /* bits        */ 139,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56224_B0)
    { /* SOC_FORMAT_INT_MMU_IDMHEADER_BCM56224_B0fmt */ 
        /* format            MMU_IDMHEADERfmt */
        /* nFields     */ 20,
        /* *fields     */ soc_MMU_IDMHEADER_BCM56224_A0fmt_fields,
        /* bits        */ 139,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_FORMAT_INT_MMU_IDMHEADER_BCM56800_A0fmt */ 
        /* format            MMU_IDMHEADERfmt */
        /* nFields     */ 21,
        /* *fields     */ soc_MMU_IDMHEADERfmt_fields,
        /* bits        */ 139,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_MMU_INTFI_TO_EBCFP_QUEUES_PURGE_INFOfmt */ 
        /* format            MMU_INTFI_TO_EBCFP_QUEUES_PURGE_INFOfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_MMU_INTFI_TO_EBCFP_QUEUES_PURGE_INFOfmt_fields,
        /* bits        */ 27,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_MMU_INTFI_TO_EBCTM_PORT_FC_INFOfmt */ 
        /* format            MMU_INTFI_TO_EBCTM_PORT_FC_INFOfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_MMU_INTFI_TO_EBCTM_PORT_FC_INFOfmt_fields,
        /* bits        */ 7,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_MMU_INTFI_TO_EBPCC_QUEUES_FC_INFOfmt */ 
        /* format            MMU_INTFI_TO_EBPCC_QUEUES_FC_INFOfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_MMU_INTFI_TO_EBPCC_QUEUES_FC_INFOfmt_fields,
        /* bits        */ 27,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_MMU_INTFI_TO_EBQS_EB_QUEUES_FC_INFOfmt */ 
        /* format            MMU_INTFI_TO_EBQS_EB_QUEUES_FC_INFOfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_MMU_INTFI_TO_EBQS_EB_QUEUES_FC_INFOfmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0)
    { /* SOC_FORMAT_INT_MMU_IPMCGROUPTABLEfmt */ 
        /* format            MMU_IPMCGROUPTABLEfmt */
        /* nFields     */ 12,
        /* *fields     */ soc_MMU_IPMCGROUPTABLEfmt_fields,
        /* bits        */ 132,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_FORMAT_INT_MMU_IPMCGROUPTABLE_BCM56800_A0fmt */ 
        /* format            MMU_IPMCGROUPTABLEfmt */
        /* nFields     */ 12,
        /* *fields     */ soc_MMU_IPMCGROUPTABLEfmt_fields,
        /* bits        */ 132,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56800_A0)
    { /* SOC_FORMAT_INT_MMU_IPMCHEADERfmt */ 
        /* format            MMU_IPMCHEADERfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_MMU_IPMCHEADERfmt_fields,
        /* bits        */ 6,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0)
    { /* SOC_FORMAT_INT_MMU_IPMCVLANTABLEfmt */ 
        /* format            MMU_IPMCVLANTABLEfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_MMU_IPMCVLANTABLEfmt_fields,
        /* bits        */ 81,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_FORMAT_INT_MMU_IPMCVLANTABLE_BCM56142_A0fmt */ 
        /* format            MMU_IPMCVLANTABLEfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_MMU_IPMCVLANTABLE_BCM56142_A0fmt_fields,
        /* bits        */ 74,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_MMU_IPMCVLANTABLE_BCM56150_A0fmt */ 
        /* format            MMU_IPMCVLANTABLEfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_MMU_IPMCVLANTABLE_BCM56150_A0fmt_fields,
        /* bits        */ 74,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_FORMAT_INT_MMU_IPMCVLANTABLE_BCM56800_A0fmt */ 
        /* format            MMU_IPMCVLANTABLEfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_MMU_IPMCVLANTABLEfmt_fields,
        /* bits        */ 81,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0)
    { /* SOC_FORMAT_INT_MMU_IPMC_GRP_TBL_ALLfmt */ 
        /* format            MMU_IPMC_GRP_TBL_ALLfmt */
        /* nFields     */ 53,
        /* *fields     */ soc_MMU_IPMC_GRP_TBL_ALLfmt_fields,
        /* bits        */ 742,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_A0)
    { /* SOC_FORMAT_INT_MMU_IPMC_GRP_TBL_ALL_BCM56334_A0fmt */ 
        /* format            MMU_IPMC_GRP_TBL_ALLfmt */
        /* nFields     */ 28,
        /* *fields     */ soc_MMU_IPMC_GRP_TBL_ALL_BCM56334_A0fmt_fields,
        /* bits        */ 364,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_B0)
    { /* SOC_FORMAT_INT_MMU_IPMC_GRP_TBL_ALL_BCM56334_B0fmt */ 
        /* format            MMU_IPMC_GRP_TBL_ALLfmt */
        /* nFields     */ 28,
        /* *fields     */ soc_MMU_IPMC_GRP_TBL_ALL_BCM56334_A0fmt_fields,
        /* bits        */ 364,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_A0)
    { /* SOC_FORMAT_INT_MMU_IPMC_GRP_TBL_ALL_BCM56524_A0fmt */ 
        /* format            MMU_IPMC_GRP_TBL_ALLfmt */
        /* nFields     */ 53,
        /* *fields     */ soc_MMU_IPMC_GRP_TBL_ALLfmt_fields,
        /* bits        */ 742,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_B0)
    { /* SOC_FORMAT_INT_MMU_IPMC_GRP_TBL_ALL_BCM56524_B0fmt */ 
        /* format            MMU_IPMC_GRP_TBL_ALLfmt */
        /* nFields     */ 53,
        /* *fields     */ soc_MMU_IPMC_GRP_TBL_ALLfmt_fields,
        /* bits        */ 742,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_B0)
    { /* SOC_FORMAT_INT_MMU_IPMC_GRP_TBL_ALL_BCM56624_B0fmt */ 
        /* format            MMU_IPMC_GRP_TBL_ALLfmt */
        /* nFields     */ 53,
        /* *fields     */ soc_MMU_IPMC_GRP_TBL_ALLfmt_fields,
        /* bits        */ 742,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_A0)
    { /* SOC_FORMAT_INT_MMU_IPMC_GRP_TBL_ALL_BCM56680_A0fmt */ 
        /* format            MMU_IPMC_GRP_TBL_ALLfmt */
        /* nFields     */ 53,
        /* *fields     */ soc_MMU_IPMC_GRP_TBL_ALLfmt_fields,
        /* bits        */ 742,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_B0)
    { /* SOC_FORMAT_INT_MMU_IPMC_GRP_TBL_ALL_BCM56680_B0fmt */ 
        /* format            MMU_IPMC_GRP_TBL_ALLfmt */
        /* nFields     */ 53,
        /* *fields     */ soc_MMU_IPMC_GRP_TBL_ALLfmt_fields,
        /* bits        */ 742,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_A0)
    { /* SOC_FORMAT_INT_MMU_IPMC_GRP_TBL_ALL_BCM56685_A0fmt */ 
        /* format            MMU_IPMC_GRP_TBL_ALLfmt */
        /* nFields     */ 53,
        /* *fields     */ soc_MMU_IPMC_GRP_TBL_ALLfmt_fields,
        /* bits        */ 742,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_B0)
    { /* SOC_FORMAT_INT_MMU_IPMC_GRP_TBL_ALL_BCM56685_B0fmt */ 
        /* format            MMU_IPMC_GRP_TBL_ALLfmt */
        /* nFields     */ 53,
        /* *fields     */ soc_MMU_IPMC_GRP_TBL_ALLfmt_fields,
        /* bits        */ 742,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_MMU_ITE_CTRL_0fmt */ 
        /* format            MMU_ITE_CTRL_0fmt */
        /* nFields     */ 24,
        /* *fields     */ soc_MMU_ITE_CTRL_0fmt_fields,
        /* bits        */ 131,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_MMU_ITE_CTRL_0_BCM56260_A0fmt */ 
        /* format            MMU_ITE_CTRL_0fmt */
        /* nFields     */ 25,
        /* *fields     */ soc_MMU_ITE_CTRL_0_BCM56260_A0fmt_fields,
        /* bits        */ 122,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_MMU_ITE_CTRL_0_BCM56260_B0fmt */ 
        /* format            MMU_ITE_CTRL_0fmt */
        /* nFields     */ 25,
        /* *fields     */ soc_MMU_ITE_CTRL_0_BCM56260_A0fmt_fields,
        /* bits        */ 122,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_MMU_ITE_WORK_QUEUEfmt */ 
        /* format            MMU_ITE_WORK_QUEUEfmt */
        /* nFields     */ 28,
        /* *fields     */ soc_MMU_ITE_WORK_QUEUEfmt_fields,
        /* bits        */ 114,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_MMU_MB_BANK_ADDRfmt */ 
        /* format            MMU_MB_BANK_ADDRfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_MMU_MB_BANK_ADDRfmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_MMU_MB_BANK_ADDR_BCM56370_A0fmt */ 
        /* format            MMU_MB_BANK_ADDRfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_MMU_MB_BANK_ADDR_BCM56870_A0fmt_fields,
        /* bits        */ 10,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_MMU_MB_BANK_ADDR_BCM56770_A0fmt */ 
        /* format            MMU_MB_BANK_ADDRfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_MMU_MB_BANK_ADDR_BCM56870_A0fmt_fields,
        /* bits        */ 10,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_MMU_MB_BANK_ADDR_BCM56870_A0fmt */ 
        /* format            MMU_MB_BANK_ADDRfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_MMU_MB_BANK_ADDR_BCM56870_A0fmt_fields,
        /* bits        */ 10,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_MMU_MB_REMOTE_IFfmt */ 
        /* format            MMU_MB_REMOTE_IFfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_MMU_MB_REMOTE_IFfmt_fields,
        /* bits        */ 6,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_MMU_MB_TO_EBP_EB_INFOfmt */ 
        /* format            MMU_MB_TO_EBP_EB_INFOfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_MMU_MB_TO_EBP_EB_INFOfmt_fields,
        /* bits        */ 4,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_MMU_MB_TO_EBP_SLICE_DATAfmt */ 
        /* format            MMU_MB_TO_EBP_SLICE_DATAfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_MMU_MB_TO_EBP_SLICE_DATAfmt_fields,
        /* bits        */ 257,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_MMU_MEM_ADDRfmt */ 
        /* format            MMU_MEM_ADDRfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_MMU_MEM_ADDRfmt_fields,
        /* bits        */ 26,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_MMU_MEM_ADDR_BCM56370_A0fmt */ 
        /* format            MMU_MEM_ADDRfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_MMU_MEM_ADDR_BCM56970_A0fmt_fields,
        /* bits        */ 26,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_MMU_MEM_ADDR_BCM56770_A0fmt */ 
        /* format            MMU_MEM_ADDRfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_MMU_MEM_ADDR_BCM56970_A0fmt_fields,
        /* bits        */ 26,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_MMU_MEM_ADDR_BCM56870_A0fmt */ 
        /* format            MMU_MEM_ADDRfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_MMU_MEM_ADDR_BCM56970_A0fmt_fields,
        /* bits        */ 26,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_MMU_MEM_ADDR_BCM56970_A0fmt */ 
        /* format            MMU_MEM_ADDRfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_MMU_MEM_ADDR_BCM56970_A0fmt_fields,
        /* bits        */ 26,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_MMU_MEM_ADDR_BCM56980_A0fmt */ 
        /* format            MMU_MEM_ADDRfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_MMU_MEM_ADDR_BCM56980_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_MMU_MEM_ADDR_BCM56980_B0fmt */ 
        /* format            MMU_MEM_ADDRfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_MMU_MEM_ADDR_BCM56980_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_MMU_MTRO_TO_QSCH_EP_SHAPE_BUS_INFOfmt */ 
        /* format            MMU_MTRO_TO_QSCH_EP_SHAPE_BUS_INFOfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_MMU_MTRO_TO_QSCH_EP_SHAPE_BUS_INFOfmt_fields,
        /* bits        */ 30,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_MMU_MTRO_TO_QSCH_L0_PROFILING_UPDATE_INFOfmt */ 
        /* format            MMU_MTRO_TO_QSCH_L0_PROFILING_UPDATE_INFOfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_MMU_MTRO_TO_QSCH_L0_PROFILING_UPDATE_INFOfmt_fields,
        /* bits        */ 11,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_MMU_MTRO_TO_QSCH_L1_PROFILING_UPDATE_INFOfmt */ 
        /* format            MMU_MTRO_TO_QSCH_L1_PROFILING_UPDATE_INFOfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_MMU_MTRO_TO_QSCH_L1_PROFILING_UPDATE_INFOfmt_fields,
        /* bits        */ 9,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_MMU_MTRO_TO_QSCH_PORT_PROFILING_UPDATE_INFOfmt */ 
        /* format            MMU_MTRO_TO_QSCH_PORT_PROFILING_UPDATE_INFOfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_MMU_MTRO_TO_QSCH_PORT_PROFILING_UPDATE_INFOfmt_fields,
        /* bits        */ 7,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_FORMAT_INT_MMU_NCPHEADERfmt */ 
        /* format            MMU_NCPHEADERfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_MMU_NCPHEADERfmt_fields,
        /* bits        */ 20,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56224_A0)
    { /* SOC_FORMAT_INT_MMU_NCPHEADER_BCM56224_A0fmt */ 
        /* format            MMU_NCPHEADERfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_MMU_NCPHEADERfmt_fields,
        /* bits        */ 20,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56224_B0)
    { /* SOC_FORMAT_INT_MMU_NCPHEADER_BCM56224_B0fmt */ 
        /* format            MMU_NCPHEADERfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_MMU_NCPHEADERfmt_fields,
        /* bits        */ 20,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_FORMAT_INT_MMU_NCPHEADER_BCM56800_A0fmt */ 
        /* format            MMU_NCPHEADERfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_MMU_NCPHEADERfmt_fields,
        /* bits        */ 20,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_MMU_OQS_TO_TOQ_CELL_INFOfmt */ 
        /* format            MMU_OQS_TO_TOQ_CELL_INFOfmt */
        /* nFields     */ 39,
        /* *fields     */ soc_MMU_OQS_TO_TOQ_CELL_INFOfmt_fields,
        /* bits        */ 97,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0)
    { /* SOC_FORMAT_INT_MMU_PKTHEADER1_ALLfmt */ 
        /* format            MMU_PKTHEADER1_ALLfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_MMU_PKTHEADER1_ALLfmt_fields,
        /* bits        */ 168,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_A0)
    { /* SOC_FORMAT_INT_MMU_PKTHEADER1_ALL_BCM56334_A0fmt */ 
        /* format            MMU_PKTHEADER1_ALLfmt */
        /* nFields     */ 11,
        /* *fields     */ soc_MMU_PKTHEADER1_ALL_BCM56334_A0fmt_fields,
        /* bits        */ 120,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_B0)
    { /* SOC_FORMAT_INT_MMU_PKTHEADER1_ALL_BCM56334_B0fmt */ 
        /* format            MMU_PKTHEADER1_ALLfmt */
        /* nFields     */ 11,
        /* *fields     */ soc_MMU_PKTHEADER1_ALL_BCM56334_A0fmt_fields,
        /* bits        */ 120,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_A0)
    { /* SOC_FORMAT_INT_MMU_PKTHEADER1_ALL_BCM56524_A0fmt */ 
        /* format            MMU_PKTHEADER1_ALLfmt */
        /* nFields     */ 12,
        /* *fields     */ soc_MMU_PKTHEADER1_ALL_BCM56634_A0fmt_fields,
        /* bits        */ 171,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_B0)
    { /* SOC_FORMAT_INT_MMU_PKTHEADER1_ALL_BCM56524_B0fmt */ 
        /* format            MMU_PKTHEADER1_ALLfmt */
        /* nFields     */ 12,
        /* *fields     */ soc_MMU_PKTHEADER1_ALL_BCM56634_A0fmt_fields,
        /* bits        */ 171,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_FORMAT_INT_MMU_PKTHEADER1_ALL_BCM56634_A0fmt */ 
        /* format            MMU_PKTHEADER1_ALLfmt */
        /* nFields     */ 12,
        /* *fields     */ soc_MMU_PKTHEADER1_ALL_BCM56634_A0fmt_fields,
        /* bits        */ 171,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_B0)
    { /* SOC_FORMAT_INT_MMU_PKTHEADER1_ALL_BCM56634_B0fmt */ 
        /* format            MMU_PKTHEADER1_ALLfmt */
        /* nFields     */ 12,
        /* *fields     */ soc_MMU_PKTHEADER1_ALL_BCM56634_A0fmt_fields,
        /* bits        */ 171,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_B0)
    { /* SOC_FORMAT_INT_MMU_PKTHEADER1_ALL_BCM56680_B0fmt */ 
        /* format            MMU_PKTHEADER1_ALLfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_MMU_PKTHEADER1_ALLfmt_fields,
        /* bits        */ 168,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_A0)
    { /* SOC_FORMAT_INT_MMU_PKTHEADER1_ALL_BCM56685_A0fmt */ 
        /* format            MMU_PKTHEADER1_ALLfmt */
        /* nFields     */ 12,
        /* *fields     */ soc_MMU_PKTHEADER1_ALL_BCM56634_A0fmt_fields,
        /* bits        */ 171,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_B0)
    { /* SOC_FORMAT_INT_MMU_PKTHEADER1_ALL_BCM56685_B0fmt */ 
        /* format            MMU_PKTHEADER1_ALLfmt */
        /* nFields     */ 12,
        /* *fields     */ soc_MMU_PKTHEADER1_ALL_BCM56634_A0fmt_fields,
        /* bits        */ 171,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56800_A0)
    { /* SOC_FORMAT_INT_MMU_PPPHEADERfmt */ 
        /* format            MMU_PPPHEADERfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_MMU_PPPHEADERfmt_fields,
        /* bits        */ 23,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53314_A0)
    { /* SOC_FORMAT_INT_MMU_PPPHEADER_BCM53314_A0fmt */ 
        /* format            MMU_PPPHEADERfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_MMU_PPPHEADER_BCM53314_A0fmt_fields,
        /* bits        */ 21,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53324_A0)
    { /* SOC_FORMAT_INT_MMU_PPPHEADER_BCM53324_A0fmt */ 
        /* format            MMU_PPPHEADERfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_MMU_PPPHEADER_BCM53314_A0fmt_fields,
        /* bits        */ 21,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_MMU_PPPHEADER_BCM53400_A0fmt */ 
        /* format            MMU_PPPHEADERfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_MMU_PPPHEADER_BCM53400_A0fmt_fields,
        /* bits        */ 23,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_MMU_PPPHEADER_BCM53540_A0fmt */ 
        /* format            MMU_PPPHEADERfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_MMU_PPPHEADER_BCM53540_A0fmt_fields,
        /* bits        */ 21,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_MMU_PPPHEADER_BCM53570_A0fmt */ 
        /* format            MMU_PPPHEADERfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_MMU_PPPHEADER_BCM53570_A0fmt_fields,
        /* bits        */ 27,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_MMU_PPPHEADER_BCM53570_B0fmt */ 
        /* format            MMU_PPPHEADERfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_MMU_PPPHEADER_BCM53570_A0fmt_fields,
        /* bits        */ 27,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_FORMAT_INT_MMU_PPPHEADER_BCM56142_A0fmt */ 
        /* format            MMU_PPPHEADERfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_MMU_PPPHEADERfmt_fields,
        /* bits        */ 23,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_MMU_PPPHEADER_BCM56150_A0fmt */ 
        /* format            MMU_PPPHEADERfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_MMU_PPPHEADER_BCM56150_A0fmt_fields,
        /* bits        */ 23,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_MMU_PPPHEADER_BCM56160_A0fmt */ 
        /* format            MMU_PPPHEADERfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_MMU_PPPHEADER_BCM56160_A0fmt_fields,
        /* bits        */ 23,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_MMU_PPSCH_TO_PTSCH_PICK_INFOfmt */ 
        /* format            MMU_PPSCH_TO_PTSCH_PICK_INFOfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_MMU_PPSCH_TO_PTSCH_PICK_INFOfmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_MMU_PPSCH_TO_QSCH_PICK_INFOfmt */ 
        /* format            MMU_PPSCH_TO_QSCH_PICK_INFOfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_MMU_PPSCH_TO_QSCH_PICK_INFOfmt_fields,
        /* bits        */ 5,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_MMU_PPSCH_TO_QSCH_Q_MAP_INFOfmt */ 
        /* format            MMU_PPSCH_TO_QSCH_Q_MAP_INFOfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_MMU_PPSCH_TO_QSCH_Q_MAP_INFOfmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_MMU_PPSCH_TO_TOQ_DEQ_INFOfmt */ 
        /* format            MMU_PPSCH_TO_TOQ_DEQ_INFOfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_MMU_PPSCH_TO_TOQ_DEQ_INFOfmt_fields,
        /* bits        */ 20,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_MMU_PTSCH_TO_PPSCH_PICK_INFOfmt */ 
        /* format            MMU_PTSCH_TO_PPSCH_PICK_INFOfmt */
        /* nFields     */ 19,
        /* *fields     */ soc_MMU_PTSCH_TO_PPSCH_PICK_INFOfmt_fields,
        /* bits        */ 42,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_MMU_QSCH_TO_PTSCH_PORT_DEQ_STATEfmt */ 
        /* format            MMU_QSCH_TO_PTSCH_PORT_DEQ_STATEfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_MMU_QSCH_TO_PTSCH_PORT_DEQ_STATEfmt_fields,
        /* bits        */ 38,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_MMU_QSCH_TO_PTSCH_QUEUE_PICK_INFOfmt */ 
        /* format            MMU_QSCH_TO_PTSCH_QUEUE_PICK_INFOfmt */
        /* nFields     */ 16,
        /* *fields     */ soc_MMU_QSCH_TO_PTSCH_QUEUE_PICK_INFOfmt_fields,
        /* bits        */ 33,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_MMU_QSCH_TO_THDO_VOQ_FAIRNESS_INFOfmt */ 
        /* format            MMU_QSCH_TO_THDO_VOQ_FAIRNESS_INFOfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_MMU_QSCH_TO_THDO_VOQ_FAIRNESS_INFOfmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_MMU_QSTRUCT_EOP_BLOCKfmt */ 
        /* format            MMU_QSTRUCT_EOP_BLOCKfmt */
        /* nFields     */ 12,
        /* *fields     */ soc_MMU_QSTRUCT_EOP_BLOCKfmt_fields,
        /* bits        */ 48,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_MMU_QSTRUCT_QBLOCK_NEXTfmt */ 
        /* format            MMU_QSTRUCT_QBLOCK_NEXTfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_MMU_QSTRUCT_QBLOCK_NEXTfmt_fields,
        /* bits        */ 23,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_MMU_QSTRUCT_QBLOCK_NEXT_BCM56450_A0fmt */ 
        /* format            MMU_QSTRUCT_QBLOCK_NEXTfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_MMU_QSTRUCT_QBLOCK_NEXT_BCM56450_A0fmt_fields,
        /* bits        */ 23,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_MMU_QSTRUCT_QBLOCK_NEXT_BCM56450_B0fmt */ 
        /* format            MMU_QSTRUCT_QBLOCK_NEXTfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_MMU_QSTRUCT_QBLOCK_NEXT_BCM56450_A0fmt_fields,
        /* bits        */ 23,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_MMU_QSTRUCT_QBLOCK_NEXT_BCM56450_B1fmt */ 
        /* format            MMU_QSTRUCT_QBLOCK_NEXTfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_MMU_QSTRUCT_QBLOCK_NEXT_BCM56450_A0fmt_fields,
        /* bits        */ 23,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_MMU_QSTRUCT_QENTRYfmt */ 
        /* format            MMU_QSTRUCT_QENTRYfmt */
        /* nFields     */ 20,
        /* *fields     */ soc_MMU_QSTRUCT_QENTRYfmt_fields,
        /* bits        */ 52,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_MMU_QSTRUCT_QENTRY_BCM56440_B0fmt */ 
        /* format            MMU_QSTRUCT_QENTRYfmt */
        /* nFields     */ 20,
        /* *fields     */ soc_MMU_QSTRUCT_QENTRYfmt_fields,
        /* bits        */ 52,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_MMU_QSTRUCT_QENTRY_BCM56450_A0fmt */ 
        /* format            MMU_QSTRUCT_QENTRYfmt */
        /* nFields     */ 19,
        /* *fields     */ soc_MMU_QSTRUCT_QENTRY_BCM56450_A0fmt_fields,
        /* bits        */ 43,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_MMU_QSTRUCT_QENTRY_BCM56450_B0fmt */ 
        /* format            MMU_QSTRUCT_QENTRYfmt */
        /* nFields     */ 19,
        /* *fields     */ soc_MMU_QSTRUCT_QENTRY_BCM56450_A0fmt_fields,
        /* bits        */ 43,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_MMU_QSTRUCT_QENTRY_BCM56450_B1fmt */ 
        /* format            MMU_QSTRUCT_QENTRYfmt */
        /* nFields     */ 19,
        /* *fields     */ soc_MMU_QSTRUCT_QENTRY_BCM56450_A0fmt_fields,
        /* bits        */ 43,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0) || \
    defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_MMU_REG_ADDRfmt */ 
        /* format            MMU_REG_ADDRfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_MMU_REG_ADDRfmt_fields,
        /* bits        */ 26,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_MMU_RL_TO_CCP_CELL_INFOfmt */ 
        /* format            MMU_RL_TO_CCP_CELL_INFOfmt */
        /* nFields     */ 12,
        /* *fields     */ soc_MMU_RL_TO_CCP_CELL_INFOfmt_fields,
        /* bits        */ 44,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_MMU_RL_TO_CCP_RQE_INFOfmt */ 
        /* format            MMU_RL_TO_CCP_RQE_INFOfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_RL_TO_CCP_RQE_INFOfmt_fields,
        /* bits        */ 50,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_MMU_RL_TO_CFAP_CELL_INFOfmt */ 
        /* format            MMU_RL_TO_CFAP_CELL_INFOfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_MMU_RL_TO_CFAP_CELL_INFOfmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_MMU_RL_TO_EBCFP_CTRL_DELAYfmt */ 
        /* format            MMU_RL_TO_EBCFP_CTRL_DELAYfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_EB_MIN_DEQUEUE_DELAYfmt_fields,
        /* bits        */ 6,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_MMU_RL_TO_EBCFP_CTRL_DELAY_BCM56980_B0fmt */ 
        /* format            MMU_RL_TO_EBCFP_CTRL_DELAYfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_EB_MIN_DEQUEUE_DELAYfmt_fields,
        /* bits        */ 6,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_MMU_RL_TO_EBMB_DATA_DELAYfmt */ 
        /* format            MMU_RL_TO_EBMB_DATA_DELAYfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_EB_MIN_DEQUEUE_DELAYfmt_fields,
        /* bits        */ 6,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_MMU_RL_TO_EBMB_DATA_DELAY_BCM56980_B0fmt */ 
        /* format            MMU_RL_TO_EBMB_DATA_DELAYfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_EB_MIN_DEQUEUE_DELAYfmt_fields,
        /* bits        */ 6,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_MMU_RL_TO_EBPR_CCBE_INFOfmt */ 
        /* format            MMU_RL_TO_EBPR_CCBE_INFOfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_MMU_RL_TO_EBPR_CCBE_INFOfmt_fields,
        /* bits        */ 104,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_MMU_RL_TO_MB_CELL_INFOfmt */ 
        /* format            MMU_RL_TO_MB_CELL_INFOfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_MMU_RL_TO_MB_CELL_INFOfmt_fields,
        /* bits        */ 31,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_MMU_RL_TO_PPSCH_CREDIT_RTN_INFOfmt */ 
        /* format            MMU_RL_TO_PPSCH_CREDIT_RTN_INFOfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_MMU_RL_TO_PPSCH_CREDIT_RTN_INFOfmt_fields,
        /* bits        */ 2,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_MMU_RL_TO_RQE_CREDIT_RTN_INFOfmt */ 
        /* format            MMU_RL_TO_RQE_CREDIT_RTN_INFOfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_MMU_RL_TO_RQE_CREDIT_RTN_INFOfmt_fields,
        /* bits        */ 3,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_MMU_RQE_CELLQ_FIELDfmt */ 
        /* format            MMU_RQE_CELLQ_FIELDfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_MMU_RQE_CELLQ_FIELDfmt_fields,
        /* bits        */ 22,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_MMU_RQE_INFOTBL_FP_INIT_STATEfmt */ 
        /* format            MMU_RQE_INFOTBL_FP_INIT_STATEfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_MMU_RQE_INFOTBL_FP_INIT_STATEfmt_fields,
        /* bits        */ 3,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_MMU_RQE_META_DATA_INfmt */ 
        /* format            MMU_RQE_META_DATA_INfmt */
        /* nFields     */ 19,
        /* *fields     */ soc_MMU_RQE_META_DATA_INfmt_fields,
        /* bits        */ 85,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_MMU_RQE_META_DATA_IN_BCM56370_A0fmt */ 
        /* format            MMU_RQE_META_DATA_INfmt */
        /* nFields     */ 20,
        /* *fields     */ soc_MMU_RQE_META_DATA_IN_BCM56370_A0fmt_fields,
        /* bits        */ 88,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_MMU_RQE_META_DATA_OUTfmt */ 
        /* format            MMU_RQE_META_DATA_OUTfmt */
        /* nFields     */ 18,
        /* *fields     */ soc_MMU_RQE_META_DATA_OUTfmt_fields,
        /* bits        */ 90,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_MMU_RQE_META_DATA_OUT_BCM56370_A0fmt */ 
        /* format            MMU_RQE_META_DATA_OUTfmt */
        /* nFields     */ 18,
        /* *fields     */ soc_MMU_RQE_META_DATA_OUT_BCM56370_A0fmt_fields,
        /* bits        */ 85,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_MMU_RQE_NEW_BMfmt */ 
        /* format            MMU_RQE_NEW_BMfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_MMU_RQE_NEW_BMfmt_fields,
        /* bits        */ 134,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_MMU_RQE_NEW_BM_BCM56370_A0fmt */ 
        /* format            MMU_RQE_NEW_BMfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_MMU_RQE_NEW_BM_BCM56370_A0fmt_fields,
        /* bits        */ 73,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_MMU_RQE_PIPE_OUT_DATAfmt */ 
        /* format            MMU_RQE_PIPE_OUT_DATAfmt */
        /* nFields     */ 23,
        /* *fields     */ soc_MMU_RQE_PIPE_OUT_DATAfmt_fields,
        /* bits        */ 91,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_MMU_RQE_PIPE_OUT_DATA_BCM56370_A0fmt */ 
        /* format            MMU_RQE_PIPE_OUT_DATAfmt */
        /* nFields     */ 23,
        /* *fields     */ soc_MMU_RQE_PIPE_OUT_DATA_BCM56370_A0fmt_fields,
        /* bits        */ 93,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_MMU_RQE_PIPE_OUT_DATA_BCM56770_A0fmt */ 
        /* format            MMU_RQE_PIPE_OUT_DATAfmt */
        /* nFields     */ 23,
        /* *fields     */ soc_MMU_RQE_PIPE_OUT_DATA_BCM56870_A0fmt_fields,
        /* bits        */ 98,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_MMU_RQE_PIPE_OUT_DATA_BCM56870_A0fmt */ 
        /* format            MMU_RQE_PIPE_OUT_DATAfmt */
        /* nFields     */ 23,
        /* *fields     */ soc_MMU_RQE_PIPE_OUT_DATA_BCM56870_A0fmt_fields,
        /* bits        */ 98,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_MMU_RQE_PKTQ_FIELDfmt */ 
        /* format            MMU_RQE_PKTQ_FIELDfmt */
        /* nFields     */ 17,
        /* *fields     */ soc_MMU_RQE_PKTQ_FIELDfmt_fields,
        /* bits        */ 73,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_MMU_RQE_REPENG_DATAfmt */ 
        /* format            MMU_RQE_REPENG_DATAfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_MMU_RQE_REPENG_DATAfmt_fields,
        /* bits        */ 374,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_MMU_RQE_REPENG_DATA_BCM56370_A0fmt */ 
        /* format            MMU_RQE_REPENG_DATAfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_MMU_RQE_REPENG_DATA_BCM56370_A0fmt_fields,
        /* bits        */ 253,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_MMU_RQE_TOQ_DATAfmt */ 
        /* format            MMU_RQE_TOQ_DATAfmt */
        /* nFields     */ 14,
        /* *fields     */ soc_MMU_RQE_TOQ_DATAfmt_fields,
        /* bits        */ 58,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_MMU_RQE_TOQ_DATA_BCM56370_A0fmt */ 
        /* format            MMU_RQE_TOQ_DATAfmt */
        /* nFields     */ 14,
        /* *fields     */ soc_MMU_RQE_TOQ_DATA_BCM56370_A0fmt_fields,
        /* bits        */ 59,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_MMU_RQE_TOQ_DATA_BCM56770_A0fmt */ 
        /* format            MMU_RQE_TOQ_DATAfmt */
        /* nFields     */ 14,
        /* *fields     */ soc_MMU_RQE_TOQ_DATA_BCM56870_A0fmt_fields,
        /* bits        */ 63,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_MMU_RQE_TOQ_DATA_BCM56870_A0fmt */ 
        /* format            MMU_RQE_TOQ_DATAfmt */
        /* nFields     */ 14,
        /* *fields     */ soc_MMU_RQE_TOQ_DATA_BCM56870_A0fmt_fields,
        /* bits        */ 63,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_MMU_RQE_TO_CRB_CELL_INFOfmt */ 
        /* format            MMU_RQE_TO_CRB_CELL_INFOfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_MMU_RQE_TO_CRB_CELL_INFOfmt_fields,
        /* bits        */ 23,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_MMU_RQE_TO_CRB_ICC_INFOfmt */ 
        /* format            MMU_RQE_TO_CRB_ICC_INFOfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_MMU_RQE_TO_CRB_ICC_INFOfmt_fields,
        /* bits        */ 18,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_MMU_RQE_TO_CRB_PKT_INFOfmt */ 
        /* format            MMU_RQE_TO_CRB_PKT_INFOfmt */
        /* nFields     */ 20,
        /* *fields     */ soc_MMU_RQE_TO_CRB_PKT_INFOfmt_fields,
        /* bits        */ 74,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_MMU_RQE_TO_CTR_DATAfmt */ 
        /* format            MMU_RQE_TO_CTR_DATAfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_MMU_RQE_TO_CTR_DATAfmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_MMU_RQE_TO_CTR_DATA_BCM56370_A0fmt */ 
        /* format            MMU_RQE_TO_CTR_DATAfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_MMU_RQE_TO_CTR_DATA_BCM56870_A0fmt_fields,
        /* bits        */ 34,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_MMU_RQE_TO_CTR_DATA_BCM56770_A0fmt */ 
        /* format            MMU_RQE_TO_CTR_DATAfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_MMU_RQE_TO_CTR_DATA_BCM56870_A0fmt_fields,
        /* bits        */ 34,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_MMU_RQE_TO_CTR_DATA_BCM56870_A0fmt */ 
        /* format            MMU_RQE_TO_CTR_DATAfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_MMU_RQE_TO_CTR_DATA_BCM56870_A0fmt_fields,
        /* bits        */ 34,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_MMU_RQE_TO_ENQ_DATAfmt */ 
        /* format            MMU_RQE_TO_ENQ_DATAfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_MMU_RQE_TO_ENQ_DATAfmt_fields,
        /* bits        */ 7,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_MMU_RQE_TO_ENQ_DATA_BCM56370_A0fmt */ 
        /* format            MMU_RQE_TO_ENQ_DATAfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_MMU_RQE_TO_ENQ_DATA_BCM56870_A0fmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_MMU_RQE_TO_ENQ_DATA_BCM56770_A0fmt */ 
        /* format            MMU_RQE_TO_ENQ_DATAfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_MMU_RQE_TO_ENQ_DATA_BCM56870_A0fmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_MMU_RQE_TO_ENQ_DATA_BCM56870_A0fmt */ 
        /* format            MMU_RQE_TO_ENQ_DATAfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_MMU_RQE_TO_ENQ_DATA_BCM56870_A0fmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_MMU_RQE_TO_EPRG_DATAfmt */ 
        /* format            MMU_RQE_TO_EPRG_DATAfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_MMU_RQE_TO_EPRG_DATAfmt_fields,
        /* bits        */ 22,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_MMU_RQE_TO_EPRG_DATA_BCM56770_A0fmt */ 
        /* format            MMU_RQE_TO_EPRG_DATAfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_MMU_RQE_TO_EPRG_DATA_BCM56870_A0fmt_fields,
        /* bits        */ 24,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_MMU_RQE_TO_EPRG_DATA_BCM56870_A0fmt */ 
        /* format            MMU_RQE_TO_EPRG_DATAfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_MMU_RQE_TO_EPRG_DATA_BCM56870_A0fmt_fields,
        /* bits        */ 24,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_MMU_RQE_TO_PORTCNT_DATAfmt */ 
        /* format            MMU_RQE_TO_PORTCNT_DATAfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_MMU_RQE_TO_PORTCNT_DATAfmt_fields,
        /* bits        */ 28,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_MMU_RQE_TO_PORTCNT_DATA_BCM56370_A0fmt */ 
        /* format            MMU_RQE_TO_PORTCNT_DATAfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_MMU_RQE_TO_PORTCNT_DATA_BCM56870_A0fmt_fields,
        /* bits        */ 31,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_MMU_RQE_TO_PORTCNT_DATA_BCM56770_A0fmt */ 
        /* format            MMU_RQE_TO_PORTCNT_DATAfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_MMU_RQE_TO_PORTCNT_DATA_BCM56870_A0fmt_fields,
        /* bits        */ 31,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_MMU_RQE_TO_PORTCNT_DATA_BCM56870_A0fmt */ 
        /* format            MMU_RQE_TO_PORTCNT_DATAfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_MMU_RQE_TO_PORTCNT_DATA_BCM56870_A0fmt_fields,
        /* bits        */ 31,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_MMU_RQE_TO_RL_COPYCNT_INFOfmt */ 
        /* format            MMU_RQE_TO_RL_COPYCNT_INFOfmt */
        /* nFields     */ 12,
        /* *fields     */ soc_MMU_RQE_TO_RL_COPYCNT_INFOfmt_fields,
        /* bits        */ 50,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_MMU_RQE_TO_THDO_ENQCHK_PKT_INFOfmt */ 
        /* format            MMU_RQE_TO_THDO_ENQCHK_PKT_INFOfmt */
        /* nFields     */ 17,
        /* *fields     */ soc_MMU_RQE_TO_THDO_ENQCHK_PKT_INFOfmt_fields,
        /* bits        */ 68,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_MMU_RQE_TO_THDR_DATAfmt */ 
        /* format            MMU_RQE_TO_THDR_DATAfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_MMU_RQE_TO_THDR_DATAfmt_fields,
        /* bits        */ 17,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_MMU_RQE_TO_THDR_QUE_RELEASEfmt */ 
        /* format            MMU_RQE_TO_THDR_QUE_RELEASEfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_MMU_RQE_TO_THDR_QUE_RELEASEfmt_fields,
        /* bits        */ 7,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_MMU_RQE_WF_DATAfmt */ 
        /* format            MMU_RQE_WF_DATAfmt */
        /* nFields     */ 11,
        /* *fields     */ soc_MMU_RQE_WF_DATAfmt_fields,
        /* bits        */ 345,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_MMU_RQE_WF_DATA_BCM56370_A0fmt */ 
        /* format            MMU_RQE_WF_DATAfmt */
        /* nFields     */ 13,
        /* *fields     */ soc_MMU_RQE_WF_DATA_BCM56370_A0fmt_fields,
        /* bits        */ 348,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_MMU_RQE_WF_DATA_BCM56770_A0fmt */ 
        /* format            MMU_RQE_WF_DATAfmt */
        /* nFields     */ 13,
        /* *fields     */ soc_MMU_RQE_WF_DATA_BCM56870_A0fmt_fields,
        /* bits        */ 552,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_MMU_RQE_WF_DATA_BCM56870_A0fmt */ 
        /* format            MMU_RQE_WF_DATAfmt */
        /* nFields     */ 13,
        /* *fields     */ soc_MMU_RQE_WF_DATA_BCM56870_A0fmt_fields,
        /* bits        */ 552,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_MMU_SBUS_SB_INFOfmt */ 
        /* format            MMU_SBUS_SB_INFOfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_MMU_SBUS_SB_INFOfmt_fields,
        /* bits        */ 33,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_MMU_SCB_SOPSS_DATAfmt */ 
        /* format            MMU_SCB_SOPSS_DATAfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_MMU_SCB_SOPSS_DATAfmt_fields,
        /* bits        */ 35,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_MMU_SCB_TO_CRB_CREDIT_RETfmt */ 
        /* format            MMU_SCB_TO_CRB_CREDIT_RETfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_MMU_SCB_TO_CRB_CREDIT_RETfmt_fields,
        /* bits        */ 4,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_MMU_SCB_TO_OQS_CELL_INFOfmt */ 
        /* format            MMU_SCB_TO_OQS_CELL_INFOfmt */
        /* nFields     */ 39,
        /* *fields     */ soc_MMU_OQS_TO_TOQ_CELL_INFOfmt_fields,
        /* bits        */ 97,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_MMU_SCB_TO_OQS_CELL_INFO_BCM56980_B0fmt */ 
        /* format            MMU_SCB_TO_OQS_CELL_INFOfmt */
        /* nFields     */ 39,
        /* *fields     */ soc_MMU_OQS_TO_TOQ_CELL_INFOfmt_fields,
        /* bits        */ 97,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_MMU_SCB_TO_RQE_CELL_CREDIT_RTNfmt */ 
        /* format            MMU_SCB_TO_RQE_CELL_CREDIT_RTNfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_MMU_SCB_TO_CRB_CREDIT_RETfmt_fields,
        /* bits        */ 4,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_MMU_SCB_TO_RQE_CELL_CREDIT_RTN_BCM56980_B0fmt */ 
        /* format            MMU_SCB_TO_RQE_CELL_CREDIT_RTNfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_MMU_SCB_TO_CRB_CREDIT_RETfmt_fields,
        /* bits        */ 4,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_MMU_SCB_TO_RQE_CELL_INFOfmt */ 
        /* format            MMU_SCB_TO_RQE_CELL_INFOfmt */
        /* nFields     */ 19,
        /* *fields     */ soc_MMU_SCB_TO_RQE_CELL_INFOfmt_fields,
        /* bits        */ 75,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_MMU_SER_STATUS_BUSfmt */ 
        /* format            MMU_SER_STATUS_BUSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_MMU_SER_STATUS_BUSfmt_fields,
        /* bits        */ 44,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_MMU_SER_STATUS_BUS_BCM56370_A0fmt */ 
        /* format            MMU_SER_STATUS_BUSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_MMU_SER_STATUS_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 44,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_MMU_SER_STATUS_BUS_BCM56560_A0fmt */ 
        /* format            MMU_SER_STATUS_BUSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_MMU_SER_STATUS_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 44,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_MMU_SER_STATUS_BUS_BCM56560_B0fmt */ 
        /* format            MMU_SER_STATUS_BUSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_MMU_SER_STATUS_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 44,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_MMU_SER_STATUS_BUS_BCM56670_A0fmt */ 
        /* format            MMU_SER_STATUS_BUSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_MMU_SER_STATUS_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 44,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_MMU_SER_STATUS_BUS_BCM56670_B0fmt */ 
        /* format            MMU_SER_STATUS_BUSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_MMU_SER_STATUS_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 44,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_MMU_SER_STATUS_BUS_BCM56770_A0fmt */ 
        /* format            MMU_SER_STATUS_BUSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_MMU_SER_STATUS_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 44,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_MMU_SER_STATUS_BUS_BCM56870_A0fmt */ 
        /* format            MMU_SER_STATUS_BUSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_MMU_SER_STATUS_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 44,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_MMU_SER_STATUS_BUS_BCM56960_A0fmt */ 
        /* format            MMU_SER_STATUS_BUSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_MMU_SER_STATUS_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 44,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_MMU_SER_STATUS_BUS_BCM56965_A0fmt */ 
        /* format            MMU_SER_STATUS_BUSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_MMU_SER_STATUS_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 44,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_MMU_SER_STATUS_BUS_BCM56970_A0fmt */ 
        /* format            MMU_SER_STATUS_BUSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_MMU_SER_STATUS_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 44,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_MMU_SER_STATUS_BUS_BCM56980_A0fmt */ 
        /* format            MMU_SER_STATUS_BUSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_MMU_SER_STATUS_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 44,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_MMU_SER_STATUS_BUS_BCM56980_B0fmt */ 
        /* format            MMU_SER_STATUS_BUSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_MMU_SER_STATUS_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 44,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_MMU_SHAPE_PASSTHRU_INFOfmt */ 
        /* format            MMU_SHAPE_PASSTHRU_INFOfmt */
        /* nFields     */ 12,
        /* *fields     */ soc_MMU_SHAPE_PASSTHRU_INFOfmt_fields,
        /* bits        */ 57,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_MMU_SHAPE_PASSTHRU_INFO_BCM56260_A0fmt */ 
        /* format            MMU_SHAPE_PASSTHRU_INFOfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_MMU_SHAPE_PASSTHRU_INFO_BCM56260_A0fmt_fields,
        /* bits        */ 28,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_MMU_SHAPE_PASSTHRU_INFO_BCM56260_B0fmt */ 
        /* format            MMU_SHAPE_PASSTHRU_INFOfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_MMU_SHAPE_PASSTHRU_INFO_BCM56260_A0fmt_fields,
        /* bits        */ 28,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_MMU_SHAPE_PASSTHRU_INFO_BCM56270_A0fmt */ 
        /* format            MMU_SHAPE_PASSTHRU_INFOfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_MMU_SHAPE_PASSTHRU_INFO_BCM56270_A0fmt_fields,
        /* bits        */ 28,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_MMU_SHAPE_PASSTHRU_INFO_BCM56670_A0fmt */ 
        /* format            MMU_SHAPE_PASSTHRU_INFOfmt */
        /* nFields     */ 13,
        /* *fields     */ soc_MMU_SHAPE_PASSTHRU_INFO_BCM56670_A0fmt_fields,
        /* bits        */ 57,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_MMU_SHAPE_PASSTHRU_INFO_BCM56670_B0fmt */ 
        /* format            MMU_SHAPE_PASSTHRU_INFOfmt */
        /* nFields     */ 13,
        /* *fields     */ soc_MMU_SHAPE_PASSTHRU_INFO_BCM56670_A0fmt_fields,
        /* bits        */ 57,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_MMU_THDI_PACKET_TYPEfmt */ 
        /* format            MMU_THDI_PACKET_TYPEfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_MMU_THDI_PACKET_TYPEfmt_fields,
        /* bits        */ 3,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_MMU_THDI_SPAPfmt */ 
        /* format            MMU_THDI_SPAPfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_MMU_THDI_SPAPfmt_fields,
        /* bits        */ 2,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_MMU_THDI_TO_CRB_ENQ_INFOfmt */ 
        /* format            MMU_THDI_TO_CRB_ENQ_INFOfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_MMU_THDI_TO_CRB_ENQ_INFOfmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_MMU_THDI_TO_INTFO_OOBFC_INFOfmt */ 
        /* format            MMU_THDI_TO_INTFO_OOBFC_INFOfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_MMU_THDI_TO_INTFO_OOBFC_INFOfmt_fields,
        /* bits        */ 25,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_MMU_THDI_TO_INTFO_PFC_INFOfmt */ 
        /* format            MMU_THDI_TO_INTFO_PFC_INFOfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_MMU_THDI_TO_INTFO_PFC_INFOfmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_MMU_THDI_TO_THDO_LOSSLESS_SP_INFOfmt */ 
        /* format            MMU_THDI_TO_THDO_LOSSLESS_SP_INFOfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_MMU_THDI_TO_THDO_LOSSLESS_SP_INFOfmt_fields,
        /* bits        */ 33,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_MMU_THDI_TYPEfmt */ 
        /* format            MMU_THDI_TYPEfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_MMU_THDI_TYPEfmt_fields,
        /* bits        */ 2,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_MMU_THDO_TO_EBCTM_INFOfmt */ 
        /* format            MMU_THDO_TO_EBCTM_INFOfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_MMU_THDO_TO_EBCTM_INFOfmt_fields,
        /* bits        */ 18,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_MMU_THDO_TO_INTFO_FC_INFOfmt */ 
        /* format            MMU_THDO_TO_INTFO_FC_INFOfmt */
        /* nFields     */ 11,
        /* *fields     */ soc_MMU_THDO_TO_INTFO_FC_INFOfmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_MMU_THDO_TO_IP_DLB_INFOfmt */ 
        /* format            MMU_THDO_TO_IP_DLB_INFOfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_MMU_THDO_TO_IP_DLB_INFOfmt_fields,
        /* bits        */ 27,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_MMU_THDO_TO_QSCH_VOQ_FAIRNESS_INFOfmt */ 
        /* format            MMU_THDO_TO_QSCH_VOQ_FAIRNESS_INFOfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_MMU_THDO_TO_QSCH_VOQ_FAIRNESS_INFOfmt_fields,
        /* bits        */ 41,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_MMU_THDO_TO_RQE_ENQCHK_PKT_INFOfmt */ 
        /* format            MMU_THDO_TO_RQE_ENQCHK_PKT_INFOfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_MMU_THDO_TO_RQE_ENQCHK_PKT_INFOfmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_MMU_THDO_TO_TOQ_ENQCHK_INFOfmt */ 
        /* format            MMU_THDO_TO_TOQ_ENQCHK_INFOfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_MMU_THDO_TO_TOQ_ENQCHK_INFOfmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_MMU_THDO_TO_WRED_ENQ_ACCEPT_INFOfmt */ 
        /* format            MMU_THDO_TO_WRED_ENQ_ACCEPT_INFOfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_MMU_THDO_TO_WRED_ENQ_ACCEPT_INFOfmt_fields,
        /* bits        */ 18,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_MMU_THDO_TO_WRED_PORTSP_LEN_STATUS_INFOfmt */ 
        /* format            MMU_THDO_TO_WRED_PORTSP_LEN_STATUS_INFOfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_MMU_THDO_TO_WRED_PORTSP_LEN_STATUS_INFOfmt_fields,
        /* bits        */ 46,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_MMU_THDO_TO_WRED_QLEN_STATUS_INFOfmt */ 
        /* format            MMU_THDO_TO_WRED_QLEN_STATUS_INFOfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_MMU_THDO_TO_WRED_QLEN_STATUS_INFOfmt_fields,
        /* bits        */ 82,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_MMU_THDO_TO_WRED_Q_MIN_STATE_INFOfmt */ 
        /* format            MMU_THDO_TO_WRED_Q_MIN_STATE_INFOfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_MMU_THDO_TO_WRED_Q_MIN_STATE_INFOfmt_fields,
        /* bits        */ 55,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_MMU_THDO_TO_WRED_SP_LEN_STATUS_INFOfmt */ 
        /* format            MMU_THDO_TO_WRED_SP_LEN_STATUS_INFOfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_MMU_THDO_TO_WRED_SP_LEN_STATUS_INFOfmt_fields,
        /* bits        */ 73,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_MMU_THDR_TO_CRB_ACCEPT_INFOfmt */ 
        /* format            MMU_THDR_TO_CRB_ACCEPT_INFOfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_MMU_THDR_TO_CRB_ACCEPT_INFOfmt_fields,
        /* bits        */ 2,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_MMU_THDR_TO_INTFO_DROP_STATUSfmt */ 
        /* format            MMU_THDR_TO_INTFO_DROP_STATUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_THDR_TO_INTFO_DROP_STATUSfmt_fields,
        /* bits        */ 2,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_MMU_THDR_TO_RQE_ACCEPT_INFOfmt */ 
        /* format            MMU_THDR_TO_RQE_ACCEPT_INFOfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_MMU_THDR_TO_RQE_ACCEPT_INFOfmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_MMU_THDR_TO_THDI_ACCEPT_INFOfmt */ 
        /* format            MMU_THDR_TO_THDI_ACCEPT_INFOfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_MMU_THDR_TO_CRB_ACCEPT_INFOfmt_fields,
        /* bits        */ 2,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_MMU_THDR_TO_THDI_ACCEPT_INFO_BCM56980_B0fmt */ 
        /* format            MMU_THDR_TO_THDI_ACCEPT_INFOfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_MMU_THDR_TO_CRB_ACCEPT_INFOfmt_fields,
        /* bits        */ 2,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_MMU_TOQ_CQEfmt */ 
        /* format            MMU_TOQ_CQEfmt */
        /* nFields     */ 18,
        /* *fields     */ soc_MMU_TOQ_CQEfmt_fields,
        /* bits        */ 79,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_MMU_TOQ_EOPE_TBLfmt */ 
        /* format            MMU_TOQ_EOPE_TBLfmt */
        /* nFields     */ 17,
        /* *fields     */ soc_MMU_TOQ_EOPE_TBLfmt_fields,
        /* bits        */ 56,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_MMU_TOQ_TO_CFAP_ENQRETURN_INFOfmt */ 
        /* format            MMU_TOQ_TO_CFAP_ENQRETURN_INFOfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TOQ_TO_CFAP_ENQRETURN_INFOfmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_MMU_TOQ_TO_MTRO_DEQ_RESP_INFOfmt */ 
        /* format            MMU_TOQ_TO_MTRO_DEQ_RESP_INFOfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_MMU_TOQ_TO_MTRO_DEQ_RESP_INFOfmt_fields,
        /* bits        */ 25,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_MMU_TOQ_TO_QSCH_DEQ_RESP_INFOfmt */ 
        /* format            MMU_TOQ_TO_QSCH_DEQ_RESP_INFOfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_MMU_TOQ_TO_QSCH_DEQ_RESP_INFOfmt_fields,
        /* bits        */ 28,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_MMU_TOQ_TO_QSCH_UPDATE_INFOfmt */ 
        /* format            MMU_TOQ_TO_QSCH_UPDATE_INFOfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_MMU_TOQ_TO_QSCH_UPDATE_INFOfmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_MMU_TOQ_TO_RL_INFOfmt */ 
        /* format            MMU_TOQ_TO_RL_INFOfmt */
        /* nFields     */ 31,
        /* *fields     */ soc_MMU_TOQ_TO_RL_INFOfmt_fields,
        /* bits        */ 101,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_MMU_TOQ_TO_RQE_CELL_INFOfmt */ 
        /* format            MMU_TOQ_TO_RQE_CELL_INFOfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_MMU_TOQ_TO_RQE_CELL_INFOfmt_fields,
        /* bits        */ 78,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_MMU_TOQ_TO_THDO_DEQ_INFOfmt */ 
        /* format            MMU_TOQ_TO_THDO_DEQ_INFOfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_MMU_TOQ_TO_THDO_DEQ_INFOfmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_MMU_TOQ_TO_THDO_ENQCHK_INFOfmt */ 
        /* format            MMU_TOQ_TO_THDO_ENQCHK_INFOfmt */
        /* nFields     */ 21,
        /* *fields     */ soc_MMU_TOQ_TO_THDO_ENQCHK_INFOfmt_fields,
        /* bits        */ 57,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_MMU_TOQ_TO_WRED_DEQ_INFOfmt */ 
        /* format            MMU_TOQ_TO_WRED_DEQ_INFOfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_MMU_TOQ_TO_WRED_DEQ_INFOfmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_HOL_COSfmt */ 
        /* format            MMU_TO_IP_HOL_COSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_COSfmt_fields,
        /* bits        */ 4,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_HOL_COS_BCM53400_A0fmt */ 
        /* format            MMU_TO_IP_HOL_COSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_COS_BCM53400_A0fmt_fields,
        /* bits        */ 3,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_HOL_COS_BCM53540_A0fmt */ 
        /* format            MMU_TO_IP_HOL_COSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_COS_BCM53400_A0fmt_fields,
        /* bits        */ 3,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_HOL_COS_BCM53570_A0fmt */ 
        /* format            MMU_TO_IP_HOL_COSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_COS_BCM53400_A0fmt_fields,
        /* bits        */ 3,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_HOL_COS_BCM53570_B0fmt */ 
        /* format            MMU_TO_IP_HOL_COSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_COS_BCM53400_A0fmt_fields,
        /* bits        */ 3,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_HOL_COS_BCM56142_A0fmt */ 
        /* format            MMU_TO_IP_HOL_COSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_COS_BCM56624_A0fmt_fields,
        /* bits        */ 3,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_HOL_COS_BCM56150_A0fmt */ 
        /* format            MMU_TO_IP_HOL_COSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_COS_BCM56640_A0fmt_fields,
        /* bits        */ 3,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_HOL_COS_BCM56160_A0fmt */ 
        /* format            MMU_TO_IP_HOL_COSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_COS_BCM53400_A0fmt_fields,
        /* bits        */ 3,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_HOL_COS_BCM56260_A0fmt */ 
        /* format            MMU_TO_IP_HOL_COSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_COS_BCM53400_A0fmt_fields,
        /* bits        */ 3,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_HOL_COS_BCM56260_B0fmt */ 
        /* format            MMU_TO_IP_HOL_COSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_COS_BCM53400_A0fmt_fields,
        /* bits        */ 3,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_HOL_COS_BCM56270_A0fmt */ 
        /* format            MMU_TO_IP_HOL_COSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_COS_BCM53400_A0fmt_fields,
        /* bits        */ 3,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_A0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_HOL_COS_BCM56334_A0fmt */ 
        /* format            MMU_TO_IP_HOL_COSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_COS_BCM56624_A0fmt_fields,
        /* bits        */ 3,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_B0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_HOL_COS_BCM56334_B0fmt */ 
        /* format            MMU_TO_IP_HOL_COSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_COS_BCM56624_A0fmt_fields,
        /* bits        */ 3,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_HOL_COS_BCM56340_A0fmt */ 
        /* format            MMU_TO_IP_HOL_COSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_COS_BCM56640_A0fmt_fields,
        /* bits        */ 3,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_HOL_COS_BCM56440_A0fmt */ 
        /* format            MMU_TO_IP_HOL_COSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_COS_BCM56624_A0fmt_fields,
        /* bits        */ 3,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_HOL_COS_BCM56440_B0fmt */ 
        /* format            MMU_TO_IP_HOL_COSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_COS_BCM56624_A0fmt_fields,
        /* bits        */ 3,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_HOL_COS_BCM56450_A0fmt */ 
        /* format            MMU_TO_IP_HOL_COSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_COS_BCM56640_A0fmt_fields,
        /* bits        */ 3,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_HOL_COS_BCM56450_B0fmt */ 
        /* format            MMU_TO_IP_HOL_COSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_COS_BCM56640_A0fmt_fields,
        /* bits        */ 3,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_MMU_TO_IP_HOL_COS_BCM56450_B1fmt */ 
        /* format            MMU_TO_IP_HOL_COSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_COS_BCM56640_A0fmt_fields,
        /* bits        */ 3,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_A0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_HOL_COS_BCM56524_A0fmt */ 
        /* format            MMU_TO_IP_HOL_COSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_COS_BCM56624_A0fmt_fields,
        /* bits        */ 3,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_B0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_HOL_COS_BCM56524_B0fmt */ 
        /* format            MMU_TO_IP_HOL_COSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_COS_BCM56624_A0fmt_fields,
        /* bits        */ 3,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_HOL_COS_BCM56560_A0fmt */ 
        /* format            MMU_TO_IP_HOL_COSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_COS_BCM53400_A0fmt_fields,
        /* bits        */ 3,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_HOL_COS_BCM56560_B0fmt */ 
        /* format            MMU_TO_IP_HOL_COSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_COS_BCM53400_A0fmt_fields,
        /* bits        */ 3,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_A0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_HOL_COS_BCM56624_A0fmt */ 
        /* format            MMU_TO_IP_HOL_COSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_COS_BCM56624_A0fmt_fields,
        /* bits        */ 3,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_B0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_HOL_COS_BCM56624_B0fmt */ 
        /* format            MMU_TO_IP_HOL_COSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_COS_BCM56624_A0fmt_fields,
        /* bits        */ 3,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_HOL_COS_BCM56634_A0fmt */ 
        /* format            MMU_TO_IP_HOL_COSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_COS_BCM56624_A0fmt_fields,
        /* bits        */ 3,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_B0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_HOL_COS_BCM56634_B0fmt */ 
        /* format            MMU_TO_IP_HOL_COSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_COS_BCM56624_A0fmt_fields,
        /* bits        */ 3,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_HOL_COS_BCM56640_A0fmt */ 
        /* format            MMU_TO_IP_HOL_COSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_COS_BCM56640_A0fmt_fields,
        /* bits        */ 3,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_HOL_COS_BCM56670_A0fmt */ 
        /* format            MMU_TO_IP_HOL_COSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_COS_BCM53400_A0fmt_fields,
        /* bits        */ 3,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_HOL_COS_BCM56670_B0fmt */ 
        /* format            MMU_TO_IP_HOL_COSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_COS_BCM53400_A0fmt_fields,
        /* bits        */ 3,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_A0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_HOL_COS_BCM56680_A0fmt */ 
        /* format            MMU_TO_IP_HOL_COSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_COS_BCM56624_A0fmt_fields,
        /* bits        */ 3,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_B0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_HOL_COS_BCM56680_B0fmt */ 
        /* format            MMU_TO_IP_HOL_COSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_COS_BCM56624_A0fmt_fields,
        /* bits        */ 3,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_A0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_HOL_COS_BCM56685_A0fmt */ 
        /* format            MMU_TO_IP_HOL_COSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_COS_BCM56624_A0fmt_fields,
        /* bits        */ 3,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_B0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_HOL_COS_BCM56685_B0fmt */ 
        /* format            MMU_TO_IP_HOL_COSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_COS_BCM56624_A0fmt_fields,
        /* bits        */ 3,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_HOL_COS_BCM56840_A0fmt */ 
        /* format            MMU_TO_IP_HOL_COSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_COS_BCM56624_A0fmt_fields,
        /* bits        */ 3,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_HOL_COS_BCM56840_B0fmt */ 
        /* format            MMU_TO_IP_HOL_COSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_COS_BCM56624_A0fmt_fields,
        /* bits        */ 3,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_HOL_COS_BCM56850_A0fmt */ 
        /* format            MMU_TO_IP_HOL_COSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_COS_BCM56640_A0fmt_fields,
        /* bits        */ 3,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_HOL_COS_BCM56860_A0fmt */ 
        /* format            MMU_TO_IP_HOL_COSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_COS_BCM56640_A0fmt_fields,
        /* bits        */ 3,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_HOL_COS_BCM56960_A0fmt */ 
        /* format            MMU_TO_IP_HOL_COSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_COS_BCM53400_A0fmt_fields,
        /* bits        */ 3,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_HOL_COS_BCM56965_A0fmt */ 
        /* format            MMU_TO_IP_HOL_COSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_COS_BCM53400_A0fmt_fields,
        /* bits        */ 3,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_HOL_COS_BCM56970_A0fmt */ 
        /* format            MMU_TO_IP_HOL_COSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_COS_BCM53400_A0fmt_fields,
        /* bits        */ 3,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_HOL_STATUSfmt */ 
        /* format            MMU_TO_IP_HOL_STATUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_STATUSfmt_fields,
        /* bits        */ 21,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_HOL_STATUS_BCM53400_A0fmt */ 
        /* format            MMU_TO_IP_HOL_STATUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_STATUS_BCM53400_A0fmt_fields,
        /* bits        */ 30,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_HOL_STATUS_BCM53540_A0fmt */ 
        /* format            MMU_TO_IP_HOL_STATUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_STATUS_BCM56160_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_HOL_STATUS_BCM53570_A0fmt */ 
        /* format            MMU_TO_IP_HOL_STATUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_STATUS_BCM56160_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_HOL_STATUS_BCM53570_B0fmt */ 
        /* format            MMU_TO_IP_HOL_STATUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_STATUS_BCM56160_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_HOL_STATUS_BCM56142_A0fmt */ 
        /* format            MMU_TO_IP_HOL_STATUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_STATUS_BCM56334_A0fmt_fields,
        /* bits        */ 30,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_HOL_STATUS_BCM56150_A0fmt */ 
        /* format            MMU_TO_IP_HOL_STATUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_STATUS_BCM56150_A0fmt_fields,
        /* bits        */ 30,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_HOL_STATUS_BCM56160_A0fmt */ 
        /* format            MMU_TO_IP_HOL_STATUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_STATUS_BCM56160_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_HOL_STATUS_BCM56260_A0fmt */ 
        /* format            MMU_TO_IP_HOL_STATUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_STATUS_BCM56960_A0fmt_fields,
        /* bits        */ 54,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_HOL_STATUS_BCM56260_B0fmt */ 
        /* format            MMU_TO_IP_HOL_STATUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_STATUS_BCM56960_A0fmt_fields,
        /* bits        */ 54,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_HOL_STATUS_BCM56270_A0fmt */ 
        /* format            MMU_TO_IP_HOL_STATUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_STATUS_BCM56960_A0fmt_fields,
        /* bits        */ 54,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_A0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_HOL_STATUS_BCM56334_A0fmt */ 
        /* format            MMU_TO_IP_HOL_STATUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_STATUS_BCM56334_A0fmt_fields,
        /* bits        */ 30,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_B0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_HOL_STATUS_BCM56334_B0fmt */ 
        /* format            MMU_TO_IP_HOL_STATUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_STATUS_BCM56334_A0fmt_fields,
        /* bits        */ 30,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_HOL_STATUS_BCM56340_A0fmt */ 
        /* format            MMU_TO_IP_HOL_STATUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_STATUS_BCM56640_A0fmt_fields,
        /* bits        */ 54,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_HOL_STATUS_BCM56440_A0fmt */ 
        /* format            MMU_TO_IP_HOL_STATUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_STATUS_BCM56624_A0fmt_fields,
        /* bits        */ 54,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_HOL_STATUS_BCM56440_B0fmt */ 
        /* format            MMU_TO_IP_HOL_STATUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_STATUS_BCM56624_A0fmt_fields,
        /* bits        */ 54,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_HOL_STATUS_BCM56450_A0fmt */ 
        /* format            MMU_TO_IP_HOL_STATUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_STATUS_BCM56640_A0fmt_fields,
        /* bits        */ 54,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_HOL_STATUS_BCM56450_B0fmt */ 
        /* format            MMU_TO_IP_HOL_STATUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_STATUS_BCM56640_A0fmt_fields,
        /* bits        */ 54,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_MMU_TO_IP_HOL_STATUS_BCM56450_B1fmt */ 
        /* format            MMU_TO_IP_HOL_STATUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_STATUS_BCM56640_A0fmt_fields,
        /* bits        */ 54,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_A0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_HOL_STATUS_BCM56524_A0fmt */ 
        /* format            MMU_TO_IP_HOL_STATUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_STATUS_BCM56624_A0fmt_fields,
        /* bits        */ 54,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_B0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_HOL_STATUS_BCM56524_B0fmt */ 
        /* format            MMU_TO_IP_HOL_STATUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_STATUS_BCM56624_A0fmt_fields,
        /* bits        */ 54,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_HOL_STATUS_BCM56560_A0fmt */ 
        /* format            MMU_TO_IP_HOL_STATUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_STATUS_BCM56960_A0fmt_fields,
        /* bits        */ 54,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_HOL_STATUS_BCM56560_B0fmt */ 
        /* format            MMU_TO_IP_HOL_STATUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_STATUS_BCM56960_A0fmt_fields,
        /* bits        */ 54,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_A0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_HOL_STATUS_BCM56624_A0fmt */ 
        /* format            MMU_TO_IP_HOL_STATUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_STATUS_BCM56624_A0fmt_fields,
        /* bits        */ 54,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_B0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_HOL_STATUS_BCM56624_B0fmt */ 
        /* format            MMU_TO_IP_HOL_STATUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_STATUS_BCM56624_A0fmt_fields,
        /* bits        */ 54,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_HOL_STATUS_BCM56634_A0fmt */ 
        /* format            MMU_TO_IP_HOL_STATUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_STATUS_BCM56624_A0fmt_fields,
        /* bits        */ 54,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_B0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_HOL_STATUS_BCM56634_B0fmt */ 
        /* format            MMU_TO_IP_HOL_STATUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_STATUS_BCM56624_A0fmt_fields,
        /* bits        */ 54,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_HOL_STATUS_BCM56640_A0fmt */ 
        /* format            MMU_TO_IP_HOL_STATUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_STATUS_BCM56640_A0fmt_fields,
        /* bits        */ 54,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_HOL_STATUS_BCM56670_A0fmt */ 
        /* format            MMU_TO_IP_HOL_STATUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_STATUS_BCM56960_A0fmt_fields,
        /* bits        */ 54,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_HOL_STATUS_BCM56670_B0fmt */ 
        /* format            MMU_TO_IP_HOL_STATUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_STATUS_BCM56960_A0fmt_fields,
        /* bits        */ 54,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_A0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_HOL_STATUS_BCM56680_A0fmt */ 
        /* format            MMU_TO_IP_HOL_STATUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_STATUS_BCM56624_A0fmt_fields,
        /* bits        */ 54,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_B0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_HOL_STATUS_BCM56680_B0fmt */ 
        /* format            MMU_TO_IP_HOL_STATUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_STATUS_BCM56624_A0fmt_fields,
        /* bits        */ 54,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_A0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_HOL_STATUS_BCM56685_A0fmt */ 
        /* format            MMU_TO_IP_HOL_STATUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_STATUS_BCM56624_A0fmt_fields,
        /* bits        */ 54,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_B0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_HOL_STATUS_BCM56685_B0fmt */ 
        /* format            MMU_TO_IP_HOL_STATUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_STATUS_BCM56624_A0fmt_fields,
        /* bits        */ 54,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56725_A0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_HOL_STATUS_BCM56725_A0fmt */ 
        /* format            MMU_TO_IP_HOL_STATUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_STATUS_BCM56820_A0fmt_fields,
        /* bits        */ 29,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56820_A0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_HOL_STATUS_BCM56820_A0fmt */ 
        /* format            MMU_TO_IP_HOL_STATUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_STATUS_BCM56820_A0fmt_fields,
        /* bits        */ 29,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_HOL_STATUS_BCM56840_A0fmt */ 
        /* format            MMU_TO_IP_HOL_STATUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_STATUS_BCM56624_A0fmt_fields,
        /* bits        */ 54,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_HOL_STATUS_BCM56840_B0fmt */ 
        /* format            MMU_TO_IP_HOL_STATUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_STATUS_BCM56624_A0fmt_fields,
        /* bits        */ 54,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_HOL_STATUS_BCM56850_A0fmt */ 
        /* format            MMU_TO_IP_HOL_STATUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_STATUS_BCM56640_A0fmt_fields,
        /* bits        */ 54,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_HOL_STATUS_BCM56860_A0fmt */ 
        /* format            MMU_TO_IP_HOL_STATUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_STATUS_BCM56640_A0fmt_fields,
        /* bits        */ 54,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_HOL_STATUS_BCM56960_A0fmt */ 
        /* format            MMU_TO_IP_HOL_STATUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_STATUS_BCM56960_A0fmt_fields,
        /* bits        */ 54,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_HOL_STATUS_BCM56965_A0fmt */ 
        /* format            MMU_TO_IP_HOL_STATUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_STATUS_BCM56960_A0fmt_fields,
        /* bits        */ 54,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_HOL_STATUS_BCM56970_A0fmt */ 
        /* format            MMU_TO_IP_HOL_STATUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_STATUS_BCM56960_A0fmt_fields,
        /* bits        */ 54,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_A0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_HOL_STATUS_EXT8fmt */ 
        /* format            MMU_TO_IP_HOL_STATUS_EXT8fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_STATUS_EXT16fmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_HOL_STATUS_EXT16fmt */ 
        /* format            MMU_TO_IP_HOL_STATUS_EXT16fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_STATUS_EXT16fmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_HOL_STATUS_EXT16_BCM53400_A0fmt */ 
        /* format            MMU_TO_IP_HOL_STATUS_EXT16fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_STATUS_EXT16_BCM53400_A0fmt_fields,
        /* bits        */ 5,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_HOL_STATUS_EXT16_BCM53540_A0fmt */ 
        /* format            MMU_TO_IP_HOL_STATUS_EXT16fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_STATUS_EXT16_BCM53400_A0fmt_fields,
        /* bits        */ 5,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_HOL_STATUS_EXT16_BCM53570_A0fmt */ 
        /* format            MMU_TO_IP_HOL_STATUS_EXT16fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_STATUS_EXT16_BCM53400_A0fmt_fields,
        /* bits        */ 5,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_HOL_STATUS_EXT16_BCM53570_B0fmt */ 
        /* format            MMU_TO_IP_HOL_STATUS_EXT16fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_STATUS_EXT16_BCM53400_A0fmt_fields,
        /* bits        */ 5,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_HOL_STATUS_EXT16_BCM56142_A0fmt */ 
        /* format            MMU_TO_IP_HOL_STATUS_EXT16fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_STATUS_EXT16_BCM56334_A0fmt_fields,
        /* bits        */ 5,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_HOL_STATUS_EXT16_BCM56150_A0fmt */ 
        /* format            MMU_TO_IP_HOL_STATUS_EXT16fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_TRILLfmt_fields,
        /* bits        */ 5,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_HOL_STATUS_EXT16_BCM56160_A0fmt */ 
        /* format            MMU_TO_IP_HOL_STATUS_EXT16fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_STATUS_EXT16_BCM53400_A0fmt_fields,
        /* bits        */ 5,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_HOL_STATUS_EXT16_BCM56260_A0fmt */ 
        /* format            MMU_TO_IP_HOL_STATUS_EXT16fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_STATUS_EXT16_BCM56960_A0fmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_HOL_STATUS_EXT16_BCM56260_B0fmt */ 
        /* format            MMU_TO_IP_HOL_STATUS_EXT16fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_STATUS_EXT16_BCM56960_A0fmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_HOL_STATUS_EXT16_BCM56270_A0fmt */ 
        /* format            MMU_TO_IP_HOL_STATUS_EXT16fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_STATUS_EXT16_BCM56960_A0fmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_A0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_HOL_STATUS_EXT16_BCM56334_A0fmt */ 
        /* format            MMU_TO_IP_HOL_STATUS_EXT16fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_STATUS_EXT16_BCM56334_A0fmt_fields,
        /* bits        */ 5,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_B0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_HOL_STATUS_EXT16_BCM56334_B0fmt */ 
        /* format            MMU_TO_IP_HOL_STATUS_EXT16fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_STATUS_EXT16_BCM56334_A0fmt_fields,
        /* bits        */ 5,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_HOL_STATUS_EXT16_BCM56340_A0fmt */ 
        /* format            MMU_TO_IP_HOL_STATUS_EXT16fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_STATUS_EXT16_BCM56640_A0fmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_HOL_STATUS_EXT16_BCM56440_A0fmt */ 
        /* format            MMU_TO_IP_HOL_STATUS_EXT16fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_STATUS_EXT16_BCM56634_A0fmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_HOL_STATUS_EXT16_BCM56440_B0fmt */ 
        /* format            MMU_TO_IP_HOL_STATUS_EXT16fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_STATUS_EXT16_BCM56634_A0fmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_HOL_STATUS_EXT16_BCM56450_A0fmt */ 
        /* format            MMU_TO_IP_HOL_STATUS_EXT16fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_STATUS_EXT16_BCM56640_A0fmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_HOL_STATUS_EXT16_BCM56450_B0fmt */ 
        /* format            MMU_TO_IP_HOL_STATUS_EXT16fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_STATUS_EXT16_BCM56640_A0fmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_MMU_TO_IP_HOL_STATUS_EXT16_BCM56450_B1fmt */ 
        /* format            MMU_TO_IP_HOL_STATUS_EXT16fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_STATUS_EXT16_BCM56640_A0fmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_A0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_HOL_STATUS_EXT16_BCM56524_A0fmt */ 
        /* format            MMU_TO_IP_HOL_STATUS_EXT16fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_STATUS_EXT16_BCM56634_A0fmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_B0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_HOL_STATUS_EXT16_BCM56524_B0fmt */ 
        /* format            MMU_TO_IP_HOL_STATUS_EXT16fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_STATUS_EXT16_BCM56634_A0fmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_HOL_STATUS_EXT16_BCM56560_A0fmt */ 
        /* format            MMU_TO_IP_HOL_STATUS_EXT16fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_STATUS_EXT16_BCM56960_A0fmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_HOL_STATUS_EXT16_BCM56560_B0fmt */ 
        /* format            MMU_TO_IP_HOL_STATUS_EXT16fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_STATUS_EXT16_BCM56960_A0fmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_HOL_STATUS_EXT16_BCM56634_A0fmt */ 
        /* format            MMU_TO_IP_HOL_STATUS_EXT16fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_STATUS_EXT16_BCM56634_A0fmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_B0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_HOL_STATUS_EXT16_BCM56634_B0fmt */ 
        /* format            MMU_TO_IP_HOL_STATUS_EXT16fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_STATUS_EXT16_BCM56634_A0fmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_HOL_STATUS_EXT16_BCM56640_A0fmt */ 
        /* format            MMU_TO_IP_HOL_STATUS_EXT16fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_STATUS_EXT16_BCM56640_A0fmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_HOL_STATUS_EXT16_BCM56670_A0fmt */ 
        /* format            MMU_TO_IP_HOL_STATUS_EXT16fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_STATUS_EXT16_BCM56960_A0fmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_HOL_STATUS_EXT16_BCM56670_B0fmt */ 
        /* format            MMU_TO_IP_HOL_STATUS_EXT16fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_STATUS_EXT16_BCM56960_A0fmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_A0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_HOL_STATUS_EXT16_BCM56685_A0fmt */ 
        /* format            MMU_TO_IP_HOL_STATUS_EXT16fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_STATUS_EXT16_BCM56634_A0fmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_B0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_HOL_STATUS_EXT16_BCM56685_B0fmt */ 
        /* format            MMU_TO_IP_HOL_STATUS_EXT16fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_STATUS_EXT16_BCM56634_A0fmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_HOL_STATUS_EXT16_BCM56840_A0fmt */ 
        /* format            MMU_TO_IP_HOL_STATUS_EXT16fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_STATUS_EXT16_BCM56634_A0fmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_HOL_STATUS_EXT16_BCM56840_B0fmt */ 
        /* format            MMU_TO_IP_HOL_STATUS_EXT16fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_STATUS_EXT16_BCM56634_A0fmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_HOL_STATUS_EXT16_BCM56850_A0fmt */ 
        /* format            MMU_TO_IP_HOL_STATUS_EXT16fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_STATUS_EXT16_BCM56640_A0fmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_HOL_STATUS_EXT16_BCM56860_A0fmt */ 
        /* format            MMU_TO_IP_HOL_STATUS_EXT16fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_STATUS_EXT16_BCM56640_A0fmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_HOL_STATUS_EXT16_BCM56960_A0fmt */ 
        /* format            MMU_TO_IP_HOL_STATUS_EXT16fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_STATUS_EXT16_BCM56960_A0fmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_HOL_STATUS_EXT16_BCM56965_A0fmt */ 
        /* format            MMU_TO_IP_HOL_STATUS_EXT16fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_STATUS_EXT16_BCM56960_A0fmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_HOL_STATUS_EXT16_BCM56970_A0fmt */ 
        /* format            MMU_TO_IP_HOL_STATUS_EXT16fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_STATUS_EXT16_BCM56960_A0fmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_HOL_STATUS_EXT8_BCM53400_A0fmt */ 
        /* format            MMU_TO_IP_HOL_STATUS_EXT8fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_STATUS_EXT16_BCM53400_A0fmt_fields,
        /* bits        */ 5,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_HOL_STATUS_EXT8_BCM53540_A0fmt */ 
        /* format            MMU_TO_IP_HOL_STATUS_EXT8fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_STATUS_EXT16_BCM53400_A0fmt_fields,
        /* bits        */ 5,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_HOL_STATUS_EXT8_BCM53570_A0fmt */ 
        /* format            MMU_TO_IP_HOL_STATUS_EXT8fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_STATUS_EXT16_BCM53400_A0fmt_fields,
        /* bits        */ 5,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_HOL_STATUS_EXT8_BCM53570_B0fmt */ 
        /* format            MMU_TO_IP_HOL_STATUS_EXT8fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_STATUS_EXT16_BCM53400_A0fmt_fields,
        /* bits        */ 5,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_HOL_STATUS_EXT8_BCM56142_A0fmt */ 
        /* format            MMU_TO_IP_HOL_STATUS_EXT8fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_STATUS_EXT16_BCM56334_A0fmt_fields,
        /* bits        */ 5,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_HOL_STATUS_EXT8_BCM56150_A0fmt */ 
        /* format            MMU_TO_IP_HOL_STATUS_EXT8fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_TRILLfmt_fields,
        /* bits        */ 5,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_HOL_STATUS_EXT8_BCM56160_A0fmt */ 
        /* format            MMU_TO_IP_HOL_STATUS_EXT8fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_STATUS_EXT16_BCM53400_A0fmt_fields,
        /* bits        */ 5,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_HOL_STATUS_EXT8_BCM56260_A0fmt */ 
        /* format            MMU_TO_IP_HOL_STATUS_EXT8fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_STATUS_EXT16_BCM56960_A0fmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_HOL_STATUS_EXT8_BCM56260_B0fmt */ 
        /* format            MMU_TO_IP_HOL_STATUS_EXT8fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_STATUS_EXT16_BCM56960_A0fmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_HOL_STATUS_EXT8_BCM56270_A0fmt */ 
        /* format            MMU_TO_IP_HOL_STATUS_EXT8fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_STATUS_EXT16_BCM56960_A0fmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_A0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_HOL_STATUS_EXT8_BCM56334_A0fmt */ 
        /* format            MMU_TO_IP_HOL_STATUS_EXT8fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_STATUS_EXT16_BCM56334_A0fmt_fields,
        /* bits        */ 5,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_B0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_HOL_STATUS_EXT8_BCM56334_B0fmt */ 
        /* format            MMU_TO_IP_HOL_STATUS_EXT8fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_STATUS_EXT16_BCM56334_A0fmt_fields,
        /* bits        */ 5,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_HOL_STATUS_EXT8_BCM56340_A0fmt */ 
        /* format            MMU_TO_IP_HOL_STATUS_EXT8fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_STATUS_EXT16_BCM56640_A0fmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_HOL_STATUS_EXT8_BCM56440_A0fmt */ 
        /* format            MMU_TO_IP_HOL_STATUS_EXT8fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_STATUS_EXT16_BCM56634_A0fmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_HOL_STATUS_EXT8_BCM56440_B0fmt */ 
        /* format            MMU_TO_IP_HOL_STATUS_EXT8fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_STATUS_EXT16_BCM56634_A0fmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_HOL_STATUS_EXT8_BCM56450_A0fmt */ 
        /* format            MMU_TO_IP_HOL_STATUS_EXT8fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_STATUS_EXT16_BCM56640_A0fmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_HOL_STATUS_EXT8_BCM56450_B0fmt */ 
        /* format            MMU_TO_IP_HOL_STATUS_EXT8fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_STATUS_EXT16_BCM56640_A0fmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_MMU_TO_IP_HOL_STATUS_EXT8_BCM56450_B1fmt */ 
        /* format            MMU_TO_IP_HOL_STATUS_EXT8fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_STATUS_EXT16_BCM56640_A0fmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_A0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_HOL_STATUS_EXT8_BCM56524_A0fmt */ 
        /* format            MMU_TO_IP_HOL_STATUS_EXT8fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_STATUS_EXT16_BCM56634_A0fmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_B0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_HOL_STATUS_EXT8_BCM56524_B0fmt */ 
        /* format            MMU_TO_IP_HOL_STATUS_EXT8fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_STATUS_EXT16_BCM56634_A0fmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_HOL_STATUS_EXT8_BCM56560_A0fmt */ 
        /* format            MMU_TO_IP_HOL_STATUS_EXT8fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_STATUS_EXT16_BCM56960_A0fmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_HOL_STATUS_EXT8_BCM56560_B0fmt */ 
        /* format            MMU_TO_IP_HOL_STATUS_EXT8fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_STATUS_EXT16_BCM56960_A0fmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_B0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_HOL_STATUS_EXT8_BCM56624_B0fmt */ 
        /* format            MMU_TO_IP_HOL_STATUS_EXT8fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_STATUS_EXT16fmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_HOL_STATUS_EXT8_BCM56634_A0fmt */ 
        /* format            MMU_TO_IP_HOL_STATUS_EXT8fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_STATUS_EXT16_BCM56634_A0fmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_B0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_HOL_STATUS_EXT8_BCM56634_B0fmt */ 
        /* format            MMU_TO_IP_HOL_STATUS_EXT8fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_STATUS_EXT16_BCM56634_A0fmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_HOL_STATUS_EXT8_BCM56640_A0fmt */ 
        /* format            MMU_TO_IP_HOL_STATUS_EXT8fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_STATUS_EXT16_BCM56640_A0fmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_HOL_STATUS_EXT8_BCM56670_A0fmt */ 
        /* format            MMU_TO_IP_HOL_STATUS_EXT8fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_STATUS_EXT16_BCM56960_A0fmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_HOL_STATUS_EXT8_BCM56670_B0fmt */ 
        /* format            MMU_TO_IP_HOL_STATUS_EXT8fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_STATUS_EXT16_BCM56960_A0fmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_A0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_HOL_STATUS_EXT8_BCM56680_A0fmt */ 
        /* format            MMU_TO_IP_HOL_STATUS_EXT8fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_STATUS_EXT16fmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_B0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_HOL_STATUS_EXT8_BCM56680_B0fmt */ 
        /* format            MMU_TO_IP_HOL_STATUS_EXT8fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_STATUS_EXT16fmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_A0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_HOL_STATUS_EXT8_BCM56685_A0fmt */ 
        /* format            MMU_TO_IP_HOL_STATUS_EXT8fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_STATUS_EXT16_BCM56634_A0fmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_B0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_HOL_STATUS_EXT8_BCM56685_B0fmt */ 
        /* format            MMU_TO_IP_HOL_STATUS_EXT8fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_STATUS_EXT16_BCM56634_A0fmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_HOL_STATUS_EXT8_BCM56840_A0fmt */ 
        /* format            MMU_TO_IP_HOL_STATUS_EXT8fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_STATUS_EXT16_BCM56634_A0fmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_HOL_STATUS_EXT8_BCM56840_B0fmt */ 
        /* format            MMU_TO_IP_HOL_STATUS_EXT8fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_STATUS_EXT16_BCM56634_A0fmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_HOL_STATUS_EXT8_BCM56850_A0fmt */ 
        /* format            MMU_TO_IP_HOL_STATUS_EXT8fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_STATUS_EXT16_BCM56640_A0fmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_HOL_STATUS_EXT8_BCM56860_A0fmt */ 
        /* format            MMU_TO_IP_HOL_STATUS_EXT8fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_STATUS_EXT16_BCM56640_A0fmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_HOL_STATUS_EXT8_BCM56960_A0fmt */ 
        /* format            MMU_TO_IP_HOL_STATUS_EXT8fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_STATUS_EXT16_BCM56960_A0fmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_HOL_STATUS_EXT8_BCM56965_A0fmt */ 
        /* format            MMU_TO_IP_HOL_STATUS_EXT8fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_STATUS_EXT16_BCM56960_A0fmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_HOL_STATUS_EXT8_BCM56970_A0fmt */ 
        /* format            MMU_TO_IP_HOL_STATUS_EXT8fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_STATUS_EXT16_BCM56960_A0fmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56800_A0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_IBP_PRIfmt */ 
        /* format            MMU_TO_IP_IBP_PRIfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_IBP_PRIfmt_fields,
        /* bits        */ 4,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_IBP_PRI_BCM53400_A0fmt */ 
        /* format            MMU_TO_IP_IBP_PRIfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_IBP_PRI_BCM53400_A0fmt_fields,
        /* bits        */ 4,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_IBP_PRI_BCM53540_A0fmt */ 
        /* format            MMU_TO_IP_IBP_PRIfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_IBP_PRI_BCM53400_A0fmt_fields,
        /* bits        */ 4,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_IBP_PRI_BCM53570_A0fmt */ 
        /* format            MMU_TO_IP_IBP_PRIfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_IBP_PRI_BCM53400_A0fmt_fields,
        /* bits        */ 4,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_IBP_PRI_BCM53570_B0fmt */ 
        /* format            MMU_TO_IP_IBP_PRIfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_IBP_PRI_BCM53400_A0fmt_fields,
        /* bits        */ 4,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_IBP_PRI_BCM56142_A0fmt */ 
        /* format            MMU_TO_IP_IBP_PRIfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_IBP_PRIfmt_fields,
        /* bits        */ 4,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_IBP_PRI_BCM56150_A0fmt */ 
        /* format            MMU_TO_IP_IBP_PRIfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_IBP_PRI_BCM56640_A0fmt_fields,
        /* bits        */ 4,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_IBP_PRI_BCM56160_A0fmt */ 
        /* format            MMU_TO_IP_IBP_PRIfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_IBP_PRI_BCM53400_A0fmt_fields,
        /* bits        */ 4,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_IBP_PRI_BCM56260_A0fmt */ 
        /* format            MMU_TO_IP_IBP_PRIfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_IBP_PRI_BCM53400_A0fmt_fields,
        /* bits        */ 4,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_IBP_PRI_BCM56260_B0fmt */ 
        /* format            MMU_TO_IP_IBP_PRIfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_IBP_PRI_BCM53400_A0fmt_fields,
        /* bits        */ 4,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_IBP_PRI_BCM56270_A0fmt */ 
        /* format            MMU_TO_IP_IBP_PRIfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_IBP_PRI_BCM53400_A0fmt_fields,
        /* bits        */ 4,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_A0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_IBP_PRI_BCM56334_A0fmt */ 
        /* format            MMU_TO_IP_IBP_PRIfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_IBP_PRIfmt_fields,
        /* bits        */ 4,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_B0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_IBP_PRI_BCM56334_B0fmt */ 
        /* format            MMU_TO_IP_IBP_PRIfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_IBP_PRIfmt_fields,
        /* bits        */ 4,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_IBP_PRI_BCM56340_A0fmt */ 
        /* format            MMU_TO_IP_IBP_PRIfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_IBP_PRI_BCM56640_A0fmt_fields,
        /* bits        */ 4,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_IBP_PRI_BCM56440_A0fmt */ 
        /* format            MMU_TO_IP_IBP_PRIfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_IBP_PRIfmt_fields,
        /* bits        */ 4,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_IBP_PRI_BCM56440_B0fmt */ 
        /* format            MMU_TO_IP_IBP_PRIfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_IBP_PRIfmt_fields,
        /* bits        */ 4,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_IBP_PRI_BCM56450_A0fmt */ 
        /* format            MMU_TO_IP_IBP_PRIfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_IBP_PRI_BCM56640_A0fmt_fields,
        /* bits        */ 4,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_IBP_PRI_BCM56450_B0fmt */ 
        /* format            MMU_TO_IP_IBP_PRIfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_IBP_PRI_BCM56640_A0fmt_fields,
        /* bits        */ 4,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_MMU_TO_IP_IBP_PRI_BCM56450_B1fmt */ 
        /* format            MMU_TO_IP_IBP_PRIfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_IBP_PRI_BCM56640_A0fmt_fields,
        /* bits        */ 4,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_A0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_IBP_PRI_BCM56524_A0fmt */ 
        /* format            MMU_TO_IP_IBP_PRIfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_IBP_PRIfmt_fields,
        /* bits        */ 4,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_B0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_IBP_PRI_BCM56524_B0fmt */ 
        /* format            MMU_TO_IP_IBP_PRIfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_IBP_PRIfmt_fields,
        /* bits        */ 4,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_IBP_PRI_BCM56560_A0fmt */ 
        /* format            MMU_TO_IP_IBP_PRIfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_IBP_PRI_BCM53400_A0fmt_fields,
        /* bits        */ 4,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_IBP_PRI_BCM56560_B0fmt */ 
        /* format            MMU_TO_IP_IBP_PRIfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_IBP_PRI_BCM53400_A0fmt_fields,
        /* bits        */ 4,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_B0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_IBP_PRI_BCM56624_B0fmt */ 
        /* format            MMU_TO_IP_IBP_PRIfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_IBP_PRIfmt_fields,
        /* bits        */ 4,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_IBP_PRI_BCM56640_A0fmt */ 
        /* format            MMU_TO_IP_IBP_PRIfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_IBP_PRI_BCM56640_A0fmt_fields,
        /* bits        */ 4,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_IBP_PRI_BCM56670_A0fmt */ 
        /* format            MMU_TO_IP_IBP_PRIfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_IBP_PRI_BCM53400_A0fmt_fields,
        /* bits        */ 4,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_IBP_PRI_BCM56670_B0fmt */ 
        /* format            MMU_TO_IP_IBP_PRIfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_IBP_PRI_BCM53400_A0fmt_fields,
        /* bits        */ 4,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_A0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_IBP_PRI_BCM56680_A0fmt */ 
        /* format            MMU_TO_IP_IBP_PRIfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_IBP_PRIfmt_fields,
        /* bits        */ 4,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_B0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_IBP_PRI_BCM56680_B0fmt */ 
        /* format            MMU_TO_IP_IBP_PRIfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_IBP_PRIfmt_fields,
        /* bits        */ 4,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_A0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_IBP_PRI_BCM56685_A0fmt */ 
        /* format            MMU_TO_IP_IBP_PRIfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_IBP_PRIfmt_fields,
        /* bits        */ 4,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_B0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_IBP_PRI_BCM56685_B0fmt */ 
        /* format            MMU_TO_IP_IBP_PRIfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_IBP_PRIfmt_fields,
        /* bits        */ 4,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56725_A0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_IBP_PRI_BCM56725_A0fmt */ 
        /* format            MMU_TO_IP_IBP_PRIfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_IBP_PRIfmt_fields,
        /* bits        */ 4,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56820_A0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_IBP_PRI_BCM56820_A0fmt */ 
        /* format            MMU_TO_IP_IBP_PRIfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_IBP_PRIfmt_fields,
        /* bits        */ 4,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_IBP_PRI_BCM56840_A0fmt */ 
        /* format            MMU_TO_IP_IBP_PRIfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_IBP_PRIfmt_fields,
        /* bits        */ 4,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_IBP_PRI_BCM56840_B0fmt */ 
        /* format            MMU_TO_IP_IBP_PRIfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_IBP_PRIfmt_fields,
        /* bits        */ 4,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_IBP_PRI_BCM56850_A0fmt */ 
        /* format            MMU_TO_IP_IBP_PRIfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_IBP_PRI_BCM56640_A0fmt_fields,
        /* bits        */ 4,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_IBP_PRI_BCM56860_A0fmt */ 
        /* format            MMU_TO_IP_IBP_PRIfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_IBP_PRI_BCM56640_A0fmt_fields,
        /* bits        */ 4,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_IBP_PRI_BCM56960_A0fmt */ 
        /* format            MMU_TO_IP_IBP_PRIfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_IBP_PRI_BCM53400_A0fmt_fields,
        /* bits        */ 4,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_IBP_PRI_BCM56965_A0fmt */ 
        /* format            MMU_TO_IP_IBP_PRIfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_IBP_PRI_BCM53400_A0fmt_fields,
        /* bits        */ 4,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_IBP_PRI_BCM56970_A0fmt */ 
        /* format            MMU_TO_IP_IBP_PRIfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_IBP_PRI_BCM53400_A0fmt_fields,
        /* bits        */ 4,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_IBP_STATUSfmt */ 
        /* format            MMU_TO_IP_IBP_STATUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_STATUSfmt_fields,
        /* bits        */ 21,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_IBP_STATUS_BCM53400_A0fmt */ 
        /* format            MMU_TO_IP_IBP_STATUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_STATUS_BCM53400_A0fmt_fields,
        /* bits        */ 30,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_IBP_STATUS_BCM53540_A0fmt */ 
        /* format            MMU_TO_IP_IBP_STATUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_STATUS_BCM56160_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_IBP_STATUS_BCM53570_A0fmt */ 
        /* format            MMU_TO_IP_IBP_STATUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_STATUS_BCM56160_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_IBP_STATUS_BCM53570_B0fmt */ 
        /* format            MMU_TO_IP_IBP_STATUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_STATUS_BCM56160_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_IBP_STATUS_BCM56142_A0fmt */ 
        /* format            MMU_TO_IP_IBP_STATUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_STATUS_BCM56334_A0fmt_fields,
        /* bits        */ 30,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_IBP_STATUS_BCM56150_A0fmt */ 
        /* format            MMU_TO_IP_IBP_STATUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_STATUS_BCM56150_A0fmt_fields,
        /* bits        */ 30,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_IBP_STATUS_BCM56160_A0fmt */ 
        /* format            MMU_TO_IP_IBP_STATUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_STATUS_BCM56160_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_IBP_STATUS_BCM56260_A0fmt */ 
        /* format            MMU_TO_IP_IBP_STATUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_STATUS_BCM56960_A0fmt_fields,
        /* bits        */ 54,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_IBP_STATUS_BCM56260_B0fmt */ 
        /* format            MMU_TO_IP_IBP_STATUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_STATUS_BCM56960_A0fmt_fields,
        /* bits        */ 54,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_IBP_STATUS_BCM56270_A0fmt */ 
        /* format            MMU_TO_IP_IBP_STATUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_STATUS_BCM56960_A0fmt_fields,
        /* bits        */ 54,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_A0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_IBP_STATUS_BCM56334_A0fmt */ 
        /* format            MMU_TO_IP_IBP_STATUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_STATUS_BCM56334_A0fmt_fields,
        /* bits        */ 30,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_B0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_IBP_STATUS_BCM56334_B0fmt */ 
        /* format            MMU_TO_IP_IBP_STATUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_STATUS_BCM56334_A0fmt_fields,
        /* bits        */ 30,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_IBP_STATUS_BCM56340_A0fmt */ 
        /* format            MMU_TO_IP_IBP_STATUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_STATUS_BCM56640_A0fmt_fields,
        /* bits        */ 54,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_IBP_STATUS_BCM56440_A0fmt */ 
        /* format            MMU_TO_IP_IBP_STATUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_STATUS_BCM56624_A0fmt_fields,
        /* bits        */ 54,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_IBP_STATUS_BCM56440_B0fmt */ 
        /* format            MMU_TO_IP_IBP_STATUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_STATUS_BCM56624_A0fmt_fields,
        /* bits        */ 54,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_IBP_STATUS_BCM56450_A0fmt */ 
        /* format            MMU_TO_IP_IBP_STATUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_STATUS_BCM56640_A0fmt_fields,
        /* bits        */ 54,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_IBP_STATUS_BCM56450_B0fmt */ 
        /* format            MMU_TO_IP_IBP_STATUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_STATUS_BCM56640_A0fmt_fields,
        /* bits        */ 54,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_MMU_TO_IP_IBP_STATUS_BCM56450_B1fmt */ 
        /* format            MMU_TO_IP_IBP_STATUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_STATUS_BCM56640_A0fmt_fields,
        /* bits        */ 54,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_A0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_IBP_STATUS_BCM56524_A0fmt */ 
        /* format            MMU_TO_IP_IBP_STATUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_STATUS_BCM56624_A0fmt_fields,
        /* bits        */ 54,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_B0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_IBP_STATUS_BCM56524_B0fmt */ 
        /* format            MMU_TO_IP_IBP_STATUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_STATUS_BCM56624_A0fmt_fields,
        /* bits        */ 54,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_IBP_STATUS_BCM56560_A0fmt */ 
        /* format            MMU_TO_IP_IBP_STATUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_STATUS_BCM56960_A0fmt_fields,
        /* bits        */ 54,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_IBP_STATUS_BCM56560_B0fmt */ 
        /* format            MMU_TO_IP_IBP_STATUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_STATUS_BCM56960_A0fmt_fields,
        /* bits        */ 54,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_A0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_IBP_STATUS_BCM56624_A0fmt */ 
        /* format            MMU_TO_IP_IBP_STATUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_STATUS_BCM56624_A0fmt_fields,
        /* bits        */ 54,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_B0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_IBP_STATUS_BCM56624_B0fmt */ 
        /* format            MMU_TO_IP_IBP_STATUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_STATUS_BCM56624_A0fmt_fields,
        /* bits        */ 54,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_IBP_STATUS_BCM56634_A0fmt */ 
        /* format            MMU_TO_IP_IBP_STATUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_STATUS_BCM56624_A0fmt_fields,
        /* bits        */ 54,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_B0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_IBP_STATUS_BCM56634_B0fmt */ 
        /* format            MMU_TO_IP_IBP_STATUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_STATUS_BCM56624_A0fmt_fields,
        /* bits        */ 54,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_IBP_STATUS_BCM56640_A0fmt */ 
        /* format            MMU_TO_IP_IBP_STATUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_STATUS_BCM56640_A0fmt_fields,
        /* bits        */ 54,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_IBP_STATUS_BCM56670_A0fmt */ 
        /* format            MMU_TO_IP_IBP_STATUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_STATUS_BCM56960_A0fmt_fields,
        /* bits        */ 54,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_IBP_STATUS_BCM56670_B0fmt */ 
        /* format            MMU_TO_IP_IBP_STATUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_STATUS_BCM56960_A0fmt_fields,
        /* bits        */ 54,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_A0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_IBP_STATUS_BCM56680_A0fmt */ 
        /* format            MMU_TO_IP_IBP_STATUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_STATUS_BCM56624_A0fmt_fields,
        /* bits        */ 54,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_B0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_IBP_STATUS_BCM56680_B0fmt */ 
        /* format            MMU_TO_IP_IBP_STATUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_STATUS_BCM56624_A0fmt_fields,
        /* bits        */ 54,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_A0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_IBP_STATUS_BCM56685_A0fmt */ 
        /* format            MMU_TO_IP_IBP_STATUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_STATUS_BCM56624_A0fmt_fields,
        /* bits        */ 54,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_B0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_IBP_STATUS_BCM56685_B0fmt */ 
        /* format            MMU_TO_IP_IBP_STATUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_STATUS_BCM56624_A0fmt_fields,
        /* bits        */ 54,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56725_A0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_IBP_STATUS_BCM56725_A0fmt */ 
        /* format            MMU_TO_IP_IBP_STATUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_STATUS_BCM56820_A0fmt_fields,
        /* bits        */ 29,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56820_A0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_IBP_STATUS_BCM56820_A0fmt */ 
        /* format            MMU_TO_IP_IBP_STATUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_STATUS_BCM56820_A0fmt_fields,
        /* bits        */ 29,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_IBP_STATUS_BCM56840_A0fmt */ 
        /* format            MMU_TO_IP_IBP_STATUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_STATUS_BCM56624_A0fmt_fields,
        /* bits        */ 54,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_IBP_STATUS_BCM56840_B0fmt */ 
        /* format            MMU_TO_IP_IBP_STATUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_STATUS_BCM56624_A0fmt_fields,
        /* bits        */ 54,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_IBP_STATUS_BCM56850_A0fmt */ 
        /* format            MMU_TO_IP_IBP_STATUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_STATUS_BCM56640_A0fmt_fields,
        /* bits        */ 54,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_IBP_STATUS_BCM56860_A0fmt */ 
        /* format            MMU_TO_IP_IBP_STATUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_STATUS_BCM56640_A0fmt_fields,
        /* bits        */ 54,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_IBP_STATUS_BCM56960_A0fmt */ 
        /* format            MMU_TO_IP_IBP_STATUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_STATUS_BCM56960_A0fmt_fields,
        /* bits        */ 54,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_IBP_STATUS_BCM56965_A0fmt */ 
        /* format            MMU_TO_IP_IBP_STATUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_STATUS_BCM56960_A0fmt_fields,
        /* bits        */ 54,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_IBP_STATUS_BCM56970_A0fmt */ 
        /* format            MMU_TO_IP_IBP_STATUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_IP_HOL_STATUS_BCM56960_A0fmt_fields,
        /* bits        */ 54,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_MMU_TO_IP_OAM_LM_BUSfmt */ 
        /* format            MMU_TO_IP_OAM_LM_BUSfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_MMU_TO_IP_OAM_LM_BUSfmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_A0)
    { /* SOC_FORMAT_INT_MMU_TO_XGP_BKPfmt */ 
        /* format            MMU_TO_XGP_BKPfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_XGP_BKPfmt_fields,
        /* bits        */ 12,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_A0)
    { /* SOC_FORMAT_INT_MMU_TO_XGP_BKP_BCM56334_A0fmt */ 
        /* format            MMU_TO_XGP_BKPfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_XGP_E2E_BUSfmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_B0)
    { /* SOC_FORMAT_INT_MMU_TO_XGP_BKP_BCM56334_B0fmt */ 
        /* format            MMU_TO_XGP_BKPfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_XGP_E2E_BUSfmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_B0)
    { /* SOC_FORMAT_INT_MMU_TO_XGP_BKP_BCM56624_B0fmt */ 
        /* format            MMU_TO_XGP_BKPfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_XGP_BKPfmt_fields,
        /* bits        */ 12,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_A0)
    { /* SOC_FORMAT_INT_MMU_TO_XGP_BKP_BCM56680_A0fmt */ 
        /* format            MMU_TO_XGP_BKPfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_XGP_BKPfmt_fields,
        /* bits        */ 12,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_B0)
    { /* SOC_FORMAT_INT_MMU_TO_XGP_BKP_BCM56680_B0fmt */ 
        /* format            MMU_TO_XGP_BKPfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_XGP_BKPfmt_fields,
        /* bits        */ 12,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0)
    { /* SOC_FORMAT_INT_MMU_TO_XGP_E2E_BUSfmt */ 
        /* format            MMU_TO_XGP_E2E_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_XGP_E2E_BUSfmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_MMU_TO_XGP_E2E_BUS_BCM56260_A0fmt */ 
        /* format            MMU_TO_XGP_E2E_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_XGP_E2E_BUS_BCM56260_A0fmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_MMU_TO_XGP_E2E_BUS_BCM56260_B0fmt */ 
        /* format            MMU_TO_XGP_E2E_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_XGP_E2E_BUS_BCM56260_A0fmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_MMU_TO_XGP_E2E_BUS_BCM56270_A0fmt */ 
        /* format            MMU_TO_XGP_E2E_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_XGP_E2E_BUS_BCM56260_A0fmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_A0)
    { /* SOC_FORMAT_INT_MMU_TO_XGP_E2E_BUS_BCM56334_A0fmt */ 
        /* format            MMU_TO_XGP_E2E_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_XGP_E2E_BUSfmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_B0)
    { /* SOC_FORMAT_INT_MMU_TO_XGP_E2E_BUS_BCM56334_B0fmt */ 
        /* format            MMU_TO_XGP_E2E_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_XGP_E2E_BUSfmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_MMU_TO_XGP_E2E_BUS_BCM56340_A0fmt */ 
        /* format            MMU_TO_XGP_E2E_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_XGP_E2E_BUS_BCM56640_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_MMU_TO_XGP_E2E_BUS_BCM56440_A0fmt */ 
        /* format            MMU_TO_XGP_E2E_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_XGP_E2E_BUSfmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_MMU_TO_XGP_E2E_BUS_BCM56440_B0fmt */ 
        /* format            MMU_TO_XGP_E2E_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_XGP_E2E_BUSfmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_MMU_TO_XGP_E2E_BUS_BCM56450_A0fmt */ 
        /* format            MMU_TO_XGP_E2E_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_XGP_E2E_BUS_BCM56640_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_MMU_TO_XGP_E2E_BUS_BCM56450_B0fmt */ 
        /* format            MMU_TO_XGP_E2E_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_XGP_E2E_BUS_BCM56640_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_MMU_TO_XGP_E2E_BUS_BCM56450_B1fmt */ 
        /* format            MMU_TO_XGP_E2E_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_XGP_E2E_BUS_BCM56640_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_A0)
    { /* SOC_FORMAT_INT_MMU_TO_XGP_E2E_BUS_BCM56524_A0fmt */ 
        /* format            MMU_TO_XGP_E2E_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_XGP_E2E_BUSfmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_B0)
    { /* SOC_FORMAT_INT_MMU_TO_XGP_E2E_BUS_BCM56524_B0fmt */ 
        /* format            MMU_TO_XGP_E2E_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_XGP_E2E_BUSfmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_MMU_TO_XGP_E2E_BUS_BCM56560_A0fmt */ 
        /* format            MMU_TO_XGP_E2E_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_XP_E2E_BUSfmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_MMU_TO_XGP_E2E_BUS_BCM56560_B0fmt */ 
        /* format            MMU_TO_XGP_E2E_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_XP_E2E_BUSfmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_B0)
    { /* SOC_FORMAT_INT_MMU_TO_XGP_E2E_BUS_BCM56624_B0fmt */ 
        /* format            MMU_TO_XGP_E2E_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_XGP_E2E_BUSfmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_MMU_TO_XGP_E2E_BUS_BCM56640_A0fmt */ 
        /* format            MMU_TO_XGP_E2E_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_XGP_E2E_BUS_BCM56640_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_MMU_TO_XGP_E2E_BUS_BCM56670_A0fmt */ 
        /* format            MMU_TO_XGP_E2E_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_XP_E2E_BUSfmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_MMU_TO_XGP_E2E_BUS_BCM56670_B0fmt */ 
        /* format            MMU_TO_XGP_E2E_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_XP_E2E_BUSfmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_A0)
    { /* SOC_FORMAT_INT_MMU_TO_XGP_E2E_BUS_BCM56680_A0fmt */ 
        /* format            MMU_TO_XGP_E2E_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_XGP_E2E_BUSfmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_B0)
    { /* SOC_FORMAT_INT_MMU_TO_XGP_E2E_BUS_BCM56680_B0fmt */ 
        /* format            MMU_TO_XGP_E2E_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_XGP_E2E_BUSfmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_A0)
    { /* SOC_FORMAT_INT_MMU_TO_XGP_E2E_BUS_BCM56685_A0fmt */ 
        /* format            MMU_TO_XGP_E2E_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_XGP_E2E_BUSfmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_B0)
    { /* SOC_FORMAT_INT_MMU_TO_XGP_E2E_BUS_BCM56685_B0fmt */ 
        /* format            MMU_TO_XGP_E2E_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_XGP_E2E_BUSfmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_FORMAT_INT_MMU_TO_XGP_E2E_BUS_BCM56840_A0fmt */ 
        /* format            MMU_TO_XGP_E2E_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_XGP_E2E_BUSfmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_MMU_TO_XGP_E2E_BUS_BCM56840_B0fmt */ 
        /* format            MMU_TO_XGP_E2E_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_XGP_E2E_BUSfmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_MMU_TO_XGP_E2E_BUS_BCM56850_A0fmt */ 
        /* format            MMU_TO_XGP_E2E_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_XGP_E2E_BUS_BCM56640_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_MMU_TO_XGP_E2E_BUS_BCM56860_A0fmt */ 
        /* format            MMU_TO_XGP_E2E_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_XGP_E2E_BUS_BCM56640_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_MMU_TO_XGP_E2E_BUS_BCM56960_A0fmt */ 
        /* format            MMU_TO_XGP_E2E_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_XP_E2E_BUSfmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_MMU_TO_XGP_E2E_BUS_BCM56965_A0fmt */ 
        /* format            MMU_TO_XGP_E2E_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_XP_E2E_BUSfmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_MMU_TO_XGP_E2E_BUS_BCM56970_A0fmt */ 
        /* format            MMU_TO_XGP_E2E_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_XP_E2E_BUSfmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_A0)
    { /* SOC_FORMAT_INT_MMU_TO_XP_E2E_BUSfmt */ 
        /* format            MMU_TO_XP_E2E_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_XGP_E2E_BUSfmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_MMU_TO_XP_E2E_BUS_BCM53400_A0fmt */ 
        /* format            MMU_TO_XP_E2E_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_XP_E2E_BUSfmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_MMU_TO_XP_E2E_BUS_BCM53540_A0fmt */ 
        /* format            MMU_TO_XP_E2E_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_XP_E2E_BUSfmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_FORMAT_INT_MMU_TO_XP_E2E_BUS_BCM56142_A0fmt */ 
        /* format            MMU_TO_XP_E2E_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_XGP_E2E_BUSfmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_MMU_TO_XP_E2E_BUS_BCM56150_A0fmt */ 
        /* format            MMU_TO_XP_E2E_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_XGP_E2E_BUS_BCM56640_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_MMU_TO_XP_E2E_BUS_BCM56160_A0fmt */ 
        /* format            MMU_TO_XP_E2E_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_XP_E2E_BUSfmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_MMU_TO_XP_E2E_BUS_BCM56260_A0fmt */ 
        /* format            MMU_TO_XP_E2E_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_XGP_E2E_BUS_BCM56260_A0fmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_MMU_TO_XP_E2E_BUS_BCM56260_B0fmt */ 
        /* format            MMU_TO_XP_E2E_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_XGP_E2E_BUS_BCM56260_A0fmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_MMU_TO_XP_E2E_BUS_BCM56270_A0fmt */ 
        /* format            MMU_TO_XP_E2E_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_XGP_E2E_BUS_BCM56260_A0fmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_A0)
    { /* SOC_FORMAT_INT_MMU_TO_XP_E2E_BUS_BCM56334_A0fmt */ 
        /* format            MMU_TO_XP_E2E_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_XGP_E2E_BUSfmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_B0)
    { /* SOC_FORMAT_INT_MMU_TO_XP_E2E_BUS_BCM56334_B0fmt */ 
        /* format            MMU_TO_XP_E2E_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_XGP_E2E_BUSfmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_MMU_TO_XP_E2E_BUS_BCM56340_A0fmt */ 
        /* format            MMU_TO_XP_E2E_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_XGP_E2E_BUS_BCM56640_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_MMU_TO_XP_E2E_BUS_BCM56440_A0fmt */ 
        /* format            MMU_TO_XP_E2E_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_XGP_E2E_BUSfmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_MMU_TO_XP_E2E_BUS_BCM56440_B0fmt */ 
        /* format            MMU_TO_XP_E2E_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_XGP_E2E_BUSfmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_MMU_TO_XP_E2E_BUS_BCM56450_A0fmt */ 
        /* format            MMU_TO_XP_E2E_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_XGP_E2E_BUS_BCM56640_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_MMU_TO_XP_E2E_BUS_BCM56450_B0fmt */ 
        /* format            MMU_TO_XP_E2E_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_XGP_E2E_BUS_BCM56640_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_MMU_TO_XP_E2E_BUS_BCM56450_B1fmt */ 
        /* format            MMU_TO_XP_E2E_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_XGP_E2E_BUS_BCM56640_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_A0)
    { /* SOC_FORMAT_INT_MMU_TO_XP_E2E_BUS_BCM56524_A0fmt */ 
        /* format            MMU_TO_XP_E2E_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_XGP_E2E_BUSfmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_B0)
    { /* SOC_FORMAT_INT_MMU_TO_XP_E2E_BUS_BCM56524_B0fmt */ 
        /* format            MMU_TO_XP_E2E_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_XGP_E2E_BUSfmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_MMU_TO_XP_E2E_BUS_BCM56560_A0fmt */ 
        /* format            MMU_TO_XP_E2E_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_XP_E2E_BUSfmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_MMU_TO_XP_E2E_BUS_BCM56560_B0fmt */ 
        /* format            MMU_TO_XP_E2E_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_XP_E2E_BUSfmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_B0)
    { /* SOC_FORMAT_INT_MMU_TO_XP_E2E_BUS_BCM56624_B0fmt */ 
        /* format            MMU_TO_XP_E2E_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_XGP_E2E_BUSfmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_FORMAT_INT_MMU_TO_XP_E2E_BUS_BCM56634_A0fmt */ 
        /* format            MMU_TO_XP_E2E_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_XGP_E2E_BUSfmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_B0)
    { /* SOC_FORMAT_INT_MMU_TO_XP_E2E_BUS_BCM56634_B0fmt */ 
        /* format            MMU_TO_XP_E2E_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_XGP_E2E_BUSfmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_MMU_TO_XP_E2E_BUS_BCM56640_A0fmt */ 
        /* format            MMU_TO_XP_E2E_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_XGP_E2E_BUS_BCM56640_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_MMU_TO_XP_E2E_BUS_BCM56670_A0fmt */ 
        /* format            MMU_TO_XP_E2E_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_XP_E2E_BUSfmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_MMU_TO_XP_E2E_BUS_BCM56670_B0fmt */ 
        /* format            MMU_TO_XP_E2E_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_XP_E2E_BUSfmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_A0)
    { /* SOC_FORMAT_INT_MMU_TO_XP_E2E_BUS_BCM56680_A0fmt */ 
        /* format            MMU_TO_XP_E2E_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_XGP_E2E_BUSfmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_B0)
    { /* SOC_FORMAT_INT_MMU_TO_XP_E2E_BUS_BCM56680_B0fmt */ 
        /* format            MMU_TO_XP_E2E_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_XGP_E2E_BUSfmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_A0)
    { /* SOC_FORMAT_INT_MMU_TO_XP_E2E_BUS_BCM56685_A0fmt */ 
        /* format            MMU_TO_XP_E2E_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_XGP_E2E_BUSfmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_B0)
    { /* SOC_FORMAT_INT_MMU_TO_XP_E2E_BUS_BCM56685_B0fmt */ 
        /* format            MMU_TO_XP_E2E_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_XGP_E2E_BUSfmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_FORMAT_INT_MMU_TO_XP_E2E_BUS_BCM56840_A0fmt */ 
        /* format            MMU_TO_XP_E2E_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_XGP_E2E_BUSfmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_MMU_TO_XP_E2E_BUS_BCM56840_B0fmt */ 
        /* format            MMU_TO_XP_E2E_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_XGP_E2E_BUSfmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_MMU_TO_XP_E2E_BUS_BCM56850_A0fmt */ 
        /* format            MMU_TO_XP_E2E_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_XGP_E2E_BUS_BCM56640_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_MMU_TO_XP_E2E_BUS_BCM56860_A0fmt */ 
        /* format            MMU_TO_XP_E2E_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_XGP_E2E_BUS_BCM56640_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_MMU_TO_XP_E2E_BUS_BCM56960_A0fmt */ 
        /* format            MMU_TO_XP_E2E_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_XP_E2E_BUSfmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_MMU_TO_XP_E2E_BUS_BCM56965_A0fmt */ 
        /* format            MMU_TO_XP_E2E_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_XP_E2E_BUSfmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_MMU_TO_XP_E2E_BUS_BCM56970_A0fmt */ 
        /* format            MMU_TO_XP_E2E_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_XP_E2E_BUSfmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_FORMAT_INT_MMU_TO_XQP_E2E_BUSfmt */ 
        /* format            MMU_TO_XQP_E2E_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_XGP_E2E_BUSfmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_MMU_TO_XQP_E2E_BUS_BCM56260_A0fmt */ 
        /* format            MMU_TO_XQP_E2E_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_XGP_E2E_BUS_BCM56260_A0fmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_MMU_TO_XQP_E2E_BUS_BCM56260_B0fmt */ 
        /* format            MMU_TO_XQP_E2E_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_XGP_E2E_BUS_BCM56260_A0fmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_MMU_TO_XQP_E2E_BUS_BCM56270_A0fmt */ 
        /* format            MMU_TO_XQP_E2E_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_XGP_E2E_BUS_BCM56260_A0fmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_MMU_TO_XQP_E2E_BUS_BCM56340_A0fmt */ 
        /* format            MMU_TO_XQP_E2E_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_XGP_E2E_BUS_BCM56640_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_MMU_TO_XQP_E2E_BUS_BCM56440_A0fmt */ 
        /* format            MMU_TO_XQP_E2E_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_XGP_E2E_BUSfmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_MMU_TO_XQP_E2E_BUS_BCM56440_B0fmt */ 
        /* format            MMU_TO_XQP_E2E_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_XGP_E2E_BUSfmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_MMU_TO_XQP_E2E_BUS_BCM56450_A0fmt */ 
        /* format            MMU_TO_XQP_E2E_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_XGP_E2E_BUS_BCM56640_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_MMU_TO_XQP_E2E_BUS_BCM56450_B0fmt */ 
        /* format            MMU_TO_XQP_E2E_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_XGP_E2E_BUS_BCM56640_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_MMU_TO_XQP_E2E_BUS_BCM56450_B1fmt */ 
        /* format            MMU_TO_XQP_E2E_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_XGP_E2E_BUS_BCM56640_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_A0)
    { /* SOC_FORMAT_INT_MMU_TO_XQP_E2E_BUS_BCM56524_A0fmt */ 
        /* format            MMU_TO_XQP_E2E_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_XGP_E2E_BUSfmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_B0)
    { /* SOC_FORMAT_INT_MMU_TO_XQP_E2E_BUS_BCM56524_B0fmt */ 
        /* format            MMU_TO_XQP_E2E_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_XGP_E2E_BUSfmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_MMU_TO_XQP_E2E_BUS_BCM56560_A0fmt */ 
        /* format            MMU_TO_XQP_E2E_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_XP_E2E_BUSfmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_MMU_TO_XQP_E2E_BUS_BCM56560_B0fmt */ 
        /* format            MMU_TO_XQP_E2E_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_XP_E2E_BUSfmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_B0)
    { /* SOC_FORMAT_INT_MMU_TO_XQP_E2E_BUS_BCM56634_B0fmt */ 
        /* format            MMU_TO_XQP_E2E_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_XGP_E2E_BUSfmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_MMU_TO_XQP_E2E_BUS_BCM56640_A0fmt */ 
        /* format            MMU_TO_XQP_E2E_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_XGP_E2E_BUS_BCM56640_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_MMU_TO_XQP_E2E_BUS_BCM56670_A0fmt */ 
        /* format            MMU_TO_XQP_E2E_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_XP_E2E_BUSfmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_MMU_TO_XQP_E2E_BUS_BCM56670_B0fmt */ 
        /* format            MMU_TO_XQP_E2E_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_XP_E2E_BUSfmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_A0)
    { /* SOC_FORMAT_INT_MMU_TO_XQP_E2E_BUS_BCM56685_A0fmt */ 
        /* format            MMU_TO_XQP_E2E_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_XGP_E2E_BUSfmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_B0)
    { /* SOC_FORMAT_INT_MMU_TO_XQP_E2E_BUS_BCM56685_B0fmt */ 
        /* format            MMU_TO_XQP_E2E_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_XGP_E2E_BUSfmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_FORMAT_INT_MMU_TO_XQP_E2E_BUS_BCM56840_A0fmt */ 
        /* format            MMU_TO_XQP_E2E_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_XGP_E2E_BUSfmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_MMU_TO_XQP_E2E_BUS_BCM56840_B0fmt */ 
        /* format            MMU_TO_XQP_E2E_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_XGP_E2E_BUSfmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_MMU_TO_XQP_E2E_BUS_BCM56850_A0fmt */ 
        /* format            MMU_TO_XQP_E2E_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_XGP_E2E_BUS_BCM56640_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_MMU_TO_XQP_E2E_BUS_BCM56860_A0fmt */ 
        /* format            MMU_TO_XQP_E2E_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_XGP_E2E_BUS_BCM56640_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_MMU_TO_XQP_E2E_BUS_BCM56960_A0fmt */ 
        /* format            MMU_TO_XQP_E2E_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_XP_E2E_BUSfmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_MMU_TO_XQP_E2E_BUS_BCM56965_A0fmt */ 
        /* format            MMU_TO_XQP_E2E_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_XP_E2E_BUSfmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_MMU_TO_XQP_E2E_BUS_BCM56970_A0fmt */ 
        /* format            MMU_TO_XQP_E2E_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MMU_TO_XP_E2E_BUSfmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_MMU_WRED_TO_THDO_ENQ_ACCEPT_INFOfmt */ 
        /* format            MMU_WRED_TO_THDO_ENQ_ACCEPT_INFOfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_MMU_THDR_TO_CRB_ACCEPT_INFOfmt_fields,
        /* bits        */ 2,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_MMU_WRED_TO_THDO_ENQ_ACCEPT_INFO_BCM56980_B0fmt */ 
        /* format            MMU_WRED_TO_THDO_ENQ_ACCEPT_INFOfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_MMU_THDR_TO_CRB_ACCEPT_INFOfmt_fields,
        /* bits        */ 2,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_MMU_WRED_TO_TOQ_DEQ_FEEDBACKfmt */ 
        /* format            MMU_WRED_TO_TOQ_DEQ_FEEDBACKfmt */
        /* nFields     */ 13,
        /* *fields     */ soc_MMU_WRED_TO_TOQ_DEQ_FEEDBACKfmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56504_A0)
    { /* SOC_FORMAT_INT_MMU_XQHEADERfmt */ 
        /* format            MMU_XQHEADERfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_MMU_XQHEADERfmt_fields,
        /* bits        */ 20,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53314_A0)
    { /* SOC_FORMAT_INT_MMU_XQHEADER_BCM53314_A0fmt */ 
        /* format            MMU_XQHEADERfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_MMU_XQHEADER_BCM53314_A0fmt_fields,
        /* bits        */ 18,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53324_A0)
    { /* SOC_FORMAT_INT_MMU_XQHEADER_BCM53324_A0fmt */ 
        /* format            MMU_XQHEADERfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_MMU_XQHEADER_BCM53314_A0fmt_fields,
        /* bits        */ 18,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_MMU_XQHEADER_BCM53400_A0fmt */ 
        /* format            MMU_XQHEADERfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_MMU_XQHEADER_BCM53400_A0fmt_fields,
        /* bits        */ 27,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_MMU_XQHEADER_BCM53540_A0fmt */ 
        /* format            MMU_XQHEADERfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_MMU_XQHEADER_BCM53540_A0fmt_fields,
        /* bits        */ 23,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_MMU_XQHEADER_BCM53570_A0fmt */ 
        /* format            MMU_XQHEADERfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_MMU_XQHEADER_BCM53570_A0fmt_fields,
        /* bits        */ 30,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_MMU_XQHEADER_BCM53570_B0fmt */ 
        /* format            MMU_XQHEADERfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_MMU_XQHEADER_BCM53570_B0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_FORMAT_INT_MMU_XQHEADER_BCM56142_A0fmt */ 
        /* format            MMU_XQHEADERfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_MMU_XQHEADERfmt_fields,
        /* bits        */ 20,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_MMU_XQHEADER_BCM56150_A0fmt */ 
        /* format            MMU_XQHEADERfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_MMU_XQHEADER_BCM56150_A0fmt_fields,
        /* bits        */ 20,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_MMU_XQHEADER_BCM56160_A0fmt */ 
        /* format            MMU_XQHEADERfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_MMU_XQHEADER_BCM56160_A0fmt_fields,
        /* bits        */ 29,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56224_A0)
    { /* SOC_FORMAT_INT_MMU_XQHEADER_BCM56224_A0fmt */ 
        /* format            MMU_XQHEADERfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_MMU_XQHEADERfmt_fields,
        /* bits        */ 20,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56224_B0)
    { /* SOC_FORMAT_INT_MMU_XQHEADER_BCM56224_B0fmt */ 
        /* format            MMU_XQHEADERfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_MMU_XQHEADERfmt_fields,
        /* bits        */ 20,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56314_A0)
    { /* SOC_FORMAT_INT_MMU_XQHEADER_BCM56314_A0fmt */ 
        /* format            MMU_XQHEADERfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_MMU_XQHEADERfmt_fields,
        /* bits        */ 20,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56504_B0)
    { /* SOC_FORMAT_INT_MMU_XQHEADER_BCM56504_B0fmt */ 
        /* format            MMU_XQHEADERfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_MMU_XQHEADERfmt_fields,
        /* bits        */ 20,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_FORMAT_INT_MMU_XQHEADER_BCM56514_A0fmt */ 
        /* format            MMU_XQHEADERfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_MMU_XQHEADERfmt_fields,
        /* bits        */ 20,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_FORMAT_INT_MMU_XQHEADER_BCM56800_A0fmt */ 
        /* format            MMU_XQHEADERfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_MMU_XQHEADERfmt_fields,
        /* bits        */ 20,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_FORMAT_INT_MMU_XQ_HDR_ONLY_CPUfmt */ 
        /* format            MMU_XQ_HDR_ONLY_CPUfmt */
        /* nFields     */ 11,
        /* *fields     */ soc_MMU_XQ_HDR_ONLY_CPUfmt_fields,
        /* bits        */ 106,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_MMU_XQ_HDR_ONLY_CPU_BCM56150_A0fmt */ 
        /* format            MMU_XQ_HDR_ONLY_CPUfmt */
        /* nFields     */ 11,
        /* *fields     */ soc_MMU_XQ_HDR_ONLY_CPU_BCM56150_A0fmt_fields,
        /* bits        */ 106,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_FORMAT_INT_MMU_XQ_HDR_ONLY_GPORTfmt */ 
        /* format            MMU_XQ_HDR_ONLY_GPORTfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_MMU_XQ_HDR_ONLY_GPORTfmt_fields,
        /* bits        */ 20,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_MMU_XQ_HDR_ONLY_GPORT_BCM56150_A0fmt */ 
        /* format            MMU_XQ_HDR_ONLY_GPORTfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_MMU_XQ_HDR_ONLY_GPORT_BCM56150_A0fmt_fields,
        /* bits        */ 20,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_FORMAT_INT_MMU_XQ_HDR_ONLY_XPORTfmt */ 
        /* format            MMU_XQ_HDR_ONLY_XPORTfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_MMU_XQ_HDR_ONLY_XPORTfmt_fields,
        /* bits        */ 54,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_MMU_XQ_HDR_ONLY_XPORT_BCM56150_A0fmt */ 
        /* format            MMU_XQ_HDR_ONLY_XPORTfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_MMU_XQ_HDR_ONLY_XPORT_BCM56150_A0fmt_fields,
        /* bits        */ 54,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56504_A0)
    { /* SOC_FORMAT_INT_MODULE_HEADERfmt */ 
        /* format            MODULE_HEADERfmt */
        /* nFields     */ 24,
        /* *fields     */ soc_MODULE_HEADERfmt_fields,
        /* bits        */ 96,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53314_A0)
    { /* SOC_FORMAT_INT_MODULE_HEADER_BCM53314_A0fmt */ 
        /* format            MODULE_HEADERfmt */
        /* nFields     */ 33,
        /* *fields     */ soc_MODULE_HEADER_BCM56224_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53324_A0)
    { /* SOC_FORMAT_INT_MODULE_HEADER_BCM53324_A0fmt */ 
        /* format            MODULE_HEADERfmt */
        /* nFields     */ 33,
        /* *fields     */ soc_MODULE_HEADER_BCM56224_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_MODULE_HEADER_BCM53400_A0fmt */ 
        /* format            MODULE_HEADERfmt */
        /* nFields     */ 30,
        /* *fields     */ soc_MODULE_HEADER_BCM53400_A0fmt_fields,
        /* bits        */ 96,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_MODULE_HEADER_BCM53540_A0fmt */ 
        /* format            MODULE_HEADERfmt */
        /* nFields     */ 30,
        /* *fields     */ soc_MODULE_HEADER_BCM53400_A0fmt_fields,
        /* bits        */ 96,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_MODULE_HEADER_BCM53570_A0fmt */ 
        /* format            MODULE_HEADERfmt */
        /* nFields     */ 30,
        /* *fields     */ soc_MODULE_HEADER_BCM53400_A0fmt_fields,
        /* bits        */ 96,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_MODULE_HEADER_BCM53570_B0fmt */ 
        /* format            MODULE_HEADERfmt */
        /* nFields     */ 30,
        /* *fields     */ soc_MODULE_HEADER_BCM53400_A0fmt_fields,
        /* bits        */ 96,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_FORMAT_INT_MODULE_HEADER_BCM56142_A0fmt */ 
        /* format            MODULE_HEADERfmt */
        /* nFields     */ 30,
        /* *fields     */ soc_MODULE_HEADER_BCM56800_A0fmt_fields,
        /* bits        */ 96,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_MODULE_HEADER_BCM56150_A0fmt */ 
        /* format            MODULE_HEADERfmt */
        /* nFields     */ 30,
        /* *fields     */ soc_MODULE_HEADER_BCM56640_A0fmt_fields,
        /* bits        */ 96,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_MODULE_HEADER_BCM56160_A0fmt */ 
        /* format            MODULE_HEADERfmt */
        /* nFields     */ 30,
        /* *fields     */ soc_MODULE_HEADER_BCM53400_A0fmt_fields,
        /* bits        */ 96,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56224_A0)
    { /* SOC_FORMAT_INT_MODULE_HEADER_BCM56224_A0fmt */ 
        /* format            MODULE_HEADERfmt */
        /* nFields     */ 33,
        /* *fields     */ soc_MODULE_HEADER_BCM56224_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56224_B0)
    { /* SOC_FORMAT_INT_MODULE_HEADER_BCM56224_B0fmt */ 
        /* format            MODULE_HEADERfmt */
        /* nFields     */ 33,
        /* *fields     */ soc_MODULE_HEADER_BCM56224_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_MODULE_HEADER_BCM56260_A0fmt */ 
        /* format            MODULE_HEADERfmt */
        /* nFields     */ 30,
        /* *fields     */ soc_MODULE_HEADER_BCM53400_A0fmt_fields,
        /* bits        */ 96,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_MODULE_HEADER_BCM56260_B0fmt */ 
        /* format            MODULE_HEADERfmt */
        /* nFields     */ 30,
        /* *fields     */ soc_MODULE_HEADER_BCM53400_A0fmt_fields,
        /* bits        */ 96,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_MODULE_HEADER_BCM56270_A0fmt */ 
        /* format            MODULE_HEADERfmt */
        /* nFields     */ 30,
        /* *fields     */ soc_MODULE_HEADER_BCM53400_A0fmt_fields,
        /* bits        */ 96,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56314_A0)
    { /* SOC_FORMAT_INT_MODULE_HEADER_BCM56314_A0fmt */ 
        /* format            MODULE_HEADERfmt */
        /* nFields     */ 26,
        /* *fields     */ soc_MODULE_HEADER_BCM56504_B0fmt_fields,
        /* bits        */ 96,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_A0)
    { /* SOC_FORMAT_INT_MODULE_HEADER_BCM56334_A0fmt */ 
        /* format            MODULE_HEADERfmt */
        /* nFields     */ 30,
        /* *fields     */ soc_MODULE_HEADER_BCM56800_A0fmt_fields,
        /* bits        */ 96,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_B0)
    { /* SOC_FORMAT_INT_MODULE_HEADER_BCM56334_B0fmt */ 
        /* format            MODULE_HEADERfmt */
        /* nFields     */ 30,
        /* *fields     */ soc_MODULE_HEADER_BCM56800_A0fmt_fields,
        /* bits        */ 96,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_MODULE_HEADER_BCM56340_A0fmt */ 
        /* format            MODULE_HEADERfmt */
        /* nFields     */ 30,
        /* *fields     */ soc_MODULE_HEADER_BCM56640_A0fmt_fields,
        /* bits        */ 96,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_MODULE_HEADER_BCM56370_A0fmt */ 
        /* format            MODULE_HEADERfmt */
        /* nFields     */ 30,
        /* *fields     */ soc_MODULE_HEADER_BCM53400_A0fmt_fields,
        /* bits        */ 96,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_MODULE_HEADER_BCM56440_A0fmt */ 
        /* format            MODULE_HEADERfmt */
        /* nFields     */ 30,
        /* *fields     */ soc_MODULE_HEADER_BCM56800_A0fmt_fields,
        /* bits        */ 96,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_MODULE_HEADER_BCM56440_B0fmt */ 
        /* format            MODULE_HEADERfmt */
        /* nFields     */ 30,
        /* *fields     */ soc_MODULE_HEADER_BCM56800_A0fmt_fields,
        /* bits        */ 96,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_MODULE_HEADER_BCM56450_A0fmt */ 
        /* format            MODULE_HEADERfmt */
        /* nFields     */ 30,
        /* *fields     */ soc_MODULE_HEADER_BCM56640_A0fmt_fields,
        /* bits        */ 96,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_MODULE_HEADER_BCM56450_B0fmt */ 
        /* format            MODULE_HEADERfmt */
        /* nFields     */ 30,
        /* *fields     */ soc_MODULE_HEADER_BCM56640_A0fmt_fields,
        /* bits        */ 96,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_MODULE_HEADER_BCM56450_B1fmt */ 
        /* format            MODULE_HEADERfmt */
        /* nFields     */ 30,
        /* *fields     */ soc_MODULE_HEADER_BCM56640_A0fmt_fields,
        /* bits        */ 96,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56504_B0)
    { /* SOC_FORMAT_INT_MODULE_HEADER_BCM56504_B0fmt */ 
        /* format            MODULE_HEADERfmt */
        /* nFields     */ 26,
        /* *fields     */ soc_MODULE_HEADER_BCM56504_B0fmt_fields,
        /* bits        */ 96,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_FORMAT_INT_MODULE_HEADER_BCM56514_A0fmt */ 
        /* format            MODULE_HEADERfmt */
        /* nFields     */ 26,
        /* *fields     */ soc_MODULE_HEADER_BCM56504_B0fmt_fields,
        /* bits        */ 96,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_A0)
    { /* SOC_FORMAT_INT_MODULE_HEADER_BCM56524_A0fmt */ 
        /* format            MODULE_HEADERfmt */
        /* nFields     */ 30,
        /* *fields     */ soc_MODULE_HEADER_BCM56800_A0fmt_fields,
        /* bits        */ 96,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_B0)
    { /* SOC_FORMAT_INT_MODULE_HEADER_BCM56524_B0fmt */ 
        /* format            MODULE_HEADERfmt */
        /* nFields     */ 30,
        /* *fields     */ soc_MODULE_HEADER_BCM56800_A0fmt_fields,
        /* bits        */ 96,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_MODULE_HEADER_BCM56560_A0fmt */ 
        /* format            MODULE_HEADERfmt */
        /* nFields     */ 30,
        /* *fields     */ soc_MODULE_HEADER_BCM53400_A0fmt_fields,
        /* bits        */ 96,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_MODULE_HEADER_BCM56560_B0fmt */ 
        /* format            MODULE_HEADERfmt */
        /* nFields     */ 30,
        /* *fields     */ soc_MODULE_HEADER_BCM53400_A0fmt_fields,
        /* bits        */ 96,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_A0)
    { /* SOC_FORMAT_INT_MODULE_HEADER_BCM56624_A0fmt */ 
        /* format            MODULE_HEADERfmt */
        /* nFields     */ 30,
        /* *fields     */ soc_MODULE_HEADER_BCM56800_A0fmt_fields,
        /* bits        */ 96,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_B0)
    { /* SOC_FORMAT_INT_MODULE_HEADER_BCM56624_B0fmt */ 
        /* format            MODULE_HEADERfmt */
        /* nFields     */ 30,
        /* *fields     */ soc_MODULE_HEADER_BCM56800_A0fmt_fields,
        /* bits        */ 96,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_FORMAT_INT_MODULE_HEADER_BCM56634_A0fmt */ 
        /* format            MODULE_HEADERfmt */
        /* nFields     */ 30,
        /* *fields     */ soc_MODULE_HEADER_BCM56800_A0fmt_fields,
        /* bits        */ 96,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_B0)
    { /* SOC_FORMAT_INT_MODULE_HEADER_BCM56634_B0fmt */ 
        /* format            MODULE_HEADERfmt */
        /* nFields     */ 30,
        /* *fields     */ soc_MODULE_HEADER_BCM56800_A0fmt_fields,
        /* bits        */ 96,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_MODULE_HEADER_BCM56640_A0fmt */ 
        /* format            MODULE_HEADERfmt */
        /* nFields     */ 30,
        /* *fields     */ soc_MODULE_HEADER_BCM56640_A0fmt_fields,
        /* bits        */ 96,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_MODULE_HEADER_BCM56670_A0fmt */ 
        /* format            MODULE_HEADERfmt */
        /* nFields     */ 30,
        /* *fields     */ soc_MODULE_HEADER_BCM53400_A0fmt_fields,
        /* bits        */ 96,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_MODULE_HEADER_BCM56670_B0fmt */ 
        /* format            MODULE_HEADERfmt */
        /* nFields     */ 30,
        /* *fields     */ soc_MODULE_HEADER_BCM53400_A0fmt_fields,
        /* bits        */ 96,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_A0)
    { /* SOC_FORMAT_INT_MODULE_HEADER_BCM56680_A0fmt */ 
        /* format            MODULE_HEADERfmt */
        /* nFields     */ 30,
        /* *fields     */ soc_MODULE_HEADER_BCM56800_A0fmt_fields,
        /* bits        */ 96,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_B0)
    { /* SOC_FORMAT_INT_MODULE_HEADER_BCM56680_B0fmt */ 
        /* format            MODULE_HEADERfmt */
        /* nFields     */ 30,
        /* *fields     */ soc_MODULE_HEADER_BCM56800_A0fmt_fields,
        /* bits        */ 96,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_A0)
    { /* SOC_FORMAT_INT_MODULE_HEADER_BCM56685_A0fmt */ 
        /* format            MODULE_HEADERfmt */
        /* nFields     */ 30,
        /* *fields     */ soc_MODULE_HEADER_BCM56800_A0fmt_fields,
        /* bits        */ 96,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_B0)
    { /* SOC_FORMAT_INT_MODULE_HEADER_BCM56685_B0fmt */ 
        /* format            MODULE_HEADERfmt */
        /* nFields     */ 30,
        /* *fields     */ soc_MODULE_HEADER_BCM56800_A0fmt_fields,
        /* bits        */ 96,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56725_A0)
    { /* SOC_FORMAT_INT_MODULE_HEADER_BCM56725_A0fmt */ 
        /* format            MODULE_HEADERfmt */
        /* nFields     */ 30,
        /* *fields     */ soc_MODULE_HEADER_BCM56800_A0fmt_fields,
        /* bits        */ 96,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_MODULE_HEADER_BCM56770_A0fmt */ 
        /* format            MODULE_HEADERfmt */
        /* nFields     */ 30,
        /* *fields     */ soc_MODULE_HEADER_BCM53400_A0fmt_fields,
        /* bits        */ 96,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_FORMAT_INT_MODULE_HEADER_BCM56800_A0fmt */ 
        /* format            MODULE_HEADERfmt */
        /* nFields     */ 30,
        /* *fields     */ soc_MODULE_HEADER_BCM56800_A0fmt_fields,
        /* bits        */ 96,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56820_A0)
    { /* SOC_FORMAT_INT_MODULE_HEADER_BCM56820_A0fmt */ 
        /* format            MODULE_HEADERfmt */
        /* nFields     */ 30,
        /* *fields     */ soc_MODULE_HEADER_BCM56800_A0fmt_fields,
        /* bits        */ 96,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_FORMAT_INT_MODULE_HEADER_BCM56840_A0fmt */ 
        /* format            MODULE_HEADERfmt */
        /* nFields     */ 30,
        /* *fields     */ soc_MODULE_HEADER_BCM56800_A0fmt_fields,
        /* bits        */ 96,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_MODULE_HEADER_BCM56840_B0fmt */ 
        /* format            MODULE_HEADERfmt */
        /* nFields     */ 30,
        /* *fields     */ soc_MODULE_HEADER_BCM56800_A0fmt_fields,
        /* bits        */ 96,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_MODULE_HEADER_BCM56850_A0fmt */ 
        /* format            MODULE_HEADERfmt */
        /* nFields     */ 30,
        /* *fields     */ soc_MODULE_HEADER_BCM56640_A0fmt_fields,
        /* bits        */ 96,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_MODULE_HEADER_BCM56860_A0fmt */ 
        /* format            MODULE_HEADERfmt */
        /* nFields     */ 30,
        /* *fields     */ soc_MODULE_HEADER_BCM56640_A0fmt_fields,
        /* bits        */ 96,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_MODULE_HEADER_BCM56870_A0fmt */ 
        /* format            MODULE_HEADERfmt */
        /* nFields     */ 30,
        /* *fields     */ soc_MODULE_HEADER_BCM53400_A0fmt_fields,
        /* bits        */ 96,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_MODULE_HEADER_BCM56960_A0fmt */ 
        /* format            MODULE_HEADERfmt */
        /* nFields     */ 30,
        /* *fields     */ soc_MODULE_HEADER_BCM53400_A0fmt_fields,
        /* bits        */ 96,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_MODULE_HEADER_BCM56965_A0fmt */ 
        /* format            MODULE_HEADERfmt */
        /* nFields     */ 30,
        /* *fields     */ soc_MODULE_HEADER_BCM53400_A0fmt_fields,
        /* bits        */ 96,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_MODULE_HEADER_BCM56970_A0fmt */ 
        /* format            MODULE_HEADERfmt */
        /* nFields     */ 30,
        /* *fields     */ soc_MODULE_HEADER_BCM53400_A0fmt_fields,
        /* bits        */ 96,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_MODULE_HEADER_BCM56980_A0fmt */ 
        /* format            MODULE_HEADERfmt */
        /* nFields     */ 30,
        /* *fields     */ soc_MODULE_HEADER_BCM53400_A0fmt_fields,
        /* bits        */ 96,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_MODULE_HEADER_BCM56980_B0fmt */ 
        /* format            MODULE_HEADERfmt */
        /* nFields     */ 30,
        /* *fields     */ soc_MODULE_HEADER_BCM53400_A0fmt_fields,
        /* bits        */ 96,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_FORMAT_INT_MODULE_HEADER_BCM88732_A0fmt */ 
        /* format            MODULE_HEADERfmt */
        /* nFields     */ 30,
        /* *fields     */ soc_MODULE_HEADER_BCM56800_A0fmt_fields,
        /* bits        */ 96,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    { /* SOC_FORMAT_INT_MODULE_HEADER_SHIFTfmt */ 
        /* format            MODULE_HEADER_SHIFTfmt */
        /* nFields     */ 30,
        /* *fields     */ soc_MODULE_HEADER_SHIFTfmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_MODULE_HEADER_SHIFT_BCM53400_A0fmt */ 
        /* format            MODULE_HEADER_SHIFTfmt */
        /* nFields     */ 30,
        /* *fields     */ soc_MODULE_HEADER_SHIFT_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_MODULE_HEADER_SHIFT_BCM53540_A0fmt */ 
        /* format            MODULE_HEADER_SHIFTfmt */
        /* nFields     */ 30,
        /* *fields     */ soc_MODULE_HEADER_SHIFT_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_MODULE_HEADER_SHIFT_BCM53570_A0fmt */ 
        /* format            MODULE_HEADER_SHIFTfmt */
        /* nFields     */ 30,
        /* *fields     */ soc_MODULE_HEADER_SHIFT_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_MODULE_HEADER_SHIFT_BCM53570_B0fmt */ 
        /* format            MODULE_HEADER_SHIFTfmt */
        /* nFields     */ 30,
        /* *fields     */ soc_MODULE_HEADER_SHIFT_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_FORMAT_INT_MODULE_HEADER_SHIFT_BCM56142_A0fmt */ 
        /* format            MODULE_HEADER_SHIFTfmt */
        /* nFields     */ 30,
        /* *fields     */ soc_MODULE_HEADER_SHIFTfmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_MODULE_HEADER_SHIFT_BCM56150_A0fmt */ 
        /* format            MODULE_HEADER_SHIFTfmt */
        /* nFields     */ 30,
        /* *fields     */ soc_MODULE_HEADER_SHIFT_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_MODULE_HEADER_SHIFT_BCM56160_A0fmt */ 
        /* format            MODULE_HEADER_SHIFTfmt */
        /* nFields     */ 30,
        /* *fields     */ soc_MODULE_HEADER_SHIFT_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_MODULE_HEADER_SHIFT_BCM56260_A0fmt */ 
        /* format            MODULE_HEADER_SHIFTfmt */
        /* nFields     */ 30,
        /* *fields     */ soc_MODULE_HEADER_SHIFT_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_MODULE_HEADER_SHIFT_BCM56260_B0fmt */ 
        /* format            MODULE_HEADER_SHIFTfmt */
        /* nFields     */ 30,
        /* *fields     */ soc_MODULE_HEADER_SHIFT_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_MODULE_HEADER_SHIFT_BCM56270_A0fmt */ 
        /* format            MODULE_HEADER_SHIFTfmt */
        /* nFields     */ 30,
        /* *fields     */ soc_MODULE_HEADER_SHIFT_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_A0)
    { /* SOC_FORMAT_INT_MODULE_HEADER_SHIFT_BCM56334_A0fmt */ 
        /* format            MODULE_HEADER_SHIFTfmt */
        /* nFields     */ 30,
        /* *fields     */ soc_MODULE_HEADER_SHIFTfmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_B0)
    { /* SOC_FORMAT_INT_MODULE_HEADER_SHIFT_BCM56334_B0fmt */ 
        /* format            MODULE_HEADER_SHIFTfmt */
        /* nFields     */ 30,
        /* *fields     */ soc_MODULE_HEADER_SHIFTfmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_MODULE_HEADER_SHIFT_BCM56340_A0fmt */ 
        /* format            MODULE_HEADER_SHIFTfmt */
        /* nFields     */ 30,
        /* *fields     */ soc_MODULE_HEADER_SHIFT_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_MODULE_HEADER_SHIFT_BCM56370_A0fmt */ 
        /* format            MODULE_HEADER_SHIFTfmt */
        /* nFields     */ 30,
        /* *fields     */ soc_MODULE_HEADER_SHIFT_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_MODULE_HEADER_SHIFT_BCM56440_B0fmt */ 
        /* format            MODULE_HEADER_SHIFTfmt */
        /* nFields     */ 30,
        /* *fields     */ soc_MODULE_HEADER_SHIFTfmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_MODULE_HEADER_SHIFT_BCM56450_A0fmt */ 
        /* format            MODULE_HEADER_SHIFTfmt */
        /* nFields     */ 30,
        /* *fields     */ soc_MODULE_HEADER_SHIFT_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_MODULE_HEADER_SHIFT_BCM56450_B0fmt */ 
        /* format            MODULE_HEADER_SHIFTfmt */
        /* nFields     */ 30,
        /* *fields     */ soc_MODULE_HEADER_SHIFT_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_MODULE_HEADER_SHIFT_BCM56450_B1fmt */ 
        /* format            MODULE_HEADER_SHIFTfmt */
        /* nFields     */ 30,
        /* *fields     */ soc_MODULE_HEADER_SHIFT_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_A0)
    { /* SOC_FORMAT_INT_MODULE_HEADER_SHIFT_BCM56524_A0fmt */ 
        /* format            MODULE_HEADER_SHIFTfmt */
        /* nFields     */ 30,
        /* *fields     */ soc_MODULE_HEADER_SHIFTfmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_B0)
    { /* SOC_FORMAT_INT_MODULE_HEADER_SHIFT_BCM56524_B0fmt */ 
        /* format            MODULE_HEADER_SHIFTfmt */
        /* nFields     */ 30,
        /* *fields     */ soc_MODULE_HEADER_SHIFTfmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_MODULE_HEADER_SHIFT_BCM56560_A0fmt */ 
        /* format            MODULE_HEADER_SHIFTfmt */
        /* nFields     */ 30,
        /* *fields     */ soc_MODULE_HEADER_SHIFT_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_MODULE_HEADER_SHIFT_BCM56560_B0fmt */ 
        /* format            MODULE_HEADER_SHIFTfmt */
        /* nFields     */ 30,
        /* *fields     */ soc_MODULE_HEADER_SHIFT_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_B0)
    { /* SOC_FORMAT_INT_MODULE_HEADER_SHIFT_BCM56634_B0fmt */ 
        /* format            MODULE_HEADER_SHIFTfmt */
        /* nFields     */ 30,
        /* *fields     */ soc_MODULE_HEADER_SHIFTfmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_MODULE_HEADER_SHIFT_BCM56640_A0fmt */ 
        /* format            MODULE_HEADER_SHIFTfmt */
        /* nFields     */ 30,
        /* *fields     */ soc_MODULE_HEADER_SHIFT_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_MODULE_HEADER_SHIFT_BCM56670_A0fmt */ 
        /* format            MODULE_HEADER_SHIFTfmt */
        /* nFields     */ 30,
        /* *fields     */ soc_MODULE_HEADER_SHIFT_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_MODULE_HEADER_SHIFT_BCM56670_B0fmt */ 
        /* format            MODULE_HEADER_SHIFTfmt */
        /* nFields     */ 30,
        /* *fields     */ soc_MODULE_HEADER_SHIFT_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_B0)
    { /* SOC_FORMAT_INT_MODULE_HEADER_SHIFT_BCM56680_B0fmt */ 
        /* format            MODULE_HEADER_SHIFTfmt */
        /* nFields     */ 30,
        /* *fields     */ soc_MODULE_HEADER_SHIFTfmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_A0)
    { /* SOC_FORMAT_INT_MODULE_HEADER_SHIFT_BCM56685_A0fmt */ 
        /* format            MODULE_HEADER_SHIFTfmt */
        /* nFields     */ 30,
        /* *fields     */ soc_MODULE_HEADER_SHIFTfmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_MODULE_HEADER_SHIFT_BCM56770_A0fmt */ 
        /* format            MODULE_HEADER_SHIFTfmt */
        /* nFields     */ 30,
        /* *fields     */ soc_MODULE_HEADER_SHIFT_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_FORMAT_INT_MODULE_HEADER_SHIFT_BCM56840_A0fmt */ 
        /* format            MODULE_HEADER_SHIFTfmt */
        /* nFields     */ 30,
        /* *fields     */ soc_MODULE_HEADER_SHIFTfmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_MODULE_HEADER_SHIFT_BCM56850_A0fmt */ 
        /* format            MODULE_HEADER_SHIFTfmt */
        /* nFields     */ 30,
        /* *fields     */ soc_MODULE_HEADER_SHIFT_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_MODULE_HEADER_SHIFT_BCM56860_A0fmt */ 
        /* format            MODULE_HEADER_SHIFTfmt */
        /* nFields     */ 30,
        /* *fields     */ soc_MODULE_HEADER_SHIFT_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_MODULE_HEADER_SHIFT_BCM56870_A0fmt */ 
        /* format            MODULE_HEADER_SHIFTfmt */
        /* nFields     */ 30,
        /* *fields     */ soc_MODULE_HEADER_SHIFT_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_MODULE_HEADER_SHIFT_BCM56960_A0fmt */ 
        /* format            MODULE_HEADER_SHIFTfmt */
        /* nFields     */ 30,
        /* *fields     */ soc_MODULE_HEADER_SHIFT_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_MODULE_HEADER_SHIFT_BCM56965_A0fmt */ 
        /* format            MODULE_HEADER_SHIFTfmt */
        /* nFields     */ 30,
        /* *fields     */ soc_MODULE_HEADER_SHIFT_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_MODULE_HEADER_SHIFT_BCM56970_A0fmt */ 
        /* format            MODULE_HEADER_SHIFTfmt */
        /* nFields     */ 30,
        /* *fields     */ soc_MODULE_HEADER_SHIFT_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_MODULE_HEADER_SHIFT_BCM56980_A0fmt */ 
        /* format            MODULE_HEADER_SHIFTfmt */
        /* nFields     */ 30,
        /* *fields     */ soc_MODULE_HEADER_SHIFT_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_MODULE_HEADER_SHIFT_BCM56980_B0fmt */ 
        /* format            MODULE_HEADER_SHIFTfmt */
        /* nFields     */ 30,
        /* *fields     */ soc_MODULE_HEADER_SHIFT_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_FORMAT_INT_MPBfmt */ 
        /* format            MPBfmt */
        /* nFields     */ 78,
        /* *fields     */ soc_MPBfmt_fields,
        /* bits        */ 455,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_MPB_BASE_FORWARD_FORMATfmt */ 
        /* format            MPB_BASE_FORWARD_FORMATfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_MPB_BASE_FORWARD_FORMATfmt_fields,
        /* bits        */ 34,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_MPB_BASE_FORWARD_FORMAT_BCM56370_A0fmt */ 
        /* format            MPB_BASE_FORWARD_FORMATfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_MPB_BASE_FORWARD_FORMAT_BCM56370_A0fmt_fields,
        /* bits        */ 34,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_MPB_BCM56260_A0fmt */ 
        /* format            MPBfmt */
        /* nFields     */ 139,
        /* *fields     */ soc_MPB_BCM56260_A0fmt_fields,
        /* bits        */ 496,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_MPB_BCM56260_B0fmt */ 
        /* format            MPBfmt */
        /* nFields     */ 139,
        /* *fields     */ soc_MPB_BCM56260_A0fmt_fields,
        /* bits        */ 496,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_MPB_BCM56270_A0fmt */ 
        /* format            MPBfmt */
        /* nFields     */ 142,
        /* *fields     */ soc_MPB_BCM56270_A0fmt_fields,
        /* bits        */ 496,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_MPB_BCM56340_A0fmt */ 
        /* format            MPBfmt */
        /* nFields     */ 132,
        /* *fields     */ soc_MPB_BCM56340_A0fmt_fields,
        /* bits        */ 512,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_MPB_BCM56370_A0fmt */ 
        /* format            MPBfmt */
        /* nFields     */ 89,
        /* *fields     */ soc_MPB_BCM56370_A0fmt_fields,
        /* bits        */ 512,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_MPB_BCM56440_A0fmt */ 
        /* format            MPBfmt */
        /* nFields     */ 86,
        /* *fields     */ soc_MPB_BCM56440_A0fmt_fields,
        /* bits        */ 400,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_MPB_BCM56440_B0fmt */ 
        /* format            MPBfmt */
        /* nFields     */ 86,
        /* *fields     */ soc_MPB_BCM56440_A0fmt_fields,
        /* bits        */ 400,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_MPB_BCM56450_A0fmt */ 
        /* format            MPBfmt */
        /* nFields     */ 117,
        /* *fields     */ soc_MPB_BCM56450_A0fmt_fields,
        /* bits        */ 496,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_MPB_BCM56450_B0fmt */ 
        /* format            MPBfmt */
        /* nFields     */ 117,
        /* *fields     */ soc_MPB_BCM56450_A0fmt_fields,
        /* bits        */ 496,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_MPB_BCM56450_B1fmt */ 
        /* format            MPBfmt */
        /* nFields     */ 117,
        /* *fields     */ soc_MPB_BCM56450_A0fmt_fields,
        /* bits        */ 496,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_MPB_BCM56560_A0fmt */ 
        /* format            MPBfmt */
        /* nFields     */ 161,
        /* *fields     */ soc_MPB_BCM56560_A0fmt_fields,
        /* bits        */ 512,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_MPB_BCM56560_B0fmt */ 
        /* format            MPBfmt */
        /* nFields     */ 161,
        /* *fields     */ soc_MPB_BCM56560_A0fmt_fields,
        /* bits        */ 512,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_MPB_BCM56640_A0fmt */ 
        /* format            MPBfmt */
        /* nFields     */ 131,
        /* *fields     */ soc_MPB_BCM56640_A0fmt_fields,
        /* bits        */ 512,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_MPB_BCM56670_A0fmt */ 
        /* format            MPBfmt */
        /* nFields     */ 171,
        /* *fields     */ soc_MPB_BCM56670_A0fmt_fields,
        /* bits        */ 512,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_MPB_BCM56670_B0fmt */ 
        /* format            MPBfmt */
        /* nFields     */ 171,
        /* *fields     */ soc_MPB_BCM56670_A0fmt_fields,
        /* bits        */ 512,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_MPB_BCM56770_A0fmt */ 
        /* format            MPBfmt */
        /* nFields     */ 89,
        /* *fields     */ soc_MPB_BCM56870_A0fmt_fields,
        /* bits        */ 512,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_MPB_BCM56840_B0fmt */ 
        /* format            MPBfmt */
        /* nFields     */ 79,
        /* *fields     */ soc_MPB_BCM56840_B0fmt_fields,
        /* bits        */ 455,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_MPB_BCM56850_A0fmt */ 
        /* format            MPBfmt */
        /* nFields     */ 131,
        /* *fields     */ soc_MPB_BCM56850_A0fmt_fields,
        /* bits        */ 512,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_MPB_BCM56860_A0fmt */ 
        /* format            MPBfmt */
        /* nFields     */ 156,
        /* *fields     */ soc_MPB_BCM56860_A0fmt_fields,
        /* bits        */ 512,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_MPB_BCM56870_A0fmt */ 
        /* format            MPBfmt */
        /* nFields     */ 89,
        /* *fields     */ soc_MPB_BCM56870_A0fmt_fields,
        /* bits        */ 512,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_MPB_BCM56960_A0fmt */ 
        /* format            MPBfmt */
        /* nFields     */ 123,
        /* *fields     */ soc_MPB_BCM56960_A0fmt_fields,
        /* bits        */ 512,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_MPB_BCM56965_A0fmt */ 
        /* format            MPBfmt */
        /* nFields     */ 123,
        /* *fields     */ soc_MPB_BCM56960_A0fmt_fields,
        /* bits        */ 512,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_MPB_BCM56970_A0fmt */ 
        /* format            MPBfmt */
        /* nFields     */ 126,
        /* *fields     */ soc_MPB_BCM56970_A0fmt_fields,
        /* bits        */ 512,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_MPB_BCM56980_A0fmt */ 
        /* format            MPBfmt */
        /* nFields     */ 72,
        /* *fields     */ soc_MPB_BCM56980_A0fmt_fields,
        /* bits        */ 320,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_MPB_BCM56980_B0fmt */ 
        /* format            MPBfmt */
        /* nFields     */ 72,
        /* *fields     */ soc_MPB_BCM56980_A0fmt_fields,
        /* bits        */ 320,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_MPB_CLASSID_FORMATfmt */ 
        /* format            MPB_CLASSID_FORMATfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_MPB_CLASSID_FORMATfmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_MPB_COPY_TO_CPU_FORMATfmt */ 
        /* format            MPB_COPY_TO_CPU_FORMATfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_MPB_COPY_TO_CPU_FORMATfmt_fields,
        /* bits        */ 23,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_MPB_ENTROPY_FORMATfmt */ 
        /* format            MPB_ENTROPY_FORMATfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MPB_ENTROPY_FORMATfmt_fields,
        /* bits        */ 20,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_MPB_FORWARD_EXT_FORMATfmt */ 
        /* format            MPB_FORWARD_EXT_FORMATfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_MPB_FORWARD_EXT_FORMATfmt_fields,
        /* bits        */ 17,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_MPB_FORWARD_EXT_FORMAT_BCM56370_A0fmt */ 
        /* format            MPB_FORWARD_EXT_FORMATfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_MPB_FORWARD_EXT_FORMAT_BCM56370_A0fmt_fields,
        /* bits        */ 17,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_MPB_FP_HGPRXY_DATA_DECODER_OUT_BUSfmt */ 
        /* format            MPB_FP_HGPRXY_DATA_DECODER_OUT_BUSfmt */
        /* nFields     */ 106,
        /* *fields     */ soc_MPB_FP_HGPRXY_DATA_DECODER_OUT_BUSfmt_fields,
        /* bits        */ 399,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_MPB_HG2_EXT_FORMATfmt */ 
        /* format            MPB_HG2_EXT_FORMATfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MPB_HG2_EXT_FORMATfmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_MPB_HIGIG_DATA_DECODER_OUT_BUSfmt */ 
        /* format            MPB_HIGIG_DATA_DECODER_OUT_BUSfmt */
        /* nFields     */ 96,
        /* *fields     */ soc_MPB_HIGIG_DATA_DECODER_OUT_BUSfmt_fields,
        /* bits        */ 209,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_MPB_ING_EDIT_EXTRACT_CTRL_ID_FORMATfmt */ 
        /* format            MPB_ING_EDIT_EXTRACT_CTRL_ID_FORMATfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_MPB_ING_EDIT_EXTRACT_CTRL_ID_FORMATfmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_MPB_L2_ETAG_FORMATfmt */ 
        /* format            MPB_L2_ETAG_FORMATfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_MPB_L2_ETAG_FORMATfmt_fields,
        /* bits        */ 6,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_MPB_L2_EXT_FORMATfmt */ 
        /* format            MPB_L2_EXT_FORMATfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_MPB_L2_EXT_FORMATfmt_fields,
        /* bits        */ 21,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_MPB_L2_ITAG_FORMATfmt */ 
        /* format            MPB_L2_ITAG_FORMATfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_MPB_L2_ITAG_FORMATfmt_fields,
        /* bits        */ 18,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_MPB_L2_SVP_FORMATfmt */ 
        /* format            MPB_L2_SVP_FORMATfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_MPB_L2_SVP_FORMATfmt_fields,
        /* bits        */ 17,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_MPB_L2_SVP_FORMAT_BCM56370_A0fmt */ 
        /* format            MPB_L2_SVP_FORMATfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_MPB_L2_SVP_FORMAT_BCM56370_A0fmt_fields,
        /* bits        */ 17,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_MPB_L2_VFI_FORMATfmt */ 
        /* format            MPB_L2_VFI_FORMATfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MPB_L2_VFI_FORMATfmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_MPB_L2_VFI_FORMAT_BCM56370_A0fmt */ 
        /* format            MPB_L2_VFI_FORMATfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_MPB_L2_VFI_FORMAT_BCM56370_A0fmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_MPB_L3_IIF_FORMATfmt */ 
        /* format            MPB_L3_IIF_FORMATfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_MPB_L3_IIF_FORMATfmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_MPB_L3_IIF_FORMAT_BCM56370_A0fmt */ 
        /* format            MPB_L3_IIF_FORMATfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_MPB_L3_IIF_FORMAT_BCM56370_A0fmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_MPB_L3_VRF_FORMATfmt */ 
        /* format            MPB_L3_VRF_FORMATfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MPB_L3_VRF_FORMATfmt_fields,
        /* bits        */ 12,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_MPB_MIRROR_FORMATfmt */ 
        /* format            MPB_MIRROR_FORMATfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_MPB_MIRROR_FORMATfmt_fields,
        /* bits        */ 10,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_MPB_NAT_FORMATfmt */ 
        /* format            MPB_NAT_FORMATfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_MPB_NAT_FORMATfmt_fields,
        /* bits        */ 11,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_MPB_NEXT_HOP_DATA_FORMATfmt */ 
        /* format            MPB_NEXT_HOP_DATA_FORMATfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_MPB_NEXT_HOP_DATA_FORMATfmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_MPB_NEXT_HOP_DATA_FORMAT_BCM56370_A0fmt */ 
        /* format            MPB_NEXT_HOP_DATA_FORMATfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_MPB_NEXT_HOP_DATA_FORMAT_BCM56370_A0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_MPB_OPAQUE_OBJECT_FORMATfmt */ 
        /* format            MPB_OPAQUE_OBJECT_FORMATfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MPB_OPAQUE_OBJECT_FORMATfmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_MPB_QOS_FORMATfmt */ 
        /* format            MPB_QOS_FORMATfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_MPB_QOS_FORMATfmt_fields,
        /* bits        */ 10,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_MPB_QUEUE_TAG_FORMATfmt */ 
        /* format            MPB_QUEUE_TAG_FORMATfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_MPB_QUEUE_TAG_FORMATfmt_fields,
        /* bits        */ 18,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_MPB_TIMESTAMP_FORMATfmt */ 
        /* format            MPB_TIMESTAMP_FORMATfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MPB_TIMESTAMP_FORMATfmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_MPLS_ACTIONfmt */ 
        /* format            MPLS_ACTIONfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MPLS_ACTIONfmt_fields,
        /* bits        */ 4,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_MPLS_ACTION_SETfmt */ 
        /* format            MPLS_ACTION_SETfmt */
        /* nFields     */ 18,
        /* *fields     */ soc_MPLS_ACTION_SETfmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_MPLS_CONTROL_SIGNALS_DOPfmt */ 
        /* format            MPLS_CONTROL_SIGNALS_DOPfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_MPLS_CONTROL_SIGNALS_DOPfmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_MPLS_CONTROL_SIGNALS_DOP_BCM56370_A0fmt */ 
        /* format            MPLS_CONTROL_SIGNALS_DOPfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_MPLS_CONTROL_SIGNALS_DOP_BCM56370_A0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_MPLS_CW_ACTION_SETfmt */ 
        /* format            MPLS_CW_ACTION_SETfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MPLS_CW_ACTION_SETfmt_fields,
        /* bits        */ 2,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_A0)
    { /* SOC_FORMAT_INT_MPLS_DROPfmt */ 
        /* format            MPLS_DROPfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_MPLS_DROPfmt_fields,
        /* bits        */ 4,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_MPLS_DROP_BCM53400_A0fmt */ 
        /* format            MPLS_DROPfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_MPLS_DROP_BCM53400_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_MPLS_DROP_BCM53540_A0fmt */ 
        /* format            MPLS_DROPfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_MPLS_DROP_BCM53400_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_MPLS_DROP_BCM53570_A0fmt */ 
        /* format            MPLS_DROPfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_MPLS_DROP_BCM53400_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_MPLS_DROP_BCM53570_B0fmt */ 
        /* format            MPLS_DROPfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_MPLS_DROP_BCM53400_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_FORMAT_INT_MPLS_DROP_BCM56142_A0fmt */ 
        /* format            MPLS_DROPfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_MPLS_DROP_BCM56334_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_MPLS_DROP_BCM56150_A0fmt */ 
        /* format            MPLS_DROPfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_MPLS_DROP_BCM56150_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_MPLS_DROP_BCM56160_A0fmt */ 
        /* format            MPLS_DROPfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_MPLS_DROP_BCM53400_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_MPLS_DROP_BCM56260_A0fmt */ 
        /* format            MPLS_DROPfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_MPLS_DROP_BCM56260_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_MPLS_DROP_BCM56260_B0fmt */ 
        /* format            MPLS_DROPfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_MPLS_DROP_BCM56260_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_MPLS_DROP_BCM56270_A0fmt */ 
        /* format            MPLS_DROPfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_MPLS_DROP_BCM56260_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_A0)
    { /* SOC_FORMAT_INT_MPLS_DROP_BCM56334_A0fmt */ 
        /* format            MPLS_DROPfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_MPLS_DROP_BCM56334_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_B0)
    { /* SOC_FORMAT_INT_MPLS_DROP_BCM56334_B0fmt */ 
        /* format            MPLS_DROPfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_MPLS_DROP_BCM56334_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_MPLS_DROP_BCM56340_A0fmt */ 
        /* format            MPLS_DROPfmt */
        /* nFields     */ 12,
        /* *fields     */ soc_MPLS_DROP_BCM56640_A0fmt_fields,
        /* bits        */ 11,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_MPLS_DROP_BCM56440_A0fmt */ 
        /* format            MPLS_DROPfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_MPLS_DROP_BCM56440_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_MPLS_DROP_BCM56440_B0fmt */ 
        /* format            MPLS_DROPfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_MPLS_DROP_BCM56440_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_MPLS_DROP_BCM56450_A0fmt */ 
        /* format            MPLS_DROPfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_MPLS_DROP_BCM56450_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_MPLS_DROP_BCM56450_B0fmt */ 
        /* format            MPLS_DROPfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_MPLS_DROP_BCM56450_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_MPLS_DROP_BCM56450_B1fmt */ 
        /* format            MPLS_DROPfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_MPLS_DROP_BCM56450_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_A0)
    { /* SOC_FORMAT_INT_MPLS_DROP_BCM56524_A0fmt */ 
        /* format            MPLS_DROPfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_MPLS_DROP_BCM56634_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_B0)
    { /* SOC_FORMAT_INT_MPLS_DROP_BCM56524_B0fmt */ 
        /* format            MPLS_DROPfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_MPLS_DROP_BCM56634_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_MPLS_DROP_BCM56560_A0fmt */ 
        /* format            MPLS_DROPfmt */
        /* nFields     */ 18,
        /* *fields     */ soc_MPLS_DROP_BCM56560_A0fmt_fields,
        /* bits        */ 18,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_MPLS_DROP_BCM56560_B0fmt */ 
        /* format            MPLS_DROPfmt */
        /* nFields     */ 18,
        /* *fields     */ soc_MPLS_DROP_BCM56560_A0fmt_fields,
        /* bits        */ 18,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_B0)
    { /* SOC_FORMAT_INT_MPLS_DROP_BCM56624_B0fmt */ 
        /* format            MPLS_DROPfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_MPLS_DROPfmt_fields,
        /* bits        */ 4,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_FORMAT_INT_MPLS_DROP_BCM56634_A0fmt */ 
        /* format            MPLS_DROPfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_MPLS_DROP_BCM56634_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_B0)
    { /* SOC_FORMAT_INT_MPLS_DROP_BCM56634_B0fmt */ 
        /* format            MPLS_DROPfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_MPLS_DROP_BCM56634_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_MPLS_DROP_BCM56640_A0fmt */ 
        /* format            MPLS_DROPfmt */
        /* nFields     */ 12,
        /* *fields     */ soc_MPLS_DROP_BCM56640_A0fmt_fields,
        /* bits        */ 11,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_MPLS_DROP_BCM56670_A0fmt */ 
        /* format            MPLS_DROPfmt */
        /* nFields     */ 18,
        /* *fields     */ soc_MPLS_DROP_BCM56560_A0fmt_fields,
        /* bits        */ 18,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_MPLS_DROP_BCM56670_B0fmt */ 
        /* format            MPLS_DROPfmt */
        /* nFields     */ 18,
        /* *fields     */ soc_MPLS_DROP_BCM56560_A0fmt_fields,
        /* bits        */ 18,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_A0)
    { /* SOC_FORMAT_INT_MPLS_DROP_BCM56680_A0fmt */ 
        /* format            MPLS_DROPfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_MPLS_DROPfmt_fields,
        /* bits        */ 4,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_B0)
    { /* SOC_FORMAT_INT_MPLS_DROP_BCM56680_B0fmt */ 
        /* format            MPLS_DROPfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_MPLS_DROPfmt_fields,
        /* bits        */ 4,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_A0)
    { /* SOC_FORMAT_INT_MPLS_DROP_BCM56685_A0fmt */ 
        /* format            MPLS_DROPfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_MPLS_DROP_BCM56634_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_B0)
    { /* SOC_FORMAT_INT_MPLS_DROP_BCM56685_B0fmt */ 
        /* format            MPLS_DROPfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_MPLS_DROP_BCM56634_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_FORMAT_INT_MPLS_DROP_BCM56840_A0fmt */ 
        /* format            MPLS_DROPfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_MPLS_DROP_BCM56840_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_MPLS_DROP_BCM56840_B0fmt */ 
        /* format            MPLS_DROPfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_MPLS_DROP_BCM56840_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_MPLS_DROP_BCM56850_A0fmt */ 
        /* format            MPLS_DROPfmt */
        /* nFields     */ 16,
        /* *fields     */ soc_MPLS_DROP_BCM56850_A0fmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_MPLS_DROP_BCM56860_A0fmt */ 
        /* format            MPLS_DROPfmt */
        /* nFields     */ 16,
        /* *fields     */ soc_MPLS_DROP_BCM56850_A0fmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_MPLS_DROP_BCM56960_A0fmt */ 
        /* format            MPLS_DROPfmt */
        /* nFields     */ 12,
        /* *fields     */ soc_MPLS_DROP_BCM56960_A0fmt_fields,
        /* bits        */ 12,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_MPLS_DROP_BCM56965_A0fmt */ 
        /* format            MPLS_DROPfmt */
        /* nFields     */ 12,
        /* *fields     */ soc_MPLS_DROP_BCM56960_A0fmt_fields,
        /* bits        */ 12,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_MPLS_DROP_BCM56970_A0fmt */ 
        /* format            MPLS_DROPfmt */
        /* nFields     */ 12,
        /* *fields     */ soc_MPLS_DROP_BCM56960_A0fmt_fields,
        /* bits        */ 12,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_MPLS_ENTRY_1_DATAfmt */ 
        /* format            MPLS_ENTRY_1_DATAfmt */
        /* nFields     */ 29,
        /* *fields     */ soc_MPLS_ENTRY_1_DATAfmt_fields,
        /* bits        */ 59,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_MPLS_ENTRY_1_DATA_BCM56340_A0fmt */ 
        /* format            MPLS_ENTRY_1_DATAfmt */
        /* nFields     */ 31,
        /* *fields     */ soc_MPLS_ENTRY_1_DATA_BCM56340_A0fmt_fields,
        /* bits        */ 59,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_MPLS_ENTRY_2_DATAfmt */ 
        /* format            MPLS_ENTRY_2_DATAfmt */
        /* nFields     */ 70,
        /* *fields     */ soc_MPLS_ENTRY_2_DATAfmt_fields,
        /* bits        */ 91,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_MPLS_ENTRY_2_DATA_BCM56340_A0fmt */ 
        /* format            MPLS_ENTRY_2_DATAfmt */
        /* nFields     */ 79,
        /* *fields     */ soc_MPLS_ENTRY_2_DATA_BCM56340_A0fmt_fields,
        /* bits        */ 91,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_MPLS_ENTRY_ACTION_SETfmt */ 
        /* format            MPLS_ENTRY_ACTION_SETfmt */
        /* nFields     */ 19,
        /* *fields     */ soc_MPLS_ENTRY_ACTION_SETfmt_fields,
        /* bits        */ 55,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_MPLS_ENTRY_COV_DEFSfmt */ 
        /* format            MPLS_ENTRY_COV_DEFSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_MPLS_ENTRY_COV_DEFSfmt_fields,
        /* bits        */ 31,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_MPLS_ENTRY_COV_DEFS_BCM56560_A0fmt */ 
        /* format            MPLS_ENTRY_COV_DEFSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_MPLS_ENTRY_COV_DEFS_BCM56560_A0fmt_fields,
        /* bits        */ 31,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_MPLS_ENTRY_COV_DEFS_BCM56560_B0fmt */ 
        /* format            MPLS_ENTRY_COV_DEFSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_MPLS_ENTRY_COV_DEFS_BCM56560_A0fmt_fields,
        /* bits        */ 31,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_MPLS_ENTRY_COV_DEFS_BCM56670_A0fmt */ 
        /* format            MPLS_ENTRY_COV_DEFSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_MPLS_ENTRY_COV_DEFS_BCM56560_A0fmt_fields,
        /* bits        */ 31,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_MPLS_ENTRY_COV_DEFS_BCM56670_B0fmt */ 
        /* format            MPLS_ENTRY_COV_DEFSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_MPLS_ENTRY_COV_DEFS_BCM56560_A0fmt_fields,
        /* bits        */ 31,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_MPLS_ENTRY_KEYfmt */ 
        /* format            MPLS_ENTRY_KEYfmt */
        /* nFields     */ 34,
        /* *fields     */ soc_MPLS_ENTRY_KEYfmt_fields,
        /* bits        */ 89,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_MPLS_HDRfmt */ 
        /* format            MPLS_HDRfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_MPLS_HDRfmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_MPLS_PW_TERM_CTR_ACTION_SETfmt */ 
        /* format            MPLS_PW_TERM_CTR_ACTION_SETfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_MPLS_PW_TERM_CTR_ACTION_SETfmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_MPLS_RESERVED_LABELfmt */ 
        /* format            MPLS_RESERVED_LABELfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MPLS_RESERVED_LABELfmt_fields,
        /* bits        */ 20,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_MPLS_RESERVED_LABEL_BCM53400_A0fmt */ 
        /* format            MPLS_RESERVED_LABELfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MPLS_RESERVED_LABEL_BCM53400_A0fmt_fields,
        /* bits        */ 20,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_MPLS_RESERVED_LABEL_BCM53540_A0fmt */ 
        /* format            MPLS_RESERVED_LABELfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MPLS_RESERVED_LABEL_BCM53400_A0fmt_fields,
        /* bits        */ 20,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_MPLS_RESERVED_LABEL_BCM53570_A0fmt */ 
        /* format            MPLS_RESERVED_LABELfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MPLS_RESERVED_LABEL_BCM53400_A0fmt_fields,
        /* bits        */ 20,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_MPLS_RESERVED_LABEL_BCM53570_B0fmt */ 
        /* format            MPLS_RESERVED_LABELfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MPLS_RESERVED_LABEL_BCM53400_A0fmt_fields,
        /* bits        */ 20,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_MPLS_RESERVED_LABEL_BCM56160_A0fmt */ 
        /* format            MPLS_RESERVED_LABELfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MPLS_RESERVED_LABEL_BCM53400_A0fmt_fields,
        /* bits        */ 20,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_MPLS_RESERVED_LABEL_BCM56260_A0fmt */ 
        /* format            MPLS_RESERVED_LABELfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MPLS_RESERVED_LABEL_BCM53400_A0fmt_fields,
        /* bits        */ 20,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_MPLS_RESERVED_LABEL_BCM56260_B0fmt */ 
        /* format            MPLS_RESERVED_LABELfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MPLS_RESERVED_LABEL_BCM53400_A0fmt_fields,
        /* bits        */ 20,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_MPLS_RESERVED_LABEL_BCM56270_A0fmt */ 
        /* format            MPLS_RESERVED_LABELfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MPLS_RESERVED_LABEL_BCM53400_A0fmt_fields,
        /* bits        */ 20,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_MPLS_RESERVED_LABEL_BCM56370_A0fmt */ 
        /* format            MPLS_RESERVED_LABELfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MPLS_RESERVED_LABEL_BCM53400_A0fmt_fields,
        /* bits        */ 20,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_MPLS_RESERVED_LABEL_BCM56560_A0fmt */ 
        /* format            MPLS_RESERVED_LABELfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MPLS_RESERVED_LABEL_BCM53400_A0fmt_fields,
        /* bits        */ 20,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_MPLS_RESERVED_LABEL_BCM56560_B0fmt */ 
        /* format            MPLS_RESERVED_LABELfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MPLS_RESERVED_LABEL_BCM53400_A0fmt_fields,
        /* bits        */ 20,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_MPLS_RESERVED_LABEL_BCM56670_A0fmt */ 
        /* format            MPLS_RESERVED_LABELfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MPLS_RESERVED_LABEL_BCM53400_A0fmt_fields,
        /* bits        */ 20,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_MPLS_RESERVED_LABEL_BCM56670_B0fmt */ 
        /* format            MPLS_RESERVED_LABELfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MPLS_RESERVED_LABEL_BCM53400_A0fmt_fields,
        /* bits        */ 20,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_MPLS_RESERVED_LABEL_BCM56770_A0fmt */ 
        /* format            MPLS_RESERVED_LABELfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MPLS_RESERVED_LABEL_BCM53400_A0fmt_fields,
        /* bits        */ 20,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_MPLS_RESERVED_LABEL_BCM56870_A0fmt */ 
        /* format            MPLS_RESERVED_LABELfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MPLS_RESERVED_LABEL_BCM53400_A0fmt_fields,
        /* bits        */ 20,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_MPLS_RESERVED_LABEL_BCM56960_A0fmt */ 
        /* format            MPLS_RESERVED_LABELfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MPLS_RESERVED_LABEL_BCM53400_A0fmt_fields,
        /* bits        */ 20,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_MPLS_RESERVED_LABEL_BCM56965_A0fmt */ 
        /* format            MPLS_RESERVED_LABELfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MPLS_RESERVED_LABEL_BCM53400_A0fmt_fields,
        /* bits        */ 20,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_MPLS_RESERVED_LABEL_BCM56970_A0fmt */ 
        /* format            MPLS_RESERVED_LABELfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MPLS_RESERVED_LABEL_BCM53400_A0fmt_fields,
        /* bits        */ 20,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_MPLS_RESERVED_LABEL_BCM56980_A0fmt */ 
        /* format            MPLS_RESERVED_LABELfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MPLS_RESERVED_LABEL_BCM53400_A0fmt_fields,
        /* bits        */ 20,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_MPLS_RESERVED_LABEL_BCM56980_B0fmt */ 
        /* format            MPLS_RESERVED_LABELfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_MPLS_RESERVED_LABEL_BCM53400_A0fmt_fields,
        /* bits        */ 20,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_FORMAT_INT_MSBUS_32fmt */ 
        /* format            MSBUS_32fmt */
        /* nFields     */ 14,
        /* *fields     */ soc_MSBUS_32fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_FORMAT_INT_MSBUS_96fmt */ 
        /* format            MSBUS_96fmt */
        /* nFields     */ 15,
        /* *fields     */ soc_MSBUS_96fmt_fields,
        /* bits        */ 130,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_MSBUS_128fmt */ 
        /* format            MSBUS_128fmt */
        /* nFields     */ 15,
        /* *fields     */ soc_MSBUS_128fmt_fields,
        /* bits        */ 163,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_MSBUS_160fmt */ 
        /* format            MSBUS_160fmt */
        /* nFields     */ 15,
        /* *fields     */ soc_MSBUS_160fmt_fields,
        /* bits        */ 201,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_MSBUS_192fmt */ 
        /* format            MSBUS_192fmt */
        /* nFields     */ 15,
        /* *fields     */ soc_MSBUS_192fmt_fields,
        /* bits        */ 234,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_MSBUS_256fmt */ 
        /* format            MSBUS_256fmt */
        /* nFields     */ 15,
        /* *fields     */ soc_MSBUS_256fmt_fields,
        /* bits        */ 298,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_MSBUS_288fmt */ 
        /* format            MSBUS_288fmt */
        /* nFields     */ 15,
        /* *fields     */ soc_MSBUS_288fmt_fields,
        /* bits        */ 330,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_MSBUS_448fmt */ 
        /* format            MSBUS_448fmt */
        /* nFields     */ 15,
        /* *fields     */ soc_MSBUS_448fmt_fields,
        /* bits        */ 490,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_MSBUS_128_BCM56260_A0fmt */ 
        /* format            MSBUS_128fmt */
        /* nFields     */ 15,
        /* *fields     */ soc_MSBUS_128_BCM56260_A0fmt_fields,
        /* bits        */ 169,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_MSBUS_128_BCM56260_B0fmt */ 
        /* format            MSBUS_128fmt */
        /* nFields     */ 15,
        /* *fields     */ soc_MSBUS_128_BCM56260_A0fmt_fields,
        /* bits        */ 169,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_MSBUS_128_BCM56270_A0fmt */ 
        /* format            MSBUS_128fmt */
        /* nFields     */ 15,
        /* *fields     */ soc_MSBUS_128_BCM56260_A0fmt_fields,
        /* bits        */ 169,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_MSBUS_128_BCM56370_A0fmt */ 
        /* format            MSBUS_128fmt */
        /* nFields     */ 15,
        /* *fields     */ soc_MSBUS_128_BCM56970_A0fmt_fields,
        /* bits        */ 170,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_MSBUS_128_BCM56440_B0fmt */ 
        /* format            MSBUS_128fmt */
        /* nFields     */ 15,
        /* *fields     */ soc_MSBUS_128fmt_fields,
        /* bits        */ 163,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_MSBUS_128_BCM56450_A0fmt */ 
        /* format            MSBUS_128fmt */
        /* nFields     */ 15,
        /* *fields     */ soc_MSBUS_128_BCM56450_A0fmt_fields,
        /* bits        */ 169,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_MSBUS_128_BCM56450_B0fmt */ 
        /* format            MSBUS_128fmt */
        /* nFields     */ 15,
        /* *fields     */ soc_MSBUS_128_BCM56450_A0fmt_fields,
        /* bits        */ 169,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_MSBUS_128_BCM56450_B1fmt */ 
        /* format            MSBUS_128fmt */
        /* nFields     */ 15,
        /* *fields     */ soc_MSBUS_128_BCM56450_A0fmt_fields,
        /* bits        */ 169,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_MSBUS_128_BCM56770_A0fmt */ 
        /* format            MSBUS_128fmt */
        /* nFields     */ 15,
        /* *fields     */ soc_MSBUS_128_BCM56970_A0fmt_fields,
        /* bits        */ 170,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_MSBUS_128_BCM56870_A0fmt */ 
        /* format            MSBUS_128fmt */
        /* nFields     */ 15,
        /* *fields     */ soc_MSBUS_128_BCM56970_A0fmt_fields,
        /* bits        */ 170,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_MSBUS_128_BCM56960_A0fmt */ 
        /* format            MSBUS_128fmt */
        /* nFields     */ 15,
        /* *fields     */ soc_MSBUS_128_BCM56960_A0fmt_fields,
        /* bits        */ 170,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_MSBUS_128_BCM56965_A0fmt */ 
        /* format            MSBUS_128fmt */
        /* nFields     */ 15,
        /* *fields     */ soc_MSBUS_128_BCM56960_A0fmt_fields,
        /* bits        */ 170,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_MSBUS_128_BCM56970_A0fmt */ 
        /* format            MSBUS_128fmt */
        /* nFields     */ 15,
        /* *fields     */ soc_MSBUS_128_BCM56970_A0fmt_fields,
        /* bits        */ 170,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_MSBUS_160_BCM56560_A0fmt */ 
        /* format            MSBUS_160fmt */
        /* nFields     */ 15,
        /* *fields     */ soc_MSBUS_160_BCM56560_A0fmt_fields,
        /* bits        */ 201,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_MSBUS_160_BCM56560_B0fmt */ 
        /* format            MSBUS_160fmt */
        /* nFields     */ 15,
        /* *fields     */ soc_MSBUS_160_BCM56560_A0fmt_fields,
        /* bits        */ 201,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_MSBUS_160_BCM56670_A0fmt */ 
        /* format            MSBUS_160fmt */
        /* nFields     */ 15,
        /* *fields     */ soc_MSBUS_160_BCM56560_A0fmt_fields,
        /* bits        */ 201,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_MSBUS_160_BCM56670_B0fmt */ 
        /* format            MSBUS_160fmt */
        /* nFields     */ 15,
        /* *fields     */ soc_MSBUS_160_BCM56560_A0fmt_fields,
        /* bits        */ 201,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_MSBUS_160_BCM56850_A0fmt */ 
        /* format            MSBUS_160fmt */
        /* nFields     */ 15,
        /* *fields     */ soc_MSBUS_160_BCM56850_A0fmt_fields,
        /* bits        */ 201,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_MSBUS_160_BCM56860_A0fmt */ 
        /* format            MSBUS_160fmt */
        /* nFields     */ 15,
        /* *fields     */ soc_MSBUS_160_BCM56850_A0fmt_fields,
        /* bits        */ 201,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_MSBUS_160_BCM56960_A0fmt */ 
        /* format            MSBUS_160fmt */
        /* nFields     */ 15,
        /* *fields     */ soc_MSBUS_160_BCM56960_A0fmt_fields,
        /* bits        */ 202,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_MSBUS_160_BCM56965_A0fmt */ 
        /* format            MSBUS_160fmt */
        /* nFields     */ 15,
        /* *fields     */ soc_MSBUS_160_BCM56960_A0fmt_fields,
        /* bits        */ 202,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_MSBUS_160_BCM56970_A0fmt */ 
        /* format            MSBUS_160fmt */
        /* nFields     */ 15,
        /* *fields     */ soc_MSBUS_160_BCM56970_A0fmt_fields,
        /* bits        */ 202,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_MSBUS_256_BCM56370_A0fmt */ 
        /* format            MSBUS_256fmt */
        /* nFields     */ 15,
        /* *fields     */ soc_MSBUS_256_BCM56970_A0fmt_fields,
        /* bits        */ 298,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_MSBUS_256_BCM56560_A0fmt */ 
        /* format            MSBUS_256fmt */
        /* nFields     */ 15,
        /* *fields     */ soc_MSBUS_256_BCM56560_A0fmt_fields,
        /* bits        */ 298,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_MSBUS_256_BCM56560_B0fmt */ 
        /* format            MSBUS_256fmt */
        /* nFields     */ 15,
        /* *fields     */ soc_MSBUS_256_BCM56560_A0fmt_fields,
        /* bits        */ 298,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_MSBUS_256_BCM56670_A0fmt */ 
        /* format            MSBUS_256fmt */
        /* nFields     */ 15,
        /* *fields     */ soc_MSBUS_256_BCM56560_A0fmt_fields,
        /* bits        */ 298,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_MSBUS_256_BCM56670_B0fmt */ 
        /* format            MSBUS_256fmt */
        /* nFields     */ 15,
        /* *fields     */ soc_MSBUS_256_BCM56560_A0fmt_fields,
        /* bits        */ 298,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_MSBUS_256_BCM56770_A0fmt */ 
        /* format            MSBUS_256fmt */
        /* nFields     */ 15,
        /* *fields     */ soc_MSBUS_256_BCM56970_A0fmt_fields,
        /* bits        */ 298,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_MSBUS_256_BCM56870_A0fmt */ 
        /* format            MSBUS_256fmt */
        /* nFields     */ 15,
        /* *fields     */ soc_MSBUS_256_BCM56970_A0fmt_fields,
        /* bits        */ 298,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_MSBUS_256_BCM56960_A0fmt */ 
        /* format            MSBUS_256fmt */
        /* nFields     */ 15,
        /* *fields     */ soc_MSBUS_256_BCM56960_A0fmt_fields,
        /* bits        */ 298,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_MSBUS_256_BCM56965_A0fmt */ 
        /* format            MSBUS_256fmt */
        /* nFields     */ 15,
        /* *fields     */ soc_MSBUS_256_BCM56960_A0fmt_fields,
        /* bits        */ 298,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_MSBUS_256_BCM56970_A0fmt */ 
        /* format            MSBUS_256fmt */
        /* nFields     */ 15,
        /* *fields     */ soc_MSBUS_256_BCM56970_A0fmt_fields,
        /* bits        */ 298,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_MSBUS_32_BCM56260_A0fmt */ 
        /* format            MSBUS_32fmt */
        /* nFields     */ 14,
        /* *fields     */ soc_MSBUS_32_BCM56260_A0fmt_fields,
        /* bits        */ 70,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_MSBUS_32_BCM56260_B0fmt */ 
        /* format            MSBUS_32fmt */
        /* nFields     */ 14,
        /* *fields     */ soc_MSBUS_32_BCM56260_A0fmt_fields,
        /* bits        */ 70,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_MSBUS_32_BCM56270_A0fmt */ 
        /* format            MSBUS_32fmt */
        /* nFields     */ 14,
        /* *fields     */ soc_MSBUS_32_BCM56260_A0fmt_fields,
        /* bits        */ 70,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_A0)
    { /* SOC_FORMAT_INT_MSBUS_32_BCM56334_A0fmt */ 
        /* format            MSBUS_32fmt */
        /* nFields     */ 14,
        /* *fields     */ soc_MSBUS_32fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_B0)
    { /* SOC_FORMAT_INT_MSBUS_32_BCM56334_B0fmt */ 
        /* format            MSBUS_32fmt */
        /* nFields     */ 14,
        /* *fields     */ soc_MSBUS_32fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_MSBUS_32_BCM56440_A0fmt */ 
        /* format            MSBUS_32fmt */
        /* nFields     */ 14,
        /* *fields     */ soc_MSBUS_32_BCM56840_A0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_MSBUS_32_BCM56440_B0fmt */ 
        /* format            MSBUS_32fmt */
        /* nFields     */ 14,
        /* *fields     */ soc_MSBUS_32_BCM56840_A0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_MSBUS_32_BCM56450_A0fmt */ 
        /* format            MSBUS_32fmt */
        /* nFields     */ 14,
        /* *fields     */ soc_MSBUS_32_BCM56450_A0fmt_fields,
        /* bits        */ 70,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_MSBUS_32_BCM56450_B0fmt */ 
        /* format            MSBUS_32fmt */
        /* nFields     */ 14,
        /* *fields     */ soc_MSBUS_32_BCM56450_A0fmt_fields,
        /* bits        */ 70,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_MSBUS_32_BCM56450_B1fmt */ 
        /* format            MSBUS_32fmt */
        /* nFields     */ 14,
        /* *fields     */ soc_MSBUS_32_BCM56450_A0fmt_fields,
        /* bits        */ 70,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_A0)
    { /* SOC_FORMAT_INT_MSBUS_32_BCM56524_A0fmt */ 
        /* format            MSBUS_32fmt */
        /* nFields     */ 14,
        /* *fields     */ soc_MSBUS_32fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_B0)
    { /* SOC_FORMAT_INT_MSBUS_32_BCM56524_B0fmt */ 
        /* format            MSBUS_32fmt */
        /* nFields     */ 14,
        /* *fields     */ soc_MSBUS_32fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_A0)
    { /* SOC_FORMAT_INT_MSBUS_32_BCM56624_A0fmt */ 
        /* format            MSBUS_32fmt */
        /* nFields     */ 14,
        /* *fields     */ soc_MSBUS_32fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_B0)
    { /* SOC_FORMAT_INT_MSBUS_32_BCM56624_B0fmt */ 
        /* format            MSBUS_32fmt */
        /* nFields     */ 14,
        /* *fields     */ soc_MSBUS_32fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_FORMAT_INT_MSBUS_32_BCM56634_A0fmt */ 
        /* format            MSBUS_32fmt */
        /* nFields     */ 14,
        /* *fields     */ soc_MSBUS_32fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_B0)
    { /* SOC_FORMAT_INT_MSBUS_32_BCM56634_B0fmt */ 
        /* format            MSBUS_32fmt */
        /* nFields     */ 14,
        /* *fields     */ soc_MSBUS_32fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_A0)
    { /* SOC_FORMAT_INT_MSBUS_32_BCM56680_A0fmt */ 
        /* format            MSBUS_32fmt */
        /* nFields     */ 14,
        /* *fields     */ soc_MSBUS_32fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_B0)
    { /* SOC_FORMAT_INT_MSBUS_32_BCM56680_B0fmt */ 
        /* format            MSBUS_32fmt */
        /* nFields     */ 14,
        /* *fields     */ soc_MSBUS_32fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_A0)
    { /* SOC_FORMAT_INT_MSBUS_32_BCM56685_A0fmt */ 
        /* format            MSBUS_32fmt */
        /* nFields     */ 14,
        /* *fields     */ soc_MSBUS_32fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_B0)
    { /* SOC_FORMAT_INT_MSBUS_32_BCM56685_B0fmt */ 
        /* format            MSBUS_32fmt */
        /* nFields     */ 14,
        /* *fields     */ soc_MSBUS_32fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56725_A0)
    { /* SOC_FORMAT_INT_MSBUS_32_BCM56725_A0fmt */ 
        /* format            MSBUS_32fmt */
        /* nFields     */ 14,
        /* *fields     */ soc_MSBUS_32fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56820_A0)
    { /* SOC_FORMAT_INT_MSBUS_32_BCM56820_A0fmt */ 
        /* format            MSBUS_32fmt */
        /* nFields     */ 14,
        /* *fields     */ soc_MSBUS_32fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_FORMAT_INT_MSBUS_32_BCM56840_A0fmt */ 
        /* format            MSBUS_32fmt */
        /* nFields     */ 14,
        /* *fields     */ soc_MSBUS_32_BCM56840_A0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_MSBUS_32_BCM56840_B0fmt */ 
        /* format            MSBUS_32fmt */
        /* nFields     */ 14,
        /* *fields     */ soc_MSBUS_32_BCM56840_A0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_FORMAT_INT_MSBUS_32_BCM88732_A0fmt */ 
        /* format            MSBUS_32fmt */
        /* nFields     */ 14,
        /* *fields     */ soc_MSBUS_32fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_MSBUS_448_BCM56370_A0fmt */ 
        /* format            MSBUS_448fmt */
        /* nFields     */ 15,
        /* *fields     */ soc_MSBUS_448_BCM56970_A0fmt_fields,
        /* bits        */ 490,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_MSBUS_448_BCM56560_A0fmt */ 
        /* format            MSBUS_448fmt */
        /* nFields     */ 15,
        /* *fields     */ soc_MSBUS_448_BCM56560_A0fmt_fields,
        /* bits        */ 490,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_MSBUS_448_BCM56560_B0fmt */ 
        /* format            MSBUS_448fmt */
        /* nFields     */ 15,
        /* *fields     */ soc_MSBUS_448_BCM56560_A0fmt_fields,
        /* bits        */ 490,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_MSBUS_448_BCM56670_A0fmt */ 
        /* format            MSBUS_448fmt */
        /* nFields     */ 15,
        /* *fields     */ soc_MSBUS_448_BCM56560_A0fmt_fields,
        /* bits        */ 490,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_MSBUS_448_BCM56670_B0fmt */ 
        /* format            MSBUS_448fmt */
        /* nFields     */ 15,
        /* *fields     */ soc_MSBUS_448_BCM56560_A0fmt_fields,
        /* bits        */ 490,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_MSBUS_448_BCM56770_A0fmt */ 
        /* format            MSBUS_448fmt */
        /* nFields     */ 15,
        /* *fields     */ soc_MSBUS_448_BCM56970_A0fmt_fields,
        /* bits        */ 490,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_MSBUS_448_BCM56870_A0fmt */ 
        /* format            MSBUS_448fmt */
        /* nFields     */ 15,
        /* *fields     */ soc_MSBUS_448_BCM56970_A0fmt_fields,
        /* bits        */ 490,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_MSBUS_448_BCM56960_A0fmt */ 
        /* format            MSBUS_448fmt */
        /* nFields     */ 15,
        /* *fields     */ soc_MSBUS_448_BCM56960_A0fmt_fields,
        /* bits        */ 490,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_MSBUS_448_BCM56965_A0fmt */ 
        /* format            MSBUS_448fmt */
        /* nFields     */ 15,
        /* *fields     */ soc_MSBUS_448_BCM56960_A0fmt_fields,
        /* bits        */ 490,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_MSBUS_448_BCM56970_A0fmt */ 
        /* format            MSBUS_448fmt */
        /* nFields     */ 15,
        /* *fields     */ soc_MSBUS_448_BCM56970_A0fmt_fields,
        /* bits        */ 490,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_MSBUS_96_BCM56260_A0fmt */ 
        /* format            MSBUS_96fmt */
        /* nFields     */ 18,
        /* *fields     */ soc_MSBUS_96_BCM56260_A0fmt_fields,
        /* bits        */ 136,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_MSBUS_96_BCM56260_B0fmt */ 
        /* format            MSBUS_96fmt */
        /* nFields     */ 18,
        /* *fields     */ soc_MSBUS_96_BCM56260_A0fmt_fields,
        /* bits        */ 136,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_MSBUS_96_BCM56270_A0fmt */ 
        /* format            MSBUS_96fmt */
        /* nFields     */ 18,
        /* *fields     */ soc_MSBUS_96_BCM56260_A0fmt_fields,
        /* bits        */ 136,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_A0)
    { /* SOC_FORMAT_INT_MSBUS_96_BCM56334_A0fmt */ 
        /* format            MSBUS_96fmt */
        /* nFields     */ 15,
        /* *fields     */ soc_MSBUS_96fmt_fields,
        /* bits        */ 130,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_B0)
    { /* SOC_FORMAT_INT_MSBUS_96_BCM56334_B0fmt */ 
        /* format            MSBUS_96fmt */
        /* nFields     */ 15,
        /* *fields     */ soc_MSBUS_96fmt_fields,
        /* bits        */ 130,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_MSBUS_96_BCM56340_A0fmt */ 
        /* format            MSBUS_96fmt */
        /* nFields     */ 15,
        /* *fields     */ soc_MSBUS_96_BCM56640_A0fmt_fields,
        /* bits        */ 136,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_MSBUS_96_BCM56370_A0fmt */ 
        /* format            MSBUS_96fmt */
        /* nFields     */ 15,
        /* *fields     */ soc_MMU_CFAP_MSBUSfmt_fields,
        /* bits        */ 138,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_MSBUS_96_BCM56440_A0fmt */ 
        /* format            MSBUS_96fmt */
        /* nFields     */ 18,
        /* *fields     */ soc_MSBUS_96_BCM56440_A0fmt_fields,
        /* bits        */ 130,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_MSBUS_96_BCM56440_B0fmt */ 
        /* format            MSBUS_96fmt */
        /* nFields     */ 18,
        /* *fields     */ soc_MSBUS_96_BCM56440_A0fmt_fields,
        /* bits        */ 130,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_MSBUS_96_BCM56450_A0fmt */ 
        /* format            MSBUS_96fmt */
        /* nFields     */ 18,
        /* *fields     */ soc_MSBUS_96_BCM56450_A0fmt_fields,
        /* bits        */ 136,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_MSBUS_96_BCM56450_B0fmt */ 
        /* format            MSBUS_96fmt */
        /* nFields     */ 18,
        /* *fields     */ soc_MSBUS_96_BCM56450_A0fmt_fields,
        /* bits        */ 136,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_MSBUS_96_BCM56450_B1fmt */ 
        /* format            MSBUS_96fmt */
        /* nFields     */ 18,
        /* *fields     */ soc_MSBUS_96_BCM56450_A0fmt_fields,
        /* bits        */ 136,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_A0)
    { /* SOC_FORMAT_INT_MSBUS_96_BCM56524_A0fmt */ 
        /* format            MSBUS_96fmt */
        /* nFields     */ 15,
        /* *fields     */ soc_MSBUS_96fmt_fields,
        /* bits        */ 130,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_B0)
    { /* SOC_FORMAT_INT_MSBUS_96_BCM56524_B0fmt */ 
        /* format            MSBUS_96fmt */
        /* nFields     */ 15,
        /* *fields     */ soc_MSBUS_96fmt_fields,
        /* bits        */ 130,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_MSBUS_96_BCM56560_A0fmt */ 
        /* format            MSBUS_96fmt */
        /* nFields     */ 15,
        /* *fields     */ soc_MSBUS_96_BCM56560_A0fmt_fields,
        /* bits        */ 136,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_MSBUS_96_BCM56560_B0fmt */ 
        /* format            MSBUS_96fmt */
        /* nFields     */ 15,
        /* *fields     */ soc_MSBUS_96_BCM56560_A0fmt_fields,
        /* bits        */ 136,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_A0)
    { /* SOC_FORMAT_INT_MSBUS_96_BCM56624_A0fmt */ 
        /* format            MSBUS_96fmt */
        /* nFields     */ 15,
        /* *fields     */ soc_MSBUS_96fmt_fields,
        /* bits        */ 130,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_B0)
    { /* SOC_FORMAT_INT_MSBUS_96_BCM56624_B0fmt */ 
        /* format            MSBUS_96fmt */
        /* nFields     */ 15,
        /* *fields     */ soc_MSBUS_96fmt_fields,
        /* bits        */ 130,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_FORMAT_INT_MSBUS_96_BCM56634_A0fmt */ 
        /* format            MSBUS_96fmt */
        /* nFields     */ 15,
        /* *fields     */ soc_MSBUS_96fmt_fields,
        /* bits        */ 130,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_B0)
    { /* SOC_FORMAT_INT_MSBUS_96_BCM56634_B0fmt */ 
        /* format            MSBUS_96fmt */
        /* nFields     */ 15,
        /* *fields     */ soc_MSBUS_96fmt_fields,
        /* bits        */ 130,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_MSBUS_96_BCM56640_A0fmt */ 
        /* format            MSBUS_96fmt */
        /* nFields     */ 15,
        /* *fields     */ soc_MSBUS_96_BCM56640_A0fmt_fields,
        /* bits        */ 136,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_MSBUS_96_BCM56670_A0fmt */ 
        /* format            MSBUS_96fmt */
        /* nFields     */ 15,
        /* *fields     */ soc_MSBUS_96_BCM56560_A0fmt_fields,
        /* bits        */ 136,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_MSBUS_96_BCM56670_B0fmt */ 
        /* format            MSBUS_96fmt */
        /* nFields     */ 15,
        /* *fields     */ soc_MSBUS_96_BCM56560_A0fmt_fields,
        /* bits        */ 136,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_A0)
    { /* SOC_FORMAT_INT_MSBUS_96_BCM56680_A0fmt */ 
        /* format            MSBUS_96fmt */
        /* nFields     */ 15,
        /* *fields     */ soc_MSBUS_96fmt_fields,
        /* bits        */ 130,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_B0)
    { /* SOC_FORMAT_INT_MSBUS_96_BCM56680_B0fmt */ 
        /* format            MSBUS_96fmt */
        /* nFields     */ 15,
        /* *fields     */ soc_MSBUS_96fmt_fields,
        /* bits        */ 130,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_A0)
    { /* SOC_FORMAT_INT_MSBUS_96_BCM56685_A0fmt */ 
        /* format            MSBUS_96fmt */
        /* nFields     */ 15,
        /* *fields     */ soc_MSBUS_96fmt_fields,
        /* bits        */ 130,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_B0)
    { /* SOC_FORMAT_INT_MSBUS_96_BCM56685_B0fmt */ 
        /* format            MSBUS_96fmt */
        /* nFields     */ 15,
        /* *fields     */ soc_MSBUS_96fmt_fields,
        /* bits        */ 130,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56725_A0)
    { /* SOC_FORMAT_INT_MSBUS_96_BCM56725_A0fmt */ 
        /* format            MSBUS_96fmt */
        /* nFields     */ 15,
        /* *fields     */ soc_MSBUS_96fmt_fields,
        /* bits        */ 130,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_MSBUS_96_BCM56770_A0fmt */ 
        /* format            MSBUS_96fmt */
        /* nFields     */ 15,
        /* *fields     */ soc_MMU_CFAP_MSBUSfmt_fields,
        /* bits        */ 138,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56820_A0)
    { /* SOC_FORMAT_INT_MSBUS_96_BCM56820_A0fmt */ 
        /* format            MSBUS_96fmt */
        /* nFields     */ 15,
        /* *fields     */ soc_MSBUS_96fmt_fields,
        /* bits        */ 130,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_FORMAT_INT_MSBUS_96_BCM56840_A0fmt */ 
        /* format            MSBUS_96fmt */
        /* nFields     */ 15,
        /* *fields     */ soc_MSBUS_96_BCM56840_A0fmt_fields,
        /* bits        */ 130,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_MSBUS_96_BCM56840_B0fmt */ 
        /* format            MSBUS_96fmt */
        /* nFields     */ 15,
        /* *fields     */ soc_MSBUS_96_BCM56840_A0fmt_fields,
        /* bits        */ 130,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_MSBUS_96_BCM56850_A0fmt */ 
        /* format            MSBUS_96fmt */
        /* nFields     */ 15,
        /* *fields     */ soc_MSBUS_96_BCM56850_A0fmt_fields,
        /* bits        */ 136,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_MSBUS_96_BCM56860_A0fmt */ 
        /* format            MSBUS_96fmt */
        /* nFields     */ 15,
        /* *fields     */ soc_MSBUS_96_BCM56850_A0fmt_fields,
        /* bits        */ 136,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_MSBUS_96_BCM56870_A0fmt */ 
        /* format            MSBUS_96fmt */
        /* nFields     */ 15,
        /* *fields     */ soc_MMU_CFAP_MSBUSfmt_fields,
        /* bits        */ 138,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_MSBUS_96_BCM56960_A0fmt */ 
        /* format            MSBUS_96fmt */
        /* nFields     */ 15,
        /* *fields     */ soc_MSBUS_96_BCM56960_A0fmt_fields,
        /* bits        */ 138,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_MSBUS_96_BCM56965_A0fmt */ 
        /* format            MSBUS_96fmt */
        /* nFields     */ 15,
        /* *fields     */ soc_MSBUS_96_BCM56960_A0fmt_fields,
        /* bits        */ 138,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_MSBUS_96_BCM56970_A0fmt */ 
        /* format            MSBUS_96fmt */
        /* nFields     */ 15,
        /* *fields     */ soc_MMU_CFAP_MSBUSfmt_fields,
        /* bits        */ 138,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_FORMAT_INT_MSBUS_96_BCM88732_A0fmt */ 
        /* format            MSBUS_96fmt */
        /* nFields     */ 15,
        /* *fields     */ soc_MSBUS_96fmt_fields,
        /* bits        */ 130,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_MSBUS_96_REDUCEDfmt */ 
        /* format            MSBUS_96_REDUCEDfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_MSBUS_96_REDUCEDfmt_fields,
        /* bits        */ 70,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_MSBUS_96_REDUCED_BCM56260_A0fmt */ 
        /* format            MSBUS_96_REDUCEDfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_MSBUS_96_REDUCED_BCM56260_A0fmt_fields,
        /* bits        */ 76,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_MSBUS_96_REDUCED_BCM56260_B0fmt */ 
        /* format            MSBUS_96_REDUCEDfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_MSBUS_96_REDUCED_BCM56260_A0fmt_fields,
        /* bits        */ 76,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_MSBUS_96_REDUCED_BCM56270_A0fmt */ 
        /* format            MSBUS_96_REDUCEDfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_MSBUS_96_REDUCED_BCM56260_A0fmt_fields,
        /* bits        */ 76,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_MSBUS_96_REDUCED_BCM56440_B0fmt */ 
        /* format            MSBUS_96_REDUCEDfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_MSBUS_96_REDUCEDfmt_fields,
        /* bits        */ 70,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_MSBUS_96_REDUCED_BCM56450_A0fmt */ 
        /* format            MSBUS_96_REDUCEDfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_MSBUS_96_REDUCED_BCM56450_A0fmt_fields,
        /* bits        */ 76,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_MSBUS_96_REDUCED_BCM56450_B0fmt */ 
        /* format            MSBUS_96_REDUCEDfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_MSBUS_96_REDUCED_BCM56450_A0fmt_fields,
        /* bits        */ 76,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_MSBUS_96_REDUCED_BCM56450_B1fmt */ 
        /* format            MSBUS_96_REDUCEDfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_MSBUS_96_REDUCED_BCM56450_A0fmt_fields,
        /* bits        */ 76,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_FORMAT_INT_MS_TO_IARB_IFfmt */ 
        /* format            MS_TO_IARB_IFfmt */
        /* nFields     */ 15,
        /* *fields     */ soc_MS_TO_IARB_IFfmt_fields,
        /* bits        */ 22,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_FORMAT_INT_MS_TO_PE_IFfmt */ 
        /* format            MS_TO_PE_IFfmt */
        /* nFields     */ 14,
        /* *fields     */ soc_MS_TO_PE_IFfmt_fields,
        /* bits        */ 27,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_FORMAT_INT_MTRO_BUCKET_RF_FIELDSfmt */ 
        /* format            MTRO_BUCKET_RF_FIELDSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_MTRO_BUCKET_RF_FIELDSfmt_fields,
        /* bits        */ 60,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_FORMAT_INT_MTRO_BUCKET_RF_FIELDS_BCM88732_A0fmt */ 
        /* format            MTRO_BUCKET_RF_FIELDSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_MTRO_BUCKET_RF_FIELDS_BCM88732_A0fmt_fields,
        /* bits        */ 66,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_FORMAT_INT_MTRO_CONFIG_RF_FIELDSfmt */ 
        /* format            MTRO_CONFIG_RF_FIELDSfmt */
        /* nFields     */ 14,
        /* *fields     */ soc_MTRO_CONFIG_RF_FIELDSfmt_fields,
        /* bits        */ 70,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_FORMAT_INT_MTRO_CONFIG_RF_FIELDS_BCM88732_A0fmt */ 
        /* format            MTRO_CONFIG_RF_FIELDSfmt */
        /* nFields     */ 14,
        /* *fields     */ soc_MTRO_CONFIG_RF_FIELDS_BCM88732_A0fmt_fields,
        /* bits        */ 74,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_A0)
    { /* SOC_FORMAT_INT_MTRO_CPU_METER_RF_FIELDSfmt */ 
        /* format            MTRO_CPU_METER_RF_FIELDSfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_MTRO_CPU_METER_RF_FIELDSfmt_fields,
        /* bits        */ 66,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_B0)
    { /* SOC_FORMAT_INT_MTRO_CPU_METER_RF_FIELDS_BCM56334_B0fmt */ 
        /* format            MTRO_CPU_METER_RF_FIELDSfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_MTRO_CPU_METER_RF_FIELDSfmt_fields,
        /* bits        */ 66,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_MTRO_PD_FIELDSfmt */ 
        /* format            MTRO_PD_FIELDSfmt */
        /* nFields     */ 14,
        /* *fields     */ soc_MTRO_PD_FIELDSfmt_fields,
        /* bits        */ 70,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_MTRO_PD_FIELDS_BCM56370_A0fmt */ 
        /* format            MTRO_PD_FIELDSfmt */
        /* nFields     */ 13,
        /* *fields     */ soc_MTRO_PD_FIELDS_BCM56960_A0fmt_fields,
        /* bits        */ 76,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_MTRO_PD_FIELDS_BCM56560_A0fmt */ 
        /* format            MTRO_PD_FIELDSfmt */
        /* nFields     */ 13,
        /* *fields     */ soc_MTRO_PD_FIELDS_BCM56960_A0fmt_fields,
        /* bits        */ 76,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_MTRO_PD_FIELDS_BCM56560_B0fmt */ 
        /* format            MTRO_PD_FIELDSfmt */
        /* nFields     */ 13,
        /* *fields     */ soc_MTRO_PD_FIELDS_BCM56960_A0fmt_fields,
        /* bits        */ 76,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_MTRO_PD_FIELDS_BCM56670_A0fmt */ 
        /* format            MTRO_PD_FIELDSfmt */
        /* nFields     */ 13,
        /* *fields     */ soc_MTRO_PD_FIELDS_BCM56960_A0fmt_fields,
        /* bits        */ 76,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_MTRO_PD_FIELDS_BCM56670_B0fmt */ 
        /* format            MTRO_PD_FIELDSfmt */
        /* nFields     */ 13,
        /* *fields     */ soc_MTRO_PD_FIELDS_BCM56960_A0fmt_fields,
        /* bits        */ 76,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_MTRO_PD_FIELDS_BCM56770_A0fmt */ 
        /* format            MTRO_PD_FIELDSfmt */
        /* nFields     */ 13,
        /* *fields     */ soc_MTRO_PD_FIELDS_BCM56960_A0fmt_fields,
        /* bits        */ 76,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_MTRO_PD_FIELDS_BCM56850_A0fmt */ 
        /* format            MTRO_PD_FIELDSfmt */
        /* nFields     */ 14,
        /* *fields     */ soc_MTRO_PD_FIELDS_BCM56850_A0fmt_fields,
        /* bits        */ 70,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_MTRO_PD_FIELDS_BCM56860_A0fmt */ 
        /* format            MTRO_PD_FIELDSfmt */
        /* nFields     */ 13,
        /* *fields     */ soc_MTRO_PD_FIELDS_BCM56860_A0fmt_fields,
        /* bits        */ 76,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_MTRO_PD_FIELDS_BCM56870_A0fmt */ 
        /* format            MTRO_PD_FIELDSfmt */
        /* nFields     */ 13,
        /* *fields     */ soc_MTRO_PD_FIELDS_BCM56960_A0fmt_fields,
        /* bits        */ 76,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_MTRO_PD_FIELDS_BCM56960_A0fmt */ 
        /* format            MTRO_PD_FIELDSfmt */
        /* nFields     */ 13,
        /* *fields     */ soc_MTRO_PD_FIELDS_BCM56960_A0fmt_fields,
        /* bits        */ 76,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_MTRO_PD_FIELDS_BCM56965_A0fmt */ 
        /* format            MTRO_PD_FIELDSfmt */
        /* nFields     */ 13,
        /* *fields     */ soc_MTRO_PD_FIELDS_BCM56960_A0fmt_fields,
        /* bits        */ 76,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_MTRO_PD_FIELDS_BCM56970_A0fmt */ 
        /* format            MTRO_PD_FIELDSfmt */
        /* nFields     */ 13,
        /* *fields     */ soc_MTRO_PD_FIELDS_BCM56960_A0fmt_fields,
        /* bits        */ 76,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_FORMAT_INT_MTRO_PKT_METER_RF_FIELDSfmt */ 
        /* format            MTRO_PKT_METER_RF_FIELDSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_MTRO_PKT_METER_RF_FIELDSfmt_fields,
        /* bits        */ 56,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_MTRO_PKT_METER_RF_FIELDS_BCM56340_A0fmt */ 
        /* format            MTRO_PKT_METER_RF_FIELDSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_MTRO_PKT_METER_RF_FIELDS_BCM56640_A0fmt_fields,
        /* bits        */ 56,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_B0)
    { /* SOC_FORMAT_INT_MTRO_PKT_METER_RF_FIELDS_BCM56524_B0fmt */ 
        /* format            MTRO_PKT_METER_RF_FIELDSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_MTRO_PKT_METER_RF_FIELDSfmt_fields,
        /* bits        */ 56,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_B0)
    { /* SOC_FORMAT_INT_MTRO_PKT_METER_RF_FIELDS_BCM56624_B0fmt */ 
        /* format            MTRO_PKT_METER_RF_FIELDSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_MTRO_PKT_METER_RF_FIELDSfmt_fields,
        /* bits        */ 56,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_MTRO_PKT_METER_RF_FIELDS_BCM56640_A0fmt */ 
        /* format            MTRO_PKT_METER_RF_FIELDSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_MTRO_PKT_METER_RF_FIELDS_BCM56640_A0fmt_fields,
        /* bits        */ 56,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_A0)
    { /* SOC_FORMAT_INT_MTRO_PKT_METER_RF_FIELDS_BCM56680_A0fmt */ 
        /* format            MTRO_PKT_METER_RF_FIELDSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_MTRO_PKT_METER_RF_FIELDSfmt_fields,
        /* bits        */ 56,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_B0)
    { /* SOC_FORMAT_INT_MTRO_PKT_METER_RF_FIELDS_BCM56680_B0fmt */ 
        /* format            MTRO_PKT_METER_RF_FIELDSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_MTRO_PKT_METER_RF_FIELDSfmt_fields,
        /* bits        */ 56,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_A0)
    { /* SOC_FORMAT_INT_MTRO_PKT_METER_RF_FIELDS_BCM56685_A0fmt */ 
        /* format            MTRO_PKT_METER_RF_FIELDSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_MTRO_PKT_METER_RF_FIELDSfmt_fields,
        /* bits        */ 56,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_B0)
    { /* SOC_FORMAT_INT_MTRO_PKT_METER_RF_FIELDS_BCM56685_B0fmt */ 
        /* format            MTRO_PKT_METER_RF_FIELDSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_MTRO_PKT_METER_RF_FIELDSfmt_fields,
        /* bits        */ 56,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56725_A0)
    { /* SOC_FORMAT_INT_MTRO_PKT_METER_RF_FIELDS_BCM56725_A0fmt */ 
        /* format            MTRO_PKT_METER_RF_FIELDSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_MTRO_PKT_METER_RF_FIELDSfmt_fields,
        /* bits        */ 56,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56820_A0)
    { /* SOC_FORMAT_INT_MTRO_PKT_METER_RF_FIELDS_BCM56820_A0fmt */ 
        /* format            MTRO_PKT_METER_RF_FIELDSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_MTRO_PKT_METER_RF_FIELDSfmt_fields,
        /* bits        */ 56,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_FORMAT_INT_MTRO_PKT_METER_RF_FIELDS_BCM56840_A0fmt */ 
        /* format            MTRO_PKT_METER_RF_FIELDSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_MTRO_PKT_METER_RF_FIELDSfmt_fields,
        /* bits        */ 56,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_MTRO_PKT_METER_RF_FIELDS_BCM56840_B0fmt */ 
        /* format            MTRO_PKT_METER_RF_FIELDSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_MTRO_PKT_METER_RF_FIELDSfmt_fields,
        /* bits        */ 56,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_FORMAT_INT_MTRO_PKT_METER_RF_FIELDS_BCM88732_A0fmt */ 
        /* format            MTRO_PKT_METER_RF_FIELDSfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_MTRO_PKT_METER_RF_FIELDS_BCM88732_A0fmt_fields,
        /* bits        */ 62,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_FORMAT_INT_MTRO_RF_FIELDSfmt */ 
        /* format            MTRO_RF_FIELDSfmt */
        /* nFields     */ 15,
        /* *fields     */ soc_MTRO_RF_FIELDSfmt_fields,
        /* bits        */ 110,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_A0)
    { /* SOC_FORMAT_INT_MTRO_RF_FIELDS_BCM56334_A0fmt */ 
        /* format            MTRO_RF_FIELDSfmt */
        /* nFields     */ 16,
        /* *fields     */ soc_MTRO_RF_FIELDS_BCM56624_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_B0)
    { /* SOC_FORMAT_INT_MTRO_RF_FIELDS_BCM56334_B0fmt */ 
        /* format            MTRO_RF_FIELDSfmt */
        /* nFields     */ 16,
        /* *fields     */ soc_MTRO_RF_FIELDS_BCM56624_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_MTRO_RF_FIELDS_BCM56340_A0fmt */ 
        /* format            MTRO_RF_FIELDSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_MTRO_RF_FIELDS_BCM56640_A0fmt_fields,
        /* bits        */ 60,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_MTRO_RF_FIELDS_BCM56370_A0fmt */ 
        /* format            MTRO_RF_FIELDSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_MTRO_RF_FIELDS_BCM56960_A0fmt_fields,
        /* bits        */ 68,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_A0)
    { /* SOC_FORMAT_INT_MTRO_RF_FIELDS_BCM56524_A0fmt */ 
        /* format            MTRO_RF_FIELDSfmt */
        /* nFields     */ 16,
        /* *fields     */ soc_MTRO_RF_FIELDS_BCM56624_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_B0)
    { /* SOC_FORMAT_INT_MTRO_RF_FIELDS_BCM56524_B0fmt */ 
        /* format            MTRO_RF_FIELDSfmt */
        /* nFields     */ 16,
        /* *fields     */ soc_MTRO_RF_FIELDS_BCM56624_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_MTRO_RF_FIELDS_BCM56560_A0fmt */ 
        /* format            MTRO_RF_FIELDSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_MTRO_RF_FIELDS_BCM56960_A0fmt_fields,
        /* bits        */ 68,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_MTRO_RF_FIELDS_BCM56560_B0fmt */ 
        /* format            MTRO_RF_FIELDSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_MTRO_RF_FIELDS_BCM56960_A0fmt_fields,
        /* bits        */ 68,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_A0)
    { /* SOC_FORMAT_INT_MTRO_RF_FIELDS_BCM56624_A0fmt */ 
        /* format            MTRO_RF_FIELDSfmt */
        /* nFields     */ 16,
        /* *fields     */ soc_MTRO_RF_FIELDS_BCM56624_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_B0)
    { /* SOC_FORMAT_INT_MTRO_RF_FIELDS_BCM56624_B0fmt */ 
        /* format            MTRO_RF_FIELDSfmt */
        /* nFields     */ 16,
        /* *fields     */ soc_MTRO_RF_FIELDS_BCM56624_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_FORMAT_INT_MTRO_RF_FIELDS_BCM56634_A0fmt */ 
        /* format            MTRO_RF_FIELDSfmt */
        /* nFields     */ 16,
        /* *fields     */ soc_MTRO_RF_FIELDS_BCM56624_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_B0)
    { /* SOC_FORMAT_INT_MTRO_RF_FIELDS_BCM56634_B0fmt */ 
        /* format            MTRO_RF_FIELDSfmt */
        /* nFields     */ 16,
        /* *fields     */ soc_MTRO_RF_FIELDS_BCM56624_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_MTRO_RF_FIELDS_BCM56640_A0fmt */ 
        /* format            MTRO_RF_FIELDSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_MTRO_RF_FIELDS_BCM56640_A0fmt_fields,
        /* bits        */ 60,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_MTRO_RF_FIELDS_BCM56670_A0fmt */ 
        /* format            MTRO_RF_FIELDSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_MTRO_RF_FIELDS_BCM56960_A0fmt_fields,
        /* bits        */ 68,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_MTRO_RF_FIELDS_BCM56670_B0fmt */ 
        /* format            MTRO_RF_FIELDSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_MTRO_RF_FIELDS_BCM56960_A0fmt_fields,
        /* bits        */ 68,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_A0)
    { /* SOC_FORMAT_INT_MTRO_RF_FIELDS_BCM56680_A0fmt */ 
        /* format            MTRO_RF_FIELDSfmt */
        /* nFields     */ 16,
        /* *fields     */ soc_MTRO_RF_FIELDS_BCM56624_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_B0)
    { /* SOC_FORMAT_INT_MTRO_RF_FIELDS_BCM56680_B0fmt */ 
        /* format            MTRO_RF_FIELDSfmt */
        /* nFields     */ 16,
        /* *fields     */ soc_MTRO_RF_FIELDS_BCM56624_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_A0)
    { /* SOC_FORMAT_INT_MTRO_RF_FIELDS_BCM56685_A0fmt */ 
        /* format            MTRO_RF_FIELDSfmt */
        /* nFields     */ 16,
        /* *fields     */ soc_MTRO_RF_FIELDS_BCM56624_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_B0)
    { /* SOC_FORMAT_INT_MTRO_RF_FIELDS_BCM56685_B0fmt */ 
        /* format            MTRO_RF_FIELDSfmt */
        /* nFields     */ 16,
        /* *fields     */ soc_MTRO_RF_FIELDS_BCM56624_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_MTRO_RF_FIELDS_BCM56770_A0fmt */ 
        /* format            MTRO_RF_FIELDSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_MTRO_RF_FIELDS_BCM56960_A0fmt_fields,
        /* bits        */ 68,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_FORMAT_INT_MTRO_RF_FIELDS_BCM56840_A0fmt */ 
        /* format            MTRO_RF_FIELDSfmt */
        /* nFields     */ 16,
        /* *fields     */ soc_MTRO_RF_FIELDS_BCM56624_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_MTRO_RF_FIELDS_BCM56840_B0fmt */ 
        /* format            MTRO_RF_FIELDSfmt */
        /* nFields     */ 16,
        /* *fields     */ soc_MTRO_RF_FIELDS_BCM56624_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_MTRO_RF_FIELDS_BCM56850_A0fmt */ 
        /* format            MTRO_RF_FIELDSfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_MTRO_RF_FIELDS_BCM56850_A0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_MTRO_RF_FIELDS_BCM56860_A0fmt */ 
        /* format            MTRO_RF_FIELDSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_MTRO_RF_FIELDS_BCM56860_A0fmt_fields,
        /* bits        */ 68,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_MTRO_RF_FIELDS_BCM56870_A0fmt */ 
        /* format            MTRO_RF_FIELDSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_MTRO_RF_FIELDS_BCM56960_A0fmt_fields,
        /* bits        */ 68,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_MTRO_RF_FIELDS_BCM56960_A0fmt */ 
        /* format            MTRO_RF_FIELDSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_MTRO_RF_FIELDS_BCM56960_A0fmt_fields,
        /* bits        */ 68,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_MTRO_RF_FIELDS_BCM56965_A0fmt */ 
        /* format            MTRO_RF_FIELDSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_MTRO_RF_FIELDS_BCM56960_A0fmt_fields,
        /* bits        */ 68,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_MTRO_RF_FIELDS_BCM56970_A0fmt */ 
        /* format            MTRO_RF_FIELDSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_MTRO_RF_FIELDS_BCM56960_A0fmt_fields,
        /* bits        */ 68,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_MTU_CONTROLS_ACTION_SETfmt */ 
        /* format            MTU_CONTROLS_ACTION_SETfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_MTU_CONTROLS_ACTION_SETfmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_MXE_TABLE_KEYfmt */ 
        /* format            MXE_TABLE_KEYfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_MXE_TABLE_KEYfmt_fields,
        /* bits        */ 51,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_MY_STATION_DATA_FORMATfmt */ 
        /* format            MY_STATION_DATA_FORMATfmt */
        /* nFields     */ 12,
        /* *fields     */ soc_MY_STATION_DATA_FORMATfmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_MY_STATION_TCAM_FORMATfmt */ 
        /* format            MY_STATION_TCAM_FORMATfmt */
        /* nFields     */ 21,
        /* *fields     */ soc_MY_STATION_TCAM_FORMATfmt_fields,
        /* bits        */ 169,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_MY_STATION_TCAM_VAL_DOPfmt */ 
        /* format            MY_STATION_TCAM_VAL_DOPfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_MY_STATION_TCAM_VAL_DOPfmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

