/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [6:0] celloutsig_0_1z;
  wire [7:0] celloutsig_0_2z;
  wire celloutsig_0_5z;
  reg [10:0] celloutsig_0_6z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [26:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [7:0] celloutsig_1_14z;
  wire [2:0] celloutsig_1_15z;
  reg [2:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [7:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  reg [2:0] celloutsig_1_4z;
  wire [6:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = !(in_data[16] ? in_data[76] : in_data[70]);
  assign celloutsig_0_5z = !(celloutsig_0_1z[1] ? celloutsig_0_0z : celloutsig_0_0z);
  assign celloutsig_1_8z = !(celloutsig_1_7z ? celloutsig_1_6z : celloutsig_1_5z[3]);
  assign celloutsig_1_11z = !(celloutsig_1_8z ? celloutsig_1_0z : in_data[178]);
  assign celloutsig_1_10z = ~(celloutsig_1_7z | celloutsig_1_5z[1]);
  assign celloutsig_1_2z = in_data[184] | in_data[136];
  assign celloutsig_1_13z = celloutsig_1_2z | celloutsig_1_4z[1];
  assign celloutsig_0_8z = ~(celloutsig_0_6z[6] ^ celloutsig_0_2z[5]);
  assign celloutsig_1_15z = in_data[100:98] & in_data[130:128];
  assign celloutsig_1_19z = { celloutsig_1_15z[2], celloutsig_1_16z, celloutsig_1_10z, celloutsig_1_10z, celloutsig_1_0z, celloutsig_1_2z } / { 1'h1, celloutsig_1_14z[6:3], celloutsig_1_8z, celloutsig_1_13z, celloutsig_1_1z };
  assign celloutsig_1_6z = { celloutsig_1_5z[6:3], celloutsig_1_5z[5], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z } == { in_data[159:153], celloutsig_1_2z };
  assign celloutsig_1_0z = in_data[150:148] < in_data[176:174];
  assign celloutsig_1_18z = { celloutsig_1_14z[6:5], celloutsig_1_6z, celloutsig_1_7z } < { celloutsig_1_5z[1], celloutsig_1_9z, celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_1_9z = celloutsig_1_4z[0] & ~(celloutsig_1_2z);
  assign celloutsig_0_9z = celloutsig_0_0z & celloutsig_0_5z;
  assign celloutsig_1_1z = ^ { in_data[187:179], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_7z = ^ { celloutsig_1_5z[3], celloutsig_1_5z[5], celloutsig_1_2z };
  assign celloutsig_0_1z = { in_data[42:38], celloutsig_0_0z, celloutsig_0_0z } >> { in_data[46:41], celloutsig_0_0z };
  assign celloutsig_1_14z = { celloutsig_1_4z[0], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_9z, celloutsig_1_11z, celloutsig_1_7z, celloutsig_1_1z } >> celloutsig_1_12z[8:1];
  assign celloutsig_0_2z = in_data[47:40] >>> in_data[87:80];
  always_latch
    if (clkin_data[32]) celloutsig_0_6z = 11'h000;
    else if (celloutsig_1_19z[0]) celloutsig_0_6z = { in_data[59:50], celloutsig_0_0z };
  always_latch
    if (clkin_data[64]) celloutsig_1_4z = 3'h0;
    else if (clkin_data[0]) celloutsig_1_4z = { celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z };
  always_latch
    if (clkin_data[64]) celloutsig_1_16z = 3'h0;
    else if (!clkin_data[0]) celloutsig_1_16z = { celloutsig_1_5z[6:5], celloutsig_1_8z };
  assign { celloutsig_1_5z[6:5], celloutsig_1_5z[1], celloutsig_1_5z[4:3], celloutsig_1_5z[0] } = { celloutsig_1_4z[1], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } & { celloutsig_1_4z[1:0], celloutsig_1_2z, celloutsig_1_4z[2:1], celloutsig_1_2z };
  assign { celloutsig_1_12z[1:0], celloutsig_1_12z[22], celloutsig_1_12z[5], celloutsig_1_12z[9], celloutsig_1_12z[23], celloutsig_1_12z[26], celloutsig_1_12z[13], celloutsig_1_12z[25], celloutsig_1_12z[20:14], celloutsig_1_12z[8:6], celloutsig_1_12z[12], celloutsig_1_12z[4:2], celloutsig_1_12z[24], celloutsig_1_12z[11:10] } = { celloutsig_1_11z, celloutsig_1_11z, celloutsig_1_10z, celloutsig_1_10z, celloutsig_1_10z, celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_5z[6:3], celloutsig_1_5z[5], celloutsig_1_5z[1:0], celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z } ^ { celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_6z, celloutsig_1_4z[1], celloutsig_1_9z, in_data[119], celloutsig_1_5z[0], in_data[118], celloutsig_1_10z, celloutsig_1_5z[6:3], celloutsig_1_5z[5], celloutsig_1_5z[1], celloutsig_1_4z[0], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_4z, in_data[117], celloutsig_1_8z, celloutsig_1_4z[2] };
  assign celloutsig_1_12z[21] = 1'h0;
  assign celloutsig_1_5z[2] = celloutsig_1_5z[5];
  assign { out_data[128], out_data[103:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_8z, celloutsig_0_9z };
endmodule
