Initialize SIGNATURE TABLE
ST_SET: 1
ST_WAY: 256
ST_TAG_BIT: 16
ST_TAG_MASK: ffff

Initialize PATTERN TABLE
PT_SET: 512
PT_WAY: 4
SIG_DELTA_BIT: 7
C_SIG_BIT: 4
C_DELTA_BIT: 4

Initialize PREFETCH FILTER
FILTER_SET: 1024

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 50000000
Simulation Instructions: 50000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

CPU 0 runs /home/ChampSim-master//dpc3_traces/server_027.champsimtrace.xz
L1I D-JOLT instruction prefetcher has been constructed!
CPU 0 L1D next line prefetcher
Heartbeat CPU 0 instructions: 10000001 cycles: 3525882 heartbeat IPC: 2.83617 cumulative IPC: 2.83617 (Simulation time: 0 hr 2 min 46 sec) 
Heartbeat CPU 0 instructions: 20000001 cycles: 7056966 heartbeat IPC: 2.83199 cumulative IPC: 2.83408 (Simulation time: 0 hr 5 min 32 sec) 
Heartbeat CPU 0 instructions: 30000002 cycles: 10583276 heartbeat IPC: 2.83583 cumulative IPC: 2.83466 (Simulation time: 0 hr 8 min 17 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 14115121 heartbeat IPC: 2.83138 cumulative IPC: 2.83384 (Simulation time: 0 hr 10 min 59 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 17641016 heartbeat IPC: 2.83616 cumulative IPC: 2.8343 (Simulation time: 0 hr 13 min 42 sec) 

Warmup complete CPU 0 instructions: 50000001 cycles: 17641016 (Simulation time: 0 hr 13 min 42 sec) 

Heartbeat CPU 0 instructions: 60000002 cycles: 24507421 heartbeat IPC: 1.45637 cumulative IPC: 1.45637 (Simulation time: 0 hr 16 min 23 sec) 
Heartbeat CPU 0 instructions: 70000003 cycles: 31332049 heartbeat IPC: 1.46528 cumulative IPC: 1.46081 (Simulation time: 0 hr 19 min 1 sec) 
Heartbeat CPU 0 instructions: 80000002 cycles: 38162057 heartbeat IPC: 1.46413 cumulative IPC: 1.46191 (Simulation time: 0 hr 21 min 35 sec) 
Heartbeat CPU 0 instructions: 90000001 cycles: 45068832 heartbeat IPC: 1.44785 cumulative IPC: 1.45837 (Simulation time: 0 hr 24 min 11 sec) 
Heartbeat CPU 0 instructions: 100000002 cycles: 51863919 heartbeat IPC: 1.47165 cumulative IPC: 1.46101 (Simulation time: 0 hr 26 min 3 sec) 
Finished CPU 0 instructions: 50000001 cycles: 34222903 cumulative IPC: 1.46101 (Simulation time: 0 hr 26 min 3 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.46101 instructions: 50000001 cycles: 34222903
L1D TOTAL     ACCESS:   19871660  HIT:   18270011  MISS:    1601649
L1D LOAD      ACCESS:    6937694  HIT:    6244993  MISS:     692701
L1D RFO       ACCESS:    6285279  HIT:    6000263  MISS:     285016
L1D PREFETCH  ACCESS:    6648687  HIT:    6024755  MISS:     623932
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:    6982631  ISSUED:    6855451  USEFUL:     148954  USELESS:     474988
L1D AVERAGE MISS LATENCY: 24.2158 cycles
L1I TOTAL     ACCESS:   16210691  HIT:   12876597  MISS:    3334094
L1I LOAD      ACCESS:    9497381  HIT:    9453934  MISS:      43447
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:    6713310  HIT:    3422663  MISS:    3290647
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:    7119181  ISSUED:    7021615  USEFUL:    2772906  USELESS:     517779
L1I AVERAGE MISS LATENCY: 20.2474 cycles
L2C TOTAL     ACCESS:    6809824  HIT:    5855704  MISS:     954120
L2C LOAD      ACCESS:     697576  HIT:     547532  MISS:     150044
L2C RFO       ACCESS:     283560  HIT:     191664  MISS:      91896
L2C PREFETCH  ACCESS:    5269485  HIT:    4563189  MISS:     706296
L2C WRITEBACK ACCESS:     559203  HIT:     553319  MISS:       5884
L2C PREFETCH  REQUESTED:    4518789  ISSUED:    4512740  USEFUL:      10614  USELESS:     695512
L2C AVERAGE MISS LATENCY: 36.8573 cycles
LLC TOTAL     ACCESS:    2404075  HIT:    2369883  MISS:      34192
LLC LOAD      ACCESS:     149854  HIT:     146322  MISS:       3532
LLC RFO       ACCESS:      91894  HIT:      77984  MISS:      13910
LLC PREFETCH  ACCESS:    1998031  HIT:    1981443  MISS:      16588
LLC WRITEBACK ACCESS:     164296  HIT:     164134  MISS:        162
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:       1340  USELESS:      15026
LLC AVERAGE MISS LATENCY: 182.556 cycles
Major fault: 0 Minor fault: 2484
CPU 0 L1D next line prefetcher final stats

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      11214  ROW_BUFFER_MISS:      22813
 DBUS_CONGESTED:      22543
 WQ ROW_BUFFER_HIT:       1624  ROW_BUFFER_MISS:      14533  FULL:          0

 AVG_CONGESTED_CYCLE: 6

CPU 0 Branch Prediction Accuracy: 99.8082% MPKI: 0.35064 Average ROB Occupancy at Mispredict: 187.435

Branch types
NOT_BRANCH: 40857507 81.715%
BRANCH_DIRECT_JUMP: 526635 1.05327%
BRANCH_INDIRECT: 205902 0.411804%
BRANCH_CONDITIONAL: 6184049 12.3681%
BRANCH_DIRECT_CALL: 938468 1.87694%
BRANCH_INDIRECT_CALL: 174486 0.348972%
BRANCH_RETURN: 1112959 2.22592%
BRANCH_OTHER: 0 0%

