<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Gowin\Gowin_V1.9.9.01_x64\IDE\bin\Documents\sd_read_modelpara_new\impl\gwsynthesis\sd_read_modelpara_new.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Gowin\Gowin_V1.9.9.01_x64\IDE\bin\Documents\sd_read_modelpara_new\src\sd_read_model_para_new.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>C:\Gowin\Gowin_V1.9.9.01_x64\IDE\bin\Documents\sd_read_modelpara_new\src\sd_read_model_para_new.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9.01 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2A-LV18PG256C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2A-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sat Mar 16 16:31:08 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>19975</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>12744</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>58</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>154</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>94</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>sys_clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>sys_clk </td>
</tr>
<tr>
<td>CLK_400M</td>
<td>Generated</td>
<td>2.500</td>
<td>400.000
<td>0.000</td>
<td>1.250</td>
<td>sys_clk </td>
<td>sys_clk</td>
<td>memory_clk </td>
</tr>
<tr>
<td>tck_pad_i</td>
<td>Base</td>
<td>50.000</td>
<td>20.000
<td>0.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td>gw_gao_inst_0/tck_ibuf/I </td>
</tr>
<tr>
<td>u_sd_ctrl_top/u_sd_init/div_clk_180deg_6</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>u_sd_ctrl_top/u_sd_init/div_clk_180deg_s2/F </td>
</tr>
<tr>
<td>u_sd_ctrl_top/div_clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>u_sd_ctrl_top/u_sd_init/div_clk_s1/Q </td>
</tr>
<tr>
<td>u_sd_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>u_sd_rpll/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>u_sd_rpll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>20.000</td>
<td>50.000
<td>10.000</td>
<td>0.000</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>u_sd_rpll/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>u_sd_rpll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>40.000</td>
<td>25.000
<td>0.000</td>
<td>20.000</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>u_sd_rpll/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>u_sd_rpll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>60.000</td>
<td>16.667
<td>0.000</td>
<td>30.000</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>u_sd_rpll/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>u_ddr_rpll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>2.500</td>
<td>400.000
<td>0.000</td>
<td>1.250</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>u_ddr_rpll/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>u_ddr_rpll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>5.000</td>
<td>200.000
<td>0.000</td>
<td>2.500</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>u_ddr_rpll/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>u_ddr_rpll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>7.500</td>
<td>133.333
<td>0.000</td>
<td>3.750</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>u_ddr_rpll/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td>u_ddr_rpll/rpll_inst/CLKOUT</td>
<td>CLK_400M</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>sys_clk</td>
<td>50.000(MHz)</td>
<td>150.731(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>CLK_400M</td>
<td>400.000(MHz)</td>
<td style="color: #FF0000;" class = "error">238.489(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>tck_pad_i</td>
<td>20.000(MHz)</td>
<td>157.299(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>u_sd_ctrl_top/u_sd_init/div_clk_180deg_6</td>
<td>100.000(MHz)</td>
<td>421.348(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
<tr>
<td>5</td>
<td>u_sd_ctrl_top/div_clk</td>
<td>100.000(MHz)</td>
<td>239.620(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
<tr>
<td>6</td>
<td>u_sd_rpll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>50.000(MHz)</td>
<td>276.816(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>7</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
<td>100.000(MHz)</td>
<td>224.540(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of u_sd_rpll/rpll_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_sd_rpll/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_sd_rpll/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_ddr_rpll/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_ddr_rpll/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_ddr_rpll/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>sys_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sys_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>CLK_400M</td>
<td>Setup</td>
<td>-23.736</td>
<td>28</td>
</tr>
<tr>
<td>CLK_400M</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>tck_pad_i</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>tck_pad_i</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_sd_ctrl_top/u_sd_init/div_clk_180deg_6</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_sd_ctrl_top/u_sd_init/div_clk_180deg_6</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_sd_ctrl_top/div_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_sd_ctrl_top/div_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_sd_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_sd_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_sd_rpll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_sd_rpll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_sd_rpll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_sd_rpll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_sd_rpll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_sd_rpll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_ddr_rpll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_ddr_rpll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_ddr_rpll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_ddr_rpll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_ddr_rpll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_ddr_rpll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-5.359</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/read_rclksel_conf_1_s0/Q</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/HOLD</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>CLK_400M:[F]</td>
<td>1.250</td>
<td>2.293</td>
<td>3.793</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-5.357</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/stop_reg_2_s0/Q</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclk_dhcen/CE</td>
<td>sys_clk:[R]</td>
<td>CLK_400M:[F]</td>
<td>1.250</td>
<td>4.359</td>
<td>2.027</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-5.056</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_15_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>CLK_400M:[R]</td>
<td>2.500</td>
<td>3.309</td>
<td>4.177</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-5.056</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_15_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>CLK_400M:[R]</td>
<td>2.500</td>
<td>3.309</td>
<td>4.177</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-4.889</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_15_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>CLK_400M:[R]</td>
<td>2.500</td>
<td>3.309</td>
<td>4.010</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-4.867</td>
<td>gw_gao_inst_0/u_la0_top/capture_windows_num_8_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_7_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>CLK_400M:[R]</td>
<td>2.500</td>
<td>3.309</td>
<td>3.988</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-4.862</td>
<td>gw_gao_inst_0/u_la0_top/capture_windows_num_2_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/start_reg_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>CLK_400M:[R]</td>
<td>2.500</td>
<td>3.309</td>
<td>3.983</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-4.838</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_15_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>CLK_400M:[R]</td>
<td>2.500</td>
<td>3.309</td>
<td>3.960</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-4.813</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_trig_level_max_0_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/trigger_seq_start_s1/CE</td>
<td>tck_pad_i:[R]</td>
<td>CLK_400M:[R]</td>
<td>2.500</td>
<td>3.309</td>
<td>3.934</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-4.812</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_15_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1/CE</td>
<td>tck_pad_i:[R]</td>
<td>CLK_400M:[R]</td>
<td>2.500</td>
<td>3.309</td>
<td>3.933</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-4.811</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_15_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>CLK_400M:[R]</td>
<td>2.500</td>
<td>3.309</td>
<td>3.932</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-4.747</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_15_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>CLK_400M:[R]</td>
<td>2.500</td>
<td>3.309</td>
<td>3.869</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-4.696</td>
<td>gw_gao_inst_0/u_la0_top/capture_windows_num_8_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_8_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>CLK_400M:[R]</td>
<td>2.500</td>
<td>3.309</td>
<td>3.817</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-4.644</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_14_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1/CE</td>
<td>tck_pad_i:[R]</td>
<td>CLK_400M:[R]</td>
<td>2.500</td>
<td>3.309</td>
<td>3.766</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-4.560</td>
<td>gw_gao_inst_0/u_la0_top/capture_windows_num_3_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_9_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>CLK_400M:[R]</td>
<td>2.500</td>
<td>3.309</td>
<td>3.681</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-4.556</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_trig_level_max_0_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_2_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>CLK_400M:[R]</td>
<td>2.500</td>
<td>3.309</td>
<td>3.677</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-4.506</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_15_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>CLK_400M:[R]</td>
<td>2.500</td>
<td>3.309</td>
<td>3.627</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-4.506</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_15_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>CLK_400M:[R]</td>
<td>2.500</td>
<td>3.309</td>
<td>3.627</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-4.506</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_15_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>CLK_400M:[R]</td>
<td>2.500</td>
<td>3.309</td>
<td>3.627</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-4.201</td>
<td>gw_gao_inst_0/u_la0_top/capture_windows_num_8_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_6_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>CLK_400M:[R]</td>
<td>2.500</td>
<td>3.309</td>
<td>3.322</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-4.190</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/read_rclksel_conf_0_s0/Q</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/HOLD</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>CLK_400M:[F]</td>
<td>1.250</td>
<td>2.293</td>
<td>2.625</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-4.184</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_14_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_s1/CE</td>
<td>tck_pad_i:[R]</td>
<td>CLK_400M:[R]</td>
<td>2.500</td>
<td>3.309</td>
<td>3.305</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-3.946</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_15_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>CLK_400M:[R]</td>
<td>2.500</td>
<td>3.309</td>
<td>3.067</td>
</tr>
<tr>
<td>24</td>
<td>6.172</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/read_rclksel_conf_1_s0/Q</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/HOLD</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.793</td>
</tr>
<tr>
<td>25</td>
<td>7.340</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/read_rclksel_conf_0_s0/Q</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/HOLD</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.625</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-1.875</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_9_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/D</td>
<td>CLK_400M:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>-2.449</td>
<td>0.619</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-1.270</td>
<td>u_sd_ctrl_top/u_sd_init/div_clk_s1/D</td>
<td>u_sd_ctrl_top/u_sd_init/div_clk_s1/D</td>
<td>u_sd_ctrl_top/u_sd_init/div_clk_180deg_6:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>-2.903</td>
<td>1.680</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-0.795</td>
<td>u_sd_ctrl_top/u_sd_init/sd_init_done_s0/Q</td>
<td>u_sd_ctrl_top/u_sd_read/rd_en_d0_s0/D</td>
<td>u_sd_ctrl_top/div_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>-1.710</td>
<td>0.960</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-0.637</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/fifo_inst/Equal.wptr_8_s0/Q</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/fifo_inst/Equal.rq1_wptr_0_s12/DI[0]</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>-1.053</td>
<td>0.462</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-0.637</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/fifo_inst/Equal.wptr_2_s0/Q</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/fifo_inst/Equal.rq1_wptr_0_s8/DI[2]</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>-1.053</td>
<td>0.462</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-0.636</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/fifo_inst/Equal.rptr_2_s0/Q</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/fifo_inst/Equal.wq1_rptr_2_s0/D</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>-1.053</td>
<td>0.462</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-0.636</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/fifo_inst/Equal.rptr_6_s0/Q</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/fifo_inst/Equal.wq1_rptr_6_s0/D</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>-1.053</td>
<td>0.462</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-0.526</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/fifo_inst/Equal.wptr_9_s0/Q</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/fifo_inst/Equal.rq1_wptr_0_s12/DI[1]</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>-1.053</td>
<td>0.573</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-0.515</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/fifo_inst/Equal.wptr_6_s0/Q</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/fifo_inst/Equal.rq1_wptr_0_s10/DI[2]</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>-1.053</td>
<td>0.584</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-0.515</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/fifo_inst/Equal.wptr_3_s0/Q</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/fifo_inst/Equal.rq1_wptr_0_s8/DI[3]</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>-1.053</td>
<td>0.584</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-0.515</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/fifo_inst/Equal.wptr_0_s0/Q</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/fifo_inst/Equal.rq1_wptr_0_s8/DI[0]</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>-1.053</td>
<td>0.584</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-0.510</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/fifo_inst/Equal.wptr_10_s0/Q</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/fifo_inst/Equal.rq1_wptr_0_s12/DI[2]</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>-1.053</td>
<td>0.589</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-0.488</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/fifo_inst/Equal.wptr_7_s0/Q</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/fifo_inst/Equal.rq1_wptr_0_s10/DI[3]</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>-1.053</td>
<td>0.612</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-0.488</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/fifo_inst/Equal.wptr_4_s0/Q</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/fifo_inst/Equal.rq1_wptr_0_s10/DI[0]</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>-1.053</td>
<td>0.612</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-0.432</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_init_rmove_mod/sys_reset_ch_1_s0/Q</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/recalib_s_0_s0/D</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>-1.053</td>
<td>0.667</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-0.401</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/fifo_inst/Equal.rptr_1_s0/Q</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/fifo_inst/Equal.wq1_rptr_1_s0/D</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>-1.053</td>
<td>0.697</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-0.401</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/fifo_inst/Equal.rptr_4_s0/Q</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/fifo_inst/Equal.wq1_rptr_4_s0/D</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>-1.053</td>
<td>0.697</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-0.401</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/fifo_inst/Equal.rptr_7_s0/Q</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/fifo_inst/Equal.wq1_rptr_7_s0/D</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>-1.053</td>
<td>0.697</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-0.393</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/fifo_inst/Equal.wptr_1_s0/Q</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/fifo_inst/Equal.rq1_wptr_0_s8/DI[1]</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>-1.053</td>
<td>0.706</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-0.376</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/fifo_inst/Equal.rptr_3_s0/Q</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/fifo_inst/Equal.wq1_rptr_3_s0/D</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>-1.053</td>
<td>0.722</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-0.366</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/fifo_inst/Equal.wptr_5_s0/Q</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/fifo_inst/Equal.rq1_wptr_0_s10/DI[1]</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>-1.053</td>
<td>0.734</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-0.338</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/fifo_inst/Equal.rptr_5_s0/Q</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/fifo_inst/Equal.wq1_rptr_5_s0/D</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>-1.053</td>
<td>0.761</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-0.281</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/fifo_inst/Equal.rptr_0_s0/Q</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/fifo_inst/Equal.wq1_rptr_0_s0/D</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>-1.053</td>
<td>0.818</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-0.279</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/fifo_inst/Equal.rptr_9_s0/Q</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/fifo_inst/Equal.wq1_rptr_9_s0/D</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>-1.053</td>
<td>0.819</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-0.252</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/fifo_inst/Equal.rptr_8_s0/Q</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/fifo_inst/Equal.wq1_rptr_8_s0/D</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>-1.053</td>
<td>0.847</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-4.781</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
<td>sys_clk:[R]</td>
<td>CLK_400M:[F]</td>
<td>1.250</td>
<td>4.042</td>
<td>1.467</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-4.781</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
<td>sys_clk:[R]</td>
<td>CLK_400M:[F]</td>
<td>1.250</td>
<td>4.042</td>
<td>1.467</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-4.452</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/u_ck_gen/RESET</td>
<td>sys_clk:[R]</td>
<td>CLK_400M:[F]</td>
<td>1.250</td>
<td>4.042</td>
<td>1.474</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-4.452</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[23].u_cmd_gen/RESET</td>
<td>sys_clk:[R]</td>
<td>CLK_400M:[F]</td>
<td>1.250</td>
<td>4.042</td>
<td>1.474</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-4.452</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen/RESET</td>
<td>sys_clk:[R]</td>
<td>CLK_400M:[F]</td>
<td>1.250</td>
<td>4.042</td>
<td>1.474</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-4.452</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen/RESET</td>
<td>sys_clk:[R]</td>
<td>CLK_400M:[F]</td>
<td>1.250</td>
<td>4.042</td>
<td>1.474</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-4.452</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen/RESET</td>
<td>sys_clk:[R]</td>
<td>CLK_400M:[F]</td>
<td>1.250</td>
<td>4.042</td>
<td>1.474</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-4.452</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen/RESET</td>
<td>sys_clk:[R]</td>
<td>CLK_400M:[F]</td>
<td>1.250</td>
<td>4.042</td>
<td>1.474</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-4.452</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[17].u_cmd_gen/RESET</td>
<td>sys_clk:[R]</td>
<td>CLK_400M:[F]</td>
<td>1.250</td>
<td>4.042</td>
<td>1.474</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-3.543</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
<td>sys_clk:[R]</td>
<td>CLK_400M:[R]</td>
<td>2.500</td>
<td>4.052</td>
<td>1.467</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-3.543</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
<td>sys_clk:[R]</td>
<td>CLK_400M:[R]</td>
<td>2.500</td>
<td>4.052</td>
<td>1.467</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-3.214</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/u_ck_gen/RESET</td>
<td>sys_clk:[R]</td>
<td>CLK_400M:[R]</td>
<td>2.500</td>
<td>4.052</td>
<td>1.474</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-3.214</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[23].u_cmd_gen/RESET</td>
<td>sys_clk:[R]</td>
<td>CLK_400M:[R]</td>
<td>2.500</td>
<td>4.052</td>
<td>1.474</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-3.214</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen/RESET</td>
<td>sys_clk:[R]</td>
<td>CLK_400M:[R]</td>
<td>2.500</td>
<td>4.052</td>
<td>1.474</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-3.214</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen/RESET</td>
<td>sys_clk:[R]</td>
<td>CLK_400M:[R]</td>
<td>2.500</td>
<td>4.052</td>
<td>1.474</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-3.214</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen/RESET</td>
<td>sys_clk:[R]</td>
<td>CLK_400M:[R]</td>
<td>2.500</td>
<td>4.052</td>
<td>1.474</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-3.214</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen/RESET</td>
<td>sys_clk:[R]</td>
<td>CLK_400M:[R]</td>
<td>2.500</td>
<td>4.052</td>
<td>1.474</td>
</tr>
<tr>
<td>18</td>
<td>6.252</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
<td>sys_clk:[R]</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>1.749</td>
<td>1.467</td>
</tr>
<tr>
<td>19</td>
<td>6.252</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
<td>sys_clk:[R]</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>1.749</td>
<td>1.467</td>
</tr>
<tr>
<td>20</td>
<td>6.589</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/u_ck_gen/RESET</td>
<td>sys_clk:[R]</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>1.749</td>
<td>1.474</td>
</tr>
<tr>
<td>21</td>
<td>6.589</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[23].u_cmd_gen/RESET</td>
<td>sys_clk:[R]</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>1.749</td>
<td>1.474</td>
</tr>
<tr>
<td>22</td>
<td>6.589</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen/RESET</td>
<td>sys_clk:[R]</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>1.749</td>
<td>1.474</td>
</tr>
<tr>
<td>23</td>
<td>6.589</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen/RESET</td>
<td>sys_clk:[R]</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>1.749</td>
<td>1.474</td>
</tr>
<tr>
<td>24</td>
<td>6.589</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen/RESET</td>
<td>sys_clk:[R]</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>1.749</td>
<td>1.474</td>
</tr>
<tr>
<td>25</td>
<td>6.589</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen/RESET</td>
<td>sys_clk:[R]</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>1.749</td>
<td>1.474</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-0.628</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/CLEAR</td>
<td>CLK_400M:[F]</td>
<td>tck_pad_i:[R]</td>
<td>-1.250</td>
<td>-2.446</td>
<td>0.614</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-0.608</td>
<td>u_sd_ctrl_top/u_sd_init/sd_init_done_s0/Q</td>
<td>u_sd_read_model/rd_sec_cnt_1_s0/CLEAR</td>
<td>u_sd_ctrl_top/div_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>-1.710</td>
<td>1.148</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-0.608</td>
<td>u_sd_ctrl_top/u_sd_init/sd_init_done_s0/Q</td>
<td>u_sd_read_model/rd_sec_cnt_2_s0/CLEAR</td>
<td>u_sd_ctrl_top/div_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>-1.710</td>
<td>1.148</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-0.608</td>
<td>u_sd_ctrl_top/u_sd_init/sd_init_done_s0/Q</td>
<td>u_sd_read_model/rd_sec_cnt_3_s0/CLEAR</td>
<td>u_sd_ctrl_top/div_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>-1.710</td>
<td>1.148</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-0.608</td>
<td>u_sd_ctrl_top/u_sd_init/sd_init_done_s0/Q</td>
<td>u_sd_read_model/rd_sec_cnt_4_s0/CLEAR</td>
<td>u_sd_ctrl_top/div_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>-1.710</td>
<td>1.148</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-0.608</td>
<td>u_sd_ctrl_top/u_sd_init/sd_init_done_s0/Q</td>
<td>u_sd_read_model/rd_sec_cnt_5_s0/CLEAR</td>
<td>u_sd_ctrl_top/div_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>-1.710</td>
<td>1.148</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-0.608</td>
<td>u_sd_ctrl_top/u_sd_init/sd_init_done_s0/Q</td>
<td>u_sd_read_model/rd_sec_cnt_6_s0/CLEAR</td>
<td>u_sd_ctrl_top/div_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>-1.710</td>
<td>1.148</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-0.608</td>
<td>u_sd_ctrl_top/u_sd_init/sd_init_done_s0/Q</td>
<td>u_sd_read_model/rd_sec_cnt_7_s0/CLEAR</td>
<td>u_sd_ctrl_top/div_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>-1.710</td>
<td>1.148</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-0.608</td>
<td>u_sd_ctrl_top/u_sd_init/sd_init_done_s0/Q</td>
<td>u_sd_read_model/rd_flow_state_s0/CLEAR</td>
<td>u_sd_ctrl_top/div_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>-1.710</td>
<td>1.148</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-0.605</td>
<td>u_sd_ctrl_top/u_sd_init/sd_init_done_s0/Q</td>
<td>u_sd_read_model/rd_sec_addr_21_s1/CLEAR</td>
<td>u_sd_ctrl_top/div_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>-1.710</td>
<td>1.151</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-0.605</td>
<td>u_sd_ctrl_top/u_sd_init/sd_init_done_s0/Q</td>
<td>u_sd_read_model/rd_sec_cnt_14_s0/CLEAR</td>
<td>u_sd_ctrl_top/div_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>-1.710</td>
<td>1.151</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-0.605</td>
<td>u_sd_ctrl_top/u_sd_init/sd_init_done_s0/Q</td>
<td>u_sd_read_model/rd_sec_cnt_15_s0/CLEAR</td>
<td>u_sd_ctrl_top/div_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>-1.710</td>
<td>1.151</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-0.492</td>
<td>u_sd_ctrl_top/u_sd_init/sd_init_done_s0/Q</td>
<td>u_sd_read_model/rd_start_en_s0/CLEAR</td>
<td>u_sd_ctrl_top/div_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>-1.710</td>
<td>1.264</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-0.483</td>
<td>u_sd_ctrl_top/u_sd_init/sd_init_done_s0/Q</td>
<td>u_sd_read_model/rd_sec_addr_2_s1/CLEAR</td>
<td>u_sd_ctrl_top/div_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>-1.710</td>
<td>1.273</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-0.483</td>
<td>u_sd_ctrl_top/u_sd_init/sd_init_done_s0/Q</td>
<td>u_sd_read_model/rd_sec_addr_3_s1/CLEAR</td>
<td>u_sd_ctrl_top/div_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>-1.710</td>
<td>1.273</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-0.483</td>
<td>u_sd_ctrl_top/u_sd_init/sd_init_done_s0/Q</td>
<td>u_sd_read_model/rd_sec_addr_18_s1/CLEAR</td>
<td>u_sd_ctrl_top/div_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>-1.710</td>
<td>1.273</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-0.483</td>
<td>u_sd_ctrl_top/u_sd_init/sd_init_done_s0/Q</td>
<td>u_sd_read_model/rd_sec_addr_8_s1/CLEAR</td>
<td>u_sd_ctrl_top/div_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>-1.710</td>
<td>1.273</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-0.483</td>
<td>u_sd_ctrl_top/u_sd_init/sd_init_done_s0/Q</td>
<td>u_sd_read_model/rd_sec_addr_9_s1/CLEAR</td>
<td>u_sd_ctrl_top/div_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>-1.710</td>
<td>1.273</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-0.480</td>
<td>u_sd_ctrl_top/u_sd_init/sd_init_done_s0/Q</td>
<td>u_sd_read_model/rd_sec_cnt_8_s0/CLEAR</td>
<td>u_sd_ctrl_top/div_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>-1.710</td>
<td>1.276</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-0.480</td>
<td>u_sd_ctrl_top/u_sd_init/sd_init_done_s0/Q</td>
<td>u_sd_read_model/rd_sec_cnt_9_s0/CLEAR</td>
<td>u_sd_ctrl_top/div_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>-1.710</td>
<td>1.276</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-0.480</td>
<td>u_sd_ctrl_top/u_sd_init/sd_init_done_s0/Q</td>
<td>u_sd_read_model/rd_sec_cnt_12_s0/CLEAR</td>
<td>u_sd_ctrl_top/div_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>-1.710</td>
<td>1.276</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-0.480</td>
<td>u_sd_ctrl_top/u_sd_init/sd_init_done_s0/Q</td>
<td>u_sd_read_model/rd_sec_cnt_13_s0/CLEAR</td>
<td>u_sd_ctrl_top/div_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>-1.710</td>
<td>1.276</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-0.475</td>
<td>u_sd_ctrl_top/u_sd_init/sd_init_done_s0/Q</td>
<td>u_sd_read_model/rd_busy_d0_s0/CLEAR</td>
<td>u_sd_ctrl_top/div_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>-1.710</td>
<td>1.280</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-0.473</td>
<td>u_sd_ctrl_top/u_sd_init/sd_init_done_s0/Q</td>
<td>u_sd_read_model/rd_sec_addr_16_s1/CLEAR</td>
<td>u_sd_ctrl_top/div_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>-1.710</td>
<td>1.282</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-0.473</td>
<td>u_sd_ctrl_top/u_sd_init/sd_init_done_s0/Q</td>
<td>u_sd_read_model/rd_sec_addr_17_s1/CLEAR</td>
<td>u_sd_ctrl_top/div_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>-1.710</td>
<td>1.282</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>-0.513</td>
<td>0.487</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>CLK_400M</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_1_s0</td>
</tr>
<tr>
<td>2</td>
<td>-0.513</td>
<td>0.487</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>CLK_400M</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_0_s0</td>
</tr>
<tr>
<td>3</td>
<td>-0.513</td>
<td>0.487</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>CLK_400M</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_1_s0</td>
</tr>
<tr>
<td>4</td>
<td>-0.513</td>
<td>0.487</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>CLK_400M</td>
<td>gw_gao_inst_0/u_la0_top/trigger_seq_start_s1</td>
</tr>
<tr>
<td>5</td>
<td>-0.513</td>
<td>0.487</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>CLK_400M</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_21_s0</td>
</tr>
<tr>
<td>6</td>
<td>-0.513</td>
<td>0.487</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>CLK_400M</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_13_s0</td>
</tr>
<tr>
<td>7</td>
<td>-0.513</td>
<td>0.487</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>CLK_400M</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_9_s0</td>
</tr>
<tr>
<td>8</td>
<td>-0.513</td>
<td>0.487</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>CLK_400M</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_7_s0</td>
</tr>
<tr>
<td>9</td>
<td>-0.513</td>
<td>0.487</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>CLK_400M</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_6_s0</td>
</tr>
<tr>
<td>10</td>
<td>-0.513</td>
<td>0.487</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>CLK_400M</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.359</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.404</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.045</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/read_rclksel_conf_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK_400M:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3807</td>
<td>BOTTOMSIDE[0]</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.611</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C5[1][A]</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/read_rclksel_conf_1_s0/CLK</td>
</tr>
<tr>
<td>2.843</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R24C5[1][A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/read_rclksel_conf_1_s0/Q</td>
</tr>
<tr>
<td>3.473</td>
<td>0.630</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C12[2][B]</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/hold_Z_1_s/I0</td>
</tr>
<tr>
<td>3.990</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C12[2][B]</td>
<td style=" background: #97FFFF;">u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/hold_Z_1_s/F</td>
</tr>
<tr>
<td>6.404</td>
<td>2.414</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C45</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/HOLD</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_400M</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>111</td>
<td>PLL_R[0]</td>
<td>u_ddr_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>1.436</td>
<td>0.186</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>-</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>1.567</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C45</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>1.532</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>1.045</td>
<td>-0.487</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R56C45</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.293</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 13.629%; route: 3.044, 80.254%; tC2Q: 0.232, 6.116%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.186, 58.604%; route: 0.131, 41.396%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.357</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.386</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/stop_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclk_dhcen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK_400M:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR29[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>436</td>
<td>IOR29[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C24[2][A]</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/stop_reg_2_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R16C24[2][A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/stop_reg_2_s0/Q</td>
</tr>
<tr>
<td>6.386</td>
<td>1.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>-</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclk_dhcen/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_400M</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>111</td>
<td>PLL_R[0]</td>
<td>u_ddr_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>1.215</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclk_dhcen</td>
</tr>
<tr>
<td>1.029</td>
<td>-0.186</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>-</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclk_dhcen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-4.359</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.795, 88.553%; tC2Q: 0.232, 11.447%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.056</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.757</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.701</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK_400M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>2.088</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>2.771</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>225</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>5.580</td>
<td>2.810</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C50[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_15_s0/CLK</td>
</tr>
<tr>
<td>5.812</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R43C50[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_max_15_s0/Q</td>
</tr>
<tr>
<td>6.693</td>
<td>0.880</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C50[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n325_s12/I3</td>
</tr>
<tr>
<td>7.064</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R43C50[2][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n325_s12/F</td>
</tr>
<tr>
<td>7.461</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C48[3][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n325_s6/I3</td>
</tr>
<tr>
<td>7.923</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R43C48[3][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n325_s6/F</td>
</tr>
<tr>
<td>8.098</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C48[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n325_s4/I1</td>
</tr>
<tr>
<td>8.615</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R42C48[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n325_s4/F</td>
</tr>
<tr>
<td>9.208</td>
<td>0.593</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C50[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n327_s1/I3</td>
</tr>
<tr>
<td>9.757</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C50[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n327_s1/F</td>
</tr>
<tr>
<td>9.757</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C50[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_400M</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>111</td>
<td>PLL_R[0]</td>
<td>u_ddr_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.771</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C50[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1/CLK</td>
</tr>
<tr>
<td>4.736</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1</td>
</tr>
<tr>
<td>4.701</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C50[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.309</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.771, 49.648%; route: 2.810, 50.352%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.899, 45.462%; route: 2.046, 48.984%; tC2Q: 0.232, 5.554%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.056</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.757</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.701</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK_400M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>2.088</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>2.771</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>225</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>5.580</td>
<td>2.810</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C50[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_15_s0/CLK</td>
</tr>
<tr>
<td>5.812</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R43C50[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_max_15_s0/Q</td>
</tr>
<tr>
<td>6.693</td>
<td>0.880</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C50[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n325_s12/I3</td>
</tr>
<tr>
<td>7.064</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R43C50[2][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n325_s12/F</td>
</tr>
<tr>
<td>7.461</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C48[3][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n325_s6/I3</td>
</tr>
<tr>
<td>7.923</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R43C48[3][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n325_s6/F</td>
</tr>
<tr>
<td>8.098</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C48[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n325_s4/I1</td>
</tr>
<tr>
<td>8.615</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R42C48[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n325_s4/F</td>
</tr>
<tr>
<td>9.208</td>
<td>0.593</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C50[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n326_s1/I2</td>
</tr>
<tr>
<td>9.757</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C50[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n326_s1/F</td>
</tr>
<tr>
<td>9.757</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C50[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_400M</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>111</td>
<td>PLL_R[0]</td>
<td>u_ddr_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.771</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C50[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/CLK</td>
</tr>
<tr>
<td>4.736</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1</td>
</tr>
<tr>
<td>4.701</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C50[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.309</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.771, 49.648%; route: 2.810, 50.352%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.899, 45.462%; route: 2.046, 48.984%; tC2Q: 0.232, 5.554%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.889</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.591</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.701</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK_400M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>2.088</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>2.771</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>225</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>5.580</td>
<td>2.810</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C50[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_15_s0/CLK</td>
</tr>
<tr>
<td>5.812</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R43C50[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_max_15_s0/Q</td>
</tr>
<tr>
<td>6.693</td>
<td>0.880</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C50[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n325_s12/I3</td>
</tr>
<tr>
<td>7.064</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R43C50[2][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n325_s12/F</td>
</tr>
<tr>
<td>7.461</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C48[3][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n325_s6/I3</td>
</tr>
<tr>
<td>7.923</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R43C48[3][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n325_s6/F</td>
</tr>
<tr>
<td>8.098</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C48[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n325_s4/I1</td>
</tr>
<tr>
<td>8.615</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R42C48[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n325_s4/F</td>
</tr>
<tr>
<td>9.042</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C50[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n332_s1/I3</td>
</tr>
<tr>
<td>9.591</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R43C50[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n332_s1/F</td>
</tr>
<tr>
<td>9.591</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C50[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_400M</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>111</td>
<td>PLL_R[0]</td>
<td>u_ddr_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.771</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C50[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/CLK</td>
</tr>
<tr>
<td>4.736</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1</td>
</tr>
<tr>
<td>4.701</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C50[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.309</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.771, 49.648%; route: 2.810, 50.352%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.899, 47.352%; route: 1.879, 46.863%; tC2Q: 0.232, 5.785%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.867</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.569</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.701</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_windows_num_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK_400M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>2.088</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>2.771</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>225</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>5.580</td>
<td>2.810</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C48[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_windows_num_8_s0/CLK</td>
</tr>
<tr>
<td>5.812</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R36C48[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_windows_num_8_s0/Q</td>
</tr>
<tr>
<td>6.728</td>
<td>0.916</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C51[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_5_s8/I2</td>
</tr>
<tr>
<td>7.283</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R39C51[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_5_s8/F</td>
</tr>
<tr>
<td>7.725</td>
<td>0.442</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C49[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_9_s11/I3</td>
</tr>
<tr>
<td>8.178</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R40C49[3][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_9_s11/F</td>
</tr>
<tr>
<td>8.999</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C51[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_7_s8/I0</td>
</tr>
<tr>
<td>9.569</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C51[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_7_s8/F</td>
</tr>
<tr>
<td>9.569</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C51[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_400M</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>111</td>
<td>PLL_R[0]</td>
<td>u_ddr_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.771</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C51[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_7_s0/CLK</td>
</tr>
<tr>
<td>4.736</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_7_s0</td>
</tr>
<tr>
<td>4.701</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C51[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.309</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.771, 49.648%; route: 2.810, 50.352%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.578, 39.566%; route: 2.178, 54.617%; tC2Q: 0.232, 5.817%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.862</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.563</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.701</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_windows_num_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/start_reg_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK_400M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>2.088</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>2.771</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>225</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>5.580</td>
<td>2.810</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C49[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_windows_num_2_s0/CLK</td>
</tr>
<tr>
<td>5.812</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R38C49[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_windows_num_2_s0/Q</td>
</tr>
<tr>
<td>6.710</td>
<td>0.898</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C52[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/n1551_s22/I0</td>
</tr>
<tr>
<td>7.259</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C52[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n1551_s22/COUT</td>
</tr>
<tr>
<td>7.259</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R36C52[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/n1551_s23/CIN</td>
</tr>
<tr>
<td>7.294</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R36C52[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n1551_s23/COUT</td>
</tr>
<tr>
<td>7.294</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C52[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/n1551_s24/CIN</td>
</tr>
<tr>
<td>7.329</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C52[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n1551_s24/COUT</td>
</tr>
<tr>
<td>7.329</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C52[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/n1551_s25/CIN</td>
</tr>
<tr>
<td>7.364</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C52[2][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n1551_s25/COUT</td>
</tr>
<tr>
<td>7.364</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C53[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/n1551_s26/CIN</td>
</tr>
<tr>
<td>7.400</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C53[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n1551_s26/COUT</td>
</tr>
<tr>
<td>7.400</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C53[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/n1551_s27/CIN</td>
</tr>
<tr>
<td>7.435</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C53[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n1551_s27/COUT</td>
</tr>
<tr>
<td>7.435</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C53[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/n1551_s28/CIN</td>
</tr>
<tr>
<td>7.470</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R36C53[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n1551_s28/COUT</td>
</tr>
<tr>
<td>8.359</td>
<td>0.889</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C50[3][B]</td>
<td>gw_gao_inst_0/u_la0_top/start_reg1_s1/I1</td>
</tr>
<tr>
<td>8.929</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C50[3][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/start_reg1_s1/F</td>
</tr>
<tr>
<td>9.101</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C49[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/start_reg1_s0/I1</td>
</tr>
<tr>
<td>9.563</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C49[2][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/start_reg1_s0/F</td>
</tr>
<tr>
<td>9.563</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C49[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/start_reg_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_400M</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>111</td>
<td>PLL_R[0]</td>
<td>u_ddr_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.771</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C49[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/start_reg_s0/CLK</td>
</tr>
<tr>
<td>4.736</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/start_reg_s0</td>
</tr>
<tr>
<td>4.701</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C49[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/start_reg_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.309</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.771, 49.648%; route: 2.810, 50.352%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.792, 44.995%; route: 1.959, 49.180%; tC2Q: 0.232, 5.825%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.838</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.540</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.701</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK_400M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>2.088</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>2.771</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>225</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>5.580</td>
<td>2.810</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C50[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_15_s0/CLK</td>
</tr>
<tr>
<td>5.812</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R43C50[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_max_15_s0/Q</td>
</tr>
<tr>
<td>6.693</td>
<td>0.880</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C50[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n325_s12/I3</td>
</tr>
<tr>
<td>7.064</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R43C50[2][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n325_s12/F</td>
</tr>
<tr>
<td>7.461</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C48[3][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n325_s6/I3</td>
</tr>
<tr>
<td>7.923</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R43C48[3][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n325_s6/F</td>
</tr>
<tr>
<td>8.098</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C48[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n325_s4/I1</td>
</tr>
<tr>
<td>8.615</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R42C48[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n325_s4/F</td>
</tr>
<tr>
<td>9.078</td>
<td>0.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C49[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n331_s1/I2</td>
</tr>
<tr>
<td>9.540</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C49[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n331_s1/F</td>
</tr>
<tr>
<td>9.540</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C49[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_400M</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>111</td>
<td>PLL_R[0]</td>
<td>u_ddr_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.771</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C49[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1/CLK</td>
</tr>
<tr>
<td>4.736</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1</td>
</tr>
<tr>
<td>4.701</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C49[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.309</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.771, 49.648%; route: 2.810, 50.352%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.812, 45.762%; route: 1.916, 48.378%; tC2Q: 0.232, 5.859%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.813</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.514</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.701</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_trig_level_max_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/trigger_seq_start_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK_400M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>2.088</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>2.771</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>225</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>5.580</td>
<td>2.810</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C47[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_trig_level_max_0_s0/CLK</td>
</tr>
<tr>
<td>5.812</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R38C47[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/internal_reg_trig_level_max_0_s0/Q</td>
</tr>
<tr>
<td>6.476</td>
<td>0.664</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C48[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/n1577_s0/I1</td>
</tr>
<tr>
<td>7.046</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C48[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n1577_s0/COUT</td>
</tr>
<tr>
<td>7.046</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C48[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/n1578_s0/CIN</td>
</tr>
<tr>
<td>7.081</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C48[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n1578_s0/COUT</td>
</tr>
<tr>
<td>7.081</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C48[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/n1579_s0/CIN</td>
</tr>
<tr>
<td>7.116</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C48[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n1579_s0/COUT</td>
</tr>
<tr>
<td>7.116</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C48[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/n1580_s0/CIN</td>
</tr>
<tr>
<td>7.152</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R34C48[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n1580_s0/COUT</td>
</tr>
<tr>
<td>8.053</td>
<td>0.901</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C49[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/n1621_s1/I0</td>
</tr>
<tr>
<td>8.424</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C49[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n1621_s1/F</td>
</tr>
<tr>
<td>8.821</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C49[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/trigger_seq_start_s3/I3</td>
</tr>
<tr>
<td>9.370</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C49[3][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/trigger_seq_start_s3/F</td>
</tr>
<tr>
<td>9.514</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C49[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/trigger_seq_start_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_400M</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>111</td>
<td>PLL_R[0]</td>
<td>u_ddr_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.771</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C49[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/trigger_seq_start_s1/CLK</td>
</tr>
<tr>
<td>4.736</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/trigger_seq_start_s1</td>
</tr>
<tr>
<td>4.701</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C49[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/trigger_seq_start_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.309</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.771, 49.648%; route: 2.810, 50.352%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.596, 40.563%; route: 2.106, 53.539%; tC2Q: 0.232, 5.898%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.812</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.513</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.701</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK_400M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>2.088</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>2.771</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>225</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>5.580</td>
<td>2.810</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C50[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_15_s0/CLK</td>
</tr>
<tr>
<td>5.812</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R43C50[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_max_15_s0/Q</td>
</tr>
<tr>
<td>6.693</td>
<td>0.880</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C50[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n325_s12/I3</td>
</tr>
<tr>
<td>7.064</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R43C50[2][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n325_s12/F</td>
</tr>
<tr>
<td>7.461</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C48[3][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n325_s6/I3</td>
</tr>
<tr>
<td>7.923</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R43C48[3][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n325_s6/F</td>
</tr>
<tr>
<td>8.098</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C48[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n325_s4/I1</td>
</tr>
<tr>
<td>8.615</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R42C48[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n325_s4/F</td>
</tr>
<tr>
<td>9.042</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C47[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s4/I0</td>
</tr>
<tr>
<td>9.369</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R40C47[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s4/F</td>
</tr>
<tr>
<td>9.513</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C47[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_400M</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>111</td>
<td>PLL_R[0]</td>
<td>u_ddr_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.771</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C47[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1/CLK</td>
</tr>
<tr>
<td>4.736</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1</td>
</tr>
<tr>
<td>4.701</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R40C47[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.309</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.771, 49.648%; route: 2.810, 50.352%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.677, 42.644%; route: 2.024, 51.457%; tC2Q: 0.232, 5.899%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.811</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.513</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.701</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK_400M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>2.088</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>2.771</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>225</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>5.580</td>
<td>2.810</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C50[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_15_s0/CLK</td>
</tr>
<tr>
<td>5.812</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R43C50[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_max_15_s0/Q</td>
</tr>
<tr>
<td>6.693</td>
<td>0.880</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C50[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n325_s12/I3</td>
</tr>
<tr>
<td>7.064</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R43C50[2][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n325_s12/F</td>
</tr>
<tr>
<td>7.461</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C48[3][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n325_s6/I3</td>
</tr>
<tr>
<td>7.923</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R43C48[3][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n325_s6/F</td>
</tr>
<tr>
<td>8.098</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C48[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n325_s4/I1</td>
</tr>
<tr>
<td>8.615</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R42C48[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n325_s4/F</td>
</tr>
<tr>
<td>9.051</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C47[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n333_s1/I2</td>
</tr>
<tr>
<td>9.513</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C47[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n333_s1/F</td>
</tr>
<tr>
<td>9.513</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C47[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_400M</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>111</td>
<td>PLL_R[0]</td>
<td>u_ddr_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.771</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C47[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1/CLK</td>
</tr>
<tr>
<td>4.736</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1</td>
</tr>
<tr>
<td>4.701</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C47[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.309</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.771, 49.648%; route: 2.810, 50.352%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.812, 46.078%; route: 1.888, 48.022%; tC2Q: 0.232, 5.900%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.747</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.449</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.701</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK_400M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>2.088</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>2.771</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>225</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>5.580</td>
<td>2.810</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C50[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_15_s0/CLK</td>
</tr>
<tr>
<td>5.812</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R43C50[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_max_15_s0/Q</td>
</tr>
<tr>
<td>6.693</td>
<td>0.880</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C50[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n325_s12/I3</td>
</tr>
<tr>
<td>7.064</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R43C50[2][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n325_s12/F</td>
</tr>
<tr>
<td>7.461</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C48[3][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n325_s6/I3</td>
</tr>
<tr>
<td>7.923</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R43C48[3][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n325_s6/F</td>
</tr>
<tr>
<td>8.098</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C48[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n325_s4/I1</td>
</tr>
<tr>
<td>8.615</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R42C48[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n325_s4/F</td>
</tr>
<tr>
<td>9.078</td>
<td>0.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C49[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n325_s2/I2</td>
</tr>
<tr>
<td>9.449</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C49[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n325_s2/F</td>
</tr>
<tr>
<td>9.449</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C49[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_400M</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>111</td>
<td>PLL_R[0]</td>
<td>u_ddr_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.771</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C49[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1/CLK</td>
</tr>
<tr>
<td>4.736</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1</td>
</tr>
<tr>
<td>4.701</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C49[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.309</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.771, 49.648%; route: 2.810, 50.352%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.721, 44.487%; route: 1.916, 49.516%; tC2Q: 0.232, 5.997%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.696</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.398</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.701</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_windows_num_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK_400M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>2.088</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>2.771</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>225</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>5.580</td>
<td>2.810</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C48[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_windows_num_8_s0/CLK</td>
</tr>
<tr>
<td>5.812</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R36C48[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_windows_num_8_s0/Q</td>
</tr>
<tr>
<td>6.728</td>
<td>0.916</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C51[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_5_s8/I2</td>
</tr>
<tr>
<td>7.283</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R39C51[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_5_s8/F</td>
</tr>
<tr>
<td>7.725</td>
<td>0.442</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C49[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_9_s11/I3</td>
</tr>
<tr>
<td>8.178</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R40C49[3][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_9_s11/F</td>
</tr>
<tr>
<td>8.849</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C51[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_8_s9/I0</td>
</tr>
<tr>
<td>9.398</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C51[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_8_s9/F</td>
</tr>
<tr>
<td>9.398</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C51[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_400M</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>111</td>
<td>PLL_R[0]</td>
<td>u_ddr_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.771</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C51[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_8_s0/CLK</td>
</tr>
<tr>
<td>4.736</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_8_s0</td>
</tr>
<tr>
<td>4.701</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C51[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.309</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.771, 49.648%; route: 2.810, 50.352%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.557, 40.787%; route: 2.028, 53.136%; tC2Q: 0.232, 6.077%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.644</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.346</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.701</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK_400M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>2.088</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>2.771</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>225</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>5.580</td>
<td>2.810</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C49[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_14_s0/CLK</td>
</tr>
<tr>
<td>5.812</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R43C49[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_14_s0/Q</td>
</tr>
<tr>
<td>6.228</td>
<td>0.415</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C49[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s8/I2</td>
</tr>
<tr>
<td>6.745</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R43C49[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s8/F</td>
</tr>
<tr>
<td>7.142</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C49[3][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s5/I2</td>
</tr>
<tr>
<td>7.595</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R41C49[3][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s5/F</td>
</tr>
<tr>
<td>8.013</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C48[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s4/I3</td>
</tr>
<tr>
<td>8.384</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C48[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s4/F</td>
</tr>
<tr>
<td>8.632</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C48[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s3/I2</td>
</tr>
<tr>
<td>9.202</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R39C48[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s3/F</td>
</tr>
<tr>
<td>9.346</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C48[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_400M</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>111</td>
<td>PLL_R[0]</td>
<td>u_ddr_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.771</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C48[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1/CLK</td>
</tr>
<tr>
<td>4.736</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1</td>
</tr>
<tr>
<td>4.701</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C48[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.309</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.771, 49.648%; route: 2.810, 50.352%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.911, 50.750%; route: 1.623, 43.089%; tC2Q: 0.232, 6.161%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.560</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.261</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.701</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_windows_num_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK_400M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>2.088</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>2.771</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>225</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>5.580</td>
<td>2.810</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C48[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_windows_num_3_s0/CLK</td>
</tr>
<tr>
<td>5.812</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R38C48[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_windows_num_3_s0/Q</td>
</tr>
<tr>
<td>6.550</td>
<td>0.738</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C51[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_8_s13/I0</td>
</tr>
<tr>
<td>7.105</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R39C51[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_8_s13/F</td>
</tr>
<tr>
<td>7.507</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C49[3][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_9_s14/I3</td>
</tr>
<tr>
<td>7.969</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R39C49[3][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_9_s14/F</td>
</tr>
<tr>
<td>7.970</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C49[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_9_s12/I0</td>
</tr>
<tr>
<td>8.519</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R39C49[3][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_9_s12/F</td>
</tr>
<tr>
<td>8.691</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C49[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_9_s10/I2</td>
</tr>
<tr>
<td>9.261</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R40C49[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_9_s10/F</td>
</tr>
<tr>
<td>9.261</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C49[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_400M</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>111</td>
<td>PLL_R[0]</td>
<td>u_ddr_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.771</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C49[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_9_s0/CLK</td>
</tr>
<tr>
<td>4.736</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_9_s0</td>
</tr>
<tr>
<td>4.701</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R40C49[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.309</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.771, 49.648%; route: 2.810, 50.352%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.136, 58.024%; route: 1.313, 35.673%; tC2Q: 0.232, 6.302%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.556</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.257</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.701</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_trig_level_max_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK_400M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>2.088</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>2.771</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>225</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>5.580</td>
<td>2.810</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C47[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_trig_level_max_0_s0/CLK</td>
</tr>
<tr>
<td>5.812</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R38C47[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/internal_reg_trig_level_max_0_s0/Q</td>
</tr>
<tr>
<td>6.476</td>
<td>0.664</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C48[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/n1577_s0/I1</td>
</tr>
<tr>
<td>7.046</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C48[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n1577_s0/COUT</td>
</tr>
<tr>
<td>7.046</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C48[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/n1578_s0/CIN</td>
</tr>
<tr>
<td>7.081</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C48[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n1578_s0/COUT</td>
</tr>
<tr>
<td>7.081</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C48[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/n1579_s0/CIN</td>
</tr>
<tr>
<td>7.116</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C48[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n1579_s0/COUT</td>
</tr>
<tr>
<td>7.116</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C48[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/n1580_s0/CIN</td>
</tr>
<tr>
<td>7.152</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R34C48[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n1580_s0/COUT</td>
</tr>
<tr>
<td>8.053</td>
<td>0.901</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C47[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/n1601_s2/I1</td>
</tr>
<tr>
<td>8.515</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C47[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n1601_s2/F</td>
</tr>
<tr>
<td>8.687</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C47[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/n1600_s1/I3</td>
</tr>
<tr>
<td>9.257</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C47[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n1600_s1/F</td>
</tr>
<tr>
<td>9.257</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C47[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/triger_level_cnt_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_400M</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>111</td>
<td>PLL_R[0]</td>
<td>u_ddr_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.771</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C47[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_2_s1/CLK</td>
</tr>
<tr>
<td>4.736</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_2_s1</td>
</tr>
<tr>
<td>4.701</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C47[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.309</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.771, 49.648%; route: 2.810, 50.352%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.708, 46.441%; route: 1.737, 47.249%; tC2Q: 0.232, 6.310%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.506</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.207</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.701</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK_400M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>2.088</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>2.771</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>225</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>5.580</td>
<td>2.810</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C50[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_15_s0/CLK</td>
</tr>
<tr>
<td>5.812</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R43C50[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_max_15_s0/Q</td>
</tr>
<tr>
<td>6.693</td>
<td>0.880</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C50[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n325_s12/I3</td>
</tr>
<tr>
<td>7.064</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R43C50[2][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n325_s12/F</td>
</tr>
<tr>
<td>7.461</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C48[3][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n325_s6/I3</td>
</tr>
<tr>
<td>7.923</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R43C48[3][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n325_s6/F</td>
</tr>
<tr>
<td>8.098</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C48[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n325_s4/I1</td>
</tr>
<tr>
<td>8.647</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R42C48[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n325_s4/F</td>
</tr>
<tr>
<td>8.836</td>
<td>0.189</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C49[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n330_s1/I3</td>
</tr>
<tr>
<td>9.207</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R42C49[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n330_s1/F</td>
</tr>
<tr>
<td>9.207</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C49[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_400M</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>111</td>
<td>PLL_R[0]</td>
<td>u_ddr_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.771</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C49[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1/CLK</td>
</tr>
<tr>
<td>4.736</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1</td>
</tr>
<tr>
<td>4.701</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C49[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.309</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.771, 49.648%; route: 2.810, 50.352%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.753, 48.329%; route: 1.642, 45.275%; tC2Q: 0.232, 6.396%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.506</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.207</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.701</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK_400M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>2.088</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>2.771</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>225</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>5.580</td>
<td>2.810</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C50[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_15_s0/CLK</td>
</tr>
<tr>
<td>5.812</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R43C50[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_max_15_s0/Q</td>
</tr>
<tr>
<td>6.693</td>
<td>0.880</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C50[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n325_s12/I3</td>
</tr>
<tr>
<td>7.064</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R43C50[2][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n325_s12/F</td>
</tr>
<tr>
<td>7.461</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C48[3][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n325_s6/I3</td>
</tr>
<tr>
<td>7.923</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R43C48[3][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n325_s6/F</td>
</tr>
<tr>
<td>8.098</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C48[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n325_s4/I1</td>
</tr>
<tr>
<td>8.647</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R42C48[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n325_s4/F</td>
</tr>
<tr>
<td>8.836</td>
<td>0.189</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C49[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n329_s1/I3</td>
</tr>
<tr>
<td>9.207</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R42C49[2][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n329_s1/F</td>
</tr>
<tr>
<td>9.207</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C49[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_400M</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>111</td>
<td>PLL_R[0]</td>
<td>u_ddr_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.771</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C49[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/CLK</td>
</tr>
<tr>
<td>4.736</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1</td>
</tr>
<tr>
<td>4.701</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C49[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.309</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.771, 49.648%; route: 2.810, 50.352%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.753, 48.329%; route: 1.642, 45.275%; tC2Q: 0.232, 6.396%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.506</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.207</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.701</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK_400M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>2.088</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>2.771</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>225</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>5.580</td>
<td>2.810</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C50[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_15_s0/CLK</td>
</tr>
<tr>
<td>5.812</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R43C50[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_max_15_s0/Q</td>
</tr>
<tr>
<td>6.693</td>
<td>0.880</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C50[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n325_s12/I3</td>
</tr>
<tr>
<td>7.064</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R43C50[2][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n325_s12/F</td>
</tr>
<tr>
<td>7.461</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C48[3][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n325_s6/I3</td>
</tr>
<tr>
<td>7.923</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R43C48[3][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n325_s6/F</td>
</tr>
<tr>
<td>8.098</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C48[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n325_s4/I1</td>
</tr>
<tr>
<td>8.647</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R42C48[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n325_s4/F</td>
</tr>
<tr>
<td>8.836</td>
<td>0.189</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C49[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n328_s1/I2</td>
</tr>
<tr>
<td>9.207</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R42C49[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n328_s1/F</td>
</tr>
<tr>
<td>9.207</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C49[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_400M</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>111</td>
<td>PLL_R[0]</td>
<td>u_ddr_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.771</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C49[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1/CLK</td>
</tr>
<tr>
<td>4.736</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1</td>
</tr>
<tr>
<td>4.701</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C49[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.309</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.771, 49.648%; route: 2.810, 50.352%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.753, 48.329%; route: 1.642, 45.275%; tC2Q: 0.232, 6.396%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.201</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.902</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.701</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_windows_num_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK_400M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>2.088</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>2.771</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>225</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>5.580</td>
<td>2.810</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C48[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_windows_num_8_s0/CLK</td>
</tr>
<tr>
<td>5.812</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R36C48[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_windows_num_8_s0/Q</td>
</tr>
<tr>
<td>6.728</td>
<td>0.916</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C51[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_5_s8/I2</td>
</tr>
<tr>
<td>7.283</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R39C51[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_5_s8/F</td>
</tr>
<tr>
<td>7.725</td>
<td>0.442</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C49[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_6_s8/I1</td>
</tr>
<tr>
<td>8.178</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C49[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_6_s8/F</td>
</tr>
<tr>
<td>8.332</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C49[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_6_s7/I2</td>
</tr>
<tr>
<td>8.902</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R40C49[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_6_s7/F</td>
</tr>
<tr>
<td>8.902</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C49[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_400M</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>111</td>
<td>PLL_R[0]</td>
<td>u_ddr_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.771</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C49[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_6_s0/CLK</td>
</tr>
<tr>
<td>4.736</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_6_s0</td>
</tr>
<tr>
<td>4.701</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R40C49[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.309</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.771, 49.648%; route: 2.810, 50.352%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.578, 47.498%; route: 1.512, 45.519%; tC2Q: 0.232, 6.983%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.190</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.236</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.045</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/read_rclksel_conf_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK_400M:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3807</td>
<td>BOTTOMSIDE[0]</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.611</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C13[2][A]</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/read_rclksel_conf_0_s0/CLK</td>
</tr>
<tr>
<td>2.843</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R23C13[2][A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/read_rclksel_conf_0_s0/Q</td>
</tr>
<tr>
<td>3.286</td>
<td>0.443</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C12[0][B]</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/hold_Z_0_s/I0</td>
</tr>
<tr>
<td>3.739</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C12[0][B]</td>
<td style=" background: #97FFFF;">u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/hold_Z_0_s/F</td>
</tr>
<tr>
<td>5.236</td>
<td>1.497</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C12</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/HOLD</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_400M</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>111</td>
<td>PLL_R[0]</td>
<td>u_ddr_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>1.436</td>
<td>0.186</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>-</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>1.567</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C12</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>1.532</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>1.045</td>
<td>-0.487</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R56C12</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.293</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.453, 17.258%; route: 1.940, 73.904%; tC2Q: 0.232, 8.838%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.186, 58.604%; route: 0.131, 41.396%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.184</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.885</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.701</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK_400M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>2.088</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>2.771</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>225</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>5.580</td>
<td>2.810</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C49[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_14_s0/CLK</td>
</tr>
<tr>
<td>5.812</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R43C49[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_14_s0/Q</td>
</tr>
<tr>
<td>6.228</td>
<td>0.415</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C49[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s8/I2</td>
</tr>
<tr>
<td>6.745</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R43C49[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s8/F</td>
</tr>
<tr>
<td>7.142</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C49[3][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s5/I2</td>
</tr>
<tr>
<td>7.595</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R41C49[3][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s5/F</td>
</tr>
<tr>
<td>8.171</td>
<td>0.577</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C48[3][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_s7/I1</td>
</tr>
<tr>
<td>8.741</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C48[3][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_s7/F</td>
</tr>
<tr>
<td>8.885</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C48[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_400M</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>111</td>
<td>PLL_R[0]</td>
<td>u_ddr_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.771</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C48[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_s1/CLK</td>
</tr>
<tr>
<td>4.736</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_s1</td>
</tr>
<tr>
<td>4.701</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C48[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.309</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.771, 49.648%; route: 2.810, 50.352%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.540, 46.595%; route: 1.533, 46.386%; tC2Q: 0.232, 7.019%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.946</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.647</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.701</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK_400M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>2.088</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>2.771</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>225</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>5.580</td>
<td>2.810</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C50[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_15_s0/CLK</td>
</tr>
<tr>
<td>5.812</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R43C50[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_max_15_s0/Q</td>
</tr>
<tr>
<td>6.693</td>
<td>0.880</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C50[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n325_s12/I3</td>
</tr>
<tr>
<td>7.064</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R43C50[2][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n325_s12/F</td>
</tr>
<tr>
<td>7.461</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C48[3][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n325_s6/I3</td>
</tr>
<tr>
<td>7.923</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R43C48[3][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n325_s6/F</td>
</tr>
<tr>
<td>8.098</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C48[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n334_s2/I2</td>
</tr>
<tr>
<td>8.647</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C48[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n334_s2/F</td>
</tr>
<tr>
<td>8.647</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C48[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_400M</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>111</td>
<td>PLL_R[0]</td>
<td>u_ddr_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.771</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C48[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s1/CLK</td>
</tr>
<tr>
<td>4.736</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s1</td>
</tr>
<tr>
<td>4.701</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C48[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.309</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.771, 49.648%; route: 2.810, 50.352%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.382, 45.059%; route: 1.453, 47.376%; tC2Q: 0.232, 7.564%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.172</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.404</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.576</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/read_rclksel_conf_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3807</td>
<td>BOTTOMSIDE[0]</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.611</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C5[1][A]</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/read_rclksel_conf_1_s0/CLK</td>
</tr>
<tr>
<td>2.843</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R24C5[1][A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/read_rclksel_conf_1_s0/Q</td>
</tr>
<tr>
<td>3.473</td>
<td>0.630</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C12[2][B]</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/hold_Z_1_s/I0</td>
</tr>
<tr>
<td>3.990</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C12[2][B]</td>
<td style=" background: #97FFFF;">u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/hold_Z_1_s/F</td>
</tr>
<tr>
<td>6.404</td>
<td>2.414</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C45</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/HOLD</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3807</td>
<td>BOTTOMSIDE[0]</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.611</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C45</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/PCLK</td>
</tr>
<tr>
<td>12.576</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R56C45</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 13.629%; route: 3.044, 80.254%; tC2Q: 0.232, 6.116%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.340</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.236</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.576</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/read_rclksel_conf_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3807</td>
<td>BOTTOMSIDE[0]</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.611</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C13[2][A]</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/read_rclksel_conf_0_s0/CLK</td>
</tr>
<tr>
<td>2.843</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R23C13[2][A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/read_rclksel_conf_0_s0/Q</td>
</tr>
<tr>
<td>3.286</td>
<td>0.443</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C12[0][B]</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/hold_Z_0_s/I0</td>
</tr>
<tr>
<td>3.739</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C12[0][B]</td>
<td style=" background: #97FFFF;">u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/hold_Z_0_s/F</td>
</tr>
<tr>
<td>5.236</td>
<td>1.497</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C12</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/HOLD</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3807</td>
<td>BOTTOMSIDE[0]</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.611</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C12</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/PCLK</td>
</tr>
<tr>
<td>12.576</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R56C12</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.453, 17.258%; route: 1.940, 73.904%; tC2Q: 0.232, 8.838%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.875</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>52.131</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>54.006</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_9_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK_400M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_400M</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>111</td>
<td>PLL_R[0]</td>
<td>u_ddr_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>51.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C50[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_9_s1/CLK</td>
</tr>
<tr>
<td>51.712</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R36C50[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_9_s1/Q</td>
</tr>
<tr>
<td>51.841</td>
<td>0.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C50[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/n1613_s1/I2</td>
</tr>
<tr>
<td>52.131</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C50[2][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n1613_s1/F</td>
</tr>
<tr>
<td>52.131</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C50[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>51.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>51.392</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>52.068</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>225</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>53.960</td>
<td>1.892</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C50[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/CLK</td>
</tr>
<tr>
<td>53.995</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
<tr>
<td>54.006</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C50[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.449</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.290, 46.816%; route: 0.128, 20.736%; tC2Q: 0.201, 32.448%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.067, 52.211%; route: 1.892, 47.789%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.270</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.680</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.949</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sd_ctrl_top/u_sd_init/div_clk_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sd_ctrl_top/u_sd_init/div_clk_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_sd_ctrl_top/u_sd_init/div_clk_180deg_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sd_ctrl_top/u_sd_init/div_clk_180deg_6</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>R16C50[0][B]</td>
<td>u_sd_ctrl_top/u_sd_init/div_clk_180deg_s2/F</td>
</tr>
<tr>
<td>21.680</td>
<td>1.680</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C49[0][A]</td>
<td style=" font-weight:bold;">u_sd_ctrl_top/u_sd_init/div_clk_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR29[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>436</td>
<td>IOR29[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>22.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C49[0][A]</td>
<td>u_sd_ctrl_top/u_sd_init/div_clk_s1/CLK</td>
</tr>
<tr>
<td>22.938</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sd_ctrl_top/u_sd_init/div_clk_s1</td>
</tr>
<tr>
<td>22.949</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C49[0][A]</td>
<td>u_sd_ctrl_top/u_sd_init/div_clk_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.903</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.680, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.795</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.154</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.949</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sd_ctrl_top/u_sd_init/sd_init_done_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sd_ctrl_top/u_sd_read/rd_en_d0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_sd_ctrl_top/div_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sd_ctrl_top/div_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>48</td>
<td>R16C49[0][A]</td>
<td>u_sd_ctrl_top/u_sd_init/div_clk_s1/Q</td>
</tr>
<tr>
<td>21.194</td>
<td>1.194</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C52[2][B]</td>
<td>u_sd_ctrl_top/u_sd_init/sd_init_done_s0/CLK</td>
</tr>
<tr>
<td>21.396</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R20C52[2][B]</td>
<td style=" font-weight:bold;">u_sd_ctrl_top/u_sd_init/sd_init_done_s0/Q</td>
</tr>
<tr>
<td>21.810</td>
<td>0.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C51[2][A]</td>
<td>u_sd_ctrl_top/n24_s0/I0</td>
</tr>
<tr>
<td>22.154</td>
<td>0.344</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C51[2][A]</td>
<td style=" background: #97FFFF;">u_sd_ctrl_top/n24_s0/F</td>
</tr>
<tr>
<td>22.154</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C51[2][A]</td>
<td style=" font-weight:bold;">u_sd_ctrl_top/u_sd_read/rd_en_d0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR29[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>436</td>
<td>IOR29[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>22.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C51[2][A]</td>
<td>u_sd_ctrl_top/u_sd_read/rd_en_d0_s0/CLK</td>
</tr>
<tr>
<td>22.938</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sd_ctrl_top/u_sd_read/rd_en_d0_s0</td>
</tr>
<tr>
<td>22.949</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C51[2][A]</td>
<td>u_sd_ctrl_top/u_sd_read/rd_en_d0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.710</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.194, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.344, 35.816%; route: 0.414, 43.153%; tC2Q: 0.202, 21.031%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.637</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.313</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.950</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/fifo_inst/Equal.wptr_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/fifo_inst/Equal.rq1_wptr_0_s12</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3807</td>
<td>BOTTOMSIDE[0]</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>21.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[1][A]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/fifo_inst/Equal.wptr_8_s0/CLK</td>
</tr>
<tr>
<td>22.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R31C29[1][A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/fifo_inst/Equal.wptr_8_s0/Q</td>
</tr>
<tr>
<td>22.313</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C28</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/fifo_inst/Equal.rq1_wptr_0_s12/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR29[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>436</td>
<td>IOR29[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>22.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C28</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/fifo_inst/Equal.rq1_wptr_0_s12/CLK</td>
</tr>
<tr>
<td>22.938</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/fifo_inst/Equal.rq1_wptr_0_s12</td>
</tr>
<tr>
<td>22.950</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C28</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/fifo_inst/Equal.rq1_wptr_0_s12</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.053</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.637</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.313</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.950</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/fifo_inst/Equal.wptr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/fifo_inst/Equal.rq1_wptr_0_s8</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3807</td>
<td>BOTTOMSIDE[0]</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>21.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C28[0][B]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/fifo_inst/Equal.wptr_2_s0/CLK</td>
</tr>
<tr>
<td>22.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R31C28[0][B]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/fifo_inst/Equal.wptr_2_s0/Q</td>
</tr>
<tr>
<td>22.313</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C27</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/fifo_inst/Equal.rq1_wptr_0_s8/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR29[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>436</td>
<td>IOR29[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>22.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C27</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/fifo_inst/Equal.rq1_wptr_0_s8/CLK</td>
</tr>
<tr>
<td>22.938</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/fifo_inst/Equal.rq1_wptr_0_s8</td>
</tr>
<tr>
<td>22.950</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C27</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/fifo_inst/Equal.rq1_wptr_0_s8</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.053</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.636</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.313</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.949</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/fifo_inst/Equal.rptr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/fifo_inst/Equal.wq1_rptr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3807</td>
<td>BOTTOMSIDE[0]</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>21.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C45[1][B]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/fifo_inst/Equal.rptr_2_s0/CLK</td>
</tr>
<tr>
<td>22.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R17C45[1][B]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/fifo_inst/Equal.rptr_2_s0/Q</td>
</tr>
<tr>
<td>22.313</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C44[0][B]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/fifo_inst/Equal.wq1_rptr_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR29[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>436</td>
<td>IOR29[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>22.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C44[0][B]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/fifo_inst/Equal.wq1_rptr_2_s0/CLK</td>
</tr>
<tr>
<td>22.938</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/fifo_inst/Equal.wq1_rptr_2_s0</td>
</tr>
<tr>
<td>22.949</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C44[0][B]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/fifo_inst/Equal.wq1_rptr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.053</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.636</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.313</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.949</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/fifo_inst/Equal.rptr_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/fifo_inst/Equal.wq1_rptr_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3807</td>
<td>BOTTOMSIDE[0]</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>21.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C46[0][B]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/fifo_inst/Equal.rptr_6_s0/CLK</td>
</tr>
<tr>
<td>22.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R17C46[0][B]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/fifo_inst/Equal.rptr_6_s0/Q</td>
</tr>
<tr>
<td>22.313</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C45[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/fifo_inst/Equal.wq1_rptr_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR29[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>436</td>
<td>IOR29[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>22.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C45[0][A]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/fifo_inst/Equal.wq1_rptr_6_s0/CLK</td>
</tr>
<tr>
<td>22.938</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/fifo_inst/Equal.wq1_rptr_6_s0</td>
</tr>
<tr>
<td>22.949</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C45[0][A]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/fifo_inst/Equal.wq1_rptr_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.053</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.526</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.424</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.950</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/fifo_inst/Equal.wptr_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/fifo_inst/Equal.rq1_wptr_0_s12</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3807</td>
<td>BOTTOMSIDE[0]</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>21.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C30[0][A]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/fifo_inst/Equal.wptr_9_s0/CLK</td>
</tr>
<tr>
<td>22.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R34C30[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/fifo_inst/Equal.wptr_9_s0/Q</td>
</tr>
<tr>
<td>22.424</td>
<td>0.371</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C28</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/fifo_inst/Equal.rq1_wptr_0_s12/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR29[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>436</td>
<td>IOR29[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>22.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C28</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/fifo_inst/Equal.rq1_wptr_0_s12/CLK</td>
</tr>
<tr>
<td>22.938</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/fifo_inst/Equal.rq1_wptr_0_s12</td>
</tr>
<tr>
<td>22.950</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C28</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/fifo_inst/Equal.rq1_wptr_0_s12</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.053</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.371, 64.759%; tC2Q: 0.202, 35.241%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.515</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.435</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.950</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/fifo_inst/Equal.wptr_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/fifo_inst/Equal.rq1_wptr_0_s10</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3807</td>
<td>BOTTOMSIDE[0]</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>21.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C30[1][A]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/fifo_inst/Equal.wptr_6_s0/CLK</td>
</tr>
<tr>
<td>22.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R34C30[1][A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/fifo_inst/Equal.wptr_6_s0/Q</td>
</tr>
<tr>
<td>22.435</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C27</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/fifo_inst/Equal.rq1_wptr_0_s10/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR29[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>436</td>
<td>IOR29[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>22.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C27</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/fifo_inst/Equal.rq1_wptr_0_s10/CLK</td>
</tr>
<tr>
<td>22.938</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/fifo_inst/Equal.rq1_wptr_0_s10</td>
</tr>
<tr>
<td>22.950</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C27</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/fifo_inst/Equal.rq1_wptr_0_s10</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.053</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.382, 65.434%; tC2Q: 0.202, 34.566%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.515</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.435</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.950</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/fifo_inst/Equal.wptr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/fifo_inst/Equal.rq1_wptr_0_s8</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3807</td>
<td>BOTTOMSIDE[0]</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>21.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C30[0][B]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/fifo_inst/Equal.wptr_3_s0/CLK</td>
</tr>
<tr>
<td>22.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R34C30[0][B]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/fifo_inst/Equal.wptr_3_s0/Q</td>
</tr>
<tr>
<td>22.435</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C27</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/fifo_inst/Equal.rq1_wptr_0_s8/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR29[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>436</td>
<td>IOR29[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>22.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C27</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/fifo_inst/Equal.rq1_wptr_0_s8/CLK</td>
</tr>
<tr>
<td>22.938</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/fifo_inst/Equal.rq1_wptr_0_s8</td>
</tr>
<tr>
<td>22.950</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C27</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/fifo_inst/Equal.rq1_wptr_0_s8</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.053</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.382, 65.434%; tC2Q: 0.202, 34.566%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.515</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.435</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.950</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/fifo_inst/Equal.wptr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/fifo_inst/Equal.rq1_wptr_0_s8</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3807</td>
<td>BOTTOMSIDE[0]</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>21.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C30[1][B]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/fifo_inst/Equal.wptr_0_s0/CLK</td>
</tr>
<tr>
<td>22.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R34C30[1][B]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/fifo_inst/Equal.wptr_0_s0/Q</td>
</tr>
<tr>
<td>22.435</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C27</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/fifo_inst/Equal.rq1_wptr_0_s8/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR29[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>436</td>
<td>IOR29[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>22.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C27</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/fifo_inst/Equal.rq1_wptr_0_s8/CLK</td>
</tr>
<tr>
<td>22.938</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/fifo_inst/Equal.rq1_wptr_0_s8</td>
</tr>
<tr>
<td>22.950</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C27</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/fifo_inst/Equal.rq1_wptr_0_s8</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.053</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.382, 65.434%; tC2Q: 0.202, 34.566%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.510</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.440</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.950</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/fifo_inst/Equal.wptr_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/fifo_inst/Equal.rq1_wptr_0_s12</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3807</td>
<td>BOTTOMSIDE[0]</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>21.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C31[2][A]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/fifo_inst/Equal.wptr_10_s0/CLK</td>
</tr>
<tr>
<td>22.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R31C31[2][A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/fifo_inst/Equal.wptr_10_s0/Q</td>
</tr>
<tr>
<td>22.440</td>
<td>0.387</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C28</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/fifo_inst/Equal.rq1_wptr_0_s12/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR29[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>436</td>
<td>IOR29[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>22.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C28</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/fifo_inst/Equal.rq1_wptr_0_s12/CLK</td>
</tr>
<tr>
<td>22.938</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/fifo_inst/Equal.rq1_wptr_0_s12</td>
</tr>
<tr>
<td>22.950</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C28</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/fifo_inst/Equal.rq1_wptr_0_s12</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.053</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.387, 65.721%; tC2Q: 0.202, 34.279%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.488</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.462</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.950</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/fifo_inst/Equal.wptr_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/fifo_inst/Equal.rq1_wptr_0_s10</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3807</td>
<td>BOTTOMSIDE[0]</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>21.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C32[2][B]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/fifo_inst/Equal.wptr_7_s0/CLK</td>
</tr>
<tr>
<td>22.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R34C32[2][B]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/fifo_inst/Equal.wptr_7_s0/Q</td>
</tr>
<tr>
<td>22.462</td>
<td>0.410</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C27</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/fifo_inst/Equal.rq1_wptr_0_s10/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR29[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>436</td>
<td>IOR29[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>22.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C27</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/fifo_inst/Equal.rq1_wptr_0_s10/CLK</td>
</tr>
<tr>
<td>22.938</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/fifo_inst/Equal.rq1_wptr_0_s10</td>
</tr>
<tr>
<td>22.950</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C27</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/fifo_inst/Equal.rq1_wptr_0_s10</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.053</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.410, 66.974%; tC2Q: 0.202, 33.026%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.488</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.462</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.950</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/fifo_inst/Equal.wptr_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/fifo_inst/Equal.rq1_wptr_0_s10</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3807</td>
<td>BOTTOMSIDE[0]</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>21.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C32[0][B]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/fifo_inst/Equal.wptr_4_s0/CLK</td>
</tr>
<tr>
<td>22.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R35C32[0][B]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/fifo_inst/Equal.wptr_4_s0/Q</td>
</tr>
<tr>
<td>22.462</td>
<td>0.410</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C27</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/fifo_inst/Equal.rq1_wptr_0_s10/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR29[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>436</td>
<td>IOR29[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>22.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C27</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/fifo_inst/Equal.rq1_wptr_0_s10/CLK</td>
</tr>
<tr>
<td>22.938</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/fifo_inst/Equal.rq1_wptr_0_s10</td>
</tr>
<tr>
<td>22.950</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C27</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/fifo_inst/Equal.rq1_wptr_0_s10</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.053</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.410, 66.974%; tC2Q: 0.202, 33.026%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.432</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.518</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.949</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_init_rmove_mod/sys_reset_ch_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/recalib_s_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3807</td>
<td>BOTTOMSIDE[0]</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>21.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[1][B]</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_init_rmove_mod/sys_reset_ch_1_s0/CLK</td>
</tr>
<tr>
<td>22.052</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R14C26[1][B]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_init_rmove_mod/sys_reset_ch_1_s0/Q</td>
</tr>
<tr>
<td>22.174</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][A]</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_init_rmove_mod/sys_reset_Z_s/I1</td>
</tr>
<tr>
<td>22.518</td>
<td>0.344</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][A]</td>
<td style=" background: #97FFFF;">u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_init_rmove_mod/sys_reset_Z_s/F</td>
</tr>
<tr>
<td>22.518</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/recalib_s_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR29[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>436</td>
<td>IOR29[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>22.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[1][A]</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/recalib_s_0_s0/CLK</td>
</tr>
<tr>
<td>22.938</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/recalib_s_0_s0</td>
</tr>
<tr>
<td>22.949</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C27[1][A]</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/recalib_s_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.053</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.344, 51.582%; route: 0.122, 18.278%; tC2Q: 0.201, 30.140%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.401</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.548</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.949</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/fifo_inst/Equal.rptr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/fifo_inst/Equal.wq1_rptr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3807</td>
<td>BOTTOMSIDE[0]</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>21.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C46[1][A]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/fifo_inst/Equal.rptr_1_s0/CLK</td>
</tr>
<tr>
<td>22.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R18C46[1][A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/fifo_inst/Equal.rptr_1_s0/Q</td>
</tr>
<tr>
<td>22.548</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C47[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/fifo_inst/Equal.wq1_rptr_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR29[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>436</td>
<td>IOR29[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>22.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C47[0][A]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/fifo_inst/Equal.wq1_rptr_1_s0/CLK</td>
</tr>
<tr>
<td>22.938</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/fifo_inst/Equal.wq1_rptr_1_s0</td>
</tr>
<tr>
<td>22.949</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C47[0][A]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/fifo_inst/Equal.wq1_rptr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.053</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.495, 71.035%; tC2Q: 0.202, 28.965%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.401</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.548</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.949</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/fifo_inst/Equal.rptr_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/fifo_inst/Equal.wq1_rptr_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3807</td>
<td>BOTTOMSIDE[0]</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>21.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C45[2][B]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/fifo_inst/Equal.rptr_4_s0/CLK</td>
</tr>
<tr>
<td>22.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R17C45[2][B]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/fifo_inst/Equal.rptr_4_s0/Q</td>
</tr>
<tr>
<td>22.548</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C44[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/fifo_inst/Equal.wq1_rptr_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR29[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>436</td>
<td>IOR29[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>22.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C44[0][A]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/fifo_inst/Equal.wq1_rptr_4_s0/CLK</td>
</tr>
<tr>
<td>22.938</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/fifo_inst/Equal.wq1_rptr_4_s0</td>
</tr>
<tr>
<td>22.949</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C44[0][A]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/fifo_inst/Equal.wq1_rptr_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.053</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.495, 71.035%; tC2Q: 0.202, 28.965%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.401</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.548</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.949</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/fifo_inst/Equal.rptr_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/fifo_inst/Equal.wq1_rptr_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3807</td>
<td>BOTTOMSIDE[0]</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>21.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C46[2][A]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/fifo_inst/Equal.rptr_7_s0/CLK</td>
</tr>
<tr>
<td>22.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R17C46[2][A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/fifo_inst/Equal.rptr_7_s0/Q</td>
</tr>
<tr>
<td>22.548</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C46[1][A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/fifo_inst/Equal.wq1_rptr_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR29[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>436</td>
<td>IOR29[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>22.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C46[1][A]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/fifo_inst/Equal.wq1_rptr_7_s0/CLK</td>
</tr>
<tr>
<td>22.938</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/fifo_inst/Equal.wq1_rptr_7_s0</td>
</tr>
<tr>
<td>22.949</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C46[1][A]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/fifo_inst/Equal.wq1_rptr_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.053</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.495, 71.035%; tC2Q: 0.202, 28.965%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.393</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.557</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.950</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/fifo_inst/Equal.wptr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/fifo_inst/Equal.rq1_wptr_0_s8</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3807</td>
<td>BOTTOMSIDE[0]</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>21.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C30[1][B]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/fifo_inst/Equal.wptr_1_s0/CLK</td>
</tr>
<tr>
<td>22.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R35C30[1][B]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/fifo_inst/Equal.wptr_1_s0/Q</td>
</tr>
<tr>
<td>22.557</td>
<td>0.504</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C27</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/fifo_inst/Equal.rq1_wptr_0_s8/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR29[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>436</td>
<td>IOR29[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>22.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C27</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/fifo_inst/Equal.rq1_wptr_0_s8/CLK</td>
</tr>
<tr>
<td>22.938</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/fifo_inst/Equal.rq1_wptr_0_s8</td>
</tr>
<tr>
<td>22.950</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C27</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/fifo_inst/Equal.rq1_wptr_0_s8</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.053</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.504, 71.404%; tC2Q: 0.202, 28.596%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.376</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.573</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.949</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/fifo_inst/Equal.rptr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/fifo_inst/Equal.wq1_rptr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3807</td>
<td>BOTTOMSIDE[0]</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>21.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C45[0][A]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/fifo_inst/Equal.rptr_3_s0/CLK</td>
</tr>
<tr>
<td>22.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R17C45[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/fifo_inst/Equal.rptr_3_s0/Q</td>
</tr>
<tr>
<td>22.573</td>
<td>0.520</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C43[0][B]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/fifo_inst/Equal.wq1_rptr_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR29[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>436</td>
<td>IOR29[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>22.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C43[0][B]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/fifo_inst/Equal.wq1_rptr_3_s0/CLK</td>
</tr>
<tr>
<td>22.938</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/fifo_inst/Equal.wq1_rptr_3_s0</td>
</tr>
<tr>
<td>22.949</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C43[0][B]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/fifo_inst/Equal.wq1_rptr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.053</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.520, 72.039%; tC2Q: 0.202, 27.961%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.366</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.584</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.950</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/fifo_inst/Equal.wptr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/fifo_inst/Equal.rq1_wptr_0_s10</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3807</td>
<td>BOTTOMSIDE[0]</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>21.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C32[1][B]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/fifo_inst/Equal.wptr_5_s0/CLK</td>
</tr>
<tr>
<td>22.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R35C32[1][B]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/fifo_inst/Equal.wptr_5_s0/Q</td>
</tr>
<tr>
<td>22.584</td>
<td>0.532</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C27</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/fifo_inst/Equal.rq1_wptr_0_s10/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR29[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>436</td>
<td>IOR29[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>22.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C27</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/fifo_inst/Equal.rq1_wptr_0_s10/CLK</td>
</tr>
<tr>
<td>22.938</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/fifo_inst/Equal.rq1_wptr_0_s10</td>
</tr>
<tr>
<td>22.950</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C27</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/fifo_inst/Equal.rq1_wptr_0_s10</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.053</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.532, 72.466%; tC2Q: 0.202, 27.534%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.338</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.612</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.949</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/fifo_inst/Equal.rptr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/fifo_inst/Equal.wq1_rptr_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3807</td>
<td>BOTTOMSIDE[0]</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>21.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C45[0][B]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/fifo_inst/Equal.rptr_5_s0/CLK</td>
</tr>
<tr>
<td>22.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R17C45[0][B]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/fifo_inst/Equal.rptr_5_s0/Q</td>
</tr>
<tr>
<td>22.612</td>
<td>0.559</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C43[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/fifo_inst/Equal.wq1_rptr_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR29[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>436</td>
<td>IOR29[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>22.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C43[0][A]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/fifo_inst/Equal.wq1_rptr_5_s0/CLK</td>
</tr>
<tr>
<td>22.938</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/fifo_inst/Equal.wq1_rptr_5_s0</td>
</tr>
<tr>
<td>22.949</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C43[0][A]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/fifo_inst/Equal.wq1_rptr_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.053</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.559, 73.452%; tC2Q: 0.202, 26.548%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.281</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.668</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.949</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/fifo_inst/Equal.rptr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/fifo_inst/Equal.wq1_rptr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3807</td>
<td>BOTTOMSIDE[0]</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>21.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C46[1][B]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/fifo_inst/Equal.rptr_0_s0/CLK</td>
</tr>
<tr>
<td>22.052</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R18C46[1][B]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/fifo_inst/Equal.rptr_0_s0/Q</td>
</tr>
<tr>
<td>22.668</td>
<td>0.617</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C45[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/fifo_inst/Equal.wq1_rptr_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR29[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>436</td>
<td>IOR29[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>22.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C45[0][A]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/fifo_inst/Equal.wq1_rptr_0_s0/CLK</td>
</tr>
<tr>
<td>22.938</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/fifo_inst/Equal.wq1_rptr_0_s0</td>
</tr>
<tr>
<td>22.949</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C45[0][A]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/fifo_inst/Equal.wq1_rptr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.053</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.617, 75.414%; tC2Q: 0.201, 24.586%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.279</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.670</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.949</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/fifo_inst/Equal.rptr_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/fifo_inst/Equal.wq1_rptr_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3807</td>
<td>BOTTOMSIDE[0]</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>21.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C46[2][B]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/fifo_inst/Equal.rptr_9_s0/CLK</td>
</tr>
<tr>
<td>22.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R18C46[2][B]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/fifo_inst/Equal.rptr_9_s0/Q</td>
</tr>
<tr>
<td>22.670</td>
<td>0.617</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C43[1][B]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/fifo_inst/Equal.wq1_rptr_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR29[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>436</td>
<td>IOR29[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>22.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C43[1][B]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/fifo_inst/Equal.wq1_rptr_9_s0/CLK</td>
</tr>
<tr>
<td>22.938</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/fifo_inst/Equal.wq1_rptr_9_s0</td>
</tr>
<tr>
<td>22.949</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C43[1][B]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/fifo_inst/Equal.wq1_rptr_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.053</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.617, 75.347%; tC2Q: 0.202, 24.653%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.252</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.697</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.949</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/fifo_inst/Equal.rptr_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/fifo_inst/Equal.wq1_rptr_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3807</td>
<td>BOTTOMSIDE[0]</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>21.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C46[2][A]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/fifo_inst/Equal.rptr_8_s0/CLK</td>
</tr>
<tr>
<td>22.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R18C46[2][A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/fifo_inst/Equal.rptr_8_s0/Q</td>
</tr>
<tr>
<td>22.697</td>
<td>0.645</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C43[2][B]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/fifo_inst/Equal.wq1_rptr_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR29[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>436</td>
<td>IOR29[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>22.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C43[2][B]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/fifo_inst/Equal.wq1_rptr_8_s0/CLK</td>
</tr>
<tr>
<td>22.938</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/fifo_inst/Equal.wq1_rptr_8_s0</td>
</tr>
<tr>
<td>22.949</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C43[2][B]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/fifo_inst/Equal.wq1_rptr_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.053</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.645, 76.141%; tC2Q: 0.202, 23.859%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.781</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.826</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.045</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK_400M:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR29[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>436</td>
<td>IOR29[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C28[0][A]</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2937</td>
<td>R26C28[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>5.826</td>
<td>1.235</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R56C45</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_400M</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>111</td>
<td>PLL_R[0]</td>
<td>u_ddr_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>1.436</td>
<td>0.186</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>-</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>1.567</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C45</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>1.532</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>1.045</td>
<td>-0.487</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R56C45</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-4.042</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.235, 84.181%; tC2Q: 0.232, 15.819%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.186, 58.604%; route: 0.131, 41.396%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.781</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.826</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.045</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK_400M:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR29[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>436</td>
<td>IOR29[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C28[0][A]</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2937</td>
<td>R26C28[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>5.826</td>
<td>1.235</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R56C12</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_400M</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>111</td>
<td>PLL_R[0]</td>
<td>u_ddr_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>1.436</td>
<td>0.186</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>-</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>1.567</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C12</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>1.532</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>1.045</td>
<td>-0.487</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R56C12</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-4.042</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.235, 84.181%; tC2Q: 0.232, 15.819%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.186, 58.604%; route: 0.131, 41.396%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.452</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.834</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.381</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/u_ck_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK_400M:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR29[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>436</td>
<td>IOR29[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C28[0][A]</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2937</td>
<td>R26C28[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>5.834</td>
<td>1.242</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOB27[A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/u_ck_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_400M</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>111</td>
<td>PLL_R[0]</td>
<td>u_ddr_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>1.436</td>
<td>0.186</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>-</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>1.567</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB27[A]</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/u_ck_gen/FCLK</td>
</tr>
<tr>
<td>1.532</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/u_ck_gen</td>
</tr>
<tr>
<td>1.381</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB27[A]</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/u_ck_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-4.042</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.242, 84.265%; tC2Q: 0.232, 15.735%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.186, 58.604%; route: 0.131, 41.396%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.452</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.834</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.381</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[23].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK_400M:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR29[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>436</td>
<td>IOR29[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C28[0][A]</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2937</td>
<td>R26C28[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>5.834</td>
<td>1.242</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOB35[A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[23].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_400M</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>111</td>
<td>PLL_R[0]</td>
<td>u_ddr_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>1.436</td>
<td>0.186</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>-</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>1.567</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB35[A]</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[23].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>1.532</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[23].u_cmd_gen</td>
</tr>
<tr>
<td>1.381</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB35[A]</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[23].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-4.042</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.242, 84.265%; tC2Q: 0.232, 15.735%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.186, 58.604%; route: 0.131, 41.396%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.452</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.834</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.381</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK_400M:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR29[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>436</td>
<td>IOR29[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C28[0][A]</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2937</td>
<td>R26C28[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>5.834</td>
<td>1.242</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOB9[A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_400M</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>111</td>
<td>PLL_R[0]</td>
<td>u_ddr_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>1.436</td>
<td>0.186</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>-</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>1.567</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB9[A]</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>1.532</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen</td>
</tr>
<tr>
<td>1.381</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB9[A]</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-4.042</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.242, 84.265%; tC2Q: 0.232, 15.735%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.186, 58.604%; route: 0.131, 41.396%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.452</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.834</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.381</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK_400M:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR29[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>436</td>
<td>IOR29[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C28[0][A]</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2937</td>
<td>R26C28[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>5.834</td>
<td>1.242</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOB26[A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_400M</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>111</td>
<td>PLL_R[0]</td>
<td>u_ddr_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>1.436</td>
<td>0.186</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>-</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>1.567</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB26[A]</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>1.532</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen</td>
</tr>
<tr>
<td>1.381</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB26[A]</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-4.042</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.242, 84.265%; tC2Q: 0.232, 15.735%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.186, 58.604%; route: 0.131, 41.396%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.452</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.834</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.381</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK_400M:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR29[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>436</td>
<td>IOR29[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C28[0][A]</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2937</td>
<td>R26C28[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>5.834</td>
<td>1.242</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL29[A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_400M</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>111</td>
<td>PLL_R[0]</td>
<td>u_ddr_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>1.436</td>
<td>0.186</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>-</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>1.567</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL29[A]</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>1.532</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen</td>
</tr>
<tr>
<td>1.381</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL29[A]</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-4.042</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.242, 84.265%; tC2Q: 0.232, 15.735%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.186, 58.604%; route: 0.131, 41.396%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.452</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.834</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.381</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK_400M:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR29[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>436</td>
<td>IOR29[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C28[0][A]</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2937</td>
<td>R26C28[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>5.834</td>
<td>1.242</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOB4[A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_400M</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>111</td>
<td>PLL_R[0]</td>
<td>u_ddr_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>1.436</td>
<td>0.186</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>-</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>1.567</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB4[A]</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>1.532</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen</td>
</tr>
<tr>
<td>1.381</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB4[A]</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-4.042</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.242, 84.265%; tC2Q: 0.232, 15.735%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.186, 58.604%; route: 0.131, 41.396%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.452</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.834</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.381</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[17].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK_400M:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR29[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>436</td>
<td>IOR29[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C28[0][A]</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2937</td>
<td>R26C28[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>5.834</td>
<td>1.242</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL40[B]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[17].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_400M</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>111</td>
<td>PLL_R[0]</td>
<td>u_ddr_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>1.436</td>
<td>0.186</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>-</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>1.567</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL40[B]</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[17].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>1.532</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[17].u_cmd_gen</td>
</tr>
<tr>
<td>1.381</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL40[B]</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[17].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-4.042</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.242, 84.265%; tC2Q: 0.232, 15.735%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.186, 58.604%; route: 0.131, 41.396%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.543</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.826</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.283</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK_400M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR29[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>436</td>
<td>IOR29[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C28[0][A]</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2937</td>
<td>R26C28[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>5.826</td>
<td>1.235</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R56C45</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_400M</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>111</td>
<td>PLL_R[0]</td>
<td>u_ddr_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>2.682</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>2.807</td>
<td>0.125</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C45</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>2.772</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>2.283</td>
<td>-0.489</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R56C45</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-4.052</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.235, 84.181%; tC2Q: 0.232, 15.819%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.182, 59.219%; route: 0.125, 40.781%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.543</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.826</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.283</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK_400M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR29[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>436</td>
<td>IOR29[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C28[0][A]</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2937</td>
<td>R26C28[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>5.826</td>
<td>1.235</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R56C12</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_400M</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>111</td>
<td>PLL_R[0]</td>
<td>u_ddr_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>2.682</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>2.807</td>
<td>0.125</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C12</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>2.772</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>2.283</td>
<td>-0.489</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R56C12</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-4.052</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.235, 84.181%; tC2Q: 0.232, 15.819%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.182, 59.219%; route: 0.125, 40.781%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.214</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.834</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.619</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/u_ck_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK_400M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR29[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>436</td>
<td>IOR29[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C28[0][A]</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2937</td>
<td>R26C28[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>5.834</td>
<td>1.242</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOB27[A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/u_ck_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_400M</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>111</td>
<td>PLL_R[0]</td>
<td>u_ddr_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>2.682</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>2.807</td>
<td>0.125</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/u_ck_gen/FCLK</td>
</tr>
<tr>
<td>2.772</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/u_ck_gen</td>
</tr>
<tr>
<td>2.619</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB27[A]</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/u_ck_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-4.052</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.242, 84.265%; tC2Q: 0.232, 15.735%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.182, 59.219%; route: 0.125, 40.781%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.214</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.834</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.619</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[23].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK_400M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR29[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>436</td>
<td>IOR29[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C28[0][A]</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2937</td>
<td>R26C28[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>5.834</td>
<td>1.242</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOB35[A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[23].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_400M</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>111</td>
<td>PLL_R[0]</td>
<td>u_ddr_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>2.682</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>2.807</td>
<td>0.125</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB35[A]</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[23].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>2.772</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[23].u_cmd_gen</td>
</tr>
<tr>
<td>2.619</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB35[A]</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[23].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-4.052</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.242, 84.265%; tC2Q: 0.232, 15.735%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.182, 59.219%; route: 0.125, 40.781%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.214</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.834</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.619</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK_400M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR29[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>436</td>
<td>IOR29[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C28[0][A]</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2937</td>
<td>R26C28[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>5.834</td>
<td>1.242</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOB9[A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_400M</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>111</td>
<td>PLL_R[0]</td>
<td>u_ddr_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>2.682</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>2.807</td>
<td>0.125</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB9[A]</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>2.772</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen</td>
</tr>
<tr>
<td>2.619</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB9[A]</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-4.052</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.242, 84.265%; tC2Q: 0.232, 15.735%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.182, 59.219%; route: 0.125, 40.781%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.214</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.834</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.619</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK_400M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR29[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>436</td>
<td>IOR29[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C28[0][A]</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2937</td>
<td>R26C28[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>5.834</td>
<td>1.242</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOB26[A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_400M</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>111</td>
<td>PLL_R[0]</td>
<td>u_ddr_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>2.682</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>2.807</td>
<td>0.125</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB26[A]</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>2.772</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen</td>
</tr>
<tr>
<td>2.619</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB26[A]</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-4.052</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.242, 84.265%; tC2Q: 0.232, 15.735%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.182, 59.219%; route: 0.125, 40.781%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.214</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.834</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.619</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK_400M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR29[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>436</td>
<td>IOR29[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C28[0][A]</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2937</td>
<td>R26C28[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>5.834</td>
<td>1.242</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL29[A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_400M</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>111</td>
<td>PLL_R[0]</td>
<td>u_ddr_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>2.682</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>2.807</td>
<td>0.125</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>2.772</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen</td>
</tr>
<tr>
<td>2.619</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL29[A]</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-4.052</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.242, 84.265%; tC2Q: 0.232, 15.735%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.182, 59.219%; route: 0.125, 40.781%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.214</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.834</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.619</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK_400M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR29[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>436</td>
<td>IOR29[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C28[0][A]</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2937</td>
<td>R26C28[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>5.834</td>
<td>1.242</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOB4[A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_400M</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>111</td>
<td>PLL_R[0]</td>
<td>u_ddr_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>2.682</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>2.807</td>
<td>0.125</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB4[A]</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>2.772</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen</td>
</tr>
<tr>
<td>2.619</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB4[A]</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-4.052</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.242, 84.265%; tC2Q: 0.232, 15.735%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.182, 59.219%; route: 0.125, 40.781%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.252</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.826</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.078</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR29[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>436</td>
<td>IOR29[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C28[0][A]</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2937</td>
<td>R26C28[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>5.826</td>
<td>1.235</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R56C45</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3807</td>
<td>BOTTOMSIDE[0]</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.611</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C45</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/PCLK</td>
</tr>
<tr>
<td>12.576</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>12.078</td>
<td>-0.498</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R56C45</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.749</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.235, 84.181%; tC2Q: 0.232, 15.819%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.252</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.826</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.078</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR29[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>436</td>
<td>IOR29[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C28[0][A]</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2937</td>
<td>R26C28[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>5.826</td>
<td>1.235</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R56C12</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3807</td>
<td>BOTTOMSIDE[0]</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.611</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C12</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/PCLK</td>
</tr>
<tr>
<td>12.576</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>12.078</td>
<td>-0.498</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R56C12</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.749</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.235, 84.181%; tC2Q: 0.232, 15.819%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.589</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.834</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.423</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/u_ck_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR29[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>436</td>
<td>IOR29[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C28[0][A]</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2937</td>
<td>R26C28[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>5.834</td>
<td>1.242</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOB27[A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/u_ck_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3807</td>
<td>BOTTOMSIDE[0]</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.611</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/u_ck_gen/PCLK</td>
</tr>
<tr>
<td>12.576</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/u_ck_gen</td>
</tr>
<tr>
<td>12.423</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB27[A]</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/u_ck_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.749</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.242, 84.265%; tC2Q: 0.232, 15.735%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.589</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.834</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.423</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[23].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR29[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>436</td>
<td>IOR29[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C28[0][A]</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2937</td>
<td>R26C28[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>5.834</td>
<td>1.242</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOB35[A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[23].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3807</td>
<td>BOTTOMSIDE[0]</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.611</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB35[A]</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[23].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>12.576</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[23].u_cmd_gen</td>
</tr>
<tr>
<td>12.423</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB35[A]</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[23].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.749</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.242, 84.265%; tC2Q: 0.232, 15.735%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.589</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.834</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.423</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR29[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>436</td>
<td>IOR29[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C28[0][A]</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2937</td>
<td>R26C28[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>5.834</td>
<td>1.242</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOB9[A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3807</td>
<td>BOTTOMSIDE[0]</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.611</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB9[A]</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>12.576</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen</td>
</tr>
<tr>
<td>12.423</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB9[A]</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.749</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.242, 84.265%; tC2Q: 0.232, 15.735%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.589</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.834</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.423</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR29[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>436</td>
<td>IOR29[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C28[0][A]</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2937</td>
<td>R26C28[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>5.834</td>
<td>1.242</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOB26[A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3807</td>
<td>BOTTOMSIDE[0]</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.611</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB26[A]</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>12.576</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen</td>
</tr>
<tr>
<td>12.423</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB26[A]</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.749</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.242, 84.265%; tC2Q: 0.232, 15.735%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.589</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.834</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.423</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR29[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>436</td>
<td>IOR29[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C28[0][A]</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2937</td>
<td>R26C28[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>5.834</td>
<td>1.242</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL29[A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3807</td>
<td>BOTTOMSIDE[0]</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.611</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>12.576</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen</td>
</tr>
<tr>
<td>12.423</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL29[A]</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.749</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.242, 84.265%; tC2Q: 0.232, 15.735%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.589</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.834</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.423</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR29[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>436</td>
<td>IOR29[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C28[0][A]</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2937</td>
<td>R26C28[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>5.834</td>
<td>1.242</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOB4[A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3807</td>
<td>BOTTOMSIDE[0]</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.611</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB4[A]</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>12.576</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen</td>
</tr>
<tr>
<td>12.423</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB4[A]</td>
<td>u_ddr3_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.749</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.242, 84.265%; tC2Q: 0.232, 15.735%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.628</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>53.378</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>54.006</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK_400M:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>51.250</td>
<td>51.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>51.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_400M</td>
</tr>
<tr>
<td>51.250</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>111</td>
<td>PLL_R[0]</td>
<td>u_ddr_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>52.764</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C53[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>52.966</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>52</td>
<td>R36C53[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>53.378</td>
<td>0.412</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C50[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>51.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>51.392</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>52.068</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>225</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>53.960</td>
<td>1.892</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C50[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/CLK</td>
</tr>
<tr>
<td>53.995</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
<tr>
<td>54.006</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C50[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.446</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.514, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.412, 67.102%; tC2Q: 0.202, 32.898%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.067, 52.211%; route: 1.892, 47.789%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.608</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.342</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.949</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sd_ctrl_top/u_sd_init/sd_init_done_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sd_read_model/rd_sec_cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_sd_ctrl_top/div_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sd_ctrl_top/div_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>48</td>
<td>R16C49[0][A]</td>
<td>u_sd_ctrl_top/u_sd_init/div_clk_s1/Q</td>
</tr>
<tr>
<td>21.194</td>
<td>1.194</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C52[2][B]</td>
<td>u_sd_ctrl_top/u_sd_init/sd_init_done_s0/CLK</td>
</tr>
<tr>
<td>21.396</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R20C52[2][B]</td>
<td style=" font-weight:bold;">u_sd_ctrl_top/u_sd_init/sd_init_done_s0/Q</td>
</tr>
<tr>
<td>21.810</td>
<td>0.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C48[3][B]</td>
<td>u_sd_read_model/n13_s2/I2</td>
</tr>
<tr>
<td>22.201</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>66</td>
<td>R23C48[3][B]</td>
<td style=" background: #97FFFF;">u_sd_read_model/n13_s2/F</td>
</tr>
<tr>
<td>22.342</td>
<td>0.141</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C48[2][A]</td>
<td style=" font-weight:bold;">u_sd_read_model/rd_sec_cnt_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR29[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>436</td>
<td>IOR29[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>22.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C48[2][A]</td>
<td>u_sd_read_model/rd_sec_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>22.938</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sd_read_model/rd_sec_cnt_1_s0</td>
</tr>
<tr>
<td>22.949</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C48[2][A]</td>
<td>u_sd_read_model/rd_sec_cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.710</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.194, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 34.054%; route: 0.555, 48.352%; tC2Q: 0.202, 17.593%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.608</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.342</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.949</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sd_ctrl_top/u_sd_init/sd_init_done_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sd_read_model/rd_sec_cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_sd_ctrl_top/div_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sd_ctrl_top/div_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>48</td>
<td>R16C49[0][A]</td>
<td>u_sd_ctrl_top/u_sd_init/div_clk_s1/Q</td>
</tr>
<tr>
<td>21.194</td>
<td>1.194</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C52[2][B]</td>
<td>u_sd_ctrl_top/u_sd_init/sd_init_done_s0/CLK</td>
</tr>
<tr>
<td>21.396</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R20C52[2][B]</td>
<td style=" font-weight:bold;">u_sd_ctrl_top/u_sd_init/sd_init_done_s0/Q</td>
</tr>
<tr>
<td>21.810</td>
<td>0.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C48[3][B]</td>
<td>u_sd_read_model/n13_s2/I2</td>
</tr>
<tr>
<td>22.201</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>66</td>
<td>R23C48[3][B]</td>
<td style=" background: #97FFFF;">u_sd_read_model/n13_s2/F</td>
</tr>
<tr>
<td>22.342</td>
<td>0.141</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C48[1][A]</td>
<td style=" font-weight:bold;">u_sd_read_model/rd_sec_cnt_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR29[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>436</td>
<td>IOR29[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>22.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C48[1][A]</td>
<td>u_sd_read_model/rd_sec_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>22.938</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sd_read_model/rd_sec_cnt_2_s0</td>
</tr>
<tr>
<td>22.949</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C48[1][A]</td>
<td>u_sd_read_model/rd_sec_cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.710</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.194, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 34.054%; route: 0.555, 48.352%; tC2Q: 0.202, 17.593%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.608</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.342</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.949</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sd_ctrl_top/u_sd_init/sd_init_done_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sd_read_model/rd_sec_cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_sd_ctrl_top/div_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sd_ctrl_top/div_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>48</td>
<td>R16C49[0][A]</td>
<td>u_sd_ctrl_top/u_sd_init/div_clk_s1/Q</td>
</tr>
<tr>
<td>21.194</td>
<td>1.194</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C52[2][B]</td>
<td>u_sd_ctrl_top/u_sd_init/sd_init_done_s0/CLK</td>
</tr>
<tr>
<td>21.396</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R20C52[2][B]</td>
<td style=" font-weight:bold;">u_sd_ctrl_top/u_sd_init/sd_init_done_s0/Q</td>
</tr>
<tr>
<td>21.810</td>
<td>0.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C48[3][B]</td>
<td>u_sd_read_model/n13_s2/I2</td>
</tr>
<tr>
<td>22.201</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>66</td>
<td>R23C48[3][B]</td>
<td style=" background: #97FFFF;">u_sd_read_model/n13_s2/F</td>
</tr>
<tr>
<td>22.342</td>
<td>0.141</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C48[0][A]</td>
<td style=" font-weight:bold;">u_sd_read_model/rd_sec_cnt_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR29[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>436</td>
<td>IOR29[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>22.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C48[0][A]</td>
<td>u_sd_read_model/rd_sec_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>22.938</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sd_read_model/rd_sec_cnt_3_s0</td>
</tr>
<tr>
<td>22.949</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C48[0][A]</td>
<td>u_sd_read_model/rd_sec_cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.710</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.194, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 34.054%; route: 0.555, 48.352%; tC2Q: 0.202, 17.593%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.608</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.342</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.949</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sd_ctrl_top/u_sd_init/sd_init_done_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sd_read_model/rd_sec_cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_sd_ctrl_top/div_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sd_ctrl_top/div_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>48</td>
<td>R16C49[0][A]</td>
<td>u_sd_ctrl_top/u_sd_init/div_clk_s1/Q</td>
</tr>
<tr>
<td>21.194</td>
<td>1.194</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C52[2][B]</td>
<td>u_sd_ctrl_top/u_sd_init/sd_init_done_s0/CLK</td>
</tr>
<tr>
<td>21.396</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R20C52[2][B]</td>
<td style=" font-weight:bold;">u_sd_ctrl_top/u_sd_init/sd_init_done_s0/Q</td>
</tr>
<tr>
<td>21.810</td>
<td>0.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C48[3][B]</td>
<td>u_sd_read_model/n13_s2/I2</td>
</tr>
<tr>
<td>22.201</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>66</td>
<td>R23C48[3][B]</td>
<td style=" background: #97FFFF;">u_sd_read_model/n13_s2/F</td>
</tr>
<tr>
<td>22.342</td>
<td>0.141</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C48[0][B]</td>
<td style=" font-weight:bold;">u_sd_read_model/rd_sec_cnt_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR29[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>436</td>
<td>IOR29[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>22.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C48[0][B]</td>
<td>u_sd_read_model/rd_sec_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>22.938</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sd_read_model/rd_sec_cnt_4_s0</td>
</tr>
<tr>
<td>22.949</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C48[0][B]</td>
<td>u_sd_read_model/rd_sec_cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.710</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.194, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 34.054%; route: 0.555, 48.352%; tC2Q: 0.202, 17.593%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.608</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.342</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.949</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sd_ctrl_top/u_sd_init/sd_init_done_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sd_read_model/rd_sec_cnt_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_sd_ctrl_top/div_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sd_ctrl_top/div_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>48</td>
<td>R16C49[0][A]</td>
<td>u_sd_ctrl_top/u_sd_init/div_clk_s1/Q</td>
</tr>
<tr>
<td>21.194</td>
<td>1.194</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C52[2][B]</td>
<td>u_sd_ctrl_top/u_sd_init/sd_init_done_s0/CLK</td>
</tr>
<tr>
<td>21.396</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R20C52[2][B]</td>
<td style=" font-weight:bold;">u_sd_ctrl_top/u_sd_init/sd_init_done_s0/Q</td>
</tr>
<tr>
<td>21.810</td>
<td>0.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C48[3][B]</td>
<td>u_sd_read_model/n13_s2/I2</td>
</tr>
<tr>
<td>22.201</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>66</td>
<td>R23C48[3][B]</td>
<td style=" background: #97FFFF;">u_sd_read_model/n13_s2/F</td>
</tr>
<tr>
<td>22.342</td>
<td>0.141</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C48[0][A]</td>
<td style=" font-weight:bold;">u_sd_read_model/rd_sec_cnt_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR29[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>436</td>
<td>IOR29[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>22.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C48[0][A]</td>
<td>u_sd_read_model/rd_sec_cnt_5_s0/CLK</td>
</tr>
<tr>
<td>22.938</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sd_read_model/rd_sec_cnt_5_s0</td>
</tr>
<tr>
<td>22.949</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C48[0][A]</td>
<td>u_sd_read_model/rd_sec_cnt_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.710</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.194, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 34.054%; route: 0.555, 48.352%; tC2Q: 0.202, 17.593%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.608</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.342</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.949</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sd_ctrl_top/u_sd_init/sd_init_done_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sd_read_model/rd_sec_cnt_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_sd_ctrl_top/div_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sd_ctrl_top/div_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>48</td>
<td>R16C49[0][A]</td>
<td>u_sd_ctrl_top/u_sd_init/div_clk_s1/Q</td>
</tr>
<tr>
<td>21.194</td>
<td>1.194</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C52[2][B]</td>
<td>u_sd_ctrl_top/u_sd_init/sd_init_done_s0/CLK</td>
</tr>
<tr>
<td>21.396</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R20C52[2][B]</td>
<td style=" font-weight:bold;">u_sd_ctrl_top/u_sd_init/sd_init_done_s0/Q</td>
</tr>
<tr>
<td>21.810</td>
<td>0.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C48[3][B]</td>
<td>u_sd_read_model/n13_s2/I2</td>
</tr>
<tr>
<td>22.201</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>66</td>
<td>R23C48[3][B]</td>
<td style=" background: #97FFFF;">u_sd_read_model/n13_s2/F</td>
</tr>
<tr>
<td>22.342</td>
<td>0.141</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C48[1][B]</td>
<td style=" font-weight:bold;">u_sd_read_model/rd_sec_cnt_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR29[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>436</td>
<td>IOR29[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>22.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C48[1][B]</td>
<td>u_sd_read_model/rd_sec_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>22.938</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sd_read_model/rd_sec_cnt_6_s0</td>
</tr>
<tr>
<td>22.949</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C48[1][B]</td>
<td>u_sd_read_model/rd_sec_cnt_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.710</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.194, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 34.054%; route: 0.555, 48.352%; tC2Q: 0.202, 17.593%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.608</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.342</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.949</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sd_ctrl_top/u_sd_init/sd_init_done_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sd_read_model/rd_sec_cnt_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_sd_ctrl_top/div_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sd_ctrl_top/div_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>48</td>
<td>R16C49[0][A]</td>
<td>u_sd_ctrl_top/u_sd_init/div_clk_s1/Q</td>
</tr>
<tr>
<td>21.194</td>
<td>1.194</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C52[2][B]</td>
<td>u_sd_ctrl_top/u_sd_init/sd_init_done_s0/CLK</td>
</tr>
<tr>
<td>21.396</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R20C52[2][B]</td>
<td style=" font-weight:bold;">u_sd_ctrl_top/u_sd_init/sd_init_done_s0/Q</td>
</tr>
<tr>
<td>21.810</td>
<td>0.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C48[3][B]</td>
<td>u_sd_read_model/n13_s2/I2</td>
</tr>
<tr>
<td>22.201</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>66</td>
<td>R23C48[3][B]</td>
<td style=" background: #97FFFF;">u_sd_read_model/n13_s2/F</td>
</tr>
<tr>
<td>22.342</td>
<td>0.141</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C48[1][A]</td>
<td style=" font-weight:bold;">u_sd_read_model/rd_sec_cnt_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR29[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>436</td>
<td>IOR29[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>22.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C48[1][A]</td>
<td>u_sd_read_model/rd_sec_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>22.938</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sd_read_model/rd_sec_cnt_7_s0</td>
</tr>
<tr>
<td>22.949</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C48[1][A]</td>
<td>u_sd_read_model/rd_sec_cnt_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.710</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.194, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 34.054%; route: 0.555, 48.352%; tC2Q: 0.202, 17.593%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.608</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.342</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.949</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sd_ctrl_top/u_sd_init/sd_init_done_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sd_read_model/rd_flow_state_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_sd_ctrl_top/div_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sd_ctrl_top/div_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>48</td>
<td>R16C49[0][A]</td>
<td>u_sd_ctrl_top/u_sd_init/div_clk_s1/Q</td>
</tr>
<tr>
<td>21.194</td>
<td>1.194</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C52[2][B]</td>
<td>u_sd_ctrl_top/u_sd_init/sd_init_done_s0/CLK</td>
</tr>
<tr>
<td>21.396</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R20C52[2][B]</td>
<td style=" font-weight:bold;">u_sd_ctrl_top/u_sd_init/sd_init_done_s0/Q</td>
</tr>
<tr>
<td>21.810</td>
<td>0.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C48[3][B]</td>
<td>u_sd_read_model/n13_s2/I2</td>
</tr>
<tr>
<td>22.201</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>66</td>
<td>R23C48[3][B]</td>
<td style=" background: #97FFFF;">u_sd_read_model/n13_s2/F</td>
</tr>
<tr>
<td>22.342</td>
<td>0.141</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C48[2][A]</td>
<td style=" font-weight:bold;">u_sd_read_model/rd_flow_state_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR29[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>436</td>
<td>IOR29[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>22.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C48[2][A]</td>
<td>u_sd_read_model/rd_flow_state_s0/CLK</td>
</tr>
<tr>
<td>22.938</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sd_read_model/rd_flow_state_s0</td>
</tr>
<tr>
<td>22.949</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C48[2][A]</td>
<td>u_sd_read_model/rd_flow_state_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.710</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.194, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 34.054%; route: 0.555, 48.352%; tC2Q: 0.202, 17.593%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.605</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.345</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.949</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sd_ctrl_top/u_sd_init/sd_init_done_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sd_read_model/rd_sec_addr_21_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_sd_ctrl_top/div_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sd_ctrl_top/div_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>48</td>
<td>R16C49[0][A]</td>
<td>u_sd_ctrl_top/u_sd_init/div_clk_s1/Q</td>
</tr>
<tr>
<td>21.194</td>
<td>1.194</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C52[2][B]</td>
<td>u_sd_ctrl_top/u_sd_init/sd_init_done_s0/CLK</td>
</tr>
<tr>
<td>21.396</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R20C52[2][B]</td>
<td style=" font-weight:bold;">u_sd_ctrl_top/u_sd_init/sd_init_done_s0/Q</td>
</tr>
<tr>
<td>21.810</td>
<td>0.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C48[3][B]</td>
<td>u_sd_read_model/n13_s2/I2</td>
</tr>
<tr>
<td>22.201</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>66</td>
<td>R23C48[3][B]</td>
<td style=" background: #97FFFF;">u_sd_read_model/n13_s2/F</td>
</tr>
<tr>
<td>22.345</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C48[2][A]</td>
<td style=" font-weight:bold;">u_sd_read_model/rd_sec_addr_21_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR29[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>436</td>
<td>IOR29[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>22.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C48[2][A]</td>
<td>u_sd_read_model/rd_sec_addr_21_s1/CLK</td>
</tr>
<tr>
<td>22.938</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sd_read_model/rd_sec_addr_21_s1</td>
</tr>
<tr>
<td>22.949</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C48[2][A]</td>
<td>u_sd_read_model/rd_sec_addr_21_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.710</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.194, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 33.967%; route: 0.558, 48.484%; tC2Q: 0.202, 17.548%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.605</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.345</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.949</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sd_ctrl_top/u_sd_init/sd_init_done_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sd_read_model/rd_sec_cnt_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_sd_ctrl_top/div_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sd_ctrl_top/div_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>48</td>
<td>R16C49[0][A]</td>
<td>u_sd_ctrl_top/u_sd_init/div_clk_s1/Q</td>
</tr>
<tr>
<td>21.194</td>
<td>1.194</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C52[2][B]</td>
<td>u_sd_ctrl_top/u_sd_init/sd_init_done_s0/CLK</td>
</tr>
<tr>
<td>21.396</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R20C52[2][B]</td>
<td style=" font-weight:bold;">u_sd_ctrl_top/u_sd_init/sd_init_done_s0/Q</td>
</tr>
<tr>
<td>21.810</td>
<td>0.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C48[3][B]</td>
<td>u_sd_read_model/n13_s2/I2</td>
</tr>
<tr>
<td>22.201</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>66</td>
<td>R23C48[3][B]</td>
<td style=" background: #97FFFF;">u_sd_read_model/n13_s2/F</td>
</tr>
<tr>
<td>22.345</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C48[0][A]</td>
<td style=" font-weight:bold;">u_sd_read_model/rd_sec_cnt_14_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR29[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>436</td>
<td>IOR29[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>22.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C48[0][A]</td>
<td>u_sd_read_model/rd_sec_cnt_14_s0/CLK</td>
</tr>
<tr>
<td>22.938</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sd_read_model/rd_sec_cnt_14_s0</td>
</tr>
<tr>
<td>22.949</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C48[0][A]</td>
<td>u_sd_read_model/rd_sec_cnt_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.710</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.194, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 33.967%; route: 0.558, 48.484%; tC2Q: 0.202, 17.548%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.605</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.345</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.949</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sd_ctrl_top/u_sd_init/sd_init_done_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sd_read_model/rd_sec_cnt_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_sd_ctrl_top/div_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sd_ctrl_top/div_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>48</td>
<td>R16C49[0][A]</td>
<td>u_sd_ctrl_top/u_sd_init/div_clk_s1/Q</td>
</tr>
<tr>
<td>21.194</td>
<td>1.194</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C52[2][B]</td>
<td>u_sd_ctrl_top/u_sd_init/sd_init_done_s0/CLK</td>
</tr>
<tr>
<td>21.396</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R20C52[2][B]</td>
<td style=" font-weight:bold;">u_sd_ctrl_top/u_sd_init/sd_init_done_s0/Q</td>
</tr>
<tr>
<td>21.810</td>
<td>0.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C48[3][B]</td>
<td>u_sd_read_model/n13_s2/I2</td>
</tr>
<tr>
<td>22.201</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>66</td>
<td>R23C48[3][B]</td>
<td style=" background: #97FFFF;">u_sd_read_model/n13_s2/F</td>
</tr>
<tr>
<td>22.345</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C48[0][B]</td>
<td style=" font-weight:bold;">u_sd_read_model/rd_sec_cnt_15_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR29[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>436</td>
<td>IOR29[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>22.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C48[0][B]</td>
<td>u_sd_read_model/rd_sec_cnt_15_s0/CLK</td>
</tr>
<tr>
<td>22.938</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sd_read_model/rd_sec_cnt_15_s0</td>
</tr>
<tr>
<td>22.949</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C48[0][B]</td>
<td>u_sd_read_model/rd_sec_cnt_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.710</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.194, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 33.967%; route: 0.558, 48.484%; tC2Q: 0.202, 17.548%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.492</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.458</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.949</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sd_ctrl_top/u_sd_init/sd_init_done_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sd_read_model/rd_start_en_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_sd_ctrl_top/div_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sd_ctrl_top/div_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>48</td>
<td>R16C49[0][A]</td>
<td>u_sd_ctrl_top/u_sd_init/div_clk_s1/Q</td>
</tr>
<tr>
<td>21.194</td>
<td>1.194</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C52[2][B]</td>
<td>u_sd_ctrl_top/u_sd_init/sd_init_done_s0/CLK</td>
</tr>
<tr>
<td>21.396</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R20C52[2][B]</td>
<td style=" font-weight:bold;">u_sd_ctrl_top/u_sd_init/sd_init_done_s0/Q</td>
</tr>
<tr>
<td>21.810</td>
<td>0.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C48[3][B]</td>
<td>u_sd_read_model/n13_s2/I2</td>
</tr>
<tr>
<td>22.201</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>66</td>
<td>R23C48[3][B]</td>
<td style=" background: #97FFFF;">u_sd_read_model/n13_s2/F</td>
</tr>
<tr>
<td>22.458</td>
<td>0.257</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C50[2][A]</td>
<td style=" font-weight:bold;">u_sd_read_model/rd_start_en_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR29[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>436</td>
<td>IOR29[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>22.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C50[2][A]</td>
<td>u_sd_read_model/rd_start_en_s0/CLK</td>
</tr>
<tr>
<td>22.938</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sd_read_model/rd_start_en_s0</td>
</tr>
<tr>
<td>22.949</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C50[2][A]</td>
<td>u_sd_read_model/rd_start_en_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.710</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.194, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 30.930%; route: 0.671, 53.092%; tC2Q: 0.202, 15.979%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.483</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.467</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.949</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sd_ctrl_top/u_sd_init/sd_init_done_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sd_read_model/rd_sec_addr_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_sd_ctrl_top/div_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sd_ctrl_top/div_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>48</td>
<td>R16C49[0][A]</td>
<td>u_sd_ctrl_top/u_sd_init/div_clk_s1/Q</td>
</tr>
<tr>
<td>21.194</td>
<td>1.194</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C52[2][B]</td>
<td>u_sd_ctrl_top/u_sd_init/sd_init_done_s0/CLK</td>
</tr>
<tr>
<td>21.396</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R20C52[2][B]</td>
<td style=" font-weight:bold;">u_sd_ctrl_top/u_sd_init/sd_init_done_s0/Q</td>
</tr>
<tr>
<td>21.810</td>
<td>0.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C48[3][B]</td>
<td>u_sd_read_model/n13_s2/I2</td>
</tr>
<tr>
<td>22.201</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>66</td>
<td>R23C48[3][B]</td>
<td style=" background: #97FFFF;">u_sd_read_model/n13_s2/F</td>
</tr>
<tr>
<td>22.467</td>
<td>0.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C47[0][B]</td>
<td style=" font-weight:bold;">u_sd_read_model/rd_sec_addr_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR29[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>436</td>
<td>IOR29[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>22.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C47[0][B]</td>
<td>u_sd_read_model/rd_sec_addr_2_s1/CLK</td>
</tr>
<tr>
<td>22.938</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sd_read_model/rd_sec_addr_2_s1</td>
</tr>
<tr>
<td>22.949</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C47[0][B]</td>
<td>u_sd_read_model/rd_sec_addr_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.710</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.194, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 30.712%; route: 0.680, 53.421%; tC2Q: 0.202, 15.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.483</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.467</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.949</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sd_ctrl_top/u_sd_init/sd_init_done_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sd_read_model/rd_sec_addr_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_sd_ctrl_top/div_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sd_ctrl_top/div_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>48</td>
<td>R16C49[0][A]</td>
<td>u_sd_ctrl_top/u_sd_init/div_clk_s1/Q</td>
</tr>
<tr>
<td>21.194</td>
<td>1.194</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C52[2][B]</td>
<td>u_sd_ctrl_top/u_sd_init/sd_init_done_s0/CLK</td>
</tr>
<tr>
<td>21.396</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R20C52[2][B]</td>
<td style=" font-weight:bold;">u_sd_ctrl_top/u_sd_init/sd_init_done_s0/Q</td>
</tr>
<tr>
<td>21.810</td>
<td>0.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C48[3][B]</td>
<td>u_sd_read_model/n13_s2/I2</td>
</tr>
<tr>
<td>22.201</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>66</td>
<td>R23C48[3][B]</td>
<td style=" background: #97FFFF;">u_sd_read_model/n13_s2/F</td>
</tr>
<tr>
<td>22.467</td>
<td>0.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C47[0][A]</td>
<td style=" font-weight:bold;">u_sd_read_model/rd_sec_addr_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR29[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>436</td>
<td>IOR29[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>22.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C47[0][A]</td>
<td>u_sd_read_model/rd_sec_addr_3_s1/CLK</td>
</tr>
<tr>
<td>22.938</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sd_read_model/rd_sec_addr_3_s1</td>
</tr>
<tr>
<td>22.949</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C47[0][A]</td>
<td>u_sd_read_model/rd_sec_addr_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.710</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.194, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 30.712%; route: 0.680, 53.421%; tC2Q: 0.202, 15.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.483</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.467</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.949</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sd_ctrl_top/u_sd_init/sd_init_done_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sd_read_model/rd_sec_addr_18_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_sd_ctrl_top/div_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sd_ctrl_top/div_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>48</td>
<td>R16C49[0][A]</td>
<td>u_sd_ctrl_top/u_sd_init/div_clk_s1/Q</td>
</tr>
<tr>
<td>21.194</td>
<td>1.194</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C52[2][B]</td>
<td>u_sd_ctrl_top/u_sd_init/sd_init_done_s0/CLK</td>
</tr>
<tr>
<td>21.396</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R20C52[2][B]</td>
<td style=" font-weight:bold;">u_sd_ctrl_top/u_sd_init/sd_init_done_s0/Q</td>
</tr>
<tr>
<td>21.810</td>
<td>0.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C48[3][B]</td>
<td>u_sd_read_model/n13_s2/I2</td>
</tr>
<tr>
<td>22.201</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>66</td>
<td>R23C48[3][B]</td>
<td style=" background: #97FFFF;">u_sd_read_model/n13_s2/F</td>
</tr>
<tr>
<td>22.467</td>
<td>0.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C47[1][A]</td>
<td style=" font-weight:bold;">u_sd_read_model/rd_sec_addr_18_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR29[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>436</td>
<td>IOR29[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>22.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C47[1][A]</td>
<td>u_sd_read_model/rd_sec_addr_18_s1/CLK</td>
</tr>
<tr>
<td>22.938</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sd_read_model/rd_sec_addr_18_s1</td>
</tr>
<tr>
<td>22.949</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C47[1][A]</td>
<td>u_sd_read_model/rd_sec_addr_18_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.710</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.194, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 30.712%; route: 0.680, 53.421%; tC2Q: 0.202, 15.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.483</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.467</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.949</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sd_ctrl_top/u_sd_init/sd_init_done_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sd_read_model/rd_sec_addr_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_sd_ctrl_top/div_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sd_ctrl_top/div_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>48</td>
<td>R16C49[0][A]</td>
<td>u_sd_ctrl_top/u_sd_init/div_clk_s1/Q</td>
</tr>
<tr>
<td>21.194</td>
<td>1.194</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C52[2][B]</td>
<td>u_sd_ctrl_top/u_sd_init/sd_init_done_s0/CLK</td>
</tr>
<tr>
<td>21.396</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R20C52[2][B]</td>
<td style=" font-weight:bold;">u_sd_ctrl_top/u_sd_init/sd_init_done_s0/Q</td>
</tr>
<tr>
<td>21.810</td>
<td>0.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C48[3][B]</td>
<td>u_sd_read_model/n13_s2/I2</td>
</tr>
<tr>
<td>22.201</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>66</td>
<td>R23C48[3][B]</td>
<td style=" background: #97FFFF;">u_sd_read_model/n13_s2/F</td>
</tr>
<tr>
<td>22.467</td>
<td>0.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C46[0][B]</td>
<td style=" font-weight:bold;">u_sd_read_model/rd_sec_addr_8_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR29[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>436</td>
<td>IOR29[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>22.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C46[0][B]</td>
<td>u_sd_read_model/rd_sec_addr_8_s1/CLK</td>
</tr>
<tr>
<td>22.938</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sd_read_model/rd_sec_addr_8_s1</td>
</tr>
<tr>
<td>22.949</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C46[0][B]</td>
<td>u_sd_read_model/rd_sec_addr_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.710</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.194, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 30.711%; route: 0.680, 53.423%; tC2Q: 0.202, 15.866%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.483</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.467</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.949</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sd_ctrl_top/u_sd_init/sd_init_done_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sd_read_model/rd_sec_addr_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_sd_ctrl_top/div_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sd_ctrl_top/div_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>48</td>
<td>R16C49[0][A]</td>
<td>u_sd_ctrl_top/u_sd_init/div_clk_s1/Q</td>
</tr>
<tr>
<td>21.194</td>
<td>1.194</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C52[2][B]</td>
<td>u_sd_ctrl_top/u_sd_init/sd_init_done_s0/CLK</td>
</tr>
<tr>
<td>21.396</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R20C52[2][B]</td>
<td style=" font-weight:bold;">u_sd_ctrl_top/u_sd_init/sd_init_done_s0/Q</td>
</tr>
<tr>
<td>21.810</td>
<td>0.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C48[3][B]</td>
<td>u_sd_read_model/n13_s2/I2</td>
</tr>
<tr>
<td>22.201</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>66</td>
<td>R23C48[3][B]</td>
<td style=" background: #97FFFF;">u_sd_read_model/n13_s2/F</td>
</tr>
<tr>
<td>22.467</td>
<td>0.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C46[0][A]</td>
<td style=" font-weight:bold;">u_sd_read_model/rd_sec_addr_9_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR29[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>436</td>
<td>IOR29[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>22.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C46[0][A]</td>
<td>u_sd_read_model/rd_sec_addr_9_s1/CLK</td>
</tr>
<tr>
<td>22.938</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sd_read_model/rd_sec_addr_9_s1</td>
</tr>
<tr>
<td>22.949</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C46[0][A]</td>
<td>u_sd_read_model/rd_sec_addr_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.710</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.194, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 30.711%; route: 0.680, 53.423%; tC2Q: 0.202, 15.866%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.480</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.470</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.949</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sd_ctrl_top/u_sd_init/sd_init_done_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sd_read_model/rd_sec_cnt_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_sd_ctrl_top/div_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sd_ctrl_top/div_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>48</td>
<td>R16C49[0][A]</td>
<td>u_sd_ctrl_top/u_sd_init/div_clk_s1/Q</td>
</tr>
<tr>
<td>21.194</td>
<td>1.194</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C52[2][B]</td>
<td>u_sd_ctrl_top/u_sd_init/sd_init_done_s0/CLK</td>
</tr>
<tr>
<td>21.396</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R20C52[2][B]</td>
<td style=" font-weight:bold;">u_sd_ctrl_top/u_sd_init/sd_init_done_s0/Q</td>
</tr>
<tr>
<td>21.810</td>
<td>0.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C48[3][B]</td>
<td>u_sd_read_model/n13_s2/I2</td>
</tr>
<tr>
<td>22.201</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>66</td>
<td>R23C48[3][B]</td>
<td style=" background: #97FFFF;">u_sd_read_model/n13_s2/F</td>
</tr>
<tr>
<td>22.470</td>
<td>0.269</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C46[0][A]</td>
<td style=" font-weight:bold;">u_sd_read_model/rd_sec_cnt_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR29[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>436</td>
<td>IOR29[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>22.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C46[0][A]</td>
<td>u_sd_read_model/rd_sec_cnt_8_s0/CLK</td>
</tr>
<tr>
<td>22.938</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sd_read_model/rd_sec_cnt_8_s0</td>
</tr>
<tr>
<td>22.949</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C46[0][A]</td>
<td>u_sd_read_model/rd_sec_cnt_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.710</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.194, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 30.639%; route: 0.683, 53.533%; tC2Q: 0.202, 15.829%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.480</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.470</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.949</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sd_ctrl_top/u_sd_init/sd_init_done_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sd_read_model/rd_sec_cnt_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_sd_ctrl_top/div_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sd_ctrl_top/div_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>48</td>
<td>R16C49[0][A]</td>
<td>u_sd_ctrl_top/u_sd_init/div_clk_s1/Q</td>
</tr>
<tr>
<td>21.194</td>
<td>1.194</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C52[2][B]</td>
<td>u_sd_ctrl_top/u_sd_init/sd_init_done_s0/CLK</td>
</tr>
<tr>
<td>21.396</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R20C52[2][B]</td>
<td style=" font-weight:bold;">u_sd_ctrl_top/u_sd_init/sd_init_done_s0/Q</td>
</tr>
<tr>
<td>21.810</td>
<td>0.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C48[3][B]</td>
<td>u_sd_read_model/n13_s2/I2</td>
</tr>
<tr>
<td>22.201</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>66</td>
<td>R23C48[3][B]</td>
<td style=" background: #97FFFF;">u_sd_read_model/n13_s2/F</td>
</tr>
<tr>
<td>22.470</td>
<td>0.269</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C46[0][B]</td>
<td style=" font-weight:bold;">u_sd_read_model/rd_sec_cnt_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR29[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>436</td>
<td>IOR29[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>22.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C46[0][B]</td>
<td>u_sd_read_model/rd_sec_cnt_9_s0/CLK</td>
</tr>
<tr>
<td>22.938</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sd_read_model/rd_sec_cnt_9_s0</td>
</tr>
<tr>
<td>22.949</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C46[0][B]</td>
<td>u_sd_read_model/rd_sec_cnt_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.710</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.194, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 30.639%; route: 0.683, 53.533%; tC2Q: 0.202, 15.829%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.480</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.470</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.949</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sd_ctrl_top/u_sd_init/sd_init_done_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sd_read_model/rd_sec_cnt_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_sd_ctrl_top/div_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sd_ctrl_top/div_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>48</td>
<td>R16C49[0][A]</td>
<td>u_sd_ctrl_top/u_sd_init/div_clk_s1/Q</td>
</tr>
<tr>
<td>21.194</td>
<td>1.194</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C52[2][B]</td>
<td>u_sd_ctrl_top/u_sd_init/sd_init_done_s0/CLK</td>
</tr>
<tr>
<td>21.396</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R20C52[2][B]</td>
<td style=" font-weight:bold;">u_sd_ctrl_top/u_sd_init/sd_init_done_s0/Q</td>
</tr>
<tr>
<td>21.810</td>
<td>0.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C48[3][B]</td>
<td>u_sd_read_model/n13_s2/I2</td>
</tr>
<tr>
<td>22.201</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>66</td>
<td>R23C48[3][B]</td>
<td style=" background: #97FFFF;">u_sd_read_model/n13_s2/F</td>
</tr>
<tr>
<td>22.470</td>
<td>0.269</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C46[1][A]</td>
<td style=" font-weight:bold;">u_sd_read_model/rd_sec_cnt_12_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR29[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>436</td>
<td>IOR29[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>22.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C46[1][A]</td>
<td>u_sd_read_model/rd_sec_cnt_12_s0/CLK</td>
</tr>
<tr>
<td>22.938</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sd_read_model/rd_sec_cnt_12_s0</td>
</tr>
<tr>
<td>22.949</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C46[1][A]</td>
<td>u_sd_read_model/rd_sec_cnt_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.710</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.194, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 30.639%; route: 0.683, 53.533%; tC2Q: 0.202, 15.829%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.480</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.470</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.949</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sd_ctrl_top/u_sd_init/sd_init_done_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sd_read_model/rd_sec_cnt_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_sd_ctrl_top/div_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sd_ctrl_top/div_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>48</td>
<td>R16C49[0][A]</td>
<td>u_sd_ctrl_top/u_sd_init/div_clk_s1/Q</td>
</tr>
<tr>
<td>21.194</td>
<td>1.194</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C52[2][B]</td>
<td>u_sd_ctrl_top/u_sd_init/sd_init_done_s0/CLK</td>
</tr>
<tr>
<td>21.396</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R20C52[2][B]</td>
<td style=" font-weight:bold;">u_sd_ctrl_top/u_sd_init/sd_init_done_s0/Q</td>
</tr>
<tr>
<td>21.810</td>
<td>0.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C48[3][B]</td>
<td>u_sd_read_model/n13_s2/I2</td>
</tr>
<tr>
<td>22.201</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>66</td>
<td>R23C48[3][B]</td>
<td style=" background: #97FFFF;">u_sd_read_model/n13_s2/F</td>
</tr>
<tr>
<td>22.470</td>
<td>0.269</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C46[1][B]</td>
<td style=" font-weight:bold;">u_sd_read_model/rd_sec_cnt_13_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR29[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>436</td>
<td>IOR29[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>22.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C46[1][B]</td>
<td>u_sd_read_model/rd_sec_cnt_13_s0/CLK</td>
</tr>
<tr>
<td>22.938</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sd_read_model/rd_sec_cnt_13_s0</td>
</tr>
<tr>
<td>22.949</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C46[1][B]</td>
<td>u_sd_read_model/rd_sec_cnt_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.710</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.194, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 30.639%; route: 0.683, 53.533%; tC2Q: 0.202, 15.829%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.475</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.474</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.949</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sd_ctrl_top/u_sd_init/sd_init_done_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sd_read_model/rd_busy_d0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_sd_ctrl_top/div_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sd_ctrl_top/div_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>48</td>
<td>R16C49[0][A]</td>
<td>u_sd_ctrl_top/u_sd_init/div_clk_s1/Q</td>
</tr>
<tr>
<td>21.194</td>
<td>1.194</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C52[2][B]</td>
<td>u_sd_ctrl_top/u_sd_init/sd_init_done_s0/CLK</td>
</tr>
<tr>
<td>21.396</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R20C52[2][B]</td>
<td style=" font-weight:bold;">u_sd_ctrl_top/u_sd_init/sd_init_done_s0/Q</td>
</tr>
<tr>
<td>21.810</td>
<td>0.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C48[3][B]</td>
<td>u_sd_read_model/n13_s2/I2</td>
</tr>
<tr>
<td>22.201</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>66</td>
<td>R23C48[3][B]</td>
<td style=" background: #97FFFF;">u_sd_read_model/n13_s2/F</td>
</tr>
<tr>
<td>22.474</td>
<td>0.273</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C50[1][A]</td>
<td style=" font-weight:bold;">u_sd_read_model/rd_busy_d0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR29[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>436</td>
<td>IOR29[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>22.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C50[1][A]</td>
<td>u_sd_read_model/rd_busy_d0_s0/CLK</td>
</tr>
<tr>
<td>22.938</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sd_read_model/rd_busy_d0_s0</td>
</tr>
<tr>
<td>22.949</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C50[1][A]</td>
<td>u_sd_read_model/rd_busy_d0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.710</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.194, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 30.535%; route: 0.687, 53.690%; tC2Q: 0.202, 15.775%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.473</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.476</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.949</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sd_ctrl_top/u_sd_init/sd_init_done_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sd_read_model/rd_sec_addr_16_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_sd_ctrl_top/div_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sd_ctrl_top/div_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>48</td>
<td>R16C49[0][A]</td>
<td>u_sd_ctrl_top/u_sd_init/div_clk_s1/Q</td>
</tr>
<tr>
<td>21.194</td>
<td>1.194</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C52[2][B]</td>
<td>u_sd_ctrl_top/u_sd_init/sd_init_done_s0/CLK</td>
</tr>
<tr>
<td>21.396</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R20C52[2][B]</td>
<td style=" font-weight:bold;">u_sd_ctrl_top/u_sd_init/sd_init_done_s0/Q</td>
</tr>
<tr>
<td>21.810</td>
<td>0.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C48[3][B]</td>
<td>u_sd_read_model/n13_s2/I2</td>
</tr>
<tr>
<td>22.201</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>66</td>
<td>R23C48[3][B]</td>
<td style=" background: #97FFFF;">u_sd_read_model/n13_s2/F</td>
</tr>
<tr>
<td>22.476</td>
<td>0.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C47[1][A]</td>
<td style=" font-weight:bold;">u_sd_read_model/rd_sec_addr_16_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR29[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>436</td>
<td>IOR29[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>22.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C47[1][A]</td>
<td>u_sd_read_model/rd_sec_addr_16_s1/CLK</td>
</tr>
<tr>
<td>22.938</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sd_read_model/rd_sec_addr_16_s1</td>
</tr>
<tr>
<td>22.949</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C47[1][A]</td>
<td>u_sd_read_model/rd_sec_addr_16_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.710</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.194, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 30.491%; route: 0.689, 53.756%; tC2Q: 0.202, 15.753%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.473</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.476</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.949</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sd_ctrl_top/u_sd_init/sd_init_done_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sd_read_model/rd_sec_addr_17_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_sd_ctrl_top/div_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sd_ctrl_top/div_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>48</td>
<td>R16C49[0][A]</td>
<td>u_sd_ctrl_top/u_sd_init/div_clk_s1/Q</td>
</tr>
<tr>
<td>21.194</td>
<td>1.194</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C52[2][B]</td>
<td>u_sd_ctrl_top/u_sd_init/sd_init_done_s0/CLK</td>
</tr>
<tr>
<td>21.396</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R20C52[2][B]</td>
<td style=" font-weight:bold;">u_sd_ctrl_top/u_sd_init/sd_init_done_s0/Q</td>
</tr>
<tr>
<td>21.810</td>
<td>0.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C48[3][B]</td>
<td>u_sd_read_model/n13_s2/I2</td>
</tr>
<tr>
<td>22.201</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>66</td>
<td>R23C48[3][B]</td>
<td style=" background: #97FFFF;">u_sd_read_model/n13_s2/F</td>
</tr>
<tr>
<td>22.476</td>
<td>0.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C47[1][B]</td>
<td style=" font-weight:bold;">u_sd_read_model/rd_sec_addr_17_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR29[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>436</td>
<td>IOR29[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>22.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C47[1][B]</td>
<td>u_sd_read_model/rd_sec_addr_17_s1/CLK</td>
</tr>
<tr>
<td>22.938</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sd_read_model/rd_sec_addr_17_s1</td>
</tr>
<tr>
<td>22.949</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C47[1][B]</td>
<td>u_sd_read_model/rd_sec_addr_17_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.710</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.194, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 30.491%; route: 0.689, 53.756%; tC2Q: 0.202, 15.753%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>-0.513</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>0.487</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK_400M</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK_400M</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_ddr_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.524</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK_400M</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_ddr_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.011</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_1_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>-0.513</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>0.487</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK_400M</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK_400M</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_ddr_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.524</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK_400M</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_ddr_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.011</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_0_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>-0.513</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>0.487</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK_400M</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK_400M</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_ddr_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.524</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK_400M</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_ddr_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.011</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_1_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>-0.513</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>0.487</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK_400M</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gw_gao_inst_0/u_la0_top/trigger_seq_start_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK_400M</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_ddr_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.524</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>gw_gao_inst_0/u_la0_top/trigger_seq_start_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK_400M</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_ddr_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.011</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>gw_gao_inst_0/u_la0_top/trigger_seq_start_s1/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>-0.513</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>0.487</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK_400M</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_21_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK_400M</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_ddr_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.524</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_21_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK_400M</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_ddr_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.011</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_21_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>-0.513</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>0.487</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK_400M</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_13_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK_400M</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_ddr_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.524</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_13_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK_400M</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_ddr_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.011</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_13_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>-0.513</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>0.487</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK_400M</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK_400M</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_ddr_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.524</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK_400M</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_ddr_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.011</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_9_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>-0.513</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>0.487</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK_400M</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK_400M</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_ddr_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.524</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK_400M</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_ddr_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.011</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_7_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>-0.513</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>0.487</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK_400M</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK_400M</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_ddr_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.524</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK_400M</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_ddr_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.011</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_6_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>-0.513</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>0.487</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK_400M</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK_400M</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_ddr_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.524</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK_400M</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_ddr_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.011</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>3807</td>
<td>ui_clk</td>
<td>-5.359</td>
<td>2.274</td>
</tr>
<tr>
<td>2937</td>
<td>ddr_rst</td>
<td>-4.781</td>
<td>1.250</td>
</tr>
<tr>
<td>436</td>
<td>sys_clk_d</td>
<td>-5.357</td>
<td>2.274</td>
</tr>
<tr>
<td>225</td>
<td>control0[0]</td>
<td>-5.056</td>
<td>2.925</td>
</tr>
<tr>
<td>182</td>
<td>eye_calib_start_rr[0]</td>
<td>4.778</td>
<td>4.493</td>
</tr>
<tr>
<td>149</td>
<td>dqsts1</td>
<td>7.549</td>
<td>1.813</td>
</tr>
<tr>
<td>148</td>
<td>dqs_reg</td>
<td>7.211</td>
<td>1.973</td>
</tr>
<tr>
<td>144</td>
<td>n28_3</td>
<td>7.092</td>
<td>1.503</td>
</tr>
<tr>
<td>135</td>
<td>ddr_wr_en_Z</td>
<td>16.846</td>
<td>0.791</td>
</tr>
<tr>
<td>130</td>
<td>n5_3</td>
<td>2.334</td>
<td>1.964</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R21C41</td>
<td>88.89%</td>
</tr>
<tr>
<td>R29C19</td>
<td>86.11%</td>
</tr>
<tr>
<td>R29C21</td>
<td>86.11%</td>
</tr>
<tr>
<td>R35C33</td>
<td>86.11%</td>
</tr>
<tr>
<td>R21C23</td>
<td>84.72%</td>
</tr>
<tr>
<td>R17C23</td>
<td>84.72%</td>
</tr>
<tr>
<td>R21C49</td>
<td>84.72%</td>
</tr>
<tr>
<td>R22C43</td>
<td>84.72%</td>
</tr>
<tr>
<td>R24C20</td>
<td>84.72%</td>
</tr>
<tr>
<td>R34C52</td>
<td>84.72%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name sys_clk -period 20 -waveform {0 10} [get_ports {sys_clk}]</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name CLK_400M -source [get_ports {sys_clk}] -master_clock sys_clk -divide_by 1 -multiply_by 8 [get_nets {memory_clk}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
