

================================================================
== Vitis HLS Report for 'SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1'
================================================================
* Date:           Sun Nov  3 13:41:41 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        LeNet_wrapper
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.670 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_123_1  |        ?|        ?|        43|         20|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 20, depth = 44


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 44
* Pipeline : 1
  Pipeline-0 : II = 20, D = 44, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [./../hw_library/stream_convolution_slideWindow.h:123]   --->   Operation 46 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%oy = alloca i32 1" [./../hw_library/stream_convolution_slideWindow.h:117]   --->   Operation 47 'alloca' 'oy' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%ox = alloca i32 1" [./../hw_library/stream_convolution_slideWindow.h:117]   --->   Operation 48 'alloca' 'ox' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%ky = alloca i32 1" [./../hw_library/stream_convolution_slideWindow.h:117]   --->   Operation 49 'alloca' 'ky' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%inp_i = alloca i32 1" [./../hw_library/stream_convolution_slideWindow.h:118]   --->   Operation 50 'alloca' 'inp_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%inp = alloca i32 1" [./../hw_library/stream_convolution_slideWindow.h:117]   --->   Operation 51 'alloca' 'inp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%kx = alloca i32 1" [./../hw_library/stream_convolution_slideWindow.h:117]   --->   Operation 52 'alloca' 'kx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%inp_j = alloca i32 1" [./../hw_library/stream_convolution_slideWindow.h:118]   --->   Operation 53 'alloca' 'inp_j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %connect_3, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %connect_4, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%mul36_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %mul36"   --->   Operation 56 'read' 'mul36_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%inputBuf = alloca i64 1" [./../hw_library/stream_convolution_slideWindow.h:107]   --->   Operation 57 'alloca' 'inputBuf' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10500> <RAM>
ST_1 : Operation 58 [1/1] (1.58ns)   --->   "%store_ln118 = store i32 0, i32 %inp_j" [./../hw_library/stream_convolution_slideWindow.h:118]   --->   Operation 58 'store' 'store_ln118' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 59 [1/1] (1.58ns)   --->   "%store_ln117 = store i32 0, i32 %kx" [./../hw_library/stream_convolution_slideWindow.h:117]   --->   Operation 59 'store' 'store_ln117' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 60 [1/1] (1.58ns)   --->   "%store_ln117 = store i32 0, i32 %inp" [./../hw_library/stream_convolution_slideWindow.h:117]   --->   Operation 60 'store' 'store_ln117' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 61 [1/1] (1.58ns)   --->   "%store_ln118 = store i32 0, i32 %inp_i" [./../hw_library/stream_convolution_slideWindow.h:118]   --->   Operation 61 'store' 'store_ln118' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 62 [1/1] (1.58ns)   --->   "%store_ln117 = store i32 0, i32 %ky" [./../hw_library/stream_convolution_slideWindow.h:117]   --->   Operation 62 'store' 'store_ln117' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 63 [1/1] (1.58ns)   --->   "%store_ln117 = store i32 0, i32 %ox" [./../hw_library/stream_convolution_slideWindow.h:117]   --->   Operation 63 'store' 'store_ln117' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 64 [1/1] (1.58ns)   --->   "%store_ln117 = store i32 0, i32 %oy" [./../hw_library/stream_convolution_slideWindow.h:117]   --->   Operation 64 'store' 'store_ln117' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 65 [1/1] (1.58ns)   --->   "%store_ln123 = store i32 0, i32 %i" [./../hw_library/stream_convolution_slideWindow.h:123]   --->   Operation 65 'store' 'store_ln123' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body"   --->   Operation 66 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.67>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%i_10 = load i32 %i" [./../hw_library/stream_convolution_slideWindow.h:123]   --->   Operation 67 'load' 'i_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%inp_i_3 = load i32 %inp_i" [./../hw_library/stream_convolution_slideWindow.h:147]   --->   Operation 68 'load' 'inp_i_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%inp_5 = load i32 %inp"   --->   Operation 69 'load' 'inp_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%inp_j_2 = load i32 %inp_j" [./../hw_library/stream_convolution_slideWindow.h:144]   --->   Operation 70 'load' 'inp_j_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (2.55ns)   --->   "%icmp_ln123 = icmp_eq  i32 %i_10, i32 %mul36_read" [./../hw_library/stream_convolution_slideWindow.h:123]   --->   Operation 71 'icmp' 'icmp_ln123' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (2.55ns)   --->   "%i_11 = add i32 %i_10, i32 1" [./../hw_library/stream_convolution_slideWindow.h:123]   --->   Operation 72 'add' 'i_11' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln123 = br i1 %icmp_ln123, void %for.body.split, void %if.end142.loopexit358.exitStub" [./../hw_library/stream_convolution_slideWindow.h:123]   --->   Operation 73 'br' 'br_ln123' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (2.55ns)   --->   "%icmp_ln126 = icmp_ult  i32 %inp_5, i32 144" [./../hw_library/stream_convolution_slideWindow.h:126]   --->   Operation 74 'icmp' 'icmp_ln126' <Predicate = (!icmp_ln123)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (1.58ns)   --->   "%br_ln126 = br i1 %icmp_ln126, void %if.end87, void %if.then39" [./../hw_library/stream_convolution_slideWindow.h:126]   --->   Operation 75 'br' 'br_ln126' <Predicate = (!icmp_ln123)> <Delay = 1.58>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%specmemcore_ln128 = specmemcore void @_ssdm_op_SpecMemCore, i8 %inElem, i64 666, i64 27, i64 18446744073709551615" [./../hw_library/stream_convolution_slideWindow.h:128]   --->   Operation 76 'specmemcore' 'specmemcore_ln128' <Predicate = (!icmp_ln123 & icmp_ln126)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (2.55ns)   --->   "%icmp_ln129 = icmp_ugt  i32 %inp_i_3, i32 11" [./../hw_library/stream_convolution_slideWindow.h:129]   --->   Operation 77 'icmp' 'icmp_ln129' <Predicate = (!icmp_ln123 & icmp_ln126)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (2.55ns)   --->   "%icmp_ln129_1 = icmp_ugt  i32 %inp_j_2, i32 11" [./../hw_library/stream_convolution_slideWindow.h:129]   --->   Operation 78 'icmp' 'icmp_ln129_1' <Predicate = (!icmp_ln123 & icmp_ln126)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.97ns)   --->   "%or_ln129 = or i1 %icmp_ln129, i1 %icmp_ln129_1" [./../hw_library/stream_convolution_slideWindow.h:129]   --->   Operation 79 'or' 'or_ln129' <Predicate = (!icmp_ln123 & icmp_ln126)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln129 = br i1 %or_ln129, void %for.inc60, void %for.inc" [./../hw_library/stream_convolution_slideWindow.h:129]   --->   Operation 80 'br' 'br_ln129' <Predicate = (!icmp_ln123 & icmp_ln126)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (2.55ns)   --->   "%inp_6 = add i32 %inp_5, i32 1" [./../hw_library/stream_convolution_slideWindow.h:143]   --->   Operation 81 'add' 'inp_6' <Predicate = (!icmp_ln123 & icmp_ln126)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (2.55ns)   --->   "%inp_j_3 = add i32 %inp_j_2, i32 1" [./../hw_library/stream_convolution_slideWindow.h:144]   --->   Operation 82 'add' 'inp_j_3' <Predicate = (!icmp_ln123 & icmp_ln126)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (2.55ns)   --->   "%icmp_ln145 = icmp_eq  i32 %inp_j_3, i32 12" [./../hw_library/stream_convolution_slideWindow.h:145]   --->   Operation 83 'icmp' 'icmp_ln145' <Predicate = (!icmp_ln123 & icmp_ln126)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln145 = br i1 %icmp_ln145, void %VITIS_LOOP_140_4.if.end87_crit_edge, void %if.then81" [./../hw_library/stream_convolution_slideWindow.h:145]   --->   Operation 84 'br' 'br_ln145' <Predicate = (!icmp_ln123 & icmp_ln126)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (1.58ns)   --->   "%store_ln118 = store i32 %inp_j_3, i32 %inp_j" [./../hw_library/stream_convolution_slideWindow.h:118]   --->   Operation 85 'store' 'store_ln118' <Predicate = (!icmp_ln123 & icmp_ln126 & !icmp_ln145)> <Delay = 1.58>
ST_2 : Operation 86 [1/1] (1.58ns)   --->   "%br_ln145 = br void %if.end87" [./../hw_library/stream_convolution_slideWindow.h:145]   --->   Operation 86 'br' 'br_ln145' <Predicate = (!icmp_ln123 & icmp_ln126 & !icmp_ln145)> <Delay = 1.58>
ST_2 : Operation 87 [1/1] (2.55ns)   --->   "%inp_i_4 = add i32 %inp_i_3, i32 1" [./../hw_library/stream_convolution_slideWindow.h:147]   --->   Operation 87 'add' 'inp_i_4' <Predicate = (!icmp_ln123 & icmp_ln126 & icmp_ln145)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (1.58ns)   --->   "%store_ln118 = store i32 0, i32 %inp_j" [./../hw_library/stream_convolution_slideWindow.h:118]   --->   Operation 88 'store' 'store_ln118' <Predicate = (!icmp_ln123 & icmp_ln126 & icmp_ln145)> <Delay = 1.58>
ST_2 : Operation 89 [1/1] (1.58ns)   --->   "%br_ln151 = br void %if.end87" [./../hw_library/stream_convolution_slideWindow.h:151]   --->   Operation 89 'br' 'br_ln151' <Predicate = (!icmp_ln123 & icmp_ln126 & icmp_ln145)> <Delay = 1.58>
ST_2 : Operation 90 [1/1] (1.58ns)   --->   "%store_ln123 = store i32 %i_11, i32 %i" [./../hw_library/stream_convolution_slideWindow.h:123]   --->   Operation 90 'store' 'store_ln123' <Predicate = (!icmp_ln123)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 7.67>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%oy_load = load i32 %oy" [./../hw_library/stream_convolution_slideWindow.h:123]   --->   Operation 91 'load' 'oy_load' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%ox_load = load i32 %ox" [./../hw_library/stream_convolution_slideWindow.h:123]   --->   Operation 92 'load' 'ox_load' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%ky_load = load i32 %ky" [./../hw_library/stream_convolution_slideWindow.h:123]   --->   Operation 93 'load' 'ky_load' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%kx_load = load i32 %kx" [./../hw_library/stream_convolution_slideWindow.h:123]   --->   Operation 94 'load' 'kx_load' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%inElem_addr_1 = getelementptr i8 %inElem, i64 0, i64 0"   --->   Operation 95 'getelementptr' 'inElem_addr_1' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%trunc_ln123 = trunc i32 %kx_load" [./../hw_library/stream_convolution_slideWindow.h:123]   --->   Operation 96 'trunc' 'trunc_ln123' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%trunc_ln123_1 = trunc i32 %ox_load" [./../hw_library/stream_convolution_slideWindow.h:123]   --->   Operation 97 'trunc' 'trunc_ln123_1' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%trunc_ln123_2 = trunc i32 %ky_load" [./../hw_library/stream_convolution_slideWindow.h:123]   --->   Operation 98 'trunc' 'trunc_ln123_2' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%trunc_ln123_3 = trunc i32 %oy_load" [./../hw_library/stream_convolution_slideWindow.h:123]   --->   Operation 99 'trunc' 'trunc_ln123_3' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (3.58ns)   --->   "%inElem_tmp = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %connect_3" [./../hw_library/stream_convolution_slideWindow.h:136]   --->   Operation 100 'read' 'inElem_tmp' <Predicate = (!icmp_ln123 & icmp_ln126 & !or_ln129)> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%trunc_ln137 = trunc i32 %inElem_tmp" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 101 'trunc' 'trunc_ln137' <Predicate = (!icmp_ln123 & icmp_ln126 & !or_ln129)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (2.32ns)   --->   "%store_ln137 = store i8 %trunc_ln137, i8 %inElem_addr_1" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 102 'store' 'store_ln137' <Predicate = (!icmp_ln123 & icmp_ln126 & !or_ln129)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_3 : Operation 103 [1/1] (2.32ns)   --->   "%store_ln131 = store i8 0, i8 %inElem_addr_1" [./../hw_library/stream_convolution_slideWindow.h:131]   --->   Operation 103 'store' 'store_ln131' <Predicate = (!icmp_ln123 & icmp_ln126 & or_ln129)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_3 : Operation 104 [1/1] (1.58ns)   --->   "%br_ln133 = br void %VITIS_LOOP_140_4" [./../hw_library/stream_convolution_slideWindow.h:133]   --->   Operation 104 'br' 'br_ln133' <Predicate = (!icmp_ln123 & icmp_ln126 & or_ln129)> <Delay = 1.58>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%empty = trunc i32 %inp_5"   --->   Operation 105 'trunc' 'empty' <Predicate = (!icmp_ln123 & icmp_ln126)> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (2.55ns)   --->   "%icmp_ln148 = icmp_eq  i32 %inp_i_4, i32 12" [./../hw_library/stream_convolution_slideWindow.h:148]   --->   Operation 106 'icmp' 'icmp_ln148' <Predicate = (!icmp_ln123 & icmp_ln126 & icmp_ln145)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 107 [1/1] (0.69ns)   --->   "%inp_i_5 = select i1 %icmp_ln148, i32 0, i32 %inp_i_4" [./../hw_library/stream_convolution_slideWindow.h:148]   --->   Operation 107 'select' 'inp_i_5' <Predicate = (!icmp_ln123 & icmp_ln126 & icmp_ln145)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 108 [1/1] (1.58ns)   --->   "%store_ln118 = store i32 %inp_i_5, i32 %inp_i" [./../hw_library/stream_convolution_slideWindow.h:118]   --->   Operation 108 'store' 'store_ln118' <Predicate = (!icmp_ln123 & icmp_ln126 & icmp_ln145)> <Delay = 1.58>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%inp_1 = phi i32 %inp_6, void %if.then81, i32 %inp_5, void %for.body.split, i32 %inp_6, void %VITIS_LOOP_140_4.if.end87_crit_edge"   --->   Operation 109 'phi' 'inp_1' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (2.55ns)   --->   "%icmp_ln153 = icmp_ugt  i32 %inp_1, i32 72" [./../hw_library/stream_convolution_slideWindow.h:153]   --->   Operation 110 'icmp' 'icmp_ln153' <Predicate = (!icmp_ln123)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 111 [1/1] (1.58ns)   --->   "%br_ln153 = br i1 %icmp_ln153, void %for.inc126, void %VITIS_LOOP_158_5" [./../hw_library/stream_convolution_slideWindow.h:153]   --->   Operation 111 'br' 'br_ln153' <Predicate = (!icmp_ln123)> <Delay = 1.58>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%kx_load_1 = load i32 %kx" [./../hw_library/stream_convolution_slideWindow.h:162]   --->   Operation 112 'load' 'kx_load_1' <Predicate = (!icmp_ln123 & icmp_ln153)> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (1.73ns)   --->   "%tmp = add i10 %trunc_ln123_3, i10 %trunc_ln123_2" [./../hw_library/stream_convolution_slideWindow.h:123]   --->   Operation 113 'add' 'tmp' <Predicate = (!icmp_ln123 & icmp_ln153)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%empty_186 = trunc i10 %tmp" [./../hw_library/stream_convolution_slideWindow.h:123]   --->   Operation 114 'trunc' 'empty_186' <Predicate = (!icmp_ln123 & icmp_ln153)> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%p_shl5 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %empty_186, i4 0" [./../hw_library/stream_convolution_slideWindow.h:123]   --->   Operation 115 'bitconcatenate' 'p_shl5' <Predicate = (!icmp_ln123 & icmp_ln153)> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%p_shl6 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %tmp, i2 0" [./../hw_library/stream_convolution_slideWindow.h:123]   --->   Operation 116 'bitconcatenate' 'p_shl6' <Predicate = (!icmp_ln123 & icmp_ln153)> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (1.54ns)   --->   "%tmp17 = sub i12 %p_shl5, i12 %p_shl6" [./../hw_library/stream_convolution_slideWindow.h:123]   --->   Operation 117 'sub' 'tmp17' <Predicate = (!icmp_ln123 & icmp_ln153)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 118 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp1 = add i12 %trunc_ln123, i12 %tmp17" [./../hw_library/stream_convolution_slideWindow.h:123]   --->   Operation 118 'add' 'tmp1' <Predicate = (!icmp_ln123 & icmp_ln153)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 119 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%thr_add38 = add i12 %tmp1, i12 %trunc_ln123_1" [./../hw_library/stream_convolution_slideWindow.h:123]   --->   Operation 119 'add' 'thr_add38' <Predicate = (!icmp_ln123 & icmp_ln153)> <Delay = 3.78> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%empty_187 = trunc i12 %thr_add38" [./../hw_library/stream_convolution_slideWindow.h:123]   --->   Operation 120 'trunc' 'empty_187' <Predicate = (!icmp_ln123 & icmp_ln153)> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (2.55ns)   --->   "%kx_1 = add i32 %kx_load_1, i32 1" [./../hw_library/stream_convolution_slideWindow.h:162]   --->   Operation 121 'add' 'kx_1' <Predicate = (!icmp_ln123 & icmp_ln153)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 122 [1/1] (2.55ns)   --->   "%icmp_ln163 = icmp_eq  i32 %kx_1, i32 5" [./../hw_library/stream_convolution_slideWindow.h:163]   --->   Operation 122 'icmp' 'icmp_ln163' <Predicate = (!icmp_ln123 & icmp_ln153)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln163 = br i1 %icmp_ln163, void %VITIS_LOOP_158_5.for.inc126_crit_edge, void %if.then111" [./../hw_library/stream_convolution_slideWindow.h:163]   --->   Operation 123 'br' 'br_ln163' <Predicate = (!icmp_ln123 & icmp_ln153)> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (1.58ns)   --->   "%store_ln117 = store i32 %kx_1, i32 %kx" [./../hw_library/stream_convolution_slideWindow.h:117]   --->   Operation 124 'store' 'store_ln117' <Predicate = (!icmp_ln123 & icmp_ln153 & !icmp_ln163)> <Delay = 1.58>
ST_3 : Operation 125 [1/1] (1.58ns)   --->   "%br_ln163 = br void %for.inc126" [./../hw_library/stream_convolution_slideWindow.h:163]   --->   Operation 125 'br' 'br_ln163' <Predicate = (!icmp_ln123 & icmp_ln153 & !icmp_ln163)> <Delay = 1.58>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%ky_load_1 = load i32 %ky" [./../hw_library/stream_convolution_slideWindow.h:165]   --->   Operation 126 'load' 'ky_load_1' <Predicate = (!icmp_ln123 & icmp_ln153 & icmp_ln163)> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (2.55ns)   --->   "%ky_1 = add i32 %ky_load_1, i32 1" [./../hw_library/stream_convolution_slideWindow.h:165]   --->   Operation 127 'add' 'ky_1' <Predicate = (!icmp_ln123 & icmp_ln153 & icmp_ln163)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 128 [1/1] (2.55ns)   --->   "%icmp_ln166 = icmp_eq  i32 %ky_1, i32 5" [./../hw_library/stream_convolution_slideWindow.h:166]   --->   Operation 128 'icmp' 'icmp_ln166' <Predicate = (!icmp_ln123 & icmp_ln153 & icmp_ln163)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln166 = br i1 %icmp_ln166, void %if.then111.for.inc126_crit_edge, void %if.then114" [./../hw_library/stream_convolution_slideWindow.h:166]   --->   Operation 129 'br' 'br_ln166' <Predicate = (!icmp_ln123 & icmp_ln153 & icmp_ln163)> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (1.58ns)   --->   "%store_ln117 = store i32 0, i32 %kx" [./../hw_library/stream_convolution_slideWindow.h:117]   --->   Operation 130 'store' 'store_ln117' <Predicate = (!icmp_ln123 & icmp_ln153 & icmp_ln163 & !icmp_ln166)> <Delay = 1.58>
ST_3 : Operation 131 [1/1] (1.58ns)   --->   "%store_ln117 = store i32 %ky_1, i32 %ky" [./../hw_library/stream_convolution_slideWindow.h:117]   --->   Operation 131 'store' 'store_ln117' <Predicate = (!icmp_ln123 & icmp_ln153 & icmp_ln163 & !icmp_ln166)> <Delay = 1.58>
ST_3 : Operation 132 [1/1] (1.58ns)   --->   "%br_ln166 = br void %for.inc126" [./../hw_library/stream_convolution_slideWindow.h:166]   --->   Operation 132 'br' 'br_ln166' <Predicate = (!icmp_ln123 & icmp_ln153 & icmp_ln163 & !icmp_ln166)> <Delay = 1.58>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%ox_load_1 = load i32 %ox" [./../hw_library/stream_convolution_slideWindow.h:168]   --->   Operation 133 'load' 'ox_load_1' <Predicate = (!icmp_ln123 & icmp_ln153 & icmp_ln163 & icmp_ln166)> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (2.55ns)   --->   "%ox_1 = add i32 %ox_load_1, i32 1" [./../hw_library/stream_convolution_slideWindow.h:168]   --->   Operation 134 'add' 'ox_1' <Predicate = (!icmp_ln123 & icmp_ln153 & icmp_ln163 & icmp_ln166)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 135 [1/1] (2.55ns)   --->   "%icmp_ln169 = icmp_eq  i32 %ox_1, i32 8" [./../hw_library/stream_convolution_slideWindow.h:169]   --->   Operation 135 'icmp' 'icmp_ln169' <Predicate = (!icmp_ln123 & icmp_ln153 & icmp_ln163 & icmp_ln166)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 136 [1/1] (1.58ns)   --->   "%store_ln117 = store i32 0, i32 %ky" [./../hw_library/stream_convolution_slideWindow.h:117]   --->   Operation 136 'store' 'store_ln117' <Predicate = (!icmp_ln123 & icmp_ln153 & icmp_ln163 & icmp_ln166)> <Delay = 1.58>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "%br_ln169 = br i1 %icmp_ln169, void %if.then114.for.inc126_crit_edge, void %if.then117" [./../hw_library/stream_convolution_slideWindow.h:169]   --->   Operation 137 'br' 'br_ln169' <Predicate = (!icmp_ln123 & icmp_ln153 & icmp_ln163 & icmp_ln166)> <Delay = 0.00>
ST_3 : Operation 138 [1/1] (1.58ns)   --->   "%store_ln117 = store i32 0, i32 %kx" [./../hw_library/stream_convolution_slideWindow.h:117]   --->   Operation 138 'store' 'store_ln117' <Predicate = (!icmp_ln123 & icmp_ln153 & icmp_ln163 & icmp_ln166 & !icmp_ln169)> <Delay = 1.58>
ST_3 : Operation 139 [1/1] (1.58ns)   --->   "%store_ln117 = store i32 %ox_1, i32 %ox" [./../hw_library/stream_convolution_slideWindow.h:117]   --->   Operation 139 'store' 'store_ln117' <Predicate = (!icmp_ln123 & icmp_ln153 & icmp_ln163 & icmp_ln166 & !icmp_ln169)> <Delay = 1.58>
ST_3 : Operation 140 [1/1] (1.58ns)   --->   "%br_ln169 = br void %for.inc126" [./../hw_library/stream_convolution_slideWindow.h:169]   --->   Operation 140 'br' 'br_ln169' <Predicate = (!icmp_ln123 & icmp_ln153 & icmp_ln163 & icmp_ln166 & !icmp_ln169)> <Delay = 1.58>
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "%oy_load_1 = load i32 %oy" [./../hw_library/stream_convolution_slideWindow.h:171]   --->   Operation 141 'load' 'oy_load_1' <Predicate = (!icmp_ln123 & icmp_ln153 & icmp_ln163 & icmp_ln166 & icmp_ln169)> <Delay = 0.00>
ST_3 : Operation 142 [1/1] (2.55ns)   --->   "%oy_1 = add i32 %oy_load_1, i32 1" [./../hw_library/stream_convolution_slideWindow.h:171]   --->   Operation 142 'add' 'oy_1' <Predicate = (!icmp_ln123 & icmp_ln153 & icmp_ln163 & icmp_ln166 & icmp_ln169)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 143 [1/1] (1.58ns)   --->   "%store_ln117 = store i32 0, i32 %ox" [./../hw_library/stream_convolution_slideWindow.h:117]   --->   Operation 143 'store' 'store_ln117' <Predicate = (!icmp_ln123 & icmp_ln153 & icmp_ln163 & icmp_ln166 & icmp_ln169)> <Delay = 1.58>

State 4 <SV = 3> <Delay = 5.90>
ST_4 : Operation 144 [1/1] (0.00ns)   --->   "%inElem_addr_2 = getelementptr i8 %inElem, i64 0, i64 1"   --->   Operation 144 'getelementptr' 'inElem_addr_2' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_4 : Operation 145 [1/1] (3.58ns)   --->   "%inElem_tmp_1 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %connect_3" [./../hw_library/stream_convolution_slideWindow.h:136]   --->   Operation 145 'read' 'inElem_tmp_1' <Predicate = (!icmp_ln123 & icmp_ln126 & !or_ln129)> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_4 : Operation 146 [1/1] (0.00ns)   --->   "%trunc_ln137_1 = trunc i32 %inElem_tmp_1" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 146 'trunc' 'trunc_ln137_1' <Predicate = (!icmp_ln123 & icmp_ln126 & !or_ln129)> <Delay = 0.00>
ST_4 : Operation 147 [1/1] (2.32ns)   --->   "%store_ln137 = store i8 %trunc_ln137_1, i8 %inElem_addr_2" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 147 'store' 'store_ln137' <Predicate = (!icmp_ln123 & icmp_ln126 & !or_ln129)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_4 : Operation 148 [1/1] (2.32ns)   --->   "%store_ln131 = store i8 0, i8 %inElem_addr_2" [./../hw_library/stream_convolution_slideWindow.h:131]   --->   Operation 148 'store' 'store_ln131' <Predicate = (!icmp_ln123 & icmp_ln126 & or_ln129)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_4 : Operation 149 [2/2] (2.32ns)   --->   "%inElem_load = load i8 %inElem_addr_1" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 149 'load' 'inElem_load' <Predicate = (!icmp_ln123 & icmp_ln126)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_4 : Operation 150 [1/1] (0.00ns)   --->   "%p_shl3 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %empty_187, i4 0" [./../hw_library/stream_convolution_slideWindow.h:123]   --->   Operation 150 'bitconcatenate' 'p_shl3' <Predicate = (!icmp_ln123 & icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 151 [1/1] (0.00ns)   --->   "%p_shl4 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i12.i2, i12 %thr_add38, i2 0" [./../hw_library/stream_convolution_slideWindow.h:123]   --->   Operation 151 'bitconcatenate' 'p_shl4' <Predicate = (!icmp_ln123 & icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 152 [1/1] (1.81ns)   --->   "%thr_mul39 = add i14 %p_shl3, i14 %p_shl4" [./../hw_library/stream_convolution_slideWindow.h:123]   --->   Operation 152 'add' 'thr_mul39' <Predicate = (!icmp_ln123 & icmp_ln153)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 153 [1/1] (2.55ns)   --->   "%icmp_ln172 = icmp_eq  i32 %oy_1, i32 8" [./../hw_library/stream_convolution_slideWindow.h:172]   --->   Operation 153 'icmp' 'icmp_ln172' <Predicate = (!icmp_ln123 & icmp_ln153 & icmp_ln163 & icmp_ln166 & icmp_ln169)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 154 [1/1] (0.69ns)   --->   "%inp_7 = select i1 %icmp_ln172, i32 0, i32 %inp_1" [./../hw_library/stream_convolution_slideWindow.h:172]   --->   Operation 154 'select' 'inp_7' <Predicate = (!icmp_ln123 & icmp_ln153 & icmp_ln163 & icmp_ln166 & icmp_ln169)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 155 [1/1] (0.69ns)   --->   "%oy_2 = select i1 %icmp_ln172, i32 0, i32 %oy_1" [./../hw_library/stream_convolution_slideWindow.h:172]   --->   Operation 155 'select' 'oy_2' <Predicate = (!icmp_ln123 & icmp_ln153 & icmp_ln163 & icmp_ln166 & icmp_ln169)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 156 [1/1] (1.58ns)   --->   "%store_ln117 = store i32 0, i32 %kx" [./../hw_library/stream_convolution_slideWindow.h:117]   --->   Operation 156 'store' 'store_ln117' <Predicate = (!icmp_ln123 & icmp_ln153 & icmp_ln163 & icmp_ln166 & icmp_ln169)> <Delay = 1.58>
ST_4 : Operation 157 [1/1] (1.58ns)   --->   "%store_ln117 = store i32 %oy_2, i32 %oy" [./../hw_library/stream_convolution_slideWindow.h:117]   --->   Operation 157 'store' 'store_ln117' <Predicate = (!icmp_ln123 & icmp_ln153 & icmp_ln163 & icmp_ln166 & icmp_ln169)> <Delay = 1.58>
ST_4 : Operation 158 [1/1] (1.58ns)   --->   "%br_ln176 = br void %for.inc126" [./../hw_library/stream_convolution_slideWindow.h:176]   --->   Operation 158 'br' 'br_ln176' <Predicate = (!icmp_ln123 & icmp_ln153 & icmp_ln163 & icmp_ln166 & icmp_ln169)> <Delay = 1.58>

State 5 <SV = 4> <Delay = 5.90>
ST_5 : Operation 159 [1/1] (0.00ns)   --->   "%inElem_addr_3 = getelementptr i8 %inElem, i64 0, i64 2"   --->   Operation 159 'getelementptr' 'inElem_addr_3' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_5 : Operation 160 [1/1] (3.58ns)   --->   "%inElem_tmp_2 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %connect_3" [./../hw_library/stream_convolution_slideWindow.h:136]   --->   Operation 160 'read' 'inElem_tmp_2' <Predicate = (!icmp_ln123 & icmp_ln126 & !or_ln129)> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_5 : Operation 161 [1/1] (0.00ns)   --->   "%trunc_ln137_2 = trunc i32 %inElem_tmp_2" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 161 'trunc' 'trunc_ln137_2' <Predicate = (!icmp_ln123 & icmp_ln126 & !or_ln129)> <Delay = 0.00>
ST_5 : Operation 162 [1/1] (2.32ns)   --->   "%store_ln137 = store i8 %trunc_ln137_2, i8 %inElem_addr_3" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 162 'store' 'store_ln137' <Predicate = (!icmp_ln123 & icmp_ln126 & !or_ln129)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_5 : Operation 163 [1/1] (2.32ns)   --->   "%store_ln131 = store i8 0, i8 %inElem_addr_3" [./../hw_library/stream_convolution_slideWindow.h:131]   --->   Operation 163 'store' 'store_ln131' <Predicate = (!icmp_ln123 & icmp_ln126 & or_ln129)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_5 : Operation 164 [1/1] (0.00ns)   --->   "%p_shl_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %empty, i4 0"   --->   Operation 164 'bitconcatenate' 'p_shl_cast' <Predicate = (!icmp_ln123 & icmp_ln126)> <Delay = 0.00>
ST_5 : Operation 165 [1/1] (0.00ns)   --->   "%p_shl2_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %empty, i2 0"   --->   Operation 165 'bitconcatenate' 'p_shl2_cast' <Predicate = (!icmp_ln123 & icmp_ln126)> <Delay = 0.00>
ST_5 : Operation 166 [1/1] (0.00ns)   --->   "%p_shl2_cast_cast = zext i10 %p_shl2_cast"   --->   Operation 166 'zext' 'p_shl2_cast_cast' <Predicate = (!icmp_ln123 & icmp_ln126)> <Delay = 0.00>
ST_5 : Operation 167 [1/1] (1.54ns)   --->   "%mul71 = add i12 %p_shl_cast, i12 %p_shl2_cast_cast"   --->   Operation 167 'add' 'mul71' <Predicate = (!icmp_ln123 & icmp_ln126)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 168 [1/2] (2.32ns)   --->   "%inElem_load = load i8 %inElem_addr_1" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 168 'load' 'inElem_load' <Predicate = (!icmp_ln123 & icmp_ln126)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_5 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln141 = zext i12 %mul71" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 169 'zext' 'zext_ln141' <Predicate = (!icmp_ln123 & icmp_ln126)> <Delay = 0.00>
ST_5 : Operation 170 [1/1] (0.00ns)   --->   "%inputBuf_addr = getelementptr i8 %inputBuf, i64 0, i64 %zext_ln141" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 170 'getelementptr' 'inputBuf_addr' <Predicate = (!icmp_ln123 & icmp_ln126)> <Delay = 0.00>
ST_5 : Operation 171 [1/1] (3.25ns)   --->   "%store_ln141 = store i8 %inElem_load, i14 %inputBuf_addr" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 171 'store' 'store_ln141' <Predicate = (!icmp_ln123 & icmp_ln126)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10500> <RAM>
ST_5 : Operation 172 [2/2] (2.32ns)   --->   "%inElem_load_1 = load i8 %inElem_addr_2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 172 'load' 'inElem_load_1' <Predicate = (!icmp_ln123 & icmp_ln126)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_5 : Operation 173 [1/1] (0.00ns)   --->   "%inp_4 = phi i32 %inp_7, void %if.then117, i32 %inp_1, void %if.end87, i32 %inp_1, void %VITIS_LOOP_158_5.for.inc126_crit_edge, i32 %inp_1, void %if.then111.for.inc126_crit_edge, i32 %inp_1, void %if.then114.for.inc126_crit_edge"   --->   Operation 173 'phi' 'inp_4' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_5 : Operation 174 [1/1] (1.58ns)   --->   "%store_ln117 = store i32 %inp_4, i32 %inp" [./../hw_library/stream_convolution_slideWindow.h:117]   --->   Operation 174 'store' 'store_ln117' <Predicate = (!icmp_ln123)> <Delay = 1.58>
ST_5 : Operation 175 [1/1] (0.00ns)   --->   "%br_ln123 = br void %for.body" [./../hw_library/stream_convolution_slideWindow.h:123]   --->   Operation 175 'br' 'br_ln123' <Predicate = (!icmp_ln123)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 5.90>
ST_6 : Operation 176 [1/1] (0.00ns)   --->   "%inElem_addr_4 = getelementptr i8 %inElem, i64 0, i64 3"   --->   Operation 176 'getelementptr' 'inElem_addr_4' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 177 [1/1] (3.58ns)   --->   "%inElem_tmp_3 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %connect_3" [./../hw_library/stream_convolution_slideWindow.h:136]   --->   Operation 177 'read' 'inElem_tmp_3' <Predicate = (!icmp_ln123 & icmp_ln126 & !or_ln129)> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_6 : Operation 178 [1/1] (0.00ns)   --->   "%trunc_ln137_3 = trunc i32 %inElem_tmp_3" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 178 'trunc' 'trunc_ln137_3' <Predicate = (!icmp_ln123 & icmp_ln126 & !or_ln129)> <Delay = 0.00>
ST_6 : Operation 179 [1/1] (2.32ns)   --->   "%store_ln137 = store i8 %trunc_ln137_3, i8 %inElem_addr_4" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 179 'store' 'store_ln137' <Predicate = (!icmp_ln123 & icmp_ln126 & !or_ln129)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_6 : Operation 180 [1/1] (2.32ns)   --->   "%store_ln131 = store i8 0, i8 %inElem_addr_4" [./../hw_library/stream_convolution_slideWindow.h:131]   --->   Operation 180 'store' 'store_ln131' <Predicate = (!icmp_ln123 & icmp_ln126 & or_ln129)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_6 : Operation 181 [1/2] (2.32ns)   --->   "%inElem_load_1 = load i8 %inElem_addr_2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 181 'load' 'inElem_load_1' <Predicate = (!icmp_ln123 & icmp_ln126)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_6 : Operation 182 [1/1] (0.00ns)   --->   "%or_ln141 = or i12 %mul71, i12 1" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 182 'or' 'or_ln141' <Predicate = (!icmp_ln123 & icmp_ln126)> <Delay = 0.00>
ST_6 : Operation 183 [1/1] (0.00ns)   --->   "%zext_ln141_1 = zext i12 %or_ln141" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 183 'zext' 'zext_ln141_1' <Predicate = (!icmp_ln123 & icmp_ln126)> <Delay = 0.00>
ST_6 : Operation 184 [1/1] (0.00ns)   --->   "%inputBuf_addr_1 = getelementptr i8 %inputBuf, i64 0, i64 %zext_ln141_1" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 184 'getelementptr' 'inputBuf_addr_1' <Predicate = (!icmp_ln123 & icmp_ln126)> <Delay = 0.00>
ST_6 : Operation 185 [1/1] (3.25ns)   --->   "%store_ln141 = store i8 %inElem_load_1, i14 %inputBuf_addr_1" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 185 'store' 'store_ln141' <Predicate = (!icmp_ln123 & icmp_ln126)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10500> <RAM>
ST_6 : Operation 186 [2/2] (2.32ns)   --->   "%inElem_load_2 = load i8 %inElem_addr_3" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 186 'load' 'inElem_load_2' <Predicate = (!icmp_ln123 & icmp_ln126)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>

State 7 <SV = 6> <Delay = 5.90>
ST_7 : Operation 187 [1/1] (0.00ns)   --->   "%inElem_addr_5 = getelementptr i8 %inElem, i64 0, i64 4"   --->   Operation 187 'getelementptr' 'inElem_addr_5' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_7 : Operation 188 [1/1] (3.58ns)   --->   "%inElem_tmp_4 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %connect_3" [./../hw_library/stream_convolution_slideWindow.h:136]   --->   Operation 188 'read' 'inElem_tmp_4' <Predicate = (!icmp_ln123 & icmp_ln126 & !or_ln129)> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_7 : Operation 189 [1/1] (0.00ns)   --->   "%trunc_ln137_4 = trunc i32 %inElem_tmp_4" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 189 'trunc' 'trunc_ln137_4' <Predicate = (!icmp_ln123 & icmp_ln126 & !or_ln129)> <Delay = 0.00>
ST_7 : Operation 190 [1/1] (2.32ns)   --->   "%store_ln137 = store i8 %trunc_ln137_4, i8 %inElem_addr_5" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 190 'store' 'store_ln137' <Predicate = (!icmp_ln123 & icmp_ln126 & !or_ln129)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_7 : Operation 191 [1/1] (2.32ns)   --->   "%store_ln131 = store i8 0, i8 %inElem_addr_5" [./../hw_library/stream_convolution_slideWindow.h:131]   --->   Operation 191 'store' 'store_ln131' <Predicate = (!icmp_ln123 & icmp_ln126 & or_ln129)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_7 : Operation 192 [1/2] (2.32ns)   --->   "%inElem_load_2 = load i8 %inElem_addr_3" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 192 'load' 'inElem_load_2' <Predicate = (!icmp_ln123 & icmp_ln126)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_7 : Operation 193 [1/1] (0.00ns)   --->   "%or_ln141_1 = or i12 %mul71, i12 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 193 'or' 'or_ln141_1' <Predicate = (!icmp_ln123 & icmp_ln126)> <Delay = 0.00>
ST_7 : Operation 194 [1/1] (0.00ns)   --->   "%zext_ln141_2 = zext i12 %or_ln141_1" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 194 'zext' 'zext_ln141_2' <Predicate = (!icmp_ln123 & icmp_ln126)> <Delay = 0.00>
ST_7 : Operation 195 [1/1] (0.00ns)   --->   "%inputBuf_addr_2 = getelementptr i8 %inputBuf, i64 0, i64 %zext_ln141_2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 195 'getelementptr' 'inputBuf_addr_2' <Predicate = (!icmp_ln123 & icmp_ln126)> <Delay = 0.00>
ST_7 : Operation 196 [1/1] (3.25ns)   --->   "%store_ln141 = store i8 %inElem_load_2, i14 %inputBuf_addr_2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 196 'store' 'store_ln141' <Predicate = (!icmp_ln123 & icmp_ln126)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10500> <RAM>
ST_7 : Operation 197 [2/2] (2.32ns)   --->   "%inElem_load_3 = load i8 %inElem_addr_4" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 197 'load' 'inElem_load_3' <Predicate = (!icmp_ln123 & icmp_ln126)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>

State 8 <SV = 7> <Delay = 5.90>
ST_8 : Operation 198 [1/1] (0.00ns)   --->   "%inElem_addr_6 = getelementptr i8 %inElem, i64 0, i64 5"   --->   Operation 198 'getelementptr' 'inElem_addr_6' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_8 : Operation 199 [1/1] (3.58ns)   --->   "%inElem_tmp_5 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %connect_3" [./../hw_library/stream_convolution_slideWindow.h:136]   --->   Operation 199 'read' 'inElem_tmp_5' <Predicate = (!icmp_ln123 & icmp_ln126 & !or_ln129)> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_8 : Operation 200 [1/1] (0.00ns)   --->   "%trunc_ln137_5 = trunc i32 %inElem_tmp_5" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 200 'trunc' 'trunc_ln137_5' <Predicate = (!icmp_ln123 & icmp_ln126 & !or_ln129)> <Delay = 0.00>
ST_8 : Operation 201 [1/1] (2.32ns)   --->   "%store_ln137 = store i8 %trunc_ln137_5, i8 %inElem_addr_6" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 201 'store' 'store_ln137' <Predicate = (!icmp_ln123 & icmp_ln126 & !or_ln129)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_8 : Operation 202 [1/1] (2.32ns)   --->   "%store_ln131 = store i8 0, i8 %inElem_addr_6" [./../hw_library/stream_convolution_slideWindow.h:131]   --->   Operation 202 'store' 'store_ln131' <Predicate = (!icmp_ln123 & icmp_ln126 & or_ln129)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_8 : Operation 203 [1/2] (2.32ns)   --->   "%inElem_load_3 = load i8 %inElem_addr_4" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 203 'load' 'inElem_load_3' <Predicate = (!icmp_ln123 & icmp_ln126)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_8 : Operation 204 [1/1] (0.00ns)   --->   "%or_ln141_2 = or i12 %mul71, i12 3" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 204 'or' 'or_ln141_2' <Predicate = (!icmp_ln123 & icmp_ln126)> <Delay = 0.00>
ST_8 : Operation 205 [1/1] (0.00ns)   --->   "%zext_ln141_3 = zext i12 %or_ln141_2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 205 'zext' 'zext_ln141_3' <Predicate = (!icmp_ln123 & icmp_ln126)> <Delay = 0.00>
ST_8 : Operation 206 [1/1] (0.00ns)   --->   "%inputBuf_addr_3 = getelementptr i8 %inputBuf, i64 0, i64 %zext_ln141_3" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 206 'getelementptr' 'inputBuf_addr_3' <Predicate = (!icmp_ln123 & icmp_ln126)> <Delay = 0.00>
ST_8 : Operation 207 [1/1] (3.25ns)   --->   "%store_ln141 = store i8 %inElem_load_3, i14 %inputBuf_addr_3" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 207 'store' 'store_ln141' <Predicate = (!icmp_ln123 & icmp_ln126)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10500> <RAM>
ST_8 : Operation 208 [2/2] (2.32ns)   --->   "%inElem_load_4 = load i8 %inElem_addr_5" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 208 'load' 'inElem_load_4' <Predicate = (!icmp_ln123 & icmp_ln126)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>

State 9 <SV = 8> <Delay = 5.90>
ST_9 : Operation 209 [1/1] (0.00ns)   --->   "%inElem_addr_7 = getelementptr i8 %inElem, i64 0, i64 6"   --->   Operation 209 'getelementptr' 'inElem_addr_7' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_9 : Operation 210 [1/1] (3.58ns)   --->   "%inElem_tmp_6 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %connect_3" [./../hw_library/stream_convolution_slideWindow.h:136]   --->   Operation 210 'read' 'inElem_tmp_6' <Predicate = (!icmp_ln123 & icmp_ln126 & !or_ln129)> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_9 : Operation 211 [1/1] (0.00ns)   --->   "%trunc_ln137_6 = trunc i32 %inElem_tmp_6" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 211 'trunc' 'trunc_ln137_6' <Predicate = (!icmp_ln123 & icmp_ln126 & !or_ln129)> <Delay = 0.00>
ST_9 : Operation 212 [1/1] (2.32ns)   --->   "%store_ln137 = store i8 %trunc_ln137_6, i8 %inElem_addr_7" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 212 'store' 'store_ln137' <Predicate = (!icmp_ln123 & icmp_ln126 & !or_ln129)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_9 : Operation 213 [1/1] (2.32ns)   --->   "%store_ln131 = store i8 0, i8 %inElem_addr_7" [./../hw_library/stream_convolution_slideWindow.h:131]   --->   Operation 213 'store' 'store_ln131' <Predicate = (!icmp_ln123 & icmp_ln126 & or_ln129)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_9 : Operation 214 [1/2] (2.32ns)   --->   "%inElem_load_4 = load i8 %inElem_addr_5" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 214 'load' 'inElem_load_4' <Predicate = (!icmp_ln123 & icmp_ln126)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_9 : Operation 215 [1/1] (1.54ns)   --->   "%add_ln141 = add i12 %mul71, i12 4" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 215 'add' 'add_ln141' <Predicate = (!icmp_ln123 & icmp_ln126)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 216 [1/1] (0.00ns)   --->   "%zext_ln141_4 = zext i12 %add_ln141" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 216 'zext' 'zext_ln141_4' <Predicate = (!icmp_ln123 & icmp_ln126)> <Delay = 0.00>
ST_9 : Operation 217 [1/1] (0.00ns)   --->   "%inputBuf_addr_4 = getelementptr i8 %inputBuf, i64 0, i64 %zext_ln141_4" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 217 'getelementptr' 'inputBuf_addr_4' <Predicate = (!icmp_ln123 & icmp_ln126)> <Delay = 0.00>
ST_9 : Operation 218 [1/1] (3.25ns)   --->   "%store_ln141 = store i8 %inElem_load_4, i14 %inputBuf_addr_4" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 218 'store' 'store_ln141' <Predicate = (!icmp_ln123 & icmp_ln126)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10500> <RAM>
ST_9 : Operation 219 [2/2] (2.32ns)   --->   "%inElem_load_5 = load i8 %inElem_addr_6" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 219 'load' 'inElem_load_5' <Predicate = (!icmp_ln123 & icmp_ln126)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>

State 10 <SV = 9> <Delay = 5.90>
ST_10 : Operation 220 [1/1] (0.00ns)   --->   "%inElem_addr_8 = getelementptr i8 %inElem, i64 0, i64 7"   --->   Operation 220 'getelementptr' 'inElem_addr_8' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_10 : Operation 221 [1/1] (3.58ns)   --->   "%inElem_tmp_7 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %connect_3" [./../hw_library/stream_convolution_slideWindow.h:136]   --->   Operation 221 'read' 'inElem_tmp_7' <Predicate = (!icmp_ln123 & icmp_ln126 & !or_ln129)> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_10 : Operation 222 [1/1] (0.00ns)   --->   "%trunc_ln137_7 = trunc i32 %inElem_tmp_7" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 222 'trunc' 'trunc_ln137_7' <Predicate = (!icmp_ln123 & icmp_ln126 & !or_ln129)> <Delay = 0.00>
ST_10 : Operation 223 [1/1] (2.32ns)   --->   "%store_ln137 = store i8 %trunc_ln137_7, i8 %inElem_addr_8" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 223 'store' 'store_ln137' <Predicate = (!icmp_ln123 & icmp_ln126 & !or_ln129)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_10 : Operation 224 [1/1] (2.32ns)   --->   "%store_ln131 = store i8 0, i8 %inElem_addr_8" [./../hw_library/stream_convolution_slideWindow.h:131]   --->   Operation 224 'store' 'store_ln131' <Predicate = (!icmp_ln123 & icmp_ln126 & or_ln129)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_10 : Operation 225 [1/2] (2.32ns)   --->   "%inElem_load_5 = load i8 %inElem_addr_6" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 225 'load' 'inElem_load_5' <Predicate = (!icmp_ln123 & icmp_ln126)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_10 : Operation 226 [1/1] (1.54ns)   --->   "%add_ln141_1 = add i12 %mul71, i12 5" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 226 'add' 'add_ln141_1' <Predicate = (!icmp_ln123 & icmp_ln126)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 227 [1/1] (0.00ns)   --->   "%zext_ln141_5 = zext i12 %add_ln141_1" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 227 'zext' 'zext_ln141_5' <Predicate = (!icmp_ln123 & icmp_ln126)> <Delay = 0.00>
ST_10 : Operation 228 [1/1] (0.00ns)   --->   "%inputBuf_addr_5 = getelementptr i8 %inputBuf, i64 0, i64 %zext_ln141_5" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 228 'getelementptr' 'inputBuf_addr_5' <Predicate = (!icmp_ln123 & icmp_ln126)> <Delay = 0.00>
ST_10 : Operation 229 [1/1] (3.25ns)   --->   "%store_ln141 = store i8 %inElem_load_5, i14 %inputBuf_addr_5" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 229 'store' 'store_ln141' <Predicate = (!icmp_ln123 & icmp_ln126)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10500> <RAM>
ST_10 : Operation 230 [2/2] (2.32ns)   --->   "%inElem_load_6 = load i8 %inElem_addr_7" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 230 'load' 'inElem_load_6' <Predicate = (!icmp_ln123 & icmp_ln126)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>

State 11 <SV = 10> <Delay = 5.90>
ST_11 : Operation 231 [1/1] (0.00ns)   --->   "%inElem_addr_9 = getelementptr i8 %inElem, i64 0, i64 8"   --->   Operation 231 'getelementptr' 'inElem_addr_9' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_11 : Operation 232 [1/1] (3.58ns)   --->   "%inElem_tmp_8 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %connect_3" [./../hw_library/stream_convolution_slideWindow.h:136]   --->   Operation 232 'read' 'inElem_tmp_8' <Predicate = (!icmp_ln123 & icmp_ln126 & !or_ln129)> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_11 : Operation 233 [1/1] (0.00ns)   --->   "%trunc_ln137_8 = trunc i32 %inElem_tmp_8" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 233 'trunc' 'trunc_ln137_8' <Predicate = (!icmp_ln123 & icmp_ln126 & !or_ln129)> <Delay = 0.00>
ST_11 : Operation 234 [1/1] (2.32ns)   --->   "%store_ln137 = store i8 %trunc_ln137_8, i8 %inElem_addr_9" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 234 'store' 'store_ln137' <Predicate = (!icmp_ln123 & icmp_ln126 & !or_ln129)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_11 : Operation 235 [1/1] (2.32ns)   --->   "%store_ln131 = store i8 0, i8 %inElem_addr_9" [./../hw_library/stream_convolution_slideWindow.h:131]   --->   Operation 235 'store' 'store_ln131' <Predicate = (!icmp_ln123 & icmp_ln126 & or_ln129)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_11 : Operation 236 [1/2] (2.32ns)   --->   "%inElem_load_6 = load i8 %inElem_addr_7" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 236 'load' 'inElem_load_6' <Predicate = (!icmp_ln123 & icmp_ln126)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_11 : Operation 237 [1/1] (1.54ns)   --->   "%add_ln141_2 = add i12 %mul71, i12 6" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 237 'add' 'add_ln141_2' <Predicate = (!icmp_ln123 & icmp_ln126)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 238 [1/1] (0.00ns)   --->   "%zext_ln141_6 = zext i12 %add_ln141_2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 238 'zext' 'zext_ln141_6' <Predicate = (!icmp_ln123 & icmp_ln126)> <Delay = 0.00>
ST_11 : Operation 239 [1/1] (0.00ns)   --->   "%inputBuf_addr_6 = getelementptr i8 %inputBuf, i64 0, i64 %zext_ln141_6" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 239 'getelementptr' 'inputBuf_addr_6' <Predicate = (!icmp_ln123 & icmp_ln126)> <Delay = 0.00>
ST_11 : Operation 240 [1/1] (3.25ns)   --->   "%store_ln141 = store i8 %inElem_load_6, i14 %inputBuf_addr_6" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 240 'store' 'store_ln141' <Predicate = (!icmp_ln123 & icmp_ln126)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10500> <RAM>
ST_11 : Operation 241 [2/2] (2.32ns)   --->   "%inElem_load_7 = load i8 %inElem_addr_8" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 241 'load' 'inElem_load_7' <Predicate = (!icmp_ln123 & icmp_ln126)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>

State 12 <SV = 11> <Delay = 5.90>
ST_12 : Operation 242 [1/1] (0.00ns)   --->   "%inElem_addr_10 = getelementptr i8 %inElem, i64 0, i64 9"   --->   Operation 242 'getelementptr' 'inElem_addr_10' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_12 : Operation 243 [1/1] (3.58ns)   --->   "%inElem_tmp_9 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %connect_3" [./../hw_library/stream_convolution_slideWindow.h:136]   --->   Operation 243 'read' 'inElem_tmp_9' <Predicate = (!icmp_ln123 & icmp_ln126 & !or_ln129)> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_12 : Operation 244 [1/1] (0.00ns)   --->   "%trunc_ln137_9 = trunc i32 %inElem_tmp_9" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 244 'trunc' 'trunc_ln137_9' <Predicate = (!icmp_ln123 & icmp_ln126 & !or_ln129)> <Delay = 0.00>
ST_12 : Operation 245 [1/1] (2.32ns)   --->   "%store_ln137 = store i8 %trunc_ln137_9, i8 %inElem_addr_10" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 245 'store' 'store_ln137' <Predicate = (!icmp_ln123 & icmp_ln126 & !or_ln129)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_12 : Operation 246 [1/1] (2.32ns)   --->   "%store_ln131 = store i8 0, i8 %inElem_addr_10" [./../hw_library/stream_convolution_slideWindow.h:131]   --->   Operation 246 'store' 'store_ln131' <Predicate = (!icmp_ln123 & icmp_ln126 & or_ln129)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_12 : Operation 247 [1/2] (2.32ns)   --->   "%inElem_load_7 = load i8 %inElem_addr_8" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 247 'load' 'inElem_load_7' <Predicate = (!icmp_ln123 & icmp_ln126)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_12 : Operation 248 [1/1] (1.54ns)   --->   "%add_ln141_3 = add i12 %mul71, i12 7" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 248 'add' 'add_ln141_3' <Predicate = (!icmp_ln123 & icmp_ln126)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 249 [1/1] (0.00ns)   --->   "%zext_ln141_7 = zext i12 %add_ln141_3" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 249 'zext' 'zext_ln141_7' <Predicate = (!icmp_ln123 & icmp_ln126)> <Delay = 0.00>
ST_12 : Operation 250 [1/1] (0.00ns)   --->   "%inputBuf_addr_7 = getelementptr i8 %inputBuf, i64 0, i64 %zext_ln141_7" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 250 'getelementptr' 'inputBuf_addr_7' <Predicate = (!icmp_ln123 & icmp_ln126)> <Delay = 0.00>
ST_12 : Operation 251 [1/1] (3.25ns)   --->   "%store_ln141 = store i8 %inElem_load_7, i14 %inputBuf_addr_7" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 251 'store' 'store_ln141' <Predicate = (!icmp_ln123 & icmp_ln126)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10500> <RAM>
ST_12 : Operation 252 [2/2] (2.32ns)   --->   "%inElem_load_8 = load i8 %inElem_addr_9" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 252 'load' 'inElem_load_8' <Predicate = (!icmp_ln123 & icmp_ln126)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>

State 13 <SV = 12> <Delay = 5.90>
ST_13 : Operation 253 [1/1] (0.00ns)   --->   "%inElem_addr_11 = getelementptr i8 %inElem, i64 0, i64 10"   --->   Operation 253 'getelementptr' 'inElem_addr_11' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_13 : Operation 254 [1/1] (3.58ns)   --->   "%inElem_tmp_10 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %connect_3" [./../hw_library/stream_convolution_slideWindow.h:136]   --->   Operation 254 'read' 'inElem_tmp_10' <Predicate = (!icmp_ln123 & icmp_ln126 & !or_ln129)> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_13 : Operation 255 [1/1] (0.00ns)   --->   "%trunc_ln137_10 = trunc i32 %inElem_tmp_10" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 255 'trunc' 'trunc_ln137_10' <Predicate = (!icmp_ln123 & icmp_ln126 & !or_ln129)> <Delay = 0.00>
ST_13 : Operation 256 [1/1] (2.32ns)   --->   "%store_ln137 = store i8 %trunc_ln137_10, i8 %inElem_addr_11" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 256 'store' 'store_ln137' <Predicate = (!icmp_ln123 & icmp_ln126 & !or_ln129)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_13 : Operation 257 [1/1] (2.32ns)   --->   "%store_ln131 = store i8 0, i8 %inElem_addr_11" [./../hw_library/stream_convolution_slideWindow.h:131]   --->   Operation 257 'store' 'store_ln131' <Predicate = (!icmp_ln123 & icmp_ln126 & or_ln129)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_13 : Operation 258 [1/2] (2.32ns)   --->   "%inElem_load_8 = load i8 %inElem_addr_9" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 258 'load' 'inElem_load_8' <Predicate = (!icmp_ln123 & icmp_ln126)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_13 : Operation 259 [1/1] (1.54ns)   --->   "%add_ln141_4 = add i12 %mul71, i12 8" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 259 'add' 'add_ln141_4' <Predicate = (!icmp_ln123 & icmp_ln126)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 260 [1/1] (0.00ns)   --->   "%zext_ln141_8 = zext i12 %add_ln141_4" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 260 'zext' 'zext_ln141_8' <Predicate = (!icmp_ln123 & icmp_ln126)> <Delay = 0.00>
ST_13 : Operation 261 [1/1] (0.00ns)   --->   "%inputBuf_addr_8 = getelementptr i8 %inputBuf, i64 0, i64 %zext_ln141_8" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 261 'getelementptr' 'inputBuf_addr_8' <Predicate = (!icmp_ln123 & icmp_ln126)> <Delay = 0.00>
ST_13 : Operation 262 [1/1] (3.25ns)   --->   "%store_ln141 = store i8 %inElem_load_8, i14 %inputBuf_addr_8" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 262 'store' 'store_ln141' <Predicate = (!icmp_ln123 & icmp_ln126)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10500> <RAM>
ST_13 : Operation 263 [2/2] (2.32ns)   --->   "%inElem_load_9 = load i8 %inElem_addr_10" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 263 'load' 'inElem_load_9' <Predicate = (!icmp_ln123 & icmp_ln126)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>

State 14 <SV = 13> <Delay = 5.90>
ST_14 : Operation 264 [1/1] (0.00ns)   --->   "%inElem_addr_12 = getelementptr i8 %inElem, i64 0, i64 11"   --->   Operation 264 'getelementptr' 'inElem_addr_12' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_14 : Operation 265 [1/1] (3.58ns)   --->   "%inElem_tmp_11 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %connect_3" [./../hw_library/stream_convolution_slideWindow.h:136]   --->   Operation 265 'read' 'inElem_tmp_11' <Predicate = (!icmp_ln123 & icmp_ln126 & !or_ln129)> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_14 : Operation 266 [1/1] (0.00ns)   --->   "%trunc_ln137_11 = trunc i32 %inElem_tmp_11" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 266 'trunc' 'trunc_ln137_11' <Predicate = (!icmp_ln123 & icmp_ln126 & !or_ln129)> <Delay = 0.00>
ST_14 : Operation 267 [1/1] (2.32ns)   --->   "%store_ln137 = store i8 %trunc_ln137_11, i8 %inElem_addr_12" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 267 'store' 'store_ln137' <Predicate = (!icmp_ln123 & icmp_ln126 & !or_ln129)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_14 : Operation 268 [1/1] (2.32ns)   --->   "%store_ln131 = store i8 0, i8 %inElem_addr_12" [./../hw_library/stream_convolution_slideWindow.h:131]   --->   Operation 268 'store' 'store_ln131' <Predicate = (!icmp_ln123 & icmp_ln126 & or_ln129)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_14 : Operation 269 [1/2] (2.32ns)   --->   "%inElem_load_9 = load i8 %inElem_addr_10" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 269 'load' 'inElem_load_9' <Predicate = (!icmp_ln123 & icmp_ln126)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_14 : Operation 270 [1/1] (1.54ns)   --->   "%add_ln141_5 = add i12 %mul71, i12 9" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 270 'add' 'add_ln141_5' <Predicate = (!icmp_ln123 & icmp_ln126)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 271 [1/1] (0.00ns)   --->   "%zext_ln141_9 = zext i12 %add_ln141_5" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 271 'zext' 'zext_ln141_9' <Predicate = (!icmp_ln123 & icmp_ln126)> <Delay = 0.00>
ST_14 : Operation 272 [1/1] (0.00ns)   --->   "%inputBuf_addr_9 = getelementptr i8 %inputBuf, i64 0, i64 %zext_ln141_9" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 272 'getelementptr' 'inputBuf_addr_9' <Predicate = (!icmp_ln123 & icmp_ln126)> <Delay = 0.00>
ST_14 : Operation 273 [1/1] (3.25ns)   --->   "%store_ln141 = store i8 %inElem_load_9, i14 %inputBuf_addr_9" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 273 'store' 'store_ln141' <Predicate = (!icmp_ln123 & icmp_ln126)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10500> <RAM>
ST_14 : Operation 274 [2/2] (2.32ns)   --->   "%inElem_load_10 = load i8 %inElem_addr_11" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 274 'load' 'inElem_load_10' <Predicate = (!icmp_ln123 & icmp_ln126)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>

State 15 <SV = 14> <Delay = 5.90>
ST_15 : Operation 275 [1/1] (0.00ns)   --->   "%inElem_addr_13 = getelementptr i8 %inElem, i64 0, i64 12"   --->   Operation 275 'getelementptr' 'inElem_addr_13' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_15 : Operation 276 [1/1] (3.58ns)   --->   "%inElem_tmp_12 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %connect_3" [./../hw_library/stream_convolution_slideWindow.h:136]   --->   Operation 276 'read' 'inElem_tmp_12' <Predicate = (!icmp_ln123 & icmp_ln126 & !or_ln129)> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_15 : Operation 277 [1/1] (0.00ns)   --->   "%trunc_ln137_12 = trunc i32 %inElem_tmp_12" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 277 'trunc' 'trunc_ln137_12' <Predicate = (!icmp_ln123 & icmp_ln126 & !or_ln129)> <Delay = 0.00>
ST_15 : Operation 278 [1/1] (2.32ns)   --->   "%store_ln137 = store i8 %trunc_ln137_12, i8 %inElem_addr_13" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 278 'store' 'store_ln137' <Predicate = (!icmp_ln123 & icmp_ln126 & !or_ln129)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_15 : Operation 279 [1/1] (2.32ns)   --->   "%store_ln131 = store i8 0, i8 %inElem_addr_13" [./../hw_library/stream_convolution_slideWindow.h:131]   --->   Operation 279 'store' 'store_ln131' <Predicate = (!icmp_ln123 & icmp_ln126 & or_ln129)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_15 : Operation 280 [1/2] (2.32ns)   --->   "%inElem_load_10 = load i8 %inElem_addr_11" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 280 'load' 'inElem_load_10' <Predicate = (!icmp_ln123 & icmp_ln126)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_15 : Operation 281 [1/1] (1.54ns)   --->   "%add_ln141_6 = add i12 %mul71, i12 10" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 281 'add' 'add_ln141_6' <Predicate = (!icmp_ln123 & icmp_ln126)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 282 [1/1] (0.00ns)   --->   "%zext_ln141_10 = zext i12 %add_ln141_6" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 282 'zext' 'zext_ln141_10' <Predicate = (!icmp_ln123 & icmp_ln126)> <Delay = 0.00>
ST_15 : Operation 283 [1/1] (0.00ns)   --->   "%inputBuf_addr_10 = getelementptr i8 %inputBuf, i64 0, i64 %zext_ln141_10" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 283 'getelementptr' 'inputBuf_addr_10' <Predicate = (!icmp_ln123 & icmp_ln126)> <Delay = 0.00>
ST_15 : Operation 284 [1/1] (3.25ns)   --->   "%store_ln141 = store i8 %inElem_load_10, i14 %inputBuf_addr_10" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 284 'store' 'store_ln141' <Predicate = (!icmp_ln123 & icmp_ln126)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10500> <RAM>
ST_15 : Operation 285 [2/2] (2.32ns)   --->   "%inElem_load_11 = load i8 %inElem_addr_12" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 285 'load' 'inElem_load_11' <Predicate = (!icmp_ln123 & icmp_ln126)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>

State 16 <SV = 15> <Delay = 5.90>
ST_16 : Operation 286 [1/1] (0.00ns)   --->   "%inElem_addr_14 = getelementptr i8 %inElem, i64 0, i64 13"   --->   Operation 286 'getelementptr' 'inElem_addr_14' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_16 : Operation 287 [1/1] (3.58ns)   --->   "%inElem_tmp_13 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %connect_3" [./../hw_library/stream_convolution_slideWindow.h:136]   --->   Operation 287 'read' 'inElem_tmp_13' <Predicate = (!icmp_ln123 & icmp_ln126 & !or_ln129)> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_16 : Operation 288 [1/1] (0.00ns)   --->   "%trunc_ln137_13 = trunc i32 %inElem_tmp_13" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 288 'trunc' 'trunc_ln137_13' <Predicate = (!icmp_ln123 & icmp_ln126 & !or_ln129)> <Delay = 0.00>
ST_16 : Operation 289 [1/1] (2.32ns)   --->   "%store_ln137 = store i8 %trunc_ln137_13, i8 %inElem_addr_14" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 289 'store' 'store_ln137' <Predicate = (!icmp_ln123 & icmp_ln126 & !or_ln129)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_16 : Operation 290 [1/1] (2.32ns)   --->   "%store_ln131 = store i8 0, i8 %inElem_addr_14" [./../hw_library/stream_convolution_slideWindow.h:131]   --->   Operation 290 'store' 'store_ln131' <Predicate = (!icmp_ln123 & icmp_ln126 & or_ln129)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_16 : Operation 291 [1/2] (2.32ns)   --->   "%inElem_load_11 = load i8 %inElem_addr_12" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 291 'load' 'inElem_load_11' <Predicate = (!icmp_ln123 & icmp_ln126)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_16 : Operation 292 [1/1] (1.54ns)   --->   "%add_ln141_7 = add i12 %mul71, i12 11" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 292 'add' 'add_ln141_7' <Predicate = (!icmp_ln123 & icmp_ln126)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 293 [1/1] (0.00ns)   --->   "%zext_ln141_11 = zext i12 %add_ln141_7" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 293 'zext' 'zext_ln141_11' <Predicate = (!icmp_ln123 & icmp_ln126)> <Delay = 0.00>
ST_16 : Operation 294 [1/1] (0.00ns)   --->   "%inputBuf_addr_11 = getelementptr i8 %inputBuf, i64 0, i64 %zext_ln141_11" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 294 'getelementptr' 'inputBuf_addr_11' <Predicate = (!icmp_ln123 & icmp_ln126)> <Delay = 0.00>
ST_16 : Operation 295 [1/1] (3.25ns)   --->   "%store_ln141 = store i8 %inElem_load_11, i14 %inputBuf_addr_11" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 295 'store' 'store_ln141' <Predicate = (!icmp_ln123 & icmp_ln126)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10500> <RAM>
ST_16 : Operation 296 [2/2] (2.32ns)   --->   "%inElem_load_12 = load i8 %inElem_addr_13" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 296 'load' 'inElem_load_12' <Predicate = (!icmp_ln123 & icmp_ln126)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>

State 17 <SV = 16> <Delay = 5.90>
ST_17 : Operation 297 [1/1] (0.00ns)   --->   "%inElem_addr_15 = getelementptr i8 %inElem, i64 0, i64 14"   --->   Operation 297 'getelementptr' 'inElem_addr_15' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_17 : Operation 298 [1/1] (3.58ns)   --->   "%inElem_tmp_14 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %connect_3" [./../hw_library/stream_convolution_slideWindow.h:136]   --->   Operation 298 'read' 'inElem_tmp_14' <Predicate = (!icmp_ln123 & icmp_ln126 & !or_ln129)> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_17 : Operation 299 [1/1] (0.00ns)   --->   "%trunc_ln137_14 = trunc i32 %inElem_tmp_14" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 299 'trunc' 'trunc_ln137_14' <Predicate = (!icmp_ln123 & icmp_ln126 & !or_ln129)> <Delay = 0.00>
ST_17 : Operation 300 [1/1] (2.32ns)   --->   "%store_ln137 = store i8 %trunc_ln137_14, i8 %inElem_addr_15" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 300 'store' 'store_ln137' <Predicate = (!icmp_ln123 & icmp_ln126 & !or_ln129)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_17 : Operation 301 [1/1] (2.32ns)   --->   "%store_ln131 = store i8 0, i8 %inElem_addr_15" [./../hw_library/stream_convolution_slideWindow.h:131]   --->   Operation 301 'store' 'store_ln131' <Predicate = (!icmp_ln123 & icmp_ln126 & or_ln129)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_17 : Operation 302 [1/2] (2.32ns)   --->   "%inElem_load_12 = load i8 %inElem_addr_13" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 302 'load' 'inElem_load_12' <Predicate = (!icmp_ln123 & icmp_ln126)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_17 : Operation 303 [1/1] (1.54ns)   --->   "%add_ln141_8 = add i12 %mul71, i12 12" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 303 'add' 'add_ln141_8' <Predicate = (!icmp_ln123 & icmp_ln126)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 304 [1/1] (0.00ns)   --->   "%zext_ln141_12 = zext i12 %add_ln141_8" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 304 'zext' 'zext_ln141_12' <Predicate = (!icmp_ln123 & icmp_ln126)> <Delay = 0.00>
ST_17 : Operation 305 [1/1] (0.00ns)   --->   "%inputBuf_addr_12 = getelementptr i8 %inputBuf, i64 0, i64 %zext_ln141_12" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 305 'getelementptr' 'inputBuf_addr_12' <Predicate = (!icmp_ln123 & icmp_ln126)> <Delay = 0.00>
ST_17 : Operation 306 [1/1] (3.25ns)   --->   "%store_ln141 = store i8 %inElem_load_12, i14 %inputBuf_addr_12" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 306 'store' 'store_ln141' <Predicate = (!icmp_ln123 & icmp_ln126)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10500> <RAM>
ST_17 : Operation 307 [2/2] (2.32ns)   --->   "%inElem_load_13 = load i8 %inElem_addr_14" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 307 'load' 'inElem_load_13' <Predicate = (!icmp_ln123 & icmp_ln126)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>

State 18 <SV = 17> <Delay = 5.90>
ST_18 : Operation 308 [1/1] (0.00ns)   --->   "%inElem_addr_16 = getelementptr i8 %inElem, i64 0, i64 15"   --->   Operation 308 'getelementptr' 'inElem_addr_16' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_18 : Operation 309 [1/1] (3.58ns)   --->   "%inElem_tmp_15 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %connect_3" [./../hw_library/stream_convolution_slideWindow.h:136]   --->   Operation 309 'read' 'inElem_tmp_15' <Predicate = (!icmp_ln123 & icmp_ln126 & !or_ln129)> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_18 : Operation 310 [1/1] (0.00ns)   --->   "%trunc_ln137_15 = trunc i32 %inElem_tmp_15" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 310 'trunc' 'trunc_ln137_15' <Predicate = (!icmp_ln123 & icmp_ln126 & !or_ln129)> <Delay = 0.00>
ST_18 : Operation 311 [1/1] (2.32ns)   --->   "%store_ln137 = store i8 %trunc_ln137_15, i8 %inElem_addr_16" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 311 'store' 'store_ln137' <Predicate = (!icmp_ln123 & icmp_ln126 & !or_ln129)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_18 : Operation 312 [1/1] (2.32ns)   --->   "%store_ln131 = store i8 0, i8 %inElem_addr_16" [./../hw_library/stream_convolution_slideWindow.h:131]   --->   Operation 312 'store' 'store_ln131' <Predicate = (!icmp_ln123 & icmp_ln126 & or_ln129)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_18 : Operation 313 [1/2] (2.32ns)   --->   "%inElem_load_13 = load i8 %inElem_addr_14" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 313 'load' 'inElem_load_13' <Predicate = (!icmp_ln123 & icmp_ln126)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_18 : Operation 314 [1/1] (1.54ns)   --->   "%add_ln141_9 = add i12 %mul71, i12 13" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 314 'add' 'add_ln141_9' <Predicate = (!icmp_ln123 & icmp_ln126)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 315 [1/1] (0.00ns)   --->   "%zext_ln141_13 = zext i12 %add_ln141_9" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 315 'zext' 'zext_ln141_13' <Predicate = (!icmp_ln123 & icmp_ln126)> <Delay = 0.00>
ST_18 : Operation 316 [1/1] (0.00ns)   --->   "%inputBuf_addr_13 = getelementptr i8 %inputBuf, i64 0, i64 %zext_ln141_13" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 316 'getelementptr' 'inputBuf_addr_13' <Predicate = (!icmp_ln123 & icmp_ln126)> <Delay = 0.00>
ST_18 : Operation 317 [1/1] (3.25ns)   --->   "%store_ln141 = store i8 %inElem_load_13, i14 %inputBuf_addr_13" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 317 'store' 'store_ln141' <Predicate = (!icmp_ln123 & icmp_ln126)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10500> <RAM>
ST_18 : Operation 318 [2/2] (2.32ns)   --->   "%inElem_load_14 = load i8 %inElem_addr_15" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 318 'load' 'inElem_load_14' <Predicate = (!icmp_ln123 & icmp_ln126)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>

State 19 <SV = 18> <Delay = 5.90>
ST_19 : Operation 319 [1/1] (0.00ns)   --->   "%inElem_addr_17 = getelementptr i8 %inElem, i64 0, i64 16"   --->   Operation 319 'getelementptr' 'inElem_addr_17' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_19 : Operation 320 [1/1] (3.58ns)   --->   "%inElem_tmp_16 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %connect_3" [./../hw_library/stream_convolution_slideWindow.h:136]   --->   Operation 320 'read' 'inElem_tmp_16' <Predicate = (!icmp_ln123 & icmp_ln126 & !or_ln129)> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_19 : Operation 321 [1/1] (0.00ns)   --->   "%trunc_ln137_16 = trunc i32 %inElem_tmp_16" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 321 'trunc' 'trunc_ln137_16' <Predicate = (!icmp_ln123 & icmp_ln126 & !or_ln129)> <Delay = 0.00>
ST_19 : Operation 322 [1/1] (2.32ns)   --->   "%store_ln137 = store i8 %trunc_ln137_16, i8 %inElem_addr_17" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 322 'store' 'store_ln137' <Predicate = (!icmp_ln123 & icmp_ln126 & !or_ln129)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_19 : Operation 323 [1/1] (2.32ns)   --->   "%store_ln131 = store i8 0, i8 %inElem_addr_17" [./../hw_library/stream_convolution_slideWindow.h:131]   --->   Operation 323 'store' 'store_ln131' <Predicate = (!icmp_ln123 & icmp_ln126 & or_ln129)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_19 : Operation 324 [1/2] (2.32ns)   --->   "%inElem_load_14 = load i8 %inElem_addr_15" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 324 'load' 'inElem_load_14' <Predicate = (!icmp_ln123 & icmp_ln126)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_19 : Operation 325 [1/1] (1.54ns)   --->   "%add_ln141_10 = add i12 %mul71, i12 14" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 325 'add' 'add_ln141_10' <Predicate = (!icmp_ln123 & icmp_ln126)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 326 [1/1] (0.00ns)   --->   "%zext_ln141_14 = zext i12 %add_ln141_10" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 326 'zext' 'zext_ln141_14' <Predicate = (!icmp_ln123 & icmp_ln126)> <Delay = 0.00>
ST_19 : Operation 327 [1/1] (0.00ns)   --->   "%inputBuf_addr_14 = getelementptr i8 %inputBuf, i64 0, i64 %zext_ln141_14" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 327 'getelementptr' 'inputBuf_addr_14' <Predicate = (!icmp_ln123 & icmp_ln126)> <Delay = 0.00>
ST_19 : Operation 328 [1/1] (3.25ns)   --->   "%store_ln141 = store i8 %inElem_load_14, i14 %inputBuf_addr_14" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 328 'store' 'store_ln141' <Predicate = (!icmp_ln123 & icmp_ln126)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10500> <RAM>
ST_19 : Operation 329 [2/2] (2.32ns)   --->   "%inElem_load_15 = load i8 %inElem_addr_16" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 329 'load' 'inElem_load_15' <Predicate = (!icmp_ln123 & icmp_ln126)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>

State 20 <SV = 19> <Delay = 5.90>
ST_20 : Operation 330 [1/1] (0.00ns)   --->   "%inElem_addr_18 = getelementptr i8 %inElem, i64 0, i64 17"   --->   Operation 330 'getelementptr' 'inElem_addr_18' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_20 : Operation 331 [1/1] (3.58ns)   --->   "%inElem_tmp_17 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %connect_3" [./../hw_library/stream_convolution_slideWindow.h:136]   --->   Operation 331 'read' 'inElem_tmp_17' <Predicate = (!icmp_ln123 & icmp_ln126 & !or_ln129)> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_20 : Operation 332 [1/1] (0.00ns)   --->   "%trunc_ln137_17 = trunc i32 %inElem_tmp_17" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 332 'trunc' 'trunc_ln137_17' <Predicate = (!icmp_ln123 & icmp_ln126 & !or_ln129)> <Delay = 0.00>
ST_20 : Operation 333 [1/1] (2.32ns)   --->   "%store_ln137 = store i8 %trunc_ln137_17, i8 %inElem_addr_18" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 333 'store' 'store_ln137' <Predicate = (!icmp_ln123 & icmp_ln126 & !or_ln129)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_20 : Operation 334 [1/1] (2.32ns)   --->   "%store_ln131 = store i8 0, i8 %inElem_addr_18" [./../hw_library/stream_convolution_slideWindow.h:131]   --->   Operation 334 'store' 'store_ln131' <Predicate = (!icmp_ln123 & icmp_ln126 & or_ln129)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_20 : Operation 335 [1/2] (2.32ns)   --->   "%inElem_load_15 = load i8 %inElem_addr_16" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 335 'load' 'inElem_load_15' <Predicate = (!icmp_ln123 & icmp_ln126)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_20 : Operation 336 [1/1] (1.54ns)   --->   "%add_ln141_11 = add i12 %mul71, i12 15" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 336 'add' 'add_ln141_11' <Predicate = (!icmp_ln123 & icmp_ln126)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 337 [1/1] (0.00ns)   --->   "%zext_ln141_15 = zext i12 %add_ln141_11" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 337 'zext' 'zext_ln141_15' <Predicate = (!icmp_ln123 & icmp_ln126)> <Delay = 0.00>
ST_20 : Operation 338 [1/1] (0.00ns)   --->   "%inputBuf_addr_15 = getelementptr i8 %inputBuf, i64 0, i64 %zext_ln141_15" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 338 'getelementptr' 'inputBuf_addr_15' <Predicate = (!icmp_ln123 & icmp_ln126)> <Delay = 0.00>
ST_20 : Operation 339 [1/1] (3.25ns)   --->   "%store_ln141 = store i8 %inElem_load_15, i14 %inputBuf_addr_15" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 339 'store' 'store_ln141' <Predicate = (!icmp_ln123 & icmp_ln126)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10500> <RAM>
ST_20 : Operation 340 [2/2] (2.32ns)   --->   "%inElem_load_16 = load i8 %inElem_addr_17" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 340 'load' 'inElem_load_16' <Predicate = (!icmp_ln123 & icmp_ln126)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>

State 21 <SV = 20> <Delay = 5.90>
ST_21 : Operation 341 [1/1] (0.00ns)   --->   "%inElem_addr_19 = getelementptr i8 %inElem, i64 0, i64 18"   --->   Operation 341 'getelementptr' 'inElem_addr_19' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_21 : Operation 342 [1/1] (3.58ns)   --->   "%inElem_tmp_18 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %connect_3" [./../hw_library/stream_convolution_slideWindow.h:136]   --->   Operation 342 'read' 'inElem_tmp_18' <Predicate = (!icmp_ln123 & icmp_ln126 & !or_ln129)> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_21 : Operation 343 [1/1] (0.00ns)   --->   "%trunc_ln137_18 = trunc i32 %inElem_tmp_18" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 343 'trunc' 'trunc_ln137_18' <Predicate = (!icmp_ln123 & icmp_ln126 & !or_ln129)> <Delay = 0.00>
ST_21 : Operation 344 [1/1] (2.32ns)   --->   "%store_ln137 = store i8 %trunc_ln137_18, i8 %inElem_addr_19" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 344 'store' 'store_ln137' <Predicate = (!icmp_ln123 & icmp_ln126 & !or_ln129)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_21 : Operation 345 [1/1] (2.32ns)   --->   "%store_ln131 = store i8 0, i8 %inElem_addr_19" [./../hw_library/stream_convolution_slideWindow.h:131]   --->   Operation 345 'store' 'store_ln131' <Predicate = (!icmp_ln123 & icmp_ln126 & or_ln129)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_21 : Operation 346 [1/2] (2.32ns)   --->   "%inElem_load_16 = load i8 %inElem_addr_17" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 346 'load' 'inElem_load_16' <Predicate = (!icmp_ln123 & icmp_ln126)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_21 : Operation 347 [1/1] (1.54ns)   --->   "%add_ln141_12 = add i12 %mul71, i12 16" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 347 'add' 'add_ln141_12' <Predicate = (!icmp_ln123 & icmp_ln126)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 348 [1/1] (0.00ns)   --->   "%zext_ln141_16 = zext i12 %add_ln141_12" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 348 'zext' 'zext_ln141_16' <Predicate = (!icmp_ln123 & icmp_ln126)> <Delay = 0.00>
ST_21 : Operation 349 [1/1] (0.00ns)   --->   "%inputBuf_addr_16 = getelementptr i8 %inputBuf, i64 0, i64 %zext_ln141_16" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 349 'getelementptr' 'inputBuf_addr_16' <Predicate = (!icmp_ln123 & icmp_ln126)> <Delay = 0.00>
ST_21 : Operation 350 [1/1] (3.25ns)   --->   "%store_ln141 = store i8 %inElem_load_16, i14 %inputBuf_addr_16" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 350 'store' 'store_ln141' <Predicate = (!icmp_ln123 & icmp_ln126)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10500> <RAM>
ST_21 : Operation 351 [2/2] (2.32ns)   --->   "%inElem_load_17 = load i8 %inElem_addr_18" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 351 'load' 'inElem_load_17' <Predicate = (!icmp_ln123 & icmp_ln126)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>

State 22 <SV = 21> <Delay = 5.57>
ST_22 : Operation 352 [1/1] (3.58ns)   --->   "%inElem_tmp_19 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %connect_3" [./../hw_library/stream_convolution_slideWindow.h:136]   --->   Operation 352 'read' 'inElem_tmp_19' <Predicate = (!icmp_ln123 & icmp_ln126 & !or_ln129)> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_22 : Operation 353 [1/1] (0.00ns)   --->   "%trunc_ln137_19 = trunc i32 %inElem_tmp_19" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 353 'trunc' 'trunc_ln137_19' <Predicate = (!icmp_ln123 & icmp_ln126 & !or_ln129)> <Delay = 0.00>
ST_22 : Operation 354 [1/1] (1.58ns)   --->   "%br_ln0 = br void %VITIS_LOOP_140_4"   --->   Operation 354 'br' 'br_ln0' <Predicate = (!icmp_ln123 & icmp_ln126 & !or_ln129)> <Delay = 1.58>
ST_22 : Operation 355 [1/2] (2.32ns)   --->   "%inElem_load_17 = load i8 %inElem_addr_18" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 355 'load' 'inElem_load_17' <Predicate = (!icmp_ln123 & icmp_ln126)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_22 : Operation 356 [1/1] (1.54ns)   --->   "%add_ln141_13 = add i12 %mul71, i12 17" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 356 'add' 'add_ln141_13' <Predicate = (!icmp_ln123 & icmp_ln126)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 357 [1/1] (0.00ns)   --->   "%zext_ln141_17 = zext i12 %add_ln141_13" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 357 'zext' 'zext_ln141_17' <Predicate = (!icmp_ln123 & icmp_ln126)> <Delay = 0.00>
ST_22 : Operation 358 [1/1] (0.00ns)   --->   "%inputBuf_addr_17 = getelementptr i8 %inputBuf, i64 0, i64 %zext_ln141_17" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 358 'getelementptr' 'inputBuf_addr_17' <Predicate = (!icmp_ln123 & icmp_ln126)> <Delay = 0.00>
ST_22 : Operation 359 [1/1] (3.25ns)   --->   "%store_ln141 = store i8 %inElem_load_17, i14 %inputBuf_addr_17" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 359 'store' 'store_ln141' <Predicate = (!icmp_ln123 & icmp_ln126)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10500> <RAM>
ST_22 : Operation 360 [2/2] (2.32ns)   --->   "%inElem_load_18 = load i8 %inElem_addr_19" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 360 'load' 'inElem_load_18' <Predicate = (!icmp_ln123 & icmp_ln126)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>

State 23 <SV = 22> <Delay = 5.57>
ST_23 : Operation 361 [1/1] (0.00ns)   --->   "%storemerge = phi i8 %trunc_ln137_19, void %for.inc60, i8 0, void %for.inc" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 361 'phi' 'storemerge' <Predicate = (!icmp_ln123 & icmp_ln126)> <Delay = 0.00>
ST_23 : Operation 362 [1/2] (2.32ns)   --->   "%inElem_load_18 = load i8 %inElem_addr_19" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 362 'load' 'inElem_load_18' <Predicate = (!icmp_ln123 & icmp_ln126)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_23 : Operation 363 [1/1] (1.54ns)   --->   "%add_ln141_14 = add i12 %mul71, i12 18" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 363 'add' 'add_ln141_14' <Predicate = (!icmp_ln123 & icmp_ln126)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 364 [1/1] (0.00ns)   --->   "%zext_ln141_18 = zext i12 %add_ln141_14" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 364 'zext' 'zext_ln141_18' <Predicate = (!icmp_ln123 & icmp_ln126)> <Delay = 0.00>
ST_23 : Operation 365 [1/1] (0.00ns)   --->   "%inputBuf_addr_18 = getelementptr i8 %inputBuf, i64 0, i64 %zext_ln141_18" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 365 'getelementptr' 'inputBuf_addr_18' <Predicate = (!icmp_ln123 & icmp_ln126)> <Delay = 0.00>
ST_23 : Operation 366 [1/1] (3.25ns)   --->   "%store_ln141 = store i8 %inElem_load_18, i14 %inputBuf_addr_18" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 366 'store' 'store_ln141' <Predicate = (!icmp_ln123 & icmp_ln126)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10500> <RAM>
ST_23 : Operation 367 [1/1] (1.54ns)   --->   "%add_ln141_15 = add i12 %mul71, i12 19" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 367 'add' 'add_ln141_15' <Predicate = (!icmp_ln123 & icmp_ln126)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 368 [1/1] (0.00ns)   --->   "%zext_ln141_19 = zext i12 %add_ln141_15" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 368 'zext' 'zext_ln141_19' <Predicate = (!icmp_ln123 & icmp_ln126)> <Delay = 0.00>
ST_23 : Operation 369 [1/1] (0.00ns)   --->   "%inputBuf_addr_19 = getelementptr i8 %inputBuf, i64 0, i64 %zext_ln141_19" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 369 'getelementptr' 'inputBuf_addr_19' <Predicate = (!icmp_ln123 & icmp_ln126)> <Delay = 0.00>
ST_23 : Operation 370 [1/1] (3.25ns)   --->   "%store_ln141 = store i8 %storemerge, i14 %inputBuf_addr_19" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 370 'store' 'store_ln141' <Predicate = (!icmp_ln123 & icmp_ln126)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10500> <RAM>

State 24 <SV = 23> <Delay = 3.25>
ST_24 : Operation 371 [1/1] (0.00ns)   --->   "%zext_ln159 = zext i14 %thr_mul39" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 371 'zext' 'zext_ln159' <Predicate = (icmp_ln153)> <Delay = 0.00>
ST_24 : Operation 372 [1/1] (0.00ns)   --->   "%inputBuf_addr_20 = getelementptr i8 %inputBuf, i64 0, i64 %zext_ln159" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 372 'getelementptr' 'inputBuf_addr_20' <Predicate = (icmp_ln153)> <Delay = 0.00>
ST_24 : Operation 373 [2/2] (3.25ns)   --->   "%inputBuf_load = load i14 %inputBuf_addr_20" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 373 'load' 'inputBuf_load' <Predicate = (icmp_ln153)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10500> <RAM>
ST_24 : Operation 374 [1/1] (0.00ns)   --->   "%or_ln159 = or i14 %thr_mul39, i14 1" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 374 'or' 'or_ln159' <Predicate = (icmp_ln153)> <Delay = 0.00>
ST_24 : Operation 375 [1/1] (0.00ns)   --->   "%zext_ln159_1 = zext i14 %or_ln159" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 375 'zext' 'zext_ln159_1' <Predicate = (icmp_ln153)> <Delay = 0.00>
ST_24 : Operation 376 [1/1] (0.00ns)   --->   "%inputBuf_addr_21 = getelementptr i8 %inputBuf, i64 0, i64 %zext_ln159_1" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 376 'getelementptr' 'inputBuf_addr_21' <Predicate = (icmp_ln153)> <Delay = 0.00>
ST_24 : Operation 377 [2/2] (3.25ns)   --->   "%inputBuf_load_1 = load i14 %inputBuf_addr_21" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 377 'load' 'inputBuf_load_1' <Predicate = (icmp_ln153)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10500> <RAM>
ST_24 : Operation 514 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 514 'ret' 'ret_ln0' <Predicate = (icmp_ln123)> <Delay = 0.00>

State 25 <SV = 24> <Delay = 6.83>
ST_25 : Operation 378 [1/2] (3.25ns)   --->   "%inputBuf_load = load i14 %inputBuf_addr_20" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 378 'load' 'inputBuf_load' <Predicate = (icmp_ln153)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10500> <RAM>
ST_25 : Operation 379 [1/1] (0.00ns)   --->   "%sext_ln159 = sext i8 %inputBuf_load" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 379 'sext' 'sext_ln159' <Predicate = (icmp_ln153)> <Delay = 0.00>
ST_25 : Operation 380 [1/1] (3.58ns)   --->   "%write_ln160 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_4, i32 %sext_ln159" [./../hw_library/stream_convolution_slideWindow.h:160]   --->   Operation 380 'write' 'write_ln160' <Predicate = (icmp_ln153)> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_25 : Operation 381 [1/2] (3.25ns)   --->   "%inputBuf_load_1 = load i14 %inputBuf_addr_21" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 381 'load' 'inputBuf_load_1' <Predicate = (icmp_ln153)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10500> <RAM>
ST_25 : Operation 382 [1/1] (0.00ns)   --->   "%or_ln159_1 = or i14 %thr_mul39, i14 2" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 382 'or' 'or_ln159_1' <Predicate = (icmp_ln153)> <Delay = 0.00>
ST_25 : Operation 383 [1/1] (0.00ns)   --->   "%zext_ln159_2 = zext i14 %or_ln159_1" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 383 'zext' 'zext_ln159_2' <Predicate = (icmp_ln153)> <Delay = 0.00>
ST_25 : Operation 384 [1/1] (0.00ns)   --->   "%inputBuf_addr_22 = getelementptr i8 %inputBuf, i64 0, i64 %zext_ln159_2" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 384 'getelementptr' 'inputBuf_addr_22' <Predicate = (icmp_ln153)> <Delay = 0.00>
ST_25 : Operation 385 [2/2] (3.25ns)   --->   "%inputBuf_load_2 = load i14 %inputBuf_addr_22" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 385 'load' 'inputBuf_load_2' <Predicate = (icmp_ln153)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10500> <RAM>

State 26 <SV = 25> <Delay = 3.58>
ST_26 : Operation 386 [1/1] (0.00ns)   --->   "%sext_ln159_1 = sext i8 %inputBuf_load_1" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 386 'sext' 'sext_ln159_1' <Predicate = (icmp_ln153)> <Delay = 0.00>
ST_26 : Operation 387 [1/1] (3.58ns)   --->   "%write_ln160 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_4, i32 %sext_ln159_1" [./../hw_library/stream_convolution_slideWindow.h:160]   --->   Operation 387 'write' 'write_ln160' <Predicate = (icmp_ln153)> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_26 : Operation 388 [1/2] (3.25ns)   --->   "%inputBuf_load_2 = load i14 %inputBuf_addr_22" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 388 'load' 'inputBuf_load_2' <Predicate = (icmp_ln153)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10500> <RAM>
ST_26 : Operation 389 [1/1] (0.00ns)   --->   "%or_ln159_2 = or i14 %thr_mul39, i14 3" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 389 'or' 'or_ln159_2' <Predicate = (icmp_ln153)> <Delay = 0.00>
ST_26 : Operation 390 [1/1] (0.00ns)   --->   "%zext_ln159_3 = zext i14 %or_ln159_2" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 390 'zext' 'zext_ln159_3' <Predicate = (icmp_ln153)> <Delay = 0.00>
ST_26 : Operation 391 [1/1] (0.00ns)   --->   "%inputBuf_addr_23 = getelementptr i8 %inputBuf, i64 0, i64 %zext_ln159_3" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 391 'getelementptr' 'inputBuf_addr_23' <Predicate = (icmp_ln153)> <Delay = 0.00>
ST_26 : Operation 392 [2/2] (3.25ns)   --->   "%inputBuf_load_3 = load i14 %inputBuf_addr_23" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 392 'load' 'inputBuf_load_3' <Predicate = (icmp_ln153)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10500> <RAM>

State 27 <SV = 26> <Delay = 5.06>
ST_27 : Operation 393 [1/1] (0.00ns)   --->   "%sext_ln159_2 = sext i8 %inputBuf_load_2" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 393 'sext' 'sext_ln159_2' <Predicate = (icmp_ln153)> <Delay = 0.00>
ST_27 : Operation 394 [1/1] (3.58ns)   --->   "%write_ln160 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_4, i32 %sext_ln159_2" [./../hw_library/stream_convolution_slideWindow.h:160]   --->   Operation 394 'write' 'write_ln160' <Predicate = (icmp_ln153)> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_27 : Operation 395 [1/2] (3.25ns)   --->   "%inputBuf_load_3 = load i14 %inputBuf_addr_23" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 395 'load' 'inputBuf_load_3' <Predicate = (icmp_ln153)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10500> <RAM>
ST_27 : Operation 396 [1/1] (1.81ns)   --->   "%add_ln159 = add i14 %thr_mul39, i14 4" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 396 'add' 'add_ln159' <Predicate = (icmp_ln153)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 397 [1/1] (0.00ns)   --->   "%zext_ln159_4 = zext i14 %add_ln159" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 397 'zext' 'zext_ln159_4' <Predicate = (icmp_ln153)> <Delay = 0.00>
ST_27 : Operation 398 [1/1] (0.00ns)   --->   "%inputBuf_addr_24 = getelementptr i8 %inputBuf, i64 0, i64 %zext_ln159_4" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 398 'getelementptr' 'inputBuf_addr_24' <Predicate = (icmp_ln153)> <Delay = 0.00>
ST_27 : Operation 399 [2/2] (3.25ns)   --->   "%inputBuf_load_4 = load i14 %inputBuf_addr_24" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 399 'load' 'inputBuf_load_4' <Predicate = (icmp_ln153)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10500> <RAM>

State 28 <SV = 27> <Delay = 5.06>
ST_28 : Operation 400 [1/1] (0.00ns)   --->   "%sext_ln159_3 = sext i8 %inputBuf_load_3" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 400 'sext' 'sext_ln159_3' <Predicate = (icmp_ln153)> <Delay = 0.00>
ST_28 : Operation 401 [1/1] (3.58ns)   --->   "%write_ln160 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_4, i32 %sext_ln159_3" [./../hw_library/stream_convolution_slideWindow.h:160]   --->   Operation 401 'write' 'write_ln160' <Predicate = (icmp_ln153)> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_28 : Operation 402 [1/2] (3.25ns)   --->   "%inputBuf_load_4 = load i14 %inputBuf_addr_24" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 402 'load' 'inputBuf_load_4' <Predicate = (icmp_ln153)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10500> <RAM>
ST_28 : Operation 403 [1/1] (1.81ns)   --->   "%add_ln159_1 = add i14 %thr_mul39, i14 5" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 403 'add' 'add_ln159_1' <Predicate = (icmp_ln153)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 404 [1/1] (0.00ns)   --->   "%zext_ln159_5 = zext i14 %add_ln159_1" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 404 'zext' 'zext_ln159_5' <Predicate = (icmp_ln153)> <Delay = 0.00>
ST_28 : Operation 405 [1/1] (0.00ns)   --->   "%inputBuf_addr_25 = getelementptr i8 %inputBuf, i64 0, i64 %zext_ln159_5" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 405 'getelementptr' 'inputBuf_addr_25' <Predicate = (icmp_ln153)> <Delay = 0.00>
ST_28 : Operation 406 [2/2] (3.25ns)   --->   "%inputBuf_load_5 = load i14 %inputBuf_addr_25" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 406 'load' 'inputBuf_load_5' <Predicate = (icmp_ln153)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10500> <RAM>

State 29 <SV = 28> <Delay = 5.06>
ST_29 : Operation 407 [1/1] (0.00ns)   --->   "%sext_ln159_4 = sext i8 %inputBuf_load_4" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 407 'sext' 'sext_ln159_4' <Predicate = (icmp_ln153)> <Delay = 0.00>
ST_29 : Operation 408 [1/1] (3.58ns)   --->   "%write_ln160 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_4, i32 %sext_ln159_4" [./../hw_library/stream_convolution_slideWindow.h:160]   --->   Operation 408 'write' 'write_ln160' <Predicate = (icmp_ln153)> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_29 : Operation 409 [1/2] (3.25ns)   --->   "%inputBuf_load_5 = load i14 %inputBuf_addr_25" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 409 'load' 'inputBuf_load_5' <Predicate = (icmp_ln153)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10500> <RAM>
ST_29 : Operation 410 [1/1] (1.81ns)   --->   "%add_ln159_2 = add i14 %thr_mul39, i14 6" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 410 'add' 'add_ln159_2' <Predicate = (icmp_ln153)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 411 [1/1] (0.00ns)   --->   "%zext_ln159_6 = zext i14 %add_ln159_2" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 411 'zext' 'zext_ln159_6' <Predicate = (icmp_ln153)> <Delay = 0.00>
ST_29 : Operation 412 [1/1] (0.00ns)   --->   "%inputBuf_addr_26 = getelementptr i8 %inputBuf, i64 0, i64 %zext_ln159_6" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 412 'getelementptr' 'inputBuf_addr_26' <Predicate = (icmp_ln153)> <Delay = 0.00>
ST_29 : Operation 413 [2/2] (3.25ns)   --->   "%inputBuf_load_6 = load i14 %inputBuf_addr_26" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 413 'load' 'inputBuf_load_6' <Predicate = (icmp_ln153)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10500> <RAM>

State 30 <SV = 29> <Delay = 5.06>
ST_30 : Operation 414 [1/1] (0.00ns)   --->   "%sext_ln159_5 = sext i8 %inputBuf_load_5" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 414 'sext' 'sext_ln159_5' <Predicate = (icmp_ln153)> <Delay = 0.00>
ST_30 : Operation 415 [1/1] (3.58ns)   --->   "%write_ln160 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_4, i32 %sext_ln159_5" [./../hw_library/stream_convolution_slideWindow.h:160]   --->   Operation 415 'write' 'write_ln160' <Predicate = (icmp_ln153)> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_30 : Operation 416 [1/2] (3.25ns)   --->   "%inputBuf_load_6 = load i14 %inputBuf_addr_26" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 416 'load' 'inputBuf_load_6' <Predicate = (icmp_ln153)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10500> <RAM>
ST_30 : Operation 417 [1/1] (1.81ns)   --->   "%add_ln159_3 = add i14 %thr_mul39, i14 7" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 417 'add' 'add_ln159_3' <Predicate = (icmp_ln153)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 418 [1/1] (0.00ns)   --->   "%zext_ln159_7 = zext i14 %add_ln159_3" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 418 'zext' 'zext_ln159_7' <Predicate = (icmp_ln153)> <Delay = 0.00>
ST_30 : Operation 419 [1/1] (0.00ns)   --->   "%inputBuf_addr_27 = getelementptr i8 %inputBuf, i64 0, i64 %zext_ln159_7" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 419 'getelementptr' 'inputBuf_addr_27' <Predicate = (icmp_ln153)> <Delay = 0.00>
ST_30 : Operation 420 [2/2] (3.25ns)   --->   "%inputBuf_load_7 = load i14 %inputBuf_addr_27" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 420 'load' 'inputBuf_load_7' <Predicate = (icmp_ln153)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10500> <RAM>

State 31 <SV = 30> <Delay = 5.06>
ST_31 : Operation 421 [1/1] (0.00ns)   --->   "%sext_ln159_6 = sext i8 %inputBuf_load_6" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 421 'sext' 'sext_ln159_6' <Predicate = (icmp_ln153)> <Delay = 0.00>
ST_31 : Operation 422 [1/1] (3.58ns)   --->   "%write_ln160 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_4, i32 %sext_ln159_6" [./../hw_library/stream_convolution_slideWindow.h:160]   --->   Operation 422 'write' 'write_ln160' <Predicate = (icmp_ln153)> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_31 : Operation 423 [1/2] (3.25ns)   --->   "%inputBuf_load_7 = load i14 %inputBuf_addr_27" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 423 'load' 'inputBuf_load_7' <Predicate = (icmp_ln153)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10500> <RAM>
ST_31 : Operation 424 [1/1] (1.81ns)   --->   "%add_ln159_4 = add i14 %thr_mul39, i14 8" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 424 'add' 'add_ln159_4' <Predicate = (icmp_ln153)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 425 [1/1] (0.00ns)   --->   "%zext_ln159_8 = zext i14 %add_ln159_4" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 425 'zext' 'zext_ln159_8' <Predicate = (icmp_ln153)> <Delay = 0.00>
ST_31 : Operation 426 [1/1] (0.00ns)   --->   "%inputBuf_addr_28 = getelementptr i8 %inputBuf, i64 0, i64 %zext_ln159_8" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 426 'getelementptr' 'inputBuf_addr_28' <Predicate = (icmp_ln153)> <Delay = 0.00>
ST_31 : Operation 427 [2/2] (3.25ns)   --->   "%inputBuf_load_8 = load i14 %inputBuf_addr_28" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 427 'load' 'inputBuf_load_8' <Predicate = (icmp_ln153)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10500> <RAM>

State 32 <SV = 31> <Delay = 5.06>
ST_32 : Operation 428 [1/1] (0.00ns)   --->   "%sext_ln159_7 = sext i8 %inputBuf_load_7" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 428 'sext' 'sext_ln159_7' <Predicate = (icmp_ln153)> <Delay = 0.00>
ST_32 : Operation 429 [1/1] (3.58ns)   --->   "%write_ln160 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_4, i32 %sext_ln159_7" [./../hw_library/stream_convolution_slideWindow.h:160]   --->   Operation 429 'write' 'write_ln160' <Predicate = (icmp_ln153)> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_32 : Operation 430 [1/2] (3.25ns)   --->   "%inputBuf_load_8 = load i14 %inputBuf_addr_28" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 430 'load' 'inputBuf_load_8' <Predicate = (icmp_ln153)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10500> <RAM>
ST_32 : Operation 431 [1/1] (1.81ns)   --->   "%add_ln159_5 = add i14 %thr_mul39, i14 9" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 431 'add' 'add_ln159_5' <Predicate = (icmp_ln153)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 432 [1/1] (0.00ns)   --->   "%zext_ln159_9 = zext i14 %add_ln159_5" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 432 'zext' 'zext_ln159_9' <Predicate = (icmp_ln153)> <Delay = 0.00>
ST_32 : Operation 433 [1/1] (0.00ns)   --->   "%inputBuf_addr_29 = getelementptr i8 %inputBuf, i64 0, i64 %zext_ln159_9" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 433 'getelementptr' 'inputBuf_addr_29' <Predicate = (icmp_ln153)> <Delay = 0.00>
ST_32 : Operation 434 [2/2] (3.25ns)   --->   "%inputBuf_load_9 = load i14 %inputBuf_addr_29" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 434 'load' 'inputBuf_load_9' <Predicate = (icmp_ln153)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10500> <RAM>

State 33 <SV = 32> <Delay = 5.06>
ST_33 : Operation 435 [1/1] (0.00ns)   --->   "%sext_ln159_8 = sext i8 %inputBuf_load_8" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 435 'sext' 'sext_ln159_8' <Predicate = (icmp_ln153)> <Delay = 0.00>
ST_33 : Operation 436 [1/1] (3.58ns)   --->   "%write_ln160 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_4, i32 %sext_ln159_8" [./../hw_library/stream_convolution_slideWindow.h:160]   --->   Operation 436 'write' 'write_ln160' <Predicate = (icmp_ln153)> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_33 : Operation 437 [1/2] (3.25ns)   --->   "%inputBuf_load_9 = load i14 %inputBuf_addr_29" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 437 'load' 'inputBuf_load_9' <Predicate = (icmp_ln153)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10500> <RAM>
ST_33 : Operation 438 [1/1] (1.81ns)   --->   "%add_ln159_6 = add i14 %thr_mul39, i14 10" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 438 'add' 'add_ln159_6' <Predicate = (icmp_ln153)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 439 [1/1] (0.00ns)   --->   "%zext_ln159_10 = zext i14 %add_ln159_6" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 439 'zext' 'zext_ln159_10' <Predicate = (icmp_ln153)> <Delay = 0.00>
ST_33 : Operation 440 [1/1] (0.00ns)   --->   "%inputBuf_addr_30 = getelementptr i8 %inputBuf, i64 0, i64 %zext_ln159_10" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 440 'getelementptr' 'inputBuf_addr_30' <Predicate = (icmp_ln153)> <Delay = 0.00>
ST_33 : Operation 441 [2/2] (3.25ns)   --->   "%inputBuf_load_10 = load i14 %inputBuf_addr_30" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 441 'load' 'inputBuf_load_10' <Predicate = (icmp_ln153)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10500> <RAM>

State 34 <SV = 33> <Delay = 5.06>
ST_34 : Operation 442 [1/1] (0.00ns)   --->   "%sext_ln159_9 = sext i8 %inputBuf_load_9" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 442 'sext' 'sext_ln159_9' <Predicate = (icmp_ln153)> <Delay = 0.00>
ST_34 : Operation 443 [1/1] (3.58ns)   --->   "%write_ln160 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_4, i32 %sext_ln159_9" [./../hw_library/stream_convolution_slideWindow.h:160]   --->   Operation 443 'write' 'write_ln160' <Predicate = (icmp_ln153)> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_34 : Operation 444 [1/2] (3.25ns)   --->   "%inputBuf_load_10 = load i14 %inputBuf_addr_30" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 444 'load' 'inputBuf_load_10' <Predicate = (icmp_ln153)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10500> <RAM>
ST_34 : Operation 445 [1/1] (1.81ns)   --->   "%add_ln159_7 = add i14 %thr_mul39, i14 11" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 445 'add' 'add_ln159_7' <Predicate = (icmp_ln153)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 446 [1/1] (0.00ns)   --->   "%zext_ln159_11 = zext i14 %add_ln159_7" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 446 'zext' 'zext_ln159_11' <Predicate = (icmp_ln153)> <Delay = 0.00>
ST_34 : Operation 447 [1/1] (0.00ns)   --->   "%inputBuf_addr_31 = getelementptr i8 %inputBuf, i64 0, i64 %zext_ln159_11" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 447 'getelementptr' 'inputBuf_addr_31' <Predicate = (icmp_ln153)> <Delay = 0.00>
ST_34 : Operation 448 [2/2] (3.25ns)   --->   "%inputBuf_load_11 = load i14 %inputBuf_addr_31" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 448 'load' 'inputBuf_load_11' <Predicate = (icmp_ln153)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10500> <RAM>

State 35 <SV = 34> <Delay = 5.06>
ST_35 : Operation 449 [1/1] (0.00ns)   --->   "%sext_ln159_10 = sext i8 %inputBuf_load_10" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 449 'sext' 'sext_ln159_10' <Predicate = (icmp_ln153)> <Delay = 0.00>
ST_35 : Operation 450 [1/1] (3.58ns)   --->   "%write_ln160 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_4, i32 %sext_ln159_10" [./../hw_library/stream_convolution_slideWindow.h:160]   --->   Operation 450 'write' 'write_ln160' <Predicate = (icmp_ln153)> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_35 : Operation 451 [1/2] (3.25ns)   --->   "%inputBuf_load_11 = load i14 %inputBuf_addr_31" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 451 'load' 'inputBuf_load_11' <Predicate = (icmp_ln153)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10500> <RAM>
ST_35 : Operation 452 [1/1] (1.81ns)   --->   "%add_ln159_8 = add i14 %thr_mul39, i14 12" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 452 'add' 'add_ln159_8' <Predicate = (icmp_ln153)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 453 [1/1] (0.00ns)   --->   "%zext_ln159_12 = zext i14 %add_ln159_8" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 453 'zext' 'zext_ln159_12' <Predicate = (icmp_ln153)> <Delay = 0.00>
ST_35 : Operation 454 [1/1] (0.00ns)   --->   "%inputBuf_addr_32 = getelementptr i8 %inputBuf, i64 0, i64 %zext_ln159_12" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 454 'getelementptr' 'inputBuf_addr_32' <Predicate = (icmp_ln153)> <Delay = 0.00>
ST_35 : Operation 455 [2/2] (3.25ns)   --->   "%inputBuf_load_12 = load i14 %inputBuf_addr_32" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 455 'load' 'inputBuf_load_12' <Predicate = (icmp_ln153)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10500> <RAM>

State 36 <SV = 35> <Delay = 5.06>
ST_36 : Operation 456 [1/1] (0.00ns)   --->   "%sext_ln159_11 = sext i8 %inputBuf_load_11" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 456 'sext' 'sext_ln159_11' <Predicate = (icmp_ln153)> <Delay = 0.00>
ST_36 : Operation 457 [1/1] (3.58ns)   --->   "%write_ln160 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_4, i32 %sext_ln159_11" [./../hw_library/stream_convolution_slideWindow.h:160]   --->   Operation 457 'write' 'write_ln160' <Predicate = (icmp_ln153)> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_36 : Operation 458 [1/2] (3.25ns)   --->   "%inputBuf_load_12 = load i14 %inputBuf_addr_32" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 458 'load' 'inputBuf_load_12' <Predicate = (icmp_ln153)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10500> <RAM>
ST_36 : Operation 459 [1/1] (1.81ns)   --->   "%add_ln159_9 = add i14 %thr_mul39, i14 13" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 459 'add' 'add_ln159_9' <Predicate = (icmp_ln153)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 460 [1/1] (0.00ns)   --->   "%zext_ln159_13 = zext i14 %add_ln159_9" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 460 'zext' 'zext_ln159_13' <Predicate = (icmp_ln153)> <Delay = 0.00>
ST_36 : Operation 461 [1/1] (0.00ns)   --->   "%inputBuf_addr_33 = getelementptr i8 %inputBuf, i64 0, i64 %zext_ln159_13" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 461 'getelementptr' 'inputBuf_addr_33' <Predicate = (icmp_ln153)> <Delay = 0.00>
ST_36 : Operation 462 [2/2] (3.25ns)   --->   "%inputBuf_load_13 = load i14 %inputBuf_addr_33" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 462 'load' 'inputBuf_load_13' <Predicate = (icmp_ln153)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10500> <RAM>

State 37 <SV = 36> <Delay = 5.06>
ST_37 : Operation 463 [1/1] (0.00ns)   --->   "%sext_ln159_12 = sext i8 %inputBuf_load_12" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 463 'sext' 'sext_ln159_12' <Predicate = (icmp_ln153)> <Delay = 0.00>
ST_37 : Operation 464 [1/1] (3.58ns)   --->   "%write_ln160 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_4, i32 %sext_ln159_12" [./../hw_library/stream_convolution_slideWindow.h:160]   --->   Operation 464 'write' 'write_ln160' <Predicate = (icmp_ln153)> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_37 : Operation 465 [1/2] (3.25ns)   --->   "%inputBuf_load_13 = load i14 %inputBuf_addr_33" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 465 'load' 'inputBuf_load_13' <Predicate = (icmp_ln153)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10500> <RAM>
ST_37 : Operation 466 [1/1] (1.81ns)   --->   "%add_ln159_10 = add i14 %thr_mul39, i14 14" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 466 'add' 'add_ln159_10' <Predicate = (icmp_ln153)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 467 [1/1] (0.00ns)   --->   "%zext_ln159_14 = zext i14 %add_ln159_10" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 467 'zext' 'zext_ln159_14' <Predicate = (icmp_ln153)> <Delay = 0.00>
ST_37 : Operation 468 [1/1] (0.00ns)   --->   "%inputBuf_addr_34 = getelementptr i8 %inputBuf, i64 0, i64 %zext_ln159_14" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 468 'getelementptr' 'inputBuf_addr_34' <Predicate = (icmp_ln153)> <Delay = 0.00>
ST_37 : Operation 469 [2/2] (3.25ns)   --->   "%inputBuf_load_14 = load i14 %inputBuf_addr_34" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 469 'load' 'inputBuf_load_14' <Predicate = (icmp_ln153)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10500> <RAM>

State 38 <SV = 37> <Delay = 5.06>
ST_38 : Operation 470 [1/1] (0.00ns)   --->   "%sext_ln159_13 = sext i8 %inputBuf_load_13" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 470 'sext' 'sext_ln159_13' <Predicate = (icmp_ln153)> <Delay = 0.00>
ST_38 : Operation 471 [1/1] (3.58ns)   --->   "%write_ln160 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_4, i32 %sext_ln159_13" [./../hw_library/stream_convolution_slideWindow.h:160]   --->   Operation 471 'write' 'write_ln160' <Predicate = (icmp_ln153)> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_38 : Operation 472 [1/2] (3.25ns)   --->   "%inputBuf_load_14 = load i14 %inputBuf_addr_34" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 472 'load' 'inputBuf_load_14' <Predicate = (icmp_ln153)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10500> <RAM>
ST_38 : Operation 473 [1/1] (1.81ns)   --->   "%add_ln159_11 = add i14 %thr_mul39, i14 15" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 473 'add' 'add_ln159_11' <Predicate = (icmp_ln153)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 474 [1/1] (0.00ns)   --->   "%zext_ln159_15 = zext i14 %add_ln159_11" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 474 'zext' 'zext_ln159_15' <Predicate = (icmp_ln153)> <Delay = 0.00>
ST_38 : Operation 475 [1/1] (0.00ns)   --->   "%inputBuf_addr_35 = getelementptr i8 %inputBuf, i64 0, i64 %zext_ln159_15" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 475 'getelementptr' 'inputBuf_addr_35' <Predicate = (icmp_ln153)> <Delay = 0.00>
ST_38 : Operation 476 [2/2] (3.25ns)   --->   "%inputBuf_load_15 = load i14 %inputBuf_addr_35" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 476 'load' 'inputBuf_load_15' <Predicate = (icmp_ln153)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10500> <RAM>

State 39 <SV = 38> <Delay = 5.06>
ST_39 : Operation 477 [1/1] (0.00ns)   --->   "%sext_ln159_14 = sext i8 %inputBuf_load_14" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 477 'sext' 'sext_ln159_14' <Predicate = (icmp_ln153)> <Delay = 0.00>
ST_39 : Operation 478 [1/1] (3.58ns)   --->   "%write_ln160 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_4, i32 %sext_ln159_14" [./../hw_library/stream_convolution_slideWindow.h:160]   --->   Operation 478 'write' 'write_ln160' <Predicate = (icmp_ln153)> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_39 : Operation 479 [1/2] (3.25ns)   --->   "%inputBuf_load_15 = load i14 %inputBuf_addr_35" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 479 'load' 'inputBuf_load_15' <Predicate = (icmp_ln153)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10500> <RAM>
ST_39 : Operation 480 [1/1] (1.81ns)   --->   "%add_ln159_12 = add i14 %thr_mul39, i14 16" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 480 'add' 'add_ln159_12' <Predicate = (icmp_ln153)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 481 [1/1] (0.00ns)   --->   "%zext_ln159_16 = zext i14 %add_ln159_12" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 481 'zext' 'zext_ln159_16' <Predicate = (icmp_ln153)> <Delay = 0.00>
ST_39 : Operation 482 [1/1] (0.00ns)   --->   "%inputBuf_addr_36 = getelementptr i8 %inputBuf, i64 0, i64 %zext_ln159_16" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 482 'getelementptr' 'inputBuf_addr_36' <Predicate = (icmp_ln153)> <Delay = 0.00>
ST_39 : Operation 483 [2/2] (3.25ns)   --->   "%inputBuf_load_16 = load i14 %inputBuf_addr_36" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 483 'load' 'inputBuf_load_16' <Predicate = (icmp_ln153)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10500> <RAM>

State 40 <SV = 39> <Delay = 5.06>
ST_40 : Operation 484 [1/1] (0.00ns)   --->   "%sext_ln159_15 = sext i8 %inputBuf_load_15" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 484 'sext' 'sext_ln159_15' <Predicate = (icmp_ln153)> <Delay = 0.00>
ST_40 : Operation 485 [1/1] (3.58ns)   --->   "%write_ln160 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_4, i32 %sext_ln159_15" [./../hw_library/stream_convolution_slideWindow.h:160]   --->   Operation 485 'write' 'write_ln160' <Predicate = (icmp_ln153)> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_40 : Operation 486 [1/2] (3.25ns)   --->   "%inputBuf_load_16 = load i14 %inputBuf_addr_36" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 486 'load' 'inputBuf_load_16' <Predicate = (icmp_ln153)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10500> <RAM>
ST_40 : Operation 487 [1/1] (1.81ns)   --->   "%add_ln159_13 = add i14 %thr_mul39, i14 17" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 487 'add' 'add_ln159_13' <Predicate = (icmp_ln153)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 488 [1/1] (0.00ns)   --->   "%zext_ln159_17 = zext i14 %add_ln159_13" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 488 'zext' 'zext_ln159_17' <Predicate = (icmp_ln153)> <Delay = 0.00>
ST_40 : Operation 489 [1/1] (0.00ns)   --->   "%inputBuf_addr_37 = getelementptr i8 %inputBuf, i64 0, i64 %zext_ln159_17" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 489 'getelementptr' 'inputBuf_addr_37' <Predicate = (icmp_ln153)> <Delay = 0.00>
ST_40 : Operation 490 [2/2] (3.25ns)   --->   "%inputBuf_load_17 = load i14 %inputBuf_addr_37" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 490 'load' 'inputBuf_load_17' <Predicate = (icmp_ln153)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10500> <RAM>

State 41 <SV = 40> <Delay = 5.06>
ST_41 : Operation 491 [1/1] (0.00ns)   --->   "%sext_ln159_16 = sext i8 %inputBuf_load_16" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 491 'sext' 'sext_ln159_16' <Predicate = (icmp_ln153)> <Delay = 0.00>
ST_41 : Operation 492 [1/1] (3.58ns)   --->   "%write_ln160 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_4, i32 %sext_ln159_16" [./../hw_library/stream_convolution_slideWindow.h:160]   --->   Operation 492 'write' 'write_ln160' <Predicate = (icmp_ln153)> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_41 : Operation 493 [1/2] (3.25ns)   --->   "%inputBuf_load_17 = load i14 %inputBuf_addr_37" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 493 'load' 'inputBuf_load_17' <Predicate = (icmp_ln153)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10500> <RAM>
ST_41 : Operation 494 [1/1] (1.81ns)   --->   "%add_ln159_14 = add i14 %thr_mul39, i14 18" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 494 'add' 'add_ln159_14' <Predicate = (icmp_ln153)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 495 [1/1] (0.00ns)   --->   "%zext_ln159_18 = zext i14 %add_ln159_14" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 495 'zext' 'zext_ln159_18' <Predicate = (icmp_ln153)> <Delay = 0.00>
ST_41 : Operation 496 [1/1] (0.00ns)   --->   "%inputBuf_addr_38 = getelementptr i8 %inputBuf, i64 0, i64 %zext_ln159_18" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 496 'getelementptr' 'inputBuf_addr_38' <Predicate = (icmp_ln153)> <Delay = 0.00>
ST_41 : Operation 497 [2/2] (3.25ns)   --->   "%inputBuf_load_18 = load i14 %inputBuf_addr_38" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 497 'load' 'inputBuf_load_18' <Predicate = (icmp_ln153)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10500> <RAM>

State 42 <SV = 41> <Delay = 5.06>
ST_42 : Operation 498 [1/1] (0.00ns)   --->   "%inElem_addr = getelementptr i8 %inElem, i64 0, i64 19"   --->   Operation 498 'getelementptr' 'inElem_addr' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_42 : Operation 499 [1/1] (0.00ns)   --->   "%specpipeline_ln124 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [./../hw_library/stream_convolution_slideWindow.h:124]   --->   Operation 499 'specpipeline' 'specpipeline_ln124' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_42 : Operation 500 [1/1] (0.00ns)   --->   "%specloopname_ln123 = specloopname void @_ssdm_op_SpecLoopName, void @empty_38" [./../hw_library/stream_convolution_slideWindow.h:123]   --->   Operation 500 'specloopname' 'specloopname_ln123' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_42 : Operation 501 [1/1] (2.32ns)   --->   "%store_ln131 = store i8 %storemerge, i8 %inElem_addr" [./../hw_library/stream_convolution_slideWindow.h:131]   --->   Operation 501 'store' 'store_ln131' <Predicate = (!icmp_ln123 & icmp_ln126)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_42 : Operation 502 [1/1] (0.00ns)   --->   "%sext_ln159_17 = sext i8 %inputBuf_load_17" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 502 'sext' 'sext_ln159_17' <Predicate = (icmp_ln153)> <Delay = 0.00>
ST_42 : Operation 503 [1/1] (3.58ns)   --->   "%write_ln160 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_4, i32 %sext_ln159_17" [./../hw_library/stream_convolution_slideWindow.h:160]   --->   Operation 503 'write' 'write_ln160' <Predicate = (icmp_ln153)> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_42 : Operation 504 [1/2] (3.25ns)   --->   "%inputBuf_load_18 = load i14 %inputBuf_addr_38" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 504 'load' 'inputBuf_load_18' <Predicate = (icmp_ln153)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10500> <RAM>
ST_42 : Operation 505 [1/1] (1.81ns)   --->   "%add_ln159_15 = add i14 %thr_mul39, i14 19" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 505 'add' 'add_ln159_15' <Predicate = (icmp_ln153)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 506 [1/1] (0.00ns)   --->   "%zext_ln159_19 = zext i14 %add_ln159_15" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 506 'zext' 'zext_ln159_19' <Predicate = (icmp_ln153)> <Delay = 0.00>
ST_42 : Operation 507 [1/1] (0.00ns)   --->   "%inputBuf_addr_39 = getelementptr i8 %inputBuf, i64 0, i64 %zext_ln159_19" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 507 'getelementptr' 'inputBuf_addr_39' <Predicate = (icmp_ln153)> <Delay = 0.00>
ST_42 : Operation 508 [2/2] (3.25ns)   --->   "%inputBuf_load_19 = load i14 %inputBuf_addr_39" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 508 'load' 'inputBuf_load_19' <Predicate = (icmp_ln153)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10500> <RAM>

State 43 <SV = 42> <Delay = 3.58>
ST_43 : Operation 509 [1/1] (0.00ns)   --->   "%sext_ln159_18 = sext i8 %inputBuf_load_18" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 509 'sext' 'sext_ln159_18' <Predicate = (icmp_ln153)> <Delay = 0.00>
ST_43 : Operation 510 [1/1] (3.58ns)   --->   "%write_ln160 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_4, i32 %sext_ln159_18" [./../hw_library/stream_convolution_slideWindow.h:160]   --->   Operation 510 'write' 'write_ln160' <Predicate = (icmp_ln153)> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_43 : Operation 511 [1/2] (3.25ns)   --->   "%inputBuf_load_19 = load i14 %inputBuf_addr_39" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 511 'load' 'inputBuf_load_19' <Predicate = (icmp_ln153)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10500> <RAM>

State 44 <SV = 43> <Delay = 3.58>
ST_44 : Operation 512 [1/1] (0.00ns)   --->   "%sext_ln159_19 = sext i8 %inputBuf_load_19" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 512 'sext' 'sext_ln159_19' <Predicate = (icmp_ln153)> <Delay = 0.00>
ST_44 : Operation 513 [1/1] (3.58ns)   --->   "%write_ln160 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_4, i32 %sext_ln159_19" [./../hw_library/stream_convolution_slideWindow.h:160]   --->   Operation 513 'write' 'write_ln160' <Predicate = (icmp_ln153)> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.588ns
The critical path consists of the following:
	'alloca' operation 32 bit ('inp_j', ./../hw_library/stream_convolution_slideWindow.h:118) [12]  (0.000 ns)
	'store' operation 0 bit ('store_ln118', ./../hw_library/stream_convolution_slideWindow.h:118) of constant 0 on local variable 'inp_j', ./../hw_library/stream_convolution_slideWindow.h:118 [17]  (1.588 ns)

 <State 2>: 7.670ns
The critical path consists of the following:
	'load' operation 32 bit ('inp_j', ./../hw_library/stream_convolution_slideWindow.h:144) on local variable 'inp_j', ./../hw_library/stream_convolution_slideWindow.h:118 [30]  (0.000 ns)
	'add' operation 32 bit ('inp_j', ./../hw_library/stream_convolution_slideWindow.h:144) [262]  (2.552 ns)
	'icmp' operation 1 bit ('icmp_ln145', ./../hw_library/stream_convolution_slideWindow.h:145) [263]  (2.552 ns)
	'store' operation 0 bit ('store_ln118', ./../hw_library/stream_convolution_slideWindow.h:118) of variable 'inp_j', ./../hw_library/stream_convolution_slideWindow.h:144 on local variable 'inp_j', ./../hw_library/stream_convolution_slideWindow.h:118 [266]  (1.588 ns)
	blocking operation 0.978 ns on control path)

 <State 3>: 7.670ns
The critical path consists of the following:
	'load' operation 32 bit ('oy_load', ./../hw_library/stream_convolution_slideWindow.h:123) on local variable 'oy', ./../hw_library/stream_convolution_slideWindow.h:117 [35]  (0.000 ns)
	'add' operation 10 bit ('tmp', ./../hw_library/stream_convolution_slideWindow.h:123) [281]  (1.731 ns)
	'sub' operation 12 bit ('tmp17', ./../hw_library/stream_convolution_slideWindow.h:123) [285]  (1.547 ns)
	'add' operation 12 bit ('tmp1', ./../hw_library/stream_convolution_slideWindow.h:123) [286]  (0.000 ns)
	'add' operation 12 bit ('thr_add38', ./../hw_library/stream_convolution_slideWindow.h:123) [287]  (3.786 ns)
	blocking operation 0.606 ns on control path)

 <State 4>: 5.903ns
The critical path consists of the following:
	fifo read operation ('inElem_tmp', ./../hw_library/stream_convolution_slideWindow.h:136) on port 'connect_3' (./../hw_library/stream_convolution_slideWindow.h:136) [77]  (3.581 ns)
	'store' operation 0 bit ('store_ln137', ./../hw_library/stream_convolution_slideWindow.h:137) of variable 'trunc_ln137_1', ./../hw_library/stream_convolution_slideWindow.h:137 on array 'inElem' [79]  (2.322 ns)

 <State 5>: 5.903ns
The critical path consists of the following:
	fifo read operation ('inElem_tmp', ./../hw_library/stream_convolution_slideWindow.h:136) on port 'connect_3' (./../hw_library/stream_convolution_slideWindow.h:136) [80]  (3.581 ns)
	'store' operation 0 bit ('store_ln137', ./../hw_library/stream_convolution_slideWindow.h:137) of variable 'trunc_ln137_2', ./../hw_library/stream_convolution_slideWindow.h:137 on array 'inElem' [82]  (2.322 ns)

 <State 6>: 5.903ns
The critical path consists of the following:
	fifo read operation ('inElem_tmp', ./../hw_library/stream_convolution_slideWindow.h:136) on port 'connect_3' (./../hw_library/stream_convolution_slideWindow.h:136) [83]  (3.581 ns)
	'store' operation 0 bit ('store_ln137', ./../hw_library/stream_convolution_slideWindow.h:137) of variable 'trunc_ln137_3', ./../hw_library/stream_convolution_slideWindow.h:137 on array 'inElem' [85]  (2.322 ns)

 <State 7>: 5.903ns
The critical path consists of the following:
	fifo read operation ('inElem_tmp', ./../hw_library/stream_convolution_slideWindow.h:136) on port 'connect_3' (./../hw_library/stream_convolution_slideWindow.h:136) [86]  (3.581 ns)
	'store' operation 0 bit ('store_ln137', ./../hw_library/stream_convolution_slideWindow.h:137) of variable 'trunc_ln137_4', ./../hw_library/stream_convolution_slideWindow.h:137 on array 'inElem' [88]  (2.322 ns)

 <State 8>: 5.903ns
The critical path consists of the following:
	fifo read operation ('inElem_tmp', ./../hw_library/stream_convolution_slideWindow.h:136) on port 'connect_3' (./../hw_library/stream_convolution_slideWindow.h:136) [89]  (3.581 ns)
	'store' operation 0 bit ('store_ln137', ./../hw_library/stream_convolution_slideWindow.h:137) of variable 'trunc_ln137_5', ./../hw_library/stream_convolution_slideWindow.h:137 on array 'inElem' [91]  (2.322 ns)

 <State 9>: 5.903ns
The critical path consists of the following:
	fifo read operation ('inElem_tmp', ./../hw_library/stream_convolution_slideWindow.h:136) on port 'connect_3' (./../hw_library/stream_convolution_slideWindow.h:136) [92]  (3.581 ns)
	'store' operation 0 bit ('store_ln137', ./../hw_library/stream_convolution_slideWindow.h:137) of variable 'trunc_ln137_6', ./../hw_library/stream_convolution_slideWindow.h:137 on array 'inElem' [94]  (2.322 ns)

 <State 10>: 5.903ns
The critical path consists of the following:
	fifo read operation ('inElem_tmp', ./../hw_library/stream_convolution_slideWindow.h:136) on port 'connect_3' (./../hw_library/stream_convolution_slideWindow.h:136) [95]  (3.581 ns)
	'store' operation 0 bit ('store_ln137', ./../hw_library/stream_convolution_slideWindow.h:137) of variable 'trunc_ln137_7', ./../hw_library/stream_convolution_slideWindow.h:137 on array 'inElem' [97]  (2.322 ns)

 <State 11>: 5.903ns
The critical path consists of the following:
	fifo read operation ('inElem_tmp', ./../hw_library/stream_convolution_slideWindow.h:136) on port 'connect_3' (./../hw_library/stream_convolution_slideWindow.h:136) [98]  (3.581 ns)
	'store' operation 0 bit ('store_ln137', ./../hw_library/stream_convolution_slideWindow.h:137) of variable 'trunc_ln137_8', ./../hw_library/stream_convolution_slideWindow.h:137 on array 'inElem' [100]  (2.322 ns)

 <State 12>: 5.903ns
The critical path consists of the following:
	fifo read operation ('inElem_tmp', ./../hw_library/stream_convolution_slideWindow.h:136) on port 'connect_3' (./../hw_library/stream_convolution_slideWindow.h:136) [101]  (3.581 ns)
	'store' operation 0 bit ('store_ln137', ./../hw_library/stream_convolution_slideWindow.h:137) of variable 'trunc_ln137_9', ./../hw_library/stream_convolution_slideWindow.h:137 on array 'inElem' [103]  (2.322 ns)

 <State 13>: 5.903ns
The critical path consists of the following:
	fifo read operation ('inElem_tmp', ./../hw_library/stream_convolution_slideWindow.h:136) on port 'connect_3' (./../hw_library/stream_convolution_slideWindow.h:136) [104]  (3.581 ns)
	'store' operation 0 bit ('store_ln137', ./../hw_library/stream_convolution_slideWindow.h:137) of variable 'trunc_ln137_10', ./../hw_library/stream_convolution_slideWindow.h:137 on array 'inElem' [106]  (2.322 ns)

 <State 14>: 5.903ns
The critical path consists of the following:
	fifo read operation ('inElem_tmp', ./../hw_library/stream_convolution_slideWindow.h:136) on port 'connect_3' (./../hw_library/stream_convolution_slideWindow.h:136) [107]  (3.581 ns)
	'store' operation 0 bit ('store_ln137', ./../hw_library/stream_convolution_slideWindow.h:137) of variable 'trunc_ln137_11', ./../hw_library/stream_convolution_slideWindow.h:137 on array 'inElem' [109]  (2.322 ns)

 <State 15>: 5.903ns
The critical path consists of the following:
	fifo read operation ('inElem_tmp', ./../hw_library/stream_convolution_slideWindow.h:136) on port 'connect_3' (./../hw_library/stream_convolution_slideWindow.h:136) [110]  (3.581 ns)
	'store' operation 0 bit ('store_ln137', ./../hw_library/stream_convolution_slideWindow.h:137) of variable 'trunc_ln137_12', ./../hw_library/stream_convolution_slideWindow.h:137 on array 'inElem' [112]  (2.322 ns)

 <State 16>: 5.903ns
The critical path consists of the following:
	fifo read operation ('inElem_tmp', ./../hw_library/stream_convolution_slideWindow.h:136) on port 'connect_3' (./../hw_library/stream_convolution_slideWindow.h:136) [113]  (3.581 ns)
	'store' operation 0 bit ('store_ln137', ./../hw_library/stream_convolution_slideWindow.h:137) of variable 'trunc_ln137_13', ./../hw_library/stream_convolution_slideWindow.h:137 on array 'inElem' [115]  (2.322 ns)

 <State 17>: 5.903ns
The critical path consists of the following:
	fifo read operation ('inElem_tmp', ./../hw_library/stream_convolution_slideWindow.h:136) on port 'connect_3' (./../hw_library/stream_convolution_slideWindow.h:136) [116]  (3.581 ns)
	'store' operation 0 bit ('store_ln137', ./../hw_library/stream_convolution_slideWindow.h:137) of variable 'trunc_ln137_14', ./../hw_library/stream_convolution_slideWindow.h:137 on array 'inElem' [118]  (2.322 ns)

 <State 18>: 5.903ns
The critical path consists of the following:
	fifo read operation ('inElem_tmp', ./../hw_library/stream_convolution_slideWindow.h:136) on port 'connect_3' (./../hw_library/stream_convolution_slideWindow.h:136) [119]  (3.581 ns)
	'store' operation 0 bit ('store_ln137', ./../hw_library/stream_convolution_slideWindow.h:137) of variable 'trunc_ln137_15', ./../hw_library/stream_convolution_slideWindow.h:137 on array 'inElem' [121]  (2.322 ns)

 <State 19>: 5.903ns
The critical path consists of the following:
	fifo read operation ('inElem_tmp', ./../hw_library/stream_convolution_slideWindow.h:136) on port 'connect_3' (./../hw_library/stream_convolution_slideWindow.h:136) [122]  (3.581 ns)
	'store' operation 0 bit ('store_ln137', ./../hw_library/stream_convolution_slideWindow.h:137) of variable 'trunc_ln137_16', ./../hw_library/stream_convolution_slideWindow.h:137 on array 'inElem' [124]  (2.322 ns)

 <State 20>: 5.903ns
The critical path consists of the following:
	fifo read operation ('inElem_tmp', ./../hw_library/stream_convolution_slideWindow.h:136) on port 'connect_3' (./../hw_library/stream_convolution_slideWindow.h:136) [125]  (3.581 ns)
	'store' operation 0 bit ('store_ln137', ./../hw_library/stream_convolution_slideWindow.h:137) of variable 'trunc_ln137_17', ./../hw_library/stream_convolution_slideWindow.h:137 on array 'inElem' [127]  (2.322 ns)

 <State 21>: 5.903ns
The critical path consists of the following:
	fifo read operation ('inElem_tmp', ./../hw_library/stream_convolution_slideWindow.h:136) on port 'connect_3' (./../hw_library/stream_convolution_slideWindow.h:136) [128]  (3.581 ns)
	'store' operation 0 bit ('store_ln137', ./../hw_library/stream_convolution_slideWindow.h:137) of variable 'trunc_ln137_18', ./../hw_library/stream_convolution_slideWindow.h:137 on array 'inElem' [130]  (2.322 ns)

 <State 22>: 5.576ns
The critical path consists of the following:
	'load' operation 8 bit ('inElem_load_17', ./../hw_library/stream_convolution_slideWindow.h:141) on array 'inElem' [247]  (2.322 ns)
	'store' operation 0 bit ('store_ln141', ./../hw_library/stream_convolution_slideWindow.h:141) of variable 'inElem_load_17', ./../hw_library/stream_convolution_slideWindow.h:141 on array 'inputBuf', ./../hw_library/stream_convolution_slideWindow.h:107 [251]  (3.254 ns)

 <State 23>: 5.576ns
The critical path consists of the following:
	'load' operation 8 bit ('inElem_load_18', ./../hw_library/stream_convolution_slideWindow.h:141) on array 'inElem' [252]  (2.322 ns)
	'store' operation 0 bit ('store_ln141', ./../hw_library/stream_convolution_slideWindow.h:141) of variable 'inElem_load_18', ./../hw_library/stream_convolution_slideWindow.h:141 on array 'inputBuf', ./../hw_library/stream_convolution_slideWindow.h:107 [256]  (3.254 ns)

 <State 24>: 3.254ns
The critical path consists of the following:
	'getelementptr' operation 14 bit ('inputBuf_addr_20', ./../hw_library/stream_convolution_slideWindow.h:159) [293]  (0.000 ns)
	'load' operation 8 bit ('inputBuf_load', ./../hw_library/stream_convolution_slideWindow.h:159) on array 'inputBuf', ./../hw_library/stream_convolution_slideWindow.h:107 [294]  (3.254 ns)

 <State 25>: 6.835ns
The critical path consists of the following:
	'load' operation 8 bit ('inputBuf_load', ./../hw_library/stream_convolution_slideWindow.h:159) on array 'inputBuf', ./../hw_library/stream_convolution_slideWindow.h:107 [294]  (3.254 ns)
	fifo write operation ('write_ln160', ./../hw_library/stream_convolution_slideWindow.h:160) on port 'connect_4' (./../hw_library/stream_convolution_slideWindow.h:160) [296]  (3.581 ns)

 <State 26>: 3.581ns
The critical path consists of the following:
	fifo write operation ('write_ln160', ./../hw_library/stream_convolution_slideWindow.h:160) on port 'connect_4' (./../hw_library/stream_convolution_slideWindow.h:160) [302]  (3.581 ns)

 <State 27>: 5.066ns
The critical path consists of the following:
	'add' operation 14 bit ('add_ln159', ./../hw_library/stream_convolution_slideWindow.h:159) [315]  (1.812 ns)
	'getelementptr' operation 14 bit ('inputBuf_addr_24', ./../hw_library/stream_convolution_slideWindow.h:159) [317]  (0.000 ns)
	'load' operation 8 bit ('inputBuf_load_4', ./../hw_library/stream_convolution_slideWindow.h:159) on array 'inputBuf', ./../hw_library/stream_convolution_slideWindow.h:107 [318]  (3.254 ns)

 <State 28>: 5.066ns
The critical path consists of the following:
	'add' operation 14 bit ('add_ln159_1', ./../hw_library/stream_convolution_slideWindow.h:159) [321]  (1.812 ns)
	'getelementptr' operation 14 bit ('inputBuf_addr_25', ./../hw_library/stream_convolution_slideWindow.h:159) [323]  (0.000 ns)
	'load' operation 8 bit ('inputBuf_load_5', ./../hw_library/stream_convolution_slideWindow.h:159) on array 'inputBuf', ./../hw_library/stream_convolution_slideWindow.h:107 [324]  (3.254 ns)

 <State 29>: 5.066ns
The critical path consists of the following:
	'add' operation 14 bit ('add_ln159_2', ./../hw_library/stream_convolution_slideWindow.h:159) [327]  (1.812 ns)
	'getelementptr' operation 14 bit ('inputBuf_addr_26', ./../hw_library/stream_convolution_slideWindow.h:159) [329]  (0.000 ns)
	'load' operation 8 bit ('inputBuf_load_6', ./../hw_library/stream_convolution_slideWindow.h:159) on array 'inputBuf', ./../hw_library/stream_convolution_slideWindow.h:107 [330]  (3.254 ns)

 <State 30>: 5.066ns
The critical path consists of the following:
	'add' operation 14 bit ('add_ln159_3', ./../hw_library/stream_convolution_slideWindow.h:159) [333]  (1.812 ns)
	'getelementptr' operation 14 bit ('inputBuf_addr_27', ./../hw_library/stream_convolution_slideWindow.h:159) [335]  (0.000 ns)
	'load' operation 8 bit ('inputBuf_load_7', ./../hw_library/stream_convolution_slideWindow.h:159) on array 'inputBuf', ./../hw_library/stream_convolution_slideWindow.h:107 [336]  (3.254 ns)

 <State 31>: 5.066ns
The critical path consists of the following:
	'add' operation 14 bit ('add_ln159_4', ./../hw_library/stream_convolution_slideWindow.h:159) [339]  (1.812 ns)
	'getelementptr' operation 14 bit ('inputBuf_addr_28', ./../hw_library/stream_convolution_slideWindow.h:159) [341]  (0.000 ns)
	'load' operation 8 bit ('inputBuf_load_8', ./../hw_library/stream_convolution_slideWindow.h:159) on array 'inputBuf', ./../hw_library/stream_convolution_slideWindow.h:107 [342]  (3.254 ns)

 <State 32>: 5.066ns
The critical path consists of the following:
	'add' operation 14 bit ('add_ln159_5', ./../hw_library/stream_convolution_slideWindow.h:159) [345]  (1.812 ns)
	'getelementptr' operation 14 bit ('inputBuf_addr_29', ./../hw_library/stream_convolution_slideWindow.h:159) [347]  (0.000 ns)
	'load' operation 8 bit ('inputBuf_load_9', ./../hw_library/stream_convolution_slideWindow.h:159) on array 'inputBuf', ./../hw_library/stream_convolution_slideWindow.h:107 [348]  (3.254 ns)

 <State 33>: 5.066ns
The critical path consists of the following:
	'add' operation 14 bit ('add_ln159_6', ./../hw_library/stream_convolution_slideWindow.h:159) [351]  (1.812 ns)
	'getelementptr' operation 14 bit ('inputBuf_addr_30', ./../hw_library/stream_convolution_slideWindow.h:159) [353]  (0.000 ns)
	'load' operation 8 bit ('inputBuf_load_10', ./../hw_library/stream_convolution_slideWindow.h:159) on array 'inputBuf', ./../hw_library/stream_convolution_slideWindow.h:107 [354]  (3.254 ns)

 <State 34>: 5.066ns
The critical path consists of the following:
	'add' operation 14 bit ('add_ln159_7', ./../hw_library/stream_convolution_slideWindow.h:159) [357]  (1.812 ns)
	'getelementptr' operation 14 bit ('inputBuf_addr_31', ./../hw_library/stream_convolution_slideWindow.h:159) [359]  (0.000 ns)
	'load' operation 8 bit ('inputBuf_load_11', ./../hw_library/stream_convolution_slideWindow.h:159) on array 'inputBuf', ./../hw_library/stream_convolution_slideWindow.h:107 [360]  (3.254 ns)

 <State 35>: 5.066ns
The critical path consists of the following:
	'add' operation 14 bit ('add_ln159_8', ./../hw_library/stream_convolution_slideWindow.h:159) [363]  (1.812 ns)
	'getelementptr' operation 14 bit ('inputBuf_addr_32', ./../hw_library/stream_convolution_slideWindow.h:159) [365]  (0.000 ns)
	'load' operation 8 bit ('inputBuf_load_12', ./../hw_library/stream_convolution_slideWindow.h:159) on array 'inputBuf', ./../hw_library/stream_convolution_slideWindow.h:107 [366]  (3.254 ns)

 <State 36>: 5.066ns
The critical path consists of the following:
	'add' operation 14 bit ('add_ln159_9', ./../hw_library/stream_convolution_slideWindow.h:159) [369]  (1.812 ns)
	'getelementptr' operation 14 bit ('inputBuf_addr_33', ./../hw_library/stream_convolution_slideWindow.h:159) [371]  (0.000 ns)
	'load' operation 8 bit ('inputBuf_load_13', ./../hw_library/stream_convolution_slideWindow.h:159) on array 'inputBuf', ./../hw_library/stream_convolution_slideWindow.h:107 [372]  (3.254 ns)

 <State 37>: 5.066ns
The critical path consists of the following:
	'add' operation 14 bit ('add_ln159_10', ./../hw_library/stream_convolution_slideWindow.h:159) [375]  (1.812 ns)
	'getelementptr' operation 14 bit ('inputBuf_addr_34', ./../hw_library/stream_convolution_slideWindow.h:159) [377]  (0.000 ns)
	'load' operation 8 bit ('inputBuf_load_14', ./../hw_library/stream_convolution_slideWindow.h:159) on array 'inputBuf', ./../hw_library/stream_convolution_slideWindow.h:107 [378]  (3.254 ns)

 <State 38>: 5.066ns
The critical path consists of the following:
	'add' operation 14 bit ('add_ln159_11', ./../hw_library/stream_convolution_slideWindow.h:159) [381]  (1.812 ns)
	'getelementptr' operation 14 bit ('inputBuf_addr_35', ./../hw_library/stream_convolution_slideWindow.h:159) [383]  (0.000 ns)
	'load' operation 8 bit ('inputBuf_load_15', ./../hw_library/stream_convolution_slideWindow.h:159) on array 'inputBuf', ./../hw_library/stream_convolution_slideWindow.h:107 [384]  (3.254 ns)

 <State 39>: 5.066ns
The critical path consists of the following:
	'add' operation 14 bit ('add_ln159_12', ./../hw_library/stream_convolution_slideWindow.h:159) [387]  (1.812 ns)
	'getelementptr' operation 14 bit ('inputBuf_addr_36', ./../hw_library/stream_convolution_slideWindow.h:159) [389]  (0.000 ns)
	'load' operation 8 bit ('inputBuf_load_16', ./../hw_library/stream_convolution_slideWindow.h:159) on array 'inputBuf', ./../hw_library/stream_convolution_slideWindow.h:107 [390]  (3.254 ns)

 <State 40>: 5.066ns
The critical path consists of the following:
	'add' operation 14 bit ('add_ln159_13', ./../hw_library/stream_convolution_slideWindow.h:159) [393]  (1.812 ns)
	'getelementptr' operation 14 bit ('inputBuf_addr_37', ./../hw_library/stream_convolution_slideWindow.h:159) [395]  (0.000 ns)
	'load' operation 8 bit ('inputBuf_load_17', ./../hw_library/stream_convolution_slideWindow.h:159) on array 'inputBuf', ./../hw_library/stream_convolution_slideWindow.h:107 [396]  (3.254 ns)

 <State 41>: 5.066ns
The critical path consists of the following:
	'add' operation 14 bit ('add_ln159_14', ./../hw_library/stream_convolution_slideWindow.h:159) [399]  (1.812 ns)
	'getelementptr' operation 14 bit ('inputBuf_addr_38', ./../hw_library/stream_convolution_slideWindow.h:159) [401]  (0.000 ns)
	'load' operation 8 bit ('inputBuf_load_18', ./../hw_library/stream_convolution_slideWindow.h:159) on array 'inputBuf', ./../hw_library/stream_convolution_slideWindow.h:107 [402]  (3.254 ns)

 <State 42>: 5.066ns
The critical path consists of the following:
	'add' operation 14 bit ('add_ln159_15', ./../hw_library/stream_convolution_slideWindow.h:159) [405]  (1.812 ns)
	'getelementptr' operation 14 bit ('inputBuf_addr_39', ./../hw_library/stream_convolution_slideWindow.h:159) [407]  (0.000 ns)
	'load' operation 8 bit ('inputBuf_load_19', ./../hw_library/stream_convolution_slideWindow.h:159) on array 'inputBuf', ./../hw_library/stream_convolution_slideWindow.h:107 [408]  (3.254 ns)

 <State 43>: 3.581ns
The critical path consists of the following:
	fifo write operation ('write_ln160', ./../hw_library/stream_convolution_slideWindow.h:160) on port 'connect_4' (./../hw_library/stream_convolution_slideWindow.h:160) [404]  (3.581 ns)

 <State 44>: 3.581ns
The critical path consists of the following:
	fifo write operation ('write_ln160', ./../hw_library/stream_convolution_slideWindow.h:160) on port 'connect_4' (./../hw_library/stream_convolution_slideWindow.h:160) [410]  (3.581 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
