
Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: O-2018.09M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.3\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-95FBL6H

Implementation : synthesis

# Written on Fri Jan 22 16:20:58 2021

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      "C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\Custom Core from HDL\IGL2_MiV_FreeRTOS_Demo_Custom_Core\designer\Top_Level\synthesis.fdc"

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                                                         Requested     Requested     Clock                                                                    Clock                   Clock
Level     Clock                                                         Frequency     Period        Type                                                                     Group                   Load 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
0 -       MSS_SubSystem_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT           50.0 MHz      20.000        declared                                                                 default_clkgroup        31   
1 .         MSS_SubSystem_sb_0/CCC_0/GL0                                50.0 MHz      20.000        generated (from MSS_SubSystem_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT)     default_clkgroup        5619 
                                                                                                                                                                                                          
0 -       MSS_SubSystem_sb_0/MSS_SubSystem_sb_HPMS_0/CLK_CONFIG_APB     12.5 MHz      80.000        declared                                                                 default_clkgroup        109  
                                                                                                                                                                                                          
0 -       System                                                        100.0 MHz     10.000        system                                                                   system_clkgroup         0    
                                                                                                                                                                                                          
0 -       TCK                                                           6.0 MHz       166.670       declared                                                                 default_clkgroup        0    
                                                                                                                                                                                                          
0 -       COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock              100.0 MHz     10.000        inferred                                                                 Inferred_clkgroup_0     363  
==========================================================================================================================================================================================================


Clock Load Summary
******************

                                                              Clock     Source                                                                                Clock Pin                                                                  Non-clock Pin     Non-clock Pin                                                         
Clock                                                         Load      Pin                                                                                   Seq Example                                                                Seq Example       Comb Example                                                          
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MSS_SubSystem_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT           31        MSS_SubSystem_sb_0.FABOSC_0.I_RCOSC_25_50MHZ.CLKOUT(RCOSC_25_50MHZ)                   MSS_SubSystem_sb_0.CORERESETP_0.count_ddr_enable_q1.C                      -                 MSS_SubSystem_sb_0.FABOSC_0.I_RCOSC_25_50MHZ_FAB.A(RCOSC_25_50MHZ_FAB)
MSS_SubSystem_sb_0/CCC_0/GL0                                  5619      MSS_SubSystem_sb_0.CCC_0.CCC_INST.GL0(CCC)                                            BasicIO_Interface_0.PCLK                                                   -                 MSS_SubSystem_sb_0.CCC_0.GL0_INST.I(BUFG)                             
                                                                                                                                                                                                                                                                                                                                 
MSS_SubSystem_sb_0/MSS_SubSystem_sb_HPMS_0/CLK_CONFIG_APB     109       MSS_SubSystem_sb_0.MSS_SubSystem_sb_HPMS_0.MSS_ADLIB_INST.CLK_CONFIG_APB(MSS_025)     MSS_SubSystem_sb_0.MSS_SubSystem_sb_HPMS_0.MSS_ADLIB_INST.CLK_MDDR_APB     -                 MSS_SubSystem_sb_0.CORECONFIGP_0.un1_FIC_2_APB_M_PCLK.I[0](inv)       
                                                                                                                                                                                                                                                                                                                                 
System                                                        0         -                                                                                     -                                                                          -                 -                                                                     
                                                                                                                                                                                                                                                                                                                                 
TCK                                                           0         TCK(port)                                                                             -                                                                          -                 -                                                                     
                                                                                                                                                                                                                                                                                                                                 
COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock              363       JTAG_0.JTAG_0.genblk1\.genblk1\.genblk1\.UJTAG_inst.UJTAG_inst.UDRCK(UJTAG)           JTAG_0.JTAG_0.genblk3\.genblk1\.UJ_JTAG.pauselow.C                         -                 JTAG_0.JTAG_0.genblk3\.genblk1\.TGT_TCK_GLB.I(BUFG)                   
=================================================================================================================================================================================================================================================================================================================================
