Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab8_behav xil_defaultlib.lab8 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 3 into 'txt' is out of bounds [C:/Users/tisne/Desktop/Lab9/lab8.srcs/sources_1/new/lab8.v:148]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/tisne/Desktop/Lab9/lab8.srcs/sources_1/imports/LCD_module.v" Line 13. Module LCD_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/tisne/Desktop/Lab9/lab8.srcs/sources_1/imports/LCD_module.v" Line 13. Module LCD_module doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debounce
Compiling module xil_defaultlib.LCD_module
Compiling module xil_defaultlib.md5
Compiling module xil_defaultlib.lab8
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab8_behav
