Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 4b768b75a12a41ba91161ef903ec07eb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_CPU_PIPELINE_tb_behav xil_defaultlib.RISC_CPU_PIPELINE_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Register_file
Compiling module xil_defaultlib.MUX_C
Compiling module xil_defaultlib.TOP_SECT
Compiling module xil_defaultlib.Instruction_Mem
Compiling module xil_defaultlib.IF_SECT
Compiling module xil_defaultlib.Constant_unit
Compiling module xil_defaultlib.DOF_MUX
Compiling module xil_defaultlib.Instruction_Dec
Compiling module xil_defaultlib.DOF_SECT
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Data_mem
Compiling module xil_defaultlib.EX_SECT
Compiling module xil_defaultlib.MUX_D
Compiling module xil_defaultlib.WB_SECT
Compiling module xil_defaultlib.RISC_CPU_PIPELINE
Compiling module xil_defaultlib.RISC_CPU_PIPELINE_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISC_CPU_PIPELINE_tb_behav
