Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date             : Tue Dec 17 13:54:54 2024
| Host             : DESKTOP-R9-7945HX running 64-bit major release  (build 9200)
| Command          : report_power -file top_design_power_routed.rpt -pb top_design_power_summary_routed.pb -rpx top_design_power_routed.rpx
| Design           : top_design
| Device           : xck26-sfvc784-2LV-c
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 4.658        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 4.345        |
| Device Static (W)        | 0.312        |
| Effective TJA (C/W)      | 2.3          |
| Max Ambient (C)          | 74.2         |
| Junction Temperature (C) | 35.8         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| CLB Logic      |     1.753 |     3520 |       --- |             --- |
|   LUT as Logic |     1.683 |     1137 |    117120 |            0.97 |
|   Register     |     0.053 |     1406 |    234240 |            0.60 |
|   CARRY8       |     0.016 |       64 |     14640 |            0.44 |
|   BUFG         |    <0.001 |        1 |        32 |            3.13 |
|   Others       |     0.000 |      108 |       --- |             --- |
| Signals        |     1.971 |     2276 |       --- |             --- |
| Block RAM      |     0.502 |      4.5 |       144 |            3.13 |
| DSPs           |     0.103 |       16 |      1248 |            1.28 |
| I/O            |     0.016 |       21 |       189 |           11.11 |
| Static Power   |     0.312 |          |           |                 |
| Total          |     4.658 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source          | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint          |       0.720 |     6.058 |       5.953 |      0.104 |       NA    | Unspecified | NA         |
| Vccint_io       |       0.850 |     0.045 |       0.007 |      0.037 |       NA    | Unspecified | NA         |
| Vccbram         |       0.850 |     0.052 |       0.050 |      0.002 |       NA    | Unspecified | NA         |
| Vccaux          |       1.800 |     0.074 |       0.000 |      0.074 |       NA    | Unspecified | NA         |
| Vccaux_io       |       1.800 |     0.034 |       0.003 |      0.031 |       NA    | Unspecified | NA         |
| Vcco33          |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25          |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18          |       1.800 |     0.003 |       0.003 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15          |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135         |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12          |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco10          |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc          |       1.800 |     0.008 |       0.000 |      0.008 |       NA    | Unspecified | NA         |
| VCC_PSINTFP     |       0.850 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSINTLP     |       0.850 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VPS_MGTRAVCC    |       0.850 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSINTFP_DDR |       0.850 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSPLL       |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VPS_MGTRAVTT    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSDDR_504  |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSAUX       |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSBATT      |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSDDR_PLL   |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSIO0_500  |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSIO1_501  |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSIO2_502  |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSIO3_503  |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSADC       |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVcc         |       0.900 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt         |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTVccaux       |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
+-----------------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 2.3                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 5.5                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------+-----------+
| Name                              | Power (W) |
+-----------------------------------+-----------+
| top_design                        |     4.345 |
|   clk_IBUF_inst                   |     0.005 |
|   ctl                             |     0.052 |
|   dtp                             |     4.235 |
|     BG                            |     1.965 |
|     PU_array                      |     0.425 |
|       PU_instances[0].PU_mul_add  |     0.073 |
|       PU_instances[10].PU_mul_add |     0.017 |
|       PU_instances[11].PU_mul_add |     0.017 |
|       PU_instances[12].PU_mul_add |     0.016 |
|       PU_instances[13].PU_mul_add |     0.017 |
|       PU_instances[14].PU_mul_add |     0.014 |
|       PU_instances[15].PU_mul_add |     0.017 |
|       PU_instances[1].PU_mul_add  |     0.022 |
|       PU_instances[2].PU_mul_add  |     0.022 |
|       PU_instances[3].PU_mul_add  |     0.022 |
|       PU_instances[4].PU_mul_add  |     0.019 |
|       PU_instances[5].PU_mul_add  |     0.017 |
|       PU_instances[6].PU_mul_add  |     0.024 |
|       PU_instances[7].PU_mul_add  |     0.022 |
|       PU_instances[8].PU_mul_add  |     0.018 |
|       PU_instances[9].PU_mul_add  |     0.016 |
|     ram_data_0                    |     0.248 |
|       U0                          |     0.248 |
|     ram_data_1                    |     0.254 |
|       U0                          |     0.254 |
|     ram_data_2                    |     0.225 |
|       U0                          |     0.225 |
|     ram_data_3                    |     0.206 |
|       U0                          |     0.206 |
|     rom_bias                      |     0.076 |
|       U0                          |     0.076 |
|     rom_weight_0                  |     0.189 |
|       U0                          |     0.189 |
|     rom_weight_1                  |     0.244 |
|       U0                          |     0.244 |
|     rom_weight_2                  |     0.213 |
|       U0                          |     0.213 |
|     rom_weight_3                  |     0.190 |
|       U0                          |     0.190 |
|   read_enable_IBUF_inst           |     0.007 |
+-----------------------------------+-----------+


