
# #Digit Design Assigment

## An Combination Lock
Using VHDL and implement on Nexys4 DDR
Design by Yifan Du

![avatar](/Figures/board.png)



![avatar](/Figures/Button_Specification.png)
