5 9 1 * 0
8 /home/ultrav3/trevorw/covered/diags/verilog -t main -vcd dly_assign1.3.vcd -o dly_assign1.3.cdd -v dly_assign1.3.v
3 0 $root $root NA 0 0
3 0 main main dly_assign1.3.v 1 26
2 1 6 20002 1 0 20008 0 0 32 64 1e01 f00 f00 f00 f00 f00 f00 f00
2 2 6 20002 1 0 20008 0 0 32 64 f055 f055 f055 f055 f055 f055 f055 f055
2 3 6 10002 2 2c 2100a 1 2 32 2 aa aa aa aa aa aa aa aa
2 4 7 50008 1 0 20004 0 0 1 4 100
2 5 7 10001 0 1 400 0 0 a
2 6 7 10008 1 37 6 4 5
2 7 8 a000a 1 1 18 0 0 c
2 8 8 70007 2 1 c 0 0 b
2 9 8 70007 0 2a 20000 0 0 1 2 2
2 10 8 70007 2 29 20008 8 9 1 2 2
2 11 8 5000a 2 54 20020 7 10 1 2 2
2 12 8 10001 0 1 400 0 0 a
2 13 8 1000a 3 53 2 11 12
2 14 12 50008 1 0 20004 0 0 1 4 100
2 15 12 10001 0 1 400 0 0 b
2 16 12 10008 1 37 1006 14 15
2 17 13 50008 1 0 20008 0 0 1 4 1001
2 18 13 10001 0 1 400 0 0 c
2 19 13 10008 1 37 a 17 18
2 20 14 20003 1 0 20008 0 0 32 64 a544 f00 f00 f00 f00 f00 f00 f00
2 21 14 20003 1 0 20008 0 0 32 64 f055 f055 f055 f055 f055 f055 f055 f055
2 22 14 10003 3 2c 2000a 20 21 32 2 aa aa aa aa aa aa aa aa
2 23 15 50008 1 0 20008 0 0 1 4 1001
2 24 15 10001 0 1 400 0 0 b
2 25 15 10008 1 37 a 23 24
2 26 16 50008 1 0 20004 0 0 1 4 100
2 27 16 10001 0 1 400 0 0 c
2 28 16 10008 1 37 6 26 27
1 a 0 3 830004 1 1 102
1 b 0 3 830007 1 1 102
1 c 0 3 83000a 1 1 1002
4 13 0 0
4 6 13 13
4 3 6 0
4 28 0 0
4 25 28 28
4 22 25 0
4 19 22 22
4 16 19 19
