{
   ExpandedHierarchyInLayout: "",
   PinnedBlocks: "",
   PinnedPorts: "",
   commentid: "",
   guistr: "# # String gsaved with Nlview 6.8.5  2018-01-30 bk=1.4354 VDI=40 GEI=35 GUI=JA:1.6 non-TLS-threadsafe
#  -string -flagsOSRD
preplace port DDR -pg 1 -y 80 -defaultsOSRD
preplace port UIF_Res_1 -pg 1 -y 610 -defaultsOSRD
preplace port DAC_MCLK_0 -pg 1 -y 390 -defaultsOSRD
preplace port UART_1 -pg 1 -y 120 -defaultsOSRD
preplace port UIF_Slave_1 -pg 1 -y 680 -defaultsOSRD
preplace port FIXED_IO -pg 1 -y 100 -defaultsOSRD
preplace port DAC_SDT_0 -pg 1 -y 450 -defaultsOSRD
preplace port DAC_BICK_0 -pg 1 -y 410 -defaultsOSRD
preplace port DAC_LRCK_0 -pg 1 -y 430 -defaultsOSRD
preplace port USB_nRESET_0 -pg 1 -y 210 -defaultsOSRD
preplace portBus RGB_OUT_0 -pg 1 -y 190 -defaultsOSRD
preplace inst rst_ps7_0_50M -pg 1 -lvl 1 -y 500 -defaultsOSRD
preplace inst DSP -pg 1 -lvl 3 -y 400 -defaultsOSRD -resize 260 236
preplace inst UIF_AXI_0 -pg 1 -lvl 3 -y 610 -defaultsOSRD
preplace inst myip_0 -pg 1 -lvl 3 -y 200 -defaultsOSRD
preplace inst ps7_0_axi_periph -pg 1 -lvl 2 -y 330 -defaultsOSRD
preplace inst UIF_SerialSlave_0 -pg 1 -lvl 5 -y 690 -defaultsOSRD
preplace inst fifo_generator_0 -pg 1 -lvl 4 -y 610 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 2 -y 560 -defaultsOSRD
preplace inst fifo_generator_1 -pg 1 -lvl 4 -y 790 -defaultsOSRD -orient R180
preplace inst DAC_Interface -pg 1 -lvl 4 -y 320 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 1 -y 140 -defaultsOSRD
preplace netloc fifo_generator_1_M_AXIS 1 2 2 760 820 N
preplace netloc processing_system7_0_DDR 1 1 5 NJ 80 NJ 80 NJ 80 NJ 80 NJ
preplace netloc ps7_0_axi_periph_M02_AXI 1 2 1 N
preplace netloc DSP_outData1 1 3 1 1080
preplace netloc S00_AXI_0_1 1 2 1 N
preplace netloc UIF_AXI_0_sys_nReset 1 3 2 1090 890 1580
preplace netloc DSP_outData2 1 3 1 1090
preplace netloc clk_wiz_0_locked 1 2 1 750
preplace netloc DAC_IF_0_DAC_BCLK 1 4 2 N 310 1930
preplace netloc myip_0_USB_nRESET 1 3 3 1080 200 NJ 200 1940J
preplace netloc processing_system7_0_UART_1 1 1 5 N 120 NJ 120 NJ 120 NJ 120 NJ
preplace netloc processing_system7_0_M_AXI_GP0 1 1 1 380
preplace netloc UIF_SerialSlave_0_m_axis_st 1 4 2 NJ 810 1930J
preplace netloc UIF_AXI_0_UIF_res 1 3 3 1080 880 1570J 610 NJ
preplace netloc processing_system7_0_FCLK_RESET0_N 1 0 2 -50 400 350
preplace netloc UIF_SerialSlave_0_UIF_Slave 1 5 1 N
preplace netloc fifo_generator_0_M_AXIS 1 4 1 1580
preplace netloc UIF_AXI_0_m_axis_sr 1 3 1 N
preplace netloc ps7_0_axi_periph_M03_AXI 1 2 1 710
preplace netloc rst_ps7_0_50M_interconnect_aresetn 1 1 1 380
preplace netloc DSP_nResetSysClk 1 3 1 1130J
preplace netloc processing_system7_0_FIXED_IO 1 1 5 NJ 100 750J 90 NJ 90 NJ 90 1940J
preplace netloc fifo_generator_1_axis_data_count 1 2 2 770 760 NJ
preplace netloc DSP_outDataValid 1 3 1 1140
preplace netloc clk_wiz_0_clk_out1 1 2 2 720 110 1110J
preplace netloc DAC_IF_0_DAC_LRCK 1 4 2 N 330 1920
preplace netloc DAC_IF_0_DAC_SDT 1 4 2 N 350 1910
preplace netloc rst_ps7_0_50M_peripheral_aresetn 1 1 2 370 150 700
preplace netloc DAC_IF_0_DAC_MCLK 1 4 2 N 290 1940
preplace netloc DSP_outDataValid1 1 3 1 1100
preplace netloc processing_system7_0_FCLK_CLK0 1 0 5 -60 20 390 90 740 100 1120 700 1560
preplace netloc ps7_0_axi_periph_M00_AXI 1 2 1 730
preplace netloc processing_system7_0_FCLK_CLK1 1 1 1 360
preplace netloc myip_0_RGB_OUT 1 3 3 N 190 NJ 190 NJ
levelinfo -pg 1 -80 150 550 930 1370 1763 1990 -top -100 -bot 1200
",
}
{
   da_axi4_cnt: "5",
   da_board_cnt: "1",
   da_bram_cntlr_cnt: "1",
}
