m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/fzliu/orion/code/orion-anchor/projects/fpga_tag_par_corr/anchor_fpga.sim/sim_1/behav/modelsim
vad9361_cmos_if
Z1 !s10a 1546575202
Z2 !s110 1546580774
!i10b 1
!s100 z_ITFi[gK2ORCJQe9A3d`2
I4jB<4>]][o[FEYa9iE6Z<3
Z3 VDg1SIo80bB@j0V0VzS_@n1
R0
Z4 w1546575202
8../../../../../../firmware/fpga/ad9361/ad9361_cmos_if.v
F../../../../../../firmware/fpga/ad9361/ad9361_cmos_if.v
Z5 F../../../../../../firmware/fpga/util/incl/func_log2.vh
Z6 L0 13
Z7 OV;L;10.6d;65
r1
!s85 0
31
Z8 !s108 1546580774.000000
Z9 !s107 ../../../../../../firmware/fpga/util/incl/func_sqrt.vh|../../../../../../firmware/fpga/xcorr/correlators.vh|../../../../../../firmware/fpga/util/incl/sign_ext.vh|../../../../../../firmware/fpga/util/incl/func_log2.vh|../../../../anchor_fpga.srcs/sim_1/new/anchor_top_tb.v|../../../../../../firmware/fpga/mpu_if/tag_data_buff.v|../../../../../../firmware/fpga/util/misc/xilinx/shift_reg.v|../../../../../../firmware/fpga/util/misc/oh_to_bin.v|../../../../../../firmware/fpga/util/math/math_pow2_12.v|../../../../../../firmware/fpga/util/math/xilinx/math_mult_35.v|../../../../../../firmware/fpga/util/math/math_log2_64.v|../../../../../../firmware/fpga/util/math/math_cabs_32.v|../../../../../../firmware/fpga/util/math/xilinx/math_add_96.v|../../../../../../firmware/fpga/util/filt/filt_boxcar.v|../../../../../../firmware/fpga/util/math/counter.v|../../../../../../firmware/fpga/util/axis/xilinx/axis_to_mem.v|../../../../../../firmware/fpga/peak/axis_peak_detn.v|../../../../../../firmware/fpga/util/axis/xilinx/axis_fifo_sync.v|../../../../../../firmware/fpga/util/axis/xilinx/axis_fifo_async.v|../../../../../../firmware/fpga/util/axis/axis_fan_in.v|../../../../../../firmware/fpga/util/axis/axis_distrib.v|../../../../../../firmware/fpga/peak/axis_cabs_serial.v|../../../../../../firmware/fpga/xcorr/axis_bit_corr.v|../../../../anchor_fpga.srcs/sources_1/new/anchor_top.v|../../../../anchor_fpga.srcs/sources_1/new/anchor_ext_sync.v|../../../../anchor_fpga.srcs/sources_1/new/anchor_clk_gen.v|../../../../../../firmware/fpga/ad9361/ad9361_samp_filt.v|../../../../../../firmware/fpga/ad9361/ad9361_dual_spi.v|../../../../../../firmware/fpga/ad9361/ad9361_dual_axis.v|../../../../../../firmware/fpga/ad9361/ad9361_dual.v|../../../../../../firmware/fpga/ad9361/ad9361_cmos_if.v|
Z10 !s90 -incr|-work|xil_defaultlib|+incdir+../../../../../../firmware/fpga/util/incl|+incdir+../../../../../../firmware/fpga/xcorr|../../../../../../firmware/fpga/ad9361/ad9361_cmos_if.v|../../../../../../firmware/fpga/ad9361/ad9361_dual.v|../../../../../../firmware/fpga/ad9361/ad9361_dual_axis.v|../../../../../../firmware/fpga/ad9361/ad9361_dual_spi.v|../../../../../../firmware/fpga/ad9361/ad9361_samp_filt.v|../../../../anchor_fpga.srcs/sources_1/new/anchor_clk_gen.v|../../../../anchor_fpga.srcs/sources_1/new/anchor_ext_sync.v|../../../../anchor_fpga.srcs/sources_1/new/anchor_top.v|../../../../../../firmware/fpga/xcorr/axis_bit_corr.v|../../../../../../firmware/fpga/peak/axis_cabs_serial.v|../../../../../../firmware/fpga/util/axis/axis_distrib.v|../../../../../../firmware/fpga/util/axis/axis_fan_in.v|../../../../../../firmware/fpga/util/axis/xilinx/axis_fifo_async.v|../../../../../../firmware/fpga/util/axis/xilinx/axis_fifo_sync.v|../../../../../../firmware/fpga/peak/axis_peak_detn.v|../../../../../../firmware/fpga/util/axis/xilinx/axis_to_mem.v|../../../../../../firmware/fpga/util/math/counter.v|../../../../../../firmware/fpga/util/filt/filt_boxcar.v|../../../../../../firmware/fpga/util/math/xilinx/math_add_96.v|../../../../../../firmware/fpga/util/math/math_cabs_32.v|../../../../../../firmware/fpga/util/math/math_log2_64.v|../../../../../../firmware/fpga/util/math/xilinx/math_mult_35.v|../../../../../../firmware/fpga/util/math/math_pow2_12.v|../../../../../../firmware/fpga/util/misc/oh_to_bin.v|../../../../../../firmware/fpga/util/misc/xilinx/shift_reg.v|../../../../../../firmware/fpga/mpu_if/tag_data_buff.v|../../../../anchor_fpga.srcs/sim_1/new/anchor_top_tb.v|
!i113 1
Z11 o-work xil_defaultlib
Z12 !s92 -work xil_defaultlib +incdir+../../../../../../firmware/fpga/util/incl +incdir+../../../../../../firmware/fpga/xcorr
Z13 tCvgOpt 0
vad9361_dual
R1
R2
!i10b 1
!s100 <8RI;44:kEL@]^D@g@MO12
I2zG0V1iQ7Q^]ohhA4P7kP3
R3
R0
R4
8../../../../../../firmware/fpga/ad9361/ad9361_dual.v
F../../../../../../firmware/fpga/ad9361/ad9361_dual.v
R5
Z14 L0 12
R7
r1
!s85 0
31
R8
R9
R10
!i113 1
R11
R12
R13
vad9361_dual_axis
R1
R2
!i10b 1
!s100 U8kM>_N_I7Q_YjXbf@hcl0
IWFMHTbR_fZE`A_SPPd0BF3
R3
R0
R4
8../../../../../../firmware/fpga/ad9361/ad9361_dual_axis.v
F../../../../../../firmware/fpga/ad9361/ad9361_dual_axis.v
R5
Z15 F../../../../../../firmware/fpga/util/incl/sign_ext.vh
Z16 L0 14
R7
r1
!s85 0
31
R8
R9
R10
!i113 1
R11
R12
R13
vad9361_dual_spi
!s10a 1529478947
Z17 !s110 1545011691
!i10b 1
!s100 EiEJh^3A7Xi9QEadPGa_W2
II1:SYS]NbFo^7<lobI^z22
R3
R0
w1529478947
8../../../../../../firmware/fpga/ad9361/ad9361_dual_spi.v
F../../../../../../firmware/fpga/ad9361/ad9361_dual_spi.v
R14
R7
r1
!s85 0
31
Z18 !s108 1545011691.000000
Z19 !s107 ../../../../../../firmware/fpga/xcorr/correlators.vh|../../../../../../firmware/fpga/util/incl/sign_ext.vh|../../../../../../firmware/fpga/util/incl/func_log2.vh|../../../../anchor_fpga.srcs/sim_1/new/anchor_top_tb.v|../../../../../../firmware/fpga/mpu_if/tag_data_buff.v|../../../../../../firmware/fpga/util/misc/xilinx/shift_reg.v|../../../../../../firmware/fpga/util/misc/oh_to_bin.v|../../../../../../firmware/fpga/util/math/math_pow2_12.v|../../../../../../firmware/fpga/util/math/xilinx/math_mult_35.v|../../../../../../firmware/fpga/util/math/math_log2_64.v|../../../../../../firmware/fpga/util/math/math_cabs_32.v|../../../../../../firmware/fpga/util/math/xilinx/math_add_96.v|../../../../../../firmware/fpga/util/filt/filt_boxcar.v|../../../../../../firmware/fpga/util/math/counter.v|../../../../../../firmware/fpga/util/axis/xilinx/axis_to_mem.v|../../../../../../firmware/fpga/peak/axis_peak_detn.v|../../../../../../firmware/fpga/util/axis/axis_fan_in.v|../../../../../../firmware/fpga/util/axis/axis_distrib.v|../../../../../../firmware/fpga/util/axis/xilinx/axis_clk_conv_fifo.v|../../../../../../firmware/fpga/peak/axis_cabs_serial.v|../../../../../../firmware/fpga/xcorr/axis_bit_corr.v|../../../../anchor_fpga.srcs/sources_1/new/anchor_top.v|../../../../anchor_fpga.srcs/sources_1/new/anchor_ext_sync.v|../../../../anchor_fpga.srcs/sources_1/new/anchor_clk_gen.v|../../../../../../firmware/fpga/ad9361/ad9361_samp_filt.v|../../../../../../firmware/fpga/ad9361/ad9361_dual_spi.v|../../../../../../firmware/fpga/ad9361/ad9361_dual_axis.v|../../../../../../firmware/fpga/ad9361/ad9361_dual.v|../../../../../../firmware/fpga/ad9361/ad9361_cmos_if.v|
Z20 !s90 -incr|-work|xil_defaultlib|+incdir+../../../../../../firmware/fpga/util/incl|+incdir+../../../../../../firmware/fpga/xcorr|../../../../../../firmware/fpga/ad9361/ad9361_cmos_if.v|../../../../../../firmware/fpga/ad9361/ad9361_dual.v|../../../../../../firmware/fpga/ad9361/ad9361_dual_axis.v|../../../../../../firmware/fpga/ad9361/ad9361_dual_spi.v|../../../../../../firmware/fpga/ad9361/ad9361_samp_filt.v|../../../../anchor_fpga.srcs/sources_1/new/anchor_clk_gen.v|../../../../anchor_fpga.srcs/sources_1/new/anchor_ext_sync.v|../../../../anchor_fpga.srcs/sources_1/new/anchor_top.v|../../../../../../firmware/fpga/xcorr/axis_bit_corr.v|../../../../../../firmware/fpga/peak/axis_cabs_serial.v|../../../../../../firmware/fpga/util/axis/xilinx/axis_clk_conv_fifo.v|../../../../../../firmware/fpga/util/axis/axis_distrib.v|../../../../../../firmware/fpga/util/axis/axis_fan_in.v|../../../../../../firmware/fpga/peak/axis_peak_detn.v|../../../../../../firmware/fpga/util/axis/xilinx/axis_to_mem.v|../../../../../../firmware/fpga/util/math/counter.v|../../../../../../firmware/fpga/util/filt/filt_boxcar.v|../../../../../../firmware/fpga/util/math/xilinx/math_add_96.v|../../../../../../firmware/fpga/util/math/math_cabs_32.v|../../../../../../firmware/fpga/util/math/math_log2_64.v|../../../../../../firmware/fpga/util/math/xilinx/math_mult_35.v|../../../../../../firmware/fpga/util/math/math_pow2_12.v|../../../../../../firmware/fpga/util/misc/oh_to_bin.v|../../../../../../firmware/fpga/util/misc/xilinx/shift_reg.v|../../../../../../firmware/fpga/mpu_if/tag_data_buff.v|../../../../anchor_fpga.srcs/sim_1/new/anchor_top_tb.v|
!i113 1
R11
R12
R13
vad9361_samp_filt
R1
R2
!i10b 1
!s100 a;WUk>4ZAz]Y]?:jK0NKT1
IW8_`?;zCM0e^<:Y;6SM2I3
R3
R0
R4
8../../../../../../firmware/fpga/ad9361/ad9361_samp_filt.v
F../../../../../../firmware/fpga/ad9361/ad9361_samp_filt.v
R5
R15
L0 9
R7
r1
!s85 0
31
R8
R9
R10
!i113 1
R11
R12
R13
vanchor_clk_gen
!s10a 1544430425
R17
!i10b 1
!s100 Khh2UL[1iG115m3^88eX72
I652e3>:80`f:c>2lk?fhY0
R3
R0
w1544430425
8../../../../anchor_fpga.srcs/sources_1/new/anchor_clk_gen.v
F../../../../anchor_fpga.srcs/sources_1/new/anchor_clk_gen.v
Z21 L0 10
R7
r1
!s85 0
31
R18
R19
R20
!i113 1
R11
R12
R13
vanchor_ext_sync
!s10a 1544088914
R17
!i10b 1
!s100 I_C=TkIdkL;T=f9PnCamU3
I@c^AiIM[ROcQjf4EE_4=^2
R3
R0
w1544088914
8../../../../anchor_fpga.srcs/sources_1/new/anchor_ext_sync.v
F../../../../anchor_fpga.srcs/sources_1/new/anchor_ext_sync.v
L0 9
R7
r1
!s85 0
31
R18
R19
R20
!i113 1
R11
R12
R13
vanchor_top
!s110 1546591639
!i10b 1
!s100 hIk@;SJnjBR0Wmkea=2do2
I23i<]A951LH?4Pj?9RkN;2
R3
R0
w1546591339
8../../../../anchor_fpga.srcs/sources_1/new/anchor_top.v
F../../../../anchor_fpga.srcs/sources_1/new/anchor_top.v
R16
R7
r1
!s85 0
31
Z22 !s108 1546591639.000000
R9
R10
!i113 1
R11
R12
R13
vanchor_top_tb
Z23 !s110 1546591640
!i10b 1
!s100 BZoPlVNN[gK`_g@5Y;Q5G1
Ic3@OjioF]P1R9gJXjCH1V2
R3
R0
w1546591614
8../../../../anchor_fpga.srcs/sim_1/new/anchor_top_tb.v
F../../../../anchor_fpga.srcs/sim_1/new/anchor_top_tb.v
R21
R7
r1
!s85 0
31
R22
R9
R10
!i113 1
R11
R12
R13
vaxis_bit_corr
R23
!i10b 1
!s100 YbW1S7FRDOC856=PU^IbT3
I<mNX9V]45V5NHXmkX:U@n1
R3
R0
w1546591467
8../../../../../../firmware/fpga/xcorr/axis_bit_corr.v
F../../../../../../firmware/fpga/xcorr/axis_bit_corr.v
F../../../../../../firmware/fpga/xcorr/correlators.vh
R5
F../../../../../../firmware/fpga/util/incl/func_sqrt.vh
R15
L0 17
R7
r1
!s85 0
31
R22
R9
R10
!i113 1
R11
R12
R13
vaxis_cabs_serial
R1
Z24 !s110 1546580775
!i10b 1
!s100 9`KG3naf;<]NCKQ8;QoT22
I8k5dalD@P1ie0hTI=N63h1
R3
R0
R4
8../../../../../../firmware/fpga/peak/axis_cabs_serial.v
F../../../../../../firmware/fpga/peak/axis_cabs_serial.v
R5
R15
R16
R7
r1
!s85 0
31
R8
R9
R10
!i113 1
R11
R12
R13
vaxis_clk_conv_fifo
!s10a 1543481215
R17
!i10b 1
!s100 B3hB>09`mVeDZbRgcN;J>2
I88W0ISTlYWH:i@[=z8ijY3
R3
R0
w1543481215
8../../../../../../firmware/fpga/util/axis/xilinx/axis_clk_conv_fifo.v
F../../../../../../firmware/fpga/util/axis/xilinx/axis_clk_conv_fifo.v
R16
R7
r1
!s85 0
31
R18
R19
R20
!i113 1
R11
R12
R13
vaxis_distrib
!s10a 1546589593
!s110 1546589730
!i10b 1
!s100 zcbOlICdTc@QV36^]XEmb0
IgVnC?[HA1a5AP@F`bQJZh0
R3
R0
w1546589593
8../../../../../../firmware/fpga/util/axis/axis_distrib.v
F../../../../../../firmware/fpga/util/axis/axis_distrib.v
R5
Z25 L0 16
R7
r1
!s85 0
31
!s108 1546589729.000000
R9
R10
!i113 1
R11
R12
R13
vaxis_fan_in
R1
R24
!i10b 1
!s100 ZJ^j]ChX5NVh8=<V5U@=o1
I:Q1emn1A39`jXG=Tb2Aog1
R3
R0
R4
8../../../../../../firmware/fpga/util/axis/axis_fan_in.v
F../../../../../../firmware/fpga/util/axis/axis_fan_in.v
R5
R25
R7
r1
!s85 0
31
R8
R9
R10
!i113 1
R11
R12
R13
vaxis_fifo_async
!s10a 1546569573
!s110 1546572399
!i10b 1
!s100 b8NgI5mmomIUC<c_@:]el0
I]?Eo5^zZUl>Jce^hH=:IR1
R3
R0
w1546569573
8../../../../../../firmware/fpga/util/axis/xilinx/axis_fifo_async.v
F../../../../../../firmware/fpga/util/axis/xilinx/axis_fifo_async.v
R16
R7
r1
!s85 0
31
!s108 1546572399.000000
R9
R10
!i113 1
R11
R12
R13
vaxis_fifo_sync
R23
!i10b 1
!s100 o^Qg38o_H8HS1YRRnJl@h0
I9]XA`zG_QF4ZDER<dl66A0
R3
R0
w1546591299
8../../../../../../firmware/fpga/util/axis/xilinx/axis_fifo_sync.v
F../../../../../../firmware/fpga/util/axis/xilinx/axis_fifo_sync.v
R16
R7
r1
!s85 0
31
R22
R9
R10
!i113 1
R11
R12
R13
vaxis_peak_detn
!s10a 1546581035
!s110 1546581072
!i10b 1
!s100 LFi^o_i4]Y8GaW6<jnfbK3
I_m1[@VXa7<ITmFZPaE@bj1
R3
R0
w1546581035
8../../../../../../firmware/fpga/peak/axis_peak_detn.v
F../../../../../../firmware/fpga/peak/axis_peak_detn.v
R5
Z26 L0 15
R7
r1
!s85 0
31
!s108 1546581071.000000
R9
R10
!i113 1
R11
R12
R13
vaxis_to_mem
R1
R24
!i10b 1
!s100 bL2QUlZZ]A3BbgL97[MMm1
Ie57eA;oA[@@mj@jQUJB^;1
R3
R0
R4
8../../../../../../firmware/fpga/util/axis/xilinx/axis_to_mem.v
F../../../../../../firmware/fpga/util/axis/xilinx/axis_to_mem.v
R5
R25
R7
r1
!s85 0
31
R8
R9
R10
!i113 1
R11
R12
R13
vcounter
R1
R24
!i10b 1
!s100 NDa^O^0YFh]=EQR4UnZbB3
I?l6aX1nd8NkQm@`TT0VE?1
R3
R0
R4
8../../../../../../firmware/fpga/util/math/counter.v
F../../../../../../firmware/fpga/util/math/counter.v
R5
L0 11
R7
r1
!s85 0
31
R8
R9
R10
!i113 1
R11
R12
R13
vfilt_boxcar
!s10a 1546509585
!s110 1546566135
!i10b 1
!s100 OhJ5URl0:Ao;b<AgiJ2>K1
IbnFQLJog][j;GIiD0U=G[0
R3
R0
w1546509585
8../../../../../../firmware/fpga/util/filt/filt_boxcar.v
F../../../../../../firmware/fpga/util/filt/filt_boxcar.v
L0 19
R7
r1
!s85 0
31
!s108 1546566134.000000
Z27 !s107 ../../../../../../firmware/fpga/xcorr/correlators.vh|../../../../../../firmware/fpga/util/incl/sign_ext.vh|../../../../../../firmware/fpga/util/incl/func_log2.vh|../../../../anchor_fpga.srcs/sim_1/new/anchor_top_tb.v|../../../../../../firmware/fpga/mpu_if/tag_data_buff.v|../../../../../../firmware/fpga/util/misc/xilinx/shift_reg.v|../../../../../../firmware/fpga/util/misc/oh_to_bin.v|../../../../../../firmware/fpga/util/math/math_pow2_12.v|../../../../../../firmware/fpga/util/math/xilinx/math_mult_35.v|../../../../../../firmware/fpga/util/math/math_log2_64.v|../../../../../../firmware/fpga/util/math/math_cabs_32.v|../../../../../../firmware/fpga/util/math/xilinx/math_add_96.v|../../../../../../firmware/fpga/util/filt/filt_boxcar.v|../../../../../../firmware/fpga/util/math/counter.v|../../../../../../firmware/fpga/util/axis/xilinx/axis_to_mem.v|../../../../../../firmware/fpga/peak/axis_peak_detn.v|../../../../../../firmware/fpga/util/axis/xilinx/axis_fifo_sync.v|../../../../../../firmware/fpga/util/axis/xilinx/axis_fifo_async.v|../../../../../../firmware/fpga/util/axis/axis_fan_in.v|../../../../../../firmware/fpga/util/axis/axis_distrib.v|../../../../../../firmware/fpga/peak/axis_cabs_serial.v|../../../../../../firmware/fpga/xcorr/axis_bit_corr.v|../../../../anchor_fpga.srcs/sources_1/new/anchor_top.v|../../../../anchor_fpga.srcs/sources_1/new/anchor_ext_sync.v|../../../../anchor_fpga.srcs/sources_1/new/anchor_clk_gen.v|../../../../../../firmware/fpga/ad9361/ad9361_samp_filt.v|../../../../../../firmware/fpga/ad9361/ad9361_dual_spi.v|../../../../../../firmware/fpga/ad9361/ad9361_dual_axis.v|../../../../../../firmware/fpga/ad9361/ad9361_dual.v|../../../../../../firmware/fpga/ad9361/ad9361_cmos_if.v|
R10
!i113 1
R11
R12
R13
vglbl
R23
!i10b 1
!s100 JWZ^meD<P7inSF0<1SiO32
IHANT?><<>G9J5i]G9zVT[0
R3
R0
w1513215259
8glbl.v
Fglbl.v
L0 6
R7
r1
!s85 0
31
!s108 1546591640.000000
!s107 glbl.v|
!s90 -work|xil_defaultlib|glbl.v|
!i113 1
R11
R13
vmath_add_96
!s10a 1545893105
Z28 !s110 1545897497
!i10b 1
!s100 QL^RIV]GAdH3S[goSfKcT3
I7O6_E0RKjA@a[VcVe2YTj2
R3
R0
w1545893105
8../../../../../../firmware/fpga/util/math/xilinx/math_add_96.v
F../../../../../../firmware/fpga/util/math/xilinx/math_add_96.v
R16
R7
r1
!s85 0
31
Z29 !s108 1545897496.000000
R19
R20
!i113 1
R11
R12
R13
vmath_cabs_32
!s10a 1546061102
R28
!i10b 1
!s100 Dc?g:`]=A3`^982Wfej=f2
IEPW5Bd=@>KoP2c2N]hPfm2
R3
R0
w1545896765
8../../../../../../firmware/fpga/util/math/math_cabs_32.v
F../../../../../../firmware/fpga/util/math/math_cabs_32.v
R15
L0 9
R7
r1
!s85 0
31
R29
R19
R20
!i113 1
R11
R12
R13
vmath_log2_64
!s10a 1546061097
!s110 1546061125
!i10b 1
!s100 mQJQGRa[BRQWm>Y]16P7f3
I_LhJXjNjU4:QPb_3N8_S72
R3
R0
w1546061097
8../../../../../../firmware/fpga/util/math/math_log2_64.v
F../../../../../../firmware/fpga/util/math/math_log2_64.v
R14
R7
r1
!s85 0
31
!s108 1546061125.000000
R27
R10
!i113 1
R11
R12
R13
vmath_mult_35
!s10a 1546487697
Z30 !s110 1546492986
!i10b 1
!s100 NFTHM8d@nd9eRJm9zF?f01
IDbePjAXnJ>K@NM]i_T3@K1
R3
R0
w1546487697
8../../../../../../firmware/fpga/util/math/xilinx/math_mult_35.v
F../../../../../../firmware/fpga/util/math/xilinx/math_mult_35.v
R16
R7
r1
!s85 0
31
Z31 !s108 1546492985.000000
R27
R10
!i113 1
R11
R12
R13
vmath_pow2_12
!s10a 1546061110
!s110 1546052587
!i10b 1
!s100 d6N:anGJ;i6PKde=;eYAL3
IT8FX?nek1B1GfD3=0aVF01
R3
R0
w1546052554
8../../../../../../firmware/fpga/util/math/math_pow2_12.v
F../../../../../../firmware/fpga/util/math/math_pow2_12.v
R16
R7
r1
!s85 0
31
!s108 1546052586.000000
R27
R10
!i113 1
R11
R12
R13
voh_to_bin
R1
R24
!i10b 1
!s100 k;gVbC:Qe?hkNFYWELLeg3
IZ=^Z]4gZ2llXMLPo5INBL3
R3
R0
R4
8../../../../../../firmware/fpga/util/misc/oh_to_bin.v
F../../../../../../firmware/fpga/util/misc/oh_to_bin.v
R5
R6
R7
r1
!s85 0
31
R8
R9
R10
!i113 1
R11
R12
R13
vshift_reg
!s10a 1546487883
R30
!i10b 1
!s100 l?oQcL78Zn?ciid6Wf5Qf0
IcVOFEjcA7lfWGaO`BXeLa0
R3
R0
w1546487883
8../../../../../../firmware/fpga/util/misc/xilinx/shift_reg.v
F../../../../../../firmware/fpga/util/misc/xilinx/shift_reg.v
R26
R7
r1
!s85 0
31
R31
R27
R10
!i113 1
R11
R12
R13
vtag_data_buff
!s10a 1546587481
!s110 1546587556
!i10b 1
!s100 cbP08HJd>XGHiP;_0koIB3
I^eTjTUXaXJkbdI<2j6BzK2
R3
R0
w1546587481
8../../../../../../firmware/fpga/mpu_if/tag_data_buff.v
F../../../../../../firmware/fpga/mpu_if/tag_data_buff.v
R5
R26
R7
r1
!s85 0
31
!s108 1546587555.000000
R9
R10
!i113 1
R11
R12
R13
