`define MICRO_IFU      1
`define IFU_ADDR_RANGE 31:2
`define IFU_ADDR_LSB   2
`define IFU_ADDR_MSB   31
`define IFU_ADDR_BITS  30
`define FTB_DEPTH_MSB   1
`define FTB_DEPTH       2
`define FTB_DEPTH_RANGE 1:0
`define HAS_ICACHE           1
`define IC_SIZE              16384
`define IC_WAYS              2
`define IC_BSIZE             32
`define IC_DISABLE_ON_RESET  0
`define IC_ECC_OPTION        3
`define IC_BLOCK_MSB           4
`define IC_BLOCK_BITS          5
`define IC_SETS                256
`define IC_SET_BITS            8
`define IC_HALF_SETS           128
`define IC_HALF_SET_BITS       7
`define IC_IDX_ID              5
`define IC_IDX_LSB             5
`define IC_IDX_MSB             12
`define IC_SET_IDX_RANGE       12:5
`define IC_IDX_RANGE           12:5
`define IC_IDX_RANGE_P1        12:5
`define IC_IDX_WIDTH           8
`define IC_TAG_LSB             13
`define IC_TAG_MSB             31
`define IC_TAG_RANGE           31:13
`define IC_TAG_BITS            19
`define IC_BSIZE_PTR_RANGE     0:0
`define IC_BSIZE_PTR_WIDTH     1
`define IC_WRD_WIDTH           3
`define IC_WAYS_BITS           2
`define IC_WAY_MSB         1
`define IC_WAY_RANGE       1:0
`define IC_WAY_1H_RANGE    1:0
`define IC_WAY_WIDTH       2
`define IC_WAY_CACHE_LSB   13 
`define IC_WAY_CACHE_MSB   13 
`define IC_WAY_CACHE_RANGE 13:13 
`define IC_TAG_VALID_BIT   0
`define IC_TAG_LOCK_BIT    1
`define IC_TAG_V_RANGE     0
`define IC_TAG_L_RANGE     1
`define IC_TAG_TAG_LSB     2
`define IC_TAG_TAG_MSB     20
`define IC_TAG_TAG_RANGE   20:2
`define IC_TAG_ECC_LSB     21
`define IC_TAG_ECC_MSB     27
`define IC_TAG_ECC_RANGE   27:21
`define IC_TAG_ECC_WIDTH   7
`define IC_TAG_ECC_PADDING 11
`define IC_TAG_ECC_BITS    7
`define IC_TRAM_LSB        0
`define IC_TRAM_MSB        27
`define IC_TRAM_RANGE      27:0
`define IC_TRAM_SIZE       28
`define IC_TRAM_DATA_LSB   0
`define IC_TRAM_DATA_MSB   20
`define IC_TRAM_DATA_RANGE 20:0
`define IC_TRAM_DATA_SIZE  21
`define IC_ECC_CTL_RANGE   2:1
`define IC_ECC_RW          3
`define IC_DISABLE_ECC     2'b00
`define IC_EN_EXCPN_DB     2'b01
`define IC_EN_EXCPN_SB_DB  2'b10
`define IC_TAG_SET_RANGE   55:0
`define IC_TAG_SET_SIZE    56
`define IC_TAG_SET_MSB     55
`define IC_TAG_SET_LSB     0
`define IC_TRAM_W0_RANGE   27:0
`define IC_TRAM_W1_RANGE   55:28
`define IC_DATA_ENTRIES          2048
`define IC_DATA_ADR_ID           2
`define IC_DATA_ADR_MSB          12
`define IC_DATA_ADR_LSB          2
`define IC_DATA_ADR_RANGE        12:2
`define IC_DATA_ADR_WIDTH        11
`define IC_DATA_ADR_RANGE_P1     12:2
`define IC_TAG_SYNDROME_RANGE       27-1:21
`define IC_TAG_SYNDROME_WIDTH       6
`define IC_ECC_BITS             8       
`define IC_DATA_LSB             0       
`define IC_DATA_MSB             31       
`define IC_DATA_RANGE           31:0     
`define IC_DATA_SIZE            32      
`define IC_DATA_ECC_LSB         32   
`define IC_DATA_ECC_MSB         39   
`define IC_DATA_ECC_RANGE       39:32 
`define IC_DATA_ECC_WIDTH       8 
`define IC_SYNDROME_RANGE       39-1:32
`define IC_SYNDROME_WIDTH       7
`define IC_DATA_ECC_CODE_RANGE  8-1:0
`define IC_ECC_BANK_BITS        8
`define IC_DRAM_LSB             0
`define IC_DRAM_MSB             39
`define IC_DRAM_RANGE           39:0
`define IC_DRAM_SIZE            40
`define IC_DRAM_ADR_RANGE       12:2
`define IC_DRAM_ADR_MSB         12
`define IC_DRAM_ADR_LSB         2
`define IC_DATA_SET_SIZE        80
`define IC_DATA_SET_MSB         79
`define IC_DATA_SET_LSB         0
`define IC_DATA_SET_RANGE       79:0
`define IC_DATA_SET_W0_RANGE    39:0
`define IC_DATA_SET_W1_RANGE    79:40
`define IC_WRD_RANGE         4:2
`define IC_WRD_BITS          3
`define IC_WRD_LSB           2
`define IC_WRD_MSB           4
`define HAS_ICCM0             1
`define ICCM0_SIZE            524288
`define ICCM0_BASE            0
`define ICCM0_DMI             1
`define ICCM0_ECC_OPTION      3
`define ICCM0_ECC_INIT        0
`define miccm_ICCM_BASE       15:4   
`define miccm_dis             3
`define miccm_RWECC           2    
`define miccm_ECCEN           1:0    
`define ICCM_BASE_RANGE       11:0
`define ICCM_DMI_ATOMICS      0
`define HAS_ICCM1             0
`define ICCM1_SIZE            2048
`define ICCM1_BASE            0
`define ICCM1_DMI             0
`define ICCM1_ECC_OPTION      0
`define ICCM1_ECC_INIT        0
`define HAS_ICCM  1
`define ICCM_DATA_RANGE  31:0 
`define ICCM_MASK_RANGE  4:0 
`define ICCM_DATA_WIDTH  32
`define ICCM_DATA_MSB    31
`define ICCM_MASK_MSB    4
`define ICCM_MASK_WIDTH  5
`define ICCM_DATA_MASK_WIDTH  4
`define ICCM_DATA_MASK_RANGE  3:0
`define ICCM0_BANKS          1
`define ICCM0_ENTRIES        131072        
`define ICCM0_ADR_ID         2         
`define ICCM0_ADR_MSB        18        
`define ICCM0_ADR_LSB        2        
`define ICCM0_ADR_RANGE      18:2      
`define ICCM0_ADR_WIDTH      17      
`define ICCM0_ADR_HOLE_RANGE 19:19 
`define ICCM0_ADR_HOLE_WIDTH 1
`define ICCM0_DATA_WIDTH  32  
`define ICCM0_MEM_MASK_WIDTH  4
`define ICCM0_ADDR_RANGE  18:2
`define ICCM0_ADDR_WIDTH  17
 `define ICCM0_ECC_BITS 8
 `define ICCM0_ECC_INCLUDE_ADDR 1
`define ICCM0_DRAM_RANGE  39:0
`define ICCM0_DATA_RANGE  31:0
`define ICCM0_DATA_ECC_RANGE  39:32
`define ICCM0_DRAM_SIZE   40
`define ICCM0_DRAM_MSB    39
`define ICCM0_MASK_MSB    4
`define ICCM0_ECC_RANGE   7:0
`define ICCM0_ECC_WIDTH   8
`define ICCM0_ECC_MSB     7
`define ICCM0_REGN_RANGE       11:0
`define ICCM0_REGN_ADDR_RANGE  31:20
`define ICCM0_REGN_ADDR_LSB     20
`define ICCM1_ENTRIES     256        
`define ICCM1_ADR_ID      2         
`define ICCM1_ADR_MSB     10        
`define ICCM1_ADR_LSB     3        
`define ICCM1_ADR_RANGE   10:3      
`define ICCM1_ADR_WIDTH   8      
`define ICCM1_DRAM_RANGE 31:0
`define ICCM_DMI_NUM           1
`define ICCM_DMI_DATA_RANGE    31:0
`define ICCM_DMI_DATA_WIDTH     32
`define CSR_MICCM_CTL 12'h7C0
`define HAS_BPU               0
`define IQ_DEPTH_RANGE  2:0
`define IQ_DEPTH        3
`define IQ_Q_SRC0_VALID    `IQ_Q_SRC0_VALID
`define IQ_Q_SRC0_RANGE    `IQ_Q_SRC0_MSB:`IQ_Q_SRC0_LSB  
`define IQ_Q_SRC1_VALID    `IQ_Q_SRC1_VALID
`define IQ_Q_SRC1_RANGE    `IQ_Q_SRC1_MSB:`IQ_Q_SRC1_LSB  
`define IQ_Q_DST_VALID     `IQ_Q_DST_VALID
`define IQ_Q_DST_RANGE     `IQ_Q_DST_MSB:`IQ_Q_DST_LSB   
`define IQ_Q_FU_RANGE      `IQ_Q_FU_MSB:`IQ_Q_FU_LSB    
`define IQ_Q_16BIT         `IQ_Q_16BIT    
`define IQ_INST_RANGE      31:0    
`define PMP_VIOL           32
`define PMP_ADDR_RANGE     63:34 
`define PMA_VIOL           33
`define IFU_BUS_ERR        64
`define IFU_ECC_ERR        66
`define IFU_FA_STR_ERR     65
`define IQ_Q_RANGE         66:0    
`define HAS_IFQUEUE 0
`define HAS_IFQ     0
`define IFQ_ENTRIES  2
`define IFQ_ENTRIES_EVEN  1  
`define IFQ_EVEN_RANGE    0:0
`define IFQ_ENTRIES_ODD   1
`define IFQ_ODD_RANGE     0:0
`define IFQ_PTR_1H_SIZE    1
`define IFQ_PTR_1H_RANGE   0:0
`define IFQ_PTR_SIZE        1
`define IFQ_PTR_RANGE       0:0
`define IFQ_RF_PTR_SIZE     1
`define IFQ_RF_PTR_RANGE    0:0
`define IFQ_RANGE           1:0
`define IFQ_BURST_RANGE_MSB  0
`define IFQ_BURST_RANGE_BITS 1
`define IFQ_BURST_RANGE      0:0
`define I_INV_ALL                   4'h1
`define I_ADR_INV                   4'h2
`define I_ADR_LOCK                  4'h3
`define I_ADR_UNLOCK                4'h4
`define I_IDX_INV                   4'h5
`define I_IDX_READ_TAG              4'h6
`define I_IDX_READ_DATA             4'h7
`define I_IDX_WRITE_TAG             4'h8
`define I_IDX_WRITE_DATA            4'h9
`define IFU_EXCP_PMP_FAULT    0 
`define IFU_EXCP_BREAK        1
`define IFU_EXCP_ECC          2
`define IFU_EXCP_BUS          3
`define IFU_EXCP_FA_BLACK_HOLE 4 
`define IFU_EXCP_WIDTH        5
`define IFU_EXCP_RANGE        4:0
`define ARCV_MC_OP_WDT    25
`define ARCV_MC_OP_RANGE  24:0
`define ARCV_MC_LN_WDT    8
`define ARCV_MC_LINES     128
`define ARCV_MC_MAX_LINES 8'd128
`define ARCV_MC_LN_RESV   24
`define ARCV_MC_LN_RANGE  7:0
`define ARCV_MC_CTL_WIDTH 5
`define ARCV_MC_CTL_RANGE 4:0 
`define ARCV_MC_ADDR_RANGE 29:0
`define ARCV_MC_ADDR_WIDTH 30
`define IFU_TTL        48
`define IFU_TTL_WIDTH  6
`define IFU_TTL_RANGE  5:0
`define HP_DMI     0
