{"Kerry Bernstein": [0, ["Microarchitecture on the MOSFET Diet", ["Kerry Bernstein"], "https://doi.org/10.1109/MICRO.2003.1253178", "micro", 2003]], "Trevor N. Mudge": [0, ["Razor: A Low-Power Pipeline Based on Circuit-Level Timing Speculation", ["Dan Ernst", "Nam Sung Kim", "Shidhartha Das", "Sanjay Pant", "Rajeev R. Rao", "Toan Pham", "Conrad H. Ziesler", "David T. Blaauw", "Todd M. Austin", "Krisztian Flautner", "Trevor N. Mudge"], "https://doi.org/10.1109/MICRO.2003.1253179", "micro", 2003]], "Kaushik Roy": [0, ["VSV: L2-Miss-Driven Variable Supply-Voltage Scaling for Low Power", ["Hai Li", "Chen-Yong Cher", "T. N. Vijaykumar", "Kaushik Roy"], "https://doi.org/10.1109/MICRO.2003.1253180", "micro", 2003]], "Todd M. Austin": [0, ["A Systematic Methodology to Compute the Architectural Vulnerability Factors for a High-Performance Microprocessor", ["Shubhendu S. Mukherjee", "Christopher T. Weaver", "Joel S. Emer", "Steven K. Reinhardt", "Todd M. Austin"], "https://doi.org/10.1109/MICRO.2003.1253181", "micro", 2003]], "David A. Wood": [0, ["TLC: Transmission Line Caches", ["Bradford M. Beckmann", "David A. Wood"], "https://doi.org/10.1109/MICRO.2003.1253182", "micro", 2003]], "T. N. Vijaykumar": [0, ["Distance Associativity for High-Performance Energy-Efficient Non-Uniform Cache Architectures", ["Zeshan Chishti", "Michael D. Powell", "T. N. Vijaykumar"], "https://doi.org/10.1109/MICRO.2003.1253183", "micro", 2003], ["Reducing Design Complexity of the Load/Store Queue", ["Il Park", "Chong-liang Ooi", "T. N. Vijaykumar"], "https://doi.org/10.1109/MICRO.2003.1253245", "micro", 2003]], "Babak Falsafi": [0, ["Near-Optimal Precharging in High-Performance Nanoscale CMOS Caches", ["Se-Hyun Yang", "Babak Falsafi"], "https://doi.org/10.1109/MICRO.2003.1253184", "micro", 2003]], "Dean M. Tullsen": [0, ["Single-ISA Heterogeneous Multi-Core Architectures: The Potential for Processor Power Reduction", ["Rakesh Kumar", "Keith I. Farkas", "Norman P. Jouppi", "Parthasarathy Ranganathan", "Dean M. Tullsen"], "https://doi.org/10.1109/MICRO.2003.1253185", "micro", 2003]], "Margaret Martonosi": [0, ["Runtime Power Monitoring in High-End Processors: Methodology and Empirical Data", ["Canturk Isci", "Margaret Martonosi"], "https://doi.org/10.1109/MICRO.2003.1253186", "micro", 2003]], "Sharad Malik": [0, ["Power-driven Design of Router Microarchitectures in On-chip Networks", ["Hangsheng Wang", "Li-Shiuan Peh", "Sharad Malik"], "https://doi.org/10.1109/MICRO.2003.1253187", "micro", 2003]], "Thomas R. Puzak": [0, ["Optimum Power/Performance Pipeline Depth", ["Allan Hartstein", "Thomas R. Puzak"], "https://doi.org/10.1109/MICRO.2003.1253188", "micro", 2003]], "Scott A. Mahlke": [0, ["Processor Acceleration Through Automated Instruction Set Customization", ["Nathan Clark", "Hongtao Zhong", "Scott A. Mahlke"], "https://doi.org/10.1109/MICRO.2003.1253189", "micro", 2003]], "Ali Saidi": [0, ["The Reconfigurable Streaming Vector Processor (RSVPTM)", ["Silviu M. S. A. Chiricescu", "Ray Essick", "Brian Lucas", "Phil May", "Kent Moat", "Jim Norris", "Michael A. Schuette", "Ali Saidi"], "https://doi.org/10.1109/MICRO.2003.1253190", "micro", 2003]], "John Paul Shen": [0, ["Scaling and Charact rizing Database Workloads: Bridging the Gap between Research and Practice", ["Richard A. Hankins", "Trung A. Diep", "Murali Annavaram", "Brian Hirano", "Harald Eri", "Hubert Nueckel", "John Paul Shen"], "https://doi.org/10.1109/MICRO.2003.1253191", "micro", 2003]], "Michael S. Schlansker": [0, ["In Memory of Bob Rau", ["Michael S. Schlansker"], "https://doi.org/10.1109/MICRO.2003.1253192", "micro", 2003]], "Michael D. Smith": [0, ["Generational Cache Management of Code Traces in Dynamic Optimization Systems", ["Kim M. Hazelwood", "Michael D. Smith"], "https://doi.org/10.1109/MICRO.2003.1253193", "micro", 2003]], "Dong-yuan Chen": [0, ["The Performance of Runtime Data Cache Prefetching in a Dynamic Optimization System", ["Jiwei Lu", "Howard Chen", "Rao Fu", "Wei-Chung Hsu", "Bobbie Othmer", "Pen-Chung Yew", "Dong-yuan Chen"], "https://doi.org/10.1109/MICRO.2003.1253194", "micro", 2003]], "Yigel Zemach": [0, ["IA-32 Execution Layer: a two-phase dynamic translator designed to support IA-32 applications on Itanium-based systems", ["Leonid Baraz", "Tevi Devor", "Orna Etzion", "Shalom Goldenberg", "Alex Skaletsky", "Yun Wang", "Yigel Zemach"], "https://doi.org/10.1109/MICRO.2003.1253195", "micro", 2003]], "Brian Gaeke": [0, ["LLVA: A Low-level Virtual Instruction Set Architecture", ["Vikram S. Adve", "Chris Lattner", "Michael Brukman", "Anand Shukla", "Brian Gaeke"], "https://doi.org/10.1109/MICRO.2003.1253196", "micro", 2003]], "James E. Smith": [0, ["Comparing Program Phase Detection Techniques", ["Ashutosh S. Dhodapkar", "James E. Smith"], "https://doi.org/10.1109/MICRO.2003.1253197", "micro", 2003], ["Hardware Support for Control Transfers in Code Caches", ["Ho-Seop Kim", "James E. Smith"], "https://doi.org/10.1109/MICRO.2003.1253200", "micro", 2003]], "Chris J. Newburn": [0, ["Using Interaction Costs for Microarchitectural Bottleneck Analysis", ["Brian A. Fields", "Rastislav Bodik", "Mark D. Hill", "Chris J. Newburn"], "https://doi.org/10.1109/MICRO.2003.1253198", "micro", 2003]], "Daniel A. Jimenez": [0, ["Fast Path-Based Neural Branch Prediction", ["Daniel A. Jimenez"], "https://doi.org/10.1109/MICRO.2003.1253199", "micro", 2003]], "Gurindar S. Sohi": [0, ["Exploiting Value Locality in Physical Register Files", ["Saisanthosh Balakrishnan", "Gurindar S. Sohi"], "https://doi.org/10.1109/MICRO.2003.1253201", "micro", 2003]], "Mikko H. Lipasti": [0, ["Macro-op Scheduling: Relaxing Scheduling Loop Constraints", ["Ilhyun Kim", "Mikko H. Lipasti"], "https://doi.org/10.1109/MICRO.2003.1253202", "micro", 2003]], "Mark Oskin": [0, ["WaveScalar", ["Steven Swanson", "Ken Michelson", "Andrew Schwerin", "Mark Oskin"], "https://doi.org/10.1109/MICRO.2003.1253203", "micro", 2003]], "Doug Burger": [0, ["Universal Mechanisms for Data-Parallel Architectures", ["Karthikeyan Sankaralingam", "Stephen W. Keckler", "William R. Mark", "Doug Burger"], "https://doi.org/10.1109/MICRO.2003.1253204", "micro", 2003]], "Antonio Gonzalez": [0, ["Flexible Compiler-Managed L0 Buffers for Clustered VLIW Processors", ["Enric Gibert", "F. Jesus Sanchez", "Antonio Gonzalez"], "https://doi.org/10.1109/MICRO.2003.1253205", "micro", 2003]], "David R. Kaeli": [0, ["Instruction Replication for Clustered Microarchitectures", ["Alex Aleta", "Josep M. Codina", "Antonio Gonzalez", "David R. Kaeli"], "https://doi.org/10.1109/MICRO.2003.1253206", "micro", 2003]], "Srinivas Devadas": [0, ["Efficient Memory Integrity Verification and Encryption for Secure Processors", ["G. Edward Suh", "Dwaine E. Clarke", "Blaise Gassend", "Marten van Dijk", "Srinivas Devadas"], "https://doi.org/10.1109/MICRO.2003.1253207", "micro", 2003]], "Lan Gao": [0, ["Fast Secure Processor for Inhibiting Software Piracy and Tampering", ["Jun Yang", "Youtao Zhang", "Lan Gao"], "https://doi.org/10.1109/MICRO.2003.1253209", "micro", 2003]], "Georgios Keramidas": [0, ["IPStash: a Power-Efficient Memory Architecture for IP-lookup", ["Stefanos Kaxiras", "Georgios Keramidas"], "https://doi.org/10.1109/MICRO.2003.1253210", "micro", 2003]], "Mateo Valero": [0, ["Design and Implementation of High-Performance Memory Systems for Future Packet Buffers", ["Jorge Garcia-Vidal", "Jesus Corbal", "Llorenc Cerda", "Mateo Valero"], "https://doi.org/10.1109/MICRO.2003.1253211", "micro", 2003]], "Wen-mei W. Hwu": [0, ["Beating in-order stalls with \"flea-flicker\" two-pass pipelining", ["Ronald D. Barnes", "Erik M. Nystrom", "John W. Sias", "Sanjay J. Patel", "Nacho Navarro", "Wen-mei W. Hwu"], "https://doi.org/10.1109/MICRO.2003.1253243", "micro", 2003]], "Stephen W. Keckler": [0, ["Scalable Hardware Memory Disambiguation for High ILP Processors", ["Simha Sethumadhavan", "Rajagopalan Desikan", "Doug Burger", "Charles R. Moore", "Stephen W. Keckler"], "https://doi.org/10.1109/MICRO.2003.1253244", "micro", 2003]], "Srikanth T. Srinivasan": [0, ["Checkpoint Processing and Recovery: Towards Scalable Large Instruction Window Processors", ["Haitham Akkary", "Ravi Rajwar", "Srikanth T. Srinivasan"], "https://doi.org/10.1109/MICRO.2003.1253246", "micro", 2003]]}