<stg><name>calcSIFTDescriptor12</name>


<trans_list>

<trans id="1220" from="1" to="2">
<condition id="478">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1221" from="2" to="3">
<condition id="479">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1222" from="3" to="4">
<condition id="480">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1223" from="4" to="5">
<condition id="481">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1224" from="5" to="6">
<condition id="482">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1225" from="6" to="7">
<condition id="483">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1226" from="7" to="8">
<condition id="484">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1227" from="8" to="9">
<condition id="485">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1228" from="9" to="10">
<condition id="486">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1229" from="10" to="11">
<condition id="487">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1230" from="11" to="12">
<condition id="488">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1231" from="12" to="13">
<condition id="489">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1232" from="13" to="14">
<condition id="490">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1233" from="14" to="15">
<condition id="491">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1234" from="15" to="16">
<condition id="492">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1235" from="16" to="17">
<condition id="493">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1236" from="17" to="18">
<condition id="494">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1237" from="18" to="19">
<condition id="495">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1238" from="19" to="20">
<condition id="496">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1239" from="20" to="21">
<condition id="497">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1240" from="21" to="22">
<condition id="498">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1241" from="22" to="23">
<condition id="499">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1242" from="23" to="24">
<condition id="500">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1243" from="24" to="25">
<condition id="502">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1365" from="25" to="26">
<condition id="649">
<or_exp><and_exp><literal name="exitcond_flatten1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1366" from="25" to="25">
<condition id="650">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1246" from="26" to="27">
<condition id="508">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1247" from="27" to="28">
<condition id="510">
<or_exp><and_exp><literal name="tmp_397" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1310" from="27" to="87">
<condition id="577">
<or_exp><and_exp><literal name="tmp_397" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1425" from="28" to="86">
<condition id="651">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1426" from="28" to="29">
<condition id="709">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1368" from="29" to="30">
<condition id="652">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1369" from="30" to="31">
<condition id="653">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1370" from="31" to="32">
<condition id="654">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1371" from="32" to="33">
<condition id="655">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1372" from="33" to="34">
<condition id="656">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1373" from="34" to="35">
<condition id="657">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1374" from="35" to="36">
<condition id="658">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1375" from="36" to="37">
<condition id="659">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1376" from="37" to="38">
<condition id="660">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1377" from="38" to="39">
<condition id="661">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1378" from="39" to="40">
<condition id="662">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1379" from="40" to="41">
<condition id="663">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1380" from="41" to="42">
<condition id="664">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1381" from="42" to="43">
<condition id="665">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1382" from="43" to="44">
<condition id="666">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1383" from="44" to="45">
<condition id="667">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1384" from="45" to="46">
<condition id="668">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1385" from="46" to="47">
<condition id="669">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1386" from="47" to="48">
<condition id="670">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1387" from="48" to="49">
<condition id="671">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1388" from="49" to="50">
<condition id="672">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1389" from="50" to="51">
<condition id="673">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1390" from="51" to="52">
<condition id="674">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1391" from="52" to="53">
<condition id="675">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1392" from="53" to="54">
<condition id="676">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1393" from="54" to="55">
<condition id="677">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1394" from="55" to="56">
<condition id="678">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1395" from="56" to="57">
<condition id="679">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1396" from="57" to="58">
<condition id="680">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1397" from="58" to="59">
<condition id="681">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1398" from="59" to="60">
<condition id="682">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1399" from="60" to="61">
<condition id="683">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1400" from="61" to="62">
<condition id="684">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1401" from="62" to="63">
<condition id="685">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1402" from="63" to="64">
<condition id="686">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1403" from="64" to="65">
<condition id="687">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1404" from="65" to="66">
<condition id="688">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1405" from="66" to="67">
<condition id="689">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1406" from="67" to="68">
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1407" from="68" to="69">
<condition id="691">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1408" from="69" to="70">
<condition id="692">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1409" from="70" to="71">
<condition id="693">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1410" from="71" to="72">
<condition id="694">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1411" from="72" to="73">
<condition id="695">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1412" from="73" to="74">
<condition id="696">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1413" from="74" to="75">
<condition id="697">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1414" from="75" to="76">
<condition id="698">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1415" from="76" to="77">
<condition id="699">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1416" from="77" to="78">
<condition id="700">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1417" from="78" to="79">
<condition id="701">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1418" from="79" to="80">
<condition id="702">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1419" from="80" to="81">
<condition id="703">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1420" from="81" to="82">
<condition id="704">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1421" from="82" to="83">
<condition id="705">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1422" from="83" to="84">
<condition id="706">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1423" from="84" to="85">
<condition id="707">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1424" from="85" to="28">
<condition id="708">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1309" from="86" to="27">
<condition id="575">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1429" from="87" to="89">
<condition id="710">
<or_exp><and_exp><literal name="exitcond_flatten3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1430" from="87" to="88">
<condition id="712">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1428" from="88" to="87">
<condition id="711">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1315" from="89" to="90">
<condition id="585">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1434" from="90" to="93">
<condition id="713">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1435" from="90" to="91">
<condition id="716">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1432" from="91" to="92">
<condition id="714">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1433" from="92" to="90">
<condition id="715">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1321" from="93" to="94">
<condition id="593">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1322" from="94" to="95">
<condition id="594">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1323" from="95" to="96">
<condition id="595">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1324" from="96" to="97">
<condition id="596">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1325" from="97" to="98">
<condition id="597">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1326" from="98" to="99">
<condition id="599">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1439" from="99" to="102">
<condition id="717">
<or_exp><and_exp><literal name="exitcond9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1440" from="99" to="100">
<condition id="720">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1437" from="100" to="101">
<condition id="718">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1438" from="101" to="99">
<condition id="719">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1332" from="102" to="103">
<condition id="607">
<or_exp><and_exp><literal name="tmp_472" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1333" from="102" to="120">
<condition id="609">
<or_exp><and_exp><literal name="tmp_472" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1335" from="103" to="104">
<condition id="611">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1336" from="104" to="105">
<condition id="612">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1337" from="105" to="106">
<condition id="613">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1338" from="106" to="107">
<condition id="614">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1339" from="107" to="108">
<condition id="615">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1340" from="108" to="109">
<condition id="616">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1341" from="109" to="110">
<condition id="617">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1342" from="110" to="111">
<condition id="618">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1343" from="111" to="112">
<condition id="619">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1344" from="112" to="113">
<condition id="620">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1345" from="113" to="114">
<condition id="621">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1346" from="114" to="115">
<condition id="622">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1347" from="115" to="116">
<condition id="623">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1348" from="116" to="117">
<condition id="624">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1349" from="117" to="118">
<condition id="625">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1350" from="118" to="120">
<condition id="627">
<or_exp><and_exp><literal name="tmp_478" val="1"/>
</and_exp><and_exp><literal name="tmp_482" val="1"/>
</and_exp><and_exp><literal name="tmp_479" val="0"/>
</and_exp><and_exp><literal name="tmp_483" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1353" from="118" to="119">
<condition id="632">
<or_exp><and_exp><literal name="tmp_478" val="0"/>
<literal name="tmp_482" val="0"/>
<literal name="tmp_479" val="1"/>
<literal name="tmp_483" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1356" from="119" to="120">
<condition id="637">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1358" from="120" to="121">
<condition id="641">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1444" from="121" to="124">
<condition id="721">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1445" from="121" to="122">
<condition id="724">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1442" from="122" to="123">
<condition id="722">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1443" from="123" to="121">
<condition id="723">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="393">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1184.preheader_ifconv:2  %angle_V_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %angle_V)

]]></Node>
<StgValue><ssdm name="angle_V_read"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="393">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="64">
<![CDATA[
.preheader1184.preheader_ifconv:10  %hist_V = alloca [288 x i32], align 4

]]></Node>
<StgValue><ssdm name="hist_V"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="393">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="64">
<![CDATA[
.preheader1184.preheader_ifconv:11  %desc_buf_val_V = alloca [128 x i32], align 4

]]></Node>
<StgValue><ssdm name="desc_buf_val_V"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="393">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1184.preheader_ifconv:81  %tmp_358 = icmp eq i32 %angle_V_read, 0

]]></Node>
<StgValue><ssdm name="tmp_358"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="393">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader1184.preheader_ifconv:82  %is_neg_3 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %angle_V_read, i32 31)

]]></Node>
<StgValue><ssdm name="is_neg_3"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="393">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1184.preheader_ifconv:83  %tmp_359 = sub nsw i32 0, %angle_V_read

]]></Node>
<StgValue><ssdm name="tmp_359"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="393">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader1184.preheader_ifconv:84  %p_Val2_155 = select i1 %is_neg_3, i32 %tmp_359, i32 %angle_V_read

]]></Node>
<StgValue><ssdm name="p_Val2_155"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="393">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1184.preheader_ifconv:85  %p_Result_164 = call i32 @_ssdm_op_PartSelect.i32.i32.i32.i32(i32 %p_Val2_155, i32 31, i32 0)

]]></Node>
<StgValue><ssdm name="p_Result_164"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>CTTZ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="393">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.preheader1184.preheader_ifconv:86  %num_zeros_3 = call i32 @llvm.cttz.i32(i32 %p_Result_164, i1 true) nounwind

]]></Node>
<StgValue><ssdm name="num_zeros_3"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="393">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1184.preheader_ifconv:87  %tmp32_V_27 = shl i32 %p_Val2_155, %num_zeros_3

]]></Node>
<StgValue><ssdm name="tmp32_V_27"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="393">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="32">
<![CDATA[
.preheader1184.preheader_ifconv:92  %tmp_1129 = trunc i32 %num_zeros_3 to i8

]]></Node>
<StgValue><ssdm name="tmp_1129"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="136" st_id="2" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="737">
<or_exp><and_exp><literal name="tmp_358" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32">
<![CDATA[
.preheader1184.preheader_ifconv:88  %f_8 = uitofp i32 %tmp32_V_27 to float

]]></Node>
<StgValue><ssdm name="f_8"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="137" st_id="3" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="738">
<or_exp><and_exp><literal name="tmp_358" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32">
<![CDATA[
.preheader1184.preheader_ifconv:88  %f_8 = uitofp i32 %tmp32_V_27 to float

]]></Node>
<StgValue><ssdm name="f_8"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="736">
<or_exp><and_exp><literal name="tmp_358" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32">
<![CDATA[
.preheader1184.preheader_ifconv:89  %tmp32_V_44 = bitcast float %f_8 to i32

]]></Node>
<StgValue><ssdm name="tmp32_V_44"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="735">
<or_exp><and_exp><literal name="tmp_358" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1184.preheader_ifconv:90  %p_Result_21 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp32_V_44, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="p_Result_21"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="140" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="734">
<or_exp><and_exp><literal name="tmp_358" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader1184.preheader_ifconv:91  %tmp_360 = icmp ne i8 %p_Result_21, -98

]]></Node>
<StgValue><ssdm name="tmp_360"/></StgValue>
</operation>

<operation id="141" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="733">
<or_exp><and_exp><literal name="tmp_358" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader1184.preheader_ifconv:93  %tmp_361 = sub i8 -114, %tmp_1129

]]></Node>
<StgValue><ssdm name="tmp_361"/></StgValue>
</operation>

<operation id="142" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="732">
<or_exp><and_exp><literal name="tmp_358" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="1">
<![CDATA[
.preheader1184.preheader_ifconv:94  %tmp_362 = zext i1 %tmp_360 to i8

]]></Node>
<StgValue><ssdm name="tmp_362"/></StgValue>
</operation>

<operation id="143" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="731">
<or_exp><and_exp><literal name="tmp_358" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader1184.preheader_ifconv:95  %p_Repl2_51_trunc = add i8 %tmp_362, %tmp_361

]]></Node>
<StgValue><ssdm name="p_Repl2_51_trunc"/></StgValue>
</operation>

<operation id="144" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="730">
<or_exp><and_exp><literal name="tmp_358" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
.preheader1184.preheader_ifconv:96  %tmp_363 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %is_neg_3, i8 %p_Repl2_51_trunc)

]]></Node>
<StgValue><ssdm name="tmp_363"/></StgValue>
</operation>

<operation id="145" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="729">
<or_exp><and_exp><literal name="tmp_358" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="9" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader1184.preheader_ifconv:97  %p_Result_165 = call i32 @_ssdm_op_PartSet.i32.i32.i9.i32.i32(i32 %tmp32_V_44, i9 %tmp_363, i32 23, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_165"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="146" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="728">
<or_exp><and_exp><literal name="tmp_358" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32">
<![CDATA[
.preheader1184.preheader_ifconv:98  %f_9 = bitcast i32 %p_Result_165 to float

]]></Node>
<StgValue><ssdm name="f_9"/></StgValue>
</operation>

<operation id="147" st_id="5" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="726">
<or_exp><and_exp><literal name="tmp_358" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1184.preheader_ifconv:99  %phitmp2 = fmul float %f_9, 0xC00921FB40000000

]]></Node>
<StgValue><ssdm name="phitmp2"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="148" st_id="6" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="727">
<or_exp><and_exp><literal name="tmp_358" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1184.preheader_ifconv:99  %phitmp2 = fmul float %f_9, 0xC00921FB40000000

]]></Node>
<StgValue><ssdm name="phitmp2"/></StgValue>
</operation>

<operation id="149" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader1184.preheader_ifconv:100  %p_03_i5 = select i1 %tmp_358, float -0.000000e+00, float %phitmp2

]]></Node>
<StgValue><ssdm name="p_03_i5"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="150" st_id="7" stage="7" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="399">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1184.preheader_ifconv:101  %theta = fdiv float %p_03_i5, 1.800000e+02

]]></Node>
<StgValue><ssdm name="theta"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="151" st_id="8" stage="6" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="400">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1184.preheader_ifconv:101  %theta = fdiv float %p_03_i5, 1.800000e+02

]]></Node>
<StgValue><ssdm name="theta"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="152" st_id="9" stage="5" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="401">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1184.preheader_ifconv:101  %theta = fdiv float %p_03_i5, 1.800000e+02

]]></Node>
<StgValue><ssdm name="theta"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="153" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1184.preheader_ifconv:1  %sigma_V_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %sigma_V)

]]></Node>
<StgValue><ssdm name="sigma_V_read"/></StgValue>
</operation>

<operation id="154" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1184.preheader_ifconv:12  %tmp = icmp eq i32 %sigma_V_read, 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="155" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader1184.preheader_ifconv:13  %is_neg = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %sigma_V_read, i32 31)

]]></Node>
<StgValue><ssdm name="is_neg"/></StgValue>
</operation>

<operation id="156" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1184.preheader_ifconv:14  %tmp_s = sub nsw i32 0, %sigma_V_read

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="157" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader1184.preheader_ifconv:15  %p_Val2_153 = select i1 %is_neg, i32 %tmp_s, i32 %sigma_V_read

]]></Node>
<StgValue><ssdm name="p_Val2_153"/></StgValue>
</operation>

<operation id="158" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1184.preheader_ifconv:16  %p_Result_159 = call i32 @_ssdm_op_PartSelect.i32.i32.i32.i32(i32 %p_Val2_153, i32 31, i32 0)

]]></Node>
<StgValue><ssdm name="p_Result_159"/></StgValue>
</operation>

<operation id="159" st_id="10" stage="1" lat="1">
<core>CTTZ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.preheader1184.preheader_ifconv:17  %num_zeros = call i32 @llvm.cttz.i32(i32 %p_Result_159, i1 true) nounwind

]]></Node>
<StgValue><ssdm name="num_zeros"/></StgValue>
</operation>

<operation id="160" st_id="10" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1184.preheader_ifconv:18  %tmp32_V_23 = shl i32 %p_Val2_153, %num_zeros

]]></Node>
<StgValue><ssdm name="tmp32_V_23"/></StgValue>
</operation>

<operation id="161" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="32">
<![CDATA[
.preheader1184.preheader_ifconv:23  %tmp_1121 = trunc i32 %num_zeros to i8

]]></Node>
<StgValue><ssdm name="tmp_1121"/></StgValue>
</operation>

<operation id="162" st_id="10" stage="4" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1184.preheader_ifconv:101  %theta = fdiv float %p_03_i5, 1.800000e+02

]]></Node>
<StgValue><ssdm name="theta"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="163" st_id="11" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="751">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32">
<![CDATA[
.preheader1184.preheader_ifconv:19  %f_7 = uitofp i32 %tmp32_V_23 to float

]]></Node>
<StgValue><ssdm name="f_7"/></StgValue>
</operation>

<operation id="164" st_id="11" stage="3" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1184.preheader_ifconv:101  %theta = fdiv float %p_03_i5, 1.800000e+02

]]></Node>
<StgValue><ssdm name="theta"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="165" st_id="12" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="752">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32">
<![CDATA[
.preheader1184.preheader_ifconv:19  %f_7 = uitofp i32 %tmp32_V_23 to float

]]></Node>
<StgValue><ssdm name="f_7"/></StgValue>
</operation>

<operation id="166" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="750">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32">
<![CDATA[
.preheader1184.preheader_ifconv:20  %tmp32_V = bitcast float %f_7 to i32

]]></Node>
<StgValue><ssdm name="tmp32_V"/></StgValue>
</operation>

<operation id="167" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="749">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1184.preheader_ifconv:21  %p_Result_s = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp32_V, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="168" st_id="12" stage="2" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1184.preheader_ifconv:101  %theta = fdiv float %p_03_i5, 1.800000e+02

]]></Node>
<StgValue><ssdm name="theta"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="169" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="748">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader1184.preheader_ifconv:22  %tmp_352 = icmp ne i8 %p_Result_s, -98

]]></Node>
<StgValue><ssdm name="tmp_352"/></StgValue>
</operation>

<operation id="170" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="747">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader1184.preheader_ifconv:24  %tmp_353 = sub i8 -114, %tmp_1121

]]></Node>
<StgValue><ssdm name="tmp_353"/></StgValue>
</operation>

<operation id="171" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="746">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="1">
<![CDATA[
.preheader1184.preheader_ifconv:25  %tmp_354 = zext i1 %tmp_352 to i8

]]></Node>
<StgValue><ssdm name="tmp_354"/></StgValue>
</operation>

<operation id="172" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="745">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader1184.preheader_ifconv:26  %p_Repl2_48_trunc = add i8 %tmp_354, %tmp_353

]]></Node>
<StgValue><ssdm name="p_Repl2_48_trunc"/></StgValue>
</operation>

<operation id="173" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="744">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
.preheader1184.preheader_ifconv:27  %tmp_355 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %is_neg, i8 %p_Repl2_48_trunc)

]]></Node>
<StgValue><ssdm name="tmp_355"/></StgValue>
</operation>

<operation id="174" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="743">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="9" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader1184.preheader_ifconv:28  %p_Result_160 = call i32 @_ssdm_op_PartSet.i32.i32.i9.i32.i32(i32 %tmp32_V, i9 %tmp_355, i32 23, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_160"/></StgValue>
</operation>

<operation id="175" st_id="13" stage="1" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="405">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1184.preheader_ifconv:101  %theta = fdiv float %p_03_i5, 1.800000e+02

]]></Node>
<StgValue><ssdm name="theta"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="176" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="742">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32">
<![CDATA[
.preheader1184.preheader_ifconv:29  %f = bitcast i32 %p_Result_160 to float

]]></Node>
<StgValue><ssdm name="f"/></StgValue>
</operation>

<operation id="177" st_id="14" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="740">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1184.preheader_ifconv:30  %phitmp = fmul float %f, 3.000000e+00

]]></Node>
<StgValue><ssdm name="phitmp"/></StgValue>
</operation>

<operation id="178" st_id="14" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.preheader1184.preheader_ifconv:102  %tmp_i_i_i = call fastcc float @"sin_or_cos<float>"(float %theta, i1 zeroext true) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i_i"/></StgValue>
</operation>

<operation id="179" st_id="14" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.preheader1184.preheader_ifconv:147  %tmp_i_i_i1 = call fastcc float @"sin_or_cos<float>"(float %theta, i1 zeroext false) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i_i1"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="180" st_id="15" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="741">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1184.preheader_ifconv:30  %phitmp = fmul float %f, 3.000000e+00

]]></Node>
<StgValue><ssdm name="phitmp"/></StgValue>
</operation>

<operation id="181" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="407">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader1184.preheader_ifconv:31  %hist_width = select i1 %tmp, float 0.000000e+00, float %phitmp

]]></Node>
<StgValue><ssdm name="hist_width"/></StgValue>
</operation>

<operation id="182" st_id="15" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="407">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.preheader1184.preheader_ifconv:102  %tmp_i_i_i = call fastcc float @"sin_or_cos<float>"(float %theta, i1 zeroext true) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i_i"/></StgValue>
</operation>

<operation id="183" st_id="15" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="407">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.preheader1184.preheader_ifconv:147  %tmp_i_i_i1 = call fastcc float @"sin_or_cos<float>"(float %theta, i1 zeroext false) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i_i1"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="184" st_id="16" stage="7" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1184.preheader_ifconv:103  %v_assign = fdiv float %tmp_i_i_i, %hist_width

]]></Node>
<StgValue><ssdm name="v_assign"/></StgValue>
</operation>

<operation id="185" st_id="16" stage="7" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1184.preheader_ifconv:148  %v_assign_1 = fdiv float %tmp_i_i_i1, %hist_width

]]></Node>
<StgValue><ssdm name="v_assign_1"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="186" st_id="17" stage="6" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1184.preheader_ifconv:103  %v_assign = fdiv float %tmp_i_i_i, %hist_width

]]></Node>
<StgValue><ssdm name="v_assign"/></StgValue>
</operation>

<operation id="187" st_id="17" stage="6" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1184.preheader_ifconv:148  %v_assign_1 = fdiv float %tmp_i_i_i1, %hist_width

]]></Node>
<StgValue><ssdm name="v_assign_1"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="188" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1184.preheader_ifconv:5  %img_cols_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %img_cols_read)

]]></Node>
<StgValue><ssdm name="img_cols_read_1"/></StgValue>
</operation>

<operation id="189" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1184.preheader_ifconv:6  %img_rows_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %img_rows_read)

]]></Node>
<StgValue><ssdm name="img_rows_read_1"/></StgValue>
</operation>

<operation id="190" st_id="18" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1184.preheader_ifconv:32  %tmp_356 = fmul float %hist_width, 0x3FE6A09E60000000

]]></Node>
<StgValue><ssdm name="tmp_356"/></StgValue>
</operation>

<operation id="191" st_id="18" stage="5" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1184.preheader_ifconv:103  %v_assign = fdiv float %tmp_i_i_i, %hist_width

]]></Node>
<StgValue><ssdm name="v_assign"/></StgValue>
</operation>

<operation id="192" st_id="18" stage="5" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1184.preheader_ifconv:148  %v_assign_1 = fdiv float %tmp_i_i_i1, %hist_width

]]></Node>
<StgValue><ssdm name="v_assign_1"/></StgValue>
</operation>

<operation id="193" st_id="18" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1184.preheader_ifconv:192  %tmp_391 = mul nsw i32 %img_rows_read_1, %img_rows_read_1

]]></Node>
<StgValue><ssdm name="tmp_391"/></StgValue>
</operation>

<operation id="194" st_id="18" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1184.preheader_ifconv:193  %tmp_392 = mul nsw i32 %img_cols_read_1, %img_cols_read_1

]]></Node>
<StgValue><ssdm name="tmp_392"/></StgValue>
</operation>

<operation id="195" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1184.preheader_ifconv:194  %xf_V = add nsw i32 %tmp_391, %tmp_392

]]></Node>
<StgValue><ssdm name="xf_V"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="196" st_id="19" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="411">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1184.preheader_ifconv:32  %tmp_356 = fmul float %hist_width, 0x3FE6A09E60000000

]]></Node>
<StgValue><ssdm name="tmp_356"/></StgValue>
</operation>

<operation id="197" st_id="19" stage="4" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="411">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1184.preheader_ifconv:103  %v_assign = fdiv float %tmp_i_i_i, %hist_width

]]></Node>
<StgValue><ssdm name="v_assign"/></StgValue>
</operation>

<operation id="198" st_id="19" stage="4" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="411">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1184.preheader_ifconv:148  %v_assign_1 = fdiv float %tmp_i_i_i1, %hist_width

]]></Node>
<StgValue><ssdm name="v_assign_1"/></StgValue>
</operation>

<operation id="199" st_id="19" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="411">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="16" op_0_bw="16" op_1_bw="32">
<![CDATA[
.preheader1184.preheader_ifconv:195  %p_Val2_i_i = call fastcc i16 @"sqrt_fixed<32, 32>"(i32 %xf_V) nounwind

]]></Node>
<StgValue><ssdm name="p_Val2_i_i"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="200" st_id="20" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="412">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1184.preheader_ifconv:33  %x_assign_s = fmul float %tmp_356, 5.000000e+00

]]></Node>
<StgValue><ssdm name="x_assign_s"/></StgValue>
</operation>

<operation id="201" st_id="20" stage="3" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="412">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1184.preheader_ifconv:103  %v_assign = fdiv float %tmp_i_i_i, %hist_width

]]></Node>
<StgValue><ssdm name="v_assign"/></StgValue>
</operation>

<operation id="202" st_id="20" stage="3" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="412">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1184.preheader_ifconv:148  %v_assign_1 = fdiv float %tmp_i_i_i1, %hist_width

]]></Node>
<StgValue><ssdm name="v_assign_1"/></StgValue>
</operation>

<operation id="203" st_id="20" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="412">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="16" op_0_bw="16" op_1_bw="32">
<![CDATA[
.preheader1184.preheader_ifconv:195  %p_Val2_i_i = call fastcc i16 @"sqrt_fixed<32, 32>"(i32 %xf_V) nounwind

]]></Node>
<StgValue><ssdm name="p_Val2_i_i"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="204" st_id="21" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="413">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1184.preheader_ifconv:33  %x_assign_s = fmul float %tmp_356, 5.000000e+00

]]></Node>
<StgValue><ssdm name="x_assign_s"/></StgValue>
</operation>

<operation id="205" st_id="21" stage="2" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="413">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1184.preheader_ifconv:103  %v_assign = fdiv float %tmp_i_i_i, %hist_width

]]></Node>
<StgValue><ssdm name="v_assign"/></StgValue>
</operation>

<operation id="206" st_id="21" stage="2" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="413">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1184.preheader_ifconv:148  %v_assign_1 = fdiv float %tmp_i_i_i1, %hist_width

]]></Node>
<StgValue><ssdm name="v_assign_1"/></StgValue>
</operation>

<operation id="207" st_id="21" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="413">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="16" op_0_bw="16" op_1_bw="32">
<![CDATA[
.preheader1184.preheader_ifconv:195  %p_Val2_i_i = call fastcc i16 @"sqrt_fixed<32, 32>"(i32 %xf_V) nounwind

]]></Node>
<StgValue><ssdm name="p_Val2_i_i"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="208" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="414">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32">
<![CDATA[
.preheader1184.preheader_ifconv:34  %t_V_18 = bitcast float %x_assign_s to i32

]]></Node>
<StgValue><ssdm name="t_V_18"/></StgValue>
</operation>

<operation id="209" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="414">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1184.preheader_ifconv:36  %loc_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %t_V_18, i32 23, i32 30) nounwind

]]></Node>
<StgValue><ssdm name="loc_V"/></StgValue>
</operation>

<operation id="210" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="414">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader1184.preheader_ifconv:37  %tmp_i_i = icmp ult i8 %loc_V, 126

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>

<operation id="211" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="414">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader1184.preheader_ifconv:39  %tmp_1685_i_i = icmp ugt i8 %loc_V, -106

]]></Node>
<StgValue><ssdm name="tmp_1685_i_i"/></StgValue>
</operation>

<operation id="212" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="414">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1184.preheader_ifconv:40  %index_V = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %t_V_18, i32 23, i32 27)

]]></Node>
<StgValue><ssdm name="index_V"/></StgValue>
</operation>

<operation id="213" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="414">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="5">
<![CDATA[
.preheader1184.preheader_ifconv:41  %tmp_1686_i_i = zext i5 %index_V to i64

]]></Node>
<StgValue><ssdm name="tmp_1686_i_i"/></StgValue>
</operation>

<operation id="214" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="414">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="5" op_0_bw="23" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1184.preheader_ifconv:42  %mask_table1685_addr = getelementptr [32 x i23]* @mask_table1685, i64 0, i64 %tmp_1686_i_i

]]></Node>
<StgValue><ssdm name="mask_table1685_addr"/></StgValue>
</operation>

<operation id="215" st_id="22" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="414">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="23" op_0_bw="5">
<![CDATA[
.preheader1184.preheader_ifconv:43  %mask = load i23* %mask_table1685_addr, align 4

]]></Node>
<StgValue><ssdm name="mask"/></StgValue>
</operation>

<operation id="216" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="414">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="5" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1184.preheader_ifconv:44  %one_half_table2681_a = getelementptr [32 x i24]* @one_half_table2681, i64 0, i64 %tmp_1686_i_i

]]></Node>
<StgValue><ssdm name="one_half_table2681_a"/></StgValue>
</operation>

<operation id="217" st_id="22" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="414">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="24" op_0_bw="5">
<![CDATA[
.preheader1184.preheader_ifconv:45  %one_half = load i24* %one_half_table2681_a, align 4

]]></Node>
<StgValue><ssdm name="one_half"/></StgValue>
</operation>

<operation id="218" st_id="22" stage="1" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="414">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1184.preheader_ifconv:103  %v_assign = fdiv float %tmp_i_i_i, %hist_width

]]></Node>
<StgValue><ssdm name="v_assign"/></StgValue>
</operation>

<operation id="219" st_id="22" stage="1" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="414">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1184.preheader_ifconv:148  %v_assign_1 = fdiv float %tmp_i_i_i1, %hist_width

]]></Node>
<StgValue><ssdm name="v_assign_1"/></StgValue>
</operation>

<operation id="220" st_id="22" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="414">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="16" op_0_bw="16" op_1_bw="32">
<![CDATA[
.preheader1184.preheader_ifconv:195  %p_Val2_i_i = call fastcc i16 @"sqrt_fixed<32, 32>"(i32 %xf_V) nounwind

]]></Node>
<StgValue><ssdm name="p_Val2_i_i"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="221" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp><literal name="tmp_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader1184.preheader_ifconv:35  %p_Result_s_205 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %t_V_18, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_s_205"/></StgValue>
</operation>

<operation id="222" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="755">
<or_exp><and_exp><literal name="tmp_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="1" op_2_bw="31">
<![CDATA[
.preheader1184.preheader_ifconv:38  %p_Result_161 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 %p_Result_s_205, i31 0)

]]></Node>
<StgValue><ssdm name="p_Result_161"/></StgValue>
</operation>

<operation id="223" st_id="23" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="415">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="23" op_0_bw="5">
<![CDATA[
.preheader1184.preheader_ifconv:43  %mask = load i23* %mask_table1685_addr, align 4

]]></Node>
<StgValue><ssdm name="mask"/></StgValue>
</operation>

<operation id="224" st_id="23" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="415">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="24" op_0_bw="5">
<![CDATA[
.preheader1184.preheader_ifconv:45  %one_half = load i24* %one_half_table2681_a, align 4

]]></Node>
<StgValue><ssdm name="one_half"/></StgValue>
</operation>

<operation id="225" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="763">
<or_exp><and_exp><literal name="tmp_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="24">
<![CDATA[
.preheader1184.preheader_ifconv:46  %one_half_i_i_cast = zext i24 %one_half to i32

]]></Node>
<StgValue><ssdm name="one_half_i_i_cast"/></StgValue>
</operation>

<operation id="226" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="762">
<or_exp><and_exp><literal name="tmp_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1184.preheader_ifconv:47  %p_Val2_50 = add i32 %one_half_i_i_cast, %t_V_18

]]></Node>
<StgValue><ssdm name="p_Val2_50"/></StgValue>
</operation>

<operation id="227" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="760">
<or_exp><and_exp><literal name="tmp_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="23" op_0_bw="32">
<![CDATA[
.preheader1184.preheader_ifconv:48  %loc_V_18 = trunc i32 %p_Val2_50 to i23

]]></Node>
<StgValue><ssdm name="loc_V_18"/></StgValue>
</operation>

<operation id="228" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="761">
<or_exp><and_exp><literal name="tmp_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader1184.preheader_ifconv:49  %tmp_1688_i_i = xor i23 %mask, -1

]]></Node>
<StgValue><ssdm name="tmp_1688_i_i"/></StgValue>
</operation>

<operation id="229" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="759">
<or_exp><and_exp><literal name="tmp_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader1184.preheader_ifconv:50  %xs_sig_V = and i23 %loc_V_18, %tmp_1688_i_i

]]></Node>
<StgValue><ssdm name="xs_sig_V"/></StgValue>
</operation>

<operation id="230" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="758">
<or_exp><and_exp><literal name="tmp_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="9" op_0_bw="9" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1184.preheader_ifconv:51  %tmp_357 = call i9 @_ssdm_op_PartSelect.i9.i32.i32.i32(i32 %p_Val2_50, i32 23, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_357"/></StgValue>
</operation>

<operation id="231" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="757">
<or_exp><and_exp><literal name="tmp_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="9" op_2_bw="23">
<![CDATA[
.preheader1184.preheader_ifconv:52  %p_Result_162 = call i32 @_ssdm_op_BitConcatenate.i32.i9.i23(i9 %tmp_357, i23 %xs_sig_V)

]]></Node>
<StgValue><ssdm name="p_Result_162"/></StgValue>
</operation>

<operation id="232" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="415">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader1184.preheader_ifconv:53  %sel_tmp65_v = select i1 %tmp_i_i, i32 %p_Result_161, i32 %p_Result_162

]]></Node>
<StgValue><ssdm name="sel_tmp65_v"/></StgValue>
</operation>

<operation id="233" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="415">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32">
<![CDATA[
.preheader1184.preheader_ifconv:54  %sel_tmp65 = bitcast i32 %sel_tmp65_v to float

]]></Node>
<StgValue><ssdm name="sel_tmp65"/></StgValue>
</operation>

<operation id="234" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="415">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1184.preheader_ifconv:55  %sel_tmp66 = xor i1 %tmp_i_i, true

]]></Node>
<StgValue><ssdm name="sel_tmp66"/></StgValue>
</operation>

<operation id="235" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="415">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1184.preheader_ifconv:56  %sel_tmp67 = and i1 %tmp_1685_i_i, %sel_tmp66

]]></Node>
<StgValue><ssdm name="sel_tmp67"/></StgValue>
</operation>

<operation id="236" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="415">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader1184.preheader_ifconv:57  %x_assign_66 = select i1 %sel_tmp67, float %x_assign_s, float %sel_tmp65

]]></Node>
<StgValue><ssdm name="x_assign_66"/></StgValue>
</operation>

<operation id="237" st_id="23" stage="1" lat="1">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="415">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="32">
<![CDATA[
.preheader1184.preheader_ifconv:104  %d_assign_s = fpext float %v_assign to double

]]></Node>
<StgValue><ssdm name="d_assign_s"/></StgValue>
</operation>

<operation id="238" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="415">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="64">
<![CDATA[
.preheader1184.preheader_ifconv:105  %ireg_V = bitcast double %d_assign_s to i64

]]></Node>
<StgValue><ssdm name="ireg_V"/></StgValue>
</operation>

<operation id="239" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="415">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="63" op_0_bw="64">
<![CDATA[
.preheader1184.preheader_ifconv:106  %tmp_1130 = trunc i64 %ireg_V to i63

]]></Node>
<StgValue><ssdm name="tmp_1130"/></StgValue>
</operation>

<operation id="240" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="415">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader1184.preheader_ifconv:107  %isneg = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V, i32 63)

]]></Node>
<StgValue><ssdm name="isneg"/></StgValue>
</operation>

<operation id="241" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="415">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1184.preheader_ifconv:108  %exp_tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="exp_tmp_V"/></StgValue>
</operation>

<operation id="242" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="415">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="52" op_0_bw="64">
<![CDATA[
.preheader1184.preheader_ifconv:110  %tmp_1132 = trunc i64 %ireg_V to i52

]]></Node>
<StgValue><ssdm name="tmp_1132"/></StgValue>
</operation>

<operation id="243" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="415">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
.preheader1184.preheader_ifconv:115  %tmp_366 = icmp eq i63 %tmp_1130, 0

]]></Node>
<StgValue><ssdm name="tmp_366"/></StgValue>
</operation>

<operation id="244" st_id="23" stage="1" lat="1">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="415">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="64" op_0_bw="32">
<![CDATA[
.preheader1184.preheader_ifconv:149  %d_assign_1 = fpext float %v_assign_1 to double

]]></Node>
<StgValue><ssdm name="d_assign_1"/></StgValue>
</operation>

<operation id="245" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="415">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="64">
<![CDATA[
.preheader1184.preheader_ifconv:150  %ireg_V_1 = bitcast double %d_assign_1 to i64

]]></Node>
<StgValue><ssdm name="ireg_V_1"/></StgValue>
</operation>

<operation id="246" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="415">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="63" op_0_bw="64">
<![CDATA[
.preheader1184.preheader_ifconv:151  %tmp_1136 = trunc i64 %ireg_V_1 to i63

]]></Node>
<StgValue><ssdm name="tmp_1136"/></StgValue>
</operation>

<operation id="247" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="415">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader1184.preheader_ifconv:152  %isneg_1 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_1, i32 63)

]]></Node>
<StgValue><ssdm name="isneg_1"/></StgValue>
</operation>

<operation id="248" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="415">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1184.preheader_ifconv:153  %exp_tmp_V_1 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_1, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="exp_tmp_V_1"/></StgValue>
</operation>

<operation id="249" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="415">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="52" op_0_bw="64">
<![CDATA[
.preheader1184.preheader_ifconv:155  %tmp_1138 = trunc i64 %ireg_V_1 to i52

]]></Node>
<StgValue><ssdm name="tmp_1138"/></StgValue>
</operation>

<operation id="250" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="415">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
.preheader1184.preheader_ifconv:160  %tmp_377 = icmp eq i63 %tmp_1136, 0

]]></Node>
<StgValue><ssdm name="tmp_377"/></StgValue>
</operation>

<operation id="251" st_id="23" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="415">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="16" op_0_bw="16" op_1_bw="32">
<![CDATA[
.preheader1184.preheader_ifconv:195  %p_Val2_i_i = call fastcc i16 @"sqrt_fixed<32, 32>"(i32 %xf_V) nounwind

]]></Node>
<StgValue><ssdm name="p_Val2_i_i"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="252" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1184.preheader_ifconv:0  %descriptor_val_offse = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %descriptor_val_offset)

]]></Node>
<StgValue><ssdm name="descriptor_val_offse"/></StgValue>
</operation>

<operation id="253" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1184.preheader_ifconv:3  %y0_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %y0)

]]></Node>
<StgValue><ssdm name="y0_read"/></StgValue>
</operation>

<operation id="254" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1184.preheader_ifconv:4  %x0_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %x0)

]]></Node>
<StgValue><ssdm name="x0_read"/></StgValue>
</operation>

<operation id="255" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader1184.preheader_ifconv:7  %img_val_V_offset_rea = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %img_val_V_offset)

]]></Node>
<StgValue><ssdm name="img_val_V_offset_rea"/></StgValue>
</operation>

<operation id="256" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="10" op_0_bw="32">
<![CDATA[
.preheader1184.preheader_ifconv:8  %tmp_1119 = trunc i32 %descriptor_val_offse to i10

]]></Node>
<StgValue><ssdm name="tmp_1119"/></StgValue>
</operation>

<operation id="257" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="17" op_0_bw="17" op_1_bw="10" op_2_bw="7">
<![CDATA[
.preheader1184.preheader_ifconv:9  %tmp_198_cast = call i17 @_ssdm_op_BitConcatenate.i17.i10.i7(i10 %tmp_1119, i7 0)

]]></Node>
<StgValue><ssdm name="tmp_198_cast"/></StgValue>
</operation>

<operation id="258" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32">
<![CDATA[
.preheader1184.preheader_ifconv:58  %p_Val2_128 = bitcast float %x_assign_66 to i32

]]></Node>
<StgValue><ssdm name="p_Val2_128"/></StgValue>
</operation>

<operation id="259" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader1184.preheader_ifconv:59  %p_Result_163 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_128, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_163"/></StgValue>
</operation>

<operation id="260" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1184.preheader_ifconv:60  %loc_V_19 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_128, i32 23, i32 30) nounwind

]]></Node>
<StgValue><ssdm name="loc_V_19"/></StgValue>
</operation>

<operation id="261" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="23" op_0_bw="32">
<![CDATA[
.preheader1184.preheader_ifconv:61  %loc_V_20 = trunc i32 %p_Val2_128 to i23

]]></Node>
<StgValue><ssdm name="loc_V_20"/></StgValue>
</operation>

<operation id="262" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="25" op_0_bw="25" op_1_bw="1" op_2_bw="23" op_3_bw="1">
<![CDATA[
.preheader1184.preheader_ifconv:62  %tmp_1701_i_i_i = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %loc_V_20, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_1701_i_i_i"/></StgValue>
</operation>

<operation id="263" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="79" op_0_bw="25">
<![CDATA[
.preheader1184.preheader_ifconv:63  %tmp_1701_i_i_i_cast2 = zext i25 %tmp_1701_i_i_i to i79

]]></Node>
<StgValue><ssdm name="tmp_1701_i_i_i_cast2"/></StgValue>
</operation>

<operation id="264" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="9" op_0_bw="8">
<![CDATA[
.preheader1184.preheader_ifconv:64  %tmp_i_i_i_i_cast = zext i8 %loc_V_19 to i9

]]></Node>
<StgValue><ssdm name="tmp_i_i_i_i_cast"/></StgValue>
</operation>

<operation id="265" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader1184.preheader_ifconv:65  %sh_assign = add i9 -127, %tmp_i_i_i_i_cast

]]></Node>
<StgValue><ssdm name="sh_assign"/></StgValue>
</operation>

<operation id="266" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
.preheader1184.preheader_ifconv:66  %isNeg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %sh_assign, i32 8)

]]></Node>
<StgValue><ssdm name="isNeg"/></StgValue>
</operation>

<operation id="267" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader1184.preheader_ifconv:67  %tmp_1702_i_i_i = sub i8 127, %loc_V_19

]]></Node>
<StgValue><ssdm name="tmp_1702_i_i_i"/></StgValue>
</operation>

<operation id="268" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="9" op_0_bw="8">
<![CDATA[
.preheader1184.preheader_ifconv:68  %tmp_1702_i_i_i_cast = sext i8 %tmp_1702_i_i_i to i9

]]></Node>
<StgValue><ssdm name="tmp_1702_i_i_i_cast"/></StgValue>
</operation>

<operation id="269" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.preheader1184.preheader_ifconv:69  %sh_assign_6 = select i1 %isNeg, i9 %tmp_1702_i_i_i_cast, i9 %sh_assign

]]></Node>
<StgValue><ssdm name="sh_assign_6"/></StgValue>
</operation>

<operation id="270" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="9">
<![CDATA[
.preheader1184.preheader_ifconv:70  %sh_assign_6_i_i_i_ca = sext i9 %sh_assign_6 to i32

]]></Node>
<StgValue><ssdm name="sh_assign_6_i_i_i_ca"/></StgValue>
</operation>

<operation id="271" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="25" op_0_bw="9">
<![CDATA[
.preheader1184.preheader_ifconv:71  %sh_assign_6_i_i_i_ca_5 = sext i9 %sh_assign_6 to i25

]]></Node>
<StgValue><ssdm name="sh_assign_6_i_i_i_ca_5"/></StgValue>
</operation>

<operation id="272" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="79" op_0_bw="32">
<![CDATA[
.preheader1184.preheader_ifconv:72  %tmp_1703_i_i_i = zext i32 %sh_assign_6_i_i_i_ca to i79

]]></Node>
<StgValue><ssdm name="tmp_1703_i_i_i"/></StgValue>
</operation>

<operation id="273" st_id="24" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
.preheader1184.preheader_ifconv:73  %tmp_1704_i_i_i = lshr i25 %tmp_1701_i_i_i, %sh_assign_6_i_i_i_ca_5

]]></Node>
<StgValue><ssdm name="tmp_1704_i_i_i"/></StgValue>
</operation>

<operation id="274" st_id="24" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="79" op_0_bw="79" op_1_bw="79">
<![CDATA[
.preheader1184.preheader_ifconv:74  %tmp_1705_i_i_i = shl i79 %tmp_1701_i_i_i_cast2, %tmp_1703_i_i_i

]]></Node>
<StgValue><ssdm name="tmp_1705_i_i_i"/></StgValue>
</operation>

<operation id="275" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
.preheader1184.preheader_ifconv:75  %tmp_1127 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %tmp_1704_i_i_i, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_1127"/></StgValue>
</operation>

<operation id="276" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="1">
<![CDATA[
.preheader1184.preheader_ifconv:76  %tmp_200 = zext i1 %tmp_1127 to i32

]]></Node>
<StgValue><ssdm name="tmp_200"/></StgValue>
</operation>

<operation id="277" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="79" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1184.preheader_ifconv:77  %tmp_201 = call i32 @_ssdm_op_PartSelect.i32.i79.i32.i32(i79 %tmp_1705_i_i_i, i32 24, i32 55)

]]></Node>
<StgValue><ssdm name="tmp_201"/></StgValue>
</operation>

<operation id="278" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader1184.preheader_ifconv:78  %p_Val2_55 = select i1 %isNeg, i32 %tmp_200, i32 %tmp_201

]]></Node>
<StgValue><ssdm name="p_Val2_55"/></StgValue>
</operation>

<operation id="279" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1184.preheader_ifconv:79  %p_Val2_i_i_i = sub i32 0, %p_Val2_55

]]></Node>
<StgValue><ssdm name="p_Val2_i_i_i"/></StgValue>
</operation>

<operation id="280" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader1184.preheader_ifconv:80  %p_Val2_154 = select i1 %p_Result_163, i32 %p_Val2_i_i_i, i32 %p_Val2_55

]]></Node>
<StgValue><ssdm name="p_Val2_154"/></StgValue>
</operation>

<operation id="281" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="12" op_0_bw="11">
<![CDATA[
.preheader1184.preheader_ifconv:109  %tmp_364 = zext i11 %exp_tmp_V to i12

]]></Node>
<StgValue><ssdm name="tmp_364"/></StgValue>
</operation>

<operation id="282" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
.preheader1184.preheader_ifconv:111  %tmp_365 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_1132)

]]></Node>
<StgValue><ssdm name="tmp_365"/></StgValue>
</operation>

<operation id="283" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="54" op_0_bw="53">
<![CDATA[
.preheader1184.preheader_ifconv:112  %p_Result_166 = zext i53 %tmp_365 to i54

]]></Node>
<StgValue><ssdm name="p_Result_166"/></StgValue>
</operation>

<operation id="284" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="765">
<or_exp><and_exp><literal name="isneg" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.preheader1184.preheader_ifconv:113  %man_V_7 = sub i54 0, %p_Result_166

]]></Node>
<StgValue><ssdm name="man_V_7"/></StgValue>
</operation>

<operation id="285" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
.preheader1184.preheader_ifconv:114  %man_V_8 = select i1 %isneg, i54 %man_V_7, i54 %p_Result_166

]]></Node>
<StgValue><ssdm name="man_V_8"/></StgValue>
</operation>

<operation id="286" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader1184.preheader_ifconv:116  %F2 = sub i12 1075, %tmp_364

]]></Node>
<StgValue><ssdm name="F2"/></StgValue>
</operation>

<operation id="287" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader1184.preheader_ifconv:117  %tmp_367 = icmp sgt i12 %F2, 16

]]></Node>
<StgValue><ssdm name="tmp_367"/></StgValue>
</operation>

<operation id="288" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader1184.preheader_ifconv:118  %tmp_368 = add i12 -16, %F2

]]></Node>
<StgValue><ssdm name="tmp_368"/></StgValue>
</operation>

<operation id="289" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader1184.preheader_ifconv:119  %tmp_369 = sub i12 16, %F2

]]></Node>
<StgValue><ssdm name="tmp_369"/></StgValue>
</operation>

<operation id="290" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.preheader1184.preheader_ifconv:120  %sh_amt = select i1 %tmp_367, i12 %tmp_368, i12 %tmp_369

]]></Node>
<StgValue><ssdm name="sh_amt"/></StgValue>
</operation>

<operation id="291" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="12">
<![CDATA[
.preheader1184.preheader_ifconv:121  %sh_amt_cast = sext i12 %sh_amt to i32

]]></Node>
<StgValue><ssdm name="sh_amt_cast"/></StgValue>
</operation>

<operation id="292" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader1184.preheader_ifconv:122  %tmp_370 = icmp eq i12 %F2, 16

]]></Node>
<StgValue><ssdm name="tmp_370"/></StgValue>
</operation>

<operation id="293" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="54">
<![CDATA[
.preheader1184.preheader_ifconv:123  %tmp_1133 = trunc i54 %man_V_8 to i32

]]></Node>
<StgValue><ssdm name="tmp_1133"/></StgValue>
</operation>

<operation id="294" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader1184.preheader_ifconv:124  %tmp_371 = icmp ult i12 %sh_amt, 54

]]></Node>
<StgValue><ssdm name="tmp_371"/></StgValue>
</operation>

<operation id="295" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1184.preheader_ifconv:125  %tmp_1134 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt, i32 5, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_1134"/></StgValue>
</operation>

<operation id="296" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader1184.preheader_ifconv:126  %icmp = icmp eq i7 %tmp_1134, 0

]]></Node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>

<operation id="297" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="54" op_0_bw="32">
<![CDATA[
.preheader1184.preheader_ifconv:127  %tmp_372 = zext i32 %sh_amt_cast to i54

]]></Node>
<StgValue><ssdm name="tmp_372"/></StgValue>
</operation>

<operation id="298" st_id="24" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.preheader1184.preheader_ifconv:128  %tmp_373 = ashr i54 %man_V_8, %tmp_372

]]></Node>
<StgValue><ssdm name="tmp_373"/></StgValue>
</operation>

<operation id="299" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="54">
<![CDATA[
.preheader1184.preheader_ifconv:129  %tmp_1135 = trunc i54 %tmp_373 to i32

]]></Node>
<StgValue><ssdm name="tmp_1135"/></StgValue>
</operation>

<operation id="300" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader1184.preheader_ifconv:130  %p_0154_s = select i1 %isneg, i32 -1, i32 0

]]></Node>
<StgValue><ssdm name="p_0154_s"/></StgValue>
</operation>

<operation id="301" st_id="24" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1184.preheader_ifconv:131  %tmp_374 = shl i32 %tmp_1133, %sh_amt_cast

]]></Node>
<StgValue><ssdm name="tmp_374"/></StgValue>
</operation>

<operation id="302" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1184.preheader_ifconv:132  %sel_tmp71 = xor i1 %tmp_366, true

]]></Node>
<StgValue><ssdm name="sel_tmp71"/></StgValue>
</operation>

<operation id="303" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1184.preheader_ifconv:133  %sel_tmp72 = and i1 %tmp_370, %sel_tmp71

]]></Node>
<StgValue><ssdm name="sel_tmp72"/></StgValue>
</operation>

<operation id="304" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader1184.preheader_ifconv:134  %sel_tmp73 = select i1 %sel_tmp72, i32 %tmp_1133, i32 0

]]></Node>
<StgValue><ssdm name="sel_tmp73"/></StgValue>
</operation>

<operation id="305" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1184.preheader_ifconv:135  %sel_tmp76_demorgan = or i1 %tmp_366, %tmp_370

]]></Node>
<StgValue><ssdm name="sel_tmp76_demorgan"/></StgValue>
</operation>

<operation id="306" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1184.preheader_ifconv:136  %sel_tmp76 = xor i1 %sel_tmp76_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp76"/></StgValue>
</operation>

<operation id="307" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1184.preheader_ifconv:137  %sel_tmp77 = and i1 %tmp_367, %sel_tmp76

]]></Node>
<StgValue><ssdm name="sel_tmp77"/></StgValue>
</operation>

<operation id="308" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1184.preheader_ifconv:138  %sel_tmp78 = xor i1 %tmp_371, true

]]></Node>
<StgValue><ssdm name="sel_tmp78"/></StgValue>
</operation>

<operation id="309" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1184.preheader_ifconv:139  %sel_tmp79 = and i1 %sel_tmp77, %sel_tmp78

]]></Node>
<StgValue><ssdm name="sel_tmp79"/></StgValue>
</operation>

<operation id="310" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader1184.preheader_ifconv:140  %sel_tmp80 = select i1 %sel_tmp79, i32 %p_0154_s, i32 %sel_tmp73

]]></Node>
<StgValue><ssdm name="sel_tmp80"/></StgValue>
</operation>

<operation id="311" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1184.preheader_ifconv:141  %sel_tmp85 = and i1 %sel_tmp77, %tmp_371

]]></Node>
<StgValue><ssdm name="sel_tmp85"/></StgValue>
</operation>

<operation id="312" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader1184.preheader_ifconv:142  %sel_tmp86 = select i1 %sel_tmp85, i32 %tmp_1135, i32 %sel_tmp80

]]></Node>
<StgValue><ssdm name="sel_tmp86"/></StgValue>
</operation>

<operation id="313" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1184.preheader_ifconv:143  %sel_tmp91_demorgan = or i1 %sel_tmp76_demorgan, %tmp_367

]]></Node>
<StgValue><ssdm name="sel_tmp91_demorgan"/></StgValue>
</operation>

<operation id="314" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1184.preheader_ifconv:144  %sel_tmp91 = xor i1 %sel_tmp91_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp91"/></StgValue>
</operation>

<operation id="315" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1184.preheader_ifconv:145  %sel_tmp92 = and i1 %icmp, %sel_tmp91

]]></Node>
<StgValue><ssdm name="sel_tmp92"/></StgValue>
</operation>

<operation id="316" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader1184.preheader_ifconv:146  %cos_t_V = select i1 %sel_tmp92, i32 %tmp_374, i32 %sel_tmp86

]]></Node>
<StgValue><ssdm name="cos_t_V"/></StgValue>
</operation>

<operation id="317" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="12" op_0_bw="11">
<![CDATA[
.preheader1184.preheader_ifconv:154  %tmp_375 = zext i11 %exp_tmp_V_1 to i12

]]></Node>
<StgValue><ssdm name="tmp_375"/></StgValue>
</operation>

<operation id="318" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
.preheader1184.preheader_ifconv:156  %tmp_376 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_1138)

]]></Node>
<StgValue><ssdm name="tmp_376"/></StgValue>
</operation>

<operation id="319" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="54" op_0_bw="53">
<![CDATA[
.preheader1184.preheader_ifconv:157  %p_Result_167 = zext i53 %tmp_376 to i54

]]></Node>
<StgValue><ssdm name="p_Result_167"/></StgValue>
</operation>

<operation id="320" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="767">
<or_exp><and_exp><literal name="isneg_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.preheader1184.preheader_ifconv:158  %man_V_10 = sub i54 0, %p_Result_167

]]></Node>
<StgValue><ssdm name="man_V_10"/></StgValue>
</operation>

<operation id="321" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
.preheader1184.preheader_ifconv:159  %man_V_11 = select i1 %isneg_1, i54 %man_V_10, i54 %p_Result_167

]]></Node>
<StgValue><ssdm name="man_V_11"/></StgValue>
</operation>

<operation id="322" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader1184.preheader_ifconv:161  %F2_1 = sub i12 1075, %tmp_375

]]></Node>
<StgValue><ssdm name="F2_1"/></StgValue>
</operation>

<operation id="323" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader1184.preheader_ifconv:162  %tmp_378 = icmp sgt i12 %F2_1, 16

]]></Node>
<StgValue><ssdm name="tmp_378"/></StgValue>
</operation>

<operation id="324" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader1184.preheader_ifconv:163  %tmp_379 = add i12 -16, %F2_1

]]></Node>
<StgValue><ssdm name="tmp_379"/></StgValue>
</operation>

<operation id="325" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader1184.preheader_ifconv:164  %tmp_384 = sub i12 16, %F2_1

]]></Node>
<StgValue><ssdm name="tmp_384"/></StgValue>
</operation>

<operation id="326" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.preheader1184.preheader_ifconv:165  %sh_amt_1 = select i1 %tmp_378, i12 %tmp_379, i12 %tmp_384

]]></Node>
<StgValue><ssdm name="sh_amt_1"/></StgValue>
</operation>

<operation id="327" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="12">
<![CDATA[
.preheader1184.preheader_ifconv:166  %sh_amt_1_cast = sext i12 %sh_amt_1 to i32

]]></Node>
<StgValue><ssdm name="sh_amt_1_cast"/></StgValue>
</operation>

<operation id="328" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader1184.preheader_ifconv:167  %tmp_386 = icmp eq i12 %F2_1, 16

]]></Node>
<StgValue><ssdm name="tmp_386"/></StgValue>
</operation>

<operation id="329" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="54">
<![CDATA[
.preheader1184.preheader_ifconv:168  %tmp_1139 = trunc i54 %man_V_11 to i32

]]></Node>
<StgValue><ssdm name="tmp_1139"/></StgValue>
</operation>

<operation id="330" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader1184.preheader_ifconv:169  %tmp_387 = icmp ult i12 %sh_amt_1, 54

]]></Node>
<StgValue><ssdm name="tmp_387"/></StgValue>
</operation>

<operation id="331" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1184.preheader_ifconv:170  %tmp_1140 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_1, i32 5, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_1140"/></StgValue>
</operation>

<operation id="332" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader1184.preheader_ifconv:171  %icmp12 = icmp eq i7 %tmp_1140, 0

]]></Node>
<StgValue><ssdm name="icmp12"/></StgValue>
</operation>

<operation id="333" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="54" op_0_bw="32">
<![CDATA[
.preheader1184.preheader_ifconv:172  %tmp_388 = zext i32 %sh_amt_1_cast to i54

]]></Node>
<StgValue><ssdm name="tmp_388"/></StgValue>
</operation>

<operation id="334" st_id="24" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.preheader1184.preheader_ifconv:173  %tmp_389 = ashr i54 %man_V_11, %tmp_388

]]></Node>
<StgValue><ssdm name="tmp_389"/></StgValue>
</operation>

<operation id="335" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="54">
<![CDATA[
.preheader1184.preheader_ifconv:174  %tmp_1141 = trunc i54 %tmp_389 to i32

]]></Node>
<StgValue><ssdm name="tmp_1141"/></StgValue>
</operation>

<operation id="336" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader1184.preheader_ifconv:175  %p_0163_s = select i1 %isneg_1, i32 -1, i32 0

]]></Node>
<StgValue><ssdm name="p_0163_s"/></StgValue>
</operation>

<operation id="337" st_id="24" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1184.preheader_ifconv:176  %tmp_390 = shl i32 %tmp_1139, %sh_amt_1_cast

]]></Node>
<StgValue><ssdm name="tmp_390"/></StgValue>
</operation>

<operation id="338" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1184.preheader_ifconv:177  %sel_tmp95 = xor i1 %tmp_377, true

]]></Node>
<StgValue><ssdm name="sel_tmp95"/></StgValue>
</operation>

<operation id="339" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1184.preheader_ifconv:178  %sel_tmp96 = and i1 %tmp_386, %sel_tmp95

]]></Node>
<StgValue><ssdm name="sel_tmp96"/></StgValue>
</operation>

<operation id="340" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader1184.preheader_ifconv:179  %sel_tmp97 = select i1 %sel_tmp96, i32 %tmp_1139, i32 0

]]></Node>
<StgValue><ssdm name="sel_tmp97"/></StgValue>
</operation>

<operation id="341" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1184.preheader_ifconv:180  %sel_tmp100_demorgan = or i1 %tmp_377, %tmp_386

]]></Node>
<StgValue><ssdm name="sel_tmp100_demorgan"/></StgValue>
</operation>

<operation id="342" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1184.preheader_ifconv:181  %sel_tmp100 = xor i1 %sel_tmp100_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp100"/></StgValue>
</operation>

<operation id="343" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1184.preheader_ifconv:182  %sel_tmp101 = and i1 %tmp_378, %sel_tmp100

]]></Node>
<StgValue><ssdm name="sel_tmp101"/></StgValue>
</operation>

<operation id="344" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1184.preheader_ifconv:183  %sel_tmp102 = xor i1 %tmp_387, true

]]></Node>
<StgValue><ssdm name="sel_tmp102"/></StgValue>
</operation>

<operation id="345" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1184.preheader_ifconv:184  %sel_tmp103 = and i1 %sel_tmp101, %sel_tmp102

]]></Node>
<StgValue><ssdm name="sel_tmp103"/></StgValue>
</operation>

<operation id="346" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader1184.preheader_ifconv:185  %sel_tmp104 = select i1 %sel_tmp103, i32 %p_0163_s, i32 %sel_tmp97

]]></Node>
<StgValue><ssdm name="sel_tmp104"/></StgValue>
</operation>

<operation id="347" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1184.preheader_ifconv:186  %sel_tmp109 = and i1 %sel_tmp101, %tmp_387

]]></Node>
<StgValue><ssdm name="sel_tmp109"/></StgValue>
</operation>

<operation id="348" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader1184.preheader_ifconv:187  %sel_tmp110 = select i1 %sel_tmp109, i32 %tmp_1141, i32 %sel_tmp104

]]></Node>
<StgValue><ssdm name="sel_tmp110"/></StgValue>
</operation>

<operation id="349" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1184.preheader_ifconv:188  %sel_tmp115_demorgan = or i1 %sel_tmp100_demorgan, %tmp_378

]]></Node>
<StgValue><ssdm name="sel_tmp115_demorgan"/></StgValue>
</operation>

<operation id="350" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1184.preheader_ifconv:189  %sel_tmp115 = xor i1 %sel_tmp115_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp115"/></StgValue>
</operation>

<operation id="351" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1184.preheader_ifconv:190  %sel_tmp116 = and i1 %icmp12, %sel_tmp115

]]></Node>
<StgValue><ssdm name="sel_tmp116"/></StgValue>
</operation>

<operation id="352" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader1184.preheader_ifconv:191  %sin_t_V = select i1 %sel_tmp116, i32 %tmp_390, i32 %sel_tmp110

]]></Node>
<StgValue><ssdm name="sin_t_V"/></StgValue>
</operation>

<operation id="353" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="16">
<![CDATA[
.preheader1184.preheader_ifconv:196  %p_Val2_132 = zext i16 %p_Val2_i_i to i32

]]></Node>
<StgValue><ssdm name="p_Val2_132"/></StgValue>
</operation>

<operation id="354" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1184.preheader_ifconv:197  %tmp_i = icmp slt i32 %p_Val2_154, %p_Val2_132

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="355" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader1184.preheader_ifconv:198  %radius = select i1 %tmp_i, i32 %p_Val2_154, i32 %p_Val2_132

]]></Node>
<StgValue><ssdm name="radius"/></StgValue>
</operation>

<operation id="356" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="0">
<![CDATA[
.preheader1184.preheader_ifconv:199  br label %.preheader1182

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="357" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="417">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader1182:0  %indvar_flatten1 = phi i9 [ 0, %.preheader1184.preheader_ifconv ], [ %indvar_flatten_next1, %.preheader1184 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten1"/></StgValue>
</operation>

<operation id="358" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="417">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader1182:1  %i = phi i3 [ 0, %.preheader1184.preheader_ifconv ], [ %tmp_446_mid2_v, %.preheader1184 ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="359" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="417">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.preheader1182:2  %indvar_flatten = phi i7 [ 0, %.preheader1184.preheader_ifconv ], [ %indvar_flatten_next, %.preheader1184 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="360" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="417">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader1182:3  %j = phi i3 [ 0, %.preheader1184.preheader_ifconv ], [ %tmp_455_mid2, %.preheader1184 ]

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="361" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="417">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader1182:4  %k = phi i4 [ 0, %.preheader1184.preheader_ifconv ], [ %k_4, %.preheader1184 ]

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="362" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="417">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader1182:5  %exitcond_flatten1 = icmp eq i9 %indvar_flatten1, -224

]]></Node>
<StgValue><ssdm name="exitcond_flatten1"/></StgValue>
</operation>

<operation id="363" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="417">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader1182:6  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 288, i64 288, i64 288)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="364" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="417">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader1182:7  %indvar_flatten_next1 = add i9 %indvar_flatten1, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next1"/></StgValue>
</operation>

<operation id="365" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="417">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1182:8  br i1 %exitcond_flatten1, label %0, label %.preheader1184

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="366" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="418">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader1184:0  %i_5 = add i3 %i, 1

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="367" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="418">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader1184:1  %exitcond_flatten = icmp eq i7 %indvar_flatten, 48

]]></Node>
<StgValue><ssdm name="exitcond_flatten"/></StgValue>
</operation>

<operation id="368" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="418">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader1184:2  %j_mid = select i1 %exitcond_flatten, i3 0, i3 %j

]]></Node>
<StgValue><ssdm name="j_mid"/></StgValue>
</operation>

<operation id="369" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="418">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader1184:3  %tmp_446_mid2_v = select i1 %exitcond_flatten, i3 %i_5, i3 %i

]]></Node>
<StgValue><ssdm name="tmp_446_mid2_v"/></StgValue>
</operation>

<operation id="370" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="418">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader1184:4  %tmp_203 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp_446_mid2_v, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_203"/></StgValue>
</operation>

<operation id="371" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="418">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="7" op_0_bw="6">
<![CDATA[
.preheader1184:5  %p_shl_cast = zext i6 %tmp_203 to i7

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="372" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="418">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
.preheader1184:6  %tmp_204 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %tmp_446_mid2_v, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_204"/></StgValue>
</operation>

<operation id="373" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="418">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="7" op_0_bw="4">
<![CDATA[
.preheader1184:7  %p_shl1_cast = zext i4 %tmp_204 to i7

]]></Node>
<StgValue><ssdm name="p_shl1_cast"/></StgValue>
</operation>

<operation id="374" st_id="25" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="418">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader1184:8  %tmp_205 = sub i7 %p_shl_cast, %p_shl1_cast

]]></Node>
<StgValue><ssdm name="tmp_205"/></StgValue>
</operation>

<operation id="375" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="418">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1184:9  %not_exitcond_flatten = xor i1 %exitcond_flatten, true

]]></Node>
<StgValue><ssdm name="not_exitcond_flatten"/></StgValue>
</operation>

<operation id="376" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="418">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader1184:10  %exitcond1 = icmp eq i4 %k, -8

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="377" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="418">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1184:11  %exitcond6_mid = and i1 %exitcond1, %not_exitcond_flatten

]]></Node>
<StgValue><ssdm name="exitcond6_mid"/></StgValue>
</operation>

<operation id="378" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="418">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader1184:12  %j_2 = add i3 %j_mid, 1

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="379" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="418">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1184:13  %tmp_206 = or i1 %exitcond6_mid, %exitcond_flatten

]]></Node>
<StgValue><ssdm name="tmp_206"/></StgValue>
</operation>

<operation id="380" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="418">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader1184:14  %k_mid2 = select i1 %tmp_206, i4 0, i4 %k

]]></Node>
<StgValue><ssdm name="k_mid2"/></StgValue>
</operation>

<operation id="381" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="418">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader1184:15  %tmp_455_mid2 = select i1 %exitcond6_mid, i3 %j_2, i3 %j_mid

]]></Node>
<StgValue><ssdm name="tmp_455_mid2"/></StgValue>
</operation>

<operation id="382" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="418">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="7" op_0_bw="3">
<![CDATA[
.preheader1184:16  %tmp_455_mid2_cast = zext i3 %tmp_455_mid2 to i7

]]></Node>
<StgValue><ssdm name="tmp_455_mid2_cast"/></StgValue>
</operation>

<operation id="383" st_id="25" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="418">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader1184:17  %tmp_207 = add i7 %tmp_205, %tmp_455_mid2_cast

]]></Node>
<StgValue><ssdm name="tmp_207"/></StgValue>
</operation>

<operation id="384" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="418">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
.preheader1184:18  %tmp_209_cast = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %tmp_207, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_209_cast"/></StgValue>
</operation>

<operation id="385" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="418">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader1184:19  %tmp_396 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str35)

]]></Node>
<StgValue><ssdm name="tmp_396"/></StgValue>
</operation>

<operation id="386" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="418">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader1184:20  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="387" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="418">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="10" op_0_bw="4">
<![CDATA[
.preheader1184:21  %tmp_445_cast = zext i4 %k_mid2 to i10

]]></Node>
<StgValue><ssdm name="tmp_445_cast"/></StgValue>
</operation>

<operation id="388" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="418">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1184:22  %tmp_210 = add i10 %tmp_209_cast, %tmp_445_cast

]]></Node>
<StgValue><ssdm name="tmp_210"/></StgValue>
</operation>

<operation id="389" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="418">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="64" op_0_bw="10">
<![CDATA[
.preheader1184:23  %tmp_210_cast = zext i10 %tmp_210 to i64

]]></Node>
<StgValue><ssdm name="tmp_210_cast"/></StgValue>
</operation>

<operation id="390" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="418">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1184:24  %hist_V_addr = getelementptr [288 x i32]* %hist_V, i64 0, i64 %tmp_210_cast

]]></Node>
<StgValue><ssdm name="hist_V_addr"/></StgValue>
</operation>

<operation id="391" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="418">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
.preheader1184:25  store i32 0, i32* %hist_V_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="392" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="418">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader1184:26  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str35, i32 %tmp_396)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="393" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="418">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader1184:27  %k_4 = add i4 %k_mid2, 1

]]></Node>
<StgValue><ssdm name="k_4"/></StgValue>
</operation>

<operation id="394" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="418">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader1184:28  %indvar_flatten_op = add i7 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_op"/></StgValue>
</operation>

<operation id="395" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="418">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.preheader1184:29  %indvar_flatten_next = select i1 %exitcond_flatten, i7 1, i7 %indvar_flatten_op

]]></Node>
<StgValue><ssdm name="indvar_flatten_next"/></StgValue>
</operation>

<operation id="396" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="418">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="0">
<![CDATA[
.preheader1184:30  br label %.preheader1182

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="397" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %i_11 = sub nsw i32 0, %radius

]]></Node>
<StgValue><ssdm name="i_11"/></StgValue>
</operation>

<operation id="398" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_393 = add nsw i32 -1, %img_rows_read_1

]]></Node>
<StgValue><ssdm name="tmp_393"/></StgValue>
</operation>

<operation id="399" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_394 = add nsw i32 -1, %img_cols_read_1

]]></Node>
<StgValue><ssdm name="tmp_394"/></StgValue>
</operation>

<operation id="400" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="3" op_0_bw="8">
<![CDATA[
:3  %tmp_1142 = trunc i8 %img_val_V_offset_rea to i3

]]></Node>
<StgValue><ssdm name="tmp_1142"/></StgValue>
</operation>

<operation id="401" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="33" op_0_bw="32">
<![CDATA[
:4  %tmp_395 = sext i32 %angle_V_read to i33

]]></Node>
<StgValue><ssdm name="tmp_395"/></StgValue>
</operation>

<operation id="402" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="403" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="420">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %i_op_assign_4 = phi i32 [ %i_11, %0 ], [ %i_7, %5 ]

]]></Node>
<StgValue><ssdm name="i_op_assign_4"/></StgValue>
</operation>

<operation id="404" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="420">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_397 = icmp sgt i32 %i_op_assign_4, %radius

]]></Node>
<StgValue><ssdm name="tmp_397"/></StgValue>
</operation>

<operation id="405" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="420">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp_397, label %.preheader1180.preheader, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="406" st_id="27" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="422">
<or_exp><and_exp><literal name="tmp_397" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %p_Val2_s = mul i32 %sin_t_V, %i_op_assign_4

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="407" st_id="27" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="422">
<or_exp><and_exp><literal name="tmp_397" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %p_Val2_40 = mul i32 %cos_t_V, %i_op_assign_4

]]></Node>
<StgValue><ssdm name="p_Val2_40"/></StgValue>
</operation>

<operation id="408" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="422">
<or_exp><and_exp><literal name="tmp_397" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %r = add nsw i32 %i_op_assign_4, %y0_read

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="409" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="422">
<or_exp><and_exp><literal name="tmp_397" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_398 = icmp sgt i32 %r, 0

]]></Node>
<StgValue><ssdm name="tmp_398"/></StgValue>
</operation>

<operation id="410" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="422">
<or_exp><and_exp><literal name="tmp_397" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_399 = icmp slt i32 %r, %tmp_393

]]></Node>
<StgValue><ssdm name="tmp_399"/></StgValue>
</operation>

<operation id="411" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="422">
<or_exp><and_exp><literal name="tmp_397" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="10" op_0_bw="32">
<![CDATA[
:5  %tmp_1143 = trunc i32 %r to i10

]]></Node>
<StgValue><ssdm name="tmp_1143"/></StgValue>
</operation>

<operation id="412" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="422">
<or_exp><and_exp><literal name="tmp_397" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="18" op_0_bw="18" op_1_bw="10" op_2_bw="8">
<![CDATA[
:6  %tmp_212_cast = call i18 @_ssdm_op_BitConcatenate.i18.i10.i8(i10 %tmp_1143, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_212_cast"/></StgValue>
</operation>

<operation id="413" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="422">
<or_exp><and_exp><literal name="tmp_397" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="10" op_0_bw="32">
<![CDATA[
:7  %tmp_1144 = trunc i32 %r to i10

]]></Node>
<StgValue><ssdm name="tmp_1144"/></StgValue>
</operation>

<operation id="414" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="422">
<or_exp><and_exp><literal name="tmp_397" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:8  %tmp_1145 = add i10 1, %tmp_1144

]]></Node>
<StgValue><ssdm name="tmp_1145"/></StgValue>
</operation>

<operation id="415" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="422">
<or_exp><and_exp><literal name="tmp_397" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="18" op_0_bw="18" op_1_bw="10" op_2_bw="8">
<![CDATA[
:9  %tmp_214_cast = call i18 @_ssdm_op_BitConcatenate.i18.i10.i8(i10 %tmp_1145, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_214_cast"/></StgValue>
</operation>

<operation id="416" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="422">
<or_exp><and_exp><literal name="tmp_397" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="10" op_0_bw="32">
<![CDATA[
:10  %tmp_1146 = trunc i32 %r to i10

]]></Node>
<StgValue><ssdm name="tmp_1146"/></StgValue>
</operation>

<operation id="417" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="422">
<or_exp><and_exp><literal name="tmp_397" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:11  %tmp_1147 = add i10 -1, %tmp_1146

]]></Node>
<StgValue><ssdm name="tmp_1147"/></StgValue>
</operation>

<operation id="418" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="422">
<or_exp><and_exp><literal name="tmp_397" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="18" op_0_bw="18" op_1_bw="10" op_2_bw="8">
<![CDATA[
:12  %tmp_216_cast = call i18 @_ssdm_op_BitConcatenate.i18.i10.i8(i10 %tmp_1147, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_216_cast"/></StgValue>
</operation>

<operation id="419" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="422">
<or_exp><and_exp><literal name="tmp_397" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="420" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp><literal name="tmp_397" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="0" op_0_bw="0">
<![CDATA[
.preheader1180.preheader:0  br label %.preheader1180

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="421" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %i_op_assign = phi i32 [ %i_11, %2 ], [ %j_5, %._crit_edge ]

]]></Node>
<StgValue><ssdm name="i_op_assign"/></StgValue>
</operation>

<operation id="422" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_402 = icmp sgt i32 %i_op_assign, %radius

]]></Node>
<StgValue><ssdm name="tmp_402"/></StgValue>
</operation>

<operation id="423" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp_402, label %5, label %ap_fixed_base.1.exit1211

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="424" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
ap_fixed_base.1.exit1211:0  %tmp_406 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str36)

]]></Node>
<StgValue><ssdm name="tmp_406"/></StgValue>
</operation>

<operation id="425" st_id="28" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ap_fixed_base.1.exit1211:2  %p_Val2_41 = mul i32 %i_op_assign, %cos_t_V

]]></Node>
<StgValue><ssdm name="p_Val2_41"/></StgValue>
</operation>

<operation id="426" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ap_fixed_base.1.exit1211:3  %p_Val2_42 = sub i32 %p_Val2_41, %p_Val2_s

]]></Node>
<StgValue><ssdm name="p_Val2_42"/></StgValue>
</operation>

<operation id="427" st_id="28" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ap_fixed_base.1.exit1211:4  %p_Val2_43 = mul i32 %i_op_assign, %sin_t_V

]]></Node>
<StgValue><ssdm name="p_Val2_43"/></StgValue>
</operation>

<operation id="428" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ap_fixed_base.1.exit1211:5  %p_Val2_44 = add i32 %p_Val2_43, %p_Val2_40

]]></Node>
<StgValue><ssdm name="p_Val2_44"/></StgValue>
</operation>

<operation id="429" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ap_fixed_base.1.exit1211:8  %c = add nsw i32 %i_op_assign, %x0_read

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="430" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge:0  %empty_208 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str36, i32 %tmp_406)

]]></Node>
<StgValue><ssdm name="empty_208"/></StgValue>
</operation>

<operation id="431" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1  %j_5 = add nsw i32 %i_op_assign, 1

]]></Node>
<StgValue><ssdm name="j_5"/></StgValue>
</operation>

<operation id="432" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:2  br label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="433" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
ap_fixed_base.1.exit1211:1  call void (...)* @_ssdm_op_SpecPipeline(i32 8, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="434" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ap_fixed_base.1.exit1211:6  %p_Val2_45 = add i32 %p_Val2_44, 163840

]]></Node>
<StgValue><ssdm name="p_Val2_45"/></StgValue>
</operation>

<operation id="435" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ap_fixed_base.1.exit1211:7  %p_Val2_46 = add i32 %p_Val2_42, 163840

]]></Node>
<StgValue><ssdm name="p_Val2_46"/></StgValue>
</operation>

<operation id="436" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
ap_fixed_base.1.exit1211:9  %tmp_407 = icmp sgt i32 %p_Val2_45, 0

]]></Node>
<StgValue><ssdm name="tmp_407"/></StgValue>
</operation>

<operation id="437" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
ap_fixed_base.1.exit1211:10  %tmp_408 = icmp slt i32 %p_Val2_45, 327680

]]></Node>
<StgValue><ssdm name="tmp_408"/></StgValue>
</operation>

<operation id="438" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
ap_fixed_base.1.exit1211:11  %tmp_409 = icmp sgt i32 %p_Val2_46, 0

]]></Node>
<StgValue><ssdm name="tmp_409"/></StgValue>
</operation>

<operation id="439" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
ap_fixed_base.1.exit1211:12  %tmp_410 = icmp slt i32 %p_Val2_46, 327680

]]></Node>
<StgValue><ssdm name="tmp_410"/></StgValue>
</operation>

<operation id="440" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ap_fixed_base.1.exit1211:13  %tmp118 = and i1 %tmp_407, %tmp_408

]]></Node>
<StgValue><ssdm name="tmp118"/></StgValue>
</operation>

<operation id="441" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ap_fixed_base.1.exit1211:14  %tmp120 = and i1 %tmp_398, %tmp_410

]]></Node>
<StgValue><ssdm name="tmp120"/></StgValue>
</operation>

<operation id="442" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ap_fixed_base.1.exit1211:15  %tmp119 = and i1 %tmp120, %tmp_409

]]></Node>
<StgValue><ssdm name="tmp119"/></StgValue>
</operation>

<operation id="443" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ap_fixed_base.1.exit1211:16  %or_cond_206 = and i1 %tmp119, %tmp118

]]></Node>
<StgValue><ssdm name="or_cond_206"/></StgValue>
</operation>

<operation id="444" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
ap_fixed_base.1.exit1211:17  br i1 %or_cond_206, label %4, label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="445" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="426">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_411 = icmp sgt i32 %c, 0

]]></Node>
<StgValue><ssdm name="tmp_411"/></StgValue>
</operation>

<operation id="446" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="426">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_412 = icmp slt i32 %c, %tmp_394

]]></Node>
<StgValue><ssdm name="tmp_412"/></StgValue>
</operation>

<operation id="447" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="426">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %tmp121 = and i1 %tmp_411, %tmp_412

]]></Node>
<StgValue><ssdm name="tmp121"/></StgValue>
</operation>

<operation id="448" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="426">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:3  %or_cond3 = and i1 %tmp121, %tmp_399

]]></Node>
<StgValue><ssdm name="or_cond3"/></StgValue>
</operation>

<operation id="449" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="426">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %or_cond3, label %_ifconv, label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="450" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="18" op_0_bw="32">
<![CDATA[
_ifconv:0  %tmp_1152 = trunc i32 %c to i18

]]></Node>
<StgValue><ssdm name="tmp_1152"/></StgValue>
</operation>

<operation id="451" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ifconv:1  %tmp_1153 = add i18 1, %tmp_1152

]]></Node>
<StgValue><ssdm name="tmp_1153"/></StgValue>
</operation>

<operation id="452" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ifconv:2  %tmp_229 = add i18 %tmp_1153, %tmp_212_cast

]]></Node>
<StgValue><ssdm name="tmp_229"/></StgValue>
</operation>

<operation id="453" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="64" op_0_bw="18">
<![CDATA[
_ifconv:3  %tmp_229_cast = sext i18 %tmp_229 to i64

]]></Node>
<StgValue><ssdm name="tmp_229_cast"/></StgValue>
</operation>

<operation id="454" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:4  %img_0_val_V_addr = getelementptr [65536 x i32]* %img_0_val_V, i64 0, i64 %tmp_229_cast

]]></Node>
<StgValue><ssdm name="img_0_val_V_addr"/></StgValue>
</operation>

<operation id="455" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="16" op_0_bw="26" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:5  %img_1_val_V_addr = getelementptr [65536 x i26]* %img_1_val_V, i64 0, i64 %tmp_229_cast

]]></Node>
<StgValue><ssdm name="img_1_val_V_addr"/></StgValue>
</operation>

<operation id="456" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="16" op_0_bw="26" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:6  %img_2_val_V_addr = getelementptr [65536 x i26]* %img_2_val_V, i64 0, i64 %tmp_229_cast

]]></Node>
<StgValue><ssdm name="img_2_val_V_addr"/></StgValue>
</operation>

<operation id="457" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="16" op_0_bw="26" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:7  %img_3_val_V_addr = getelementptr [65536 x i26]* %img_3_val_V, i64 0, i64 %tmp_229_cast

]]></Node>
<StgValue><ssdm name="img_3_val_V_addr"/></StgValue>
</operation>

<operation id="458" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="16" op_0_bw="26" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:8  %img_4_val_V_addr = getelementptr [65536 x i26]* %img_4_val_V, i64 0, i64 %tmp_229_cast

]]></Node>
<StgValue><ssdm name="img_4_val_V_addr"/></StgValue>
</operation>

<operation id="459" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="16" op_0_bw="26" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:9  %img_5_val_V_addr = getelementptr [65536 x i26]* %img_5_val_V, i64 0, i64 %tmp_229_cast

]]></Node>
<StgValue><ssdm name="img_5_val_V_addr"/></StgValue>
</operation>

<operation id="460" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="18" op_0_bw="32">
<![CDATA[
_ifconv:10  %tmp_1154 = trunc i32 %c to i18

]]></Node>
<StgValue><ssdm name="tmp_1154"/></StgValue>
</operation>

<operation id="461" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ifconv:11  %tmp_1155 = add i18 -1, %tmp_1154

]]></Node>
<StgValue><ssdm name="tmp_1155"/></StgValue>
</operation>

<operation id="462" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ifconv:12  %tmp_230 = add i18 %tmp_1155, %tmp_212_cast

]]></Node>
<StgValue><ssdm name="tmp_230"/></StgValue>
</operation>

<operation id="463" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="64" op_0_bw="18">
<![CDATA[
_ifconv:13  %tmp_230_cast = sext i18 %tmp_230 to i64

]]></Node>
<StgValue><ssdm name="tmp_230_cast"/></StgValue>
</operation>

<operation id="464" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:14  %img_0_val_V_addr_1 = getelementptr [65536 x i32]* %img_0_val_V, i64 0, i64 %tmp_230_cast

]]></Node>
<StgValue><ssdm name="img_0_val_V_addr_1"/></StgValue>
</operation>

<operation id="465" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="16" op_0_bw="26" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:15  %img_1_val_V_addr_1 = getelementptr [65536 x i26]* %img_1_val_V, i64 0, i64 %tmp_230_cast

]]></Node>
<StgValue><ssdm name="img_1_val_V_addr_1"/></StgValue>
</operation>

<operation id="466" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="16" op_0_bw="26" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:16  %img_2_val_V_addr_1 = getelementptr [65536 x i26]* %img_2_val_V, i64 0, i64 %tmp_230_cast

]]></Node>
<StgValue><ssdm name="img_2_val_V_addr_1"/></StgValue>
</operation>

<operation id="467" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="16" op_0_bw="26" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:17  %img_3_val_V_addr_1 = getelementptr [65536 x i26]* %img_3_val_V, i64 0, i64 %tmp_230_cast

]]></Node>
<StgValue><ssdm name="img_3_val_V_addr_1"/></StgValue>
</operation>

<operation id="468" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="16" op_0_bw="26" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:18  %img_4_val_V_addr_1 = getelementptr [65536 x i26]* %img_4_val_V, i64 0, i64 %tmp_230_cast

]]></Node>
<StgValue><ssdm name="img_4_val_V_addr_1"/></StgValue>
</operation>

<operation id="469" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="16" op_0_bw="26" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:19  %img_5_val_V_addr_1 = getelementptr [65536 x i26]* %img_5_val_V, i64 0, i64 %tmp_230_cast

]]></Node>
<StgValue><ssdm name="img_5_val_V_addr_1"/></StgValue>
</operation>

<operation id="470" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="16">
<![CDATA[
_ifconv:20  %img_0_val_V_load = load i32* %img_0_val_V_addr, align 4

]]></Node>
<StgValue><ssdm name="img_0_val_V_load"/></StgValue>
</operation>

<operation id="471" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="26" op_0_bw="16">
<![CDATA[
_ifconv:21  %img_1_val_V_load = load i26* %img_1_val_V_addr, align 4

]]></Node>
<StgValue><ssdm name="img_1_val_V_load"/></StgValue>
</operation>

<operation id="472" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="26" op_0_bw="16">
<![CDATA[
_ifconv:23  %img_2_val_V_load = load i26* %img_2_val_V_addr, align 4

]]></Node>
<StgValue><ssdm name="img_2_val_V_load"/></StgValue>
</operation>

<operation id="473" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="26" op_0_bw="16">
<![CDATA[
_ifconv:25  %img_3_val_V_load = load i26* %img_3_val_V_addr, align 4

]]></Node>
<StgValue><ssdm name="img_3_val_V_load"/></StgValue>
</operation>

<operation id="474" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="26" op_0_bw="16">
<![CDATA[
_ifconv:27  %img_4_val_V_load = load i26* %img_4_val_V_addr, align 4

]]></Node>
<StgValue><ssdm name="img_4_val_V_load"/></StgValue>
</operation>

<operation id="475" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="26" op_0_bw="16">
<![CDATA[
_ifconv:29  %img_5_val_V_load = load i26* %img_5_val_V_addr, align 4

]]></Node>
<StgValue><ssdm name="img_5_val_V_load"/></StgValue>
</operation>

<operation id="476" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="16">
<![CDATA[
_ifconv:32  %img_0_val_V_load_1 = load i32* %img_0_val_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="img_0_val_V_load_1"/></StgValue>
</operation>

<operation id="477" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="26" op_0_bw="16">
<![CDATA[
_ifconv:33  %img_1_val_V_load_1 = load i26* %img_1_val_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="img_1_val_V_load_1"/></StgValue>
</operation>

<operation id="478" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="26" op_0_bw="16">
<![CDATA[
_ifconv:35  %img_2_val_V_load_1 = load i26* %img_2_val_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="img_2_val_V_load_1"/></StgValue>
</operation>

<operation id="479" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="26" op_0_bw="16">
<![CDATA[
_ifconv:37  %img_3_val_V_load_1 = load i26* %img_3_val_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="img_3_val_V_load_1"/></StgValue>
</operation>

<operation id="480" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="26" op_0_bw="16">
<![CDATA[
_ifconv:39  %img_4_val_V_load_1 = load i26* %img_4_val_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="img_4_val_V_load_1"/></StgValue>
</operation>

<operation id="481" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="26" op_0_bw="16">
<![CDATA[
_ifconv:41  %img_5_val_V_load_1 = load i26* %img_5_val_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="img_5_val_V_load_1"/></StgValue>
</operation>

<operation id="482" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="18" op_0_bw="32">
<![CDATA[
_ifconv:45  %tmp_1156 = trunc i32 %c to i18

]]></Node>
<StgValue><ssdm name="tmp_1156"/></StgValue>
</operation>

<operation id="483" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:181  %OP1_V_10 = sext i32 %p_Val2_42 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_10"/></StgValue>
</operation>

<operation id="484" st_id="29" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:182  %p_Val2_58 = mul nsw i64 %OP1_V_10, %OP1_V_10

]]></Node>
<StgValue><ssdm name="p_Val2_58"/></StgValue>
</operation>

<operation id="485" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:183  %OP1_V_11 = sext i32 %p_Val2_44 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_11"/></StgValue>
</operation>

<operation id="486" st_id="29" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:184  %p_Val2_59 = mul nsw i64 %OP1_V_11, %OP1_V_11

]]></Node>
<StgValue><ssdm name="p_Val2_59"/></StgValue>
</operation>

<operation id="487" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="65" op_0_bw="64">
<![CDATA[
_ifconv:185  %tmp_440 = sext i64 %p_Val2_58 to i65

]]></Node>
<StgValue><ssdm name="tmp_440"/></StgValue>
</operation>

<operation id="488" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="65" op_0_bw="64">
<![CDATA[
_ifconv:186  %tmp_441 = sext i64 %p_Val2_59 to i65

]]></Node>
<StgValue><ssdm name="tmp_441"/></StgValue>
</operation>

<operation id="489" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
_ifconv:187  %r_V = add nsw i65 %tmp_440, %tmp_441

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="490" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="16">
<![CDATA[
_ifconv:20  %img_0_val_V_load = load i32* %img_0_val_V_addr, align 4

]]></Node>
<StgValue><ssdm name="img_0_val_V_load"/></StgValue>
</operation>

<operation id="491" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="26" op_0_bw="16">
<![CDATA[
_ifconv:21  %img_1_val_V_load = load i26* %img_1_val_V_addr, align 4

]]></Node>
<StgValue><ssdm name="img_1_val_V_load"/></StgValue>
</operation>

<operation id="492" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="26">
<![CDATA[
_ifconv:22  %extLd = sext i26 %img_1_val_V_load to i32

]]></Node>
<StgValue><ssdm name="extLd"/></StgValue>
</operation>

<operation id="493" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="26" op_0_bw="16">
<![CDATA[
_ifconv:23  %img_2_val_V_load = load i26* %img_2_val_V_addr, align 4

]]></Node>
<StgValue><ssdm name="img_2_val_V_load"/></StgValue>
</operation>

<operation id="494" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="26">
<![CDATA[
_ifconv:24  %extLd1 = sext i26 %img_2_val_V_load to i32

]]></Node>
<StgValue><ssdm name="extLd1"/></StgValue>
</operation>

<operation id="495" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="26" op_0_bw="16">
<![CDATA[
_ifconv:25  %img_3_val_V_load = load i26* %img_3_val_V_addr, align 4

]]></Node>
<StgValue><ssdm name="img_3_val_V_load"/></StgValue>
</operation>

<operation id="496" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="26">
<![CDATA[
_ifconv:26  %extLd2 = sext i26 %img_3_val_V_load to i32

]]></Node>
<StgValue><ssdm name="extLd2"/></StgValue>
</operation>

<operation id="497" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="26" op_0_bw="16">
<![CDATA[
_ifconv:27  %img_4_val_V_load = load i26* %img_4_val_V_addr, align 4

]]></Node>
<StgValue><ssdm name="img_4_val_V_load"/></StgValue>
</operation>

<operation id="498" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="26">
<![CDATA[
_ifconv:28  %extLd3 = sext i26 %img_4_val_V_load to i32

]]></Node>
<StgValue><ssdm name="extLd3"/></StgValue>
</operation>

<operation id="499" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="26" op_0_bw="16">
<![CDATA[
_ifconv:29  %img_5_val_V_load = load i26* %img_5_val_V_addr, align 4

]]></Node>
<StgValue><ssdm name="img_5_val_V_load"/></StgValue>
</operation>

<operation id="500" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="26">
<![CDATA[
_ifconv:30  %extLd4 = sext i26 %img_5_val_V_load to i32

]]></Node>
<StgValue><ssdm name="extLd4"/></StgValue>
</operation>

<operation id="501" st_id="30" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="3">
<![CDATA[
_ifconv:31  %p_Val2_56 = call i32 @_ssdm_op_Mux.ap_auto.6i32.i3(i32 %img_0_val_V_load, i32 %extLd, i32 %extLd1, i32 %extLd2, i32 %extLd3, i32 %extLd4, i3 %tmp_1142)

]]></Node>
<StgValue><ssdm name="p_Val2_56"/></StgValue>
</operation>

<operation id="502" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="16">
<![CDATA[
_ifconv:32  %img_0_val_V_load_1 = load i32* %img_0_val_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="img_0_val_V_load_1"/></StgValue>
</operation>

<operation id="503" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="26" op_0_bw="16">
<![CDATA[
_ifconv:33  %img_1_val_V_load_1 = load i26* %img_1_val_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="img_1_val_V_load_1"/></StgValue>
</operation>

<operation id="504" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="26">
<![CDATA[
_ifconv:34  %extLd5 = sext i26 %img_1_val_V_load_1 to i32

]]></Node>
<StgValue><ssdm name="extLd5"/></StgValue>
</operation>

<operation id="505" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="26" op_0_bw="16">
<![CDATA[
_ifconv:35  %img_2_val_V_load_1 = load i26* %img_2_val_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="img_2_val_V_load_1"/></StgValue>
</operation>

<operation id="506" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="26">
<![CDATA[
_ifconv:36  %extLd6 = sext i26 %img_2_val_V_load_1 to i32

]]></Node>
<StgValue><ssdm name="extLd6"/></StgValue>
</operation>

<operation id="507" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="26" op_0_bw="16">
<![CDATA[
_ifconv:37  %img_3_val_V_load_1 = load i26* %img_3_val_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="img_3_val_V_load_1"/></StgValue>
</operation>

<operation id="508" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="26">
<![CDATA[
_ifconv:38  %extLd7 = sext i26 %img_3_val_V_load_1 to i32

]]></Node>
<StgValue><ssdm name="extLd7"/></StgValue>
</operation>

<operation id="509" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="26" op_0_bw="16">
<![CDATA[
_ifconv:39  %img_4_val_V_load_1 = load i26* %img_4_val_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="img_4_val_V_load_1"/></StgValue>
</operation>

<operation id="510" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="26">
<![CDATA[
_ifconv:40  %extLd8 = sext i26 %img_4_val_V_load_1 to i32

]]></Node>
<StgValue><ssdm name="extLd8"/></StgValue>
</operation>

<operation id="511" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="26" op_0_bw="16">
<![CDATA[
_ifconv:41  %img_5_val_V_load_1 = load i26* %img_5_val_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="img_5_val_V_load_1"/></StgValue>
</operation>

<operation id="512" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="26">
<![CDATA[
_ifconv:42  %extLd9 = sext i26 %img_5_val_V_load_1 to i32

]]></Node>
<StgValue><ssdm name="extLd9"/></StgValue>
</operation>

<operation id="513" st_id="30" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="3">
<![CDATA[
_ifconv:43  %p_Val2_61 = call i32 @_ssdm_op_Mux.ap_auto.6i32.i3(i32 %img_0_val_V_load_1, i32 %extLd5, i32 %extLd6, i32 %extLd7, i32 %extLd8, i32 %extLd9, i3 %tmp_1142)

]]></Node>
<StgValue><ssdm name="p_Val2_61"/></StgValue>
</operation>

<operation id="514" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:44  %p_Val2_49 = sub i32 %p_Val2_56, %p_Val2_61

]]></Node>
<StgValue><ssdm name="p_Val2_49"/></StgValue>
</operation>

<operation id="515" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ifconv:46  %tmp_231 = add i18 %tmp_1156, %tmp_214_cast

]]></Node>
<StgValue><ssdm name="tmp_231"/></StgValue>
</operation>

<operation id="516" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="64" op_0_bw="18">
<![CDATA[
_ifconv:47  %tmp_231_cast = sext i18 %tmp_231 to i64

]]></Node>
<StgValue><ssdm name="tmp_231_cast"/></StgValue>
</operation>

<operation id="517" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:48  %img_0_val_V_addr_2 = getelementptr [65536 x i32]* %img_0_val_V, i64 0, i64 %tmp_231_cast

]]></Node>
<StgValue><ssdm name="img_0_val_V_addr_2"/></StgValue>
</operation>

<operation id="518" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ifconv:49  %tmp_232 = add i18 %tmp_1156, %tmp_216_cast

]]></Node>
<StgValue><ssdm name="tmp_232"/></StgValue>
</operation>

<operation id="519" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="64" op_0_bw="18">
<![CDATA[
_ifconv:50  %tmp_232_cast = sext i18 %tmp_232 to i64

]]></Node>
<StgValue><ssdm name="tmp_232_cast"/></StgValue>
</operation>

<operation id="520" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:51  %img_0_val_V_addr_3 = getelementptr [65536 x i32]* %img_0_val_V, i64 0, i64 %tmp_232_cast

]]></Node>
<StgValue><ssdm name="img_0_val_V_addr_3"/></StgValue>
</operation>

<operation id="521" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="16" op_0_bw="26" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:52  %img_1_val_V_addr_2 = getelementptr [65536 x i26]* %img_1_val_V, i64 0, i64 %tmp_231_cast

]]></Node>
<StgValue><ssdm name="img_1_val_V_addr_2"/></StgValue>
</operation>

<operation id="522" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="16" op_0_bw="26" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:53  %img_1_val_V_addr_3 = getelementptr [65536 x i26]* %img_1_val_V, i64 0, i64 %tmp_232_cast

]]></Node>
<StgValue><ssdm name="img_1_val_V_addr_3"/></StgValue>
</operation>

<operation id="523" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="16" op_0_bw="26" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:54  %img_2_val_V_addr_2 = getelementptr [65536 x i26]* %img_2_val_V, i64 0, i64 %tmp_231_cast

]]></Node>
<StgValue><ssdm name="img_2_val_V_addr_2"/></StgValue>
</operation>

<operation id="524" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="16" op_0_bw="26" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:55  %img_2_val_V_addr_3 = getelementptr [65536 x i26]* %img_2_val_V, i64 0, i64 %tmp_232_cast

]]></Node>
<StgValue><ssdm name="img_2_val_V_addr_3"/></StgValue>
</operation>

<operation id="525" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="16" op_0_bw="26" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:56  %img_3_val_V_addr_2 = getelementptr [65536 x i26]* %img_3_val_V, i64 0, i64 %tmp_231_cast

]]></Node>
<StgValue><ssdm name="img_3_val_V_addr_2"/></StgValue>
</operation>

<operation id="526" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="16" op_0_bw="26" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:57  %img_3_val_V_addr_3 = getelementptr [65536 x i26]* %img_3_val_V, i64 0, i64 %tmp_232_cast

]]></Node>
<StgValue><ssdm name="img_3_val_V_addr_3"/></StgValue>
</operation>

<operation id="527" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="16" op_0_bw="26" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:58  %img_4_val_V_addr_2 = getelementptr [65536 x i26]* %img_4_val_V, i64 0, i64 %tmp_231_cast

]]></Node>
<StgValue><ssdm name="img_4_val_V_addr_2"/></StgValue>
</operation>

<operation id="528" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="16" op_0_bw="26" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:59  %img_4_val_V_addr_3 = getelementptr [65536 x i26]* %img_4_val_V, i64 0, i64 %tmp_232_cast

]]></Node>
<StgValue><ssdm name="img_4_val_V_addr_3"/></StgValue>
</operation>

<operation id="529" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="16" op_0_bw="26" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:60  %img_5_val_V_addr_2 = getelementptr [65536 x i26]* %img_5_val_V, i64 0, i64 %tmp_231_cast

]]></Node>
<StgValue><ssdm name="img_5_val_V_addr_2"/></StgValue>
</operation>

<operation id="530" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="16" op_0_bw="26" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:61  %img_5_val_V_addr_3 = getelementptr [65536 x i26]* %img_5_val_V, i64 0, i64 %tmp_232_cast

]]></Node>
<StgValue><ssdm name="img_5_val_V_addr_3"/></StgValue>
</operation>

<operation id="531" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="16">
<![CDATA[
_ifconv:62  %img_0_val_V_load_2 = load i32* %img_0_val_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="img_0_val_V_load_2"/></StgValue>
</operation>

<operation id="532" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="26" op_0_bw="16">
<![CDATA[
_ifconv:63  %img_1_val_V_load_2 = load i26* %img_1_val_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="img_1_val_V_load_2"/></StgValue>
</operation>

<operation id="533" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="26" op_0_bw="16">
<![CDATA[
_ifconv:65  %img_2_val_V_load_2 = load i26* %img_2_val_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="img_2_val_V_load_2"/></StgValue>
</operation>

<operation id="534" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="26" op_0_bw="16">
<![CDATA[
_ifconv:67  %img_3_val_V_load_2 = load i26* %img_3_val_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="img_3_val_V_load_2"/></StgValue>
</operation>

<operation id="535" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="26" op_0_bw="16">
<![CDATA[
_ifconv:69  %img_4_val_V_load_2 = load i26* %img_4_val_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="img_4_val_V_load_2"/></StgValue>
</operation>

<operation id="536" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="26" op_0_bw="16">
<![CDATA[
_ifconv:71  %img_5_val_V_load_2 = load i26* %img_5_val_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="img_5_val_V_load_2"/></StgValue>
</operation>

<operation id="537" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="16">
<![CDATA[
_ifconv:74  %img_0_val_V_load_3 = load i32* %img_0_val_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name="img_0_val_V_load_3"/></StgValue>
</operation>

<operation id="538" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="26" op_0_bw="16">
<![CDATA[
_ifconv:75  %img_1_val_V_load_3 = load i26* %img_1_val_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name="img_1_val_V_load_3"/></StgValue>
</operation>

<operation id="539" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="26" op_0_bw="16">
<![CDATA[
_ifconv:77  %img_2_val_V_load_3 = load i26* %img_2_val_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name="img_2_val_V_load_3"/></StgValue>
</operation>

<operation id="540" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="26" op_0_bw="16">
<![CDATA[
_ifconv:79  %img_3_val_V_load_3 = load i26* %img_3_val_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name="img_3_val_V_load_3"/></StgValue>
</operation>

<operation id="541" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="26" op_0_bw="16">
<![CDATA[
_ifconv:81  %img_4_val_V_load_3 = load i26* %img_4_val_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name="img_4_val_V_load_3"/></StgValue>
</operation>

<operation id="542" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="26" op_0_bw="16">
<![CDATA[
_ifconv:83  %img_5_val_V_load_3 = load i26* %img_5_val_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name="img_5_val_V_load_3"/></StgValue>
</operation>

<operation id="543" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:113  %tmp_422 = icmp eq i32 %p_Val2_56, %p_Val2_61

]]></Node>
<StgValue><ssdm name="tmp_422"/></StgValue>
</operation>

<operation id="544" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:114  %is_neg_5 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_49, i32 31)

]]></Node>
<StgValue><ssdm name="is_neg_5"/></StgValue>
</operation>

<operation id="545" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="77" op_0_bw="65">
<![CDATA[
_ifconv:188  %OP1_V_16_cast = sext i65 %r_V to i77

]]></Node>
<StgValue><ssdm name="OP1_V_16_cast"/></StgValue>
</operation>

<operation id="546" st_id="30" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="77" op_0_bw="77" op_1_bw="77">
<![CDATA[
_ifconv:189  %p_Val2_60 = mul i77 -8192, %OP1_V_16_cast

]]></Node>
<StgValue><ssdm name="p_Val2_60"/></StgValue>
</operation>

<operation id="547" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="1" op_0_bw="1" op_1_bw="77" op_2_bw="32">
<![CDATA[
_ifconv:191  %is_neg_6 = call i1 @_ssdm_op_BitSelect.i1.i77.i32(i77 %p_Val2_60, i32 76)

]]></Node>
<StgValue><ssdm name="is_neg_6"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="548" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="16">
<![CDATA[
_ifconv:62  %img_0_val_V_load_2 = load i32* %img_0_val_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="img_0_val_V_load_2"/></StgValue>
</operation>

<operation id="549" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="26" op_0_bw="16">
<![CDATA[
_ifconv:63  %img_1_val_V_load_2 = load i26* %img_1_val_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="img_1_val_V_load_2"/></StgValue>
</operation>

<operation id="550" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="26">
<![CDATA[
_ifconv:64  %extLd10 = sext i26 %img_1_val_V_load_2 to i32

]]></Node>
<StgValue><ssdm name="extLd10"/></StgValue>
</operation>

<operation id="551" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="26" op_0_bw="16">
<![CDATA[
_ifconv:65  %img_2_val_V_load_2 = load i26* %img_2_val_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="img_2_val_V_load_2"/></StgValue>
</operation>

<operation id="552" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="26">
<![CDATA[
_ifconv:66  %extLd11 = sext i26 %img_2_val_V_load_2 to i32

]]></Node>
<StgValue><ssdm name="extLd11"/></StgValue>
</operation>

<operation id="553" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="26" op_0_bw="16">
<![CDATA[
_ifconv:67  %img_3_val_V_load_2 = load i26* %img_3_val_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="img_3_val_V_load_2"/></StgValue>
</operation>

<operation id="554" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="26">
<![CDATA[
_ifconv:68  %extLd12 = sext i26 %img_3_val_V_load_2 to i32

]]></Node>
<StgValue><ssdm name="extLd12"/></StgValue>
</operation>

<operation id="555" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="26" op_0_bw="16">
<![CDATA[
_ifconv:69  %img_4_val_V_load_2 = load i26* %img_4_val_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="img_4_val_V_load_2"/></StgValue>
</operation>

<operation id="556" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="26">
<![CDATA[
_ifconv:70  %extLd13 = sext i26 %img_4_val_V_load_2 to i32

]]></Node>
<StgValue><ssdm name="extLd13"/></StgValue>
</operation>

<operation id="557" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="26" op_0_bw="16">
<![CDATA[
_ifconv:71  %img_5_val_V_load_2 = load i26* %img_5_val_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="img_5_val_V_load_2"/></StgValue>
</operation>

<operation id="558" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="26">
<![CDATA[
_ifconv:72  %extLd14 = sext i26 %img_5_val_V_load_2 to i32

]]></Node>
<StgValue><ssdm name="extLd14"/></StgValue>
</operation>

<operation id="559" st_id="31" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="3">
<![CDATA[
_ifconv:73  %p_Val2_98 = call i32 @_ssdm_op_Mux.ap_auto.6i32.i3(i32 %img_0_val_V_load_2, i32 %extLd10, i32 %extLd11, i32 %extLd12, i32 %extLd13, i32 %extLd14, i3 %tmp_1142)

]]></Node>
<StgValue><ssdm name="p_Val2_98"/></StgValue>
</operation>

<operation id="560" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="16">
<![CDATA[
_ifconv:74  %img_0_val_V_load_3 = load i32* %img_0_val_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name="img_0_val_V_load_3"/></StgValue>
</operation>

<operation id="561" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="26" op_0_bw="16">
<![CDATA[
_ifconv:75  %img_1_val_V_load_3 = load i26* %img_1_val_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name="img_1_val_V_load_3"/></StgValue>
</operation>

<operation id="562" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="26">
<![CDATA[
_ifconv:76  %extLd15 = sext i26 %img_1_val_V_load_3 to i32

]]></Node>
<StgValue><ssdm name="extLd15"/></StgValue>
</operation>

<operation id="563" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="26" op_0_bw="16">
<![CDATA[
_ifconv:77  %img_2_val_V_load_3 = load i26* %img_2_val_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name="img_2_val_V_load_3"/></StgValue>
</operation>

<operation id="564" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="26">
<![CDATA[
_ifconv:78  %extLd16 = sext i26 %img_2_val_V_load_3 to i32

]]></Node>
<StgValue><ssdm name="extLd16"/></StgValue>
</operation>

<operation id="565" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="26" op_0_bw="16">
<![CDATA[
_ifconv:79  %img_3_val_V_load_3 = load i26* %img_3_val_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name="img_3_val_V_load_3"/></StgValue>
</operation>

<operation id="566" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="26">
<![CDATA[
_ifconv:80  %extLd17 = sext i26 %img_3_val_V_load_3 to i32

]]></Node>
<StgValue><ssdm name="extLd17"/></StgValue>
</operation>

<operation id="567" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="26" op_0_bw="16">
<![CDATA[
_ifconv:81  %img_4_val_V_load_3 = load i26* %img_4_val_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name="img_4_val_V_load_3"/></StgValue>
</operation>

<operation id="568" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="26">
<![CDATA[
_ifconv:82  %extLd18 = sext i26 %img_4_val_V_load_3 to i32

]]></Node>
<StgValue><ssdm name="extLd18"/></StgValue>
</operation>

<operation id="569" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="26" op_0_bw="16">
<![CDATA[
_ifconv:83  %img_5_val_V_load_3 = load i26* %img_5_val_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name="img_5_val_V_load_3"/></StgValue>
</operation>

<operation id="570" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="26">
<![CDATA[
_ifconv:84  %extLd19 = sext i26 %img_5_val_V_load_3 to i32

]]></Node>
<StgValue><ssdm name="extLd19"/></StgValue>
</operation>

<operation id="571" st_id="31" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="3">
<![CDATA[
_ifconv:85  %p_Val2_99 = call i32 @_ssdm_op_Mux.ap_auto.6i32.i3(i32 %img_0_val_V_load_3, i32 %extLd15, i32 %extLd16, i32 %extLd17, i32 %extLd18, i32 %extLd19, i3 %tmp_1142)

]]></Node>
<StgValue><ssdm name="p_Val2_99"/></StgValue>
</operation>

<operation id="572" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:86  %p_Val2_52 = sub i32 %p_Val2_98, %p_Val2_99

]]></Node>
<StgValue><ssdm name="p_Val2_52"/></StgValue>
</operation>

<operation id="573" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="48" op_0_bw="32">
<![CDATA[
_ifconv:87  %tmp_6 = sext i32 %p_Val2_49 to i48

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="574" st_id="31" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ifconv:89  %tmp_520_cast = mul i48 %tmp_6, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_520_cast"/></StgValue>
</operation>

<operation id="575" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:94  %tmp_416 = icmp eq i32 %p_Val2_98, %p_Val2_99

]]></Node>
<StgValue><ssdm name="tmp_416"/></StgValue>
</operation>

<operation id="576" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:95  %is_neg_4 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_52, i32 31)

]]></Node>
<StgValue><ssdm name="is_neg_4"/></StgValue>
</operation>

<operation id="577" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="787">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
<literal name="is_neg_5" val="1"/>
<literal name="tmp_422" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:115  %tmp_423 = sub nsw i32 0, %p_Val2_49

]]></Node>
<StgValue><ssdm name="tmp_423"/></StgValue>
</operation>

<operation id="578" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="786">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
<literal name="tmp_422" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:116  %p_Val2_156 = select i1 %is_neg_5, i32 %tmp_423, i32 %p_Val2_49

]]></Node>
<StgValue><ssdm name="p_Val2_156"/></StgValue>
</operation>

<operation id="579" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="785">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
<literal name="tmp_422" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:117  %p_Result_170 = call i32 @_ssdm_op_PartSelect.i32.i32.i32.i32(i32 %p_Val2_156, i32 31, i32 0)

]]></Node>
<StgValue><ssdm name="p_Result_170"/></StgValue>
</operation>

<operation id="580" st_id="31" stage="1" lat="1">
<core>CTTZ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="784">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
<literal name="tmp_422" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
_ifconv:118  %num_zeros_5 = call i32 @llvm.cttz.i32(i32 %p_Result_170, i1 true) nounwind

]]></Node>
<StgValue><ssdm name="num_zeros_5"/></StgValue>
</operation>

<operation id="581" st_id="31" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="783">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
<literal name="tmp_422" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:119  %tmp32_V_35 = shl i32 %p_Val2_156, %num_zeros_5

]]></Node>
<StgValue><ssdm name="tmp32_V_35"/></StgValue>
</operation>

<operation id="582" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="778">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
<literal name="tmp_422" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="8" op_0_bw="32">
<![CDATA[
_ifconv:124  %tmp_1160 = trunc i32 %num_zeros_5 to i8

]]></Node>
<StgValue><ssdm name="tmp_1160"/></StgValue>
</operation>

<operation id="583" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="1" op_0_bw="77" op_1_bw="77">
<![CDATA[
_ifconv:190  %tmp_442 = icmp eq i77 %p_Val2_60, 0

]]></Node>
<StgValue><ssdm name="tmp_442"/></StgValue>
</operation>

<operation id="584" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="769">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
<literal name="is_neg_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="77" op_0_bw="77" op_1_bw="77">
<![CDATA[
_ifconv:192  %tmp_443 = sub i77 0, %p_Val2_60

]]></Node>
<StgValue><ssdm name="tmp_443"/></StgValue>
</operation>

<operation id="585" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="77" op_0_bw="1" op_1_bw="77" op_2_bw="77">
<![CDATA[
_ifconv:193  %p_Val2_139 = select i1 %is_neg_6, i77 %tmp_443, i77 %p_Val2_60

]]></Node>
<StgValue><ssdm name="p_Val2_139"/></StgValue>
</operation>

<operation id="586" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="44" op_0_bw="44" op_1_bw="77" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:195  %tmp_380 = call i44 @_ssdm_op_PartSelect.i44.i77.i32.i32(i77 %p_Val2_139, i32 33, i32 76)

]]></Node>
<StgValue><ssdm name="tmp_380"/></StgValue>
</operation>

<operation id="587" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="64" op_0_bw="44">
<![CDATA[
_ifconv:196  %p_Result_32 = zext i44 %tmp_380 to i64

]]></Node>
<StgValue><ssdm name="p_Result_32"/></StgValue>
</operation>

<operation id="588" st_id="31" stage="1" lat="1">
<core>CTLZ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1">
<![CDATA[
_ifconv:197  %tmp_444 = call i64 @llvm.ctlz.i64(i64 %p_Result_32, i1 true) nounwind

]]></Node>
<StgValue><ssdm name="tmp_444"/></StgValue>
</operation>

<operation id="589" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="32" op_0_bw="64">
<![CDATA[
_ifconv:198  %tmp_1169 = trunc i64 %tmp_444 to i32

]]></Node>
<StgValue><ssdm name="tmp_1169"/></StgValue>
</operation>

<operation id="590" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="1" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ifconv:199  %tmp_445 = icmp eq i44 %tmp_380, 0

]]></Node>
<StgValue><ssdm name="tmp_445"/></StgValue>
</operation>

<operation id="591" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="33" op_0_bw="33" op_1_bw="77" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:200  %p_Result_33 = call i33 @_ssdm_op_PartSelect.i33.i77.i32.i32(i77 %p_Val2_139, i32 32, i32 0)

]]></Node>
<StgValue><ssdm name="p_Result_33"/></StgValue>
</operation>

<operation id="592" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="33" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv:201  %p_Result_173 = call i64 @llvm.part.set.i64.i33(i64 -1, i33 %p_Result_33, i32 63, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_173"/></StgValue>
</operation>

<operation id="593" st_id="31" stage="1" lat="1">
<core>CTLZ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1">
<![CDATA[
_ifconv:202  %tmp_446 = call i64 @llvm.ctlz.i64(i64 %p_Result_173, i1 true) nounwind

]]></Node>
<StgValue><ssdm name="tmp_446"/></StgValue>
</operation>

<operation id="594" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="32" op_0_bw="64">
<![CDATA[
_ifconv:203  %tmp_1170 = trunc i64 %tmp_446 to i32

]]></Node>
<StgValue><ssdm name="tmp_1170"/></StgValue>
</operation>

<operation id="595" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:204  %NZeros = add nsw i32 %tmp_1169, %tmp_1170

]]></Node>
<StgValue><ssdm name="NZeros"/></StgValue>
</operation>

<operation id="596" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:205  %num_zeros_6 = select i1 %tmp_445, i32 %NZeros, i32 %tmp_1169

]]></Node>
<StgValue><ssdm name="num_zeros_6"/></StgValue>
</operation>

<operation id="597" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:206  %msb_idx = sub nsw i32 96, %num_zeros_6

]]></Node>
<StgValue><ssdm name="msb_idx"/></StgValue>
</operation>

<operation id="598" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="31" op_0_bw="32">
<![CDATA[
_ifconv:207  %tmp_1171 = trunc i32 %msb_idx to i31

]]></Node>
<StgValue><ssdm name="tmp_1171"/></StgValue>
</operation>

<operation id="599" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:208  %tmp_1172 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %msb_idx, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_1172"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="600" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="48" op_0_bw="32">
<![CDATA[
_ifconv:88  %tmp_7 = sext i32 %p_Val2_52 to i48

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="601" st_id="32" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ifconv:90  %tmp_521_cast = mul i48 %tmp_7, %tmp_7

]]></Node>
<StgValue><ssdm name="tmp_521_cast"/></StgValue>
</operation>

<operation id="602" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ifconv:91  %p_Val2_53 = add i48 %tmp_521_cast, %tmp_520_cast

]]></Node>
<StgValue><ssdm name="p_Val2_53"/></StgValue>
</operation>

<operation id="603" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:92  %this_assign_s = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_53, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="this_assign_s"/></StgValue>
</operation>

<operation id="604" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="804">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
<literal name="is_neg_4" val="1"/>
<literal name="tmp_416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:96  %tmp_417 = sub nsw i32 0, %p_Val2_52

]]></Node>
<StgValue><ssdm name="tmp_417"/></StgValue>
</operation>

<operation id="605" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="803">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
<literal name="tmp_416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:97  %p_Val2_s_207 = select i1 %is_neg_4, i32 %tmp_417, i32 %p_Val2_52

]]></Node>
<StgValue><ssdm name="p_Val2_s_207"/></StgValue>
</operation>

<operation id="606" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="802">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
<literal name="tmp_416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:98  %p_Result_168 = call i32 @_ssdm_op_PartSelect.i32.i32.i32.i32(i32 %p_Val2_s_207, i32 31, i32 0)

]]></Node>
<StgValue><ssdm name="p_Result_168"/></StgValue>
</operation>

<operation id="607" st_id="32" stage="1" lat="1">
<core>CTTZ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="801">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
<literal name="tmp_416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
_ifconv:99  %num_zeros_4 = call i32 @llvm.cttz.i32(i32 %p_Result_168, i1 true) nounwind

]]></Node>
<StgValue><ssdm name="num_zeros_4"/></StgValue>
</operation>

<operation id="608" st_id="32" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="800">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
<literal name="tmp_416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:100  %tmp32_V_31 = shl i32 %p_Val2_s_207, %num_zeros_4

]]></Node>
<StgValue><ssdm name="tmp32_V_31"/></StgValue>
</operation>

<operation id="609" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="795">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
<literal name="tmp_416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="8" op_0_bw="32">
<![CDATA[
_ifconv:105  %tmp_1158 = trunc i32 %num_zeros_4 to i8

]]></Node>
<StgValue><ssdm name="tmp_1158"/></StgValue>
</operation>

<operation id="610" st_id="32" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="781">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
<literal name="tmp_422" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:120  %f_12 = uitofp i32 %tmp32_V_35 to float

]]></Node>
<StgValue><ssdm name="f_12"/></StgValue>
</operation>

<operation id="611" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="828">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
<literal name="tmp_442" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="97" op_0_bw="77">
<![CDATA[
_ifconv:194  %p_Val2_139_cast = zext i77 %p_Val2_139 to i97

]]></Node>
<StgValue><ssdm name="p_Val2_139_cast"/></StgValue>
</operation>

<operation id="612" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="834">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
<literal name="tmp_442" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
_ifconv:209  %msb_idx_5 = select i1 %tmp_1172, i31 0, i31 %tmp_1171

]]></Node>
<StgValue><ssdm name="msb_idx_5"/></StgValue>
</operation>

<operation id="613" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="820">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
<literal name="tmp_442" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="26" op_0_bw="26" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:210  %tmp_1173 = call i26 @_ssdm_op_PartSelect.i26.i31.i32.i32(i31 %msb_idx_5, i32 5, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_1173"/></StgValue>
</operation>

<operation id="614" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="817">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
<literal name="tmp_442" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="1" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ifconv:211  %icmp22 = icmp eq i26 %tmp_1173, 0

]]></Node>
<StgValue><ssdm name="icmp22"/></StgValue>
</operation>

<operation id="615" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="821">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
<literal name="tmp_442" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="32" op_0_bw="77">
<![CDATA[
_ifconv:212  %tmp32_V_38 = trunc i77 %p_Val2_139 to i32

]]></Node>
<StgValue><ssdm name="tmp32_V_38"/></StgValue>
</operation>

<operation id="616" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="824">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
<literal name="tmp_442" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ifconv:213  %tmp_447 = sub i31 31, %msb_idx_5

]]></Node>
<StgValue><ssdm name="tmp_447"/></StgValue>
</operation>

<operation id="617" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="822">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
<literal name="tmp_442" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="32" op_0_bw="31">
<![CDATA[
_ifconv:214  %tmp_593_cast = zext i31 %tmp_447 to i32

]]></Node>
<StgValue><ssdm name="tmp_593_cast"/></StgValue>
</operation>

<operation id="618" st_id="32" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="818">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
<literal name="tmp_442" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:215  %tmp32_V_39 = shl i32 %tmp32_V_38, %tmp_593_cast

]]></Node>
<StgValue><ssdm name="tmp32_V_39"/></StgValue>
</operation>

<operation id="619" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="833">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
<literal name="tmp_442" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="7" op_0_bw="31">
<![CDATA[
_ifconv:216  %tmp_1175 = trunc i31 %msb_idx_5 to i7

]]></Node>
<StgValue><ssdm name="tmp_1175"/></StgValue>
</operation>

<operation id="620" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="830">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
<literal name="tmp_442" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ifconv:217  %tmp_1176 = icmp ult i31 %msb_idx_5, 31

]]></Node>
<StgValue><ssdm name="tmp_1176"/></StgValue>
</operation>

<operation id="621" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="832">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
<literal name="tmp_442" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv:218  %tmp_1177 = add i7 -31, %tmp_1175

]]></Node>
<StgValue><ssdm name="tmp_1177"/></StgValue>
</operation>

<operation id="622" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="827">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
<literal name="tmp_442" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="97" op_0_bw="97" op_1_bw="97" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:219  %tmp_1178 = call i97 @llvm.part.select.i97(i97 %p_Val2_139_cast, i32 96, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_1178"/></StgValue>
</operation>

<operation id="623" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="831">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
<literal name="tmp_442" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv:220  %tmp_1179 = xor i7 %tmp_1175, -1

]]></Node>
<StgValue><ssdm name="tmp_1179"/></StgValue>
</operation>

<operation id="624" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
<literal name="tmp_442" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="97" op_0_bw="1" op_1_bw="97" op_2_bw="97">
<![CDATA[
_ifconv:221  %tmp_1180 = select i1 %tmp_1176, i97 %tmp_1178, i97 %p_Val2_139_cast

]]></Node>
<StgValue><ssdm name="tmp_1180"/></StgValue>
</operation>

<operation id="625" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="829">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
<literal name="tmp_442" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
_ifconv:222  %tmp_1181 = select i1 %tmp_1176, i7 %tmp_1179, i7 %tmp_1177

]]></Node>
<StgValue><ssdm name="tmp_1181"/></StgValue>
</operation>

<operation id="626" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="826">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
<literal name="tmp_442" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="97" op_0_bw="7">
<![CDATA[
_ifconv:223  %tmp_1182 = zext i7 %tmp_1181 to i97

]]></Node>
<StgValue><ssdm name="tmp_1182"/></StgValue>
</operation>

<operation id="627" st_id="32" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="823">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
<literal name="tmp_442" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="97" op_0_bw="97" op_1_bw="97">
<![CDATA[
_ifconv:224  %tmp_1183 = lshr i97 %tmp_1180, %tmp_1182

]]></Node>
<StgValue><ssdm name="tmp_1183"/></StgValue>
</operation>

<operation id="628" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="819">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
<literal name="tmp_442" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="97">
<![CDATA[
_ifconv:225  %tmp32_V_40 = trunc i97 %tmp_1183 to i32

]]></Node>
<StgValue><ssdm name="tmp32_V_40"/></StgValue>
</operation>

<operation id="629" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="816">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
<literal name="tmp_442" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:226  %tmp32_V_41 = select i1 %icmp22, i32 %tmp32_V_39, i32 %tmp32_V_40

]]></Node>
<StgValue><ssdm name="tmp32_V_41"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="630" st_id="33" stage="10" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="24" op_0_bw="24" op_1_bw="32">
<![CDATA[
_ifconv:93  %agg_result_V_i = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %this_assign_s)

]]></Node>
<StgValue><ssdm name="agg_result_V_i"/></StgValue>
</operation>

<operation id="631" st_id="33" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="798">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
<literal name="tmp_416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:101  %f_10 = uitofp i32 %tmp32_V_31 to float

]]></Node>
<StgValue><ssdm name="f_10"/></StgValue>
</operation>

<operation id="632" st_id="33" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="782">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
<literal name="tmp_422" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:120  %f_12 = uitofp i32 %tmp32_V_35 to float

]]></Node>
<StgValue><ssdm name="f_12"/></StgValue>
</operation>

<operation id="633" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="780">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
<literal name="tmp_422" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:121  %tmp32_V_46 = bitcast float %f_12 to i32

]]></Node>
<StgValue><ssdm name="tmp32_V_46"/></StgValue>
</operation>

<operation id="634" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="779">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
<literal name="tmp_422" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:122  %p_Result_29 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp32_V_46, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="p_Result_29"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="635" st_id="34" stage="9" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="24" op_0_bw="24" op_1_bw="32">
<![CDATA[
_ifconv:93  %agg_result_V_i = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %this_assign_s)

]]></Node>
<StgValue><ssdm name="agg_result_V_i"/></StgValue>
</operation>

<operation id="636" st_id="34" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="799">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
<literal name="tmp_416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:101  %f_10 = uitofp i32 %tmp32_V_31 to float

]]></Node>
<StgValue><ssdm name="f_10"/></StgValue>
</operation>

<operation id="637" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="797">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
<literal name="tmp_416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:102  %tmp32_V_45 = bitcast float %f_10 to i32

]]></Node>
<StgValue><ssdm name="tmp32_V_45"/></StgValue>
</operation>

<operation id="638" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="796">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
<literal name="tmp_416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:103  %p_Result_26 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp32_V_45, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="p_Result_26"/></StgValue>
</operation>

<operation id="639" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="777">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
<literal name="tmp_422" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:123  %tmp_424 = icmp ne i8 %p_Result_29, -98

]]></Node>
<StgValue><ssdm name="tmp_424"/></StgValue>
</operation>

<operation id="640" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="776">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
<literal name="tmp_422" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:125  %tmp_425 = sub i8 -114, %tmp_1160

]]></Node>
<StgValue><ssdm name="tmp_425"/></StgValue>
</operation>

<operation id="641" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="775">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
<literal name="tmp_422" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="8" op_0_bw="1">
<![CDATA[
_ifconv:126  %tmp_426 = zext i1 %tmp_424 to i8

]]></Node>
<StgValue><ssdm name="tmp_426"/></StgValue>
</operation>

<operation id="642" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="774">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
<literal name="tmp_422" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:127  %p_Repl2_57_trunc = add i8 %tmp_426, %tmp_425

]]></Node>
<StgValue><ssdm name="p_Repl2_57_trunc"/></StgValue>
</operation>

<operation id="643" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="773">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
<literal name="tmp_422" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
_ifconv:128  %tmp_427 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %is_neg_5, i8 %p_Repl2_57_trunc)

]]></Node>
<StgValue><ssdm name="tmp_427"/></StgValue>
</operation>

<operation id="644" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="772">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
<literal name="tmp_422" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="9" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv:129  %p_Result_171 = call i32 @_ssdm_op_PartSet.i32.i32.i9.i32.i32(i32 %tmp32_V_46, i9 %tmp_427, i32 23, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_171"/></StgValue>
</operation>

<operation id="645" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="771">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
<literal name="tmp_422" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:130  %f_13 = bitcast i32 %p_Result_171 to float

]]></Node>
<StgValue><ssdm name="f_13"/></StgValue>
</operation>

<operation id="646" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:131  %x_assign_67 = select i1 %tmp_422, float 0.000000e+00, float %f_13

]]></Node>
<StgValue><ssdm name="x_assign_67"/></StgValue>
</operation>

<operation id="647" st_id="34" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="814">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
<literal name="tmp_442" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:227  %f_14 = uitofp i32 %tmp32_V_41 to float

]]></Node>
<StgValue><ssdm name="f_14"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="648" st_id="35" stage="8" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="24" op_0_bw="24" op_1_bw="32">
<![CDATA[
_ifconv:93  %agg_result_V_i = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %this_assign_s)

]]></Node>
<StgValue><ssdm name="agg_result_V_i"/></StgValue>
</operation>

<operation id="649" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="794">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
<literal name="tmp_416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:104  %tmp_418 = icmp ne i8 %p_Result_26, -98

]]></Node>
<StgValue><ssdm name="tmp_418"/></StgValue>
</operation>

<operation id="650" st_id="35" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="793">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
<literal name="tmp_416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:106  %tmp_419 = sub i8 -114, %tmp_1158

]]></Node>
<StgValue><ssdm name="tmp_419"/></StgValue>
</operation>

<operation id="651" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="792">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
<literal name="tmp_416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="8" op_0_bw="1">
<![CDATA[
_ifconv:107  %tmp_420 = zext i1 %tmp_418 to i8

]]></Node>
<StgValue><ssdm name="tmp_420"/></StgValue>
</operation>

<operation id="652" st_id="35" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="791">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
<literal name="tmp_416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:108  %p_Repl2_54_trunc = add i8 %tmp_420, %tmp_419

]]></Node>
<StgValue><ssdm name="p_Repl2_54_trunc"/></StgValue>
</operation>

<operation id="653" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="790">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
<literal name="tmp_416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
_ifconv:109  %tmp_421 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %is_neg_4, i8 %p_Repl2_54_trunc)

]]></Node>
<StgValue><ssdm name="tmp_421"/></StgValue>
</operation>

<operation id="654" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="789">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
<literal name="tmp_416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="9" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv:110  %p_Result_169 = call i32 @_ssdm_op_PartSet.i32.i32.i9.i32.i32(i32 %tmp32_V_45, i9 %tmp_421, i32 23, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_169"/></StgValue>
</operation>

<operation id="655" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="788">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
<literal name="tmp_416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:111  %f_11 = bitcast i32 %p_Result_169 to float

]]></Node>
<StgValue><ssdm name="f_11"/></StgValue>
</operation>

<operation id="656" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:112  %y_assign_1 = select i1 %tmp_416, float 0.000000e+00, float %f_11

]]></Node>
<StgValue><ssdm name="y_assign_1"/></StgValue>
</operation>

<operation id="657" st_id="35" stage="31" lat="31">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:132  %tmp_i_i3 = call fastcc float @"atan2_cordic<float>"(float %y_assign_1, float %x_assign_67) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i3"/></StgValue>
</operation>

<operation id="658" st_id="35" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="815">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
<literal name="tmp_442" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:227  %f_14 = uitofp i32 %tmp32_V_41 to float

]]></Node>
<StgValue><ssdm name="f_14"/></StgValue>
</operation>

<operation id="659" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="813">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
<literal name="tmp_442" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:228  %tmp32_V_47 = bitcast float %f_14 to i32

]]></Node>
<StgValue><ssdm name="tmp32_V_47"/></StgValue>
</operation>

<operation id="660" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="812">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
<literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
<literal name="tmp_442" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:229  %p_Result_35 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp32_V_47, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="p_Result_35"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="661" st_id="36" stage="7" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="24" op_0_bw="24" op_1_bw="32">
<![CDATA[
_ifconv:93  %agg_result_V_i = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %this_assign_s)

]]></Node>
<StgValue><ssdm name="agg_result_V_i"/></StgValue>
</operation>

<operation id="662" st_id="36" stage="30" lat="31">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:132  %tmp_i_i3 = call fastcc float @"atan2_cordic<float>"(float %y_assign_1, float %x_assign_67) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i3"/></StgValue>
</operation>

<operation id="663" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="811">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
<literal name="tmp_442" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:230  %tmp_448 = icmp ne i8 %p_Result_35, -98

]]></Node>
<StgValue><ssdm name="tmp_448"/></StgValue>
</operation>

<operation id="664" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="809">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
<literal name="tmp_442" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="8" op_0_bw="32">
<![CDATA[
_ifconv:231  %tmp_1185 = trunc i32 %msb_idx to i8

]]></Node>
<StgValue><ssdm name="tmp_1185"/></StgValue>
</operation>

<operation id="665" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="810">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
<literal name="tmp_442" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:232  %tmp122_cast_cast = select i1 %tmp_448, i8 80, i8 79

]]></Node>
<StgValue><ssdm name="tmp122_cast_cast"/></StgValue>
</operation>

<operation id="666" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="808">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
<literal name="tmp_442" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:233  %p_Repl2_61_trunc = add i8 %tmp_1185, %tmp122_cast_cast

]]></Node>
<StgValue><ssdm name="p_Repl2_61_trunc"/></StgValue>
</operation>

<operation id="667" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="807">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
<literal name="tmp_442" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
_ifconv:234  %tmp_449 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %is_neg_6, i8 %p_Repl2_61_trunc)

]]></Node>
<StgValue><ssdm name="tmp_449"/></StgValue>
</operation>

<operation id="668" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="806">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
<literal name="tmp_442" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="9" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv:235  %p_Result_174 = call i32 @_ssdm_op_PartSet.i32.i32.i9.i32.i32(i32 %tmp32_V_47, i9 %tmp_449, i32 23, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_174"/></StgValue>
</operation>

<operation id="669" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="805">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
<literal name="tmp_442" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:236  %f_15 = bitcast i32 %p_Result_174 to float

]]></Node>
<StgValue><ssdm name="f_15"/></StgValue>
</operation>

<operation id="670" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:237  %x_assign_68 = select i1 %tmp_442, float 0.000000e+00, float %f_15

]]></Node>
<StgValue><ssdm name="x_assign_68"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="671" st_id="37" stage="6" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="24" op_0_bw="24" op_1_bw="32">
<![CDATA[
_ifconv:93  %agg_result_V_i = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %this_assign_s)

]]></Node>
<StgValue><ssdm name="agg_result_V_i"/></StgValue>
</operation>

<operation id="672" st_id="37" stage="29" lat="31">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:132  %tmp_i_i3 = call fastcc float @"atan2_cordic<float>"(float %y_assign_1, float %x_assign_67) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i3"/></StgValue>
</operation>

<operation id="673" st_id="37" stage="5" lat="5">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:238  %v_assign_3 = call float @llvm.exp.f32(float %x_assign_68) nounwind

]]></Node>
<StgValue><ssdm name="v_assign_3"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="674" st_id="38" stage="5" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="24" op_0_bw="24" op_1_bw="32">
<![CDATA[
_ifconv:93  %agg_result_V_i = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %this_assign_s)

]]></Node>
<StgValue><ssdm name="agg_result_V_i"/></StgValue>
</operation>

<operation id="675" st_id="38" stage="28" lat="31">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:132  %tmp_i_i3 = call fastcc float @"atan2_cordic<float>"(float %y_assign_1, float %x_assign_67) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i3"/></StgValue>
</operation>

<operation id="676" st_id="38" stage="4" lat="5">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:238  %v_assign_3 = call float @llvm.exp.f32(float %x_assign_68) nounwind

]]></Node>
<StgValue><ssdm name="v_assign_3"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="677" st_id="39" stage="4" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="24" op_0_bw="24" op_1_bw="32">
<![CDATA[
_ifconv:93  %agg_result_V_i = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %this_assign_s)

]]></Node>
<StgValue><ssdm name="agg_result_V_i"/></StgValue>
</operation>

<operation id="678" st_id="39" stage="27" lat="31">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:132  %tmp_i_i3 = call fastcc float @"atan2_cordic<float>"(float %y_assign_1, float %x_assign_67) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i3"/></StgValue>
</operation>

<operation id="679" st_id="39" stage="3" lat="5">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:238  %v_assign_3 = call float @llvm.exp.f32(float %x_assign_68) nounwind

]]></Node>
<StgValue><ssdm name="v_assign_3"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="680" st_id="40" stage="3" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="24" op_0_bw="24" op_1_bw="32">
<![CDATA[
_ifconv:93  %agg_result_V_i = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %this_assign_s)

]]></Node>
<StgValue><ssdm name="agg_result_V_i"/></StgValue>
</operation>

<operation id="681" st_id="40" stage="26" lat="31">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:132  %tmp_i_i3 = call fastcc float @"atan2_cordic<float>"(float %y_assign_1, float %x_assign_67) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i3"/></StgValue>
</operation>

<operation id="682" st_id="40" stage="2" lat="5">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:238  %v_assign_3 = call float @llvm.exp.f32(float %x_assign_68) nounwind

]]></Node>
<StgValue><ssdm name="v_assign_3"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="683" st_id="41" stage="2" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="24" op_0_bw="24" op_1_bw="32">
<![CDATA[
_ifconv:93  %agg_result_V_i = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %this_assign_s)

]]></Node>
<StgValue><ssdm name="agg_result_V_i"/></StgValue>
</operation>

<operation id="684" st_id="41" stage="25" lat="31">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:132  %tmp_i_i3 = call fastcc float @"atan2_cordic<float>"(float %y_assign_1, float %x_assign_67) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i3"/></StgValue>
</operation>

<operation id="685" st_id="41" stage="1" lat="5">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:238  %v_assign_3 = call float @llvm.exp.f32(float %x_assign_68) nounwind

]]></Node>
<StgValue><ssdm name="v_assign_3"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="686" st_id="42" stage="1" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="24" op_0_bw="24" op_1_bw="32">
<![CDATA[
_ifconv:93  %agg_result_V_i = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %this_assign_s)

]]></Node>
<StgValue><ssdm name="agg_result_V_i"/></StgValue>
</operation>

<operation id="687" st_id="42" stage="24" lat="31">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:132  %tmp_i_i3 = call fastcc float @"atan2_cordic<float>"(float %y_assign_1, float %x_assign_67) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i3"/></StgValue>
</operation>

<operation id="688" st_id="42" stage="1" lat="1">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:239  %d_assign = fpext float %v_assign_3 to double

]]></Node>
<StgValue><ssdm name="d_assign"/></StgValue>
</operation>

<operation id="689" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="64" op_0_bw="64">
<![CDATA[
_ifconv:240  %ireg_V_3 = bitcast double %d_assign to i64

]]></Node>
<StgValue><ssdm name="ireg_V_3"/></StgValue>
</operation>

<operation id="690" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="63" op_0_bw="64">
<![CDATA[
_ifconv:241  %tmp_1186 = trunc i64 %ireg_V_3 to i63

]]></Node>
<StgValue><ssdm name="tmp_1186"/></StgValue>
</operation>

<operation id="691" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ifconv:242  %isneg_3 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_3, i32 63)

]]></Node>
<StgValue><ssdm name="isneg_3"/></StgValue>
</operation>

<operation id="692" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:243  %exp_tmp_V_4 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_3, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="exp_tmp_V_4"/></StgValue>
</operation>

<operation id="693" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="12" op_0_bw="11">
<![CDATA[
_ifconv:244  %tmp_450 = zext i11 %exp_tmp_V_4 to i12

]]></Node>
<StgValue><ssdm name="tmp_450"/></StgValue>
</operation>

<operation id="694" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="52" op_0_bw="64">
<![CDATA[
_ifconv:245  %tmp_1188 = trunc i64 %ireg_V_3 to i52

]]></Node>
<StgValue><ssdm name="tmp_1188"/></StgValue>
</operation>

<operation id="695" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
_ifconv:246  %tmp_451 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_1188)

]]></Node>
<StgValue><ssdm name="tmp_451"/></StgValue>
</operation>

<operation id="696" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="54" op_0_bw="53">
<![CDATA[
_ifconv:247  %p_Result_175 = zext i53 %tmp_451 to i54

]]></Node>
<StgValue><ssdm name="p_Result_175"/></StgValue>
</operation>

<operation id="697" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv:248  %man_V_16 = sub i54 0, %p_Result_175

]]></Node>
<StgValue><ssdm name="man_V_16"/></StgValue>
</operation>

<operation id="698" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
_ifconv:249  %man_V_17 = select i1 %isneg_3, i54 %man_V_16, i54 %p_Result_175

]]></Node>
<StgValue><ssdm name="man_V_17"/></StgValue>
</operation>

<operation id="699" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
_ifconv:250  %tmp_452 = icmp eq i63 %tmp_1186, 0

]]></Node>
<StgValue><ssdm name="tmp_452"/></StgValue>
</operation>

<operation id="700" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:251  %F2_4 = sub i12 1075, %tmp_450

]]></Node>
<StgValue><ssdm name="F2_4"/></StgValue>
</operation>

<operation id="701" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:252  %tmp_453 = icmp sgt i12 %F2_4, 16

]]></Node>
<StgValue><ssdm name="tmp_453"/></StgValue>
</operation>

<operation id="702" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:253  %tmp_454 = add i12 -16, %F2_4

]]></Node>
<StgValue><ssdm name="tmp_454"/></StgValue>
</operation>

<operation id="703" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:254  %tmp_455 = sub i12 16, %F2_4

]]></Node>
<StgValue><ssdm name="tmp_455"/></StgValue>
</operation>

<operation id="704" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ifconv:255  %sh_amt_4 = select i1 %tmp_453, i12 %tmp_454, i12 %tmp_455

]]></Node>
<StgValue><ssdm name="sh_amt_4"/></StgValue>
</operation>

<operation id="705" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:257  %tmp_456 = icmp eq i12 %F2_4, 16

]]></Node>
<StgValue><ssdm name="tmp_456"/></StgValue>
</operation>

<operation id="706" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="32" op_0_bw="54">
<![CDATA[
_ifconv:258  %tmp_1189 = trunc i54 %man_V_17 to i32

]]></Node>
<StgValue><ssdm name="tmp_1189"/></StgValue>
</operation>

<operation id="707" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:260  %tmp_1190 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_4, i32 5, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_1190"/></StgValue>
</operation>

<operation id="708" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv:261  %icmp25 = icmp eq i7 %tmp_1190, 0

]]></Node>
<StgValue><ssdm name="icmp25"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="709" st_id="43" stage="23" lat="31">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:132  %tmp_i_i3 = call fastcc float @"atan2_cordic<float>"(float %y_assign_1, float %x_assign_67) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i3"/></StgValue>
</operation>

<operation id="710" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:256  %sh_amt_4_cast = sext i12 %sh_amt_4 to i32

]]></Node>
<StgValue><ssdm name="sh_amt_4_cast"/></StgValue>
</operation>

<operation id="711" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:259  %tmp_457 = icmp ult i12 %sh_amt_4, 54

]]></Node>
<StgValue><ssdm name="tmp_457"/></StgValue>
</operation>

<operation id="712" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="54" op_0_bw="32">
<![CDATA[
_ifconv:262  %tmp_458 = zext i32 %sh_amt_4_cast to i54

]]></Node>
<StgValue><ssdm name="tmp_458"/></StgValue>
</operation>

<operation id="713" st_id="43" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv:263  %tmp_459 = ashr i54 %man_V_17, %tmp_458

]]></Node>
<StgValue><ssdm name="tmp_459"/></StgValue>
</operation>

<operation id="714" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="32" op_0_bw="54">
<![CDATA[
_ifconv:264  %tmp_1191 = trunc i54 %tmp_459 to i32

]]></Node>
<StgValue><ssdm name="tmp_1191"/></StgValue>
</operation>

<operation id="715" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:265  %storemerge6 = select i1 %isneg_3, i32 -1, i32 0

]]></Node>
<StgValue><ssdm name="storemerge6"/></StgValue>
</operation>

<operation id="716" st_id="43" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:266  %tmp_460 = shl i32 %tmp_1189, %sh_amt_4_cast

]]></Node>
<StgValue><ssdm name="tmp_460"/></StgValue>
</operation>

<operation id="717" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:267  %sel_tmp28 = xor i1 %tmp_452, true

]]></Node>
<StgValue><ssdm name="sel_tmp28"/></StgValue>
</operation>

<operation id="718" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:268  %sel_tmp29 = and i1 %tmp_456, %sel_tmp28

]]></Node>
<StgValue><ssdm name="sel_tmp29"/></StgValue>
</operation>

<operation id="719" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:269  %sel_tmp33_demorgan = or i1 %tmp_452, %tmp_456

]]></Node>
<StgValue><ssdm name="sel_tmp33_demorgan"/></StgValue>
</operation>

<operation id="720" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:270  %sel_tmp33 = xor i1 %sel_tmp33_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp33"/></StgValue>
</operation>

<operation id="721" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:271  %sel_tmp34 = and i1 %tmp_453, %sel_tmp33

]]></Node>
<StgValue><ssdm name="sel_tmp34"/></StgValue>
</operation>

<operation id="722" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:272  %sel_tmp35 = xor i1 %tmp_457, true

]]></Node>
<StgValue><ssdm name="sel_tmp35"/></StgValue>
</operation>

<operation id="723" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:273  %sel_tmp36 = and i1 %sel_tmp34, %sel_tmp35

]]></Node>
<StgValue><ssdm name="sel_tmp36"/></StgValue>
</operation>

<operation id="724" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:274  %sel_tmp42 = and i1 %sel_tmp34, %tmp_457

]]></Node>
<StgValue><ssdm name="sel_tmp42"/></StgValue>
</operation>

<operation id="725" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:275  %sel_tmp48_demorgan = or i1 %sel_tmp33_demorgan, %tmp_453

]]></Node>
<StgValue><ssdm name="sel_tmp48_demorgan"/></StgValue>
</operation>

<operation id="726" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:276  %sel_tmp48 = xor i1 %sel_tmp48_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp48"/></StgValue>
</operation>

<operation id="727" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:277  %sel_tmp49 = and i1 %icmp25, %sel_tmp48

]]></Node>
<StgValue><ssdm name="sel_tmp49"/></StgValue>
</operation>

<operation id="728" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:278  %newSel = select i1 %sel_tmp49, i32 %tmp_460, i32 %tmp_1191

]]></Node>
<StgValue><ssdm name="newSel"/></StgValue>
</operation>

<operation id="729" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:279  %or_cond = or i1 %sel_tmp49, %sel_tmp42

]]></Node>
<StgValue><ssdm name="or_cond"/></StgValue>
</operation>

<operation id="730" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:280  %newSel18 = select i1 %sel_tmp36, i32 %storemerge6, i32 %tmp_1189

]]></Node>
<StgValue><ssdm name="newSel18"/></StgValue>
</operation>

<operation id="731" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:281  %or_cond5 = or i1 %sel_tmp36, %sel_tmp29

]]></Node>
<StgValue><ssdm name="or_cond5"/></StgValue>
</operation>

<operation id="732" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:282  %newSel19 = select i1 %or_cond, i32 %newSel, i32 %newSel18

]]></Node>
<StgValue><ssdm name="newSel19"/></StgValue>
</operation>

<operation id="733" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:283  %or_cond6 = or i1 %or_cond, %or_cond5

]]></Node>
<StgValue><ssdm name="or_cond6"/></StgValue>
</operation>

<operation id="734" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:284  %W_V = select i1 %or_cond6, i32 %newSel19, i32 0

]]></Node>
<StgValue><ssdm name="W_V"/></StgValue>
</operation>

<operation id="735" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="48" op_0_bw="24">
<![CDATA[
_ifconv:310  %OP1_V_1_cast = zext i24 %agg_result_V_i to i48

]]></Node>
<StgValue><ssdm name="OP1_V_1_cast"/></StgValue>
</operation>

<operation id="736" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="48" op_0_bw="32">
<![CDATA[
_ifconv:311  %OP2_V_19_cast = sext i32 %W_V to i48

]]></Node>
<StgValue><ssdm name="OP2_V_19_cast"/></StgValue>
</operation>

<operation id="737" st_id="43" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ifconv:312  %p_Val2_64 = mul i48 %OP1_V_1_cast, %OP2_V_19_cast

]]></Node>
<StgValue><ssdm name="p_Val2_64"/></StgValue>
</operation>

<operation id="738" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:313  %p_Val2_65 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_64, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_65"/></StgValue>
</operation>

<operation id="739" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="16" op_0_bw="32">
<![CDATA[
_ifconv:314  %tmp_1199 = trunc i32 %p_Val2_45 to i16

]]></Node>
<StgValue><ssdm name="tmp_1199"/></StgValue>
</operation>

<operation id="740" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:315  %tmp_i_i5 = icmp eq i16 %tmp_1199, 0

]]></Node>
<StgValue><ssdm name="tmp_i_i5"/></StgValue>
</operation>

<operation id="741" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="16" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv:316  %p_Result_38 = call i32 @llvm.part.set.i32.i16(i32 %p_Val2_45, i16 0, i32 0, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_38"/></StgValue>
</operation>

<operation id="742" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:317  %p_Val2_104 = select i1 %tmp_i_i5, i32 %p_Val2_45, i32 %p_Result_38

]]></Node>
<StgValue><ssdm name="p_Val2_104"/></StgValue>
</operation>

<operation id="743" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:318  %ret_V_29 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %p_Val2_104, i32 16, i32 31)

]]></Node>
<StgValue><ssdm name="ret_V_29"/></StgValue>
</operation>

<operation id="744" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:319  %tmp_1200 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_104, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_1200"/></StgValue>
</operation>

<operation id="745" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="16" op_0_bw="32">
<![CDATA[
_ifconv:320  %tmp_1201 = trunc i32 %p_Val2_104 to i16

]]></Node>
<StgValue><ssdm name="tmp_1201"/></StgValue>
</operation>

<operation id="746" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:321  %tmp_463 = icmp eq i16 %tmp_1201, 0

]]></Node>
<StgValue><ssdm name="tmp_463"/></StgValue>
</operation>

<operation id="747" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:322  %ret_V_30 = add i16 1, %ret_V_29

]]></Node>
<StgValue><ssdm name="ret_V_30"/></StgValue>
</operation>

<operation id="748" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:323  %p_s = select i1 %tmp_463, i16 %ret_V_29, i16 %ret_V_30

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="749" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:324  %p_1 = select i1 %tmp_1200, i16 %p_s, i16 %ret_V_29

]]></Node>
<StgValue><ssdm name="p_1"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="750" st_id="44" stage="22" lat="31">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:132  %tmp_i_i3 = call fastcc float @"atan2_cordic<float>"(float %y_assign_1, float %x_assign_67) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i3"/></StgValue>
</operation>

<operation id="751" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:354  %tmp_467 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 %p_1, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_467"/></StgValue>
</operation>

<operation id="752" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:355  %p_Val2_66 = sub i32 %p_Val2_45, %tmp_467

]]></Node>
<StgValue><ssdm name="p_Val2_66"/></StgValue>
</operation>

<operation id="753" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="48" op_0_bw="32">
<![CDATA[
_ifconv:360  %OP1_V_2_cast = sext i32 %p_Val2_65 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_2_cast"/></StgValue>
</operation>

<operation id="754" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="48" op_0_bw="32">
<![CDATA[
_ifconv:361  %OP2_V_20_cast = sext i32 %p_Val2_66 to i48

]]></Node>
<StgValue><ssdm name="OP2_V_20_cast"/></StgValue>
</operation>

<operation id="755" st_id="44" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ifconv:362  %p_Val2_69 = mul i48 %OP1_V_2_cast, %OP2_V_20_cast

]]></Node>
<StgValue><ssdm name="p_Val2_69"/></StgValue>
</operation>

<operation id="756" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:363  %p_Val2_70 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_69, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_70"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="757" st_id="45" stage="21" lat="31">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:132  %tmp_i_i3 = call fastcc float @"atan2_cordic<float>"(float %y_assign_1, float %x_assign_67) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i3"/></StgValue>
</operation>

<operation id="758" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:325  %r0_cast = sext i16 %p_1 to i17

]]></Node>
<StgValue><ssdm name="r0_cast"/></StgValue>
</operation>

<operation id="759" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="16" op_0_bw="32">
<![CDATA[
_ifconv:326  %tmp_1202 = trunc i32 %p_Val2_46 to i16

]]></Node>
<StgValue><ssdm name="tmp_1202"/></StgValue>
</operation>

<operation id="760" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:327  %tmp_i_i6 = icmp eq i16 %tmp_1202, 0

]]></Node>
<StgValue><ssdm name="tmp_i_i6"/></StgValue>
</operation>

<operation id="761" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="16" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv:328  %p_Result_39 = call i32 @llvm.part.set.i32.i16(i32 %p_Val2_46, i16 0, i32 0, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_39"/></StgValue>
</operation>

<operation id="762" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:329  %p_Val2_105 = select i1 %tmp_i_i6, i32 %p_Val2_46, i32 %p_Result_39

]]></Node>
<StgValue><ssdm name="p_Val2_105"/></StgValue>
</operation>

<operation id="763" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:330  %ret_V_31 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %p_Val2_105, i32 16, i32 31)

]]></Node>
<StgValue><ssdm name="ret_V_31"/></StgValue>
</operation>

<operation id="764" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:331  %tmp_1203 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_105, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_1203"/></StgValue>
</operation>

<operation id="765" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="16" op_0_bw="32">
<![CDATA[
_ifconv:332  %tmp_1204 = trunc i32 %p_Val2_105 to i16

]]></Node>
<StgValue><ssdm name="tmp_1204"/></StgValue>
</operation>

<operation id="766" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:333  %tmp_464 = icmp eq i16 %tmp_1204, 0

]]></Node>
<StgValue><ssdm name="tmp_464"/></StgValue>
</operation>

<operation id="767" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:334  %ret_V_32 = add i16 1, %ret_V_31

]]></Node>
<StgValue><ssdm name="ret_V_32"/></StgValue>
</operation>

<operation id="768" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:335  %p_2 = select i1 %tmp_464, i16 %ret_V_31, i16 %ret_V_32

]]></Node>
<StgValue><ssdm name="p_2"/></StgValue>
</operation>

<operation id="769" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:336  %p_3 = select i1 %tmp_1203, i16 %p_2, i16 %ret_V_31

]]></Node>
<StgValue><ssdm name="p_3"/></StgValue>
</operation>

<operation id="770" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:337  %c0_cast = sext i16 %p_3 to i17

]]></Node>
<StgValue><ssdm name="c0_cast"/></StgValue>
</operation>

<operation id="771" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:356  %tmp_468 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 %p_3, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_468"/></StgValue>
</operation>

<operation id="772" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:357  %p_Val2_67 = sub i32 %p_Val2_46, %tmp_468

]]></Node>
<StgValue><ssdm name="p_Val2_67"/></StgValue>
</operation>

<operation id="773" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="19" op_0_bw="19" op_1_bw="16" op_2_bw="3">
<![CDATA[
_ifconv:392  %tmp_236 = call i19 @_ssdm_op_BitConcatenate.i19.i16.i3(i16 %p_1, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_236"/></StgValue>
</operation>

<operation id="774" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="20" op_0_bw="19">
<![CDATA[
_ifconv:393  %p_shl4_cast = sext i19 %tmp_236 to i20

]]></Node>
<StgValue><ssdm name="p_shl4_cast"/></StgValue>
</operation>

<operation id="775" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1">
<![CDATA[
_ifconv:394  %tmp_237 = call i17 @_ssdm_op_BitConcatenate.i17.i16.i1(i16 %p_1, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_237"/></StgValue>
</operation>

<operation id="776" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="20" op_0_bw="17">
<![CDATA[
_ifconv:395  %p_shl5_cast = sext i17 %tmp_237 to i20

]]></Node>
<StgValue><ssdm name="p_shl5_cast"/></StgValue>
</operation>

<operation id="777" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
_ifconv:396  %tmp_238 = sub i20 %p_shl4_cast, %p_shl5_cast

]]></Node>
<StgValue><ssdm name="tmp_238"/></StgValue>
</operation>

<operation id="778" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="7" op_0_bw="20">
<![CDATA[
_ifconv:397  %tmp_1211 = trunc i20 %tmp_238 to i7

]]></Node>
<StgValue><ssdm name="tmp_1211"/></StgValue>
</operation>

<operation id="779" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="7" op_0_bw="16">
<![CDATA[
_ifconv:398  %tmp_1212 = trunc i16 %p_3 to i7

]]></Node>
<StgValue><ssdm name="tmp_1212"/></StgValue>
</operation>

<operation id="780" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv:399  %tmp_1213 = add i7 %tmp_1212, %tmp_1211

]]></Node>
<StgValue><ssdm name="tmp_1213"/></StgValue>
</operation>

<operation id="781" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:415  %tmp_470 = add i17 1, %c0_cast

]]></Node>
<StgValue><ssdm name="tmp_470"/></StgValue>
</operation>

<operation id="782" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="7" op_0_bw="20">
<![CDATA[
_ifconv:416  %tmp_1216 = trunc i20 %tmp_238 to i7

]]></Node>
<StgValue><ssdm name="tmp_1216"/></StgValue>
</operation>

<operation id="783" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="7" op_0_bw="17">
<![CDATA[
_ifconv:417  %tmp_1217 = trunc i17 %tmp_470 to i7

]]></Node>
<StgValue><ssdm name="tmp_1217"/></StgValue>
</operation>

<operation id="784" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv:418  %tmp_1218 = add i7 %tmp_1217, %tmp_1216

]]></Node>
<StgValue><ssdm name="tmp_1218"/></StgValue>
</operation>

<operation id="785" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:432  %tmp_471 = add i17 1, %r0_cast

]]></Node>
<StgValue><ssdm name="tmp_471"/></StgValue>
</operation>

<operation id="786" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="20" op_0_bw="20" op_1_bw="17" op_2_bw="3">
<![CDATA[
_ifconv:433  %tmp_249 = call i20 @_ssdm_op_BitConcatenate.i20.i17.i3(i17 %tmp_471, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_249"/></StgValue>
</operation>

<operation id="787" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="21" op_0_bw="20">
<![CDATA[
_ifconv:434  %p_shl2_cast = sext i20 %tmp_249 to i21

]]></Node>
<StgValue><ssdm name="p_shl2_cast"/></StgValue>
</operation>

<operation id="788" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="18" op_0_bw="18" op_1_bw="17" op_2_bw="1">
<![CDATA[
_ifconv:435  %tmp_250 = call i18 @_ssdm_op_BitConcatenate.i18.i17.i1(i17 %tmp_471, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_250"/></StgValue>
</operation>

<operation id="789" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="21" op_0_bw="18">
<![CDATA[
_ifconv:436  %p_shl3_cast = sext i18 %tmp_250 to i21

]]></Node>
<StgValue><ssdm name="p_shl3_cast"/></StgValue>
</operation>

<operation id="790" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ifconv:437  %tmp_251 = sub i21 %p_shl2_cast, %p_shl3_cast

]]></Node>
<StgValue><ssdm name="tmp_251"/></StgValue>
</operation>

<operation id="791" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="7" op_0_bw="21">
<![CDATA[
_ifconv:438  %tmp_1219 = trunc i21 %tmp_251 to i7

]]></Node>
<StgValue><ssdm name="tmp_1219"/></StgValue>
</operation>

<operation id="792" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="7" op_0_bw="16">
<![CDATA[
_ifconv:439  %tmp_1220 = trunc i16 %p_3 to i7

]]></Node>
<StgValue><ssdm name="tmp_1220"/></StgValue>
</operation>

<operation id="793" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv:440  %tmp_1221 = add i7 %tmp_1220, %tmp_1219

]]></Node>
<StgValue><ssdm name="tmp_1221"/></StgValue>
</operation>

<operation id="794" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="7" op_0_bw="21">
<![CDATA[
_ifconv:448  %tmp_1222 = trunc i21 %tmp_251 to i7

]]></Node>
<StgValue><ssdm name="tmp_1222"/></StgValue>
</operation>

<operation id="795" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="7" op_0_bw="17">
<![CDATA[
_ifconv:449  %tmp_1223 = trunc i17 %tmp_470 to i7

]]></Node>
<StgValue><ssdm name="tmp_1223"/></StgValue>
</operation>

<operation id="796" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv:450  %tmp_1224 = add i7 %tmp_1223, %tmp_1222

]]></Node>
<StgValue><ssdm name="tmp_1224"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="797" st_id="46" stage="20" lat="31">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:132  %tmp_i_i3 = call fastcc float @"atan2_cordic<float>"(float %y_assign_1, float %x_assign_67) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i3"/></StgValue>
</operation>

<operation id="798" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:364  %p_Val2_71 = sub i32 %p_Val2_65, %p_Val2_70

]]></Node>
<StgValue><ssdm name="p_Val2_71"/></StgValue>
</operation>

<operation id="799" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="48" op_0_bw="32">
<![CDATA[
_ifconv:365  %OP1_V_3_cast = sext i32 %p_Val2_70 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_3_cast"/></StgValue>
</operation>

<operation id="800" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="48" op_0_bw="32">
<![CDATA[
_ifconv:366  %OP2_V_21_cast = sext i32 %p_Val2_67 to i48

]]></Node>
<StgValue><ssdm name="OP2_V_21_cast"/></StgValue>
</operation>

<operation id="801" st_id="46" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ifconv:367  %p_Val2_72 = mul i48 %OP1_V_3_cast, %OP2_V_21_cast

]]></Node>
<StgValue><ssdm name="p_Val2_72"/></StgValue>
</operation>

<operation id="802" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:368  %p_Val2_73 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_72, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_73"/></StgValue>
</operation>

<operation id="803" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="48" op_0_bw="32">
<![CDATA[
_ifconv:370  %OP1_V_4_cast = sext i32 %p_Val2_71 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_4_cast"/></StgValue>
</operation>

<operation id="804" st_id="46" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ifconv:371  %p_Val2_75 = mul i48 %OP1_V_4_cast, %OP2_V_21_cast

]]></Node>
<StgValue><ssdm name="p_Val2_75"/></StgValue>
</operation>

<operation id="805" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:372  %p_Val2_76 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_75, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_76"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="806" st_id="47" stage="19" lat="31">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:132  %tmp_i_i3 = call fastcc float @"atan2_cordic<float>"(float %y_assign_1, float %x_assign_67) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i3"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="807" st_id="48" stage="18" lat="31">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:132  %tmp_i_i3 = call fastcc float @"atan2_cordic<float>"(float %y_assign_1, float %x_assign_67) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i3"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="808" st_id="49" stage="17" lat="31">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:132  %tmp_i_i3 = call fastcc float @"atan2_cordic<float>"(float %y_assign_1, float %x_assign_67) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i3"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="809" st_id="50" stage="16" lat="31">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:132  %tmp_i_i3 = call fastcc float @"atan2_cordic<float>"(float %y_assign_1, float %x_assign_67) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i3"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="810" st_id="51" stage="15" lat="31">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:132  %tmp_i_i3 = call fastcc float @"atan2_cordic<float>"(float %y_assign_1, float %x_assign_67) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i3"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="811" st_id="52" stage="14" lat="31">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:132  %tmp_i_i3 = call fastcc float @"atan2_cordic<float>"(float %y_assign_1, float %x_assign_67) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i3"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="812" st_id="53" stage="13" lat="31">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:132  %tmp_i_i3 = call fastcc float @"atan2_cordic<float>"(float %y_assign_1, float %x_assign_67) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i3"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="813" st_id="54" stage="12" lat="31">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:132  %tmp_i_i3 = call fastcc float @"atan2_cordic<float>"(float %y_assign_1, float %x_assign_67) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i3"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="814" st_id="55" stage="11" lat="31">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:132  %tmp_i_i3 = call fastcc float @"atan2_cordic<float>"(float %y_assign_1, float %x_assign_67) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i3"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="815" st_id="56" stage="10" lat="31">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:132  %tmp_i_i3 = call fastcc float @"atan2_cordic<float>"(float %y_assign_1, float %x_assign_67) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i3"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="816" st_id="57" stage="9" lat="31">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:132  %tmp_i_i3 = call fastcc float @"atan2_cordic<float>"(float %y_assign_1, float %x_assign_67) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i3"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="817" st_id="58" stage="8" lat="31">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:132  %tmp_i_i3 = call fastcc float @"atan2_cordic<float>"(float %y_assign_1, float %x_assign_67) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i3"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="818" st_id="59" stage="7" lat="31">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:132  %tmp_i_i3 = call fastcc float @"atan2_cordic<float>"(float %y_assign_1, float %x_assign_67) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i3"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="819" st_id="60" stage="6" lat="31">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:132  %tmp_i_i3 = call fastcc float @"atan2_cordic<float>"(float %y_assign_1, float %x_assign_67) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i3"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="820" st_id="61" stage="5" lat="31">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:132  %tmp_i_i3 = call fastcc float @"atan2_cordic<float>"(float %y_assign_1, float %x_assign_67) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i3"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="821" st_id="62" stage="4" lat="31">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:132  %tmp_i_i3 = call fastcc float @"atan2_cordic<float>"(float %y_assign_1, float %x_assign_67) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i3"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="822" st_id="63" stage="3" lat="31">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:132  %tmp_i_i3 = call fastcc float @"atan2_cordic<float>"(float %y_assign_1, float %x_assign_67) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i3"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="823" st_id="64" stage="2" lat="31">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:132  %tmp_i_i3 = call fastcc float @"atan2_cordic<float>"(float %y_assign_1, float %x_assign_67) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i3"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="824" st_id="65" stage="1" lat="31">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:132  %tmp_i_i3 = call fastcc float @"atan2_cordic<float>"(float %y_assign_1, float %x_assign_67) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i3"/></StgValue>
</operation>

<operation id="825" st_id="65" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:133  %tmp_428 = fmul float %tmp_i_i3, 1.800000e+02

]]></Node>
<StgValue><ssdm name="tmp_428"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="826" st_id="66" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:133  %tmp_428 = fmul float %tmp_i_i3, 1.800000e+02

]]></Node>
<StgValue><ssdm name="tmp_428"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="827" st_id="67" stage="7" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:134  %v_assign_2 = fdiv float %tmp_428, 0x400921FB40000000

]]></Node>
<StgValue><ssdm name="v_assign_2"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="828" st_id="68" stage="6" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:134  %v_assign_2 = fdiv float %tmp_428, 0x400921FB40000000

]]></Node>
<StgValue><ssdm name="v_assign_2"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="829" st_id="69" stage="5" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:134  %v_assign_2 = fdiv float %tmp_428, 0x400921FB40000000

]]></Node>
<StgValue><ssdm name="v_assign_2"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="830" st_id="70" stage="4" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:134  %v_assign_2 = fdiv float %tmp_428, 0x400921FB40000000

]]></Node>
<StgValue><ssdm name="v_assign_2"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="831" st_id="71" stage="3" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:134  %v_assign_2 = fdiv float %tmp_428, 0x400921FB40000000

]]></Node>
<StgValue><ssdm name="v_assign_2"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="832" st_id="72" stage="2" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:134  %v_assign_2 = fdiv float %tmp_428, 0x400921FB40000000

]]></Node>
<StgValue><ssdm name="v_assign_2"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="833" st_id="73" stage="1" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:134  %v_assign_2 = fdiv float %tmp_428, 0x400921FB40000000

]]></Node>
<StgValue><ssdm name="v_assign_2"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="834" st_id="74" stage="1" lat="1">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:135  %d_assign_2 = fpext float %v_assign_2 to double

]]></Node>
<StgValue><ssdm name="d_assign_2"/></StgValue>
</operation>

<operation id="835" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="64" op_0_bw="64">
<![CDATA[
_ifconv:136  %ireg_V_2 = bitcast double %d_assign_2 to i64

]]></Node>
<StgValue><ssdm name="ireg_V_2"/></StgValue>
</operation>

<operation id="836" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="63" op_0_bw="64">
<![CDATA[
_ifconv:137  %tmp_1161 = trunc i64 %ireg_V_2 to i63

]]></Node>
<StgValue><ssdm name="tmp_1161"/></StgValue>
</operation>

<operation id="837" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ifconv:138  %isneg_2 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_2, i32 63)

]]></Node>
<StgValue><ssdm name="isneg_2"/></StgValue>
</operation>

<operation id="838" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:139  %exp_tmp_V_3 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_2, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="exp_tmp_V_3"/></StgValue>
</operation>

<operation id="839" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="12" op_0_bw="11">
<![CDATA[
_ifconv:140  %tmp_429 = zext i11 %exp_tmp_V_3 to i12

]]></Node>
<StgValue><ssdm name="tmp_429"/></StgValue>
</operation>

<operation id="840" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="52" op_0_bw="64">
<![CDATA[
_ifconv:141  %tmp_1163 = trunc i64 %ireg_V_2 to i52

]]></Node>
<StgValue><ssdm name="tmp_1163"/></StgValue>
</operation>

<operation id="841" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
_ifconv:142  %tmp_430 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_1163)

]]></Node>
<StgValue><ssdm name="tmp_430"/></StgValue>
</operation>

<operation id="842" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="54" op_0_bw="53">
<![CDATA[
_ifconv:143  %p_Result_172 = zext i53 %tmp_430 to i54

]]></Node>
<StgValue><ssdm name="p_Result_172"/></StgValue>
</operation>

<operation id="843" st_id="74" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv:144  %man_V_13 = sub i54 0, %p_Result_172

]]></Node>
<StgValue><ssdm name="man_V_13"/></StgValue>
</operation>

<operation id="844" st_id="74" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
_ifconv:145  %man_V_14 = select i1 %isneg_2, i54 %man_V_13, i54 %p_Result_172

]]></Node>
<StgValue><ssdm name="man_V_14"/></StgValue>
</operation>

<operation id="845" st_id="74" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
_ifconv:146  %tmp_431 = icmp eq i63 %tmp_1161, 0

]]></Node>
<StgValue><ssdm name="tmp_431"/></StgValue>
</operation>

<operation id="846" st_id="74" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:147  %F2_3 = sub i12 1075, %tmp_429

]]></Node>
<StgValue><ssdm name="F2_3"/></StgValue>
</operation>

<operation id="847" st_id="74" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:148  %tmp_432 = icmp sgt i12 %F2_3, 16

]]></Node>
<StgValue><ssdm name="tmp_432"/></StgValue>
</operation>

<operation id="848" st_id="74" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:149  %tmp_433 = add i12 -16, %F2_3

]]></Node>
<StgValue><ssdm name="tmp_433"/></StgValue>
</operation>

<operation id="849" st_id="74" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:150  %tmp_434 = sub i12 16, %F2_3

]]></Node>
<StgValue><ssdm name="tmp_434"/></StgValue>
</operation>

<operation id="850" st_id="74" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ifconv:151  %sh_amt_3 = select i1 %tmp_432, i12 %tmp_433, i12 %tmp_434

]]></Node>
<StgValue><ssdm name="sh_amt_3"/></StgValue>
</operation>

<operation id="851" st_id="74" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:153  %tmp_435 = icmp eq i12 %F2_3, 16

]]></Node>
<StgValue><ssdm name="tmp_435"/></StgValue>
</operation>

<operation id="852" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="54">
<![CDATA[
_ifconv:154  %tmp_1164 = trunc i54 %man_V_14 to i32

]]></Node>
<StgValue><ssdm name="tmp_1164"/></StgValue>
</operation>

<operation id="853" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:156  %tmp_1165 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_3, i32 5, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_1165"/></StgValue>
</operation>

<operation id="854" st_id="74" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv:157  %icmp15 = icmp eq i7 %tmp_1165, 0

]]></Node>
<StgValue><ssdm name="icmp15"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="855" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:152  %sh_amt_3_cast = sext i12 %sh_amt_3 to i32

]]></Node>
<StgValue><ssdm name="sh_amt_3_cast"/></StgValue>
</operation>

<operation id="856" st_id="75" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:155  %tmp_436 = icmp ult i12 %sh_amt_3, 54

]]></Node>
<StgValue><ssdm name="tmp_436"/></StgValue>
</operation>

<operation id="857" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="54" op_0_bw="32">
<![CDATA[
_ifconv:158  %tmp_437 = zext i32 %sh_amt_3_cast to i54

]]></Node>
<StgValue><ssdm name="tmp_437"/></StgValue>
</operation>

<operation id="858" st_id="75" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv:159  %tmp_438 = ashr i54 %man_V_14, %tmp_437

]]></Node>
<StgValue><ssdm name="tmp_438"/></StgValue>
</operation>

<operation id="859" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="32" op_0_bw="54">
<![CDATA[
_ifconv:160  %tmp_1166 = trunc i54 %tmp_438 to i32

]]></Node>
<StgValue><ssdm name="tmp_1166"/></StgValue>
</operation>

<operation id="860" st_id="75" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:161  %storemerge = select i1 %isneg_2, i32 -1, i32 0

]]></Node>
<StgValue><ssdm name="storemerge"/></StgValue>
</operation>

<operation id="861" st_id="75" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:162  %tmp_439 = shl i32 %tmp_1164, %sh_amt_3_cast

]]></Node>
<StgValue><ssdm name="tmp_439"/></StgValue>
</operation>

<operation id="862" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:163  %sel_tmp1 = xor i1 %tmp_431, true

]]></Node>
<StgValue><ssdm name="sel_tmp1"/></StgValue>
</operation>

<operation id="863" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:164  %sel_tmp2 = and i1 %tmp_435, %sel_tmp1

]]></Node>
<StgValue><ssdm name="sel_tmp2"/></StgValue>
</operation>

<operation id="864" st_id="75" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:165  %sel_tmp3 = select i1 %sel_tmp2, i32 %tmp_1164, i32 0

]]></Node>
<StgValue><ssdm name="sel_tmp3"/></StgValue>
</operation>

<operation id="865" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:166  %sel_tmp6_demorgan = or i1 %tmp_431, %tmp_435

]]></Node>
<StgValue><ssdm name="sel_tmp6_demorgan"/></StgValue>
</operation>

<operation id="866" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:167  %sel_tmp6 = xor i1 %sel_tmp6_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp6"/></StgValue>
</operation>

<operation id="867" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:168  %sel_tmp7 = and i1 %tmp_432, %sel_tmp6

]]></Node>
<StgValue><ssdm name="sel_tmp7"/></StgValue>
</operation>

<operation id="868" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:169  %sel_tmp8 = xor i1 %tmp_436, true

]]></Node>
<StgValue><ssdm name="sel_tmp8"/></StgValue>
</operation>

<operation id="869" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:170  %sel_tmp9 = and i1 %sel_tmp7, %sel_tmp8

]]></Node>
<StgValue><ssdm name="sel_tmp9"/></StgValue>
</operation>

<operation id="870" st_id="75" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:171  %sel_tmp10 = select i1 %sel_tmp9, i32 %storemerge, i32 %sel_tmp3

]]></Node>
<StgValue><ssdm name="sel_tmp10"/></StgValue>
</operation>

<operation id="871" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:172  %sel_tmp15 = and i1 %sel_tmp7, %tmp_436

]]></Node>
<StgValue><ssdm name="sel_tmp15"/></StgValue>
</operation>

<operation id="872" st_id="75" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:173  %sel_tmp16 = select i1 %sel_tmp15, i32 %tmp_1166, i32 %sel_tmp10

]]></Node>
<StgValue><ssdm name="sel_tmp16"/></StgValue>
</operation>

<operation id="873" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:174  %sel_tmp21_demorgan = or i1 %sel_tmp6_demorgan, %tmp_432

]]></Node>
<StgValue><ssdm name="sel_tmp21_demorgan"/></StgValue>
</operation>

<operation id="874" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:175  %sel_tmp21 = xor i1 %sel_tmp21_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp21"/></StgValue>
</operation>

<operation id="875" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:176  %sel_tmp22 = and i1 %icmp15, %sel_tmp21

]]></Node>
<StgValue><ssdm name="sel_tmp22"/></StgValue>
</operation>

<operation id="876" st_id="75" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:177  %p_Val2_157 = select i1 %sel_tmp22, i32 %tmp_439, i32 %sel_tmp16

]]></Node>
<StgValue><ssdm name="p_Val2_157"/></StgValue>
</operation>

<operation id="877" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:178  %tmp_1167 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_157, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_1167"/></StgValue>
</operation>

<operation id="878" st_id="75" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:179  %Ang_V_1 = add i32 23592960, %p_Val2_157

]]></Node>
<StgValue><ssdm name="Ang_V_1"/></StgValue>
</operation>

<operation id="879" st_id="75" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:180  %p_Val2_57 = select i1 %tmp_1167, i32 %Ang_V_1, i32 %p_Val2_157

]]></Node>
<StgValue><ssdm name="p_Val2_57"/></StgValue>
</operation>

<operation id="880" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="33" op_0_bw="32">
<![CDATA[
_ifconv:285  %tmp_461 = sext i32 %p_Val2_57 to i33

]]></Node>
<StgValue><ssdm name="tmp_461"/></StgValue>
</operation>

<operation id="881" st_id="75" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ifconv:286  %r_V_6 = sub nsw i33 %tmp_461, %tmp_395

]]></Node>
<StgValue><ssdm name="r_V_6"/></StgValue>
</operation>

<operation id="882" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
_ifconv:291  %tmp_1192 = call i1 @_ssdm_op_BitSelect.i1.i33.i32(i33 %r_V_6, i32 32)

]]></Node>
<StgValue><ssdm name="tmp_1192"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">
</state>

<state id="77" st_id="77">

<operation id="883" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="36" op_0_bw="36" op_1_bw="33" op_2_bw="3">
<![CDATA[
_ifconv:287  %r_V_s = call i36 @_ssdm_op_BitConcatenate.i36.i33.i3(i33 %r_V_6, i3 0)

]]></Node>
<StgValue><ssdm name="r_V_s"/></StgValue>
</operation>

<operation id="884" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="73" op_0_bw="36">
<![CDATA[
_ifconv:288  %sext_cast = sext i36 %r_V_s to i73

]]></Node>
<StgValue><ssdm name="sext_cast"/></StgValue>
</operation>

<operation id="885" st_id="77" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="73" op_0_bw="73" op_1_bw="73">
<![CDATA[
_ifconv:289  %mul = mul i73 97734366914, %sext_cast

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="886" st_id="77" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="842">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
<literal name="tmp_1192" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="73" op_0_bw="73" op_1_bw="73">
<![CDATA[
_ifconv:290  %neg_mul = sub i73 0, %mul

]]></Node>
<StgValue><ssdm name="neg_mul"/></StgValue>
</operation>

<operation id="887" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="841">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
<literal name="tmp_1192" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="28" op_0_bw="28" op_1_bw="73" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:292  %tmp_1193 = call i28 @_ssdm_op_PartSelect.i28.i73.i32.i32(i73 %neg_mul, i32 45, i32 72)

]]></Node>
<StgValue><ssdm name="tmp_1193"/></StgValue>
</operation>

<operation id="888" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="840">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
<literal name="tmp_1192" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="36" op_0_bw="28">
<![CDATA[
_ifconv:293  %tmp_233 = sext i28 %tmp_1193 to i36

]]></Node>
<StgValue><ssdm name="tmp_233"/></StgValue>
</operation>

<operation id="889" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="28" op_0_bw="28" op_1_bw="73" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:294  %tmp_1194 = call i28 @_ssdm_op_PartSelect.i28.i73.i32.i32(i73 %mul, i32 45, i32 72)

]]></Node>
<StgValue><ssdm name="tmp_1194"/></StgValue>
</operation>

<operation id="890" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="36" op_0_bw="28">
<![CDATA[
_ifconv:295  %tmp_234 = sext i28 %tmp_1194 to i36

]]></Node>
<StgValue><ssdm name="tmp_234"/></StgValue>
</operation>

<operation id="891" st_id="77" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="839">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
<literal name="tmp_1192" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="36" op_0_bw="1" op_1_bw="36" op_2_bw="36">
<![CDATA[
_ifconv:296  %tmp_235 = select i1 %tmp_1192, i36 %tmp_233, i36 %tmp_234

]]></Node>
<StgValue><ssdm name="tmp_235"/></StgValue>
</operation>

<operation id="892" st_id="77" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="838">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
<literal name="tmp_1192" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
_ifconv:297  %neg_ti = sub i36 0, %tmp_235

]]></Node>
<StgValue><ssdm name="neg_ti"/></StgValue>
</operation>

<operation id="893" st_id="77" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="36" op_0_bw="1" op_1_bw="36" op_2_bw="36">
<![CDATA[
_ifconv:298  %tmp_462 = select i1 %tmp_1192, i36 %neg_ti, i36 %tmp_234

]]></Node>
<StgValue><ssdm name="tmp_462"/></StgValue>
</operation>

<operation id="894" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="27" op_0_bw="36">
<![CDATA[
_ifconv:299  %tmp_1195 = trunc i36 %tmp_462 to i27

]]></Node>
<StgValue><ssdm name="tmp_1195"/></StgValue>
</operation>

<operation id="895" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="28" op_0_bw="36">
<![CDATA[
_ifconv:300  %tmp_1196 = trunc i36 %tmp_462 to i28

]]></Node>
<StgValue><ssdm name="tmp_1196"/></StgValue>
</operation>

<operation id="896" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="9" op_0_bw="9" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:303  %tmp_1198 = call i9 @_ssdm_op_PartSelect.i9.i36.i32.i32(i36 %tmp_462, i32 19, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_1198"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="897" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="1" op_0_bw="1" op_1_bw="36" op_2_bw="32">
<![CDATA[
_ifconv:301  %tmp_1197 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %tmp_462, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_1197"/></StgValue>
</operation>

<operation id="898" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
_ifconv:302  %p_Val2_62 = add i28 524288, %tmp_1196

]]></Node>
<StgValue><ssdm name="p_Val2_62"/></StgValue>
</operation>

<operation id="899" st_id="78" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:304  %icmp32 = icmp slt i9 %tmp_1198, 1

]]></Node>
<StgValue><ssdm name="icmp32"/></StgValue>
</operation>

<operation id="900" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ifconv:305  %p_Val2_71_cast = add i27 -524288, %tmp_1195

]]></Node>
<StgValue><ssdm name="p_Val2_71_cast"/></StgValue>
</operation>

<operation id="901" st_id="78" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
_ifconv:306  %p_Val2_96_Val2_s = select i1 %icmp32, i27 %tmp_1195, i27 %p_Val2_71_cast

]]></Node>
<StgValue><ssdm name="p_Val2_96_Val2_s"/></StgValue>
</operation>

<operation id="902" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="28" op_0_bw="27">
<![CDATA[
_ifconv:307  %p_Val2_96_Val2_1 = zext i27 %p_Val2_96_Val2_s to i28

]]></Node>
<StgValue><ssdm name="p_Val2_96_Val2_1"/></StgValue>
</operation>

<operation id="903" st_id="78" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="28" op_0_bw="1" op_1_bw="28" op_2_bw="28">
<![CDATA[
_ifconv:308  %p_Val2_63 = select i1 %tmp_1197, i28 %p_Val2_62, i28 %p_Val2_96_Val2_1

]]></Node>
<StgValue><ssdm name="p_Val2_63"/></StgValue>
</operation>

<operation id="904" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="32" op_0_bw="28">
<![CDATA[
_ifconv:309  %p_Val2_150_cast = sext i28 %p_Val2_63 to i32

]]></Node>
<StgValue><ssdm name="p_Val2_150_cast"/></StgValue>
</operation>

<operation id="905" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="16" op_0_bw="28">
<![CDATA[
_ifconv:338  %tmp_1205 = trunc i28 %p_Val2_63 to i16

]]></Node>
<StgValue><ssdm name="tmp_1205"/></StgValue>
</operation>

<operation id="906" st_id="78" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:339  %tmp_i_i7 = icmp eq i16 %tmp_1205, 0

]]></Node>
<StgValue><ssdm name="tmp_i_i7"/></StgValue>
</operation>

<operation id="907" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="16" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv:340  %p_Result_40 = call i32 @llvm.part.set.i32.i16(i32 %p_Val2_150_cast, i16 0, i32 0, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_40"/></StgValue>
</operation>

<operation id="908" st_id="78" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:341  %p_Val2_106 = select i1 %tmp_i_i7, i32 %p_Val2_150_cast, i32 %p_Result_40

]]></Node>
<StgValue><ssdm name="p_Val2_106"/></StgValue>
</operation>

<operation id="909" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:342  %ret_V_33 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %p_Val2_106, i32 16, i32 31)

]]></Node>
<StgValue><ssdm name="ret_V_33"/></StgValue>
</operation>

<operation id="910" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:343  %tmp_1206 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_106, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_1206"/></StgValue>
</operation>

<operation id="911" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="16" op_0_bw="32">
<![CDATA[
_ifconv:344  %tmp_1207 = trunc i32 %p_Val2_106 to i16

]]></Node>
<StgValue><ssdm name="tmp_1207"/></StgValue>
</operation>

<operation id="912" st_id="78" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:345  %tmp_465 = icmp eq i16 %tmp_1207, 0

]]></Node>
<StgValue><ssdm name="tmp_465"/></StgValue>
</operation>

<operation id="913" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:346  %ret_V_34 = add i16 1, %ret_V_33

]]></Node>
<StgValue><ssdm name="ret_V_34"/></StgValue>
</operation>

<operation id="914" st_id="78" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:347  %p_7 = select i1 %tmp_465, i16 %ret_V_33, i16 %ret_V_34

]]></Node>
<StgValue><ssdm name="p_7"/></StgValue>
</operation>

<operation id="915" st_id="78" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:348  %p_9 = select i1 %tmp_1206, i16 %p_7, i16 %ret_V_33

]]></Node>
<StgValue><ssdm name="p_9"/></StgValue>
</operation>

<operation id="916" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:349  %o0_cast = sext i16 %p_9 to i17

]]></Node>
<StgValue><ssdm name="o0_cast"/></StgValue>
</operation>

<operation id="917" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:350  %tmp_466 = add i17 1, %o0_cast

]]></Node>
<StgValue><ssdm name="tmp_466"/></StgValue>
</operation>

<operation id="918" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="10" op_0_bw="16">
<![CDATA[
_ifconv:351  %tmp_1208 = trunc i16 %p_9 to i10

]]></Node>
<StgValue><ssdm name="tmp_1208"/></StgValue>
</operation>

<operation id="919" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="14" op_0_bw="14" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:352  %tmp_1209 = call i14 @_ssdm_op_PartSelect.i14.i17.i32.i32(i17 %tmp_466, i32 3, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1209"/></StgValue>
</operation>

<operation id="920" st_id="78" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ifconv:353  %icmp35 = icmp slt i14 %tmp_1209, 1

]]></Node>
<StgValue><ssdm name="icmp35"/></StgValue>
</operation>

<operation id="921" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:358  %tmp_469 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 %p_9, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_469"/></StgValue>
</operation>

<operation id="922" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:359  %p_Val2_68 = sub i32 %p_Val2_150_cast, %tmp_469

]]></Node>
<StgValue><ssdm name="p_Val2_68"/></StgValue>
</operation>

<operation id="923" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="10" op_0_bw="16">
<![CDATA[
_ifconv:391  %tmp_1210 = trunc i16 %p_9 to i10

]]></Node>
<StgValue><ssdm name="tmp_1210"/></StgValue>
</operation>

<operation id="924" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
_ifconv:400  %tmp_241_cast = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %tmp_1213, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_241_cast"/></StgValue>
</operation>

<operation id="925" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:401  %tmp_242 = add i10 %tmp_1210, %tmp_241_cast

]]></Node>
<StgValue><ssdm name="tmp_242"/></StgValue>
</operation>

<operation id="926" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="64" op_0_bw="10">
<![CDATA[
_ifconv:402  %tmp_242_cast = zext i10 %tmp_242 to i64

]]></Node>
<StgValue><ssdm name="tmp_242_cast"/></StgValue>
</operation>

<operation id="927" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:403  %hist_V_addr_4 = getelementptr [288 x i32]* %hist_V, i64 0, i64 %tmp_242_cast

]]></Node>
<StgValue><ssdm name="hist_V_addr_4"/></StgValue>
</operation>

<operation id="928" st_id="78" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="32" op_0_bw="9">
<![CDATA[
_ifconv:404  %p_Val2_142 = load i32* %hist_V_addr_4, align 4

]]></Node>
<StgValue><ssdm name="p_Val2_142"/></StgValue>
</operation>

<operation id="929" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:407  %tmp_1214 = add i10 1, %tmp_1208

]]></Node>
<StgValue><ssdm name="tmp_1214"/></StgValue>
</operation>

<operation id="930" st_id="78" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
_ifconv:408  %tmp_1215 = select i1 %icmp35, i10 %tmp_1214, i10 0

]]></Node>
<StgValue><ssdm name="tmp_1215"/></StgValue>
</operation>

<operation id="931" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
_ifconv:419  %tmp_246_cast = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %tmp_1218, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_246_cast"/></StgValue>
</operation>

<operation id="932" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:420  %tmp_247 = add i10 %tmp_1210, %tmp_246_cast

]]></Node>
<StgValue><ssdm name="tmp_247"/></StgValue>
</operation>

<operation id="933" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="64" op_0_bw="10">
<![CDATA[
_ifconv:421  %tmp_247_cast = zext i10 %tmp_247 to i64

]]></Node>
<StgValue><ssdm name="tmp_247_cast"/></StgValue>
</operation>

<operation id="934" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:422  %hist_V_addr_6 = getelementptr [288 x i32]* %hist_V, i64 0, i64 %tmp_247_cast

]]></Node>
<StgValue><ssdm name="hist_V_addr_6"/></StgValue>
</operation>

<operation id="935" st_id="78" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="32" op_0_bw="9">
<![CDATA[
_ifconv:426  %p_Val2_144 = load i32* %hist_V_addr_6, align 4

]]></Node>
<StgValue><ssdm name="p_Val2_144"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="936" st_id="79" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:369  %p_Val2_74 = sub i32 %p_Val2_70, %p_Val2_73

]]></Node>
<StgValue><ssdm name="p_Val2_74"/></StgValue>
</operation>

<operation id="937" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="48" op_0_bw="32">
<![CDATA[
_ifconv:374  %OP1_V_5_cast = sext i32 %p_Val2_73 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_5_cast"/></StgValue>
</operation>

<operation id="938" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="48" op_0_bw="32">
<![CDATA[
_ifconv:375  %OP2_V_22_cast = sext i32 %p_Val2_68 to i48

]]></Node>
<StgValue><ssdm name="OP2_V_22_cast"/></StgValue>
</operation>

<operation id="939" st_id="79" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ifconv:376  %p_Val2_78 = mul i48 %OP1_V_5_cast, %OP2_V_22_cast

]]></Node>
<StgValue><ssdm name="p_Val2_78"/></StgValue>
</operation>

<operation id="940" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:377  %p_Val2_79 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_78, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_79"/></StgValue>
</operation>

<operation id="941" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="48" op_0_bw="32">
<![CDATA[
_ifconv:379  %OP1_V_6_cast = sext i32 %p_Val2_74 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_6_cast"/></StgValue>
</operation>

<operation id="942" st_id="79" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ifconv:380  %p_Val2_81 = mul i48 %OP1_V_6_cast, %OP2_V_22_cast

]]></Node>
<StgValue><ssdm name="p_Val2_81"/></StgValue>
</operation>

<operation id="943" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:381  %p_Val2_82 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_81, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_82"/></StgValue>
</operation>

<operation id="944" st_id="79" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="32" op_0_bw="9">
<![CDATA[
_ifconv:404  %p_Val2_142 = load i32* %hist_V_addr_4, align 4

]]></Node>
<StgValue><ssdm name="p_Val2_142"/></StgValue>
</operation>

<operation id="945" st_id="79" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:409  %tmp_243 = add i10 %tmp_1215, %tmp_241_cast

]]></Node>
<StgValue><ssdm name="tmp_243"/></StgValue>
</operation>

<operation id="946" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="64" op_0_bw="10">
<![CDATA[
_ifconv:410  %tmp_243_cast = zext i10 %tmp_243 to i64

]]></Node>
<StgValue><ssdm name="tmp_243_cast"/></StgValue>
</operation>

<operation id="947" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:411  %hist_V_addr_5 = getelementptr [288 x i32]* %hist_V, i64 0, i64 %tmp_243_cast

]]></Node>
<StgValue><ssdm name="hist_V_addr_5"/></StgValue>
</operation>

<operation id="948" st_id="79" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:423  %tmp_248 = add i10 %tmp_1215, %tmp_246_cast

]]></Node>
<StgValue><ssdm name="tmp_248"/></StgValue>
</operation>

<operation id="949" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="64" op_0_bw="10">
<![CDATA[
_ifconv:424  %tmp_248_cast = zext i10 %tmp_248 to i64

]]></Node>
<StgValue><ssdm name="tmp_248_cast"/></StgValue>
</operation>

<operation id="950" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:425  %hist_V_addr_7 = getelementptr [288 x i32]* %hist_V, i64 0, i64 %tmp_248_cast

]]></Node>
<StgValue><ssdm name="hist_V_addr_7"/></StgValue>
</operation>

<operation id="951" st_id="79" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="32" op_0_bw="9">
<![CDATA[
_ifconv:426  %p_Val2_144 = load i32* %hist_V_addr_6, align 4

]]></Node>
<StgValue><ssdm name="p_Val2_144"/></StgValue>
</operation>

<operation id="952" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
_ifconv:441  %tmp_254_cast = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %tmp_1221, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_254_cast"/></StgValue>
</operation>

<operation id="953" st_id="79" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:442  %tmp_255 = add i10 %tmp_1210, %tmp_254_cast

]]></Node>
<StgValue><ssdm name="tmp_255"/></StgValue>
</operation>

<operation id="954" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="64" op_0_bw="10">
<![CDATA[
_ifconv:443  %tmp_255_cast = zext i10 %tmp_255 to i64

]]></Node>
<StgValue><ssdm name="tmp_255_cast"/></StgValue>
</operation>

<operation id="955" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:444  %hist_V_addr_8 = getelementptr [288 x i32]* %hist_V, i64 0, i64 %tmp_255_cast

]]></Node>
<StgValue><ssdm name="hist_V_addr_8"/></StgValue>
</operation>

<operation id="956" st_id="79" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:445  %tmp_256 = add i10 %tmp_1215, %tmp_254_cast

]]></Node>
<StgValue><ssdm name="tmp_256"/></StgValue>
</operation>

<operation id="957" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="64" op_0_bw="10">
<![CDATA[
_ifconv:446  %tmp_256_cast = zext i10 %tmp_256 to i64

]]></Node>
<StgValue><ssdm name="tmp_256_cast"/></StgValue>
</operation>

<operation id="958" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:447  %hist_V_addr_9 = getelementptr [288 x i32]* %hist_V, i64 0, i64 %tmp_256_cast

]]></Node>
<StgValue><ssdm name="hist_V_addr_9"/></StgValue>
</operation>

<operation id="959" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
_ifconv:451  %tmp_259_cast = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %tmp_1224, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_259_cast"/></StgValue>
</operation>

<operation id="960" st_id="79" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:452  %tmp_260 = add i10 %tmp_1210, %tmp_259_cast

]]></Node>
<StgValue><ssdm name="tmp_260"/></StgValue>
</operation>

<operation id="961" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="64" op_0_bw="10">
<![CDATA[
_ifconv:453  %tmp_260_cast = zext i10 %tmp_260 to i64

]]></Node>
<StgValue><ssdm name="tmp_260_cast"/></StgValue>
</operation>

<operation id="962" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:454  %hist_V_addr_10 = getelementptr [288 x i32]* %hist_V, i64 0, i64 %tmp_260_cast

]]></Node>
<StgValue><ssdm name="hist_V_addr_10"/></StgValue>
</operation>

<operation id="963" st_id="79" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:455  %tmp_261 = add i10 %tmp_1215, %tmp_259_cast

]]></Node>
<StgValue><ssdm name="tmp_261"/></StgValue>
</operation>

<operation id="964" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="64" op_0_bw="10">
<![CDATA[
_ifconv:456  %tmp_261_cast = zext i10 %tmp_261 to i64

]]></Node>
<StgValue><ssdm name="tmp_261_cast"/></StgValue>
</operation>

<operation id="965" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:457  %hist_V_addr_11 = getelementptr [288 x i32]* %hist_V, i64 0, i64 %tmp_261_cast

]]></Node>
<StgValue><ssdm name="hist_V_addr_11"/></StgValue>
</operation>

<operation id="966" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="32" op_0_bw="9">
<![CDATA[
_ifconv:458  %p_Val2_146 = load i32* %hist_V_addr_8, align 4

]]></Node>
<StgValue><ssdm name="p_Val2_146"/></StgValue>
</operation>

<operation id="967" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="32" op_0_bw="9">
<![CDATA[
_ifconv:464  %p_Val2_148 = load i32* %hist_V_addr_10, align 4

]]></Node>
<StgValue><ssdm name="p_Val2_148"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="968" st_id="80" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:373  %p_Val2_77 = sub i32 %p_Val2_71, %p_Val2_76

]]></Node>
<StgValue><ssdm name="p_Val2_77"/></StgValue>
</operation>

<operation id="969" st_id="80" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:378  %p_Val2_80 = sub i32 %p_Val2_73, %p_Val2_79

]]></Node>
<StgValue><ssdm name="p_Val2_80"/></StgValue>
</operation>

<operation id="970" st_id="80" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:382  %p_Val2_83 = sub i32 %p_Val2_74, %p_Val2_82

]]></Node>
<StgValue><ssdm name="p_Val2_83"/></StgValue>
</operation>

<operation id="971" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="48" op_0_bw="32">
<![CDATA[
_ifconv:383  %OP1_V_7_cast = sext i32 %p_Val2_76 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_7_cast"/></StgValue>
</operation>

<operation id="972" st_id="80" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ifconv:384  %p_Val2_84 = mul i48 %OP1_V_7_cast, %OP2_V_22_cast

]]></Node>
<StgValue><ssdm name="p_Val2_84"/></StgValue>
</operation>

<operation id="973" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:385  %p_Val2_85 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_84, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_85"/></StgValue>
</operation>

<operation id="974" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="48" op_0_bw="32">
<![CDATA[
_ifconv:387  %OP1_V_8_cast = sext i32 %p_Val2_77 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_8_cast"/></StgValue>
</operation>

<operation id="975" st_id="80" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ifconv:388  %p_Val2_87 = mul i48 %OP1_V_8_cast, %OP2_V_22_cast

]]></Node>
<StgValue><ssdm name="p_Val2_87"/></StgValue>
</operation>

<operation id="976" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:389  %p_Val2_88 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_87, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_88"/></StgValue>
</operation>

<operation id="977" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="32" op_0_bw="9">
<![CDATA[
_ifconv:458  %p_Val2_146 = load i32* %hist_V_addr_8, align 4

]]></Node>
<StgValue><ssdm name="p_Val2_146"/></StgValue>
</operation>

<operation id="978" st_id="80" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:459  %p_Val2_94 = add i32 %p_Val2_83, %p_Val2_146

]]></Node>
<StgValue><ssdm name="p_Val2_94"/></StgValue>
</operation>

<operation id="979" st_id="80" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
_ifconv:460  store i32 %p_Val2_94, i32* %hist_V_addr_8, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="980" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="32" op_0_bw="9">
<![CDATA[
_ifconv:464  %p_Val2_148 = load i32* %hist_V_addr_10, align 4

]]></Node>
<StgValue><ssdm name="p_Val2_148"/></StgValue>
</operation>

<operation id="981" st_id="80" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:465  %p_Val2_96 = add i32 %p_Val2_80, %p_Val2_148

]]></Node>
<StgValue><ssdm name="p_Val2_96"/></StgValue>
</operation>

<operation id="982" st_id="80" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
_ifconv:466  store i32 %p_Val2_96, i32* %hist_V_addr_10, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="983" st_id="81" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:386  %p_Val2_86 = sub i32 %p_Val2_76, %p_Val2_85

]]></Node>
<StgValue><ssdm name="p_Val2_86"/></StgValue>
</operation>

<operation id="984" st_id="81" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:390  %p_Val2_89 = sub i32 %p_Val2_77, %p_Val2_88

]]></Node>
<StgValue><ssdm name="p_Val2_89"/></StgValue>
</operation>

<operation id="985" st_id="81" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:405  %p_Val2_90 = add i32 %p_Val2_89, %p_Val2_142

]]></Node>
<StgValue><ssdm name="p_Val2_90"/></StgValue>
</operation>

<operation id="986" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
_ifconv:406  store i32 %p_Val2_90, i32* %hist_V_addr_4, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="987" st_id="81" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:427  %p_Val2_92 = add i32 %p_Val2_86, %p_Val2_144

]]></Node>
<StgValue><ssdm name="p_Val2_92"/></StgValue>
</operation>

<operation id="988" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
_ifconv:428  store i32 %p_Val2_92, i32* %hist_V_addr_6, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="989" st_id="82" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="32" op_0_bw="9">
<![CDATA[
_ifconv:412  %p_Val2_143 = load i32* %hist_V_addr_5, align 4

]]></Node>
<StgValue><ssdm name="p_Val2_143"/></StgValue>
</operation>

<operation id="990" st_id="82" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="32" op_0_bw="9">
<![CDATA[
_ifconv:429  %p_Val2_145 = load i32* %hist_V_addr_7, align 4

]]></Node>
<StgValue><ssdm name="p_Val2_145"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="991" st_id="83" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="32" op_0_bw="9">
<![CDATA[
_ifconv:412  %p_Val2_143 = load i32* %hist_V_addr_5, align 4

]]></Node>
<StgValue><ssdm name="p_Val2_143"/></StgValue>
</operation>

<operation id="992" st_id="83" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="32" op_0_bw="9">
<![CDATA[
_ifconv:429  %p_Val2_145 = load i32* %hist_V_addr_7, align 4

]]></Node>
<StgValue><ssdm name="p_Val2_145"/></StgValue>
</operation>

<operation id="993" st_id="83" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="32" op_0_bw="9">
<![CDATA[
_ifconv:461  %p_Val2_147 = load i32* %hist_V_addr_9, align 4

]]></Node>
<StgValue><ssdm name="p_Val2_147"/></StgValue>
</operation>

<operation id="994" st_id="83" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="32" op_0_bw="9">
<![CDATA[
_ifconv:467  %p_Val2_149 = load i32* %hist_V_addr_11, align 4

]]></Node>
<StgValue><ssdm name="p_Val2_149"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="995" st_id="84" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:413  %p_Val2_91 = add i32 %p_Val2_88, %p_Val2_143

]]></Node>
<StgValue><ssdm name="p_Val2_91"/></StgValue>
</operation>

<operation id="996" st_id="84" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
_ifconv:414  store i32 %p_Val2_91, i32* %hist_V_addr_5, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="997" st_id="84" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:430  %p_Val2_93 = add i32 %p_Val2_85, %p_Val2_145

]]></Node>
<StgValue><ssdm name="p_Val2_93"/></StgValue>
</operation>

<operation id="998" st_id="84" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
_ifconv:431  store i32 %p_Val2_93, i32* %hist_V_addr_7, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="999" st_id="84" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="32" op_0_bw="9">
<![CDATA[
_ifconv:461  %p_Val2_147 = load i32* %hist_V_addr_9, align 4

]]></Node>
<StgValue><ssdm name="p_Val2_147"/></StgValue>
</operation>

<operation id="1000" st_id="84" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="32" op_0_bw="9">
<![CDATA[
_ifconv:467  %p_Val2_149 = load i32* %hist_V_addr_11, align 4

]]></Node>
<StgValue><ssdm name="p_Val2_149"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="1001" st_id="85" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:462  %p_Val2_95 = add i32 %p_Val2_82, %p_Val2_147

]]></Node>
<StgValue><ssdm name="p_Val2_95"/></StgValue>
</operation>

<operation id="1002" st_id="85" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
_ifconv:463  store i32 %p_Val2_95, i32* %hist_V_addr_9, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1003" st_id="85" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:468  %p_Val2_97 = add i32 %p_Val2_79, %p_Val2_149

]]></Node>
<StgValue><ssdm name="p_Val2_97"/></StgValue>
</operation>

<operation id="1004" st_id="85" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
_ifconv:469  store i32 %p_Val2_97, i32* %hist_V_addr_11, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1005" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="or_cond_206" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:470  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="1006" st_id="86" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %i_7 = add nsw i32 %i_op_assign_4, 1

]]></Node>
<StgValue><ssdm name="i_7"/></StgValue>
</operation>

<operation id="1007" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="1008" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader1180:0  %indvar_flatten2 = phi i8 [ %indvar_flatten_next3, %.loopexit.loopexit ], [ 0, %.preheader1180.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten2"/></StgValue>
</operation>

<operation id="1009" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader1180:1  %i9 = phi i3 [ %i9_mid2, %.loopexit.loopexit ], [ 0, %.preheader1180.preheader ]

]]></Node>
<StgValue><ssdm name="i9"/></StgValue>
</operation>

<operation id="1010" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.preheader1180:2  %indvar_flatten3 = phi i7 [ %indvar_flatten_next2, %.loopexit.loopexit ], [ 0, %.preheader1180.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten3"/></StgValue>
</operation>

<operation id="1011" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader1180:3  %j9 = phi i3 [ %j9_mid2, %.loopexit.loopexit ], [ 0, %.preheader1180.preheader ]

]]></Node>
<StgValue><ssdm name="j9"/></StgValue>
</operation>

<operation id="1012" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader1180:4  %k5 = phi i4 [ %k_5, %.loopexit.loopexit ], [ 0, %.preheader1180.preheader ]

]]></Node>
<StgValue><ssdm name="k5"/></StgValue>
</operation>

<operation id="1013" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="2" op_0_bw="3">
<![CDATA[
.preheader1180:5  %tmp_1148 = trunc i3 %i9 to i2

]]></Node>
<StgValue><ssdm name="tmp_1148"/></StgValue>
</operation>

<operation id="1014" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader1180:6  %tmp_400 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %tmp_1148, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_400"/></StgValue>
</operation>

<operation id="1015" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="4" op_0_bw="3">
<![CDATA[
.preheader1180:7  %tmp_504_cast = zext i3 %j9 to i4

]]></Node>
<StgValue><ssdm name="tmp_504_cast"/></StgValue>
</operation>

<operation id="1016" st_id="87" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader1180:8  %tmp_401 = add i4 %tmp_400, %tmp_504_cast

]]></Node>
<StgValue><ssdm name="tmp_401"/></StgValue>
</operation>

<operation id="1017" st_id="87" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader1180:9  %j_4 = add i3 1, %j9

]]></Node>
<StgValue><ssdm name="j_4"/></StgValue>
</operation>

<operation id="1018" st_id="87" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader1180:10  %exitcond_flatten3 = icmp eq i8 %indvar_flatten2, -128

]]></Node>
<StgValue><ssdm name="exitcond_flatten3"/></StgValue>
</operation>

<operation id="1019" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader1180:11  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1020" st_id="87" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader1180:12  %indvar_flatten_next3 = add i8 1, %indvar_flatten2

]]></Node>
<StgValue><ssdm name="indvar_flatten_next3"/></StgValue>
</operation>

<operation id="1021" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1180:13  br i1 %exitcond_flatten3, label %.preheader.preheader, label %.loopexit.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1022" st_id="87" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.loopexit.loopexit:0  %exitcond_flatten2 = icmp eq i7 %indvar_flatten3, 32

]]></Node>
<StgValue><ssdm name="exitcond_flatten2"/></StgValue>
</operation>

<operation id="1023" st_id="87" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.loopexit.loopexit:1  %j9_mid = select i1 %exitcond_flatten2, i3 0, i3 %j9

]]></Node>
<StgValue><ssdm name="j9_mid"/></StgValue>
</operation>

<operation id="1024" st_id="87" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.loopexit.loopexit:2  %i_6_mid1 = add i3 2, %i9

]]></Node>
<StgValue><ssdm name="i_6_mid1"/></StgValue>
</operation>

<operation id="1025" st_id="87" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.loopexit.loopexit:3  %i_s = add i3 1, %i9

]]></Node>
<StgValue><ssdm name="i_s"/></StgValue>
</operation>

<operation id="1026" st_id="87" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.loopexit.loopexit:4  %tmp_457_mid2_v = select i1 %exitcond_flatten2, i3 %i_6_mid1, i3 %i_s

]]></Node>
<StgValue><ssdm name="tmp_457_mid2_v"/></StgValue>
</operation>

<operation id="1027" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
.loopexit.loopexit:5  %tmp_218 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp_457_mid2_v, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_218"/></StgValue>
</operation>

<operation id="1028" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="7" op_0_bw="6">
<![CDATA[
.loopexit.loopexit:6  %p_shl6_cast = zext i6 %tmp_218 to i7

]]></Node>
<StgValue><ssdm name="p_shl6_cast"/></StgValue>
</operation>

<operation id="1029" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
.loopexit.loopexit:7  %tmp_219 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %tmp_457_mid2_v, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_219"/></StgValue>
</operation>

<operation id="1030" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="7" op_0_bw="4">
<![CDATA[
.loopexit.loopexit:8  %p_shl7_cast = zext i4 %tmp_219 to i7

]]></Node>
<StgValue><ssdm name="p_shl7_cast"/></StgValue>
</operation>

<operation id="1031" st_id="87" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.loopexit.loopexit:9  %tmp_220 = sub i7 %p_shl6_cast, %p_shl7_cast

]]></Node>
<StgValue><ssdm name="tmp_220"/></StgValue>
</operation>

<operation id="1032" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="2" op_0_bw="3">
<![CDATA[
.loopexit.loopexit:10  %tmp_1149 = trunc i3 %i_s to i2

]]></Node>
<StgValue><ssdm name="tmp_1149"/></StgValue>
</operation>

<operation id="1033" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
.loopexit.loopexit:11  %tmp_458_mid1 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %tmp_1149, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_458_mid1"/></StgValue>
</operation>

<operation id="1034" st_id="87" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.loopexit.loopexit:12  %tmp_458_mid2 = select i1 %exitcond_flatten2, i4 %tmp_458_mid1, i4 %tmp_400

]]></Node>
<StgValue><ssdm name="tmp_458_mid2"/></StgValue>
</operation>

<operation id="1035" st_id="87" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.loopexit.loopexit:13  %tmp_471_mid = select i1 %exitcond_flatten2, i3 1, i3 %j_4

]]></Node>
<StgValue><ssdm name="tmp_471_mid"/></StgValue>
</operation>

<operation id="1036" st_id="87" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.loopexit.loopexit:14  %not_exitcond_flatten_2 = xor i1 %exitcond_flatten2, true

]]></Node>
<StgValue><ssdm name="not_exitcond_flatten_2"/></StgValue>
</operation>

<operation id="1037" st_id="87" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.loopexit.loopexit:15  %exitcond2 = icmp eq i4 %k5, -8

]]></Node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="1038" st_id="87" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.loopexit.loopexit:16  %exitcond1_mid = and i1 %exitcond2, %not_exitcond_flatten_2

]]></Node>
<StgValue><ssdm name="exitcond1_mid"/></StgValue>
</operation>

<operation id="1039" st_id="87" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.loopexit.loopexit:17  %i9_mid2 = select i1 %exitcond_flatten2, i3 %i_s, i3 %i9

]]></Node>
<StgValue><ssdm name="i9_mid2"/></StgValue>
</operation>

<operation id="1040" st_id="87" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.loopexit.loopexit:18  %j_4_dup = add i3 1, %j9_mid

]]></Node>
<StgValue><ssdm name="j_4_dup"/></StgValue>
</operation>

<operation id="1041" st_id="87" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.loopexit.loopexit:19  %tmp_222 = or i1 %exitcond1_mid, %exitcond_flatten2

]]></Node>
<StgValue><ssdm name="tmp_222"/></StgValue>
</operation>

<operation id="1042" st_id="87" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.loopexit.loopexit:20  %k5_mid2 = select i1 %tmp_222, i4 0, i4 %k5

]]></Node>
<StgValue><ssdm name="k5_mid2"/></StgValue>
</operation>

<operation id="1043" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="4" op_0_bw="3">
<![CDATA[
.loopexit.loopexit:21  %tmp_504_cast_mid1 = zext i3 %j_4_dup to i4

]]></Node>
<StgValue><ssdm name="tmp_504_cast_mid1"/></StgValue>
</operation>

<operation id="1044" st_id="87" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.loopexit.loopexit:22  %tmp_469_mid1 = add i4 %tmp_458_mid2, %tmp_504_cast_mid1

]]></Node>
<StgValue><ssdm name="tmp_469_mid1"/></StgValue>
</operation>

<operation id="1045" st_id="87" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.loopexit.loopexit:23  %tmp_223 = select i1 %exitcond_flatten2, i4 %tmp_458_mid1, i4 %tmp_401

]]></Node>
<StgValue><ssdm name="tmp_223"/></StgValue>
</operation>

<operation id="1046" st_id="87" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.loopexit.loopexit:24  %tmp_224 = select i1 %exitcond1_mid, i4 %tmp_469_mid1, i4 %tmp_223

]]></Node>
<StgValue><ssdm name="tmp_224"/></StgValue>
</operation>

<operation id="1047" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
.loopexit.loopexit:25  %tmp_470_mid2 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %tmp_224, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_470_mid2"/></StgValue>
</operation>

<operation id="1048" st_id="87" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.loopexit.loopexit:26  %j_4_mid1 = add i3 2, %j9_mid

]]></Node>
<StgValue><ssdm name="j_4_mid1"/></StgValue>
</operation>

<operation id="1049" st_id="87" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.loopexit.loopexit:27  %tmp_471_mid2 = select i1 %exitcond1_mid, i3 %j_4_mid1, i3 %tmp_471_mid

]]></Node>
<StgValue><ssdm name="tmp_471_mid2"/></StgValue>
</operation>

<operation id="1050" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="7" op_0_bw="3">
<![CDATA[
.loopexit.loopexit:28  %tmp_471_mid2_cast = zext i3 %tmp_471_mid2 to i7

]]></Node>
<StgValue><ssdm name="tmp_471_mid2_cast"/></StgValue>
</operation>

<operation id="1051" st_id="87" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.loopexit.loopexit:29  %tmp_225 = add i7 %tmp_471_mid2_cast, %tmp_220

]]></Node>
<StgValue><ssdm name="tmp_225"/></StgValue>
</operation>

<operation id="1052" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
.loopexit.loopexit:30  %tmp_227_cast = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %tmp_225, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_227_cast"/></StgValue>
</operation>

<operation id="1053" st_id="87" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.loopexit.loopexit:31  %j9_mid2 = select i1 %exitcond1_mid, i3 %j_4_dup, i3 %j9_mid

]]></Node>
<StgValue><ssdm name="j9_mid2"/></StgValue>
</operation>

<operation id="1054" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="7" op_0_bw="4">
<![CDATA[
.loopexit.loopexit:32  %k5_cast = zext i4 %k5_mid2 to i7

]]></Node>
<StgValue><ssdm name="k5_cast"/></StgValue>
</operation>

<operation id="1055" st_id="87" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.loopexit.loopexit:35  %tmp_404 = add i7 %tmp_470_mid2, %k5_cast

]]></Node>
<StgValue><ssdm name="tmp_404"/></StgValue>
</operation>

<operation id="1056" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="10" op_0_bw="4">
<![CDATA[
.loopexit.loopexit:37  %tmp_458_cast = zext i4 %k5_mid2 to i10

]]></Node>
<StgValue><ssdm name="tmp_458_cast"/></StgValue>
</operation>

<operation id="1057" st_id="87" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.loopexit.loopexit:38  %tmp_228 = add i10 %tmp_458_cast, %tmp_227_cast

]]></Node>
<StgValue><ssdm name="tmp_228"/></StgValue>
</operation>

<operation id="1058" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="64" op_0_bw="10">
<![CDATA[
.loopexit.loopexit:39  %tmp_228_cast = zext i10 %tmp_228 to i64

]]></Node>
<StgValue><ssdm name="tmp_228_cast"/></StgValue>
</operation>

<operation id="1059" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit.loopexit:40  %hist_V_addr_3 = getelementptr [288 x i32]* %hist_V, i64 0, i64 %tmp_228_cast

]]></Node>
<StgValue><ssdm name="hist_V_addr_3"/></StgValue>
</operation>

<operation id="1060" st_id="87" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="32" op_0_bw="9">
<![CDATA[
.loopexit.loopexit:41  %hist_V_load = load i32* %hist_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name="hist_V_load"/></StgValue>
</operation>

<operation id="1061" st_id="87" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.loopexit.loopexit:45  %k_5 = add i4 1, %k5_mid2

]]></Node>
<StgValue><ssdm name="k_5"/></StgValue>
</operation>

<operation id="1062" st_id="87" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.loopexit.loopexit:46  %indvar_flatten20_op = add i7 1, %indvar_flatten3

]]></Node>
<StgValue><ssdm name="indvar_flatten20_op"/></StgValue>
</operation>

<operation id="1063" st_id="87" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.loopexit.loopexit:47  %indvar_flatten_next2 = select i1 %exitcond_flatten2, i7 1, i7 %indvar_flatten20_op

]]></Node>
<StgValue><ssdm name="indvar_flatten_next2"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="1064" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.loopexit.loopexit:33  %tmp_403 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str37)

]]></Node>
<StgValue><ssdm name="tmp_403"/></StgValue>
</operation>

<operation id="1065" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.loopexit.loopexit:34  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1066" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="64" op_0_bw="7">
<![CDATA[
.loopexit.loopexit:36  %tmp_405 = zext i7 %tmp_404 to i64

]]></Node>
<StgValue><ssdm name="tmp_405"/></StgValue>
</operation>

<operation id="1067" st_id="88" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="32" op_0_bw="9">
<![CDATA[
.loopexit.loopexit:41  %hist_V_load = load i32* %hist_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name="hist_V_load"/></StgValue>
</operation>

<operation id="1068" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit.loopexit:42  %desc_buf_val_V_addr_2 = getelementptr [128 x i32]* %desc_buf_val_V, i64 0, i64 %tmp_405

]]></Node>
<StgValue><ssdm name="desc_buf_val_V_addr_2"/></StgValue>
</operation>

<operation id="1069" st_id="88" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.loopexit.loopexit:43  store i32 %hist_V_load, i32* %desc_buf_val_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1070" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.loopexit.loopexit:44  %empty_209 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str37, i32 %tmp_403)

]]></Node>
<StgValue><ssdm name="empty_209"/></StgValue>
</operation>

<operation id="1071" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:48  br label %.preheader1180

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="1072" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="1073" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:0  %xf_V_1 = phi i32 [ %nrm, %_ifconv58 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="xf_V_1"/></StgValue>
</operation>

<operation id="1074" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader:1  %i7 = phi i8 [ %i_8, %_ifconv58 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="i7"/></StgValue>
</operation>

<operation id="1075" st_id="90" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader:2  %exitcond7 = icmp eq i8 %i7, -128

]]></Node>
<StgValue><ssdm name="exitcond7"/></StgValue>
</operation>

<operation id="1076" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1077" st_id="90" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader:4  %i_8 = add i8 %i7, 1

]]></Node>
<StgValue><ssdm name="i_8"/></StgValue>
</operation>

<operation id="1078" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:5  br i1 %exitcond7, label %ap_fixed_base.exit1232, label %_ifconv58

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1079" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="64" op_0_bw="8">
<![CDATA[
_ifconv58:2  %tmp_414 = zext i8 %i7 to i64

]]></Node>
<StgValue><ssdm name="tmp_414"/></StgValue>
</operation>

<operation id="1080" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv58:3  %desc_buf_val_V_addr = getelementptr [128 x i32]* %desc_buf_val_V, i64 0, i64 %tmp_414

]]></Node>
<StgValue><ssdm name="desc_buf_val_V_addr"/></StgValue>
</operation>

<operation id="1081" st_id="90" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="32" op_0_bw="7">
<![CDATA[
_ifconv58:4  %desc_buf_val_V_load = load i32* %desc_buf_val_V_addr, align 4

]]></Node>
<StgValue><ssdm name="desc_buf_val_V_load"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="1082" st_id="91" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="32" op_0_bw="7">
<![CDATA[
_ifconv58:4  %desc_buf_val_V_load = load i32* %desc_buf_val_V_addr, align 4

]]></Node>
<StgValue><ssdm name="desc_buf_val_V_load"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="1083" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ifconv58:0  %tmp_413 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str38)

]]></Node>
<StgValue><ssdm name="tmp_413"/></StgValue>
</operation>

<operation id="1084" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ifconv58:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1085" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="64" op_0_bw="32">
<![CDATA[
_ifconv58:5  %OP1_V_12 = sext i32 %desc_buf_val_V_load to i64

]]></Node>
<StgValue><ssdm name="OP1_V_12"/></StgValue>
</operation>

<operation id="1086" st_id="92" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv58:6  %r_V_7 = mul nsw i64 %OP1_V_12, %OP1_V_12

]]></Node>
<StgValue><ssdm name="r_V_7"/></StgValue>
</operation>

<operation id="1087" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv58:7  %ret_V = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %r_V_7, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="1088" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ifconv58:8  %tmp_1150 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %r_V_7, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_1150"/></StgValue>
</operation>

<operation id="1089" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="32" op_0_bw="64">
<![CDATA[
_ifconv58:9  %tmp_1151 = trunc i64 %r_V_7 to i32

]]></Node>
<StgValue><ssdm name="tmp_1151"/></StgValue>
</operation>

<operation id="1090" st_id="92" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv58:10  %tmp_415 = icmp eq i32 %tmp_1151, 0

]]></Node>
<StgValue><ssdm name="tmp_415"/></StgValue>
</operation>

<operation id="1091" st_id="92" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv58:11  %ret_V_6 = add nsw i32 1, %ret_V

]]></Node>
<StgValue><ssdm name="ret_V_6"/></StgValue>
</operation>

<operation id="1092" st_id="92" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv58:12  %p_4 = select i1 %tmp_415, i32 %ret_V, i32 %ret_V_6

]]></Node>
<StgValue><ssdm name="p_4"/></StgValue>
</operation>

<operation id="1093" st_id="92" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv58:13  %p_0 = select i1 %tmp_1150, i32 %p_4, i32 %ret_V

]]></Node>
<StgValue><ssdm name="p_0"/></StgValue>
</operation>

<operation id="1094" st_id="92" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv58:14  %nrm = add nsw i32 %xf_V_1, %p_0

]]></Node>
<StgValue><ssdm name="nrm"/></StgValue>
</operation>

<operation id="1095" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
_ifconv58:15  %empty_210 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str38, i32 %tmp_413)

]]></Node>
<StgValue><ssdm name="empty_210"/></StgValue>
</operation>

<operation id="1096" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="0" op_0_bw="0">
<![CDATA[
_ifconv58:16  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="1097" st_id="93" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="434">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="16" op_0_bw="16" op_1_bw="32">
<![CDATA[
ap_fixed_base.exit1232:0  %p_Val2_i_i1 = call fastcc i16 @"sqrt_fixed<32, 32>"(i32 %xf_V_1) nounwind

]]></Node>
<StgValue><ssdm name="p_Val2_i_i1"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="1098" st_id="94" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="435">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="16" op_0_bw="16" op_1_bw="32">
<![CDATA[
ap_fixed_base.exit1232:0  %p_Val2_i_i1 = call fastcc i16 @"sqrt_fixed<32, 32>"(i32 %xf_V_1) nounwind

]]></Node>
<StgValue><ssdm name="p_Val2_i_i1"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="1099" st_id="95" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="436">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="16" op_0_bw="16" op_1_bw="32">
<![CDATA[
ap_fixed_base.exit1232:0  %p_Val2_i_i1 = call fastcc i16 @"sqrt_fixed<32, 32>"(i32 %xf_V_1) nounwind

]]></Node>
<StgValue><ssdm name="p_Val2_i_i1"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="1100" st_id="96" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="16" op_0_bw="16" op_1_bw="32">
<![CDATA[
ap_fixed_base.exit1232:0  %p_Val2_i_i1 = call fastcc i16 @"sqrt_fixed<32, 32>"(i32 %xf_V_1) nounwind

]]></Node>
<StgValue><ssdm name="p_Val2_i_i1"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="1101" st_id="97" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="16" op_0_bw="16" op_1_bw="32">
<![CDATA[
ap_fixed_base.exit1232:0  %p_Val2_i_i1 = call fastcc i16 @"sqrt_fixed<32, 32>"(i32 %xf_V_1) nounwind

]]></Node>
<StgValue><ssdm name="p_Val2_i_i1"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="1102" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="439">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="31" op_0_bw="16">
<![CDATA[
ap_fixed_base.exit1232:1  %thresh_V_trunc_ext_c = zext i16 %p_Val2_i_i1 to i31

]]></Node>
<StgValue><ssdm name="thresh_V_trunc_ext_c"/></StgValue>
</operation>

<operation id="1103" st_id="98" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="439">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
ap_fixed_base.exit1232:2  %thresh_V = mul i31 %thresh_V_trunc_ext_c, 13107

]]></Node>
<StgValue><ssdm name="thresh_V"/></StgValue>
</operation>

<operation id="1104" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="439">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="32" op_0_bw="31">
<![CDATA[
ap_fixed_base.exit1232:3  %thresh_V_cast3 = zext i31 %thresh_V to i32

]]></Node>
<StgValue><ssdm name="thresh_V_cast3"/></StgValue>
</operation>

<operation id="1105" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="439">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="0" op_0_bw="0">
<![CDATA[
ap_fixed_base.exit1232:4  br label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="1106" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %nrm_1 = phi i32 [ 0, %ap_fixed_base.exit1232 ], [ %nrm_2, %_ifconv60 ]

]]></Node>
<StgValue><ssdm name="nrm_1"/></StgValue>
</operation>

<operation id="1107" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
:1  %i8 = phi i8 [ 0, %ap_fixed_base.exit1232 ], [ %i_9, %_ifconv60 ]

]]></Node>
<StgValue><ssdm name="i8"/></StgValue>
</operation>

<operation id="1108" st_id="99" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:2  %exitcond9 = icmp eq i8 %i8, -128

]]></Node>
<StgValue><ssdm name="exitcond9"/></StgValue>
</operation>

<operation id="1109" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1110" st_id="99" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4  %i_9 = add i8 %i8, 1

]]></Node>
<StgValue><ssdm name="i_9"/></StgValue>
</operation>

<operation id="1111" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond9, label %7, label %_ifconv60

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1112" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="64" op_0_bw="8">
<![CDATA[
_ifconv60:2  %tmp_474 = zext i8 %i8 to i64

]]></Node>
<StgValue><ssdm name="tmp_474"/></StgValue>
</operation>

<operation id="1113" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv60:3  %desc_buf_val_V_addr_1 = getelementptr [128 x i32]* %desc_buf_val_V, i64 0, i64 %tmp_474

]]></Node>
<StgValue><ssdm name="desc_buf_val_V_addr_1"/></StgValue>
</operation>

<operation id="1114" st_id="99" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="32" op_0_bw="7">
<![CDATA[
_ifconv60:4  %desc_buf_val_V_load_1 = load i32* %desc_buf_val_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="desc_buf_val_V_load_1"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="1115" st_id="100" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="32" op_0_bw="7">
<![CDATA[
_ifconv60:4  %desc_buf_val_V_load_1 = load i32* %desc_buf_val_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="desc_buf_val_V_load_1"/></StgValue>
</operation>

<operation id="1116" st_id="100" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv60:5  %tmp_i5 = icmp slt i32 %desc_buf_val_V_load_1, %thresh_V_cast3

]]></Node>
<StgValue><ssdm name="tmp_i5"/></StgValue>
</operation>

<operation id="1117" st_id="100" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv60:6  %val_V = select i1 %tmp_i5, i32 %desc_buf_val_V_load_1, i32 %thresh_V_cast3

]]></Node>
<StgValue><ssdm name="val_V"/></StgValue>
</operation>

<operation id="1118" st_id="100" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
_ifconv60:7  store i32 %val_V, i32* %desc_buf_val_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="1119" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ifconv60:0  %tmp_473 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str39)

]]></Node>
<StgValue><ssdm name="tmp_473"/></StgValue>
</operation>

<operation id="1120" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ifconv60:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1121" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="64" op_0_bw="32">
<![CDATA[
_ifconv60:8  %OP1_V_13 = sext i32 %val_V to i64

]]></Node>
<StgValue><ssdm name="OP1_V_13"/></StgValue>
</operation>

<operation id="1122" st_id="101" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv60:9  %r_V_8 = mul nsw i64 %OP1_V_13, %OP1_V_13

]]></Node>
<StgValue><ssdm name="r_V_8"/></StgValue>
</operation>

<operation id="1123" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="916" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv60:10  %ret_V_7 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %r_V_8, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="ret_V_7"/></StgValue>
</operation>

<operation id="1124" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ifconv60:11  %tmp_1225 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %r_V_8, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_1225"/></StgValue>
</operation>

<operation id="1125" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="32" op_0_bw="64">
<![CDATA[
_ifconv60:12  %tmp_1226 = trunc i64 %r_V_8 to i32

]]></Node>
<StgValue><ssdm name="tmp_1226"/></StgValue>
</operation>

<operation id="1126" st_id="101" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv60:13  %tmp_475 = icmp eq i32 %tmp_1226, 0

]]></Node>
<StgValue><ssdm name="tmp_475"/></StgValue>
</operation>

<operation id="1127" st_id="101" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv60:14  %ret_V_8 = add nsw i32 1, %ret_V_7

]]></Node>
<StgValue><ssdm name="ret_V_8"/></StgValue>
</operation>

<operation id="1128" st_id="101" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv60:15  %p_6 = select i1 %tmp_475, i32 %ret_V_7, i32 %ret_V_8

]]></Node>
<StgValue><ssdm name="p_6"/></StgValue>
</operation>

<operation id="1129" st_id="101" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv60:16  %p_5 = select i1 %tmp_1225, i32 %p_6, i32 %ret_V_7

]]></Node>
<StgValue><ssdm name="p_5"/></StgValue>
</operation>

<operation id="1130" st_id="101" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv60:17  %nrm_2 = add nsw i32 %nrm_1, %p_5

]]></Node>
<StgValue><ssdm name="nrm_2"/></StgValue>
</operation>

<operation id="1131" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
_ifconv60:18  %empty_211 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str39, i32 %tmp_473)

]]></Node>
<StgValue><ssdm name="empty_211"/></StgValue>
</operation>

<operation id="1132" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="925" bw="0" op_0_bw="0">
<![CDATA[
_ifconv60:19  br label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="1133" st_id="102" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_472 = icmp sgt i32 %nrm_1, 0

]]></Node>
<StgValue><ssdm name="tmp_472"/></StgValue>
</operation>

<operation id="1134" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_472, label %8, label %._crit_edge1191

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1135" st_id="102" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp><literal name="tmp_472" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="32" op_0_bw="32">
<![CDATA[
:0  %x_assign_69 = sitofp i32 %nrm_1 to float

]]></Node>
<StgValue><ssdm name="x_assign_69"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="1136" st_id="103" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="32" op_0_bw="32">
<![CDATA[
:0  %x_assign_69 = sitofp i32 %nrm_1 to float

]]></Node>
<StgValue><ssdm name="x_assign_69"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="1137" st_id="104" stage="7" lat="7">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_i6 = call float @llvm.sqrt.f32(float %x_assign_69) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i6"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="1138" st_id="105" stage="6" lat="7">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_i6 = call float @llvm.sqrt.f32(float %x_assign_69) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i6"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="1139" st_id="106" stage="5" lat="7">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_i6 = call float @llvm.sqrt.f32(float %x_assign_69) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i6"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="1140" st_id="107" stage="4" lat="7">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_i6 = call float @llvm.sqrt.f32(float %x_assign_69) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i6"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="1141" st_id="108" stage="3" lat="7">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_i6 = call float @llvm.sqrt.f32(float %x_assign_69) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i6"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="1142" st_id="109" stage="2" lat="7">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_i6 = call float @llvm.sqrt.f32(float %x_assign_69) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i6"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="1143" st_id="110" stage="1" lat="7">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_i6 = call float @llvm.sqrt.f32(float %x_assign_69) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i6"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="1144" st_id="111" stage="7" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %v_assign_4 = fdiv float 5.120000e+02, %tmp_i6

]]></Node>
<StgValue><ssdm name="v_assign_4"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="1145" st_id="112" stage="6" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %v_assign_4 = fdiv float 5.120000e+02, %tmp_i6

]]></Node>
<StgValue><ssdm name="v_assign_4"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="1146" st_id="113" stage="5" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %v_assign_4 = fdiv float 5.120000e+02, %tmp_i6

]]></Node>
<StgValue><ssdm name="v_assign_4"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="1147" st_id="114" stage="4" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %v_assign_4 = fdiv float 5.120000e+02, %tmp_i6

]]></Node>
<StgValue><ssdm name="v_assign_4"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="1148" st_id="115" stage="3" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %v_assign_4 = fdiv float 5.120000e+02, %tmp_i6

]]></Node>
<StgValue><ssdm name="v_assign_4"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="1149" st_id="116" stage="2" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %v_assign_4 = fdiv float 5.120000e+02, %tmp_i6

]]></Node>
<StgValue><ssdm name="v_assign_4"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="1150" st_id="117" stage="1" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %v_assign_4 = fdiv float 5.120000e+02, %tmp_i6

]]></Node>
<StgValue><ssdm name="v_assign_4"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="1151" st_id="118" stage="1" lat="1">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="64" op_0_bw="32">
<![CDATA[
:3  %d_assign_3 = fpext float %v_assign_4 to double

]]></Node>
<StgValue><ssdm name="d_assign_3"/></StgValue>
</operation>

<operation id="1152" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="64" op_0_bw="64">
<![CDATA[
:4  %ireg_V_4 = bitcast double %d_assign_3 to i64

]]></Node>
<StgValue><ssdm name="ireg_V_4"/></StgValue>
</operation>

<operation id="1153" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="63" op_0_bw="64">
<![CDATA[
:5  %tmp_1227 = trunc i64 %ireg_V_4 to i63

]]></Node>
<StgValue><ssdm name="tmp_1227"/></StgValue>
</operation>

<operation id="1154" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:6  %isneg_4 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_4, i32 63)

]]></Node>
<StgValue><ssdm name="isneg_4"/></StgValue>
</operation>

<operation id="1155" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:7  %exp_tmp_V_2 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_4, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="exp_tmp_V_2"/></StgValue>
</operation>

<operation id="1156" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="12" op_0_bw="11">
<![CDATA[
:8  %tmp_476 = zext i11 %exp_tmp_V_2 to i12

]]></Node>
<StgValue><ssdm name="tmp_476"/></StgValue>
</operation>

<operation id="1157" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="52" op_0_bw="64">
<![CDATA[
:9  %tmp_1229 = trunc i64 %ireg_V_4 to i52

]]></Node>
<StgValue><ssdm name="tmp_1229"/></StgValue>
</operation>

<operation id="1158" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
:10  %tmp_477 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_1229)

]]></Node>
<StgValue><ssdm name="tmp_477"/></StgValue>
</operation>

<operation id="1159" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="54" op_0_bw="53">
<![CDATA[
:11  %p_Result_176 = zext i53 %tmp_477 to i54

]]></Node>
<StgValue><ssdm name="p_Result_176"/></StgValue>
</operation>

<operation id="1160" st_id="118" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
:12  %man_V_19 = sub i54 0, %p_Result_176

]]></Node>
<StgValue><ssdm name="man_V_19"/></StgValue>
</operation>

<operation id="1161" st_id="118" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
:13  %man_V_20 = select i1 %isneg_4, i54 %man_V_19, i54 %p_Result_176

]]></Node>
<StgValue><ssdm name="man_V_20"/></StgValue>
</operation>

<operation id="1162" st_id="118" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
:14  %tmp_478 = icmp eq i63 %tmp_1227, 0

]]></Node>
<StgValue><ssdm name="tmp_478"/></StgValue>
</operation>

<operation id="1163" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:15  br i1 %tmp_478, label %._crit_edge1191, label %9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1164" st_id="118" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_478" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:0  %F2_2 = sub i12 1075, %tmp_476

]]></Node>
<StgValue><ssdm name="F2_2"/></StgValue>
</operation>

<operation id="1165" st_id="118" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_478" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %tmp_479 = icmp sgt i12 %F2_2, 16

]]></Node>
<StgValue><ssdm name="tmp_479"/></StgValue>
</operation>

<operation id="1166" st_id="118" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_478" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:2  %tmp_480 = add i12 %F2_2, -16

]]></Node>
<StgValue><ssdm name="tmp_480"/></StgValue>
</operation>

<operation id="1167" st_id="118" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_478" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:3  %tmp_481 = sub i12 16, %F2_2

]]></Node>
<StgValue><ssdm name="tmp_481"/></StgValue>
</operation>

<operation id="1168" st_id="118" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_478" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
:4  %sh_amt_2 = select i1 %tmp_479, i12 %tmp_480, i12 %tmp_481

]]></Node>
<StgValue><ssdm name="sh_amt_2"/></StgValue>
</operation>

<operation id="1169" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_478" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="32" op_0_bw="12">
<![CDATA[
:5  %sh_amt_2_cast = sext i12 %sh_amt_2 to i32

]]></Node>
<StgValue><ssdm name="sh_amt_2_cast"/></StgValue>
</operation>

<operation id="1170" st_id="118" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_478" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:6  %tmp_482 = icmp eq i12 %F2_2, 16

]]></Node>
<StgValue><ssdm name="tmp_482"/></StgValue>
</operation>

<operation id="1171" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_478" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %tmp_482, label %10, label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1172" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="462">
<or_exp><and_exp><literal name="tmp_478" val="0"/>
<literal name="tmp_482" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %tmp_479, label %12, label %15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1173" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="464">
<or_exp><and_exp><literal name="tmp_478" val="0"/>
<literal name="tmp_482" val="0"/>
<literal name="tmp_479" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="32" op_0_bw="54">
<![CDATA[
:0  %tmp_1231 = trunc i54 %man_V_20 to i32

]]></Node>
<StgValue><ssdm name="tmp_1231"/></StgValue>
</operation>

<operation id="1174" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="464">
<or_exp><and_exp><literal name="tmp_478" val="0"/>
<literal name="tmp_482" val="0"/>
<literal name="tmp_479" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="959" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1  %tmp_1232 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_2, i32 5, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_1232"/></StgValue>
</operation>

<operation id="1175" st_id="118" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="464">
<or_exp><and_exp><literal name="tmp_478" val="0"/>
<literal name="tmp_482" val="0"/>
<literal name="tmp_479" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:2  %icmp38 = icmp eq i7 %tmp_1232, 0

]]></Node>
<StgValue><ssdm name="icmp38"/></StgValue>
</operation>

<operation id="1176" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="464">
<or_exp><and_exp><literal name="tmp_478" val="0"/>
<literal name="tmp_482" val="0"/>
<literal name="tmp_479" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="961" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp38, label %16, label %._crit_edge1191

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1177" st_id="118" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="466">
<or_exp><and_exp><literal name="tmp_478" val="0"/>
<literal name="tmp_482" val="0"/>
<literal name="tmp_479" val="0"/>
<literal name="icmp38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="963" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_486 = shl i32 %tmp_1231, %sh_amt_2_cast

]]></Node>
<StgValue><ssdm name="tmp_486"/></StgValue>
</operation>

<operation id="1178" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="466">
<or_exp><and_exp><literal name="tmp_478" val="0"/>
<literal name="tmp_482" val="0"/>
<literal name="tmp_479" val="0"/>
<literal name="icmp38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge1191

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1179" st_id="118" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="468">
<or_exp><and_exp><literal name="tmp_478" val="0"/>
<literal name="tmp_482" val="0"/>
<literal name="tmp_479" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="966" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:0  %tmp_483 = icmp ult i12 %sh_amt_2, 54

]]></Node>
<StgValue><ssdm name="tmp_483"/></StgValue>
</operation>

<operation id="1180" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="468">
<or_exp><and_exp><literal name="tmp_478" val="0"/>
<literal name="tmp_482" val="0"/>
<literal name="tmp_479" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="967" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_483, label %13, label %14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1181" st_id="118" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="470">
<or_exp><and_exp><literal name="tmp_478" val="0"/>
<literal name="tmp_482" val="0"/>
<literal name="tmp_479" val="1"/>
<literal name="tmp_483" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0211_s = select i1 %isneg_4, i32 -1, i32 0

]]></Node>
<StgValue><ssdm name="p_0211_s"/></StgValue>
</operation>

<operation id="1182" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="470">
<or_exp><and_exp><literal name="tmp_478" val="0"/>
<literal name="tmp_482" val="0"/>
<literal name="tmp_479" val="1"/>
<literal name="tmp_483" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge1191

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1183" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="472">
<or_exp><and_exp><literal name="tmp_478" val="0"/>
<literal name="tmp_482" val="0"/>
<literal name="tmp_479" val="1"/>
<literal name="tmp_483" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="54" op_0_bw="32">
<![CDATA[
:0  %tmp_484 = zext i32 %sh_amt_2_cast to i54

]]></Node>
<StgValue><ssdm name="tmp_484"/></StgValue>
</operation>

<operation id="1184" st_id="118" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="472">
<or_exp><and_exp><literal name="tmp_478" val="0"/>
<literal name="tmp_482" val="0"/>
<literal name="tmp_479" val="1"/>
<literal name="tmp_483" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
:1  %tmp_485 = ashr i54 %man_V_20, %tmp_484

]]></Node>
<StgValue><ssdm name="tmp_485"/></StgValue>
</operation>

<operation id="1185" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="472">
<or_exp><and_exp><literal name="tmp_478" val="0"/>
<literal name="tmp_482" val="0"/>
<literal name="tmp_479" val="1"/>
<literal name="tmp_483" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="32" op_0_bw="54">
<![CDATA[
:2  %tmp_1233 = trunc i54 %tmp_485 to i32

]]></Node>
<StgValue><ssdm name="tmp_1233"/></StgValue>
</operation>

<operation id="1186" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="tmp_478" val="0"/>
<literal name="tmp_482" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="977" bw="32" op_0_bw="54">
<![CDATA[
:0  %tmp_1230 = trunc i54 %man_V_20 to i32

]]></Node>
<StgValue><ssdm name="tmp_1230"/></StgValue>
</operation>

<operation id="1187" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="tmp_478" val="0"/>
<literal name="tmp_482" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge1191

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="1188" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="475">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge1191

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="1189" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="476">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32">
<![CDATA[
._crit_edge1191:0  %p_8 = phi i32 [ 0, %7 ], [ 0, %8 ], [ %tmp_1230, %10 ], [ %p_0211_s, %14 ], [ %tmp_1233, %13 ], [ %tmp_486, %16 ], [ 0, %15 ]

]]></Node>
<StgValue><ssdm name="p_8"/></StgValue>
</operation>

<operation id="1190" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="476">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge1191:1  %OP2_V_10 = sext i32 %p_8 to i64

]]></Node>
<StgValue><ssdm name="OP2_V_10"/></StgValue>
</operation>

<operation id="1191" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="476">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge1191:2  br label %17

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="1192" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
:0  %i10 = phi i8 [ 0, %._crit_edge1191 ], [ %i_1, %_ifconv62 ]

]]></Node>
<StgValue><ssdm name="i10"/></StgValue>
</operation>

<operation id="1193" st_id="121" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %exitcond = icmp eq i8 %i10, -128

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="1194" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1195" st_id="121" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %i_1 = add i8 %i10, 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="1196" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond, label %18, label %_ifconv62

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1197" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="992" bw="64" op_0_bw="8">
<![CDATA[
_ifconv62:2  %tmp_488 = zext i8 %i10 to i64

]]></Node>
<StgValue><ssdm name="tmp_488"/></StgValue>
</operation>

<operation id="1198" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="993" bw="17" op_0_bw="8">
<![CDATA[
_ifconv62:3  %tmp_546_cast = zext i8 %i10 to i17

]]></Node>
<StgValue><ssdm name="tmp_546_cast"/></StgValue>
</operation>

<operation id="1199" st_id="121" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="994" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv62:4  %tmp_262 = add i17 %tmp_546_cast, %tmp_198_cast

]]></Node>
<StgValue><ssdm name="tmp_262"/></StgValue>
</operation>

<operation id="1200" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="997" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv62:7  %desc_buf_val_V_addr_3 = getelementptr [128 x i32]* %desc_buf_val_V, i64 0, i64 %tmp_488

]]></Node>
<StgValue><ssdm name="desc_buf_val_V_addr_3"/></StgValue>
</operation>

<operation id="1201" st_id="121" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="32" op_0_bw="7">
<![CDATA[
_ifconv62:8  %desc_buf_val_V_load_2 = load i32* %desc_buf_val_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name="desc_buf_val_V_load_2"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="1202" st_id="122" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="32" op_0_bw="7">
<![CDATA[
_ifconv62:8  %desc_buf_val_V_load_2 = load i32* %desc_buf_val_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name="desc_buf_val_V_load_2"/></StgValue>
</operation>

<operation id="1203" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="999" bw="64" op_0_bw="32">
<![CDATA[
_ifconv62:9  %OP1_V = sext i32 %desc_buf_val_V_load_2 to i64

]]></Node>
<StgValue><ssdm name="OP1_V"/></StgValue>
</operation>

<operation id="1204" st_id="122" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1000" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv62:10  %r_V_9 = mul nsw i64 %OP1_V, %OP2_V_10

]]></Node>
<StgValue><ssdm name="r_V_9"/></StgValue>
</operation>

<operation id="1205" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ifconv62:11  %tmp_1234 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %r_V_9, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_1234"/></StgValue>
</operation>

<operation id="1206" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1002" bw="32" op_0_bw="64">
<![CDATA[
_ifconv62:12  %tmp_1235 = trunc i64 %r_V_9 to i32

]]></Node>
<StgValue><ssdm name="tmp_1235"/></StgValue>
</operation>

<operation id="1207" st_id="122" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1003" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv62:13  %tmp_489 = icmp eq i32 %tmp_1235, 0

]]></Node>
<StgValue><ssdm name="tmp_489"/></StgValue>
</operation>

<operation id="1208" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1004" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv62:14  %tmp_381 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %r_V_9, i32 32, i32 39)

]]></Node>
<StgValue><ssdm name="tmp_381"/></StgValue>
</operation>

<operation id="1209" st_id="122" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1005" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv62:15  %tmp_382 = add i8 1, %tmp_381

]]></Node>
<StgValue><ssdm name="tmp_382"/></StgValue>
</operation>

<operation id="1210" st_id="122" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1006" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv62:16  %tmp_383 = select i1 %tmp_489, i8 %tmp_381, i8 %tmp_382

]]></Node>
<StgValue><ssdm name="tmp_383"/></StgValue>
</operation>

<operation id="1211" st_id="122" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv62:17  %tmp_385 = select i1 %tmp_1234, i8 %tmp_383, i8 %tmp_381

]]></Node>
<StgValue><ssdm name="tmp_385"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="1212" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="990" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ifconv62:0  %tmp_487 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str40)

]]></Node>
<StgValue><ssdm name="tmp_487"/></StgValue>
</operation>

<operation id="1213" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ifconv62:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1214" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="995" bw="64" op_0_bw="17">
<![CDATA[
_ifconv62:5  %tmp_262_cast = sext i17 %tmp_262 to i64

]]></Node>
<StgValue><ssdm name="tmp_262_cast"/></StgValue>
</operation>

<operation id="1215" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="996" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv62:6  %descriptor_val_addr = getelementptr [65408 x i8]* %descriptor_val, i64 0, i64 %tmp_262_cast

]]></Node>
<StgValue><ssdm name="descriptor_val_addr"/></StgValue>
</operation>

<operation id="1216" st_id="123" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1008" bw="0" op_0_bw="8" op_1_bw="16">
<![CDATA[
_ifconv62:18  store i8 %tmp_385, i8* %descriptor_val_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1217" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1009" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
_ifconv62:19  %empty_212 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str40, i32 %tmp_487)

]]></Node>
<StgValue><ssdm name="empty_212"/></StgValue>
</operation>

<operation id="1218" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1010" bw="0" op_0_bw="0">
<![CDATA[
_ifconv62:20  br label %17

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="1219" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="477">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
