# Interconnect

TODO: document

{{int-basics virtex7}}

{{tile virtex7 INT}}
{{tile virtex7 INTF}}
{{tile virtex7 INTF_BRAM}}
{{tile virtex7 INTF_DELAY}}
