// Seed: 3396499896
module module_0 (
    output supply0 id_0,
    input tri1 id_1,
    input wor id_2,
    output supply0 id_3,
    input tri1 id_4,
    input supply0 id_5,
    input tri id_6,
    input tri1 id_7,
    output uwire id_8,
    input uwire id_9,
    output tri0 id_10,
    input tri id_11,
    input tri id_12,
    input tri0 id_13,
    input uwire id_14,
    input wor id_15,
    input tri id_16,
    input wand id_17
    , id_21,
    input tri id_18,
    input uwire id_19
);
  wire id_22;
endmodule
macromodule module_1 (
    output wand id_0,
    input wire id_1,
    input supply0 id_2,
    output tri0 id_3,
    output wor id_4,
    input supply0 id_5,
    input supply1 id_6,
    input wor id_7
);
  always_latch #1;
  module_0(
      id_0,
      id_5,
      id_5,
      id_0,
      id_6,
      id_6,
      id_5,
      id_6,
      id_3,
      id_5,
      id_0,
      id_7,
      id_5,
      id_7,
      id_2,
      id_2,
      id_5,
      id_7,
      id_7,
      id_6
  );
endmodule
