/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [14:0] _00_;
  wire celloutsig_0_0z;
  wire [6:0] celloutsig_0_10z;
  wire [11:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [9:0] celloutsig_0_13z;
  wire [20:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_19z;
  wire [19:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [16:0] celloutsig_0_24z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [7:0] celloutsig_0_34z;
  wire [5:0] celloutsig_0_36z;
  wire [4:0] celloutsig_0_37z;
  wire [10:0] celloutsig_0_38z;
  wire [14:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_56z;
  wire [16:0] celloutsig_0_5z;
  wire celloutsig_0_63z;
  wire celloutsig_0_64z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [16:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [25:0] celloutsig_1_0z;
  wire [2:0] celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire [3:0] celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [11:0] celloutsig_1_5z;
  wire [3:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_56z = ~(celloutsig_0_36z[1] & celloutsig_0_29z);
  assign celloutsig_1_19z = ~(celloutsig_1_7z & celloutsig_1_13z);
  assign celloutsig_0_21z = ~(celloutsig_0_8z[6] & celloutsig_0_11z[3]);
  assign celloutsig_0_3z = in_data[54:40] + { in_data[70], _00_[13:10], celloutsig_0_14z[20:15], _00_[3:1], celloutsig_0_2z };
  assign celloutsig_1_11z = { celloutsig_1_5z[5:4], celloutsig_1_1z } + { in_data[107], celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_15z = in_data[186:183] + { in_data[100], celloutsig_1_11z };
  assign celloutsig_0_8z = { celloutsig_0_5z[16:13], 10'h000, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_2z } + { _00_[13:10], celloutsig_0_14z[20:17], celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_0_10z = { celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_6z } + { celloutsig_0_14z[19:15], celloutsig_0_0z, celloutsig_0_7z };
  reg [12:0] _09_;
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _09_ <= 13'h0000;
    else _09_ <= { in_data[73:62], celloutsig_0_0z };
  assign { _00_[13:10], celloutsig_0_14z[20:15], _00_[3:1] } = _09_;
  assign celloutsig_0_34z = { _00_[12:10], celloutsig_0_14z[20:16] } / { 1'h1, celloutsig_0_24z[6:1], celloutsig_0_12z };
  assign celloutsig_1_6z = { in_data[159:157], celloutsig_1_2z } / { 1'h1, celloutsig_1_5z[1], celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_0_20z = { celloutsig_0_8z[11:0], celloutsig_0_2z, celloutsig_0_10z } / { 1'h1, celloutsig_0_3z[10:9], celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_15z };
  assign celloutsig_0_24z = { celloutsig_0_3z[4:3], celloutsig_0_21z, celloutsig_0_12z, celloutsig_0_2z, celloutsig_0_11z } / { 2'h2, celloutsig_0_16z, celloutsig_0_19z, celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_21z, celloutsig_0_19z, celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_0_0z = in_data[34:14] >= in_data[33:13];
  assign celloutsig_0_15z = { _00_[11:10], celloutsig_0_14z[20] } >= { celloutsig_0_14z[15], _00_[3], celloutsig_0_6z };
  assign celloutsig_0_19z = { celloutsig_0_14z[20:16], celloutsig_0_7z } >= celloutsig_0_3z[5:0];
  assign celloutsig_0_63z = { celloutsig_0_20z[1], 1'h1, celloutsig_0_37z[4:1], celloutsig_0_37z[1], celloutsig_0_56z } < { celloutsig_0_38z[5:4], 2'h0, celloutsig_0_38z[1:0], celloutsig_0_22z, celloutsig_0_7z };
  assign celloutsig_1_3z = { celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z } < in_data[134:130];
  assign celloutsig_0_64z = celloutsig_0_11z[6] & ~(celloutsig_0_10z[4]);
  assign celloutsig_1_7z = celloutsig_1_6z[2] & ~(in_data[147]);
  assign celloutsig_0_22z = celloutsig_0_9z & ~(celloutsig_0_19z);
  assign celloutsig_1_5z = { celloutsig_1_0z[10:3], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z } * { celloutsig_1_0z[24:14], celloutsig_1_3z };
  assign celloutsig_1_2z = celloutsig_1_0z[24:7] !== in_data[177:160];
  assign celloutsig_1_18z = in_data[155:152] !== { celloutsig_1_15z[2:1], celloutsig_1_7z, celloutsig_1_13z };
  assign celloutsig_0_4z = & in_data[41:10];
  assign celloutsig_0_7z = & { celloutsig_0_14z[19:15], celloutsig_0_6z, _00_[3:2], celloutsig_0_3z, in_data[52:25], celloutsig_0_0z };
  assign celloutsig_0_2z = & in_data[52:25];
  assign celloutsig_0_29z = celloutsig_0_0z & celloutsig_0_3z[6];
  assign celloutsig_1_1z = | celloutsig_1_0z[25:6];
  assign celloutsig_1_13z = | celloutsig_1_0z[17:14];
  assign celloutsig_0_12z = | celloutsig_0_11z[10:0];
  assign celloutsig_0_16z = ~^ celloutsig_0_11z[10:4];
  assign celloutsig_0_13z = { celloutsig_0_14z[15], _00_[3:2], celloutsig_0_10z } >> { _00_[12:10], celloutsig_0_14z[20:15], _00_[3] };
  assign celloutsig_0_36z = celloutsig_0_20z[16:11] >>> celloutsig_0_13z[6:1];
  assign celloutsig_1_0z = in_data[150:125] >>> in_data[186:161];
  assign celloutsig_0_11z = { in_data[23:13], celloutsig_0_2z } ^ { _00_[13:10], celloutsig_0_14z[20:15], _00_[3:2] };
  assign celloutsig_0_6z = ~((1'h0 & celloutsig_0_4z) | 1'h0);
  assign celloutsig_0_9z = ~((celloutsig_0_8z[4] & celloutsig_0_6z) | celloutsig_0_7z);
  assign { celloutsig_0_5z[13], celloutsig_0_5z[16:14] } = { celloutsig_0_2z, _00_[10], celloutsig_0_14z[20], celloutsig_0_0z } ^ { in_data[32], in_data[35:33] };
  assign celloutsig_0_37z[4:1] = ~ { celloutsig_0_34z[3:2], celloutsig_0_29z, celloutsig_0_7z };
  assign { celloutsig_0_38z[10:4], celloutsig_0_38z[0], celloutsig_0_38z[1] } = ~ { celloutsig_0_34z[6:0], celloutsig_0_29z, celloutsig_0_21z };
  assign { _00_[14], _00_[9:4], _00_[0] } = { in_data[70], celloutsig_0_14z[20:15], celloutsig_0_2z };
  assign celloutsig_0_37z[0] = celloutsig_0_37z[1];
  assign celloutsig_0_38z[3:2] = 2'h0;
  assign celloutsig_0_5z[12:0] = 13'h0000;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_63z, celloutsig_0_64z };
endmodule
