
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
Startpoint: _38274_ (falling edge-triggered flip-flop clocked by clk)
Endpoint: soc.core.sram.ram512x32.RAM00
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                         15.00   15.00   clock clk (fall edge)
                          0.00   15.00   clock source latency
                  2.00    0.00   15.00 v clock_core (in)
     1    0.05                           clock_core (net)
                  2.00    0.00   15.00 v input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                  0.16    0.65   15.65 v input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     1    0.10                           net1 (net)
                  0.16    0.02   15.66 v wire2346/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                  0.13    0.24   15.91 v wire2346/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     3    0.20                           net2346 (net)
                  0.18    0.05   15.96 v _21663_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.45    0.31   16.28 ^ _21663_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.03                           _09485_ (net)
                  0.45    0.00   16.28 ^ _21675_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  1.58    1.06   17.34 v _21675_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.21                           clock_ctrl.core_clk (net)
                  1.58    0.04   17.38 v clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.14    0.55   17.93 v clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.04                           clknet_0_clock_ctrl.core_clk (net)
                  0.14    0.00   17.93 v clkbuf_1_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.29   18.22 v clkbuf_1_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_1_1_0_clock_ctrl.core_clk (net)
                  0.14    0.00   18.22 v clkbuf_1_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.27   18.49 v clkbuf_1_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_1_1_1_clock_ctrl.core_clk (net)
                  0.11    0.00   18.49 v clkbuf_1_1_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.13    0.27   18.76 v clkbuf_1_1_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_1_1_2_clock_ctrl.core_clk (net)
                  0.13    0.00   18.76 v clkbuf_1_1_3_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.12    0.26   19.02 v clkbuf_1_1_3_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_1_1_3_clock_ctrl.core_clk (net)
                  0.12    0.00   19.02 v clkbuf_1_1_4_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.33   19.36 v clkbuf_1_1_4_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_1_1_4_clock_ctrl.core_clk (net)
                  0.21    0.01   19.36 v clkbuf_2_2_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.30   19.67 v clkbuf_2_2_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_2_2_0_clock_ctrl.core_clk (net)
                  0.14    0.00   19.67 v clkbuf_2_2_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.34   20.01 v clkbuf_2_2_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_2_2_1_clock_ctrl.core_clk (net)
                  0.21    0.00   20.01 v clkbuf_3_5_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.13    0.29   20.30 v clkbuf_3_5_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_3_5_0_clock_ctrl.core_clk (net)
                  0.13    0.00   20.31 v clkbuf_3_5_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.25   20.56 v clkbuf_3_5_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_5_1_clock_ctrl.core_clk (net)
                  0.10    0.00   20.56 v clkbuf_3_5_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.16    0.29   20.85 v clkbuf_3_5_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_3_5_2_clock_ctrl.core_clk (net)
                  0.16    0.00   20.85 v clkbuf_4_10_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.36   21.21 v clkbuf_4_10_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_4_10_0_clock_ctrl.core_clk (net)
                  0.23    0.00   21.21 v clkbuf_5_21_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.16    0.33   21.54 v clkbuf_5_21_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_5_21_0_clock_ctrl.core_clk (net)
                  0.16    0.00   21.54 v clkbuf_6_43_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.17    0.32   21.86 v clkbuf_6_43_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_6_43_0_clock_ctrl.core_clk (net)
                  0.17    0.00   21.86 v clkbuf_7_87_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.96    0.84   22.70 v clkbuf_7_87_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    16    0.44                           clknet_7_87_0_clock_ctrl.core_clk (net)
                  0.96    0.01   22.71 v clkbuf_leaf_1169_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.10    0.43   23.14 v clkbuf_leaf_1169_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.01                           clknet_leaf_1169_clock_ctrl.core_clk (net)
                  0.10    0.00   23.14 v _38274_/CLKN (gf180mcu_fd_sc_mcu7t5v0__dffnsnq_1)
                  0.25    0.80   23.94 v _38274_/Q (gf180mcu_fd_sc_mcu7t5v0__dffnsnq_1)
     1    0.02                           clock_ctrl.reset_delay[0] (net)
                  0.25    0.00   23.94 v _21957_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_4)
                  0.85    0.58   24.52 ^ _21957_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_4)
     2    0.10                           clock_ctrl.resetb_sync (net)
                  0.85    0.00   24.52 ^ max_cap1883/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                  0.30    0.36   24.87 ^ max_cap1883/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.13                           net1883 (net)
                  0.30    0.02   24.89 ^ _21958_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_16)
                  0.22    0.19   25.08 v _21958_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_16)
     2    0.16                           mgmt_buffers.user_reset (net)
                  0.22    0.00   25.08 v wire1826/I (gf180mcu_fd_sc_mcu7t5v0__buf_16)
                  0.20    0.31   25.39 v wire1826/Z (gf180mcu_fd_sc_mcu7t5v0__buf_16)
     4    0.34                           net1826 (net)
                  0.32    0.10   25.49 v wire1825/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_12)
                  0.29    0.44   25.93 v wire1825/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_12)
     2    0.19                           net1825 (net)
                  0.29    0.03   25.95 v soc.core.sram.ram512x32.RAM00/CEN (gf180_ram_512x8_wrapper)
                                 25.95   data arrival time

                         30.00   30.00   clock clk (rise edge)
                          0.00   30.00   clock source latency
                  1.00    0.00   30.00 ^ clock_core (in)
     1    0.05                           clock_core (net)
                  1.00    0.00   30.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                  0.14    0.24   30.24 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     1    0.10                           net1 (net)
                  0.14    0.02   30.26 ^ wire2346/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                  0.18    0.21   30.47 ^ wire2346/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     3    0.20                           net2346 (net)
                  0.22    0.05   30.52 ^ _21663_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.26    0.19   30.70 v _21663_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.03                           _09485_ (net)
                  0.26    0.00   30.70 v _21675_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  1.89    1.12   31.83 ^ _21675_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.21                           clock_ctrl.core_clk (net)
                  1.89    0.04   31.87 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.15    0.42   32.28 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.04                           clknet_0_clock_ctrl.core_clk (net)
                  0.15    0.00   32.28 ^ clkbuf_1_0_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.27   32.55 ^ clkbuf_1_0_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.05                           clknet_1_0_0_clock_ctrl.core_clk (net)
                  0.15    0.00   32.55 ^ clkbuf_1_0_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.12    0.24   32.80 ^ clkbuf_1_0_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_1_0_1_clock_ctrl.core_clk (net)
                  0.12    0.00   32.80 ^ clkbuf_1_0_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.26   33.06 ^ clkbuf_1_0_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_1_0_2_clock_ctrl.core_clk (net)
                  0.15    0.00   33.06 ^ clkbuf_1_0_3_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.13    0.25   33.31 ^ clkbuf_1_0_3_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_1_0_3_clock_ctrl.core_clk (net)
                  0.13    0.00   33.31 ^ clkbuf_1_0_4_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.30   33.62 ^ clkbuf_1_0_4_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_1_0_4_clock_ctrl.core_clk (net)
                  0.22    0.01   33.62 ^ clkbuf_2_0_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.28   33.91 ^ clkbuf_2_0_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.05                           clknet_2_0_0_clock_ctrl.core_clk (net)
                  0.15    0.00   33.91 ^ clkbuf_2_0_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.19    0.29   34.20 ^ clkbuf_2_0_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_2_0_1_clock_ctrl.core_clk (net)
                  0.19    0.00   34.20 ^ clkbuf_3_0_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.16    0.28   34.48 ^ clkbuf_3_0_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.05                           clknet_3_0_0_clock_ctrl.core_clk (net)
                  0.16    0.00   34.49 ^ clkbuf_3_0_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.23   34.72 ^ clkbuf_3_0_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_0_1_clock_ctrl.core_clk (net)
                  0.10    0.00   34.72 ^ clkbuf_3_0_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.16    0.27   34.99 ^ clkbuf_3_0_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.06                           clknet_3_0_2_clock_ctrl.core_clk (net)
                  0.16    0.00   34.99 ^ clkbuf_4_0_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.32   35.31 ^ clkbuf_4_0_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.09                           clknet_4_0_0_clock_ctrl.core_clk (net)
                  0.23    0.00   35.31 ^ clkbuf_5_0_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.28   35.59 ^ clkbuf_5_0_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.04                           clknet_5_0_0_clock_ctrl.core_clk (net)
                  0.15    0.00   35.59 ^ clkbuf_6_0_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.26   35.85 ^ clkbuf_6_0_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.04                           clknet_6_0_0_clock_ctrl.core_clk (net)
                  0.15    0.00   35.86 ^ clkbuf_7_0_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  1.08    0.79   36.65 ^ clkbuf_7_0_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.52                           clknet_7_0_0_clock_ctrl.core_clk (net)
                  1.08    0.02   36.67 ^ soc.core.sram.ram512x32.RAM00/CLK (gf180_ram_512x8_wrapper)
                         -0.10   36.57   clock uncertainty
                          0.21   36.78   clock reconvergence pessimism
                         -0.44   36.34   library setup time
                                 36.34   data required time
-----------------------------------------------------------------------------
                                 36.34   data required time
                                -25.95   data arrival time
-----------------------------------------------------------------------------
                                 10.39   slack (MET)


Startpoint: _38274_ (falling edge-triggered flip-flop clocked by clk)
Endpoint: soc.core.sram.ram512x32.RAM02
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                         15.00   15.00   clock clk (fall edge)
                          0.00   15.00   clock source latency
                  2.00    0.00   15.00 v clock_core (in)
     1    0.05                           clock_core (net)
                  2.00    0.00   15.00 v input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                  0.16    0.65   15.65 v input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     1    0.10                           net1 (net)
                  0.16    0.02   15.66 v wire2346/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                  0.13    0.24   15.91 v wire2346/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     3    0.20                           net2346 (net)
                  0.18    0.05   15.96 v _21663_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.45    0.31   16.28 ^ _21663_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.03                           _09485_ (net)
                  0.45    0.00   16.28 ^ _21675_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  1.58    1.06   17.34 v _21675_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.21                           clock_ctrl.core_clk (net)
                  1.58    0.04   17.38 v clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.14    0.55   17.93 v clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.04                           clknet_0_clock_ctrl.core_clk (net)
                  0.14    0.00   17.93 v clkbuf_1_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.29   18.22 v clkbuf_1_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_1_1_0_clock_ctrl.core_clk (net)
                  0.14    0.00   18.22 v clkbuf_1_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.27   18.49 v clkbuf_1_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_1_1_1_clock_ctrl.core_clk (net)
                  0.11    0.00   18.49 v clkbuf_1_1_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.13    0.27   18.76 v clkbuf_1_1_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_1_1_2_clock_ctrl.core_clk (net)
                  0.13    0.00   18.76 v clkbuf_1_1_3_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.12    0.26   19.02 v clkbuf_1_1_3_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_1_1_3_clock_ctrl.core_clk (net)
                  0.12    0.00   19.02 v clkbuf_1_1_4_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.33   19.36 v clkbuf_1_1_4_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_1_1_4_clock_ctrl.core_clk (net)
                  0.21    0.01   19.36 v clkbuf_2_2_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.30   19.67 v clkbuf_2_2_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_2_2_0_clock_ctrl.core_clk (net)
                  0.14    0.00   19.67 v clkbuf_2_2_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.34   20.01 v clkbuf_2_2_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_2_2_1_clock_ctrl.core_clk (net)
                  0.21    0.00   20.01 v clkbuf_3_5_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.13    0.29   20.30 v clkbuf_3_5_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_3_5_0_clock_ctrl.core_clk (net)
                  0.13    0.00   20.31 v clkbuf_3_5_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.25   20.56 v clkbuf_3_5_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_5_1_clock_ctrl.core_clk (net)
                  0.10    0.00   20.56 v clkbuf_3_5_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.16    0.29   20.85 v clkbuf_3_5_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_3_5_2_clock_ctrl.core_clk (net)
                  0.16    0.00   20.85 v clkbuf_4_10_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.36   21.21 v clkbuf_4_10_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_4_10_0_clock_ctrl.core_clk (net)
                  0.23    0.00   21.21 v clkbuf_5_21_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.16    0.33   21.54 v clkbuf_5_21_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_5_21_0_clock_ctrl.core_clk (net)
                  0.16    0.00   21.54 v clkbuf_6_43_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.17    0.32   21.86 v clkbuf_6_43_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_6_43_0_clock_ctrl.core_clk (net)
                  0.17    0.00   21.86 v clkbuf_7_87_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.96    0.84   22.70 v clkbuf_7_87_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    16    0.44                           clknet_7_87_0_clock_ctrl.core_clk (net)
                  0.96    0.01   22.71 v clkbuf_leaf_1169_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.10    0.43   23.14 v clkbuf_leaf_1169_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.01                           clknet_leaf_1169_clock_ctrl.core_clk (net)
                  0.10    0.00   23.14 v _38274_/CLKN (gf180mcu_fd_sc_mcu7t5v0__dffnsnq_1)
                  0.25    0.80   23.94 v _38274_/Q (gf180mcu_fd_sc_mcu7t5v0__dffnsnq_1)
     1    0.02                           clock_ctrl.reset_delay[0] (net)
                  0.25    0.00   23.94 v _21957_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_4)
                  0.85    0.58   24.52 ^ _21957_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_4)
     2    0.10                           clock_ctrl.resetb_sync (net)
                  0.85    0.00   24.52 ^ max_cap1883/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                  0.30    0.36   24.87 ^ max_cap1883/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.13                           net1883 (net)
                  0.30    0.02   24.89 ^ _21958_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_16)
                  0.22    0.19   25.08 v _21958_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_16)
     2    0.16                           mgmt_buffers.user_reset (net)
                  0.22    0.00   25.08 v wire1826/I (gf180mcu_fd_sc_mcu7t5v0__buf_16)
                  0.20    0.31   25.39 v wire1826/Z (gf180mcu_fd_sc_mcu7t5v0__buf_16)
     4    0.34                           net1826 (net)
                  0.29    0.08   25.47 v soc.core.sram.ram512x32.RAM02/CEN (gf180_ram_512x8_wrapper)
                                 25.47   data arrival time

                         30.00   30.00   clock clk (rise edge)
                          0.00   30.00   clock source latency
                  1.00    0.00   30.00 ^ clock_core (in)
     1    0.05                           clock_core (net)
                  1.00    0.00   30.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                  0.14    0.24   30.24 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     1    0.10                           net1 (net)
                  0.14    0.02   30.26 ^ wire2346/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                  0.18    0.21   30.47 ^ wire2346/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     3    0.20                           net2346 (net)
                  0.22    0.05   30.52 ^ _21663_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.26    0.19   30.70 v _21663_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.03                           _09485_ (net)
                  0.26    0.00   30.70 v _21675_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  1.89    1.12   31.83 ^ _21675_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.21                           clock_ctrl.core_clk (net)
                  1.89    0.04   31.87 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.15    0.42   32.28 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.04                           clknet_0_clock_ctrl.core_clk (net)
                  0.15    0.00   32.28 ^ clkbuf_1_0_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.27   32.55 ^ clkbuf_1_0_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.05                           clknet_1_0_0_clock_ctrl.core_clk (net)
                  0.15    0.00   32.55 ^ clkbuf_1_0_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.12    0.24   32.80 ^ clkbuf_1_0_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_1_0_1_clock_ctrl.core_clk (net)
                  0.12    0.00   32.80 ^ clkbuf_1_0_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.26   33.06 ^ clkbuf_1_0_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_1_0_2_clock_ctrl.core_clk (net)
                  0.15    0.00   33.06 ^ clkbuf_1_0_3_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.13    0.25   33.31 ^ clkbuf_1_0_3_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_1_0_3_clock_ctrl.core_clk (net)
                  0.13    0.00   33.31 ^ clkbuf_1_0_4_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.30   33.62 ^ clkbuf_1_0_4_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_1_0_4_clock_ctrl.core_clk (net)
                  0.22    0.01   33.62 ^ clkbuf_2_0_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.28   33.91 ^ clkbuf_2_0_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.05                           clknet_2_0_0_clock_ctrl.core_clk (net)
                  0.15    0.00   33.91 ^ clkbuf_2_0_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.19    0.29   34.20 ^ clkbuf_2_0_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_2_0_1_clock_ctrl.core_clk (net)
                  0.19    0.00   34.20 ^ clkbuf_3_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.12    0.25   34.46 ^ clkbuf_3_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_3_1_0_clock_ctrl.core_clk (net)
                  0.12    0.00   34.46 ^ clkbuf_3_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.23   34.68 ^ clkbuf_3_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_1_1_clock_ctrl.core_clk (net)
                  0.10    0.00   34.68 ^ clkbuf_3_1_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.30   34.98 ^ clkbuf_3_1_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_3_1_2_clock_ctrl.core_clk (net)
                  0.22    0.00   34.99 ^ clkbuf_4_2_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.32   35.30 ^ clkbuf_4_2_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_4_2_0_clock_ctrl.core_clk (net)
                  0.21    0.00   35.31 ^ clkbuf_5_4_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.16    0.28   35.59 ^ clkbuf_5_4_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_5_4_0_clock_ctrl.core_clk (net)
                  0.16    0.00   35.59 ^ clkbuf_6_8_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.16    0.28   35.87 ^ clkbuf_6_8_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_6_8_0_clock_ctrl.core_clk (net)
                  0.16    0.00   35.87 ^ clkbuf_7_17_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.92    0.70   36.57 ^ clkbuf_7_17_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.45                           clknet_7_17_0_clock_ctrl.core_clk (net)
                  0.92    0.02   36.60 ^ soc.core.sram.ram512x32.RAM02/CLK (gf180_ram_512x8_wrapper)
                         -0.10   36.50   clock uncertainty
                          0.21   36.71   clock reconvergence pessimism
                         -0.44   36.27   library setup time
                                 36.27   data required time
-----------------------------------------------------------------------------
                                 36.27   data required time
                                -25.47   data arrival time
-----------------------------------------------------------------------------
                                 10.80   slack (MET)


Startpoint: _38274_ (falling edge-triggered flip-flop clocked by clk)
Endpoint: soc.core.sram.ram512x32.RAM01
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                         15.00   15.00   clock clk (fall edge)
                          0.00   15.00   clock source latency
                  2.00    0.00   15.00 v clock_core (in)
     1    0.05                           clock_core (net)
                  2.00    0.00   15.00 v input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                  0.16    0.65   15.65 v input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     1    0.10                           net1 (net)
                  0.16    0.02   15.66 v wire2346/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                  0.13    0.24   15.91 v wire2346/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     3    0.20                           net2346 (net)
                  0.18    0.05   15.96 v _21663_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.45    0.31   16.28 ^ _21663_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.03                           _09485_ (net)
                  0.45    0.00   16.28 ^ _21675_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  1.58    1.06   17.34 v _21675_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.21                           clock_ctrl.core_clk (net)
                  1.58    0.04   17.38 v clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.14    0.55   17.93 v clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.04                           clknet_0_clock_ctrl.core_clk (net)
                  0.14    0.00   17.93 v clkbuf_1_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.29   18.22 v clkbuf_1_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_1_1_0_clock_ctrl.core_clk (net)
                  0.14    0.00   18.22 v clkbuf_1_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.27   18.49 v clkbuf_1_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_1_1_1_clock_ctrl.core_clk (net)
                  0.11    0.00   18.49 v clkbuf_1_1_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.13    0.27   18.76 v clkbuf_1_1_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_1_1_2_clock_ctrl.core_clk (net)
                  0.13    0.00   18.76 v clkbuf_1_1_3_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.12    0.26   19.02 v clkbuf_1_1_3_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_1_1_3_clock_ctrl.core_clk (net)
                  0.12    0.00   19.02 v clkbuf_1_1_4_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.33   19.36 v clkbuf_1_1_4_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_1_1_4_clock_ctrl.core_clk (net)
                  0.21    0.01   19.36 v clkbuf_2_2_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.30   19.67 v clkbuf_2_2_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_2_2_0_clock_ctrl.core_clk (net)
                  0.14    0.00   19.67 v clkbuf_2_2_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.34   20.01 v clkbuf_2_2_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_2_2_1_clock_ctrl.core_clk (net)
                  0.21    0.00   20.01 v clkbuf_3_5_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.13    0.29   20.30 v clkbuf_3_5_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_3_5_0_clock_ctrl.core_clk (net)
                  0.13    0.00   20.31 v clkbuf_3_5_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.25   20.56 v clkbuf_3_5_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_5_1_clock_ctrl.core_clk (net)
                  0.10    0.00   20.56 v clkbuf_3_5_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.16    0.29   20.85 v clkbuf_3_5_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_3_5_2_clock_ctrl.core_clk (net)
                  0.16    0.00   20.85 v clkbuf_4_10_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.36   21.21 v clkbuf_4_10_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_4_10_0_clock_ctrl.core_clk (net)
                  0.23    0.00   21.21 v clkbuf_5_21_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.16    0.33   21.54 v clkbuf_5_21_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_5_21_0_clock_ctrl.core_clk (net)
                  0.16    0.00   21.54 v clkbuf_6_43_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.17    0.32   21.86 v clkbuf_6_43_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_6_43_0_clock_ctrl.core_clk (net)
                  0.17    0.00   21.86 v clkbuf_7_87_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.96    0.84   22.70 v clkbuf_7_87_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    16    0.44                           clknet_7_87_0_clock_ctrl.core_clk (net)
                  0.96    0.01   22.71 v clkbuf_leaf_1169_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.10    0.43   23.14 v clkbuf_leaf_1169_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.01                           clknet_leaf_1169_clock_ctrl.core_clk (net)
                  0.10    0.00   23.14 v _38274_/CLKN (gf180mcu_fd_sc_mcu7t5v0__dffnsnq_1)
                  0.25    0.80   23.94 v _38274_/Q (gf180mcu_fd_sc_mcu7t5v0__dffnsnq_1)
     1    0.02                           clock_ctrl.reset_delay[0] (net)
                  0.25    0.00   23.94 v _21957_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_4)
                  0.85    0.58   24.52 ^ _21957_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_4)
     2    0.10                           clock_ctrl.resetb_sync (net)
                  0.85    0.00   24.52 ^ max_cap1883/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                  0.30    0.36   24.87 ^ max_cap1883/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.13                           net1883 (net)
                  0.30    0.02   24.89 ^ _21958_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_16)
                  0.22    0.19   25.08 v _21958_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_16)
     2    0.16                           mgmt_buffers.user_reset (net)
                  0.22    0.00   25.08 v wire1826/I (gf180mcu_fd_sc_mcu7t5v0__buf_16)
                  0.20    0.31   25.39 v wire1826/Z (gf180mcu_fd_sc_mcu7t5v0__buf_16)
     4    0.34                           net1826 (net)
                  0.32    0.10   25.49 v soc.core.sram.ram512x32.RAM01/CEN (gf180_ram_512x8_wrapper)
                                 25.49   data arrival time

                         30.00   30.00   clock clk (rise edge)
                          0.00   30.00   clock source latency
                  1.00    0.00   30.00 ^ clock_core (in)
     1    0.05                           clock_core (net)
                  1.00    0.00   30.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                  0.14    0.24   30.24 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     1    0.10                           net1 (net)
                  0.14    0.02   30.26 ^ wire2346/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                  0.18    0.21   30.47 ^ wire2346/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     3    0.20                           net2346 (net)
                  0.22    0.05   30.52 ^ _21663_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.26    0.19   30.70 v _21663_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.03                           _09485_ (net)
                  0.26    0.00   30.70 v _21675_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  1.89    1.12   31.83 ^ _21675_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.21                           clock_ctrl.core_clk (net)
                  1.89    0.04   31.87 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.15    0.42   32.28 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.04                           clknet_0_clock_ctrl.core_clk (net)
                  0.15    0.00   32.28 ^ clkbuf_1_0_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.27   32.55 ^ clkbuf_1_0_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.05                           clknet_1_0_0_clock_ctrl.core_clk (net)
                  0.15    0.00   32.55 ^ clkbuf_1_0_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.12    0.24   32.80 ^ clkbuf_1_0_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_1_0_1_clock_ctrl.core_clk (net)
                  0.12    0.00   32.80 ^ clkbuf_1_0_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.26   33.06 ^ clkbuf_1_0_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_1_0_2_clock_ctrl.core_clk (net)
                  0.15    0.00   33.06 ^ clkbuf_1_0_3_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.13    0.25   33.31 ^ clkbuf_1_0_3_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_1_0_3_clock_ctrl.core_clk (net)
                  0.13    0.00   33.31 ^ clkbuf_1_0_4_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.30   33.62 ^ clkbuf_1_0_4_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_1_0_4_clock_ctrl.core_clk (net)
                  0.22    0.01   33.62 ^ clkbuf_2_0_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.28   33.91 ^ clkbuf_2_0_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.05                           clknet_2_0_0_clock_ctrl.core_clk (net)
                  0.15    0.00   33.91 ^ clkbuf_2_0_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.19    0.29   34.20 ^ clkbuf_2_0_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_2_0_1_clock_ctrl.core_clk (net)
                  0.19    0.00   34.20 ^ clkbuf_3_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.12    0.25   34.46 ^ clkbuf_3_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_3_1_0_clock_ctrl.core_clk (net)
                  0.12    0.00   34.46 ^ clkbuf_3_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.23   34.68 ^ clkbuf_3_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_1_1_clock_ctrl.core_clk (net)
                  0.10    0.00   34.68 ^ clkbuf_3_1_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.30   34.98 ^ clkbuf_3_1_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_3_1_2_clock_ctrl.core_clk (net)
                  0.22    0.00   34.99 ^ clkbuf_4_3_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.32   35.30 ^ clkbuf_4_3_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_4_3_0_clock_ctrl.core_clk (net)
                  0.21    0.00   35.31 ^ clkbuf_5_6_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.28   35.59 ^ clkbuf_5_6_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_5_6_0_clock_ctrl.core_clk (net)
                  0.15    0.00   35.59 ^ clkbuf_6_12_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.26   35.84 ^ clkbuf_6_12_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.04                           clknet_6_12_0_clock_ctrl.core_clk (net)
                  0.14    0.00   35.84 ^ clkbuf_7_24_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  1.14    0.83   36.67 ^ clkbuf_7_24_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.55                           clknet_7_24_0_clock_ctrl.core_clk (net)
                  1.14    0.01   36.68 ^ soc.core.sram.ram512x32.RAM01/CLK (gf180_ram_512x8_wrapper)
                         -0.10   36.58   clock uncertainty
                          0.21   36.79   clock reconvergence pessimism
                         -0.44   36.35   library setup time
                                 36.35   data required time
-----------------------------------------------------------------------------
                                 36.35   data required time
                                -25.49   data arrival time
-----------------------------------------------------------------------------
                                 10.86   slack (MET)


Startpoint: _38274_ (falling edge-triggered flip-flop clocked by clk)
Endpoint: soc.core.sram.ram512x32.RAM03
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                         15.00   15.00   clock clk (fall edge)
                          0.00   15.00   clock source latency
                  2.00    0.00   15.00 v clock_core (in)
     1    0.05                           clock_core (net)
                  2.00    0.00   15.00 v input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                  0.16    0.65   15.65 v input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     1    0.10                           net1 (net)
                  0.16    0.02   15.66 v wire2346/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                  0.13    0.24   15.91 v wire2346/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     3    0.20                           net2346 (net)
                  0.18    0.05   15.96 v _21663_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.45    0.31   16.28 ^ _21663_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.03                           _09485_ (net)
                  0.45    0.00   16.28 ^ _21675_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  1.58    1.06   17.34 v _21675_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.21                           clock_ctrl.core_clk (net)
                  1.58    0.04   17.38 v clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.14    0.55   17.93 v clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.04                           clknet_0_clock_ctrl.core_clk (net)
                  0.14    0.00   17.93 v clkbuf_1_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.29   18.22 v clkbuf_1_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_1_1_0_clock_ctrl.core_clk (net)
                  0.14    0.00   18.22 v clkbuf_1_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.27   18.49 v clkbuf_1_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_1_1_1_clock_ctrl.core_clk (net)
                  0.11    0.00   18.49 v clkbuf_1_1_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.13    0.27   18.76 v clkbuf_1_1_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_1_1_2_clock_ctrl.core_clk (net)
                  0.13    0.00   18.76 v clkbuf_1_1_3_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.12    0.26   19.02 v clkbuf_1_1_3_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_1_1_3_clock_ctrl.core_clk (net)
                  0.12    0.00   19.02 v clkbuf_1_1_4_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.33   19.36 v clkbuf_1_1_4_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_1_1_4_clock_ctrl.core_clk (net)
                  0.21    0.01   19.36 v clkbuf_2_2_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.30   19.67 v clkbuf_2_2_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_2_2_0_clock_ctrl.core_clk (net)
                  0.14    0.00   19.67 v clkbuf_2_2_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.34   20.01 v clkbuf_2_2_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_2_2_1_clock_ctrl.core_clk (net)
                  0.21    0.00   20.01 v clkbuf_3_5_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.13    0.29   20.30 v clkbuf_3_5_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_3_5_0_clock_ctrl.core_clk (net)
                  0.13    0.00   20.31 v clkbuf_3_5_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.25   20.56 v clkbuf_3_5_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_5_1_clock_ctrl.core_clk (net)
                  0.10    0.00   20.56 v clkbuf_3_5_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.16    0.29   20.85 v clkbuf_3_5_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_3_5_2_clock_ctrl.core_clk (net)
                  0.16    0.00   20.85 v clkbuf_4_10_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.36   21.21 v clkbuf_4_10_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_4_10_0_clock_ctrl.core_clk (net)
                  0.23    0.00   21.21 v clkbuf_5_21_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.16    0.33   21.54 v clkbuf_5_21_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_5_21_0_clock_ctrl.core_clk (net)
                  0.16    0.00   21.54 v clkbuf_6_43_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.17    0.32   21.86 v clkbuf_6_43_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_6_43_0_clock_ctrl.core_clk (net)
                  0.17    0.00   21.86 v clkbuf_7_87_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.96    0.84   22.70 v clkbuf_7_87_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    16    0.44                           clknet_7_87_0_clock_ctrl.core_clk (net)
                  0.96    0.01   22.71 v clkbuf_leaf_1169_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.10    0.43   23.14 v clkbuf_leaf_1169_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.01                           clknet_leaf_1169_clock_ctrl.core_clk (net)
                  0.10    0.00   23.14 v _38274_/CLKN (gf180mcu_fd_sc_mcu7t5v0__dffnsnq_1)
                  0.25    0.80   23.94 v _38274_/Q (gf180mcu_fd_sc_mcu7t5v0__dffnsnq_1)
     1    0.02                           clock_ctrl.reset_delay[0] (net)
                  0.25    0.00   23.94 v _21957_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_4)
                  0.85    0.58   24.52 ^ _21957_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_4)
     2    0.10                           clock_ctrl.resetb_sync (net)
                  0.85    0.00   24.52 ^ max_cap1883/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                  0.30    0.36   24.87 ^ max_cap1883/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.13                           net1883 (net)
                  0.30    0.02   24.89 ^ _21958_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_16)
                  0.22    0.19   25.08 v _21958_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_16)
     2    0.16                           mgmt_buffers.user_reset (net)
                  0.22    0.00   25.08 v wire1826/I (gf180mcu_fd_sc_mcu7t5v0__buf_16)
                  0.20    0.31   25.39 v wire1826/Z (gf180mcu_fd_sc_mcu7t5v0__buf_16)
     4    0.34                           net1826 (net)
                  0.25    0.05   25.45 v soc.core.sram.ram512x32.RAM03/CEN (gf180_ram_512x8_wrapper)
                                 25.45   data arrival time

                         30.00   30.00   clock clk (rise edge)
                          0.00   30.00   clock source latency
                  1.00    0.00   30.00 ^ clock_core (in)
     1    0.05                           clock_core (net)
                  1.00    0.00   30.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                  0.14    0.24   30.24 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     1    0.10                           net1 (net)
                  0.14    0.02   30.26 ^ wire2346/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                  0.18    0.21   30.47 ^ wire2346/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     3    0.20                           net2346 (net)
                  0.22    0.05   30.52 ^ _21663_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.26    0.19   30.70 v _21663_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.03                           _09485_ (net)
                  0.26    0.00   30.70 v _21675_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  1.89    1.12   31.83 ^ _21675_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.21                           clock_ctrl.core_clk (net)
                  1.89    0.04   31.87 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.15    0.42   32.28 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.04                           clknet_0_clock_ctrl.core_clk (net)
                  0.15    0.00   32.28 ^ clkbuf_1_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.26   32.54 ^ clkbuf_1_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_1_1_0_clock_ctrl.core_clk (net)
                  0.14    0.00   32.54 ^ clkbuf_1_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.23   32.77 ^ clkbuf_1_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_1_1_1_clock_ctrl.core_clk (net)
                  0.11    0.00   32.78 ^ clkbuf_1_1_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.12    0.24   33.01 ^ clkbuf_1_1_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_1_1_2_clock_ctrl.core_clk (net)
                  0.12    0.00   33.01 ^ clkbuf_1_1_3_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.23   33.25 ^ clkbuf_1_1_3_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_1_1_3_clock_ctrl.core_clk (net)
                  0.11    0.00   33.25 ^ clkbuf_1_1_4_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.19    0.29   33.54 ^ clkbuf_1_1_4_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_1_1_4_clock_ctrl.core_clk (net)
                  0.19    0.01   33.54 ^ clkbuf_2_2_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.13    0.26   33.80 ^ clkbuf_2_2_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_2_2_0_clock_ctrl.core_clk (net)
                  0.13    0.00   33.81 ^ clkbuf_2_2_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.19    0.29   34.10 ^ clkbuf_2_2_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_2_2_1_clock_ctrl.core_clk (net)
                  0.19    0.00   34.10 ^ clkbuf_3_4_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.13    0.26   34.36 ^ clkbuf_3_4_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_3_4_0_clock_ctrl.core_clk (net)
                  0.13    0.00   34.36 ^ clkbuf_3_4_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.22   34.59 ^ clkbuf_3_4_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.01                           clknet_3_4_1_clock_ctrl.core_clk (net)
                  0.10    0.00   34.59 ^ clkbuf_3_4_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.29   34.88 ^ clkbuf_3_4_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_3_4_2_clock_ctrl.core_clk (net)
                  0.21    0.00   34.88 ^ clkbuf_4_9_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.32   35.20 ^ clkbuf_4_9_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_4_9_0_clock_ctrl.core_clk (net)
                  0.21    0.00   35.21 ^ clkbuf_5_18_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.28   35.49 ^ clkbuf_5_18_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_5_18_0_clock_ctrl.core_clk (net)
                  0.15    0.00   35.49 ^ clkbuf_6_37_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.16    0.27   35.76 ^ clkbuf_6_37_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_6_37_0_clock_ctrl.core_clk (net)
                  0.16    0.00   35.76 ^ clkbuf_7_74_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.47    0.46   36.22 ^ clkbuf_7_74_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.22                           clknet_7_74_0_clock_ctrl.core_clk (net)
                  0.47    0.00   36.22 ^ clkbuf_leaf_1012_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.29    0.41   36.64 ^ clkbuf_leaf_1012_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.30                           clknet_leaf_1012_clock_ctrl.core_clk (net)
                  0.29    0.01   36.64 ^ soc.core.sram.ram512x32.RAM03/CLK (gf180_ram_512x8_wrapper)
                         -0.10   36.54   clock uncertainty
                          0.36   36.90   clock reconvergence pessimism
                         -0.43   36.47   library setup time
                                 36.47   data required time
-----------------------------------------------------------------------------
                                 36.47   data required time
                                -25.45   data arrival time
-----------------------------------------------------------------------------
                                 11.02   slack (MET)


Startpoint: _38274_ (falling edge-triggered flip-flop clocked by clk)
Endpoint: _35570_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                         15.00   15.00   clock clk (fall edge)
                          0.00   15.00   clock source latency
                  2.00    0.00   15.00 v clock_core (in)
     1    0.05                           clock_core (net)
                  2.00    0.00   15.00 v input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                  0.16    0.65   15.65 v input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     1    0.10                           net1 (net)
                  0.16    0.02   15.66 v wire2346/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                  0.13    0.24   15.91 v wire2346/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     3    0.20                           net2346 (net)
                  0.18    0.05   15.96 v _21663_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.45    0.31   16.28 ^ _21663_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.03                           _09485_ (net)
                  0.45    0.00   16.28 ^ _21675_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  1.58    1.06   17.34 v _21675_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.21                           clock_ctrl.core_clk (net)
                  1.58    0.04   17.38 v clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.14    0.55   17.93 v clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.04                           clknet_0_clock_ctrl.core_clk (net)
                  0.14    0.00   17.93 v clkbuf_1_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.29   18.22 v clkbuf_1_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_1_1_0_clock_ctrl.core_clk (net)
                  0.14    0.00   18.22 v clkbuf_1_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.27   18.49 v clkbuf_1_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_1_1_1_clock_ctrl.core_clk (net)
                  0.11    0.00   18.49 v clkbuf_1_1_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.13    0.27   18.76 v clkbuf_1_1_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_1_1_2_clock_ctrl.core_clk (net)
                  0.13    0.00   18.76 v clkbuf_1_1_3_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.12    0.26   19.02 v clkbuf_1_1_3_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_1_1_3_clock_ctrl.core_clk (net)
                  0.12    0.00   19.02 v clkbuf_1_1_4_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.33   19.36 v clkbuf_1_1_4_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_1_1_4_clock_ctrl.core_clk (net)
                  0.21    0.01   19.36 v clkbuf_2_2_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.30   19.67 v clkbuf_2_2_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_2_2_0_clock_ctrl.core_clk (net)
                  0.14    0.00   19.67 v clkbuf_2_2_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.34   20.01 v clkbuf_2_2_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_2_2_1_clock_ctrl.core_clk (net)
                  0.21    0.00   20.01 v clkbuf_3_5_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.13    0.29   20.30 v clkbuf_3_5_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_3_5_0_clock_ctrl.core_clk (net)
                  0.13    0.00   20.31 v clkbuf_3_5_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.25   20.56 v clkbuf_3_5_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_5_1_clock_ctrl.core_clk (net)
                  0.10    0.00   20.56 v clkbuf_3_5_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.16    0.29   20.85 v clkbuf_3_5_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_3_5_2_clock_ctrl.core_clk (net)
                  0.16    0.00   20.85 v clkbuf_4_10_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.36   21.21 v clkbuf_4_10_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_4_10_0_clock_ctrl.core_clk (net)
                  0.23    0.00   21.21 v clkbuf_5_21_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.16    0.33   21.54 v clkbuf_5_21_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_5_21_0_clock_ctrl.core_clk (net)
                  0.16    0.00   21.54 v clkbuf_6_43_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.17    0.32   21.86 v clkbuf_6_43_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_6_43_0_clock_ctrl.core_clk (net)
                  0.17    0.00   21.86 v clkbuf_7_87_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.96    0.84   22.70 v clkbuf_7_87_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    16    0.44                           clknet_7_87_0_clock_ctrl.core_clk (net)
                  0.96    0.01   22.71 v clkbuf_leaf_1169_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.10    0.43   23.14 v clkbuf_leaf_1169_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.01                           clknet_leaf_1169_clock_ctrl.core_clk (net)
                  0.10    0.00   23.14 v _38274_/CLKN (gf180mcu_fd_sc_mcu7t5v0__dffnsnq_1)
                  0.25    0.80   23.94 v _38274_/Q (gf180mcu_fd_sc_mcu7t5v0__dffnsnq_1)
     1    0.02                           clock_ctrl.reset_delay[0] (net)
                  0.25    0.00   23.94 v _21957_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_4)
                  0.85    0.58   24.52 ^ _21957_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_4)
     2    0.10                           clock_ctrl.resetb_sync (net)
                  0.85    0.00   24.52 ^ max_cap1883/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                  0.30    0.36   24.87 ^ max_cap1883/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.13                           net1883 (net)
                  0.30    0.02   24.89 ^ _21958_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_16)
                  0.22    0.19   25.08 v _21958_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_16)
     2    0.16                           mgmt_buffers.user_reset (net)
                  0.22    0.03   25.11 v _35570_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                 25.11   data arrival time

                         30.00   30.00   clock clk (rise edge)
                          0.00   30.00   clock source latency
                  1.00    0.00   30.00 ^ clock_core (in)
     1    0.05                           clock_core (net)
                  1.00    0.00   30.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                  0.14    0.24   30.24 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     1    0.10                           net1 (net)
                  0.14    0.02   30.26 ^ wire2346/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                  0.18    0.21   30.47 ^ wire2346/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     3    0.20                           net2346 (net)
                  0.22    0.05   30.52 ^ _21663_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.26    0.19   30.70 v _21663_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.03                           _09485_ (net)
                  0.26    0.00   30.70 v _21675_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  1.89    1.12   31.83 ^ _21675_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.21                           clock_ctrl.core_clk (net)
                  1.89    0.04   31.87 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.15    0.42   32.28 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.04                           clknet_0_clock_ctrl.core_clk (net)
                  0.15    0.00   32.28 ^ clkbuf_1_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.26   32.54 ^ clkbuf_1_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_1_1_0_clock_ctrl.core_clk (net)
                  0.14    0.00   32.54 ^ clkbuf_1_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.23   32.77 ^ clkbuf_1_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_1_1_1_clock_ctrl.core_clk (net)
                  0.11    0.00   32.78 ^ clkbuf_1_1_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.12    0.24   33.01 ^ clkbuf_1_1_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_1_1_2_clock_ctrl.core_clk (net)
                  0.12    0.00   33.01 ^ clkbuf_1_1_3_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.23   33.25 ^ clkbuf_1_1_3_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_1_1_3_clock_ctrl.core_clk (net)
                  0.11    0.00   33.25 ^ clkbuf_1_1_4_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.19    0.29   33.54 ^ clkbuf_1_1_4_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_1_1_4_clock_ctrl.core_clk (net)
                  0.19    0.00   33.54 ^ clkbuf_2_3_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.27   33.81 ^ clkbuf_2_3_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_2_3_0_clock_ctrl.core_clk (net)
                  0.14    0.00   33.81 ^ clkbuf_2_3_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.30   34.11 ^ clkbuf_2_3_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_2_3_1_clock_ctrl.core_clk (net)
                  0.20    0.00   34.11 ^ clkbuf_3_7_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.27   34.38 ^ clkbuf_3_7_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_3_7_0_clock_ctrl.core_clk (net)
                  0.15    0.00   34.38 ^ clkbuf_3_7_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.23   34.61 ^ clkbuf_3_7_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_7_1_clock_ctrl.core_clk (net)
                  0.10    0.00   34.61 ^ clkbuf_3_7_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.17    0.27   34.88 ^ clkbuf_3_7_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.06                           clknet_3_7_2_clock_ctrl.core_clk (net)
                  0.17    0.00   34.89 ^ clkbuf_4_15_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.31   35.19 ^ clkbuf_4_15_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_4_15_0_clock_ctrl.core_clk (net)
                  0.21    0.00   35.20 ^ clkbuf_5_31_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.28   35.48 ^ clkbuf_5_31_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_5_31_0_clock_ctrl.core_clk (net)
                  0.15    0.00   35.48 ^ clkbuf_6_63_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.17    0.28   35.75 ^ clkbuf_6_63_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.06                           clknet_6_63_0_clock_ctrl.core_clk (net)
                  0.17    0.00   35.76 ^ clkbuf_7_126_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.97    0.74   36.50 ^ clkbuf_7_126_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    15    0.47                           clknet_7_126_0_clock_ctrl.core_clk (net)
                  0.97    0.01   36.50 ^ clkbuf_leaf_789_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.11    0.34   36.84 ^ clkbuf_leaf_789_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     3    0.02                           clknet_leaf_789_clock_ctrl.core_clk (net)
                  0.11    0.00   36.84 ^ _35570_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                         -0.10   36.74   clock uncertainty
                          0.31   37.05   clock reconvergence pessimism
                         -0.26   36.79   library setup time
                                 36.79   data required time
-----------------------------------------------------------------------------
                                 36.79   data required time
                                -25.11   data arrival time
-----------------------------------------------------------------------------
                                 11.68   slack (MET)


Startpoint: _38640_ (falling edge-triggered flip-flop clocked by hk_serial_clk)
Endpoint: _38662_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Path Group: hk_serial_clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                         30.00   30.00   clock hk_serial_clk (fall edge)
                          0.00   30.00   clock source latency
                  0.43    0.00   30.00 v housekeeping/serial_clock (housekeeping)
     3    0.16                           gpio_control_bidir_1[0].serial_clock (net)
                  0.43    0.00   30.00 v gpio_control_bidir_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.44   30.44 v gpio_control_bidir_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_bidir_1[0].serial_clock_out (net)
                  0.23    0.00   30.44 v gpio_control_bidir_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.40   30.84 v gpio_control_bidir_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_bidir_1[1].serial_clock_out (net)
                  0.25    0.01   30.84 v gpio_control_in_1a[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.40   31.24 v gpio_control_in_1a[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1a[0].serial_clock_out (net)
                  0.25    0.00   31.25 v gpio_control_in_1a[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.39   31.64 v gpio_control_in_1a[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1a[1].serial_clock_out (net)
                  0.24    0.00   31.65 v gpio_control_in_1a[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.37   32.02 v gpio_control_in_1a[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_in_1a[2].serial_clock_out (net)
                  0.21    0.00   32.02 v gpio_control_in_1a[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.48    0.52   32.54 v gpio_control_in_1a[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    18    0.21                           gpio_control_in_1a[3].serial_clock_out (net)
                  0.49    0.05   32.60 v gpio_control_in_1a[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.29    0.49   33.09 v gpio_control_in_1a[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.11                           gpio_control_in_1a[4].serial_clock_out (net)
                  0.29    0.01   33.09 v gpio_control_in_1a[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.30    0.42   33.51 v gpio_control_in_1a[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.11                           gpio_control_in_1[0].serial_clock (net)
                  0.30    0.01   33.52 v gpio_control_in_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.27    0.43   33.95 v gpio_control_in_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1[0].serial_clock_out (net)
                  0.27    0.00   33.95 v gpio_control_in_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.27    0.42   34.38 v gpio_control_in_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.11                           gpio_control_in_1[1].serial_clock_out (net)
                  0.27    0.01   34.38 v gpio_control_in_1[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.27    0.42   34.81 v gpio_control_in_1[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.11                           gpio_control_in_1[2].serial_clock_out (net)
                  0.27    0.01   34.81 v gpio_control_in_1[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.33    0.46   35.27 v gpio_control_in_1[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.14                           gpio_control_in_1[3].serial_clock_out (net)
                  0.33    0.01   35.29 v gpio_control_in_1[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.32    0.47   35.76 v gpio_control_in_1[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.13                           gpio_control_in_1[4].serial_clock_out (net)
                  0.32    0.01   35.77 v gpio_control_in_1[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.28    0.44   36.21 v gpio_control_in_1[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.11                           gpio_control_in_1[5].serial_clock_out (net)
                  0.28    0.01   36.21 v gpio_control_in_1[6].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.39   36.60 v gpio_control_in_1[6].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_in_1[6].serial_clock_out (net)
                  0.22    0.00   36.60 v _38640_/CLKN (gf180mcu_fd_sc_mcu7t5v0__dffnrnq_4)
                  0.29    1.22   37.82 ^ _38640_/Q (gf180mcu_fd_sc_mcu7t5v0__dffnrnq_4)
     1    0.05                           gpio_control_in_1[7].serial_data_out (net)
                  0.29    0.00   37.83 ^ _38662_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 37.83   data arrival time

                         60.00   60.00   clock hk_serial_clk (rise edge)
                          0.00   60.00   clock source latency
                  0.70    0.00   60.00 ^ housekeeping/serial_clock (housekeeping)
     3    0.16                           gpio_control_bidir_1[0].serial_clock (net)
                  0.70    0.00   60.00 ^ gpio_control_bidir_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.40   60.41 ^ gpio_control_bidir_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_bidir_1[0].serial_clock_out (net)
                  0.23    0.00   60.41 ^ gpio_control_bidir_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.34   60.74 ^ gpio_control_bidir_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_bidir_1[1].serial_clock_out (net)
                  0.24    0.01   60.75 ^ gpio_control_in_1a[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.34   61.09 ^ gpio_control_in_1a[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1a[0].serial_clock_out (net)
                  0.23    0.00   61.09 ^ gpio_control_in_1a[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.33   61.42 ^ gpio_control_in_1a[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1a[1].serial_clock_out (net)
                  0.22    0.00   61.43 ^ gpio_control_in_1a[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.31   61.74 ^ gpio_control_in_1a[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_in_1a[2].serial_clock_out (net)
                  0.20    0.00   61.74 ^ gpio_control_in_1a[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.45    0.44   62.18 ^ gpio_control_in_1a[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    18    0.21                           gpio_control_in_1a[3].serial_clock_out (net)
                  0.46    0.05   62.23 ^ gpio_control_in_1a[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.27    0.40   62.63 ^ gpio_control_in_1a[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.11                           gpio_control_in_1a[4].serial_clock_out (net)
                  0.27    0.01   62.64 ^ gpio_control_in_1a[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.48    0.40   63.04 ^ gpio_control_in_1a[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.11                           gpio_control_in_1[0].serial_clock (net)
                  0.48    0.01   63.05 ^ gpio_control_in_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.26    0.39   63.44 ^ gpio_control_in_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1[0].serial_clock_out (net)
                  0.26    0.00   63.45 ^ gpio_control_in_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.26    0.36   63.80 ^ gpio_control_in_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.11                           gpio_control_in_1[1].serial_clock_out (net)
                  0.26    0.01   63.81 ^ gpio_control_in_1[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.26    0.36   64.16 ^ gpio_control_in_1[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.11                           gpio_control_in_1[2].serial_clock_out (net)
                  0.26    0.00   64.17 ^ gpio_control_in_1[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.31    0.39   64.55 ^ gpio_control_in_1[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.14                           gpio_control_in_1[3].serial_clock_out (net)
                  0.31    0.01   64.56 ^ gpio_control_in_1[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.30    0.39   64.96 ^ gpio_control_in_1[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.13                           gpio_control_in_1[4].serial_clock_out (net)
                  0.30    0.01   64.96 ^ gpio_control_in_1[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.26    0.37   65.33 ^ gpio_control_in_1[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.11                           gpio_control_in_1[5].serial_clock_out (net)
                  0.26    0.01   65.34 ^ gpio_control_in_1[6].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.32   65.66 ^ gpio_control_in_1[6].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_in_1[6].serial_clock_out (net)
                  0.21    0.00   65.67 ^ gpio_control_in_1[7].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.30    0.36   66.03 ^ gpio_control_in_1[7].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.13                           gpio_control_in_1[7].serial_clock_out (net)
                  0.30    0.02   66.05 ^ _38662_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.10   65.95   clock uncertainty
                          0.44   66.39   clock reconvergence pessimism
                         -0.29   66.10   library setup time
                                 66.10   data required time
-----------------------------------------------------------------------------
                                 66.10   data required time
                                -37.83   data arrival time
-----------------------------------------------------------------------------
                                 28.27   slack (MET)


Startpoint: _38682_ (falling edge-triggered flip-flop clocked by hk_serial_clk)
Endpoint: _38703_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Path Group: hk_serial_clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                         30.00   30.00   clock hk_serial_clk (fall edge)
                          0.00   30.00   clock source latency
                  0.43    0.00   30.00 v housekeeping/serial_clock (housekeeping)
     3    0.16                           gpio_control_bidir_1[0].serial_clock (net)
                  0.43    0.00   30.00 v gpio_control_bidir_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.44   30.44 v gpio_control_bidir_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_bidir_1[0].serial_clock_out (net)
                  0.23    0.00   30.44 v gpio_control_bidir_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.40   30.84 v gpio_control_bidir_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_bidir_1[1].serial_clock_out (net)
                  0.25    0.01   30.84 v gpio_control_in_1a[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.40   31.24 v gpio_control_in_1a[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1a[0].serial_clock_out (net)
                  0.25    0.00   31.25 v gpio_control_in_1a[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.39   31.64 v gpio_control_in_1a[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1a[1].serial_clock_out (net)
                  0.24    0.00   31.65 v gpio_control_in_1a[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.37   32.02 v gpio_control_in_1a[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_in_1a[2].serial_clock_out (net)
                  0.21    0.00   32.02 v gpio_control_in_1a[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.48    0.52   32.54 v gpio_control_in_1a[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    18    0.21                           gpio_control_in_1a[3].serial_clock_out (net)
                  0.49    0.05   32.60 v gpio_control_in_1a[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.29    0.49   33.09 v gpio_control_in_1a[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.11                           gpio_control_in_1a[4].serial_clock_out (net)
                  0.29    0.01   33.09 v gpio_control_in_1a[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.30    0.42   33.51 v gpio_control_in_1a[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.11                           gpio_control_in_1[0].serial_clock (net)
                  0.30    0.01   33.52 v gpio_control_in_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.27    0.43   33.95 v gpio_control_in_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1[0].serial_clock_out (net)
                  0.27    0.00   33.95 v gpio_control_in_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.27    0.42   34.38 v gpio_control_in_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.11                           gpio_control_in_1[1].serial_clock_out (net)
                  0.27    0.01   34.38 v gpio_control_in_1[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.27    0.42   34.81 v gpio_control_in_1[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.11                           gpio_control_in_1[2].serial_clock_out (net)
                  0.27    0.01   34.81 v gpio_control_in_1[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.33    0.46   35.27 v gpio_control_in_1[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.14                           gpio_control_in_1[3].serial_clock_out (net)
                  0.33    0.01   35.29 v gpio_control_in_1[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.32    0.47   35.76 v gpio_control_in_1[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.13                           gpio_control_in_1[4].serial_clock_out (net)
                  0.32    0.01   35.77 v gpio_control_in_1[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.28    0.44   36.21 v gpio_control_in_1[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.11                           gpio_control_in_1[5].serial_clock_out (net)
                  0.28    0.01   36.21 v gpio_control_in_1[6].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.39   36.60 v gpio_control_in_1[6].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_in_1[6].serial_clock_out (net)
                  0.22    0.01   36.60 v gpio_control_in_1[7].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.32    0.43   37.03 v gpio_control_in_1[7].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.13                           gpio_control_in_1[7].serial_clock_out (net)
                  0.32    0.02   37.06 v gpio_control_in_1[8].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.42   37.47 v gpio_control_in_1[8].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1[8].serial_clock_out (net)
                  0.24    0.01   37.48 v _38682_/CLKN (gf180mcu_fd_sc_mcu7t5v0__dffnrnq_1)
                  0.32    1.10   38.58 ^ _38682_/Q (gf180mcu_fd_sc_mcu7t5v0__dffnrnq_1)
     1    0.01                           gpio_control_in_1[10].serial_data_in (net)
                  0.32    0.00   38.58 ^ _38703_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 38.58   data arrival time

                         60.00   60.00   clock hk_serial_clk (rise edge)
                          0.00   60.00   clock source latency
                  0.70    0.00   60.00 ^ housekeeping/serial_clock (housekeeping)
     3    0.16                           gpio_control_bidir_1[0].serial_clock (net)
                  0.70    0.00   60.00 ^ gpio_control_bidir_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.40   60.41 ^ gpio_control_bidir_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_bidir_1[0].serial_clock_out (net)
                  0.23    0.00   60.41 ^ gpio_control_bidir_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.34   60.74 ^ gpio_control_bidir_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_bidir_1[1].serial_clock_out (net)
                  0.24    0.01   60.75 ^ gpio_control_in_1a[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.34   61.09 ^ gpio_control_in_1a[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1a[0].serial_clock_out (net)
                  0.23    0.00   61.09 ^ gpio_control_in_1a[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.33   61.42 ^ gpio_control_in_1a[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1a[1].serial_clock_out (net)
                  0.22    0.00   61.43 ^ gpio_control_in_1a[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.31   61.74 ^ gpio_control_in_1a[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_in_1a[2].serial_clock_out (net)
                  0.20    0.00   61.74 ^ gpio_control_in_1a[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.45    0.44   62.18 ^ gpio_control_in_1a[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    18    0.21                           gpio_control_in_1a[3].serial_clock_out (net)
                  0.46    0.05   62.23 ^ gpio_control_in_1a[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.27    0.40   62.63 ^ gpio_control_in_1a[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.11                           gpio_control_in_1a[4].serial_clock_out (net)
                  0.27    0.01   62.64 ^ gpio_control_in_1a[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.48    0.40   63.04 ^ gpio_control_in_1a[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.11                           gpio_control_in_1[0].serial_clock (net)
                  0.48    0.01   63.05 ^ gpio_control_in_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.26    0.39   63.44 ^ gpio_control_in_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1[0].serial_clock_out (net)
                  0.26    0.00   63.45 ^ gpio_control_in_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.26    0.36   63.80 ^ gpio_control_in_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.11                           gpio_control_in_1[1].serial_clock_out (net)
                  0.26    0.01   63.81 ^ gpio_control_in_1[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.26    0.36   64.16 ^ gpio_control_in_1[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.11                           gpio_control_in_1[2].serial_clock_out (net)
                  0.26    0.00   64.17 ^ gpio_control_in_1[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.31    0.39   64.55 ^ gpio_control_in_1[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.14                           gpio_control_in_1[3].serial_clock_out (net)
                  0.31    0.01   64.56 ^ gpio_control_in_1[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.30    0.39   64.96 ^ gpio_control_in_1[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.13                           gpio_control_in_1[4].serial_clock_out (net)
                  0.30    0.01   64.96 ^ gpio_control_in_1[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.26    0.37   65.33 ^ gpio_control_in_1[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.11                           gpio_control_in_1[5].serial_clock_out (net)
                  0.26    0.01   65.34 ^ gpio_control_in_1[6].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.32   65.66 ^ gpio_control_in_1[6].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_in_1[6].serial_clock_out (net)
                  0.21    0.00   65.67 ^ gpio_control_in_1[7].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.30    0.36   66.03 ^ gpio_control_in_1[7].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.13                           gpio_control_in_1[7].serial_clock_out (net)
                  0.30    0.02   66.05 ^ gpio_control_in_1[8].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.35   66.40 ^ gpio_control_in_1[8].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1[8].serial_clock_out (net)
                  0.23    0.01   66.40 ^ gpio_control_in_1[9].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.37    0.34   66.74 ^ gpio_control_in_1[9].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    11    0.08                           gpio_control_in_1[10].serial_clock (net)
                  0.37    0.00   66.74 ^ _38703_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.10   66.64   clock uncertainty
                          0.50   67.14   clock reconvergence pessimism
                         -0.29   66.86   library setup time
                                 66.86   data required time
-----------------------------------------------------------------------------
                                 66.86   data required time
                                -38.58   data arrival time
-----------------------------------------------------------------------------
                                 28.28   slack (MET)


Startpoint: _38598_ (falling edge-triggered flip-flop clocked by hk_serial_clk)
Endpoint: _38620_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Path Group: hk_serial_clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                         30.00   30.00   clock hk_serial_clk (fall edge)
                          0.00   30.00   clock source latency
                  0.43    0.00   30.00 v housekeeping/serial_clock (housekeeping)
     3    0.16                           gpio_control_bidir_1[0].serial_clock (net)
                  0.43    0.00   30.00 v gpio_control_bidir_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.44   30.44 v gpio_control_bidir_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_bidir_1[0].serial_clock_out (net)
                  0.23    0.00   30.44 v gpio_control_bidir_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.40   30.84 v gpio_control_bidir_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_bidir_1[1].serial_clock_out (net)
                  0.25    0.01   30.84 v gpio_control_in_1a[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.40   31.24 v gpio_control_in_1a[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1a[0].serial_clock_out (net)
                  0.25    0.00   31.25 v gpio_control_in_1a[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.39   31.64 v gpio_control_in_1a[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1a[1].serial_clock_out (net)
                  0.24    0.00   31.65 v gpio_control_in_1a[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.37   32.02 v gpio_control_in_1a[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_in_1a[2].serial_clock_out (net)
                  0.21    0.00   32.02 v gpio_control_in_1a[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.48    0.52   32.54 v gpio_control_in_1a[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    18    0.21                           gpio_control_in_1a[3].serial_clock_out (net)
                  0.49    0.05   32.60 v gpio_control_in_1a[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.29    0.49   33.09 v gpio_control_in_1a[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.11                           gpio_control_in_1a[4].serial_clock_out (net)
                  0.29    0.01   33.09 v gpio_control_in_1a[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.30    0.42   33.51 v gpio_control_in_1a[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.11                           gpio_control_in_1[0].serial_clock (net)
                  0.30    0.01   33.52 v gpio_control_in_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.27    0.43   33.95 v gpio_control_in_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1[0].serial_clock_out (net)
                  0.27    0.00   33.95 v gpio_control_in_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.27    0.42   34.38 v gpio_control_in_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.11                           gpio_control_in_1[1].serial_clock_out (net)
                  0.27    0.01   34.38 v gpio_control_in_1[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.27    0.42   34.81 v gpio_control_in_1[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.11                           gpio_control_in_1[2].serial_clock_out (net)
                  0.27    0.01   34.81 v gpio_control_in_1[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.33    0.46   35.27 v gpio_control_in_1[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.14                           gpio_control_in_1[3].serial_clock_out (net)
                  0.33    0.01   35.29 v gpio_control_in_1[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.32    0.47   35.76 v gpio_control_in_1[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.13                           gpio_control_in_1[4].serial_clock_out (net)
                  0.32    0.01   35.76 v _38598_/CLKN (gf180mcu_fd_sc_mcu7t5v0__dffnrnq_2)
                  0.47    1.24   37.01 ^ _38598_/Q (gf180mcu_fd_sc_mcu7t5v0__dffnrnq_2)
     1    0.05                           gpio_control_in_1[5].serial_data_out (net)
                  0.47    0.00   37.01 ^ _38620_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 37.01   data arrival time

                         60.00   60.00   clock hk_serial_clk (rise edge)
                          0.00   60.00   clock source latency
                  0.70    0.00   60.00 ^ housekeeping/serial_clock (housekeeping)
     3    0.16                           gpio_control_bidir_1[0].serial_clock (net)
                  0.70    0.00   60.00 ^ gpio_control_bidir_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.40   60.41 ^ gpio_control_bidir_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_bidir_1[0].serial_clock_out (net)
                  0.23    0.00   60.41 ^ gpio_control_bidir_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.34   60.74 ^ gpio_control_bidir_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_bidir_1[1].serial_clock_out (net)
                  0.24    0.01   60.75 ^ gpio_control_in_1a[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.34   61.09 ^ gpio_control_in_1a[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1a[0].serial_clock_out (net)
                  0.23    0.00   61.09 ^ gpio_control_in_1a[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.33   61.42 ^ gpio_control_in_1a[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1a[1].serial_clock_out (net)
                  0.22    0.00   61.43 ^ gpio_control_in_1a[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.31   61.74 ^ gpio_control_in_1a[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_in_1a[2].serial_clock_out (net)
                  0.20    0.00   61.74 ^ gpio_control_in_1a[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.45    0.44   62.18 ^ gpio_control_in_1a[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    18    0.21                           gpio_control_in_1a[3].serial_clock_out (net)
                  0.46    0.05   62.23 ^ gpio_control_in_1a[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.27    0.40   62.63 ^ gpio_control_in_1a[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.11                           gpio_control_in_1a[4].serial_clock_out (net)
                  0.27    0.01   62.64 ^ gpio_control_in_1a[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.48    0.40   63.04 ^ gpio_control_in_1a[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.11                           gpio_control_in_1[0].serial_clock (net)
                  0.48    0.01   63.05 ^ gpio_control_in_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.26    0.39   63.44 ^ gpio_control_in_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1[0].serial_clock_out (net)
                  0.26    0.00   63.45 ^ gpio_control_in_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.26    0.36   63.80 ^ gpio_control_in_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.11                           gpio_control_in_1[1].serial_clock_out (net)
                  0.26    0.01   63.81 ^ gpio_control_in_1[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.26    0.36   64.16 ^ gpio_control_in_1[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.11                           gpio_control_in_1[2].serial_clock_out (net)
                  0.26    0.00   64.17 ^ gpio_control_in_1[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.31    0.39   64.55 ^ gpio_control_in_1[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.14                           gpio_control_in_1[3].serial_clock_out (net)
                  0.31    0.01   64.56 ^ gpio_control_in_1[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.30    0.39   64.96 ^ gpio_control_in_1[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.13                           gpio_control_in_1[4].serial_clock_out (net)
                  0.30    0.01   64.96 ^ gpio_control_in_1[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.26    0.37   65.33 ^ gpio_control_in_1[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.11                           gpio_control_in_1[5].serial_clock_out (net)
                  0.26    0.00   65.33 ^ _38620_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.10   65.23   clock uncertainty
                          0.39   65.62   clock reconvergence pessimism
                         -0.33   65.29   library setup time
                                 65.29   data required time
-----------------------------------------------------------------------------
                                 65.29   data required time
                                -37.01   data arrival time
-----------------------------------------------------------------------------
                                 28.28   slack (MET)


Startpoint: _38619_ (falling edge-triggered flip-flop clocked by hk_serial_clk)
Endpoint: _38641_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Path Group: hk_serial_clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                         30.00   30.00   clock hk_serial_clk (fall edge)
                          0.00   30.00   clock source latency
                  0.43    0.00   30.00 v housekeeping/serial_clock (housekeeping)
     3    0.16                           gpio_control_bidir_1[0].serial_clock (net)
                  0.43    0.00   30.00 v gpio_control_bidir_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.44   30.44 v gpio_control_bidir_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_bidir_1[0].serial_clock_out (net)
                  0.23    0.00   30.44 v gpio_control_bidir_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.40   30.84 v gpio_control_bidir_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_bidir_1[1].serial_clock_out (net)
                  0.25    0.01   30.84 v gpio_control_in_1a[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.40   31.24 v gpio_control_in_1a[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1a[0].serial_clock_out (net)
                  0.25    0.00   31.25 v gpio_control_in_1a[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.39   31.64 v gpio_control_in_1a[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1a[1].serial_clock_out (net)
                  0.24    0.00   31.65 v gpio_control_in_1a[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.37   32.02 v gpio_control_in_1a[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_in_1a[2].serial_clock_out (net)
                  0.21    0.00   32.02 v gpio_control_in_1a[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.48    0.52   32.54 v gpio_control_in_1a[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    18    0.21                           gpio_control_in_1a[3].serial_clock_out (net)
                  0.49    0.05   32.60 v gpio_control_in_1a[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.29    0.49   33.09 v gpio_control_in_1a[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.11                           gpio_control_in_1a[4].serial_clock_out (net)
                  0.29    0.01   33.09 v gpio_control_in_1a[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.30    0.42   33.51 v gpio_control_in_1a[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.11                           gpio_control_in_1[0].serial_clock (net)
                  0.30    0.01   33.52 v gpio_control_in_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.27    0.43   33.95 v gpio_control_in_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1[0].serial_clock_out (net)
                  0.27    0.00   33.95 v gpio_control_in_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.27    0.42   34.38 v gpio_control_in_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.11                           gpio_control_in_1[1].serial_clock_out (net)
                  0.27    0.01   34.38 v gpio_control_in_1[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.27    0.42   34.81 v gpio_control_in_1[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.11                           gpio_control_in_1[2].serial_clock_out (net)
                  0.27    0.01   34.81 v gpio_control_in_1[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.33    0.46   35.27 v gpio_control_in_1[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.14                           gpio_control_in_1[3].serial_clock_out (net)
                  0.33    0.01   35.29 v gpio_control_in_1[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.32    0.47   35.76 v gpio_control_in_1[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.13                           gpio_control_in_1[4].serial_clock_out (net)
                  0.32    0.01   35.77 v gpio_control_in_1[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.28    0.44   36.21 v gpio_control_in_1[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.11                           gpio_control_in_1[5].serial_clock_out (net)
                  0.28    0.01   36.21 v _38619_/CLKN (gf180mcu_fd_sc_mcu7t5v0__dffnrnq_2)
                  0.33    1.14   37.35 ^ _38619_/Q (gf180mcu_fd_sc_mcu7t5v0__dffnrnq_2)
     1    0.03                           gpio_control_in_1[6].serial_data_out (net)
                  0.33    0.00   37.35 ^ _38641_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 37.35   data arrival time

                         60.00   60.00   clock hk_serial_clk (rise edge)
                          0.00   60.00   clock source latency
                  0.70    0.00   60.00 ^ housekeeping/serial_clock (housekeeping)
     3    0.16                           gpio_control_bidir_1[0].serial_clock (net)
                  0.70    0.00   60.00 ^ gpio_control_bidir_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.40   60.41 ^ gpio_control_bidir_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_bidir_1[0].serial_clock_out (net)
                  0.23    0.00   60.41 ^ gpio_control_bidir_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.34   60.74 ^ gpio_control_bidir_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_bidir_1[1].serial_clock_out (net)
                  0.24    0.01   60.75 ^ gpio_control_in_1a[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.34   61.09 ^ gpio_control_in_1a[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1a[0].serial_clock_out (net)
                  0.23    0.00   61.09 ^ gpio_control_in_1a[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.33   61.42 ^ gpio_control_in_1a[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1a[1].serial_clock_out (net)
                  0.22    0.00   61.43 ^ gpio_control_in_1a[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.31   61.74 ^ gpio_control_in_1a[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_in_1a[2].serial_clock_out (net)
                  0.20    0.00   61.74 ^ gpio_control_in_1a[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.45    0.44   62.18 ^ gpio_control_in_1a[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    18    0.21                           gpio_control_in_1a[3].serial_clock_out (net)
                  0.46    0.05   62.23 ^ gpio_control_in_1a[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.27    0.40   62.63 ^ gpio_control_in_1a[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.11                           gpio_control_in_1a[4].serial_clock_out (net)
                  0.27    0.01   62.64 ^ gpio_control_in_1a[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.48    0.40   63.04 ^ gpio_control_in_1a[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.11                           gpio_control_in_1[0].serial_clock (net)
                  0.48    0.01   63.05 ^ gpio_control_in_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.26    0.39   63.44 ^ gpio_control_in_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1[0].serial_clock_out (net)
                  0.26    0.00   63.45 ^ gpio_control_in_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.26    0.36   63.80 ^ gpio_control_in_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.11                           gpio_control_in_1[1].serial_clock_out (net)
                  0.26    0.01   63.81 ^ gpio_control_in_1[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.26    0.36   64.16 ^ gpio_control_in_1[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.11                           gpio_control_in_1[2].serial_clock_out (net)
                  0.26    0.00   64.17 ^ gpio_control_in_1[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.31    0.39   64.55 ^ gpio_control_in_1[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.14                           gpio_control_in_1[3].serial_clock_out (net)
                  0.31    0.01   64.56 ^ gpio_control_in_1[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.30    0.39   64.96 ^ gpio_control_in_1[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.13                           gpio_control_in_1[4].serial_clock_out (net)
                  0.30    0.01   64.96 ^ gpio_control_in_1[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.26    0.37   65.33 ^ gpio_control_in_1[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.11                           gpio_control_in_1[5].serial_clock_out (net)
                  0.26    0.01   65.34 ^ gpio_control_in_1[6].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.32   65.66 ^ gpio_control_in_1[6].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_in_1[6].serial_clock_out (net)
                  0.21    0.00   65.66 ^ _38641_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.10   65.56   clock uncertainty
                          0.42   65.98   clock reconvergence pessimism
                         -0.32   65.66   library setup time
                                 65.66   data required time
-----------------------------------------------------------------------------
                                 65.66   data required time
                                -37.35   data arrival time
-----------------------------------------------------------------------------
                                 28.30   slack (MET)


Startpoint: _38661_ (falling edge-triggered flip-flop clocked by hk_serial_clk)
Endpoint: _38683_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Path Group: hk_serial_clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                         30.00   30.00   clock hk_serial_clk (fall edge)
                          0.00   30.00   clock source latency
                  0.43    0.00   30.00 v housekeeping/serial_clock (housekeeping)
     3    0.16                           gpio_control_bidir_1[0].serial_clock (net)
                  0.43    0.00   30.00 v gpio_control_bidir_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.44   30.44 v gpio_control_bidir_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_bidir_1[0].serial_clock_out (net)
                  0.23    0.00   30.44 v gpio_control_bidir_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.40   30.84 v gpio_control_bidir_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_bidir_1[1].serial_clock_out (net)
                  0.25    0.01   30.84 v gpio_control_in_1a[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.40   31.24 v gpio_control_in_1a[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1a[0].serial_clock_out (net)
                  0.25    0.00   31.25 v gpio_control_in_1a[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.39   31.64 v gpio_control_in_1a[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1a[1].serial_clock_out (net)
                  0.24    0.00   31.65 v gpio_control_in_1a[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.37   32.02 v gpio_control_in_1a[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_in_1a[2].serial_clock_out (net)
                  0.21    0.00   32.02 v gpio_control_in_1a[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.48    0.52   32.54 v gpio_control_in_1a[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    18    0.21                           gpio_control_in_1a[3].serial_clock_out (net)
                  0.49    0.05   32.60 v gpio_control_in_1a[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.29    0.49   33.09 v gpio_control_in_1a[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.11                           gpio_control_in_1a[4].serial_clock_out (net)
                  0.29    0.01   33.09 v gpio_control_in_1a[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.30    0.42   33.51 v gpio_control_in_1a[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.11                           gpio_control_in_1[0].serial_clock (net)
                  0.30    0.01   33.52 v gpio_control_in_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.27    0.43   33.95 v gpio_control_in_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1[0].serial_clock_out (net)
                  0.27    0.00   33.95 v gpio_control_in_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.27    0.42   34.38 v gpio_control_in_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.11                           gpio_control_in_1[1].serial_clock_out (net)
                  0.27    0.01   34.38 v gpio_control_in_1[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.27    0.42   34.81 v gpio_control_in_1[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.11                           gpio_control_in_1[2].serial_clock_out (net)
                  0.27    0.01   34.81 v gpio_control_in_1[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.33    0.46   35.27 v gpio_control_in_1[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.14                           gpio_control_in_1[3].serial_clock_out (net)
                  0.33    0.01   35.29 v gpio_control_in_1[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.32    0.47   35.76 v gpio_control_in_1[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.13                           gpio_control_in_1[4].serial_clock_out (net)
                  0.32    0.01   35.77 v gpio_control_in_1[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.28    0.44   36.21 v gpio_control_in_1[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.11                           gpio_control_in_1[5].serial_clock_out (net)
                  0.28    0.01   36.21 v gpio_control_in_1[6].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.39   36.60 v gpio_control_in_1[6].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_in_1[6].serial_clock_out (net)
                  0.22    0.01   36.60 v gpio_control_in_1[7].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.32    0.43   37.03 v gpio_control_in_1[7].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.13                           gpio_control_in_1[7].serial_clock_out (net)
                  0.32    0.02   37.06 v _38661_/CLKN (gf180mcu_fd_sc_mcu7t5v0__dffnrnq_1)
                  0.26    1.08   38.14 ^ _38661_/Q (gf180mcu_fd_sc_mcu7t5v0__dffnrnq_1)
     1    0.01                           gpio_control_in_1[8].serial_data_out (net)
                  0.26    0.00   38.14 ^ _38683_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 38.14   data arrival time

                         60.00   60.00   clock hk_serial_clk (rise edge)
                          0.00   60.00   clock source latency
                  0.70    0.00   60.00 ^ housekeeping/serial_clock (housekeeping)
     3    0.16                           gpio_control_bidir_1[0].serial_clock (net)
                  0.70    0.00   60.00 ^ gpio_control_bidir_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.40   60.41 ^ gpio_control_bidir_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_bidir_1[0].serial_clock_out (net)
                  0.23    0.00   60.41 ^ gpio_control_bidir_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.34   60.74 ^ gpio_control_bidir_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_bidir_1[1].serial_clock_out (net)
                  0.24    0.01   60.75 ^ gpio_control_in_1a[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.34   61.09 ^ gpio_control_in_1a[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1a[0].serial_clock_out (net)
                  0.23    0.00   61.09 ^ gpio_control_in_1a[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.33   61.42 ^ gpio_control_in_1a[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1a[1].serial_clock_out (net)
                  0.22    0.00   61.43 ^ gpio_control_in_1a[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.31   61.74 ^ gpio_control_in_1a[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_in_1a[2].serial_clock_out (net)
                  0.20    0.00   61.74 ^ gpio_control_in_1a[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.45    0.44   62.18 ^ gpio_control_in_1a[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    18    0.21                           gpio_control_in_1a[3].serial_clock_out (net)
                  0.46    0.05   62.23 ^ gpio_control_in_1a[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.27    0.40   62.63 ^ gpio_control_in_1a[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.11                           gpio_control_in_1a[4].serial_clock_out (net)
                  0.27    0.01   62.64 ^ gpio_control_in_1a[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.48    0.40   63.04 ^ gpio_control_in_1a[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.11                           gpio_control_in_1[0].serial_clock (net)
                  0.48    0.01   63.05 ^ gpio_control_in_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.26    0.39   63.44 ^ gpio_control_in_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1[0].serial_clock_out (net)
                  0.26    0.00   63.45 ^ gpio_control_in_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.26    0.36   63.80 ^ gpio_control_in_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.11                           gpio_control_in_1[1].serial_clock_out (net)
                  0.26    0.01   63.81 ^ gpio_control_in_1[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.26    0.36   64.16 ^ gpio_control_in_1[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.11                           gpio_control_in_1[2].serial_clock_out (net)
                  0.26    0.00   64.17 ^ gpio_control_in_1[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.31    0.39   64.55 ^ gpio_control_in_1[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.14                           gpio_control_in_1[3].serial_clock_out (net)
                  0.31    0.01   64.56 ^ gpio_control_in_1[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.30    0.39   64.96 ^ gpio_control_in_1[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.13                           gpio_control_in_1[4].serial_clock_out (net)
                  0.30    0.01   64.96 ^ gpio_control_in_1[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.26    0.37   65.33 ^ gpio_control_in_1[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.11                           gpio_control_in_1[5].serial_clock_out (net)
                  0.26    0.01   65.34 ^ gpio_control_in_1[6].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.32   65.66 ^ gpio_control_in_1[6].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_in_1[6].serial_clock_out (net)
                  0.21    0.00   65.67 ^ gpio_control_in_1[7].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.30    0.36   66.03 ^ gpio_control_in_1[7].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.13                           gpio_control_in_1[7].serial_clock_out (net)
                  0.30    0.02   66.05 ^ gpio_control_in_1[8].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.35   66.40 ^ gpio_control_in_1[8].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1[8].serial_clock_out (net)
                  0.23    0.00   66.40 ^ _38683_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.10   66.30   clock uncertainty
                          0.47   66.77   clock reconvergence pessimism
                         -0.30   66.47   library setup time
                                 66.47   data required time
-----------------------------------------------------------------------------
                                 66.47   data required time
                                -38.14   data arrival time
-----------------------------------------------------------------------------
                                 28.33   slack (MET)


