<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › kernel › hw_breakpoint.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>hw_breakpoint.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License version 2 as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope that it will be useful,</span>
<span class="cm"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm"> * GNU General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License</span>
<span class="cm"> * along with this program; if not, write to the Free Software</span>
<span class="cm"> * Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2009, 2010 ARM Limited</span>
<span class="cm"> *</span>
<span class="cm"> * Author: Will Deacon &lt;will.deacon@arm.com&gt;</span>
<span class="cm"> */</span>

<span class="cm">/*</span>
<span class="cm"> * HW_breakpoint: a unified kernel/user-space hardware breakpoint facility,</span>
<span class="cm"> * using the CPU&#39;s debug registers.</span>
<span class="cm"> */</span>
<span class="cp">#define pr_fmt(fmt) &quot;hw-breakpoint: &quot; fmt</span>

<span class="cp">#include &lt;linux/errno.h&gt;</span>
<span class="cp">#include &lt;linux/hardirq.h&gt;</span>
<span class="cp">#include &lt;linux/perf_event.h&gt;</span>
<span class="cp">#include &lt;linux/hw_breakpoint.h&gt;</span>
<span class="cp">#include &lt;linux/smp.h&gt;</span>

<span class="cp">#include &lt;asm/cacheflush.h&gt;</span>
<span class="cp">#include &lt;asm/cputype.h&gt;</span>
<span class="cp">#include &lt;asm/current.h&gt;</span>
<span class="cp">#include &lt;asm/hw_breakpoint.h&gt;</span>
<span class="cp">#include &lt;asm/kdebug.h&gt;</span>
<span class="cp">#include &lt;asm/traps.h&gt;</span>

<span class="cm">/* Breakpoint currently in use for each BRP. */</span>
<span class="k">static</span> <span class="n">DEFINE_PER_CPU</span><span class="p">(</span><span class="k">struct</span> <span class="n">perf_event</span> <span class="o">*</span><span class="p">,</span> <span class="n">bp_on_reg</span><span class="p">[</span><span class="n">ARM_MAX_BRP</span><span class="p">]);</span>

<span class="cm">/* Watchpoint currently in use for each WRP. */</span>
<span class="k">static</span> <span class="n">DEFINE_PER_CPU</span><span class="p">(</span><span class="k">struct</span> <span class="n">perf_event</span> <span class="o">*</span><span class="p">,</span> <span class="n">wp_on_reg</span><span class="p">[</span><span class="n">ARM_MAX_WRP</span><span class="p">]);</span>

<span class="cm">/* Number of BRP/WRP registers on this CPU. */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="n">core_num_brps</span><span class="p">;</span>
<span class="k">static</span> <span class="kt">int</span> <span class="n">core_num_wrps</span><span class="p">;</span>

<span class="cm">/* Debug architecture version. */</span>
<span class="k">static</span> <span class="n">u8</span> <span class="n">debug_arch</span><span class="p">;</span>

<span class="cm">/* Maximum supported watchpoint length. */</span>
<span class="k">static</span> <span class="n">u8</span> <span class="n">max_watchpoint_len</span><span class="p">;</span>

<span class="cp">#define READ_WB_REG_CASE(OP2, M, VAL)		\</span>
<span class="cp">	case ((OP2 &lt;&lt; 4) + M):			\</span>
<span class="cp">		ARM_DBG_READ(c ## M, OP2, VAL); \</span>
<span class="cp">		break</span>

<span class="cp">#define WRITE_WB_REG_CASE(OP2, M, VAL)		\</span>
<span class="cp">	case ((OP2 &lt;&lt; 4) + M):			\</span>
<span class="cp">		ARM_DBG_WRITE(c ## M, OP2, VAL);\</span>
<span class="cp">		break</span>

<span class="cp">#define GEN_READ_WB_REG_CASES(OP2, VAL)		\</span>
<span class="cp">	READ_WB_REG_CASE(OP2, 0, VAL);		\</span>
<span class="cp">	READ_WB_REG_CASE(OP2, 1, VAL);		\</span>
<span class="cp">	READ_WB_REG_CASE(OP2, 2, VAL);		\</span>
<span class="cp">	READ_WB_REG_CASE(OP2, 3, VAL);		\</span>
<span class="cp">	READ_WB_REG_CASE(OP2, 4, VAL);		\</span>
<span class="cp">	READ_WB_REG_CASE(OP2, 5, VAL);		\</span>
<span class="cp">	READ_WB_REG_CASE(OP2, 6, VAL);		\</span>
<span class="cp">	READ_WB_REG_CASE(OP2, 7, VAL);		\</span>
<span class="cp">	READ_WB_REG_CASE(OP2, 8, VAL);		\</span>
<span class="cp">	READ_WB_REG_CASE(OP2, 9, VAL);		\</span>
<span class="cp">	READ_WB_REG_CASE(OP2, 10, VAL);		\</span>
<span class="cp">	READ_WB_REG_CASE(OP2, 11, VAL);		\</span>
<span class="cp">	READ_WB_REG_CASE(OP2, 12, VAL);		\</span>
<span class="cp">	READ_WB_REG_CASE(OP2, 13, VAL);		\</span>
<span class="cp">	READ_WB_REG_CASE(OP2, 14, VAL);		\</span>
<span class="cp">	READ_WB_REG_CASE(OP2, 15, VAL)</span>

<span class="cp">#define GEN_WRITE_WB_REG_CASES(OP2, VAL)	\</span>
<span class="cp">	WRITE_WB_REG_CASE(OP2, 0, VAL);		\</span>
<span class="cp">	WRITE_WB_REG_CASE(OP2, 1, VAL);		\</span>
<span class="cp">	WRITE_WB_REG_CASE(OP2, 2, VAL);		\</span>
<span class="cp">	WRITE_WB_REG_CASE(OP2, 3, VAL);		\</span>
<span class="cp">	WRITE_WB_REG_CASE(OP2, 4, VAL);		\</span>
<span class="cp">	WRITE_WB_REG_CASE(OP2, 5, VAL);		\</span>
<span class="cp">	WRITE_WB_REG_CASE(OP2, 6, VAL);		\</span>
<span class="cp">	WRITE_WB_REG_CASE(OP2, 7, VAL);		\</span>
<span class="cp">	WRITE_WB_REG_CASE(OP2, 8, VAL);		\</span>
<span class="cp">	WRITE_WB_REG_CASE(OP2, 9, VAL);		\</span>
<span class="cp">	WRITE_WB_REG_CASE(OP2, 10, VAL);	\</span>
<span class="cp">	WRITE_WB_REG_CASE(OP2, 11, VAL);	\</span>
<span class="cp">	WRITE_WB_REG_CASE(OP2, 12, VAL);	\</span>
<span class="cp">	WRITE_WB_REG_CASE(OP2, 13, VAL);	\</span>
<span class="cp">	WRITE_WB_REG_CASE(OP2, 14, VAL);	\</span>
<span class="cp">	WRITE_WB_REG_CASE(OP2, 15, VAL)</span>

<span class="k">static</span> <span class="n">u32</span> <span class="nf">read_wb_reg</span><span class="p">(</span><span class="kt">int</span> <span class="n">n</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">n</span><span class="p">)</span> <span class="p">{</span>
	<span class="n">GEN_READ_WB_REG_CASES</span><span class="p">(</span><span class="n">ARM_OP2_BVR</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
	<span class="n">GEN_READ_WB_REG_CASES</span><span class="p">(</span><span class="n">ARM_OP2_BCR</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
	<span class="n">GEN_READ_WB_REG_CASES</span><span class="p">(</span><span class="n">ARM_OP2_WVR</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
	<span class="n">GEN_READ_WB_REG_CASES</span><span class="p">(</span><span class="n">ARM_OP2_WCR</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
	<span class="nl">default:</span>
		<span class="n">pr_warning</span><span class="p">(</span><span class="s">&quot;attempt to read from unknown breakpoint &quot;</span>
				<span class="s">&quot;register %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">n</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">val</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">write_wb_reg</span><span class="p">(</span><span class="kt">int</span> <span class="n">n</span><span class="p">,</span> <span class="n">u32</span> <span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">n</span><span class="p">)</span> <span class="p">{</span>
	<span class="n">GEN_WRITE_WB_REG_CASES</span><span class="p">(</span><span class="n">ARM_OP2_BVR</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
	<span class="n">GEN_WRITE_WB_REG_CASES</span><span class="p">(</span><span class="n">ARM_OP2_BCR</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
	<span class="n">GEN_WRITE_WB_REG_CASES</span><span class="p">(</span><span class="n">ARM_OP2_WVR</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
	<span class="n">GEN_WRITE_WB_REG_CASES</span><span class="p">(</span><span class="n">ARM_OP2_WCR</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
	<span class="nl">default:</span>
		<span class="n">pr_warning</span><span class="p">(</span><span class="s">&quot;attempt to write to unknown breakpoint &quot;</span>
				<span class="s">&quot;register %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">n</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">isb</span><span class="p">();</span>
<span class="p">}</span>

<span class="cm">/* Determine debug architecture. */</span>
<span class="k">static</span> <span class="n">u8</span> <span class="nf">get_debug_arch</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">didr</span><span class="p">;</span>

	<span class="cm">/* Do we implement the extended CPUID interface? */</span>
	<span class="k">if</span> <span class="p">(((</span><span class="n">read_cpuid_id</span><span class="p">()</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xf</span><span class="p">)</span> <span class="o">!=</span> <span class="mh">0xf</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pr_warning</span><span class="p">(</span><span class="s">&quot;CPUID feature registers not supported. &quot;</span>
			   <span class="s">&quot;Assuming v6 debug is present.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">ARM_DEBUG_ARCH_V6</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">ARM_DBG_READ</span><span class="p">(</span><span class="n">c0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">didr</span><span class="p">);</span>
	<span class="k">return</span> <span class="p">(</span><span class="n">didr</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xf</span><span class="p">;</span>
<span class="p">}</span>

<span class="n">u8</span> <span class="nf">arch_get_debug_arch</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">debug_arch</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">debug_arch_supported</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u8</span> <span class="n">arch</span> <span class="o">=</span> <span class="n">get_debug_arch</span><span class="p">();</span>

	<span class="cm">/* We don&#39;t support the memory-mapped interface. */</span>
	<span class="k">return</span> <span class="p">(</span><span class="n">arch</span> <span class="o">&gt;=</span> <span class="n">ARM_DEBUG_ARCH_V6</span> <span class="o">&amp;&amp;</span> <span class="n">arch</span> <span class="o">&lt;=</span> <span class="n">ARM_DEBUG_ARCH_V7_ECP14</span><span class="p">)</span> <span class="o">||</span>
		<span class="n">arch</span> <span class="o">&gt;=</span> <span class="n">ARM_DEBUG_ARCH_V7_1</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* Determine number of WRP registers available. */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">get_num_wrp_resources</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">didr</span><span class="p">;</span>
	<span class="n">ARM_DBG_READ</span><span class="p">(</span><span class="n">c0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">didr</span><span class="p">);</span>
	<span class="k">return</span> <span class="p">((</span><span class="n">didr</span> <span class="o">&gt;&gt;</span> <span class="mi">28</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xf</span><span class="p">)</span> <span class="o">+</span> <span class="mi">1</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* Determine number of BRP registers available. */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">get_num_brp_resources</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">didr</span><span class="p">;</span>
	<span class="n">ARM_DBG_READ</span><span class="p">(</span><span class="n">c0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">didr</span><span class="p">);</span>
	<span class="k">return</span> <span class="p">((</span><span class="n">didr</span> <span class="o">&gt;&gt;</span> <span class="mi">24</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xf</span><span class="p">)</span> <span class="o">+</span> <span class="mi">1</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* Does this core support mismatch breakpoints? */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">core_has_mismatch_brps</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="p">(</span><span class="n">get_debug_arch</span><span class="p">()</span> <span class="o">&gt;=</span> <span class="n">ARM_DEBUG_ARCH_V7_ECP14</span> <span class="o">&amp;&amp;</span>
		<span class="n">get_num_brp_resources</span><span class="p">()</span> <span class="o">&gt;</span> <span class="mi">1</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* Determine number of usable WRPs available. */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">get_num_wrps</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/*</span>
<span class="cm">	 * On debug architectures prior to 7.1, when a watchpoint fires, the</span>
<span class="cm">	 * only way to work out which watchpoint it was is by disassembling</span>
<span class="cm">	 * the faulting instruction and working out the address of the memory</span>
<span class="cm">	 * access.</span>
<span class="cm">	 *</span>
<span class="cm">	 * Furthermore, we can only do this if the watchpoint was precise</span>
<span class="cm">	 * since imprecise watchpoints prevent us from calculating register</span>
<span class="cm">	 * based addresses.</span>
<span class="cm">	 *</span>
<span class="cm">	 * Providing we have more than 1 breakpoint register, we only report</span>
<span class="cm">	 * a single watchpoint register for the time being. This way, we always</span>
<span class="cm">	 * know which watchpoint fired. In the future we can either add a</span>
<span class="cm">	 * disassembler and address generation emulator, or we can insert a</span>
<span class="cm">	 * check to see if the DFAR is set on watchpoint exception entry</span>
<span class="cm">	 * [the ARM ARM states that the DFAR is UNKNOWN, but experience shows</span>
<span class="cm">	 * that it is set on some implementations].</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">get_debug_arch</span><span class="p">()</span> <span class="o">&lt;</span> <span class="n">ARM_DEBUG_ARCH_V7_1</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">get_num_wrp_resources</span><span class="p">();</span>
<span class="p">}</span>

<span class="cm">/* Determine number of usable BRPs available. */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">get_num_brps</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">brps</span> <span class="o">=</span> <span class="n">get_num_brp_resources</span><span class="p">();</span>
	<span class="k">return</span> <span class="n">core_has_mismatch_brps</span><span class="p">()</span> <span class="o">?</span> <span class="n">brps</span> <span class="o">-</span> <span class="mi">1</span> <span class="o">:</span> <span class="n">brps</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * In order to access the breakpoint/watchpoint control registers,</span>
<span class="cm"> * we must be running in debug monitor mode. Unfortunately, we can</span>
<span class="cm"> * be put into halting debug mode at any time by an external debugger</span>
<span class="cm"> * but there is nothing we can do to prevent that.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">enable_monitor_mode</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">dscr</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">ARM_DBG_READ</span><span class="p">(</span><span class="n">c1</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">dscr</span><span class="p">);</span>

	<span class="cm">/* Ensure that halting mode is disabled. */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">WARN_ONCE</span><span class="p">(</span><span class="n">dscr</span> <span class="o">&amp;</span> <span class="n">ARM_DSCR_HDBGEN</span><span class="p">,</span>
		<span class="s">&quot;halting debug mode enabled. Unable to access hardware resources.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">EPERM</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* If monitor mode is already enabled, just return. */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dscr</span> <span class="o">&amp;</span> <span class="n">ARM_DSCR_MDBGEN</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>

	<span class="cm">/* Write to the corresponding DSCR. */</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">get_debug_arch</span><span class="p">())</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">ARM_DEBUG_ARCH_V6</span>:
	<span class="k">case</span> <span class="n">ARM_DEBUG_ARCH_V6_1</span>:
		<span class="n">ARM_DBG_WRITE</span><span class="p">(</span><span class="n">c1</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="p">(</span><span class="n">dscr</span> <span class="o">|</span> <span class="n">ARM_DSCR_MDBGEN</span><span class="p">));</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">ARM_DEBUG_ARCH_V7_ECP14</span>:
	<span class="k">case</span> <span class="n">ARM_DEBUG_ARCH_V7_1</span>:
		<span class="n">ARM_DBG_WRITE</span><span class="p">(</span><span class="n">c2</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="p">(</span><span class="n">dscr</span> <span class="o">|</span> <span class="n">ARM_DSCR_MDBGEN</span><span class="p">));</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Check that the write made it through. */</span>
	<span class="n">ARM_DBG_READ</span><span class="p">(</span><span class="n">c1</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">dscr</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">dscr</span> <span class="o">&amp;</span> <span class="n">ARM_DSCR_MDBGEN</span><span class="p">))</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">EPERM</span><span class="p">;</span>

<span class="nl">out:</span>
	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">hw_breakpoint_slots</span><span class="p">(</span><span class="kt">int</span> <span class="n">type</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">debug_arch_supported</span><span class="p">())</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * We can be called early, so don&#39;t rely on</span>
<span class="cm">	 * our static variables being initialised.</span>
<span class="cm">	 */</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">type</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">TYPE_INST</span>:
		<span class="k">return</span> <span class="n">get_num_brps</span><span class="p">();</span>
	<span class="k">case</span> <span class="n">TYPE_DATA</span>:
		<span class="k">return</span> <span class="n">get_num_wrps</span><span class="p">();</span>
	<span class="nl">default:</span>
		<span class="n">pr_warning</span><span class="p">(</span><span class="s">&quot;unknown slot type: %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">type</span><span class="p">);</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Check if 8-bit byte-address select is available.</span>
<span class="cm"> * This clobbers WRP 0.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="n">u8</span> <span class="nf">get_max_wp_len</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">ctrl_reg</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">arch_hw_breakpoint_ctrl</span> <span class="n">ctrl</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">size</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">debug_arch</span> <span class="o">&lt;</span> <span class="n">ARM_DEBUG_ARCH_V7_ECP14</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>

	<span class="n">memset</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ctrl</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">ctrl</span><span class="p">));</span>
	<span class="n">ctrl</span><span class="p">.</span><span class="n">len</span> <span class="o">=</span> <span class="n">ARM_BREAKPOINT_LEN_8</span><span class="p">;</span>
	<span class="n">ctrl_reg</span> <span class="o">=</span> <span class="n">encode_ctrl_reg</span><span class="p">(</span><span class="n">ctrl</span><span class="p">);</span>

	<span class="n">write_wb_reg</span><span class="p">(</span><span class="n">ARM_BASE_WVR</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">write_wb_reg</span><span class="p">(</span><span class="n">ARM_BASE_WCR</span><span class="p">,</span> <span class="n">ctrl_reg</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">read_wb_reg</span><span class="p">(</span><span class="n">ARM_BASE_WCR</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">ctrl_reg</span><span class="p">)</span> <span class="o">==</span> <span class="n">ctrl_reg</span><span class="p">)</span>
		<span class="n">size</span> <span class="o">=</span> <span class="mi">8</span><span class="p">;</span>

<span class="nl">out:</span>
	<span class="k">return</span> <span class="n">size</span><span class="p">;</span>
<span class="p">}</span>

<span class="n">u8</span> <span class="nf">arch_get_max_wp_len</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">max_watchpoint_len</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Install a perf counter breakpoint.</span>
<span class="cm"> */</span>
<span class="kt">int</span> <span class="nf">arch_install_hw_breakpoint</span><span class="p">(</span><span class="k">struct</span> <span class="n">perf_event</span> <span class="o">*</span><span class="n">bp</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">arch_hw_breakpoint</span> <span class="o">*</span><span class="n">info</span> <span class="o">=</span> <span class="n">counter_arch_bp</span><span class="p">(</span><span class="n">bp</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">perf_event</span> <span class="o">**</span><span class="n">slot</span><span class="p">,</span> <span class="o">**</span><span class="n">slots</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="n">max_slots</span><span class="p">,</span> <span class="n">ctrl_base</span><span class="p">,</span> <span class="n">val_base</span><span class="p">,</span> <span class="n">ret</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">addr</span><span class="p">,</span> <span class="n">ctrl</span><span class="p">;</span>

	<span class="cm">/* Ensure that we are in monitor mode and halting mode is disabled. */</span>
	<span class="n">ret</span> <span class="o">=</span> <span class="n">enable_monitor_mode</span><span class="p">();</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>

	<span class="n">addr</span> <span class="o">=</span> <span class="n">info</span><span class="o">-&gt;</span><span class="n">address</span><span class="p">;</span>
	<span class="n">ctrl</span> <span class="o">=</span> <span class="n">encode_ctrl_reg</span><span class="p">(</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">ctrl</span><span class="p">)</span> <span class="o">|</span> <span class="mh">0x1</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">ctrl</span><span class="p">.</span><span class="n">type</span> <span class="o">==</span> <span class="n">ARM_BREAKPOINT_EXECUTE</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* Breakpoint */</span>
		<span class="n">ctrl_base</span> <span class="o">=</span> <span class="n">ARM_BASE_BCR</span><span class="p">;</span>
		<span class="n">val_base</span> <span class="o">=</span> <span class="n">ARM_BASE_BVR</span><span class="p">;</span>
		<span class="n">slots</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">perf_event</span> <span class="o">**</span><span class="p">)</span><span class="n">__get_cpu_var</span><span class="p">(</span><span class="n">bp_on_reg</span><span class="p">);</span>
		<span class="n">max_slots</span> <span class="o">=</span> <span class="n">core_num_brps</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="cm">/* Watchpoint */</span>
		<span class="n">ctrl_base</span> <span class="o">=</span> <span class="n">ARM_BASE_WCR</span><span class="p">;</span>
		<span class="n">val_base</span> <span class="o">=</span> <span class="n">ARM_BASE_WVR</span><span class="p">;</span>
		<span class="n">slots</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">perf_event</span> <span class="o">**</span><span class="p">)</span><span class="n">__get_cpu_var</span><span class="p">(</span><span class="n">wp_on_reg</span><span class="p">);</span>
		<span class="n">max_slots</span> <span class="o">=</span> <span class="n">core_num_wrps</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">max_slots</span><span class="p">;</span> <span class="o">++</span><span class="n">i</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">slot</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">slots</span><span class="p">[</span><span class="n">i</span><span class="p">];</span>

		<span class="k">if</span> <span class="p">(</span><span class="o">!*</span><span class="n">slot</span><span class="p">)</span> <span class="p">{</span>
			<span class="o">*</span><span class="n">slot</span> <span class="o">=</span> <span class="n">bp</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">WARN_ONCE</span><span class="p">(</span><span class="n">i</span> <span class="o">==</span> <span class="n">max_slots</span><span class="p">,</span> <span class="s">&quot;Can&#39;t find any breakpoint slot</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">EBUSY</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Override the breakpoint data with the step data. */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">step_ctrl</span><span class="p">.</span><span class="n">enabled</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">addr</span> <span class="o">=</span> <span class="n">info</span><span class="o">-&gt;</span><span class="n">trigger</span> <span class="o">&amp;</span> <span class="o">~</span><span class="mh">0x3</span><span class="p">;</span>
		<span class="n">ctrl</span> <span class="o">=</span> <span class="n">encode_ctrl_reg</span><span class="p">(</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">step_ctrl</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">ctrl</span><span class="p">.</span><span class="n">type</span> <span class="o">!=</span> <span class="n">ARM_BREAKPOINT_EXECUTE</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
			<span class="n">ctrl_base</span> <span class="o">=</span> <span class="n">ARM_BASE_BCR</span> <span class="o">+</span> <span class="n">core_num_brps</span><span class="p">;</span>
			<span class="n">val_base</span> <span class="o">=</span> <span class="n">ARM_BASE_BVR</span> <span class="o">+</span> <span class="n">core_num_brps</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="cm">/* Setup the address register. */</span>
	<span class="n">write_wb_reg</span><span class="p">(</span><span class="n">val_base</span> <span class="o">+</span> <span class="n">i</span><span class="p">,</span> <span class="n">addr</span><span class="p">);</span>

	<span class="cm">/* Setup the control register. */</span>
	<span class="n">write_wb_reg</span><span class="p">(</span><span class="n">ctrl_base</span> <span class="o">+</span> <span class="n">i</span><span class="p">,</span> <span class="n">ctrl</span><span class="p">);</span>

<span class="nl">out:</span>
	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">arch_uninstall_hw_breakpoint</span><span class="p">(</span><span class="k">struct</span> <span class="n">perf_event</span> <span class="o">*</span><span class="n">bp</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">arch_hw_breakpoint</span> <span class="o">*</span><span class="n">info</span> <span class="o">=</span> <span class="n">counter_arch_bp</span><span class="p">(</span><span class="n">bp</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">perf_event</span> <span class="o">**</span><span class="n">slot</span><span class="p">,</span> <span class="o">**</span><span class="n">slots</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="n">max_slots</span><span class="p">,</span> <span class="n">base</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">ctrl</span><span class="p">.</span><span class="n">type</span> <span class="o">==</span> <span class="n">ARM_BREAKPOINT_EXECUTE</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* Breakpoint */</span>
		<span class="n">base</span> <span class="o">=</span> <span class="n">ARM_BASE_BCR</span><span class="p">;</span>
		<span class="n">slots</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">perf_event</span> <span class="o">**</span><span class="p">)</span><span class="n">__get_cpu_var</span><span class="p">(</span><span class="n">bp_on_reg</span><span class="p">);</span>
		<span class="n">max_slots</span> <span class="o">=</span> <span class="n">core_num_brps</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="cm">/* Watchpoint */</span>
		<span class="n">base</span> <span class="o">=</span> <span class="n">ARM_BASE_WCR</span><span class="p">;</span>
		<span class="n">slots</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">perf_event</span> <span class="o">**</span><span class="p">)</span><span class="n">__get_cpu_var</span><span class="p">(</span><span class="n">wp_on_reg</span><span class="p">);</span>
		<span class="n">max_slots</span> <span class="o">=</span> <span class="n">core_num_wrps</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Remove the breakpoint. */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">max_slots</span><span class="p">;</span> <span class="o">++</span><span class="n">i</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">slot</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">slots</span><span class="p">[</span><span class="n">i</span><span class="p">];</span>

		<span class="k">if</span> <span class="p">(</span><span class="o">*</span><span class="n">slot</span> <span class="o">==</span> <span class="n">bp</span><span class="p">)</span> <span class="p">{</span>
			<span class="o">*</span><span class="n">slot</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">WARN_ONCE</span><span class="p">(</span><span class="n">i</span> <span class="o">==</span> <span class="n">max_slots</span><span class="p">,</span> <span class="s">&quot;Can&#39;t find any breakpoint slot</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">))</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="cm">/* Ensure that we disable the mismatch breakpoint. */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">ctrl</span><span class="p">.</span><span class="n">type</span> <span class="o">!=</span> <span class="n">ARM_BREAKPOINT_EXECUTE</span> <span class="o">&amp;&amp;</span>
	    <span class="n">info</span><span class="o">-&gt;</span><span class="n">step_ctrl</span><span class="p">.</span><span class="n">enabled</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">base</span> <span class="o">=</span> <span class="n">ARM_BASE_BCR</span> <span class="o">+</span> <span class="n">core_num_brps</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Reset the control register. */</span>
	<span class="n">write_wb_reg</span><span class="p">(</span><span class="n">base</span> <span class="o">+</span> <span class="n">i</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">get_hbp_len</span><span class="p">(</span><span class="n">u8</span> <span class="n">hbp_len</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">len_in_bytes</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">hbp_len</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">ARM_BREAKPOINT_LEN_1</span>:
		<span class="n">len_in_bytes</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">ARM_BREAKPOINT_LEN_2</span>:
		<span class="n">len_in_bytes</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">ARM_BREAKPOINT_LEN_4</span>:
		<span class="n">len_in_bytes</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">ARM_BREAKPOINT_LEN_8</span>:
		<span class="n">len_in_bytes</span> <span class="o">=</span> <span class="mi">8</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">len_in_bytes</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Check whether bp virtual address is in kernel space.</span>
<span class="cm"> */</span>
<span class="kt">int</span> <span class="nf">arch_check_bp_in_kernelspace</span><span class="p">(</span><span class="k">struct</span> <span class="n">perf_event</span> <span class="o">*</span><span class="n">bp</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">len</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">va</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">arch_hw_breakpoint</span> <span class="o">*</span><span class="n">info</span> <span class="o">=</span> <span class="n">counter_arch_bp</span><span class="p">(</span><span class="n">bp</span><span class="p">);</span>

	<span class="n">va</span> <span class="o">=</span> <span class="n">info</span><span class="o">-&gt;</span><span class="n">address</span><span class="p">;</span>
	<span class="n">len</span> <span class="o">=</span> <span class="n">get_hbp_len</span><span class="p">(</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">ctrl</span><span class="p">.</span><span class="n">len</span><span class="p">);</span>

	<span class="k">return</span> <span class="p">(</span><span class="n">va</span> <span class="o">&gt;=</span> <span class="n">TASK_SIZE</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="p">((</span><span class="n">va</span> <span class="o">+</span> <span class="n">len</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&gt;=</span> <span class="n">TASK_SIZE</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Extract generic type and length encodings from an arch_hw_breakpoint_ctrl.</span>
<span class="cm"> * Hopefully this will disappear when ptrace can bypass the conversion</span>
<span class="cm"> * to generic breakpoint descriptions.</span>
<span class="cm"> */</span>
<span class="kt">int</span> <span class="nf">arch_bp_generic_fields</span><span class="p">(</span><span class="k">struct</span> <span class="n">arch_hw_breakpoint_ctrl</span> <span class="n">ctrl</span><span class="p">,</span>
			   <span class="kt">int</span> <span class="o">*</span><span class="n">gen_len</span><span class="p">,</span> <span class="kt">int</span> <span class="o">*</span><span class="n">gen_type</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* Type */</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">ctrl</span><span class="p">.</span><span class="n">type</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">ARM_BREAKPOINT_EXECUTE</span>:
		<span class="o">*</span><span class="n">gen_type</span> <span class="o">=</span> <span class="n">HW_BREAKPOINT_X</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">ARM_BREAKPOINT_LOAD</span>:
		<span class="o">*</span><span class="n">gen_type</span> <span class="o">=</span> <span class="n">HW_BREAKPOINT_R</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">ARM_BREAKPOINT_STORE</span>:
		<span class="o">*</span><span class="n">gen_type</span> <span class="o">=</span> <span class="n">HW_BREAKPOINT_W</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">ARM_BREAKPOINT_LOAD</span> <span class="o">|</span> <span class="n">ARM_BREAKPOINT_STORE</span>:
		<span class="o">*</span><span class="n">gen_type</span> <span class="o">=</span> <span class="n">HW_BREAKPOINT_RW</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Len */</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">ctrl</span><span class="p">.</span><span class="n">len</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">ARM_BREAKPOINT_LEN_1</span>:
		<span class="o">*</span><span class="n">gen_len</span> <span class="o">=</span> <span class="n">HW_BREAKPOINT_LEN_1</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">ARM_BREAKPOINT_LEN_2</span>:
		<span class="o">*</span><span class="n">gen_len</span> <span class="o">=</span> <span class="n">HW_BREAKPOINT_LEN_2</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">ARM_BREAKPOINT_LEN_4</span>:
		<span class="o">*</span><span class="n">gen_len</span> <span class="o">=</span> <span class="n">HW_BREAKPOINT_LEN_4</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">ARM_BREAKPOINT_LEN_8</span>:
		<span class="o">*</span><span class="n">gen_len</span> <span class="o">=</span> <span class="n">HW_BREAKPOINT_LEN_8</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Construct an arch_hw_breakpoint from a perf_event.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">arch_build_bp_info</span><span class="p">(</span><span class="k">struct</span> <span class="n">perf_event</span> <span class="o">*</span><span class="n">bp</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">arch_hw_breakpoint</span> <span class="o">*</span><span class="n">info</span> <span class="o">=</span> <span class="n">counter_arch_bp</span><span class="p">(</span><span class="n">bp</span><span class="p">);</span>

	<span class="cm">/* Type */</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">bp</span><span class="o">-&gt;</span><span class="n">attr</span><span class="p">.</span><span class="n">bp_type</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">HW_BREAKPOINT_X</span>:
		<span class="n">info</span><span class="o">-&gt;</span><span class="n">ctrl</span><span class="p">.</span><span class="n">type</span> <span class="o">=</span> <span class="n">ARM_BREAKPOINT_EXECUTE</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">HW_BREAKPOINT_R</span>:
		<span class="n">info</span><span class="o">-&gt;</span><span class="n">ctrl</span><span class="p">.</span><span class="n">type</span> <span class="o">=</span> <span class="n">ARM_BREAKPOINT_LOAD</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">HW_BREAKPOINT_W</span>:
		<span class="n">info</span><span class="o">-&gt;</span><span class="n">ctrl</span><span class="p">.</span><span class="n">type</span> <span class="o">=</span> <span class="n">ARM_BREAKPOINT_STORE</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">HW_BREAKPOINT_RW</span>:
		<span class="n">info</span><span class="o">-&gt;</span><span class="n">ctrl</span><span class="p">.</span><span class="n">type</span> <span class="o">=</span> <span class="n">ARM_BREAKPOINT_LOAD</span> <span class="o">|</span> <span class="n">ARM_BREAKPOINT_STORE</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Len */</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">bp</span><span class="o">-&gt;</span><span class="n">attr</span><span class="p">.</span><span class="n">bp_len</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">HW_BREAKPOINT_LEN_1</span>:
		<span class="n">info</span><span class="o">-&gt;</span><span class="n">ctrl</span><span class="p">.</span><span class="n">len</span> <span class="o">=</span> <span class="n">ARM_BREAKPOINT_LEN_1</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">HW_BREAKPOINT_LEN_2</span>:
		<span class="n">info</span><span class="o">-&gt;</span><span class="n">ctrl</span><span class="p">.</span><span class="n">len</span> <span class="o">=</span> <span class="n">ARM_BREAKPOINT_LEN_2</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">HW_BREAKPOINT_LEN_4</span>:
		<span class="n">info</span><span class="o">-&gt;</span><span class="n">ctrl</span><span class="p">.</span><span class="n">len</span> <span class="o">=</span> <span class="n">ARM_BREAKPOINT_LEN_4</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">HW_BREAKPOINT_LEN_8</span>:
		<span class="n">info</span><span class="o">-&gt;</span><span class="n">ctrl</span><span class="p">.</span><span class="n">len</span> <span class="o">=</span> <span class="n">ARM_BREAKPOINT_LEN_8</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">((</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">ctrl</span><span class="p">.</span><span class="n">type</span> <span class="o">!=</span> <span class="n">ARM_BREAKPOINT_EXECUTE</span><span class="p">)</span>
			<span class="o">&amp;&amp;</span> <span class="n">max_watchpoint_len</span> <span class="o">&gt;=</span> <span class="mi">8</span><span class="p">)</span>
			<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/*</span>
<span class="cm">	 * Breakpoints must be of length 2 (thumb) or 4 (ARM) bytes.</span>
<span class="cm">	 * Watchpoints can be of length 1, 2, 4 or 8 bytes if supported</span>
<span class="cm">	 * by the hardware and must be aligned to the appropriate number of</span>
<span class="cm">	 * bytes.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">ctrl</span><span class="p">.</span><span class="n">type</span> <span class="o">==</span> <span class="n">ARM_BREAKPOINT_EXECUTE</span> <span class="o">&amp;&amp;</span>
	    <span class="n">info</span><span class="o">-&gt;</span><span class="n">ctrl</span><span class="p">.</span><span class="n">len</span> <span class="o">!=</span> <span class="n">ARM_BREAKPOINT_LEN_2</span> <span class="o">&amp;&amp;</span>
	    <span class="n">info</span><span class="o">-&gt;</span><span class="n">ctrl</span><span class="p">.</span><span class="n">len</span> <span class="o">!=</span> <span class="n">ARM_BREAKPOINT_LEN_4</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="cm">/* Address */</span>
	<span class="n">info</span><span class="o">-&gt;</span><span class="n">address</span> <span class="o">=</span> <span class="n">bp</span><span class="o">-&gt;</span><span class="n">attr</span><span class="p">.</span><span class="n">bp_addr</span><span class="p">;</span>

	<span class="cm">/* Privilege */</span>
	<span class="n">info</span><span class="o">-&gt;</span><span class="n">ctrl</span><span class="p">.</span><span class="n">privilege</span> <span class="o">=</span> <span class="n">ARM_BREAKPOINT_USER</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">arch_check_bp_in_kernelspace</span><span class="p">(</span><span class="n">bp</span><span class="p">))</span>
		<span class="n">info</span><span class="o">-&gt;</span><span class="n">ctrl</span><span class="p">.</span><span class="n">privilege</span> <span class="o">|=</span> <span class="n">ARM_BREAKPOINT_PRIV</span><span class="p">;</span>

	<span class="cm">/* Enabled? */</span>
	<span class="n">info</span><span class="o">-&gt;</span><span class="n">ctrl</span><span class="p">.</span><span class="n">enabled</span> <span class="o">=</span> <span class="o">!</span><span class="n">bp</span><span class="o">-&gt;</span><span class="n">attr</span><span class="p">.</span><span class="n">disabled</span><span class="p">;</span>

	<span class="cm">/* Mismatch */</span>
	<span class="n">info</span><span class="o">-&gt;</span><span class="n">ctrl</span><span class="p">.</span><span class="n">mismatch</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Validate the arch-specific HW Breakpoint register settings.</span>
<span class="cm"> */</span>
<span class="kt">int</span> <span class="nf">arch_validate_hwbkpt_settings</span><span class="p">(</span><span class="k">struct</span> <span class="n">perf_event</span> <span class="o">*</span><span class="n">bp</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">arch_hw_breakpoint</span> <span class="o">*</span><span class="n">info</span> <span class="o">=</span> <span class="n">counter_arch_bp</span><span class="p">(</span><span class="n">bp</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">ret</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">offset</span><span class="p">,</span> <span class="n">alignment_mask</span> <span class="o">=</span> <span class="mh">0x3</span><span class="p">;</span>

	<span class="cm">/* Build the arch_hw_breakpoint. */</span>
	<span class="n">ret</span> <span class="o">=</span> <span class="n">arch_build_bp_info</span><span class="p">(</span><span class="n">bp</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>

	<span class="cm">/* Check address alignment. */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">ctrl</span><span class="p">.</span><span class="n">len</span> <span class="o">==</span> <span class="n">ARM_BREAKPOINT_LEN_8</span><span class="p">)</span>
		<span class="n">alignment_mask</span> <span class="o">=</span> <span class="mh">0x7</span><span class="p">;</span>
	<span class="n">offset</span> <span class="o">=</span> <span class="n">info</span><span class="o">-&gt;</span><span class="n">address</span> <span class="o">&amp;</span> <span class="n">alignment_mask</span><span class="p">;</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">offset</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mi">0</span>:
		<span class="cm">/* Aligned */</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">1</span>:
		<span class="cm">/* Allow single byte watchpoint. */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">ctrl</span><span class="p">.</span><span class="n">len</span> <span class="o">==</span> <span class="n">ARM_BREAKPOINT_LEN_1</span><span class="p">)</span>
			<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">2</span>:
		<span class="cm">/* Allow halfword watchpoints and breakpoints. */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">ctrl</span><span class="p">.</span><span class="n">len</span> <span class="o">==</span> <span class="n">ARM_BREAKPOINT_LEN_2</span><span class="p">)</span>
			<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">info</span><span class="o">-&gt;</span><span class="n">address</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">alignment_mask</span><span class="p">;</span>
	<span class="n">info</span><span class="o">-&gt;</span><span class="n">ctrl</span><span class="p">.</span><span class="n">len</span> <span class="o">&lt;&lt;=</span> <span class="n">offset</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Currently we rely on an overflow handler to take</span>
<span class="cm">	 * care of single-stepping the breakpoint when it fires.</span>
<span class="cm">	 * In the case of userspace breakpoints on a core with V7 debug,</span>
<span class="cm">	 * we can use the mismatch feature as a poor-man&#39;s hardware</span>
<span class="cm">	 * single-step, but this only works for per-task breakpoints.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">bp</span><span class="o">-&gt;</span><span class="n">overflow_handler</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">arch_check_bp_in_kernelspace</span><span class="p">(</span><span class="n">bp</span><span class="p">)</span> <span class="o">||</span>
	    <span class="o">!</span><span class="n">core_has_mismatch_brps</span><span class="p">()</span> <span class="o">||</span> <span class="o">!</span><span class="n">bp</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">.</span><span class="n">bp_target</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">pr_warning</span><span class="p">(</span><span class="s">&quot;overflow handler required but none found</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>
<span class="nl">out:</span>
	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Enable/disable single-stepping over the breakpoint bp at address addr.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">enable_single_step</span><span class="p">(</span><span class="k">struct</span> <span class="n">perf_event</span> <span class="o">*</span><span class="n">bp</span><span class="p">,</span> <span class="n">u32</span> <span class="n">addr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">arch_hw_breakpoint</span> <span class="o">*</span><span class="n">info</span> <span class="o">=</span> <span class="n">counter_arch_bp</span><span class="p">(</span><span class="n">bp</span><span class="p">);</span>

	<span class="n">arch_uninstall_hw_breakpoint</span><span class="p">(</span><span class="n">bp</span><span class="p">);</span>
	<span class="n">info</span><span class="o">-&gt;</span><span class="n">step_ctrl</span><span class="p">.</span><span class="n">mismatch</span>  <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">info</span><span class="o">-&gt;</span><span class="n">step_ctrl</span><span class="p">.</span><span class="n">len</span>	  <span class="o">=</span> <span class="n">ARM_BREAKPOINT_LEN_4</span><span class="p">;</span>
	<span class="n">info</span><span class="o">-&gt;</span><span class="n">step_ctrl</span><span class="p">.</span><span class="n">type</span>	  <span class="o">=</span> <span class="n">ARM_BREAKPOINT_EXECUTE</span><span class="p">;</span>
	<span class="n">info</span><span class="o">-&gt;</span><span class="n">step_ctrl</span><span class="p">.</span><span class="n">privilege</span> <span class="o">=</span> <span class="n">info</span><span class="o">-&gt;</span><span class="n">ctrl</span><span class="p">.</span><span class="n">privilege</span><span class="p">;</span>
	<span class="n">info</span><span class="o">-&gt;</span><span class="n">step_ctrl</span><span class="p">.</span><span class="n">enabled</span>	  <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">info</span><span class="o">-&gt;</span><span class="n">trigger</span>		  <span class="o">=</span> <span class="n">addr</span><span class="p">;</span>
	<span class="n">arch_install_hw_breakpoint</span><span class="p">(</span><span class="n">bp</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">disable_single_step</span><span class="p">(</span><span class="k">struct</span> <span class="n">perf_event</span> <span class="o">*</span><span class="n">bp</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">arch_uninstall_hw_breakpoint</span><span class="p">(</span><span class="n">bp</span><span class="p">);</span>
	<span class="n">counter_arch_bp</span><span class="p">(</span><span class="n">bp</span><span class="p">)</span><span class="o">-&gt;</span><span class="n">step_ctrl</span><span class="p">.</span><span class="n">enabled</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">arch_install_hw_breakpoint</span><span class="p">(</span><span class="n">bp</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">watchpoint_handler</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">addr</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">fsr</span><span class="p">,</span>
			       <span class="k">struct</span> <span class="n">pt_regs</span> <span class="o">*</span><span class="n">regs</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="n">access</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">val</span><span class="p">,</span> <span class="n">ctrl_reg</span><span class="p">,</span> <span class="n">alignment_mask</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">perf_event</span> <span class="o">*</span><span class="n">wp</span><span class="p">,</span> <span class="o">**</span><span class="n">slots</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">arch_hw_breakpoint</span> <span class="o">*</span><span class="n">info</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">arch_hw_breakpoint_ctrl</span> <span class="n">ctrl</span><span class="p">;</span>

	<span class="n">slots</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">perf_event</span> <span class="o">**</span><span class="p">)</span><span class="n">__get_cpu_var</span><span class="p">(</span><span class="n">wp_on_reg</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">core_num_wrps</span><span class="p">;</span> <span class="o">++</span><span class="n">i</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">rcu_read_lock</span><span class="p">();</span>

		<span class="n">wp</span> <span class="o">=</span> <span class="n">slots</span><span class="p">[</span><span class="n">i</span><span class="p">];</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">wp</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span>
			<span class="k">goto</span> <span class="n">unlock</span><span class="p">;</span>

		<span class="n">info</span> <span class="o">=</span> <span class="n">counter_arch_bp</span><span class="p">(</span><span class="n">wp</span><span class="p">);</span>
		<span class="cm">/*</span>
<span class="cm">		 * The DFAR is an unknown value on debug architectures prior</span>
<span class="cm">		 * to 7.1. Since we only allow a single watchpoint on these</span>
<span class="cm">		 * older CPUs, we can set the trigger to the lowest possible</span>
<span class="cm">		 * faulting address.</span>
<span class="cm">		 */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">debug_arch</span> <span class="o">&lt;</span> <span class="n">ARM_DEBUG_ARCH_V7_1</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">BUG_ON</span><span class="p">(</span><span class="n">i</span> <span class="o">&gt;</span> <span class="mi">0</span><span class="p">);</span>
			<span class="n">info</span><span class="o">-&gt;</span><span class="n">trigger</span> <span class="o">=</span> <span class="n">wp</span><span class="o">-&gt;</span><span class="n">attr</span><span class="p">.</span><span class="n">bp_addr</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">ctrl</span><span class="p">.</span><span class="n">len</span> <span class="o">==</span> <span class="n">ARM_BREAKPOINT_LEN_8</span><span class="p">)</span>
				<span class="n">alignment_mask</span> <span class="o">=</span> <span class="mh">0x7</span><span class="p">;</span>
			<span class="k">else</span>
				<span class="n">alignment_mask</span> <span class="o">=</span> <span class="mh">0x3</span><span class="p">;</span>

			<span class="cm">/* Check if the watchpoint value matches. */</span>
			<span class="n">val</span> <span class="o">=</span> <span class="n">read_wb_reg</span><span class="p">(</span><span class="n">ARM_BASE_WVR</span> <span class="o">+</span> <span class="n">i</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">val</span> <span class="o">!=</span> <span class="p">(</span><span class="n">addr</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">alignment_mask</span><span class="p">))</span>
				<span class="k">goto</span> <span class="n">unlock</span><span class="p">;</span>

			<span class="cm">/* Possible match, check the byte address select. */</span>
			<span class="n">ctrl_reg</span> <span class="o">=</span> <span class="n">read_wb_reg</span><span class="p">(</span><span class="n">ARM_BASE_WCR</span> <span class="o">+</span> <span class="n">i</span><span class="p">);</span>
			<span class="n">decode_ctrl_reg</span><span class="p">(</span><span class="n">ctrl_reg</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">ctrl</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">((</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">addr</span> <span class="o">&amp;</span> <span class="n">alignment_mask</span><span class="p">))</span> <span class="o">&amp;</span> <span class="n">ctrl</span><span class="p">.</span><span class="n">len</span><span class="p">))</span>
				<span class="k">goto</span> <span class="n">unlock</span><span class="p">;</span>

			<span class="cm">/* Check that the access type matches. */</span>
			<span class="n">access</span> <span class="o">=</span> <span class="p">(</span><span class="n">fsr</span> <span class="o">&amp;</span> <span class="n">ARM_FSR_ACCESS_MASK</span><span class="p">)</span> <span class="o">?</span> <span class="n">HW_BREAKPOINT_W</span> <span class="o">:</span>
				 <span class="n">HW_BREAKPOINT_R</span><span class="p">;</span>
			<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">access</span> <span class="o">&amp;</span> <span class="n">hw_breakpoint_type</span><span class="p">(</span><span class="n">wp</span><span class="p">)))</span>
				<span class="k">goto</span> <span class="n">unlock</span><span class="p">;</span>

			<span class="cm">/* We have a winner. */</span>
			<span class="n">info</span><span class="o">-&gt;</span><span class="n">trigger</span> <span class="o">=</span> <span class="n">addr</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;watchpoint fired: address = 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">info</span><span class="o">-&gt;</span><span class="n">trigger</span><span class="p">);</span>
		<span class="n">perf_bp_event</span><span class="p">(</span><span class="n">wp</span><span class="p">,</span> <span class="n">regs</span><span class="p">);</span>

		<span class="cm">/*</span>
<span class="cm">		 * If no overflow handler is present, insert a temporary</span>
<span class="cm">		 * mismatch breakpoint so we can single-step over the</span>
<span class="cm">		 * watchpoint trigger.</span>
<span class="cm">		 */</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">wp</span><span class="o">-&gt;</span><span class="n">overflow_handler</span><span class="p">)</span>
			<span class="n">enable_single_step</span><span class="p">(</span><span class="n">wp</span><span class="p">,</span> <span class="n">instruction_pointer</span><span class="p">(</span><span class="n">regs</span><span class="p">));</span>

<span class="nl">unlock:</span>
		<span class="n">rcu_read_unlock</span><span class="p">();</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">watchpoint_single_step_handler</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">pc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">perf_event</span> <span class="o">*</span><span class="n">wp</span><span class="p">,</span> <span class="o">**</span><span class="n">slots</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">arch_hw_breakpoint</span> <span class="o">*</span><span class="n">info</span><span class="p">;</span>

	<span class="n">slots</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">perf_event</span> <span class="o">**</span><span class="p">)</span><span class="n">__get_cpu_var</span><span class="p">(</span><span class="n">wp_on_reg</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">core_num_wrps</span><span class="p">;</span> <span class="o">++</span><span class="n">i</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">rcu_read_lock</span><span class="p">();</span>

		<span class="n">wp</span> <span class="o">=</span> <span class="n">slots</span><span class="p">[</span><span class="n">i</span><span class="p">];</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">wp</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span>
			<span class="k">goto</span> <span class="n">unlock</span><span class="p">;</span>

		<span class="n">info</span> <span class="o">=</span> <span class="n">counter_arch_bp</span><span class="p">(</span><span class="n">wp</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">step_ctrl</span><span class="p">.</span><span class="n">enabled</span><span class="p">)</span>
			<span class="k">goto</span> <span class="n">unlock</span><span class="p">;</span>

		<span class="cm">/*</span>
<span class="cm">		 * Restore the original watchpoint if we&#39;ve completed the</span>
<span class="cm">		 * single-step.</span>
<span class="cm">		 */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">trigger</span> <span class="o">!=</span> <span class="n">pc</span><span class="p">)</span>
			<span class="n">disable_single_step</span><span class="p">(</span><span class="n">wp</span><span class="p">);</span>

<span class="nl">unlock:</span>
		<span class="n">rcu_read_unlock</span><span class="p">();</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">breakpoint_handler</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">unknown</span><span class="p">,</span> <span class="k">struct</span> <span class="n">pt_regs</span> <span class="o">*</span><span class="n">regs</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">ctrl_reg</span><span class="p">,</span> <span class="n">val</span><span class="p">,</span> <span class="n">addr</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">perf_event</span> <span class="o">*</span><span class="n">bp</span><span class="p">,</span> <span class="o">**</span><span class="n">slots</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">arch_hw_breakpoint</span> <span class="o">*</span><span class="n">info</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">arch_hw_breakpoint_ctrl</span> <span class="n">ctrl</span><span class="p">;</span>

	<span class="n">slots</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">perf_event</span> <span class="o">**</span><span class="p">)</span><span class="n">__get_cpu_var</span><span class="p">(</span><span class="n">bp_on_reg</span><span class="p">);</span>

	<span class="cm">/* The exception entry code places the amended lr in the PC. */</span>
	<span class="n">addr</span> <span class="o">=</span> <span class="n">regs</span><span class="o">-&gt;</span><span class="n">ARM_pc</span><span class="p">;</span>

	<span class="cm">/* Check the currently installed breakpoints first. */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">core_num_brps</span><span class="p">;</span> <span class="o">++</span><span class="n">i</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">rcu_read_lock</span><span class="p">();</span>

		<span class="n">bp</span> <span class="o">=</span> <span class="n">slots</span><span class="p">[</span><span class="n">i</span><span class="p">];</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">bp</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span>
			<span class="k">goto</span> <span class="n">unlock</span><span class="p">;</span>

		<span class="n">info</span> <span class="o">=</span> <span class="n">counter_arch_bp</span><span class="p">(</span><span class="n">bp</span><span class="p">);</span>

		<span class="cm">/* Check if the breakpoint value matches. */</span>
		<span class="n">val</span> <span class="o">=</span> <span class="n">read_wb_reg</span><span class="p">(</span><span class="n">ARM_BASE_BVR</span> <span class="o">+</span> <span class="n">i</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">val</span> <span class="o">!=</span> <span class="p">(</span><span class="n">addr</span> <span class="o">&amp;</span> <span class="o">~</span><span class="mh">0x3</span><span class="p">))</span>
			<span class="k">goto</span> <span class="n">mismatch</span><span class="p">;</span>

		<span class="cm">/* Possible match, check the byte address select to confirm. */</span>
		<span class="n">ctrl_reg</span> <span class="o">=</span> <span class="n">read_wb_reg</span><span class="p">(</span><span class="n">ARM_BASE_BCR</span> <span class="o">+</span> <span class="n">i</span><span class="p">);</span>
		<span class="n">decode_ctrl_reg</span><span class="p">(</span><span class="n">ctrl_reg</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">ctrl</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">((</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">addr</span> <span class="o">&amp;</span> <span class="mh">0x3</span><span class="p">))</span> <span class="o">&amp;</span> <span class="n">ctrl</span><span class="p">.</span><span class="n">len</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">info</span><span class="o">-&gt;</span><span class="n">trigger</span> <span class="o">=</span> <span class="n">addr</span><span class="p">;</span>
			<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;breakpoint fired: address = 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">addr</span><span class="p">);</span>
			<span class="n">perf_bp_event</span><span class="p">(</span><span class="n">bp</span><span class="p">,</span> <span class="n">regs</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">bp</span><span class="o">-&gt;</span><span class="n">overflow_handler</span><span class="p">)</span>
				<span class="n">enable_single_step</span><span class="p">(</span><span class="n">bp</span><span class="p">,</span> <span class="n">addr</span><span class="p">);</span>
			<span class="k">goto</span> <span class="n">unlock</span><span class="p">;</span>
		<span class="p">}</span>

<span class="nl">mismatch:</span>
		<span class="cm">/* If we&#39;re stepping a breakpoint, it can now be restored. */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">step_ctrl</span><span class="p">.</span><span class="n">enabled</span><span class="p">)</span>
			<span class="n">disable_single_step</span><span class="p">(</span><span class="n">bp</span><span class="p">);</span>
<span class="nl">unlock:</span>
		<span class="n">rcu_read_unlock</span><span class="p">();</span>
	<span class="p">}</span>

	<span class="cm">/* Handle any pending watchpoint single-step breakpoints. */</span>
	<span class="n">watchpoint_single_step_handler</span><span class="p">(</span><span class="n">addr</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Called from either the Data Abort Handler [watchpoint] or the</span>
<span class="cm"> * Prefetch Abort Handler [breakpoint] with interrupts disabled.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">hw_breakpoint_pending</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">addr</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">fsr</span><span class="p">,</span>
				 <span class="k">struct</span> <span class="n">pt_regs</span> <span class="o">*</span><span class="n">regs</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">ret</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">dscr</span><span class="p">;</span>

	<span class="n">preempt_disable</span><span class="p">();</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">interrupts_enabled</span><span class="p">(</span><span class="n">regs</span><span class="p">))</span>
		<span class="n">local_irq_enable</span><span class="p">();</span>

	<span class="cm">/* We only handle watchpoints and hardware breakpoints. */</span>
	<span class="n">ARM_DBG_READ</span><span class="p">(</span><span class="n">c1</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">dscr</span><span class="p">);</span>

	<span class="cm">/* Perform perf callbacks. */</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">ARM_DSCR_MOE</span><span class="p">(</span><span class="n">dscr</span><span class="p">))</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">ARM_ENTRY_BREAKPOINT</span>:
		<span class="n">breakpoint_handler</span><span class="p">(</span><span class="n">addr</span><span class="p">,</span> <span class="n">regs</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">ARM_ENTRY_ASYNC_WATCHPOINT</span>:
		<span class="n">WARN</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="s">&quot;Asynchronous watchpoint exception taken. Debugging results may be unreliable</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="k">case</span> <span class="n">ARM_ENTRY_SYNC_WATCHPOINT</span>:
		<span class="n">watchpoint_handler</span><span class="p">(</span><span class="n">addr</span><span class="p">,</span> <span class="n">fsr</span><span class="p">,</span> <span class="n">regs</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span> <span class="cm">/* Unhandled fault. */</span>
	<span class="p">}</span>

	<span class="n">preempt_enable</span><span class="p">();</span>

	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * One-time initialisation.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="n">cpumask_t</span> <span class="n">debug_err_mask</span><span class="p">;</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">debug_reg_trap</span><span class="p">(</span><span class="k">struct</span> <span class="n">pt_regs</span> <span class="o">*</span><span class="n">regs</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">instr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">cpu</span> <span class="o">=</span> <span class="n">smp_processor_id</span><span class="p">();</span>

	<span class="n">pr_warning</span><span class="p">(</span><span class="s">&quot;Debug register access (0x%x) caused undefined instruction on CPU %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		   <span class="n">instr</span><span class="p">,</span> <span class="n">cpu</span><span class="p">);</span>

	<span class="cm">/* Set the error flag for this CPU and skip the faulting instruction. */</span>
	<span class="n">cpumask_set_cpu</span><span class="p">(</span><span class="n">cpu</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">debug_err_mask</span><span class="p">);</span>
	<span class="n">instruction_pointer</span><span class="p">(</span><span class="n">regs</span><span class="p">)</span> <span class="o">+=</span> <span class="mi">4</span><span class="p">;</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">undef_hook</span> <span class="n">debug_reg_hook</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">instr_mask</span>	<span class="o">=</span> <span class="mh">0x0fe80f10</span><span class="p">,</span>
	<span class="p">.</span><span class="n">instr_val</span>	<span class="o">=</span> <span class="mh">0x0e000e10</span><span class="p">,</span>
	<span class="p">.</span><span class="n">fn</span>		<span class="o">=</span> <span class="n">debug_reg_trap</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">reset_ctrl_regs</span><span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="n">unused</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="n">raw_num_brps</span><span class="p">,</span> <span class="n">err</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">cpu</span> <span class="o">=</span> <span class="n">smp_processor_id</span><span class="p">();</span>
	<span class="n">u32</span> <span class="n">dbg_power</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * v7 debug contains save and restore registers so that debug state</span>
<span class="cm">	 * can be maintained across low-power modes without leaving the debug</span>
<span class="cm">	 * logic powered up. It is IMPLEMENTATION DEFINED whether we can access</span>
<span class="cm">	 * the debug registers out of reset, so we must unlock the OS Lock</span>
<span class="cm">	 * Access Register to avoid taking undefined instruction exceptions</span>
<span class="cm">	 * later on.</span>
<span class="cm">	 */</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">debug_arch</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">ARM_DEBUG_ARCH_V6</span>:
	<span class="k">case</span> <span class="n">ARM_DEBUG_ARCH_V6_1</span>:
		<span class="cm">/* ARMv6 cores just need to reset the registers. */</span>
		<span class="k">goto</span> <span class="n">reset_regs</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">ARM_DEBUG_ARCH_V7_ECP14</span>:
		<span class="cm">/*</span>
<span class="cm">		 * Ensure sticky power-down is clear (i.e. debug logic is</span>
<span class="cm">		 * powered up).</span>
<span class="cm">		 */</span>
		<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;mrc p14, 0, %0, c1, c5, 4&quot;</span> <span class="o">:</span> <span class="s">&quot;=r&quot;</span> <span class="p">(</span><span class="n">dbg_power</span><span class="p">));</span>
		<span class="k">if</span> <span class="p">((</span><span class="n">dbg_power</span> <span class="o">&amp;</span> <span class="mh">0x1</span><span class="p">)</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
			<span class="n">err</span> <span class="o">=</span> <span class="o">-</span><span class="n">EPERM</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">ARM_DEBUG_ARCH_V7_1</span>:
		<span class="cm">/*</span>
<span class="cm">		 * Ensure the OS double lock is clear.</span>
<span class="cm">		 */</span>
		<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;mrc p14, 0, %0, c1, c3, 4&quot;</span> <span class="o">:</span> <span class="s">&quot;=r&quot;</span> <span class="p">(</span><span class="n">dbg_power</span><span class="p">));</span>
		<span class="k">if</span> <span class="p">((</span><span class="n">dbg_power</span> <span class="o">&amp;</span> <span class="mh">0x1</span><span class="p">)</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span>
			<span class="n">err</span> <span class="o">=</span> <span class="o">-</span><span class="n">EPERM</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">err</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pr_warning</span><span class="p">(</span><span class="s">&quot;CPU %d debug is powered down!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">cpu</span><span class="p">);</span>
		<span class="n">cpumask_or</span><span class="p">(</span><span class="o">&amp;</span><span class="n">debug_err_mask</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">debug_err_mask</span><span class="p">,</span> <span class="n">cpumask_of</span><span class="p">(</span><span class="n">cpu</span><span class="p">));</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/*</span>
<span class="cm">	 * Unconditionally clear the lock by writing a value</span>
<span class="cm">	 * other than 0xC5ACCE55 to the access register.</span>
<span class="cm">	 */</span>
	<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;mcr p14, 0, %0, c1, c0, 4&quot;</span> <span class="o">:</span> <span class="o">:</span> <span class="s">&quot;r&quot;</span> <span class="p">(</span><span class="mi">0</span><span class="p">));</span>
	<span class="n">isb</span><span class="p">();</span>

	<span class="cm">/*</span>
<span class="cm">	 * Clear any configured vector-catch events before</span>
<span class="cm">	 * enabling monitor mode.</span>
<span class="cm">	 */</span>
	<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;mcr p14, 0, %0, c0, c7, 0&quot;</span> <span class="o">:</span> <span class="o">:</span> <span class="s">&quot;r&quot;</span> <span class="p">(</span><span class="mi">0</span><span class="p">));</span>
	<span class="n">isb</span><span class="p">();</span>

<span class="nl">reset_regs:</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">enable_monitor_mode</span><span class="p">())</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="cm">/* We must also reset any reserved registers. */</span>
	<span class="n">raw_num_brps</span> <span class="o">=</span> <span class="n">get_num_brp_resources</span><span class="p">();</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">raw_num_brps</span><span class="p">;</span> <span class="o">++</span><span class="n">i</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">write_wb_reg</span><span class="p">(</span><span class="n">ARM_BASE_BCR</span> <span class="o">+</span> <span class="n">i</span><span class="p">,</span> <span class="mi">0UL</span><span class="p">);</span>
		<span class="n">write_wb_reg</span><span class="p">(</span><span class="n">ARM_BASE_BVR</span> <span class="o">+</span> <span class="n">i</span><span class="p">,</span> <span class="mi">0UL</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">core_num_wrps</span><span class="p">;</span> <span class="o">++</span><span class="n">i</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">write_wb_reg</span><span class="p">(</span><span class="n">ARM_BASE_WCR</span> <span class="o">+</span> <span class="n">i</span><span class="p">,</span> <span class="mi">0UL</span><span class="p">);</span>
		<span class="n">write_wb_reg</span><span class="p">(</span><span class="n">ARM_BASE_WVR</span> <span class="o">+</span> <span class="n">i</span><span class="p">,</span> <span class="mi">0UL</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__cpuinit</span> <span class="nf">dbg_reset_notify</span><span class="p">(</span><span class="k">struct</span> <span class="n">notifier_block</span> <span class="o">*</span><span class="n">self</span><span class="p">,</span>
				      <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">action</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">cpu</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">action</span> <span class="o">==</span> <span class="n">CPU_ONLINE</span><span class="p">)</span>
		<span class="n">smp_call_function_single</span><span class="p">((</span><span class="kt">int</span><span class="p">)</span><span class="n">cpu</span><span class="p">,</span> <span class="n">reset_ctrl_regs</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">NOTIFY_OK</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">notifier_block</span> <span class="n">__cpuinitdata</span> <span class="n">dbg_reset_nb</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">notifier_call</span> <span class="o">=</span> <span class="n">dbg_reset_notify</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">arch_hw_breakpoint_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">dscr</span><span class="p">;</span>

	<span class="n">debug_arch</span> <span class="o">=</span> <span class="n">get_debug_arch</span><span class="p">();</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">debug_arch_supported</span><span class="p">())</span> <span class="p">{</span>
		<span class="n">pr_info</span><span class="p">(</span><span class="s">&quot;debug architecture 0x%x unsupported.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">debug_arch</span><span class="p">);</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Determine how many BRPs/WRPs are available. */</span>
	<span class="n">core_num_brps</span> <span class="o">=</span> <span class="n">get_num_brps</span><span class="p">();</span>
	<span class="n">core_num_wrps</span> <span class="o">=</span> <span class="n">get_num_wrps</span><span class="p">();</span>

	<span class="cm">/*</span>
<span class="cm">	 * We need to tread carefully here because DBGSWENABLE may be</span>
<span class="cm">	 * driven low on this core and there isn&#39;t an architected way to</span>
<span class="cm">	 * determine that.</span>
<span class="cm">	 */</span>
	<span class="n">register_undef_hook</span><span class="p">(</span><span class="o">&amp;</span><span class="n">debug_reg_hook</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Reset the breakpoint resources. We assume that a halting</span>
<span class="cm">	 * debugger will leave the world in a nice state for us.</span>
<span class="cm">	 */</span>
	<span class="n">on_each_cpu</span><span class="p">(</span><span class="n">reset_ctrl_regs</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">unregister_undef_hook</span><span class="p">(</span><span class="o">&amp;</span><span class="n">debug_reg_hook</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">cpumask_empty</span><span class="p">(</span><span class="o">&amp;</span><span class="n">debug_err_mask</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">core_num_brps</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">core_num_wrps</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">pr_info</span><span class="p">(</span><span class="s">&quot;found %d &quot;</span> <span class="s">&quot;%s&quot;</span> <span class="s">&quot;breakpoint and %d watchpoint registers.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">core_num_brps</span><span class="p">,</span> <span class="n">core_has_mismatch_brps</span><span class="p">()</span> <span class="o">?</span> <span class="s">&quot;(+1 reserved) &quot;</span> <span class="o">:</span>
		<span class="s">&quot;&quot;</span><span class="p">,</span> <span class="n">core_num_wrps</span><span class="p">);</span>

	<span class="n">ARM_DBG_READ</span><span class="p">(</span><span class="n">c1</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">dscr</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dscr</span> <span class="o">&amp;</span> <span class="n">ARM_DSCR_HDBGEN</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">max_watchpoint_len</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">pr_warning</span><span class="p">(</span><span class="s">&quot;halting debug mode enabled. Assuming maximum watchpoint size of %u bytes.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			   <span class="n">max_watchpoint_len</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="cm">/* Work out the maximum supported watchpoint length. */</span>
		<span class="n">max_watchpoint_len</span> <span class="o">=</span> <span class="n">get_max_wp_len</span><span class="p">();</span>
		<span class="n">pr_info</span><span class="p">(</span><span class="s">&quot;maximum watchpoint size is %u bytes.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				<span class="n">max_watchpoint_len</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* Register debug fault handler. */</span>
	<span class="n">hook_fault_code</span><span class="p">(</span><span class="n">FAULT_CODE_DEBUG</span><span class="p">,</span> <span class="n">hw_breakpoint_pending</span><span class="p">,</span> <span class="n">SIGTRAP</span><span class="p">,</span>
			<span class="n">TRAP_HWBKPT</span><span class="p">,</span> <span class="s">&quot;watchpoint debug exception&quot;</span><span class="p">);</span>
	<span class="n">hook_ifault_code</span><span class="p">(</span><span class="n">FAULT_CODE_DEBUG</span><span class="p">,</span> <span class="n">hw_breakpoint_pending</span><span class="p">,</span> <span class="n">SIGTRAP</span><span class="p">,</span>
			<span class="n">TRAP_HWBKPT</span><span class="p">,</span> <span class="s">&quot;breakpoint debug exception&quot;</span><span class="p">);</span>

	<span class="cm">/* Register hotplug notifier. */</span>
	<span class="n">register_cpu_notifier</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dbg_reset_nb</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>
<span class="n">arch_initcall</span><span class="p">(</span><span class="n">arch_hw_breakpoint_init</span><span class="p">);</span>

<span class="kt">void</span> <span class="nf">hw_breakpoint_pmu_read</span><span class="p">(</span><span class="k">struct</span> <span class="n">perf_event</span> <span class="o">*</span><span class="n">bp</span><span class="p">)</span>
<span class="p">{</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Dummy function to register with die_notifier.</span>
<span class="cm"> */</span>
<span class="kt">int</span> <span class="nf">hw_breakpoint_exceptions_notify</span><span class="p">(</span><span class="k">struct</span> <span class="n">notifier_block</span> <span class="o">*</span><span class="n">unused</span><span class="p">,</span>
					<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">val</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">NOTIFY_DONE</span><span class="p">;</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
