<!DOCTYPE html>

<html lang="en" data-content_root="../../">
  <head>
    <meta charset="utf-8" />
    <meta name="viewport" content="width=device-width, initial-scale=1.0" /><meta name="viewport" content="width=device-width, initial-scale=1" />

    <title>ARM64 ELF hwcaps &#8212; The Linux Kernel  documentation</title>
    <link rel="stylesheet" type="text/css" href="../../_static/pygments.css?v=fa44fd50" />
    <link rel="stylesheet" type="text/css" href="../../_static/alabaster.css?v=a152c8ac" />
    <script src="../../_static/documentation_options.js?v=5929fcd5"></script>
    <script src="../../_static/doctools.js?v=888ff710"></script>
    <script src="../../_static/sphinx_highlight.js?v=dc90522c"></script>
    <link rel="index" title="Index" href="../../genindex.html" />
    <link rel="search" title="Search" href="../../search.html" />
    <link rel="next" title="Guarded Control Stack support for AArch64 Linux" href="gcs.html" />
    <link rel="prev" title="CPU Hotplug and ACPI" href="cpu-hotplug.html" />
   
  <link rel="stylesheet" href="../../_static/custom.css" type="text/css" />
  
  
  <meta name="viewport" content="width=device-width, initial-scale=0.9, maximum-scale=0.9" />

  </head><body>
  <div class="document">
    
      <div class="sphinxsidebar" role="navigation" aria-label="main navigation">
        <div class="sphinxsidebarwrapper">
            <p class="logo"><a href="../../index.html">
              <img class="logo" src="../../_static/logo.svg" alt="Logo"/>
            </a></p>
<h1 class="logo"><a href="../../index.html">The Linux Kernel</a></h1>



<p class="blurb">6.14.0</p>







<div id="searchbox" style="display: none" role="search">
  <h3 id="searchlabel">Quick search</h3>
    <div class="searchformwrapper">
    <form class="search" action="../../search.html" method="get">
      <input type="text" name="q" aria-labelledby="searchlabel" autocomplete="off" autocorrect="off" autocapitalize="off" spellcheck="false"/>
      <input type="submit" value="Go" />
    </form>
    </div>
</div>
<script>document.getElementById('searchbox').style.display = "block"</script><!-- SPDX-License-Identifier: GPL-2.0 -->

<p>
<h3 class="kernel-toc-contents">Contents</h3>
<input type="checkbox" class="kernel-toc-toggle" id = "kernel-toc-toggle" checked>
<label class="kernel-toc-title" for="kernel-toc-toggle"></label>

<div class="kerneltoc" id="kerneltoc">
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../process/development-process.html">Development process</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../process/submitting-patches.html">Submitting patches</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../process/code-of-conduct.html">Code of conduct</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../maintainer/index.html">Maintainer handbook</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../process/index.html">All development-process docs</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../core-api/index.html">Core API</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../driver-api/index.html">Driver APIs</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../subsystem-apis.html">Subsystems</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../locking/index.html">Locking</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../process/license-rules.html">Licensing rules</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../doc-guide/index.html">Writing documentation</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../dev-tools/index.html">Development tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../dev-tools/testing-overview.html">Testing guide</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../kernel-hacking/index.html">Hacking guide</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../trace/index.html">Tracing</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../fault-injection/index.html">Fault injection</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../livepatch/index.html">Livepatching</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../rust/index.html">Rust</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../admin-guide/index.html">Administration</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../kbuild/index.html">Build system</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../admin-guide/reporting-issues.html">Reporting issues</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../tools/index.html">Userspace tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../userspace-api/index.html">Userspace API</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../firmware-guide/index.html">Firmware</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../devicetree/index.html">Firmware and Devicetree</a></li>
</ul>
<ul class="current">
<li class="toctree-l1 current"><a class="reference internal" href="../index.html">CPU architectures</a><ul class="current">
<li class="toctree-l2"><a class="reference internal" href="../arc/index.html">ARC architecture</a></li>
<li class="toctree-l2"><a class="reference internal" href="../arm/index.html">ARM Architecture</a></li>
<li class="toctree-l2 current"><a class="reference internal" href="index.html">ARM64 Architecture</a><ul class="current">
<li class="toctree-l3"><a class="reference internal" href="acpi_object_usage.html">ACPI Tables</a></li>
<li class="toctree-l3"><a class="reference internal" href="amu.html">Activity Monitors Unit (AMU) extension in AArch64 Linux</a></li>
<li class="toctree-l3"><a class="reference internal" href="arm-acpi.html">ACPI on Arm systems</a></li>
<li class="toctree-l3"><a class="reference internal" href="arm-cca.html">Arm Confidential Compute Architecture</a></li>
<li class="toctree-l3"><a class="reference internal" href="asymmetric-32bit.html">Asymmetric 32-bit SoCs</a></li>
<li class="toctree-l3"><a class="reference internal" href="booting.html">Booting AArch64 Linux</a></li>
<li class="toctree-l3"><a class="reference internal" href="cpu-feature-registers.html">ARM64 CPU Feature Registers</a></li>
<li class="toctree-l3"><a class="reference internal" href="cpu-hotplug.html">CPU Hotplug and ACPI</a></li>
<li class="toctree-l3 current"><a class="current reference internal" href="#">ARM64 ELF hwcaps</a></li>
<li class="toctree-l3"><a class="reference internal" href="gcs.html">Guarded Control Stack support for AArch64 Linux</a></li>
<li class="toctree-l3"><a class="reference internal" href="hugetlbpage.html">HugeTLBpage on ARM64</a></li>
<li class="toctree-l3"><a class="reference internal" href="kdump.html">crashkernel memory reservation on arm64</a></li>
<li class="toctree-l3"><a class="reference internal" href="legacy_instructions.html">Legacy instructions</a></li>
<li class="toctree-l3"><a class="reference internal" href="memory.html">Memory Layout on AArch64 Linux</a></li>
<li class="toctree-l3"><a class="reference internal" href="memory-tagging-extension.html">Memory Tagging Extension (MTE) in AArch64 Linux</a></li>
<li class="toctree-l3"><a class="reference internal" href="mops.html">Memory copy/set instructions (MOPS)</a></li>
<li class="toctree-l3"><a class="reference internal" href="perf.html">Perf</a></li>
<li class="toctree-l3"><a class="reference internal" href="pointer-authentication.html">Pointer authentication in AArch64 Linux</a></li>
<li class="toctree-l3"><a class="reference internal" href="ptdump.html">Kernel page table dump</a></li>
<li class="toctree-l3"><a class="reference internal" href="silicon-errata.html">Silicon Errata and Software Workarounds</a></li>
<li class="toctree-l3"><a class="reference internal" href="sme.html">Scalable Matrix Extension support for AArch64 Linux</a></li>
<li class="toctree-l3"><a class="reference internal" href="sve.html">Scalable Vector Extension support for AArch64 Linux</a></li>
<li class="toctree-l3"><a class="reference internal" href="tagged-address-abi.html">AArch64 TAGGED ADDRESS ABI</a></li>
<li class="toctree-l3"><a class="reference internal" href="tagged-pointers.html">Tagged virtual addresses in AArch64 Linux</a></li>
<li class="toctree-l3"><a class="reference internal" href="features.html">Feature status on arm64 architecture</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../loongarch/index.html">LoongArch Architecture</a></li>
<li class="toctree-l2"><a class="reference internal" href="../m68k/index.html">m68k Architecture</a></li>
<li class="toctree-l2"><a class="reference internal" href="../mips/index.html">MIPS-specific Documentation</a></li>
<li class="toctree-l2"><a class="reference internal" href="../nios2/index.html">Nios II Specific Documentation</a></li>
<li class="toctree-l2"><a class="reference internal" href="../openrisc/index.html">OpenRISC Architecture</a></li>
<li class="toctree-l2"><a class="reference internal" href="../parisc/index.html">PA-RISC Architecture</a></li>
<li class="toctree-l2"><a class="reference internal" href="../powerpc/index.html">powerpc</a></li>
<li class="toctree-l2"><a class="reference internal" href="../riscv/index.html">RISC-V architecture</a></li>
<li class="toctree-l2"><a class="reference internal" href="../s390/index.html">s390 Architecture</a></li>
<li class="toctree-l2"><a class="reference internal" href="../sh/index.html">SuperH Interfaces Guide</a></li>
<li class="toctree-l2"><a class="reference internal" href="../sparc/index.html">Sparc Architecture</a></li>
<li class="toctree-l2"><a class="reference internal" href="../x86/index.html">x86-specific Documentation</a></li>
<li class="toctree-l2"><a class="reference internal" href="../xtensa/index.html">Xtensa Architecture</a></li>
</ul>
</li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../staging/index.html">Unsorted documentation</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../translations/index.html">Translations</a></li>
</ul>

</div>

<script type="text/javascript"> <!--
  var sbar = document.getElementsByClassName("sphinxsidebar")[0];
  let currents = document.getElementsByClassName("current")
  if (currents.length) {
    sbar.scrollTop = currents[currents.length - 1].offsetTop;
  }
  --> </script>
  <div role="note" aria-label="source link">
    <h3>This Page</h3>
    <ul class="this-page-menu">
      <li><a href="../../_sources/arch/arm64/elf_hwcaps.rst.txt"
            rel="nofollow">Show Source</a></li>
    </ul>
   </div>
        </div>
      </div>
      <div class="documentwrapper">
        <div class="bodywrapper">
          

          <div class="body" role="main">
            
  <!-- SPDX-License-Identifier: GPL-2.0 -->
<!-- Copyright © 2023, Oracle and/or its affiliates. -->



<div class="language-selection">
English

<ul>

<li><a href="../../translations/zh_CN/arch/arm64/elf_hwcaps.html">Chinese (Simplified)</a></li>

<li><a href="../../translations/zh_TW/arch/arm64/elf_hwcaps.html">Chinese (Traditional)</a></li>

</ul>
</div>
<section id="arm64-elf-hwcaps">
<span id="elf-hwcaps-index"></span><h1>ARM64 ELF hwcaps<a class="headerlink" href="#arm64-elf-hwcaps" title="Link to this heading">¶</a></h1>
<p>This document describes the usage and semantics of the arm64 ELF hwcaps.</p>
<section id="introduction">
<h2>1. Introduction<a class="headerlink" href="#introduction" title="Link to this heading">¶</a></h2>
<p>Some hardware or software features are only available on some CPU
implementations, and/or with certain kernel configurations, but have no
architected discovery mechanism available to userspace code at EL0. The
kernel exposes the presence of these features to userspace through a set
of flags called hwcaps, exposed in the auxiliary vector.</p>
<p>Userspace software can test for features by acquiring the AT_HWCAP,
AT_HWCAP2 or AT_HWCAP3 entry of the auxiliary vector, and testing
whether the relevant flags are set, e.g.:</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>bool floating_point_is_present(void)
{
        unsigned long hwcaps = getauxval(AT_HWCAP);
        if (hwcaps &amp; HWCAP_FP)
                return true;

        return false;
}
</pre></div>
</div>
<p>Where software relies on a feature described by a hwcap, it should check
the relevant hwcap flag to verify that the feature is present before
attempting to make use of the feature.</p>
<p>Features cannot be probed reliably through other means. When a feature
is not available, attempting to use it may result in unpredictable
behaviour, and is not guaranteed to result in any reliable indication
that the feature is unavailable, such as a SIGILL.</p>
</section>
<section id="interpretation-of-hwcaps">
<h2>2. Interpretation of hwcaps<a class="headerlink" href="#interpretation-of-hwcaps" title="Link to this heading">¶</a></h2>
<p>The majority of hwcaps are intended to indicate the presence of features
which are described by architected ID registers inaccessible to
userspace code at EL0. These hwcaps are defined in terms of ID register
fields, and should be interpreted with reference to the definition of
these fields in the ARM Architecture Reference Manual (ARM ARM).</p>
<p>Such hwcaps are described below in the form:</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>Functionality implied by idreg.field == val.
</pre></div>
</div>
<p>Such hwcaps indicate the availability of functionality that the ARM ARM
defines as being present when idreg.field has value val, but do not
indicate that idreg.field is precisely equal to val, nor do they
indicate the absence of functionality implied by other values of
idreg.field.</p>
<p>Other hwcaps may indicate the presence of features which cannot be
described by ID registers alone. These may be described without
reference to ID registers, and may refer to other documentation.</p>
</section>
<section id="the-hwcaps-exposed-in-at-hwcap">
<h2>3. The hwcaps exposed in AT_HWCAP<a class="headerlink" href="#the-hwcaps-exposed-in-at-hwcap" title="Link to this heading">¶</a></h2>
<dl>
<dt>HWCAP_FP</dt><dd><p>Functionality implied by ID_AA64PFR0_EL1.FP == 0b0000.</p>
</dd>
<dt>HWCAP_ASIMD</dt><dd><p>Functionality implied by ID_AA64PFR0_EL1.AdvSIMD == 0b0000.</p>
</dd>
<dt>HWCAP_EVTSTRM</dt><dd><p>The generic timer is configured to generate events at a frequency of
approximately 10KHz.</p>
</dd>
<dt>HWCAP_AES</dt><dd><p>Functionality implied by ID_AA64ISAR0_EL1.AES == 0b0001.</p>
</dd>
<dt>HWCAP_PMULL</dt><dd><p>Functionality implied by ID_AA64ISAR0_EL1.AES == 0b0010.</p>
</dd>
<dt>HWCAP_SHA1</dt><dd><p>Functionality implied by ID_AA64ISAR0_EL1.SHA1 == 0b0001.</p>
</dd>
<dt>HWCAP_SHA2</dt><dd><p>Functionality implied by ID_AA64ISAR0_EL1.SHA2 == 0b0001.</p>
</dd>
<dt>HWCAP_CRC32</dt><dd><p>Functionality implied by ID_AA64ISAR0_EL1.CRC32 == 0b0001.</p>
</dd>
<dt>HWCAP_ATOMICS</dt><dd><p>Functionality implied by ID_AA64ISAR0_EL1.Atomic == 0b0010.</p>
</dd>
<dt>HWCAP_FPHP</dt><dd><p>Functionality implied by ID_AA64PFR0_EL1.FP == 0b0001.</p>
</dd>
<dt>HWCAP_ASIMDHP</dt><dd><p>Functionality implied by ID_AA64PFR0_EL1.AdvSIMD == 0b0001.</p>
</dd>
<dt>HWCAP_CPUID</dt><dd><p>EL0 access to certain ID registers is available, to the extent
described by <a class="reference internal" href="cpu-feature-registers.html"><span class="doc">ARM64 CPU Feature Registers</span></a>.</p>
<p>These ID registers may imply the availability of features.</p>
</dd>
<dt>HWCAP_ASIMDRDM</dt><dd><p>Functionality implied by ID_AA64ISAR0_EL1.RDM == 0b0001.</p>
</dd>
<dt>HWCAP_JSCVT</dt><dd><p>Functionality implied by ID_AA64ISAR1_EL1.JSCVT == 0b0001.</p>
</dd>
<dt>HWCAP_FCMA</dt><dd><p>Functionality implied by ID_AA64ISAR1_EL1.FCMA == 0b0001.</p>
</dd>
<dt>HWCAP_LRCPC</dt><dd><p>Functionality implied by ID_AA64ISAR1_EL1.LRCPC == 0b0001.</p>
</dd>
<dt>HWCAP_DCPOP</dt><dd><p>Functionality implied by ID_AA64ISAR1_EL1.DPB == 0b0001.</p>
</dd>
<dt>HWCAP_SHA3</dt><dd><p>Functionality implied by ID_AA64ISAR0_EL1.SHA3 == 0b0001.</p>
</dd>
<dt>HWCAP_SM3</dt><dd><p>Functionality implied by ID_AA64ISAR0_EL1.SM3 == 0b0001.</p>
</dd>
<dt>HWCAP_SM4</dt><dd><p>Functionality implied by ID_AA64ISAR0_EL1.SM4 == 0b0001.</p>
</dd>
<dt>HWCAP_ASIMDDP</dt><dd><p>Functionality implied by ID_AA64ISAR0_EL1.DP == 0b0001.</p>
</dd>
<dt>HWCAP_SHA512</dt><dd><p>Functionality implied by ID_AA64ISAR0_EL1.SHA2 == 0b0010.</p>
</dd>
<dt>HWCAP_SVE</dt><dd><p>Functionality implied by ID_AA64PFR0_EL1.SVE == 0b0001.</p>
</dd>
<dt>HWCAP_ASIMDFHM</dt><dd><p>Functionality implied by ID_AA64ISAR0_EL1.FHM == 0b0001.</p>
</dd>
<dt>HWCAP_DIT</dt><dd><p>Functionality implied by ID_AA64PFR0_EL1.DIT == 0b0001.</p>
</dd>
<dt>HWCAP_USCAT</dt><dd><p>Functionality implied by ID_AA64MMFR2_EL1.AT == 0b0001.</p>
</dd>
<dt>HWCAP_ILRCPC</dt><dd><p>Functionality implied by ID_AA64ISAR1_EL1.LRCPC == 0b0010.</p>
</dd>
<dt>HWCAP_FLAGM</dt><dd><p>Functionality implied by ID_AA64ISAR0_EL1.TS == 0b0001.</p>
</dd>
<dt>HWCAP_SSBS</dt><dd><p>Functionality implied by ID_AA64PFR1_EL1.SSBS == 0b0010.</p>
</dd>
<dt>HWCAP_SB</dt><dd><p>Functionality implied by ID_AA64ISAR1_EL1.SB == 0b0001.</p>
</dd>
<dt>HWCAP_PACA</dt><dd><p>Functionality implied by ID_AA64ISAR1_EL1.APA == 0b0001 or
ID_AA64ISAR1_EL1.API == 0b0001, as described by
<a class="reference internal" href="pointer-authentication.html"><span class="doc">Pointer authentication in AArch64 Linux</span></a>.</p>
</dd>
<dt>HWCAP_PACG</dt><dd><p>Functionality implied by ID_AA64ISAR1_EL1.GPA == 0b0001 or
ID_AA64ISAR1_EL1.GPI == 0b0001, as described by
<a class="reference internal" href="pointer-authentication.html"><span class="doc">Pointer authentication in AArch64 Linux</span></a>.</p>
</dd>
<dt>HWCAP_GCS</dt><dd><p>Functionality implied by ID_AA64PFR1_EL1.GCS == 0b1, as
described by <a class="reference internal" href="gcs.html"><span class="doc">Guarded Control Stack support for AArch64 Linux</span></a>.</p>
</dd>
<dt>HWCAP_CMPBR</dt><dd><p>Functionality implied by ID_AA64ISAR2_EL1.CSSC == 0b0010.</p>
</dd>
<dt>HWCAP_FPRCVT</dt><dd><p>Functionality implied by ID_AA64ISAR3_EL1.FPRCVT == 0b0001.</p>
</dd>
<dt>HWCAP_F8MM8</dt><dd><p>Functionality implied by ID_AA64FPFR0_EL1.F8MM8 == 0b0001.</p>
</dd>
<dt>HWCAP_F8MM4</dt><dd><p>Functionality implied by ID_AA64FPFR0_EL1.F8MM4 == 0b0001.</p>
</dd>
<dt>HWCAP_SVE_F16MM</dt><dd><p>Functionality implied by ID_AA64PFR0_EL1.SVE == 0b0001 and
ID_AA64ZFR0_EL1.F16MM == 0b0001.</p>
</dd>
<dt>HWCAP_SVE_ELTPERM</dt><dd><p>Functionality implied by ID_AA64PFR0_EL1.SVE == 0b0001 and
ID_AA64ZFR0_EL1.ELTPERM == 0b0001.</p>
</dd>
<dt>HWCAP_SVE_AES2</dt><dd><p>Functionality implied by ID_AA64PFR0_EL1.SVE == 0b0001 and
ID_AA64ZFR0_EL1.AES == 0b0011.</p>
</dd>
<dt>HWCAP_SVE_BFSCALE</dt><dd><p>Functionality implied by ID_AA64PFR0_EL1.SVE == 0b0001 and
ID_AA64ZFR0_EL1.B16B16 == 0b0010.</p>
</dd>
<dt>HWCAP_SVE2P2</dt><dd><p>Functionality implied by ID_AA64PFR0_EL1.SVE == 0b0001 and
ID_AA64ZFR0_EL1.SVEver == 0b0011.</p>
</dd>
<dt>HWCAP_SME2P2</dt><dd><p>Functionality implied by ID_AA64SMFR0_EL1.SMEver == 0b0011.</p>
</dd>
<dt>HWCAP_SME_SBITPERM</dt><dd><p>Functionality implied by ID_AA64SMFR0_EL1.SBitPerm == 0b1.</p>
</dd>
<dt>HWCAP_SME_AES</dt><dd><p>Functionality implied by ID_AA64SMFR0_EL1.AES == 0b1.</p>
</dd>
<dt>HWCAP_SME_SFEXPA</dt><dd><p>Functionality implied by ID_AA64SMFR0_EL1.SFEXPA == 0b1.</p>
</dd>
<dt>HWCAP_SME_STMOP</dt><dd><p>Functionality implied by ID_AA64SMFR0_EL1.STMOP == 0b1.</p>
</dd>
<dt>HWCAP_SME_SMOP4</dt><dd><p>Functionality implied by ID_AA64SMFR0_EL1.SMOP4 == 0b1.</p>
</dd>
<dt>HWCAP2_DCPODP</dt><dd><p>Functionality implied by ID_AA64ISAR1_EL1.DPB == 0b0010.</p>
</dd>
<dt>HWCAP2_SVE2</dt><dd><p>Functionality implied by ID_AA64PFR0_EL1.SVE == 0b0001 and
ID_AA64ZFR0_EL1.SVEver == 0b0001.</p>
</dd>
<dt>HWCAP2_SVEAES</dt><dd><p>Functionality implied by ID_AA64PFR0_EL1.SVE == 0b0001 and
ID_AA64ZFR0_EL1.AES == 0b0001.</p>
</dd>
<dt>HWCAP2_SVEPMULL</dt><dd><p>Functionality implied by ID_AA64PFR0_EL1.SVE == 0b0001 and
ID_AA64ZFR0_EL1.AES == 0b0010.</p>
</dd>
<dt>HWCAP2_SVEBITPERM</dt><dd><p>Functionality implied by ID_AA64PFR0_EL1.SVE == 0b0001 and
ID_AA64ZFR0_EL1.BitPerm == 0b0001.</p>
</dd>
<dt>HWCAP2_SVESHA3</dt><dd><p>Functionality implied by ID_AA64PFR0_EL1.SVE == 0b0001 and
ID_AA64ZFR0_EL1.SHA3 == 0b0001.</p>
</dd>
<dt>HWCAP2_SVESM4</dt><dd><p>Functionality implied by ID_AA64PFR0_EL1.SVE == 0b0001 and
ID_AA64ZFR0_EL1.SM4 == 0b0001.</p>
</dd>
<dt>HWCAP2_FLAGM2</dt><dd><p>Functionality implied by ID_AA64ISAR0_EL1.TS == 0b0010.</p>
</dd>
<dt>HWCAP2_FRINT</dt><dd><p>Functionality implied by ID_AA64ISAR1_EL1.FRINTTS == 0b0001.</p>
</dd>
<dt>HWCAP2_SVEI8MM</dt><dd><p>Functionality implied by ID_AA64PFR0_EL1.SVE == 0b0001 and
ID_AA64ZFR0_EL1.I8MM == 0b0001.</p>
</dd>
<dt>HWCAP2_SVEF32MM</dt><dd><p>Functionality implied by ID_AA64PFR0_EL1.SVE == 0b0001 and
ID_AA64ZFR0_EL1.F32MM == 0b0001.</p>
</dd>
<dt>HWCAP2_SVEF64MM</dt><dd><p>Functionality implied by ID_AA64PFR0_EL1.SVE == 0b0001 and
ID_AA64ZFR0_EL1.F64MM == 0b0001.</p>
</dd>
<dt>HWCAP2_SVEBF16</dt><dd><p>Functionality implied by ID_AA64PFR0_EL1.SVE == 0b0001 and
ID_AA64ZFR0_EL1.BF16 == 0b0001.</p>
</dd>
<dt>HWCAP2_I8MM</dt><dd><p>Functionality implied by ID_AA64ISAR1_EL1.I8MM == 0b0001.</p>
</dd>
<dt>HWCAP2_BF16</dt><dd><p>Functionality implied by ID_AA64ISAR1_EL1.BF16 == 0b0001.</p>
</dd>
<dt>HWCAP2_DGH</dt><dd><p>Functionality implied by ID_AA64ISAR1_EL1.DGH == 0b0001.</p>
</dd>
<dt>HWCAP2_RNG</dt><dd><p>Functionality implied by ID_AA64ISAR0_EL1.RNDR == 0b0001.</p>
</dd>
<dt>HWCAP2_BTI</dt><dd><p>Functionality implied by ID_AA64PFR1_EL1.BT == 0b0001.</p>
</dd>
<dt>HWCAP2_MTE</dt><dd><p>Functionality implied by ID_AA64PFR1_EL1.MTE == 0b0010, as described
by <a class="reference internal" href="memory-tagging-extension.html"><span class="doc">Memory Tagging Extension (MTE) in AArch64 Linux</span></a>.</p>
</dd>
<dt>HWCAP2_ECV</dt><dd><p>Functionality implied by ID_AA64MMFR0_EL1.ECV == 0b0001.</p>
</dd>
<dt>HWCAP2_AFP</dt><dd><p>Functionality implied by ID_AA64MMFR1_EL1.AFP == 0b0001.</p>
</dd>
<dt>HWCAP2_RPRES</dt><dd><p>Functionality implied by ID_AA64ISAR2_EL1.RPRES == 0b0001.</p>
</dd>
<dt>HWCAP2_MTE3</dt><dd><p>Functionality implied by ID_AA64PFR1_EL1.MTE == 0b0011, as described
by <a class="reference internal" href="memory-tagging-extension.html"><span class="doc">Memory Tagging Extension (MTE) in AArch64 Linux</span></a>.</p>
</dd>
<dt>HWCAP2_SME</dt><dd><p>Functionality implied by ID_AA64PFR1_EL1.SME == 0b0001, as described
by <a class="reference internal" href="sme.html"><span class="doc">Scalable Matrix Extension support for AArch64 Linux</span></a>.</p>
</dd>
<dt>HWCAP2_SME_I16I64</dt><dd><p>Functionality implied by ID_AA64SMFR0_EL1.I16I64 == 0b1111.</p>
</dd>
<dt>HWCAP2_SME_F64F64</dt><dd><p>Functionality implied by ID_AA64SMFR0_EL1.F64F64 == 0b1.</p>
</dd>
<dt>HWCAP2_SME_I8I32</dt><dd><p>Functionality implied by ID_AA64SMFR0_EL1.I8I32 == 0b1111.</p>
</dd>
<dt>HWCAP2_SME_F16F32</dt><dd><p>Functionality implied by ID_AA64SMFR0_EL1.F16F32 == 0b1.</p>
</dd>
<dt>HWCAP2_SME_B16F32</dt><dd><p>Functionality implied by ID_AA64SMFR0_EL1.B16F32 == 0b1.</p>
</dd>
<dt>HWCAP2_SME_F32F32</dt><dd><p>Functionality implied by ID_AA64SMFR0_EL1.F32F32 == 0b1.</p>
</dd>
<dt>HWCAP2_SME_FA64</dt><dd><p>Functionality implied by ID_AA64SMFR0_EL1.FA64 == 0b1.</p>
</dd>
<dt>HWCAP2_WFXT</dt><dd><p>Functionality implied by ID_AA64ISAR2_EL1.WFXT == 0b0010.</p>
</dd>
<dt>HWCAP2_EBF16</dt><dd><p>Functionality implied by ID_AA64ISAR1_EL1.BF16 == 0b0010.</p>
</dd>
<dt>HWCAP2_SVE_EBF16</dt><dd><p>Functionality implied by ID_AA64PFR0_EL1.SVE == 0b0001 and
ID_AA64ZFR0_EL1.BF16 == 0b0010.</p>
</dd>
<dt>HWCAP2_CSSC</dt><dd><p>Functionality implied by ID_AA64ISAR2_EL1.CSSC == 0b0001.</p>
</dd>
<dt>HWCAP2_RPRFM</dt><dd><p>Functionality implied by ID_AA64ISAR2_EL1.RPRFM == 0b0001.</p>
</dd>
<dt>HWCAP2_SVE2P1</dt><dd><p>Functionality implied by ID_AA64PFR0_EL1.SVE == 0b0001 and
ID_AA64ZFR0_EL1.SVEver == 0b0010.</p>
</dd>
<dt>HWCAP2_SME2</dt><dd><p>Functionality implied by ID_AA64SMFR0_EL1.SMEver == 0b0001.</p>
</dd>
<dt>HWCAP2_SME2P1</dt><dd><p>Functionality implied by ID_AA64SMFR0_EL1.SMEver == 0b0010.</p>
</dd>
<dt>HWCAP2_SMEI16I32</dt><dd><p>Functionality implied by ID_AA64SMFR0_EL1.I16I32 == 0b0101</p>
</dd>
<dt>HWCAP2_SMEBI32I32</dt><dd><p>Functionality implied by ID_AA64SMFR0_EL1.BI32I32 == 0b1</p>
</dd>
<dt>HWCAP2_SMEB16B16</dt><dd><p>Functionality implied by ID_AA64SMFR0_EL1.B16B16 == 0b1</p>
</dd>
<dt>HWCAP2_SMEF16F16</dt><dd><p>Functionality implied by ID_AA64SMFR0_EL1.F16F16 == 0b1</p>
</dd>
<dt>HWCAP2_MOPS</dt><dd><p>Functionality implied by ID_AA64ISAR2_EL1.MOPS == 0b0001.</p>
</dd>
<dt>HWCAP2_HBC</dt><dd><p>Functionality implied by ID_AA64ISAR2_EL1.BC == 0b0001.</p>
</dd>
<dt>HWCAP2_SVE_B16B16</dt><dd><p>Functionality implied by ID_AA64PFR0_EL1.SVE == 0b0001 and
ID_AA64ZFR0_EL1.B16B16 == 0b0001.</p>
</dd>
<dt>HWCAP2_LRCPC3</dt><dd><p>Functionality implied by ID_AA64ISAR1_EL1.LRCPC == 0b0011.</p>
</dd>
<dt>HWCAP2_LSE128</dt><dd><p>Functionality implied by ID_AA64ISAR0_EL1.Atomic == 0b0011.</p>
</dd>
<dt>HWCAP2_FPMR</dt><dd><p>Functionality implied by ID_AA64PFR2_EL1.FMR == 0b0001.</p>
</dd>
<dt>HWCAP2_LUT</dt><dd><p>Functionality implied by ID_AA64ISAR2_EL1.LUT == 0b0001.</p>
</dd>
<dt>HWCAP2_FAMINMAX</dt><dd><p>Functionality implied by ID_AA64ISAR3_EL1.FAMINMAX == 0b0001.</p>
</dd>
<dt>HWCAP2_F8CVT</dt><dd><p>Functionality implied by ID_AA64FPFR0_EL1.F8CVT == 0b1.</p>
</dd>
<dt>HWCAP2_F8FMA</dt><dd><p>Functionality implied by ID_AA64FPFR0_EL1.F8FMA == 0b1.</p>
</dd>
<dt>HWCAP2_F8DP4</dt><dd><p>Functionality implied by ID_AA64FPFR0_EL1.F8DP4 == 0b1.</p>
</dd>
<dt>HWCAP2_F8DP2</dt><dd><p>Functionality implied by ID_AA64FPFR0_EL1.F8DP2 == 0b1.</p>
</dd>
<dt>HWCAP2_F8E4M3</dt><dd><p>Functionality implied by ID_AA64FPFR0_EL1.F8E4M3 == 0b1.</p>
</dd>
<dt>HWCAP2_F8E5M2</dt><dd><p>Functionality implied by ID_AA64FPFR0_EL1.F8E5M2 == 0b1.</p>
</dd>
<dt>HWCAP2_SME_LUTV2</dt><dd><p>Functionality implied by ID_AA64SMFR0_EL1.LUTv2 == 0b1.</p>
</dd>
<dt>HWCAP2_SME_F8F16</dt><dd><p>Functionality implied by ID_AA64SMFR0_EL1.F8F16 == 0b1.</p>
</dd>
<dt>HWCAP2_SME_F8F32</dt><dd><p>Functionality implied by ID_AA64SMFR0_EL1.F8F32 == 0b1.</p>
</dd>
<dt>HWCAP2_SME_SF8FMA</dt><dd><p>Functionality implied by ID_AA64SMFR0_EL1.SF8FMA == 0b1.</p>
</dd>
<dt>HWCAP2_SME_SF8DP4</dt><dd><p>Functionality implied by ID_AA64SMFR0_EL1.SF8DP4 == 0b1.</p>
</dd>
<dt>HWCAP2_SME_SF8DP2</dt><dd><p>Functionality implied by ID_AA64SMFR0_EL1.SF8DP2 == 0b1.</p>
</dd>
<dt>HWCAP2_SME_SF8DP4</dt><dd><p>Functionality implied by ID_AA64SMFR0_EL1.SF8DP4 == 0b1.</p>
</dd>
<dt>HWCAP2_POE</dt><dd><p>Functionality implied by ID_AA64MMFR3_EL1.S1POE == 0b0001.</p>
</dd>
</dl>
</section>
<section id="unused-at-hwcap-bits">
<h2>4. Unused AT_HWCAP bits<a class="headerlink" href="#unused-at-hwcap-bits" title="Link to this heading">¶</a></h2>
<p>For interoperation with userspace, the kernel guarantees that bits 62
and 63 of AT_HWCAP will always be returned as 0.</p>
</section>
</section>


          </div>
          
        </div>
      </div>
    <div class="clearer"></div>
  </div>
    <div class="footer">
      &copy;The kernel development community.
      
      |
      Powered by <a href="http://sphinx-doc.org/">Sphinx 7.2.6</a>
      &amp; <a href="https://github.com/bitprophet/alabaster">Alabaster 0.7.12</a>
      
      |
      <a href="../../_sources/arch/arm64/elf_hwcaps.rst.txt"
          rel="nofollow">Page source</a>
    </div>

    

    
  </body>
</html>