============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.10-p002_1
  Generated on:           Jan 15 2025  10:36:24 am
  Module:                 somador
  Operating conditions:   PVT_0P9V_125C 
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (97318 ps) Setup Check with Pin sum_temp_reg[7]/CK->D
          Group: clk
     Startpoint: (R) carry_i
          Clock: (R) clk
       Endpoint: (R) sum_temp_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+  100000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=  100100          100     
                                              
             Setup:-     162                  
       Uncertainty:-      50                  
     Required Time:=   99888                  
      Launch Clock:-     100                  
       Input Delay:-     300                  
         Data Path:-    2170                  
             Slack:=   97318                  

Exceptions/Constraints:
  input_delay             300             somador.sdc_line_30_1_1 

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  carry_i           -       -      R     (arrival)      1  3.7   264     0     400    (-,-) 
  g526__3680/CO     -       A->CO  R     ADDFX1         1  3.5   100   355     755    (-,-) 
  g524__6783/CO     -       CI->CO R     ADDFX1         1  3.5    98   250    1005    (-,-) 
  g522__5526/CO     -       CI->CO R     ADDFX1         1  3.5    98   250    1255    (-,-) 
  g520__8428/CO     -       CI->CO R     ADDFX1         1  3.5    98   250    1505    (-,-) 
  g518__4319/CO     -       CI->CO R     ADDFX1         1  3.5    98   250    1754    (-,-) 
  g516__6260/CO     -       CI->CO R     ADDFX1         1  3.5    98   250    2004    (-,-) 
  g514__5107/CO     -       CI->CO R     ADDFX1         1  3.5    98   250    2253    (-,-) 
  g512__2398/S      -       CI->S  R     ADDFX1         1  3.2    96   317    2570    (-,-) 
  sum_temp_reg[7]/D <<<     -      R     DFFRHQX8       1    -     -     0    2570    (-,-) 
#-------------------------------------------------------------------------------------------

