$date
	Fri Mar 15 22:48:28 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 4 ! out [3:0] $end
$var reg 1 " clk $end
$var reg 1 # not_reset $end
$scope module m $end
$var wire 1 " clk $end
$var wire 1 # not_rst $end
$var reg 4 $ out [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 $
0#
1"
b0 !
$end
#2
0"
#4
1#
1"
#6
0"
#8
b1 !
b1 $
1"
#10
b10 !
b10 $
1"
#12
0"
#14
b11 !
b11 $
1"
#16
0"
#18
b100 !
b100 $
1"
#20
b101 !
b101 $
1"
#22
0"
#24
b110 !
b110 $
1"
#26
0"
#28
b111 !
b111 $
1"
#30
b1000 !
b1000 $
1"
#32
0"
#34
b1001 !
b1001 $
1"
#36
0"
#38
b1010 !
b1010 $
1"
#40
b1011 !
b1011 $
1"
#42
0"
#44
b1100 !
b1100 $
1"
#46
0"
#48
b1101 !
b1101 $
1"
#50
b1110 !
b1110 $
1"
#52
0"
#54
b1111 !
b1111 $
1"
#56
0"
#58
b0 !
b0 $
1"
#60
b1 !
b1 $
1"
#62
0"
#64
b10 !
b10 $
1"
#66
0"
#68
b11 !
b11 $
1"
#70
b100 !
b100 $
1"
#72
0"
#74
b101 !
b101 $
1"
#76
0"
#78
b110 !
b110 $
1"
#80
b111 !
b111 $
1"
#82
0"
#84
b1000 !
b1000 $
1"
#86
0"
#88
b1001 !
b1001 $
1"
#90
b1010 !
b1010 $
1"
#92
0"
#94
b1011 !
b1011 $
1"
#96
0"
#98
b1100 !
b1100 $
1"
#100
b1101 !
b1101 $
1"
#102
0"
#104
b1110 !
b1110 $
1"
#106
0"
#108
b1111 !
b1111 $
1"
