# add_shift_multiplier_verilog

Add Shift Multiplier in Verilog using Moore FSM and Divide and Conquer Methodology (D&C)

TO RUN:
Simulate the file "tb_shift_mult" using preferred simulator.
