// Library - 16nm_Tests, Cell - Compare22_Test, View - schematic
// LAST TIME SAVED: Apr 23 04:33:41 2015
// NETLIST TIME: Apr 23 04:42:14 2015
`timescale 1ps / 1ps 

module Compare22_Test ( Hit, Miss, Valid, a0, a1, b0, b1 );

output  Hit, Miss, Valid;


input [21:0]  b0;
input [21:0]  b1;
input [21:0]  a1;
input [21:0]  a0;

// Buses in the design

wire  [0:21]  net38;

wire  [0:21]  net34;

wire  [0:21]  net35;

wire  [0:21]  net33;

wire  [0:21]  net37;

wire  [0:21]  net39;

wire  [0:21]  net32;

wire  [0:21]  net36;

// begin interface element definitions

wire net21;
wire net23;
wire net22;
reg mixedNet99968;
reg mixedNet99967;
reg mixedNet99966;
assign net21 = mixedNet99968;
assign net23 = mixedNet99967;
assign net22 = mixedNet99966;

// end interface element definitions



specify 
    specparam CDS_LIBNAME  = "16nm_Tests";
    specparam CDS_CELLNAME = "Compare22_Test";
    specparam CDS_VIEWNAME = "schematic";
endspecify

