{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 27 15:05:56 2020 " "Info: Processing started: Fri Nov 27 15:05:56 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off AAA -c AAA --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off AAA -c AAA --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Ck " "Info: Assuming node \"Ck\" is an undefined clock" {  } { { "AAA.vhd" "" { Text "E:/projects/lab9/FSM new 7/AAA/AAA.vhd" 15 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "Ck" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "Ck " "Info: No valid register-to-register data paths exist for clock \"Ck\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "State i_IN Ck 2.450 ns register " "Info: tsu for register \"State\" (data pin = \"i_IN\", clock pin = \"Ck\") is 2.450 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.198 ns + Longest pin register " "Info: + Longest pin to register delay is 5.198 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns i_IN 1 PIN PIN_A15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_A15; Fanout = 2; PIN Node = 'i_IN'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { i_IN } "NODE_NAME" } } { "AAA.vhd" "" { Text "E:/projects/lab9/FSM new 7/AAA/AAA.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.032 ns) + CELL(0.309 ns) 5.198 ns State 2 REG LCFF_X14_Y19_N9 1 " "Info: 2: + IC(4.032 ns) + CELL(0.309 ns) = 5.198 ns; Loc. = LCFF_X14_Y19_N9; Fanout = 1; REG Node = 'State'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.341 ns" { i_IN State } "NODE_NAME" } } { "AAA.vhd" "" { Text "E:/projects/lab9/FSM new 7/AAA/AAA.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.166 ns ( 22.43 % ) " "Info: Total cell delay = 1.166 ns ( 22.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.032 ns ( 77.57 % ) " "Info: Total interconnect delay = 4.032 ns ( 77.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.198 ns" { i_IN State } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.198 ns" { i_IN {} i_IN~combout {} State {} } { 0.000ns 0.000ns 4.032ns } { 0.000ns 0.857ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "AAA.vhd" "" { Text "E:/projects/lab9/FSM new 7/AAA/AAA.vhd" 28 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Ck destination 2.838 ns - Shortest register " "Info: - Shortest clock path from clock \"Ck\" to destination register is 2.838 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns Ck 1 CLK PIN_AB15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AB15; Fanout = 1; CLK Node = 'Ck'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ck } "NODE_NAME" } } { "AAA.vhd" "" { Text "E:/projects/lab9/FSM new 7/AAA/AAA.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.363 ns) + CELL(0.618 ns) 2.838 ns State 2 REG LCFF_X14_Y19_N9 1 " "Info: 2: + IC(1.363 ns) + CELL(0.618 ns) = 2.838 ns; Loc. = LCFF_X14_Y19_N9; Fanout = 1; REG Node = 'State'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.981 ns" { Ck State } "NODE_NAME" } } { "AAA.vhd" "" { Text "E:/projects/lab9/FSM new 7/AAA/AAA.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.475 ns ( 51.97 % ) " "Info: Total cell delay = 1.475 ns ( 51.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.363 ns ( 48.03 % ) " "Info: Total interconnect delay = 1.363 ns ( 48.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.838 ns" { Ck State } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.838 ns" { Ck {} Ck~combout {} State {} } { 0.000ns 0.000ns 1.363ns } { 0.000ns 0.857ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.198 ns" { i_IN State } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.198 ns" { i_IN {} i_IN~combout {} State {} } { 0.000ns 0.000ns 4.032ns } { 0.000ns 0.857ns 0.309ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.838 ns" { Ck State } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.838 ns" { Ck {} Ck~combout {} State {} } { 0.000ns 0.000ns 1.363ns } { 0.000ns 0.857ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "Ck o_OUT State 6.034 ns register " "Info: tco from clock \"Ck\" to destination pin \"o_OUT\" through register \"State\" is 6.034 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Ck source 2.838 ns + Longest register " "Info: + Longest clock path from clock \"Ck\" to source register is 2.838 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns Ck 1 CLK PIN_AB15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AB15; Fanout = 1; CLK Node = 'Ck'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ck } "NODE_NAME" } } { "AAA.vhd" "" { Text "E:/projects/lab9/FSM new 7/AAA/AAA.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.363 ns) + CELL(0.618 ns) 2.838 ns State 2 REG LCFF_X14_Y19_N9 1 " "Info: 2: + IC(1.363 ns) + CELL(0.618 ns) = 2.838 ns; Loc. = LCFF_X14_Y19_N9; Fanout = 1; REG Node = 'State'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.981 ns" { Ck State } "NODE_NAME" } } { "AAA.vhd" "" { Text "E:/projects/lab9/FSM new 7/AAA/AAA.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.475 ns ( 51.97 % ) " "Info: Total cell delay = 1.475 ns ( 51.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.363 ns ( 48.03 % ) " "Info: Total interconnect delay = 1.363 ns ( 48.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.838 ns" { Ck State } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.838 ns" { Ck {} Ck~combout {} State {} } { 0.000ns 0.000ns 1.363ns } { 0.000ns 0.857ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "AAA.vhd" "" { Text "E:/projects/lab9/FSM new 7/AAA/AAA.vhd" 28 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.102 ns + Longest register pin " "Info: + Longest register to pin delay is 3.102 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns State 1 REG LCFF_X14_Y19_N9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y19_N9; Fanout = 1; REG Node = 'State'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { State } "NODE_NAME" } } { "AAA.vhd" "" { Text "E:/projects/lab9/FSM new 7/AAA/AAA.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.241 ns) 0.241 ns o_OUT~7 2 COMB LCCOMB_X14_Y19_N8 1 " "Info: 2: + IC(0.000 ns) + CELL(0.241 ns) = 0.241 ns; Loc. = LCCOMB_X14_Y19_N8; Fanout = 1; COMB Node = 'o_OUT~7'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.241 ns" { State o_OUT~7 } "NODE_NAME" } } { "AAA.vhd" "" { Text "E:/projects/lab9/FSM new 7/AAA/AAA.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.889 ns) + CELL(1.972 ns) 3.102 ns o_OUT 3 PIN PIN_B15 0 " "Info: 3: + IC(0.889 ns) + CELL(1.972 ns) = 3.102 ns; Loc. = PIN_B15; Fanout = 0; PIN Node = 'o_OUT'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.861 ns" { o_OUT~7 o_OUT } "NODE_NAME" } } { "AAA.vhd" "" { Text "E:/projects/lab9/FSM new 7/AAA/AAA.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.213 ns ( 71.34 % ) " "Info: Total cell delay = 2.213 ns ( 71.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.889 ns ( 28.66 % ) " "Info: Total interconnect delay = 0.889 ns ( 28.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.102 ns" { State o_OUT~7 o_OUT } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.102 ns" { State {} o_OUT~7 {} o_OUT {} } { 0.000ns 0.000ns 0.889ns } { 0.000ns 0.241ns 1.972ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.838 ns" { Ck State } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.838 ns" { Ck {} Ck~combout {} State {} } { 0.000ns 0.000ns 1.363ns } { 0.000ns 0.857ns 0.618ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.102 ns" { State o_OUT~7 o_OUT } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.102 ns" { State {} o_OUT~7 {} o_OUT {} } { 0.000ns 0.000ns 0.889ns } { 0.000ns 0.241ns 1.972ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "i_IN o_OUT 7.804 ns Longest " "Info: Longest tpd from source pin \"i_IN\" to destination pin \"o_OUT\" is 7.804 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns i_IN 1 PIN PIN_A15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_A15; Fanout = 2; PIN Node = 'i_IN'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { i_IN } "NODE_NAME" } } { "AAA.vhd" "" { Text "E:/projects/lab9/FSM new 7/AAA/AAA.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.033 ns) + CELL(0.053 ns) 4.943 ns o_OUT~7 2 COMB LCCOMB_X14_Y19_N8 1 " "Info: 2: + IC(4.033 ns) + CELL(0.053 ns) = 4.943 ns; Loc. = LCCOMB_X14_Y19_N8; Fanout = 1; COMB Node = 'o_OUT~7'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.086 ns" { i_IN o_OUT~7 } "NODE_NAME" } } { "AAA.vhd" "" { Text "E:/projects/lab9/FSM new 7/AAA/AAA.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.889 ns) + CELL(1.972 ns) 7.804 ns o_OUT 3 PIN PIN_B15 0 " "Info: 3: + IC(0.889 ns) + CELL(1.972 ns) = 7.804 ns; Loc. = PIN_B15; Fanout = 0; PIN Node = 'o_OUT'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.861 ns" { o_OUT~7 o_OUT } "NODE_NAME" } } { "AAA.vhd" "" { Text "E:/projects/lab9/FSM new 7/AAA/AAA.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.882 ns ( 36.93 % ) " "Info: Total cell delay = 2.882 ns ( 36.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.922 ns ( 63.07 % ) " "Info: Total interconnect delay = 4.922 ns ( 63.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.804 ns" { i_IN o_OUT~7 o_OUT } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.804 ns" { i_IN {} i_IN~combout {} o_OUT~7 {} o_OUT {} } { 0.000ns 0.000ns 4.033ns 0.889ns } { 0.000ns 0.857ns 0.053ns 1.972ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "State i_IN Ck -2.211 ns register " "Info: th for register \"State\" (data pin = \"i_IN\", clock pin = \"Ck\") is -2.211 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Ck destination 2.838 ns + Longest register " "Info: + Longest clock path from clock \"Ck\" to destination register is 2.838 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns Ck 1 CLK PIN_AB15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AB15; Fanout = 1; CLK Node = 'Ck'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ck } "NODE_NAME" } } { "AAA.vhd" "" { Text "E:/projects/lab9/FSM new 7/AAA/AAA.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.363 ns) + CELL(0.618 ns) 2.838 ns State 2 REG LCFF_X14_Y19_N9 1 " "Info: 2: + IC(1.363 ns) + CELL(0.618 ns) = 2.838 ns; Loc. = LCFF_X14_Y19_N9; Fanout = 1; REG Node = 'State'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.981 ns" { Ck State } "NODE_NAME" } } { "AAA.vhd" "" { Text "E:/projects/lab9/FSM new 7/AAA/AAA.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.475 ns ( 51.97 % ) " "Info: Total cell delay = 1.475 ns ( 51.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.363 ns ( 48.03 % ) " "Info: Total interconnect delay = 1.363 ns ( 48.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.838 ns" { Ck State } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.838 ns" { Ck {} Ck~combout {} State {} } { 0.000ns 0.000ns 1.363ns } { 0.000ns 0.857ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "AAA.vhd" "" { Text "E:/projects/lab9/FSM new 7/AAA/AAA.vhd" 28 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.198 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.198 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns i_IN 1 PIN PIN_A15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_A15; Fanout = 2; PIN Node = 'i_IN'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { i_IN } "NODE_NAME" } } { "AAA.vhd" "" { Text "E:/projects/lab9/FSM new 7/AAA/AAA.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.032 ns) + CELL(0.309 ns) 5.198 ns State 2 REG LCFF_X14_Y19_N9 1 " "Info: 2: + IC(4.032 ns) + CELL(0.309 ns) = 5.198 ns; Loc. = LCFF_X14_Y19_N9; Fanout = 1; REG Node = 'State'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.341 ns" { i_IN State } "NODE_NAME" } } { "AAA.vhd" "" { Text "E:/projects/lab9/FSM new 7/AAA/AAA.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.166 ns ( 22.43 % ) " "Info: Total cell delay = 1.166 ns ( 22.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.032 ns ( 77.57 % ) " "Info: Total interconnect delay = 4.032 ns ( 77.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.198 ns" { i_IN State } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.198 ns" { i_IN {} i_IN~combout {} State {} } { 0.000ns 0.000ns 4.032ns } { 0.000ns 0.857ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.838 ns" { Ck State } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.838 ns" { Ck {} Ck~combout {} State {} } { 0.000ns 0.000ns 1.363ns } { 0.000ns 0.857ns 0.618ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.198 ns" { i_IN State } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.198 ns" { i_IN {} i_IN~combout {} State {} } { 0.000ns 0.000ns 4.032ns } { 0.000ns 0.857ns 0.309ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "202 " "Info: Allocated 202 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 27 15:05:57 2020 " "Info: Processing ended: Fri Nov 27 15:05:57 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
