{"vcs1":{"timestamp_begin":1731086719.733079669, "rt":3.19, "ut":1.92, "st":0.27}}
{"vcselab":{"timestamp_begin":1731086723.004578629, "rt":1.17, "ut":0.25, "st":0.17}}
{"link":{"timestamp_begin":1731086724.266938569, "rt":0.42, "ut":0.17, "st":0.24}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731086718.960956395}
{"VCS_COMP_START_TIME": 1731086718.960956395}
{"VCS_COMP_END_TIME": 1731086728.982403780}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+CG +notimingchecks"}
{"vcs1": {"peak_mem": 336056}}
{"stitch_vcselab": {"peak_mem": 231624}}
