Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Jun 13 09:07:53 2022
| Host         : DESKTOP-3OP70KP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Level_Datapath_timing_summary_routed.rpt -pb Top_Level_Datapath_timing_summary_routed.pb -rpx Top_Level_Datapath_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Level_Datapath
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (33)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (33)
--------------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.207        0.000                      0                  121        1.006        0.000                      0                  121       25.356        0.000                       0                     7  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
Clock  {0.000 14.150}     28.300          35.336          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Clock               0.207        0.000                      0                  121        1.006        0.000                      0                  121       25.356        0.000                       0                     7  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Clock
  To Clock:  Clock

Setup :            0  Failing Endpoints,  Worst Slack        0.207ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.006ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       25.356ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.207ns  (required time - arrival time)
  Source:                 Register_File_Component/Register_Memory_reg_1/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by Clock  {rise@0.000ns fall@14.150ns period=28.300ns})
  Destination:            Register_File_Component/Register_Memory_reg_2/DIBDI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by Clock  {rise@0.000ns fall@14.150ns period=28.300ns})
  Path Group:             Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.150ns  (Clock rise@28.300ns - Clock fall@14.150ns)
  Data Path Delay:        13.642ns  (logic 9.997ns (73.279%)  route 3.645ns (26.721%))
  Logic Levels:           11  (CARRY4=4 DSP48E1=2 LUT2=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.257ns = ( 32.557 - 28.300 ) 
    Source Clock Delay      (SCD):    4.616ns = ( 18.766 - 14.150 ) 
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock fall edge)     14.150    14.150 f  
    M18                                               0.000    14.150 f  Clock (IN)
                         net (fo=0)                   0.000    14.150    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.938    15.088 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    17.060    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.156 f  Clock_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.611    18.766    Register_File_Component/Register_Memory_reg_1_23
    RAMB18_X0Y2          RAMB18E1                                     r  Register_File_Component/Register_Memory_reg_1/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454    21.220 r  Register_File_Component/Register_Memory_reg_1/DOADO[7]
                         net (fo=2, routed)           0.924    22.145    ProgramCounter_Component/ReadData2[7]
    SLICE_X13Y3          LUT6 (Prop_lut6_I0_O)        0.124    22.269 r  ProgramCounter_Component/ALU_out0_i_10_replica/O
                         net (fo=1, routed)           0.545    22.813    ALU32Bit_Component/alusrcMux_out[7]_repN_alias
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[47])
                                                      3.851    26.664 r  ALU32Bit_Component/ALU_out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    26.666    ALU32Bit_Component/ALU_out0__0_n_106
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    28.184 r  ALU32Bit_Component/ALU_out0__1/P[0]
                         net (fo=2, routed)           0.632    28.816    ALU32Bit_Component/ALU_out0__1_n_105
    SLICE_X11Y9          LUT2 (Prop_lut2_I0_O)        0.124    28.940 r  ALU32Bit_Component/ALU_out0_carry_i_3/O
                         net (fo=1, routed)           0.000    28.940    ALU32Bit_Component/ALU_out0_carry_i_3_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.490 r  ALU32Bit_Component/ALU_out0_carry/CO[3]
                         net (fo=1, routed)           0.000    29.490    ALU32Bit_Component/ALU_out0_carry_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.604 r  ALU32Bit_Component/ALU_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.604    ALU32Bit_Component/ALU_out0_carry__0_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.718 r  ALU32Bit_Component/ALU_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.718    ALU32Bit_Component/ALU_out0_carry__1_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.052 r  ALU32Bit_Component/ALU_out0_carry__2/O[1]
                         net (fo=1, routed)           0.445    30.497    ALU32Bit_Component/ALU_out0_carry__2_n_6
    SLICE_X9Y11          LUT6 (Prop_lut6_I1_O)        0.303    30.800 r  ALU32Bit_Component/Datapath_out_OBUF[29]_inst_i_8/O
                         net (fo=1, routed)           0.000    30.800    ProgramCounter_Component/Register_Memory_reg_2_49
    SLICE_X9Y11          MUXF7 (Prop_muxf7_I0_O)      0.212    31.012 r  ProgramCounter_Component/Datapath_out_OBUF[29]_inst_i_4/O
                         net (fo=1, routed)           0.434    31.446    ProgramCounter_Component/Datapath_out_OBUF[29]_inst_i_4_n_0
    SLICE_X9Y13          LUT6 (Prop_lut6_I5_O)        0.299    31.745 r  ProgramCounter_Component/Datapath_out_OBUF[29]_inst_i_1/O
                         net (fo=4, routed)           0.664    32.409    Register_File_Component/Register_Memory_reg_2_84[28]
    RAMB18_X0Y3          RAMB18E1                                     r  Register_File_Component/Register_Memory_reg_2/DIBDI[13]
  -------------------------------------------------------------------    -------------------

                         (clock Clock rise edge)     28.300    28.300 r  
    M18                                               0.000    28.300 r  Clock (IN)
                         net (fo=0)                   0.000    28.300    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.805    29.105 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.868    30.973    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    31.064 r  Clock_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.493    32.557    Register_File_Component/Clk
    RAMB18_X0Y3          RAMB18E1                                     r  Register_File_Component/Register_Memory_reg_2/CLKBWRCLK
                         clock pessimism              0.336    32.892    
                         clock uncertainty           -0.035    32.857    
    RAMB18_X0Y3          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[13])
                                                     -0.241    32.616    Register_File_Component/Register_Memory_reg_2
  -------------------------------------------------------------------
                         required time                         32.616    
                         arrival time                         -32.409    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.249ns  (required time - arrival time)
  Source:                 Register_File_Component/Register_Memory_reg_1/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by Clock  {rise@0.000ns fall@14.150ns period=28.300ns})
  Destination:            Register_File_Component/Register_Memory_reg_1/DIBDI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by Clock  {rise@0.000ns fall@14.150ns period=28.300ns})
  Path Group:             Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.150ns  (Clock rise@28.300ns - Clock fall@14.150ns)
  Data Path Delay:        13.601ns  (logic 9.911ns (72.870%)  route 3.690ns (27.130%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=2 LUT2=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.257ns = ( 32.557 - 28.300 ) 
    Source Clock Delay      (SCD):    4.616ns = ( 18.766 - 14.150 ) 
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock fall edge)     14.150    14.150 f  
    M18                                               0.000    14.150 f  Clock (IN)
                         net (fo=0)                   0.000    14.150    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.938    15.088 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    17.060    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.156 f  Clock_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.611    18.766    Register_File_Component/Register_Memory_reg_1_23
    RAMB18_X0Y2          RAMB18E1                                     r  Register_File_Component/Register_Memory_reg_1/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454    21.220 r  Register_File_Component/Register_Memory_reg_1/DOADO[7]
                         net (fo=2, routed)           0.924    22.145    ProgramCounter_Component/ReadData2[7]
    SLICE_X13Y3          LUT6 (Prop_lut6_I0_O)        0.124    22.269 r  ProgramCounter_Component/ALU_out0_i_10_replica/O
                         net (fo=1, routed)           0.545    22.813    ALU32Bit_Component/alusrcMux_out[7]_repN_alias
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[47])
                                                      3.851    26.664 r  ALU32Bit_Component/ALU_out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    26.666    ALU32Bit_Component/ALU_out0__0_n_106
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    28.184 r  ALU32Bit_Component/ALU_out0__1/P[0]
                         net (fo=2, routed)           0.632    28.816    ALU32Bit_Component/ALU_out0__1_n_105
    SLICE_X11Y9          LUT2 (Prop_lut2_I0_O)        0.124    28.940 r  ALU32Bit_Component/ALU_out0_carry_i_3/O
                         net (fo=1, routed)           0.000    28.940    ALU32Bit_Component/ALU_out0_carry_i_3_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.490 r  ALU32Bit_Component/ALU_out0_carry/CO[3]
                         net (fo=1, routed)           0.000    29.490    ALU32Bit_Component/ALU_out0_carry_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.604 r  ALU32Bit_Component/ALU_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.604    ALU32Bit_Component/ALU_out0_carry__0_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.938 r  ALU32Bit_Component/ALU_out0_carry__1/O[1]
                         net (fo=1, routed)           0.530    30.467    ALU32Bit_Component/ALU_out0_carry__1_n_6
    SLICE_X10Y11         LUT6 (Prop_lut6_I1_O)        0.303    30.770 r  ALU32Bit_Component/Datapath_out_OBUF[25]_inst_i_8/O
                         net (fo=1, routed)           0.000    30.770    ProgramCounter_Component/Register_Memory_reg_2_53
    SLICE_X10Y11         MUXF7 (Prop_muxf7_I0_O)      0.241    31.011 r  ProgramCounter_Component/Datapath_out_OBUF[25]_inst_i_4/O
                         net (fo=1, routed)           0.597    31.608    ProgramCounter_Component/Datapath_out_OBUF[25]_inst_i_4_n_0
    SLICE_X8Y8           LUT6 (Prop_lut6_I5_O)        0.298    31.906 r  ProgramCounter_Component/Datapath_out_OBUF[25]_inst_i_1/O
                         net (fo=4, routed)           0.461    32.367    Register_File_Component/Register_Memory_reg_2_84[24]
    RAMB18_X0Y2          RAMB18E1                                     r  Register_File_Component/Register_Memory_reg_1/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock Clock rise edge)     28.300    28.300 r  
    M18                                               0.000    28.300 r  Clock (IN)
                         net (fo=0)                   0.000    28.300    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.805    29.105 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.868    30.973    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    31.064 r  Clock_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.493    32.557    Register_File_Component/Clk
    RAMB18_X0Y2          RAMB18E1                                     r  Register_File_Component/Register_Memory_reg_1/CLKBWRCLK
                         clock pessimism              0.336    32.892    
                         clock uncertainty           -0.035    32.857    
    RAMB18_X0Y2          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[9])
                                                     -0.241    32.616    Register_File_Component/Register_Memory_reg_1
  -------------------------------------------------------------------
                         required time                         32.616    
                         arrival time                         -32.367    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.304ns  (required time - arrival time)
  Source:                 Register_File_Component/Register_Memory_reg_1/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by Clock  {rise@0.000ns fall@14.150ns period=28.300ns})
  Destination:            Register_File_Component/Register_Memory_reg_2/DIBDI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by Clock  {rise@0.000ns fall@14.150ns period=28.300ns})
  Path Group:             Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.150ns  (Clock rise@28.300ns - Clock fall@14.150ns)
  Data Path Delay:        13.545ns  (logic 9.762ns (72.069%)  route 3.783ns (27.931%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=2 LUT2=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.257ns = ( 32.557 - 28.300 ) 
    Source Clock Delay      (SCD):    4.616ns = ( 18.766 - 14.150 ) 
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock fall edge)     14.150    14.150 f  
    M18                                               0.000    14.150 f  Clock (IN)
                         net (fo=0)                   0.000    14.150    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.938    15.088 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    17.060    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.156 f  Clock_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.611    18.766    Register_File_Component/Register_Memory_reg_1_23
    RAMB18_X0Y2          RAMB18E1                                     r  Register_File_Component/Register_Memory_reg_1/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454    21.220 r  Register_File_Component/Register_Memory_reg_1/DOADO[7]
                         net (fo=2, routed)           0.924    22.145    ProgramCounter_Component/ReadData2[7]
    SLICE_X13Y3          LUT6 (Prop_lut6_I0_O)        0.124    22.269 r  ProgramCounter_Component/ALU_out0_i_10_replica/O
                         net (fo=1, routed)           0.545    22.813    ALU32Bit_Component/alusrcMux_out[7]_repN_alias
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[47])
                                                      3.851    26.664 r  ALU32Bit_Component/ALU_out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    26.666    ALU32Bit_Component/ALU_out0__0_n_106
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    28.184 r  ALU32Bit_Component/ALU_out0__1/P[0]
                         net (fo=2, routed)           0.632    28.816    ALU32Bit_Component/ALU_out0__1_n_105
    SLICE_X11Y9          LUT2 (Prop_lut2_I0_O)        0.124    28.940 r  ALU32Bit_Component/ALU_out0_carry_i_3/O
                         net (fo=1, routed)           0.000    28.940    ALU32Bit_Component/ALU_out0_carry_i_3_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.490 r  ALU32Bit_Component/ALU_out0_carry/CO[3]
                         net (fo=1, routed)           0.000    29.490    ALU32Bit_Component/ALU_out0_carry_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.604 r  ALU32Bit_Component/ALU_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.604    ALU32Bit_Component/ALU_out0_carry__0_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.826 r  ALU32Bit_Component/ALU_out0_carry__1/O[0]
                         net (fo=1, routed)           0.473    30.299    ALU32Bit_Component/ALU_out0_carry__1_n_7
    SLICE_X8Y13          LUT6 (Prop_lut6_I1_O)        0.299    30.598 r  ALU32Bit_Component/Datapath_out_OBUF[24]_inst_i_8/O
                         net (fo=1, routed)           0.000    30.598    ProgramCounter_Component/Register_Memory_reg_2_54
    SLICE_X8Y13          MUXF7 (Prop_muxf7_I0_O)      0.209    30.807 r  ProgramCounter_Component/Datapath_out_OBUF[24]_inst_i_4/O
                         net (fo=1, routed)           0.447    31.254    ProgramCounter_Component/Datapath_out_OBUF[24]_inst_i_4_n_0
    SLICE_X8Y11          LUT6 (Prop_lut6_I5_O)        0.297    31.551 r  ProgramCounter_Component/Datapath_out_OBUF[24]_inst_i_1/O
                         net (fo=4, routed)           0.761    32.312    Register_File_Component/Register_Memory_reg_2_84[23]
    RAMB18_X0Y3          RAMB18E1                                     r  Register_File_Component/Register_Memory_reg_2/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock Clock rise edge)     28.300    28.300 r  
    M18                                               0.000    28.300 r  Clock (IN)
                         net (fo=0)                   0.000    28.300    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.805    29.105 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.868    30.973    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    31.064 r  Clock_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.493    32.557    Register_File_Component/Clk
    RAMB18_X0Y3          RAMB18E1                                     r  Register_File_Component/Register_Memory_reg_2/CLKBWRCLK
                         clock pessimism              0.336    32.892    
                         clock uncertainty           -0.035    32.857    
    RAMB18_X0Y3          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[8])
                                                     -0.241    32.616    Register_File_Component/Register_Memory_reg_2
  -------------------------------------------------------------------
                         required time                         32.616    
                         arrival time                         -32.312    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.314ns  (required time - arrival time)
  Source:                 Register_File_Component/Register_Memory_reg_1/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by Clock  {rise@0.000ns fall@14.150ns period=28.300ns})
  Destination:            Register_File_Component/Register_Memory_reg_1/DIBDI[11]
                            (rising edge-triggered cell RAMB18E1 clocked by Clock  {rise@0.000ns fall@14.150ns period=28.300ns})
  Path Group:             Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.150ns  (Clock rise@28.300ns - Clock fall@14.150ns)
  Data Path Delay:        13.536ns  (logic 9.860ns (72.844%)  route 3.676ns (27.156%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=2 LUT2=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.257ns = ( 32.557 - 28.300 ) 
    Source Clock Delay      (SCD):    4.616ns = ( 18.766 - 14.150 ) 
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock fall edge)     14.150    14.150 f  
    M18                                               0.000    14.150 f  Clock (IN)
                         net (fo=0)                   0.000    14.150    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.938    15.088 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    17.060    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.156 f  Clock_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.611    18.766    Register_File_Component/Register_Memory_reg_1_23
    RAMB18_X0Y2          RAMB18E1                                     r  Register_File_Component/Register_Memory_reg_1/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454    21.220 r  Register_File_Component/Register_Memory_reg_1/DOADO[7]
                         net (fo=2, routed)           0.924    22.145    ProgramCounter_Component/ReadData2[7]
    SLICE_X13Y3          LUT6 (Prop_lut6_I0_O)        0.124    22.269 r  ProgramCounter_Component/ALU_out0_i_10_replica/O
                         net (fo=1, routed)           0.545    22.813    ALU32Bit_Component/alusrcMux_out[7]_repN_alias
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[47])
                                                      3.851    26.664 r  ALU32Bit_Component/ALU_out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    26.666    ALU32Bit_Component/ALU_out0__0_n_106
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    28.184 r  ALU32Bit_Component/ALU_out0__1/P[0]
                         net (fo=2, routed)           0.632    28.816    ALU32Bit_Component/ALU_out0__1_n_105
    SLICE_X11Y9          LUT2 (Prop_lut2_I0_O)        0.124    28.940 r  ALU32Bit_Component/ALU_out0_carry_i_3/O
                         net (fo=1, routed)           0.000    28.940    ALU32Bit_Component/ALU_out0_carry_i_3_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.490 r  ALU32Bit_Component/ALU_out0_carry/CO[3]
                         net (fo=1, routed)           0.000    29.490    ALU32Bit_Component/ALU_out0_carry_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.604 r  ALU32Bit_Component/ALU_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.604    ALU32Bit_Component/ALU_out0_carry__0_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.917 r  ALU32Bit_Component/ALU_out0_carry__1/O[3]
                         net (fo=1, routed)           0.475    30.392    ALU32Bit_Component/ALU_out0_carry__1_n_4
    SLICE_X12Y9          LUT6 (Prop_lut6_I1_O)        0.306    30.698 r  ALU32Bit_Component/Datapath_out_OBUF[27]_inst_i_8/O
                         net (fo=1, routed)           0.000    30.698    ProgramCounter_Component/Register_Memory_reg_2_51
    SLICE_X12Y9          MUXF7 (Prop_muxf7_I0_O)      0.209    30.906 r  ProgramCounter_Component/Datapath_out_OBUF[27]_inst_i_4/O
                         net (fo=1, routed)           0.624    31.530    ProgramCounter_Component/Datapath_out_OBUF[27]_inst_i_4_n_0
    SLICE_X8Y8           LUT6 (Prop_lut6_I5_O)        0.297    31.827 r  ProgramCounter_Component/Datapath_out_OBUF[27]_inst_i_1/O
                         net (fo=4, routed)           0.475    32.302    Register_File_Component/Register_Memory_reg_2_84[26]
    RAMB18_X0Y2          RAMB18E1                                     r  Register_File_Component/Register_Memory_reg_1/DIBDI[11]
  -------------------------------------------------------------------    -------------------

                         (clock Clock rise edge)     28.300    28.300 r  
    M18                                               0.000    28.300 r  Clock (IN)
                         net (fo=0)                   0.000    28.300    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.805    29.105 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.868    30.973    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    31.064 r  Clock_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.493    32.557    Register_File_Component/Clk
    RAMB18_X0Y2          RAMB18E1                                     r  Register_File_Component/Register_Memory_reg_1/CLKBWRCLK
                         clock pessimism              0.336    32.892    
                         clock uncertainty           -0.035    32.857    
    RAMB18_X0Y2          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[11])
                                                     -0.241    32.616    Register_File_Component/Register_Memory_reg_1
  -------------------------------------------------------------------
                         required time                         32.616    
                         arrival time                         -32.302    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.320ns  (required time - arrival time)
  Source:                 Register_File_Component/Register_Memory_reg_1/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by Clock  {rise@0.000ns fall@14.150ns period=28.300ns})
  Destination:            Register_File_Component/Register_Memory_reg_1/DIBDI[12]
                            (rising edge-triggered cell RAMB18E1 clocked by Clock  {rise@0.000ns fall@14.150ns period=28.300ns})
  Path Group:             Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.150ns  (Clock rise@28.300ns - Clock fall@14.150ns)
  Data Path Delay:        13.529ns  (logic 9.876ns (72.998%)  route 3.653ns (27.002%))
  Logic Levels:           11  (CARRY4=4 DSP48E1=2 LUT2=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.257ns = ( 32.557 - 28.300 ) 
    Source Clock Delay      (SCD):    4.616ns = ( 18.766 - 14.150 ) 
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock fall edge)     14.150    14.150 f  
    M18                                               0.000    14.150 f  Clock (IN)
                         net (fo=0)                   0.000    14.150    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.938    15.088 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    17.060    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.156 f  Clock_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.611    18.766    Register_File_Component/Register_Memory_reg_1_23
    RAMB18_X0Y2          RAMB18E1                                     r  Register_File_Component/Register_Memory_reg_1/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454    21.220 r  Register_File_Component/Register_Memory_reg_1/DOADO[7]
                         net (fo=2, routed)           0.924    22.145    ProgramCounter_Component/ReadData2[7]
    SLICE_X13Y3          LUT6 (Prop_lut6_I0_O)        0.124    22.269 r  ProgramCounter_Component/ALU_out0_i_10_replica/O
                         net (fo=1, routed)           0.545    22.813    ALU32Bit_Component/alusrcMux_out[7]_repN_alias
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[47])
                                                      3.851    26.664 r  ALU32Bit_Component/ALU_out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    26.666    ALU32Bit_Component/ALU_out0__0_n_106
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    28.184 r  ALU32Bit_Component/ALU_out0__1/P[0]
                         net (fo=2, routed)           0.632    28.816    ALU32Bit_Component/ALU_out0__1_n_105
    SLICE_X11Y9          LUT2 (Prop_lut2_I0_O)        0.124    28.940 r  ALU32Bit_Component/ALU_out0_carry_i_3/O
                         net (fo=1, routed)           0.000    28.940    ALU32Bit_Component/ALU_out0_carry_i_3_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.490 r  ALU32Bit_Component/ALU_out0_carry/CO[3]
                         net (fo=1, routed)           0.000    29.490    ALU32Bit_Component/ALU_out0_carry_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.604 r  ALU32Bit_Component/ALU_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.604    ALU32Bit_Component/ALU_out0_carry__0_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.718 r  ALU32Bit_Component/ALU_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.718    ALU32Bit_Component/ALU_out0_carry__1_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.940 r  ALU32Bit_Component/ALU_out0_carry__2/O[0]
                         net (fo=1, routed)           0.455    30.395    ALU32Bit_Component/ALU_out0_carry__2_n_7
    SLICE_X8Y10          LUT6 (Prop_lut6_I1_O)        0.299    30.694 r  ALU32Bit_Component/Datapath_out_OBUF[28]_inst_i_8/O
                         net (fo=1, routed)           0.000    30.694    ProgramCounter_Component/Register_Memory_reg_2_50
    SLICE_X8Y10          MUXF7 (Prop_muxf7_I0_O)      0.209    30.903 r  ProgramCounter_Component/Datapath_out_OBUF[28]_inst_i_4/O
                         net (fo=1, routed)           0.534    31.437    ProgramCounter_Component/Datapath_out_OBUF[28]_inst_i_4_n_0
    SLICE_X7Y8           LUT6 (Prop_lut6_I5_O)        0.297    31.734 r  ProgramCounter_Component/Datapath_out_OBUF[28]_inst_i_1/O
                         net (fo=4, routed)           0.561    32.296    Register_File_Component/Register_Memory_reg_2_84[27]
    RAMB18_X0Y2          RAMB18E1                                     r  Register_File_Component/Register_Memory_reg_1/DIBDI[12]
  -------------------------------------------------------------------    -------------------

                         (clock Clock rise edge)     28.300    28.300 r  
    M18                                               0.000    28.300 r  Clock (IN)
                         net (fo=0)                   0.000    28.300    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.805    29.105 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.868    30.973    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    31.064 r  Clock_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.493    32.557    Register_File_Component/Clk
    RAMB18_X0Y2          RAMB18E1                                     r  Register_File_Component/Register_Memory_reg_1/CLKBWRCLK
                         clock pessimism              0.336    32.892    
                         clock uncertainty           -0.035    32.857    
    RAMB18_X0Y2          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[12])
                                                     -0.241    32.616    Register_File_Component/Register_Memory_reg_1
  -------------------------------------------------------------------
                         required time                         32.616    
                         arrival time                         -32.296    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.330ns  (required time - arrival time)
  Source:                 Register_File_Component/Register_Memory_reg_1/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by Clock  {rise@0.000ns fall@14.150ns period=28.300ns})
  Destination:            Register_File_Component/Register_Memory_reg_1/DIBDI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by Clock  {rise@0.000ns fall@14.150ns period=28.300ns})
  Path Group:             Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.150ns  (Clock rise@28.300ns - Clock fall@14.150ns)
  Data Path Delay:        13.520ns  (logic 9.997ns (73.944%)  route 3.523ns (26.056%))
  Logic Levels:           11  (CARRY4=4 DSP48E1=2 LUT2=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.257ns = ( 32.557 - 28.300 ) 
    Source Clock Delay      (SCD):    4.616ns = ( 18.766 - 14.150 ) 
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock fall edge)     14.150    14.150 f  
    M18                                               0.000    14.150 f  Clock (IN)
                         net (fo=0)                   0.000    14.150    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.938    15.088 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    17.060    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.156 f  Clock_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.611    18.766    Register_File_Component/Register_Memory_reg_1_23
    RAMB18_X0Y2          RAMB18E1                                     r  Register_File_Component/Register_Memory_reg_1/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454    21.220 r  Register_File_Component/Register_Memory_reg_1/DOADO[7]
                         net (fo=2, routed)           0.924    22.145    ProgramCounter_Component/ReadData2[7]
    SLICE_X13Y3          LUT6 (Prop_lut6_I0_O)        0.124    22.269 r  ProgramCounter_Component/ALU_out0_i_10_replica/O
                         net (fo=1, routed)           0.545    22.813    ALU32Bit_Component/alusrcMux_out[7]_repN_alias
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[47])
                                                      3.851    26.664 r  ALU32Bit_Component/ALU_out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    26.666    ALU32Bit_Component/ALU_out0__0_n_106
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    28.184 r  ALU32Bit_Component/ALU_out0__1/P[0]
                         net (fo=2, routed)           0.632    28.816    ALU32Bit_Component/ALU_out0__1_n_105
    SLICE_X11Y9          LUT2 (Prop_lut2_I0_O)        0.124    28.940 r  ALU32Bit_Component/ALU_out0_carry_i_3/O
                         net (fo=1, routed)           0.000    28.940    ALU32Bit_Component/ALU_out0_carry_i_3_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.490 r  ALU32Bit_Component/ALU_out0_carry/CO[3]
                         net (fo=1, routed)           0.000    29.490    ALU32Bit_Component/ALU_out0_carry_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.604 r  ALU32Bit_Component/ALU_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.604    ALU32Bit_Component/ALU_out0_carry__0_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.718 r  ALU32Bit_Component/ALU_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.718    ALU32Bit_Component/ALU_out0_carry__1_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.052 r  ALU32Bit_Component/ALU_out0_carry__2/O[1]
                         net (fo=1, routed)           0.445    30.497    ALU32Bit_Component/ALU_out0_carry__2_n_6
    SLICE_X9Y11          LUT6 (Prop_lut6_I1_O)        0.303    30.800 r  ALU32Bit_Component/Datapath_out_OBUF[29]_inst_i_8/O
                         net (fo=1, routed)           0.000    30.800    ProgramCounter_Component/Register_Memory_reg_2_49
    SLICE_X9Y11          MUXF7 (Prop_muxf7_I0_O)      0.212    31.012 r  ProgramCounter_Component/Datapath_out_OBUF[29]_inst_i_4/O
                         net (fo=1, routed)           0.434    31.446    ProgramCounter_Component/Datapath_out_OBUF[29]_inst_i_4_n_0
    SLICE_X9Y13          LUT6 (Prop_lut6_I5_O)        0.299    31.745 r  ProgramCounter_Component/Datapath_out_OBUF[29]_inst_i_1/O
                         net (fo=4, routed)           0.541    32.286    Register_File_Component/Register_Memory_reg_2_84[28]
    RAMB18_X0Y2          RAMB18E1                                     r  Register_File_Component/Register_Memory_reg_1/DIBDI[13]
  -------------------------------------------------------------------    -------------------

                         (clock Clock rise edge)     28.300    28.300 r  
    M18                                               0.000    28.300 r  Clock (IN)
                         net (fo=0)                   0.000    28.300    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.805    29.105 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.868    30.973    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    31.064 r  Clock_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.493    32.557    Register_File_Component/Clk
    RAMB18_X0Y2          RAMB18E1                                     r  Register_File_Component/Register_Memory_reg_1/CLKBWRCLK
                         clock pessimism              0.336    32.892    
                         clock uncertainty           -0.035    32.857    
    RAMB18_X0Y2          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[13])
                                                     -0.241    32.616    Register_File_Component/Register_Memory_reg_1
  -------------------------------------------------------------------
                         required time                         32.616    
                         arrival time                         -32.286    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.352ns  (required time - arrival time)
  Source:                 Register_File_Component/Register_Memory_reg_1/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by Clock  {rise@0.000ns fall@14.150ns period=28.300ns})
  Destination:            Register_File_Component/Register_Memory_reg_2/DIBDI[15]
                            (rising edge-triggered cell RAMB18E1 clocked by Clock  {rise@0.000ns fall@14.150ns period=28.300ns})
  Path Group:             Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.150ns  (Clock rise@28.300ns - Clock fall@14.150ns)
  Data Path Delay:        13.324ns  (logic 9.801ns (73.557%)  route 3.523ns (26.443%))
  Logic Levels:           11  (CARRY4=4 DSP48E1=2 LUT2=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.257ns = ( 32.557 - 28.300 ) 
    Source Clock Delay      (SCD):    4.616ns = ( 18.766 - 14.150 ) 
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock fall edge)     14.150    14.150 f  
    M18                                               0.000    14.150 f  Clock (IN)
                         net (fo=0)                   0.000    14.150    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.938    15.088 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    17.060    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.156 f  Clock_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.611    18.766    Register_File_Component/Register_Memory_reg_1_23
    RAMB18_X0Y2          RAMB18E1                                     r  Register_File_Component/Register_Memory_reg_1/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454    21.220 r  Register_File_Component/Register_Memory_reg_1/DOADO[7]
                         net (fo=2, routed)           0.924    22.145    ProgramCounter_Component/ReadData2[7]
    SLICE_X13Y3          LUT6 (Prop_lut6_I0_O)        0.124    22.269 r  ProgramCounter_Component/ALU_out0_i_10_replica/O
                         net (fo=1, routed)           0.545    22.813    ALU32Bit_Component/alusrcMux_out[7]_repN_alias
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[47])
                                                      3.851    26.664 r  ALU32Bit_Component/ALU_out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    26.666    ALU32Bit_Component/ALU_out0__0_n_106
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    28.184 r  ALU32Bit_Component/ALU_out0__1/P[0]
                         net (fo=2, routed)           0.632    28.816    ALU32Bit_Component/ALU_out0__1_n_105
    SLICE_X11Y9          LUT2 (Prop_lut2_I0_O)        0.124    28.940 r  ALU32Bit_Component/ALU_out0_carry_i_3/O
                         net (fo=1, routed)           0.000    28.940    ALU32Bit_Component/ALU_out0_carry_i_3_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.490 r  ALU32Bit_Component/ALU_out0_carry/CO[3]
                         net (fo=1, routed)           0.000    29.490    ALU32Bit_Component/ALU_out0_carry_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.604 r  ALU32Bit_Component/ALU_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.604    ALU32Bit_Component/ALU_out0_carry__0_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.718 r  ALU32Bit_Component/ALU_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.718    ALU32Bit_Component/ALU_out0_carry__1_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.031 r  ALU32Bit_Component/ALU_out0_carry__2/O[3]
                         net (fo=1, routed)           0.426    30.456    ALU32Bit_Component/ALU_out0_carry__2_n_4
    SLICE_X10Y12         LUT6 (Prop_lut6_I1_O)        0.306    30.762 r  ALU32Bit_Component/Datapath_out_OBUF[31]_inst_i_6/O
                         net (fo=1, routed)           0.303    31.065    ProgramCounter_Component/Register_Memory_reg_2_47
    SLICE_X10Y13         LUT6 (Prop_lut6_I5_O)        0.124    31.189 r  ProgramCounter_Component/Datapath_out_OBUF[31]_inst_i_3/O
                         net (fo=1, routed)           0.000    31.189    ProgramCounter_Component/Datapath_out_OBUF[31]_inst_i_3_n_0
    SLICE_X10Y13         MUXF7 (Prop_muxf7_I0_O)      0.209    31.398 r  ProgramCounter_Component/Datapath_out_OBUF[31]_inst_i_1/O
                         net (fo=4, routed)           0.692    32.091    Register_File_Component/Register_Memory_reg_2_84[30]
    RAMB18_X0Y3          RAMB18E1                                     r  Register_File_Component/Register_Memory_reg_2/DIBDI[15]
  -------------------------------------------------------------------    -------------------

                         (clock Clock rise edge)     28.300    28.300 r  
    M18                                               0.000    28.300 r  Clock (IN)
                         net (fo=0)                   0.000    28.300    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.805    29.105 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.868    30.973    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    31.064 r  Clock_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.493    32.557    Register_File_Component/Clk
    RAMB18_X0Y3          RAMB18E1                                     r  Register_File_Component/Register_Memory_reg_2/CLKBWRCLK
                         clock pessimism              0.336    32.892    
                         clock uncertainty           -0.035    32.857    
    RAMB18_X0Y3          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[15])
                                                     -0.414    32.443    Register_File_Component/Register_Memory_reg_2
  -------------------------------------------------------------------
                         required time                         32.443    
                         arrival time                         -32.091    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.378ns  (required time - arrival time)
  Source:                 Register_File_Component/Register_Memory_reg_1/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by Clock  {rise@0.000ns fall@14.150ns period=28.300ns})
  Destination:            Register_File_Component/Register_Memory_reg_1/DIBDI[15]
                            (rising edge-triggered cell RAMB18E1 clocked by Clock  {rise@0.000ns fall@14.150ns period=28.300ns})
  Path Group:             Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.150ns  (Clock rise@28.300ns - Clock fall@14.150ns)
  Data Path Delay:        13.299ns  (logic 9.801ns (73.700%)  route 3.498ns (26.300%))
  Logic Levels:           11  (CARRY4=4 DSP48E1=2 LUT2=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.257ns = ( 32.557 - 28.300 ) 
    Source Clock Delay      (SCD):    4.616ns = ( 18.766 - 14.150 ) 
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock fall edge)     14.150    14.150 f  
    M18                                               0.000    14.150 f  Clock (IN)
                         net (fo=0)                   0.000    14.150    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.938    15.088 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    17.060    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.156 f  Clock_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.611    18.766    Register_File_Component/Register_Memory_reg_1_23
    RAMB18_X0Y2          RAMB18E1                                     r  Register_File_Component/Register_Memory_reg_1/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454    21.220 r  Register_File_Component/Register_Memory_reg_1/DOADO[7]
                         net (fo=2, routed)           0.924    22.145    ProgramCounter_Component/ReadData2[7]
    SLICE_X13Y3          LUT6 (Prop_lut6_I0_O)        0.124    22.269 r  ProgramCounter_Component/ALU_out0_i_10_replica/O
                         net (fo=1, routed)           0.545    22.813    ALU32Bit_Component/alusrcMux_out[7]_repN_alias
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[47])
                                                      3.851    26.664 r  ALU32Bit_Component/ALU_out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    26.666    ALU32Bit_Component/ALU_out0__0_n_106
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    28.184 r  ALU32Bit_Component/ALU_out0__1/P[0]
                         net (fo=2, routed)           0.632    28.816    ALU32Bit_Component/ALU_out0__1_n_105
    SLICE_X11Y9          LUT2 (Prop_lut2_I0_O)        0.124    28.940 r  ALU32Bit_Component/ALU_out0_carry_i_3/O
                         net (fo=1, routed)           0.000    28.940    ALU32Bit_Component/ALU_out0_carry_i_3_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.490 r  ALU32Bit_Component/ALU_out0_carry/CO[3]
                         net (fo=1, routed)           0.000    29.490    ALU32Bit_Component/ALU_out0_carry_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.604 r  ALU32Bit_Component/ALU_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.604    ALU32Bit_Component/ALU_out0_carry__0_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.718 r  ALU32Bit_Component/ALU_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.718    ALU32Bit_Component/ALU_out0_carry__1_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.031 r  ALU32Bit_Component/ALU_out0_carry__2/O[3]
                         net (fo=1, routed)           0.426    30.456    ALU32Bit_Component/ALU_out0_carry__2_n_4
    SLICE_X10Y12         LUT6 (Prop_lut6_I1_O)        0.306    30.762 r  ALU32Bit_Component/Datapath_out_OBUF[31]_inst_i_6/O
                         net (fo=1, routed)           0.303    31.065    ProgramCounter_Component/Register_Memory_reg_2_47
    SLICE_X10Y13         LUT6 (Prop_lut6_I5_O)        0.124    31.189 r  ProgramCounter_Component/Datapath_out_OBUF[31]_inst_i_3/O
                         net (fo=1, routed)           0.000    31.189    ProgramCounter_Component/Datapath_out_OBUF[31]_inst_i_3_n_0
    SLICE_X10Y13         MUXF7 (Prop_muxf7_I0_O)      0.209    31.398 r  ProgramCounter_Component/Datapath_out_OBUF[31]_inst_i_1/O
                         net (fo=4, routed)           0.667    32.065    Register_File_Component/Register_Memory_reg_2_84[30]
    RAMB18_X0Y2          RAMB18E1                                     r  Register_File_Component/Register_Memory_reg_1/DIBDI[15]
  -------------------------------------------------------------------    -------------------

                         (clock Clock rise edge)     28.300    28.300 r  
    M18                                               0.000    28.300 r  Clock (IN)
                         net (fo=0)                   0.000    28.300    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.805    29.105 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.868    30.973    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    31.064 r  Clock_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.493    32.557    Register_File_Component/Clk
    RAMB18_X0Y2          RAMB18E1                                     r  Register_File_Component/Register_Memory_reg_1/CLKBWRCLK
                         clock pessimism              0.336    32.892    
                         clock uncertainty           -0.035    32.857    
    RAMB18_X0Y2          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[15])
                                                     -0.414    32.443    Register_File_Component/Register_Memory_reg_1
  -------------------------------------------------------------------
                         required time                         32.443    
                         arrival time                         -32.065    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.392ns  (required time - arrival time)
  Source:                 Register_File_Component/Register_Memory_reg_1/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by Clock  {rise@0.000ns fall@14.150ns period=28.300ns})
  Destination:            Register_File_Component/Register_Memory_reg_2/DIBDI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by Clock  {rise@0.000ns fall@14.150ns period=28.300ns})
  Path Group:             Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.150ns  (Clock rise@28.300ns - Clock fall@14.150ns)
  Data Path Delay:        13.458ns  (logic 9.911ns (73.647%)  route 3.547ns (26.353%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=2 LUT2=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.257ns = ( 32.557 - 28.300 ) 
    Source Clock Delay      (SCD):    4.616ns = ( 18.766 - 14.150 ) 
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock fall edge)     14.150    14.150 f  
    M18                                               0.000    14.150 f  Clock (IN)
                         net (fo=0)                   0.000    14.150    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.938    15.088 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    17.060    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.156 f  Clock_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.611    18.766    Register_File_Component/Register_Memory_reg_1_23
    RAMB18_X0Y2          RAMB18E1                                     r  Register_File_Component/Register_Memory_reg_1/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454    21.220 r  Register_File_Component/Register_Memory_reg_1/DOADO[7]
                         net (fo=2, routed)           0.924    22.145    ProgramCounter_Component/ReadData2[7]
    SLICE_X13Y3          LUT6 (Prop_lut6_I0_O)        0.124    22.269 r  ProgramCounter_Component/ALU_out0_i_10_replica/O
                         net (fo=1, routed)           0.545    22.813    ALU32Bit_Component/alusrcMux_out[7]_repN_alias
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[47])
                                                      3.851    26.664 r  ALU32Bit_Component/ALU_out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    26.666    ALU32Bit_Component/ALU_out0__0_n_106
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    28.184 r  ALU32Bit_Component/ALU_out0__1/P[0]
                         net (fo=2, routed)           0.632    28.816    ALU32Bit_Component/ALU_out0__1_n_105
    SLICE_X11Y9          LUT2 (Prop_lut2_I0_O)        0.124    28.940 r  ALU32Bit_Component/ALU_out0_carry_i_3/O
                         net (fo=1, routed)           0.000    28.940    ALU32Bit_Component/ALU_out0_carry_i_3_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.490 r  ALU32Bit_Component/ALU_out0_carry/CO[3]
                         net (fo=1, routed)           0.000    29.490    ALU32Bit_Component/ALU_out0_carry_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.604 r  ALU32Bit_Component/ALU_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.604    ALU32Bit_Component/ALU_out0_carry__0_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.938 r  ALU32Bit_Component/ALU_out0_carry__1/O[1]
                         net (fo=1, routed)           0.530    30.467    ALU32Bit_Component/ALU_out0_carry__1_n_6
    SLICE_X10Y11         LUT6 (Prop_lut6_I1_O)        0.303    30.770 r  ALU32Bit_Component/Datapath_out_OBUF[25]_inst_i_8/O
                         net (fo=1, routed)           0.000    30.770    ProgramCounter_Component/Register_Memory_reg_2_53
    SLICE_X10Y11         MUXF7 (Prop_muxf7_I0_O)      0.241    31.011 r  ProgramCounter_Component/Datapath_out_OBUF[25]_inst_i_4/O
                         net (fo=1, routed)           0.597    31.608    ProgramCounter_Component/Datapath_out_OBUF[25]_inst_i_4_n_0
    SLICE_X8Y8           LUT6 (Prop_lut6_I5_O)        0.298    31.906 r  ProgramCounter_Component/Datapath_out_OBUF[25]_inst_i_1/O
                         net (fo=4, routed)           0.318    32.224    Register_File_Component/Register_Memory_reg_2_84[24]
    RAMB18_X0Y3          RAMB18E1                                     r  Register_File_Component/Register_Memory_reg_2/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock Clock rise edge)     28.300    28.300 r  
    M18                                               0.000    28.300 r  Clock (IN)
                         net (fo=0)                   0.000    28.300    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.805    29.105 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.868    30.973    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    31.064 r  Clock_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.493    32.557    Register_File_Component/Clk
    RAMB18_X0Y3          RAMB18E1                                     r  Register_File_Component/Register_Memory_reg_2/CLKBWRCLK
                         clock pessimism              0.336    32.892    
                         clock uncertainty           -0.035    32.857    
    RAMB18_X0Y3          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[9])
                                                     -0.241    32.616    Register_File_Component/Register_Memory_reg_2
  -------------------------------------------------------------------
                         required time                         32.616    
                         arrival time                         -32.224    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.420ns  (required time - arrival time)
  Source:                 Register_File_Component/Register_Memory_reg_1/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by Clock  {rise@0.000ns fall@14.150ns period=28.300ns})
  Destination:            Register_File_Component/Register_Memory_reg_2/DIBDI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by Clock  {rise@0.000ns fall@14.150ns period=28.300ns})
  Path Group:             Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.150ns  (Clock rise@28.300ns - Clock fall@14.150ns)
  Data Path Delay:        13.429ns  (logic 9.901ns (73.728%)  route 3.528ns (26.272%))
  Logic Levels:           11  (CARRY4=4 DSP48E1=2 LUT2=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.257ns = ( 32.557 - 28.300 ) 
    Source Clock Delay      (SCD):    4.616ns = ( 18.766 - 14.150 ) 
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock fall edge)     14.150    14.150 f  
    M18                                               0.000    14.150 f  Clock (IN)
                         net (fo=0)                   0.000    14.150    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.938    15.088 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    17.060    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.156 f  Clock_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.611    18.766    Register_File_Component/Register_Memory_reg_1_23
    RAMB18_X0Y2          RAMB18E1                                     r  Register_File_Component/Register_Memory_reg_1/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454    21.220 r  Register_File_Component/Register_Memory_reg_1/DOADO[7]
                         net (fo=2, routed)           0.924    22.145    ProgramCounter_Component/ReadData2[7]
    SLICE_X13Y3          LUT6 (Prop_lut6_I0_O)        0.124    22.269 r  ProgramCounter_Component/ALU_out0_i_10_replica/O
                         net (fo=1, routed)           0.545    22.813    ALU32Bit_Component/alusrcMux_out[7]_repN_alias
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[47])
                                                      3.851    26.664 r  ALU32Bit_Component/ALU_out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    26.666    ALU32Bit_Component/ALU_out0__0_n_106
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    28.184 r  ALU32Bit_Component/ALU_out0__1/P[0]
                         net (fo=2, routed)           0.632    28.816    ALU32Bit_Component/ALU_out0__1_n_105
    SLICE_X11Y9          LUT2 (Prop_lut2_I0_O)        0.124    28.940 r  ALU32Bit_Component/ALU_out0_carry_i_3/O
                         net (fo=1, routed)           0.000    28.940    ALU32Bit_Component/ALU_out0_carry_i_3_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.490 r  ALU32Bit_Component/ALU_out0_carry/CO[3]
                         net (fo=1, routed)           0.000    29.490    ALU32Bit_Component/ALU_out0_carry_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.604 r  ALU32Bit_Component/ALU_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.604    ALU32Bit_Component/ALU_out0_carry__0_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.718 r  ALU32Bit_Component/ALU_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.718    ALU32Bit_Component/ALU_out0_carry__1_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.957 r  ALU32Bit_Component/ALU_out0_carry__2/O[2]
                         net (fo=1, routed)           0.459    30.416    ALU32Bit_Component/ALU_out0_carry__2_n_5
    SLICE_X9Y13          LUT6 (Prop_lut6_I1_O)        0.302    30.718 r  ALU32Bit_Component/Datapath_out_OBUF[30]_inst_i_13/O
                         net (fo=1, routed)           0.000    30.718    ProgramCounter_Component/Register_Memory_reg_2_48
    SLICE_X9Y13          MUXF7 (Prop_muxf7_I0_O)      0.212    30.930 r  ProgramCounter_Component/Datapath_out_OBUF[30]_inst_i_6/O
                         net (fo=1, routed)           0.364    31.293    ProgramCounter_Component/Datapath_out_OBUF[30]_inst_i_6_n_0
    SLICE_X8Y13          LUT6 (Prop_lut6_I5_O)        0.299    31.592 r  ProgramCounter_Component/Datapath_out_OBUF[30]_inst_i_1/O
                         net (fo=4, routed)           0.603    32.196    Register_File_Component/Register_Memory_reg_2_84[29]
    RAMB18_X0Y3          RAMB18E1                                     r  Register_File_Component/Register_Memory_reg_2/DIBDI[14]
  -------------------------------------------------------------------    -------------------

                         (clock Clock rise edge)     28.300    28.300 r  
    M18                                               0.000    28.300 r  Clock (IN)
                         net (fo=0)                   0.000    28.300    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.805    29.105 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.868    30.973    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    31.064 r  Clock_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.493    32.557    Register_File_Component/Clk
    RAMB18_X0Y3          RAMB18E1                                     r  Register_File_Component/Register_Memory_reg_2/CLKBWRCLK
                         clock pessimism              0.336    32.892    
                         clock uncertainty           -0.035    32.857    
    RAMB18_X0Y3          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[14])
                                                     -0.241    32.616    Register_File_Component/Register_Memory_reg_2
  -------------------------------------------------------------------
                         required time                         32.616    
                         arrival time                         -32.196    
  -------------------------------------------------------------------
                         slack                                  0.420    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.006ns  (arrival time - required time)
  Source:                 ProgramCounter_Component/PC_Memory_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by Clock  {rise@0.000ns fall@14.150ns period=28.300ns})
  Destination:            ProgramCounter_Component/PC_Memory_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by Clock  {rise@0.000ns fall@14.150ns period=28.300ns})
  Path Group:             Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clock rise@0.000ns - Clock rise@0.000ns)
  Data Path Delay:        1.126ns  (logic 0.695ns (61.742%)  route 0.431ns (38.258%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock rise edge)      0.000     0.000 r  
    M18                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  Clock_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.608     1.435    ProgramCounter_Component/Clk
    RAMB18_X0Y0          RAMB18E1                                     r  ProgramCounter_Component/PC_Memory_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      0.585     2.020 r  ProgramCounter_Component/PC_Memory_reg/DOADO[3]
                         net (fo=24, routed)          0.195     2.216    PCAdder_Component/PCResult[2]
    SLICE_X8Y0           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.326 r  PCAdder_Component/PC_Memory_reg_i_3/O[2]
                         net (fo=3, routed)           0.235     2.561    ProgramCounter_Component/inB[2]
    RAMB18_X0Y0          RAMB18E1                                     r  ProgramCounter_Component/PC_Memory_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock Clock rise edge)      0.000     0.000 r  
    M18                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  Clock_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.878     1.952    ProgramCounter_Component/Clk
    RAMB18_X0Y0          RAMB18E1                                     r  ProgramCounter_Component/PC_Memory_reg/CLKARDCLK
                         clock pessimism             -0.516     1.435    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.120     1.555    ProgramCounter_Component/PC_Memory_reg
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           2.561    
  -------------------------------------------------------------------
                         slack                                  1.006    

Slack (MET) :             1.053ns  (arrival time - required time)
  Source:                 ProgramCounter_Component/PC_Memory_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by Clock  {rise@0.000ns fall@14.150ns period=28.300ns})
  Destination:            ProgramCounter_Component/PC_Memory_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by Clock  {rise@0.000ns fall@14.150ns period=28.300ns})
  Path Group:             Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clock rise@0.000ns - Clock rise@0.000ns)
  Data Path Delay:        1.170ns  (logic 0.694ns (59.303%)  route 0.476ns (40.697%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock rise edge)      0.000     0.000 r  
    M18                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  Clock_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.608     1.435    ProgramCounter_Component/Clk
    RAMB18_X0Y0          RAMB18E1                                     r  ProgramCounter_Component/PC_Memory_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      0.585     2.020 r  ProgramCounter_Component/PC_Memory_reg/DOADO[4]
                         net (fo=27, routed)          0.190     2.210    PCAdder_Component/PCResult[3]
    SLICE_X8Y0           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     2.319 r  PCAdder_Component/PC_Memory_reg_i_3/O[3]
                         net (fo=3, routed)           0.287     2.606    ProgramCounter_Component/inB[3]
    RAMB18_X0Y0          RAMB18E1                                     r  ProgramCounter_Component/PC_Memory_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock Clock rise edge)      0.000     0.000 r  
    M18                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  Clock_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.878     1.952    ProgramCounter_Component/Clk
    RAMB18_X0Y0          RAMB18E1                                     r  ProgramCounter_Component/PC_Memory_reg/CLKARDCLK
                         clock pessimism             -0.516     1.435    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.117     1.552    ProgramCounter_Component/PC_Memory_reg
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           2.606    
  -------------------------------------------------------------------
                         slack                                  1.053    

Slack (MET) :             1.114ns  (arrival time - required time)
  Source:                 ProgramCounter_Component/PC_Memory_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by Clock  {rise@0.000ns fall@14.150ns period=28.300ns})
  Destination:            ProgramCounter_Component/PC_Memory_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by Clock  {rise@0.000ns fall@14.150ns period=28.300ns})
  Path Group:             Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clock rise@0.000ns - Clock rise@0.000ns)
  Data Path Delay:        1.234ns  (logic 0.735ns (59.546%)  route 0.499ns (40.453%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock rise edge)      0.000     0.000 r  
    M18                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  Clock_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.608     1.435    ProgramCounter_Component/Clk
    RAMB18_X0Y0          RAMB18E1                                     r  ProgramCounter_Component/PC_Memory_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      0.585     2.020 r  ProgramCounter_Component/PC_Memory_reg/DOADO[1]
                         net (fo=1, routed)           0.260     2.280    PCAdder_Component/PCResult[0]
    SLICE_X8Y0           CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.150     2.430 r  PCAdder_Component/PC_Memory_reg_i_3/O[1]
                         net (fo=3, routed)           0.240     2.670    ProgramCounter_Component/inB[1]
    RAMB18_X0Y0          RAMB18E1                                     r  ProgramCounter_Component/PC_Memory_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock Clock rise edge)      0.000     0.000 r  
    M18                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  Clock_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.878     1.952    ProgramCounter_Component/Clk
    RAMB18_X0Y0          RAMB18E1                                     r  ProgramCounter_Component/PC_Memory_reg/CLKARDCLK
                         clock pessimism             -0.516     1.435    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.120     1.555    ProgramCounter_Component/PC_Memory_reg
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           2.670    
  -------------------------------------------------------------------
                         slack                                  1.114    

Slack (MET) :             1.139ns  (arrival time - required time)
  Source:                 ProgramCounter_Component/PC_Memory_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by Clock  {rise@0.000ns fall@14.150ns period=28.300ns})
  Destination:            ProgramCounter_Component/PC_Memory_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by Clock  {rise@0.000ns fall@14.150ns period=28.300ns})
  Path Group:             Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clock rise@0.000ns - Clock rise@0.000ns)
  Data Path Delay:        1.262ns  (logic 0.792ns (62.748%)  route 0.470ns (37.252%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock rise edge)      0.000     0.000 r  
    M18                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  Clock_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.608     1.435    ProgramCounter_Component/Clk
    RAMB18_X0Y0          RAMB18E1                                     r  ProgramCounter_Component/PC_Memory_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      0.585     2.020 r  ProgramCounter_Component/PC_Memory_reg/DOADO[4]
                         net (fo=27, routed)          0.190     2.210    PCAdder_Component/PCResult[3]
    SLICE_X8Y0           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154     2.364 r  PCAdder_Component/PC_Memory_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.364    PCAdder_Component/PC_Memory_reg_i_3_n_0
    SLICE_X8Y1           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.417 r  PCAdder_Component/PC_Memory_reg_i_2/O[0]
                         net (fo=3, routed)           0.281     2.697    ProgramCounter_Component/inB[4]
    RAMB18_X0Y0          RAMB18E1                                     r  ProgramCounter_Component/PC_Memory_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock Clock rise edge)      0.000     0.000 r  
    M18                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  Clock_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.878     1.952    ProgramCounter_Component/Clk
    RAMB18_X0Y0          RAMB18E1                                     r  ProgramCounter_Component/PC_Memory_reg/CLKARDCLK
                         clock pessimism             -0.516     1.435    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.123     1.558    ProgramCounter_Component/PC_Memory_reg
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           2.697    
  -------------------------------------------------------------------
                         slack                                  1.139    

Slack (MET) :             1.218ns  (arrival time - required time)
  Source:                 ProgramCounter_Component/PC_Memory_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by Clock  {rise@0.000ns fall@14.150ns period=28.300ns})
  Destination:            ProgramCounter_Component/PC_Memory_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by Clock  {rise@0.000ns fall@14.150ns period=28.300ns})
  Path Group:             Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clock rise@0.000ns - Clock rise@0.000ns)
  Data Path Delay:        1.338ns  (logic 0.696ns (52.023%)  route 0.642ns (47.977%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock rise edge)      0.000     0.000 r  
    M18                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  Clock_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.608     1.435    ProgramCounter_Component/Clk
    RAMB18_X0Y0          RAMB18E1                                     r  ProgramCounter_Component/PC_Memory_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      0.585     2.020 r  ProgramCounter_Component/PC_Memory_reg/DOADO[6]
                         net (fo=2, routed)           0.191     2.211    PCAdder_Component/PCResult[5]
    SLICE_X8Y1           CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     2.322 r  PCAdder_Component/PC_Memory_reg_i_2/O[1]
                         net (fo=3, routed)           0.451     2.773    ProgramCounter_Component/inB[5]
    RAMB18_X0Y0          RAMB18E1                                     r  ProgramCounter_Component/PC_Memory_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock Clock rise edge)      0.000     0.000 r  
    M18                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  Clock_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.878     1.952    ProgramCounter_Component/Clk
    RAMB18_X0Y0          RAMB18E1                                     r  ProgramCounter_Component/PC_Memory_reg/CLKARDCLK
                         clock pessimism             -0.516     1.435    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.120     1.555    ProgramCounter_Component/PC_Memory_reg
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           2.773    
  -------------------------------------------------------------------
                         slack                                  1.218    

Slack (MET) :             1.282ns  (arrival time - required time)
  Source:                 ProgramCounter_Component/PC_Memory_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by Clock  {rise@0.000ns fall@14.150ns period=28.300ns})
  Destination:            Register_File_Component/Register_Memory_reg_1/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by Clock  {rise@0.000ns fall@14.150ns period=28.300ns})
  Path Group:             Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clock rise@0.000ns - Clock rise@0.000ns)
  Data Path Delay:        1.414ns  (logic 0.634ns (44.827%)  route 0.780ns (55.173%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock rise edge)      0.000     0.000 r  
    M18                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  Clock_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.608     1.435    ProgramCounter_Component/Clk
    RAMB18_X0Y0          RAMB18E1                                     r  ProgramCounter_Component/PC_Memory_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      0.585     2.020 r  ProgramCounter_Component/PC_Memory_reg/DOADO[3]
                         net (fo=24, routed)          0.466     2.486    ProgramCounter_Component/PCResult[2]
    SLICE_X7Y5           LUT4 (Prop_lut4_I3_O)        0.049     2.535 r  ProgramCounter_Component/Register_Memory_reg_1_i_7/O
                         net (fo=2, routed)           0.315     2.850    Register_File_Component/WriteRegister[1]
    RAMB18_X0Y2          RAMB18E1                                     r  Register_File_Component/Register_Memory_reg_1/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock Clock rise edge)      0.000     0.000 r  
    M18                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  Clock_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.878     1.952    Register_File_Component/Clk
    RAMB18_X0Y2          RAMB18E1                                     r  Register_File_Component/Register_Memory_reg_1/CLKBWRCLK
                         clock pessimism             -0.500     1.451    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.116     1.567    Register_File_Component/Register_Memory_reg_1
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           2.850    
  -------------------------------------------------------------------
                         slack                                  1.282    

Slack (MET) :             1.282ns  (arrival time - required time)
  Source:                 ProgramCounter_Component/PC_Memory_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by Clock  {rise@0.000ns fall@14.150ns period=28.300ns})
  Destination:            Register_File_Component/Register_Memory_reg_2/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by Clock  {rise@0.000ns fall@14.150ns period=28.300ns})
  Path Group:             Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clock rise@0.000ns - Clock rise@0.000ns)
  Data Path Delay:        1.414ns  (logic 0.634ns (44.827%)  route 0.780ns (55.173%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock rise edge)      0.000     0.000 r  
    M18                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  Clock_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.608     1.435    ProgramCounter_Component/Clk
    RAMB18_X0Y0          RAMB18E1                                     r  ProgramCounter_Component/PC_Memory_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      0.585     2.020 r  ProgramCounter_Component/PC_Memory_reg/DOADO[3]
                         net (fo=24, routed)          0.466     2.486    ProgramCounter_Component/PCResult[2]
    SLICE_X7Y5           LUT4 (Prop_lut4_I3_O)        0.049     2.535 r  ProgramCounter_Component/Register_Memory_reg_1_i_7/O
                         net (fo=2, routed)           0.315     2.850    Register_File_Component/WriteRegister[1]
    RAMB18_X0Y3          RAMB18E1                                     r  Register_File_Component/Register_Memory_reg_2/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock Clock rise edge)      0.000     0.000 r  
    M18                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  Clock_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.878     1.952    Register_File_Component/Clk
    RAMB18_X0Y3          RAMB18E1                                     r  Register_File_Component/Register_Memory_reg_2/CLKBWRCLK
                         clock pessimism             -0.500     1.451    
    RAMB18_X0Y3          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.116     1.567    Register_File_Component/Register_Memory_reg_2
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           2.850    
  -------------------------------------------------------------------
                         slack                                  1.282    

Slack (MET) :             1.306ns  (arrival time - required time)
  Source:                 ProgramCounter_Component/PC_Memory_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by Clock  {rise@0.000ns fall@14.150ns period=28.300ns})
  Destination:            Register_File_Component/Register_Memory_reg_1/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by Clock  {rise@0.000ns fall@14.150ns period=28.300ns})
  Path Group:             Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clock rise@0.000ns - Clock rise@0.000ns)
  Data Path Delay:        1.440ns  (logic 0.630ns (43.755%)  route 0.810ns (56.245%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock rise edge)      0.000     0.000 r  
    M18                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  Clock_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.608     1.435    ProgramCounter_Component/Clk
    RAMB18_X0Y0          RAMB18E1                                     r  ProgramCounter_Component/PC_Memory_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      0.585     2.020 r  ProgramCounter_Component/PC_Memory_reg/DOADO[2]
                         net (fo=24, routed)          0.493     2.514    ProgramCounter_Component/PCResult[1]
    SLICE_X7Y5           LUT4 (Prop_lut4_I2_O)        0.045     2.559 r  ProgramCounter_Component/Register_Memory_reg_1_i_8/O
                         net (fo=2, routed)           0.317     2.875    Register_File_Component/WriteRegister[0]
    RAMB18_X0Y2          RAMB18E1                                     r  Register_File_Component/Register_Memory_reg_1/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock Clock rise edge)      0.000     0.000 r  
    M18                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  Clock_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.878     1.952    Register_File_Component/Clk
    RAMB18_X0Y2          RAMB18E1                                     r  Register_File_Component/Register_Memory_reg_1/CLKBWRCLK
                         clock pessimism             -0.500     1.451    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.118     1.569    Register_File_Component/Register_Memory_reg_1
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           2.875    
  -------------------------------------------------------------------
                         slack                                  1.306    

Slack (MET) :             1.306ns  (arrival time - required time)
  Source:                 ProgramCounter_Component/PC_Memory_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by Clock  {rise@0.000ns fall@14.150ns period=28.300ns})
  Destination:            Register_File_Component/Register_Memory_reg_2/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by Clock  {rise@0.000ns fall@14.150ns period=28.300ns})
  Path Group:             Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clock rise@0.000ns - Clock rise@0.000ns)
  Data Path Delay:        1.440ns  (logic 0.630ns (43.755%)  route 0.810ns (56.245%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock rise edge)      0.000     0.000 r  
    M18                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  Clock_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.608     1.435    ProgramCounter_Component/Clk
    RAMB18_X0Y0          RAMB18E1                                     r  ProgramCounter_Component/PC_Memory_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      0.585     2.020 r  ProgramCounter_Component/PC_Memory_reg/DOADO[2]
                         net (fo=24, routed)          0.493     2.514    ProgramCounter_Component/PCResult[1]
    SLICE_X7Y5           LUT4 (Prop_lut4_I2_O)        0.045     2.559 r  ProgramCounter_Component/Register_Memory_reg_1_i_8/O
                         net (fo=2, routed)           0.317     2.875    Register_File_Component/WriteRegister[0]
    RAMB18_X0Y3          RAMB18E1                                     r  Register_File_Component/Register_Memory_reg_2/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock Clock rise edge)      0.000     0.000 r  
    M18                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  Clock_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.878     1.952    Register_File_Component/Clk
    RAMB18_X0Y3          RAMB18E1                                     r  Register_File_Component/Register_Memory_reg_2/CLKBWRCLK
                         clock pessimism             -0.500     1.451    
    RAMB18_X0Y3          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.118     1.569    Register_File_Component/Register_Memory_reg_2
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           2.875    
  -------------------------------------------------------------------
                         slack                                  1.306    

Slack (MET) :             1.307ns  (arrival time - required time)
  Source:                 ProgramCounter_Component/PC_Memory_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by Clock  {rise@0.000ns fall@14.150ns period=28.300ns})
  Destination:            Register_File_Component/Register_Memory_reg_1/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by Clock  {rise@0.000ns fall@14.150ns period=28.300ns})
  Path Group:             Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clock rise@0.000ns - Clock rise@0.000ns)
  Data Path Delay:        1.506ns  (logic 0.630ns (41.841%)  route 0.876ns (58.159%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock rise edge)      0.000     0.000 r  
    M18                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  Clock_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.608     1.435    ProgramCounter_Component/Clk
    RAMB18_X0Y0          RAMB18E1                                     r  ProgramCounter_Component/PC_Memory_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      0.585     2.020 r  ProgramCounter_Component/PC_Memory_reg/DOADO[5]
                         net (fo=28, routed)          0.561     2.582    ProgramCounter_Component/PCResult[4]
    SLICE_X7Y6           LUT3 (Prop_lut3_I2_O)        0.045     2.627 r  ProgramCounter_Component/Register_Memory_reg_1_i_6/O
                         net (fo=2, routed)           0.314     2.941    Register_File_Component/WriteRegister[2]
    RAMB18_X0Y2          RAMB18E1                                     r  Register_File_Component/Register_Memory_reg_1/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock Clock rise edge)      0.000     0.000 r  
    M18                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  Clock_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.878     1.952    Register_File_Component/Clk
    RAMB18_X0Y2          RAMB18E1                                     r  Register_File_Component/Register_Memory_reg_1/CLKBWRCLK
                         clock pessimism             -0.500     1.451    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     1.634    Register_File_Component/Register_Memory_reg_1
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           2.941    
  -------------------------------------------------------------------
                         slack                                  1.307    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Clock
Waveform(ns):       { 0.000 14.150 }
Period(ns):         28.300
Sources:            { Clock }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     RAMB18E1/CLKARDCLK  n/a            2.944         28.300      25.356     RAMB18_X0Y0    ProgramCounter_Component/PC_Memory_reg/CLKARDCLK
Min Period  n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         28.300      25.356     RAMB18_X0Y0    ProgramCounter_Component/PC_Memory_reg/CLKBWRCLK
Min Period  n/a     RAMB18E1/CLKARDCLK  n/a            2.944         28.300      25.356     RAMB18_X0Y2    Register_File_Component/Register_Memory_reg_1/CLKARDCLK
Min Period  n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         28.300      25.356     RAMB18_X0Y2    Register_File_Component/Register_Memory_reg_1/CLKBWRCLK
Min Period  n/a     RAMB18E1/CLKARDCLK  n/a            2.944         28.300      25.356     RAMB18_X0Y3    Register_File_Component/Register_Memory_reg_2/CLKARDCLK
Min Period  n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         28.300      25.356     RAMB18_X0Y3    Register_File_Component/Register_Memory_reg_2/CLKBWRCLK
Min Period  n/a     BUFG/I              n/a            2.155         28.300      26.145     BUFGCTRL_X0Y0  Clock_IBUF_BUFG_inst/I



