#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Wed Aug 13 15:20:50 2025
# Process ID         : 36106
# Current directory  : /home/wangjiakun/Development/emperor_soc/hardware/emperor.runs/impl_1
# Command line       : vivado -log top_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source top_wrapper.tcl -notrace
# Log file           : /home/wangjiakun/Development/emperor_soc/hardware/emperor.runs/impl_1/top_wrapper.vdi
# Journal file       : /home/wangjiakun/Development/emperor_soc/hardware/emperor.runs/impl_1/vivado.jou
# Running On         : wangjiakun-Inspiron-14-Plus-7430
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.1 LTS
# Processor Detail   : 13th Gen Intel(R) Core(TM) i7-13620H
# CPU Frequency      : 400.282 MHz
# CPU Physical cores : 10
# CPU Logical cores  : 16
# Host memory        : 16438 MB
# Swap memory        : 4294 MB
# Total Virtual      : 20733 MB
# Available Virtual  : 6982 MB
#-----------------------------------------------------------
source top_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/wangjiakun/Development/emperor_soc/hardware/subsystems/mmio'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.2/data/ip'.
Command: link_design -top top_wrapper -part xc7a200tfbg676-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: [Project 1-454] Reading design checkpoint '/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_clk_wiz_2/top_clk_wiz_2.dcp' for cell 'top_i/clk_wiz'
INFO: [Project 1-454] Reading design checkpoint '/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_ila_0_1/top_ila_0_1.dcp' for cell 'top_i/ila_0'
INFO: [Project 1-454] Reading design checkpoint '/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_ila_1_0/top_ila_1_0.dcp' for cell 'top_i/ila_1'
INFO: [Project 1-454] Reading design checkpoint '/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_mdm_1_0/top_mdm_1_0.dcp' for cell 'top_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint '/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_microblaze_riscv_0_0/top_microblaze_riscv_0_0.dcp' for cell 'top_i/microblaze_riscv_0'
INFO: [Project 1-454] Reading design checkpoint '/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_mmio_subsystem_1_0/top_mmio_subsystem_1_0.dcp' for cell 'top_i/mmio_subsystem_1'
INFO: [Project 1-454] Reading design checkpoint '/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_rst_clk_wiz_100M_1/top_rst_clk_wiz_100M_1.dcp' for cell 'top_i/rst_clk_wiz_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_dlmb_bram_if_cntlr_0/top_dlmb_bram_if_cntlr_0.dcp' for cell 'top_i/microblaze_riscv_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_dlmb_v10_0/top_dlmb_v10_0.dcp' for cell 'top_i/microblaze_riscv_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint '/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_ilmb_bram_if_cntlr_0/top_ilmb_bram_if_cntlr_0.dcp' for cell 'top_i/microblaze_riscv_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_ilmb_v10_0/top_ilmb_v10_0.dcp' for cell 'top_i/microblaze_riscv_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint '/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_lmb_bram_0/top_lmb_bram_0.dcp' for cell 'top_i/microblaze_riscv_0_local_memory/lmb_bram'
Netlist sorting complete. Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1835.141 ; gain = 0.000 ; free physical = 552 ; free virtual = 6078
INFO: [Netlist 29-17] Analyzing 559 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: top_i/ila_0 UUID: 09db4b93-0b7e-50f4-9b38-98d946757f3c 
INFO: [Chipscope 16-324] Core: top_i/ila_1 UUID: f178a93f-6110-5027-8edc-7404612e6827 
Parsing XDC File [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_clk_wiz_2/top_clk_wiz_2_board.xdc] for cell 'top_i/clk_wiz/inst'
Finished Parsing XDC File [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_clk_wiz_2/top_clk_wiz_2_board.xdc] for cell 'top_i/clk_wiz/inst'
Parsing XDC File [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_clk_wiz_2/top_clk_wiz_2.xdc] for cell 'top_i/clk_wiz/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_clk_wiz_2/top_clk_wiz_2.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_clk_wiz_2/top_clk_wiz_2.xdc:54]
Finished Parsing XDC File [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_clk_wiz_2/top_clk_wiz_2.xdc] for cell 'top_i/clk_wiz/inst'
Parsing XDC File [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_microblaze_riscv_0_0/top_microblaze_riscv_0_0.xdc] for cell 'top_i/microblaze_riscv_0/U0'
Finished Parsing XDC File [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_microblaze_riscv_0_0/top_microblaze_riscv_0_0.xdc] for cell 'top_i/microblaze_riscv_0/U0'
Parsing XDC File [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_rst_clk_wiz_100M_1/top_rst_clk_wiz_100M_1_board.xdc] for cell 'top_i/rst_clk_wiz_100M/U0'
Finished Parsing XDC File [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_rst_clk_wiz_100M_1/top_rst_clk_wiz_100M_1_board.xdc] for cell 'top_i/rst_clk_wiz_100M/U0'
Parsing XDC File [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_rst_clk_wiz_100M_1/top_rst_clk_wiz_100M_1.xdc] for cell 'top_i/rst_clk_wiz_100M/U0'
Finished Parsing XDC File [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_rst_clk_wiz_100M_1/top_rst_clk_wiz_100M_1.xdc] for cell 'top_i/rst_clk_wiz_100M/U0'
Parsing XDC File [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_ila_0_1/ila_v6_2/constraints/ila_impl.xdc] for cell 'top_i/ila_0/inst'
Finished Parsing XDC File [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_ila_0_1/ila_v6_2/constraints/ila_impl.xdc] for cell 'top_i/ila_0/inst'
Parsing XDC File [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_ila_0_1/ila_v6_2/constraints/ila.xdc] for cell 'top_i/ila_0/inst'
Finished Parsing XDC File [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_ila_0_1/ila_v6_2/constraints/ila.xdc] for cell 'top_i/ila_0/inst'
Parsing XDC File [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_ila_1_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'top_i/ila_1/inst'
Finished Parsing XDC File [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_ila_1_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'top_i/ila_1/inst'
Parsing XDC File [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_ila_1_0/ila_v6_2/constraints/ila.xdc] for cell 'top_i/ila_1/inst'
Finished Parsing XDC File [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_ila_1_0/ila_v6_2/constraints/ila.xdc] for cell 'top_i/ila_1/inst'
Parsing XDC File [/home/wangjiakun/Development/emperor_soc/hardware/emperor.srcs/constrs_1/new/mmio_subsystem.xdc]
Finished Parsing XDC File [/home/wangjiakun/Development/emperor_soc/hardware/emperor.srcs/constrs_1/new/mmio_subsystem.xdc]
Parsing XDC File [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_mdm_1_0/top_mdm_1_0.xdc] for cell 'top_i/mdm_1/U0'
Finished Parsing XDC File [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_mdm_1_0/top_mdm_1_0.xdc] for cell 'top_i/mdm_1/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'top_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_microblaze_riscv_0_0/data/riscv_bootloop.elf 
INFO: [Project 1-1687] 4 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2635.629 ; gain = 0.000 ; free physical = 293 ; free virtual = 5505
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 292 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 228 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 48 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 16 instances

28 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2635.629 ; gain = 1069.996 ; free physical = 271 ; free virtual = 5505
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2655.684 ; gain = 20.055 ; free physical = 781 ; free virtual = 5413

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1b42e3428

Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2686.496 ; gain = 30.812 ; free physical = 353 ; free virtual = 5395

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup

Phase 1.1.1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = 4532ab2bdb141ad5.
Done building netlist checker database: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3021.207 ; gain = 0.000 ; free physical = 338 ; free virtual = 5066
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3021.207 ; gain = 0.000 ; free physical = 310 ; free virtual = 5114
Phase 1.1.1 Generate And Synthesize Debug Cores | Checksum: 19929d1f3

Time (s): cpu = 00:00:15 ; elapsed = 00:00:36 . Memory (MB): peak = 3021.207 ; gain = 20.812 ; free physical = 291 ; free virtual = 5117
Phase 1.1 Core Generation And Design Setup | Checksum: 19929d1f3

Time (s): cpu = 00:00:15 ; elapsed = 00:00:36 . Memory (MB): peak = 3021.207 ; gain = 20.812 ; free physical = 275 ; free virtual = 5115

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 19929d1f3

Time (s): cpu = 00:00:15 ; elapsed = 00:00:36 . Memory (MB): peak = 3021.207 ; gain = 20.812 ; free physical = 247 ; free virtual = 5109
Phase 1 Initialization | Checksum: 19929d1f3

Time (s): cpu = 00:00:15 ; elapsed = 00:00:36 . Memory (MB): peak = 3021.207 ; gain = 20.812 ; free physical = 244 ; free virtual = 5106

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 19929d1f3

Time (s): cpu = 00:00:16 ; elapsed = 00:00:36 . Memory (MB): peak = 3021.207 ; gain = 20.812 ; free physical = 298 ; free virtual = 5133

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 19929d1f3

Time (s): cpu = 00:00:16 ; elapsed = 00:00:36 . Memory (MB): peak = 3021.207 ; gain = 20.812 ; free physical = 380 ; free virtual = 5160
Phase 2 Timer Update And Timing Data Collection | Checksum: 19929d1f3

Time (s): cpu = 00:00:16 ; elapsed = 00:00:36 . Memory (MB): peak = 3021.207 ; gain = 20.812 ; free physical = 377 ; free virtual = 5161

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 2 inverters resulting in an inversion of 21 pins
INFO: [Opt 31-138] Pushed 4 inverter(s) to 5 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1b51d9e4b

Time (s): cpu = 00:00:16 ; elapsed = 00:00:37 . Memory (MB): peak = 3021.207 ; gain = 20.812 ; free physical = 353 ; free virtual = 5161
Retarget | Checksum: 1b51d9e4b
INFO: [Opt 31-389] Phase Retarget created 70 cells and removed 124 cells
INFO: [Opt 31-1021] In phase Retarget, 86 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1ce891b95

Time (s): cpu = 00:00:16 ; elapsed = 00:00:37 . Memory (MB): peak = 3021.207 ; gain = 20.812 ; free physical = 308 ; free virtual = 5139
Constant propagation | Checksum: 1ce891b95
INFO: [Opt 31-389] Phase Constant propagation created 4 cells and removed 45 cells
INFO: [Opt 31-1021] In phase Constant propagation, 53 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3021.207 ; gain = 0.000 ; free physical = 1159 ; free virtual = 5114
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3021.207 ; gain = 0.000 ; free physical = 925 ; free virtual = 5086
Phase 5 Sweep | Checksum: 1c275b511

Time (s): cpu = 00:00:17 ; elapsed = 00:00:37 . Memory (MB): peak = 3021.207 ; gain = 20.812 ; free physical = 781 ; free virtual = 5084
Sweep | Checksum: 1c275b511
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 128 cells
INFO: [Opt 31-1021] In phase Sweep, 1390 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG top_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst to drive 51 load(s) on clock net top_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG
INFO: [Opt 31-194] Inserted BUFG top_i/mmio_subsystem_1/inst/control/r_addr_reg[1]_1[0]_BUFG_inst to drive 32 load(s) on clock net top_i/mmio_subsystem_1/inst/control/r_addr_reg[1]_1_BUFG[0]
INFO: [Opt 31-193] Inserted 2 BUFG(s) on clock nets
Phase 6 BUFG optimization | Checksum: 2079ba78a

Time (s): cpu = 00:00:17 ; elapsed = 00:00:37 . Memory (MB): peak = 3053.223 ; gain = 52.828 ; free physical = 600 ; free virtual = 5079
BUFG optimization | Checksum: 2079ba78a
INFO: [Opt 31-662] Phase BUFG optimization created 2 cells of which 2 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 2079ba78a

Time (s): cpu = 00:00:17 ; elapsed = 00:00:37 . Memory (MB): peak = 3053.223 ; gain = 52.828 ; free physical = 547 ; free virtual = 5079
Shift Register Optimization | Checksum: 2079ba78a
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 28856dc49

Time (s): cpu = 00:00:17 ; elapsed = 00:00:37 . Memory (MB): peak = 3053.223 ; gain = 52.828 ; free physical = 476 ; free virtual = 5077
Post Processing Netlist | Checksum: 28856dc49
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 61 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 22353046b

Time (s): cpu = 00:00:17 ; elapsed = 00:00:37 . Memory (MB): peak = 3053.223 ; gain = 52.828 ; free physical = 400 ; free virtual = 5078

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3053.223 ; gain = 0.000 ; free physical = 351 ; free virtual = 5079
Phase 9.2 Verifying Netlist Connectivity | Checksum: 22353046b

Time (s): cpu = 00:00:17 ; elapsed = 00:00:37 . Memory (MB): peak = 3053.223 ; gain = 52.828 ; free physical = 350 ; free virtual = 5079
Phase 9 Finalization | Checksum: 22353046b

Time (s): cpu = 00:00:17 ; elapsed = 00:00:37 . Memory (MB): peak = 3053.223 ; gain = 52.828 ; free physical = 348 ; free virtual = 5080
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              70  |             124  |                                             86  |
|  Constant propagation         |               4  |              45  |                                             53  |
|  Sweep                        |               1  |             128  |                                           1390  |
|  BUFG optimization            |               2  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             61  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 22353046b

Time (s): cpu = 00:00:17 ; elapsed = 00:00:37 . Memory (MB): peak = 3053.223 ; gain = 52.828 ; free physical = 346 ; free virtual = 5077

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 5 BRAM(s) out of a total of 11 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 11 newly gated: 0 Total Ports: 22
Ending PowerOpt Patch Enables Task | Checksum: 1f541eb55

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3331.090 ; gain = 0.000 ; free physical = 408 ; free virtual = 4957
Ending Power Optimization Task | Checksum: 1f541eb55

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3331.090 ; gain = 277.867 ; free physical = 352 ; free virtual = 4954

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1f541eb55

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3331.090 ; gain = 0.000 ; free physical = 345 ; free virtual = 4950

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3331.090 ; gain = 0.000 ; free physical = 304 ; free virtual = 4958
Ending Netlist Obfuscation Task | Checksum: 16da63c23

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3331.090 ; gain = 0.000 ; free physical = 297 ; free virtual = 4956
INFO: [Common 17-83] Releasing license: Implementation
69 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:42 . Memory (MB): peak = 3331.090 ; gain = 695.461 ; free physical = 282 ; free virtual = 4958
INFO: [Vivado 12-24828] Executing command : report_drc -file top_wrapper_drc_opted.rpt -pb top_wrapper_drc_opted.pb -rpx top_wrapper_drc_opted.rpx
Command: report_drc -file top_wrapper_drc_opted.rpt -pb top_wrapper_drc_opted.pb -rpx top_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/wangjiakun/Development/emperor_soc/hardware/emperor.runs/impl_1/top_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3331.090 ; gain = 0.000 ; free physical = 284 ; free virtual = 4997
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3331.090 ; gain = 0.000 ; free physical = 276 ; free virtual = 4994
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3331.090 ; gain = 0.000 ; free physical = 253 ; free virtual = 4992
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3331.090 ; gain = 0.000 ; free physical = 362 ; free virtual = 5015
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3331.090 ; gain = 0.000 ; free physical = 362 ; free virtual = 5015
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3331.090 ; gain = 0.000 ; free physical = 353 ; free virtual = 5015
Write Physdb Complete: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3331.090 ; gain = 0.000 ; free physical = 346 ; free virtual = 5011
INFO: [Common 17-1381] The checkpoint '/home/wangjiakun/Development/emperor_soc/hardware/emperor.runs/impl_1/top_wrapper_opt.dcp' has been generated.
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3331.090 ; gain = 0.000 ; free physical = 1175 ; free virtual = 4950
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: f6602a59

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3331.090 ; gain = 0.000 ; free physical = 1167 ; free virtual = 4953
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3331.090 ; gain = 0.000 ; free physical = 1151 ; free virtual = 4951

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 211ad2c67

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.64 . Memory (MB): peak = 3331.090 ; gain = 0.000 ; free physical = 260 ; free virtual = 4989

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 2989ab915

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3331.090 ; gain = 0.000 ; free physical = 1046 ; free virtual = 4950

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 2989ab915

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3331.090 ; gain = 0.000 ; free physical = 991 ; free virtual = 4944
Phase 1 Placer Initialization | Checksum: 2989ab915

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3331.090 ; gain = 0.000 ; free physical = 923 ; free virtual = 4949

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 2f2ae2950

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3331.090 ; gain = 0.000 ; free physical = 275 ; free virtual = 4999

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 2a2b5b165

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 3331.090 ; gain = 0.000 ; free physical = 1203 ; free virtual = 4962

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 2a2b5b165

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 3331.090 ; gain = 0.000 ; free physical = 1157 ; free virtual = 4959

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 1d46f5445

Time (s): cpu = 00:00:33 ; elapsed = 00:00:09 . Memory (MB): peak = 3331.090 ; gain = 0.000 ; free physical = 1189 ; free virtual = 4798

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 1d46f5445

Time (s): cpu = 00:00:34 ; elapsed = 00:00:09 . Memory (MB): peak = 3331.090 ; gain = 0.000 ; free physical = 1509 ; free virtual = 4797

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 278 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 125 nets or LUTs. Breaked 0 LUT, combined 125 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3331.090 ; gain = 0.000 ; free physical = 246 ; free virtual = 4829

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            125  |                   125  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            125  |                   125  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 1025a9a43

Time (s): cpu = 00:00:36 ; elapsed = 00:00:10 . Memory (MB): peak = 3331.090 ; gain = 0.000 ; free physical = 512 ; free virtual = 4838
Phase 2.5 Global Place Phase2 | Checksum: 14c8548cd

Time (s): cpu = 00:00:37 ; elapsed = 00:00:11 . Memory (MB): peak = 3331.090 ; gain = 0.000 ; free physical = 197 ; free virtual = 4923
Phase 2 Global Placement | Checksum: 14c8548cd

Time (s): cpu = 00:00:37 ; elapsed = 00:00:11 . Memory (MB): peak = 3331.090 ; gain = 0.000 ; free physical = 221 ; free virtual = 4929

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1cbcde33c

Time (s): cpu = 00:00:39 ; elapsed = 00:00:11 . Memory (MB): peak = 3331.090 ; gain = 0.000 ; free physical = 1027 ; free virtual = 4918

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: d9ca2850

Time (s): cpu = 00:00:42 ; elapsed = 00:00:12 . Memory (MB): peak = 3331.090 ; gain = 0.000 ; free physical = 1287 ; free virtual = 4888

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 12fee2913

Time (s): cpu = 00:00:43 ; elapsed = 00:00:12 . Memory (MB): peak = 3331.090 ; gain = 0.000 ; free physical = 1176 ; free virtual = 4890

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 177136ce1

Time (s): cpu = 00:00:43 ; elapsed = 00:00:12 . Memory (MB): peak = 3331.090 ; gain = 0.000 ; free physical = 1148 ; free virtual = 4890

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1cd288b6e

Time (s): cpu = 00:00:46 ; elapsed = 00:00:14 . Memory (MB): peak = 3331.090 ; gain = 0.000 ; free physical = 210 ; free virtual = 4943

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 26f25ae9d

Time (s): cpu = 00:00:46 ; elapsed = 00:00:15 . Memory (MB): peak = 3331.090 ; gain = 0.000 ; free physical = 250 ; free virtual = 4958

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 249af80c8

Time (s): cpu = 00:00:46 ; elapsed = 00:00:15 . Memory (MB): peak = 3331.090 ; gain = 0.000 ; free physical = 184 ; free virtual = 4955
Phase 3 Detail Placement | Checksum: 249af80c8

Time (s): cpu = 00:00:46 ; elapsed = 00:00:15 . Memory (MB): peak = 3331.090 ; gain = 0.000 ; free physical = 201 ; free virtual = 4958

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2964794f9

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.791 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 18d7298f3

Time (s): cpu = 00:00:00.7 ; elapsed = 00:00:00.23 . Memory (MB): peak = 3331.090 ; gain = 0.000 ; free physical = 699 ; free virtual = 4951
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 24b57c8eb

Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:00.28 . Memory (MB): peak = 3331.090 ; gain = 0.000 ; free physical = 598 ; free virtual = 4941
Phase 4.1.1.1 BUFG Insertion | Checksum: 2964794f9

Time (s): cpu = 00:00:50 ; elapsed = 00:00:16 . Memory (MB): peak = 3331.090 ; gain = 0.000 ; free physical = 561 ; free virtual = 4941

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.791. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 25d4e47a2

Time (s): cpu = 00:00:51 ; elapsed = 00:00:16 . Memory (MB): peak = 3331.090 ; gain = 0.000 ; free physical = 456 ; free virtual = 4939

Time (s): cpu = 00:00:51 ; elapsed = 00:00:16 . Memory (MB): peak = 3331.090 ; gain = 0.000 ; free physical = 452 ; free virtual = 4939
Phase 4.1 Post Commit Optimization | Checksum: 25d4e47a2

Time (s): cpu = 00:00:51 ; elapsed = 00:00:16 . Memory (MB): peak = 3331.090 ; gain = 0.000 ; free physical = 422 ; free virtual = 4938

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 25d4e47a2

Time (s): cpu = 00:00:51 ; elapsed = 00:00:16 . Memory (MB): peak = 3331.090 ; gain = 0.000 ; free physical = 322 ; free virtual = 4939

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 25d4e47a2

Time (s): cpu = 00:00:51 ; elapsed = 00:00:16 . Memory (MB): peak = 3331.090 ; gain = 0.000 ; free physical = 262 ; free virtual = 4938
Phase 4.3 Placer Reporting | Checksum: 25d4e47a2

Time (s): cpu = 00:00:51 ; elapsed = 00:00:16 . Memory (MB): peak = 3331.090 ; gain = 0.000 ; free physical = 221 ; free virtual = 4939

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3331.090 ; gain = 0.000 ; free physical = 201 ; free virtual = 4941

Time (s): cpu = 00:00:51 ; elapsed = 00:00:16 . Memory (MB): peak = 3331.090 ; gain = 0.000 ; free physical = 201 ; free virtual = 4941
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 21a3080c8

Time (s): cpu = 00:00:51 ; elapsed = 00:00:16 . Memory (MB): peak = 3331.090 ; gain = 0.000 ; free physical = 170 ; free virtual = 4934
Ending Placer Task | Checksum: 190f3f047

Time (s): cpu = 00:00:51 ; elapsed = 00:00:16 . Memory (MB): peak = 3331.090 ; gain = 0.000 ; free physical = 218 ; free virtual = 4941
105 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:54 ; elapsed = 00:00:17 . Memory (MB): peak = 3331.090 ; gain = 0.000 ; free physical = 206 ; free virtual = 4947
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file top_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3331.090 ; gain = 0.000 ; free physical = 261 ; free virtual = 4915
INFO: [Vivado 12-24828] Executing command : report_io -file top_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.29 . Memory (MB): peak = 3331.090 ; gain = 0.000 ; free physical = 350 ; free virtual = 4947
INFO: [Vivado 12-24828] Executing command : report_utilization -file top_wrapper_utilization_placed.rpt -pb top_wrapper_utilization_placed.pb
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3331.090 ; gain = 0.000 ; free physical = 797 ; free virtual = 4930
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.4 . Memory (MB): peak = 3331.090 ; gain = 0.000 ; free physical = 249 ; free virtual = 4926
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3331.090 ; gain = 0.000 ; free physical = 230 ; free virtual = 4925
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3331.090 ; gain = 0.000 ; free physical = 198 ; free virtual = 4925
Wrote Netlist Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3331.090 ; gain = 0.000 ; free physical = 229 ; free virtual = 4928
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3331.090 ; gain = 0.000 ; free physical = 217 ; free virtual = 4932
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.46 . Memory (MB): peak = 3331.090 ; gain = 0.000 ; free physical = 205 ; free virtual = 4932
INFO: [Common 17-1381] The checkpoint '/home/wangjiakun/Development/emperor_soc/hardware/emperor.runs/impl_1/top_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.65 . Memory (MB): peak = 3331.090 ; gain = 0.000 ; free physical = 699 ; free virtual = 4919
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 1.791 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
116 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3331.090 ; gain = 0.000 ; free physical = 917 ; free virtual = 4921
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3331.090 ; gain = 0.000 ; free physical = 216 ; free virtual = 4902
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3331.090 ; gain = 0.000 ; free physical = 216 ; free virtual = 4902
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3331.090 ; gain = 0.000 ; free physical = 172 ; free virtual = 4900
Wrote Netlist Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3331.090 ; gain = 0.000 ; free physical = 241 ; free virtual = 4903
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3331.090 ; gain = 0.000 ; free physical = 236 ; free virtual = 4903
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.4 . Memory (MB): peak = 3331.090 ; gain = 0.000 ; free physical = 224 ; free virtual = 4903
INFO: [Common 17-1381] The checkpoint '/home/wangjiakun/Development/emperor_soc/hardware/emperor.runs/impl_1/top_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: e800226c ConstDB: 0 ShapeSum: 10d8e277 RouteDB: 981aeb64
Post Restoration Checksum: NetGraph: a56a89d6 | NumContArr: 3eaf5516 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2696bd426

Time (s): cpu = 00:00:40 ; elapsed = 00:00:32 . Memory (MB): peak = 3373.055 ; gain = 41.965 ; free physical = 209 ; free virtual = 4685

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2696bd426

Time (s): cpu = 00:00:40 ; elapsed = 00:00:32 . Memory (MB): peak = 3373.055 ; gain = 41.965 ; free physical = 216 ; free virtual = 4773

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2696bd426

Time (s): cpu = 00:00:40 ; elapsed = 00:00:32 . Memory (MB): peak = 3373.055 ; gain = 41.965 ; free physical = 173 ; free virtual = 4752
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 280ea8a85

Time (s): cpu = 00:00:47 ; elapsed = 00:00:35 . Memory (MB): peak = 3440.812 ; gain = 109.723 ; free physical = 457 ; free virtual = 4662
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.088  | TNS=0.000  | WHS=-0.561 | THS=-370.257|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 2fc3f8b8b

Time (s): cpu = 00:00:50 ; elapsed = 00:00:36 . Memory (MB): peak = 3440.812 ; gain = 109.723 ; free physical = 627 ; free virtual = 4658
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.088  | TNS=0.000  | WHS=-0.561 | THS=-3.418 |

Phase 2.4 Update Timing for Bus Skew | Checksum: 2882419c4

Time (s): cpu = 00:00:51 ; elapsed = 00:00:36 . Memory (MB): peak = 3440.812 ; gain = 109.723 ; free physical = 447 ; free virtual = 4657

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0126531 %
  Global Horizontal Routing Utilization  = 0.0123596 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 11004
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 10982
  Number of Partially Routed Nets     = 22
  Number of Node Overlaps             = 31

Phase 2 Router Initialization | Checksum: 2adc63dd2

Time (s): cpu = 00:00:52 ; elapsed = 00:00:37 . Memory (MB): peak = 3455.594 ; gain = 124.504 ; free physical = 218 ; free virtual = 4647

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 2adc63dd2

Time (s): cpu = 00:00:52 ; elapsed = 00:00:37 . Memory (MB): peak = 3455.594 ; gain = 124.504 ; free physical = 199 ; free virtual = 4646

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 118c84639

Time (s): cpu = 00:00:54 ; elapsed = 00:00:37 . Memory (MB): peak = 3455.594 ; gain = 124.504 ; free physical = 480 ; free virtual = 4635
Phase 4 Initial Routing | Checksum: 118c84639

Time (s): cpu = 00:00:54 ; elapsed = 00:00:37 . Memory (MB): peak = 3455.594 ; gain = 124.504 ; free physical = 468 ; free virtual = 4638

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 882
 Number of Nodes with overlaps = 42
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.140  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 230a7b3e0

Time (s): cpu = 00:01:00 ; elapsed = 00:00:40 . Memory (MB): peak = 3455.594 ; gain = 124.504 ; free physical = 161 ; free virtual = 4660
Phase 5 Rip-up And Reroute | Checksum: 230a7b3e0

Time (s): cpu = 00:01:00 ; elapsed = 00:00:40 . Memory (MB): peak = 3455.594 ; gain = 124.504 ; free physical = 188 ; free virtual = 4662

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1e0b47348

Time (s): cpu = 00:01:01 ; elapsed = 00:00:40 . Memory (MB): peak = 3455.594 ; gain = 124.504 ; free physical = 474 ; free virtual = 4637
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.213  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 6.1 Delay CleanUp | Checksum: 1b1a1bab3

Time (s): cpu = 00:01:01 ; elapsed = 00:00:40 . Memory (MB): peak = 3455.594 ; gain = 124.504 ; free physical = 455 ; free virtual = 4634

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 1b1a1bab3

Time (s): cpu = 00:01:01 ; elapsed = 00:00:40 . Memory (MB): peak = 3455.594 ; gain = 124.504 ; free physical = 440 ; free virtual = 4632
Phase 6 Delay and Skew Optimization | Checksum: 1b1a1bab3

Time (s): cpu = 00:01:01 ; elapsed = 00:00:40 . Memory (MB): peak = 3455.594 ; gain = 124.504 ; free physical = 432 ; free virtual = 4631

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.213  | TNS=0.000  | WHS=-0.561 | THS=-1.031 |


Phase 7.1.1 Lut RouteThru Assignment for hold
Phase 7.1.1 Lut RouteThru Assignment for hold | Checksum: 286c4751f

Time (s): cpu = 00:01:03 ; elapsed = 00:00:41 . Memory (MB): peak = 3455.594 ; gain = 124.504 ; free physical = 181 ; free virtual = 4642
Phase 7.1 Hold Fix Iter | Checksum: 286c4751f

Time (s): cpu = 00:01:03 ; elapsed = 00:00:41 . Memory (MB): peak = 3455.594 ; gain = 124.504 ; free physical = 215 ; free virtual = 4648

Phase 7.2 Additional Hold Fix
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.213  | TNS=0.000  | WHS=-0.561 | THS=-1.031 |

Phase 7.2 Additional Hold Fix | Checksum: 27f6b678c

Time (s): cpu = 00:01:04 ; elapsed = 00:00:41 . Memory (MB): peak = 3455.594 ; gain = 124.504 ; free physical = 749 ; free virtual = 4562

Phase 7.3 Non Free Resource Hold Fix Iter
Phase 7.3 Non Free Resource Hold Fix Iter | Checksum: 288953c61

Time (s): cpu = 00:01:05 ; elapsed = 00:00:42 . Memory (MB): peak = 3455.594 ; gain = 124.504 ; free physical = 276 ; free virtual = 4557
Phase 7 Post Hold Fix | Checksum: 288953c61

Time (s): cpu = 00:01:05 ; elapsed = 00:00:42 . Memory (MB): peak = 3455.594 ; gain = 124.504 ; free physical = 265 ; free virtual = 4553

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.705011 %
  Global Horizontal Routing Utilization  = 1.01302 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 288953c61

Time (s): cpu = 00:01:05 ; elapsed = 00:00:42 . Memory (MB): peak = 3455.594 ; gain = 124.504 ; free physical = 235 ; free virtual = 4548

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 288953c61

Time (s): cpu = 00:01:05 ; elapsed = 00:00:42 . Memory (MB): peak = 3455.594 ; gain = 124.504 ; free physical = 201 ; free virtual = 4557

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 2ea9bb70d

Time (s): cpu = 00:01:06 ; elapsed = 00:00:42 . Memory (MB): peak = 3455.594 ; gain = 124.504 ; free physical = 938 ; free virtual = 4568

Phase 11 Post Process Routing
WARNING: [Route 35-419] Router was unable to fix hold violation on pin top_i/ila_1/inst/ila_core_inst/shifted_data_in_reg[7][38]_srl8/D driven by global clock buffer BUFGCTRL_X0Y3.
Resolution: Run report_timing_summary to analyze the hold violations.
WARNING: [Route 35-419] Router was unable to fix hold violation on pin top_i/ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M_i_1/I0 driven by global clock buffer BUFGCTRL_X0Y3.
Resolution: Run report_timing_summary to analyze the hold violations.
Phase 11 Post Process Routing | Checksum: 2ea9bb70d

Time (s): cpu = 00:01:06 ; elapsed = 00:00:42 . Memory (MB): peak = 3455.594 ; gain = 124.504 ; free physical = 848 ; free virtual = 4568

Phase 12 Post Router Timing

Phase 12.1 Update Timing
Phase 12.1 Update Timing | Checksum: 2ea9bb70d

Time (s): cpu = 00:01:08 ; elapsed = 00:00:42 . Memory (MB): peak = 3455.594 ; gain = 124.504 ; free physical = 257 ; free virtual = 4558
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.213  | TNS=0.000  | WHS=-0.561 | THS=-1.031 |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 12 Post Router Timing | Checksum: 2ea9bb70d

Time (s): cpu = 00:01:08 ; elapsed = 00:00:43 . Memory (MB): peak = 3455.594 ; gain = 124.504 ; free physical = 185 ; free virtual = 4561
Total Elapsed time in route_design: 42.49 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: fc339526

Time (s): cpu = 00:01:08 ; elapsed = 00:00:43 . Memory (MB): peak = 3455.594 ; gain = 124.504 ; free physical = 164 ; free virtual = 4569
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: fc339526

Time (s): cpu = 00:01:08 ; elapsed = 00:00:43 . Memory (MB): peak = 3455.594 ; gain = 124.504 ; free physical = 174 ; free virtual = 4570

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
129 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:08 ; elapsed = 00:00:43 . Memory (MB): peak = 3455.594 ; gain = 124.504 ; free physical = 223 ; free virtual = 4579
INFO: [Vivado 12-24828] Executing command : report_drc -file top_wrapper_drc_routed.rpt -pb top_wrapper_drc_routed.pb -rpx top_wrapper_drc_routed.rpx
Command: report_drc -file top_wrapper_drc_routed.rpt -pb top_wrapper_drc_routed.pb -rpx top_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/wangjiakun/Development/emperor_soc/hardware/emperor.runs/impl_1/top_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file top_wrapper_methodology_drc_routed.rpt -pb top_wrapper_methodology_drc_routed.pb -rpx top_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file top_wrapper_methodology_drc_routed.rpt -pb top_wrapper_methodology_drc_routed.pb -rpx top_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/wangjiakun/Development/emperor_soc/hardware/emperor.runs/impl_1/top_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file top_wrapper_timing_summary_routed.rpt -pb top_wrapper_timing_summary_routed.pb -rpx top_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file top_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file top_wrapper_bus_skew_routed.rpt -pb top_wrapper_bus_skew_routed.pb -rpx top_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_route_status -file top_wrapper_route_status.rpt -pb top_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file top_wrapper_power_routed.rpt -pb top_wrapper_power_summary_routed.pb -rpx top_wrapper_power_routed.rpx
Command: report_power -file top_wrapper_power_routed.rpt -pb top_wrapper_power_summary_routed.pb -rpx top_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
149 Infos, 5 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file top_wrapper_clock_utilization_routed.rpt
generate_parallel_reports: Time (s): cpu = 00:00:27 ; elapsed = 00:00:09 . Memory (MB): peak = 3532.504 ; gain = 76.910 ; free physical = 390 ; free virtual = 4671
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3532.504 ; gain = 0.000 ; free physical = 334 ; free virtual = 4658
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.39 . Memory (MB): peak = 3532.504 ; gain = 0.000 ; free physical = 204 ; free virtual = 4601
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3532.504 ; gain = 0.000 ; free physical = 192 ; free virtual = 4602
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3532.504 ; gain = 0.000 ; free physical = 222 ; free virtual = 4630
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3532.504 ; gain = 0.000 ; free physical = 196 ; free virtual = 4630
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3532.504 ; gain = 0.000 ; free physical = 189 ; free virtual = 4633
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 3532.504 ; gain = 0.000 ; free physical = 179 ; free virtual = 4630
INFO: [Common 17-1381] The checkpoint '/home/wangjiakun/Development/emperor_soc/hardware/emperor.runs/impl_1/top_wrapper_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Wed Aug 13 15:23:08 2025...
