vhdl xil_defaultlib  \
"../../../bd/main_block/ip/main_block_mmio_0_0/sim/main_block_mmio_0_0.vhd" \
"../../../bd/main_block/ip/main_block_clockcontroller_0_0_1/sim/main_block_clockcontroller_0_0.vhd" \
"../../../bd/main_block/ip/main_block_mmu_1_0/sim/main_block_mmu_1_0.vhd" \
"../../../bd/main_block/sim/main_block.vhd" \

# Do not sort compile order
nosort
