[
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~INSTRUCTION_PAGE_WALKER|INSTRUCTION_PAGE_WALKER>io_st_s_output",
    "sources":[
      "~INSTRUCTION_PAGE_WALKER|INSTRUCTION_PAGE_WALKER>io_cmd_c_pause",
      "~INSTRUCTION_PAGE_WALKER|INSTRUCTION_PAGE_WALKER>io_cmd_c_reset"
    ]
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.options.TargetDirAnnotation",
    "directory":"."
  },
  {
    "class":"firrtl.options.OutputAnnotationFileAnnotation",
    "file":"INSTRUCTION_PAGE_WALKER"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"."
  }
]