# ğŸ” Sequence Detector (1011) using Verilog - Moore FSM

This project implements a **1011 sequence detector** using a **Moore finite state machine (FSM)** in Verilog. It detects a specific binary pattern (`1011`) in a serial input stream and outputs a high signal (`1`) whenever the sequence is recognized.

---

## ğŸ“Œ Problem Statement

Design a Moore finite state machine in Verilog to detect the sequence `1011` from a serial binary input. The detector should output `1` when the sequence is found and `0` otherwise. The design must be tested using a Verilog testbench and verified through waveform simulation.

---

## ğŸ’¡ Key Features

- âœ… Moore FSM: Output depends **only on the current state**
- âœ… Detects sequence: `1011`
- âœ… Supports overlapping detection
- âœ… Tested with a custom Verilog testbench
- âœ… Waveform verified

---

## ğŸ“‚ Files Included

| File Name                                 | Description                                   |
|------------------------------------------|-----------------------------------------------|
| `Sequence_Detector_MOORE_Verilog.v`      | Verilog source code of the Moore FSM          |
| `tb_Sequence_Detector_Moore_FSM_Verilog.v` | Verilog testbench for simulating the FSM     |
| `README.md`                              | Project documentation                         |

---

## ğŸš¦ FSM Design

### States

- `Zero` â€“ Initial state
- `One` â€“ Detected â€˜1â€™
- `OneZero` â€“ Detected â€˜10â€™
- `OneZeroOne` â€“ Detected â€˜101â€™
- `OneZeroOneOne` â€“ Detected `1011` â†’ Output = 1

### Transition Flow
| State           | Input = 1         | Input = 0        |
|-----------------|-------------------|------------------|
| Zero            | One               | Zero             |
| One             | One               | OneZero          |
| OneZero         | OneZeroOne        | Zero             |
| OneZeroOne      | OneZeroOneOne     | OneZero          |
| OneZeroOneOne   | One               | OneZero          |              OneZero









---

## ğŸ”¬ Simulation Insights

- âœ… Output depends **only** on current state (Moore logic)
- âœ… Detects `1011` correctly
- âœ… Output returns low after detection unless sequence continues
- âœ… Handles overlapping sequences

---

## ğŸ›  Tools Used

- ğŸ–¥ï¸ Language: **Verilog HDL**
- ğŸ§ª Simulator: **Vivado / ModelSim / any Verilog simulator**
- ğŸ“ Design: **RTL FSM Design**
- ğŸ§° Testbench: Included for verification

---

## ğŸ“š Educational Purpose

This project is a basic yet powerful introduction to FSM design in Verilog. It demonstrates:
- State transitions
- Pattern detection
- Moore FSM logic separation
- Testbench-based simulation

---

## ğŸ‘¨â€ğŸ’» Author

**Arkaprava Paul**  
B.Tech in Electronics and Electrical Engineering  
Minor in Computer Science and Engineering  
Indian Institute of Technology, Guwahati  
ğŸ“§ imapaul05@gmail.com | p.Arkaprava@iitg.ac.in  
ğŸ”— [LinkedIn](www.linkedin.com/in/arkaprava-paul-73223a314) 
This project is created as a part of learning digital design using Verilog and FSMs.

---

## ğŸ“œ License

This project is for educational purposes. Feel free to use and modify it with attribution.
