

================================================================
== Vivado HLS Report for 'fir_n11_strm'
================================================================
* Date:           Mon Mar  8 00:46:08 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        lab2-1_hls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.371 ns |   0.63 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- XFER_LOOP  |        ?|        ?|        20|         11|          2|     ?|    yes   |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    444|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        2|     33|    2519|    185|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    157|    -|
|Register         |        -|      -|    1222|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        2|     33|    3741|    786|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |     15|       3|      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------+-----------------------------+---------+-------+-----+-----+-----+
    |            Instance           |            Module           | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------------+-----------------------------+---------+-------+-----+-----+-----+
    |fir_n11_strm_AXILiteS_s_axi_U  |fir_n11_strm_AXILiteS_s_axi  |        2|      0|  154|  174|    0|
    |fir_n11_strm_mul_bkb_U1        |fir_n11_strm_mul_bkb         |        0|      3|  215|    1|    0|
    |fir_n11_strm_mul_bkb_U2        |fir_n11_strm_mul_bkb         |        0|      3|  215|    1|    0|
    |fir_n11_strm_mul_bkb_U3        |fir_n11_strm_mul_bkb         |        0|      3|  215|    1|    0|
    |fir_n11_strm_mul_bkb_U4        |fir_n11_strm_mul_bkb         |        0|      3|  215|    1|    0|
    |fir_n11_strm_mul_bkb_U5        |fir_n11_strm_mul_bkb         |        0|      3|  215|    1|    0|
    |fir_n11_strm_mul_bkb_U6        |fir_n11_strm_mul_bkb         |        0|      3|  215|    1|    0|
    |fir_n11_strm_mul_bkb_U7        |fir_n11_strm_mul_bkb         |        0|      3|  215|    1|    0|
    |fir_n11_strm_mul_bkb_U8        |fir_n11_strm_mul_bkb         |        0|      3|  215|    1|    0|
    |fir_n11_strm_mul_bkb_U9        |fir_n11_strm_mul_bkb         |        0|      3|  215|    1|    0|
    |fir_n11_strm_mul_bkb_U10       |fir_n11_strm_mul_bkb         |        0|      3|  215|    1|    0|
    |fir_n11_strm_mul_bkb_U11       |fir_n11_strm_mul_bkb         |        0|      3|  215|    1|    0|
    +-------------------------------+-----------------------------+---------+-------+-----+-----+-----+
    |Total                          |                             |        2|     33| 2519|  185|    0|
    +-------------------------------+-----------------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln22_fu_328_p2                |     +    |      0|  0|  38|          31|           1|
    |add_ln35_1_fu_547_p2              |     +    |      0|  0|  32|          32|          32|
    |add_ln35_2_fu_551_p2              |     +    |      0|  0|  32|          32|          32|
    |add_ln35_3_fu_560_p2              |     +    |      0|  0|  32|          32|          32|
    |add_ln35_4_fu_457_p2              |     +    |      0|  0|  39|          32|          32|
    |add_ln35_5_fu_538_p2              |     +    |      0|  0|  32|          32|          32|
    |add_ln35_6_fu_509_p2              |     +    |      0|  0|  32|          32|          32|
    |add_ln35_7_fu_513_p2              |     +    |      0|  0|  32|          32|          32|
    |add_ln35_8_fu_542_p2              |     +    |      0|  0|  32|          32|          32|
    |add_ln35_fu_556_p2                |     +    |      0|  0|  39|          32|          32|
    |pstrmOutput_TDATA_int             |     +    |      0|  0|  32|          32|          32|
    |ret_V_fu_307_p2                   |     +    |      0|  0|  40|          33|           2|
    |ap_block_pp0_stage6_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage7_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage8_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state20_io               |    and   |      0|  0|   2|           1|           1|
    |ap_block_state8_pp0_stage6_iter0  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln22_fu_323_p2               |   icmp   |      0|  0|  18|          31|          31|
    |ap_predicate_tran21to22_state12   |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 444|         422|         362|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |an32Coef_address0                      |  53|         12|    4|         48|
    |ap_NS_fsm                              |  59|         14|    1|         14|
    |ap_enable_reg_pp0_iter1                |   9|          2|    1|          2|
    |ap_phi_mux_n32XferCnt_0_phi_fu_276_p4  |   9|          2|   31|         62|
    |n32XferCnt_0_reg_272                   |   9|          2|   31|         62|
    |pstrmInput_TDATA_blk_n                 |   9|          2|    1|          2|
    |pstrmOutput_TDATA_blk_n                |   9|          2|    1|          2|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  | 157|         36|   70|        192|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln22_reg_634                  |  31|   0|   31|          0|
    |add_ln35_2_reg_796                |  32|   0|   32|          0|
    |add_ln35_4_reg_721                |  32|   0|   32|          0|
    |add_ln35_7_reg_761                |  32|   0|   32|          0|
    |add_ln35_8_reg_776                |  32|   0|   32|          0|
    |add_ln35_reg_806                  |  32|   0|   32|          0|
    |an32Coef_load_9_reg_756           |  32|   0|   32|          0|
    |an32ShiftReg_0                    |  32|   0|   32|          0|
    |an32ShiftReg_1                    |  32|   0|   32|          0|
    |an32ShiftReg_2                    |  32|   0|   32|          0|
    |an32ShiftReg_3                    |  32|   0|   32|          0|
    |an32ShiftReg_4                    |  32|   0|   32|          0|
    |an32ShiftReg_5                    |  32|   0|   32|          0|
    |an32ShiftReg_6                    |  32|   0|   32|          0|
    |an32ShiftReg_7                    |  32|   0|   32|          0|
    |an32ShiftReg_7_load_reg_644       |  32|   0|   32|          0|
    |an32ShiftReg_8                    |  32|   0|   32|          0|
    |an32ShiftReg_9                    |  32|   0|   32|          0|
    |ap_CS_fsm                         |  13|   0|   13|          0|
    |ap_enable_reg_pp0_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |icmp_ln22_reg_630                 |   1|   0|    1|          0|
    |icmp_ln22_reg_630_pp0_iter1_reg   |   1|   0|    1|          0|
    |mul_ln35_10_reg_741               |  32|   0|   32|          0|
    |mul_ln35_1_reg_746                |  32|   0|   32|          0|
    |mul_ln35_2_reg_706                |  32|   0|   32|          0|
    |mul_ln35_3_reg_711                |  32|   0|   32|          0|
    |mul_ln35_4_reg_726                |  32|   0|   32|          0|
    |mul_ln35_5_reg_766                |  32|   0|   32|          0|
    |mul_ln35_6_reg_781                |  32|   0|   32|          0|
    |mul_ln35_7_reg_786                |  32|   0|   32|          0|
    |mul_ln35_8_reg_791                |  32|   0|   32|          0|
    |mul_ln35_9_reg_801                |  32|   0|   32|          0|
    |mul_ln35_reg_696                  |  32|   0|   32|          0|
    |n32XferCnt_0_reg_272              |  31|   0|   31|          0|
    |reg_283                           |  32|   0|   32|          0|
    |reg_287                           |  32|   0|   32|          0|
    |reg_291                           |  32|   0|   32|          0|
    |reg_295                           |  32|   0|   32|          0|
    |reg_299                           |  32|   0|   32|          0|
    |tmp_1_reg_570                     |  31|   0|   31|          0|
    |tmp_data_V_1_reg_660              |  32|   0|   32|          0|
    |tmp_dest_V_reg_691                |   1|   0|    1|          0|
    |tmp_dest_V_reg_691_pp0_iter1_reg  |   1|   0|    1|          0|
    |tmp_id_V_reg_686                  |   1|   0|    1|          0|
    |tmp_id_V_reg_686_pp0_iter1_reg    |   1|   0|    1|          0|
    |tmp_keep_V_reg_666                |   4|   0|    4|          0|
    |tmp_keep_V_reg_666_pp0_iter1_reg  |   4|   0|    4|          0|
    |tmp_last_V_reg_681                |   1|   0|    1|          0|
    |tmp_last_V_reg_681_pp0_iter1_reg  |   1|   0|    1|          0|
    |tmp_strb_V_reg_671                |   4|   0|    4|          0|
    |tmp_strb_V_reg_671_pp0_iter1_reg  |   4|   0|    4|          0|
    |tmp_user_V_reg_676                |   1|   0|    1|          0|
    |tmp_user_V_reg_676_pp0_iter1_reg  |   1|   0|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |1222|   0| 1222|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+----------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+------------------------+-----+-----+------------+----------------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_AWADDR   |  in |    8|    s_axi   |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_ARADDR   |  in |    8|    s_axi   |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |       AXILiteS       |    scalar    |
|ap_clk                  |  in |    1| ap_ctrl_hs |     fir_n11_strm     | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |     fir_n11_strm     | return value |
|interrupt               | out |    1| ap_ctrl_hs |     fir_n11_strm     | return value |
|pstrmInput_TDATA        |  in |   32|    axis    |  pstrmInput_V_data_V |    pointer   |
|pstrmInput_TVALID       |  in |    1|    axis    |  pstrmInput_V_dest_V |    pointer   |
|pstrmInput_TREADY       | out |    1|    axis    |  pstrmInput_V_dest_V |    pointer   |
|pstrmInput_TDEST        |  in |    1|    axis    |  pstrmInput_V_dest_V |    pointer   |
|pstrmInput_TKEEP        |  in |    4|    axis    |  pstrmInput_V_keep_V |    pointer   |
|pstrmInput_TSTRB        |  in |    4|    axis    |  pstrmInput_V_strb_V |    pointer   |
|pstrmInput_TUSER        |  in |    1|    axis    |  pstrmInput_V_user_V |    pointer   |
|pstrmInput_TLAST        |  in |    1|    axis    |  pstrmInput_V_last_V |    pointer   |
|pstrmInput_TID          |  in |    1|    axis    |   pstrmInput_V_id_V  |    pointer   |
|pstrmOutput_TDATA       | out |   32|    axis    | pstrmOutput_V_data_V |    pointer   |
|pstrmOutput_TVALID      | out |    1|    axis    | pstrmOutput_V_dest_V |    pointer   |
|pstrmOutput_TREADY      |  in |    1|    axis    | pstrmOutput_V_dest_V |    pointer   |
|pstrmOutput_TDEST       | out |    1|    axis    | pstrmOutput_V_dest_V |    pointer   |
|pstrmOutput_TKEEP       | out |    4|    axis    | pstrmOutput_V_keep_V |    pointer   |
|pstrmOutput_TSTRB       | out |    4|    axis    | pstrmOutput_V_strb_V |    pointer   |
|pstrmOutput_TUSER       | out |    1|    axis    | pstrmOutput_V_user_V |    pointer   |
|pstrmOutput_TLAST       | out |    1|    axis    | pstrmOutput_V_last_V |    pointer   |
|pstrmOutput_TID         | out |    1|    axis    |  pstrmOutput_V_id_V  |    pointer   |
+------------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 11, depth = 20


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 22
* Pipeline : 1
  Pipeline-0 : II = 11, D = 20, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 2 
22 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.55>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %pstrmInput_V_data_V), !map !48"   --->   Operation 23 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %pstrmInput_V_keep_V), !map !54"   --->   Operation 24 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %pstrmInput_V_strb_V), !map !58"   --->   Operation 25 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %pstrmInput_V_user_V), !map !62"   --->   Operation 26 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %pstrmInput_V_last_V), !map !66"   --->   Operation 27 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %pstrmInput_V_id_V), !map !70"   --->   Operation 28 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %pstrmInput_V_dest_V), !map !74"   --->   Operation 29 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %pstrmOutput_V_data_V), !map !78"   --->   Operation 30 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %pstrmOutput_V_keep_V), !map !82"   --->   Operation 31 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %pstrmOutput_V_strb_V), !map !86"   --->   Operation 32 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %pstrmOutput_V_user_V), !map !90"   --->   Operation 33 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %pstrmOutput_V_last_V), !map !94"   --->   Operation 34 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %pstrmOutput_V_id_V), !map !98"   --->   Operation 35 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %pstrmOutput_V_dest_V), !map !102"   --->   Operation 36 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([12 x i32]* %an32Coef), !map !106"   --->   Operation 37 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %regXferLeng_V), !map !112"   --->   Operation 38 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @fir_n11_strm_str) nounwind"   --->   Operation 39 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (1.00ns)   --->   "%regXferLeng_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %regXferLeng_V)"   --->   Operation 40 'read' 'regXferLeng_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %regXferLeng_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [lab2-1_hls/FIR.cpp:6]   --->   Operation 41 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecMemCore([12 x i32]* %an32Coef, [1 x i8]* @p_str5, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str5, i32 -1, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5)" [lab2-1_hls/FIR.cpp:7]   --->   Operation 42 'specmemcore' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([12 x i32]* %an32Coef, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [lab2-1_hls/FIR.cpp:7]   --->   Operation 43 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %pstrmOutput_V_data_V, i4* %pstrmOutput_V_keep_V, i4* %pstrmOutput_V_strb_V, i1* %pstrmOutput_V_user_V, i1* %pstrmOutput_V_last_V, i1* %pstrmOutput_V_id_V, i1* %pstrmOutput_V_dest_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [lab2-1_hls/FIR.cpp:8]   --->   Operation 44 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %pstrmInput_V_data_V, i4* %pstrmInput_V_keep_V, i4* %pstrmInput_V_strb_V, i1* %pstrmInput_V_user_V, i1* %pstrmInput_V_last_V, i1* %pstrmInput_V_id_V, i1* %pstrmInput_V_dest_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [lab2-1_hls/FIR.cpp:9]   --->   Operation 45 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [lab2-1_hls/FIR.cpp:10]   --->   Operation 46 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln215 = zext i32 %regXferLeng_V_read to i33" [lab2-1_hls/FIR.cpp:20]   --->   Operation 47 'zext' 'zext_ln215' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (2.55ns)   --->   "%ret_V = add i33 %zext_ln215, 3" [lab2-1_hls/FIR.cpp:20]   --->   Operation 48 'add' 'ret_V' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_1 = call i31 @_ssdm_op_PartSelect.i31.i33.i32.i32(i33 %ret_V, i32 2, i32 32)" [lab2-1_hls/FIR.cpp:20]   --->   Operation 49 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%an32Coef_addr = getelementptr [12 x i32]* %an32Coef, i64 0, i64 10" [lab2-1_hls/FIR.cpp:35]   --->   Operation 50 'getelementptr' 'an32Coef_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%an32Coef_addr_1 = getelementptr [12 x i32]* %an32Coef, i64 0, i64 9" [lab2-1_hls/FIR.cpp:35]   --->   Operation 51 'getelementptr' 'an32Coef_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%an32Coef_addr_2 = getelementptr [12 x i32]* %an32Coef, i64 0, i64 8" [lab2-1_hls/FIR.cpp:35]   --->   Operation 52 'getelementptr' 'an32Coef_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%an32Coef_addr_3 = getelementptr [12 x i32]* %an32Coef, i64 0, i64 7" [lab2-1_hls/FIR.cpp:35]   --->   Operation 53 'getelementptr' 'an32Coef_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%an32Coef_addr_4 = getelementptr [12 x i32]* %an32Coef, i64 0, i64 6" [lab2-1_hls/FIR.cpp:35]   --->   Operation 54 'getelementptr' 'an32Coef_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%an32Coef_addr_5 = getelementptr [12 x i32]* %an32Coef, i64 0, i64 5" [lab2-1_hls/FIR.cpp:35]   --->   Operation 55 'getelementptr' 'an32Coef_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%an32Coef_addr_6 = getelementptr [12 x i32]* %an32Coef, i64 0, i64 4" [lab2-1_hls/FIR.cpp:35]   --->   Operation 56 'getelementptr' 'an32Coef_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%an32Coef_addr_7 = getelementptr [12 x i32]* %an32Coef, i64 0, i64 3" [lab2-1_hls/FIR.cpp:35]   --->   Operation 57 'getelementptr' 'an32Coef_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%an32Coef_addr_8 = getelementptr [12 x i32]* %an32Coef, i64 0, i64 2" [lab2-1_hls/FIR.cpp:35]   --->   Operation 58 'getelementptr' 'an32Coef_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%an32Coef_addr_9 = getelementptr [12 x i32]* %an32Coef, i64 0, i64 1" [lab2-1_hls/FIR.cpp:35]   --->   Operation 59 'getelementptr' 'an32Coef_addr_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%an32Coef_addr_10 = getelementptr [12 x i32]* %an32Coef, i64 0, i64 0" [lab2-1_hls/FIR.cpp:35]   --->   Operation 60 'getelementptr' 'an32Coef_addr_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (1.76ns)   --->   "br label %1" [lab2-1_hls/FIR.cpp:22]   --->   Operation 61 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.44>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%n32XferCnt_0 = phi i31 [ 0, %0 ], [ %add_ln22, %XFER_LOOP_end ]" [lab2-1_hls/FIR.cpp:22]   --->   Operation 62 'phi' 'n32XferCnt_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (2.47ns)   --->   "%icmp_ln22 = icmp ult i31 %n32XferCnt_0, %tmp_1" [lab2-1_hls/FIR.cpp:22]   --->   Operation 63 'icmp' 'icmp_ln22' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (2.52ns)   --->   "%add_ln22 = add i31 %n32XferCnt_0, 1" [lab2-1_hls/FIR.cpp:22]   --->   Operation 64 'add' 'add_ln22' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "br i1 %icmp_ln22, label %XFER_LOOP_begin, label %.loopexit" [lab2-1_hls/FIR.cpp:22]   --->   Operation 65 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [2/2] (2.32ns)   --->   "%an32Coef_load = load i32* %an32Coef_addr, align 4" [lab2-1_hls/FIR.cpp:35]   --->   Operation 66 'load' 'an32Coef_load' <Predicate = (icmp_ln22)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 67 [1/2] (2.32ns)   --->   "%an32Coef_load = load i32* %an32Coef_addr, align 4" [lab2-1_hls/FIR.cpp:35]   --->   Operation 67 'load' 'an32Coef_load' <Predicate = (icmp_ln22)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>
ST_3 : Operation 68 [2/2] (2.32ns)   --->   "%an32Coef_load_2 = load i32* %an32Coef_addr_2, align 4" [lab2-1_hls/FIR.cpp:35]   --->   Operation 68 'load' 'an32Coef_load_2' <Predicate = (icmp_ln22)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>

State 4 <SV = 3> <Delay = 3.95>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%an32ShiftReg_9_load = load i32* @an32ShiftReg_9, align 4" [lab2-1_hls/FIR.cpp:32]   --->   Operation 69 'load' 'an32ShiftReg_9_load' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_4 : Operation 70 [5/5] (3.95ns)   --->   "%mul_ln35 = mul nsw i32 %an32ShiftReg_9_load, %an32Coef_load" [lab2-1_hls/FIR.cpp:35]   --->   Operation 70 'mul' 'mul_ln35' <Predicate = (icmp_ln22)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/2] (2.32ns)   --->   "%an32Coef_load_2 = load i32* %an32Coef_addr_2, align 4" [lab2-1_hls/FIR.cpp:35]   --->   Operation 71 'load' 'an32Coef_load_2' <Predicate = (icmp_ln22)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>
ST_4 : Operation 72 [2/2] (2.32ns)   --->   "%an32Coef_load_3 = load i32* %an32Coef_addr_3, align 4" [lab2-1_hls/FIR.cpp:35]   --->   Operation 72 'load' 'an32Coef_load_3' <Predicate = (icmp_ln22)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>

State 5 <SV = 4> <Delay = 3.95>
ST_5 : Operation 73 [4/5] (3.95ns)   --->   "%mul_ln35 = mul nsw i32 %an32ShiftReg_9_load, %an32Coef_load" [lab2-1_hls/FIR.cpp:35]   --->   Operation 73 'mul' 'mul_ln35' <Predicate = (icmp_ln22)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%an32ShiftReg_7_load = load i32* @an32ShiftReg_7, align 4" [lab2-1_hls/FIR.cpp:32]   --->   Operation 74 'load' 'an32ShiftReg_7_load' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_5 : Operation 75 [5/5] (3.95ns)   --->   "%mul_ln35_2 = mul nsw i32 %an32ShiftReg_7_load, %an32Coef_load_2" [lab2-1_hls/FIR.cpp:35]   --->   Operation 75 'mul' 'mul_ln35_2' <Predicate = (icmp_ln22)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 76 [1/2] (2.32ns)   --->   "%an32Coef_load_3 = load i32* %an32Coef_addr_3, align 4" [lab2-1_hls/FIR.cpp:35]   --->   Operation 76 'load' 'an32Coef_load_3' <Predicate = (icmp_ln22)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>
ST_5 : Operation 77 [2/2] (2.32ns)   --->   "%an32Coef_load_4 = load i32* %an32Coef_addr_4, align 4" [lab2-1_hls/FIR.cpp:35]   --->   Operation 77 'load' 'an32Coef_load_4' <Predicate = (icmp_ln22)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>

State 6 <SV = 5> <Delay = 3.95>
ST_6 : Operation 78 [3/5] (3.95ns)   --->   "%mul_ln35 = mul nsw i32 %an32ShiftReg_9_load, %an32Coef_load" [lab2-1_hls/FIR.cpp:35]   --->   Operation 78 'mul' 'mul_ln35' <Predicate = (icmp_ln22)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 79 [4/5] (3.95ns)   --->   "%mul_ln35_2 = mul nsw i32 %an32ShiftReg_7_load, %an32Coef_load_2" [lab2-1_hls/FIR.cpp:35]   --->   Operation 79 'mul' 'mul_ln35_2' <Predicate = (icmp_ln22)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%an32ShiftReg_6_load = load i32* @an32ShiftReg_6, align 8" [lab2-1_hls/FIR.cpp:32]   --->   Operation 80 'load' 'an32ShiftReg_6_load' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "store i32 %an32ShiftReg_6_load, i32* @an32ShiftReg_7, align 4" [lab2-1_hls/FIR.cpp:32]   --->   Operation 81 'store' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_6 : Operation 82 [5/5] (3.95ns)   --->   "%mul_ln35_3 = mul nsw i32 %an32ShiftReg_6_load, %an32Coef_load_3" [lab2-1_hls/FIR.cpp:35]   --->   Operation 82 'mul' 'mul_ln35_3' <Predicate = (icmp_ln22)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 83 [1/2] (2.32ns)   --->   "%an32Coef_load_4 = load i32* %an32Coef_addr_4, align 4" [lab2-1_hls/FIR.cpp:35]   --->   Operation 83 'load' 'an32Coef_load_4' <Predicate = (icmp_ln22)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>
ST_6 : Operation 84 [2/2] (2.32ns)   --->   "%an32Coef_load_10 = load i32* %an32Coef_addr_10, align 4" [lab2-1_hls/FIR.cpp:35]   --->   Operation 84 'load' 'an32Coef_load_10' <Predicate = (icmp_ln22)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>

State 7 <SV = 6> <Delay = 3.95>
ST_7 : Operation 85 [2/5] (3.95ns)   --->   "%mul_ln35 = mul nsw i32 %an32ShiftReg_9_load, %an32Coef_load" [lab2-1_hls/FIR.cpp:35]   --->   Operation 85 'mul' 'mul_ln35' <Predicate = (icmp_ln22)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 86 [2/2] (2.32ns)   --->   "%an32Coef_load_1 = load i32* %an32Coef_addr_1, align 4" [lab2-1_hls/FIR.cpp:35]   --->   Operation 86 'load' 'an32Coef_load_1' <Predicate = (icmp_ln22)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>
ST_7 : Operation 87 [3/5] (3.95ns)   --->   "%mul_ln35_2 = mul nsw i32 %an32ShiftReg_7_load, %an32Coef_load_2" [lab2-1_hls/FIR.cpp:35]   --->   Operation 87 'mul' 'mul_ln35_2' <Predicate = (icmp_ln22)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 88 [4/5] (3.95ns)   --->   "%mul_ln35_3 = mul nsw i32 %an32ShiftReg_6_load, %an32Coef_load_3" [lab2-1_hls/FIR.cpp:35]   --->   Operation 88 'mul' 'mul_ln35_3' <Predicate = (icmp_ln22)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%an32ShiftReg_5_load = load i32* @an32ShiftReg_5, align 4" [lab2-1_hls/FIR.cpp:32]   --->   Operation 89 'load' 'an32ShiftReg_5_load' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "store i32 %an32ShiftReg_5_load, i32* @an32ShiftReg_6, align 8" [lab2-1_hls/FIR.cpp:32]   --->   Operation 90 'store' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_7 : Operation 91 [5/5] (3.95ns)   --->   "%mul_ln35_4 = mul nsw i32 %an32ShiftReg_5_load, %an32Coef_load_4" [lab2-1_hls/FIR.cpp:35]   --->   Operation 91 'mul' 'mul_ln35_4' <Predicate = (icmp_ln22)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 92 [1/2] (2.32ns)   --->   "%an32Coef_load_10 = load i32* %an32Coef_addr_10, align 4" [lab2-1_hls/FIR.cpp:35]   --->   Operation 92 'load' 'an32Coef_load_10' <Predicate = (icmp_ln22)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>

State 8 <SV = 7> <Delay = 3.95>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%empty_4 = call { i32, i4, i4, i1, i1, i1, i1 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P(i32* %pstrmInput_V_data_V, i4* %pstrmInput_V_keep_V, i4* %pstrmInput_V_strb_V, i1* %pstrmInput_V_user_V, i1* %pstrmInput_V_last_V, i1* %pstrmInput_V_id_V, i1* %pstrmInput_V_dest_V)" [lab2-1_hls/FIR.cpp:24]   --->   Operation 93 'read' 'empty_4' <Predicate = (icmp_ln22)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_data_V_1 = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_4, 0" [lab2-1_hls/FIR.cpp:24]   --->   Operation 94 'extractvalue' 'tmp_data_V_1' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_keep_V = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_4, 1" [lab2-1_hls/FIR.cpp:24]   --->   Operation 95 'extractvalue' 'tmp_keep_V' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_strb_V = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_4, 2" [lab2-1_hls/FIR.cpp:24]   --->   Operation 96 'extractvalue' 'tmp_strb_V' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_user_V = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_4, 3" [lab2-1_hls/FIR.cpp:24]   --->   Operation 97 'extractvalue' 'tmp_user_V' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_last_V = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_4, 4" [lab2-1_hls/FIR.cpp:24]   --->   Operation 98 'extractvalue' 'tmp_last_V' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_id_V = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_4, 5" [lab2-1_hls/FIR.cpp:24]   --->   Operation 99 'extractvalue' 'tmp_id_V' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_dest_V = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_4, 6" [lab2-1_hls/FIR.cpp:24]   --->   Operation 100 'extractvalue' 'tmp_dest_V' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_8 : Operation 101 [1/5] (3.95ns)   --->   "%mul_ln35 = mul nsw i32 %an32ShiftReg_9_load, %an32Coef_load" [lab2-1_hls/FIR.cpp:35]   --->   Operation 101 'mul' 'mul_ln35' <Predicate = (icmp_ln22)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 102 [1/2] (2.32ns)   --->   "%an32Coef_load_1 = load i32* %an32Coef_addr_1, align 4" [lab2-1_hls/FIR.cpp:35]   --->   Operation 102 'load' 'an32Coef_load_1' <Predicate = (icmp_ln22)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>
ST_8 : Operation 103 [2/5] (3.95ns)   --->   "%mul_ln35_2 = mul nsw i32 %an32ShiftReg_7_load, %an32Coef_load_2" [lab2-1_hls/FIR.cpp:35]   --->   Operation 103 'mul' 'mul_ln35_2' <Predicate = (icmp_ln22)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 104 [3/5] (3.95ns)   --->   "%mul_ln35_3 = mul nsw i32 %an32ShiftReg_6_load, %an32Coef_load_3" [lab2-1_hls/FIR.cpp:35]   --->   Operation 104 'mul' 'mul_ln35_3' <Predicate = (icmp_ln22)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 105 [4/5] (3.95ns)   --->   "%mul_ln35_4 = mul nsw i32 %an32ShiftReg_5_load, %an32Coef_load_4" [lab2-1_hls/FIR.cpp:35]   --->   Operation 105 'mul' 'mul_ln35_4' <Predicate = (icmp_ln22)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 106 [2/2] (2.32ns)   --->   "%an32Coef_load_5 = load i32* %an32Coef_addr_5, align 4" [lab2-1_hls/FIR.cpp:35]   --->   Operation 106 'load' 'an32Coef_load_5' <Predicate = (icmp_ln22)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>
ST_8 : Operation 107 [5/5] (3.95ns)   --->   "%mul_ln35_10 = mul nsw i32 %tmp_data_V_1, %an32Coef_load_10" [lab2-1_hls/FIR.cpp:35]   --->   Operation 107 'mul' 'mul_ln35_10' <Predicate = (icmp_ln22)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.95>
ST_9 : Operation 108 [1/1] (0.00ns)   --->   "%an32ShiftReg_8_load = load i32* @an32ShiftReg_8, align 16" [lab2-1_hls/FIR.cpp:32]   --->   Operation 108 'load' 'an32ShiftReg_8_load' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_9 : Operation 109 [1/1] (0.00ns)   --->   "store i32 %an32ShiftReg_8_load, i32* @an32ShiftReg_9, align 4" [lab2-1_hls/FIR.cpp:32]   --->   Operation 109 'store' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_9 : Operation 110 [5/5] (3.95ns)   --->   "%mul_ln35_1 = mul nsw i32 %an32ShiftReg_8_load, %an32Coef_load_1" [lab2-1_hls/FIR.cpp:35]   --->   Operation 110 'mul' 'mul_ln35_1' <Predicate = (icmp_ln22)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 111 [1/1] (0.00ns)   --->   "store i32 %an32ShiftReg_7_load, i32* @an32ShiftReg_8, align 16" [lab2-1_hls/FIR.cpp:32]   --->   Operation 111 'store' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_9 : Operation 112 [1/5] (3.95ns)   --->   "%mul_ln35_2 = mul nsw i32 %an32ShiftReg_7_load, %an32Coef_load_2" [lab2-1_hls/FIR.cpp:35]   --->   Operation 112 'mul' 'mul_ln35_2' <Predicate = (icmp_ln22)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 113 [2/5] (3.95ns)   --->   "%mul_ln35_3 = mul nsw i32 %an32ShiftReg_6_load, %an32Coef_load_3" [lab2-1_hls/FIR.cpp:35]   --->   Operation 113 'mul' 'mul_ln35_3' <Predicate = (icmp_ln22)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 114 [3/5] (3.95ns)   --->   "%mul_ln35_4 = mul nsw i32 %an32ShiftReg_5_load, %an32Coef_load_4" [lab2-1_hls/FIR.cpp:35]   --->   Operation 114 'mul' 'mul_ln35_4' <Predicate = (icmp_ln22)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 115 [1/2] (2.32ns)   --->   "%an32Coef_load_5 = load i32* %an32Coef_addr_5, align 4" [lab2-1_hls/FIR.cpp:35]   --->   Operation 115 'load' 'an32Coef_load_5' <Predicate = (icmp_ln22)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>
ST_9 : Operation 116 [2/2] (2.32ns)   --->   "%an32Coef_load_6 = load i32* %an32Coef_addr_6, align 4" [lab2-1_hls/FIR.cpp:35]   --->   Operation 116 'load' 'an32Coef_load_6' <Predicate = (icmp_ln22)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>
ST_9 : Operation 117 [4/5] (3.95ns)   --->   "%mul_ln35_10 = mul nsw i32 %tmp_data_V_1, %an32Coef_load_10" [lab2-1_hls/FIR.cpp:35]   --->   Operation 117 'mul' 'mul_ln35_10' <Predicate = (icmp_ln22)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.95>
ST_10 : Operation 118 [4/5] (3.95ns)   --->   "%mul_ln35_1 = mul nsw i32 %an32ShiftReg_8_load, %an32Coef_load_1" [lab2-1_hls/FIR.cpp:35]   --->   Operation 118 'mul' 'mul_ln35_1' <Predicate = (icmp_ln22)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 119 [1/5] (3.95ns)   --->   "%mul_ln35_3 = mul nsw i32 %an32ShiftReg_6_load, %an32Coef_load_3" [lab2-1_hls/FIR.cpp:35]   --->   Operation 119 'mul' 'mul_ln35_3' <Predicate = (icmp_ln22)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 120 [2/5] (3.95ns)   --->   "%mul_ln35_4 = mul nsw i32 %an32ShiftReg_5_load, %an32Coef_load_4" [lab2-1_hls/FIR.cpp:35]   --->   Operation 120 'mul' 'mul_ln35_4' <Predicate = (icmp_ln22)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 121 [1/1] (0.00ns)   --->   "%an32ShiftReg_4_load = load i32* @an32ShiftReg_4, align 16" [lab2-1_hls/FIR.cpp:32]   --->   Operation 121 'load' 'an32ShiftReg_4_load' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_10 : Operation 122 [1/1] (0.00ns)   --->   "store i32 %an32ShiftReg_4_load, i32* @an32ShiftReg_5, align 4" [lab2-1_hls/FIR.cpp:32]   --->   Operation 122 'store' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_10 : Operation 123 [5/5] (3.95ns)   --->   "%mul_ln35_5 = mul nsw i32 %an32ShiftReg_4_load, %an32Coef_load_5" [lab2-1_hls/FIR.cpp:35]   --->   Operation 123 'mul' 'mul_ln35_5' <Predicate = (icmp_ln22)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 124 [1/2] (2.32ns)   --->   "%an32Coef_load_6 = load i32* %an32Coef_addr_6, align 4" [lab2-1_hls/FIR.cpp:35]   --->   Operation 124 'load' 'an32Coef_load_6' <Predicate = (icmp_ln22)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>
ST_10 : Operation 125 [2/2] (2.32ns)   --->   "%an32Coef_load_7 = load i32* %an32Coef_addr_7, align 4" [lab2-1_hls/FIR.cpp:35]   --->   Operation 125 'load' 'an32Coef_load_7' <Predicate = (icmp_ln22)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>
ST_10 : Operation 126 [3/5] (3.95ns)   --->   "%mul_ln35_10 = mul nsw i32 %tmp_data_V_1, %an32Coef_load_10" [lab2-1_hls/FIR.cpp:35]   --->   Operation 126 'mul' 'mul_ln35_10' <Predicate = (icmp_ln22)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 127 [1/1] (2.55ns)   --->   "%add_ln35_4 = add i32 %mul_ln35, %mul_ln35_2" [lab2-1_hls/FIR.cpp:35]   --->   Operation 127 'add' 'add_ln35_4' <Predicate = (icmp_ln22)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.95>
ST_11 : Operation 128 [3/5] (3.95ns)   --->   "%mul_ln35_1 = mul nsw i32 %an32ShiftReg_8_load, %an32Coef_load_1" [lab2-1_hls/FIR.cpp:35]   --->   Operation 128 'mul' 'mul_ln35_1' <Predicate = (icmp_ln22)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 129 [1/5] (3.95ns)   --->   "%mul_ln35_4 = mul nsw i32 %an32ShiftReg_5_load, %an32Coef_load_4" [lab2-1_hls/FIR.cpp:35]   --->   Operation 129 'mul' 'mul_ln35_4' <Predicate = (icmp_ln22)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 130 [4/5] (3.95ns)   --->   "%mul_ln35_5 = mul nsw i32 %an32ShiftReg_4_load, %an32Coef_load_5" [lab2-1_hls/FIR.cpp:35]   --->   Operation 130 'mul' 'mul_ln35_5' <Predicate = (icmp_ln22)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 131 [1/1] (0.00ns)   --->   "%an32ShiftReg_3_load = load i32* @an32ShiftReg_3, align 4" [lab2-1_hls/FIR.cpp:32]   --->   Operation 131 'load' 'an32ShiftReg_3_load' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_11 : Operation 132 [1/1] (0.00ns)   --->   "store i32 %an32ShiftReg_3_load, i32* @an32ShiftReg_4, align 16" [lab2-1_hls/FIR.cpp:32]   --->   Operation 132 'store' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_11 : Operation 133 [5/5] (3.95ns)   --->   "%mul_ln35_6 = mul nsw i32 %an32ShiftReg_3_load, %an32Coef_load_6" [lab2-1_hls/FIR.cpp:35]   --->   Operation 133 'mul' 'mul_ln35_6' <Predicate = (icmp_ln22)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 134 [1/2] (2.32ns)   --->   "%an32Coef_load_7 = load i32* %an32Coef_addr_7, align 4" [lab2-1_hls/FIR.cpp:35]   --->   Operation 134 'load' 'an32Coef_load_7' <Predicate = (icmp_ln22)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>
ST_11 : Operation 135 [2/2] (2.32ns)   --->   "%an32Coef_load_8 = load i32* %an32Coef_addr_8, align 4" [lab2-1_hls/FIR.cpp:35]   --->   Operation 135 'load' 'an32Coef_load_8' <Predicate = (icmp_ln22)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>
ST_11 : Operation 136 [2/5] (3.95ns)   --->   "%mul_ln35_10 = mul nsw i32 %tmp_data_V_1, %an32Coef_load_10" [lab2-1_hls/FIR.cpp:35]   --->   Operation 136 'mul' 'mul_ln35_10' <Predicate = (icmp_ln22)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.95>
ST_12 : Operation 137 [2/5] (3.95ns)   --->   "%mul_ln35_1 = mul nsw i32 %an32ShiftReg_8_load, %an32Coef_load_1" [lab2-1_hls/FIR.cpp:35]   --->   Operation 137 'mul' 'mul_ln35_1' <Predicate = (icmp_ln22)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 138 [3/5] (3.95ns)   --->   "%mul_ln35_5 = mul nsw i32 %an32ShiftReg_4_load, %an32Coef_load_5" [lab2-1_hls/FIR.cpp:35]   --->   Operation 138 'mul' 'mul_ln35_5' <Predicate = (icmp_ln22)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 139 [4/5] (3.95ns)   --->   "%mul_ln35_6 = mul nsw i32 %an32ShiftReg_3_load, %an32Coef_load_6" [lab2-1_hls/FIR.cpp:35]   --->   Operation 139 'mul' 'mul_ln35_6' <Predicate = (icmp_ln22)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 140 [1/1] (0.00ns)   --->   "%an32ShiftReg_2_load = load i32* @an32ShiftReg_2, align 8" [lab2-1_hls/FIR.cpp:32]   --->   Operation 140 'load' 'an32ShiftReg_2_load' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_12 : Operation 141 [1/1] (0.00ns)   --->   "store i32 %an32ShiftReg_2_load, i32* @an32ShiftReg_3, align 4" [lab2-1_hls/FIR.cpp:32]   --->   Operation 141 'store' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_12 : Operation 142 [5/5] (3.95ns)   --->   "%mul_ln35_7 = mul nsw i32 %an32ShiftReg_2_load, %an32Coef_load_7" [lab2-1_hls/FIR.cpp:35]   --->   Operation 142 'mul' 'mul_ln35_7' <Predicate = (icmp_ln22)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 143 [1/2] (2.32ns)   --->   "%an32Coef_load_8 = load i32* %an32Coef_addr_8, align 4" [lab2-1_hls/FIR.cpp:35]   --->   Operation 143 'load' 'an32Coef_load_8' <Predicate = (icmp_ln22)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>
ST_12 : Operation 144 [2/2] (2.32ns)   --->   "%an32Coef_load_9 = load i32* %an32Coef_addr_9, align 4" [lab2-1_hls/FIR.cpp:35]   --->   Operation 144 'load' 'an32Coef_load_9' <Predicate = (icmp_ln22)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>
ST_12 : Operation 145 [1/5] (3.95ns)   --->   "%mul_ln35_10 = mul nsw i32 %tmp_data_V_1, %an32Coef_load_10" [lab2-1_hls/FIR.cpp:35]   --->   Operation 145 'mul' 'mul_ln35_10' <Predicate = (icmp_ln22)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 4.37>
ST_13 : Operation 146 [1/5] (3.95ns)   --->   "%mul_ln35_1 = mul nsw i32 %an32ShiftReg_8_load, %an32Coef_load_1" [lab2-1_hls/FIR.cpp:35]   --->   Operation 146 'mul' 'mul_ln35_1' <Predicate = (icmp_ln22)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 147 [2/5] (3.95ns)   --->   "%mul_ln35_5 = mul nsw i32 %an32ShiftReg_4_load, %an32Coef_load_5" [lab2-1_hls/FIR.cpp:35]   --->   Operation 147 'mul' 'mul_ln35_5' <Predicate = (icmp_ln22)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 148 [3/5] (3.95ns)   --->   "%mul_ln35_6 = mul nsw i32 %an32ShiftReg_3_load, %an32Coef_load_6" [lab2-1_hls/FIR.cpp:35]   --->   Operation 148 'mul' 'mul_ln35_6' <Predicate = (icmp_ln22)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 149 [4/5] (3.95ns)   --->   "%mul_ln35_7 = mul nsw i32 %an32ShiftReg_2_load, %an32Coef_load_7" [lab2-1_hls/FIR.cpp:35]   --->   Operation 149 'mul' 'mul_ln35_7' <Predicate = (icmp_ln22)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 150 [1/1] (0.00ns)   --->   "%an32ShiftReg_1_load = load i32* @an32ShiftReg_1, align 4" [lab2-1_hls/FIR.cpp:32]   --->   Operation 150 'load' 'an32ShiftReg_1_load' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_13 : Operation 151 [1/1] (0.00ns)   --->   "store i32 %an32ShiftReg_1_load, i32* @an32ShiftReg_2, align 8" [lab2-1_hls/FIR.cpp:32]   --->   Operation 151 'store' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_13 : Operation 152 [5/5] (3.95ns)   --->   "%mul_ln35_8 = mul nsw i32 %an32ShiftReg_1_load, %an32Coef_load_8" [lab2-1_hls/FIR.cpp:35]   --->   Operation 152 'mul' 'mul_ln35_8' <Predicate = (icmp_ln22)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 153 [1/2] (2.32ns)   --->   "%an32Coef_load_9 = load i32* %an32Coef_addr_9, align 4" [lab2-1_hls/FIR.cpp:35]   --->   Operation 153 'load' 'an32Coef_load_9' <Predicate = (icmp_ln22)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>
ST_13 : Operation 154 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln35_6 = add i32 %mul_ln35_3, %mul_ln35_10" [lab2-1_hls/FIR.cpp:35]   --->   Operation 154 'add' 'add_ln35_6' <Predicate = (icmp_ln22)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 155 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln35_7 = add i32 %add_ln35_6, %mul_ln35_4" [lab2-1_hls/FIR.cpp:35]   --->   Operation 155 'add' 'add_ln35_7' <Predicate = (icmp_ln22)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 14 <SV = 13> <Delay = 4.37>
ST_14 : Operation 156 [1/5] (3.95ns)   --->   "%mul_ln35_5 = mul nsw i32 %an32ShiftReg_4_load, %an32Coef_load_5" [lab2-1_hls/FIR.cpp:35]   --->   Operation 156 'mul' 'mul_ln35_5' <Predicate = (icmp_ln22)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 157 [2/5] (3.95ns)   --->   "%mul_ln35_6 = mul nsw i32 %an32ShiftReg_3_load, %an32Coef_load_6" [lab2-1_hls/FIR.cpp:35]   --->   Operation 157 'mul' 'mul_ln35_6' <Predicate = (icmp_ln22)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 158 [3/5] (3.95ns)   --->   "%mul_ln35_7 = mul nsw i32 %an32ShiftReg_2_load, %an32Coef_load_7" [lab2-1_hls/FIR.cpp:35]   --->   Operation 158 'mul' 'mul_ln35_7' <Predicate = (icmp_ln22)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 159 [4/5] (3.95ns)   --->   "%mul_ln35_8 = mul nsw i32 %an32ShiftReg_1_load, %an32Coef_load_8" [lab2-1_hls/FIR.cpp:35]   --->   Operation 159 'mul' 'mul_ln35_8' <Predicate = (icmp_ln22)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 160 [1/1] (0.00ns)   --->   "%an32ShiftReg_0_load = load i32* @an32ShiftReg_0, align 16" [lab2-1_hls/FIR.cpp:32]   --->   Operation 160 'load' 'an32ShiftReg_0_load' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_14 : Operation 161 [1/1] (0.00ns)   --->   "store i32 %an32ShiftReg_0_load, i32* @an32ShiftReg_1, align 4" [lab2-1_hls/FIR.cpp:32]   --->   Operation 161 'store' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_14 : Operation 162 [5/5] (3.95ns)   --->   "%mul_ln35_9 = mul nsw i32 %an32ShiftReg_0_load, %an32Coef_load_9" [lab2-1_hls/FIR.cpp:35]   --->   Operation 162 'mul' 'mul_ln35_9' <Predicate = (icmp_ln22)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 163 [1/1] (0.00ns)   --->   "store i32 %tmp_data_V_1, i32* @an32ShiftReg_0, align 16" [lab2-1_hls/FIR.cpp:29]   --->   Operation 163 'store' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_14 : Operation 164 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln35_5 = add i32 %add_ln35_4, %mul_ln35_1" [lab2-1_hls/FIR.cpp:35]   --->   Operation 164 'add' 'add_ln35_5' <Predicate = (icmp_ln22)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 165 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln35_8 = add i32 %add_ln35_7, %add_ln35_5" [lab2-1_hls/FIR.cpp:35]   --->   Operation 165 'add' 'add_ln35_8' <Predicate = (icmp_ln22)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 15 <SV = 14> <Delay = 3.95>
ST_15 : Operation 166 [1/5] (3.95ns)   --->   "%mul_ln35_6 = mul nsw i32 %an32ShiftReg_3_load, %an32Coef_load_6" [lab2-1_hls/FIR.cpp:35]   --->   Operation 166 'mul' 'mul_ln35_6' <Predicate = (icmp_ln22)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 167 [2/5] (3.95ns)   --->   "%mul_ln35_7 = mul nsw i32 %an32ShiftReg_2_load, %an32Coef_load_7" [lab2-1_hls/FIR.cpp:35]   --->   Operation 167 'mul' 'mul_ln35_7' <Predicate = (icmp_ln22)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 168 [3/5] (3.95ns)   --->   "%mul_ln35_8 = mul nsw i32 %an32ShiftReg_1_load, %an32Coef_load_8" [lab2-1_hls/FIR.cpp:35]   --->   Operation 168 'mul' 'mul_ln35_8' <Predicate = (icmp_ln22)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 169 [4/5] (3.95ns)   --->   "%mul_ln35_9 = mul nsw i32 %an32ShiftReg_0_load, %an32Coef_load_9" [lab2-1_hls/FIR.cpp:35]   --->   Operation 169 'mul' 'mul_ln35_9' <Predicate = (icmp_ln22)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.95>
ST_16 : Operation 170 [1/5] (3.95ns)   --->   "%mul_ln35_7 = mul nsw i32 %an32ShiftReg_2_load, %an32Coef_load_7" [lab2-1_hls/FIR.cpp:35]   --->   Operation 170 'mul' 'mul_ln35_7' <Predicate = (icmp_ln22)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 171 [2/5] (3.95ns)   --->   "%mul_ln35_8 = mul nsw i32 %an32ShiftReg_1_load, %an32Coef_load_8" [lab2-1_hls/FIR.cpp:35]   --->   Operation 171 'mul' 'mul_ln35_8' <Predicate = (icmp_ln22)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 172 [3/5] (3.95ns)   --->   "%mul_ln35_9 = mul nsw i32 %an32ShiftReg_0_load, %an32Coef_load_9" [lab2-1_hls/FIR.cpp:35]   --->   Operation 172 'mul' 'mul_ln35_9' <Predicate = (icmp_ln22)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 4.37>
ST_17 : Operation 173 [1/5] (3.95ns)   --->   "%mul_ln35_8 = mul nsw i32 %an32ShiftReg_1_load, %an32Coef_load_8" [lab2-1_hls/FIR.cpp:35]   --->   Operation 173 'mul' 'mul_ln35_8' <Predicate = (icmp_ln22)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 174 [2/5] (3.95ns)   --->   "%mul_ln35_9 = mul nsw i32 %an32ShiftReg_0_load, %an32Coef_load_9" [lab2-1_hls/FIR.cpp:35]   --->   Operation 174 'mul' 'mul_ln35_9' <Predicate = (icmp_ln22)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 175 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln35_1 = add i32 %mul_ln35_6, %mul_ln35_5" [lab2-1_hls/FIR.cpp:35]   --->   Operation 175 'add' 'add_ln35_1' <Predicate = (icmp_ln22)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 176 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln35_2 = add i32 %add_ln35_1, %mul_ln35_7" [lab2-1_hls/FIR.cpp:35]   --->   Operation 176 'add' 'add_ln35_2' <Predicate = (icmp_ln22)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 18 <SV = 17> <Delay = 3.95>
ST_18 : Operation 177 [1/5] (3.95ns)   --->   "%mul_ln35_9 = mul nsw i32 %an32ShiftReg_0_load, %an32Coef_load_9" [lab2-1_hls/FIR.cpp:35]   --->   Operation 177 'mul' 'mul_ln35_9' <Predicate = (icmp_ln22)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 2.55>
ST_19 : Operation 178 [1/1] (2.55ns)   --->   "%add_ln35 = add i32 %mul_ln35_8, %mul_ln35_9" [lab2-1_hls/FIR.cpp:35]   --->   Operation 178 'add' 'add_ln35' <Predicate = (icmp_ln22)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 4.37>
ST_20 : Operation 179 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln35_3 = add i32 %add_ln35_2, %add_ln35" [lab2-1_hls/FIR.cpp:35]   --->   Operation 179 'add' 'add_ln35_3' <Predicate = (icmp_ln22)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 180 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp_data_V = add nsw i32 %add_ln35_8, %add_ln35_3" [lab2-1_hls/FIR.cpp:35]   --->   Operation 180 'add' 'tmp_data_V' <Predicate = (icmp_ln22)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 181 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P(i32* %pstrmOutput_V_data_V, i4* %pstrmOutput_V_keep_V, i4* %pstrmOutput_V_strb_V, i1* %pstrmOutput_V_user_V, i1* %pstrmOutput_V_last_V, i1* %pstrmOutput_V_id_V, i1* %pstrmOutput_V_dest_V, i32 %tmp_data_V, i4 %tmp_keep_V, i4 %tmp_strb_V, i1 %tmp_user_V, i1 %tmp_last_V, i1 %tmp_id_V, i1 %tmp_dest_V)" [lab2-1_hls/FIR.cpp:38]   --->   Operation 181 'write' <Predicate = (icmp_ln22)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_20 : Operation 182 [1/1] (0.00ns)   --->   "br i1 %tmp_last_V, label %.loopexit, label %XFER_LOOP_end" [lab2-1_hls/FIR.cpp:39]   --->   Operation 182 'br' <Predicate = (icmp_ln22)> <Delay = 0.00>

State 21 <SV = 20> <Delay = 0.00>
ST_21 : Operation 183 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str4) nounwind" [lab2-1_hls/FIR.cpp:22]   --->   Operation 183 'specloopname' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_21 : Operation 184 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str4)" [lab2-1_hls/FIR.cpp:22]   --->   Operation 184 'specregionbegin' 'tmp' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_21 : Operation 185 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [lab2-1_hls/FIR.cpp:23]   --->   Operation 185 'specpipeline' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_21 : Operation 186 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P(i32* %pstrmOutput_V_data_V, i4* %pstrmOutput_V_keep_V, i4* %pstrmOutput_V_strb_V, i1* %pstrmOutput_V_user_V, i1* %pstrmOutput_V_last_V, i1* %pstrmOutput_V_id_V, i1* %pstrmOutput_V_dest_V, i32 %tmp_data_V, i4 %tmp_keep_V, i4 %tmp_strb_V, i1 %tmp_user_V, i1 %tmp_last_V, i1 %tmp_id_V, i1 %tmp_dest_V)" [lab2-1_hls/FIR.cpp:38]   --->   Operation 186 'write' <Predicate = (icmp_ln22)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_21 : Operation 187 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str4, i32 %tmp)" [lab2-1_hls/FIR.cpp:40]   --->   Operation 187 'specregionend' 'empty_5' <Predicate = (icmp_ln22 & !tmp_last_V)> <Delay = 0.00>
ST_21 : Operation 188 [1/1] (0.00ns)   --->   "br label %1" [lab2-1_hls/FIR.cpp:22]   --->   Operation 188 'br' <Predicate = (icmp_ln22 & !tmp_last_V)> <Delay = 0.00>

State 22 <SV = 21> <Delay = 0.00>
ST_22 : Operation 189 [1/1] (0.00ns)   --->   "ret void" [lab2-1_hls/FIR.cpp:42]   --->   Operation 189 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ pstrmInput_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ pstrmInput_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ pstrmInput_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ pstrmInput_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ pstrmInput_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ pstrmInput_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ pstrmInput_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ pstrmOutput_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ pstrmOutput_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ pstrmOutput_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ pstrmOutput_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ pstrmOutput_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ pstrmOutput_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ pstrmOutput_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ an32Coef]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ regXferLeng_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ an32ShiftReg_9]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ an32ShiftReg_8]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ an32ShiftReg_7]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ an32ShiftReg_6]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ an32ShiftReg_5]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ an32ShiftReg_4]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ an32ShiftReg_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ an32ShiftReg_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ an32ShiftReg_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ an32ShiftReg_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0     (specbitsmap    ) [ 00000000000000000000000]
specbitsmap_ln0     (specbitsmap    ) [ 00000000000000000000000]
specbitsmap_ln0     (specbitsmap    ) [ 00000000000000000000000]
specbitsmap_ln0     (specbitsmap    ) [ 00000000000000000000000]
specbitsmap_ln0     (specbitsmap    ) [ 00000000000000000000000]
specbitsmap_ln0     (specbitsmap    ) [ 00000000000000000000000]
specbitsmap_ln0     (specbitsmap    ) [ 00000000000000000000000]
specbitsmap_ln0     (specbitsmap    ) [ 00000000000000000000000]
specbitsmap_ln0     (specbitsmap    ) [ 00000000000000000000000]
specbitsmap_ln0     (specbitsmap    ) [ 00000000000000000000000]
specbitsmap_ln0     (specbitsmap    ) [ 00000000000000000000000]
specbitsmap_ln0     (specbitsmap    ) [ 00000000000000000000000]
specbitsmap_ln0     (specbitsmap    ) [ 00000000000000000000000]
specbitsmap_ln0     (specbitsmap    ) [ 00000000000000000000000]
specbitsmap_ln0     (specbitsmap    ) [ 00000000000000000000000]
specbitsmap_ln0     (specbitsmap    ) [ 00000000000000000000000]
spectopmodule_ln0   (spectopmodule  ) [ 00000000000000000000000]
regXferLeng_V_read  (read           ) [ 00000000000000000000000]
specinterface_ln6   (specinterface  ) [ 00000000000000000000000]
empty               (specmemcore    ) [ 00000000000000000000000]
specinterface_ln7   (specinterface  ) [ 00000000000000000000000]
specinterface_ln8   (specinterface  ) [ 00000000000000000000000]
specinterface_ln9   (specinterface  ) [ 00000000000000000000000]
specinterface_ln10  (specinterface  ) [ 00000000000000000000000]
zext_ln215          (zext           ) [ 00000000000000000000000]
ret_V               (add            ) [ 00000000000000000000000]
tmp_1               (partselect     ) [ 00111111111111111111110]
an32Coef_addr       (getelementptr  ) [ 00111111111111111111110]
an32Coef_addr_1     (getelementptr  ) [ 00111111111111111111110]
an32Coef_addr_2     (getelementptr  ) [ 00111111111111111111110]
an32Coef_addr_3     (getelementptr  ) [ 00111111111111111111110]
an32Coef_addr_4     (getelementptr  ) [ 00111111111111111111110]
an32Coef_addr_5     (getelementptr  ) [ 00111111111111111111110]
an32Coef_addr_6     (getelementptr  ) [ 00111111111111111111110]
an32Coef_addr_7     (getelementptr  ) [ 00111111111111111111110]
an32Coef_addr_8     (getelementptr  ) [ 00111111111111111111110]
an32Coef_addr_9     (getelementptr  ) [ 00111111111111111111110]
an32Coef_addr_10    (getelementptr  ) [ 00111111111111111111110]
br_ln22             (br             ) [ 01111111111111111111110]
n32XferCnt_0        (phi            ) [ 00100000000000000000000]
icmp_ln22           (icmp           ) [ 00111111111111111111110]
add_ln22            (add            ) [ 01111111111111111111110]
br_ln22             (br             ) [ 00000000000000000000000]
an32Coef_load       (load           ) [ 00001111100000000000000]
an32ShiftReg_9_load (load           ) [ 00000111100000000000000]
an32Coef_load_2     (load           ) [ 00000111110000000000000]
an32ShiftReg_7_load (load           ) [ 00000011110000000000000]
an32Coef_load_3     (load           ) [ 00000011111000000000000]
an32ShiftReg_6_load (load           ) [ 00000001111000000000000]
store_ln32          (store          ) [ 00000000000000000000000]
an32Coef_load_4     (load           ) [ 00000001111100000000000]
an32ShiftReg_5_load (load           ) [ 00000000111100000000000]
store_ln32          (store          ) [ 00000000000000000000000]
an32Coef_load_10    (load           ) [ 00000000111110000000000]
empty_4             (read           ) [ 00000000000000000000000]
tmp_data_V_1        (extractvalue   ) [ 00110000011111100000000]
tmp_keep_V          (extractvalue   ) [ 00111111111111111111110]
tmp_strb_V          (extractvalue   ) [ 00111111111111111111110]
tmp_user_V          (extractvalue   ) [ 00111111111111111111110]
tmp_last_V          (extractvalue   ) [ 00111111111111111111110]
tmp_id_V            (extractvalue   ) [ 00111111111111111111110]
tmp_dest_V          (extractvalue   ) [ 00111111111111111111110]
mul_ln35            (mul            ) [ 00000000011000000000000]
an32Coef_load_1     (load           ) [ 00100000011111000000000]
an32ShiftReg_8_load (load           ) [ 00100000001111000000000]
store_ln32          (store          ) [ 00000000000000000000000]
store_ln32          (store          ) [ 00000000000000000000000]
mul_ln35_2          (mul            ) [ 00000000001000000000000]
an32Coef_load_5     (load           ) [ 00110000001111100000000]
mul_ln35_3          (mul            ) [ 00100000000111000000000]
an32ShiftReg_4_load (load           ) [ 00110000000111100000000]
store_ln32          (store          ) [ 00000000000000000000000]
an32Coef_load_6     (load           ) [ 00111000000111110000000]
add_ln35_4          (add            ) [ 00110000000111100000000]
mul_ln35_4          (mul            ) [ 00100000000011000000000]
an32ShiftReg_3_load (load           ) [ 00111000000011110000000]
store_ln32          (store          ) [ 00000000000000000000000]
an32Coef_load_7     (load           ) [ 00111100000011111000000]
an32ShiftReg_2_load (load           ) [ 00111100000001111000000]
store_ln32          (store          ) [ 00000000000000000000000]
an32Coef_load_8     (load           ) [ 00111110000001111100000]
mul_ln35_10         (mul            ) [ 00100000000001000000000]
mul_ln35_1          (mul            ) [ 00010000000000100000000]
an32ShiftReg_1_load (load           ) [ 00011110000000111100000]
store_ln32          (store          ) [ 00000000000000000000000]
an32Coef_load_9     (load           ) [ 00011111000000111110000]
add_ln35_6          (add            ) [ 00000000000000000000000]
add_ln35_7          (add            ) [ 00010000000000100000000]
mul_ln35_5          (mul            ) [ 00001110000000011100000]
an32ShiftReg_0_load (load           ) [ 00001111000000011110000]
store_ln32          (store          ) [ 00000000000000000000000]
store_ln29          (store          ) [ 00000000000000000000000]
add_ln35_5          (add            ) [ 00000000000000000000000]
add_ln35_8          (add            ) [ 00001111110000011111100]
mul_ln35_6          (mul            ) [ 00000110000000001100000]
mul_ln35_7          (mul            ) [ 00000010000000000100000]
mul_ln35_8          (mul            ) [ 00000001100000000011000]
add_ln35_1          (add            ) [ 00000000000000000000000]
add_ln35_2          (add            ) [ 00000001110000000011100]
mul_ln35_9          (mul            ) [ 00000000100000000001000]
add_ln35            (add            ) [ 00000000010000000000100]
add_ln35_3          (add            ) [ 00000000000000000000000]
tmp_data_V          (add            ) [ 00000000001000000000010]
br_ln39             (br             ) [ 00000000000000000000000]
specloopname_ln22   (specloopname   ) [ 00000000000000000000000]
tmp                 (specregionbegin) [ 00000000000000000000000]
specpipeline_ln23   (specpipeline   ) [ 00000000000000000000000]
write_ln38          (write          ) [ 00000000000000000000000]
empty_5             (specregionend  ) [ 00000000000000000000000]
br_ln22             (br             ) [ 01111111111111111111110]
ret_ln42            (ret            ) [ 00000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="pstrmInput_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pstrmInput_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="pstrmInput_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pstrmInput_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="pstrmInput_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pstrmInput_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="pstrmInput_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pstrmInput_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="pstrmInput_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pstrmInput_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="pstrmInput_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pstrmInput_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="pstrmInput_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pstrmInput_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="pstrmOutput_V_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pstrmOutput_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="pstrmOutput_V_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pstrmOutput_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="pstrmOutput_V_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pstrmOutput_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="pstrmOutput_V_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pstrmOutput_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="pstrmOutput_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pstrmOutput_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="pstrmOutput_V_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pstrmOutput_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="pstrmOutput_V_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pstrmOutput_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="an32Coef">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="an32Coef"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="regXferLeng_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regXferLeng_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="an32ShiftReg_9">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="an32ShiftReg_9"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="an32ShiftReg_8">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="an32ShiftReg_8"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="an32ShiftReg_7">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="an32ShiftReg_7"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="an32ShiftReg_6">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="an32ShiftReg_6"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="an32ShiftReg_5">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="an32ShiftReg_5"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="an32ShiftReg_4">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="an32ShiftReg_4"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="an32ShiftReg_3">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="an32ShiftReg_3"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="an32ShiftReg_2">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="an32ShiftReg_2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="an32ShiftReg_1">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="an32ShiftReg_1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="an32ShiftReg_0">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="an32ShiftReg_0"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fir_n11_strm_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="RAM_1P_str"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i33.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="130" class="1004" name="regXferLeng_V_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="0"/>
<pin id="133" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="regXferLeng_V_read/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="empty_4_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="44" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="0" index="2" bw="4" slack="0"/>
<pin id="140" dir="0" index="3" bw="4" slack="0"/>
<pin id="141" dir="0" index="4" bw="1" slack="0"/>
<pin id="142" dir="0" index="5" bw="1" slack="0"/>
<pin id="143" dir="0" index="6" bw="1" slack="0"/>
<pin id="144" dir="0" index="7" bw="1" slack="0"/>
<pin id="145" dir="1" index="8" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_4/8 "/>
</bind>
</comp>

<comp id="154" class="1004" name="grp_write_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="0" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="0"/>
<pin id="157" dir="0" index="2" bw="4" slack="0"/>
<pin id="158" dir="0" index="3" bw="4" slack="0"/>
<pin id="159" dir="0" index="4" bw="1" slack="0"/>
<pin id="160" dir="0" index="5" bw="1" slack="0"/>
<pin id="161" dir="0" index="6" bw="1" slack="0"/>
<pin id="162" dir="0" index="7" bw="1" slack="0"/>
<pin id="163" dir="0" index="8" bw="32" slack="0"/>
<pin id="164" dir="0" index="9" bw="4" slack="12"/>
<pin id="165" dir="0" index="10" bw="4" slack="12"/>
<pin id="166" dir="0" index="11" bw="1" slack="12"/>
<pin id="167" dir="0" index="12" bw="1" slack="12"/>
<pin id="168" dir="0" index="13" bw="1" slack="12"/>
<pin id="169" dir="0" index="14" bw="1" slack="12"/>
<pin id="170" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln38/20 "/>
</bind>
</comp>

<comp id="179" class="1004" name="an32Coef_addr_gep_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="0"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="0" index="2" bw="5" slack="0"/>
<pin id="183" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="an32Coef_addr/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="an32Coef_addr_1_gep_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="0"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="0" index="2" bw="5" slack="0"/>
<pin id="191" dir="1" index="3" bw="4" slack="6"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="an32Coef_addr_1/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="an32Coef_addr_2_gep_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="0"/>
<pin id="197" dir="0" index="1" bw="1" slack="0"/>
<pin id="198" dir="0" index="2" bw="5" slack="0"/>
<pin id="199" dir="1" index="3" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="an32Coef_addr_2/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="an32Coef_addr_3_gep_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="0"/>
<pin id="205" dir="0" index="1" bw="1" slack="0"/>
<pin id="206" dir="0" index="2" bw="4" slack="0"/>
<pin id="207" dir="1" index="3" bw="4" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="an32Coef_addr_3/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="an32Coef_addr_4_gep_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="0"/>
<pin id="213" dir="0" index="1" bw="1" slack="0"/>
<pin id="214" dir="0" index="2" bw="4" slack="0"/>
<pin id="215" dir="1" index="3" bw="4" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="an32Coef_addr_4/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="an32Coef_addr_5_gep_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="0"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="0" index="2" bw="4" slack="0"/>
<pin id="223" dir="1" index="3" bw="4" slack="7"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="an32Coef_addr_5/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="an32Coef_addr_6_gep_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="0"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="0" index="2" bw="4" slack="0"/>
<pin id="231" dir="1" index="3" bw="4" slack="8"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="an32Coef_addr_6/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="an32Coef_addr_7_gep_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="0"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="0" index="2" bw="3" slack="0"/>
<pin id="239" dir="1" index="3" bw="4" slack="9"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="an32Coef_addr_7/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="an32Coef_addr_8_gep_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="32" slack="0"/>
<pin id="245" dir="0" index="1" bw="1" slack="0"/>
<pin id="246" dir="0" index="2" bw="3" slack="0"/>
<pin id="247" dir="1" index="3" bw="4" slack="10"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="an32Coef_addr_8/1 "/>
</bind>
</comp>

<comp id="251" class="1004" name="an32Coef_addr_9_gep_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="0"/>
<pin id="253" dir="0" index="1" bw="1" slack="0"/>
<pin id="254" dir="0" index="2" bw="1" slack="0"/>
<pin id="255" dir="1" index="3" bw="4" slack="11"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="an32Coef_addr_9/1 "/>
</bind>
</comp>

<comp id="259" class="1004" name="an32Coef_addr_10_gep_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="32" slack="0"/>
<pin id="261" dir="0" index="1" bw="1" slack="0"/>
<pin id="262" dir="0" index="2" bw="1" slack="0"/>
<pin id="263" dir="1" index="3" bw="4" slack="5"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="an32Coef_addr_10/1 "/>
</bind>
</comp>

<comp id="267" class="1004" name="grp_access_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="4" slack="1"/>
<pin id="269" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="270" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="271" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="an32Coef_load/2 an32Coef_load_2/3 an32Coef_load_3/4 an32Coef_load_4/5 an32Coef_load_10/6 an32Coef_load_1/7 an32Coef_load_5/8 an32Coef_load_6/9 an32Coef_load_7/10 an32Coef_load_8/11 an32Coef_load_9/12 "/>
</bind>
</comp>

<comp id="272" class="1005" name="n32XferCnt_0_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="31" slack="1"/>
<pin id="274" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="n32XferCnt_0 (phireg) "/>
</bind>
</comp>

<comp id="276" class="1004" name="n32XferCnt_0_phi_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="1"/>
<pin id="278" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="279" dir="0" index="2" bw="31" slack="0"/>
<pin id="280" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="281" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="n32XferCnt_0/2 "/>
</bind>
</comp>

<comp id="283" class="1005" name="reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="32" slack="1"/>
<pin id="285" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="an32Coef_load an32Coef_load_1 "/>
</bind>
</comp>

<comp id="287" class="1005" name="reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="32" slack="1"/>
<pin id="289" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="an32Coef_load_2 an32Coef_load_5 "/>
</bind>
</comp>

<comp id="291" class="1005" name="reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="32" slack="1"/>
<pin id="293" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="an32Coef_load_3 an32Coef_load_6 "/>
</bind>
</comp>

<comp id="295" class="1005" name="reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="32" slack="1"/>
<pin id="297" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="an32Coef_load_4 an32Coef_load_7 "/>
</bind>
</comp>

<comp id="299" class="1005" name="reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="32" slack="1"/>
<pin id="301" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="an32Coef_load_10 an32Coef_load_8 "/>
</bind>
</comp>

<comp id="303" class="1004" name="zext_ln215_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="32" slack="0"/>
<pin id="305" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215/1 "/>
</bind>
</comp>

<comp id="307" class="1004" name="ret_V_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="32" slack="0"/>
<pin id="309" dir="0" index="1" bw="3" slack="0"/>
<pin id="310" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/1 "/>
</bind>
</comp>

<comp id="313" class="1004" name="tmp_1_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="31" slack="0"/>
<pin id="315" dir="0" index="1" bw="33" slack="0"/>
<pin id="316" dir="0" index="2" bw="3" slack="0"/>
<pin id="317" dir="0" index="3" bw="7" slack="0"/>
<pin id="318" dir="1" index="4" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="323" class="1004" name="icmp_ln22_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="31" slack="0"/>
<pin id="325" dir="0" index="1" bw="31" slack="1"/>
<pin id="326" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22/2 "/>
</bind>
</comp>

<comp id="328" class="1004" name="add_ln22_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="31" slack="0"/>
<pin id="330" dir="0" index="1" bw="1" slack="0"/>
<pin id="331" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln22/2 "/>
</bind>
</comp>

<comp id="334" class="1004" name="an32ShiftReg_9_load_load_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="32" slack="0"/>
<pin id="336" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="an32ShiftReg_9_load/4 "/>
</bind>
</comp>

<comp id="338" class="1004" name="grp_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="32" slack="0"/>
<pin id="340" dir="0" index="1" bw="32" slack="1"/>
<pin id="341" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln35/4 "/>
</bind>
</comp>

<comp id="344" class="1004" name="an32ShiftReg_7_load_load_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="32" slack="0"/>
<pin id="346" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="an32ShiftReg_7_load/5 "/>
</bind>
</comp>

<comp id="348" class="1004" name="grp_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="32" slack="0"/>
<pin id="350" dir="0" index="1" bw="32" slack="1"/>
<pin id="351" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln35_2/5 "/>
</bind>
</comp>

<comp id="354" class="1004" name="an32ShiftReg_6_load_load_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="32" slack="0"/>
<pin id="356" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="an32ShiftReg_6_load/6 "/>
</bind>
</comp>

<comp id="358" class="1004" name="store_ln32_store_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="32" slack="0"/>
<pin id="360" dir="0" index="1" bw="32" slack="0"/>
<pin id="361" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/6 "/>
</bind>
</comp>

<comp id="364" class="1004" name="grp_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="0"/>
<pin id="366" dir="0" index="1" bw="32" slack="1"/>
<pin id="367" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln35_3/6 "/>
</bind>
</comp>

<comp id="370" class="1004" name="an32ShiftReg_5_load_load_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="32" slack="0"/>
<pin id="372" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="an32ShiftReg_5_load/7 "/>
</bind>
</comp>

<comp id="374" class="1004" name="store_ln32_store_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="32" slack="0"/>
<pin id="376" dir="0" index="1" bw="32" slack="0"/>
<pin id="377" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/7 "/>
</bind>
</comp>

<comp id="380" class="1004" name="grp_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="32" slack="0"/>
<pin id="382" dir="0" index="1" bw="32" slack="1"/>
<pin id="383" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln35_4/7 "/>
</bind>
</comp>

<comp id="386" class="1004" name="tmp_data_V_1_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="44" slack="0"/>
<pin id="388" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_1/8 "/>
</bind>
</comp>

<comp id="390" class="1004" name="tmp_keep_V_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="44" slack="0"/>
<pin id="392" dir="1" index="1" bw="4" slack="12"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_keep_V/8 "/>
</bind>
</comp>

<comp id="394" class="1004" name="tmp_strb_V_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="44" slack="0"/>
<pin id="396" dir="1" index="1" bw="4" slack="12"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_strb_V/8 "/>
</bind>
</comp>

<comp id="398" class="1004" name="tmp_user_V_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="44" slack="0"/>
<pin id="400" dir="1" index="1" bw="1" slack="12"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_user_V/8 "/>
</bind>
</comp>

<comp id="402" class="1004" name="tmp_last_V_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="44" slack="0"/>
<pin id="404" dir="1" index="1" bw="1" slack="12"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_last_V/8 "/>
</bind>
</comp>

<comp id="406" class="1004" name="tmp_id_V_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="44" slack="0"/>
<pin id="408" dir="1" index="1" bw="1" slack="12"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_id_V/8 "/>
</bind>
</comp>

<comp id="410" class="1004" name="tmp_dest_V_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="44" slack="0"/>
<pin id="412" dir="1" index="1" bw="1" slack="12"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_dest_V/8 "/>
</bind>
</comp>

<comp id="414" class="1004" name="grp_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="32" slack="0"/>
<pin id="416" dir="0" index="1" bw="32" slack="1"/>
<pin id="417" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln35_10/8 "/>
</bind>
</comp>

<comp id="420" class="1004" name="an32ShiftReg_8_load_load_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="32" slack="0"/>
<pin id="422" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="an32ShiftReg_8_load/9 "/>
</bind>
</comp>

<comp id="424" class="1004" name="store_ln32_store_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="32" slack="0"/>
<pin id="426" dir="0" index="1" bw="32" slack="0"/>
<pin id="427" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/9 "/>
</bind>
</comp>

<comp id="430" class="1004" name="grp_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="32" slack="0"/>
<pin id="432" dir="0" index="1" bw="32" slack="1"/>
<pin id="433" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln35_1/9 "/>
</bind>
</comp>

<comp id="436" class="1004" name="store_ln32_store_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="32" slack="4"/>
<pin id="438" dir="0" index="1" bw="32" slack="0"/>
<pin id="439" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/9 "/>
</bind>
</comp>

<comp id="441" class="1004" name="an32ShiftReg_4_load_load_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="32" slack="0"/>
<pin id="443" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="an32ShiftReg_4_load/10 "/>
</bind>
</comp>

<comp id="445" class="1004" name="store_ln32_store_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="32" slack="0"/>
<pin id="447" dir="0" index="1" bw="32" slack="0"/>
<pin id="448" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/10 "/>
</bind>
</comp>

<comp id="451" class="1004" name="grp_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="32" slack="0"/>
<pin id="453" dir="0" index="1" bw="32" slack="1"/>
<pin id="454" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln35_5/10 "/>
</bind>
</comp>

<comp id="457" class="1004" name="add_ln35_4_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="32" slack="2"/>
<pin id="459" dir="0" index="1" bw="32" slack="1"/>
<pin id="460" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35_4/10 "/>
</bind>
</comp>

<comp id="461" class="1004" name="an32ShiftReg_3_load_load_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="32" slack="0"/>
<pin id="463" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="an32ShiftReg_3_load/11 "/>
</bind>
</comp>

<comp id="465" class="1004" name="store_ln32_store_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="32" slack="0"/>
<pin id="467" dir="0" index="1" bw="32" slack="0"/>
<pin id="468" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/11 "/>
</bind>
</comp>

<comp id="471" class="1004" name="grp_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="32" slack="0"/>
<pin id="473" dir="0" index="1" bw="32" slack="1"/>
<pin id="474" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln35_6/11 "/>
</bind>
</comp>

<comp id="477" class="1004" name="an32ShiftReg_2_load_load_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="32" slack="0"/>
<pin id="479" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="an32ShiftReg_2_load/12 "/>
</bind>
</comp>

<comp id="481" class="1004" name="store_ln32_store_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="32" slack="0"/>
<pin id="483" dir="0" index="1" bw="32" slack="0"/>
<pin id="484" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/12 "/>
</bind>
</comp>

<comp id="487" class="1004" name="grp_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="32" slack="0"/>
<pin id="489" dir="0" index="1" bw="32" slack="1"/>
<pin id="490" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln35_7/12 "/>
</bind>
</comp>

<comp id="493" class="1004" name="an32ShiftReg_1_load_load_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="32" slack="0"/>
<pin id="495" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="an32ShiftReg_1_load/13 "/>
</bind>
</comp>

<comp id="497" class="1004" name="store_ln32_store_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="32" slack="0"/>
<pin id="499" dir="0" index="1" bw="32" slack="0"/>
<pin id="500" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/13 "/>
</bind>
</comp>

<comp id="503" class="1004" name="grp_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="32" slack="0"/>
<pin id="505" dir="0" index="1" bw="32" slack="1"/>
<pin id="506" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln35_8/13 "/>
</bind>
</comp>

<comp id="509" class="1004" name="add_ln35_6_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="32" slack="3"/>
<pin id="511" dir="0" index="1" bw="32" slack="1"/>
<pin id="512" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35_6/13 "/>
</bind>
</comp>

<comp id="513" class="1004" name="add_ln35_7_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="32" slack="0"/>
<pin id="515" dir="0" index="1" bw="32" slack="2"/>
<pin id="516" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35_7/13 "/>
</bind>
</comp>

<comp id="518" class="1004" name="an32ShiftReg_0_load_load_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="32" slack="0"/>
<pin id="520" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="an32ShiftReg_0_load/14 "/>
</bind>
</comp>

<comp id="522" class="1004" name="store_ln32_store_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="32" slack="0"/>
<pin id="524" dir="0" index="1" bw="32" slack="0"/>
<pin id="525" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/14 "/>
</bind>
</comp>

<comp id="528" class="1004" name="grp_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="32" slack="0"/>
<pin id="530" dir="0" index="1" bw="32" slack="1"/>
<pin id="531" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln35_9/14 "/>
</bind>
</comp>

<comp id="533" class="1004" name="store_ln29_store_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="32" slack="6"/>
<pin id="535" dir="0" index="1" bw="32" slack="0"/>
<pin id="536" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/14 "/>
</bind>
</comp>

<comp id="538" class="1004" name="add_ln35_5_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="32" slack="4"/>
<pin id="540" dir="0" index="1" bw="32" slack="1"/>
<pin id="541" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35_5/14 "/>
</bind>
</comp>

<comp id="542" class="1004" name="add_ln35_8_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="32" slack="1"/>
<pin id="544" dir="0" index="1" bw="32" slack="0"/>
<pin id="545" dir="1" index="2" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35_8/14 "/>
</bind>
</comp>

<comp id="547" class="1004" name="add_ln35_1_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="32" slack="2"/>
<pin id="549" dir="0" index="1" bw="32" slack="3"/>
<pin id="550" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35_1/17 "/>
</bind>
</comp>

<comp id="551" class="1004" name="add_ln35_2_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="32" slack="0"/>
<pin id="553" dir="0" index="1" bw="32" slack="1"/>
<pin id="554" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35_2/17 "/>
</bind>
</comp>

<comp id="556" class="1004" name="add_ln35_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="32" slack="2"/>
<pin id="558" dir="0" index="1" bw="32" slack="1"/>
<pin id="559" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35/19 "/>
</bind>
</comp>

<comp id="560" class="1004" name="add_ln35_3_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="32" slack="3"/>
<pin id="562" dir="0" index="1" bw="32" slack="1"/>
<pin id="563" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35_3/20 "/>
</bind>
</comp>

<comp id="564" class="1004" name="tmp_data_V_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="32" slack="6"/>
<pin id="566" dir="0" index="1" bw="32" slack="0"/>
<pin id="567" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_data_V/20 "/>
</bind>
</comp>

<comp id="570" class="1005" name="tmp_1_reg_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="31" slack="1"/>
<pin id="572" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="575" class="1005" name="an32Coef_addr_reg_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="4" slack="1"/>
<pin id="577" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="an32Coef_addr "/>
</bind>
</comp>

<comp id="580" class="1005" name="an32Coef_addr_1_reg_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="4" slack="6"/>
<pin id="582" dir="1" index="1" bw="4" slack="6"/>
</pin_list>
<bind>
<opset="an32Coef_addr_1 "/>
</bind>
</comp>

<comp id="585" class="1005" name="an32Coef_addr_2_reg_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="4" slack="2"/>
<pin id="587" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="an32Coef_addr_2 "/>
</bind>
</comp>

<comp id="590" class="1005" name="an32Coef_addr_3_reg_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="4" slack="3"/>
<pin id="592" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="an32Coef_addr_3 "/>
</bind>
</comp>

<comp id="595" class="1005" name="an32Coef_addr_4_reg_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="4" slack="4"/>
<pin id="597" dir="1" index="1" bw="4" slack="4"/>
</pin_list>
<bind>
<opset="an32Coef_addr_4 "/>
</bind>
</comp>

<comp id="600" class="1005" name="an32Coef_addr_5_reg_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="4" slack="7"/>
<pin id="602" dir="1" index="1" bw="4" slack="7"/>
</pin_list>
<bind>
<opset="an32Coef_addr_5 "/>
</bind>
</comp>

<comp id="605" class="1005" name="an32Coef_addr_6_reg_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="4" slack="8"/>
<pin id="607" dir="1" index="1" bw="4" slack="8"/>
</pin_list>
<bind>
<opset="an32Coef_addr_6 "/>
</bind>
</comp>

<comp id="610" class="1005" name="an32Coef_addr_7_reg_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="4" slack="9"/>
<pin id="612" dir="1" index="1" bw="4" slack="9"/>
</pin_list>
<bind>
<opset="an32Coef_addr_7 "/>
</bind>
</comp>

<comp id="615" class="1005" name="an32Coef_addr_8_reg_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="4" slack="10"/>
<pin id="617" dir="1" index="1" bw="4" slack="10"/>
</pin_list>
<bind>
<opset="an32Coef_addr_8 "/>
</bind>
</comp>

<comp id="620" class="1005" name="an32Coef_addr_9_reg_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="4" slack="11"/>
<pin id="622" dir="1" index="1" bw="4" slack="11"/>
</pin_list>
<bind>
<opset="an32Coef_addr_9 "/>
</bind>
</comp>

<comp id="625" class="1005" name="an32Coef_addr_10_reg_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="4" slack="5"/>
<pin id="627" dir="1" index="1" bw="4" slack="5"/>
</pin_list>
<bind>
<opset="an32Coef_addr_10 "/>
</bind>
</comp>

<comp id="630" class="1005" name="icmp_ln22_reg_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="1" slack="1"/>
<pin id="632" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln22 "/>
</bind>
</comp>

<comp id="634" class="1005" name="add_ln22_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="31" slack="0"/>
<pin id="636" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="add_ln22 "/>
</bind>
</comp>

<comp id="639" class="1005" name="an32ShiftReg_9_load_reg_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="32" slack="1"/>
<pin id="641" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="an32ShiftReg_9_load "/>
</bind>
</comp>

<comp id="644" class="1005" name="an32ShiftReg_7_load_reg_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="32" slack="1"/>
<pin id="646" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="an32ShiftReg_7_load "/>
</bind>
</comp>

<comp id="650" class="1005" name="an32ShiftReg_6_load_reg_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="32" slack="1"/>
<pin id="652" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="an32ShiftReg_6_load "/>
</bind>
</comp>

<comp id="655" class="1005" name="an32ShiftReg_5_load_reg_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="32" slack="1"/>
<pin id="657" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="an32ShiftReg_5_load "/>
</bind>
</comp>

<comp id="660" class="1005" name="tmp_data_V_1_reg_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="32" slack="1"/>
<pin id="662" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_1 "/>
</bind>
</comp>

<comp id="666" class="1005" name="tmp_keep_V_reg_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="4" slack="12"/>
<pin id="668" dir="1" index="1" bw="4" slack="12"/>
</pin_list>
<bind>
<opset="tmp_keep_V "/>
</bind>
</comp>

<comp id="671" class="1005" name="tmp_strb_V_reg_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="4" slack="12"/>
<pin id="673" dir="1" index="1" bw="4" slack="12"/>
</pin_list>
<bind>
<opset="tmp_strb_V "/>
</bind>
</comp>

<comp id="676" class="1005" name="tmp_user_V_reg_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="1" slack="12"/>
<pin id="678" dir="1" index="1" bw="1" slack="12"/>
</pin_list>
<bind>
<opset="tmp_user_V "/>
</bind>
</comp>

<comp id="681" class="1005" name="tmp_last_V_reg_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="1" slack="12"/>
<pin id="683" dir="1" index="1" bw="1" slack="12"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

<comp id="686" class="1005" name="tmp_id_V_reg_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="1" slack="12"/>
<pin id="688" dir="1" index="1" bw="1" slack="12"/>
</pin_list>
<bind>
<opset="tmp_id_V "/>
</bind>
</comp>

<comp id="691" class="1005" name="tmp_dest_V_reg_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="1" slack="12"/>
<pin id="693" dir="1" index="1" bw="1" slack="12"/>
</pin_list>
<bind>
<opset="tmp_dest_V "/>
</bind>
</comp>

<comp id="696" class="1005" name="mul_ln35_reg_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="32" slack="2"/>
<pin id="698" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="mul_ln35 "/>
</bind>
</comp>

<comp id="701" class="1005" name="an32ShiftReg_8_load_reg_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="32" slack="1"/>
<pin id="703" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="an32ShiftReg_8_load "/>
</bind>
</comp>

<comp id="706" class="1005" name="mul_ln35_2_reg_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="32" slack="1"/>
<pin id="708" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln35_2 "/>
</bind>
</comp>

<comp id="711" class="1005" name="mul_ln35_3_reg_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="32" slack="3"/>
<pin id="713" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="mul_ln35_3 "/>
</bind>
</comp>

<comp id="716" class="1005" name="an32ShiftReg_4_load_reg_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="32" slack="1"/>
<pin id="718" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="an32ShiftReg_4_load "/>
</bind>
</comp>

<comp id="721" class="1005" name="add_ln35_4_reg_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="32" slack="4"/>
<pin id="723" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="add_ln35_4 "/>
</bind>
</comp>

<comp id="726" class="1005" name="mul_ln35_4_reg_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="32" slack="2"/>
<pin id="728" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="mul_ln35_4 "/>
</bind>
</comp>

<comp id="731" class="1005" name="an32ShiftReg_3_load_reg_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="32" slack="1"/>
<pin id="733" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="an32ShiftReg_3_load "/>
</bind>
</comp>

<comp id="736" class="1005" name="an32ShiftReg_2_load_reg_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="32" slack="1"/>
<pin id="738" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="an32ShiftReg_2_load "/>
</bind>
</comp>

<comp id="741" class="1005" name="mul_ln35_10_reg_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="32" slack="1"/>
<pin id="743" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln35_10 "/>
</bind>
</comp>

<comp id="746" class="1005" name="mul_ln35_1_reg_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="32" slack="1"/>
<pin id="748" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln35_1 "/>
</bind>
</comp>

<comp id="751" class="1005" name="an32ShiftReg_1_load_reg_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="32" slack="1"/>
<pin id="753" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="an32ShiftReg_1_load "/>
</bind>
</comp>

<comp id="756" class="1005" name="an32Coef_load_9_reg_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="32" slack="1"/>
<pin id="758" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="an32Coef_load_9 "/>
</bind>
</comp>

<comp id="761" class="1005" name="add_ln35_7_reg_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="32" slack="1"/>
<pin id="763" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln35_7 "/>
</bind>
</comp>

<comp id="766" class="1005" name="mul_ln35_5_reg_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="32" slack="3"/>
<pin id="768" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="mul_ln35_5 "/>
</bind>
</comp>

<comp id="771" class="1005" name="an32ShiftReg_0_load_reg_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="32" slack="1"/>
<pin id="773" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="an32ShiftReg_0_load "/>
</bind>
</comp>

<comp id="776" class="1005" name="add_ln35_8_reg_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="32" slack="6"/>
<pin id="778" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="add_ln35_8 "/>
</bind>
</comp>

<comp id="781" class="1005" name="mul_ln35_6_reg_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="32" slack="2"/>
<pin id="783" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="mul_ln35_6 "/>
</bind>
</comp>

<comp id="786" class="1005" name="mul_ln35_7_reg_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="32" slack="1"/>
<pin id="788" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln35_7 "/>
</bind>
</comp>

<comp id="791" class="1005" name="mul_ln35_8_reg_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="32" slack="2"/>
<pin id="793" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="mul_ln35_8 "/>
</bind>
</comp>

<comp id="796" class="1005" name="add_ln35_2_reg_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="32" slack="3"/>
<pin id="798" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="add_ln35_2 "/>
</bind>
</comp>

<comp id="801" class="1005" name="mul_ln35_9_reg_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="32" slack="1"/>
<pin id="803" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln35_9 "/>
</bind>
</comp>

<comp id="806" class="1005" name="add_ln35_reg_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="32" slack="1"/>
<pin id="808" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln35 "/>
</bind>
</comp>

<comp id="811" class="1005" name="tmp_data_V_reg_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="32" slack="1"/>
<pin id="813" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="134"><net_src comp="58" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="30" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="146"><net_src comp="116" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="147"><net_src comp="0" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="148"><net_src comp="2" pin="0"/><net_sink comp="136" pin=2"/></net>

<net id="149"><net_src comp="4" pin="0"/><net_sink comp="136" pin=3"/></net>

<net id="150"><net_src comp="6" pin="0"/><net_sink comp="136" pin=4"/></net>

<net id="151"><net_src comp="8" pin="0"/><net_sink comp="136" pin=5"/></net>

<net id="152"><net_src comp="10" pin="0"/><net_sink comp="136" pin=6"/></net>

<net id="153"><net_src comp="12" pin="0"/><net_sink comp="136" pin=7"/></net>

<net id="171"><net_src comp="118" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="172"><net_src comp="14" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="173"><net_src comp="16" pin="0"/><net_sink comp="154" pin=2"/></net>

<net id="174"><net_src comp="18" pin="0"/><net_sink comp="154" pin=3"/></net>

<net id="175"><net_src comp="20" pin="0"/><net_sink comp="154" pin=4"/></net>

<net id="176"><net_src comp="22" pin="0"/><net_sink comp="154" pin=5"/></net>

<net id="177"><net_src comp="24" pin="0"/><net_sink comp="154" pin=6"/></net>

<net id="178"><net_src comp="26" pin="0"/><net_sink comp="154" pin=7"/></net>

<net id="184"><net_src comp="28" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="90" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="186"><net_src comp="92" pin="0"/><net_sink comp="179" pin=2"/></net>

<net id="192"><net_src comp="28" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="193"><net_src comp="90" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="194"><net_src comp="94" pin="0"/><net_sink comp="187" pin=2"/></net>

<net id="200"><net_src comp="28" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="201"><net_src comp="90" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="202"><net_src comp="96" pin="0"/><net_sink comp="195" pin=2"/></net>

<net id="208"><net_src comp="28" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="209"><net_src comp="90" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="210"><net_src comp="98" pin="0"/><net_sink comp="203" pin=2"/></net>

<net id="216"><net_src comp="28" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="217"><net_src comp="90" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="218"><net_src comp="100" pin="0"/><net_sink comp="211" pin=2"/></net>

<net id="224"><net_src comp="28" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="225"><net_src comp="90" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="226"><net_src comp="102" pin="0"/><net_sink comp="219" pin=2"/></net>

<net id="232"><net_src comp="28" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="233"><net_src comp="90" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="234"><net_src comp="104" pin="0"/><net_sink comp="227" pin=2"/></net>

<net id="240"><net_src comp="28" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="241"><net_src comp="90" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="242"><net_src comp="106" pin="0"/><net_sink comp="235" pin=2"/></net>

<net id="248"><net_src comp="28" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="249"><net_src comp="90" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="250"><net_src comp="108" pin="0"/><net_sink comp="243" pin=2"/></net>

<net id="256"><net_src comp="28" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="257"><net_src comp="90" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="258"><net_src comp="110" pin="0"/><net_sink comp="251" pin=2"/></net>

<net id="264"><net_src comp="28" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="265"><net_src comp="90" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="266"><net_src comp="90" pin="0"/><net_sink comp="259" pin=2"/></net>

<net id="275"><net_src comp="112" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="282"><net_src comp="272" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="286"><net_src comp="267" pin="3"/><net_sink comp="283" pin=0"/></net>

<net id="290"><net_src comp="267" pin="3"/><net_sink comp="287" pin=0"/></net>

<net id="294"><net_src comp="267" pin="3"/><net_sink comp="291" pin=0"/></net>

<net id="298"><net_src comp="267" pin="3"/><net_sink comp="295" pin=0"/></net>

<net id="302"><net_src comp="267" pin="3"/><net_sink comp="299" pin=0"/></net>

<net id="306"><net_src comp="130" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="311"><net_src comp="303" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="82" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="319"><net_src comp="84" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="320"><net_src comp="307" pin="2"/><net_sink comp="313" pin=1"/></net>

<net id="321"><net_src comp="86" pin="0"/><net_sink comp="313" pin=2"/></net>

<net id="322"><net_src comp="88" pin="0"/><net_sink comp="313" pin=3"/></net>

<net id="327"><net_src comp="276" pin="4"/><net_sink comp="323" pin=0"/></net>

<net id="332"><net_src comp="276" pin="4"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="114" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="337"><net_src comp="32" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="342"><net_src comp="334" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="283" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="347"><net_src comp="36" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="352"><net_src comp="344" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="287" pin="1"/><net_sink comp="348" pin=1"/></net>

<net id="357"><net_src comp="38" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="362"><net_src comp="354" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="36" pin="0"/><net_sink comp="358" pin=1"/></net>

<net id="368"><net_src comp="354" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="291" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="373"><net_src comp="40" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="378"><net_src comp="370" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="379"><net_src comp="38" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="384"><net_src comp="370" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="295" pin="1"/><net_sink comp="380" pin=1"/></net>

<net id="389"><net_src comp="136" pin="8"/><net_sink comp="386" pin=0"/></net>

<net id="393"><net_src comp="136" pin="8"/><net_sink comp="390" pin=0"/></net>

<net id="397"><net_src comp="136" pin="8"/><net_sink comp="394" pin=0"/></net>

<net id="401"><net_src comp="136" pin="8"/><net_sink comp="398" pin=0"/></net>

<net id="405"><net_src comp="136" pin="8"/><net_sink comp="402" pin=0"/></net>

<net id="409"><net_src comp="136" pin="8"/><net_sink comp="406" pin=0"/></net>

<net id="413"><net_src comp="136" pin="8"/><net_sink comp="410" pin=0"/></net>

<net id="418"><net_src comp="386" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="419"><net_src comp="299" pin="1"/><net_sink comp="414" pin=1"/></net>

<net id="423"><net_src comp="34" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="428"><net_src comp="420" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="429"><net_src comp="32" pin="0"/><net_sink comp="424" pin=1"/></net>

<net id="434"><net_src comp="420" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="435"><net_src comp="283" pin="1"/><net_sink comp="430" pin=1"/></net>

<net id="440"><net_src comp="34" pin="0"/><net_sink comp="436" pin=1"/></net>

<net id="444"><net_src comp="42" pin="0"/><net_sink comp="441" pin=0"/></net>

<net id="449"><net_src comp="441" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="450"><net_src comp="40" pin="0"/><net_sink comp="445" pin=1"/></net>

<net id="455"><net_src comp="441" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="456"><net_src comp="287" pin="1"/><net_sink comp="451" pin=1"/></net>

<net id="464"><net_src comp="44" pin="0"/><net_sink comp="461" pin=0"/></net>

<net id="469"><net_src comp="461" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="470"><net_src comp="42" pin="0"/><net_sink comp="465" pin=1"/></net>

<net id="475"><net_src comp="461" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="476"><net_src comp="291" pin="1"/><net_sink comp="471" pin=1"/></net>

<net id="480"><net_src comp="46" pin="0"/><net_sink comp="477" pin=0"/></net>

<net id="485"><net_src comp="477" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="486"><net_src comp="44" pin="0"/><net_sink comp="481" pin=1"/></net>

<net id="491"><net_src comp="477" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="492"><net_src comp="295" pin="1"/><net_sink comp="487" pin=1"/></net>

<net id="496"><net_src comp="48" pin="0"/><net_sink comp="493" pin=0"/></net>

<net id="501"><net_src comp="493" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="502"><net_src comp="46" pin="0"/><net_sink comp="497" pin=1"/></net>

<net id="507"><net_src comp="493" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="508"><net_src comp="299" pin="1"/><net_sink comp="503" pin=1"/></net>

<net id="517"><net_src comp="509" pin="2"/><net_sink comp="513" pin=0"/></net>

<net id="521"><net_src comp="50" pin="0"/><net_sink comp="518" pin=0"/></net>

<net id="526"><net_src comp="518" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="527"><net_src comp="48" pin="0"/><net_sink comp="522" pin=1"/></net>

<net id="532"><net_src comp="518" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="537"><net_src comp="50" pin="0"/><net_sink comp="533" pin=1"/></net>

<net id="546"><net_src comp="538" pin="2"/><net_sink comp="542" pin=1"/></net>

<net id="555"><net_src comp="547" pin="2"/><net_sink comp="551" pin=0"/></net>

<net id="568"><net_src comp="560" pin="2"/><net_sink comp="564" pin=1"/></net>

<net id="569"><net_src comp="564" pin="2"/><net_sink comp="154" pin=8"/></net>

<net id="573"><net_src comp="313" pin="4"/><net_sink comp="570" pin=0"/></net>

<net id="574"><net_src comp="570" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="578"><net_src comp="179" pin="3"/><net_sink comp="575" pin=0"/></net>

<net id="579"><net_src comp="575" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="583"><net_src comp="187" pin="3"/><net_sink comp="580" pin=0"/></net>

<net id="584"><net_src comp="580" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="588"><net_src comp="195" pin="3"/><net_sink comp="585" pin=0"/></net>

<net id="589"><net_src comp="585" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="593"><net_src comp="203" pin="3"/><net_sink comp="590" pin=0"/></net>

<net id="594"><net_src comp="590" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="598"><net_src comp="211" pin="3"/><net_sink comp="595" pin=0"/></net>

<net id="599"><net_src comp="595" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="603"><net_src comp="219" pin="3"/><net_sink comp="600" pin=0"/></net>

<net id="604"><net_src comp="600" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="608"><net_src comp="227" pin="3"/><net_sink comp="605" pin=0"/></net>

<net id="609"><net_src comp="605" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="613"><net_src comp="235" pin="3"/><net_sink comp="610" pin=0"/></net>

<net id="614"><net_src comp="610" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="618"><net_src comp="243" pin="3"/><net_sink comp="615" pin=0"/></net>

<net id="619"><net_src comp="615" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="623"><net_src comp="251" pin="3"/><net_sink comp="620" pin=0"/></net>

<net id="624"><net_src comp="620" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="628"><net_src comp="259" pin="3"/><net_sink comp="625" pin=0"/></net>

<net id="629"><net_src comp="625" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="633"><net_src comp="323" pin="2"/><net_sink comp="630" pin=0"/></net>

<net id="637"><net_src comp="328" pin="2"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="276" pin=2"/></net>

<net id="642"><net_src comp="334" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="643"><net_src comp="639" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="647"><net_src comp="344" pin="1"/><net_sink comp="644" pin=0"/></net>

<net id="648"><net_src comp="644" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="649"><net_src comp="644" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="653"><net_src comp="354" pin="1"/><net_sink comp="650" pin=0"/></net>

<net id="654"><net_src comp="650" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="658"><net_src comp="370" pin="1"/><net_sink comp="655" pin=0"/></net>

<net id="659"><net_src comp="655" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="663"><net_src comp="386" pin="1"/><net_sink comp="660" pin=0"/></net>

<net id="664"><net_src comp="660" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="665"><net_src comp="660" pin="1"/><net_sink comp="533" pin=0"/></net>

<net id="669"><net_src comp="390" pin="1"/><net_sink comp="666" pin=0"/></net>

<net id="670"><net_src comp="666" pin="1"/><net_sink comp="154" pin=9"/></net>

<net id="674"><net_src comp="394" pin="1"/><net_sink comp="671" pin=0"/></net>

<net id="675"><net_src comp="671" pin="1"/><net_sink comp="154" pin=10"/></net>

<net id="679"><net_src comp="398" pin="1"/><net_sink comp="676" pin=0"/></net>

<net id="680"><net_src comp="676" pin="1"/><net_sink comp="154" pin=11"/></net>

<net id="684"><net_src comp="402" pin="1"/><net_sink comp="681" pin=0"/></net>

<net id="685"><net_src comp="681" pin="1"/><net_sink comp="154" pin=12"/></net>

<net id="689"><net_src comp="406" pin="1"/><net_sink comp="686" pin=0"/></net>

<net id="690"><net_src comp="686" pin="1"/><net_sink comp="154" pin=13"/></net>

<net id="694"><net_src comp="410" pin="1"/><net_sink comp="691" pin=0"/></net>

<net id="695"><net_src comp="691" pin="1"/><net_sink comp="154" pin=14"/></net>

<net id="699"><net_src comp="338" pin="2"/><net_sink comp="696" pin=0"/></net>

<net id="700"><net_src comp="696" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="704"><net_src comp="420" pin="1"/><net_sink comp="701" pin=0"/></net>

<net id="705"><net_src comp="701" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="709"><net_src comp="348" pin="2"/><net_sink comp="706" pin=0"/></net>

<net id="710"><net_src comp="706" pin="1"/><net_sink comp="457" pin=1"/></net>

<net id="714"><net_src comp="364" pin="2"/><net_sink comp="711" pin=0"/></net>

<net id="715"><net_src comp="711" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="719"><net_src comp="441" pin="1"/><net_sink comp="716" pin=0"/></net>

<net id="720"><net_src comp="716" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="724"><net_src comp="457" pin="2"/><net_sink comp="721" pin=0"/></net>

<net id="725"><net_src comp="721" pin="1"/><net_sink comp="538" pin=0"/></net>

<net id="729"><net_src comp="380" pin="2"/><net_sink comp="726" pin=0"/></net>

<net id="730"><net_src comp="726" pin="1"/><net_sink comp="513" pin=1"/></net>

<net id="734"><net_src comp="461" pin="1"/><net_sink comp="731" pin=0"/></net>

<net id="735"><net_src comp="731" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="739"><net_src comp="477" pin="1"/><net_sink comp="736" pin=0"/></net>

<net id="740"><net_src comp="736" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="744"><net_src comp="414" pin="2"/><net_sink comp="741" pin=0"/></net>

<net id="745"><net_src comp="741" pin="1"/><net_sink comp="509" pin=1"/></net>

<net id="749"><net_src comp="430" pin="2"/><net_sink comp="746" pin=0"/></net>

<net id="750"><net_src comp="746" pin="1"/><net_sink comp="538" pin=1"/></net>

<net id="754"><net_src comp="493" pin="1"/><net_sink comp="751" pin=0"/></net>

<net id="755"><net_src comp="751" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="759"><net_src comp="267" pin="3"/><net_sink comp="756" pin=0"/></net>

<net id="760"><net_src comp="756" pin="1"/><net_sink comp="528" pin=1"/></net>

<net id="764"><net_src comp="513" pin="2"/><net_sink comp="761" pin=0"/></net>

<net id="765"><net_src comp="761" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="769"><net_src comp="451" pin="2"/><net_sink comp="766" pin=0"/></net>

<net id="770"><net_src comp="766" pin="1"/><net_sink comp="547" pin=1"/></net>

<net id="774"><net_src comp="518" pin="1"/><net_sink comp="771" pin=0"/></net>

<net id="775"><net_src comp="771" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="779"><net_src comp="542" pin="2"/><net_sink comp="776" pin=0"/></net>

<net id="780"><net_src comp="776" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="784"><net_src comp="471" pin="2"/><net_sink comp="781" pin=0"/></net>

<net id="785"><net_src comp="781" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="789"><net_src comp="487" pin="2"/><net_sink comp="786" pin=0"/></net>

<net id="790"><net_src comp="786" pin="1"/><net_sink comp="551" pin=1"/></net>

<net id="794"><net_src comp="503" pin="2"/><net_sink comp="791" pin=0"/></net>

<net id="795"><net_src comp="791" pin="1"/><net_sink comp="556" pin=0"/></net>

<net id="799"><net_src comp="551" pin="2"/><net_sink comp="796" pin=0"/></net>

<net id="800"><net_src comp="796" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="804"><net_src comp="528" pin="2"/><net_sink comp="801" pin=0"/></net>

<net id="805"><net_src comp="801" pin="1"/><net_sink comp="556" pin=1"/></net>

<net id="809"><net_src comp="556" pin="2"/><net_sink comp="806" pin=0"/></net>

<net id="810"><net_src comp="806" pin="1"/><net_sink comp="560" pin=1"/></net>

<net id="814"><net_src comp="564" pin="2"/><net_sink comp="811" pin=0"/></net>

<net id="815"><net_src comp="811" pin="1"/><net_sink comp="154" pin=8"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: pstrmOutput_V_data_V | {21 }
	Port: pstrmOutput_V_keep_V | {21 }
	Port: pstrmOutput_V_strb_V | {21 }
	Port: pstrmOutput_V_user_V | {21 }
	Port: pstrmOutput_V_last_V | {21 }
	Port: pstrmOutput_V_id_V | {21 }
	Port: pstrmOutput_V_dest_V | {21 }
	Port: an32ShiftReg_9 | {9 }
	Port: an32ShiftReg_8 | {9 }
	Port: an32ShiftReg_7 | {6 }
	Port: an32ShiftReg_6 | {7 }
	Port: an32ShiftReg_5 | {10 }
	Port: an32ShiftReg_4 | {11 }
	Port: an32ShiftReg_3 | {12 }
	Port: an32ShiftReg_2 | {13 }
	Port: an32ShiftReg_1 | {14 }
	Port: an32ShiftReg_0 | {14 }
 - Input state : 
	Port: fir_n11_strm : pstrmInput_V_data_V | {8 }
	Port: fir_n11_strm : pstrmInput_V_keep_V | {8 }
	Port: fir_n11_strm : pstrmInput_V_strb_V | {8 }
	Port: fir_n11_strm : pstrmInput_V_user_V | {8 }
	Port: fir_n11_strm : pstrmInput_V_last_V | {8 }
	Port: fir_n11_strm : pstrmInput_V_id_V | {8 }
	Port: fir_n11_strm : pstrmInput_V_dest_V | {8 }
	Port: fir_n11_strm : an32Coef | {2 3 4 5 6 7 8 9 10 11 12 13 }
	Port: fir_n11_strm : regXferLeng_V | {1 }
	Port: fir_n11_strm : an32ShiftReg_9 | {4 }
	Port: fir_n11_strm : an32ShiftReg_8 | {9 }
	Port: fir_n11_strm : an32ShiftReg_7 | {5 }
	Port: fir_n11_strm : an32ShiftReg_6 | {6 }
	Port: fir_n11_strm : an32ShiftReg_5 | {7 }
	Port: fir_n11_strm : an32ShiftReg_4 | {10 }
	Port: fir_n11_strm : an32ShiftReg_3 | {11 }
	Port: fir_n11_strm : an32ShiftReg_2 | {12 }
	Port: fir_n11_strm : an32ShiftReg_1 | {13 }
	Port: fir_n11_strm : an32ShiftReg_0 | {14 }
  - Chain level:
	State 1
		ret_V : 1
		tmp_1 : 2
	State 2
		icmp_ln22 : 1
		add_ln22 : 1
		br_ln22 : 2
	State 3
	State 4
		mul_ln35 : 1
	State 5
		mul_ln35_2 : 1
	State 6
		store_ln32 : 1
		mul_ln35_3 : 1
	State 7
		store_ln32 : 1
		mul_ln35_4 : 1
	State 8
		mul_ln35_10 : 1
	State 9
		store_ln32 : 1
		mul_ln35_1 : 1
	State 10
		store_ln32 : 1
		mul_ln35_5 : 1
	State 11
		store_ln32 : 1
		mul_ln35_6 : 1
	State 12
		store_ln32 : 1
		mul_ln35_7 : 1
	State 13
		store_ln32 : 1
		mul_ln35_8 : 1
		add_ln35_7 : 1
	State 14
		store_ln32 : 1
		mul_ln35_9 : 1
		add_ln35_8 : 1
	State 15
	State 16
	State 17
		add_ln35_2 : 1
	State 18
	State 19
	State 20
		tmp_data_V : 1
		write_ln38 : 2
	State 21
		empty_5 : 1
	State 22


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|
| Operation|         Functional Unit        |  DSP48E |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|
|          |           grp_fu_338           |    3    |   215   |    1    |
|          |           grp_fu_348           |    3    |   215   |    1    |
|          |           grp_fu_364           |    3    |   215   |    1    |
|          |           grp_fu_380           |    3    |   215   |    1    |
|          |           grp_fu_414           |    3    |   215   |    1    |
|    mul   |           grp_fu_430           |    3    |   215   |    1    |
|          |           grp_fu_451           |    3    |   215   |    1    |
|          |           grp_fu_471           |    3    |   215   |    1    |
|          |           grp_fu_487           |    3    |   215   |    1    |
|          |           grp_fu_503           |    3    |   215   |    1    |
|          |           grp_fu_528           |    3    |   215   |    1    |
|----------|--------------------------------|---------|---------|---------|
|          |          ret_V_fu_307          |    0    |    0    |    39   |
|          |         add_ln22_fu_328        |    0    |    0    |    38   |
|          |        add_ln35_4_fu_457       |    0    |    0    |    39   |
|          |        add_ln35_6_fu_509       |    0    |    0    |    32   |
|          |        add_ln35_7_fu_513       |    0    |    0    |    32   |
|    add   |        add_ln35_5_fu_538       |    0    |    0    |    32   |
|          |        add_ln35_8_fu_542       |    0    |    0    |    32   |
|          |        add_ln35_1_fu_547       |    0    |    0    |    32   |
|          |        add_ln35_2_fu_551       |    0    |    0    |    32   |
|          |         add_ln35_fu_556        |    0    |    0    |    39   |
|          |        add_ln35_3_fu_560       |    0    |    0    |    32   |
|          |        tmp_data_V_fu_564       |    0    |    0    |    32   |
|----------|--------------------------------|---------|---------|---------|
|   icmp   |        icmp_ln22_fu_323        |    0    |    0    |    18   |
|----------|--------------------------------|---------|---------|---------|
|   read   | regXferLeng_V_read_read_fu_130 |    0    |    0    |    0    |
|          |       empty_4_read_fu_136      |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   write  |        grp_write_fu_154        |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   zext   |        zext_ln215_fu_303       |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|partselect|          tmp_1_fu_313          |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |       tmp_data_V_1_fu_386      |    0    |    0    |    0    |
|          |        tmp_keep_V_fu_390       |    0    |    0    |    0    |
|          |        tmp_strb_V_fu_394       |    0    |    0    |    0    |
|extractvalue|        tmp_user_V_fu_398       |    0    |    0    |    0    |
|          |        tmp_last_V_fu_402       |    0    |    0    |    0    |
|          |         tmp_id_V_fu_406        |    0    |    0    |    0    |
|          |        tmp_dest_V_fu_410       |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   Total  |                                |    33   |   2365  |   440   |
|----------|--------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|      add_ln22_reg_634     |   31   |
|     add_ln35_2_reg_796    |   32   |
|     add_ln35_4_reg_721    |   32   |
|     add_ln35_7_reg_761    |   32   |
|     add_ln35_8_reg_776    |   32   |
|      add_ln35_reg_806     |   32   |
|  an32Coef_addr_10_reg_625 |    4   |
|  an32Coef_addr_1_reg_580  |    4   |
|  an32Coef_addr_2_reg_585  |    4   |
|  an32Coef_addr_3_reg_590  |    4   |
|  an32Coef_addr_4_reg_595  |    4   |
|  an32Coef_addr_5_reg_600  |    4   |
|  an32Coef_addr_6_reg_605  |    4   |
|  an32Coef_addr_7_reg_610  |    4   |
|  an32Coef_addr_8_reg_615  |    4   |
|  an32Coef_addr_9_reg_620  |    4   |
|   an32Coef_addr_reg_575   |    4   |
|  an32Coef_load_9_reg_756  |   32   |
|an32ShiftReg_0_load_reg_771|   32   |
|an32ShiftReg_1_load_reg_751|   32   |
|an32ShiftReg_2_load_reg_736|   32   |
|an32ShiftReg_3_load_reg_731|   32   |
|an32ShiftReg_4_load_reg_716|   32   |
|an32ShiftReg_5_load_reg_655|   32   |
|an32ShiftReg_6_load_reg_650|   32   |
|an32ShiftReg_7_load_reg_644|   32   |
|an32ShiftReg_8_load_reg_701|   32   |
|an32ShiftReg_9_load_reg_639|   32   |
|     icmp_ln22_reg_630     |    1   |
|    mul_ln35_10_reg_741    |   32   |
|     mul_ln35_1_reg_746    |   32   |
|     mul_ln35_2_reg_706    |   32   |
|     mul_ln35_3_reg_711    |   32   |
|     mul_ln35_4_reg_726    |   32   |
|     mul_ln35_5_reg_766    |   32   |
|     mul_ln35_6_reg_781    |   32   |
|     mul_ln35_7_reg_786    |   32   |
|     mul_ln35_8_reg_791    |   32   |
|     mul_ln35_9_reg_801    |   32   |
|      mul_ln35_reg_696     |   32   |
|    n32XferCnt_0_reg_272   |   31   |
|          reg_283          |   32   |
|          reg_287          |   32   |
|          reg_291          |   32   |
|          reg_295          |   32   |
|          reg_299          |   32   |
|       tmp_1_reg_570       |   31   |
|    tmp_data_V_1_reg_660   |   32   |
|     tmp_data_V_reg_811    |   32   |
|     tmp_dest_V_reg_691    |    1   |
|      tmp_id_V_reg_686     |    1   |
|     tmp_keep_V_reg_666    |    4   |
|     tmp_last_V_reg_681    |    1   |
|     tmp_strb_V_reg_671    |    4   |
|     tmp_user_V_reg_676    |    1   |
+---------------------------+--------+
|           Total           |  1238  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_154 |  p8  |   2  |  32  |   64   ||    9    |
| grp_access_fu_267 |  p0  |  11  |   4  |   44   ||    50   |
|     grp_fu_338    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_348    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_364    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_380    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_414    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_430    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_451    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_471    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_487    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_503    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_528    |  p0  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   812  || 23.3035 ||   158   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   33   |    -   |  2365  |   440  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   23   |    -   |   158  |
|  Register |    -   |    -   |  1238  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   33   |   23   |  3603  |   598  |
+-----------+--------+--------+--------+--------+
