INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
WARNING:sim - A core named 'instruction_ram' already exists in the project.
   Output products for this core may be overwritten.
Resolving generics for 'instruction_ram'...
WARNING:sim - A core named 'instruction_ram' already exists in the project.
   Output products for this core may be overwritten.
Applying external generics to 'instruction_ram'...
Delivering associated files for 'instruction_ram'...
Delivering EJava files for 'instruction_ram'...
Generating implementation netlist for 'instruction_ram'...
INFO:sim - Pre-processing HDL files for 'instruction_ram'...
Running synthesis for 'instruction_ram'
Running ngcbuild...
Writing VEO instantiation template for 'instruction_ram'...
Writing Verilog behavioral simulation model for 'instruction_ram'...
WARNING:sim - Overwriting existing file
   E:/Processor-Design-Project/System_Design/ipcore_dir/tmp/_cg/instruction_ram/
   doc/blk_mem_gen_v7_3_vinfo.html with file from view xilinx_documentation
Delivered 1 file into directory
E:/Processor-Design-Project/System_Design/ipcore_dir/tmp/_cg/instruction_ram
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'instruction_ram'...
Generating metadata file...
Regenerating ISE project file for 'instruction_ram'...
Generating ISE project...
XCO file found: instruction_ram.xco
XMDF file found: instruction_ram_xmdf.tcl
Adding
E:/Processor-Design-Project/System_Design/ipcore_dir/tmp/_cg/instruction_ram.asy
-view all -origin_type imported
Adding
E:/Processor-Design-Project/System_Design/ipcore_dir/tmp/_cg/instruction_ram.ngc
-view all -origin_type created
Checking file
"E:/Processor-Design-Project/System_Design/ipcore_dir/tmp/_cg/instruction_ram.ng
c" for project device match ...
File
"E:/Processor-Design-Project/System_Design/ipcore_dir/tmp/_cg/instruction_ram.ng
c" device information matches project device.
Adding
E:/Processor-Design-Project/System_Design/ipcore_dir/tmp/_cg/instruction_ram.sym
-view all -origin_type imported
Adding
E:/Processor-Design-Project/System_Design/ipcore_dir/tmp/_cg/instruction_ram.v
-view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "E:/Processor-Design-Project/System_Design/ipcore_dir/tmp/_cg/instruction_ram
   .v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
E:/Processor-Design-Project/System_Design/ipcore_dir/tmp/_cg/instruction_ram.veo
-view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/instruction_ram"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'instruction_ram'.
