synthesis:  version Diamond (64-bit) 3.11.0.396.4

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.
Thu Aug 13 13:05:52 2020


Command Line:  synthesis -f mcm_top_impl_hex_lattice.synproj -gui -msgset C:/s_links/promote.xml 

Synthesis options:
The -a option is MachXO2.
The -s option is 4.
The -t option is CSBGA132.
The -d option is LCMXO2-4000HC.
Using package CSBGA132.
Using performance grade 4.
                                                          

##########################################################

### Lattice Family : MachXO2

### Device  : LCMXO2-4000HC

### Package : CSBGA132

### Speed   : 4

##########################################################

                                                          

INFO - synthesis: User-Selected Strategy Settings
Optimization goal = Timing
Top-level module name = mcm_top.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/s_links (searchpath added)
-p C:/lscc/diamond/3.11_x64/ispfpga/xo2c00/data (searchpath added)
-p C:/s_links/impl_hex (searchpath added)
-p C:/s_links (searchpath added)
Verilog design file = C:/s_links/sources/mcm_top.v
Verilog design file = C:/s_links/sources/spi_slave_top.v
Verilog design file = C:/s_links/sources/wb_ctrl.v
Verilog design file = C:/s_links/sources/commands.v
Verilog design file = C:/s_links/sources/spi_ctrl.v
Verilog design file = C:/s_links/sources/status_led.v
Verilog design file = C:/s_links/sources/quad_decoder.v
Verilog design file = C:/s_links/sources/pwm_controller.v
Verilog design file = C:/s_links/sources/cs_decoder.v
Verilog design file = C:/s_links/sources/intrpt_ctrl.v
Verilog design file = C:/s_links/sources/otm_dac.v
Verilog design file = C:/s_links/sources/uart_controller.v
Verilog design file = C:/s_links/sources/rs232.v
Verilog design file = C:/s_links/sources/config_hex/config.v
Verilog design file = C:/s_links/sources/slot_cards/servo.v
Verilog design file = C:/s_links/sources/slot_cards/shutter_4.v
Verilog design file = C:/s_links/sources/slot_cards/slider_io.v
Verilog design file = C:/s_links/sources/slot_cards/stepper.v
Verilog design file = C:/s_links/sources/slot_cards/peizo_elliptec.v
Verilog design file = C:/s_links/sources/config_hex/ip/spi_slave_efb.v
Verilog design file = C:/s_links/sources/config_hex/ip/pll.v
NGD file = mcm_top_impl_hex.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file c:/s_links/sources/mcm_top.v. VERI-1482
INFO - synthesis: c:/s_links/sources/mcm_top.v(1): analyzing included file C:/s_links/sources/config_hex/config.v. VERI-1328
INFO - synthesis: c:/s_links/sources/mcm_top.v(2): analyzing included file c:/s_links/sources/commands.v. VERI-1328
Analyzing Verilog file c:/s_links/sources/spi_slave_top.v. VERI-1482
INFO - synthesis: c:/s_links/sources/spi_slave_top.v(1): analyzing included file c:/s_links/sources/commands.v. VERI-1328
Analyzing Verilog file c:/s_links/sources/wb_ctrl.v. VERI-1482
Analyzing Verilog file c:/s_links/sources/commands.v. VERI-1482
Analyzing Verilog file c:/s_links/sources/spi_ctrl.v. VERI-1482
Analyzing Verilog file c:/s_links/sources/status_led.v. VERI-1482
INFO - synthesis: c:/s_links/sources/status_led.v(1): analyzing included file c:/s_links/sources/commands.v. VERI-1328
Analyzing Verilog file c:/s_links/sources/quad_decoder.v. VERI-1482
INFO - synthesis: c:/s_links/sources/quad_decoder.v(1): analyzing included file c:/s_links/sources/commands.v. VERI-1328
Analyzing Verilog file c:/s_links/sources/pwm_controller.v. VERI-1482
INFO - synthesis: c:/s_links/sources/pwm_controller.v(1): analyzing included file c:/s_links/sources/commands.v. VERI-1328
Analyzing Verilog file c:/s_links/sources/cs_decoder.v. VERI-1482
Analyzing Verilog file c:/s_links/sources/intrpt_ctrl.v. VERI-1482
INFO - synthesis: c:/s_links/sources/intrpt_ctrl.v(1): analyzing included file c:/s_links/sources/commands.v. VERI-1328
Analyzing Verilog file c:/s_links/sources/otm_dac.v. VERI-1482
INFO - synthesis: c:/s_links/sources/otm_dac.v(1): analyzing included file c:/s_links/sources/commands.v. VERI-1328
Analyzing Verilog file c:/s_links/sources/uart_controller.v. VERI-1482
INFO - synthesis: c:/s_links/sources/uart_controller.v(1): analyzing included file c:/s_links/sources/commands.v. VERI-1328
Analyzing Verilog file c:/s_links/sources/rs232.v. VERI-1482
INFO - synthesis: c:/s_links/sources/rs232.v(1): analyzing included file c:/s_links/sources/commands.v. VERI-1328
Analyzing Verilog file c:/s_links/sources/config_hex/config.v. VERI-1482
Analyzing Verilog file c:/s_links/sources/slot_cards/servo.v. VERI-1482
INFO - synthesis: c:/s_links/sources/slot_cards/servo.v(1): analyzing included file C:/s_links/sources/commands.v. VERI-1328
Analyzing Verilog file c:/s_links/sources/slot_cards/shutter_4.v. VERI-1482
INFO - synthesis: c:/s_links/sources/slot_cards/shutter_4.v(1): analyzing included file C:/s_links/sources/commands.v. VERI-1328
Analyzing Verilog file c:/s_links/sources/slot_cards/slider_io.v. VERI-1482
INFO - synthesis: c:/s_links/sources/slot_cards/slider_io.v(1): analyzing included file C:/s_links/sources/commands.v. VERI-1328
Analyzing Verilog file c:/s_links/sources/slot_cards/stepper.v. VERI-1482
INFO - synthesis: c:/s_links/sources/slot_cards/stepper.v(2): analyzing included file C:/s_links/sources/commands.v. VERI-1328
Analyzing Verilog file c:/s_links/sources/slot_cards/peizo_elliptec.v. VERI-1482
Analyzing Verilog file c:/s_links/sources/config_hex/ip/spi_slave_efb.v. VERI-1482
Analyzing Verilog file c:/s_links/sources/config_hex/ip/pll.v. VERI-1482
Analyzing Verilog file C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Top module name (Verilog): mcm_top
INFO - synthesis: c:/s_links/sources/mcm_top.v(9): compiling module mcm_top. VERI-1018
INFO - synthesis: C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1793): compiling module OSCH(NOM_FREQ="38.00"). VERI-1018
INFO - synthesis: c:/s_links/sources/config_hex/ip/pll.v(8): compiling module pll. VERI-1018
INFO - synthesis: C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1124): compiling module VLO. VERI-1018
INFO - synthesis: C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1730): compiling module EHXPLLJ_renamed_due_excessive_length_1. VERI-1018
INFO - synthesis: c:/s_links/sources/spi_slave_top.v(9): compiling module spi_slave_top. VERI-1018
INFO - synthesis: c:/s_links/sources/config_hex/ip/spi_slave_efb.v(8): compiling module spi_slave_efb. VERI-1018
INFO - synthesis: C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1120): compiling module VHI. VERI-1018
INFO - synthesis: C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(82): compiling module BB. VERI-1018
INFO - synthesis: C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1800): compiling module EFB(EFB_SPI="ENABLED",EFB_TC_PORTMODE="WB",EFB_WB_CLK_FREQ="100.0",DEV_DENSITY="4000L",SPI_CLK_DIVIDER=2,TC_TOP_SEL="OFF",TC_OVERFLOW="DISABLED"). VERI-1018
INFO - synthesis: c:/s_links/sources/wb_ctrl.v(53): compiling module wb_ctrl. VERI-1018
INFO - synthesis: c:/s_links/sources/spi_ctrl.v(9): compiling module spi_ctrl. VERI-1018
WARNING - synthesis: c:/s_links/sources/spi_ctrl.v(300): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: c:/s_links/sources/spi_ctrl.v(301): expression size 32 truncated to fit in target size 4. VERI-1209
WARNING - synthesis: c:/s_links/sources/spi_ctrl.v(303): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: c:/s_links/sources/spi_ctrl.v(382): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: c:/s_links/sources/spi_ctrl.v(383): expression size 32 truncated to fit in target size 4. VERI-1209
WARNING - synthesis: c:/s_links/sources/spi_ctrl.v(385): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: c:/s_links/sources/cs_decoder.v(7): compiling module cs_decoder. VERI-1018
INFO - synthesis: c:/s_links/sources/status_led.v(7): compiling module status_led(DEV_ID=9). VERI-1018
WARNING - synthesis: c:/s_links/sources/status_led.v(59): expression size 32 truncated to fit in target size 13. VERI-1209
INFO - synthesis: c:/s_links/sources/uart_controller.v(3): compiling module uart_controller(DEV_ID=10,UART_ADDRESS_WIDTH=4). VERI-1018
INFO - synthesis: c:/s_links/sources/quad_decoder.v(8): compiling module quad_decoder. VERI-1018
INFO - synthesis: c:/s_links/sources/quad_decoder.v(8): compiling module quad_decoder(DEV_ID=1). VERI-1018
INFO - synthesis: c:/s_links/sources/quad_decoder.v(8): compiling module quad_decoder(DEV_ID=2). VERI-1018
INFO - synthesis: c:/s_links/sources/quad_decoder.v(8): compiling module quad_decoder(DEV_ID=3). VERI-1018
INFO - synthesis: c:/s_links/sources/quad_decoder.v(8): compiling module quad_decoder(DEV_ID=4). VERI-1018
INFO - synthesis: c:/s_links/sources/quad_decoder.v(8): compiling module quad_decoder(DEV_ID=5). VERI-1018
INFO - synthesis: c:/s_links/sources/quad_decoder.v(8): compiling module quad_decoder(DEV_ID=6). VERI-1018
INFO - synthesis: c:/s_links/sources/intrpt_ctrl.v(6): compiling module intrpt_ctrl. VERI-1018
INFO - synthesis: c:/s_links/sources/intrpt_ctrl.v(6): compiling module intrpt_ctrl(DEV_ID=1). VERI-1018
INFO - synthesis: c:/s_links/sources/intrpt_ctrl.v(6): compiling module intrpt_ctrl(DEV_ID=2). VERI-1018
INFO - synthesis: c:/s_links/sources/intrpt_ctrl.v(6): compiling module intrpt_ctrl(DEV_ID=3). VERI-1018
INFO - synthesis: c:/s_links/sources/intrpt_ctrl.v(6): compiling module intrpt_ctrl(DEV_ID=4). VERI-1018
INFO - synthesis: c:/s_links/sources/intrpt_ctrl.v(6): compiling module intrpt_ctrl(DEV_ID=5). VERI-1018
INFO - synthesis: c:/s_links/sources/intrpt_ctrl.v(6): compiling module intrpt_ctrl(DEV_ID=6). VERI-1018
INFO - synthesis: c:/s_links/sources/pwm_controller.v(11): compiling module pwm_controller. VERI-1018
INFO - synthesis: c:/s_links/sources/pwm_controller.v(11): compiling module pwm_controller(DEV_ID=1). VERI-1018
INFO - synthesis: c:/s_links/sources/pwm_controller.v(11): compiling module pwm_controller(DEV_ID=2). VERI-1018
INFO - synthesis: c:/s_links/sources/pwm_controller.v(11): compiling module pwm_controller(DEV_ID=3). VERI-1018
INFO - synthesis: c:/s_links/sources/pwm_controller.v(11): compiling module pwm_controller(DEV_ID=4). VERI-1018
INFO - synthesis: c:/s_links/sources/pwm_controller.v(11): compiling module pwm_controller(DEV_ID=5). VERI-1018
INFO - synthesis: c:/s_links/sources/pwm_controller.v(11): compiling module pwm_controller(DEV_ID=6). VERI-1018
INFO - synthesis: c:/s_links/sources/slot_cards/stepper.v(4): compiling module stepper(UART_ADDRESS_WIDTH=4). VERI-1018
WARNING - synthesis: c:/s_links/sources/slot_cards/stepper.v(55): using initial value of OPTO_PWR since it is never assigned. VERI-1220
WARNING - synthesis: c:/s_links/sources/slot_cards/stepper.v(100): expression size 32 truncated to fit in target size 12. VERI-1209
WARNING - synthesis: c:/s_links/sources/slot_cards/stepper.v(102): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: c:/s_links/sources/slot_cards/stepper.v(108): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: c:/s_links/sources/slot_cards/stepper.v(4): compiling module stepper(DEV_ID=1,UART_ADDRESS_WIDTH=4). VERI-1018
WARNING - synthesis: c:/s_links/sources/slot_cards/stepper.v(55): using initial value of OPTO_PWR since it is never assigned. VERI-1220
WARNING - synthesis: c:/s_links/sources/slot_cards/stepper.v(100): expression size 32 truncated to fit in target size 12. VERI-1209
WARNING - synthesis: c:/s_links/sources/slot_cards/stepper.v(102): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: c:/s_links/sources/slot_cards/stepper.v(108): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: c:/s_links/sources/slot_cards/stepper.v(4): compiling module stepper(DEV_ID=2,UART_ADDRESS_WIDTH=4). VERI-1018
WARNING - synthesis: c:/s_links/sources/slot_cards/stepper.v(55): using initial value of OPTO_PWR since it is never assigned. VERI-1220
WARNING - synthesis: c:/s_links/sources/slot_cards/stepper.v(100): expression size 32 truncated to fit in target size 12. VERI-1209
WARNING - synthesis: c:/s_links/sources/slot_cards/stepper.v(102): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: c:/s_links/sources/slot_cards/stepper.v(108): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: c:/s_links/sources/slot_cards/stepper.v(4): compiling module stepper(DEV_ID=3,UART_ADDRESS_WIDTH=4). VERI-1018
WARNING - synthesis: c:/s_links/sources/slot_cards/stepper.v(55): using initial value of OPTO_PWR since it is never assigned. VERI-1220
WARNING - synthesis: c:/s_links/sources/slot_cards/stepper.v(100): expression size 32 truncated to fit in target size 12. VERI-1209
WARNING - synthesis: c:/s_links/sources/slot_cards/stepper.v(102): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: c:/s_links/sources/slot_cards/stepper.v(108): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: c:/s_links/sources/slot_cards/stepper.v(4): compiling module stepper(DEV_ID=4,UART_ADDRESS_WIDTH=4). VERI-1018
WARNING - synthesis: c:/s_links/sources/slot_cards/stepper.v(55): using initial value of OPTO_PWR since it is never assigned. VERI-1220
WARNING - synthesis: c:/s_links/sources/slot_cards/stepper.v(100): expression size 32 truncated to fit in target size 12. VERI-1209
WARNING - synthesis: c:/s_links/sources/slot_cards/stepper.v(102): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: c:/s_links/sources/slot_cards/stepper.v(108): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: c:/s_links/sources/slot_cards/stepper.v(4): compiling module stepper(DEV_ID=5,UART_ADDRESS_WIDTH=4). VERI-1018
WARNING - synthesis: c:/s_links/sources/slot_cards/stepper.v(55): using initial value of OPTO_PWR since it is never assigned. VERI-1220
WARNING - synthesis: c:/s_links/sources/slot_cards/stepper.v(100): expression size 32 truncated to fit in target size 12. VERI-1209
WARNING - synthesis: c:/s_links/sources/slot_cards/stepper.v(102): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: c:/s_links/sources/slot_cards/stepper.v(108): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: c:/s_links/sources/slot_cards/stepper.v(4): compiling module stepper(DEV_ID=6,UART_ADDRESS_WIDTH=4). VERI-1018
WARNING - synthesis: c:/s_links/sources/slot_cards/stepper.v(55): using initial value of OPTO_PWR since it is never assigned. VERI-1220
WARNING - synthesis: c:/s_links/sources/slot_cards/stepper.v(100): expression size 32 truncated to fit in target size 12. VERI-1209
WARNING - synthesis: c:/s_links/sources/slot_cards/stepper.v(102): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: c:/s_links/sources/slot_cards/stepper.v(108): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: c:/s_links/sources/slot_cards/servo.v(3): compiling module servo(UART_ADDRESS_WIDTH=4). VERI-1018
WARNING - synthesis: c:/s_links/sources/slot_cards/servo.v(51): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: c:/s_links/sources/slot_cards/servo.v(52): expression size 32 truncated to fit in target size 1. VERI-1209
INFO - synthesis: c:/s_links/sources/slot_cards/slider_io.v(5): compiling module io(UART_ADDRESS_WIDTH=4). VERI-1018
INFO - synthesis: c:/s_links/sources/slot_cards/shutter_4.v(3): compiling module shutter(UART_ADDRESS_WIDTH=4). VERI-1018
WARNING - synthesis: c:/s_links/sources/slot_cards/shutter_4.v(67): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: c:/s_links/sources/slot_cards/shutter_4.v(68): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: c:/s_links/sources/slot_cards/shutter_4.v(69): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: c:/s_links/sources/slot_cards/shutter_4.v(70): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: c:/s_links/sources/slot_cards/shutter_4.v(71): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: c:/s_links/sources/slot_cards/shutter_4.v(72): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: c:/s_links/sources/slot_cards/shutter_4.v(73): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: c:/s_links/sources/slot_cards/shutter_4.v(74): expression size 32 truncated to fit in target size 1. VERI-1209
INFO - synthesis: c:/s_links/sources/rs232.v(3): compiling module rs232(DEV_ID=4,UART_ADDRESS_WIDTH=4). VERI-1018
INFO - synthesis: c:/s_links/sources/otm_dac.v(3): compiling module otm_dac(DEV_ID=3). VERI-1018
INFO - synthesis: c:/s_links/sources/slot_cards/peizo_elliptec.v(5): compiling module peizo_elliptec(DEV_ID=7,UART_ADDRESS_WIDTH=4). VERI-1018
Loading NGL library 'C:/lscc/diamond/3.11_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.11_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.11_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.11_x64/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'xo2c4000.nph' in environment: C:/lscc/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Top-level module name = mcm_top.
WARNING - synthesis: c:/s_links/sources/mcm_top.v(339): Removing unused instance pwm_ins[1].pwm_controller_ins. VDB-5034
WARNING - synthesis: Initial value found on net n873 will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net n873 will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net n873 will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net n873 will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net n873 will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net n873 will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net n873 will be ignored due to unrecognized driver type
######## Converting I/O port pin_io[68] to input.
######## Converting I/O port pin_io[67] to output.
######## Converting I/O port pin_io[66] to output.
######## Converting I/O port pin_io[64] to input.
######## Converting I/O port pin_io[63] to input.
######## Converting I/O port pin_io[62] to input.
######## Converting I/O port pin_io[61] to output.
######## Converting I/O port pin_io[60] to output.
######## Converting I/O port pin_io[58] to input.
######## Converting I/O port pin_io[57] to output.
######## Converting I/O port pin_io[56] to output.
######## Converting I/O port pin_io[54] to input.
######## Converting I/O port pin_io[53] to input.
######## Converting I/O port pin_io[52] to input.
######## Converting I/O port pin_io[51] to output.
######## Converting I/O port pin_io[50] to output.
######## Converting I/O port pin_io[48] to input.
######## Converting I/O port pin_io[47] to output.
######## Converting I/O port pin_io[46] to output.
######## Converting I/O port pin_io[44] to input.
######## Converting I/O port pin_io[43] to input.
######## Converting I/O port pin_io[42] to input.
######## Converting I/O port pin_io[41] to output.
######## Converting I/O port pin_io[38] to input.
######## Converting I/O port pin_io[36] to output.
######## Converting I/O port pin_io[34] to input.
######## Converting I/O port pin_io[33] to input.
######## Converting I/O port pin_io[32] to input.
######## Converting I/O port pin_io[31] to output.
######## Converting I/O port pin_io[28] to input.
######## Converting I/O port pin_io[27] to output.
######## Converting I/O port pin_io[26] to output.
######## Converting I/O port pin_io[24] to input.
######## Converting I/O port pin_io[23] to input.
######## Converting I/O port pin_io[22] to input.
######## Converting I/O port pin_io[21] to output.
######## Converting I/O port pin_io[20] to output.
######## Converting I/O port pin_io[18] to input.
######## Converting I/O port pin_io[17] to output.
######## Converting I/O port pin_io[16] to output.
######## Converting I/O port pin_io[14] to input.
######## Converting I/O port pin_io[13] to input.
######## Converting I/O port pin_io[12] to input.
######## Converting I/O port pin_io[11] to output.
######## Converting I/O port pin_io[10] to output.
######## Converting I/O port C_1 to input.
######## Converting I/O port C_2 to input.
######## Converting I/O port C_3 to input.
######## Converting I/O port C_4 to input.
######## Converting I/O port C_5 to input.
######## Converting I/O port C_6 to input.
######## Converting I/O port C_7 to output.
######## Converting I/O port C_8 to input.
WARNING - synthesis: Bit 0 of Register \u_status_led/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 1 of Register \u_status_led/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 2 of Register \u_status_led/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 3 of Register \u_status_led/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 4 of Register \u_status_led/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 5 of Register \u_status_led/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 6 of Register \u_status_led/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 7 of Register \u_status_led/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 8 of Register \u_status_led/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 9 of Register \u_status_led/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 10 of Register \u_status_led/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 11 of Register \u_status_led/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 12 of Register \u_status_led/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 13 of Register \u_status_led/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 14 of Register \u_status_led/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 15 of Register \u_status_led/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 16 of Register \u_status_led/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 17 of Register \u_status_led/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 18 of Register \u_status_led/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 19 of Register \u_status_led/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 20 of Register \u_status_led/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 21 of Register \u_status_led/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 22 of Register \u_status_led/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 23 of Register \u_status_led/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 24 of Register \u_status_led/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 25 of Register \u_status_led/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 26 of Register \u_status_led/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 27 of Register \u_status_led/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 28 of Register \u_status_led/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 29 of Register \u_status_led/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 30 of Register \u_status_led/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 31 of Register \u_status_led/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 32 of Register \u_status_led/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 33 of Register \u_status_led/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 34 of Register \u_status_led/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 35 of Register \u_status_led/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 36 of Register \u_status_led/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 37 of Register \u_status_led/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 38 of Register \u_status_led/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 0 of Register \intrpt_ins[0].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 1 of Register \intrpt_ins[0].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 2 of Register \intrpt_ins[0].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 3 of Register \intrpt_ins[0].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 4 of Register \intrpt_ins[0].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 5 of Register \intrpt_ins[0].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 6 of Register \intrpt_ins[0].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 7 of Register \intrpt_ins[0].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 8 of Register \intrpt_ins[0].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 9 of Register \intrpt_ins[0].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 10 of Register \intrpt_ins[0].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 11 of Register \intrpt_ins[0].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 12 of Register \intrpt_ins[0].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 13 of Register \intrpt_ins[0].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 14 of Register \intrpt_ins[0].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 15 of Register \intrpt_ins[0].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 16 of Register \intrpt_ins[0].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 17 of Register \intrpt_ins[0].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 18 of Register \intrpt_ins[0].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 19 of Register \intrpt_ins[0].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 20 of Register \intrpt_ins[0].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 21 of Register \intrpt_ins[0].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 22 of Register \intrpt_ins[0].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 23 of Register \intrpt_ins[0].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 24 of Register \intrpt_ins[0].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 25 of Register \intrpt_ins[0].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 26 of Register \intrpt_ins[0].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 27 of Register \intrpt_ins[0].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 28 of Register \intrpt_ins[0].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 29 of Register \intrpt_ins[0].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 30 of Register \intrpt_ins[0].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 31 of Register \intrpt_ins[0].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 32 of Register \intrpt_ins[0].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 33 of Register \intrpt_ins[0].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 34 of Register \intrpt_ins[0].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 35 of Register \intrpt_ins[0].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 36 of Register \intrpt_ins[0].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 0 of Register \intrpt_ins[1].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 1 of Register \intrpt_ins[1].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 2 of Register \intrpt_ins[1].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 3 of Register \intrpt_ins[1].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 4 of Register \intrpt_ins[1].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 5 of Register \intrpt_ins[1].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 6 of Register \intrpt_ins[1].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 7 of Register \intrpt_ins[1].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 8 of Register \intrpt_ins[1].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 9 of Register \intrpt_ins[1].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 10 of Register \intrpt_ins[1].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 11 of Register \intrpt_ins[1].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 12 of Register \intrpt_ins[1].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 13 of Register \intrpt_ins[1].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 14 of Register \intrpt_ins[1].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 15 of Register \intrpt_ins[1].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 16 of Register \intrpt_ins[1].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 17 of Register \intrpt_ins[1].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 18 of Register \intrpt_ins[1].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 19 of Register \intrpt_ins[1].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 20 of Register \intrpt_ins[1].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 21 of Register \intrpt_ins[1].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 22 of Register \intrpt_ins[1].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 23 of Register \intrpt_ins[1].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 24 of Register \intrpt_ins[1].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 25 of Register \intrpt_ins[1].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 26 of Register \intrpt_ins[1].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 27 of Register \intrpt_ins[1].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 28 of Register \intrpt_ins[1].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 29 of Register \intrpt_ins[1].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 30 of Register \intrpt_ins[1].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 31 of Register \intrpt_ins[1].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 32 of Register \intrpt_ins[1].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 33 of Register \intrpt_ins[1].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 34 of Register \intrpt_ins[1].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 35 of Register \intrpt_ins[1].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 36 of Register \intrpt_ins[1].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 0 of Register \intrpt_ins[2].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 1 of Register \intrpt_ins[2].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 2 of Register \intrpt_ins[2].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 3 of Register \intrpt_ins[2].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 4 of Register \intrpt_ins[2].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 5 of Register \intrpt_ins[2].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 6 of Register \intrpt_ins[2].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 7 of Register \intrpt_ins[2].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 8 of Register \intrpt_ins[2].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 9 of Register \intrpt_ins[2].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 10 of Register \intrpt_ins[2].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 11 of Register \intrpt_ins[2].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 12 of Register \intrpt_ins[2].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 13 of Register \intrpt_ins[2].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 14 of Register \intrpt_ins[2].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 15 of Register \intrpt_ins[2].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 16 of Register \intrpt_ins[2].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 17 of Register \intrpt_ins[2].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 18 of Register \intrpt_ins[2].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 19 of Register \intrpt_ins[2].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 20 of Register \intrpt_ins[2].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 21 of Register \intrpt_ins[2].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 22 of Register \intrpt_ins[2].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 23 of Register \intrpt_ins[2].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 24 of Register \intrpt_ins[2].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 25 of Register \intrpt_ins[2].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 26 of Register \intrpt_ins[2].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 27 of Register \intrpt_ins[2].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 28 of Register \intrpt_ins[2].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 29 of Register \intrpt_ins[2].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 30 of Register \intrpt_ins[2].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 31 of Register \intrpt_ins[2].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 32 of Register \intrpt_ins[2].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 33 of Register \intrpt_ins[2].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 34 of Register \intrpt_ins[2].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 35 of Register \intrpt_ins[2].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 36 of Register \intrpt_ins[2].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 0 of Register \intrpt_ins[3].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 1 of Register \intrpt_ins[3].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 2 of Register \intrpt_ins[3].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 3 of Register \intrpt_ins[3].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 4 of Register \intrpt_ins[3].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 5 of Register \intrpt_ins[3].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 6 of Register \intrpt_ins[3].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 7 of Register \intrpt_ins[3].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 8 of Register \intrpt_ins[3].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 9 of Register \intrpt_ins[3].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 10 of Register \intrpt_ins[3].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 11 of Register \intrpt_ins[3].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 12 of Register \intrpt_ins[3].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 13 of Register \intrpt_ins[3].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 14 of Register \intrpt_ins[3].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 15 of Register \intrpt_ins[3].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 16 of Register \intrpt_ins[3].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 17 of Register \intrpt_ins[3].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 18 of Register \intrpt_ins[3].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 19 of Register \intrpt_ins[3].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 20 of Register \intrpt_ins[3].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 21 of Register \intrpt_ins[3].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 22 of Register \intrpt_ins[3].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 23 of Register \intrpt_ins[3].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 24 of Register \intrpt_ins[3].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 25 of Register \intrpt_ins[3].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 26 of Register \intrpt_ins[3].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 27 of Register \intrpt_ins[3].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 28 of Register \intrpt_ins[3].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 29 of Register \intrpt_ins[3].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 30 of Register \intrpt_ins[3].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 31 of Register \intrpt_ins[3].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 32 of Register \intrpt_ins[3].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 33 of Register \intrpt_ins[3].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 34 of Register \intrpt_ins[3].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 35 of Register \intrpt_ins[3].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 36 of Register \intrpt_ins[3].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 0 of Register \intrpt_ins[4].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 1 of Register \intrpt_ins[4].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 2 of Register \intrpt_ins[4].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 3 of Register \intrpt_ins[4].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 4 of Register \intrpt_ins[4].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 5 of Register \intrpt_ins[4].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 6 of Register \intrpt_ins[4].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 7 of Register \intrpt_ins[4].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 8 of Register \intrpt_ins[4].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 9 of Register \intrpt_ins[4].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 10 of Register \intrpt_ins[4].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 11 of Register \intrpt_ins[4].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 12 of Register \intrpt_ins[4].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 13 of Register \intrpt_ins[4].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 14 of Register \intrpt_ins[4].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 15 of Register \intrpt_ins[4].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 16 of Register \intrpt_ins[4].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 17 of Register \intrpt_ins[4].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 18 of Register \intrpt_ins[4].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 19 of Register \intrpt_ins[4].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 20 of Register \intrpt_ins[4].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 21 of Register \intrpt_ins[4].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 22 of Register \intrpt_ins[4].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 23 of Register \intrpt_ins[4].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 24 of Register \intrpt_ins[4].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 25 of Register \intrpt_ins[4].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 26 of Register \intrpt_ins[4].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 27 of Register \intrpt_ins[4].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 28 of Register \intrpt_ins[4].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 29 of Register \intrpt_ins[4].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 30 of Register \intrpt_ins[4].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 31 of Register \intrpt_ins[4].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 32 of Register \intrpt_ins[4].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 33 of Register \intrpt_ins[4].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 34 of Register \intrpt_ins[4].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 35 of Register \intrpt_ins[4].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 36 of Register \intrpt_ins[4].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 0 of Register \intrpt_ins[5].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 1 of Register \intrpt_ins[5].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 2 of Register \intrpt_ins[5].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 3 of Register \intrpt_ins[5].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 4 of Register \intrpt_ins[5].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 5 of Register \intrpt_ins[5].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 6 of Register \intrpt_ins[5].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 7 of Register \intrpt_ins[5].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 8 of Register \intrpt_ins[5].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 9 of Register \intrpt_ins[5].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 10 of Register \intrpt_ins[5].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 11 of Register \intrpt_ins[5].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 12 of Register \intrpt_ins[5].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 13 of Register \intrpt_ins[5].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 14 of Register \intrpt_ins[5].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 15 of Register \intrpt_ins[5].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 16 of Register \intrpt_ins[5].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 17 of Register \intrpt_ins[5].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 18 of Register \intrpt_ins[5].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 19 of Register \intrpt_ins[5].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 20 of Register \intrpt_ins[5].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 21 of Register \intrpt_ins[5].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 22 of Register \intrpt_ins[5].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 23 of Register \intrpt_ins[5].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 24 of Register \intrpt_ins[5].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 25 of Register \intrpt_ins[5].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 26 of Register \intrpt_ins[5].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 27 of Register \intrpt_ins[5].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 28 of Register \intrpt_ins[5].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 29 of Register \intrpt_ins[5].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 30 of Register \intrpt_ins[5].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 31 of Register \intrpt_ins[5].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 32 of Register \intrpt_ins[5].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 33 of Register \intrpt_ins[5].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 34 of Register \intrpt_ins[5].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 35 of Register \intrpt_ins[5].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 36 of Register \intrpt_ins[5].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 0 of Register \intrpt_ins[6].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 1 of Register \intrpt_ins[6].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 2 of Register \intrpt_ins[6].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 3 of Register \intrpt_ins[6].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 4 of Register \intrpt_ins[6].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 5 of Register \intrpt_ins[6].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 6 of Register \intrpt_ins[6].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 7 of Register \intrpt_ins[6].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 8 of Register \intrpt_ins[6].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 9 of Register \intrpt_ins[6].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 10 of Register \intrpt_ins[6].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 11 of Register \intrpt_ins[6].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 12 of Register \intrpt_ins[6].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 13 of Register \intrpt_ins[6].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 14 of Register \intrpt_ins[6].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 15 of Register \intrpt_ins[6].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 16 of Register \intrpt_ins[6].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 17 of Register \intrpt_ins[6].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 18 of Register \intrpt_ins[6].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 19 of Register \intrpt_ins[6].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 20 of Register \intrpt_ins[6].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 21 of Register \intrpt_ins[6].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 22 of Register \intrpt_ins[6].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 23 of Register \intrpt_ins[6].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 24 of Register \intrpt_ins[6].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 25 of Register \intrpt_ins[6].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 26 of Register \intrpt_ins[6].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 27 of Register \intrpt_ins[6].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 28 of Register \intrpt_ins[6].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 29 of Register \intrpt_ins[6].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 30 of Register \intrpt_ins[6].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 31 of Register \intrpt_ins[6].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 32 of Register \intrpt_ins[6].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 33 of Register \intrpt_ins[6].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 34 of Register \intrpt_ins[6].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 35 of Register \intrpt_ins[6].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 36 of Register \intrpt_ins[6].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
INFO - synthesis: Extracted state machine for register '\spi_slave_top_inst/spi_ctrl_inst/main_sm' with one-hot encoding
State machine has 13 reachable states with original encodings of:

 0000 

 0001 

 0010 

 0011 

 0100 

 0101 

 0110 

 0111 

 1000 

 1001 

 1010 

 1011 

 1100 

original encoding -> new encoding (one-hot encoding)

 0000 -> 0000000000001

 0001 -> 0000000000010

 0010 -> 0000000000100

 0011 -> 0000000001000

 0100 -> 0000000010000

 0101 -> 0000000100000

 0110 -> 0000001000000

 0111 -> 0000010000000

 1000 -> 0000100000000

 1001 -> 0001000000000

 1010 -> 0010000000000

 1011 -> 0100000000000

 1100 -> 1000000000000




WARNING - synthesis: Bit 0 of Register \quad_ins[0].u_quad_decoder/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 1 of Register \quad_ins[0].u_quad_decoder/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 2 of Register \quad_ins[0].u_quad_decoder/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 3 of Register \quad_ins[0].u_quad_decoder/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 4 of Register \quad_ins[0].u_quad_decoder/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 5 of Register \quad_ins[0].u_quad_decoder/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 6 of Register \quad_ins[0].u_quad_decoder/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 7 of Register \quad_ins[0].u_quad_decoder/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 0 of Register \quad_ins[1].u_quad_decoder/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 1 of Register \quad_ins[1].u_quad_decoder/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 2 of Register \quad_ins[1].u_quad_decoder/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 3 of Register \quad_ins[1].u_quad_decoder/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 4 of Register \quad_ins[1].u_quad_decoder/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 5 of Register \quad_ins[1].u_quad_decoder/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 6 of Register \quad_ins[1].u_quad_decoder/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 7 of Register \quad_ins[1].u_quad_decoder/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 0 of Register \quad_ins[2].u_quad_decoder/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 1 of Register \quad_ins[2].u_quad_decoder/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 2 of Register \quad_ins[2].u_quad_decoder/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 3 of Register \quad_ins[2].u_quad_decoder/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 4 of Register \quad_ins[2].u_quad_decoder/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 5 of Register \quad_ins[2].u_quad_decoder/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 6 of Register \quad_ins[2].u_quad_decoder/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 7 of Register \quad_ins[2].u_quad_decoder/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 0 of Register \quad_ins[3].u_quad_decoder/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 1 of Register \quad_ins[3].u_quad_decoder/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 2 of Register \quad_ins[3].u_quad_decoder/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 3 of Register \quad_ins[3].u_quad_decoder/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 4 of Register \quad_ins[3].u_quad_decoder/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 5 of Register \quad_ins[3].u_quad_decoder/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 6 of Register \quad_ins[3].u_quad_decoder/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 7 of Register \quad_ins[3].u_quad_decoder/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 0 of Register \quad_ins[4].u_quad_decoder/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 1 of Register \quad_ins[4].u_quad_decoder/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 2 of Register \quad_ins[4].u_quad_decoder/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 3 of Register \quad_ins[4].u_quad_decoder/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 4 of Register \quad_ins[4].u_quad_decoder/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 5 of Register \quad_ins[4].u_quad_decoder/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 6 of Register \quad_ins[4].u_quad_decoder/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 7 of Register \quad_ins[4].u_quad_decoder/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 0 of Register \quad_ins[5].u_quad_decoder/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 1 of Register \quad_ins[5].u_quad_decoder/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 2 of Register \quad_ins[5].u_quad_decoder/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 3 of Register \quad_ins[5].u_quad_decoder/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 4 of Register \quad_ins[5].u_quad_decoder/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 5 of Register \quad_ins[5].u_quad_decoder/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 6 of Register \quad_ins[5].u_quad_decoder/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 7 of Register \quad_ins[5].u_quad_decoder/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 0 of Register \quad_ins[6].u_quad_decoder/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 1 of Register \quad_ins[6].u_quad_decoder/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 2 of Register \quad_ins[6].u_quad_decoder/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 3 of Register \quad_ins[6].u_quad_decoder/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 4 of Register \quad_ins[6].u_quad_decoder/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 5 of Register \quad_ins[6].u_quad_decoder/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 6 of Register \quad_ins[6].u_quad_decoder/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 7 of Register \quad_ins[6].u_quad_decoder/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 0 of Register \spi_slave_top_inst/spi_ctrl_inst/main_sm_FSM is stuck at Zero
WARNING - synthesis: Bit 1 of Register \spi_slave_top_inst/spi_ctrl_inst/main_sm_FSM is stuck at Zero
WARNING - synthesis: Bit 2 of Register \spi_slave_top_inst/spi_ctrl_inst/main_sm_FSM is stuck at Zero
######## Converting I/O port pin_io[37] to output.
######## Converting I/O port pin_io[30] to output.
######## Converting I/O port pin_io[7] to output.
######## Converting I/O port pin_io[0] to output.
WARNING - synthesis: I/O Port C_1 's net has no driver and is unused.
WARNING - synthesis: I/O Port C_2 's net has no driver and is unused.
WARNING - synthesis: I/O Port C_3 's net has no driver and is unused.
WARNING - synthesis: I/O Port C_4 's net has no driver and is unused.
WARNING - synthesis: I/O Port C_5 's net has no driver and is unused.
WARNING - synthesis: I/O Port C_6 's net has no driver and is unused.
WARNING - synthesis: Skipping pad insertion on spi_miso due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on spi_clk due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on spi_mosi due to black_box_pad_pin attribute.
WARNING - synthesis: Bit 0 of Register \spi_slave_top_inst/spi_ctrl_inst/address is stuck at Zero
WARNING - synthesis: Bit 1 of Register \spi_slave_top_inst/spi_ctrl_inst/address is stuck at One
WARNING - synthesis: Bit 2 of Register \spi_slave_top_inst/spi_ctrl_inst/address is stuck at Zero
WARNING - synthesis: Bit 3 of Register \spi_slave_top_inst/spi_ctrl_inst/address is stuck at One
WARNING - synthesis: Bit 4 of Register \spi_slave_top_inst/spi_ctrl_inst/address is stuck at One
WARNING - synthesis: Bit 5 of Register \spi_slave_top_inst/spi_ctrl_inst/address is stuck at Zero
WARNING - synthesis: c:/s_links/sources/wb_ctrl.v(125): Register \spi_slave_top_inst/wb_ctrl_inst/wb_adr_i_i2 is stuck at Zero. VDB-5013
GSR instance connected to net resetn_c.
Duplicate register/latch removal. \spi_slave_top_inst/wb_ctrl_inst/wb_cyc_i_36 is a one-to-one match with \spi_slave_top_inst/wb_ctrl_inst/wb_stb_i_37.
Duplicate register/latch removal. \spi_slave_top_inst/wb_ctrl_inst/wb_adr_i_i3 is a one-to-one match with \spi_slave_top_inst/wb_ctrl_inst/wb_adr_i_i4.
Duplicate register/latch removal. \spi_slave_top_inst/wb_ctrl_inst/wb_adr_i_i6 is a one-to-one match with \spi_slave_top_inst/wb_ctrl_inst/wb_adr_i_i3.
Applying 200.000000 MHz constraint to all clocks

WARNING - synthesis: No user .sdc file.
Results of NGD DRC are available in mcm_top_drc.log.
Loading NGL library 'C:/lscc/diamond/3.11_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.11_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.11_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.11_x64/ispfpga/or5g00/data/orc5glib.ngl'...
WARNING - synthesis: Port 'CLKOS2' has no signal connected to it. Property 'FREQUENCY_PIN_CLKOS2' is ignored for instance 'PLLInst_0'.
WARNING - synthesis: Port 'CLKOP' has no signal connected to it. Property 'FREQUENCY_PIN_CLKOP' is ignored for instance 'PLLInst_0'.
WARNING - synthesis: logical net 'C_1' has no load.
WARNING - synthesis: input pad net 'C_1' has no legal load.
WARNING - synthesis: logical net 'C_2' has no load.
WARNING - synthesis: input pad net 'C_2' has no legal load.
WARNING - synthesis: logical net 'C_3' has no load.
WARNING - synthesis: input pad net 'C_3' has no legal load.
WARNING - synthesis: logical net 'C_4' has no load.
WARNING - synthesis: input pad net 'C_4' has no legal load.
WARNING - synthesis: logical net 'C_5' has no load.
WARNING - synthesis: input pad net 'C_5' has no legal load.
WARNING - synthesis: logical net 'C_6' has no load.
WARNING - synthesis: input pad net 'C_6' has no legal load.
WARNING - synthesis: DRC complete with 12 warnings.
All blocks are expanded and NGD expansion is successful.
Writing NGD file mcm_top_impl_hex.ngd.

################### Begin Area Report (mcm_top)######################
Number of register bits => 2636 of 4635 (56 % )
BB => 24
CCU2D => 344
EFB => 1
EHXPLLJ => 1
FD1P3AX => 696
FD1P3AY => 12
FD1P3IX => 969
FD1P3JX => 9
FD1S3AX => 643
FD1S3AY => 5
FD1S3IX => 301
FD1S3JX => 1
GSR => 1
IB => 35
L6MUX21 => 1
LUT4 => 2132
OB => 10
OBZ => 27
OSCH => 1
PFUMX => 22
################### End Area Report ##################

################### Begin BlackBox Report ######################
TSALL => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 13
  Net : clk, loads : 2237
  Net : __/clk_1MHz, loads : 172
  Net : stepper_ins_3..u_stepper/pin_intrpt_11, loads : 34
  Net : stepper_ins_2..u_stepper/pin_intrpt_8, loads : 34
  Net : stepper_ins_1..u_stepper/pin_intrpt_5, loads : 34
  Net : stepper_ins_5..u_stepper/pin_intrpt_17, loads : 34
  Net : stepper_ins_0..u_stepper/pin_intrpt_2, loads : 34
  Net : stepper_ins_4..u_stepper/pin_intrpt_14, loads : 34
  Net : stepper_ins_6..u_stepper/pin_intrpt_20, loads : 34
  Net : __/clk_100k, loads : 13
  Net : CS_READY_c, loads : 9
  Net : clk_in_c, loads : 1
  Net : spi_clk_i, loads : 1
Clock Enable Nets
Number of Clock Enables: 139
Top 10 highest fanout Clock Enables:
  Net : stepper_ins_6..u_stepper/clk_enable_1114, loads : 46
  Net : stepper_ins_6..u_stepper/SLO_buf_51__N_6073, loads : 46
  Net : stepper_ins_3..u_stepper/clk_enable_1134, loads : 46
  Net : stepper_ins_2..u_stepper/SLO_buf_51__N_4701, loads : 46
  Net : stepper_ins_3..u_stepper/SLO_buf_51__N_5044, loads : 46
  Net : stepper_ins_5..u_stepper/clk_enable_1057, loads : 46
  Net : stepper_ins_4..u_stepper/SLO_buf_51__N_5387, loads : 46
  Net : stepper_ins_0..u_stepper/SLO_buf_51__N_4015, loads : 46
  Net : stepper_ins_4..u_stepper/clk_enable_1103, loads : 46
  Net : stepper_ins_5..u_stepper/SLO_buf_51__N_5730, loads : 46
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : spi_slave_top_inst/spi_ctrl_inst/n30185, loads : 604
  Net : resetn_c, loads : 250
  Net : stepper_ins_2..u_stepper/clk_enable_1135, loads : 92
  Net : stepper_ins_0..u_stepper/clk_enable_1132, loads : 92
  Net : stepper_ins_1..u_stepper/clk_enable_1120, loads : 92
  Net : stepper_ins_1..u_stepper/SLO_buf_51__N_4358, loads : 92
  Net : spi_slave_top_inst/spi_sdo_valid_N_296, loads : 82
  Net : spi_slave_top_inst/spi_ctrl_inst/n30159, loads : 66
  Net : spi_slave_top_inst/spi_ctrl_inst/n30200, loads : 66
  Net : spi_slave_top_inst/spi_ctrl_inst/n16815, loads : 65
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk10 [get_nets pin_intrpt[2]]          |            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk9 [get_nets clk_100k]                |  200.000 MHz|  115.101 MHz|     5 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk8 [get_nets CS_READY_c]              |  200.000 MHz|  298.240 MHz|     2  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk7 [get_nets pin_intrpt[11]]          |            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk6 [get_nets pin_intrpt[8]]           |            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk5 [get_nets pin_intrpt[5]]           |            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk4 [get_nets pin_intrpt[20]]          |            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk3 [get_nets pin_intrpt[14]]          |            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk2 [get_nets pin_intrpt[17]]          |            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets clk_1MHz]                |  200.000 MHz|   97.723 MHz|     7 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets clk]                     |  200.000 MHz|   75.301 MHz|     7 *
                                        |             |             |
--------------------------------------------------------------------------------


3 constraints not met.


Peak Memory Usage: 118.992  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 30.828  secs
--------------------------------------------------------------
