timestamp 1598642741
version 8.1
tech scmos
style TSMC0.18um(tsmc18)from:t11b
scale 1000 1 10
resistclasses 6700 7500 929000 929000 1 7700 7700 80 80 80 70 70 40
use 2BitDac 2BitDac_0 1 0 -61 0 1 183
use switchNew switchNew_0 1 0 85 0 1 -35
use 2BitDac 2BitDac_1 1 0 -63 0 1 -9
node "m3_16_5#" 1 39.312 16 5 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 147 104 0 0 0 0 0 0
node "m3_136_n34#" 3 145.974 136 -34 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 668 342 0 0 0 0 0 0
node "R_out3" 0 24.48 7 -182 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0 0 0 0 0 0 0 0 0
node "D0!" 0 12.798 14 -142 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 4 10 0 0 0 0 0 0 0 0 0 0
equiv "D0!" "D0!"
node "D1!" 0 20.586 147 -100 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12 14 0 0 0 0 0 0 0 0 0 0
node "D0!" 0 12.798 18 -52 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 4 10 0 0 0 0 0 0 0 0 0 0
equiv "D0!" "D0!"
node "m1_209_n42#" 4 630.294 209 -42 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 588 346 0 0 0 0 0 0 0 0 0 0
node "V_out3" 0 44.925 272 4 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 33 28 0 0 0 0 0 0 0 0 0 0
node "D2!" 0 28.374 157 1 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 20 18 0 0 0 0 0 0 0 0 0 0
node "m1_n9_14#" 0 117.372 -9 14 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 132 56 0 0 0 0 0 0 0 0 0 0
node "D0!" 0 12.798 16 50 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 4 10 0 0 0 0 0 0 0 0 0 0
node "m1_212_37#" 3 533.496 212 37 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 500 292 0 0 0 0 0 0 0 0 0 0
node "D1!" 0 16.692 150 92 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 8 12 0 0 0 0 0 0 0 0 0 0
node "D0!" 0 12.798 20 140 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 4 10 0 0 0 0 0 0 0 0 0 0
equiv "D0!" "D0!"
node "R_in3" 0 36.996 -7 210 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 30 22 0 0 0 0 0 0 0 0 0 0
substrate "w_n1073741817_n1073741817#" 0 0 -1073741817 -1073741817 space 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cap "D0!" "m3_16_5#" 2.76
cap "D1!" "m3_136_n34#" 4.656
cap "D0!" "2BitDac_1/D0" 6.592
cap "2BitDac_1/D1!" "D1!" 6.592
subcap "m1_n9_14#" -65.274
cap "2BitDac_1/D0" "D0!" 3.492
cap "2BitDac_1/resistor_1/b" "D0!" 1.96371
subcap "m3_136_n34#" -62.384
subcap "m1_209_n42#" -90.684
cap "2BitDac_1/D0" "2BitDac_0/delta" 6.534
cap "2BitDac_1/D0" "D0!" 4
cap "2BitDac_0/D1!" "2BitDac_0/switchNew_1/w_152_9#" 13.502
cap "2BitDac_0/D1!" "D1!" 3.136
cap "D0!" "2BitDac_0/D0" 3.492
cap "2BitDac_0/resistor_1/b" "D0!" 1.96371
merge "2BitDac_0/D1!" "2BitDac_1/D1!" -84.65 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -380 -202 0 0 0 0 0 0
merge "2BitDac_1/D1!" "m3_136_n34#"
merge "2BitDac_0/m1_82_n43#" "2BitDac_0/m1_78_n133#" -35.616 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -32 0 0 0 0 0 0 0 0 0 0
merge "2BitDac_0/m1_78_n133#" "2BitDac_1/m1_82_n43#"
merge "2BitDac_1/m1_82_n43#" "2BitDac_1/m1_78_n133#"
merge "2BitDac_1/m1_78_n133#" "D0!"
merge "2BitDac_1/delta" "R_out3" -8.904 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0 0 0 0 0 0 0
merge "2BitDac_1/R_in2" "2BitDac_0/delta" -74.547 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -64 -43 0 0 0 0 0 0 0 0 0 0
merge "2BitDac_0/delta" "m1_n9_14#"
merge "switchNew_0/a_130_17#" "2BitDac_1/V_out2" -37.695 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -21 -26 0 0 0 0 0 0 0 0 0 0
merge "2BitDac_1/V_out2" "m1_209_n42#"
merge "2BitDac_0/D0" "2BitDac_1/D0" -16.72 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -32 -34 0 0 0 0 0 0
merge "2BitDac_1/D0" "m3_16_5#"
merge "switchNew_0/gnd!" "2BitDac_0/w_n1073741817_n1073741817#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "2BitDac_0/w_n1073741817_n1073741817#" "2BitDac_1/w_n1073741817_n1073741817#"
merge "2BitDac_1/w_n1073741817_n1073741817#" "w_n1073741817_n1073741817#"
merge "2BitDac_0/R_in2" "R_in3" -11.13 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -10 0 0 0 0 0 0 0 0 0 0
merge "2BitDac_0/m1_213_n91#" "2BitDac_1/m1_213_n91#" -17.808 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16 0 0 0 0 0 0 0 0 0 0
merge "2BitDac_1/m1_213_n91#" "D1!"
merge "switchNew_0/w_152_9#" "V_out3" 3.33 0 0 0 0 0 0 0 0 0 0 0 0 0 0 24 -6 0 0 0 0 0 0 0 0 0 0
merge "switchNew_0/a_81_36#" "D2!" -8.904 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0 0 0 0 0 0 0
merge "switchNew_0/w_124_44#" "2BitDac_0/V_out2" -0.435 0 0 0 0 0 0 0 0 0 0 0 0 0 0 47 -18 0 0 0 0 0 0 0 0 0 0
merge "2BitDac_0/V_out2" "m1_212_37#"
