Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_general_behav xil_defaultlib.tb_general -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-718] formal port <mode> does not exist in entity <memory_register>.  Please compare the definition of block <memory_register> to its component declaration and its instantion to detect the mismatch. [D:/Tudor/School/DSD/Vivado/Picoblaze_Basys3/Picoblaze_Basys3.srcs/sim_1/new/tb_general.vhd:46]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_general in library work failed.
