{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1557238461940 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1557238461947 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 07 19:44:21 2019 " "Processing started: Tue May 07 19:44:21 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1557238461947 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557238461947 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_level -c top_level " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_level -c top_level" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557238461948 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1557238463068 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1557238463068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level-behave " "Found design unit 1: top_level-behave" {  } { { "top_level.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/top_level.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557238477218 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "top_level.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/top_level.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557238477218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557238477218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs_rf_sched.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rs_rf_sched.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RS_RF_Sched-behave " "Found design unit 1: RS_RF_Sched-behave" {  } { { "RS_RF_Sched.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/RS_RF_Sched.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557238477228 ""} { "Info" "ISGN_ENTITY_NAME" "1 RS_RF_Sched " "Found entity 1: RS_RF_Sched" {  } { { "RS_RF_Sched.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/RS_RF_Sched.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557238477228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557238477228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rob.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rob.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rob-behave " "Found design unit 1: rob-behave" {  } { { "rob.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/rob.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557238477236 ""} { "Info" "ISGN_ENTITY_NAME" "1 rob " "Found entity 1: rob" {  } { { "rob.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/rob.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557238477236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557238477236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rf_tag.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rf_tag.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RF_tag-behave " "Found design unit 1: RF_tag-behave" {  } { { "RF_tag.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/RF_tag.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557238477243 ""} { "Info" "ISGN_ENTITY_NAME" "1 RF_tag " "Found entity 1: RF_tag" {  } { { "RF_tag.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/RF_tag.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557238477243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557238477243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rf_busybit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rf_busybit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RF_busybit-behave " "Found design unit 1: RF_busybit-behave" {  } { { "RF_busybit.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/RF_busybit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557238477249 ""} { "Info" "ISGN_ENTITY_NAME" "1 RF_busybit " "Found entity 1: RF_busybit" {  } { { "RF_busybit.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/RF_busybit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557238477249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557238477249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RF-behave " "Found design unit 1: RF-behave" {  } { { "RF.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/RF.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557238477257 ""} { "Info" "ISGN_ENTITY_NAME" "1 RF " "Found entity 1: RF" {  } { { "RF.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/RF.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557238477257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557238477257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 myRegister-behave " "Found design unit 1: myRegister-behave" {  } { { "register.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/register.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557238477263 ""} { "Info" "ISGN_ENTITY_NAME" "1 myRegister " "Found entity 1: myRegister" {  } { { "register.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/register.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557238477263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557238477263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-syn " "Found design unit 1: ram-syn" {  } { { "ram.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/ram.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557238477270 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/ram.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557238477270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557238477270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pen32bitwith2output.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pen32bitwith2output.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pen32bitwith2output-behave " "Found design unit 1: pen32bitwith2output-behave" {  } { { "pen32bitwith2output.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/pen32bitwith2output.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557238477276 ""} { "Info" "ISGN_ENTITY_NAME" "1 pen32bitwith2output " "Found entity 1: pen32bitwith2output" {  } { { "pen32bitwith2output.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/pen32bitwith2output.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557238477276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557238477276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pen32bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pen32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pen32bit-behave " "Found design unit 1: pen32bit-behave" {  } { { "pen32bit.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/pen32bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557238477282 ""} { "Info" "ISGN_ENTITY_NAME" "1 pen32bit " "Found entity 1: pen32bit" {  } { { "pen32bit.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/pen32bit.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557238477282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557238477282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pen16bitwith2output.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pen16bitwith2output.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pen16bitwith2output-behave " "Found design unit 1: pen16bitwith2output-behave" {  } { { "pen16bitwith2output.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/pen16bitwith2output.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557238477289 ""} { "Info" "ISGN_ENTITY_NAME" "1 pen16bitwith2output " "Found entity 1: pen16bitwith2output" {  } { { "pen16bitwith2output.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/pen16bitwith2output.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557238477289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557238477289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pen16bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pen16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pen16bit-behave " "Found design unit 1: pen16bit-behave" {  } { { "pen16bit.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/pen16bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557238477295 ""} { "Info" "ISGN_ENTITY_NAME" "1 pen16bit " "Found entity 1: pen16bit" {  } { { "pen16bit.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/pen16bit.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557238477295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557238477295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux9_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux9_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux9_16-data " "Found design unit 1: mux9_16-data" {  } { { "mux9_16.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/mux9_16.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557238477302 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux9_16 " "Found entity 1: mux9_16" {  } { { "mux9_16.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/mux9_16.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557238477302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557238477302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ls_p.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ls_p.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ls_p-behave " "Found design unit 1: ls_p-behave" {  } { { "ls_p.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/ls_p.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557238477308 ""} { "Info" "ISGN_ENTITY_NAME" "1 ls_p " "Found entity 1: ls_p" {  } { { "ls_p.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/ls_p.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557238477308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557238477308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifetch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifetch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IFetch-behave " "Found design unit 1: IFetch-behave" {  } { { "IFetch.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/IFetch.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557238477315 ""} { "Info" "ISGN_ENTITY_NAME" "1 IFetch " "Found entity 1: IFetch" {  } { { "IFetch.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/IFetch.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557238477315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557238477315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id.vhd 2 1 " "Found 2 design units, including 1 entities, in source file id.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ID-behave " "Found design unit 1: ID-behave" {  } { { "ID.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/ID.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557238477325 ""} { "Info" "ISGN_ENTITY_NAME" "1 ID " "Found entity 1: ID" {  } { { "ID.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/ID.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557238477325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557238477325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FullAdder-Struct " "Found design unit 1: FullAdder-Struct" {  } { { "FullAdder.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/FullAdder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557238477331 ""} { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "FullAdder.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/FullAdder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557238477331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557238477331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dram-syn " "Found design unit 1: dram-syn" {  } { { "dram.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/dram.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557238477340 ""} { "Info" "ISGN_ENTITY_NAME" "1 dram " "Found entity 1: dram" {  } { { "dram.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/dram.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557238477340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557238477340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comp-Struct " "Found design unit 1: comp-Struct" {  } { { "comp.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/comp.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557238477347 ""} { "Info" "ISGN_ENTITY_NAME" "1 comp " "Found entity 1: comp" {  } { { "comp.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/comp.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557238477347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557238477347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bit_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bit_register-behave " "Found design unit 1: bit_register-behave" {  } { { "bit_register.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/bit_register.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557238477354 ""} { "Info" "ISGN_ENTITY_NAME" "1 bit_register " "Found entity 1: bit_register" {  } { { "bit_register.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/bit_register.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557238477354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557238477354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_p.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_p.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_p-behave " "Found design unit 1: alu_p-behave" {  } { { "alu_p.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/alu_p.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557238477362 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_p " "Found entity 1: alu_p" {  } { { "alu_p.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/alu_p.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557238477362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557238477362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-Struct " "Found design unit 1: ALU-Struct" {  } { { "alu.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/alu.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557238477368 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "alu.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/alu.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557238477368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557238477368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file add5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Add5-Struct " "Found design unit 1: Add5-Struct" {  } { { "add5.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/add5.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557238477375 ""} { "Info" "ISGN_ENTITY_NAME" "1 Add5 " "Found entity 1: Add5" {  } { { "add5.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/add5.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557238477375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557238477375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file add2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add2-Struct " "Found design unit 1: add2-Struct" {  } { { "add2.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/add2.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557238477382 ""} { "Info" "ISGN_ENTITY_NAME" "1 add2 " "Found entity 1: add2" {  } { { "add2.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/add2.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557238477382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557238477382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file add1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add1-Struct " "Found design unit 1: add1-Struct" {  } { { "add1.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/add1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557238477388 ""} { "Info" "ISGN_ENTITY_NAME" "1 add1 " "Found entity 1: add1" {  } { { "add1.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/add1.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557238477388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557238477388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add.vhd 2 1 " "Found 2 design units, including 1 entities, in source file add.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Add-Struct " "Found design unit 1: Add-Struct" {  } { { "add.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/add.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557238477394 ""} { "Info" "ISGN_ENTITY_NAME" "1 Add " "Found entity 1: Add" {  } { { "add.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/add.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557238477394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557238477394 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level " "Elaborating entity \"top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1557238477498 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "unused3 top_level.vhd(337) " "Verilog HDL or VHDL warning at top_level.vhd(337): object \"unused3\" assigned a value but never read" {  } { { "top_level.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/top_level.vhd" 337 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557238477573 "|top_level"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "unused4 top_level.vhd(337) " "Verilog HDL or VHDL warning at top_level.vhd(337): object \"unused4\" assigned a value but never read" {  } { { "top_level.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/top_level.vhd" 337 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557238477574 "|top_level"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "unused5 top_level.vhd(366) " "Verilog HDL or VHDL warning at top_level.vhd(366): object \"unused5\" assigned a value but never read" {  } { { "top_level.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/top_level.vhd" 366 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557238477574 "|top_level"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "unused6 top_level.vhd(366) " "Verilog HDL or VHDL warning at top_level.vhd(366): object \"unused6\" assigned a value but never read" {  } { { "top_level.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/top_level.vhd" 366 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557238477574 "|top_level"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rob_full top_level.vhd(369) " "Verilog HDL or VHDL warning at top_level.vhd(369): object \"rob_full\" assigned a value but never read" {  } { { "top_level.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/top_level.vhd" 369 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557238477574 "|top_level"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "unused top_level.vhd(370) " "Verilog HDL or VHDL warning at top_level.vhd(370): object \"unused\" assigned a value but never read" {  } { { "top_level.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/top_level.vhd" 370 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557238477574 "|top_level"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "unused2 top_level.vhd(370) " "Verilog HDL or VHDL warning at top_level.vhd(370): object \"unused2\" assigned a value but never read" {  } { { "top_level.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/top_level.vhd" 370 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557238477574 "|top_level"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dram dram:DRAM_INST " "Elaborating entity \"dram\" for hierarchy \"dram:DRAM_INST\"" {  } { { "top_level.vhd" "DRAM_INST" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/top_level.vhd" 375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557238477578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IFetch IFetch:IFETCH_INST " "Elaborating entity \"IFetch\" for hierarchy \"IFetch:IFETCH_INST\"" {  } { { "top_level.vhd" "IFETCH_INST" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/top_level.vhd" 377 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557238477594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myRegister IFetch:IFETCH_INST\|myRegister:PC " "Elaborating entity \"myRegister\" for hierarchy \"IFetch:IFETCH_INST\|myRegister:PC\"" {  } { { "IFetch.vhd" "PC" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/IFetch.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557238477598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add2 IFetch:IFETCH_INST\|add2:ADDER1 " "Elaborating entity \"add2\" for hierarchy \"IFetch:IFETCH_INST\|add2:ADDER1\"" {  } { { "IFetch.vhd" "ADDER1" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/IFetch.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557238477602 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c_out add2.vhd(21) " "Verilog HDL or VHDL warning at add2.vhd(21): object \"c_out\" assigned a value but never read" {  } { { "add2.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/add2.vhd" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557238477603 "|top_level|IFetch:IFETCH_INST|add2:ADDER1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Add IFetch:IFETCH_INST\|add2:ADDER1\|Add:A1 " "Elaborating entity \"Add\" for hierarchy \"IFetch:IFETCH_INST\|add2:ADDER1\|Add:A1\"" {  } { { "add2.vhd" "A1" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/add2.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557238477606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder IFetch:IFETCH_INST\|add2:ADDER1\|Add:A1\|FullAdder:F0 " "Elaborating entity \"FullAdder\" for hierarchy \"IFetch:IFETCH_INST\|add2:ADDER1\|Add:A1\|FullAdder:F0\"" {  } { { "add.vhd" "F0" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/add.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557238477611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add1 IFetch:IFETCH_INST\|add1:PC_PLUS1 " "Elaborating entity \"add1\" for hierarchy \"IFetch:IFETCH_INST\|add1:PC_PLUS1\"" {  } { { "IFetch.vhd" "PC_PLUS1" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/IFetch.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557238477638 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c_out add1.vhd(21) " "Verilog HDL or VHDL warning at add1.vhd(21): object \"c_out\" assigned a value but never read" {  } { { "add1.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/add1.vhd" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557238477640 "|top_level|IFetch:IFETCH_INST|add1:PC_PLUS1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram IFetch:IFETCH_INST\|ram:IMEM " "Elaborating entity \"ram\" for hierarchy \"IFetch:IFETCH_INST\|ram:IMEM\"" {  } { { "IFetch.vhd" "IMEM" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/IFetch.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557238477670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit_register IFetch:IFETCH_INST\|bit_register:RA1_INV " "Elaborating entity \"bit_register\" for hierarchy \"IFetch:IFETCH_INST\|bit_register:RA1_INV\"" {  } { { "IFetch.vhd" "RA1_INV" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/IFetch.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557238477708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux9_16 IFetch:IFETCH_INST\|mux9_16:MUX2 " "Elaborating entity \"mux9_16\" for hierarchy \"IFetch:IFETCH_INST\|mux9_16:MUX2\"" {  } { { "IFetch.vhd" "MUX2" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/IFetch.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557238477715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RS_RF_Sched RS_RF_Sched:RS_RRF_SCHED_INST " "Elaborating entity \"RS_RF_Sched\" for hierarchy \"RS_RF_Sched:RS_RRF_SCHED_INST\"" {  } { { "top_level.vhd" "RS_RRF_SCHED_INST" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/top_level.vhd" 380 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557238477719 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "store_tag_minus2_carry RS_RF_Sched.vhd(94) " "Verilog HDL or VHDL warning at RS_RF_Sched.vhd(94): object \"store_tag_minus2_carry\" assigned a value but never read" {  } { { "RS_RF_Sched.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/RS_RF_Sched.vhd" 94 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557238477729 "|top_level|RS_RF_Sched:RS_RRF_SCHED_INST"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "store_tag_minus1_carry RS_RF_Sched.vhd(94) " "Verilog HDL or VHDL warning at RS_RF_Sched.vhd(94): object \"store_tag_minus1_carry\" assigned a value but never read" {  } { { "RS_RF_Sched.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/RS_RF_Sched.vhd" 94 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557238477729 "|top_level|RS_RF_Sched:RS_RRF_SCHED_INST"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pennext_twoallotted_rs RS_RF_Sched.vhd(96) " "Verilog HDL or VHDL warning at RS_RF_Sched.vhd(96): object \"pennext_twoallotted_rs\" assigned a value but never read" {  } { { "RS_RF_Sched.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/RS_RF_Sched.vhd" 96 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557238477731 "|top_level|RS_RF_Sched:RS_RRF_SCHED_INST"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pennext_oneallotted_rs RS_RF_Sched.vhd(96) " "Verilog HDL or VHDL warning at RS_RF_Sched.vhd(96): object \"pennext_oneallotted_rs\" assigned a value but never read" {  } { { "RS_RF_Sched.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/RS_RF_Sched.vhd" 96 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557238477731 "|top_level|RS_RF_Sched:RS_RRF_SCHED_INST"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myRegister RS_RF_Sched:RS_RRF_SCHED_INST\|myRegister:\\RRF:0:rrf_P_file " "Elaborating entity \"myRegister\" for hierarchy \"RS_RF_Sched:RS_RRF_SCHED_INST\|myRegister:\\RRF:0:rrf_P_file\"" {  } { { "RS_RF_Sched.vhd" "\\RRF:0:rrf_P_file" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/RS_RF_Sched.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557238478379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myRegister RS_RF_Sched:RS_RRF_SCHED_INST\|myRegister:\\RS:0:RS_DEST_RR_TAG " "Elaborating entity \"myRegister\" for hierarchy \"RS_RF_Sched:RS_RRF_SCHED_INST\|myRegister:\\RS:0:RS_DEST_RR_TAG\"" {  } { { "RS_RF_Sched.vhd" "\\RS:0:RS_DEST_RR_TAG" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/RS_RF_Sched.vhd" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557238478534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pen16bitwith2output RS_RF_Sched:RS_RRF_SCHED_INST\|pen16bitwith2output:TWO_FREE_ENTRIES " "Elaborating entity \"pen16bitwith2output\" for hierarchy \"RS_RF_Sched:RS_RRF_SCHED_INST\|pen16bitwith2output:TWO_FREE_ENTRIES\"" {  } { { "RS_RF_Sched.vhd" "TWO_FREE_ENTRIES" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/RS_RF_Sched.vhd" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557238478813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pen16bit RS_RF_Sched:RS_RRF_SCHED_INST\|pen16bitwith2output:TWO_FREE_ENTRIES\|pen16bit:pen1 " "Elaborating entity \"pen16bit\" for hierarchy \"RS_RF_Sched:RS_RRF_SCHED_INST\|pen16bitwith2output:TWO_FREE_ENTRIES\|pen16bit:pen1\"" {  } { { "pen16bitwith2output.vhd" "pen1" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/pen16bitwith2output.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557238478813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_p alu_p:ALU_P_INST " "Elaborating entity \"alu_p\" for hierarchy \"alu_p:ALU_P_INST\"" {  } { { "top_level.vhd" "ALU_P_INST" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/top_level.vhd" 401 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557238479741 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rb_carrytagout alu_p.vhd(61) " "Verilog HDL or VHDL warning at alu_p.vhd(61): object \"rb_carrytagout\" assigned a value but never read" {  } { { "alu_p.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/alu_p.vhd" 61 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557238479814 "|top_level|alu_p:ALU_P_INST"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rb_zerotagout alu_p.vhd(61) " "Verilog HDL or VHDL warning at alu_p.vhd(61): object \"rb_zerotagout\" assigned a value but never read" {  } { { "alu_p.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/alu_p.vhd" 61 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557238479814 "|top_level|alu_p:ALU_P_INST"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rb_spectagout alu_p.vhd(62) " "Verilog HDL or VHDL warning at alu_p.vhd(62): object \"rb_spectagout\" assigned a value but never read" {  } { { "alu_p.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/alu_p.vhd" 62 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557238479814 "|top_level|alu_p:ALU_P_INST"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rbdestr7out alu_p.vhd(63) " "Verilog HDL or VHDL warning at alu_p.vhd(63): object \"rbdestr7out\" assigned a value but never read" {  } { { "alu_p.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/alu_p.vhd" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557238479814 "|top_level|alu_p:ALU_P_INST"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rb_carryreadyout alu_p.vhd(63) " "Verilog HDL or VHDL warning at alu_p.vhd(63): object \"rb_carryreadyout\" assigned a value but never read" {  } { { "alu_p.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/alu_p.vhd" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557238479814 "|top_level|alu_p:ALU_P_INST"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rb_zeroreadyout alu_p.vhd(63) " "Verilog HDL or VHDL warning at alu_p.vhd(63): object \"rb_zeroreadyout\" assigned a value but never read" {  } { { "alu_p.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/alu_p.vhd" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557238479814 "|top_level|alu_p:ALU_P_INST"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myRegister alu_p:ALU_P_INST\|myRegister:R_B_SPECTAG " "Elaborating entity \"myRegister\" for hierarchy \"alu_p:ALU_P_INST\|myRegister:R_B_SPECTAG\"" {  } { { "alu_p.vhd" "R_B_SPECTAG" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/alu_p.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557238479822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comp alu_p:ALU_P_INST\|comp:ALU_COMP " "Elaborating entity \"comp\" for hierarchy \"alu_p:ALU_P_INST\|comp:ALU_COMP\"" {  } { { "alu_p.vhd" "ALU_COMP" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/alu_p.vhd" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557238479861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ls_p ls_p:LS_P_INST " "Elaborating entity \"ls_p\" for hierarchy \"ls_p:LS_P_INST\"" {  } { { "top_level.vhd" "LS_P_INST" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/top_level.vhd" 408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557238479867 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "mem_write_en ls_p.vhd(22) " "VHDL Signal Declaration warning at ls_p.vhd(22): used implicit default value for signal \"mem_write_en\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ls_p.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/ls_p.vhd" 22 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1557238479867 "|top_level|ls_p:LS_P_INST"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rc_carrytagout ls_p.vhd(56) " "Verilog HDL or VHDL warning at ls_p.vhd(56): object \"rc_carrytagout\" assigned a value but never read" {  } { { "ls_p.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/ls_p.vhd" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557238479868 "|top_level|ls_p:LS_P_INST"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rc_zerotagout ls_p.vhd(56) " "Verilog HDL or VHDL warning at ls_p.vhd(56): object \"rc_zerotagout\" assigned a value but never read" {  } { { "ls_p.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/ls_p.vhd" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557238479868 "|top_level|ls_p:LS_P_INST"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rc_spectagout ls_p.vhd(57) " "Verilog HDL or VHDL warning at ls_p.vhd(57): object \"rc_spectagout\" assigned a value but never read" {  } { { "ls_p.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/ls_p.vhd" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557238479868 "|top_level|ls_p:LS_P_INST"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rc_carryout ls_p.vhd(58) " "Verilog HDL or VHDL warning at ls_p.vhd(58): object \"rc_carryout\" assigned a value but never read" {  } { { "ls_p.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/ls_p.vhd" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557238479868 "|top_level|ls_p:LS_P_INST"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rc_zeroout ls_p.vhd(58) " "Verilog HDL or VHDL warning at ls_p.vhd(58): object \"rc_zeroout\" assigned a value but never read" {  } { { "ls_p.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/ls_p.vhd" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557238479868 "|top_level|ls_p:LS_P_INST"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rc_carryreadyout ls_p.vhd(58) " "Verilog HDL or VHDL warning at ls_p.vhd(58): object \"rc_carryreadyout\" assigned a value but never read" {  } { { "ls_p.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/ls_p.vhd" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557238479868 "|top_level|ls_p:LS_P_INST"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rc_zeroreadyout ls_p.vhd(58) " "Verilog HDL or VHDL warning at ls_p.vhd(58): object \"rc_zeroreadyout\" assigned a value but never read" {  } { { "ls_p.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/ls_p.vhd" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557238479868 "|top_level|ls_p:LS_P_INST"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "unused_c ls_p.vhd(58) " "Verilog HDL or VHDL warning at ls_p.vhd(58): object \"unused_c\" assigned a value but never read" {  } { { "ls_p.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/ls_p.vhd" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557238479868 "|top_level|ls_p:LS_P_INST"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RF RF:ARF_INST " "Elaborating entity \"RF\" for hierarchy \"RF:ARF_INST\"" {  } { { "top_level.vhd" "ARF_INST" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/top_level.vhd" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557238479930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RF_tag RF_tag:ARF_TAG_INST " "Elaborating entity \"RF_tag\" for hierarchy \"RF_tag:ARF_TAG_INST\"" {  } { { "top_level.vhd" "ARF_TAG_INST" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/top_level.vhd" 418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557238479942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RF_busybit RF_busybit:ARF_BUSY_INST " "Elaborating entity \"RF_busybit\" for hierarchy \"RF_busybit:ARF_BUSY_INST\"" {  } { { "top_level.vhd" "ARF_BUSY_INST" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/top_level.vhd" 424 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557238479953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID ID:ID_INST " "Elaborating entity \"ID\" for hierarchy \"ID:ID_INST\"" {  } { { "top_level.vhd" "ID_INST" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/top_level.vhd" 455 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557238479985 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "spec_tag_rs_out1 ID.vhd(30) " "VHDL Signal Declaration warning at ID.vhd(30): used implicit default value for signal \"spec_tag_rs_out1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ID.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/ID.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1557238479990 "|top_level|ID:ID_INST"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "spec_tag_rs_out2 ID.vhd(30) " "VHDL Signal Declaration warning at ID.vhd(30): used implicit default value for signal \"spec_tag_rs_out2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ID.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/ID.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1557238479990 "|top_level|ID:ID_INST"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c_adder2out ID.vhd(117) " "Verilog HDL or VHDL warning at ID.vhd(117): object \"c_adder2out\" assigned a value but never read" {  } { { "ID.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/ID.vhd" 117 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557238479991 "|top_level|ID:ID_INST"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c_adder3out ID.vhd(117) " "Verilog HDL or VHDL warning at ID.vhd(117): object \"c_adder3out\" assigned a value but never read" {  } { { "ID.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/ID.vhd" 117 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557238479992 "|top_level|ID:ID_INST"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "spec_tag_reg_en ID.vhd(118) " "VHDL Signal Declaration warning at ID.vhd(118): used implicit default value for signal \"spec_tag_reg_en\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ID.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/ID.vhd" 118 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1557238479992 "|top_level|ID:ID_INST"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "spec_tag_reg_in ID.vhd(120) " "VHDL Signal Declaration warning at ID.vhd(120): used implicit default value for signal \"spec_tag_reg_in\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ID.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/ID.vhd" 120 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1557238479992 "|top_level|ID:ID_INST"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "spec_tag_reg_out ID.vhd(120) " "Verilog HDL or VHDL warning at ID.vhd(120): object \"spec_tag_reg_out\" assigned a value but never read" {  } { { "ID.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/ID.vhd" 120 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557238479992 "|top_level|ID:ID_INST"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c_store_tag1 ID.vhd(125) " "Verilog HDL or VHDL warning at ID.vhd(125): object \"c_store_tag1\" assigned a value but never read" {  } { { "ID.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/ID.vhd" 125 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557238479992 "|top_level|ID:ID_INST"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c_store_tag2 ID.vhd(125) " "Verilog HDL or VHDL warning at ID.vhd(125): object \"c_store_tag2\" assigned a value but never read" {  } { { "ID.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/ID.vhd" 125 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557238479992 "|top_level|ID:ID_INST"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c_store_tag3 ID.vhd(125) " "Verilog HDL or VHDL warning at ID.vhd(125): object \"c_store_tag3\" assigned a value but never read" {  } { { "ID.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/ID.vhd" 125 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557238479992 "|top_level|ID:ID_INST"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c_store_tag4 ID.vhd(125) " "Verilog HDL or VHDL warning at ID.vhd(125): object \"c_store_tag4\" assigned a value but never read" {  } { { "ID.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/ID.vhd" 125 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557238479992 "|top_level|ID:ID_INST"}
{ "Warning" "WVRFX_VHDL_2050_UNCONVERTED" "free_rrf_vec_out_sig ID.vhd(192) " "VHDL warning at ID.vhd(192): sensitivity list already contains free_rrf_vec_out_sig" {  } { { "ID.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/ID.vhd" 192 0 0 } }  } 0 10812 "VHDL warning at %2!s!: sensitivity list already contains %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557238479998 "|top_level|ID:ID_INST"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x1_beq_var ID.vhd(221) " "Verilog HDL or VHDL warning at ID.vhd(221): object \"x1_beq_var\" assigned a value but never read" {  } { { "ID.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/ID.vhd" 221 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557238479998 "|top_level|ID:ID_INST"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x2_beq_var ID.vhd(221) " "Verilog HDL or VHDL warning at ID.vhd(221): object \"x2_beq_var\" assigned a value but never read" {  } { { "ID.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/ID.vhd" 221 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557238479998 "|top_level|ID:ID_INST"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "free_rrf_vec_out_sig2 ID.vhd(2064) " "VHDL Process Statement warning at ID.vhd(2064): signal \"free_rrf_vec_out_sig2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ID.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/ID.vhd" 2064 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557238480011 "|top_level|ID:ID_INST"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pen32bitwith2output ID:ID_INST\|pen32bitwith2output:PE " "Elaborating entity \"pen32bitwith2output\" for hierarchy \"ID:ID_INST\|pen32bitwith2output:PE\"" {  } { { "ID.vhd" "PE" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/ID.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557238480157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pen32bit ID:ID_INST\|pen32bitwith2output:PE\|pen32bit:pen1 " "Elaborating entity \"pen32bit\" for hierarchy \"ID:ID_INST\|pen32bitwith2output:PE\|pen32bit:pen1\"" {  } { { "pen32bitwith2output.vhd" "pen1" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/pen32bitwith2output.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557238480160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rob rob:ROB_INST " "Elaborating entity \"rob\" for hierarchy \"rob:ROB_INST\"" {  } { { "top_level.vhd" "ROB_INST" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/top_level.vhd" 489 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557238480290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Add5 rob:ROB_INST\|Add5:a1 " "Elaborating entity \"Add5\" for hierarchy \"rob:ROB_INST\|Add5:a1\"" {  } { { "rob.vhd" "a1" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/rob.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557238481746 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1557238484312 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557238484312 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "top_level.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/top_level.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1557238484367 "|top_level|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "top_level.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/top_level.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1557238484367 "|top_level|reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Clock_50 " "No output dependent on input pin \"Clock_50\"" {  } { { "top_level.vhd" "" { Text "C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/top_level/top_level.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1557238484367 "|top_level|Clock_50"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1557238484367 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3 " "Implemented 3 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1557238484367 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1557238484367 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1557238484367 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 48 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 48 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4944 " "Peak virtual memory: 4944 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1557238484411 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 07 19:44:44 2019 " "Processing ended: Tue May 07 19:44:44 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1557238484411 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1557238484411 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1557238484411 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1557238484411 ""}
