# Reading pref.tcl
# do TICTACTOE_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying D:/Quartus/Exec/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+D:/Git/lab4TallerDigitalesCorrec {D:/Git/lab4TallerDigitalesCorrec/VGA_Controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:34:20 on Oct 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Git/lab4TallerDigitalesCorrec" D:/Git/lab4TallerDigitalesCorrec/VGA_Controller.sv 
# -- Compiling module VGA_Controller
# 
# Top level modules:
# 	VGA_Controller
# End time: 19:34:20 on Oct 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/Git/lab4TallerDigitalesCorrec {D:/Git/lab4TallerDigitalesCorrec/clock_divider.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:34:20 on Oct 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Git/lab4TallerDigitalesCorrec" D:/Git/lab4TallerDigitalesCorrec/clock_divider.sv 
# -- Compiling module clock_divider
# 
# Top level modules:
# 	clock_divider
# End time: 19:34:20 on Oct 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+D:/Git/lab4TallerDigitalesCorrec {D:/Git/lab4TallerDigitalesCorrec/test_vga_Controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:34:20 on Oct 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Git/lab4TallerDigitalesCorrec" D:/Git/lab4TallerDigitalesCorrec/test_vga_Controller.sv 
# -- Compiling module test_vga_Controller
# 
# Top level modules:
# 	test_vga_Controller
# End time: 19:34:20 on Oct 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  test_vga_Controller
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" test_vga_Controller 
# Start time: 19:34:21 on Oct 03,2022
# Loading sv_std.std
# Loading work.test_vga_Controller
# Loading work.VGA_Controller
# Loading work.clock_divider
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
add wave -position insertpoint  \
sim:/test_vga_Controller/My_VGA_Controller/H_count_value
add wave -position insertpoint  \
sim:/test_vga_Controller/My_VGA_Controller/V_count_value
# Break key hit
# Break in Module test_vga_Controller at D:/Git/lab4TallerDigitalesCorrec/test_vga_Controller.sv line 13
restart -f
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# Break key hit
# Simulation stop requested.
# End time: 19:44:42 on Oct 03,2022, Elapsed time: 0:10:21
# Errors: 0, Warnings: 0
