// Seed: 2017173069
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26
);
  output wire id_26;
  inout wire id_25;
  input wire id_24;
  inout wire id_23;
  input wire id_22;
  input wire id_21;
  input wire id_20;
  inout wire id_19;
  inout wire id_18;
  inout wire id_17;
  input wire id_16;
  input wire id_15;
  input wire id_14;
  inout wire id_13;
  input wire id_12;
  input wire id_11;
  input wire id_10;
  output wire id_9;
  input wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_27;
endmodule
module module_1 (
    input tri1 id_0,
    output supply1 id_1,
    output uwire id_2,
    output tri1 id_3,
    output supply1 id_4,
    input tri1 id_5,
    input wor id_6,
    output tri id_7,
    output supply0 id_8,
    input tri0 id_9,
    input supply1 id_10,
    output tri1 id_11
);
  assign id_3 = id_5;
  wire id_13;
  wire id_14;
  supply0 id_15 = 1;
  assign id_3 = id_5;
  tri1 id_16 = 1;
  module_0(
      id_16,
      id_13,
      id_15,
      id_14,
      id_14,
      id_16,
      id_15,
      id_13,
      id_15,
      id_16,
      id_13,
      id_15,
      id_14,
      id_14,
      id_13,
      id_15,
      id_13,
      id_14,
      id_14,
      id_13,
      id_15,
      id_14,
      id_15,
      id_14,
      id_14,
      id_14
  );
endmodule
