#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Aug 26 20:07:38 2022
# Process ID: 28597
# Current directory: /home/jesudara/Desktop/FPGA_projects/Vivdao/data_selector_verilog/data_selector_verilog.runs/synth_1
# Command line: vivado -log data_selector1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source data_selector1.tcl
# Log file: /home/jesudara/Desktop/FPGA_projects/Vivdao/data_selector_verilog/data_selector_verilog.runs/synth_1/data_selector1.vds
# Journal file: /home/jesudara/Desktop/FPGA_projects/Vivdao/data_selector_verilog/data_selector_verilog.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source data_selector1.tcl -notrace
