# Copyright 2022 Barcelona Supercomputing Center-Centro Nacional de Supercomputaci√≥n

# Licensed under the Solderpad Hardware License v 2.1 (the "License");
# you may not use this file except in compliance with the License, or, at your option, the Apache License version 2.0.
# You may obtain a copy of the License at
# 
#     http://www.solderpad.org/licenses/SHL-2.1
# 
# Unless required by applicable law or agreed to in writing, software
# distributed under the License is distributed on an "AS IS" BASIS,
# WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
# See the License for the specific language governing permissions and
# limitations under the License.

# Author: Daniel J.Mazure, BSC-CNS
# Date: 22.02.2022
# Description: 


set BRAMClkNm [dict get $BRAMentry SyncClk Label]
set BRAMFreq  [dict get $BRAMentry SyncClk Freq]
set BRAMname  [dict get $BRAMentry SyncClk Name]
set BRAMintf  [dict get $BRAMentry IntfLabel]

set BRAMaddrWidth [dict get $BRAMentry AxiAddrWidth]
set BRAMdataWidth [dict get $BRAMentry AxiDataWidth]
set BRAMidWidth   [dict get $BRAMentry AxiIdWidth]
set BRAMUserWidth [dict get $BRAMentry AxiUserWidth]

set bramCtrl ${BRAMintf}Ctrl

create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 $bramCtrl

set_property -dict [list CONFIG.DATA_WIDTH $BRAMdataWidth CONFIG.SINGLE_PORT_BRAM {1} \
CONFIG.ECC_TYPE {0}] [get_bd_cells $bramCtrl]


## Create the Shell interface to the RTL
## CAUTION: The user can't specify USER, QOS and REGION signal for this interface
## This means those signals can't be in the module definition file

  # Create interface ports
  set bram_axi [ create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 $BRAMintf ]
  set_property -dict [ list \
   CONFIG.ADDR_WIDTH $BRAMaddrWidth \
   CONFIG.ARUSER_WIDTH {0} \
   CONFIG.AWUSER_WIDTH {0} \
   CONFIG.BUSER_WIDTH {0} \
   CONFIG.DATA_WIDTH $BRAMdataWidth \
   CONFIG.FREQ_HZ $BRAMFreq \
   CONFIG.HAS_BRESP {1} \
   CONFIG.HAS_BURST {1} \
   CONFIG.HAS_CACHE {1} \
   CONFIG.HAS_LOCK {1} \
   CONFIG.HAS_PROT {1} \
   CONFIG.HAS_RRESP {1} \
   CONFIG.HAS_WSTRB {1} \
   CONFIG.ID_WIDTH $BRAMidWidth \
   CONFIG.MAX_BURST_LENGTH {256} \
   CONFIG.NUM_READ_OUTSTANDING {1} \
   CONFIG.NUM_READ_THREADS {1} \
   CONFIG.NUM_WRITE_OUTSTANDING {1} \
   CONFIG.NUM_WRITE_THREADS {1} \
   CONFIG.PROTOCOL {AXI4} \
   CONFIG.READ_WRITE_MODE {READ_WRITE} \
   CONFIG.RUSER_BITS_PER_BYTE {0} \
   CONFIG.RUSER_WIDTH {0} \
   CONFIG.SUPPORTS_NARROW_BURST {1} \
   CONFIG.WUSER_BITS_PER_BYTE {0} \
   CONFIG.WUSER_WIDTH {0} \
   ] $bram_axi

 connect_bd_net [get_bd_pins $bramCtrl/s_axi_aclk] [get_bd_pins rst_ea_$BRAMClkNm/slowest_sync_clk]
 connect_bd_net [get_bd_pins $bramCtrl/s_axi_aresetn] [get_bd_pins rst_ea_$BRAMClkNm/peripheral_aresetn]
 
 connect_bd_intf_net [get_bd_intf_ports $BRAMintf] [get_bd_intf_pins $bramCtrl/S_AXI]
 create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 blkMem${bramCtrl}
 connect_bd_intf_net [get_bd_intf_pins $bramCtrl/BRAM_PORTA] [get_bd_intf_pins blkMem${bramCtrl}/BRAM_PORTA]



### Set Base Addresses to peripheral
# BRAM
set BRAMbaseAddr [dict get $BRAMentry BaseAddr]
set BRAMMemRange [expr {2**$BRAMaddrWidth/1024}]

putdebugs "Base Addr BRAM: $BRAMbaseAddr"
putdebugs "Mem Range BRAM: $BRAMMemRange"

assign_bd_address [get_bd_addr_segs $bramCtrl/S_AXI/Mem0 ]

putdebugs "BRAM INTF: $BRAMintf"
set_property offset $BRAMbaseAddr   [get_bd_addr_segs $BRAMintf/SEG_${bramCtrl}_Mem0]
set_property range ${BRAMMemRange}K [get_bd_addr_segs $BRAMintf/SEG_${bramCtrl}_Mem0]

save_bd_design




