ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 6
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32l4xx_hal_rcc_ex.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.HAL_RCCEx_PeriphCLKConfig,"ax",%progbits
  20              		.align	1
  21              		.global	HAL_RCCEx_PeriphCLKConfig
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	HAL_RCCEx_PeriphCLKConfig:
  27              	.LFB132:
  28              		.file 1 "Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c"
   1:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
   2:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   ******************************************************************************
   3:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @file    stm32l4xx_hal_rcc_ex.c
   4:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @author  MCD Application Team
   5:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief   Extended RCC HAL module driver.
   6:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *          This file provides firmware functions to manage the following
   7:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *          functionalities RCC extended peripheral:
   8:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *           + Extended Peripheral Control functions
   9:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *           + Extended Clock management functions
  10:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *           + Extended Clock Recovery System Control functions
  11:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *
  12:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   ******************************************************************************
  13:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @attention
  14:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *
  15:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * Copyright (c) 2017 STMicroelectronics.
  16:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * All rights reserved.
  17:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *
  18:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * This software is licensed under terms that can be found in the LICENSE file in
  19:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * the root directory of this software component.
  20:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  21:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   ******************************************************************************
  22:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
  23:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
  24:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /* Includes ------------------------------------------------------------------*/
  25:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #include "stm32l4xx_hal.h"
  26:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
  27:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /** @addtogroup STM32L4xx_HAL_Driver
  28:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @{
  29:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
  30:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 2


  31:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /** @defgroup RCCEx RCCEx
  32:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief RCC Extended HAL module driver
  33:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @{
  34:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
  35:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
  36:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #ifdef HAL_RCC_MODULE_ENABLED
  37:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
  38:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /* Private typedef -----------------------------------------------------------*/
  39:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /* Private defines -----------------------------------------------------------*/
  40:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /** @defgroup RCCEx_Private_Constants RCCEx Private Constants
  41:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****  * @{
  42:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****  */
  43:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #define PLLSAI1_TIMEOUT_VALUE     2U    /* 2 ms (minimum Tick + 1) */
  44:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #define PLLSAI2_TIMEOUT_VALUE     2U    /* 2 ms (minimum Tick + 1) */
  45:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #define PLL_TIMEOUT_VALUE         2U    /* 2 ms (minimum Tick + 1) */
  46:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
  47:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #define DIVIDER_P_UPDATE          0U
  48:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #define DIVIDER_Q_UPDATE          1U
  49:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #define DIVIDER_R_UPDATE          2U
  50:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
  51:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #define __LSCO_CLK_ENABLE()       __HAL_RCC_GPIOA_CLK_ENABLE()
  52:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #define LSCO_GPIO_PORT            GPIOA
  53:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #define LSCO_PIN                  GPIO_PIN_2
  54:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
  55:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @}
  56:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
  57:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
  58:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /* Private macros ------------------------------------------------------------*/
  59:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /* Private variables ---------------------------------------------------------*/
  60:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /* Private function prototypes -----------------------------------------------*/
  61:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /** @defgroup RCCEx_Private_Functions RCCEx Private Functions
  62:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****  * @{
  63:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****  */
  64:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI1_SUPPORT)
  65:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
  66:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider);
  67:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
  68:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI1_SUPPORT */
  69:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
  70:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI2_SUPPORT)
  71:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
  72:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider);
  73:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
  74:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI2_SUPPORT */
  75:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
  76:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(SAI1)
  77:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
  78:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** static uint32_t RCCEx_GetSAIxPeriphCLKFreq(uint32_t PeriphClk, uint32_t InputFrequency);
  79:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
  80:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* SAI1 */
  81:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
  82:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @}
  83:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
  84:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
  85:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /* Exported functions --------------------------------------------------------*/
  86:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
  87:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /** @defgroup RCCEx_Exported_Functions RCCEx Exported Functions
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 3


  88:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @{
  89:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
  90:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
  91:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /** @defgroup RCCEx_Exported_Functions_Group1 Extended Peripheral Control functions
  92:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****  *  @brief  Extended Peripheral Control functions
  93:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****  *
  94:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** @verbatim
  95:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****  ===============================================================================
  96:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                 ##### Extended Peripheral Control functions  #####
  97:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****  ===============================================================================
  98:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     [..]
  99:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     This subsection provides a set of functions allowing to control the RCC Clocks
 100:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     frequencies.
 101:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     [..]
 102:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     (@) Important note: Care must be taken when HAL_RCCEx_PeriphCLKConfig() is used to
 103:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         select the RTC clock source; in this case the Backup domain will be reset in
 104:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         order to modify the RTC Clock source, as consequence RTC registers (including
 105:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         the backup registers) are set to their reset values.
 106:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 107:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** @endverbatim
 108:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @{
 109:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
 110:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
 111:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  Initialize the RCC extended peripherals clocks according to the specified
 112:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *         parameters in the RCC_PeriphCLKInitTypeDef.
 113:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @param  PeriphClkInit  pointer to an RCC_PeriphCLKInitTypeDef structure that
 114:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *         contains a field PeriphClockSelection which can be a combination of the following value
 115:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_RTC  RTC peripheral clock
 116:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_ADC  ADC peripheral clock
 117:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @if STM32L462xx
 118:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_DFSDM1  DFSDM1 peripheral clock (only for devices with DFSDM
 119:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @endif
 120:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @if STM32L486xx
 121:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_DFSDM1  DFSDM1 peripheral clock (only for devices with DFSDM
 122:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @endif
 123:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @if STM32L4A6xx
 124:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_DFSDM1  DFSDM1 peripheral clock (only for devices with DFSDM
 125:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @endif
 126:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_I2C1  I2C1 peripheral clock
 127:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_I2C2  I2C2 peripheral clock
 128:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_I2C3  I2C3 peripheral clock
 129:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @if STM32L462xx
 130:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_I2C4  I2C4 peripheral clock (only for devices with I2C4)
 131:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @endif
 132:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @if STM32L4A6xx
 133:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_I2C4  I2C4 peripheral clock (only for devices with I2C4)
 134:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @endif
 135:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @if STM32L4S9xx
 136:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_I2C4  I2C4 peripheral clock (only for devices with I2C4)
 137:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @endif
 138:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_LPTIM1  LPTIM1 peripheral clock
 139:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_LPTIM2  LPTIM2 peripheral clock
 140:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_LPUART1  LPUART1 peripheral clock
 141:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_RNG  RNG peripheral clock
 142:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_SAI1  SAI1 peripheral clock (only for devices with SAI1)
 143:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @if STM32L486xx
 144:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_SAI2  SAI2 peripheral clock (only for devices with SAI2)
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 4


 145:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @endif
 146:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @if STM32L4A6xx
 147:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_SAI2  SAI2 peripheral clock (only for devices with SAI2)
 148:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @endif
 149:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @if STM32L4S9xx
 150:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_SAI2  SAI2 peripheral clock (only for devices with SAI2)
 151:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @endif
 152:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_SDMMC1  SDMMC1 peripheral clock
 153:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @if STM32L443xx
 154:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_SWPMI1  SWPMI1 peripheral clock (only for devices with SWPMI
 155:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @endif
 156:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @if STM32L486xx
 157:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_SWPMI1  SWPMI1 peripheral clock (only for devices with SWPMI
 158:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @endif
 159:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @if STM32L4A6xx
 160:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_SWPMI1  SWPMI1 peripheral clock (only for devices with SWPMI
 161:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @endif
 162:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_USART1  USART1 peripheral clock
 163:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_USART2  USART1 peripheral clock
 164:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_USART3  USART1 peripheral clock
 165:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @if STM32L462xx
 166:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_UART4  USART1 peripheral clock (only for devices with UART4)
 167:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @endif
 168:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @if STM32L486xx
 169:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_UART4  USART1 peripheral clock (only for devices with UART4)
 170:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_UART5  USART1 peripheral clock (only for devices with UART5)
 171:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock (only for devices with USB)
 172:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @endif
 173:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @if STM32L4A6xx
 174:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_UART4  USART1 peripheral clock (only for devices with UART4)
 175:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_UART5  USART1 peripheral clock (only for devices with UART5)
 176:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock (only for devices with USB)
 177:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @endif
 178:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @if STM32L4S9xx
 179:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_UART4  USART1 peripheral clock (only for devices with UART4)
 180:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_UART5  USART1 peripheral clock (only for devices with UART5)
 181:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock (only for devices with USB)
 182:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_DFSDM1  DFSDM1 peripheral kernel clock (only for devices wit
 183:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_DFSDM1AUDIO  DFSDM1 peripheral audio clock (only for devices
 184:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_LTDC  LTDC peripheral clock (only for devices with LTDC)
 185:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_DSI  DSI peripheral clock (only for devices with DSI)
 186:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_OSPI  OctoSPI peripheral clock (only for devices with OctoSP
 187:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @endif
 188:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *
 189:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @note   Care must be taken when HAL_RCCEx_PeriphCLKConfig() is used to select
 190:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *         the RTC clock source: in this case the access to Backup domain is enabled.
 191:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *
 192:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval HAL status
 193:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
 194:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
 195:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
  29              		.loc 1 195 1
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 24
  32              		@ frame_needed = 1, uses_anonymous_args = 0
  33 0000 80B5     		push	{r7, lr}
  34              		.cfi_def_cfa_offset 8
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 5


  35              		.cfi_offset 7, -8
  36              		.cfi_offset 14, -4
  37 0002 86B0     		sub	sp, sp, #24
  38              		.cfi_def_cfa_offset 32
  39 0004 00AF     		add	r7, sp, #0
  40              		.cfi_def_cfa_register 7
  41 0006 7860     		str	r0, [r7, #4]
 196:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t tmpregister, tickstart;     /* no init needed */
 197:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
  42              		.loc 1 197 21
  43 0008 0023     		movs	r3, #0
  44 000a FB74     		strb	r3, [r7, #19]
 198:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   HAL_StatusTypeDef status = HAL_OK;   /* Final status */
  45              		.loc 1 198 21
  46 000c 0023     		movs	r3, #0
  47 000e BB74     		strb	r3, [r7, #18]
 199:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 200:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Check the parameters */
 201:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
 202:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 203:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(SAI1)
 204:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 205:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /*-------------------------- SAI1 clock source configuration ---------------------*/
 206:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
  48              		.loc 1 206 22
  49 0010 7B68     		ldr	r3, [r7, #4]
  50 0012 1B68     		ldr	r3, [r3]
  51              		.loc 1 206 46
  52 0014 03F40063 		and	r3, r3, #2048
  53              		.loc 1 206 5
  54 0018 002B     		cmp	r3, #0
  55 001a 40D0     		beq	.L2
 207:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 208:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check the parameters */
 209:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));
 210:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 211:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     switch(PeriphClkInit->Sai1ClockSelection)
  56              		.loc 1 211 25
  57 001c 7B68     		ldr	r3, [r7, #4]
  58 001e DB6E     		ldr	r3, [r3, #108]
  59              		.loc 1 211 5
  60 0020 802B     		cmp	r3, #128
  61 0022 2AD0     		beq	.L58
  62 0024 802B     		cmp	r3, #128
  63 0026 25D8     		bhi	.L4
  64 0028 602B     		cmp	r3, #96
  65 002a 26D0     		beq	.L58
  66 002c 602B     		cmp	r3, #96
  67 002e 21D8     		bhi	.L4
  68 0030 402B     		cmp	r3, #64
  69 0032 06D0     		beq	.L5
  70 0034 402B     		cmp	r3, #64
  71 0036 1DD8     		bhi	.L4
  72 0038 002B     		cmp	r3, #0
  73 003a 09D0     		beq	.L6
  74 003c 202B     		cmp	r3, #32
  75 003e 10D0     		beq	.L7
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 6


  76 0040 18E0     		b	.L4
  77              	.L5:
 212:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 213:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
 214:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Enable SAI Clock output generated from System PLL . */
 215:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI2_SUPPORT)
 216:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
  78              		.loc 1 216 7
  79 0042 894B     		ldr	r3, .L60
  80 0044 DB68     		ldr	r3, [r3, #12]
  81 0046 884A     		ldr	r2, .L60
  82 0048 43F48033 		orr	r3, r3, #65536
  83 004c D360     		str	r3, [r2, #12]
 217:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #else
 218:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 219:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI2_SUPPORT */
 220:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* SAI1 clock source config set later after clock selection check */
 221:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
  84              		.loc 1 221 7
  85 004e 15E0     		b	.L8
  86              	.L6:
 222:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 223:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
 224:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) 
 225:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
  87              		.loc 1 225 13
  88 0050 7B68     		ldr	r3, [r7, #4]
  89 0052 0433     		adds	r3, r3, #4
  90 0054 0021     		movs	r1, #0
  91 0056 1846     		mov	r0, r3
  92 0058 FFF7FEFF 		bl	RCCEx_PLLSAI1_Config
  93 005c 0346     		mov	r3, r0
  94 005e FB74     		strb	r3, [r7, #19]
 226:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* SAI1 clock source config set later after clock selection check */
 227:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
  95              		.loc 1 227 7
  96 0060 0CE0     		b	.L8
  97              	.L7:
 228:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 229:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI2_SUPPORT)
 230:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 231:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
 232:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
 233:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
  98              		.loc 1 233 13
  99 0062 7B68     		ldr	r3, [r7, #4]
 100 0064 2033     		adds	r3, r3, #32
 101 0066 0021     		movs	r1, #0
 102 0068 1846     		mov	r0, r3
 103 006a FFF7FEFF 		bl	RCCEx_PLLSAI2_Config
 104 006e 0346     		mov	r3, r0
 105 0070 FB74     		strb	r3, [r7, #19]
 234:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* SAI1 clock source config set later after clock selection check */
 235:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
 106              		.loc 1 235 7
 107 0072 03E0     		b	.L8
 108              	.L4:
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 7


 236:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 237:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI2_SUPPORT */
 238:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 239:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_SAI1CLKSOURCE_PIN:      /* External clock is used as source of SAI1 clock*/
 240:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) ||
 241:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_SAI1CLKSOURCE_HSI:      /* HSI is used as source of SAI1 clock*/
 242:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx ||
 243:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* SAI1 clock source config set later after clock selection check */
 244:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
 245:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 246:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     default:
 247:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       ret = HAL_ERROR;
 109              		.loc 1 247 11
 110 0074 0123     		movs	r3, #1
 111 0076 FB74     		strb	r3, [r7, #19]
 248:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
 112              		.loc 1 248 7
 113 0078 00E0     		b	.L8
 114              	.L58:
 244:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 115              		.loc 1 244 7
 116 007a 00BF     		nop
 117              	.L8:
 249:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 250:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 251:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(ret == HAL_OK)
 118              		.loc 1 251 7
 119 007c FB7C     		ldrb	r3, [r7, #19]	@ zero_extendqisi2
 120 007e 002B     		cmp	r3, #0
 121 0080 0BD1     		bne	.L9
 252:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 253:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Set the source of SAI1 clock*/
 254:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 122              		.loc 1 254 7
 123 0082 794B     		ldr	r3, .L60
 124 0084 D3F89C30 		ldr	r3, [r3, #156]
 125 0088 23F0E002 		bic	r2, r3, #224
 126 008c 7B68     		ldr	r3, [r7, #4]
 127 008e DB6E     		ldr	r3, [r3, #108]
 128 0090 7549     		ldr	r1, .L60
 129 0092 1343     		orrs	r3, r3, r2
 130 0094 C1F89C30 		str	r3, [r1, #156]
 131 0098 01E0     		b	.L2
 132              	.L9:
 255:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 256:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     else
 257:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 258:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* set overall return value */
 259:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       status = ret;
 133              		.loc 1 259 14
 134 009a FB7C     		ldrb	r3, [r7, #19]
 135 009c BB74     		strb	r3, [r7, #18]
 136              	.L2:
 260:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 261:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 262:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 263:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* SAI1 */
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 8


 264:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 265:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(SAI2)
 266:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 267:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /*-------------------------- SAI2 clock source configuration ---------------------*/
 268:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 137              		.loc 1 268 22
 138 009e 7B68     		ldr	r3, [r7, #4]
 139 00a0 1B68     		ldr	r3, [r3]
 140              		.loc 1 268 46
 141 00a2 03F48053 		and	r3, r3, #4096
 142              		.loc 1 268 5
 143 00a6 002B     		cmp	r3, #0
 144 00a8 47D0     		beq	.L10
 269:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 270:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check the parameters */
 271:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));
 272:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 273:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     switch(PeriphClkInit->Sai2ClockSelection)
 145              		.loc 1 273 25
 146 00aa 7B68     		ldr	r3, [r7, #4]
 147 00ac 1B6F     		ldr	r3, [r3, #112]
 148              		.loc 1 273 5
 149 00ae B3F5806F 		cmp	r3, #1024
 150 00b2 30D0     		beq	.L59
 151 00b4 B3F5806F 		cmp	r3, #1024
 152 00b8 2AD8     		bhi	.L12
 153 00ba B3F5407F 		cmp	r3, #768
 154 00be 2AD0     		beq	.L59
 155 00c0 B3F5407F 		cmp	r3, #768
 156 00c4 24D8     		bhi	.L12
 157 00c6 B3F5007F 		cmp	r3, #512
 158 00ca 08D0     		beq	.L13
 159 00cc B3F5007F 		cmp	r3, #512
 160 00d0 1ED8     		bhi	.L12
 161 00d2 002B     		cmp	r3, #0
 162 00d4 0AD0     		beq	.L14
 163 00d6 B3F5807F 		cmp	r3, #256
 164 00da 10D0     		beq	.L15
 165 00dc 18E0     		b	.L12
 166              	.L13:
 274:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 275:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
 276:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Enable SAI Clock output generated from System PLL . */
 277:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 167              		.loc 1 277 7
 168 00de 624B     		ldr	r3, .L60
 169 00e0 DB68     		ldr	r3, [r3, #12]
 170 00e2 614A     		ldr	r2, .L60
 171 00e4 43F48033 		orr	r3, r3, #65536
 172 00e8 D360     		str	r3, [r2, #12]
 278:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* SAI2 clock source config set later after clock selection check */
 279:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
 173              		.loc 1 279 7
 174 00ea 15E0     		b	.L16
 175              	.L14:
 280:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 281:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 9


 282:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) 
 283:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 176              		.loc 1 283 13
 177 00ec 7B68     		ldr	r3, [r7, #4]
 178 00ee 0433     		adds	r3, r3, #4
 179 00f0 0021     		movs	r1, #0
 180 00f2 1846     		mov	r0, r3
 181 00f4 FFF7FEFF 		bl	RCCEx_PLLSAI1_Config
 182 00f8 0346     		mov	r3, r0
 183 00fa FB74     		strb	r3, [r7, #19]
 284:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* SAI2 clock source config set later after clock selection check */
 285:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
 184              		.loc 1 285 7
 185 00fc 0CE0     		b	.L16
 186              	.L15:
 286:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 287:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
 288:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) 
 289:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 187              		.loc 1 289 13
 188 00fe 7B68     		ldr	r3, [r7, #4]
 189 0100 2033     		adds	r3, r3, #32
 190 0102 0021     		movs	r1, #0
 191 0104 1846     		mov	r0, r3
 192 0106 FFF7FEFF 		bl	RCCEx_PLLSAI2_Config
 193 010a 0346     		mov	r3, r0
 194 010c FB74     		strb	r3, [r7, #19]
 290:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* SAI2 clock source config set later after clock selection check */
 291:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
 195              		.loc 1 291 7
 196 010e 03E0     		b	.L16
 197              	.L12:
 292:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 293:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_SAI2CLKSOURCE_PIN:      /* External clock is used as source of SAI2 clock*/
 294:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) ||
 295:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_SAI2CLKSOURCE_HSI:      /* HSI is used as source of SAI2 clock*/
 296:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx ||
 297:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* SAI2 clock source config set later after clock selection check */
 298:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
 299:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 300:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     default:
 301:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       ret = HAL_ERROR;
 198              		.loc 1 301 11
 199 0110 0123     		movs	r3, #1
 200 0112 FB74     		strb	r3, [r7, #19]
 302:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
 201              		.loc 1 302 7
 202 0114 00E0     		b	.L16
 203              	.L59:
 298:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 204              		.loc 1 298 7
 205 0116 00BF     		nop
 206              	.L16:
 303:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 304:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 305:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(ret == HAL_OK)
 207              		.loc 1 305 7
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 10


 208 0118 FB7C     		ldrb	r3, [r7, #19]	@ zero_extendqisi2
 209 011a 002B     		cmp	r3, #0
 210 011c 0BD1     		bne	.L17
 306:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 307:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Set the source of SAI2 clock*/
 308:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 211              		.loc 1 308 7
 212 011e 524B     		ldr	r3, .L60
 213 0120 D3F89C30 		ldr	r3, [r3, #156]
 214 0124 23F4E062 		bic	r2, r3, #1792
 215 0128 7B68     		ldr	r3, [r7, #4]
 216 012a 1B6F     		ldr	r3, [r3, #112]
 217 012c 4E49     		ldr	r1, .L60
 218 012e 1343     		orrs	r3, r3, r2
 219 0130 C1F89C30 		str	r3, [r1, #156]
 220 0134 01E0     		b	.L10
 221              	.L17:
 309:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 310:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     else
 311:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 312:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* set overall return value */
 313:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       status = ret;
 222              		.loc 1 313 14
 223 0136 FB7C     		ldrb	r3, [r7, #19]
 224 0138 BB74     		strb	r3, [r7, #18]
 225              	.L10:
 314:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 315:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 316:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* SAI2 */
 317:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 318:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /*-------------------------- RTC clock source configuration ----------------------*/
 319:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 226              		.loc 1 319 20
 227 013a 7B68     		ldr	r3, [r7, #4]
 228 013c 1B68     		ldr	r3, [r3]
 229              		.loc 1 319 43
 230 013e 03F40033 		and	r3, r3, #131072
 231              		.loc 1 319 5
 232 0142 002B     		cmp	r3, #0
 233 0144 00F09F80 		beq	.L18
 234              	.LBB2:
 320:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 321:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     FlagStatus       pwrclkchanged = RESET;
 235              		.loc 1 321 22
 236 0148 0023     		movs	r3, #0
 237 014a 7B74     		strb	r3, [r7, #17]
 322:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 323:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check for RTC Parameters used to output RTCCLK */
 324:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
 325:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 326:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Enable Power Clock */
 327:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 238              		.loc 1 327 8
 239 014c 464B     		ldr	r3, .L60
 240 014e 9B6D     		ldr	r3, [r3, #88]
 241 0150 03F08053 		and	r3, r3, #268435456
 242              		.loc 1 327 40
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 11


 243 0154 002B     		cmp	r3, #0
 244 0156 01D1     		bne	.L19
 245              		.loc 1 327 40 is_stmt 0 discriminator 1
 246 0158 0123     		movs	r3, #1
 247 015a 00E0     		b	.L20
 248              	.L19:
 249              		.loc 1 327 40 discriminator 2
 250 015c 0023     		movs	r3, #0
 251              	.L20:
 252              		.loc 1 327 7 is_stmt 1 discriminator 4
 253 015e 002B     		cmp	r3, #0
 254 0160 0DD0     		beq	.L21
 255              	.LBB3:
 328:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 329:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       __HAL_RCC_PWR_CLK_ENABLE();
 256              		.loc 1 329 7
 257 0162 414B     		ldr	r3, .L60
 258 0164 9B6D     		ldr	r3, [r3, #88]
 259 0166 404A     		ldr	r2, .L60
 260 0168 43F08053 		orr	r3, r3, #268435456
 261 016c 9365     		str	r3, [r2, #88]
 262 016e 3E4B     		ldr	r3, .L60
 263 0170 9B6D     		ldr	r3, [r3, #88]
 264 0172 03F08053 		and	r3, r3, #268435456
 265 0176 BB60     		str	r3, [r7, #8]
 266 0178 BB68     		ldr	r3, [r7, #8]
 267              	.LBE3:
 330:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       pwrclkchanged = SET;
 268              		.loc 1 330 21
 269 017a 0123     		movs	r3, #1
 270 017c 7B74     		strb	r3, [r7, #17]
 271              	.L21:
 331:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 332:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 333:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Enable write access to Backup domain */
 334:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     SET_BIT(PWR->CR1, PWR_CR1_DBP);
 272              		.loc 1 334 5
 273 017e 3B4B     		ldr	r3, .L60+4
 274 0180 1B68     		ldr	r3, [r3]
 275 0182 3A4A     		ldr	r2, .L60+4
 276 0184 43F48073 		orr	r3, r3, #256
 277 0188 1360     		str	r3, [r2]
 335:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 336:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Wait for Backup domain Write protection disable */
 337:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     tickstart = HAL_GetTick();
 278              		.loc 1 337 17
 279 018a FFF7FEFF 		bl	HAL_GetTick
 280 018e F860     		str	r0, [r7, #12]
 338:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 339:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 281              		.loc 1 339 10
 282 0190 09E0     		b	.L22
 283              	.L24:
 340:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 341:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 284              		.loc 1 341 11
 285 0192 FFF7FEFF 		bl	HAL_GetTick
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 12


 286 0196 0246     		mov	r2, r0
 287              		.loc 1 341 25
 288 0198 FB68     		ldr	r3, [r7, #12]
 289 019a D31A     		subs	r3, r2, r3
 290              		.loc 1 341 9
 291 019c 022B     		cmp	r3, #2
 292 019e 02D9     		bls	.L22
 342:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 343:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         ret = HAL_TIMEOUT;
 293              		.loc 1 343 13
 294 01a0 0323     		movs	r3, #3
 295 01a2 FB74     		strb	r3, [r7, #19]
 344:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         break;
 296              		.loc 1 344 9
 297 01a4 05E0     		b	.L23
 298              	.L22:
 339:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 299              		.loc 1 339 11
 300 01a6 314B     		ldr	r3, .L60+4
 301 01a8 1B68     		ldr	r3, [r3]
 302 01aa 03F48073 		and	r3, r3, #256
 339:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 303              		.loc 1 339 10
 304 01ae 002B     		cmp	r3, #0
 305 01b0 EFD0     		beq	.L24
 306              	.L23:
 345:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 346:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 347:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 348:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(ret == HAL_OK)
 307              		.loc 1 348 7
 308 01b2 FB7C     		ldrb	r3, [r7, #19]	@ zero_extendqisi2
 309 01b4 002B     		cmp	r3, #0
 310 01b6 5BD1     		bne	.L25
 349:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 350:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
 351:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 311              		.loc 1 351 21
 312 01b8 2B4B     		ldr	r3, .L60
 313 01ba D3F89030 		ldr	r3, [r3, #144]
 314              		.loc 1 351 19
 315 01be 03F44073 		and	r3, r3, #768
 316 01c2 7B61     		str	r3, [r7, #20]
 352:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 353:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection
 317              		.loc 1 353 9
 318 01c4 7B69     		ldr	r3, [r7, #20]
 319 01c6 002B     		cmp	r3, #0
 320 01c8 1FD0     		beq	.L26
 321              		.loc 1 353 81 discriminator 1
 322 01ca 7B68     		ldr	r3, [r7, #4]
 323 01cc D3F89030 		ldr	r3, [r3, #144]
 324              		.loc 1 353 49 discriminator 1
 325 01d0 7A69     		ldr	r2, [r7, #20]
 326 01d2 9A42     		cmp	r2, r3
 327 01d4 19D0     		beq	.L26
 354:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 13


 355:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Store the content of BDCR register before the reset of Backup Domain */
 356:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 328              		.loc 1 356 23
 329 01d6 244B     		ldr	r3, .L60
 330 01d8 D3F89030 		ldr	r3, [r3, #144]
 331              		.loc 1 356 21
 332 01dc 23F44073 		bic	r3, r3, #768
 333 01e0 7B61     		str	r3, [r7, #20]
 357:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* RTC Clock selection can be changed only if the Backup Domain is reset */
 358:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         __HAL_RCC_BACKUPRESET_FORCE();
 334              		.loc 1 358 9
 335 01e2 214B     		ldr	r3, .L60
 336 01e4 D3F89030 		ldr	r3, [r3, #144]
 337 01e8 1F4A     		ldr	r2, .L60
 338 01ea 43F48033 		orr	r3, r3, #65536
 339 01ee C2F89030 		str	r3, [r2, #144]
 359:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         __HAL_RCC_BACKUPRESET_RELEASE();
 340              		.loc 1 359 9
 341 01f2 1D4B     		ldr	r3, .L60
 342 01f4 D3F89030 		ldr	r3, [r3, #144]
 343 01f8 1B4A     		ldr	r2, .L60
 344 01fa 23F48033 		bic	r3, r3, #65536
 345 01fe C2F89030 		str	r3, [r2, #144]
 360:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Restore the Content of BDCR register */
 361:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         RCC->BDCR = tmpregister;
 346              		.loc 1 361 12
 347 0202 194A     		ldr	r2, .L60
 348              		.loc 1 361 19
 349 0204 7B69     		ldr	r3, [r7, #20]
 350 0206 C2F89030 		str	r3, [r2, #144]
 351              	.L26:
 362:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 363:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 364:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
 365:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 352              		.loc 1 365 11
 353 020a 7B69     		ldr	r3, [r7, #20]
 354 020c 03F00103 		and	r3, r3, #1
 355              		.loc 1 365 10
 356 0210 002B     		cmp	r3, #0
 357 0212 16D0     		beq	.L27
 366:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 367:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Get Start Tick*/
 368:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         tickstart = HAL_GetTick();
 358              		.loc 1 368 21
 359 0214 FFF7FEFF 		bl	HAL_GetTick
 360 0218 F860     		str	r0, [r7, #12]
 369:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 370:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Wait till LSE is ready */
 371:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 361              		.loc 1 371 14
 362 021a 0BE0     		b	.L28
 363              	.L29:
 372:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
 373:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 364              		.loc 1 373 15
 365 021c FFF7FEFF 		bl	HAL_GetTick
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 14


 366 0220 0246     		mov	r2, r0
 367              		.loc 1 373 29
 368 0222 FB68     		ldr	r3, [r7, #12]
 369 0224 D31A     		subs	r3, r2, r3
 370              		.loc 1 373 13
 371 0226 41F28832 		movw	r2, #5000
 372 022a 9342     		cmp	r3, r2
 373 022c 02D9     		bls	.L28
 374:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 375:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             ret = HAL_TIMEOUT;
 374              		.loc 1 375 17
 375 022e 0323     		movs	r3, #3
 376 0230 FB74     		strb	r3, [r7, #19]
 376:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             break;
 377              		.loc 1 376 13
 378 0232 06E0     		b	.L27
 379              	.L28:
 371:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
 380              		.loc 1 371 15
 381 0234 0C4B     		ldr	r3, .L60
 382 0236 D3F89030 		ldr	r3, [r3, #144]
 383 023a 03F00203 		and	r3, r3, #2
 371:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
 384              		.loc 1 371 14
 385 023e 002B     		cmp	r3, #0
 386 0240 ECD0     		beq	.L29
 387              	.L27:
 377:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 378:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
 379:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 380:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 381:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(ret == HAL_OK)
 388              		.loc 1 381 9
 389 0242 FB7C     		ldrb	r3, [r7, #19]	@ zero_extendqisi2
 390 0244 002B     		cmp	r3, #0
 391 0246 0CD1     		bne	.L30
 382:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 383:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Apply new RTC clock source selection */
 384:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 392              		.loc 1 384 9
 393 0248 074B     		ldr	r3, .L60
 394 024a D3F89030 		ldr	r3, [r3, #144]
 395 024e 23F44072 		bic	r2, r3, #768
 396 0252 7B68     		ldr	r3, [r7, #4]
 397 0254 D3F89030 		ldr	r3, [r3, #144]
 398 0258 0349     		ldr	r1, .L60
 399 025a 1343     		orrs	r3, r3, r2
 400 025c C1F89030 		str	r3, [r1, #144]
 401 0260 08E0     		b	.L31
 402              	.L30:
 385:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 386:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else
 387:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 388:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* set overall return value */
 389:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         status = ret;
 403              		.loc 1 389 16
 404 0262 FB7C     		ldrb	r3, [r7, #19]
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 15


 405 0264 BB74     		strb	r3, [r7, #18]
 406 0266 05E0     		b	.L31
 407              	.L61:
 408              		.align	2
 409              	.L60:
 410 0268 00100240 		.word	1073876992
 411 026c 00700040 		.word	1073770496
 412              	.L25:
 390:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 391:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 392:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     else
 393:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 394:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* set overall return value */
 395:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       status = ret;
 413              		.loc 1 395 14
 414 0270 FB7C     		ldrb	r3, [r7, #19]
 415 0272 BB74     		strb	r3, [r7, #18]
 416              	.L31:
 396:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 397:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 398:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Restore clock configuration if changed */
 399:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(pwrclkchanged == SET)
 417              		.loc 1 399 7
 418 0274 7B7C     		ldrb	r3, [r7, #17]	@ zero_extendqisi2
 419 0276 012B     		cmp	r3, #1
 420 0278 05D1     		bne	.L18
 400:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 401:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       __HAL_RCC_PWR_CLK_DISABLE();
 421              		.loc 1 401 7
 422 027a A04B     		ldr	r3, .L62
 423 027c 9B6D     		ldr	r3, [r3, #88]
 424 027e 9F4A     		ldr	r2, .L62
 425 0280 23F08053 		bic	r3, r3, #268435456
 426 0284 9365     		str	r3, [r2, #88]
 427              	.L18:
 428              	.LBE2:
 402:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 403:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 404:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 405:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /*-------------------------- USART1 clock source configuration -------------------*/
 406:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 429              		.loc 1 406 21
 430 0286 7B68     		ldr	r3, [r7, #4]
 431 0288 1B68     		ldr	r3, [r3]
 432              		.loc 1 406 45
 433 028a 03F00103 		and	r3, r3, #1
 434              		.loc 1 406 5
 435 028e 002B     		cmp	r3, #0
 436 0290 0AD0     		beq	.L32
 407:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 408:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check the parameters */
 409:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
 410:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 411:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the USART1 clock source */
 412:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 437              		.loc 1 412 5
 438 0292 9A4B     		ldr	r3, .L62
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 16


 439 0294 D3F88830 		ldr	r3, [r3, #136]
 440 0298 23F00302 		bic	r2, r3, #3
 441 029c 7B68     		ldr	r3, [r7, #4]
 442 029e DB6B     		ldr	r3, [r3, #60]
 443 02a0 9649     		ldr	r1, .L62
 444 02a2 1343     		orrs	r3, r3, r2
 445 02a4 C1F88830 		str	r3, [r1, #136]
 446              	.L32:
 413:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 414:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 415:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /*-------------------------- USART2 clock source configuration -------------------*/
 416:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 447              		.loc 1 416 21
 448 02a8 7B68     		ldr	r3, [r7, #4]
 449 02aa 1B68     		ldr	r3, [r3]
 450              		.loc 1 416 45
 451 02ac 03F00203 		and	r3, r3, #2
 452              		.loc 1 416 5
 453 02b0 002B     		cmp	r3, #0
 454 02b2 0AD0     		beq	.L33
 417:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 418:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check the parameters */
 419:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
 420:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 421:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the USART2 clock source */
 422:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 455              		.loc 1 422 5
 456 02b4 914B     		ldr	r3, .L62
 457 02b6 D3F88830 		ldr	r3, [r3, #136]
 458 02ba 23F00C02 		bic	r2, r3, #12
 459 02be 7B68     		ldr	r3, [r7, #4]
 460 02c0 1B6C     		ldr	r3, [r3, #64]
 461 02c2 8E49     		ldr	r1, .L62
 462 02c4 1343     		orrs	r3, r3, r2
 463 02c6 C1F88830 		str	r3, [r1, #136]
 464              	.L33:
 423:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 424:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 425:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(USART3)
 426:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 427:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /*-------------------------- USART3 clock source configuration -------------------*/
 428:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 465              		.loc 1 428 21
 466 02ca 7B68     		ldr	r3, [r7, #4]
 467 02cc 1B68     		ldr	r3, [r3]
 468              		.loc 1 428 45
 469 02ce 03F00403 		and	r3, r3, #4
 470              		.loc 1 428 5
 471 02d2 002B     		cmp	r3, #0
 472 02d4 0AD0     		beq	.L34
 429:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 430:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check the parameters */
 431:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
 432:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 433:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the USART3 clock source */
 434:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 473              		.loc 1 434 5
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 17


 474 02d6 894B     		ldr	r3, .L62
 475 02d8 D3F88830 		ldr	r3, [r3, #136]
 476 02dc 23F03002 		bic	r2, r3, #48
 477 02e0 7B68     		ldr	r3, [r7, #4]
 478 02e2 5B6C     		ldr	r3, [r3, #68]
 479 02e4 8549     		ldr	r1, .L62
 480 02e6 1343     		orrs	r3, r3, r2
 481 02e8 C1F88830 		str	r3, [r1, #136]
 482              	.L34:
 435:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 436:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 437:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* USART3 */
 438:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 439:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(UART4)
 440:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 441:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /*-------------------------- UART4 clock source configuration --------------------*/
 442:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 483              		.loc 1 442 21
 484 02ec 7B68     		ldr	r3, [r7, #4]
 485 02ee 1B68     		ldr	r3, [r3]
 486              		.loc 1 442 45
 487 02f0 03F00803 		and	r3, r3, #8
 488              		.loc 1 442 5
 489 02f4 002B     		cmp	r3, #0
 490 02f6 0AD0     		beq	.L35
 443:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 444:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check the parameters */
 445:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
 446:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 447:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the UART4 clock source */
 448:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 491              		.loc 1 448 5
 492 02f8 804B     		ldr	r3, .L62
 493 02fa D3F88830 		ldr	r3, [r3, #136]
 494 02fe 23F0C002 		bic	r2, r3, #192
 495 0302 7B68     		ldr	r3, [r7, #4]
 496 0304 9B6C     		ldr	r3, [r3, #72]
 497 0306 7D49     		ldr	r1, .L62
 498 0308 1343     		orrs	r3, r3, r2
 499 030a C1F88830 		str	r3, [r1, #136]
 500              	.L35:
 449:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 450:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 451:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* UART4 */
 452:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 453:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(UART5)
 454:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 455:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /*-------------------------- UART5 clock source configuration --------------------*/
 456:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 501              		.loc 1 456 21
 502 030e 7B68     		ldr	r3, [r7, #4]
 503 0310 1B68     		ldr	r3, [r3]
 504              		.loc 1 456 45
 505 0312 03F01003 		and	r3, r3, #16
 506              		.loc 1 456 5
 507 0316 002B     		cmp	r3, #0
 508 0318 0AD0     		beq	.L36
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 18


 457:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 458:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check the parameters */
 459:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
 460:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 461:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the UART5 clock source */
 462:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 509              		.loc 1 462 5
 510 031a 784B     		ldr	r3, .L62
 511 031c D3F88830 		ldr	r3, [r3, #136]
 512 0320 23F44072 		bic	r2, r3, #768
 513 0324 7B68     		ldr	r3, [r7, #4]
 514 0326 DB6C     		ldr	r3, [r3, #76]
 515 0328 7449     		ldr	r1, .L62
 516 032a 1343     		orrs	r3, r3, r2
 517 032c C1F88830 		str	r3, [r1, #136]
 518              	.L36:
 463:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 464:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 465:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* UART5 */
 466:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 467:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /*-------------------------- LPUART1 clock source configuration ------------------*/
 468:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 519              		.loc 1 468 21
 520 0330 7B68     		ldr	r3, [r7, #4]
 521 0332 1B68     		ldr	r3, [r3]
 522              		.loc 1 468 45
 523 0334 03F02003 		and	r3, r3, #32
 524              		.loc 1 468 5
 525 0338 002B     		cmp	r3, #0
 526 033a 0AD0     		beq	.L37
 469:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 470:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check the parameters */
 471:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));
 472:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 473:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the LPUART1 clock source */
 474:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 527              		.loc 1 474 5
 528 033c 6F4B     		ldr	r3, .L62
 529 033e D3F88830 		ldr	r3, [r3, #136]
 530 0342 23F44062 		bic	r2, r3, #3072
 531 0346 7B68     		ldr	r3, [r7, #4]
 532 0348 1B6D     		ldr	r3, [r3, #80]
 533 034a 6C49     		ldr	r1, .L62
 534 034c 1343     		orrs	r3, r3, r2
 535 034e C1F88830 		str	r3, [r1, #136]
 536              	.L37:
 475:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 476:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 477:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /*-------------------------- LPTIM1 clock source configuration -------------------*/
 478:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 537              		.loc 1 478 21
 538 0352 7B68     		ldr	r3, [r7, #4]
 539 0354 1B68     		ldr	r3, [r3]
 540              		.loc 1 478 45
 541 0356 03F40073 		and	r3, r3, #512
 542              		.loc 1 478 5
 543 035a 002B     		cmp	r3, #0
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 19


 544 035c 0AD0     		beq	.L38
 479:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 480:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
 481:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 545              		.loc 1 481 5
 546 035e 674B     		ldr	r3, .L62
 547 0360 D3F88830 		ldr	r3, [r3, #136]
 548 0364 23F44022 		bic	r2, r3, #786432
 549 0368 7B68     		ldr	r3, [r7, #4]
 550 036a 5B6E     		ldr	r3, [r3, #100]
 551 036c 6349     		ldr	r1, .L62
 552 036e 1343     		orrs	r3, r3, r2
 553 0370 C1F88830 		str	r3, [r1, #136]
 554              	.L38:
 482:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 483:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 484:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /*-------------------------- LPTIM2 clock source configuration -------------------*/
 485:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 555              		.loc 1 485 21
 556 0374 7B68     		ldr	r3, [r7, #4]
 557 0376 1B68     		ldr	r3, [r3]
 558              		.loc 1 485 45
 559 0378 03F48063 		and	r3, r3, #1024
 560              		.loc 1 485 5
 561 037c 002B     		cmp	r3, #0
 562 037e 0AD0     		beq	.L39
 486:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 487:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
 488:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 563              		.loc 1 488 5
 564 0380 5E4B     		ldr	r3, .L62
 565 0382 D3F88830 		ldr	r3, [r3, #136]
 566 0386 23F44012 		bic	r2, r3, #3145728
 567 038a 7B68     		ldr	r3, [r7, #4]
 568 038c 9B6E     		ldr	r3, [r3, #104]
 569 038e 5B49     		ldr	r1, .L62
 570 0390 1343     		orrs	r3, r3, r2
 571 0392 C1F88830 		str	r3, [r1, #136]
 572              	.L39:
 489:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 490:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 491:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /*-------------------------- I2C1 clock source configuration ---------------------*/
 492:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 573              		.loc 1 492 21
 574 0396 7B68     		ldr	r3, [r7, #4]
 575 0398 1B68     		ldr	r3, [r3]
 576              		.loc 1 492 45
 577 039a 03F04003 		and	r3, r3, #64
 578              		.loc 1 492 5
 579 039e 002B     		cmp	r3, #0
 580 03a0 0AD0     		beq	.L40
 493:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 494:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check the parameters */
 495:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
 496:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 497:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the I2C1 clock source */
 498:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 20


 581              		.loc 1 498 5
 582 03a2 564B     		ldr	r3, .L62
 583 03a4 D3F88830 		ldr	r3, [r3, #136]
 584 03a8 23F44052 		bic	r2, r3, #12288
 585 03ac 7B68     		ldr	r3, [r7, #4]
 586 03ae 5B6D     		ldr	r3, [r3, #84]
 587 03b0 5249     		ldr	r1, .L62
 588 03b2 1343     		orrs	r3, r3, r2
 589 03b4 C1F88830 		str	r3, [r1, #136]
 590              	.L40:
 499:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 500:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 501:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(I2C2)
 502:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 503:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /*-------------------------- I2C2 clock source configuration ---------------------*/
 504:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 591              		.loc 1 504 21
 592 03b8 7B68     		ldr	r3, [r7, #4]
 593 03ba 1B68     		ldr	r3, [r3]
 594              		.loc 1 504 45
 595 03bc 03F08003 		and	r3, r3, #128
 596              		.loc 1 504 5
 597 03c0 002B     		cmp	r3, #0
 598 03c2 0AD0     		beq	.L41
 505:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 506:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check the parameters */
 507:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
 508:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 509:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the I2C2 clock source */
 510:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 599              		.loc 1 510 5
 600 03c4 4D4B     		ldr	r3, .L62
 601 03c6 D3F88830 		ldr	r3, [r3, #136]
 602 03ca 23F44042 		bic	r2, r3, #49152
 603 03ce 7B68     		ldr	r3, [r7, #4]
 604 03d0 9B6D     		ldr	r3, [r3, #88]
 605 03d2 4A49     		ldr	r1, .L62
 606 03d4 1343     		orrs	r3, r3, r2
 607 03d6 C1F88830 		str	r3, [r1, #136]
 608              	.L41:
 511:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 512:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 513:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* I2C2 */
 514:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 515:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /*-------------------------- I2C3 clock source configuration ---------------------*/
 516:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 609              		.loc 1 516 21
 610 03da 7B68     		ldr	r3, [r7, #4]
 611 03dc 1B68     		ldr	r3, [r3]
 612              		.loc 1 516 45
 613 03de 03F48073 		and	r3, r3, #256
 614              		.loc 1 516 5
 615 03e2 002B     		cmp	r3, #0
 616 03e4 0AD0     		beq	.L42
 517:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 518:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check the parameters */
 519:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 21


 520:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 521:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the I2C3 clock source */
 522:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 617              		.loc 1 522 5
 618 03e6 454B     		ldr	r3, .L62
 619 03e8 D3F88830 		ldr	r3, [r3, #136]
 620 03ec 23F44032 		bic	r2, r3, #196608
 621 03f0 7B68     		ldr	r3, [r7, #4]
 622 03f2 DB6D     		ldr	r3, [r3, #92]
 623 03f4 4149     		ldr	r1, .L62
 624 03f6 1343     		orrs	r3, r3, r2
 625 03f8 C1F88830 		str	r3, [r1, #136]
 626              	.L42:
 523:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 524:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 525:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(I2C4)
 526:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 527:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /*-------------------------- I2C4 clock source configuration ---------------------*/
 528:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 627              		.loc 1 528 21
 628 03fc 7B68     		ldr	r3, [r7, #4]
 629 03fe 1B68     		ldr	r3, [r3]
 630              		.loc 1 528 45
 631 0400 03F48013 		and	r3, r3, #1048576
 632              		.loc 1 528 5
 633 0404 002B     		cmp	r3, #0
 634 0406 0AD0     		beq	.L43
 529:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 530:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check the parameters */
 531:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));
 532:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 533:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the I2C4 clock source */
 534:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 635              		.loc 1 534 5
 636 0408 3C4B     		ldr	r3, .L62
 637 040a D3F89C30 		ldr	r3, [r3, #156]
 638 040e 23F00302 		bic	r2, r3, #3
 639 0412 7B68     		ldr	r3, [r7, #4]
 640 0414 1B6E     		ldr	r3, [r3, #96]
 641 0416 3949     		ldr	r1, .L62
 642 0418 1343     		orrs	r3, r3, r2
 643 041a C1F89C30 		str	r3, [r1, #156]
 644              	.L43:
 535:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 536:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 537:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* I2C4 */
 538:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 539:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(USB_OTG_FS) || defined(USB)
 540:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 541:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /*-------------------------- USB clock source configuration ----------------------*/
 542:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 645              		.loc 1 542 21
 646 041e 7B68     		ldr	r3, [r7, #4]
 647 0420 1B68     		ldr	r3, [r3]
 648              		.loc 1 542 45
 649 0422 03F40053 		and	r3, r3, #8192
 650              		.loc 1 542 5
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 22


 651 0426 002B     		cmp	r3, #0
 652 0428 28D0     		beq	.L44
 543:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 544:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
 545:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 653              		.loc 1 545 5
 654 042a 344B     		ldr	r3, .L62
 655 042c D3F88830 		ldr	r3, [r3, #136]
 656 0430 23F04062 		bic	r2, r3, #201326592
 657 0434 7B68     		ldr	r3, [r7, #4]
 658 0436 5B6F     		ldr	r3, [r3, #116]
 659 0438 3049     		ldr	r1, .L62
 660 043a 1343     		orrs	r3, r3, r2
 661 043c C1F88830 		str	r3, [r1, #136]
 546:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 547:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 662              		.loc 1 547 21
 663 0440 7B68     		ldr	r3, [r7, #4]
 664 0442 5B6F     		ldr	r3, [r3, #116]
 665              		.loc 1 547 7
 666 0444 B3F1006F 		cmp	r3, #134217728
 667 0448 06D1     		bne	.L45
 548:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 549:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Enable PLL48M1CLK output clock */
 550:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 668              		.loc 1 550 7
 669 044a 2C4B     		ldr	r3, .L62
 670 044c DB68     		ldr	r3, [r3, #12]
 671 044e 2B4A     		ldr	r2, .L62
 672 0450 43F48013 		orr	r3, r3, #1048576
 673 0454 D360     		str	r3, [r2, #12]
 674 0456 11E0     		b	.L44
 675              	.L45:
 551:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 552:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     else
 553:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 554:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI1_SUPPORT)
 555:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 676              		.loc 1 555 23
 677 0458 7B68     		ldr	r3, [r7, #4]
 678 045a 5B6F     		ldr	r3, [r3, #116]
 679              		.loc 1 555 9
 680 045c B3F1806F 		cmp	r3, #67108864
 681 0460 0CD1     		bne	.L44
 556:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 557:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut
 558:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 682              		.loc 1 558 15
 683 0462 7B68     		ldr	r3, [r7, #4]
 684 0464 0433     		adds	r3, r3, #4
 685 0466 0121     		movs	r1, #1
 686 0468 1846     		mov	r0, r3
 687 046a FFF7FEFF 		bl	RCCEx_PLLSAI1_Config
 688 046e 0346     		mov	r3, r0
 689 0470 FB74     		strb	r3, [r7, #19]
 559:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 560:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         if(ret != HAL_OK)
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 23


 690              		.loc 1 560 11
 691 0472 FB7C     		ldrb	r3, [r7, #19]	@ zero_extendqisi2
 692 0474 002B     		cmp	r3, #0
 693 0476 01D0     		beq	.L44
 561:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
 562:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           /* set overall return value */
 563:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           status = ret;
 694              		.loc 1 563 18
 695 0478 FB7C     		ldrb	r3, [r7, #19]
 696 047a BB74     		strb	r3, [r7, #18]
 697              	.L44:
 564:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
 565:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 566:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI1_SUPPORT */
 567:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 568:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 569:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 570:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* USB_OTG_FS || USB */
 571:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 572:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(SDMMC1)
 573:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 574:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /*-------------------------- SDMMC1 clock source configuration -------------------*/
 575:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 698              		.loc 1 575 21
 699 047c 7B68     		ldr	r3, [r7, #4]
 700 047e 1B68     		ldr	r3, [r3]
 701              		.loc 1 575 45
 702 0480 03F40023 		and	r3, r3, #524288
 703              		.loc 1 575 5
 704 0484 002B     		cmp	r3, #0
 705 0486 4DD0     		beq	.L46
 576:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 577:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
 578:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 706              		.loc 1 578 5
 707 0488 7B68     		ldr	r3, [r7, #4]
 708 048a 9B6F     		ldr	r3, [r3, #120]
 709 048c B3F5804F 		cmp	r3, #16384
 710 0490 08D1     		bne	.L47
 711              		.loc 1 578 5 is_stmt 0 discriminator 1
 712 0492 1A4B     		ldr	r3, .L62
 713 0494 D3F89C30 		ldr	r3, [r3, #156]
 714 0498 184A     		ldr	r2, .L62
 715 049a 43F48043 		orr	r3, r3, #16384
 716 049e C2F89C30 		str	r3, [r2, #156]
 717 04a2 12E0     		b	.L48
 718              	.L47:
 719              		.loc 1 578 5 discriminator 2
 720 04a4 154B     		ldr	r3, .L62
 721 04a6 D3F89C30 		ldr	r3, [r3, #156]
 722 04aa 144A     		ldr	r2, .L62
 723 04ac 23F48043 		bic	r3, r3, #16384
 724 04b0 C2F89C30 		str	r3, [r2, #156]
 725 04b4 114B     		ldr	r3, .L62
 726 04b6 D3F88830 		ldr	r3, [r3, #136]
 727 04ba 23F04062 		bic	r2, r3, #201326592
 728 04be 7B68     		ldr	r3, [r7, #4]
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 24


 729 04c0 9B6F     		ldr	r3, [r3, #120]
 730 04c2 0E49     		ldr	r1, .L62
 731 04c4 1343     		orrs	r3, r3, r2
 732 04c6 C1F88830 		str	r3, [r1, #136]
 733              	.L48:
 579:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 580:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 734              		.loc 1 580 21 is_stmt 1
 735 04ca 7B68     		ldr	r3, [r7, #4]
 736 04cc 9B6F     		ldr	r3, [r3, #120]
 737              		.loc 1 580 7
 738 04ce B3F1006F 		cmp	r3, #134217728
 739 04d2 06D1     		bne	.L49
 581:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 582:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Enable PLL48M1CLK output clock */
 583:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 740              		.loc 1 583 7
 741 04d4 094B     		ldr	r3, .L62
 742 04d6 DB68     		ldr	r3, [r3, #12]
 743 04d8 084A     		ldr	r2, .L62
 744 04da 43F48013 		orr	r3, r3, #1048576
 745 04de D360     		str	r3, [r2, #12]
 746 04e0 20E0     		b	.L46
 747              	.L49:
 584:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 585:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR2_SDMMCSEL)
 586:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 748              		.loc 1 586 26
 749 04e2 7B68     		ldr	r3, [r7, #4]
 750 04e4 9B6F     		ldr	r3, [r3, #120]
 751              		.loc 1 586 12
 752 04e6 B3F5804F 		cmp	r3, #16384
 753 04ea 09D1     		bne	.L50
 587:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 588:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Enable PLLSAI3CLK output */
 589:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 754              		.loc 1 589 7
 755 04ec 034B     		ldr	r3, .L62
 756 04ee DB68     		ldr	r3, [r3, #12]
 757 04f0 024A     		ldr	r2, .L62
 758 04f2 43F48033 		orr	r3, r3, #65536
 759 04f6 D360     		str	r3, [r2, #12]
 760 04f8 14E0     		b	.L46
 761              	.L63:
 762 04fa 00BF     		.align	2
 763              	.L62:
 764 04fc 00100240 		.word	1073876992
 765              	.L50:
 590:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 591:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif
 592:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 766              		.loc 1 592 26
 767 0500 7B68     		ldr	r3, [r7, #4]
 768 0502 9B6F     		ldr	r3, [r3, #120]
 769              		.loc 1 592 12
 770 0504 B3F1806F 		cmp	r3, #67108864
 771 0508 0CD1     		bne	.L46
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 25


 593:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 594:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) 
 595:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 772              		.loc 1 595 13
 773 050a 7B68     		ldr	r3, [r7, #4]
 774 050c 0433     		adds	r3, r3, #4
 775 050e 0121     		movs	r1, #1
 776 0510 1846     		mov	r0, r3
 777 0512 FFF7FEFF 		bl	RCCEx_PLLSAI1_Config
 778 0516 0346     		mov	r3, r0
 779 0518 FB74     		strb	r3, [r7, #19]
 596:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 597:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(ret != HAL_OK)
 780              		.loc 1 597 9
 781 051a FB7C     		ldrb	r3, [r7, #19]	@ zero_extendqisi2
 782 051c 002B     		cmp	r3, #0
 783 051e 01D0     		beq	.L46
 598:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 599:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* set overall return value */
 600:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         status = ret;
 784              		.loc 1 600 16
 785 0520 FB7C     		ldrb	r3, [r7, #19]
 786 0522 BB74     		strb	r3, [r7, #18]
 787              	.L46:
 601:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 602:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 603:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     else
 604:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 605:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* nothing to do */
 606:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 607:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 608:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 609:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* SDMMC1 */
 610:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 611:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /*-------------------------- RNG clock source configuration ----------------------*/
 612:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 788              		.loc 1 612 21
 789 0524 7B68     		ldr	r3, [r7, #4]
 790 0526 1B68     		ldr	r3, [r3]
 791              		.loc 1 612 45
 792 0528 03F48023 		and	r3, r3, #262144
 793              		.loc 1 612 5
 794 052c 002B     		cmp	r3, #0
 795 052e 28D0     		beq	.L51
 613:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 614:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
 615:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 796              		.loc 1 615 5
 797 0530 4A4B     		ldr	r3, .L64
 798 0532 D3F88830 		ldr	r3, [r3, #136]
 799 0536 23F04062 		bic	r2, r3, #201326592
 800 053a 7B68     		ldr	r3, [r7, #4]
 801 053c DB6F     		ldr	r3, [r3, #124]
 802 053e 4749     		ldr	r1, .L64
 803 0540 1343     		orrs	r3, r3, r2
 804 0542 C1F88830 		str	r3, [r1, #136]
 616:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 26


 617:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 805              		.loc 1 617 21
 806 0546 7B68     		ldr	r3, [r7, #4]
 807 0548 DB6F     		ldr	r3, [r3, #124]
 808              		.loc 1 617 7
 809 054a B3F1006F 		cmp	r3, #134217728
 810 054e 06D1     		bne	.L52
 618:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 619:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Enable PLL48M1CLK output clock */
 620:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 811              		.loc 1 620 7
 812 0550 424B     		ldr	r3, .L64
 813 0552 DB68     		ldr	r3, [r3, #12]
 814 0554 414A     		ldr	r2, .L64
 815 0556 43F48013 		orr	r3, r3, #1048576
 816 055a D360     		str	r3, [r2, #12]
 817 055c 11E0     		b	.L51
 818              	.L52:
 621:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 622:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI1_SUPPORT)
 623:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 819              		.loc 1 623 26
 820 055e 7B68     		ldr	r3, [r7, #4]
 821 0560 DB6F     		ldr	r3, [r3, #124]
 822              		.loc 1 623 12
 823 0562 B3F1806F 		cmp	r3, #67108864
 824 0566 0CD1     		bne	.L51
 624:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 625:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) 
 626:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 825              		.loc 1 626 13
 826 0568 7B68     		ldr	r3, [r7, #4]
 827 056a 0433     		adds	r3, r3, #4
 828 056c 0121     		movs	r1, #1
 829 056e 1846     		mov	r0, r3
 830 0570 FFF7FEFF 		bl	RCCEx_PLLSAI1_Config
 831 0574 0346     		mov	r3, r0
 832 0576 FB74     		strb	r3, [r7, #19]
 627:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 628:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(ret != HAL_OK)
 833              		.loc 1 628 9
 834 0578 FB7C     		ldrb	r3, [r7, #19]	@ zero_extendqisi2
 835 057a 002B     		cmp	r3, #0
 836 057c 01D0     		beq	.L51
 629:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 630:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* set overall return value */
 631:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         status = ret;
 837              		.loc 1 631 16
 838 057e FB7C     		ldrb	r3, [r7, #19]
 839 0580 BB74     		strb	r3, [r7, #18]
 840              	.L51:
 632:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 633:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 634:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI1_SUPPORT */
 635:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     else
 636:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 637:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* nothing to do */
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 27


 638:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 639:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 640:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 641:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /*-------------------------- ADC clock source configuration ----------------------*/
 642:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if !defined(STM32L412xx) && !defined(STM32L422xx)
 643:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 841              		.loc 1 643 21
 842 0582 7B68     		ldr	r3, [r7, #4]
 843 0584 1B68     		ldr	r3, [r3]
 844              		.loc 1 643 45
 845 0586 03F48043 		and	r3, r3, #16384
 846              		.loc 1 643 5
 847 058a 002B     		cmp	r3, #0
 848 058c 1ED0     		beq	.L53
 644:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 645:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check the parameters */
 646:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));
 647:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 648:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the ADC interface clock source */
 649:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 849              		.loc 1 649 5
 850 058e 334B     		ldr	r3, .L64
 851 0590 D3F88830 		ldr	r3, [r3, #136]
 852 0594 23F04052 		bic	r2, r3, #805306368
 853 0598 7B68     		ldr	r3, [r7, #4]
 854 059a D3F88030 		ldr	r3, [r3, #128]
 855 059e 2F49     		ldr	r1, .L64
 856 05a0 1343     		orrs	r3, r3, r2
 857 05a2 C1F88830 		str	r3, [r1, #136]
 650:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 651:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI1_SUPPORT)
 652:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 858              		.loc 1 652 21
 859 05a6 7B68     		ldr	r3, [r7, #4]
 860 05a8 D3F88030 		ldr	r3, [r3, #128]
 861              		.loc 1 652 7
 862 05ac B3F1805F 		cmp	r3, #268435456
 863 05b0 0CD1     		bne	.L53
 653:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 654:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) 
 655:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 864              		.loc 1 655 13
 865 05b2 7B68     		ldr	r3, [r7, #4]
 866 05b4 0433     		adds	r3, r3, #4
 867 05b6 0221     		movs	r1, #2
 868 05b8 1846     		mov	r0, r3
 869 05ba FFF7FEFF 		bl	RCCEx_PLLSAI1_Config
 870 05be 0346     		mov	r3, r0
 871 05c0 FB74     		strb	r3, [r7, #19]
 656:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 657:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(ret != HAL_OK)
 872              		.loc 1 657 9
 873 05c2 FB7C     		ldrb	r3, [r7, #19]	@ zero_extendqisi2
 874 05c4 002B     		cmp	r3, #0
 875 05c6 01D0     		beq	.L53
 658:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 659:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* set overall return value */
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 28


 660:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         status = ret;
 876              		.loc 1 660 16
 877 05c8 FB7C     		ldrb	r3, [r7, #19]
 878 05ca BB74     		strb	r3, [r7, #18]
 879              	.L53:
 661:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 662:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 663:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI1_SUPPORT */
 664:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 665:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) ||
 666:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 667:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 668:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 669:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) 
 670:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 671:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 672:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(ret != HAL_OK)
 673:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 674:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* set overall return value */
 675:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         status = ret;
 676:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 677:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 678:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 679:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx || STM32L496xx ||
 680:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 681:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 682:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* !STM32L412xx && !STM32L422xx */
 683:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 684:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(SWPMI1)
 685:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 686:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /*-------------------------- SWPMI1 clock source configuration -------------------*/
 687:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 688:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 689:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check the parameters */
 690:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));
 691:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 692:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the SWPMI1 clock source */
 693:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 694:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 695:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 696:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* SWPMI1 */
 697:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 698:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(DFSDM1_Filter0)
 699:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 700:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /*-------------------------- DFSDM1 clock source configuration -------------------*/
 701:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 880              		.loc 1 701 21
 881 05cc 7B68     		ldr	r3, [r7, #4]
 882 05ce 1B68     		ldr	r3, [r3]
 883              		.loc 1 701 45
 884 05d0 03F48033 		and	r3, r3, #65536
 885              		.loc 1 701 5
 886 05d4 002B     		cmp	r3, #0
 887 05d6 0BD0     		beq	.L54
 702:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 703:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check the parameters */
 704:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 29


 705:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 706:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the DFSDM1 interface clock source */
 707:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 888              		.loc 1 707 5
 889 05d8 204B     		ldr	r3, .L64
 890 05da D3F89C30 		ldr	r3, [r3, #156]
 891 05de 23F00402 		bic	r2, r3, #4
 892 05e2 7B68     		ldr	r3, [r7, #4]
 893 05e4 D3F88430 		ldr	r3, [r3, #132]
 894 05e8 1C49     		ldr	r1, .L64
 895 05ea 1343     		orrs	r3, r3, r2
 896 05ec C1F89C30 		str	r3, [r1, #156]
 897              	.L54:
 708:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 709:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 710:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) ||
 711:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /*-------------------------- DFSDM1 audio clock source configuration -------------*/
 712:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUD
 898              		.loc 1 712 21
 899 05f0 7B68     		ldr	r3, [r7, #4]
 900 05f2 1B68     		ldr	r3, [r3]
 901              		.loc 1 712 45
 902 05f4 03F40013 		and	r3, r3, #2097152
 903              		.loc 1 712 5
 904 05f8 002B     		cmp	r3, #0
 905 05fa 0BD0     		beq	.L55
 713:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 714:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check the parameters */
 715:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));
 716:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 717:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the DFSDM1 interface audio clock source */
 718:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 906              		.loc 1 718 5
 907 05fc 174B     		ldr	r3, .L64
 908 05fe D3F89C30 		ldr	r3, [r3, #156]
 909 0602 23F01802 		bic	r2, r3, #24
 910 0606 7B68     		ldr	r3, [r7, #4]
 911 0608 D3F88830 		ldr	r3, [r3, #136]
 912 060c 1349     		ldr	r1, .L64
 913 060e 1343     		orrs	r3, r3, r2
 914 0610 C1F89C30 		str	r3, [r1, #156]
 915              	.L55:
 719:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 720:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 721:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx ||
 722:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 723:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* DFSDM1_Filter0 */
 724:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 725:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(LTDC)
 726:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 727:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /*-------------------------- LTDC clock source configuration --------------------*/
 728:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 729:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 730:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check the parameters */
 731:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_LTDCCLKSOURCE(PeriphClkInit->LtdcClockSelection));
 732:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 733:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Disable the PLLSAI2 */
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 30


 734:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_PLLSAI2_DISABLE();
 735:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 736:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Get Start Tick*/
 737:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     tickstart = HAL_GetTick();
 738:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 739:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Wait till PLLSAI2 is ready */
 740:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 741:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 742:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 743:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 744:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         ret = HAL_TIMEOUT;
 745:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         break;
 746:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 747:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 748:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 749:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(ret == HAL_OK)
 750:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 751:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Configure the LTDC clock source */
 752:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       __HAL_RCC_LTDC_CONFIG(PeriphClkInit->LtdcClockSelection);
 753:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 754:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) 
 755:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 756:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 757:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 758:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(ret != HAL_OK)
 759:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 760:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* set overall return value */
 761:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       status = ret;
 762:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 763:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 764:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 765:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* LTDC */
 766:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 767:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(DSI)
 768:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 769:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /*-------------------------- DSI clock source configuration ---------------------*/
 770:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DSI) == RCC_PERIPHCLK_DSI)
 771:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 772:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check the parameters */
 773:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_DSICLKSOURCE(PeriphClkInit->DsiClockSelection));
 774:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 775:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the DSI clock source */
 776:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_DSI_CONFIG(PeriphClkInit->DsiClockSelection);
 777:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 778:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(PeriphClkInit->DsiClockSelection == RCC_DSICLKSOURCE_PLLSAI2)
 779:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 780:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* PLLSAI2 input clock, parameters M, N & Q configuration and clock output (PLLSAI2ClockOut) 
 781:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_Q_UPDATE);
 782:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 783:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(ret != HAL_OK)
 784:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 785:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* set overall return value */
 786:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         status = ret;
 787:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 788:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 789:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 790:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 31


 791:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* DSI */
 792:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 793:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(OCTOSPI1) || defined(OCTOSPI2)
 794:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 795:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /*-------------------------- OctoSPIx clock source configuration ----------------*/
 796:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 916              		.loc 1 796 21
 917 0614 7B68     		ldr	r3, [r7, #4]
 918 0616 1B68     		ldr	r3, [r3]
 919              		.loc 1 796 45
 920 0618 03F08073 		and	r3, r3, #16777216
 921              		.loc 1 796 5
 922 061c 002B     		cmp	r3, #0
 923 061e 17D0     		beq	.L56
 797:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 798:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check the parameters */
 799:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));
 800:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 801:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the OctoSPI clock source */
 802:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 924              		.loc 1 802 5
 925 0620 0E4B     		ldr	r3, .L64
 926 0622 D3F89C30 		ldr	r3, [r3, #156]
 927 0626 23F44012 		bic	r2, r3, #3145728
 928 062a 7B68     		ldr	r3, [r7, #4]
 929 062c D3F88C30 		ldr	r3, [r3, #140]
 930 0630 0A49     		ldr	r1, .L64
 931 0632 1343     		orrs	r3, r3, r2
 932 0634 C1F89C30 		str	r3, [r1, #156]
 803:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 804:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 933              		.loc 1 804 21
 934 0638 7B68     		ldr	r3, [r7, #4]
 935 063a D3F88C30 		ldr	r3, [r3, #140]
 936              		.loc 1 804 7
 937 063e B3F5001F 		cmp	r3, #2097152
 938 0642 05D1     		bne	.L56
 805:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 806:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Enable PLL48M1CLK output */
 807:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 939              		.loc 1 807 7
 940 0644 054B     		ldr	r3, .L64
 941 0646 DB68     		ldr	r3, [r3, #12]
 942 0648 044A     		ldr	r2, .L64
 943 064a 43F48013 		orr	r3, r3, #1048576
 944 064e D360     		str	r3, [r2, #12]
 945              	.L56:
 808:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 809:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 810:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 811:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* OCTOSPI1 || OCTOSPI2 */
 812:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 813:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   return status;
 946              		.loc 1 813 10
 947 0650 BB7C     		ldrb	r3, [r7, #18]	@ zero_extendqisi2
 814:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
 948              		.loc 1 814 1
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 32


 949 0652 1846     		mov	r0, r3
 950 0654 1837     		adds	r7, r7, #24
 951              		.cfi_def_cfa_offset 8
 952 0656 BD46     		mov	sp, r7
 953              		.cfi_def_cfa_register 13
 954              		@ sp needed
 955 0658 80BD     		pop	{r7, pc}
 956              	.L65:
 957 065a 00BF     		.align	2
 958              	.L64:
 959 065c 00100240 		.word	1073876992
 960              		.cfi_endproc
 961              	.LFE132:
 963              		.section	.text.HAL_RCCEx_GetPeriphCLKConfig,"ax",%progbits
 964              		.align	1
 965              		.global	HAL_RCCEx_GetPeriphCLKConfig
 966              		.syntax unified
 967              		.thumb
 968              		.thumb_func
 970              	HAL_RCCEx_GetPeriphCLKConfig:
 971              	.LFB133:
 815:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 816:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
 817:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  Get the RCC_ClkInitStruct according to the internal RCC configuration registers.
 818:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @param  PeriphClkInit  pointer to an RCC_PeriphCLKInitTypeDef structure that
 819:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *         returns the configuration information for the Extended Peripherals
 820:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *         clocks(SAI1, SAI2, LPTIM1, LPTIM2, I2C1, I2C2, I2C3, I2C4, LPUART1,
 821:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *         USART1, USART2, USART3, UART4, UART5, RTC, ADCx, DFSDMx, SWPMI1, USB, SDMMC1 and RNG).
 822:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval None
 823:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
 824:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** void HAL_RCCEx_GetPeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
 825:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
 972              		.loc 1 825 1
 973              		.cfi_startproc
 974              		@ args = 0, pretend = 0, frame = 8
 975              		@ frame_needed = 1, uses_anonymous_args = 0
 976              		@ link register save eliminated.
 977 0000 80B4     		push	{r7}
 978              		.cfi_def_cfa_offset 4
 979              		.cfi_offset 7, -4
 980 0002 83B0     		sub	sp, sp, #12
 981              		.cfi_def_cfa_offset 16
 982 0004 00AF     		add	r7, sp, #0
 983              		.cfi_def_cfa_register 7
 984 0006 7860     		str	r0, [r7, #4]
 826:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Set all possible values for the extended clock type parameter------------*/
 827:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 828:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(STM32L412xx) || defined(STM32L422xx)
 829:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 830:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_USART1  | RCC_PERIPHCLK_USART2 | RCC_PERIPHCL
 831:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_LPUART1 | RCC_PERIPHCLK_I2C1   | RCC_PERIPHCL
 832:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_LPTIM1  | RCC_PERIPHCLK_LPTIM2 |             
 833:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                                                 RCC_PERIPHCLK_RNG    |             
 834:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_RTC ;
 835:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 836:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #elif defined(STM32L431xx)
 837:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 33


 838:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_USART1  | RCC_PERIPHCLK_USART2 | RCC_PERIPHCL
 839:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_LPUART1 | RCC_PERIPHCLK_I2C1   | RCC_PERIPHCL
 840:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_LPTIM1  | RCC_PERIPHCLK_LPTIM2 | RCC_PERIPHCL
 841:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_SDMMC1  | RCC_PERIPHCLK_RNG    | RCC_PERIPHCL
 842:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_RTC ;
 843:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 844:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #elif defined(STM32L432xx) || defined(STM32L442xx)
 845:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 846:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_USART1  | RCC_PERIPHCLK_USART2 |             
 847:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_LPUART1 | RCC_PERIPHCLK_I2C1   |             
 848:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_LPTIM1  | RCC_PERIPHCLK_LPTIM2 | RCC_PERIPHCL
 849:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                                                 RCC_PERIPHCLK_RNG    | RCC_PERIPHCL
 850:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_RTC ;
 851:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 852:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #elif defined(STM32L433xx) || defined(STM32L443xx)
 853:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 854:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_USART1  | RCC_PERIPHCLK_USART2 | RCC_PERIPHCL
 855:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_LPUART1 | RCC_PERIPHCLK_I2C1   | RCC_PERIPHCL
 856:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_LPTIM1  | RCC_PERIPHCLK_LPTIM2 | RCC_PERIPHCL
 857:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_SDMMC1  | RCC_PERIPHCLK_RNG    | RCC_PERIPHCL
 858:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_RTC ;
 859:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 860:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #elif defined(STM32L451xx)
 861:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 862:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_USART1  | RCC_PERIPHCLK_USART2 | RCC_PERIPHCL
 863:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_LPUART1 | RCC_PERIPHCLK_I2C1   | RCC_PERIPHCL
 864:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_LPTIM1  | RCC_PERIPHCLK_LPTIM2 | RCC_PERIPHCL
 865:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_SDMMC1  | RCC_PERIPHCLK_RNG    | RCC_PERIPHCL
 866:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_RTC ;
 867:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 868:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #elif defined(STM32L452xx) || defined(STM32L462xx)
 869:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 870:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_USART1  | RCC_PERIPHCLK_USART2 | RCC_PERIPHCL
 871:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_LPUART1 | RCC_PERIPHCLK_I2C1   | RCC_PERIPHCL
 872:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_LPTIM1  | RCC_PERIPHCLK_LPTIM2 | RCC_PERIPHCL
 873:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_SDMMC1  | RCC_PERIPHCLK_RNG    | RCC_PERIPHCL
 874:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_RTC ;
 875:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 876:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #elif defined(STM32L471xx)
 877:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 878:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_USART1  | RCC_PERIPHCLK_USART2 | RCC_PERIPHCL
 879:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_LPUART1 | RCC_PERIPHCLK_I2C1   | RCC_PERIPHCL
 880:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_LPTIM1  | RCC_PERIPHCLK_LPTIM2 | RCC_PERIPHCL
 881:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_SDMMC1  | RCC_PERIPHCLK_RNG    | RCC_PERIPHCL
 882:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_RTC ;
 883:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 884:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #elif defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)
 885:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 886:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_USART1  | RCC_PERIPHCLK_USART2 | RCC_PERIPHCL
 887:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_LPUART1 | RCC_PERIPHCLK_I2C1   | RCC_PERIPHCL
 888:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_LPTIM1  | RCC_PERIPHCLK_LPTIM2 | RCC_PERIPHCL
 889:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_SDMMC1  | RCC_PERIPHCLK_RNG    | RCC_PERIPHCL
 890:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_RTC ;
 891:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 892:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #elif defined(STM32L496xx) || defined(STM32L4A6xx)
 893:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 894:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_USART1  | RCC_PERIPHCLK_USART2 | RCC_PERIPHCL
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 34


 895:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_LPUART1 | RCC_PERIPHCLK_I2C1   | RCC_PERIPHCL
 896:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_LPTIM1  | RCC_PERIPHCLK_LPTIM2 | RCC_PERIPHCL
 897:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_SDMMC1  | RCC_PERIPHCLK_RNG    | RCC_PERIPHCL
 898:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_RTC ;
 899:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 900:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #elif defined(STM32L4R5xx) || defined(STM32L4S5xx)
 901:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 902:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_USART1  | RCC_PERIPHCLK_USART2 | RCC_PERIPHCL
 985              		.loc 1 902 39
 986 0008 7B68     		ldr	r3, [r7, #4]
 987 000a 874A     		ldr	r2, .L69
 988 000c 1A60     		str	r2, [r3]
 903:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_LPUART1 | RCC_PERIPHCLK_I2C1   | RCC_PERIPHCL
 904:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_LPTIM1  | RCC_PERIPHCLK_LPTIM2 | RCC_PERIPHCL
 905:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_SDMMC1  | RCC_PERIPHCLK_RNG    | RCC_PERIPHCL
 906:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_DFSDM1AUDIO | RCC_PERIPHCLK_RTC | RCC_PERIPHC
 907:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 908:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #elif defined(STM32L4R7xx) || defined(STM32L4S7xx) || defined(STM32L4Q5xx)
 909:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 910:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_USART1  | RCC_PERIPHCLK_USART2 | RCC_PERIPHCL
 911:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_LPUART1 | RCC_PERIPHCLK_I2C1   | RCC_PERIPHCL
 912:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_LPTIM1  | RCC_PERIPHCLK_LPTIM2 | RCC_PERIPHCL
 913:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_SDMMC1  | RCC_PERIPHCLK_RNG    | RCC_PERIPHCL
 914:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_DFSDM1AUDIO | RCC_PERIPHCLK_RTC | RCC_PERIPHC
 915:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 916:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #elif defined(STM32L4R9xx) || defined(STM32L4S9xx)
 917:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 918:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_USART1  | RCC_PERIPHCLK_USART2 | RCC_PERIPHCL
 919:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_LPUART1 | RCC_PERIPHCLK_I2C1   | RCC_PERIPHCL
 920:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_LPTIM1  | RCC_PERIPHCLK_LPTIM2 | RCC_PERIPHCL
 921:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_SDMMC1  | RCC_PERIPHCLK_RNG    | RCC_PERIPHCL
 922:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_DFSDM1AUDIO | RCC_PERIPHCLK_RTC | RCC_PERIPHC
 923:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 924:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* STM32L431xx */
 925:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 926:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI1_SUPPORT)
 927:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 928:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the PLLSAI1 Clock configuration -----------------------------------------------*/
 929:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 930:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->PLLSAI1.PLLSAI1Source = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC) >> RCC_PLLCFGR_
 989              		.loc 1 930 42
 990 000e 874B     		ldr	r3, .L69+4
 991 0010 DB68     		ldr	r3, [r3, #12]
 992              		.loc 1 930 85
 993 0012 03F00302 		and	r2, r3, #3
 994              		.loc 1 930 40
 995 0016 7B68     		ldr	r3, [r7, #4]
 996 0018 5A60     		str	r2, [r3, #4]
 931:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
 932:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->PLLSAI1.PLLSAI1M = (READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PL
 997              		.loc 1 932 38
 998 001a 844B     		ldr	r3, .L69+4
 999 001c 1B69     		ldr	r3, [r3, #16]
 1000              		.loc 1 932 91
 1001 001e 1B09     		lsrs	r3, r3, #4
 1002 0020 03F00F03 		and	r3, r3, #15
 1003              		.loc 1 932 124
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 35


 1004 0024 5A1C     		adds	r2, r3, #1
 1005              		.loc 1 932 35
 1006 0026 7B68     		ldr	r3, [r7, #4]
 1007 0028 9A60     		str	r2, [r3, #8]
 933:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #else
 934:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->PLLSAI1.PLLSAI1M = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_P
 935:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
 936:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->PLLSAI1.PLLSAI1N = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLL
 1008              		.loc 1 936 37
 1009 002a 804B     		ldr	r3, .L69+4
 1010 002c 1B69     		ldr	r3, [r3, #16]
 1011              		.loc 1 936 90
 1012 002e 1B0A     		lsrs	r3, r3, #8
 1013 0030 03F07F02 		and	r2, r3, #127
 1014              		.loc 1 936 35
 1015 0034 7B68     		ldr	r3, [r7, #4]
 1016 0036 DA60     		str	r2, [r3, #12]
 937:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->PLLSAI1.PLLSAI1P = ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1P) >> RCC_P
 1017              		.loc 1 937 39
 1018 0038 7C4B     		ldr	r3, .L69+4
 1019 003a 1B69     		ldr	r3, [r3, #16]
 1020              		.loc 1 937 92
 1021 003c 5B0C     		lsrs	r3, r3, #17
 1022              		.loc 1 937 125
 1023 003e 1B01     		lsls	r3, r3, #4
 1024 0040 03F01003 		and	r3, r3, #16
 1025              		.loc 1 937 132
 1026 0044 DA1D     		adds	r2, r3, #7
 1027              		.loc 1 937 35
 1028 0046 7B68     		ldr	r3, [r7, #4]
 1029 0048 1A61     		str	r2, [r3, #16]
 938:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->PLLSAI1.PLLSAI1Q = ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_P
 1030              		.loc 1 938 39
 1031 004a 784B     		ldr	r3, .L69+4
 1032 004c 1B69     		ldr	r3, [r3, #16]
 1033              		.loc 1 938 92
 1034 004e 5B0D     		lsrs	r3, r3, #21
 1035 0050 03F00303 		and	r3, r3, #3
 1036              		.loc 1 938 125
 1037 0054 0133     		adds	r3, r3, #1
 1038              		.loc 1 938 131
 1039 0056 5A00     		lsls	r2, r3, #1
 1040              		.loc 1 938 35
 1041 0058 7B68     		ldr	r3, [r7, #4]
 1042 005a 5A61     		str	r2, [r3, #20]
 939:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->PLLSAI1.PLLSAI1R = ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1R) >> RCC_P
 1043              		.loc 1 939 39
 1044 005c 734B     		ldr	r3, .L69+4
 1045 005e 1B69     		ldr	r3, [r3, #16]
 1046              		.loc 1 939 92
 1047 0060 5B0E     		lsrs	r3, r3, #25
 1048 0062 03F00303 		and	r3, r3, #3
 1049              		.loc 1 939 125
 1050 0066 0133     		adds	r3, r3, #1
 1051              		.loc 1 939 131
 1052 0068 5A00     		lsls	r2, r3, #1
 1053              		.loc 1 939 35
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 36


 1054 006a 7B68     		ldr	r3, [r7, #4]
 1055 006c 9A61     		str	r2, [r3, #24]
 940:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 941:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI1_SUPPORT */
 942:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 943:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI2_SUPPORT)
 944:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 945:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the PLLSAI2 Clock configuration -----------------------------------------------*/
 946:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 947:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->PLLSAI2.PLLSAI2Source = PeriphClkInit->PLLSAI1.PLLSAI1Source;
 1056              		.loc 1 947 64
 1057 006e 7B68     		ldr	r3, [r7, #4]
 1058 0070 5A68     		ldr	r2, [r3, #4]
 1059              		.loc 1 947 40
 1060 0072 7B68     		ldr	r3, [r7, #4]
 1061 0074 1A62     		str	r2, [r3, #32]
 948:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
 949:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->PLLSAI2.PLLSAI2M = (READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2M) >> RCC_PL
 1062              		.loc 1 949 38
 1063 0076 6D4B     		ldr	r3, .L69+4
 1064 0078 5B69     		ldr	r3, [r3, #20]
 1065              		.loc 1 949 91
 1066 007a 1B09     		lsrs	r3, r3, #4
 1067 007c 03F00F03 		and	r3, r3, #15
 1068              		.loc 1 949 124
 1069 0080 5A1C     		adds	r2, r3, #1
 1070              		.loc 1 949 35
 1071 0082 7B68     		ldr	r3, [r7, #4]
 1072 0084 5A62     		str	r2, [r3, #36]
 950:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #else
 951:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->PLLSAI2.PLLSAI2M = PeriphClkInit->PLLSAI1.PLLSAI1M;
 952:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
 953:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->PLLSAI2.PLLSAI2N = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLL
 1073              		.loc 1 953 37
 1074 0086 694B     		ldr	r3, .L69+4
 1075 0088 5B69     		ldr	r3, [r3, #20]
 1076              		.loc 1 953 90
 1077 008a 1B0A     		lsrs	r3, r3, #8
 1078 008c 03F07F02 		and	r2, r3, #127
 1079              		.loc 1 953 35
 1080 0090 7B68     		ldr	r3, [r7, #4]
 1081 0092 9A62     		str	r2, [r3, #40]
 954:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->PLLSAI2.PLLSAI2P = ((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2P) >> RCC_P
 1082              		.loc 1 954 39
 1083 0094 654B     		ldr	r3, .L69+4
 1084 0096 5B69     		ldr	r3, [r3, #20]
 1085              		.loc 1 954 92
 1086 0098 5B0C     		lsrs	r3, r3, #17
 1087              		.loc 1 954 125
 1088 009a 1B01     		lsls	r3, r3, #4
 1089 009c 03F01003 		and	r3, r3, #16
 1090              		.loc 1 954 132
 1091 00a0 DA1D     		adds	r2, r3, #7
 1092              		.loc 1 954 35
 1093 00a2 7B68     		ldr	r3, [r7, #4]
 1094 00a4 DA62     		str	r2, [r3, #44]
 955:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 37


 956:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->PLLSAI2.PLLSAI2Q = ((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2Q) >> RCC_P
 1095              		.loc 1 956 39
 1096 00a6 614B     		ldr	r3, .L69+4
 1097 00a8 5B69     		ldr	r3, [r3, #20]
 1098              		.loc 1 956 92
 1099 00aa 5B0D     		lsrs	r3, r3, #21
 1100 00ac 03F00303 		and	r3, r3, #3
 1101              		.loc 1 956 125
 1102 00b0 0133     		adds	r3, r3, #1
 1103              		.loc 1 956 131
 1104 00b2 5A00     		lsls	r2, r3, #1
 1105              		.loc 1 956 35
 1106 00b4 7B68     		ldr	r3, [r7, #4]
 1107 00b6 1A63     		str	r2, [r3, #48]
 957:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI2Q_DIV_SUPPORT */
 958:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->PLLSAI2.PLLSAI2R = ((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2R)>> RCC_PL
 1108              		.loc 1 958 39
 1109 00b8 5C4B     		ldr	r3, .L69+4
 1110 00ba 5B69     		ldr	r3, [r3, #20]
 1111              		.loc 1 958 91
 1112 00bc 5B0E     		lsrs	r3, r3, #25
 1113 00be 03F00303 		and	r3, r3, #3
 1114              		.loc 1 958 124
 1115 00c2 0133     		adds	r3, r3, #1
 1116              		.loc 1 958 130
 1117 00c4 5A00     		lsls	r2, r3, #1
 1118              		.loc 1 958 35
 1119 00c6 7B68     		ldr	r3, [r7, #4]
 1120 00c8 5A63     		str	r2, [r3, #52]
 959:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 960:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI2_SUPPORT */
 961:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 962:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the USART1 clock source ---------------------------------------------*/
 963:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->Usart1ClockSelection  = __HAL_RCC_GET_USART1_SOURCE();
 1121              		.loc 1 963 42
 1122 00ca 584B     		ldr	r3, .L69+4
 1123 00cc D3F88830 		ldr	r3, [r3, #136]
 1124 00d0 03F00302 		and	r2, r3, #3
 1125              		.loc 1 963 40
 1126 00d4 7B68     		ldr	r3, [r7, #4]
 1127 00d6 DA63     		str	r2, [r3, #60]
 964:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the USART2 clock source ---------------------------------------------*/
 965:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->Usart2ClockSelection  = __HAL_RCC_GET_USART2_SOURCE();
 1128              		.loc 1 965 42
 1129 00d8 544B     		ldr	r3, .L69+4
 1130 00da D3F88830 		ldr	r3, [r3, #136]
 1131 00de 03F00C02 		and	r2, r3, #12
 1132              		.loc 1 965 40
 1133 00e2 7B68     		ldr	r3, [r7, #4]
 1134 00e4 1A64     		str	r2, [r3, #64]
 966:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 967:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(USART3)
 968:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the USART3 clock source ---------------------------------------------*/
 969:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->Usart3ClockSelection  = __HAL_RCC_GET_USART3_SOURCE();
 1135              		.loc 1 969 42
 1136 00e6 514B     		ldr	r3, .L69+4
 1137 00e8 D3F88830 		ldr	r3, [r3, #136]
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 38


 1138 00ec 03F03002 		and	r2, r3, #48
 1139              		.loc 1 969 40
 1140 00f0 7B68     		ldr	r3, [r7, #4]
 1141 00f2 5A64     		str	r2, [r3, #68]
 970:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* USART3 */
 971:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 972:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(UART4)
 973:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the UART4 clock source ----------------------------------------------*/
 974:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->Uart4ClockSelection   = __HAL_RCC_GET_UART4_SOURCE();
 1142              		.loc 1 974 42
 1143 00f4 4D4B     		ldr	r3, .L69+4
 1144 00f6 D3F88830 		ldr	r3, [r3, #136]
 1145 00fa 03F0C002 		and	r2, r3, #192
 1146              		.loc 1 974 40
 1147 00fe 7B68     		ldr	r3, [r7, #4]
 1148 0100 9A64     		str	r2, [r3, #72]
 975:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* UART4 */
 976:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 977:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(UART5)
 978:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the UART5 clock source ----------------------------------------------*/
 979:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->Uart5ClockSelection   = __HAL_RCC_GET_UART5_SOURCE();
 1149              		.loc 1 979 42
 1150 0102 4A4B     		ldr	r3, .L69+4
 1151 0104 D3F88830 		ldr	r3, [r3, #136]
 1152 0108 03F44072 		and	r2, r3, #768
 1153              		.loc 1 979 40
 1154 010c 7B68     		ldr	r3, [r7, #4]
 1155 010e DA64     		str	r2, [r3, #76]
 980:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* UART5 */
 981:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 982:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the LPUART1 clock source --------------------------------------------*/
 983:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->Lpuart1ClockSelection = __HAL_RCC_GET_LPUART1_SOURCE();
 1156              		.loc 1 983 42
 1157 0110 464B     		ldr	r3, .L69+4
 1158 0112 D3F88830 		ldr	r3, [r3, #136]
 1159 0116 03F44062 		and	r2, r3, #3072
 1160              		.loc 1 983 40
 1161 011a 7B68     		ldr	r3, [r7, #4]
 1162 011c 1A65     		str	r2, [r3, #80]
 984:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 985:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the I2C1 clock source -----------------------------------------------*/
 986:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->I2c1ClockSelection    = __HAL_RCC_GET_I2C1_SOURCE();
 1163              		.loc 1 986 42
 1164 011e 434B     		ldr	r3, .L69+4
 1165 0120 D3F88830 		ldr	r3, [r3, #136]
 1166 0124 03F44052 		and	r2, r3, #12288
 1167              		.loc 1 986 40
 1168 0128 7B68     		ldr	r3, [r7, #4]
 1169 012a 5A65     		str	r2, [r3, #84]
 987:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 988:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(I2C2)
 989:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****    /* Get the I2C2 clock source ----------------------------------------------*/
 990:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->I2c2ClockSelection    = __HAL_RCC_GET_I2C2_SOURCE();
 1170              		.loc 1 990 42
 1171 012c 3F4B     		ldr	r3, .L69+4
 1172 012e D3F88830 		ldr	r3, [r3, #136]
 1173 0132 03F44042 		and	r2, r3, #49152
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 39


 1174              		.loc 1 990 40
 1175 0136 7B68     		ldr	r3, [r7, #4]
 1176 0138 9A65     		str	r2, [r3, #88]
 991:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* I2C2 */
 992:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 993:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the I2C3 clock source -----------------------------------------------*/
 994:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->I2c3ClockSelection    = __HAL_RCC_GET_I2C3_SOURCE();
 1177              		.loc 1 994 42
 1178 013a 3C4B     		ldr	r3, .L69+4
 1179 013c D3F88830 		ldr	r3, [r3, #136]
 1180 0140 03F44032 		and	r2, r3, #196608
 1181              		.loc 1 994 40
 1182 0144 7B68     		ldr	r3, [r7, #4]
 1183 0146 DA65     		str	r2, [r3, #92]
 995:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 996:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(I2C4)
 997:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the I2C4 clock source -----------------------------------------------*/
 998:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->I2c4ClockSelection    = __HAL_RCC_GET_I2C4_SOURCE();
 1184              		.loc 1 998 42
 1185 0148 384B     		ldr	r3, .L69+4
 1186 014a D3F89C30 		ldr	r3, [r3, #156]
 1187 014e 03F00302 		and	r2, r3, #3
 1188              		.loc 1 998 40
 1189 0152 7B68     		ldr	r3, [r7, #4]
 1190 0154 1A66     		str	r2, [r3, #96]
 999:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* I2C4 */
1000:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1001:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the LPTIM1 clock source ---------------------------------------------*/
1002:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->Lptim1ClockSelection  = __HAL_RCC_GET_LPTIM1_SOURCE();
 1191              		.loc 1 1002 42
 1192 0156 354B     		ldr	r3, .L69+4
 1193 0158 D3F88830 		ldr	r3, [r3, #136]
 1194 015c 03F44022 		and	r2, r3, #786432
 1195              		.loc 1 1002 40
 1196 0160 7B68     		ldr	r3, [r7, #4]
 1197 0162 5A66     		str	r2, [r3, #100]
1003:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1004:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the LPTIM2 clock source ---------------------------------------------*/
1005:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->Lptim2ClockSelection  = __HAL_RCC_GET_LPTIM2_SOURCE();
 1198              		.loc 1 1005 42
 1199 0164 314B     		ldr	r3, .L69+4
 1200 0166 D3F88830 		ldr	r3, [r3, #136]
 1201 016a 03F44012 		and	r2, r3, #3145728
 1202              		.loc 1 1005 40
 1203 016e 7B68     		ldr	r3, [r7, #4]
 1204 0170 9A66     		str	r2, [r3, #104]
1006:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1007:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(SAI1)
1008:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the SAI1 clock source -----------------------------------------------*/
1009:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->Sai1ClockSelection    = __HAL_RCC_GET_SAI1_SOURCE();
 1205              		.loc 1 1009 42
 1206 0172 2E4B     		ldr	r3, .L69+4
 1207 0174 D3F89C30 		ldr	r3, [r3, #156]
 1208 0178 03F0E002 		and	r2, r3, #224
 1209              		.loc 1 1009 40
 1210 017c 7B68     		ldr	r3, [r7, #4]
 1211 017e DA66     		str	r2, [r3, #108]
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 40


1010:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* SAI1 */
1011:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1012:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(SAI2)
1013:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the SAI2 clock source -----------------------------------------------*/
1014:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->Sai2ClockSelection    = __HAL_RCC_GET_SAI2_SOURCE();
 1212              		.loc 1 1014 42
 1213 0180 2A4B     		ldr	r3, .L69+4
 1214 0182 D3F89C30 		ldr	r3, [r3, #156]
 1215 0186 03F4E062 		and	r2, r3, #1792
 1216              		.loc 1 1014 40
 1217 018a 7B68     		ldr	r3, [r7, #4]
 1218 018c 1A67     		str	r2, [r3, #112]
1015:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* SAI2 */
1016:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1017:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the RTC clock source ------------------------------------------------*/
1018:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->RTCClockSelection     = __HAL_RCC_GET_RTC_SOURCE();
 1219              		.loc 1 1018 42
 1220 018e 274B     		ldr	r3, .L69+4
 1221 0190 D3F89030 		ldr	r3, [r3, #144]
 1222 0194 03F44072 		and	r2, r3, #768
 1223              		.loc 1 1018 40
 1224 0198 7B68     		ldr	r3, [r7, #4]
 1225 019a C3F89020 		str	r2, [r3, #144]
1019:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1020:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(USB_OTG_FS) || defined(USB)
1021:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the USB clock source ------------------------------------------------*/
1022:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->UsbClockSelection   = __HAL_RCC_GET_USB_SOURCE();
 1226              		.loc 1 1022 40
 1227 019e 234B     		ldr	r3, .L69+4
 1228 01a0 D3F88830 		ldr	r3, [r3, #136]
 1229 01a4 03F04062 		and	r2, r3, #201326592
 1230              		.loc 1 1022 38
 1231 01a8 7B68     		ldr	r3, [r7, #4]
 1232 01aa 5A67     		str	r2, [r3, #116]
1023:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* USB_OTG_FS || USB */
1024:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1025:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(SDMMC1)
1026:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the SDMMC1 clock source ---------------------------------------------*/
1027:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->Sdmmc1ClockSelection   = __HAL_RCC_GET_SDMMC1_SOURCE();
 1233              		.loc 1 1027 43
 1234 01ac 1F4B     		ldr	r3, .L69+4
 1235 01ae D3F89C30 		ldr	r3, [r3, #156]
 1236 01b2 03F48043 		and	r3, r3, #16384
 1237 01b6 002B     		cmp	r3, #0
 1238 01b8 05D1     		bne	.L67
 1239              		.loc 1 1027 43 is_stmt 0 discriminator 1
 1240 01ba 1C4B     		ldr	r3, .L69+4
 1241 01bc D3F88830 		ldr	r3, [r3, #136]
 1242 01c0 03F04063 		and	r3, r3, #201326592
 1243 01c4 01E0     		b	.L68
 1244              	.L67:
 1245              		.loc 1 1027 43 discriminator 2
 1246 01c6 4FF48043 		mov	r3, #16384
 1247              	.L68:
 1248              		.loc 1 1027 41 is_stmt 1 discriminator 4
 1249 01ca 7A68     		ldr	r2, [r7, #4]
 1250 01cc 9367     		str	r3, [r2, #120]
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 41


1028:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* SDMMC1 */
1029:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1030:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the RNG clock source ------------------------------------------------*/
1031:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->RngClockSelection   = __HAL_RCC_GET_RNG_SOURCE();
 1251              		.loc 1 1031 40 discriminator 4
 1252 01ce 174B     		ldr	r3, .L69+4
 1253 01d0 D3F88830 		ldr	r3, [r3, #136]
 1254 01d4 03F04062 		and	r2, r3, #201326592
 1255              		.loc 1 1031 38 discriminator 4
 1256 01d8 7B68     		ldr	r3, [r7, #4]
 1257 01da DA67     		str	r2, [r3, #124]
1032:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1033:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if !defined(STM32L412xx) && !defined(STM32L422xx)
1034:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the ADC clock source ------------------------------------------------*/
1035:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->AdcClockSelection     = __HAL_RCC_GET_ADC_SOURCE();
 1258              		.loc 1 1035 42 discriminator 4
 1259 01dc 134B     		ldr	r3, .L69+4
 1260 01de D3F88830 		ldr	r3, [r3, #136]
 1261 01e2 03F04052 		and	r2, r3, #805306368
 1262              		.loc 1 1035 40 discriminator 4
 1263 01e6 7B68     		ldr	r3, [r7, #4]
 1264 01e8 C3F88020 		str	r2, [r3, #128]
1036:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* !STM32L412xx && !STM32L422xx */
1037:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1038:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(SWPMI1)
1039:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the SWPMI1 clock source ---------------------------------------------*/
1040:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->Swpmi1ClockSelection  = __HAL_RCC_GET_SWPMI1_SOURCE();
1041:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* SWPMI1 */
1042:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1043:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(DFSDM1_Filter0)
1044:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the DFSDM1 clock source ---------------------------------------------*/
1045:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->Dfsdm1ClockSelection  = __HAL_RCC_GET_DFSDM1_SOURCE();
 1265              		.loc 1 1045 42 discriminator 4
 1266 01ec 0F4B     		ldr	r3, .L69+4
 1267 01ee D3F89C30 		ldr	r3, [r3, #156]
 1268 01f2 03F00402 		and	r2, r3, #4
 1269              		.loc 1 1045 40 discriminator 4
 1270 01f6 7B68     		ldr	r3, [r7, #4]
 1271 01f8 C3F88420 		str	r2, [r3, #132]
1046:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1047:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) ||
1048:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the DFSDM1 audio clock source ---------------------------------------*/
1049:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->Dfsdm1AudioClockSelection  = __HAL_RCC_GET_DFSDM1AUDIO_SOURCE();
 1272              		.loc 1 1049 47 discriminator 4
 1273 01fc 0B4B     		ldr	r3, .L69+4
 1274 01fe D3F89C30 		ldr	r3, [r3, #156]
 1275 0202 03F01802 		and	r2, r3, #24
 1276              		.loc 1 1049 45 discriminator 4
 1277 0206 7B68     		ldr	r3, [r7, #4]
 1278 0208 C3F88820 		str	r2, [r3, #136]
1050:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
1051:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* DFSDM1_Filter0 */
1052:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1053:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(LTDC)
1054:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the LTDC clock source -----------------------------------------------*/
1055:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->LtdcClockSelection = __HAL_RCC_GET_LTDC_SOURCE();
1056:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* LTDC */
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 42


1057:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1058:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(DSI)
1059:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the DSI clock source ------------------------------------------------*/
1060:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->DsiClockSelection = __HAL_RCC_GET_DSI_SOURCE();
1061:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* DSI */
1062:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1063:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(OCTOSPI1) || defined(OCTOSPI2)
1064:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the OctoSPIclock source --------------------------------------------*/
1065:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->OspiClockSelection = __HAL_RCC_GET_OSPI_SOURCE();
 1279              		.loc 1 1065 39 discriminator 4
 1280 020c 074B     		ldr	r3, .L69+4
 1281 020e D3F89C30 		ldr	r3, [r3, #156]
 1282 0212 03F44012 		and	r2, r3, #3145728
 1283              		.loc 1 1065 37 discriminator 4
 1284 0216 7B68     		ldr	r3, [r7, #4]
 1285 0218 C3F88C20 		str	r2, [r3, #140]
1066:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* OCTOSPI1 || OCTOSPI2 */
1067:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
 1286              		.loc 1 1067 1 discriminator 4
 1287 021c 00BF     		nop
 1288 021e 0C37     		adds	r7, r7, #12
 1289              		.cfi_def_cfa_offset 4
 1290 0220 BD46     		mov	sp, r7
 1291              		.cfi_def_cfa_register 13
 1292              		@ sp needed
 1293 0222 5DF8047B 		ldr	r7, [sp], #4
 1294              		.cfi_restore 7
 1295              		.cfi_def_cfa_offset 0
 1296 0226 7047     		bx	lr
 1297              	.L70:
 1298              		.align	2
 1299              	.L69:
 1300 0228 FF7F3F01 		.word	20938751
 1301 022c 00100240 		.word	1073876992
 1302              		.cfi_endproc
 1303              	.LFE133:
 1305              		.section	.text.HAL_RCCEx_GetPeriphCLKFreq,"ax",%progbits
 1306              		.align	1
 1307              		.global	HAL_RCCEx_GetPeriphCLKFreq
 1308              		.syntax unified
 1309              		.thumb
 1310              		.thumb_func
 1312              	HAL_RCCEx_GetPeriphCLKFreq:
 1313              	.LFB134:
1068:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1069:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
1070:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  Return the peripheral clock frequency for peripherals with clock source from PLLSAIs
1071:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @note   Return 0 if peripheral clock identifier not managed by this API
1072:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @param  PeriphClk  Peripheral clock identifier
1073:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *         This parameter can be one of the following values:
1074:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_RTC  RTC peripheral clock
1075:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_ADC  ADC peripheral clock
1076:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @if STM32L462xx
1077:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_DFSDM1  DFSDM1 peripheral clock (only for devices with DFSDM
1078:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @endif
1079:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @if STM32L486xx
1080:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_DFSDM1  DFSDM1 peripheral clock (only for devices with DFSDM
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 43


1081:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @endif
1082:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @if STM32L4A6xx
1083:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_DFSDM1  DFSDM1 peripheral clock (only for devices with DFSDM
1084:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @endif
1085:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_I2C1  I2C1 peripheral clock
1086:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_I2C2  I2C2 peripheral clock
1087:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_I2C3  I2C3 peripheral clock
1088:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @if STM32L462xx
1089:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_I2C4  I2C4 peripheral clock (only for devices with I2C4)
1090:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @endif
1091:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @if STM32L4A6xx
1092:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_I2C4  I2C4 peripheral clock (only for devices with I2C4)
1093:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @endif
1094:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @if STM32L4S9xx
1095:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_I2C4  I2C4 peripheral clock (only for devices with I2C4)
1096:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @endif
1097:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_LPTIM1  LPTIM1 peripheral clock
1098:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_LPTIM2  LPTIM2 peripheral clock
1099:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_LPUART1  LPUART1 peripheral clock
1100:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_RNG  RNG peripheral clock
1101:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_SAI1  SAI1 peripheral clock (only for devices with SAI1)
1102:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @if STM32L486xx
1103:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_SAI2  SAI2 peripheral clock (only for devices with SAI2)
1104:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @endif
1105:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @if STM32L4A6xx
1106:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_SAI2  SAI2 peripheral clock (only for devices with SAI2)
1107:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @endif
1108:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @if STM32L4S9xx
1109:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_SAI2  SAI2 peripheral clock (only for devices with SAI2)
1110:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @endif
1111:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_SDMMC1  SDMMC1 peripheral clock
1112:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @if STM32L443xx
1113:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_SWPMI1  SWPMI1 peripheral clock (only for devices with SWPMI
1114:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @endif
1115:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @if STM32L486xx
1116:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_SWPMI1  SWPMI1 peripheral clock (only for devices with SWPMI
1117:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @endif
1118:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @if STM32L4A6xx
1119:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_SWPMI1  SWPMI1 peripheral clock (only for devices with SWPMI
1120:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @endif
1121:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_USART1  USART1 peripheral clock
1122:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_USART2  USART1 peripheral clock
1123:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_USART3  USART1 peripheral clock
1124:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @if STM32L462xx
1125:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_UART4  UART4 peripheral clock (only for devices with UART4)
1126:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock (only for devices with USB)
1127:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @endif
1128:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @if STM32L486xx
1129:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_UART4  UART4 peripheral clock (only for devices with UART4)
1130:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_UART5  UART5 peripheral clock (only for devices with UART5)
1131:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock (only for devices with USB)
1132:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @endif
1133:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @if STM32L4A6xx
1134:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_UART4  UART4 peripheral clock (only for devices with UART4)
1135:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_UART5  UART5 peripheral clock (only for devices with UART5)
1136:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock (only for devices with USB)
1137:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @endif
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 44


1138:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @if STM32L4S9xx
1139:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_UART4  USART1 peripheral clock (only for devices with UART4)
1140:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_UART5  USART1 peripheral clock (only for devices with UART5)
1141:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock (only for devices with USB)
1142:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_DFSDM1  DFSDM1 peripheral kernel clock (only for devices wit
1143:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_DFSDM1AUDIO  DFSDM1 peripheral audio clock (only for devices
1144:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_LTDC  LTDC peripheral clock (only for devices with LTDC)
1145:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_DSI  DSI peripheral clock (only for devices with DSI)
1146:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_OSPI  OctoSPI peripheral clock (only for devices with OctoSP
1147:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @endif
1148:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval Frequency in Hz
1149:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
1150:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
1151:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
 1314              		.loc 1 1151 1
 1315              		.cfi_startproc
 1316              		@ args = 0, pretend = 0, frame = 32
 1317              		@ frame_needed = 1, uses_anonymous_args = 0
 1318 0000 80B5     		push	{r7, lr}
 1319              		.cfi_def_cfa_offset 8
 1320              		.cfi_offset 7, -8
 1321              		.cfi_offset 14, -4
 1322 0002 88B0     		sub	sp, sp, #32
 1323              		.cfi_def_cfa_offset 40
 1324 0004 00AF     		add	r7, sp, #0
 1325              		.cfi_def_cfa_register 7
 1326 0006 7860     		str	r0, [r7, #4]
1152:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t frequency = 0U;
 1327              		.loc 1 1152 12
 1328 0008 0023     		movs	r3, #0
 1329 000a FB61     		str	r3, [r7, #28]
1153:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t srcclk, pll_oscsource, pllvco, plln;    /* no init needed */
1154:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(SDMMC1) && defined(RCC_CCIPR2_SDMMCSEL)
1155:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t pllp;  /* no init needed */
1156:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif
1157:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1158:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Check the parameters */
1159:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));
1160:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1161:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(PeriphClk == RCC_PERIPHCLK_RTC)
 1330              		.loc 1 1161 5
 1331 000c 7B68     		ldr	r3, [r7, #4]
 1332 000e B3F5003F 		cmp	r3, #131072
 1333 0012 3ED1     		bne	.L72
1162:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
1163:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Get the current RTC source */
1164:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     srcclk = __HAL_RCC_GET_RTC_SOURCE();
 1334              		.loc 1 1164 14
 1335 0014 B64B     		ldr	r3, .L320
 1336 0016 D3F89030 		ldr	r3, [r3, #144]
 1337              		.loc 1 1164 12
 1338 001a 03F44073 		and	r3, r3, #768
 1339 001e FB60     		str	r3, [r7, #12]
1165:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1166:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     switch(srcclk)
 1340              		.loc 1 1166 5
 1341 0020 FB68     		ldr	r3, [r7, #12]
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 45


 1342 0022 B3F5407F 		cmp	r3, #768
 1343 0026 28D0     		beq	.L73
 1344 0028 FB68     		ldr	r3, [r7, #12]
 1345 002a B3F5407F 		cmp	r3, #768
 1346 002e 00F2F486 		bhi	.L262
 1347 0032 FB68     		ldr	r3, [r7, #12]
 1348 0034 B3F5807F 		cmp	r3, #256
 1349 0038 05D0     		beq	.L75
 1350 003a FB68     		ldr	r3, [r7, #12]
 1351 003c B3F5007F 		cmp	r3, #512
 1352 0040 0ED0     		beq	.L76
1167:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
1168:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_RTCCLKSOURCE_LSE:
1169:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Check if LSE is ready */
1170:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
1171:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1172:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = LSE_VALUE;
1173:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1174:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
1175:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_RTCCLKSOURCE_LSI:
1176:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Check if LSI is ready */
1177:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
1178:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1179:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_CSR_LSIPREDIV)
1180:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIPREDIV))
1181:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
1182:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           frequency = LSI_VALUE/128U;
1183:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
1184:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         else
1185:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_CSR_LSIPREDIV */
1186:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
1187:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           frequency = LSI_VALUE;
1188:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
1189:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1190:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
1191:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_RTCCLKSOURCE_HSE_DIV32:
1192:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Check if HSE is ready */
1193:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
1194:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1195:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = HSE_VALUE / 32U;
1196:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1197:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
1198:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     default:
1199:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* No clock source, frequency default init at 0 */
1200:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
 1353              		.loc 1 1200 7
 1354 0042 00F0EABE 		b	.L262
 1355              	.L75:
1170:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 1356              		.loc 1 1170 10
 1357 0046 AA4B     		ldr	r3, .L320
 1358 0048 D3F89030 		ldr	r3, [r3, #144]
 1359 004c 03F00203 		and	r3, r3, #2
1170:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 1360              		.loc 1 1170 9
 1361 0050 022B     		cmp	r3, #2
 1362 0052 40F0E486 		bne	.L263
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 46


1172:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 1363              		.loc 1 1172 19
 1364 0056 4FF40043 		mov	r3, #32768
 1365 005a FB61     		str	r3, [r7, #28]
1174:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_RTCCLKSOURCE_LSI:
 1366              		.loc 1 1174 7
 1367 005c 00F0DFBE 		b	.L263
 1368              	.L76:
1177:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 1369              		.loc 1 1177 10
 1370 0060 A34B     		ldr	r3, .L320
 1371 0062 D3F89430 		ldr	r3, [r3, #148]
 1372 0066 03F00203 		and	r3, r3, #2
1177:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 1373              		.loc 1 1177 9
 1374 006a 022B     		cmp	r3, #2
 1375 006c 40F0D986 		bne	.L264
1187:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
 1376              		.loc 1 1187 21
 1377 0070 4FF4FA43 		mov	r3, #32000
 1378 0074 FB61     		str	r3, [r7, #28]
1190:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_RTCCLKSOURCE_HSE_DIV32:
 1379              		.loc 1 1190 7
 1380 0076 00F0D4BE 		b	.L264
 1381              	.L73:
1193:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 1382              		.loc 1 1193 10
 1383 007a 9D4B     		ldr	r3, .L320
 1384 007c 1B68     		ldr	r3, [r3]
 1385 007e 03F40033 		and	r3, r3, #131072
1193:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 1386              		.loc 1 1193 9
 1387 0082 B3F5003F 		cmp	r3, #131072
 1388 0086 40F0CE86 		bne	.L265
1195:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 1389              		.loc 1 1195 19
 1390 008a 9A4B     		ldr	r3, .L320+4
 1391 008c FB61     		str	r3, [r7, #28]
1197:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     default:
 1392              		.loc 1 1197 7
 1393 008e 00F0CABE 		b	.L265
 1394              	.L72:
1201:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
1202:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
1203:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   else
1204:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
1205:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Other external peripheral clock source than RTC */
1206:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 1395              		.loc 1 1206 21
 1396 0092 974B     		ldr	r3, .L320
 1397 0094 DB68     		ldr	r3, [r3, #12]
 1398              		.loc 1 1206 19
 1399 0096 03F00303 		and	r3, r3, #3
 1400 009a 3B61     		str	r3, [r7, #16]
1207:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1208:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Compute PLL clock input */
1209:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     switch(pll_oscsource)
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 47


 1401              		.loc 1 1209 5
 1402 009c 3B69     		ldr	r3, [r7, #16]
 1403 009e 032B     		cmp	r3, #3
 1404 00a0 36D0     		beq	.L82
 1405 00a2 3B69     		ldr	r3, [r7, #16]
 1406 00a4 032B     		cmp	r3, #3
 1407 00a6 40D8     		bhi	.L83
 1408 00a8 3B69     		ldr	r3, [r7, #16]
 1409 00aa 012B     		cmp	r3, #1
 1410 00ac 03D0     		beq	.L84
 1411 00ae 3B69     		ldr	r3, [r7, #16]
 1412 00b0 022B     		cmp	r3, #2
 1413 00b2 20D0     		beq	.L85
 1414 00b4 39E0     		b	.L83
 1415              	.L84:
1210:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
1211:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PLLSOURCE_MSI:   /* MSI ? */
1212:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 1416              		.loc 1 1212 10
 1417 00b6 8E4B     		ldr	r3, .L320
 1418 00b8 1B68     		ldr	r3, [r3]
 1419 00ba 03F00203 		and	r3, r3, #2
 1420              		.loc 1 1212 9
 1421 00be 022B     		cmp	r3, #2
 1422 00c0 16D1     		bne	.L86
1213:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1214:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /*MSI frequency range in HZ*/
1215:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         pllvco = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 1423              		.loc 1 1215 33
 1424 00c2 8B4B     		ldr	r3, .L320
 1425 00c4 1B68     		ldr	r3, [r3]
 1426 00c6 03F00803 		and	r3, r3, #8
 1427              		.loc 1 1215 59
 1428 00ca 002B     		cmp	r3, #0
 1429 00cc 05D0     		beq	.L87
 1430              		.loc 1 1215 33 discriminator 1
 1431 00ce 884B     		ldr	r3, .L320
 1432 00d0 1B68     		ldr	r3, [r3]
 1433              		.loc 1 1215 59 discriminator 1
 1434 00d2 1B09     		lsrs	r3, r3, #4
 1435 00d4 03F00F03 		and	r3, r3, #15
 1436 00d8 05E0     		b	.L88
 1437              	.L87:
 1438              		.loc 1 1215 33 discriminator 2
 1439 00da 854B     		ldr	r3, .L320
 1440 00dc D3F89430 		ldr	r3, [r3, #148]
 1441              		.loc 1 1215 59 discriminator 2
 1442 00e0 1B0A     		lsrs	r3, r3, #8
 1443 00e2 03F00F03 		and	r3, r3, #15
 1444              	.L88:
 1445              		.loc 1 1215 16 discriminator 4
 1446 00e6 844A     		ldr	r2, .L320+8
 1447 00e8 52F82330 		ldr	r3, [r2, r3, lsl #2]
 1448 00ec BB61     		str	r3, [r7, #24]
1216:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1217:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else
1218:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 48


1219:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         pllvco = 0U;
1220:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1221:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
 1449              		.loc 1 1221 7 discriminator 4
 1450 00ee 1FE0     		b	.L90
 1451              	.L86:
1219:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 1452              		.loc 1 1219 16
 1453 00f0 0023     		movs	r3, #0
 1454 00f2 BB61     		str	r3, [r7, #24]
 1455              		.loc 1 1221 7
 1456 00f4 1CE0     		b	.L90
 1457              	.L85:
1222:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PLLSOURCE_HSI:   /* HSI ? */
1223:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 1458              		.loc 1 1223 10
 1459 00f6 7E4B     		ldr	r3, .L320
 1460 00f8 1B68     		ldr	r3, [r3]
 1461 00fa 03F48063 		and	r3, r3, #1024
 1462              		.loc 1 1223 9
 1463 00fe B3F5806F 		cmp	r3, #1024
 1464 0102 02D1     		bne	.L91
1224:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1225:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         pllvco = HSI_VALUE;
 1465              		.loc 1 1225 16
 1466 0104 7D4B     		ldr	r3, .L320+12
 1467 0106 BB61     		str	r3, [r7, #24]
1226:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1227:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else
1228:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1229:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         pllvco = 0U;
1230:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1231:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
 1468              		.loc 1 1231 7
 1469 0108 12E0     		b	.L90
 1470              	.L91:
1229:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 1471              		.loc 1 1229 16
 1472 010a 0023     		movs	r3, #0
 1473 010c BB61     		str	r3, [r7, #24]
 1474              		.loc 1 1231 7
 1475 010e 0FE0     		b	.L90
 1476              	.L82:
1232:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PLLSOURCE_HSE:   /* HSE ? */
1233:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 1477              		.loc 1 1233 10
 1478 0110 774B     		ldr	r3, .L320
 1479 0112 1B68     		ldr	r3, [r3]
 1480 0114 03F40033 		and	r3, r3, #131072
 1481              		.loc 1 1233 9
 1482 0118 B3F5003F 		cmp	r3, #131072
 1483 011c 02D1     		bne	.L93
1234:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1235:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         pllvco = HSE_VALUE;
 1484              		.loc 1 1235 16
 1485 011e 784B     		ldr	r3, .L320+16
 1486 0120 BB61     		str	r3, [r7, #24]
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 49


1236:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1237:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else
1238:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1239:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         pllvco = 0U;
1240:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1241:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
 1487              		.loc 1 1241 7
 1488 0122 05E0     		b	.L90
 1489              	.L93:
1239:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 1490              		.loc 1 1239 16
 1491 0124 0023     		movs	r3, #0
 1492 0126 BB61     		str	r3, [r7, #24]
 1493              		.loc 1 1241 7
 1494 0128 02E0     		b	.L90
 1495              	.L83:
1242:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     default:
1243:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* No source */
1244:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       pllvco = 0U;
 1496              		.loc 1 1244 14
 1497 012a 0023     		movs	r3, #0
 1498 012c BB61     		str	r3, [r7, #24]
1245:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
 1499              		.loc 1 1245 7
 1500 012e 00BF     		nop
 1501              	.L90:
1246:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
1247:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1248:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     switch(PeriphClk)
 1502              		.loc 1 1248 5
 1503 0130 7B68     		ldr	r3, [r7, #4]
 1504 0132 B3F1807F 		cmp	r3, #16777216
 1505 0136 00F00686 		beq	.L95
 1506 013a 7B68     		ldr	r3, [r7, #4]
 1507 013c B3F1807F 		cmp	r3, #16777216
 1508 0140 00F27386 		bhi	.L266
 1509 0144 7B68     		ldr	r3, [r7, #4]
 1510 0146 B3F5001F 		cmp	r3, #2097152
 1511 014a 00F06984 		beq	.L97
 1512 014e 7B68     		ldr	r3, [r7, #4]
 1513 0150 B3F5001F 		cmp	r3, #2097152
 1514 0154 00F26986 		bhi	.L266
 1515 0158 7B68     		ldr	r3, [r7, #4]
 1516 015a B3F5801F 		cmp	r3, #1048576
 1517 015e 00F03185 		beq	.L98
 1518 0162 7B68     		ldr	r3, [r7, #4]
 1519 0164 B3F5801F 		cmp	r3, #1048576
 1520 0168 00F25F86 		bhi	.L266
 1521 016c 7B68     		ldr	r3, [r7, #4]
 1522 016e B3F5002F 		cmp	r3, #524288
 1523 0172 00F08781 		beq	.L99
 1524 0176 7B68     		ldr	r3, [r7, #4]
 1525 0178 B3F5002F 		cmp	r3, #524288
 1526 017c 00F25586 		bhi	.L266
 1527 0180 7B68     		ldr	r3, [r7, #4]
 1528 0182 B3F5802F 		cmp	r3, #262144
 1529 0186 00F0CD80 		beq	.L100
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 50


 1530 018a 7B68     		ldr	r3, [r7, #4]
 1531 018c B3F5802F 		cmp	r3, #262144
 1532 0190 00F24B86 		bhi	.L266
 1533 0194 7B68     		ldr	r3, [r7, #4]
 1534 0196 B3F5803F 		cmp	r3, #65536
 1535 019a 00F03084 		beq	.L101
 1536 019e 7B68     		ldr	r3, [r7, #4]
 1537 01a0 B3F5803F 		cmp	r3, #65536
 1538 01a4 00F24186 		bhi	.L266
 1539 01a8 7B68     		ldr	r3, [r7, #4]
 1540 01aa B3F5804F 		cmp	r3, #16384
 1541 01ae 00F0E483 		beq	.L102
 1542 01b2 7B68     		ldr	r3, [r7, #4]
 1543 01b4 B3F5804F 		cmp	r3, #16384
 1544 01b8 00F23786 		bhi	.L266
 1545 01bc 7B68     		ldr	r3, [r7, #4]
 1546 01be B3F5005F 		cmp	r3, #8192
 1547 01c2 00F0AF80 		beq	.L100
 1548 01c6 7B68     		ldr	r3, [r7, #4]
 1549 01c8 B3F5005F 		cmp	r3, #8192
 1550 01cc 00F22D86 		bhi	.L266
 1551 01d0 7B68     		ldr	r3, [r7, #4]
 1552 01d2 B3F5805F 		cmp	r3, #4096
 1553 01d6 00F09D80 		beq	.L103
 1554 01da 7B68     		ldr	r3, [r7, #4]
 1555 01dc B3F5805F 		cmp	r3, #4096
 1556 01e0 00F22386 		bhi	.L266
 1557 01e4 7B68     		ldr	r3, [r7, #4]
 1558 01e6 B3F5006F 		cmp	r3, #2048
 1559 01ea 00F08B80 		beq	.L104
 1560 01ee 7B68     		ldr	r3, [r7, #4]
 1561 01f0 B3F5006F 		cmp	r3, #2048
 1562 01f4 00F21986 		bhi	.L266
 1563 01f8 7B68     		ldr	r3, [r7, #4]
 1564 01fa B3F5806F 		cmp	r3, #1024
 1565 01fe 00F05485 		beq	.L105
 1566 0202 7B68     		ldr	r3, [r7, #4]
 1567 0204 B3F5806F 		cmp	r3, #1024
 1568 0208 00F20F86 		bhi	.L266
 1569 020c 7B68     		ldr	r3, [r7, #4]
 1570 020e B3F5007F 		cmp	r3, #512
 1571 0212 00F00085 		beq	.L106
 1572 0216 7B68     		ldr	r3, [r7, #4]
 1573 0218 B3F5007F 		cmp	r3, #512
 1574 021c 00F20586 		bhi	.L266
 1575 0220 7B68     		ldr	r3, [r7, #4]
 1576 0222 B3F5807F 		cmp	r3, #256
 1577 0226 00F0A184 		beq	.L107
 1578 022a 7B68     		ldr	r3, [r7, #4]
 1579 022c B3F5807F 		cmp	r3, #256
 1580 0230 00F2FB85 		bhi	.L266
 1581 0234 7B68     		ldr	r3, [r7, #4]
 1582 0236 802B     		cmp	r3, #128
 1583 0238 00F06C84 		beq	.L108
 1584 023c 7B68     		ldr	r3, [r7, #4]
 1585 023e 802B     		cmp	r3, #128
 1586 0240 00F2F385 		bhi	.L266
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 51


 1587 0244 7B68     		ldr	r3, [r7, #4]
 1588 0246 202B     		cmp	r3, #32
 1589 0248 4CD8     		bhi	.L109
 1590 024a 7B68     		ldr	r3, [r7, #4]
 1591 024c 002B     		cmp	r3, #0
 1592 024e 00F0EC85 		beq	.L266
 1593 0252 7B68     		ldr	r3, [r7, #4]
 1594 0254 013B     		subs	r3, r3, #1
 1595 0256 1F2B     		cmp	r3, #31
 1596 0258 00F2E785 		bhi	.L266
 1597 025c 01A2     		adr	r2, .L111
 1598 025e 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 1599 0262 00BF     		.p2align 2
 1600              	.L111:
 1601 0264 79060000 		.word	.L116+1
 1602 0268 E7060000 		.word	.L115+1
 1603 026c 2B0E0000 		.word	.L266+1
 1604 0270 7B070000 		.word	.L114+1
 1605 0274 2B0E0000 		.word	.L266+1
 1606 0278 2B0E0000 		.word	.L266+1
 1607 027c 2B0E0000 		.word	.L266+1
 1608 0280 F3070000 		.word	.L113+1
 1609 0284 2B0E0000 		.word	.L266+1
 1610 0288 2B0E0000 		.word	.L266+1
 1611 028c 2B0E0000 		.word	.L266+1
 1612 0290 2B0E0000 		.word	.L266+1
 1613 0294 2B0E0000 		.word	.L266+1
 1614 0298 2B0E0000 		.word	.L266+1
 1615 029c 2B0E0000 		.word	.L266+1
 1616 02a0 77080000 		.word	.L112+1
 1617 02a4 2B0E0000 		.word	.L266+1
 1618 02a8 2B0E0000 		.word	.L266+1
 1619 02ac 2B0E0000 		.word	.L266+1
 1620 02b0 2B0E0000 		.word	.L266+1
 1621 02b4 2B0E0000 		.word	.L266+1
 1622 02b8 2B0E0000 		.word	.L266+1
 1623 02bc 2B0E0000 		.word	.L266+1
 1624 02c0 2B0E0000 		.word	.L266+1
 1625 02c4 2B0E0000 		.word	.L266+1
 1626 02c8 2B0E0000 		.word	.L266+1
 1627 02cc 2B0E0000 		.word	.L266+1
 1628 02d0 2B0E0000 		.word	.L266+1
 1629 02d4 2B0E0000 		.word	.L266+1
 1630 02d8 2B0E0000 		.word	.L266+1
 1631 02dc 2B0E0000 		.word	.L266+1
 1632 02e0 F9080000 		.word	.L110+1
 1633              		.p2align 1
 1634              	.L109:
 1635 02e4 7B68     		ldr	r3, [r7, #4]
 1636 02e6 402B     		cmp	r3, #64
 1637 02e8 00F0E883 		beq	.L117
1249:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
1250:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(SAI1)
1251:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1252:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_SAI1:
1253:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI1, pllvco);
1254:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 52


1255:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1256:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif
1257:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1258:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(SAI2)
1259:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1260:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_SAI2:
1261:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI2, pllvco);
1262:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
1263:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1264:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif
1265:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1266:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(USB_OTG_FS) || defined(USB)
1267:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1268:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_USB:
1269:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1270:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* USB_OTG_FS || USB */
1271:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1272:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_RNG:
1273:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1274:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(SDMMC1) && !defined(RCC_CCIPR2_SDMMCSEL)
1275:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1276:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_SDMMC1:
1277:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1278:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* SDMMC1 && !RCC_CCIPR2_SDMMCSEL */
1279:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1280:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_CLK48SEL);
1281:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1282:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         switch(srcclk)
1283:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
1284:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_CCIPR_CLK48SEL:   /* MSI ? */
1285:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
1286:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1287:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             /*MSI frequency range in HZ*/
1288:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
1289:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1290:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1291:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_CCIPR_CLK48SEL_1:  /* PLL ? */
1292:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
1293:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1294:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
1295:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             {
1296:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               /* f(PLL Source) * PLLN / PLLM */
1297:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
1298:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR
1299:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               /* f(PLL48M1CLK) = f(VCO input) / PLLQ */
1300:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ
1301:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             }
1302:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1303:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1304:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI1_SUPPORT)
1305:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_CCIPR_CLK48SEL_0:  /* PLLSAI1 ? */
1306:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY))
1307:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1308:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             if(HAL_IS_BIT_SET(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1QEN))
1309:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             {
1310:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI
1311:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 53


1312:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               /* PLLSAI1M exists: apply PLLSAI1M divider for PLLSAI1 output computation */
1313:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               /* f(PLLSAI1 Source) * PLLSAI1N / PLLSAI1M */
1314:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >>
1315:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #else
1316:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               /* f(PLL Source) * PLLSAI1N / PLLM */
1317:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR
1318:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif
1319:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               /* f(PLL48M2CLK) = f(VCOSAI1 input) / PLLSAI1Q */
1320:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_
1321:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             }
1322:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1323:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1324:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI1_SUPPORT */
1325:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_HSI48_SUPPORT)
1326:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case 0U:
1327:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->CRRCR, RCC_CRRCR_HSI48RDY)) /* HSI48 ? */
1328:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1329:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             frequency = HSI48_VALUE;
1330:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1331:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1332:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_HSI48_SUPPORT */
1333:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         default:
1334:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           /* No clock source, frequency default init at 0 */
1335:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1336:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         } /* switch(srcclk) */
1337:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         break;
1338:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1339:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1340:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(SDMMC1) && defined(RCC_CCIPR2_SDMMCSEL)
1341:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1342:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_SDMMC1:
1343:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1344:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(HAL_IS_BIT_SET(RCC->CCIPR2, RCC_CCIPR2_SDMMCSEL))  /* PLL "P" ? */
1345:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1346:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
1347:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
1348:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLPEN))
1349:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1350:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             /* f(PLL Source) * PLLN / PLLM */
1351:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
1352:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_P
1353:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             /* f(PLLSAI3CLK) = f(VCO input) / PLLP */
1354:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;
1355:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             if(pllp == 0U)
1356:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             {
1357:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
1358:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               {
1359:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                 pllp = 17U;
1360:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               }
1361:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               else
1362:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               {
1363:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                 pllp = 7U;
1364:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               }
1365:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             }
1366:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             frequency = (pllvco / pllp);
1367:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1368:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 54


1369:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1370:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else  /* 48MHz from PLL "Q" or MSI or PLLSAI1Q or HSI48 */
1371:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1372:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_CLK48SEL);
1373:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1374:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         switch(srcclk)
1375:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
1376:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_CCIPR_CLK48SEL:   /* MSI ? */
1377:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
1378:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1379:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             /*MSI frequency range in HZ*/
1380:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
1381:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1382:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1383:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_CCIPR_CLK48SEL_1:  /* PLL "Q" ? */
1384:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
1385:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1386:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
1387:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             {
1388:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               /* f(PLL Source) * PLLN / PLLM */
1389:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
1390:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR
1391:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               /* f(PLL48M1CLK) = f(VCO input) / PLLQ */
1392:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ
1393:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             }
1394:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1395:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1396:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_CCIPR_CLK48SEL_0:  /* PLLSAI1 ? */
1397:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY))
1398:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1399:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             if(HAL_IS_BIT_SET(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1QEN))
1400:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             {
1401:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               /* f(PLLSAI1 Source) * PLLSAI1N / PLLSAI1M */
1402:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI
1403:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >>
1404:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               /* f(PLL48M2CLK) = f(VCOSAI1 input) / PLLSAI1Q */
1405:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_
1406:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             }
1407:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1408:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1409:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case 0U:
1410:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->CRRCR, RCC_CRRCR_HSI48RDY)) /* HSI48 ? */
1411:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1412:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             frequency = HSI48_VALUE;
1413:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1414:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1415:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         default:
1416:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           /* No clock source, frequency default init at 0 */
1417:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1418:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         } /* switch(srcclk) */
1419:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1420:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
1421:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1422:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* SDMMC1 && RCC_CCIPR2_SDMMCSEL */
1423:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1424:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_USART1:
1425:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 55


1426:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Get the current USART1 source */
1427:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         srcclk = __HAL_RCC_GET_USART1_SOURCE();
1428:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1429:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         switch(srcclk)
1430:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
1431:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_USART1CLKSOURCE_PCLK2:
1432:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetPCLK2Freq();
1433:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1434:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_USART1CLKSOURCE_SYSCLK:
1435:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetSysClockFreq();
1436:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1437:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_USART1CLKSOURCE_HSI:
1438:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
1439:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1440:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             frequency = HSI_VALUE;
1441:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1442:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1443:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_USART1CLKSOURCE_LSE:
1444:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
1445:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1446:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             frequency = LSE_VALUE;
1447:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1448:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1449:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         default:
1450:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           /* No clock source, frequency default init at 0 */
1451:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1452:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
1453:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1454:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         break;
1455:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1456:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1457:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_USART2:
1458:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1459:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Get the current USART2 source */
1460:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         srcclk = __HAL_RCC_GET_USART2_SOURCE();
1461:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1462:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         switch(srcclk)
1463:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
1464:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_USART2CLKSOURCE_PCLK1:
1465:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetPCLK1Freq();
1466:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1467:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_USART2CLKSOURCE_SYSCLK:
1468:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetSysClockFreq();
1469:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1470:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_USART2CLKSOURCE_HSI:
1471:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
1472:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1473:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             frequency = HSI_VALUE;
1474:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1475:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1476:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_USART2CLKSOURCE_LSE:
1477:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
1478:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1479:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             frequency = LSE_VALUE;
1480:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1481:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1482:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         default:
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 56


1483:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           /* No clock source, frequency default init at 0 */
1484:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1485:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
1486:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1487:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         break;
1488:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1489:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1490:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(USART3)
1491:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1492:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_USART3:
1493:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1494:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Get the current USART3 source */
1495:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         srcclk = __HAL_RCC_GET_USART3_SOURCE();
1496:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1497:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         switch(srcclk)
1498:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
1499:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_USART3CLKSOURCE_PCLK1:
1500:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetPCLK1Freq();
1501:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1502:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_USART3CLKSOURCE_SYSCLK:
1503:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetSysClockFreq();
1504:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1505:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_USART3CLKSOURCE_HSI:
1506:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
1507:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1508:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             frequency = HSI_VALUE;
1509:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1510:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1511:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_USART3CLKSOURCE_LSE:
1512:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
1513:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1514:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             frequency = LSE_VALUE;
1515:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1516:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1517:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         default:
1518:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           /* No clock source, frequency default init at 0 */
1519:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1520:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
1521:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1522:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         break;
1523:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1524:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1525:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* USART3 */
1526:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1527:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(UART4)
1528:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1529:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_UART4:
1530:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1531:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Get the current UART4 source */
1532:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         srcclk = __HAL_RCC_GET_UART4_SOURCE();
1533:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1534:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         switch(srcclk)
1535:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
1536:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_UART4CLKSOURCE_PCLK1:
1537:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetPCLK1Freq();
1538:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1539:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_UART4CLKSOURCE_SYSCLK:
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 57


1540:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetSysClockFreq();
1541:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1542:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_UART4CLKSOURCE_HSI:
1543:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
1544:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1545:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             frequency = HSI_VALUE;
1546:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1547:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1548:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_UART4CLKSOURCE_LSE:
1549:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
1550:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1551:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             frequency = LSE_VALUE;
1552:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1553:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1554:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         default:
1555:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           /* No clock source, frequency default init at 0 */
1556:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1557:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
1558:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1559:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         break;
1560:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1561:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1562:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* UART4 */
1563:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1564:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(UART5)
1565:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1566:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_UART5:
1567:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1568:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Get the current UART5 source */
1569:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         srcclk = __HAL_RCC_GET_UART5_SOURCE();
1570:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1571:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         switch(srcclk)
1572:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
1573:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_UART5CLKSOURCE_PCLK1:
1574:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetPCLK1Freq();
1575:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1576:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_UART5CLKSOURCE_SYSCLK:
1577:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetSysClockFreq();
1578:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1579:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_UART5CLKSOURCE_HSI:
1580:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
1581:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1582:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             frequency = HSI_VALUE;
1583:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1584:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1585:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_UART5CLKSOURCE_LSE:
1586:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
1587:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1588:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             frequency = LSE_VALUE;
1589:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1590:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1591:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         default:
1592:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           /* No clock source, frequency default init at 0 */
1593:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1594:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
1595:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1596:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         break;
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 58


1597:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1598:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1599:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* UART5 */
1600:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1601:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_LPUART1:
1602:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1603:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Get the current LPUART1 source */
1604:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
1605:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1606:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         switch(srcclk)
1607:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
1608:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_LPUART1CLKSOURCE_PCLK1:
1609:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetPCLK1Freq();
1610:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1611:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_LPUART1CLKSOURCE_SYSCLK:
1612:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetSysClockFreq();
1613:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1614:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_LPUART1CLKSOURCE_HSI:
1615:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
1616:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1617:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             frequency = HSI_VALUE;
1618:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1619:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1620:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_LPUART1CLKSOURCE_LSE:
1621:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
1622:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1623:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             frequency = LSE_VALUE;
1624:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1625:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1626:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         default:
1627:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           /* No clock source, frequency default init at 0 */
1628:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1629:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
1630:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1631:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         break;
1632:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1633:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1634:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_ADC:
1635:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1636:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         srcclk = __HAL_RCC_GET_ADC_SOURCE();
1637:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1638:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         switch(srcclk)
1639:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
1640:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_ADCCLKSOURCE_SYSCLK:
1641:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetSysClockFreq();
1642:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1643:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI1_SUPPORT)
1644:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_ADCCLKSOURCE_PLLSAI1:
1645:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_
1646:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1647:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N
1648:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
1649:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             /* PLLSAI1M exists: apply PLLSAI1M divider for PLLSAI1 output computation */
1650:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             /* f(PLLSAI1 Source) * PLLSAI1N / PLLSAI1M */
1651:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> R
1652:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #else
1653:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             /* f(PLL Source) * PLLSAI1N / PLLM */
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 59


1654:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_P
1655:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif
1656:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             /* f(PLLADC1CLK) = f(VCOSAI1 input) / PLLSAI1R */
1657:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1R) >> RCC_PL
1658:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1659:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1660:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI1_SUPPORT */
1661:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) ||
1662:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_ADCCLKSOURCE_PLLSAI2:
1663:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI2RDY) && (__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_
1664:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1665:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N
1666:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
1667:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             /* PLLSAI2M exists: apply PLLSAI2M divider for PLLSAI2 output computation */
1668:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             /* f(PLLSAI2 Source) * PLLSAI2N / PLLSAI2M */
1669:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2M) >> R
1670:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #else
1671:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             /* f(PLL Source) * PLLSAI2N / PLLM */
1672:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_P
1673:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif
1674:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             /* f(PLLADC2CLK) = f(VCOSAI2 input) / PLLSAI2R */
1675:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             frequency = (pllvco / (((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2R) >> RCC_PL
1676:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1677:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1678:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx || STM32L496xx ||
1679:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         default:
1680:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           /* No clock source, frequency default init at 0 */
1681:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1682:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
1683:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1684:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         break;
1685:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1686:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1687:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(DFSDM1_Filter0)
1688:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1689:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_DFSDM1:
1690:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1691:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Get the current DFSDM1 source */
1692:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         srcclk = __HAL_RCC_GET_DFSDM1_SOURCE();
1693:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1694:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         if(srcclk == RCC_DFSDM1CLKSOURCE_PCLK2)
1695:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
1696:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetPCLK2Freq();
1697:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
1698:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         else
1699:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
1700:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetSysClockFreq();
1701:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
1702:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1703:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         break;
1704:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1705:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1706:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) ||
1707:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1708:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_DFSDM1AUDIO:
1709:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1710:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Get the current DFSDM1 audio source */
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 60


1711:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         srcclk = __HAL_RCC_GET_DFSDM1AUDIO_SOURCE();
1712:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1713:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         switch(srcclk)
1714:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
1715:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_DFSDM1AUDIOCLKSOURCE_SAI1:
1716:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI1, pllvco);
1717:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1718:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_DFSDM1AUDIOCLKSOURCE_MSI:
1719:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
1720:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1721:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             /*MSI frequency range in HZ*/
1722:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
1723:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1724:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1725:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_DFSDM1AUDIOCLKSOURCE_HSI:
1726:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
1727:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1728:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             frequency = HSI_VALUE;
1729:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1730:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1731:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         default:
1732:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           /* No clock source, frequency default init at 0 */
1733:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1734:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
1735:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1736:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         break;
1737:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1738:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1739:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
1740:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1741:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* DFSDM1_Filter0 */
1742:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1743:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_I2C1:
1744:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1745:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Get the current I2C1 source */
1746:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         srcclk = __HAL_RCC_GET_I2C1_SOURCE();
1747:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1748:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         switch(srcclk)
1749:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
1750:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_I2C1CLKSOURCE_PCLK1:
1751:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetPCLK1Freq();
1752:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1753:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_I2C1CLKSOURCE_SYSCLK:
1754:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetSysClockFreq();
1755:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1756:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_I2C1CLKSOURCE_HSI:
1757:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
1758:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1759:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             frequency = HSI_VALUE;
1760:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1761:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1762:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         default:
1763:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           /* No clock source, frequency default init at 0 */
1764:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1765:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
1766:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1767:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         break;
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 61


1768:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1769:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1770:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(I2C2)
1771:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1772:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_I2C2:
1773:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1774:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Get the current I2C2 source */
1775:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         srcclk = __HAL_RCC_GET_I2C2_SOURCE();
1776:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1777:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         switch(srcclk)
1778:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
1779:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_I2C2CLKSOURCE_PCLK1:
1780:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetPCLK1Freq();
1781:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1782:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_I2C2CLKSOURCE_SYSCLK:
1783:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetSysClockFreq();
1784:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1785:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_I2C2CLKSOURCE_HSI:
1786:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
1787:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1788:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             frequency = HSI_VALUE;
1789:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1790:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1791:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         default:
1792:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           /* No clock source, frequency default init at 0 */
1793:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1794:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
1795:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1796:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         break;
1797:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1798:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1799:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* I2C2 */
1800:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1801:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_I2C3:
1802:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1803:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Get the current I2C3 source */
1804:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         srcclk = __HAL_RCC_GET_I2C3_SOURCE();
1805:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1806:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         switch(srcclk)
1807:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
1808:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_I2C3CLKSOURCE_PCLK1:
1809:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetPCLK1Freq();
1810:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1811:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_I2C3CLKSOURCE_SYSCLK:
1812:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetSysClockFreq();
1813:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1814:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_I2C3CLKSOURCE_HSI:
1815:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
1816:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1817:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             frequency = HSI_VALUE;
1818:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1819:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1820:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         default:
1821:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           /* No clock source, frequency default init at 0 */
1822:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1823:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
1824:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 62


1825:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         break;
1826:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1827:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1828:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(I2C4)
1829:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1830:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_I2C4:
1831:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1832:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Get the current I2C4 source */
1833:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         srcclk = __HAL_RCC_GET_I2C4_SOURCE();
1834:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1835:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         switch(srcclk)
1836:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
1837:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_I2C4CLKSOURCE_PCLK1:
1838:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetPCLK1Freq();
1839:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1840:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_I2C4CLKSOURCE_SYSCLK:
1841:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetSysClockFreq();
1842:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1843:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_I2C4CLKSOURCE_HSI:
1844:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
1845:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1846:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             frequency = HSI_VALUE;
1847:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1848:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1849:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         default:
1850:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           /* No clock source, frequency default init at 0 */
1851:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1852:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
1853:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1854:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         break;
1855:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1856:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1857:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* I2C4 */
1858:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1859:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_LPTIM1:
1860:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1861:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Get the current LPTIM1 source */
1862:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
1863:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1864:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         switch(srcclk)
1865:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
1866:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_LPTIM1CLKSOURCE_PCLK1:
1867:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetPCLK1Freq();
1868:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1869:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_LPTIM1CLKSOURCE_LSI:
1870:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
1871:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1872:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_CSR_LSIPREDIV)
1873:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIPREDIV))
1874:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             {
1875:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               frequency = LSI_VALUE/128U;
1876:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             }
1877:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             else
1878:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_CSR_LSIPREDIV */
1879:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             {
1880:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               frequency = LSI_VALUE;
1881:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             }
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 63


1882:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1883:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1884:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_LPTIM1CLKSOURCE_HSI:
1885:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
1886:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1887:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             frequency = HSI_VALUE;
1888:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1889:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1890:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_LPTIM1CLKSOURCE_LSE:
1891:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
1892:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1893:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             frequency = LSE_VALUE;
1894:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1895:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1896:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         default:
1897:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           /* No clock source, frequency default init at 0 */
1898:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1899:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
1900:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1901:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         break;
1902:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1903:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1904:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_LPTIM2:
1905:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1906:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Get the current LPTIM2 source */
1907:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****        srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
1908:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1909:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         switch(srcclk)
1910:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
1911:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_LPTIM2CLKSOURCE_PCLK1:
1912:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetPCLK1Freq();
1913:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1914:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_LPTIM2CLKSOURCE_LSI:
1915:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
1916:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1917:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_CSR_LSIPREDIV)
1918:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIPREDIV))
1919:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             {
1920:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               frequency = LSI_VALUE/128U;
1921:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             }
1922:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             else
1923:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_CSR_LSIPREDIV */
1924:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             {
1925:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               frequency = LSI_VALUE;
1926:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             }
1927:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1928:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1929:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_LPTIM2CLKSOURCE_HSI:
1930:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
1931:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1932:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             frequency = HSI_VALUE;
1933:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1934:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1935:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_LPTIM2CLKSOURCE_LSE:
1936:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
1937:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1938:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             frequency = LSE_VALUE;
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 64


1939:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1940:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1941:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         default:
1942:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           /* No clock source, frequency default init at 0 */
1943:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1944:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
1945:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1946:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         break;
1947:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1948:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1949:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(SWPMI1)
1950:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1951:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_SWPMI1:
1952:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1953:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Get the current SWPMI1 source */
1954:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         srcclk = __HAL_RCC_GET_SWPMI1_SOURCE();
1955:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1956:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         switch(srcclk)
1957:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
1958:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_SWPMI1CLKSOURCE_PCLK1:
1959:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetPCLK1Freq();
1960:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1961:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_SWPMI1CLKSOURCE_HSI:
1962:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
1963:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1964:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             frequency = HSI_VALUE;
1965:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1966:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1967:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         default:
1968:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           /* No clock source, frequency default init at 0 */
1969:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1970:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
1971:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1972:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         break;
1973:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1974:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1975:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* SWPMI1 */
1976:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1977:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(OCTOSPI1) || defined(OCTOSPI2)
1978:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1979:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_OSPI:
1980:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1981:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Get the current OctoSPI clock source */
1982:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         srcclk = __HAL_RCC_GET_OSPI_SOURCE();
1983:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1984:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         switch(srcclk)
1985:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
1986:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_OSPICLKSOURCE_SYSCLK:
1987:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetSysClockFreq();
1988:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1989:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_OSPICLKSOURCE_MSI:
1990:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
1991:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1992:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             /*MSI frequency range in HZ*/
1993:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
1994:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1995:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 65


1996:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_OSPICLKSOURCE_PLL:
1997:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
1998:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1999:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
2000:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             {
2001:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               /* f(PLL Source) * PLLN / PLLM */
2002:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
2003:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR
2004:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               /* f(PLL48M1CLK) = f(VCO input) / PLLQ */
2005:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ
2006:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             }
2007:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
2008:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
2009:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         default:
2010:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           /* No clock source, frequency default init at 0 */
2011:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
2012:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
2013:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2014:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         break;
2015:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
2016:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2017:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* OCTOSPI1 || OCTOSPI2 */
2018:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2019:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     default:
2020:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
 1638              		.loc 1 2020 7
 1639 02ec 00F09DBD 		b	.L266
 1640              	.L321:
 1641              		.align	2
 1642              	.L320:
 1643 02f0 00100240 		.word	1073876992
 1644 02f4 90D00300 		.word	250000
 1645 02f8 00000000 		.word	MSIRangeTable
 1646 02fc 0024F400 		.word	16000000
 1647 0300 00127A00 		.word	8000000
 1648              	.L104:
1253:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
 1649              		.loc 1 1253 19
 1650 0304 B969     		ldr	r1, [r7, #24]
 1651 0306 4FF40060 		mov	r0, #2048
 1652 030a FFF7FEFF 		bl	RCCEx_GetSAIxPeriphCLKFreq
 1653 030e F861     		str	r0, [r7, #28]
1254:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 1654              		.loc 1 1254 7
 1655 0310 00F08EBD 		b	.L81
 1656              	.L103:
1261:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
 1657              		.loc 1 1261 19
 1658 0314 B969     		ldr	r1, [r7, #24]
 1659 0316 4FF48050 		mov	r0, #4096
 1660 031a FFF7FEFF 		bl	RCCEx_GetSAIxPeriphCLKFreq
 1661 031e F861     		str	r0, [r7, #28]
1262:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 1662              		.loc 1 1262 7
 1663 0320 00F086BD 		b	.L81
 1664              	.L100:
1280:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 66


 1665              		.loc 1 1280 18
 1666 0324 9A4B     		ldr	r3, .L322
 1667 0326 D3F88830 		ldr	r3, [r3, #136]
1280:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 1668              		.loc 1 1280 16
 1669 032a 03F04063 		and	r3, r3, #201326592
 1670 032e FB60     		str	r3, [r7, #12]
 1671 0330 FB68     		ldr	r3, [r7, #12]
 1672 0332 B3F1406F 		cmp	r3, #201326592
 1673 0336 15D0     		beq	.L118
 1674 0338 FB68     		ldr	r3, [r7, #12]
 1675 033a B3F1406F 		cmp	r3, #201326592
 1676 033e 00F29280 		bhi	.L267
 1677 0342 FB68     		ldr	r3, [r7, #12]
 1678 0344 B3F1006F 		cmp	r3, #134217728
 1679 0348 29D0     		beq	.L120
 1680 034a FB68     		ldr	r3, [r7, #12]
 1681 034c B3F1006F 		cmp	r3, #134217728
 1682 0350 00F28980 		bhi	.L267
 1683 0354 FB68     		ldr	r3, [r7, #12]
 1684 0356 002B     		cmp	r3, #0
 1685 0358 7BD0     		beq	.L121
 1686 035a FB68     		ldr	r3, [r7, #12]
 1687 035c B3F1806F 		cmp	r3, #67108864
 1688 0360 4AD0     		beq	.L122
1335:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         } /* switch(srcclk) */
 1689              		.loc 1 1335 11
 1690 0362 80E0     		b	.L267
 1691              	.L118:
1285:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 1692              		.loc 1 1285 14
 1693 0364 8A4B     		ldr	r3, .L322
 1694 0366 1B68     		ldr	r3, [r3]
 1695 0368 03F00203 		and	r3, r3, #2
1285:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 1696              		.loc 1 1285 13
 1697 036c 022B     		cmp	r3, #2
 1698 036e 7DD1     		bne	.L268
1288:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 1699              		.loc 1 1288 40
 1700 0370 874B     		ldr	r3, .L322
 1701 0372 1B68     		ldr	r3, [r3]
 1702 0374 03F00803 		and	r3, r3, #8
1288:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 1703              		.loc 1 1288 66
 1704 0378 002B     		cmp	r3, #0
 1705 037a 05D0     		beq	.L124
1288:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 1706              		.loc 1 1288 40 discriminator 1
 1707 037c 844B     		ldr	r3, .L322
 1708 037e 1B68     		ldr	r3, [r3]
1288:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 1709              		.loc 1 1288 66 discriminator 1
 1710 0380 1B09     		lsrs	r3, r3, #4
 1711 0382 03F00F03 		and	r3, r3, #15
 1712 0386 05E0     		b	.L125
 1713              	.L124:
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 67


1288:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 1714              		.loc 1 1288 40 discriminator 2
 1715 0388 814B     		ldr	r3, .L322
 1716 038a D3F89430 		ldr	r3, [r3, #148]
1288:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 1717              		.loc 1 1288 66 discriminator 2
 1718 038e 1B0A     		lsrs	r3, r3, #8
 1719 0390 03F00F03 		and	r3, r3, #15
 1720              	.L125:
1288:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 1721              		.loc 1 1288 23 discriminator 4
 1722 0394 7F4A     		ldr	r2, .L322+4
 1723 0396 52F82330 		ldr	r3, [r2, r3, lsl #2]
 1724 039a FB61     		str	r3, [r7, #28]
1290:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_CCIPR_CLK48SEL_1:  /* PLL ? */
 1725              		.loc 1 1290 11 discriminator 4
 1726 039c 66E0     		b	.L268
 1727              	.L120:
1292:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 1728              		.loc 1 1292 14
 1729 039e 7C4B     		ldr	r3, .L322
 1730 03a0 1B68     		ldr	r3, [r3]
 1731 03a2 03F00073 		and	r3, r3, #33554432
1292:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 1732              		.loc 1 1292 13
 1733 03a6 B3F1007F 		cmp	r3, #33554432
 1734 03aa 62D1     		bne	.L269
1294:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             {
 1735              		.loc 1 1294 16
 1736 03ac 784B     		ldr	r3, .L322
 1737 03ae DB68     		ldr	r3, [r3, #12]
 1738 03b0 03F48013 		and	r3, r3, #1048576
1294:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             {
 1739              		.loc 1 1294 15
 1740 03b4 B3F5801F 		cmp	r3, #1048576
 1741 03b8 5BD1     		bne	.L269
1297:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR
 1742              		.loc 1 1297 22
 1743 03ba 754B     		ldr	r3, .L322
 1744 03bc DB68     		ldr	r3, [r3, #12]
1297:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR
 1745              		.loc 1 1297 63
 1746 03be 1B0A     		lsrs	r3, r3, #8
1297:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR
 1747              		.loc 1 1297 20
 1748 03c0 03F07F03 		and	r3, r3, #127
 1749 03c4 BB60     		str	r3, [r7, #8]
1298:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               /* f(PLL48M1CLK) = f(VCO input) / PLLQ */
 1750              		.loc 1 1298 33
 1751 03c6 BB69     		ldr	r3, [r7, #24]
 1752 03c8 BA68     		ldr	r2, [r7, #8]
 1753 03ca 03FB02F2 		mul	r2, r3, r2
1298:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               /* f(PLL48M1CLK) = f(VCO input) / PLLQ */
 1754              		.loc 1 1298 45
 1755 03ce 704B     		ldr	r3, .L322
 1756 03d0 DB68     		ldr	r3, [r3, #12]
1298:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               /* f(PLL48M1CLK) = f(VCO input) / PLLQ */
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 68


 1757              		.loc 1 1298 86
 1758 03d2 1B09     		lsrs	r3, r3, #4
 1759 03d4 03F00F03 		and	r3, r3, #15
1298:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               /* f(PLL48M1CLK) = f(VCO input) / PLLQ */
 1760              		.loc 1 1298 111
 1761 03d8 0133     		adds	r3, r3, #1
1298:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               /* f(PLL48M1CLK) = f(VCO input) / PLLQ */
 1762              		.loc 1 1298 22
 1763 03da B2FBF3F3 		udiv	r3, r2, r3
 1764 03de BB61     		str	r3, [r7, #24]
1300:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             }
 1765              		.loc 1 1300 40
 1766 03e0 6B4B     		ldr	r3, .L322
 1767 03e2 DB68     		ldr	r3, [r3, #12]
1300:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             }
 1768              		.loc 1 1300 81
 1769 03e4 5B0D     		lsrs	r3, r3, #21
 1770 03e6 03F00303 		and	r3, r3, #3
1300:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             }
 1771              		.loc 1 1300 106
 1772 03ea 0133     		adds	r3, r3, #1
1300:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             }
 1773              		.loc 1 1300 112
 1774 03ec 5B00     		lsls	r3, r3, #1
1300:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             }
 1775              		.loc 1 1300 25
 1776 03ee BA69     		ldr	r2, [r7, #24]
 1777 03f0 B2FBF3F3 		udiv	r3, r2, r3
 1778 03f4 FB61     		str	r3, [r7, #28]
1303:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI1_SUPPORT)
 1779              		.loc 1 1303 11
 1780 03f6 3CE0     		b	.L269
 1781              	.L122:
1306:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 1782              		.loc 1 1306 14
 1783 03f8 654B     		ldr	r3, .L322
 1784 03fa 1B68     		ldr	r3, [r3]
 1785 03fc 03F00063 		and	r3, r3, #134217728
1306:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 1786              		.loc 1 1306 13
 1787 0400 B3F1006F 		cmp	r3, #134217728
 1788 0404 38D1     		bne	.L270
1308:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             {
 1789              		.loc 1 1308 16
 1790 0406 624B     		ldr	r3, .L322
 1791 0408 1B69     		ldr	r3, [r3, #16]
 1792 040a 03F48013 		and	r3, r3, #1048576
1308:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             {
 1793              		.loc 1 1308 15
 1794 040e B3F5801F 		cmp	r3, #1048576
 1795 0412 31D1     		bne	.L270
1310:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
 1796              		.loc 1 1310 22
 1797 0414 5E4B     		ldr	r3, .L322
 1798 0416 1B69     		ldr	r3, [r3, #16]
1310:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
 1799              		.loc 1 1310 75
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 69


 1800 0418 1B0A     		lsrs	r3, r3, #8
1310:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
 1801              		.loc 1 1310 20
 1802 041a 03F07F03 		and	r3, r3, #127
 1803 041e BB60     		str	r3, [r7, #8]
1314:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #else
 1804              		.loc 1 1314 33
 1805 0420 BB69     		ldr	r3, [r7, #24]
 1806 0422 BA68     		ldr	r2, [r7, #8]
 1807 0424 03FB02F2 		mul	r2, r3, r2
1314:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #else
 1808              		.loc 1 1314 45
 1809 0428 594B     		ldr	r3, .L322
 1810 042a 1B69     		ldr	r3, [r3, #16]
1314:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #else
 1811              		.loc 1 1314 98
 1812 042c 1B09     		lsrs	r3, r3, #4
 1813 042e 03F00F03 		and	r3, r3, #15
1314:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #else
 1814              		.loc 1 1314 131
 1815 0432 0133     		adds	r3, r3, #1
1314:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #else
 1816              		.loc 1 1314 22
 1817 0434 B2FBF3F3 		udiv	r3, r2, r3
 1818 0438 BB61     		str	r3, [r7, #24]
1320:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             }
 1819              		.loc 1 1320 40
 1820 043a 554B     		ldr	r3, .L322
 1821 043c 1B69     		ldr	r3, [r3, #16]
1320:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             }
 1822              		.loc 1 1320 93
 1823 043e 5B0D     		lsrs	r3, r3, #21
 1824 0440 03F00303 		and	r3, r3, #3
1320:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             }
 1825              		.loc 1 1320 126
 1826 0444 0133     		adds	r3, r3, #1
1320:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             }
 1827              		.loc 1 1320 132
 1828 0446 5B00     		lsls	r3, r3, #1
1320:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             }
 1829              		.loc 1 1320 25
 1830 0448 BA69     		ldr	r2, [r7, #24]
 1831 044a B2FBF3F3 		udiv	r3, r2, r3
 1832 044e FB61     		str	r3, [r7, #28]
1323:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI1_SUPPORT */
 1833              		.loc 1 1323 11
 1834 0450 12E0     		b	.L270
 1835              	.L121:
1327:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 1836              		.loc 1 1327 14
 1837 0452 4F4B     		ldr	r3, .L322
 1838 0454 D3F89830 		ldr	r3, [r3, #152]
 1839 0458 03F00203 		and	r3, r3, #2
1327:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 1840              		.loc 1 1327 13
 1841 045c 022B     		cmp	r3, #2
 1842 045e 0ED1     		bne	.L271
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 70


1329:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 1843              		.loc 1 1329 23
 1844 0460 4D4B     		ldr	r3, .L322+8
 1845 0462 FB61     		str	r3, [r7, #28]
1331:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_HSI48_SUPPORT */
 1846              		.loc 1 1331 11
 1847 0464 0BE0     		b	.L271
 1848              	.L267:
1335:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         } /* switch(srcclk) */
 1849              		.loc 1 1335 11
 1850 0466 00BF     		nop
 1851 0468 00F0E2BC 		b	.L81
 1852              	.L268:
1290:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_CCIPR_CLK48SEL_1:  /* PLL ? */
 1853              		.loc 1 1290 11
 1854 046c 00BF     		nop
 1855 046e 00F0DFBC 		b	.L81
 1856              	.L269:
1303:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI1_SUPPORT)
 1857              		.loc 1 1303 11
 1858 0472 00BF     		nop
 1859 0474 00F0DCBC 		b	.L81
 1860              	.L270:
1323:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI1_SUPPORT */
 1861              		.loc 1 1323 11
 1862 0478 00BF     		nop
 1863 047a 00F0D9BC 		b	.L81
 1864              	.L271:
1331:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_HSI48_SUPPORT */
 1865              		.loc 1 1331 11
 1866 047e 00BF     		nop
1337:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 1867              		.loc 1 1337 9
 1868 0480 00F0D6BC 		b	.L81
 1869              	.L99:
1344:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 1870              		.loc 1 1344 10
 1871 0484 424B     		ldr	r3, .L322
 1872 0486 D3F89C30 		ldr	r3, [r3, #156]
 1873 048a 03F48043 		and	r3, r3, #16384
1344:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 1874              		.loc 1 1344 9
 1875 048e B3F5804F 		cmp	r3, #16384
 1876 0492 3DD1     		bne	.L130
1346:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
 1877              		.loc 1 1346 12
 1878 0494 3E4B     		ldr	r3, .L322
 1879 0496 1B68     		ldr	r3, [r3]
 1880 0498 03F00073 		and	r3, r3, #33554432
1346:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
 1881              		.loc 1 1346 11
 1882 049c B3F1007F 		cmp	r3, #33554432
 1883 04a0 40F0C584 		bne	.L272
1348:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 1884              		.loc 1 1348 14
 1885 04a4 3A4B     		ldr	r3, .L322
 1886 04a6 DB68     		ldr	r3, [r3, #12]
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 71


 1887 04a8 03F48033 		and	r3, r3, #65536
1348:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 1888              		.loc 1 1348 13
 1889 04ac B3F5803F 		cmp	r3, #65536
 1890 04b0 40F0BD84 		bne	.L272
1351:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_P
 1891              		.loc 1 1351 20
 1892 04b4 364B     		ldr	r3, .L322
 1893 04b6 DB68     		ldr	r3, [r3, #12]
1351:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_P
 1894              		.loc 1 1351 61
 1895 04b8 1B0A     		lsrs	r3, r3, #8
1351:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_P
 1896              		.loc 1 1351 18
 1897 04ba 03F07F03 		and	r3, r3, #127
 1898 04be BB60     		str	r3, [r7, #8]
1352:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             /* f(PLLSAI3CLK) = f(VCO input) / PLLP */
 1899              		.loc 1 1352 31
 1900 04c0 BB69     		ldr	r3, [r7, #24]
 1901 04c2 BA68     		ldr	r2, [r7, #8]
 1902 04c4 03FB02F2 		mul	r2, r3, r2
1352:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             /* f(PLLSAI3CLK) = f(VCO input) / PLLP */
 1903              		.loc 1 1352 43
 1904 04c8 314B     		ldr	r3, .L322
 1905 04ca DB68     		ldr	r3, [r3, #12]
1352:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             /* f(PLLSAI3CLK) = f(VCO input) / PLLP */
 1906              		.loc 1 1352 84
 1907 04cc 1B09     		lsrs	r3, r3, #4
 1908 04ce 03F00F03 		and	r3, r3, #15
1352:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             /* f(PLLSAI3CLK) = f(VCO input) / PLLP */
 1909              		.loc 1 1352 109
 1910 04d2 0133     		adds	r3, r3, #1
1352:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             /* f(PLLSAI3CLK) = f(VCO input) / PLLP */
 1911              		.loc 1 1352 20
 1912 04d4 B2FBF3F3 		udiv	r3, r2, r3
 1913 04d8 BB61     		str	r3, [r7, #24]
1354:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             if(pllp == 0U)
 1914              		.loc 1 1354 20
 1915 04da 2D4B     		ldr	r3, .L322
 1916 04dc DB68     		ldr	r3, [r3, #12]
1354:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             if(pllp == 0U)
 1917              		.loc 1 1354 64
 1918 04de DB0E     		lsrs	r3, r3, #27
1354:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             if(pllp == 0U)
 1919              		.loc 1 1354 18
 1920 04e0 03F01F03 		and	r3, r3, #31
 1921 04e4 7B61     		str	r3, [r7, #20]
1355:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             {
 1922              		.loc 1 1355 15
 1923 04e6 7B69     		ldr	r3, [r7, #20]
 1924 04e8 002B     		cmp	r3, #0
 1925 04ea 0AD1     		bne	.L132
1357:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               {
 1926              		.loc 1 1357 18
 1927 04ec 284B     		ldr	r3, .L322
 1928 04ee DB68     		ldr	r3, [r3, #12]
 1929 04f0 03F40033 		and	r3, r3, #131072
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 72


1357:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               {
 1930              		.loc 1 1357 17
 1931 04f4 002B     		cmp	r3, #0
 1932 04f6 02D0     		beq	.L133
1359:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               }
 1933              		.loc 1 1359 22
 1934 04f8 1123     		movs	r3, #17
 1935 04fa 7B61     		str	r3, [r7, #20]
 1936 04fc 01E0     		b	.L132
 1937              	.L133:
1363:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               }
 1938              		.loc 1 1363 22
 1939 04fe 0723     		movs	r3, #7
 1940 0500 7B61     		str	r3, [r7, #20]
 1941              	.L132:
1366:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 1942              		.loc 1 1366 23
 1943 0502 BA69     		ldr	r2, [r7, #24]
 1944 0504 7B69     		ldr	r3, [r7, #20]
 1945 0506 B2FBF3F3 		udiv	r3, r2, r3
 1946 050a FB61     		str	r3, [r7, #28]
1420:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 1947              		.loc 1 1420 7
 1948 050c 00F08FBC 		b	.L272
 1949              	.L130:
1372:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 1950              		.loc 1 1372 18
 1951 0510 1F4B     		ldr	r3, .L322
 1952 0512 D3F88830 		ldr	r3, [r3, #136]
1372:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 1953              		.loc 1 1372 16
 1954 0516 03F04063 		and	r3, r3, #201326592
 1955 051a FB60     		str	r3, [r7, #12]
 1956 051c FB68     		ldr	r3, [r7, #12]
 1957 051e B3F1406F 		cmp	r3, #201326592
 1958 0522 16D0     		beq	.L134
 1959 0524 FB68     		ldr	r3, [r7, #12]
 1960 0526 B3F1406F 		cmp	r3, #201326592
 1961 052a 00F29B80 		bhi	.L273
 1962 052e FB68     		ldr	r3, [r7, #12]
 1963 0530 B3F1006F 		cmp	r3, #134217728
 1964 0534 32D0     		beq	.L136
 1965 0536 FB68     		ldr	r3, [r7, #12]
 1966 0538 B3F1006F 		cmp	r3, #134217728
 1967 053c 00F29280 		bhi	.L273
 1968 0540 FB68     		ldr	r3, [r7, #12]
 1969 0542 002B     		cmp	r3, #0
 1970 0544 00F08480 		beq	.L137
 1971 0548 FB68     		ldr	r3, [r7, #12]
 1972 054a B3F1806F 		cmp	r3, #67108864
 1973 054e 52D0     		beq	.L138
1417:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         } /* switch(srcclk) */
 1974              		.loc 1 1417 11
 1975 0550 88E0     		b	.L273
 1976              	.L134:
1377:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 1977              		.loc 1 1377 14
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 73


 1978 0552 0F4B     		ldr	r3, .L322
 1979 0554 1B68     		ldr	r3, [r3]
 1980 0556 03F00203 		and	r3, r3, #2
1377:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 1981              		.loc 1 1377 13
 1982 055a 022B     		cmp	r3, #2
 1983 055c 40F08480 		bne	.L274
1380:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 1984              		.loc 1 1380 40
 1985 0560 0B4B     		ldr	r3, .L322
 1986 0562 1B68     		ldr	r3, [r3]
 1987 0564 03F00803 		and	r3, r3, #8
1380:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 1988              		.loc 1 1380 66
 1989 0568 002B     		cmp	r3, #0
 1990 056a 05D0     		beq	.L140
1380:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 1991              		.loc 1 1380 40 discriminator 1
 1992 056c 084B     		ldr	r3, .L322
 1993 056e 1B68     		ldr	r3, [r3]
1380:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 1994              		.loc 1 1380 66 discriminator 1
 1995 0570 1B09     		lsrs	r3, r3, #4
 1996 0572 03F00F03 		and	r3, r3, #15
 1997 0576 05E0     		b	.L141
 1998              	.L140:
1380:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 1999              		.loc 1 1380 40 discriminator 2
 2000 0578 054B     		ldr	r3, .L322
 2001 057a D3F89430 		ldr	r3, [r3, #148]
1380:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 2002              		.loc 1 1380 66 discriminator 2
 2003 057e 1B0A     		lsrs	r3, r3, #8
 2004 0580 03F00F03 		and	r3, r3, #15
 2005              	.L141:
1380:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 2006              		.loc 1 1380 23 discriminator 4
 2007 0584 034A     		ldr	r2, .L322+4
 2008 0586 52F82330 		ldr	r3, [r2, r3, lsl #2]
 2009 058a FB61     		str	r3, [r7, #28]
1382:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_CCIPR_CLK48SEL_1:  /* PLL "Q" ? */
 2010              		.loc 1 1382 11 discriminator 4
 2011 058c 6CE0     		b	.L274
 2012              	.L323:
 2013 058e 00BF     		.align	2
 2014              	.L322:
 2015 0590 00100240 		.word	1073876992
 2016 0594 00000000 		.word	MSIRangeTable
 2017 0598 006CDC02 		.word	48000000
 2018              	.L136:
1384:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 2019              		.loc 1 1384 14
 2020 059c A54B     		ldr	r3, .L324
 2021 059e 1B68     		ldr	r3, [r3]
 2022 05a0 03F00073 		and	r3, r3, #33554432
1384:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 2023              		.loc 1 1384 13
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 74


 2024 05a4 B3F1007F 		cmp	r3, #33554432
 2025 05a8 60D1     		bne	.L275
1386:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             {
 2026              		.loc 1 1386 16
 2027 05aa A24B     		ldr	r3, .L324
 2028 05ac DB68     		ldr	r3, [r3, #12]
 2029 05ae 03F48013 		and	r3, r3, #1048576
1386:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             {
 2030              		.loc 1 1386 15
 2031 05b2 B3F5801F 		cmp	r3, #1048576
 2032 05b6 59D1     		bne	.L275
1389:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR
 2033              		.loc 1 1389 22
 2034 05b8 9E4B     		ldr	r3, .L324
 2035 05ba DB68     		ldr	r3, [r3, #12]
1389:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR
 2036              		.loc 1 1389 63
 2037 05bc 1B0A     		lsrs	r3, r3, #8
1389:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR
 2038              		.loc 1 1389 20
 2039 05be 03F07F03 		and	r3, r3, #127
 2040 05c2 BB60     		str	r3, [r7, #8]
1390:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               /* f(PLL48M1CLK) = f(VCO input) / PLLQ */
 2041              		.loc 1 1390 33
 2042 05c4 BB69     		ldr	r3, [r7, #24]
 2043 05c6 BA68     		ldr	r2, [r7, #8]
 2044 05c8 03FB02F2 		mul	r2, r3, r2
1390:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               /* f(PLL48M1CLK) = f(VCO input) / PLLQ */
 2045              		.loc 1 1390 45
 2046 05cc 994B     		ldr	r3, .L324
 2047 05ce DB68     		ldr	r3, [r3, #12]
1390:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               /* f(PLL48M1CLK) = f(VCO input) / PLLQ */
 2048              		.loc 1 1390 86
 2049 05d0 1B09     		lsrs	r3, r3, #4
 2050 05d2 03F00F03 		and	r3, r3, #15
1390:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               /* f(PLL48M1CLK) = f(VCO input) / PLLQ */
 2051              		.loc 1 1390 111
 2052 05d6 0133     		adds	r3, r3, #1
1390:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               /* f(PLL48M1CLK) = f(VCO input) / PLLQ */
 2053              		.loc 1 1390 22
 2054 05d8 B2FBF3F3 		udiv	r3, r2, r3
 2055 05dc BB61     		str	r3, [r7, #24]
1392:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             }
 2056              		.loc 1 1392 40
 2057 05de 954B     		ldr	r3, .L324
 2058 05e0 DB68     		ldr	r3, [r3, #12]
1392:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             }
 2059              		.loc 1 1392 81
 2060 05e2 5B0D     		lsrs	r3, r3, #21
 2061 05e4 03F00303 		and	r3, r3, #3
1392:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             }
 2062              		.loc 1 1392 106
 2063 05e8 0133     		adds	r3, r3, #1
1392:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             }
 2064              		.loc 1 1392 112
 2065 05ea 5B00     		lsls	r3, r3, #1
1392:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             }
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 75


 2066              		.loc 1 1392 25
 2067 05ec BA69     		ldr	r2, [r7, #24]
 2068 05ee B2FBF3F3 		udiv	r3, r2, r3
 2069 05f2 FB61     		str	r3, [r7, #28]
1395:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_CCIPR_CLK48SEL_0:  /* PLLSAI1 ? */
 2070              		.loc 1 1395 11
 2071 05f4 3AE0     		b	.L275
 2072              	.L138:
1397:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 2073              		.loc 1 1397 14
 2074 05f6 8F4B     		ldr	r3, .L324
 2075 05f8 1B68     		ldr	r3, [r3]
 2076 05fa 03F00063 		and	r3, r3, #134217728
1397:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 2077              		.loc 1 1397 13
 2078 05fe B3F1006F 		cmp	r3, #134217728
 2079 0602 35D1     		bne	.L276
1399:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             {
 2080              		.loc 1 1399 16
 2081 0604 8B4B     		ldr	r3, .L324
 2082 0606 1B69     		ldr	r3, [r3, #16]
 2083 0608 03F48013 		and	r3, r3, #1048576
1399:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             {
 2084              		.loc 1 1399 15
 2085 060c B3F5801F 		cmp	r3, #1048576
 2086 0610 2ED1     		bne	.L276
1402:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >>
 2087              		.loc 1 1402 22
 2088 0612 884B     		ldr	r3, .L324
 2089 0614 1B69     		ldr	r3, [r3, #16]
1402:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >>
 2090              		.loc 1 1402 75
 2091 0616 1B0A     		lsrs	r3, r3, #8
1402:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >>
 2092              		.loc 1 1402 20
 2093 0618 03F07F03 		and	r3, r3, #127
 2094 061c BB60     		str	r3, [r7, #8]
1403:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               /* f(PLL48M2CLK) = f(VCOSAI1 input) / PLLSAI1Q */
 2095              		.loc 1 1403 33
 2096 061e BB69     		ldr	r3, [r7, #24]
 2097 0620 BA68     		ldr	r2, [r7, #8]
 2098 0622 03FB02F2 		mul	r2, r3, r2
1403:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               /* f(PLL48M2CLK) = f(VCOSAI1 input) / PLLSAI1Q */
 2099              		.loc 1 1403 45
 2100 0626 834B     		ldr	r3, .L324
 2101 0628 1B69     		ldr	r3, [r3, #16]
1403:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               /* f(PLL48M2CLK) = f(VCOSAI1 input) / PLLSAI1Q */
 2102              		.loc 1 1403 98
 2103 062a 1B09     		lsrs	r3, r3, #4
 2104 062c 03F00F03 		and	r3, r3, #15
1403:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               /* f(PLL48M2CLK) = f(VCOSAI1 input) / PLLSAI1Q */
 2105              		.loc 1 1403 131
 2106 0630 0133     		adds	r3, r3, #1
1403:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               /* f(PLL48M2CLK) = f(VCOSAI1 input) / PLLSAI1Q */
 2107              		.loc 1 1403 22
 2108 0632 B2FBF3F3 		udiv	r3, r2, r3
 2109 0636 BB61     		str	r3, [r7, #24]
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 76


1405:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             }
 2110              		.loc 1 1405 40
 2111 0638 7E4B     		ldr	r3, .L324
 2112 063a 1B69     		ldr	r3, [r3, #16]
1405:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             }
 2113              		.loc 1 1405 93
 2114 063c 5B0D     		lsrs	r3, r3, #21
 2115 063e 03F00303 		and	r3, r3, #3
1405:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             }
 2116              		.loc 1 1405 126
 2117 0642 0133     		adds	r3, r3, #1
1405:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             }
 2118              		.loc 1 1405 132
 2119 0644 5B00     		lsls	r3, r3, #1
1405:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             }
 2120              		.loc 1 1405 25
 2121 0646 BA69     		ldr	r2, [r7, #24]
 2122 0648 B2FBF3F3 		udiv	r3, r2, r3
 2123 064c FB61     		str	r3, [r7, #28]
1408:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case 0U:
 2124              		.loc 1 1408 11
 2125 064e 0FE0     		b	.L276
 2126              	.L137:
1410:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 2127              		.loc 1 1410 14
 2128 0650 784B     		ldr	r3, .L324
 2129 0652 D3F89830 		ldr	r3, [r3, #152]
 2130 0656 03F00203 		and	r3, r3, #2
1410:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 2131              		.loc 1 1410 13
 2132 065a 022B     		cmp	r3, #2
 2133 065c 0AD1     		bne	.L277
1412:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 2134              		.loc 1 1412 23
 2135 065e 764B     		ldr	r3, .L324+4
 2136 0660 FB61     		str	r3, [r7, #28]
1414:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         default:
 2137              		.loc 1 1414 11
 2138 0662 07E0     		b	.L277
 2139              	.L273:
1417:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         } /* switch(srcclk) */
 2140              		.loc 1 1417 11
 2141 0664 00BF     		nop
 2142 0666 E2E3     		b	.L272
 2143              	.L274:
1382:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_CCIPR_CLK48SEL_1:  /* PLL "Q" ? */
 2144              		.loc 1 1382 11
 2145 0668 00BF     		nop
 2146 066a E0E3     		b	.L272
 2147              	.L275:
1395:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_CCIPR_CLK48SEL_0:  /* PLLSAI1 ? */
 2148              		.loc 1 1395 11
 2149 066c 00BF     		nop
 2150 066e DEE3     		b	.L272
 2151              	.L276:
1408:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case 0U:
 2152              		.loc 1 1408 11
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 77


 2153 0670 00BF     		nop
 2154 0672 DCE3     		b	.L272
 2155              	.L277:
1414:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         default:
 2156              		.loc 1 1414 11
 2157 0674 00BF     		nop
1420:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 2158              		.loc 1 1420 7
 2159 0676 DAE3     		b	.L272
 2160              	.L116:
1427:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 2161              		.loc 1 1427 18
 2162 0678 6E4B     		ldr	r3, .L324
 2163 067a D3F88830 		ldr	r3, [r3, #136]
1427:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 2164              		.loc 1 1427 16
 2165 067e 03F00303 		and	r3, r3, #3
 2166 0682 FB60     		str	r3, [r7, #12]
 2167 0684 FB68     		ldr	r3, [r7, #12]
 2168 0686 032B     		cmp	r3, #3
 2169 0688 27D8     		bhi	.L278
 2170 068a 01A2     		adr	r2, .L147
 2171 068c 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 2172              		.p2align 2
 2173              	.L147:
 2174 0690 A1060000 		.word	.L150+1
 2175 0694 A9060000 		.word	.L149+1
 2176 0698 B1060000 		.word	.L148+1
 2177 069c C5060000 		.word	.L146+1
 2178              		.p2align 1
 2179              	.L150:
1432:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
 2180              		.loc 1 1432 23
 2181 06a0 FFF7FEFF 		bl	HAL_RCC_GetPCLK2Freq
 2182 06a4 F861     		str	r0, [r7, #28]
1433:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_USART1CLKSOURCE_SYSCLK:
 2183              		.loc 1 1433 11
 2184 06a6 1DE0     		b	.L151
 2185              	.L149:
1435:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
 2186              		.loc 1 1435 23
 2187 06a8 FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 2188 06ac F861     		str	r0, [r7, #28]
1436:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_USART1CLKSOURCE_HSI:
 2189              		.loc 1 1436 11
 2190 06ae 19E0     		b	.L151
 2191              	.L148:
1438:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 2192              		.loc 1 1438 14
 2193 06b0 604B     		ldr	r3, .L324
 2194 06b2 1B68     		ldr	r3, [r3]
 2195 06b4 03F48063 		and	r3, r3, #1024
1438:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 2196              		.loc 1 1438 13
 2197 06b8 B3F5806F 		cmp	r3, #1024
 2198 06bc 0FD1     		bne	.L279
1440:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 78


 2199              		.loc 1 1440 23
 2200 06be 5F4B     		ldr	r3, .L324+8
 2201 06c0 FB61     		str	r3, [r7, #28]
1442:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_USART1CLKSOURCE_LSE:
 2202              		.loc 1 1442 11
 2203 06c2 0CE0     		b	.L279
 2204              	.L146:
1444:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 2205              		.loc 1 1444 14
 2206 06c4 5B4B     		ldr	r3, .L324
 2207 06c6 D3F89030 		ldr	r3, [r3, #144]
 2208 06ca 03F00203 		and	r3, r3, #2
1444:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 2209              		.loc 1 1444 13
 2210 06ce 022B     		cmp	r3, #2
 2211 06d0 07D1     		bne	.L280
1446:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 2212              		.loc 1 1446 23
 2213 06d2 4FF40043 		mov	r3, #32768
 2214 06d6 FB61     		str	r3, [r7, #28]
1448:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         default:
 2215              		.loc 1 1448 11
 2216 06d8 03E0     		b	.L280
 2217              	.L278:
1451:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
 2218              		.loc 1 1451 11
 2219 06da 00BF     		nop
 2220 06dc A8E3     		b	.L81
 2221              	.L279:
1442:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_USART1CLKSOURCE_LSE:
 2222              		.loc 1 1442 11
 2223 06de 00BF     		nop
 2224 06e0 A6E3     		b	.L81
 2225              	.L280:
1448:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         default:
 2226              		.loc 1 1448 11
 2227 06e2 00BF     		nop
 2228              	.L151:
1454:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 2229              		.loc 1 1454 9
 2230 06e4 A4E3     		b	.L81
 2231              	.L115:
1460:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 2232              		.loc 1 1460 18
 2233 06e6 534B     		ldr	r3, .L324
 2234 06e8 D3F88830 		ldr	r3, [r3, #136]
1460:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 2235              		.loc 1 1460 16
 2236 06ec 03F00C03 		and	r3, r3, #12
 2237 06f0 FB60     		str	r3, [r7, #12]
 2238 06f2 FB68     		ldr	r3, [r7, #12]
 2239 06f4 0C2B     		cmp	r3, #12
 2240 06f6 3AD8     		bhi	.L281
 2241 06f8 01A2     		adr	r2, .L156
 2242 06fa 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 2243 06fe 00BF     		.p2align 2
 2244              	.L156:
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 79


 2245 0700 35070000 		.word	.L159+1
 2246 0704 6F070000 		.word	.L281+1
 2247 0708 6F070000 		.word	.L281+1
 2248 070c 6F070000 		.word	.L281+1
 2249 0710 3D070000 		.word	.L158+1
 2250 0714 6F070000 		.word	.L281+1
 2251 0718 6F070000 		.word	.L281+1
 2252 071c 6F070000 		.word	.L281+1
 2253 0720 45070000 		.word	.L157+1
 2254 0724 6F070000 		.word	.L281+1
 2255 0728 6F070000 		.word	.L281+1
 2256 072c 6F070000 		.word	.L281+1
 2257 0730 59070000 		.word	.L155+1
 2258              		.p2align 1
 2259              	.L159:
1465:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
 2260              		.loc 1 1465 23
 2261 0734 FFF7FEFF 		bl	HAL_RCC_GetPCLK1Freq
 2262 0738 F861     		str	r0, [r7, #28]
1466:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_USART2CLKSOURCE_SYSCLK:
 2263              		.loc 1 1466 11
 2264 073a 1DE0     		b	.L160
 2265              	.L158:
1468:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
 2266              		.loc 1 1468 23
 2267 073c FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 2268 0740 F861     		str	r0, [r7, #28]
1469:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_USART2CLKSOURCE_HSI:
 2269              		.loc 1 1469 11
 2270 0742 19E0     		b	.L160
 2271              	.L157:
1471:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 2272              		.loc 1 1471 14
 2273 0744 3B4B     		ldr	r3, .L324
 2274 0746 1B68     		ldr	r3, [r3]
 2275 0748 03F48063 		and	r3, r3, #1024
1471:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 2276              		.loc 1 1471 13
 2277 074c B3F5806F 		cmp	r3, #1024
 2278 0750 0FD1     		bne	.L282
1473:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 2279              		.loc 1 1473 23
 2280 0752 3A4B     		ldr	r3, .L324+8
 2281 0754 FB61     		str	r3, [r7, #28]
1475:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_USART2CLKSOURCE_LSE:
 2282              		.loc 1 1475 11
 2283 0756 0CE0     		b	.L282
 2284              	.L155:
1477:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 2285              		.loc 1 1477 14
 2286 0758 364B     		ldr	r3, .L324
 2287 075a D3F89030 		ldr	r3, [r3, #144]
 2288 075e 03F00203 		and	r3, r3, #2
1477:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 2289              		.loc 1 1477 13
 2290 0762 022B     		cmp	r3, #2
 2291 0764 07D1     		bne	.L283
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 80


1479:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 2292              		.loc 1 1479 23
 2293 0766 4FF40043 		mov	r3, #32768
 2294 076a FB61     		str	r3, [r7, #28]
1481:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         default:
 2295              		.loc 1 1481 11
 2296 076c 03E0     		b	.L283
 2297              	.L281:
1484:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
 2298              		.loc 1 1484 11
 2299 076e 00BF     		nop
 2300 0770 5EE3     		b	.L81
 2301              	.L282:
1475:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_USART2CLKSOURCE_LSE:
 2302              		.loc 1 1475 11
 2303 0772 00BF     		nop
 2304 0774 5CE3     		b	.L81
 2305              	.L283:
1481:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         default:
 2306              		.loc 1 1481 11
 2307 0776 00BF     		nop
 2308              	.L160:
1487:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 2309              		.loc 1 1487 9
 2310 0778 5AE3     		b	.L81
 2311              	.L114:
1495:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 2312              		.loc 1 1495 18
 2313 077a 2E4B     		ldr	r3, .L324
 2314 077c D3F88830 		ldr	r3, [r3, #136]
1495:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 2315              		.loc 1 1495 16
 2316 0780 03F03003 		and	r3, r3, #48
 2317 0784 FB60     		str	r3, [r7, #12]
 2318 0786 FB68     		ldr	r3, [r7, #12]
 2319 0788 302B     		cmp	r3, #48
 2320 078a 21D0     		beq	.L163
 2321 078c FB68     		ldr	r3, [r7, #12]
 2322 078e 302B     		cmp	r3, #48
 2323 0790 29D8     		bhi	.L284
 2324 0792 FB68     		ldr	r3, [r7, #12]
 2325 0794 202B     		cmp	r3, #32
 2326 0796 11D0     		beq	.L165
 2327 0798 FB68     		ldr	r3, [r7, #12]
 2328 079a 202B     		cmp	r3, #32
 2329 079c 23D8     		bhi	.L284
 2330 079e FB68     		ldr	r3, [r7, #12]
 2331 07a0 002B     		cmp	r3, #0
 2332 07a2 03D0     		beq	.L166
 2333 07a4 FB68     		ldr	r3, [r7, #12]
 2334 07a6 102B     		cmp	r3, #16
 2335 07a8 04D0     		beq	.L167
1519:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
 2336              		.loc 1 1519 11
 2337 07aa 1CE0     		b	.L284
 2338              	.L166:
1500:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 81


 2339              		.loc 1 1500 23
 2340 07ac FFF7FEFF 		bl	HAL_RCC_GetPCLK1Freq
 2341 07b0 F861     		str	r0, [r7, #28]
1501:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_USART3CLKSOURCE_SYSCLK:
 2342              		.loc 1 1501 11
 2343 07b2 1DE0     		b	.L168
 2344              	.L167:
1503:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
 2345              		.loc 1 1503 23
 2346 07b4 FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 2347 07b8 F861     		str	r0, [r7, #28]
1504:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_USART3CLKSOURCE_HSI:
 2348              		.loc 1 1504 11
 2349 07ba 19E0     		b	.L168
 2350              	.L165:
1506:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 2351              		.loc 1 1506 14
 2352 07bc 1D4B     		ldr	r3, .L324
 2353 07be 1B68     		ldr	r3, [r3]
 2354 07c0 03F48063 		and	r3, r3, #1024
1506:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 2355              		.loc 1 1506 13
 2356 07c4 B3F5806F 		cmp	r3, #1024
 2357 07c8 0FD1     		bne	.L285
1508:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 2358              		.loc 1 1508 23
 2359 07ca 1C4B     		ldr	r3, .L324+8
 2360 07cc FB61     		str	r3, [r7, #28]
1510:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_USART3CLKSOURCE_LSE:
 2361              		.loc 1 1510 11
 2362 07ce 0CE0     		b	.L285
 2363              	.L163:
1512:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 2364              		.loc 1 1512 14
 2365 07d0 184B     		ldr	r3, .L324
 2366 07d2 D3F89030 		ldr	r3, [r3, #144]
 2367 07d6 03F00203 		and	r3, r3, #2
1512:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 2368              		.loc 1 1512 13
 2369 07da 022B     		cmp	r3, #2
 2370 07dc 07D1     		bne	.L286
1514:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 2371              		.loc 1 1514 23
 2372 07de 4FF40043 		mov	r3, #32768
 2373 07e2 FB61     		str	r3, [r7, #28]
1516:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         default:
 2374              		.loc 1 1516 11
 2375 07e4 03E0     		b	.L286
 2376              	.L284:
1519:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
 2377              		.loc 1 1519 11
 2378 07e6 00BF     		nop
 2379 07e8 22E3     		b	.L81
 2380              	.L285:
1510:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_USART3CLKSOURCE_LSE:
 2381              		.loc 1 1510 11
 2382 07ea 00BF     		nop
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 82


 2383 07ec 20E3     		b	.L81
 2384              	.L286:
1516:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         default:
 2385              		.loc 1 1516 11
 2386 07ee 00BF     		nop
 2387              	.L168:
1522:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 2388              		.loc 1 1522 9
 2389 07f0 1EE3     		b	.L81
 2390              	.L113:
1532:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 2391              		.loc 1 1532 18
 2392 07f2 104B     		ldr	r3, .L324
 2393 07f4 D3F88830 		ldr	r3, [r3, #136]
1532:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 2394              		.loc 1 1532 16
 2395 07f8 03F0C003 		and	r3, r3, #192
 2396 07fc FB60     		str	r3, [r7, #12]
 2397 07fe FB68     		ldr	r3, [r7, #12]
 2398 0800 C02B     		cmp	r3, #192
 2399 0802 27D0     		beq	.L171
 2400 0804 FB68     		ldr	r3, [r7, #12]
 2401 0806 C02B     		cmp	r3, #192
 2402 0808 2FD8     		bhi	.L287
 2403 080a FB68     		ldr	r3, [r7, #12]
 2404 080c 802B     		cmp	r3, #128
 2405 080e 17D0     		beq	.L173
 2406 0810 FB68     		ldr	r3, [r7, #12]
 2407 0812 802B     		cmp	r3, #128
 2408 0814 29D8     		bhi	.L287
 2409 0816 FB68     		ldr	r3, [r7, #12]
 2410 0818 002B     		cmp	r3, #0
 2411 081a 03D0     		beq	.L174
 2412 081c FB68     		ldr	r3, [r7, #12]
 2413 081e 402B     		cmp	r3, #64
 2414 0820 04D0     		beq	.L175
1556:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
 2415              		.loc 1 1556 11
 2416 0822 22E0     		b	.L287
 2417              	.L174:
1537:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
 2418              		.loc 1 1537 23
 2419 0824 FFF7FEFF 		bl	HAL_RCC_GetPCLK1Freq
 2420 0828 F861     		str	r0, [r7, #28]
1538:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_UART4CLKSOURCE_SYSCLK:
 2421              		.loc 1 1538 11
 2422 082a 23E0     		b	.L176
 2423              	.L175:
1540:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
 2424              		.loc 1 1540 23
 2425 082c FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 2426 0830 F861     		str	r0, [r7, #28]
1541:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_UART4CLKSOURCE_HSI:
 2427              		.loc 1 1541 11
 2428 0832 1FE0     		b	.L176
 2429              	.L325:
 2430              		.align	2
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 83


 2431              	.L324:
 2432 0834 00100240 		.word	1073876992
 2433 0838 006CDC02 		.word	48000000
 2434 083c 0024F400 		.word	16000000
 2435              	.L173:
1543:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 2436              		.loc 1 1543 14
 2437 0840 9B4B     		ldr	r3, .L326
 2438 0842 1B68     		ldr	r3, [r3]
 2439 0844 03F48063 		and	r3, r3, #1024
1543:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 2440              		.loc 1 1543 13
 2441 0848 B3F5806F 		cmp	r3, #1024
 2442 084c 0FD1     		bne	.L288
1545:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 2443              		.loc 1 1545 23
 2444 084e 994B     		ldr	r3, .L326+4
 2445 0850 FB61     		str	r3, [r7, #28]
1547:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_UART4CLKSOURCE_LSE:
 2446              		.loc 1 1547 11
 2447 0852 0CE0     		b	.L288
 2448              	.L171:
1549:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 2449              		.loc 1 1549 14
 2450 0854 964B     		ldr	r3, .L326
 2451 0856 D3F89030 		ldr	r3, [r3, #144]
 2452 085a 03F00203 		and	r3, r3, #2
1549:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 2453              		.loc 1 1549 13
 2454 085e 022B     		cmp	r3, #2
 2455 0860 07D1     		bne	.L289
1551:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 2456              		.loc 1 1551 23
 2457 0862 4FF40043 		mov	r3, #32768
 2458 0866 FB61     		str	r3, [r7, #28]
1553:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         default:
 2459              		.loc 1 1553 11
 2460 0868 03E0     		b	.L289
 2461              	.L287:
1556:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
 2462              		.loc 1 1556 11
 2463 086a 00BF     		nop
 2464 086c E0E2     		b	.L81
 2465              	.L288:
1547:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_UART4CLKSOURCE_LSE:
 2466              		.loc 1 1547 11
 2467 086e 00BF     		nop
 2468 0870 DEE2     		b	.L81
 2469              	.L289:
1553:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         default:
 2470              		.loc 1 1553 11
 2471 0872 00BF     		nop
 2472              	.L176:
1559:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 2473              		.loc 1 1559 9
 2474 0874 DCE2     		b	.L81
 2475              	.L112:
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 84


1569:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 2476              		.loc 1 1569 18
 2477 0876 8E4B     		ldr	r3, .L326
 2478 0878 D3F88830 		ldr	r3, [r3, #136]
1569:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 2479              		.loc 1 1569 16
 2480 087c 03F44073 		and	r3, r3, #768
 2481 0880 FB60     		str	r3, [r7, #12]
 2482 0882 FB68     		ldr	r3, [r7, #12]
 2483 0884 B3F5407F 		cmp	r3, #768
 2484 0888 25D0     		beq	.L179
 2485 088a FB68     		ldr	r3, [r7, #12]
 2486 088c B3F5407F 		cmp	r3, #768
 2487 0890 2CD8     		bhi	.L290
 2488 0892 FB68     		ldr	r3, [r7, #12]
 2489 0894 B3F5007F 		cmp	r3, #512
 2490 0898 13D0     		beq	.L181
 2491 089a FB68     		ldr	r3, [r7, #12]
 2492 089c B3F5007F 		cmp	r3, #512
 2493 08a0 24D8     		bhi	.L290
 2494 08a2 FB68     		ldr	r3, [r7, #12]
 2495 08a4 002B     		cmp	r3, #0
 2496 08a6 04D0     		beq	.L182
 2497 08a8 FB68     		ldr	r3, [r7, #12]
 2498 08aa B3F5807F 		cmp	r3, #256
 2499 08ae 04D0     		beq	.L183
1593:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
 2500              		.loc 1 1593 11
 2501 08b0 1CE0     		b	.L290
 2502              	.L182:
1574:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
 2503              		.loc 1 1574 23
 2504 08b2 FFF7FEFF 		bl	HAL_RCC_GetPCLK1Freq
 2505 08b6 F861     		str	r0, [r7, #28]
1575:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_UART5CLKSOURCE_SYSCLK:
 2506              		.loc 1 1575 11
 2507 08b8 1DE0     		b	.L184
 2508              	.L183:
1577:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
 2509              		.loc 1 1577 23
 2510 08ba FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 2511 08be F861     		str	r0, [r7, #28]
1578:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_UART5CLKSOURCE_HSI:
 2512              		.loc 1 1578 11
 2513 08c0 19E0     		b	.L184
 2514              	.L181:
1580:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 2515              		.loc 1 1580 14
 2516 08c2 7B4B     		ldr	r3, .L326
 2517 08c4 1B68     		ldr	r3, [r3]
 2518 08c6 03F48063 		and	r3, r3, #1024
1580:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 2519              		.loc 1 1580 13
 2520 08ca B3F5806F 		cmp	r3, #1024
 2521 08ce 0FD1     		bne	.L291
1582:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 2522              		.loc 1 1582 23
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 85


 2523 08d0 784B     		ldr	r3, .L326+4
 2524 08d2 FB61     		str	r3, [r7, #28]
1584:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_UART5CLKSOURCE_LSE:
 2525              		.loc 1 1584 11
 2526 08d4 0CE0     		b	.L291
 2527              	.L179:
1586:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 2528              		.loc 1 1586 14
 2529 08d6 764B     		ldr	r3, .L326
 2530 08d8 D3F89030 		ldr	r3, [r3, #144]
 2531 08dc 03F00203 		and	r3, r3, #2
1586:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 2532              		.loc 1 1586 13
 2533 08e0 022B     		cmp	r3, #2
 2534 08e2 07D1     		bne	.L292
1588:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 2535              		.loc 1 1588 23
 2536 08e4 4FF40043 		mov	r3, #32768
 2537 08e8 FB61     		str	r3, [r7, #28]
1590:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         default:
 2538              		.loc 1 1590 11
 2539 08ea 03E0     		b	.L292
 2540              	.L290:
1593:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
 2541              		.loc 1 1593 11
 2542 08ec 00BF     		nop
 2543 08ee 9FE2     		b	.L81
 2544              	.L291:
1584:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_UART5CLKSOURCE_LSE:
 2545              		.loc 1 1584 11
 2546 08f0 00BF     		nop
 2547 08f2 9DE2     		b	.L81
 2548              	.L292:
1590:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         default:
 2549              		.loc 1 1590 11
 2550 08f4 00BF     		nop
 2551              	.L184:
1596:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 2552              		.loc 1 1596 9
 2553 08f6 9BE2     		b	.L81
 2554              	.L110:
1604:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 2555              		.loc 1 1604 18
 2556 08f8 6D4B     		ldr	r3, .L326
 2557 08fa D3F88830 		ldr	r3, [r3, #136]
1604:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 2558              		.loc 1 1604 16
 2559 08fe 03F44063 		and	r3, r3, #3072
 2560 0902 FB60     		str	r3, [r7, #12]
 2561 0904 FB68     		ldr	r3, [r7, #12]
 2562 0906 B3F5406F 		cmp	r3, #3072
 2563 090a 25D0     		beq	.L187
 2564 090c FB68     		ldr	r3, [r7, #12]
 2565 090e B3F5406F 		cmp	r3, #3072
 2566 0912 2CD8     		bhi	.L293
 2567 0914 FB68     		ldr	r3, [r7, #12]
 2568 0916 B3F5006F 		cmp	r3, #2048
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 86


 2569 091a 13D0     		beq	.L189
 2570 091c FB68     		ldr	r3, [r7, #12]
 2571 091e B3F5006F 		cmp	r3, #2048
 2572 0922 24D8     		bhi	.L293
 2573 0924 FB68     		ldr	r3, [r7, #12]
 2574 0926 002B     		cmp	r3, #0
 2575 0928 04D0     		beq	.L190
 2576 092a FB68     		ldr	r3, [r7, #12]
 2577 092c B3F5806F 		cmp	r3, #1024
 2578 0930 04D0     		beq	.L191
1628:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
 2579              		.loc 1 1628 11
 2580 0932 1CE0     		b	.L293
 2581              	.L190:
1609:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
 2582              		.loc 1 1609 23
 2583 0934 FFF7FEFF 		bl	HAL_RCC_GetPCLK1Freq
 2584 0938 F861     		str	r0, [r7, #28]
1610:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_LPUART1CLKSOURCE_SYSCLK:
 2585              		.loc 1 1610 11
 2586 093a 1DE0     		b	.L192
 2587              	.L191:
1612:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
 2588              		.loc 1 1612 23
 2589 093c FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 2590 0940 F861     		str	r0, [r7, #28]
1613:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_LPUART1CLKSOURCE_HSI:
 2591              		.loc 1 1613 11
 2592 0942 19E0     		b	.L192
 2593              	.L189:
1615:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 2594              		.loc 1 1615 14
 2595 0944 5A4B     		ldr	r3, .L326
 2596 0946 1B68     		ldr	r3, [r3]
 2597 0948 03F48063 		and	r3, r3, #1024
1615:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 2598              		.loc 1 1615 13
 2599 094c B3F5806F 		cmp	r3, #1024
 2600 0950 0FD1     		bne	.L294
1617:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 2601              		.loc 1 1617 23
 2602 0952 584B     		ldr	r3, .L326+4
 2603 0954 FB61     		str	r3, [r7, #28]
1619:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_LPUART1CLKSOURCE_LSE:
 2604              		.loc 1 1619 11
 2605 0956 0CE0     		b	.L294
 2606              	.L187:
1621:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 2607              		.loc 1 1621 14
 2608 0958 554B     		ldr	r3, .L326
 2609 095a D3F89030 		ldr	r3, [r3, #144]
 2610 095e 03F00203 		and	r3, r3, #2
1621:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 2611              		.loc 1 1621 13
 2612 0962 022B     		cmp	r3, #2
 2613 0964 07D1     		bne	.L295
1623:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 87


 2614              		.loc 1 1623 23
 2615 0966 4FF40043 		mov	r3, #32768
 2616 096a FB61     		str	r3, [r7, #28]
1625:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         default:
 2617              		.loc 1 1625 11
 2618 096c 03E0     		b	.L295
 2619              	.L293:
1628:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
 2620              		.loc 1 1628 11
 2621 096e 00BF     		nop
 2622 0970 5EE2     		b	.L81
 2623              	.L294:
1619:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_LPUART1CLKSOURCE_LSE:
 2624              		.loc 1 1619 11
 2625 0972 00BF     		nop
 2626 0974 5CE2     		b	.L81
 2627              	.L295:
1625:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         default:
 2628              		.loc 1 1625 11
 2629 0976 00BF     		nop
 2630              	.L192:
1631:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 2631              		.loc 1 1631 9
 2632 0978 5AE2     		b	.L81
 2633              	.L102:
1636:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 2634              		.loc 1 1636 18
 2635 097a 4D4B     		ldr	r3, .L326
 2636 097c D3F88830 		ldr	r3, [r3, #136]
1636:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 2637              		.loc 1 1636 16
 2638 0980 03F04053 		and	r3, r3, #805306368
 2639 0984 FB60     		str	r3, [r7, #12]
 2640 0986 FB68     		ldr	r3, [r7, #12]
 2641 0988 B3F1805F 		cmp	r3, #268435456
 2642 098c 07D0     		beq	.L195
 2643 098e FB68     		ldr	r3, [r7, #12]
 2644 0990 B3F1405F 		cmp	r3, #805306368
 2645 0994 2FD1     		bne	.L296
1641:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
 2646              		.loc 1 1641 23
 2647 0996 FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 2648 099a F861     		str	r0, [r7, #28]
1642:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI1_SUPPORT)
 2649              		.loc 1 1642 11
 2650 099c 2EE0     		b	.L197
 2651              	.L195:
1645:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 2652              		.loc 1 1645 14
 2653 099e 444B     		ldr	r3, .L326
 2654 09a0 1B68     		ldr	r3, [r3]
 2655 09a2 03F00063 		and	r3, r3, #134217728
1645:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 2656              		.loc 1 1645 13
 2657 09a6 B3F1006F 		cmp	r3, #134217728
 2658 09aa 26D1     		bne	.L297
1645:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 88


 2659              		.loc 1 1645 61 discriminator 1
 2660 09ac 404B     		ldr	r3, .L326
 2661 09ae 1B69     		ldr	r3, [r3, #16]
 2662 09b0 03F08073 		and	r3, r3, #16777216
1645:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 2663              		.loc 1 1645 57 discriminator 1
 2664 09b4 002B     		cmp	r3, #0
 2665 09b6 20D0     		beq	.L297
1647:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
 2666              		.loc 1 1647 20
 2667 09b8 3D4B     		ldr	r3, .L326
 2668 09ba 1B69     		ldr	r3, [r3, #16]
1647:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
 2669              		.loc 1 1647 73
 2670 09bc 1B0A     		lsrs	r3, r3, #8
1647:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
 2671              		.loc 1 1647 18
 2672 09be 03F07F03 		and	r3, r3, #127
 2673 09c2 BB60     		str	r3, [r7, #8]
1651:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #else
 2674              		.loc 1 1651 31
 2675 09c4 BB69     		ldr	r3, [r7, #24]
 2676 09c6 BA68     		ldr	r2, [r7, #8]
 2677 09c8 03FB02F2 		mul	r2, r3, r2
1651:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #else
 2678              		.loc 1 1651 43
 2679 09cc 384B     		ldr	r3, .L326
 2680 09ce 1B69     		ldr	r3, [r3, #16]
1651:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #else
 2681              		.loc 1 1651 96
 2682 09d0 1B09     		lsrs	r3, r3, #4
 2683 09d2 03F00F03 		and	r3, r3, #15
1651:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #else
 2684              		.loc 1 1651 129
 2685 09d6 0133     		adds	r3, r3, #1
1651:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #else
 2686              		.loc 1 1651 20
 2687 09d8 B2FBF3F3 		udiv	r3, r2, r3
 2688 09dc BB61     		str	r3, [r7, #24]
1657:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 2689              		.loc 1 1657 38
 2690 09de 344B     		ldr	r3, .L326
 2691 09e0 1B69     		ldr	r3, [r3, #16]
1657:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 2692              		.loc 1 1657 91
 2693 09e2 5B0E     		lsrs	r3, r3, #25
 2694 09e4 03F00303 		and	r3, r3, #3
1657:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 2695              		.loc 1 1657 124
 2696 09e8 0133     		adds	r3, r3, #1
1657:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 2697              		.loc 1 1657 130
 2698 09ea 5B00     		lsls	r3, r3, #1
1657:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 2699              		.loc 1 1657 23
 2700 09ec BA69     		ldr	r2, [r7, #24]
 2701 09ee B2FBF3F3 		udiv	r3, r2, r3
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 89


 2702 09f2 FB61     		str	r3, [r7, #28]
1659:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI1_SUPPORT */
 2703              		.loc 1 1659 11
 2704 09f4 01E0     		b	.L297
 2705              	.L296:
1681:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
 2706              		.loc 1 1681 11
 2707 09f6 00BF     		nop
 2708 09f8 1AE2     		b	.L81
 2709              	.L297:
1659:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI1_SUPPORT */
 2710              		.loc 1 1659 11
 2711 09fa 00BF     		nop
 2712              	.L197:
1684:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 2713              		.loc 1 1684 9
 2714 09fc 18E2     		b	.L81
 2715              	.L101:
1692:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 2716              		.loc 1 1692 18
 2717 09fe 2C4B     		ldr	r3, .L326
 2718 0a00 D3F89C30 		ldr	r3, [r3, #156]
1692:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 2719              		.loc 1 1692 16
 2720 0a04 03F00403 		and	r3, r3, #4
 2721 0a08 FB60     		str	r3, [r7, #12]
1694:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
 2722              		.loc 1 1694 11
 2723 0a0a FB68     		ldr	r3, [r7, #12]
 2724 0a0c 002B     		cmp	r3, #0
 2725 0a0e 03D1     		bne	.L199
1696:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
 2726              		.loc 1 1696 23
 2727 0a10 FFF7FEFF 		bl	HAL_RCC_GetPCLK2Freq
 2728 0a14 F861     		str	r0, [r7, #28]
1703:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 2729              		.loc 1 1703 9
 2730 0a16 0BE2     		b	.L81
 2731              	.L199:
1700:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
 2732              		.loc 1 1700 23
 2733 0a18 FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 2734 0a1c F861     		str	r0, [r7, #28]
1703:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 2735              		.loc 1 1703 9
 2736 0a1e 07E2     		b	.L81
 2737              	.L97:
1711:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 2738              		.loc 1 1711 18
 2739 0a20 234B     		ldr	r3, .L326
 2740 0a22 D3F89C30 		ldr	r3, [r3, #156]
1711:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 2741              		.loc 1 1711 16
 2742 0a26 03F01803 		and	r3, r3, #24
 2743 0a2a FB60     		str	r3, [r7, #12]
 2744 0a2c FB68     		ldr	r3, [r7, #12]
 2745 0a2e 102B     		cmp	r3, #16
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 90


 2746 0a30 10D0     		beq	.L201
 2747 0a32 FB68     		ldr	r3, [r7, #12]
 2748 0a34 102B     		cmp	r3, #16
 2749 0a36 34D8     		bhi	.L298
 2750 0a38 FB68     		ldr	r3, [r7, #12]
 2751 0a3a 002B     		cmp	r3, #0
 2752 0a3c 03D0     		beq	.L203
 2753 0a3e FB68     		ldr	r3, [r7, #12]
 2754 0a40 082B     		cmp	r3, #8
 2755 0a42 24D0     		beq	.L204
1733:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
 2756              		.loc 1 1733 11
 2757 0a44 2DE0     		b	.L298
 2758              	.L203:
1716:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
 2759              		.loc 1 1716 23
 2760 0a46 B969     		ldr	r1, [r7, #24]
 2761 0a48 4FF40060 		mov	r0, #2048
 2762 0a4c FFF7FEFF 		bl	RCCEx_GetSAIxPeriphCLKFreq
 2763 0a50 F861     		str	r0, [r7, #28]
1717:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_DFSDM1AUDIOCLKSOURCE_MSI:
 2764              		.loc 1 1717 11
 2765 0a52 2BE0     		b	.L205
 2766              	.L201:
1719:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 2767              		.loc 1 1719 14
 2768 0a54 164B     		ldr	r3, .L326
 2769 0a56 1B68     		ldr	r3, [r3]
 2770 0a58 03F00203 		and	r3, r3, #2
1719:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 2771              		.loc 1 1719 13
 2772 0a5c 022B     		cmp	r3, #2
 2773 0a5e 22D1     		bne	.L299
1722:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 2774              		.loc 1 1722 40
 2775 0a60 134B     		ldr	r3, .L326
 2776 0a62 1B68     		ldr	r3, [r3]
 2777 0a64 03F00803 		and	r3, r3, #8
1722:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 2778              		.loc 1 1722 66
 2779 0a68 002B     		cmp	r3, #0
 2780 0a6a 05D0     		beq	.L207
1722:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 2781              		.loc 1 1722 40 discriminator 1
 2782 0a6c 104B     		ldr	r3, .L326
 2783 0a6e 1B68     		ldr	r3, [r3]
1722:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 2784              		.loc 1 1722 66 discriminator 1
 2785 0a70 1B09     		lsrs	r3, r3, #4
 2786 0a72 03F00F03 		and	r3, r3, #15
 2787 0a76 05E0     		b	.L208
 2788              	.L207:
1722:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 2789              		.loc 1 1722 40 discriminator 2
 2790 0a78 0D4B     		ldr	r3, .L326
 2791 0a7a D3F89430 		ldr	r3, [r3, #148]
1722:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 91


 2792              		.loc 1 1722 66 discriminator 2
 2793 0a7e 1B0A     		lsrs	r3, r3, #8
 2794 0a80 03F00F03 		and	r3, r3, #15
 2795              	.L208:
1722:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 2796              		.loc 1 1722 23 discriminator 4
 2797 0a84 0C4A     		ldr	r2, .L326+8
 2798 0a86 52F82330 		ldr	r3, [r2, r3, lsl #2]
 2799 0a8a FB61     		str	r3, [r7, #28]
1724:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_DFSDM1AUDIOCLKSOURCE_HSI:
 2800              		.loc 1 1724 11 discriminator 4
 2801 0a8c 0BE0     		b	.L299
 2802              	.L204:
1726:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 2803              		.loc 1 1726 14
 2804 0a8e 084B     		ldr	r3, .L326
 2805 0a90 1B68     		ldr	r3, [r3]
 2806 0a92 03F48063 		and	r3, r3, #1024
1726:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 2807              		.loc 1 1726 13
 2808 0a96 B3F5806F 		cmp	r3, #1024
 2809 0a9a 06D1     		bne	.L300
1728:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 2810              		.loc 1 1728 23
 2811 0a9c 054B     		ldr	r3, .L326+4
 2812 0a9e FB61     		str	r3, [r7, #28]
1730:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         default:
 2813              		.loc 1 1730 11
 2814 0aa0 03E0     		b	.L300
 2815              	.L298:
1733:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
 2816              		.loc 1 1733 11
 2817 0aa2 00BF     		nop
 2818 0aa4 C4E1     		b	.L81
 2819              	.L299:
1724:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_DFSDM1AUDIOCLKSOURCE_HSI:
 2820              		.loc 1 1724 11
 2821 0aa6 00BF     		nop
 2822 0aa8 C2E1     		b	.L81
 2823              	.L300:
1730:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         default:
 2824              		.loc 1 1730 11
 2825 0aaa 00BF     		nop
 2826              	.L205:
1736:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 2827              		.loc 1 1736 9
 2828 0aac C0E1     		b	.L81
 2829              	.L327:
 2830 0aae 00BF     		.align	2
 2831              	.L326:
 2832 0ab0 00100240 		.word	1073876992
 2833 0ab4 0024F400 		.word	16000000
 2834 0ab8 00000000 		.word	MSIRangeTable
 2835              	.L117:
1746:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 2836              		.loc 1 1746 18
 2837 0abc 964B     		ldr	r3, .L328
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 92


 2838 0abe D3F88830 		ldr	r3, [r3, #136]
1746:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 2839              		.loc 1 1746 16
 2840 0ac2 03F44053 		and	r3, r3, #12288
 2841 0ac6 FB60     		str	r3, [r7, #12]
 2842 0ac8 FB68     		ldr	r3, [r7, #12]
 2843 0aca B3F5005F 		cmp	r3, #8192
 2844 0ace 13D0     		beq	.L210
 2845 0ad0 FB68     		ldr	r3, [r7, #12]
 2846 0ad2 B3F5005F 		cmp	r3, #8192
 2847 0ad6 19D8     		bhi	.L301
 2848 0ad8 FB68     		ldr	r3, [r7, #12]
 2849 0ada 002B     		cmp	r3, #0
 2850 0adc 04D0     		beq	.L212
 2851 0ade FB68     		ldr	r3, [r7, #12]
 2852 0ae0 B3F5805F 		cmp	r3, #4096
 2853 0ae4 04D0     		beq	.L213
1764:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
 2854              		.loc 1 1764 11
 2855 0ae6 11E0     		b	.L301
 2856              	.L212:
1751:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
 2857              		.loc 1 1751 23
 2858 0ae8 FFF7FEFF 		bl	HAL_RCC_GetPCLK1Freq
 2859 0aec F861     		str	r0, [r7, #28]
1752:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_I2C1CLKSOURCE_SYSCLK:
 2860              		.loc 1 1752 11
 2861 0aee 10E0     		b	.L214
 2862              	.L213:
1754:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
 2863              		.loc 1 1754 23
 2864 0af0 FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 2865 0af4 F861     		str	r0, [r7, #28]
1755:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_I2C1CLKSOURCE_HSI:
 2866              		.loc 1 1755 11
 2867 0af6 0CE0     		b	.L214
 2868              	.L210:
1757:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 2869              		.loc 1 1757 14
 2870 0af8 874B     		ldr	r3, .L328
 2871 0afa 1B68     		ldr	r3, [r3]
 2872 0afc 03F48063 		and	r3, r3, #1024
1757:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 2873              		.loc 1 1757 13
 2874 0b00 B3F5806F 		cmp	r3, #1024
 2875 0b04 04D1     		bne	.L302
1759:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 2876              		.loc 1 1759 23
 2877 0b06 854B     		ldr	r3, .L328+4
 2878 0b08 FB61     		str	r3, [r7, #28]
1761:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         default:
 2879              		.loc 1 1761 11
 2880 0b0a 01E0     		b	.L302
 2881              	.L301:
1764:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
 2882              		.loc 1 1764 11
 2883 0b0c 00BF     		nop
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 93


 2884 0b0e 8FE1     		b	.L81
 2885              	.L302:
1761:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         default:
 2886              		.loc 1 1761 11
 2887 0b10 00BF     		nop
 2888              	.L214:
1767:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 2889              		.loc 1 1767 9
 2890 0b12 8DE1     		b	.L81
 2891              	.L108:
1775:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 2892              		.loc 1 1775 18
 2893 0b14 804B     		ldr	r3, .L328
 2894 0b16 D3F88830 		ldr	r3, [r3, #136]
1775:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 2895              		.loc 1 1775 16
 2896 0b1a 03F44043 		and	r3, r3, #49152
 2897 0b1e FB60     		str	r3, [r7, #12]
 2898 0b20 FB68     		ldr	r3, [r7, #12]
 2899 0b22 B3F5004F 		cmp	r3, #32768
 2900 0b26 13D0     		beq	.L216
 2901 0b28 FB68     		ldr	r3, [r7, #12]
 2902 0b2a B3F5004F 		cmp	r3, #32768
 2903 0b2e 19D8     		bhi	.L303
 2904 0b30 FB68     		ldr	r3, [r7, #12]
 2905 0b32 002B     		cmp	r3, #0
 2906 0b34 04D0     		beq	.L218
 2907 0b36 FB68     		ldr	r3, [r7, #12]
 2908 0b38 B3F5804F 		cmp	r3, #16384
 2909 0b3c 04D0     		beq	.L219
1793:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
 2910              		.loc 1 1793 11
 2911 0b3e 11E0     		b	.L303
 2912              	.L218:
1780:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
 2913              		.loc 1 1780 23
 2914 0b40 FFF7FEFF 		bl	HAL_RCC_GetPCLK1Freq
 2915 0b44 F861     		str	r0, [r7, #28]
1781:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_I2C2CLKSOURCE_SYSCLK:
 2916              		.loc 1 1781 11
 2917 0b46 10E0     		b	.L220
 2918              	.L219:
1783:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
 2919              		.loc 1 1783 23
 2920 0b48 FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 2921 0b4c F861     		str	r0, [r7, #28]
1784:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_I2C2CLKSOURCE_HSI:
 2922              		.loc 1 1784 11
 2923 0b4e 0CE0     		b	.L220
 2924              	.L216:
1786:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 2925              		.loc 1 1786 14
 2926 0b50 714B     		ldr	r3, .L328
 2927 0b52 1B68     		ldr	r3, [r3]
 2928 0b54 03F48063 		and	r3, r3, #1024
1786:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 2929              		.loc 1 1786 13
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 94


 2930 0b58 B3F5806F 		cmp	r3, #1024
 2931 0b5c 04D1     		bne	.L304
1788:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 2932              		.loc 1 1788 23
 2933 0b5e 6F4B     		ldr	r3, .L328+4
 2934 0b60 FB61     		str	r3, [r7, #28]
1790:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         default:
 2935              		.loc 1 1790 11
 2936 0b62 01E0     		b	.L304
 2937              	.L303:
1793:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
 2938              		.loc 1 1793 11
 2939 0b64 00BF     		nop
 2940 0b66 63E1     		b	.L81
 2941              	.L304:
1790:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         default:
 2942              		.loc 1 1790 11
 2943 0b68 00BF     		nop
 2944              	.L220:
1796:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 2945              		.loc 1 1796 9
 2946 0b6a 61E1     		b	.L81
 2947              	.L107:
1804:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 2948              		.loc 1 1804 18
 2949 0b6c 6A4B     		ldr	r3, .L328
 2950 0b6e D3F88830 		ldr	r3, [r3, #136]
1804:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 2951              		.loc 1 1804 16
 2952 0b72 03F44033 		and	r3, r3, #196608
 2953 0b76 FB60     		str	r3, [r7, #12]
 2954 0b78 FB68     		ldr	r3, [r7, #12]
 2955 0b7a B3F5003F 		cmp	r3, #131072
 2956 0b7e 13D0     		beq	.L222
 2957 0b80 FB68     		ldr	r3, [r7, #12]
 2958 0b82 B3F5003F 		cmp	r3, #131072
 2959 0b86 19D8     		bhi	.L305
 2960 0b88 FB68     		ldr	r3, [r7, #12]
 2961 0b8a 002B     		cmp	r3, #0
 2962 0b8c 04D0     		beq	.L224
 2963 0b8e FB68     		ldr	r3, [r7, #12]
 2964 0b90 B3F5803F 		cmp	r3, #65536
 2965 0b94 04D0     		beq	.L225
1822:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
 2966              		.loc 1 1822 11
 2967 0b96 11E0     		b	.L305
 2968              	.L224:
1809:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
 2969              		.loc 1 1809 23
 2970 0b98 FFF7FEFF 		bl	HAL_RCC_GetPCLK1Freq
 2971 0b9c F861     		str	r0, [r7, #28]
1810:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_I2C3CLKSOURCE_SYSCLK:
 2972              		.loc 1 1810 11
 2973 0b9e 10E0     		b	.L226
 2974              	.L225:
1812:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
 2975              		.loc 1 1812 23
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 95


 2976 0ba0 FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 2977 0ba4 F861     		str	r0, [r7, #28]
1813:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_I2C3CLKSOURCE_HSI:
 2978              		.loc 1 1813 11
 2979 0ba6 0CE0     		b	.L226
 2980              	.L222:
1815:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 2981              		.loc 1 1815 14
 2982 0ba8 5B4B     		ldr	r3, .L328
 2983 0baa 1B68     		ldr	r3, [r3]
 2984 0bac 03F48063 		and	r3, r3, #1024
1815:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 2985              		.loc 1 1815 13
 2986 0bb0 B3F5806F 		cmp	r3, #1024
 2987 0bb4 04D1     		bne	.L306
1817:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 2988              		.loc 1 1817 23
 2989 0bb6 594B     		ldr	r3, .L328+4
 2990 0bb8 FB61     		str	r3, [r7, #28]
1819:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         default:
 2991              		.loc 1 1819 11
 2992 0bba 01E0     		b	.L306
 2993              	.L305:
1822:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
 2994              		.loc 1 1822 11
 2995 0bbc 00BF     		nop
 2996 0bbe 37E1     		b	.L81
 2997              	.L306:
1819:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         default:
 2998              		.loc 1 1819 11
 2999 0bc0 00BF     		nop
 3000              	.L226:
1825:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 3001              		.loc 1 1825 9
 3002 0bc2 35E1     		b	.L81
 3003              	.L98:
1833:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 3004              		.loc 1 1833 18
 3005 0bc4 544B     		ldr	r3, .L328
 3006 0bc6 D3F89C30 		ldr	r3, [r3, #156]
1833:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 3007              		.loc 1 1833 16
 3008 0bca 03F00303 		and	r3, r3, #3
 3009 0bce FB60     		str	r3, [r7, #12]
 3010 0bd0 FB68     		ldr	r3, [r7, #12]
 3011 0bd2 022B     		cmp	r3, #2
 3012 0bd4 11D0     		beq	.L228
 3013 0bd6 FB68     		ldr	r3, [r7, #12]
 3014 0bd8 022B     		cmp	r3, #2
 3015 0bda 18D8     		bhi	.L307
 3016 0bdc FB68     		ldr	r3, [r7, #12]
 3017 0bde 002B     		cmp	r3, #0
 3018 0be0 03D0     		beq	.L230
 3019 0be2 FB68     		ldr	r3, [r7, #12]
 3020 0be4 012B     		cmp	r3, #1
 3021 0be6 04D0     		beq	.L231
1851:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 96


 3022              		.loc 1 1851 11
 3023 0be8 11E0     		b	.L307
 3024              	.L230:
1838:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
 3025              		.loc 1 1838 23
 3026 0bea FFF7FEFF 		bl	HAL_RCC_GetPCLK1Freq
 3027 0bee F861     		str	r0, [r7, #28]
1839:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_I2C4CLKSOURCE_SYSCLK:
 3028              		.loc 1 1839 11
 3029 0bf0 10E0     		b	.L232
 3030              	.L231:
1841:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
 3031              		.loc 1 1841 23
 3032 0bf2 FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 3033 0bf6 F861     		str	r0, [r7, #28]
1842:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_I2C4CLKSOURCE_HSI:
 3034              		.loc 1 1842 11
 3035 0bf8 0CE0     		b	.L232
 3036              	.L228:
1844:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 3037              		.loc 1 1844 14
 3038 0bfa 474B     		ldr	r3, .L328
 3039 0bfc 1B68     		ldr	r3, [r3]
 3040 0bfe 03F48063 		and	r3, r3, #1024
1844:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 3041              		.loc 1 1844 13
 3042 0c02 B3F5806F 		cmp	r3, #1024
 3043 0c06 04D1     		bne	.L308
1846:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 3044              		.loc 1 1846 23
 3045 0c08 444B     		ldr	r3, .L328+4
 3046 0c0a FB61     		str	r3, [r7, #28]
1848:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         default:
 3047              		.loc 1 1848 11
 3048 0c0c 01E0     		b	.L308
 3049              	.L307:
1851:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
 3050              		.loc 1 1851 11
 3051 0c0e 00BF     		nop
 3052 0c10 0EE1     		b	.L81
 3053              	.L308:
1848:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         default:
 3054              		.loc 1 1848 11
 3055 0c12 00BF     		nop
 3056              	.L232:
1854:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 3057              		.loc 1 1854 9
 3058 0c14 0CE1     		b	.L81
 3059              	.L106:
1862:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 3060              		.loc 1 1862 18
 3061 0c16 404B     		ldr	r3, .L328
 3062 0c18 D3F88830 		ldr	r3, [r3, #136]
1862:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 3063              		.loc 1 1862 16
 3064 0c1c 03F44023 		and	r3, r3, #786432
 3065 0c20 FB60     		str	r3, [r7, #12]
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 97


 3066 0c22 FB68     		ldr	r3, [r7, #12]
 3067 0c24 B3F5402F 		cmp	r3, #786432
 3068 0c28 2CD0     		beq	.L234
 3069 0c2a FB68     		ldr	r3, [r7, #12]
 3070 0c2c B3F5402F 		cmp	r3, #786432
 3071 0c30 33D8     		bhi	.L309
 3072 0c32 FB68     		ldr	r3, [r7, #12]
 3073 0c34 B3F5002F 		cmp	r3, #524288
 3074 0c38 1AD0     		beq	.L236
 3075 0c3a FB68     		ldr	r3, [r7, #12]
 3076 0c3c B3F5002F 		cmp	r3, #524288
 3077 0c40 2BD8     		bhi	.L309
 3078 0c42 FB68     		ldr	r3, [r7, #12]
 3079 0c44 002B     		cmp	r3, #0
 3080 0c46 04D0     		beq	.L237
 3081 0c48 FB68     		ldr	r3, [r7, #12]
 3082 0c4a B3F5802F 		cmp	r3, #262144
 3083 0c4e 04D0     		beq	.L238
1898:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
 3084              		.loc 1 1898 11
 3085 0c50 23E0     		b	.L309
 3086              	.L237:
1867:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
 3087              		.loc 1 1867 23
 3088 0c52 FFF7FEFF 		bl	HAL_RCC_GetPCLK1Freq
 3089 0c56 F861     		str	r0, [r7, #28]
1868:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_LPTIM1CLKSOURCE_LSI:
 3090              		.loc 1 1868 11
 3091 0c58 26E0     		b	.L239
 3092              	.L238:
1870:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 3093              		.loc 1 1870 14
 3094 0c5a 2F4B     		ldr	r3, .L328
 3095 0c5c D3F89430 		ldr	r3, [r3, #148]
 3096 0c60 03F00203 		and	r3, r3, #2
1870:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 3097              		.loc 1 1870 13
 3098 0c64 022B     		cmp	r3, #2
 3099 0c66 1AD1     		bne	.L310
1880:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             }
 3100              		.loc 1 1880 25
 3101 0c68 4FF4FA43 		mov	r3, #32000
 3102 0c6c FB61     		str	r3, [r7, #28]
1883:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_LPTIM1CLKSOURCE_HSI:
 3103              		.loc 1 1883 11
 3104 0c6e 16E0     		b	.L310
 3105              	.L236:
1885:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 3106              		.loc 1 1885 14
 3107 0c70 294B     		ldr	r3, .L328
 3108 0c72 1B68     		ldr	r3, [r3]
 3109 0c74 03F48063 		and	r3, r3, #1024
1885:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 3110              		.loc 1 1885 13
 3111 0c78 B3F5806F 		cmp	r3, #1024
 3112 0c7c 11D1     		bne	.L311
1887:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 98


 3113              		.loc 1 1887 23
 3114 0c7e 274B     		ldr	r3, .L328+4
 3115 0c80 FB61     		str	r3, [r7, #28]
1889:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_LPTIM1CLKSOURCE_LSE:
 3116              		.loc 1 1889 11
 3117 0c82 0EE0     		b	.L311
 3118              	.L234:
1891:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 3119              		.loc 1 1891 14
 3120 0c84 244B     		ldr	r3, .L328
 3121 0c86 D3F89030 		ldr	r3, [r3, #144]
 3122 0c8a 03F00203 		and	r3, r3, #2
1891:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 3123              		.loc 1 1891 13
 3124 0c8e 022B     		cmp	r3, #2
 3125 0c90 09D1     		bne	.L312
1893:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 3126              		.loc 1 1893 23
 3127 0c92 4FF40043 		mov	r3, #32768
 3128 0c96 FB61     		str	r3, [r7, #28]
1895:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         default:
 3129              		.loc 1 1895 11
 3130 0c98 05E0     		b	.L312
 3131              	.L309:
1898:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
 3132              		.loc 1 1898 11
 3133 0c9a 00BF     		nop
 3134 0c9c C8E0     		b	.L81
 3135              	.L310:
1883:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_LPTIM1CLKSOURCE_HSI:
 3136              		.loc 1 1883 11
 3137 0c9e 00BF     		nop
 3138 0ca0 C6E0     		b	.L81
 3139              	.L311:
1889:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_LPTIM1CLKSOURCE_LSE:
 3140              		.loc 1 1889 11
 3141 0ca2 00BF     		nop
 3142 0ca4 C4E0     		b	.L81
 3143              	.L312:
1895:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         default:
 3144              		.loc 1 1895 11
 3145 0ca6 00BF     		nop
 3146              	.L239:
1901:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 3147              		.loc 1 1901 9
 3148 0ca8 C2E0     		b	.L81
 3149              	.L105:
1907:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 3150              		.loc 1 1907 17
 3151 0caa 1B4B     		ldr	r3, .L328
 3152 0cac D3F88830 		ldr	r3, [r3, #136]
1907:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 3153              		.loc 1 1907 15
 3154 0cb0 03F44013 		and	r3, r3, #3145728
 3155 0cb4 FB60     		str	r3, [r7, #12]
 3156 0cb6 FB68     		ldr	r3, [r7, #12]
 3157 0cb8 B3F5401F 		cmp	r3, #3145728
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 99


 3158 0cbc 30D0     		beq	.L243
 3159 0cbe FB68     		ldr	r3, [r7, #12]
 3160 0cc0 B3F5401F 		cmp	r3, #3145728
 3161 0cc4 37D8     		bhi	.L313
 3162 0cc6 FB68     		ldr	r3, [r7, #12]
 3163 0cc8 B3F5001F 		cmp	r3, #2097152
 3164 0ccc 1AD0     		beq	.L245
 3165 0cce FB68     		ldr	r3, [r7, #12]
 3166 0cd0 B3F5001F 		cmp	r3, #2097152
 3167 0cd4 2FD8     		bhi	.L313
 3168 0cd6 FB68     		ldr	r3, [r7, #12]
 3169 0cd8 002B     		cmp	r3, #0
 3170 0cda 04D0     		beq	.L246
 3171 0cdc FB68     		ldr	r3, [r7, #12]
 3172 0cde B3F5801F 		cmp	r3, #1048576
 3173 0ce2 04D0     		beq	.L247
1943:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
 3174              		.loc 1 1943 11
 3175 0ce4 27E0     		b	.L313
 3176              	.L246:
1912:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
 3177              		.loc 1 1912 23
 3178 0ce6 FFF7FEFF 		bl	HAL_RCC_GetPCLK1Freq
 3179 0cea F861     		str	r0, [r7, #28]
1913:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_LPTIM2CLKSOURCE_LSI:
 3180              		.loc 1 1913 11
 3181 0cec 2AE0     		b	.L248
 3182              	.L247:
1915:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 3183              		.loc 1 1915 14
 3184 0cee 0A4B     		ldr	r3, .L328
 3185 0cf0 D3F89430 		ldr	r3, [r3, #148]
 3186 0cf4 03F00203 		and	r3, r3, #2
1915:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 3187              		.loc 1 1915 13
 3188 0cf8 022B     		cmp	r3, #2
 3189 0cfa 1ED1     		bne	.L314
1925:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             }
 3190              		.loc 1 1925 25
 3191 0cfc 4FF4FA43 		mov	r3, #32000
 3192 0d00 FB61     		str	r3, [r7, #28]
1928:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_LPTIM2CLKSOURCE_HSI:
 3193              		.loc 1 1928 11
 3194 0d02 1AE0     		b	.L314
 3195              	.L245:
1930:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 3196              		.loc 1 1930 14
 3197 0d04 044B     		ldr	r3, .L328
 3198 0d06 1B68     		ldr	r3, [r3]
 3199 0d08 03F48063 		and	r3, r3, #1024
1930:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 3200              		.loc 1 1930 13
 3201 0d0c B3F5806F 		cmp	r3, #1024
 3202 0d10 15D1     		bne	.L315
1932:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 3203              		.loc 1 1932 23
 3204 0d12 024B     		ldr	r3, .L328+4
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 100


 3205 0d14 FB61     		str	r3, [r7, #28]
1934:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_LPTIM2CLKSOURCE_LSE:
 3206              		.loc 1 1934 11
 3207 0d16 12E0     		b	.L315
 3208              	.L329:
 3209              		.align	2
 3210              	.L328:
 3211 0d18 00100240 		.word	1073876992
 3212 0d1c 0024F400 		.word	16000000
 3213              	.L243:
1936:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 3214              		.loc 1 1936 14
 3215 0d20 464B     		ldr	r3, .L330
 3216 0d22 D3F89030 		ldr	r3, [r3, #144]
 3217 0d26 03F00203 		and	r3, r3, #2
1936:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 3218              		.loc 1 1936 13
 3219 0d2a 022B     		cmp	r3, #2
 3220 0d2c 09D1     		bne	.L316
1938:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 3221              		.loc 1 1938 23
 3222 0d2e 4FF40043 		mov	r3, #32768
 3223 0d32 FB61     		str	r3, [r7, #28]
1940:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         default:
 3224              		.loc 1 1940 11
 3225 0d34 05E0     		b	.L316
 3226              	.L313:
1943:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
 3227              		.loc 1 1943 11
 3228 0d36 00BF     		nop
 3229 0d38 7AE0     		b	.L81
 3230              	.L314:
1928:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_LPTIM2CLKSOURCE_HSI:
 3231              		.loc 1 1928 11
 3232 0d3a 00BF     		nop
 3233 0d3c 78E0     		b	.L81
 3234              	.L315:
1934:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_LPTIM2CLKSOURCE_LSE:
 3235              		.loc 1 1934 11
 3236 0d3e 00BF     		nop
 3237 0d40 76E0     		b	.L81
 3238              	.L316:
1940:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         default:
 3239              		.loc 1 1940 11
 3240 0d42 00BF     		nop
 3241              	.L248:
1946:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 3242              		.loc 1 1946 9
 3243 0d44 74E0     		b	.L81
 3244              	.L95:
1982:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 3245              		.loc 1 1982 18
 3246 0d46 3D4B     		ldr	r3, .L330
 3247 0d48 D3F89C30 		ldr	r3, [r3, #156]
1982:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 3248              		.loc 1 1982 16
 3249 0d4c 03F44013 		and	r3, r3, #3145728
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 101


 3250 0d50 FB60     		str	r3, [r7, #12]
 3251 0d52 FB68     		ldr	r3, [r7, #12]
 3252 0d54 B3F5001F 		cmp	r3, #2097152
 3253 0d58 2CD0     		beq	.L252
 3254 0d5a FB68     		ldr	r3, [r7, #12]
 3255 0d5c B3F5001F 		cmp	r3, #2097152
 3256 0d60 55D8     		bhi	.L317
 3257 0d62 FB68     		ldr	r3, [r7, #12]
 3258 0d64 002B     		cmp	r3, #0
 3259 0d66 04D0     		beq	.L254
 3260 0d68 FB68     		ldr	r3, [r7, #12]
 3261 0d6a B3F5801F 		cmp	r3, #1048576
 3262 0d6e 04D0     		beq	.L255
2011:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
 3263              		.loc 1 2011 11
 3264 0d70 4DE0     		b	.L317
 3265              	.L254:
1987:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
 3266              		.loc 1 1987 23
 3267 0d72 FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 3268 0d76 F861     		str	r0, [r7, #28]
1988:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_OSPICLKSOURCE_MSI:
 3269              		.loc 1 1988 11
 3270 0d78 4EE0     		b	.L256
 3271              	.L255:
1990:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 3272              		.loc 1 1990 14
 3273 0d7a 304B     		ldr	r3, .L330
 3274 0d7c 1B68     		ldr	r3, [r3]
 3275 0d7e 03F00203 		and	r3, r3, #2
1990:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 3276              		.loc 1 1990 13
 3277 0d82 022B     		cmp	r3, #2
 3278 0d84 45D1     		bne	.L318
1993:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 3279              		.loc 1 1993 40
 3280 0d86 2D4B     		ldr	r3, .L330
 3281 0d88 1B68     		ldr	r3, [r3]
 3282 0d8a 03F00803 		and	r3, r3, #8
1993:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 3283              		.loc 1 1993 66
 3284 0d8e 002B     		cmp	r3, #0
 3285 0d90 05D0     		beq	.L258
1993:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 3286              		.loc 1 1993 40 discriminator 1
 3287 0d92 2A4B     		ldr	r3, .L330
 3288 0d94 1B68     		ldr	r3, [r3]
1993:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 3289              		.loc 1 1993 66 discriminator 1
 3290 0d96 1B09     		lsrs	r3, r3, #4
 3291 0d98 03F00F03 		and	r3, r3, #15
 3292 0d9c 05E0     		b	.L259
 3293              	.L258:
1993:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 3294              		.loc 1 1993 40 discriminator 2
 3295 0d9e 274B     		ldr	r3, .L330
 3296 0da0 D3F89430 		ldr	r3, [r3, #148]
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 102


1993:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 3297              		.loc 1 1993 66 discriminator 2
 3298 0da4 1B0A     		lsrs	r3, r3, #8
 3299 0da6 03F00F03 		and	r3, r3, #15
 3300              	.L259:
1993:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 3301              		.loc 1 1993 23 discriminator 4
 3302 0daa 254A     		ldr	r2, .L330+4
 3303 0dac 52F82330 		ldr	r3, [r2, r3, lsl #2]
 3304 0db0 FB61     		str	r3, [r7, #28]
1995:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_OSPICLKSOURCE_PLL:
 3305              		.loc 1 1995 11 discriminator 4
 3306 0db2 2EE0     		b	.L318
 3307              	.L252:
1997:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 3308              		.loc 1 1997 14
 3309 0db4 214B     		ldr	r3, .L330
 3310 0db6 1B68     		ldr	r3, [r3]
 3311 0db8 03F00073 		and	r3, r3, #33554432
1997:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 3312              		.loc 1 1997 13
 3313 0dbc B3F1007F 		cmp	r3, #33554432
 3314 0dc0 29D1     		bne	.L319
1999:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             {
 3315              		.loc 1 1999 16
 3316 0dc2 1E4B     		ldr	r3, .L330
 3317 0dc4 DB68     		ldr	r3, [r3, #12]
 3318 0dc6 03F48013 		and	r3, r3, #1048576
1999:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             {
 3319              		.loc 1 1999 15
 3320 0dca B3F5801F 		cmp	r3, #1048576
 3321 0dce 22D1     		bne	.L319
2002:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR
 3322              		.loc 1 2002 22
 3323 0dd0 1A4B     		ldr	r3, .L330
 3324 0dd2 DB68     		ldr	r3, [r3, #12]
2002:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR
 3325              		.loc 1 2002 63
 3326 0dd4 1B0A     		lsrs	r3, r3, #8
2002:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR
 3327              		.loc 1 2002 20
 3328 0dd6 03F07F03 		and	r3, r3, #127
 3329 0dda BB60     		str	r3, [r7, #8]
2003:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               /* f(PLL48M1CLK) = f(VCO input) / PLLQ */
 3330              		.loc 1 2003 33
 3331 0ddc BB69     		ldr	r3, [r7, #24]
 3332 0dde BA68     		ldr	r2, [r7, #8]
 3333 0de0 03FB02F2 		mul	r2, r3, r2
2003:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               /* f(PLL48M1CLK) = f(VCO input) / PLLQ */
 3334              		.loc 1 2003 45
 3335 0de4 154B     		ldr	r3, .L330
 3336 0de6 DB68     		ldr	r3, [r3, #12]
2003:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               /* f(PLL48M1CLK) = f(VCO input) / PLLQ */
 3337              		.loc 1 2003 86
 3338 0de8 1B09     		lsrs	r3, r3, #4
 3339 0dea 03F00F03 		and	r3, r3, #15
2003:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               /* f(PLL48M1CLK) = f(VCO input) / PLLQ */
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 103


 3340              		.loc 1 2003 111
 3341 0dee 0133     		adds	r3, r3, #1
2003:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               /* f(PLL48M1CLK) = f(VCO input) / PLLQ */
 3342              		.loc 1 2003 22
 3343 0df0 B2FBF3F3 		udiv	r3, r2, r3
 3344 0df4 BB61     		str	r3, [r7, #24]
2005:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             }
 3345              		.loc 1 2005 40
 3346 0df6 114B     		ldr	r3, .L330
 3347 0df8 DB68     		ldr	r3, [r3, #12]
2005:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             }
 3348              		.loc 1 2005 81
 3349 0dfa 5B0D     		lsrs	r3, r3, #21
 3350 0dfc 03F00303 		and	r3, r3, #3
2005:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             }
 3351              		.loc 1 2005 106
 3352 0e00 0133     		adds	r3, r3, #1
2005:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             }
 3353              		.loc 1 2005 112
 3354 0e02 5B00     		lsls	r3, r3, #1
2005:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             }
 3355              		.loc 1 2005 25
 3356 0e04 BA69     		ldr	r2, [r7, #24]
 3357 0e06 B2FBF3F3 		udiv	r3, r2, r3
 3358 0e0a FB61     		str	r3, [r7, #28]
2008:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         default:
 3359              		.loc 1 2008 11
 3360 0e0c 03E0     		b	.L319
 3361              	.L317:
2011:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
 3362              		.loc 1 2011 11
 3363 0e0e 00BF     		nop
 3364 0e10 0EE0     		b	.L81
 3365              	.L318:
1995:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_OSPICLKSOURCE_PLL:
 3366              		.loc 1 1995 11
 3367 0e12 00BF     		nop
 3368 0e14 0CE0     		b	.L81
 3369              	.L319:
2008:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         default:
 3370              		.loc 1 2008 11
 3371 0e16 00BF     		nop
 3372              	.L256:
2014:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 3373              		.loc 1 2014 9
 3374 0e18 0AE0     		b	.L81
 3375              	.L262:
1200:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 3376              		.loc 1 1200 7
 3377 0e1a 00BF     		nop
 3378 0e1c 08E0     		b	.L81
 3379              	.L263:
1174:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_RTCCLKSOURCE_LSI:
 3380              		.loc 1 1174 7
 3381 0e1e 00BF     		nop
 3382 0e20 06E0     		b	.L81
 3383              	.L264:
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 104


1190:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_RTCCLKSOURCE_HSE_DIV32:
 3384              		.loc 1 1190 7
 3385 0e22 00BF     		nop
 3386 0e24 04E0     		b	.L81
 3387              	.L265:
1197:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     default:
 3388              		.loc 1 1197 7
 3389 0e26 00BF     		nop
 3390 0e28 02E0     		b	.L81
 3391              	.L266:
 3392              		.loc 1 2020 7
 3393 0e2a 00BF     		nop
 3394 0e2c 00E0     		b	.L81
 3395              	.L272:
1420:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 3396              		.loc 1 1420 7
 3397 0e2e 00BF     		nop
 3398              	.L81:
2021:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
2022:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
2023:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2024:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   return(frequency);
 3399              		.loc 1 2024 9
 3400 0e30 FB69     		ldr	r3, [r7, #28]
2025:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
 3401              		.loc 1 2025 1
 3402 0e32 1846     		mov	r0, r3
 3403 0e34 2037     		adds	r7, r7, #32
 3404              		.cfi_def_cfa_offset 8
 3405 0e36 BD46     		mov	sp, r7
 3406              		.cfi_def_cfa_register 13
 3407              		@ sp needed
 3408 0e38 80BD     		pop	{r7, pc}
 3409              	.L331:
 3410 0e3a 00BF     		.align	2
 3411              	.L330:
 3412 0e3c 00100240 		.word	1073876992
 3413 0e40 00000000 		.word	MSIRangeTable
 3414              		.cfi_endproc
 3415              	.LFE134:
 3417              		.section	.text.HAL_RCCEx_EnablePLLSAI1,"ax",%progbits
 3418              		.align	1
 3419              		.global	HAL_RCCEx_EnablePLLSAI1
 3420              		.syntax unified
 3421              		.thumb
 3422              		.thumb_func
 3424              	HAL_RCCEx_EnablePLLSAI1:
 3425              	.LFB135:
2026:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2027:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
2028:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @}
2029:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
2030:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2031:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /** @defgroup RCCEx_Exported_Functions_Group2 Extended Clock management functions
2032:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****  *  @brief  Extended Clock management functions
2033:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****  *
2034:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** @verbatim
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 105


2035:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****  ===============================================================================
2036:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                 ##### Extended clock management functions  #####
2037:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****  ===============================================================================
2038:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     [..]
2039:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     This subsection provides a set of functions allowing to control the
2040:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     activation or deactivation of MSI PLL-mode, PLLSAI1, PLLSAI2, LSE CSS,
2041:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     Low speed clock output and clock after wake-up from STOP mode.
2042:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** @endverbatim
2043:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @{
2044:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
2045:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2046:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI1_SUPPORT)
2047:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2048:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
2049:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  Enable PLLSAI1.
2050:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @param  PLLSAI1Init  pointer to an RCC_PLLSAI1InitTypeDef structure that
2051:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *         contains the configuration information for the PLLSAI1
2052:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval HAL status
2053:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
2054:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** HAL_StatusTypeDef HAL_RCCEx_EnablePLLSAI1(RCC_PLLSAI1InitTypeDef  *PLLSAI1Init)
2055:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
 3426              		.loc 1 2055 1
 3427              		.cfi_startproc
 3428              		@ args = 0, pretend = 0, frame = 16
 3429              		@ frame_needed = 1, uses_anonymous_args = 0
 3430 0000 80B5     		push	{r7, lr}
 3431              		.cfi_def_cfa_offset 8
 3432              		.cfi_offset 7, -8
 3433              		.cfi_offset 14, -4
 3434 0002 84B0     		sub	sp, sp, #16
 3435              		.cfi_def_cfa_offset 24
 3436 0004 00AF     		add	r7, sp, #0
 3437              		.cfi_def_cfa_register 7
 3438 0006 7860     		str	r0, [r7, #4]
2056:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t tickstart;
2057:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   HAL_StatusTypeDef status = HAL_OK;
 3439              		.loc 1 2057 21
 3440 0008 0023     		movs	r3, #0
 3441 000a FB73     		strb	r3, [r7, #15]
2058:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2059:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* check for PLLSAI1 Parameters used to output PLLSAI1CLK */
2060:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLSAI1SOURCE(PLLSAI1Init->PLLSAI1Source));
2061:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLSAI1M_VALUE(PLLSAI1Init->PLLSAI1M));
2062:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLSAI1N_VALUE(PLLSAI1Init->PLLSAI1N));
2063:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLSAI1P_VALUE(PLLSAI1Init->PLLSAI1P));
2064:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLSAI1Q_VALUE(PLLSAI1Init->PLLSAI1Q));
2065:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLSAI1R_VALUE(PLLSAI1Init->PLLSAI1R));
2066:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1Init->PLLSAI1ClockOut));
2067:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2068:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Disable the PLLSAI1 */
2069:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   __HAL_RCC_PLLSAI1_DISABLE();
 3442              		.loc 1 2069 3
 3443 000c 304B     		ldr	r3, .L340
 3444 000e 1B68     		ldr	r3, [r3]
 3445 0010 2F4A     		ldr	r2, .L340
 3446 0012 23F08063 		bic	r3, r3, #67108864
 3447 0016 1360     		str	r3, [r2]
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 106


2070:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2071:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get Start Tick*/
2072:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   tickstart = HAL_GetTick();
 3448              		.loc 1 2072 15
 3449 0018 FFF7FEFF 		bl	HAL_GetTick
 3450 001c B860     		str	r0, [r7, #8]
2073:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2074:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Wait till PLLSAI1 is ready to be updated */
2075:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 3451              		.loc 1 2075 8
 3452 001e 09E0     		b	.L333
 3453              	.L335:
2076:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
2077:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 3454              		.loc 1 2077 9
 3455 0020 FFF7FEFF 		bl	HAL_GetTick
 3456 0024 0246     		mov	r2, r0
 3457              		.loc 1 2077 23
 3458 0026 BB68     		ldr	r3, [r7, #8]
 3459 0028 D31A     		subs	r3, r2, r3
 3460              		.loc 1 2077 7
 3461 002a 022B     		cmp	r3, #2
 3462 002c 02D9     		bls	.L333
2078:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
2079:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       status = HAL_TIMEOUT;
 3463              		.loc 1 2079 14
 3464 002e 0323     		movs	r3, #3
 3465 0030 FB73     		strb	r3, [r7, #15]
2080:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
 3466              		.loc 1 2080 7
 3467 0032 05E0     		b	.L334
 3468              	.L333:
2075:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 3469              		.loc 1 2075 9
 3470 0034 264B     		ldr	r3, .L340
 3471 0036 1B68     		ldr	r3, [r3]
 3472 0038 03F00063 		and	r3, r3, #134217728
2075:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 3473              		.loc 1 2075 8
 3474 003c 002B     		cmp	r3, #0
 3475 003e EFD1     		bne	.L335
 3476              	.L334:
2081:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
2082:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
2083:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2084:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(status == HAL_OK)
 3477              		.loc 1 2084 5
 3478 0040 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 3479 0042 002B     		cmp	r3, #0
 3480 0044 3FD1     		bne	.L336
2085:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
2086:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
2087:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the PLLSAI1 Multiplication factor N */
2088:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the PLLSAI1 Division factors M, P, Q and R */
2089:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_PLLSAI1_CONFIG(PLLSAI1Init->PLLSAI1M, PLLSAI1Init->PLLSAI1N, PLLSAI1Init->PLLSAI1P, P
 3481              		.loc 1 2089 5
 3482 0046 224B     		ldr	r3, .L340
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 107


 3483 0048 1A69     		ldr	r2, [r3, #16]
 3484 004a 224B     		ldr	r3, .L340+4
 3485 004c 1340     		ands	r3, r3, r2
 3486 004e 7A68     		ldr	r2, [r7, #4]
 3487 0050 5268     		ldr	r2, [r2, #4]
 3488 0052 013A     		subs	r2, r2, #1
 3489 0054 1101     		lsls	r1, r2, #4
 3490 0056 7A68     		ldr	r2, [r7, #4]
 3491 0058 9268     		ldr	r2, [r2, #8]
 3492 005a 1202     		lsls	r2, r2, #8
 3493 005c 1143     		orrs	r1, r1, r2
 3494 005e 7A68     		ldr	r2, [r7, #4]
 3495 0060 1269     		ldr	r2, [r2, #16]
 3496 0062 5208     		lsrs	r2, r2, #1
 3497 0064 013A     		subs	r2, r2, #1
 3498 0066 5205     		lsls	r2, r2, #21
 3499 0068 1143     		orrs	r1, r1, r2
 3500 006a 7A68     		ldr	r2, [r7, #4]
 3501 006c 5269     		ldr	r2, [r2, #20]
 3502 006e 5208     		lsrs	r2, r2, #1
 3503 0070 013A     		subs	r2, r2, #1
 3504 0072 5206     		lsls	r2, r2, #25
 3505 0074 1143     		orrs	r1, r1, r2
 3506 0076 7A68     		ldr	r2, [r7, #4]
 3507 0078 D268     		ldr	r2, [r2, #12]
 3508 007a D206     		lsls	r2, r2, #27
 3509 007c 0A43     		orrs	r2, r2, r1
 3510 007e 1449     		ldr	r1, .L340
 3511 0080 1343     		orrs	r3, r3, r2
 3512 0082 0B61     		str	r3, [r1, #16]
2090:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #else
2091:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the PLLSAI1 Multiplication factor N */
2092:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the PLLSAI1 Division factors P, Q and R */
2093:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_PLLSAI1_CONFIG(PLLSAI1Init->PLLSAI1N, PLLSAI1Init->PLLSAI1P, PLLSAI1Init->PLLSAI1Q, P
2094:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
2095:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the PLLSAI1 Clock output(s) */
2096:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1Init->PLLSAI1ClockOut);
 3513              		.loc 1 2096 5
 3514 0084 124B     		ldr	r3, .L340
 3515 0086 1A69     		ldr	r2, [r3, #16]
 3516 0088 7B68     		ldr	r3, [r7, #4]
 3517 008a 9B69     		ldr	r3, [r3, #24]
 3518 008c 1049     		ldr	r1, .L340
 3519 008e 1343     		orrs	r3, r3, r2
 3520 0090 0B61     		str	r3, [r1, #16]
2097:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2098:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
2099:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_PLLSAI1_ENABLE();
 3521              		.loc 1 2099 5
 3522 0092 0F4B     		ldr	r3, .L340
 3523 0094 1B68     		ldr	r3, [r3]
 3524 0096 0E4A     		ldr	r2, .L340
 3525 0098 43F08063 		orr	r3, r3, #67108864
 3526 009c 1360     		str	r3, [r2]
2100:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2101:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Get Start Tick*/
2102:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     tickstart = HAL_GetTick();
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 108


 3527              		.loc 1 2102 17
 3528 009e FFF7FEFF 		bl	HAL_GetTick
 3529 00a2 B860     		str	r0, [r7, #8]
2103:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2104:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Wait till PLLSAI1 is ready */
2105:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 3530              		.loc 1 2105 10
 3531 00a4 09E0     		b	.L337
 3532              	.L338:
2106:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
2107:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 3533              		.loc 1 2107 11
 3534 00a6 FFF7FEFF 		bl	HAL_GetTick
 3535 00aa 0246     		mov	r2, r0
 3536              		.loc 1 2107 25
 3537 00ac BB68     		ldr	r3, [r7, #8]
 3538 00ae D31A     		subs	r3, r2, r3
 3539              		.loc 1 2107 9
 3540 00b0 022B     		cmp	r3, #2
 3541 00b2 02D9     		bls	.L337
2108:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
2109:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         status = HAL_TIMEOUT;
 3542              		.loc 1 2109 16
 3543 00b4 0323     		movs	r3, #3
 3544 00b6 FB73     		strb	r3, [r7, #15]
2110:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         break;
 3545              		.loc 1 2110 9
 3546 00b8 05E0     		b	.L336
 3547              	.L337:
2105:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 3548              		.loc 1 2105 11
 3549 00ba 054B     		ldr	r3, .L340
 3550 00bc 1B68     		ldr	r3, [r3]
 3551 00be 03F00063 		and	r3, r3, #134217728
2105:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 3552              		.loc 1 2105 10
 3553 00c2 002B     		cmp	r3, #0
 3554 00c4 EFD0     		beq	.L338
 3555              	.L336:
2111:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
2112:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
2113:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
2114:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2115:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   return status;
 3556              		.loc 1 2115 10
 3557 00c6 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
2116:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
 3558              		.loc 1 2116 1
 3559 00c8 1846     		mov	r0, r3
 3560 00ca 1037     		adds	r7, r7, #16
 3561              		.cfi_def_cfa_offset 8
 3562 00cc BD46     		mov	sp, r7
 3563              		.cfi_def_cfa_register 13
 3564              		@ sp needed
 3565 00ce 80BD     		pop	{r7, pc}
 3566              	.L341:
 3567              		.align	2
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 109


 3568              	.L340:
 3569 00d0 00100240 		.word	1073876992
 3570 00d4 0F809D01 		.word	27099151
 3571              		.cfi_endproc
 3572              	.LFE135:
 3574              		.section	.text.HAL_RCCEx_DisablePLLSAI1,"ax",%progbits
 3575              		.align	1
 3576              		.global	HAL_RCCEx_DisablePLLSAI1
 3577              		.syntax unified
 3578              		.thumb
 3579              		.thumb_func
 3581              	HAL_RCCEx_DisablePLLSAI1:
 3582              	.LFB136:
2117:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2118:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
2119:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  Disable PLLSAI1.
2120:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval HAL status
2121:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
2122:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** HAL_StatusTypeDef HAL_RCCEx_DisablePLLSAI1(void)
2123:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
 3583              		.loc 1 2123 1
 3584              		.cfi_startproc
 3585              		@ args = 0, pretend = 0, frame = 8
 3586              		@ frame_needed = 1, uses_anonymous_args = 0
 3587 0000 80B5     		push	{r7, lr}
 3588              		.cfi_def_cfa_offset 8
 3589              		.cfi_offset 7, -8
 3590              		.cfi_offset 14, -4
 3591 0002 82B0     		sub	sp, sp, #8
 3592              		.cfi_def_cfa_offset 16
 3593 0004 00AF     		add	r7, sp, #0
 3594              		.cfi_def_cfa_register 7
2124:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t tickstart;
2125:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   HAL_StatusTypeDef status = HAL_OK;
 3595              		.loc 1 2125 21
 3596 0006 0023     		movs	r3, #0
 3597 0008 FB71     		strb	r3, [r7, #7]
2126:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2127:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Disable the PLLSAI1 */
2128:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   __HAL_RCC_PLLSAI1_DISABLE();
 3598              		.loc 1 2128 3
 3599 000a 194B     		ldr	r3, .L348
 3600 000c 1B68     		ldr	r3, [r3]
 3601 000e 184A     		ldr	r2, .L348
 3602 0010 23F08063 		bic	r3, r3, #67108864
 3603 0014 1360     		str	r3, [r2]
2129:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2130:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get Start Tick*/
2131:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   tickstart = HAL_GetTick();
 3604              		.loc 1 2131 15
 3605 0016 FFF7FEFF 		bl	HAL_GetTick
 3606 001a 3860     		str	r0, [r7]
2132:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2133:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Wait till PLLSAI1 is ready */
2134:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 3607              		.loc 1 2134 8
 3608 001c 09E0     		b	.L343
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 110


 3609              	.L345:
2135:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
2136:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 3610              		.loc 1 2136 9
 3611 001e FFF7FEFF 		bl	HAL_GetTick
 3612 0022 0246     		mov	r2, r0
 3613              		.loc 1 2136 23
 3614 0024 3B68     		ldr	r3, [r7]
 3615 0026 D31A     		subs	r3, r2, r3
 3616              		.loc 1 2136 7
 3617 0028 022B     		cmp	r3, #2
 3618 002a 02D9     		bls	.L343
2137:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
2138:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       status = HAL_TIMEOUT;
 3619              		.loc 1 2138 14
 3620 002c 0323     		movs	r3, #3
 3621 002e FB71     		strb	r3, [r7, #7]
2139:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
 3622              		.loc 1 2139 7
 3623 0030 05E0     		b	.L344
 3624              	.L343:
2134:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 3625              		.loc 1 2134 9
 3626 0032 0F4B     		ldr	r3, .L348
 3627 0034 1B68     		ldr	r3, [r3]
 3628 0036 03F00063 		and	r3, r3, #134217728
2134:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 3629              		.loc 1 2134 8
 3630 003a 002B     		cmp	r3, #0
 3631 003c EFD1     		bne	.L345
 3632              	.L344:
2140:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
2141:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
2142:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2143:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Disable the PLLSAI1 Clock outputs */
2144:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   __HAL_RCC_PLLSAI1CLKOUT_DISABLE(RCC_PLLSAI1CFGR_PLLSAI1PEN|RCC_PLLSAI1CFGR_PLLSAI1QEN|RCC_PLLSAI1
 3633              		.loc 1 2144 3
 3634 003e 0C4B     		ldr	r3, .L348
 3635 0040 1B69     		ldr	r3, [r3, #16]
 3636 0042 0B4A     		ldr	r2, .L348
 3637 0044 23F08873 		bic	r3, r3, #17825792
 3638 0048 23F48033 		bic	r3, r3, #65536
 3639 004c 1361     		str	r3, [r2, #16]
2145:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2146:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Reset PLL source to save power if no PLLs on */
2147:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI2_SUPPORT)
2148:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(READ_BIT(RCC->CR, (RCC_CR_PLLRDY | RCC_CR_PLLSAI2RDY)) == 0U)
 3640              		.loc 1 2148 6
 3641 004e 084B     		ldr	r3, .L348
 3642 0050 1B68     		ldr	r3, [r3]
 3643 0052 03F00853 		and	r3, r3, #570425344
 3644              		.loc 1 2148 5
 3645 0056 002B     		cmp	r3, #0
 3646 0058 05D1     		bne	.L346
2149:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
2150:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 3647              		.loc 1 2150 5
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 111


 3648 005a 054B     		ldr	r3, .L348
 3649 005c DB68     		ldr	r3, [r3, #12]
 3650 005e 044A     		ldr	r2, .L348
 3651 0060 23F00303 		bic	r3, r3, #3
 3652 0064 D360     		str	r3, [r2, #12]
 3653              	.L346:
2151:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
2152:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #else
2153:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
2154:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
2155:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
2156:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
2157:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI2_SUPPORT */
2158:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2159:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   return status;
 3654              		.loc 1 2159 10
 3655 0066 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
2160:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
 3656              		.loc 1 2160 1
 3657 0068 1846     		mov	r0, r3
 3658 006a 0837     		adds	r7, r7, #8
 3659              		.cfi_def_cfa_offset 8
 3660 006c BD46     		mov	sp, r7
 3661              		.cfi_def_cfa_register 13
 3662              		@ sp needed
 3663 006e 80BD     		pop	{r7, pc}
 3664              	.L349:
 3665              		.align	2
 3666              	.L348:
 3667 0070 00100240 		.word	1073876992
 3668              		.cfi_endproc
 3669              	.LFE136:
 3671              		.section	.text.HAL_RCCEx_EnablePLLSAI2,"ax",%progbits
 3672              		.align	1
 3673              		.global	HAL_RCCEx_EnablePLLSAI2
 3674              		.syntax unified
 3675              		.thumb
 3676              		.thumb_func
 3678              	HAL_RCCEx_EnablePLLSAI2:
 3679              	.LFB137:
2161:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2162:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI1_SUPPORT */
2163:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2164:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI2_SUPPORT)
2165:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2166:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
2167:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  Enable PLLSAI2.
2168:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @param  PLLSAI2Init  pointer to an RCC_PLLSAI2InitTypeDef structure that
2169:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *         contains the configuration information for the PLLSAI2
2170:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval HAL status
2171:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
2172:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** HAL_StatusTypeDef HAL_RCCEx_EnablePLLSAI2(RCC_PLLSAI2InitTypeDef  *PLLSAI2Init)
2173:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
 3680              		.loc 1 2173 1
 3681              		.cfi_startproc
 3682              		@ args = 0, pretend = 0, frame = 16
 3683              		@ frame_needed = 1, uses_anonymous_args = 0
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 112


 3684 0000 80B5     		push	{r7, lr}
 3685              		.cfi_def_cfa_offset 8
 3686              		.cfi_offset 7, -8
 3687              		.cfi_offset 14, -4
 3688 0002 84B0     		sub	sp, sp, #16
 3689              		.cfi_def_cfa_offset 24
 3690 0004 00AF     		add	r7, sp, #0
 3691              		.cfi_def_cfa_register 7
 3692 0006 7860     		str	r0, [r7, #4]
2174:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t tickstart;
2175:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   HAL_StatusTypeDef status = HAL_OK;
 3693              		.loc 1 2175 21
 3694 0008 0023     		movs	r3, #0
 3695 000a FB73     		strb	r3, [r7, #15]
2176:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2177:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* check for PLLSAI2 Parameters used to output PLLSAI2CLK */
2178:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLSAI2SOURCE(PLLSAI2Init->PLLSAI2Source));
2179:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLSAI2M_VALUE(PLLSAI2Init->PLLSAI2M));
2180:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLSAI2N_VALUE(PLLSAI2Init->PLLSAI2N));
2181:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLSAI2P_VALUE(PLLSAI2Init->PLLSAI2P));
2182:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
2183:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLSAI2Q_VALUE(PLLSAI2Init->PLLSAI2Q));
2184:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI2Q_DIV_SUPPORT */
2185:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLSAI2R_VALUE(PLLSAI2Init->PLLSAI2R));
2186:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PLLSAI2Init->PLLSAI2ClockOut));
2187:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2188:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Disable the PLLSAI2 */
2189:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   __HAL_RCC_PLLSAI2_DISABLE();
 3696              		.loc 1 2189 3
 3697 000c 304B     		ldr	r3, .L358
 3698 000e 1B68     		ldr	r3, [r3]
 3699 0010 2F4A     		ldr	r2, .L358
 3700 0012 23F08053 		bic	r3, r3, #268435456
 3701 0016 1360     		str	r3, [r2]
2190:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2191:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get Start Tick*/
2192:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   tickstart = HAL_GetTick();
 3702              		.loc 1 2192 15
 3703 0018 FFF7FEFF 		bl	HAL_GetTick
 3704 001c B860     		str	r0, [r7, #8]
2193:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2194:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Wait till PLLSAI2 is ready to be updated */
2195:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 3705              		.loc 1 2195 8
 3706 001e 09E0     		b	.L351
 3707              	.L353:
2196:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
2197:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 3708              		.loc 1 2197 9
 3709 0020 FFF7FEFF 		bl	HAL_GetTick
 3710 0024 0246     		mov	r2, r0
 3711              		.loc 1 2197 23
 3712 0026 BB68     		ldr	r3, [r7, #8]
 3713 0028 D31A     		subs	r3, r2, r3
 3714              		.loc 1 2197 7
 3715 002a 022B     		cmp	r3, #2
 3716 002c 02D9     		bls	.L351
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 113


2198:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
2199:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       status = HAL_TIMEOUT;
 3717              		.loc 1 2199 14
 3718 002e 0323     		movs	r3, #3
 3719 0030 FB73     		strb	r3, [r7, #15]
2200:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
 3720              		.loc 1 2200 7
 3721 0032 05E0     		b	.L352
 3722              	.L351:
2195:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 3723              		.loc 1 2195 9
 3724 0034 264B     		ldr	r3, .L358
 3725 0036 1B68     		ldr	r3, [r3]
 3726 0038 03F00053 		and	r3, r3, #536870912
2195:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 3727              		.loc 1 2195 8
 3728 003c 002B     		cmp	r3, #0
 3729 003e EFD1     		bne	.L353
 3730              	.L352:
2201:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
2202:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
2203:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2204:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(status == HAL_OK)
 3731              		.loc 1 2204 5
 3732 0040 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 3733 0042 002B     		cmp	r3, #0
 3734 0044 3FD1     		bne	.L354
2205:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
2206:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT) && defined(RCC_PLLSAI2Q_DIV_SUPPORT)
2207:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the PLLSAI2 Multiplication factor N */
2208:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the PLLSAI2 Division factors M, P, Q and R */
2209:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_PLLSAI2_CONFIG(PLLSAI2Init->PLLSAI2M, PLLSAI2Init->PLLSAI2N, PLLSAI2Init->PLLSAI2P, P
 3735              		.loc 1 2209 5
 3736 0046 224B     		ldr	r3, .L358
 3737 0048 5A69     		ldr	r2, [r3, #20]
 3738 004a 224B     		ldr	r3, .L358+4
 3739 004c 1340     		ands	r3, r3, r2
 3740 004e 7A68     		ldr	r2, [r7, #4]
 3741 0050 5268     		ldr	r2, [r2, #4]
 3742 0052 013A     		subs	r2, r2, #1
 3743 0054 1101     		lsls	r1, r2, #4
 3744 0056 7A68     		ldr	r2, [r7, #4]
 3745 0058 9268     		ldr	r2, [r2, #8]
 3746 005a 1202     		lsls	r2, r2, #8
 3747 005c 1143     		orrs	r1, r1, r2
 3748 005e 7A68     		ldr	r2, [r7, #4]
 3749 0060 1269     		ldr	r2, [r2, #16]
 3750 0062 5208     		lsrs	r2, r2, #1
 3751 0064 013A     		subs	r2, r2, #1
 3752 0066 5205     		lsls	r2, r2, #21
 3753 0068 1143     		orrs	r1, r1, r2
 3754 006a 7A68     		ldr	r2, [r7, #4]
 3755 006c 5269     		ldr	r2, [r2, #20]
 3756 006e 5208     		lsrs	r2, r2, #1
 3757 0070 013A     		subs	r2, r2, #1
 3758 0072 5206     		lsls	r2, r2, #25
 3759 0074 1143     		orrs	r1, r1, r2
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 114


 3760 0076 7A68     		ldr	r2, [r7, #4]
 3761 0078 D268     		ldr	r2, [r2, #12]
 3762 007a D206     		lsls	r2, r2, #27
 3763 007c 0A43     		orrs	r2, r2, r1
 3764 007e 1449     		ldr	r1, .L358
 3765 0080 1343     		orrs	r3, r3, r2
 3766 0082 4B61     		str	r3, [r1, #20]
2210:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #elif defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
2211:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the PLLSAI2 Multiplication factor N */
2212:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the PLLSAI2 Division factors M, P and R */
2213:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_PLLSAI2_CONFIG(PLLSAI2Init->PLLSAI2M, PLLSAI2Init->PLLSAI2N, PLLSAI2Init->PLLSAI2P, P
2214:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #elif defined(RCC_PLLSAI2Q_DIV_SUPPORT)
2215:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the PLLSAI2 Multiplication factor N */
2216:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the PLLSAI2 Division factors P, Q and R */
2217:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_PLLSAI2_CONFIG(PLLSAI2Init->PLLSAI2N, PLLSAI2Init->PLLSAI2P, PLLSAI2Init->PLLSAI2Q, P
2218:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #else
2219:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the PLLSAI2 Multiplication factor N */
2220:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the PLLSAI2 Division factors P and R */
2221:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_PLLSAI2_CONFIG(PLLSAI2Init->PLLSAI2N, PLLSAI2Init->PLLSAI2P, PLLSAI2Init->PLLSAI2R);
2222:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT && RCC_PLLSAI2Q_DIV_SUPPORT */
2223:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the PLLSAI2 Clock output(s) */
2224:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PLLSAI2Init->PLLSAI2ClockOut);
 3767              		.loc 1 2224 5
 3768 0084 124B     		ldr	r3, .L358
 3769 0086 5A69     		ldr	r2, [r3, #20]
 3770 0088 7B68     		ldr	r3, [r7, #4]
 3771 008a 9B69     		ldr	r3, [r3, #24]
 3772 008c 1049     		ldr	r1, .L358
 3773 008e 1343     		orrs	r3, r3, r2
 3774 0090 4B61     		str	r3, [r1, #20]
2225:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2226:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
2227:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_PLLSAI2_ENABLE();
 3775              		.loc 1 2227 5
 3776 0092 0F4B     		ldr	r3, .L358
 3777 0094 1B68     		ldr	r3, [r3]
 3778 0096 0E4A     		ldr	r2, .L358
 3779 0098 43F08053 		orr	r3, r3, #268435456
 3780 009c 1360     		str	r3, [r2]
2228:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2229:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Get Start Tick*/
2230:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     tickstart = HAL_GetTick();
 3781              		.loc 1 2230 17
 3782 009e FFF7FEFF 		bl	HAL_GetTick
 3783 00a2 B860     		str	r0, [r7, #8]
2231:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2232:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Wait till PLLSAI2 is ready */
2233:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 3784              		.loc 1 2233 10
 3785 00a4 09E0     		b	.L355
 3786              	.L356:
2234:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
2235:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 3787              		.loc 1 2235 11
 3788 00a6 FFF7FEFF 		bl	HAL_GetTick
 3789 00aa 0246     		mov	r2, r0
 3790              		.loc 1 2235 25
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 115


 3791 00ac BB68     		ldr	r3, [r7, #8]
 3792 00ae D31A     		subs	r3, r2, r3
 3793              		.loc 1 2235 9
 3794 00b0 022B     		cmp	r3, #2
 3795 00b2 02D9     		bls	.L355
2236:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
2237:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         status = HAL_TIMEOUT;
 3796              		.loc 1 2237 16
 3797 00b4 0323     		movs	r3, #3
 3798 00b6 FB73     		strb	r3, [r7, #15]
2238:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         break;
 3799              		.loc 1 2238 9
 3800 00b8 05E0     		b	.L354
 3801              	.L355:
2233:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 3802              		.loc 1 2233 11
 3803 00ba 054B     		ldr	r3, .L358
 3804 00bc 1B68     		ldr	r3, [r3]
 3805 00be 03F00053 		and	r3, r3, #536870912
2233:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 3806              		.loc 1 2233 10
 3807 00c2 002B     		cmp	r3, #0
 3808 00c4 EFD0     		beq	.L356
 3809              	.L354:
2239:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
2240:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
2241:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
2242:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2243:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   return status;
 3810              		.loc 1 2243 10
 3811 00c6 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
2244:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
 3812              		.loc 1 2244 1
 3813 00c8 1846     		mov	r0, r3
 3814 00ca 1037     		adds	r7, r7, #16
 3815              		.cfi_def_cfa_offset 8
 3816 00cc BD46     		mov	sp, r7
 3817              		.cfi_def_cfa_register 13
 3818              		@ sp needed
 3819 00ce 80BD     		pop	{r7, pc}
 3820              	.L359:
 3821              		.align	2
 3822              	.L358:
 3823 00d0 00100240 		.word	1073876992
 3824 00d4 0F809D01 		.word	27099151
 3825              		.cfi_endproc
 3826              	.LFE137:
 3828              		.section	.text.HAL_RCCEx_DisablePLLSAI2,"ax",%progbits
 3829              		.align	1
 3830              		.global	HAL_RCCEx_DisablePLLSAI2
 3831              		.syntax unified
 3832              		.thumb
 3833              		.thumb_func
 3835              	HAL_RCCEx_DisablePLLSAI2:
 3836              	.LFB138:
2245:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2246:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 116


2247:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  Disable PLLISAI2.
2248:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval HAL status
2249:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
2250:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** HAL_StatusTypeDef HAL_RCCEx_DisablePLLSAI2(void)
2251:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
 3837              		.loc 1 2251 1
 3838              		.cfi_startproc
 3839              		@ args = 0, pretend = 0, frame = 8
 3840              		@ frame_needed = 1, uses_anonymous_args = 0
 3841 0000 80B5     		push	{r7, lr}
 3842              		.cfi_def_cfa_offset 8
 3843              		.cfi_offset 7, -8
 3844              		.cfi_offset 14, -4
 3845 0002 82B0     		sub	sp, sp, #8
 3846              		.cfi_def_cfa_offset 16
 3847 0004 00AF     		add	r7, sp, #0
 3848              		.cfi_def_cfa_register 7
2252:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t tickstart;
2253:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   HAL_StatusTypeDef status = HAL_OK;
 3849              		.loc 1 2253 21
 3850 0006 0023     		movs	r3, #0
 3851 0008 FB71     		strb	r3, [r7, #7]
2254:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2255:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Disable the PLLSAI2 */
2256:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   __HAL_RCC_PLLSAI2_DISABLE();
 3852              		.loc 1 2256 3
 3853 000a 194B     		ldr	r3, .L366
 3854 000c 1B68     		ldr	r3, [r3]
 3855 000e 184A     		ldr	r2, .L366
 3856 0010 23F08053 		bic	r3, r3, #268435456
 3857 0014 1360     		str	r3, [r2]
2257:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2258:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get Start Tick*/
2259:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   tickstart = HAL_GetTick();
 3858              		.loc 1 2259 15
 3859 0016 FFF7FEFF 		bl	HAL_GetTick
 3860 001a 3860     		str	r0, [r7]
2260:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2261:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Wait till PLLSAI2 is ready */
2262:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 3861              		.loc 1 2262 8
 3862 001c 09E0     		b	.L361
 3863              	.L363:
2263:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
2264:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 3864              		.loc 1 2264 9
 3865 001e FFF7FEFF 		bl	HAL_GetTick
 3866 0022 0246     		mov	r2, r0
 3867              		.loc 1 2264 23
 3868 0024 3B68     		ldr	r3, [r7]
 3869 0026 D31A     		subs	r3, r2, r3
 3870              		.loc 1 2264 7
 3871 0028 022B     		cmp	r3, #2
 3872 002a 02D9     		bls	.L361
2265:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
2266:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       status = HAL_TIMEOUT;
 3873              		.loc 1 2266 14
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 117


 3874 002c 0323     		movs	r3, #3
 3875 002e FB71     		strb	r3, [r7, #7]
2267:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
 3876              		.loc 1 2267 7
 3877 0030 05E0     		b	.L362
 3878              	.L361:
2262:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 3879              		.loc 1 2262 9
 3880 0032 0F4B     		ldr	r3, .L366
 3881 0034 1B68     		ldr	r3, [r3]
 3882 0036 03F00053 		and	r3, r3, #536870912
2262:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 3883              		.loc 1 2262 8
 3884 003a 002B     		cmp	r3, #0
 3885 003c EFD1     		bne	.L363
 3886              	.L362:
2268:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
2269:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
2270:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2271:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Disable the PLLSAI2 Clock outputs */
2272:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
2273:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   __HAL_RCC_PLLSAI2CLKOUT_DISABLE(RCC_PLLSAI2CFGR_PLLSAI2PEN|RCC_PLLSAI2CFGR_PLLSAI2QEN|RCC_PLLSAI2
 3887              		.loc 1 2273 3
 3888 003e 0C4B     		ldr	r3, .L366
 3889 0040 5B69     		ldr	r3, [r3, #20]
 3890 0042 0B4A     		ldr	r2, .L366
 3891 0044 23F08873 		bic	r3, r3, #17825792
 3892 0048 23F48033 		bic	r3, r3, #65536
 3893 004c 5361     		str	r3, [r2, #20]
2274:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #else
2275:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   __HAL_RCC_PLLSAI2CLKOUT_DISABLE(RCC_PLLSAI2CFGR_PLLSAI2PEN|RCC_PLLSAI2CFGR_PLLSAI2REN);
2276:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT && RCC_PLLSAI2Q_DIV_SUPPORT */
2277:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2278:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Reset PLL source to save power if no PLLs on */
2279:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(READ_BIT(RCC->CR, (RCC_CR_PLLRDY | RCC_CR_PLLSAI1RDY)) == 0U)
 3894              		.loc 1 2279 6
 3895 004e 084B     		ldr	r3, .L366
 3896 0050 1B68     		ldr	r3, [r3]
 3897 0052 03F02063 		and	r3, r3, #167772160
 3898              		.loc 1 2279 5
 3899 0056 002B     		cmp	r3, #0
 3900 0058 05D1     		bne	.L364
2280:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
2281:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 3901              		.loc 1 2281 5
 3902 005a 054B     		ldr	r3, .L366
 3903 005c DB68     		ldr	r3, [r3, #12]
 3904 005e 044A     		ldr	r2, .L366
 3905 0060 23F00303 		bic	r3, r3, #3
 3906 0064 D360     		str	r3, [r2, #12]
 3907              	.L364:
2282:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
2283:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2284:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   return status;
 3908              		.loc 1 2284 10
 3909 0066 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
2285:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 118


 3910              		.loc 1 2285 1
 3911 0068 1846     		mov	r0, r3
 3912 006a 0837     		adds	r7, r7, #8
 3913              		.cfi_def_cfa_offset 8
 3914 006c BD46     		mov	sp, r7
 3915              		.cfi_def_cfa_register 13
 3916              		@ sp needed
 3917 006e 80BD     		pop	{r7, pc}
 3918              	.L367:
 3919              		.align	2
 3920              	.L366:
 3921 0070 00100240 		.word	1073876992
 3922              		.cfi_endproc
 3923              	.LFE138:
 3925              		.section	.text.HAL_RCCEx_WakeUpStopCLKConfig,"ax",%progbits
 3926              		.align	1
 3927              		.global	HAL_RCCEx_WakeUpStopCLKConfig
 3928              		.syntax unified
 3929              		.thumb
 3930              		.thumb_func
 3932              	HAL_RCCEx_WakeUpStopCLKConfig:
 3933              	.LFB139:
2286:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2287:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI2_SUPPORT */
2288:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2289:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
2290:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  Configure the oscillator clock source for wakeup from Stop and CSS backup clock.
2291:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @param  WakeUpClk  Wakeup clock
2292:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *         This parameter can be one of the following values:
2293:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_STOP_WAKEUPCLOCK_MSI  MSI oscillator selection
2294:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_STOP_WAKEUPCLOCK_HSI  HSI oscillator selection
2295:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @note   This function shall not be called after the Clock Security System on HSE has been
2296:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *         enabled.
2297:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval None
2298:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
2299:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** void HAL_RCCEx_WakeUpStopCLKConfig(uint32_t WakeUpClk)
2300:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
 3934              		.loc 1 2300 1
 3935              		.cfi_startproc
 3936              		@ args = 0, pretend = 0, frame = 8
 3937              		@ frame_needed = 1, uses_anonymous_args = 0
 3938              		@ link register save eliminated.
 3939 0000 80B4     		push	{r7}
 3940              		.cfi_def_cfa_offset 4
 3941              		.cfi_offset 7, -4
 3942 0002 83B0     		sub	sp, sp, #12
 3943              		.cfi_def_cfa_offset 16
 3944 0004 00AF     		add	r7, sp, #0
 3945              		.cfi_def_cfa_register 7
 3946 0006 7860     		str	r0, [r7, #4]
2301:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_STOP_WAKEUPCLOCK(WakeUpClk));
2302:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2303:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   __HAL_RCC_WAKEUPSTOP_CLK_CONFIG(WakeUpClk);
 3947              		.loc 1 2303 3
 3948 0008 064B     		ldr	r3, .L369
 3949 000a 9B68     		ldr	r3, [r3, #8]
 3950 000c 23F40042 		bic	r2, r3, #32768
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 119


 3951 0010 0449     		ldr	r1, .L369
 3952 0012 7B68     		ldr	r3, [r7, #4]
 3953 0014 1343     		orrs	r3, r3, r2
 3954 0016 8B60     		str	r3, [r1, #8]
2304:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
 3955              		.loc 1 2304 1
 3956 0018 00BF     		nop
 3957 001a 0C37     		adds	r7, r7, #12
 3958              		.cfi_def_cfa_offset 4
 3959 001c BD46     		mov	sp, r7
 3960              		.cfi_def_cfa_register 13
 3961              		@ sp needed
 3962 001e 5DF8047B 		ldr	r7, [sp], #4
 3963              		.cfi_restore 7
 3964              		.cfi_def_cfa_offset 0
 3965 0022 7047     		bx	lr
 3966              	.L370:
 3967              		.align	2
 3968              	.L369:
 3969 0024 00100240 		.word	1073876992
 3970              		.cfi_endproc
 3971              	.LFE139:
 3973              		.section	.text.HAL_RCCEx_StandbyMSIRangeConfig,"ax",%progbits
 3974              		.align	1
 3975              		.global	HAL_RCCEx_StandbyMSIRangeConfig
 3976              		.syntax unified
 3977              		.thumb
 3978              		.thumb_func
 3980              	HAL_RCCEx_StandbyMSIRangeConfig:
 3981              	.LFB140:
2305:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2306:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
2307:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  Configure the MSI range after standby mode.
2308:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @note   After Standby its frequency can be selected between 4 possible values (1, 2, 4 or 8 MHz
2309:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @param  MSIRange  MSI range
2310:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *         This parameter can be one of the following values:
2311:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_MSIRANGE_4  Range 4 around 1 MHz
2312:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_MSIRANGE_5  Range 5 around 2 MHz
2313:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_MSIRANGE_6  Range 6 around 4 MHz (reset value)
2314:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_MSIRANGE_7  Range 7 around 8 MHz
2315:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval None
2316:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
2317:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** void HAL_RCCEx_StandbyMSIRangeConfig(uint32_t MSIRange)
2318:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
 3982              		.loc 1 2318 1
 3983              		.cfi_startproc
 3984              		@ args = 0, pretend = 0, frame = 8
 3985              		@ frame_needed = 1, uses_anonymous_args = 0
 3986              		@ link register save eliminated.
 3987 0000 80B4     		push	{r7}
 3988              		.cfi_def_cfa_offset 4
 3989              		.cfi_offset 7, -4
 3990 0002 83B0     		sub	sp, sp, #12
 3991              		.cfi_def_cfa_offset 16
 3992 0004 00AF     		add	r7, sp, #0
 3993              		.cfi_def_cfa_register 7
 3994 0006 7860     		str	r0, [r7, #4]
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 120


2319:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_MSI_STANDBY_CLOCK_RANGE(MSIRange));
2320:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2321:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   __HAL_RCC_MSI_STANDBY_RANGE_CONFIG(MSIRange);
 3995              		.loc 1 2321 3
 3996 0008 084B     		ldr	r3, .L372
 3997 000a D3F89430 		ldr	r3, [r3, #148]
 3998 000e 23F47062 		bic	r2, r3, #3840
 3999 0012 7B68     		ldr	r3, [r7, #4]
 4000 0014 1B01     		lsls	r3, r3, #4
 4001 0016 0549     		ldr	r1, .L372
 4002 0018 1343     		orrs	r3, r3, r2
 4003 001a C1F89430 		str	r3, [r1, #148]
2322:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
 4004              		.loc 1 2322 1
 4005 001e 00BF     		nop
 4006 0020 0C37     		adds	r7, r7, #12
 4007              		.cfi_def_cfa_offset 4
 4008 0022 BD46     		mov	sp, r7
 4009              		.cfi_def_cfa_register 13
 4010              		@ sp needed
 4011 0024 5DF8047B 		ldr	r7, [sp], #4
 4012              		.cfi_restore 7
 4013              		.cfi_def_cfa_offset 0
 4014 0028 7047     		bx	lr
 4015              	.L373:
 4016 002a 00BF     		.align	2
 4017              	.L372:
 4018 002c 00100240 		.word	1073876992
 4019              		.cfi_endproc
 4020              	.LFE140:
 4022              		.section	.text.HAL_RCCEx_EnableLSECSS,"ax",%progbits
 4023              		.align	1
 4024              		.global	HAL_RCCEx_EnableLSECSS
 4025              		.syntax unified
 4026              		.thumb
 4027              		.thumb_func
 4029              	HAL_RCCEx_EnableLSECSS:
 4030              	.LFB141:
2323:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2324:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
2325:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  Enable the LSE Clock Security System.
2326:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @note   Prior to enable the LSE Clock Security System, LSE oscillator is to be enabled
2327:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *         with HAL_RCC_OscConfig() and the LSE oscillator clock is to be selected as RTC
2328:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *         clock with HAL_RCCEx_PeriphCLKConfig().
2329:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval None
2330:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
2331:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** void HAL_RCCEx_EnableLSECSS(void)
2332:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
 4031              		.loc 1 2332 1
 4032              		.cfi_startproc
 4033              		@ args = 0, pretend = 0, frame = 0
 4034              		@ frame_needed = 1, uses_anonymous_args = 0
 4035              		@ link register save eliminated.
 4036 0000 80B4     		push	{r7}
 4037              		.cfi_def_cfa_offset 4
 4038              		.cfi_offset 7, -4
 4039 0002 00AF     		add	r7, sp, #0
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 121


 4040              		.cfi_def_cfa_register 7
2333:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   SET_BIT(RCC->BDCR, RCC_BDCR_LSECSSON);
 4041              		.loc 1 2333 3
 4042 0004 064B     		ldr	r3, .L375
 4043 0006 D3F89030 		ldr	r3, [r3, #144]
 4044 000a 054A     		ldr	r2, .L375
 4045 000c 43F02003 		orr	r3, r3, #32
 4046 0010 C2F89030 		str	r3, [r2, #144]
2334:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
 4047              		.loc 1 2334 1
 4048 0014 00BF     		nop
 4049 0016 BD46     		mov	sp, r7
 4050              		.cfi_def_cfa_register 13
 4051              		@ sp needed
 4052 0018 5DF8047B 		ldr	r7, [sp], #4
 4053              		.cfi_restore 7
 4054              		.cfi_def_cfa_offset 0
 4055 001c 7047     		bx	lr
 4056              	.L376:
 4057 001e 00BF     		.align	2
 4058              	.L375:
 4059 0020 00100240 		.word	1073876992
 4060              		.cfi_endproc
 4061              	.LFE141:
 4063              		.section	.text.HAL_RCCEx_DisableLSECSS,"ax",%progbits
 4064              		.align	1
 4065              		.global	HAL_RCCEx_DisableLSECSS
 4066              		.syntax unified
 4067              		.thumb
 4068              		.thumb_func
 4070              	HAL_RCCEx_DisableLSECSS:
 4071              	.LFB142:
2335:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2336:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
2337:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  Disable the LSE Clock Security System.
2338:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @note   LSE Clock Security System can only be disabled after a LSE failure detection.
2339:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval None
2340:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
2341:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** void HAL_RCCEx_DisableLSECSS(void)
2342:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
 4072              		.loc 1 2342 1
 4073              		.cfi_startproc
 4074              		@ args = 0, pretend = 0, frame = 0
 4075              		@ frame_needed = 1, uses_anonymous_args = 0
 4076              		@ link register save eliminated.
 4077 0000 80B4     		push	{r7}
 4078              		.cfi_def_cfa_offset 4
 4079              		.cfi_offset 7, -4
 4080 0002 00AF     		add	r7, sp, #0
 4081              		.cfi_def_cfa_register 7
2343:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSECSSON) ;
 4082              		.loc 1 2343 3
 4083 0004 094B     		ldr	r3, .L378
 4084 0006 D3F89030 		ldr	r3, [r3, #144]
 4085 000a 084A     		ldr	r2, .L378
 4086 000c 23F02003 		bic	r3, r3, #32
 4087 0010 C2F89030 		str	r3, [r2, #144]
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 122


2344:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2345:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Disable LSE CSS IT if any */
2346:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   __HAL_RCC_DISABLE_IT(RCC_IT_LSECSS);
 4088              		.loc 1 2346 3
 4089 0014 054B     		ldr	r3, .L378
 4090 0016 9B69     		ldr	r3, [r3, #24]
 4091 0018 044A     		ldr	r2, .L378
 4092 001a 23F40073 		bic	r3, r3, #512
 4093 001e 9361     		str	r3, [r2, #24]
2347:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
 4094              		.loc 1 2347 1
 4095 0020 00BF     		nop
 4096 0022 BD46     		mov	sp, r7
 4097              		.cfi_def_cfa_register 13
 4098              		@ sp needed
 4099 0024 5DF8047B 		ldr	r7, [sp], #4
 4100              		.cfi_restore 7
 4101              		.cfi_def_cfa_offset 0
 4102 0028 7047     		bx	lr
 4103              	.L379:
 4104 002a 00BF     		.align	2
 4105              	.L378:
 4106 002c 00100240 		.word	1073876992
 4107              		.cfi_endproc
 4108              	.LFE142:
 4110              		.section	.text.HAL_RCCEx_EnableLSECSS_IT,"ax",%progbits
 4111              		.align	1
 4112              		.global	HAL_RCCEx_EnableLSECSS_IT
 4113              		.syntax unified
 4114              		.thumb
 4115              		.thumb_func
 4117              	HAL_RCCEx_EnableLSECSS_IT:
 4118              	.LFB143:
2348:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2349:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
2350:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  Enable the LSE Clock Security System Interrupt & corresponding EXTI line.
2351:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @note   LSE Clock Security System Interrupt is mapped on RTC EXTI line 19
2352:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval None
2353:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
2354:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** void HAL_RCCEx_EnableLSECSS_IT(void)
2355:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
 4119              		.loc 1 2355 1
 4120              		.cfi_startproc
 4121              		@ args = 0, pretend = 0, frame = 0
 4122              		@ frame_needed = 1, uses_anonymous_args = 0
 4123              		@ link register save eliminated.
 4124 0000 80B4     		push	{r7}
 4125              		.cfi_def_cfa_offset 4
 4126              		.cfi_offset 7, -4
 4127 0002 00AF     		add	r7, sp, #0
 4128              		.cfi_def_cfa_register 7
2356:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Enable LSE CSS */
2357:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   SET_BIT(RCC->BDCR, RCC_BDCR_LSECSSON) ;
 4129              		.loc 1 2357 3
 4130 0004 0F4B     		ldr	r3, .L381
 4131 0006 D3F89030 		ldr	r3, [r3, #144]
 4132 000a 0E4A     		ldr	r2, .L381
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 123


 4133 000c 43F02003 		orr	r3, r3, #32
 4134 0010 C2F89030 		str	r3, [r2, #144]
2358:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2359:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Enable LSE CSS IT */
2360:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   __HAL_RCC_ENABLE_IT(RCC_IT_LSECSS);
 4135              		.loc 1 2360 3
 4136 0014 0B4B     		ldr	r3, .L381
 4137 0016 9B69     		ldr	r3, [r3, #24]
 4138 0018 0A4A     		ldr	r2, .L381
 4139 001a 43F40073 		orr	r3, r3, #512
 4140 001e 9361     		str	r3, [r2, #24]
2361:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2362:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Enable IT on EXTI Line 19 */
2363:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   __HAL_RCC_LSECSS_EXTI_ENABLE_IT();
 4141              		.loc 1 2363 3
 4142 0020 094B     		ldr	r3, .L381+4
 4143 0022 1B68     		ldr	r3, [r3]
 4144 0024 084A     		ldr	r2, .L381+4
 4145 0026 43F40023 		orr	r3, r3, #524288
 4146 002a 1360     		str	r3, [r2]
2364:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   __HAL_RCC_LSECSS_EXTI_ENABLE_RISING_EDGE();
 4147              		.loc 1 2364 3
 4148 002c 064B     		ldr	r3, .L381+4
 4149 002e 9B68     		ldr	r3, [r3, #8]
 4150 0030 054A     		ldr	r2, .L381+4
 4151 0032 43F40023 		orr	r3, r3, #524288
 4152 0036 9360     		str	r3, [r2, #8]
2365:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
 4153              		.loc 1 2365 1
 4154 0038 00BF     		nop
 4155 003a BD46     		mov	sp, r7
 4156              		.cfi_def_cfa_register 13
 4157              		@ sp needed
 4158 003c 5DF8047B 		ldr	r7, [sp], #4
 4159              		.cfi_restore 7
 4160              		.cfi_def_cfa_offset 0
 4161 0040 7047     		bx	lr
 4162              	.L382:
 4163 0042 00BF     		.align	2
 4164              	.L381:
 4165 0044 00100240 		.word	1073876992
 4166 0048 00040140 		.word	1073808384
 4167              		.cfi_endproc
 4168              	.LFE143:
 4170              		.section	.text.HAL_RCCEx_LSECSS_IRQHandler,"ax",%progbits
 4171              		.align	1
 4172              		.global	HAL_RCCEx_LSECSS_IRQHandler
 4173              		.syntax unified
 4174              		.thumb
 4175              		.thumb_func
 4177              	HAL_RCCEx_LSECSS_IRQHandler:
 4178              	.LFB144:
2366:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2367:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
2368:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief Handle the RCC LSE Clock Security System interrupt request.
2369:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval None
2370:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 124


2371:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** void HAL_RCCEx_LSECSS_IRQHandler(void)
2372:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
 4179              		.loc 1 2372 1
 4180              		.cfi_startproc
 4181              		@ args = 0, pretend = 0, frame = 0
 4182              		@ frame_needed = 1, uses_anonymous_args = 0
 4183 0000 80B5     		push	{r7, lr}
 4184              		.cfi_def_cfa_offset 8
 4185              		.cfi_offset 7, -8
 4186              		.cfi_offset 14, -4
 4187 0002 00AF     		add	r7, sp, #0
 4188              		.cfi_def_cfa_register 7
2373:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Check RCC LSE CSSF flag  */
2374:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(__HAL_RCC_GET_IT(RCC_IT_LSECSS))
 4189              		.loc 1 2374 6
 4190 0004 074B     		ldr	r3, .L386
 4191 0006 DB69     		ldr	r3, [r3, #28]
 4192 0008 03F40073 		and	r3, r3, #512
 4193              		.loc 1 2374 5
 4194 000c B3F5007F 		cmp	r3, #512
 4195 0010 05D1     		bne	.L385
2375:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
2376:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* RCC LSE Clock Security System interrupt user callback */
2377:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     HAL_RCCEx_LSECSS_Callback();
 4196              		.loc 1 2377 5
 4197 0012 FFF7FEFF 		bl	HAL_RCCEx_LSECSS_Callback
2378:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2379:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Clear RCC LSE CSS pending bit */
2380:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_CLEAR_IT(RCC_IT_LSECSS);
 4198              		.loc 1 2380 5
 4199 0016 034B     		ldr	r3, .L386
 4200 0018 4FF40072 		mov	r2, #512
 4201 001c 1A62     		str	r2, [r3, #32]
 4202              	.L385:
2381:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
2382:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
 4203              		.loc 1 2382 1
 4204 001e 00BF     		nop
 4205 0020 80BD     		pop	{r7, pc}
 4206              	.L387:
 4207 0022 00BF     		.align	2
 4208              	.L386:
 4209 0024 00100240 		.word	1073876992
 4210              		.cfi_endproc
 4211              	.LFE144:
 4213              		.section	.text.HAL_RCCEx_LSECSS_Callback,"ax",%progbits
 4214              		.align	1
 4215              		.weak	HAL_RCCEx_LSECSS_Callback
 4216              		.syntax unified
 4217              		.thumb
 4218              		.thumb_func
 4220              	HAL_RCCEx_LSECSS_Callback:
 4221              	.LFB145:
2383:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2384:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
2385:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  RCCEx LSE Clock Security System interrupt callback.
2386:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval none
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 125


2387:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
2388:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** __weak void HAL_RCCEx_LSECSS_Callback(void)
2389:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
 4222              		.loc 1 2389 1
 4223              		.cfi_startproc
 4224              		@ args = 0, pretend = 0, frame = 0
 4225              		@ frame_needed = 1, uses_anonymous_args = 0
 4226              		@ link register save eliminated.
 4227 0000 80B4     		push	{r7}
 4228              		.cfi_def_cfa_offset 4
 4229              		.cfi_offset 7, -4
 4230 0002 00AF     		add	r7, sp, #0
 4231              		.cfi_def_cfa_register 7
2390:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* NOTE : This function should not be modified, when the callback is needed,
2391:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             the @ref HAL_RCCEx_LSECSS_Callback should be implemented in the user file
2392:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****    */
2393:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
 4232              		.loc 1 2393 1
 4233 0004 00BF     		nop
 4234 0006 BD46     		mov	sp, r7
 4235              		.cfi_def_cfa_register 13
 4236              		@ sp needed
 4237 0008 5DF8047B 		ldr	r7, [sp], #4
 4238              		.cfi_restore 7
 4239              		.cfi_def_cfa_offset 0
 4240 000c 7047     		bx	lr
 4241              		.cfi_endproc
 4242              	.LFE145:
 4244              		.section	.text.HAL_RCCEx_EnableLSCO,"ax",%progbits
 4245              		.align	1
 4246              		.global	HAL_RCCEx_EnableLSCO
 4247              		.syntax unified
 4248              		.thumb
 4249              		.thumb_func
 4251              	HAL_RCCEx_EnableLSCO:
 4252              	.LFB146:
2394:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2395:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
2396:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  Select the Low Speed clock source to output on LSCO pin (PA2).
2397:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @param  LSCOSource  specifies the Low Speed clock source to output.
2398:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *          This parameter can be one of the following values:
2399:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_LSCOSOURCE_LSI  LSI clock selected as LSCO source
2400:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_LSCOSOURCE_LSE  LSE clock selected as LSCO source
2401:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval None
2402:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
2403:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** void HAL_RCCEx_EnableLSCO(uint32_t LSCOSource)
2404:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
 4253              		.loc 1 2404 1
 4254              		.cfi_startproc
 4255              		@ args = 0, pretend = 0, frame = 40
 4256              		@ frame_needed = 1, uses_anonymous_args = 0
 4257 0000 80B5     		push	{r7, lr}
 4258              		.cfi_def_cfa_offset 8
 4259              		.cfi_offset 7, -8
 4260              		.cfi_offset 14, -4
 4261 0002 8AB0     		sub	sp, sp, #40
 4262              		.cfi_def_cfa_offset 48
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 126


 4263 0004 00AF     		add	r7, sp, #0
 4264              		.cfi_def_cfa_register 7
 4265 0006 7860     		str	r0, [r7, #4]
2405:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   GPIO_InitTypeDef GPIO_InitStruct;
2406:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   FlagStatus       pwrclkchanged = RESET;
 4266              		.loc 1 2406 20
 4267 0008 0023     		movs	r3, #0
 4268 000a 87F82730 		strb	r3, [r7, #39]
2407:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   FlagStatus       backupchanged = RESET;
 4269              		.loc 1 2407 20
 4270 000e 0023     		movs	r3, #0
 4271 0010 87F82630 		strb	r3, [r7, #38]
 4272              	.LBB4:
2408:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2409:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Check the parameters */
2410:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_LSCOSOURCE(LSCOSource));
2411:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2412:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* LSCO Pin Clock Enable */
2413:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   __LSCO_CLK_ENABLE();
 4273              		.loc 1 2413 3
 4274 0014 2D4B     		ldr	r3, .L395
 4275 0016 DB6C     		ldr	r3, [r3, #76]
 4276 0018 2C4A     		ldr	r2, .L395
 4277 001a 43F00103 		orr	r3, r3, #1
 4278 001e D364     		str	r3, [r2, #76]
 4279 0020 2A4B     		ldr	r3, .L395
 4280 0022 DB6C     		ldr	r3, [r3, #76]
 4281 0024 03F00103 		and	r3, r3, #1
 4282 0028 FB60     		str	r3, [r7, #12]
 4283 002a FB68     		ldr	r3, [r7, #12]
 4284              	.LBE4:
2414:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2415:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Configure the LSCO pin in analog mode */
2416:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   GPIO_InitStruct.Pin = LSCO_PIN;
 4285              		.loc 1 2416 23
 4286 002c 0423     		movs	r3, #4
 4287 002e 3B61     		str	r3, [r7, #16]
2417:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 4288              		.loc 1 2417 24
 4289 0030 0323     		movs	r3, #3
 4290 0032 7B61     		str	r3, [r7, #20]
2418:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 4291              		.loc 1 2418 25
 4292 0034 0223     		movs	r3, #2
 4293 0036 FB61     		str	r3, [r7, #28]
2419:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 4294              		.loc 1 2419 24
 4295 0038 0023     		movs	r3, #0
 4296 003a BB61     		str	r3, [r7, #24]
2420:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   HAL_GPIO_Init(LSCO_GPIO_PORT, &GPIO_InitStruct);
 4297              		.loc 1 2420 3
 4298 003c 07F11003 		add	r3, r7, #16
 4299 0040 1946     		mov	r1, r3
 4300 0042 4FF09040 		mov	r0, #1207959552
 4301 0046 FFF7FEFF 		bl	HAL_GPIO_Init
2421:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2422:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Update LSCOSEL clock source in Backup Domain control register */
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 127


2423:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 4302              		.loc 1 2423 6
 4303 004a 204B     		ldr	r3, .L395
 4304 004c 9B6D     		ldr	r3, [r3, #88]
 4305 004e 03F08053 		and	r3, r3, #268435456
 4306              		.loc 1 2423 5
 4307 0052 002B     		cmp	r3, #0
 4308 0054 0ED1     		bne	.L390
 4309              	.LBB5:
2424:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
2425:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_PWR_CLK_ENABLE();
 4310              		.loc 1 2425 5
 4311 0056 1D4B     		ldr	r3, .L395
 4312 0058 9B6D     		ldr	r3, [r3, #88]
 4313 005a 1C4A     		ldr	r2, .L395
 4314 005c 43F08053 		orr	r3, r3, #268435456
 4315 0060 9365     		str	r3, [r2, #88]
 4316 0062 1A4B     		ldr	r3, .L395
 4317 0064 9B6D     		ldr	r3, [r3, #88]
 4318 0066 03F08053 		and	r3, r3, #268435456
 4319 006a BB60     		str	r3, [r7, #8]
 4320 006c BB68     		ldr	r3, [r7, #8]
 4321              	.LBE5:
2426:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     pwrclkchanged = SET;
 4322              		.loc 1 2426 19
 4323 006e 0123     		movs	r3, #1
 4324 0070 87F82730 		strb	r3, [r7, #39]
 4325              	.L390:
2427:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
2428:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 4326              		.loc 1 2428 6
 4327 0074 164B     		ldr	r3, .L395+4
 4328 0076 1B68     		ldr	r3, [r3]
 4329 0078 03F48073 		and	r3, r3, #256
 4330              		.loc 1 2428 5
 4331 007c 002B     		cmp	r3, #0
 4332 007e 04D1     		bne	.L391
2429:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
2430:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     HAL_PWR_EnableBkUpAccess();
 4333              		.loc 1 2430 5
 4334 0080 FFF7FEFF 		bl	HAL_PWR_EnableBkUpAccess
2431:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     backupchanged = SET;
 4335              		.loc 1 2431 19
 4336 0084 0123     		movs	r3, #1
 4337 0086 87F82630 		strb	r3, [r7, #38]
 4338              	.L391:
2432:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
2433:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2434:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   MODIFY_REG(RCC->BDCR, RCC_BDCR_LSCOSEL | RCC_BDCR_LSCOEN, LSCOSource | RCC_BDCR_LSCOEN);
 4339              		.loc 1 2434 3
 4340 008a 104B     		ldr	r3, .L395
 4341 008c D3F89030 		ldr	r3, [r3, #144]
 4342 0090 23F04072 		bic	r2, r3, #50331648
 4343 0094 7B68     		ldr	r3, [r7, #4]
 4344 0096 1343     		orrs	r3, r3, r2
 4345 0098 0C4A     		ldr	r2, .L395
 4346 009a 43F08073 		orr	r3, r3, #16777216
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 128


 4347 009e C2F89030 		str	r3, [r2, #144]
2435:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2436:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(backupchanged == SET)
 4348              		.loc 1 2436 5
 4349 00a2 97F82630 		ldrb	r3, [r7, #38]	@ zero_extendqisi2
 4350 00a6 012B     		cmp	r3, #1
 4351 00a8 01D1     		bne	.L392
2437:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
2438:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     HAL_PWR_DisableBkUpAccess();
 4352              		.loc 1 2438 5
 4353 00aa FFF7FEFF 		bl	HAL_PWR_DisableBkUpAccess
 4354              	.L392:
2439:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
2440:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(pwrclkchanged == SET)
 4355              		.loc 1 2440 5
 4356 00ae 97F82730 		ldrb	r3, [r7, #39]	@ zero_extendqisi2
 4357 00b2 012B     		cmp	r3, #1
 4358 00b4 05D1     		bne	.L394
2441:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
2442:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_PWR_CLK_DISABLE();
 4359              		.loc 1 2442 5
 4360 00b6 054B     		ldr	r3, .L395
 4361 00b8 9B6D     		ldr	r3, [r3, #88]
 4362 00ba 044A     		ldr	r2, .L395
 4363 00bc 23F08053 		bic	r3, r3, #268435456
 4364 00c0 9365     		str	r3, [r2, #88]
 4365              	.L394:
2443:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
2444:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
 4366              		.loc 1 2444 1
 4367 00c2 00BF     		nop
 4368 00c4 2837     		adds	r7, r7, #40
 4369              		.cfi_def_cfa_offset 8
 4370 00c6 BD46     		mov	sp, r7
 4371              		.cfi_def_cfa_register 13
 4372              		@ sp needed
 4373 00c8 80BD     		pop	{r7, pc}
 4374              	.L396:
 4375 00ca 00BF     		.align	2
 4376              	.L395:
 4377 00cc 00100240 		.word	1073876992
 4378 00d0 00700040 		.word	1073770496
 4379              		.cfi_endproc
 4380              	.LFE146:
 4382              		.section	.text.HAL_RCCEx_DisableLSCO,"ax",%progbits
 4383              		.align	1
 4384              		.global	HAL_RCCEx_DisableLSCO
 4385              		.syntax unified
 4386              		.thumb
 4387              		.thumb_func
 4389              	HAL_RCCEx_DisableLSCO:
 4390              	.LFB147:
2445:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2446:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
2447:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  Disable the Low Speed clock output.
2448:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval None
2449:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 129


2450:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** void HAL_RCCEx_DisableLSCO(void)
2451:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
 4391              		.loc 1 2451 1
 4392              		.cfi_startproc
 4393              		@ args = 0, pretend = 0, frame = 8
 4394              		@ frame_needed = 1, uses_anonymous_args = 0
 4395 0000 80B5     		push	{r7, lr}
 4396              		.cfi_def_cfa_offset 8
 4397              		.cfi_offset 7, -8
 4398              		.cfi_offset 14, -4
 4399 0002 82B0     		sub	sp, sp, #8
 4400              		.cfi_def_cfa_offset 16
 4401 0004 00AF     		add	r7, sp, #0
 4402              		.cfi_def_cfa_register 7
2452:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   FlagStatus       pwrclkchanged = RESET;
 4403              		.loc 1 2452 20
 4404 0006 0023     		movs	r3, #0
 4405 0008 FB71     		strb	r3, [r7, #7]
2453:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   FlagStatus       backupchanged = RESET;
 4406              		.loc 1 2453 20
 4407 000a 0023     		movs	r3, #0
 4408 000c BB71     		strb	r3, [r7, #6]
2454:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2455:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Update LSCOEN bit in Backup Domain control register */
2456:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 4409              		.loc 1 2456 6
 4410 000e 1C4B     		ldr	r3, .L403
 4411 0010 9B6D     		ldr	r3, [r3, #88]
 4412 0012 03F08053 		and	r3, r3, #268435456
 4413              		.loc 1 2456 5
 4414 0016 002B     		cmp	r3, #0
 4415 0018 0DD1     		bne	.L398
 4416              	.LBB6:
2457:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
2458:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_PWR_CLK_ENABLE();
 4417              		.loc 1 2458 5
 4418 001a 194B     		ldr	r3, .L403
 4419 001c 9B6D     		ldr	r3, [r3, #88]
 4420 001e 184A     		ldr	r2, .L403
 4421 0020 43F08053 		orr	r3, r3, #268435456
 4422 0024 9365     		str	r3, [r2, #88]
 4423 0026 164B     		ldr	r3, .L403
 4424 0028 9B6D     		ldr	r3, [r3, #88]
 4425 002a 03F08053 		and	r3, r3, #268435456
 4426 002e 3B60     		str	r3, [r7]
 4427 0030 3B68     		ldr	r3, [r7]
 4428              	.LBE6:
2459:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     pwrclkchanged = SET;
 4429              		.loc 1 2459 19
 4430 0032 0123     		movs	r3, #1
 4431 0034 FB71     		strb	r3, [r7, #7]
 4432              	.L398:
2460:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
2461:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 4433              		.loc 1 2461 6
 4434 0036 134B     		ldr	r3, .L403+4
 4435 0038 1B68     		ldr	r3, [r3]
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 130


 4436 003a 03F48073 		and	r3, r3, #256
 4437              		.loc 1 2461 5
 4438 003e 002B     		cmp	r3, #0
 4439 0040 03D1     		bne	.L399
2462:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
2463:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Enable access to the backup domain */
2464:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     HAL_PWR_EnableBkUpAccess();
 4440              		.loc 1 2464 5
 4441 0042 FFF7FEFF 		bl	HAL_PWR_EnableBkUpAccess
2465:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     backupchanged = SET;
 4442              		.loc 1 2465 19
 4443 0046 0123     		movs	r3, #1
 4444 0048 BB71     		strb	r3, [r7, #6]
 4445              	.L399:
2466:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
2467:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2468:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSCOEN);
 4446              		.loc 1 2468 3
 4447 004a 0D4B     		ldr	r3, .L403
 4448 004c D3F89030 		ldr	r3, [r3, #144]
 4449 0050 0B4A     		ldr	r2, .L403
 4450 0052 23F08073 		bic	r3, r3, #16777216
 4451 0056 C2F89030 		str	r3, [r2, #144]
2469:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2470:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Restore previous configuration */
2471:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(backupchanged == SET)
 4452              		.loc 1 2471 5
 4453 005a BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 4454 005c 012B     		cmp	r3, #1
 4455 005e 01D1     		bne	.L400
2472:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
2473:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Disable access to the backup domain */
2474:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     HAL_PWR_DisableBkUpAccess();
 4456              		.loc 1 2474 5
 4457 0060 FFF7FEFF 		bl	HAL_PWR_DisableBkUpAccess
 4458              	.L400:
2475:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
2476:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(pwrclkchanged == SET)
 4459              		.loc 1 2476 5
 4460 0064 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 4461 0066 012B     		cmp	r3, #1
 4462 0068 05D1     		bne	.L402
2477:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
2478:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_PWR_CLK_DISABLE();
 4463              		.loc 1 2478 5
 4464 006a 054B     		ldr	r3, .L403
 4465 006c 9B6D     		ldr	r3, [r3, #88]
 4466 006e 044A     		ldr	r2, .L403
 4467 0070 23F08053 		bic	r3, r3, #268435456
 4468 0074 9365     		str	r3, [r2, #88]
 4469              	.L402:
2479:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
2480:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
 4470              		.loc 1 2480 1
 4471 0076 00BF     		nop
 4472 0078 0837     		adds	r7, r7, #8
 4473              		.cfi_def_cfa_offset 8
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 131


 4474 007a BD46     		mov	sp, r7
 4475              		.cfi_def_cfa_register 13
 4476              		@ sp needed
 4477 007c 80BD     		pop	{r7, pc}
 4478              	.L404:
 4479 007e 00BF     		.align	2
 4480              	.L403:
 4481 0080 00100240 		.word	1073876992
 4482 0084 00700040 		.word	1073770496
 4483              		.cfi_endproc
 4484              	.LFE147:
 4486              		.section	.text.HAL_RCCEx_EnableMSIPLLMode,"ax",%progbits
 4487              		.align	1
 4488              		.global	HAL_RCCEx_EnableMSIPLLMode
 4489              		.syntax unified
 4490              		.thumb
 4491              		.thumb_func
 4493              	HAL_RCCEx_EnableMSIPLLMode:
 4494              	.LFB148:
2481:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2482:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
2483:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  Enable the PLL-mode of the MSI.
2484:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
2485:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
2486:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval None
2487:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
2488:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** void HAL_RCCEx_EnableMSIPLLMode(void)
2489:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
 4495              		.loc 1 2489 1
 4496              		.cfi_startproc
 4497              		@ args = 0, pretend = 0, frame = 0
 4498              		@ frame_needed = 1, uses_anonymous_args = 0
 4499              		@ link register save eliminated.
 4500 0000 80B4     		push	{r7}
 4501              		.cfi_def_cfa_offset 4
 4502              		.cfi_offset 7, -4
 4503 0002 00AF     		add	r7, sp, #0
 4504              		.cfi_def_cfa_register 7
2490:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 4505              		.loc 1 2490 3
 4506 0004 054B     		ldr	r3, .L406
 4507 0006 1B68     		ldr	r3, [r3]
 4508 0008 044A     		ldr	r2, .L406
 4509 000a 43F00403 		orr	r3, r3, #4
 4510 000e 1360     		str	r3, [r2]
2491:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
 4511              		.loc 1 2491 1
 4512 0010 00BF     		nop
 4513 0012 BD46     		mov	sp, r7
 4514              		.cfi_def_cfa_register 13
 4515              		@ sp needed
 4516 0014 5DF8047B 		ldr	r7, [sp], #4
 4517              		.cfi_restore 7
 4518              		.cfi_def_cfa_offset 0
 4519 0018 7047     		bx	lr
 4520              	.L407:
 4521 001a 00BF     		.align	2
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 132


 4522              	.L406:
 4523 001c 00100240 		.word	1073876992
 4524              		.cfi_endproc
 4525              	.LFE148:
 4527              		.section	.text.HAL_RCCEx_DisableMSIPLLMode,"ax",%progbits
 4528              		.align	1
 4529              		.global	HAL_RCCEx_DisableMSIPLLMode
 4530              		.syntax unified
 4531              		.thumb
 4532              		.thumb_func
 4534              	HAL_RCCEx_DisableMSIPLLMode:
 4535              	.LFB149:
2492:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2493:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
2494:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  Disable the PLL-mode of the MSI.
2495:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @note   PLL-mode of the MSI is automatically reset when LSE oscillator is disabled.
2496:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval None
2497:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
2498:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** void HAL_RCCEx_DisableMSIPLLMode(void)
2499:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
 4536              		.loc 1 2499 1
 4537              		.cfi_startproc
 4538              		@ args = 0, pretend = 0, frame = 0
 4539              		@ frame_needed = 1, uses_anonymous_args = 0
 4540              		@ link register save eliminated.
 4541 0000 80B4     		push	{r7}
 4542              		.cfi_def_cfa_offset 4
 4543              		.cfi_offset 7, -4
 4544 0002 00AF     		add	r7, sp, #0
 4545              		.cfi_def_cfa_register 7
2500:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   CLEAR_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 4546              		.loc 1 2500 3
 4547 0004 054B     		ldr	r3, .L409
 4548 0006 1B68     		ldr	r3, [r3]
 4549 0008 044A     		ldr	r2, .L409
 4550 000a 23F00403 		bic	r3, r3, #4
 4551 000e 1360     		str	r3, [r2]
2501:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
 4552              		.loc 1 2501 1
 4553 0010 00BF     		nop
 4554 0012 BD46     		mov	sp, r7
 4555              		.cfi_def_cfa_register 13
 4556              		@ sp needed
 4557 0014 5DF8047B 		ldr	r7, [sp], #4
 4558              		.cfi_restore 7
 4559              		.cfi_def_cfa_offset 0
 4560 0018 7047     		bx	lr
 4561              	.L410:
 4562 001a 00BF     		.align	2
 4563              	.L409:
 4564 001c 00100240 		.word	1073876992
 4565              		.cfi_endproc
 4566              	.LFE149:
 4568              		.section	.text.HAL_RCCEx_OCTOSPIDelayConfig,"ax",%progbits
 4569              		.align	1
 4570              		.global	HAL_RCCEx_OCTOSPIDelayConfig
 4571              		.syntax unified
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 133


 4572              		.thumb
 4573              		.thumb_func
 4575              	HAL_RCCEx_OCTOSPIDelayConfig:
 4576              	.LFB150:
2502:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2503:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined (OCTOSPI1) && defined (OCTOSPI2)
2504:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
2505:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  Configure OCTOSPI instances DQS delays.
2506:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @param  Delay1  OCTOSPI1 DQS delay
2507:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @param  Delay2  OCTOSPI2 DQS delay
2508:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @note   Delay parameters stand for unitary delays from 0 to 15. Actual delay is Delay1 or Delay
2509:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval None
2510:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
2511:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** void HAL_RCCEx_OCTOSPIDelayConfig(uint32_t Delay1, uint32_t Delay2)
2512:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
 4577              		.loc 1 2512 1
 4578              		.cfi_startproc
 4579              		@ args = 0, pretend = 0, frame = 8
 4580              		@ frame_needed = 1, uses_anonymous_args = 0
 4581              		@ link register save eliminated.
 4582 0000 80B4     		push	{r7}
 4583              		.cfi_def_cfa_offset 4
 4584              		.cfi_offset 7, -4
 4585 0002 83B0     		sub	sp, sp, #12
 4586              		.cfi_def_cfa_offset 16
 4587 0004 00AF     		add	r7, sp, #0
 4588              		.cfi_def_cfa_register 7
 4589 0006 7860     		str	r0, [r7, #4]
 4590 0008 3960     		str	r1, [r7]
2513:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_OCTOSPIDELAY(Delay1));
2514:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_OCTOSPIDELAY(Delay2));
2515:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2516:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   MODIFY_REG(RCC->DLYCFGR, RCC_DLYCFGR_OCTOSPI1_DLY|RCC_DLYCFGR_OCTOSPI2_DLY, (Delay1 | (Delay2 << 
 4591              		.loc 1 2516 3
 4592 000a 094B     		ldr	r3, .L412
 4593 000c D3F8A430 		ldr	r3, [r3, #164]
 4594 0010 23F0FF02 		bic	r2, r3, #255
 4595 0014 3B68     		ldr	r3, [r7]
 4596 0016 1901     		lsls	r1, r3, #4
 4597 0018 7B68     		ldr	r3, [r7, #4]
 4598 001a 0B43     		orrs	r3, r3, r1
 4599 001c 0449     		ldr	r1, .L412
 4600 001e 1343     		orrs	r3, r3, r2
 4601 0020 C1F8A430 		str	r3, [r1, #164]
2517:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
 4602              		.loc 1 2517 1
 4603 0024 00BF     		nop
 4604 0026 0C37     		adds	r7, r7, #12
 4605              		.cfi_def_cfa_offset 4
 4606 0028 BD46     		mov	sp, r7
 4607              		.cfi_def_cfa_register 13
 4608              		@ sp needed
 4609 002a 5DF8047B 		ldr	r7, [sp], #4
 4610              		.cfi_restore 7
 4611              		.cfi_def_cfa_offset 0
 4612 002e 7047     		bx	lr
 4613              	.L413:
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 134


 4614              		.align	2
 4615              	.L412:
 4616 0030 00100240 		.word	1073876992
 4617              		.cfi_endproc
 4618              	.LFE150:
 4620              		.section	.text.HAL_RCCEx_CRSConfig,"ax",%progbits
 4621              		.align	1
 4622              		.global	HAL_RCCEx_CRSConfig
 4623              		.syntax unified
 4624              		.thumb
 4625              		.thumb_func
 4627              	HAL_RCCEx_CRSConfig:
 4628              	.LFB151:
2518:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* OCTOSPI1 && OCTOSPI2 */
2519:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2520:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
2521:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @}
2522:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
2523:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2524:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(CRS)
2525:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2526:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /** @defgroup RCCEx_Exported_Functions_Group3 Extended Clock Recovery System Control functions
2527:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****  *  @brief  Extended Clock Recovery System Control functions
2528:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****  *
2529:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** @verbatim
2530:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****  ===============================================================================
2531:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                 ##### Extended Clock Recovery System Control functions  #####
2532:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****  ===============================================================================
2533:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     [..]
2534:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       For devices with Clock Recovery System feature (CRS), RCC Extension HAL driver can be used as
2535:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2536:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       (#) In System clock config, HSI48 needs to be enabled
2537:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2538:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       (#) Enable CRS clock in IP MSP init which will use CRS functions
2539:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2540:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       (#) Call CRS functions as follows:
2541:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           (##) Prepare synchronization configuration necessary for HSI48 calibration
2542:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               (+++) Default values can be set for frequency Error Measurement (reload and error lim
2543:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                         and also HSI48 oscillator smooth trimming.
2544:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               (+++) Macro __HAL_RCC_CRS_RELOADVALUE_CALCULATE can be also used to calculate
2545:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                         directly reload value with target and sychronization frequencies values
2546:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           (##) Call function HAL_RCCEx_CRSConfig which
2547:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               (+++) Resets CRS registers to their default values.
2548:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               (+++) Configures CRS registers with synchronization configuration
2549:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               (+++) Enables automatic calibration and frequency error counter feature
2550:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****            Note: When using USB LPM (Link Power Management) and the device is in Sleep mode, the
2551:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****            periodic USB SOF will not be generated by the host. No SYNC signal will therefore be
2552:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****            provided to the CRS to calibrate the HSI48 on the run. To guarantee the required clock
2553:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****            precision after waking up from Sleep mode, the LSE or reference clock on the GPIOs
2554:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****            should be used as SYNC signal.
2555:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2556:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           (##) A polling function is provided to wait for complete synchronization
2557:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               (+++) Call function HAL_RCCEx_CRSWaitSynchronization()
2558:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               (+++) According to CRS status, user can decide to adjust again the calibration or con
2559:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                         application if synchronization is OK
2560:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2561:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       (#) User can retrieve information related to synchronization in calling function
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 135


2562:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             HAL_RCCEx_CRSGetSynchronizationInfo()
2563:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2564:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       (#) Regarding synchronization status and synchronization information, user can try a new cali
2565:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****            in changing synchronization configuration and call again HAL_RCCEx_CRSConfig.
2566:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****            Note: When the SYNC event is detected during the downcounting phase (before reaching the
2567:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****            it means that the actual frequency is lower than the target (and so, that the TRIM value
2568:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****            incremented), while when it is detected during the upcounting phase it means that the ac
2569:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****            is higher (and that the TRIM value should be decremented).
2570:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2571:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       (#) In interrupt mode, user can resort to the available macros (__HAL_RCC_CRS_XXX_IT). Interr
2572:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           through CRS Handler (CRS_IRQn/CRS_IRQHandler)
2573:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               (++) Call function HAL_RCCEx_CRSConfig()
2574:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               (++) Enable CRS_IRQn (thanks to NVIC functions)
2575:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               (++) Enable CRS interrupt (__HAL_RCC_CRS_ENABLE_IT)
2576:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               (++) Implement CRS status management in the following user callbacks called from
2577:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    HAL_RCCEx_CRS_IRQHandler():
2578:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (+++) HAL_RCCEx_CRS_SyncOkCallback()
2579:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (+++) HAL_RCCEx_CRS_SyncWarnCallback()
2580:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (+++) HAL_RCCEx_CRS_ExpectedSyncCallback()
2581:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (+++) HAL_RCCEx_CRS_ErrorCallback()
2582:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2583:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       (#) To force a SYNC EVENT, user can use the function HAL_RCCEx_CRSSoftwareSynchronizationGene
2584:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           This function can be called before calling HAL_RCCEx_CRSConfig (for instance in Systick h
2585:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2586:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** @endverbatim
2587:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****  * @{
2588:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****  */
2589:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2590:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
2591:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  Start automatic synchronization for polling mode
2592:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @param  pInit Pointer on RCC_CRSInitTypeDef structure
2593:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval None
2594:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
2595:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** void HAL_RCCEx_CRSConfig(RCC_CRSInitTypeDef *pInit)
2596:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
 4629              		.loc 1 2596 1
 4630              		.cfi_startproc
 4631              		@ args = 0, pretend = 0, frame = 16
 4632              		@ frame_needed = 1, uses_anonymous_args = 0
 4633              		@ link register save eliminated.
 4634 0000 80B4     		push	{r7}
 4635              		.cfi_def_cfa_offset 4
 4636              		.cfi_offset 7, -4
 4637 0002 85B0     		sub	sp, sp, #20
 4638              		.cfi_def_cfa_offset 24
 4639 0004 00AF     		add	r7, sp, #0
 4640              		.cfi_def_cfa_register 7
 4641 0006 7860     		str	r0, [r7, #4]
2597:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t value;  /* no init needed */
2598:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2599:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Check the parameters */
2600:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_CRS_SYNC_DIV(pInit->Prescaler));
2601:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_CRS_SYNC_SOURCE(pInit->Source));
2602:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_CRS_SYNC_POLARITY(pInit->Polarity));
2603:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_CRS_RELOADVALUE(pInit->ReloadValue));
2604:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_CRS_ERRORLIMIT(pInit->ErrorLimitValue));
2605:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_CRS_HSI48CALIBRATION(pInit->HSI48CalibrationValue));
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 136


2606:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2607:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* CONFIGURATION */
2608:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2609:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Before configuration, reset CRS registers to their default values*/
2610:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   __HAL_RCC_CRS_FORCE_RESET();
 4642              		.loc 1 2610 3
 4643 0008 1C4B     		ldr	r3, .L415
 4644 000a 9B6B     		ldr	r3, [r3, #56]
 4645 000c 1B4A     		ldr	r2, .L415
 4646 000e 43F08073 		orr	r3, r3, #16777216
 4647 0012 9363     		str	r3, [r2, #56]
2611:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   __HAL_RCC_CRS_RELEASE_RESET();
 4648              		.loc 1 2611 3
 4649 0014 194B     		ldr	r3, .L415
 4650 0016 9B6B     		ldr	r3, [r3, #56]
 4651 0018 184A     		ldr	r2, .L415
 4652 001a 23F08073 		bic	r3, r3, #16777216
 4653 001e 9363     		str	r3, [r2, #56]
2612:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2613:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Set the SYNCDIV[2:0] bits according to Prescaler value */
2614:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Set the SYNCSRC[1:0] bits according to Source value */
2615:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Set the SYNCSPOL bit according to Polarity value */
2616:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   value = (pInit->Prescaler | pInit->Source | pInit->Polarity);
 4654              		.loc 1 2616 17
 4655 0020 7B68     		ldr	r3, [r7, #4]
 4656 0022 1A68     		ldr	r2, [r3]
 4657              		.loc 1 2616 36
 4658 0024 7B68     		ldr	r3, [r7, #4]
 4659 0026 5B68     		ldr	r3, [r3, #4]
 4660              		.loc 1 2616 29
 4661 0028 1A43     		orrs	r2, r2, r3
 4662              		.loc 1 2616 52
 4663 002a 7B68     		ldr	r3, [r7, #4]
 4664 002c 9B68     		ldr	r3, [r3, #8]
 4665              		.loc 1 2616 9
 4666 002e 1343     		orrs	r3, r3, r2
 4667 0030 FB60     		str	r3, [r7, #12]
2617:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Set the RELOAD[15:0] bits according to ReloadValue value */
2618:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   value |= pInit->ReloadValue;
 4668              		.loc 1 2618 17
 4669 0032 7B68     		ldr	r3, [r7, #4]
 4670 0034 DB68     		ldr	r3, [r3, #12]
 4671              		.loc 1 2618 9
 4672 0036 FA68     		ldr	r2, [r7, #12]
 4673 0038 1343     		orrs	r3, r3, r2
 4674 003a FB60     		str	r3, [r7, #12]
2619:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Set the FELIM[7:0] bits according to ErrorLimitValue value */
2620:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   value |= (pInit->ErrorLimitValue << CRS_CFGR_FELIM_Pos);
 4675              		.loc 1 2620 18
 4676 003c 7B68     		ldr	r3, [r7, #4]
 4677 003e 1B69     		ldr	r3, [r3, #16]
 4678              		.loc 1 2620 36
 4679 0040 1B04     		lsls	r3, r3, #16
 4680              		.loc 1 2620 9
 4681 0042 FA68     		ldr	r2, [r7, #12]
 4682 0044 1343     		orrs	r3, r3, r2
 4683 0046 FB60     		str	r3, [r7, #12]
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 137


2621:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   WRITE_REG(CRS->CFGR, value);
 4684              		.loc 1 2621 3
 4685 0048 0D4A     		ldr	r2, .L415+4
 4686 004a FB68     		ldr	r3, [r7, #12]
 4687 004c 5360     		str	r3, [r2, #4]
2622:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2623:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Adjust HSI48 oscillator smooth trimming */
2624:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Set the TRIM[6:0] bits for STM32L412xx/L422xx or TRIM[5:0] bits otherwise
2625:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****      according to RCC_CRS_HSI48CalibrationValue value */
2626:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   MODIFY_REG(CRS->CR, CRS_CR_TRIM, (pInit->HSI48CalibrationValue << CRS_CR_TRIM_Pos));
 4688              		.loc 1 2626 3
 4689 004e 0C4B     		ldr	r3, .L415+4
 4690 0050 1B68     		ldr	r3, [r3]
 4691 0052 23F47C52 		bic	r2, r3, #16128
 4692 0056 7B68     		ldr	r3, [r7, #4]
 4693 0058 5B69     		ldr	r3, [r3, #20]
 4694 005a 1B02     		lsls	r3, r3, #8
 4695 005c 0849     		ldr	r1, .L415+4
 4696 005e 1343     		orrs	r3, r3, r2
 4697 0060 0B60     		str	r3, [r1]
2627:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2628:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* START AUTOMATIC SYNCHRONIZATION*/
2629:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2630:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Enable Automatic trimming & Frequency error counter */
2631:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   SET_BIT(CRS->CR, CRS_CR_AUTOTRIMEN | CRS_CR_CEN);
 4698              		.loc 1 2631 3
 4699 0062 074B     		ldr	r3, .L415+4
 4700 0064 1B68     		ldr	r3, [r3]
 4701 0066 064A     		ldr	r2, .L415+4
 4702 0068 43F06003 		orr	r3, r3, #96
 4703 006c 1360     		str	r3, [r2]
2632:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
 4704              		.loc 1 2632 1
 4705 006e 00BF     		nop
 4706 0070 1437     		adds	r7, r7, #20
 4707              		.cfi_def_cfa_offset 4
 4708 0072 BD46     		mov	sp, r7
 4709              		.cfi_def_cfa_register 13
 4710              		@ sp needed
 4711 0074 5DF8047B 		ldr	r7, [sp], #4
 4712              		.cfi_restore 7
 4713              		.cfi_def_cfa_offset 0
 4714 0078 7047     		bx	lr
 4715              	.L416:
 4716 007a 00BF     		.align	2
 4717              	.L415:
 4718 007c 00100240 		.word	1073876992
 4719 0080 00600040 		.word	1073766400
 4720              		.cfi_endproc
 4721              	.LFE151:
 4723              		.section	.text.HAL_RCCEx_CRSSoftwareSynchronizationGenerate,"ax",%progbits
 4724              		.align	1
 4725              		.global	HAL_RCCEx_CRSSoftwareSynchronizationGenerate
 4726              		.syntax unified
 4727              		.thumb
 4728              		.thumb_func
 4730              	HAL_RCCEx_CRSSoftwareSynchronizationGenerate:
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 138


 4731              	.LFB152:
2633:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2634:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
2635:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  Generate the software synchronization event
2636:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval None
2637:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
2638:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** void HAL_RCCEx_CRSSoftwareSynchronizationGenerate(void)
2639:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
 4732              		.loc 1 2639 1
 4733              		.cfi_startproc
 4734              		@ args = 0, pretend = 0, frame = 0
 4735              		@ frame_needed = 1, uses_anonymous_args = 0
 4736              		@ link register save eliminated.
 4737 0000 80B4     		push	{r7}
 4738              		.cfi_def_cfa_offset 4
 4739              		.cfi_offset 7, -4
 4740 0002 00AF     		add	r7, sp, #0
 4741              		.cfi_def_cfa_register 7
2640:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   SET_BIT(CRS->CR, CRS_CR_SWSYNC);
 4742              		.loc 1 2640 3
 4743 0004 054B     		ldr	r3, .L418
 4744 0006 1B68     		ldr	r3, [r3]
 4745 0008 044A     		ldr	r2, .L418
 4746 000a 43F08003 		orr	r3, r3, #128
 4747 000e 1360     		str	r3, [r2]
2641:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
 4748              		.loc 1 2641 1
 4749 0010 00BF     		nop
 4750 0012 BD46     		mov	sp, r7
 4751              		.cfi_def_cfa_register 13
 4752              		@ sp needed
 4753 0014 5DF8047B 		ldr	r7, [sp], #4
 4754              		.cfi_restore 7
 4755              		.cfi_def_cfa_offset 0
 4756 0018 7047     		bx	lr
 4757              	.L419:
 4758 001a 00BF     		.align	2
 4759              	.L418:
 4760 001c 00600040 		.word	1073766400
 4761              		.cfi_endproc
 4762              	.LFE152:
 4764              		.section	.text.HAL_RCCEx_CRSGetSynchronizationInfo,"ax",%progbits
 4765              		.align	1
 4766              		.global	HAL_RCCEx_CRSGetSynchronizationInfo
 4767              		.syntax unified
 4768              		.thumb
 4769              		.thumb_func
 4771              	HAL_RCCEx_CRSGetSynchronizationInfo:
 4772              	.LFB153:
2642:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2643:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
2644:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  Return synchronization info
2645:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @param  pSynchroInfo Pointer on RCC_CRSSynchroInfoTypeDef structure
2646:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval None
2647:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
2648:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** void HAL_RCCEx_CRSGetSynchronizationInfo(RCC_CRSSynchroInfoTypeDef *pSynchroInfo)
2649:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 139


 4773              		.loc 1 2649 1
 4774              		.cfi_startproc
 4775              		@ args = 0, pretend = 0, frame = 8
 4776              		@ frame_needed = 1, uses_anonymous_args = 0
 4777              		@ link register save eliminated.
 4778 0000 80B4     		push	{r7}
 4779              		.cfi_def_cfa_offset 4
 4780              		.cfi_offset 7, -4
 4781 0002 83B0     		sub	sp, sp, #12
 4782              		.cfi_def_cfa_offset 16
 4783 0004 00AF     		add	r7, sp, #0
 4784              		.cfi_def_cfa_register 7
 4785 0006 7860     		str	r0, [r7, #4]
2650:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Check the parameter */
2651:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(pSynchroInfo != (void *)NULL);
2652:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2653:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the reload value */
2654:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   pSynchroInfo->ReloadValue = (READ_BIT(CRS->CFGR, CRS_CFGR_RELOAD));
 4786              		.loc 1 2654 32
 4787 0008 0E4B     		ldr	r3, .L421
 4788 000a 5B68     		ldr	r3, [r3, #4]
 4789 000c 9AB2     		uxth	r2, r3
 4790              		.loc 1 2654 29
 4791 000e 7B68     		ldr	r3, [r7, #4]
 4792 0010 1A60     		str	r2, [r3]
2655:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2656:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get HSI48 oscillator smooth trimming */
2657:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   pSynchroInfo->HSI48CalibrationValue = (READ_BIT(CRS->CR, CRS_CR_TRIM) >> CRS_CR_TRIM_Pos);
 4793              		.loc 1 2657 42
 4794 0012 0C4B     		ldr	r3, .L421
 4795 0014 1B68     		ldr	r3, [r3]
 4796              		.loc 1 2657 73
 4797 0016 1B0A     		lsrs	r3, r3, #8
 4798 0018 03F03F02 		and	r2, r3, #63
 4799              		.loc 1 2657 39
 4800 001c 7B68     		ldr	r3, [r7, #4]
 4801 001e 5A60     		str	r2, [r3, #4]
2658:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2659:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get Frequency error capture */
2660:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   pSynchroInfo->FreqErrorCapture = (READ_BIT(CRS->ISR, CRS_ISR_FECAP) >> CRS_ISR_FECAP_Pos);
 4802              		.loc 1 2660 37
 4803 0020 084B     		ldr	r3, .L421
 4804 0022 9B68     		ldr	r3, [r3, #8]
 4805              		.loc 1 2660 71
 4806 0024 1B0C     		lsrs	r3, r3, #16
 4807 0026 9AB2     		uxth	r2, r3
 4808              		.loc 1 2660 34
 4809 0028 7B68     		ldr	r3, [r7, #4]
 4810 002a 9A60     		str	r2, [r3, #8]
2661:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2662:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get Frequency error direction */
2663:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   pSynchroInfo->FreqErrorDirection = (READ_BIT(CRS->ISR, CRS_ISR_FEDIR));
 4811              		.loc 1 2663 39
 4812 002c 054B     		ldr	r3, .L421
 4813 002e 9B68     		ldr	r3, [r3, #8]
 4814 0030 03F40042 		and	r2, r3, #32768
 4815              		.loc 1 2663 36
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 140


 4816 0034 7B68     		ldr	r3, [r7, #4]
 4817 0036 DA60     		str	r2, [r3, #12]
2664:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
 4818              		.loc 1 2664 1
 4819 0038 00BF     		nop
 4820 003a 0C37     		adds	r7, r7, #12
 4821              		.cfi_def_cfa_offset 4
 4822 003c BD46     		mov	sp, r7
 4823              		.cfi_def_cfa_register 13
 4824              		@ sp needed
 4825 003e 5DF8047B 		ldr	r7, [sp], #4
 4826              		.cfi_restore 7
 4827              		.cfi_def_cfa_offset 0
 4828 0042 7047     		bx	lr
 4829              	.L422:
 4830              		.align	2
 4831              	.L421:
 4832 0044 00600040 		.word	1073766400
 4833              		.cfi_endproc
 4834              	.LFE153:
 4836              		.section	.text.HAL_RCCEx_CRSWaitSynchronization,"ax",%progbits
 4837              		.align	1
 4838              		.global	HAL_RCCEx_CRSWaitSynchronization
 4839              		.syntax unified
 4840              		.thumb
 4841              		.thumb_func
 4843              	HAL_RCCEx_CRSWaitSynchronization:
 4844              	.LFB154:
2665:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2666:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
2667:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** * @brief Wait for CRS Synchronization status.
2668:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** * @param Timeout  Duration of the timeout
2669:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** * @note  Timeout is based on the maximum time to receive a SYNC event based on synchronization
2670:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** *        frequency.
2671:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** * @note    If Timeout set to HAL_MAX_DELAY, HAL_TIMEOUT will be never returned.
2672:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** * @retval Combination of Synchronization status
2673:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** *          This parameter can be a combination of the following values:
2674:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** *            @arg @ref RCC_CRS_TIMEOUT
2675:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** *            @arg @ref RCC_CRS_SYNCOK
2676:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** *            @arg @ref RCC_CRS_SYNCWARN
2677:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** *            @arg @ref RCC_CRS_SYNCERR
2678:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** *            @arg @ref RCC_CRS_SYNCMISS
2679:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** *            @arg @ref RCC_CRS_TRIMOVF
2680:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** */
2681:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** uint32_t HAL_RCCEx_CRSWaitSynchronization(uint32_t Timeout)
2682:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
 4845              		.loc 1 2682 1
 4846              		.cfi_startproc
 4847              		@ args = 0, pretend = 0, frame = 16
 4848              		@ frame_needed = 1, uses_anonymous_args = 0
 4849 0000 80B5     		push	{r7, lr}
 4850              		.cfi_def_cfa_offset 8
 4851              		.cfi_offset 7, -8
 4852              		.cfi_offset 14, -4
 4853 0002 84B0     		sub	sp, sp, #16
 4854              		.cfi_def_cfa_offset 24
 4855 0004 00AF     		add	r7, sp, #0
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 141


 4856              		.cfi_def_cfa_register 7
 4857 0006 7860     		str	r0, [r7, #4]
2683:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t crsstatus = RCC_CRS_NONE;
 4858              		.loc 1 2683 12
 4859 0008 0023     		movs	r3, #0
 4860 000a FB60     		str	r3, [r7, #12]
2684:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t tickstart;
2685:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2686:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get timeout */
2687:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   tickstart = HAL_GetTick();
 4861              		.loc 1 2687 15
 4862 000c FFF7FEFF 		bl	HAL_GetTick
 4863 0010 B860     		str	r0, [r7, #8]
 4864              	.L432:
2688:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2689:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Wait for CRS flag or timeout detection */
2690:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   do
2691:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
2692:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(Timeout != HAL_MAX_DELAY)
 4865              		.loc 1 2692 7
 4866 0012 7B68     		ldr	r3, [r7, #4]
 4867 0014 B3F1FF3F 		cmp	r3, #-1
 4868 0018 0CD0     		beq	.L424
2693:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
2694:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 4869              		.loc 1 2694 12
 4870 001a FFF7FEFF 		bl	HAL_GetTick
 4871 001e 0246     		mov	r2, r0
 4872              		.loc 1 2694 26
 4873 0020 BB68     		ldr	r3, [r7, #8]
 4874 0022 D31A     		subs	r3, r2, r3
 4875              		.loc 1 2694 9
 4876 0024 7A68     		ldr	r2, [r7, #4]
 4877 0026 9A42     		cmp	r2, r3
 4878 0028 02D3     		bcc	.L425
 4879              		.loc 1 2694 50 discriminator 1
 4880 002a 7B68     		ldr	r3, [r7, #4]
 4881 002c 002B     		cmp	r3, #0
 4882 002e 01D1     		bne	.L424
 4883              	.L425:
2695:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
2696:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         crsstatus = RCC_CRS_TIMEOUT;
 4884              		.loc 1 2696 19
 4885 0030 0123     		movs	r3, #1
 4886 0032 FB60     		str	r3, [r7, #12]
 4887              	.L424:
2697:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
2698:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
2699:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check CRS SYNCOK flag  */
2700:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(__HAL_RCC_CRS_GET_FLAG(RCC_CRS_FLAG_SYNCOK))
 4888              		.loc 1 2700 8
 4889 0034 2A4B     		ldr	r3, .L434
 4890 0036 9B68     		ldr	r3, [r3, #8]
 4891 0038 03F00103 		and	r3, r3, #1
 4892              		.loc 1 2700 7
 4893 003c 012B     		cmp	r3, #1
 4894 003e 06D1     		bne	.L426
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 142


2701:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
2702:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* CRS SYNC event OK */
2703:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       crsstatus |= RCC_CRS_SYNCOK;
 4895              		.loc 1 2703 17
 4896 0040 FB68     		ldr	r3, [r7, #12]
 4897 0042 43F00203 		orr	r3, r3, #2
 4898 0046 FB60     		str	r3, [r7, #12]
2704:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2705:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Clear CRS SYNC event OK bit */
2706:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       __HAL_RCC_CRS_CLEAR_FLAG(RCC_CRS_FLAG_SYNCOK);
 4899              		.loc 1 2706 7
 4900 0048 254B     		ldr	r3, .L434
 4901 004a 0122     		movs	r2, #1
 4902 004c DA60     		str	r2, [r3, #12]
 4903              	.L426:
2707:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
2708:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2709:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check CRS SYNCWARN flag  */
2710:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(__HAL_RCC_CRS_GET_FLAG(RCC_CRS_FLAG_SYNCWARN))
 4904              		.loc 1 2710 8
 4905 004e 244B     		ldr	r3, .L434
 4906 0050 9B68     		ldr	r3, [r3, #8]
 4907 0052 03F00203 		and	r3, r3, #2
 4908              		.loc 1 2710 7
 4909 0056 022B     		cmp	r3, #2
 4910 0058 06D1     		bne	.L427
2711:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
2712:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* CRS SYNC warning */
2713:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       crsstatus |= RCC_CRS_SYNCWARN;
 4911              		.loc 1 2713 17
 4912 005a FB68     		ldr	r3, [r7, #12]
 4913 005c 43F00403 		orr	r3, r3, #4
 4914 0060 FB60     		str	r3, [r7, #12]
2714:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2715:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Clear CRS SYNCWARN bit */
2716:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       __HAL_RCC_CRS_CLEAR_FLAG(RCC_CRS_FLAG_SYNCWARN);
 4915              		.loc 1 2716 7
 4916 0062 1F4B     		ldr	r3, .L434
 4917 0064 0222     		movs	r2, #2
 4918 0066 DA60     		str	r2, [r3, #12]
 4919              	.L427:
2717:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
2718:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2719:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check CRS TRIM overflow flag  */
2720:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(__HAL_RCC_CRS_GET_FLAG(RCC_CRS_FLAG_TRIMOVF))
 4920              		.loc 1 2720 8
 4921 0068 1D4B     		ldr	r3, .L434
 4922 006a 9B68     		ldr	r3, [r3, #8]
 4923 006c 03F48063 		and	r3, r3, #1024
 4924              		.loc 1 2720 7
 4925 0070 B3F5806F 		cmp	r3, #1024
 4926 0074 06D1     		bne	.L428
2721:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
2722:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* CRS SYNC Error */
2723:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       crsstatus |= RCC_CRS_TRIMOVF;
 4927              		.loc 1 2723 17
 4928 0076 FB68     		ldr	r3, [r7, #12]
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 143


 4929 0078 43F02003 		orr	r3, r3, #32
 4930 007c FB60     		str	r3, [r7, #12]
2724:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2725:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Clear CRS Error bit */
2726:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       __HAL_RCC_CRS_CLEAR_FLAG(RCC_CRS_FLAG_TRIMOVF);
 4931              		.loc 1 2726 7
 4932 007e 184B     		ldr	r3, .L434
 4933 0080 0422     		movs	r2, #4
 4934 0082 DA60     		str	r2, [r3, #12]
 4935              	.L428:
2727:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
2728:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2729:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check CRS Error flag  */
2730:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(__HAL_RCC_CRS_GET_FLAG(RCC_CRS_FLAG_SYNCERR))
 4936              		.loc 1 2730 8
 4937 0084 164B     		ldr	r3, .L434
 4938 0086 9B68     		ldr	r3, [r3, #8]
 4939 0088 03F48073 		and	r3, r3, #256
 4940              		.loc 1 2730 7
 4941 008c B3F5807F 		cmp	r3, #256
 4942 0090 06D1     		bne	.L429
2731:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
2732:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* CRS SYNC Error */
2733:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       crsstatus |= RCC_CRS_SYNCERR;
 4943              		.loc 1 2733 17
 4944 0092 FB68     		ldr	r3, [r7, #12]
 4945 0094 43F00803 		orr	r3, r3, #8
 4946 0098 FB60     		str	r3, [r7, #12]
2734:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2735:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Clear CRS Error bit */
2736:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       __HAL_RCC_CRS_CLEAR_FLAG(RCC_CRS_FLAG_SYNCERR);
 4947              		.loc 1 2736 7
 4948 009a 114B     		ldr	r3, .L434
 4949 009c 0422     		movs	r2, #4
 4950 009e DA60     		str	r2, [r3, #12]
 4951              	.L429:
2737:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
2738:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2739:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check CRS SYNC Missed flag  */
2740:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(__HAL_RCC_CRS_GET_FLAG(RCC_CRS_FLAG_SYNCMISS))
 4952              		.loc 1 2740 8
 4953 00a0 0F4B     		ldr	r3, .L434
 4954 00a2 9B68     		ldr	r3, [r3, #8]
 4955 00a4 03F40073 		and	r3, r3, #512
 4956              		.loc 1 2740 7
 4957 00a8 B3F5007F 		cmp	r3, #512
 4958 00ac 06D1     		bne	.L430
2741:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
2742:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* CRS SYNC Missed */
2743:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       crsstatus |= RCC_CRS_SYNCMISS;
 4959              		.loc 1 2743 17
 4960 00ae FB68     		ldr	r3, [r7, #12]
 4961 00b0 43F01003 		orr	r3, r3, #16
 4962 00b4 FB60     		str	r3, [r7, #12]
2744:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2745:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Clear CRS SYNC Missed bit */
2746:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       __HAL_RCC_CRS_CLEAR_FLAG(RCC_CRS_FLAG_SYNCMISS);
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 144


 4963              		.loc 1 2746 7
 4964 00b6 0A4B     		ldr	r3, .L434
 4965 00b8 0422     		movs	r2, #4
 4966 00ba DA60     		str	r2, [r3, #12]
 4967              	.L430:
2747:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
2748:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2749:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check CRS Expected SYNC flag  */
2750:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(__HAL_RCC_CRS_GET_FLAG(RCC_CRS_FLAG_ESYNC))
 4968              		.loc 1 2750 8
 4969 00bc 084B     		ldr	r3, .L434
 4970 00be 9B68     		ldr	r3, [r3, #8]
 4971 00c0 03F00803 		and	r3, r3, #8
 4972              		.loc 1 2750 7
 4973 00c4 082B     		cmp	r3, #8
 4974 00c6 02D1     		bne	.L431
2751:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
2752:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* frequency error counter reached a zero value */
2753:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       __HAL_RCC_CRS_CLEAR_FLAG(RCC_CRS_FLAG_ESYNC);
 4975              		.loc 1 2753 7 discriminator 2
 4976 00c8 054B     		ldr	r3, .L434
 4977 00ca 0822     		movs	r2, #8
 4978 00cc DA60     		str	r2, [r3, #12]
 4979              	.L431:
2754:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
2755:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   } while(RCC_CRS_NONE == crsstatus);
 4980              		.loc 1 2755 3
 4981 00ce FB68     		ldr	r3, [r7, #12]
 4982 00d0 002B     		cmp	r3, #0
 4983 00d2 9ED0     		beq	.L432
2756:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2757:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   return crsstatus;
 4984              		.loc 1 2757 10
 4985 00d4 FB68     		ldr	r3, [r7, #12]
2758:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
 4986              		.loc 1 2758 1
 4987 00d6 1846     		mov	r0, r3
 4988 00d8 1037     		adds	r7, r7, #16
 4989              		.cfi_def_cfa_offset 8
 4990 00da BD46     		mov	sp, r7
 4991              		.cfi_def_cfa_register 13
 4992              		@ sp needed
 4993 00dc 80BD     		pop	{r7, pc}
 4994              	.L435:
 4995 00de 00BF     		.align	2
 4996              	.L434:
 4997 00e0 00600040 		.word	1073766400
 4998              		.cfi_endproc
 4999              	.LFE154:
 5001              		.section	.text.HAL_RCCEx_CRS_IRQHandler,"ax",%progbits
 5002              		.align	1
 5003              		.global	HAL_RCCEx_CRS_IRQHandler
 5004              		.syntax unified
 5005              		.thumb
 5006              		.thumb_func
 5008              	HAL_RCCEx_CRS_IRQHandler:
 5009              	.LFB155:
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 145


2759:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2760:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
2761:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief Handle the Clock Recovery System interrupt request.
2762:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval None
2763:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
2764:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** void HAL_RCCEx_CRS_IRQHandler(void)
2765:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
 5010              		.loc 1 2765 1
 5011              		.cfi_startproc
 5012              		@ args = 0, pretend = 0, frame = 16
 5013              		@ frame_needed = 1, uses_anonymous_args = 0
 5014 0000 80B5     		push	{r7, lr}
 5015              		.cfi_def_cfa_offset 8
 5016              		.cfi_offset 7, -8
 5017              		.cfi_offset 14, -4
 5018 0002 84B0     		sub	sp, sp, #16
 5019              		.cfi_def_cfa_offset 24
 5020 0004 00AF     		add	r7, sp, #0
 5021              		.cfi_def_cfa_register 7
2766:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t crserror = RCC_CRS_NONE;
 5022              		.loc 1 2766 12
 5023 0006 0023     		movs	r3, #0
 5024 0008 FB60     		str	r3, [r7, #12]
2767:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get current IT flags and IT sources values */
2768:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t itflags = READ_REG(CRS->ISR);
 5025              		.loc 1 2768 22
 5026 000a 334B     		ldr	r3, .L445
 5027              		.loc 1 2768 12
 5028 000c 9B68     		ldr	r3, [r3, #8]
 5029 000e BB60     		str	r3, [r7, #8]
2769:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t itsources = READ_REG(CRS->CR);
 5030              		.loc 1 2769 24
 5031 0010 314B     		ldr	r3, .L445
 5032              		.loc 1 2769 12
 5033 0012 1B68     		ldr	r3, [r3]
 5034 0014 7B60     		str	r3, [r7, #4]
2770:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2771:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Check CRS SYNCOK flag  */
2772:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(((itflags & RCC_CRS_FLAG_SYNCOK) != 0U) && ((itsources & RCC_CRS_IT_SYNCOK) != 0U))
 5035              		.loc 1 2772 16
 5036 0016 BB68     		ldr	r3, [r7, #8]
 5037 0018 03F00103 		and	r3, r3, #1
 5038              		.loc 1 2772 5
 5039 001c 002B     		cmp	r3, #0
 5040 001e 0AD0     		beq	.L437
 5041              		.loc 1 2772 61 discriminator 1
 5042 0020 7B68     		ldr	r3, [r7, #4]
 5043 0022 03F00103 		and	r3, r3, #1
 5044              		.loc 1 2772 46 discriminator 1
 5045 0026 002B     		cmp	r3, #0
 5046 0028 05D0     		beq	.L437
2773:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
2774:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Clear CRS SYNC event OK flag */
2775:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     WRITE_REG(CRS->ICR, CRS_ICR_SYNCOKC);
 5047              		.loc 1 2775 5
 5048 002a 2B4B     		ldr	r3, .L445
 5049 002c 0122     		movs	r2, #1
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 146


 5050 002e DA60     		str	r2, [r3, #12]
2776:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2777:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* user callback */
2778:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     HAL_RCCEx_CRS_SyncOkCallback();
 5051              		.loc 1 2778 5
 5052 0030 FFF7FEFF 		bl	HAL_RCCEx_CRS_SyncOkCallback
 5053 0034 4BE0     		b	.L438
 5054              	.L437:
2779:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
2780:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Check CRS SYNCWARN flag  */
2781:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   else if(((itflags & RCC_CRS_FLAG_SYNCWARN) != 0U) && ((itsources & RCC_CRS_IT_SYNCWARN) != 0U))
 5055              		.loc 1 2781 21
 5056 0036 BB68     		ldr	r3, [r7, #8]
 5057 0038 03F00203 		and	r3, r3, #2
 5058              		.loc 1 2781 10
 5059 003c 002B     		cmp	r3, #0
 5060 003e 0AD0     		beq	.L439
 5061              		.loc 1 2781 68 discriminator 1
 5062 0040 7B68     		ldr	r3, [r7, #4]
 5063 0042 03F00203 		and	r3, r3, #2
 5064              		.loc 1 2781 53 discriminator 1
 5065 0046 002B     		cmp	r3, #0
 5066 0048 05D0     		beq	.L439
2782:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
2783:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Clear CRS SYNCWARN flag */
2784:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     WRITE_REG(CRS->ICR, CRS_ICR_SYNCWARNC);
 5067              		.loc 1 2784 5
 5068 004a 234B     		ldr	r3, .L445
 5069 004c 0222     		movs	r2, #2
 5070 004e DA60     		str	r2, [r3, #12]
2785:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2786:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* user callback */
2787:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     HAL_RCCEx_CRS_SyncWarnCallback();
 5071              		.loc 1 2787 5
 5072 0050 FFF7FEFF 		bl	HAL_RCCEx_CRS_SyncWarnCallback
 5073 0054 3BE0     		b	.L438
 5074              	.L439:
2788:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
2789:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Check CRS Expected SYNC flag  */
2790:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   else if(((itflags & RCC_CRS_FLAG_ESYNC) != 0U) && ((itsources & RCC_CRS_IT_ESYNC) != 0U))
 5075              		.loc 1 2790 21
 5076 0056 BB68     		ldr	r3, [r7, #8]
 5077 0058 03F00803 		and	r3, r3, #8
 5078              		.loc 1 2790 10
 5079 005c 002B     		cmp	r3, #0
 5080 005e 0AD0     		beq	.L440
 5081              		.loc 1 2790 65 discriminator 1
 5082 0060 7B68     		ldr	r3, [r7, #4]
 5083 0062 03F00803 		and	r3, r3, #8
 5084              		.loc 1 2790 50 discriminator 1
 5085 0066 002B     		cmp	r3, #0
 5086 0068 05D0     		beq	.L440
2791:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
2792:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* frequency error counter reached a zero value */
2793:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     WRITE_REG(CRS->ICR, CRS_ICR_ESYNCC);
 5087              		.loc 1 2793 5
 5088 006a 1B4B     		ldr	r3, .L445
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 147


 5089 006c 0822     		movs	r2, #8
 5090 006e DA60     		str	r2, [r3, #12]
2794:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2795:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* user callback */
2796:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     HAL_RCCEx_CRS_ExpectedSyncCallback();
 5091              		.loc 1 2796 5
 5092 0070 FFF7FEFF 		bl	HAL_RCCEx_CRS_ExpectedSyncCallback
 5093 0074 2BE0     		b	.L438
 5094              	.L440:
2797:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
2798:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Check CRS Error flags  */
2799:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   else
2800:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
2801:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(((itflags & RCC_CRS_FLAG_ERR) != 0U) && ((itsources & RCC_CRS_IT_ERR) != 0U))
 5095              		.loc 1 2801 18
 5096 0076 BB68     		ldr	r3, [r7, #8]
 5097 0078 03F00403 		and	r3, r3, #4
 5098              		.loc 1 2801 7
 5099 007c 002B     		cmp	r3, #0
 5100 007e 26D0     		beq	.L444
 5101              		.loc 1 2801 60 discriminator 1
 5102 0080 7B68     		ldr	r3, [r7, #4]
 5103 0082 03F00403 		and	r3, r3, #4
 5104              		.loc 1 2801 45 discriminator 1
 5105 0086 002B     		cmp	r3, #0
 5106 0088 21D0     		beq	.L444
2802:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
2803:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if((itflags & RCC_CRS_FLAG_SYNCERR) != 0U)
 5107              		.loc 1 2803 19
 5108 008a BB68     		ldr	r3, [r7, #8]
 5109 008c 03F48073 		and	r3, r3, #256
 5110              		.loc 1 2803 9
 5111 0090 002B     		cmp	r3, #0
 5112 0092 03D0     		beq	.L441
2804:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
2805:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         crserror |= RCC_CRS_SYNCERR;
 5113              		.loc 1 2805 18
 5114 0094 FB68     		ldr	r3, [r7, #12]
 5115 0096 43F00803 		orr	r3, r3, #8
 5116 009a FB60     		str	r3, [r7, #12]
 5117              	.L441:
2806:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
2807:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if((itflags & RCC_CRS_FLAG_SYNCMISS) != 0U)
 5118              		.loc 1 2807 19
 5119 009c BB68     		ldr	r3, [r7, #8]
 5120 009e 03F40073 		and	r3, r3, #512
 5121              		.loc 1 2807 9
 5122 00a2 002B     		cmp	r3, #0
 5123 00a4 03D0     		beq	.L442
2808:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
2809:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         crserror |= RCC_CRS_SYNCMISS;
 5124              		.loc 1 2809 18
 5125 00a6 FB68     		ldr	r3, [r7, #12]
 5126 00a8 43F01003 		orr	r3, r3, #16
 5127 00ac FB60     		str	r3, [r7, #12]
 5128              	.L442:
2810:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 148


2811:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if((itflags & RCC_CRS_FLAG_TRIMOVF) != 0U)
 5129              		.loc 1 2811 19
 5130 00ae BB68     		ldr	r3, [r7, #8]
 5131 00b0 03F48063 		and	r3, r3, #1024
 5132              		.loc 1 2811 9
 5133 00b4 002B     		cmp	r3, #0
 5134 00b6 03D0     		beq	.L443
2812:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
2813:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         crserror |= RCC_CRS_TRIMOVF;
 5135              		.loc 1 2813 18
 5136 00b8 FB68     		ldr	r3, [r7, #12]
 5137 00ba 43F02003 		orr	r3, r3, #32
 5138 00be FB60     		str	r3, [r7, #12]
 5139              	.L443:
2814:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
2815:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2816:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Clear CRS Error flags */
2817:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       WRITE_REG(CRS->ICR, CRS_ICR_ERRC);
 5140              		.loc 1 2817 7
 5141 00c0 054B     		ldr	r3, .L445
 5142 00c2 0422     		movs	r2, #4
 5143 00c4 DA60     		str	r2, [r3, #12]
2818:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2819:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* user error callback */
2820:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       HAL_RCCEx_CRS_ErrorCallback(crserror);
 5144              		.loc 1 2820 7
 5145 00c6 F868     		ldr	r0, [r7, #12]
 5146 00c8 FFF7FEFF 		bl	HAL_RCCEx_CRS_ErrorCallback
2821:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
2822:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
2823:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
 5147              		.loc 1 2823 1
 5148 00cc FFE7     		b	.L444
 5149              	.L438:
 5150              	.L444:
 5151 00ce 00BF     		nop
 5152 00d0 1037     		adds	r7, r7, #16
 5153              		.cfi_def_cfa_offset 8
 5154 00d2 BD46     		mov	sp, r7
 5155              		.cfi_def_cfa_register 13
 5156              		@ sp needed
 5157 00d4 80BD     		pop	{r7, pc}
 5158              	.L446:
 5159 00d6 00BF     		.align	2
 5160              	.L445:
 5161 00d8 00600040 		.word	1073766400
 5162              		.cfi_endproc
 5163              	.LFE155:
 5165              		.section	.text.HAL_RCCEx_CRS_SyncOkCallback,"ax",%progbits
 5166              		.align	1
 5167              		.weak	HAL_RCCEx_CRS_SyncOkCallback
 5168              		.syntax unified
 5169              		.thumb
 5170              		.thumb_func
 5172              	HAL_RCCEx_CRS_SyncOkCallback:
 5173              	.LFB156:
2824:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 149


2825:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
2826:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  RCCEx Clock Recovery System SYNCOK interrupt callback.
2827:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval none
2828:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
2829:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** __weak void HAL_RCCEx_CRS_SyncOkCallback(void)
2830:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
 5174              		.loc 1 2830 1
 5175              		.cfi_startproc
 5176              		@ args = 0, pretend = 0, frame = 0
 5177              		@ frame_needed = 1, uses_anonymous_args = 0
 5178              		@ link register save eliminated.
 5179 0000 80B4     		push	{r7}
 5180              		.cfi_def_cfa_offset 4
 5181              		.cfi_offset 7, -4
 5182 0002 00AF     		add	r7, sp, #0
 5183              		.cfi_def_cfa_register 7
2831:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* NOTE : This function should not be modified, when the callback is needed,
2832:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             the @ref HAL_RCCEx_CRS_SyncOkCallback should be implemented in the user file
2833:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****    */
2834:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
 5184              		.loc 1 2834 1
 5185 0004 00BF     		nop
 5186 0006 BD46     		mov	sp, r7
 5187              		.cfi_def_cfa_register 13
 5188              		@ sp needed
 5189 0008 5DF8047B 		ldr	r7, [sp], #4
 5190              		.cfi_restore 7
 5191              		.cfi_def_cfa_offset 0
 5192 000c 7047     		bx	lr
 5193              		.cfi_endproc
 5194              	.LFE156:
 5196              		.section	.text.HAL_RCCEx_CRS_SyncWarnCallback,"ax",%progbits
 5197              		.align	1
 5198              		.weak	HAL_RCCEx_CRS_SyncWarnCallback
 5199              		.syntax unified
 5200              		.thumb
 5201              		.thumb_func
 5203              	HAL_RCCEx_CRS_SyncWarnCallback:
 5204              	.LFB157:
2835:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2836:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
2837:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  RCCEx Clock Recovery System SYNCWARN interrupt callback.
2838:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval none
2839:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
2840:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** __weak void HAL_RCCEx_CRS_SyncWarnCallback(void)
2841:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
 5205              		.loc 1 2841 1
 5206              		.cfi_startproc
 5207              		@ args = 0, pretend = 0, frame = 0
 5208              		@ frame_needed = 1, uses_anonymous_args = 0
 5209              		@ link register save eliminated.
 5210 0000 80B4     		push	{r7}
 5211              		.cfi_def_cfa_offset 4
 5212              		.cfi_offset 7, -4
 5213 0002 00AF     		add	r7, sp, #0
 5214              		.cfi_def_cfa_register 7
2842:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* NOTE : This function should not be modified, when the callback is needed,
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 150


2843:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             the @ref HAL_RCCEx_CRS_SyncWarnCallback should be implemented in the user file
2844:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****    */
2845:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
 5215              		.loc 1 2845 1
 5216 0004 00BF     		nop
 5217 0006 BD46     		mov	sp, r7
 5218              		.cfi_def_cfa_register 13
 5219              		@ sp needed
 5220 0008 5DF8047B 		ldr	r7, [sp], #4
 5221              		.cfi_restore 7
 5222              		.cfi_def_cfa_offset 0
 5223 000c 7047     		bx	lr
 5224              		.cfi_endproc
 5225              	.LFE157:
 5227              		.section	.text.HAL_RCCEx_CRS_ExpectedSyncCallback,"ax",%progbits
 5228              		.align	1
 5229              		.weak	HAL_RCCEx_CRS_ExpectedSyncCallback
 5230              		.syntax unified
 5231              		.thumb
 5232              		.thumb_func
 5234              	HAL_RCCEx_CRS_ExpectedSyncCallback:
 5235              	.LFB158:
2846:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2847:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
2848:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  RCCEx Clock Recovery System Expected SYNC interrupt callback.
2849:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval none
2850:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
2851:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** __weak void HAL_RCCEx_CRS_ExpectedSyncCallback(void)
2852:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
 5236              		.loc 1 2852 1
 5237              		.cfi_startproc
 5238              		@ args = 0, pretend = 0, frame = 0
 5239              		@ frame_needed = 1, uses_anonymous_args = 0
 5240              		@ link register save eliminated.
 5241 0000 80B4     		push	{r7}
 5242              		.cfi_def_cfa_offset 4
 5243              		.cfi_offset 7, -4
 5244 0002 00AF     		add	r7, sp, #0
 5245              		.cfi_def_cfa_register 7
2853:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* NOTE : This function should not be modified, when the callback is needed,
2854:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             the @ref HAL_RCCEx_CRS_ExpectedSyncCallback should be implemented in the user file
2855:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****    */
2856:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
 5246              		.loc 1 2856 1
 5247 0004 00BF     		nop
 5248 0006 BD46     		mov	sp, r7
 5249              		.cfi_def_cfa_register 13
 5250              		@ sp needed
 5251 0008 5DF8047B 		ldr	r7, [sp], #4
 5252              		.cfi_restore 7
 5253              		.cfi_def_cfa_offset 0
 5254 000c 7047     		bx	lr
 5255              		.cfi_endproc
 5256              	.LFE158:
 5258              		.section	.text.HAL_RCCEx_CRS_ErrorCallback,"ax",%progbits
 5259              		.align	1
 5260              		.weak	HAL_RCCEx_CRS_ErrorCallback
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 151


 5261              		.syntax unified
 5262              		.thumb
 5263              		.thumb_func
 5265              	HAL_RCCEx_CRS_ErrorCallback:
 5266              	.LFB159:
2857:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2858:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
2859:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  RCCEx Clock Recovery System Error interrupt callback.
2860:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @param  Error Combination of Error status.
2861:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *         This parameter can be a combination of the following values:
2862:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *           @arg @ref RCC_CRS_SYNCERR
2863:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *           @arg @ref RCC_CRS_SYNCMISS
2864:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *           @arg @ref RCC_CRS_TRIMOVF
2865:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval none
2866:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
2867:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** __weak void HAL_RCCEx_CRS_ErrorCallback(uint32_t Error)
2868:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
 5267              		.loc 1 2868 1
 5268              		.cfi_startproc
 5269              		@ args = 0, pretend = 0, frame = 8
 5270              		@ frame_needed = 1, uses_anonymous_args = 0
 5271              		@ link register save eliminated.
 5272 0000 80B4     		push	{r7}
 5273              		.cfi_def_cfa_offset 4
 5274              		.cfi_offset 7, -4
 5275 0002 83B0     		sub	sp, sp, #12
 5276              		.cfi_def_cfa_offset 16
 5277 0004 00AF     		add	r7, sp, #0
 5278              		.cfi_def_cfa_register 7
 5279 0006 7860     		str	r0, [r7, #4]
2869:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Prevent unused argument(s) compilation warning */
2870:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   UNUSED(Error);
2871:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2872:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* NOTE : This function should not be modified, when the callback is needed,
2873:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             the @ref HAL_RCCEx_CRS_ErrorCallback should be implemented in the user file
2874:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****    */
2875:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
 5280              		.loc 1 2875 1
 5281 0008 00BF     		nop
 5282 000a 0C37     		adds	r7, r7, #12
 5283              		.cfi_def_cfa_offset 4
 5284 000c BD46     		mov	sp, r7
 5285              		.cfi_def_cfa_register 13
 5286              		@ sp needed
 5287 000e 5DF8047B 		ldr	r7, [sp], #4
 5288              		.cfi_restore 7
 5289              		.cfi_def_cfa_offset 0
 5290 0012 7047     		bx	lr
 5291              		.cfi_endproc
 5292              	.LFE159:
 5294              		.section	.text.RCCEx_PLLSAI1_Config,"ax",%progbits
 5295              		.align	1
 5296              		.syntax unified
 5297              		.thumb
 5298              		.thumb_func
 5300              	RCCEx_PLLSAI1_Config:
 5301              	.LFB160:
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 152


2876:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2877:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
2878:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @}
2879:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
2880:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2881:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* CRS */
2882:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2883:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
2884:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @}
2885:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
2886:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2887:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /** @addtogroup RCCEx_Private_Functions
2888:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****  * @{
2889:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****  */
2890:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2891:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI1_SUPPORT)
2892:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2893:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
2894:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  Configure the parameters N & P & optionally M of PLLSAI1 and enable PLLSAI1 output cloc
2895:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @param  PllSai1  pointer to an RCC_PLLSAI1InitTypeDef structure that
2896:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *         contains the configuration parameters N & P & optionally M as well as PLLSAI1 output cl
2897:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @param  Divider  divider parameter to be updated
2898:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *
2899:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @note   PLLSAI1 is temporary disable to apply new parameters
2900:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *
2901:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval HAL status
2902:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
2903:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
2904:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
 5302              		.loc 1 2904 1
 5303              		.cfi_startproc
 5304              		@ args = 0, pretend = 0, frame = 16
 5305              		@ frame_needed = 1, uses_anonymous_args = 0
 5306 0000 80B5     		push	{r7, lr}
 5307              		.cfi_def_cfa_offset 8
 5308              		.cfi_offset 7, -8
 5309              		.cfi_offset 14, -4
 5310 0002 84B0     		sub	sp, sp, #16
 5311              		.cfi_def_cfa_offset 24
 5312 0004 00AF     		add	r7, sp, #0
 5313              		.cfi_def_cfa_register 7
 5314 0006 7860     		str	r0, [r7, #4]
 5315 0008 3960     		str	r1, [r7]
2905:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t tickstart;
2906:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   HAL_StatusTypeDef status = HAL_OK;
 5316              		.loc 1 2906 21
 5317 000a 0023     		movs	r3, #0
 5318 000c FB73     		strb	r3, [r7, #15]
2907:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2908:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* check for PLLSAI1 Parameters used to output PLLSAI1CLK */
2909:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* P, Q and R dividers are verified in each specific divider case below */
2910:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLSAI1SOURCE(PllSai1->PLLSAI1Source));
2911:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
2912:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
2913:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));
2914:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2915:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Check that PLLSAI1 clock source and divider M can be applied */
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 153


2916:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 5319              		.loc 1 2916 6
 5320 000e 724B     		ldr	r3, .L477
 5321 0010 DB68     		ldr	r3, [r3, #12]
 5322 0012 03F00303 		and	r3, r3, #3
 5323              		.loc 1 2916 5
 5324 0016 002B     		cmp	r3, #0
 5325 0018 0ED0     		beq	.L452
2917:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
2918:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* PLL clock source and divider M already set, check that no request for change  */
2919:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 5326              		.loc 1 2919 9
 5327 001a 6F4B     		ldr	r3, .L477
 5328 001c DB68     		ldr	r3, [r3, #12]
 5329 001e 03F00302 		and	r2, r3, #3
 5330              		.loc 1 2919 49
 5331 0022 7B68     		ldr	r3, [r7, #4]
 5332 0024 1B68     		ldr	r3, [r3]
 5333              		.loc 1 2919 7
 5334 0026 9A42     		cmp	r2, r3
 5335 0028 03D1     		bne	.L453
2920:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****        ||
2921:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****        (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 5336              		.loc 1 2921 16
 5337 002a 7B68     		ldr	r3, [r7, #4]
 5338 002c 1B68     		ldr	r3, [r3]
2920:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****        ||
 5339              		.loc 1 2920 8
 5340 002e 002B     		cmp	r3, #0
 5341 0030 42D1     		bne	.L454
 5342              	.L453:
2922:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
2923:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****        ||
2924:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****        (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSA
2925:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif
2926:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       )
2927:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
2928:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       status = HAL_ERROR;
 5343              		.loc 1 2928 14
 5344 0032 0123     		movs	r3, #1
 5345 0034 FB73     		strb	r3, [r7, #15]
 5346 0036 3FE0     		b	.L454
 5347              	.L452:
2929:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
2930:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
2931:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   else
2932:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
2933:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check PLLSAI1 clock source availability */
2934:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     switch(PllSai1->PLLSAI1Source)
 5348              		.loc 1 2934 19
 5349 0038 7B68     		ldr	r3, [r7, #4]
 5350 003a 1B68     		ldr	r3, [r3]
 5351              		.loc 1 2934 5
 5352 003c 032B     		cmp	r3, #3
 5353 003e 18D0     		beq	.L455
 5354 0040 032B     		cmp	r3, #3
 5355 0042 25D8     		bhi	.L456
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 154


 5356 0044 012B     		cmp	r3, #1
 5357 0046 02D0     		beq	.L457
 5358 0048 022B     		cmp	r3, #2
 5359 004a 09D0     		beq	.L458
 5360 004c 20E0     		b	.L456
 5361              	.L457:
2935:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
2936:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PLLSOURCE_MSI:
2937:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 5362              		.loc 1 2937 10
 5363 004e 624B     		ldr	r3, .L477
 5364 0050 1B68     		ldr	r3, [r3]
 5365 0052 03F00203 		and	r3, r3, #2
 5366              		.loc 1 2937 9
 5367 0056 002B     		cmp	r3, #0
 5368 0058 1DD1     		bne	.L474
2938:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
2939:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         status = HAL_ERROR;
 5369              		.loc 1 2939 16
 5370 005a 0123     		movs	r3, #1
 5371 005c FB73     		strb	r3, [r7, #15]
2940:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
2941:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
 5372              		.loc 1 2941 7
 5373 005e 1AE0     		b	.L474
 5374              	.L458:
2942:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PLLSOURCE_HSI:
2943:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 5375              		.loc 1 2943 10
 5376 0060 5D4B     		ldr	r3, .L477
 5377 0062 1B68     		ldr	r3, [r3]
 5378 0064 03F48063 		and	r3, r3, #1024
 5379              		.loc 1 2943 9
 5380 0068 002B     		cmp	r3, #0
 5381 006a 16D1     		bne	.L475
2944:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
2945:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         status = HAL_ERROR;
 5382              		.loc 1 2945 16
 5383 006c 0123     		movs	r3, #1
 5384 006e FB73     		strb	r3, [r7, #15]
2946:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
2947:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
 5385              		.loc 1 2947 7
 5386 0070 13E0     		b	.L475
 5387              	.L455:
2948:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PLLSOURCE_HSE:
2949:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 5388              		.loc 1 2949 10
 5389 0072 594B     		ldr	r3, .L477
 5390 0074 1B68     		ldr	r3, [r3]
 5391 0076 03F40033 		and	r3, r3, #131072
 5392              		.loc 1 2949 9
 5393 007a 002B     		cmp	r3, #0
 5394 007c 0FD1     		bne	.L476
2950:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
2951:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 5395              		.loc 1 2951 12
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 155


 5396 007e 564B     		ldr	r3, .L477
 5397 0080 1B68     		ldr	r3, [r3]
 5398 0082 03F48023 		and	r3, r3, #262144
 5399              		.loc 1 2951 11
 5400 0086 002B     		cmp	r3, #0
 5401 0088 09D1     		bne	.L476
2952:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
2953:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           status = HAL_ERROR;
 5402              		.loc 1 2953 18
 5403 008a 0123     		movs	r3, #1
 5404 008c FB73     		strb	r3, [r7, #15]
2954:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
2955:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
2956:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
 5405              		.loc 1 2956 7
 5406 008e 06E0     		b	.L476
 5407              	.L456:
2957:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     default:
2958:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       status = HAL_ERROR;
 5408              		.loc 1 2958 14
 5409 0090 0123     		movs	r3, #1
 5410 0092 FB73     		strb	r3, [r7, #15]
2959:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
 5411              		.loc 1 2959 7
 5412 0094 04E0     		b	.L460
 5413              	.L474:
2941:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PLLSOURCE_HSI:
 5414              		.loc 1 2941 7
 5415 0096 00BF     		nop
 5416 0098 02E0     		b	.L460
 5417              	.L475:
2947:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PLLSOURCE_HSE:
 5418              		.loc 1 2947 7
 5419 009a 00BF     		nop
 5420 009c 00E0     		b	.L460
 5421              	.L476:
2956:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     default:
 5422              		.loc 1 2956 7
 5423 009e 00BF     		nop
 5424              	.L460:
2960:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
2961:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2962:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(status == HAL_OK)
 5425              		.loc 1 2962 7
 5426 00a0 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 5427 00a2 002B     		cmp	r3, #0
 5428 00a4 08D1     		bne	.L454
2963:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
2964:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
2965:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Set PLLSAI1 clock source */
2966:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 5429              		.loc 1 2966 7
 5430 00a6 4C4B     		ldr	r3, .L477
 5431 00a8 DB68     		ldr	r3, [r3, #12]
 5432 00aa 23F00302 		bic	r2, r3, #3
 5433 00ae 7B68     		ldr	r3, [r7, #4]
 5434 00b0 1B68     		ldr	r3, [r3]
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 156


 5435 00b2 4949     		ldr	r1, .L477
 5436 00b4 1343     		orrs	r3, r3, r2
 5437 00b6 CB60     		str	r3, [r1, #12]
 5438              	.L454:
2967:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #else
2968:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Set PLLSAI1 clock source and divider M */
2969:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (Pll
2970:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif
2971:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
2972:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
2973:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2974:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(status == HAL_OK)
 5439              		.loc 1 2974 5
 5440 00b8 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 5441 00ba 002B     		cmp	r3, #0
 5442 00bc 40F08680 		bne	.L463
2975:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
2976:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Disable the PLLSAI1 */
2977:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_PLLSAI1_DISABLE();
 5443              		.loc 1 2977 5
 5444 00c0 454B     		ldr	r3, .L477
 5445 00c2 1B68     		ldr	r3, [r3]
 5446 00c4 444A     		ldr	r2, .L477
 5447 00c6 23F08063 		bic	r3, r3, #67108864
 5448 00ca 1360     		str	r3, [r2]
2978:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2979:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Get Start Tick*/
2980:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     tickstart = HAL_GetTick();
 5449              		.loc 1 2980 17
 5450 00cc FFF7FEFF 		bl	HAL_GetTick
 5451 00d0 B860     		str	r0, [r7, #8]
2981:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2982:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Wait till PLLSAI1 is ready to be updated */
2983:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 5452              		.loc 1 2983 10
 5453 00d2 09E0     		b	.L464
 5454              	.L466:
2984:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
2985:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 5455              		.loc 1 2985 11
 5456 00d4 FFF7FEFF 		bl	HAL_GetTick
 5457 00d8 0246     		mov	r2, r0
 5458              		.loc 1 2985 25
 5459 00da BB68     		ldr	r3, [r7, #8]
 5460 00dc D31A     		subs	r3, r2, r3
 5461              		.loc 1 2985 9
 5462 00de 022B     		cmp	r3, #2
 5463 00e0 02D9     		bls	.L464
2986:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
2987:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         status = HAL_TIMEOUT;
 5464              		.loc 1 2987 16
 5465 00e2 0323     		movs	r3, #3
 5466 00e4 FB73     		strb	r3, [r7, #15]
2988:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         break;
 5467              		.loc 1 2988 9
 5468 00e6 05E0     		b	.L465
 5469              	.L464:
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 157


2983:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 5470              		.loc 1 2983 11
 5471 00e8 3B4B     		ldr	r3, .L477
 5472 00ea 1B68     		ldr	r3, [r3]
 5473 00ec 03F00063 		and	r3, r3, #134217728
2983:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 5474              		.loc 1 2983 10
 5475 00f0 002B     		cmp	r3, #0
 5476 00f2 EFD1     		bne	.L466
 5477              	.L465:
2989:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
2990:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
2991:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2992:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(status == HAL_OK)
 5478              		.loc 1 2992 7
 5479 00f4 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 5480 00f6 002B     		cmp	r3, #0
 5481 00f8 68D1     		bne	.L463
2993:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
2994:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(Divider == DIVIDER_P_UPDATE)
 5482              		.loc 1 2994 9
 5483 00fa 3B68     		ldr	r3, [r7]
 5484 00fc 002B     		cmp	r3, #0
 5485 00fe 13D1     		bne	.L467
2995:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
2996:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
2997:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
2998:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2999:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
3000:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
3001:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         MODIFY_REG(RCC->PLLSAI1CFGR,
 5486              		.loc 1 3001 9
 5487 0100 354B     		ldr	r3, .L477
 5488 0102 1A69     		ldr	r2, [r3, #16]
 5489 0104 354B     		ldr	r3, .L477+4
 5490 0106 1340     		ands	r3, r3, r2
 5491 0108 7A68     		ldr	r2, [r7, #4]
 5492 010a 9268     		ldr	r2, [r2, #8]
 5493 010c 1102     		lsls	r1, r2, #8
 5494 010e 7A68     		ldr	r2, [r7, #4]
 5495 0110 D268     		ldr	r2, [r2, #12]
 5496 0112 D206     		lsls	r2, r2, #27
 5497 0114 1143     		orrs	r1, r1, r2
 5498 0116 7A68     		ldr	r2, [r7, #4]
 5499 0118 5268     		ldr	r2, [r2, #4]
 5500 011a 013A     		subs	r2, r2, #1
 5501 011c 1201     		lsls	r2, r2, #4
 5502 011e 0A43     		orrs	r2, r2, r1
 5503 0120 2D49     		ldr	r1, .L477
 5504 0122 1343     		orrs	r3, r3, r2
 5505 0124 0B61     		str	r3, [r1, #16]
 5506 0126 2DE0     		b	.L468
 5507              	.L467:
3002:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV | RCC_PLLSAI1CFGR_PLLSAI1
3003:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
3004:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos) |
3005:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 158


3006:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #else
3007:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         MODIFY_REG(RCC->PLLSAI1CFGR,
3008:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1P | RCC_PLLSAI1CFGR_PLLSAI1M,
3009:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
3010:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos) |
3011:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
3012:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */
3013:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3014:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #else
3015:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
3016:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
3017:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         MODIFY_REG(RCC->PLLSAI1CFGR,
3018:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
3019:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
3020:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
3021:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #else
3022:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         MODIFY_REG(RCC->PLLSAI1CFGR,
3023:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1P,
3024:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
3025:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
3026:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */
3027:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3028:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
3029:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
3030:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else if(Divider == DIVIDER_Q_UPDATE)
 5508              		.loc 1 3030 14
 5509 0128 3B68     		ldr	r3, [r7]
 5510 012a 012B     		cmp	r3, #1
 5511 012c 15D1     		bne	.L469
3031:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
3032:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
3033:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
3034:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
3035:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         MODIFY_REG(RCC->PLLSAI1CFGR,
 5512              		.loc 1 3035 9
 5513 012e 2A4B     		ldr	r3, .L477
 5514 0130 1A69     		ldr	r2, [r3, #16]
 5515 0132 2B4B     		ldr	r3, .L477+8
 5516 0134 1340     		ands	r3, r3, r2
 5517 0136 7A68     		ldr	r2, [r7, #4]
 5518 0138 9268     		ldr	r2, [r2, #8]
 5519 013a 1102     		lsls	r1, r2, #8
 5520 013c 7A68     		ldr	r2, [r7, #4]
 5521 013e 1269     		ldr	r2, [r2, #16]
 5522 0140 5208     		lsrs	r2, r2, #1
 5523 0142 013A     		subs	r2, r2, #1
 5524 0144 5205     		lsls	r2, r2, #21
 5525 0146 1143     		orrs	r1, r1, r2
 5526 0148 7A68     		ldr	r2, [r7, #4]
 5527 014a 5268     		ldr	r2, [r2, #4]
 5528 014c 013A     		subs	r2, r2, #1
 5529 014e 1201     		lsls	r2, r2, #4
 5530 0150 0A43     		orrs	r2, r2, r1
 5531 0152 2149     		ldr	r1, .L477
 5532 0154 1343     		orrs	r3, r3, r2
 5533 0156 0B61     		str	r3, [r1, #16]
 5534 0158 14E0     		b	.L468
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 159


 5535              	.L469:
3036:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1Q | RCC_PLLSAI1CFGR_PLLSAI1M,
3037:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
3038:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
3039:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
3040:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #else
3041:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
3042:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         MODIFY_REG(RCC->PLLSAI1CFGR,
3043:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1Q,
3044:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
3045:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos));
3046:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
3047:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
3048:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else
3049:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
3050:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
3051:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
3052:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
3053:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         MODIFY_REG(RCC->PLLSAI1CFGR,
 5536              		.loc 1 3053 9
 5537 015a 1F4B     		ldr	r3, .L477
 5538 015c 1A69     		ldr	r2, [r3, #16]
 5539 015e 214B     		ldr	r3, .L477+12
 5540 0160 1340     		ands	r3, r3, r2
 5541 0162 7A68     		ldr	r2, [r7, #4]
 5542 0164 9268     		ldr	r2, [r2, #8]
 5543 0166 1102     		lsls	r1, r2, #8
 5544 0168 7A68     		ldr	r2, [r7, #4]
 5545 016a 5269     		ldr	r2, [r2, #20]
 5546 016c 5208     		lsrs	r2, r2, #1
 5547 016e 013A     		subs	r2, r2, #1
 5548 0170 5206     		lsls	r2, r2, #25
 5549 0172 1143     		orrs	r1, r1, r2
 5550 0174 7A68     		ldr	r2, [r7, #4]
 5551 0176 5268     		ldr	r2, [r2, #4]
 5552 0178 013A     		subs	r2, r2, #1
 5553 017a 1201     		lsls	r2, r2, #4
 5554 017c 0A43     		orrs	r2, r2, r1
 5555 017e 1649     		ldr	r1, .L477
 5556 0180 1343     		orrs	r3, r3, r2
 5557 0182 0B61     		str	r3, [r1, #16]
 5558              	.L468:
3054:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1R | RCC_PLLSAI1CFGR_PLLSAI1M,
3055:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
3056:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
3057:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
3058:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #else
3059:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
3060:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         MODIFY_REG(RCC->PLLSAI1CFGR,
3061:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1R,
3062:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
3063:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
3064:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
3065:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
3066:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3067:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
3068:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       __HAL_RCC_PLLSAI1_ENABLE();
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 160


 5559              		.loc 1 3068 7
 5560 0184 144B     		ldr	r3, .L477
 5561 0186 1B68     		ldr	r3, [r3]
 5562 0188 134A     		ldr	r2, .L477
 5563 018a 43F08063 		orr	r3, r3, #67108864
 5564 018e 1360     		str	r3, [r2]
3069:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3070:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Get Start Tick*/
3071:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       tickstart = HAL_GetTick();
 5565              		.loc 1 3071 19
 5566 0190 FFF7FEFF 		bl	HAL_GetTick
 5567 0194 B860     		str	r0, [r7, #8]
3072:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3073:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Wait till PLLSAI1 is ready */
3074:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 5568              		.loc 1 3074 12
 5569 0196 09E0     		b	.L470
 5570              	.L472:
3075:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
3076:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 5571              		.loc 1 3076 13
 5572 0198 FFF7FEFF 		bl	HAL_GetTick
 5573 019c 0246     		mov	r2, r0
 5574              		.loc 1 3076 27
 5575 019e BB68     		ldr	r3, [r7, #8]
 5576 01a0 D31A     		subs	r3, r2, r3
 5577              		.loc 1 3076 11
 5578 01a2 022B     		cmp	r3, #2
 5579 01a4 02D9     		bls	.L470
3077:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
3078:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           status = HAL_TIMEOUT;
 5580              		.loc 1 3078 18
 5581 01a6 0323     		movs	r3, #3
 5582 01a8 FB73     		strb	r3, [r7, #15]
3079:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
 5583              		.loc 1 3079 11
 5584 01aa 05E0     		b	.L471
 5585              	.L470:
3074:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 5586              		.loc 1 3074 13
 5587 01ac 0A4B     		ldr	r3, .L477
 5588 01ae 1B68     		ldr	r3, [r3]
 5589 01b0 03F00063 		and	r3, r3, #134217728
3074:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 5590              		.loc 1 3074 12
 5591 01b4 002B     		cmp	r3, #0
 5592 01b6 EFD0     		beq	.L472
 5593              	.L471:
3080:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
3081:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
3082:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3083:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(status == HAL_OK)
 5594              		.loc 1 3083 9
 5595 01b8 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 5596 01ba 002B     		cmp	r3, #0
 5597 01bc 06D1     		bne	.L463
3084:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 161


3085:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Configure the PLLSAI1 Clock output(s) */
3086:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 5598              		.loc 1 3086 9
 5599 01be 064B     		ldr	r3, .L477
 5600 01c0 1A69     		ldr	r2, [r3, #16]
 5601 01c2 7B68     		ldr	r3, [r7, #4]
 5602 01c4 9B69     		ldr	r3, [r3, #24]
 5603 01c6 0449     		ldr	r1, .L477
 5604 01c8 1343     		orrs	r3, r3, r2
 5605 01ca 0B61     		str	r3, [r1, #16]
 5606              	.L463:
3087:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
3088:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
3089:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
3090:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3091:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   return status;
 5607              		.loc 1 3091 10
 5608 01cc FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
3092:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
 5609              		.loc 1 3092 1
 5610 01ce 1846     		mov	r0, r3
 5611 01d0 1037     		adds	r7, r7, #16
 5612              		.cfi_def_cfa_offset 8
 5613 01d2 BD46     		mov	sp, r7
 5614              		.cfi_def_cfa_register 13
 5615              		@ sp needed
 5616 01d4 80BD     		pop	{r7, pc}
 5617              	.L478:
 5618 01d6 00BF     		.align	2
 5619              	.L477:
 5620 01d8 00100240 		.word	1073876992
 5621 01dc 0F80FF07 		.word	134184975
 5622 01e0 0F809FFF 		.word	-6324209
 5623 01e4 0F80FFF9 		.word	-100696049
 5624              		.cfi_endproc
 5625              	.LFE160:
 5627              		.section	.text.RCCEx_PLLSAI2_Config,"ax",%progbits
 5628              		.align	1
 5629              		.syntax unified
 5630              		.thumb
 5631              		.thumb_func
 5633              	RCCEx_PLLSAI2_Config:
 5634              	.LFB161:
3093:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3094:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI1_SUPPORT */
3095:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3096:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI2_SUPPORT)
3097:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3098:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
3099:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  Configure the parameters N & P & optionally M of PLLSAI2 and enable PLLSAI2 output cloc
3100:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @param  PllSai2  pointer to an RCC_PLLSAI2InitTypeDef structure that
3101:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *         contains the configuration parameters N & P & optionally M as well as PLLSAI2 output cl
3102:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @param  Divider  divider parameter to be updated
3103:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *
3104:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @note   PLLSAI2 is temporary disable to apply new parameters
3105:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *
3106:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval HAL status
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 162


3107:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
3108:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
3109:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
 5635              		.loc 1 3109 1
 5636              		.cfi_startproc
 5637              		@ args = 0, pretend = 0, frame = 16
 5638              		@ frame_needed = 1, uses_anonymous_args = 0
 5639 0000 80B5     		push	{r7, lr}
 5640              		.cfi_def_cfa_offset 8
 5641              		.cfi_offset 7, -8
 5642              		.cfi_offset 14, -4
 5643 0002 84B0     		sub	sp, sp, #16
 5644              		.cfi_def_cfa_offset 24
 5645 0004 00AF     		add	r7, sp, #0
 5646              		.cfi_def_cfa_register 7
 5647 0006 7860     		str	r0, [r7, #4]
 5648 0008 3960     		str	r1, [r7]
3110:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t tickstart;
3111:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   HAL_StatusTypeDef status = HAL_OK;
 5649              		.loc 1 3111 21
 5650 000a 0023     		movs	r3, #0
 5651 000c FB73     		strb	r3, [r7, #15]
3112:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3113:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* check for PLLSAI2 Parameters used to output PLLSAI2CLK */
3114:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* P, Q and R dividers are verified in each specific divider case below */
3115:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLSAI2SOURCE(PllSai2->PLLSAI2Source));
3116:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
3117:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
3118:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));
3119:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3120:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Check that PLLSAI2 clock source and divider M can be applied */
3121:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 5652              		.loc 1 3121 6
 5653 000e 724B     		ldr	r3, .L505
 5654 0010 DB68     		ldr	r3, [r3, #12]
 5655 0012 03F00303 		and	r3, r3, #3
 5656              		.loc 1 3121 5
 5657 0016 002B     		cmp	r3, #0
 5658 0018 0ED0     		beq	.L480
3122:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
3123:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* PLL clock source and divider M already set, check that no request for change  */
3124:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 5659              		.loc 1 3124 9
 5660 001a 6F4B     		ldr	r3, .L505
 5661 001c DB68     		ldr	r3, [r3, #12]
 5662 001e 03F00302 		and	r2, r3, #3
 5663              		.loc 1 3124 49
 5664 0022 7B68     		ldr	r3, [r7, #4]
 5665 0024 1B68     		ldr	r3, [r3]
 5666              		.loc 1 3124 7
 5667 0026 9A42     		cmp	r2, r3
 5668 0028 03D1     		bne	.L481
3125:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****        ||
3126:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****        (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 5669              		.loc 1 3126 16
 5670 002a 7B68     		ldr	r3, [r7, #4]
 5671 002c 1B68     		ldr	r3, [r3]
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 163


3125:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****        ||
 5672              		.loc 1 3125 8
 5673 002e 002B     		cmp	r3, #0
 5674 0030 42D1     		bne	.L482
 5675              	.L481:
3127:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
3128:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****        ||
3129:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****        (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSA
3130:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif
3131:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       )
3132:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
3133:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       status = HAL_ERROR;
 5676              		.loc 1 3133 14
 5677 0032 0123     		movs	r3, #1
 5678 0034 FB73     		strb	r3, [r7, #15]
 5679 0036 3FE0     		b	.L482
 5680              	.L480:
3134:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
3135:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
3136:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   else
3137:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
3138:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check PLLSAI2 clock source availability */
3139:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     switch(PllSai2->PLLSAI2Source)
 5681              		.loc 1 3139 19
 5682 0038 7B68     		ldr	r3, [r7, #4]
 5683 003a 1B68     		ldr	r3, [r3]
 5684              		.loc 1 3139 5
 5685 003c 032B     		cmp	r3, #3
 5686 003e 18D0     		beq	.L483
 5687 0040 032B     		cmp	r3, #3
 5688 0042 25D8     		bhi	.L484
 5689 0044 012B     		cmp	r3, #1
 5690 0046 02D0     		beq	.L485
 5691 0048 022B     		cmp	r3, #2
 5692 004a 09D0     		beq	.L486
 5693 004c 20E0     		b	.L484
 5694              	.L485:
3140:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
3141:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PLLSOURCE_MSI:
3142:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 5695              		.loc 1 3142 10
 5696 004e 624B     		ldr	r3, .L505
 5697 0050 1B68     		ldr	r3, [r3]
 5698 0052 03F00203 		and	r3, r3, #2
 5699              		.loc 1 3142 9
 5700 0056 002B     		cmp	r3, #0
 5701 0058 1DD1     		bne	.L502
3143:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
3144:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         status = HAL_ERROR;
 5702              		.loc 1 3144 16
 5703 005a 0123     		movs	r3, #1
 5704 005c FB73     		strb	r3, [r7, #15]
3145:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
3146:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
 5705              		.loc 1 3146 7
 5706 005e 1AE0     		b	.L502
 5707              	.L486:
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 164


3147:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PLLSOURCE_HSI:
3148:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 5708              		.loc 1 3148 10
 5709 0060 5D4B     		ldr	r3, .L505
 5710 0062 1B68     		ldr	r3, [r3]
 5711 0064 03F48063 		and	r3, r3, #1024
 5712              		.loc 1 3148 9
 5713 0068 002B     		cmp	r3, #0
 5714 006a 16D1     		bne	.L503
3149:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
3150:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         status = HAL_ERROR;
 5715              		.loc 1 3150 16
 5716 006c 0123     		movs	r3, #1
 5717 006e FB73     		strb	r3, [r7, #15]
3151:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
3152:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
 5718              		.loc 1 3152 7
 5719 0070 13E0     		b	.L503
 5720              	.L483:
3153:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PLLSOURCE_HSE:
3154:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 5721              		.loc 1 3154 10
 5722 0072 594B     		ldr	r3, .L505
 5723 0074 1B68     		ldr	r3, [r3]
 5724 0076 03F40033 		and	r3, r3, #131072
 5725              		.loc 1 3154 9
 5726 007a 002B     		cmp	r3, #0
 5727 007c 0FD1     		bne	.L504
3155:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
3156:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 5728              		.loc 1 3156 12
 5729 007e 564B     		ldr	r3, .L505
 5730 0080 1B68     		ldr	r3, [r3]
 5731 0082 03F48023 		and	r3, r3, #262144
 5732              		.loc 1 3156 11
 5733 0086 002B     		cmp	r3, #0
 5734 0088 09D1     		bne	.L504
3157:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
3158:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           status = HAL_ERROR;
 5735              		.loc 1 3158 18
 5736 008a 0123     		movs	r3, #1
 5737 008c FB73     		strb	r3, [r7, #15]
3159:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
3160:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
3161:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
 5738              		.loc 1 3161 7
 5739 008e 06E0     		b	.L504
 5740              	.L484:
3162:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     default:
3163:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       status = HAL_ERROR;
 5741              		.loc 1 3163 14
 5742 0090 0123     		movs	r3, #1
 5743 0092 FB73     		strb	r3, [r7, #15]
3164:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
 5744              		.loc 1 3164 7
 5745 0094 04E0     		b	.L488
 5746              	.L502:
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 165


3146:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PLLSOURCE_HSI:
 5747              		.loc 1 3146 7
 5748 0096 00BF     		nop
 5749 0098 02E0     		b	.L488
 5750              	.L503:
3152:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PLLSOURCE_HSE:
 5751              		.loc 1 3152 7
 5752 009a 00BF     		nop
 5753 009c 00E0     		b	.L488
 5754              	.L504:
3161:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     default:
 5755              		.loc 1 3161 7
 5756 009e 00BF     		nop
 5757              	.L488:
3165:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
3166:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3167:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(status == HAL_OK)
 5758              		.loc 1 3167 7
 5759 00a0 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 5760 00a2 002B     		cmp	r3, #0
 5761 00a4 08D1     		bne	.L482
3168:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
3169:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
3170:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Set PLLSAI2 clock source */
3171:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 5762              		.loc 1 3171 7
 5763 00a6 4C4B     		ldr	r3, .L505
 5764 00a8 DB68     		ldr	r3, [r3, #12]
 5765 00aa 23F00302 		bic	r2, r3, #3
 5766 00ae 7B68     		ldr	r3, [r7, #4]
 5767 00b0 1B68     		ldr	r3, [r3]
 5768 00b2 4949     		ldr	r1, .L505
 5769 00b4 1343     		orrs	r3, r3, r2
 5770 00b6 CB60     		str	r3, [r1, #12]
 5771              	.L482:
3172:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #else
3173:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Set PLLSAI2 clock source and divider M */
3174:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (Pll
3175:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif
3176:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
3177:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
3178:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3179:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(status == HAL_OK)
 5772              		.loc 1 3179 5
 5773 00b8 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 5774 00ba 002B     		cmp	r3, #0
 5775 00bc 40F08680 		bne	.L491
3180:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
3181:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Disable the PLLSAI2 */
3182:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_PLLSAI2_DISABLE();
 5776              		.loc 1 3182 5
 5777 00c0 454B     		ldr	r3, .L505
 5778 00c2 1B68     		ldr	r3, [r3]
 5779 00c4 444A     		ldr	r2, .L505
 5780 00c6 23F08053 		bic	r3, r3, #268435456
 5781 00ca 1360     		str	r3, [r2]
3183:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 166


3184:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Get Start Tick*/
3185:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     tickstart = HAL_GetTick();
 5782              		.loc 1 3185 17
 5783 00cc FFF7FEFF 		bl	HAL_GetTick
 5784 00d0 B860     		str	r0, [r7, #8]
3186:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3187:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Wait till PLLSAI2 is ready to be updated */
3188:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 5785              		.loc 1 3188 10
 5786 00d2 09E0     		b	.L492
 5787              	.L494:
3189:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
3190:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 5788              		.loc 1 3190 11
 5789 00d4 FFF7FEFF 		bl	HAL_GetTick
 5790 00d8 0246     		mov	r2, r0
 5791              		.loc 1 3190 25
 5792 00da BB68     		ldr	r3, [r7, #8]
 5793 00dc D31A     		subs	r3, r2, r3
 5794              		.loc 1 3190 9
 5795 00de 022B     		cmp	r3, #2
 5796 00e0 02D9     		bls	.L492
3191:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
3192:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         status = HAL_TIMEOUT;
 5797              		.loc 1 3192 16
 5798 00e2 0323     		movs	r3, #3
 5799 00e4 FB73     		strb	r3, [r7, #15]
3193:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         break;
 5800              		.loc 1 3193 9
 5801 00e6 05E0     		b	.L493
 5802              	.L492:
3188:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 5803              		.loc 1 3188 11
 5804 00e8 3B4B     		ldr	r3, .L505
 5805 00ea 1B68     		ldr	r3, [r3]
 5806 00ec 03F00053 		and	r3, r3, #536870912
3188:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 5807              		.loc 1 3188 10
 5808 00f0 002B     		cmp	r3, #0
 5809 00f2 EFD1     		bne	.L494
 5810              	.L493:
3194:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
3195:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
3196:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3197:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(status == HAL_OK)
 5811              		.loc 1 3197 7
 5812 00f4 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 5813 00f6 002B     		cmp	r3, #0
 5814 00f8 68D1     		bne	.L491
3198:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
3199:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(Divider == DIVIDER_P_UPDATE)
 5815              		.loc 1 3199 9
 5816 00fa 3B68     		ldr	r3, [r7]
 5817 00fc 002B     		cmp	r3, #0
 5818 00fe 13D1     		bne	.L495
3200:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
3201:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 167


3202:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
3203:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3204:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
3205:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
3206:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         MODIFY_REG(RCC->PLLSAI2CFGR,
 5819              		.loc 1 3206 9
 5820 0100 354B     		ldr	r3, .L505
 5821 0102 5A69     		ldr	r2, [r3, #20]
 5822 0104 354B     		ldr	r3, .L505+4
 5823 0106 1340     		ands	r3, r3, r2
 5824 0108 7A68     		ldr	r2, [r7, #4]
 5825 010a 9268     		ldr	r2, [r2, #8]
 5826 010c 1102     		lsls	r1, r2, #8
 5827 010e 7A68     		ldr	r2, [r7, #4]
 5828 0110 D268     		ldr	r2, [r2, #12]
 5829 0112 D206     		lsls	r2, r2, #27
 5830 0114 1143     		orrs	r1, r1, r2
 5831 0116 7A68     		ldr	r2, [r7, #4]
 5832 0118 5268     		ldr	r2, [r2, #4]
 5833 011a 013A     		subs	r2, r2, #1
 5834 011c 1201     		lsls	r2, r2, #4
 5835 011e 0A43     		orrs	r2, r2, r1
 5836 0120 2D49     		ldr	r1, .L505
 5837 0122 1343     		orrs	r3, r3, r2
 5838 0124 4B61     		str	r3, [r1, #20]
 5839 0126 2DE0     		b	.L496
 5840              	.L495:
3207:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV | RCC_PLLSAI2CFGR_PLLSAI2
3208:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
3209:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos) |
3210:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
3211:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #else
3212:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         MODIFY_REG(RCC->PLLSAI2CFGR,
3213:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2P | RCC_PLLSAI2CFGR_PLLSAI2M,
3214:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
3215:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    ((PllSai2->PLLSAI2P >> 4U) << RCC_PLLSAI2CFGR_PLLSAI2P_Pos) |
3216:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
3217:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */
3218:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3219:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #else
3220:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Configure the PLLSAI2 Division factor P and Multiplication factor N*/
3221:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
3222:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         MODIFY_REG(RCC->PLLSAI2CFGR,
3223:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
3224:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
3225:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
3226:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #else
3227:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         MODIFY_REG(RCC->PLLSAI2CFGR,
3228:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2P,
3229:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
3230:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    ((PllSai2->PLLSAI2P >> 4U) << RCC_PLLSAI2CFGR_PLLSAI2P_Pos));
3231:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */
3232:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3233:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
3234:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
3235:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
3236:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else if(Divider == DIVIDER_Q_UPDATE)
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 168


 5841              		.loc 1 3236 14
 5842 0128 3B68     		ldr	r3, [r7]
 5843 012a 012B     		cmp	r3, #1
 5844 012c 15D1     		bne	.L497
3237:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
3238:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
3239:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
3240:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
3241:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         MODIFY_REG(RCC->PLLSAI2CFGR,
 5845              		.loc 1 3241 9
 5846 012e 2A4B     		ldr	r3, .L505
 5847 0130 5A69     		ldr	r2, [r3, #20]
 5848 0132 2B4B     		ldr	r3, .L505+8
 5849 0134 1340     		ands	r3, r3, r2
 5850 0136 7A68     		ldr	r2, [r7, #4]
 5851 0138 9268     		ldr	r2, [r2, #8]
 5852 013a 1102     		lsls	r1, r2, #8
 5853 013c 7A68     		ldr	r2, [r7, #4]
 5854 013e 1269     		ldr	r2, [r2, #16]
 5855 0140 5208     		lsrs	r2, r2, #1
 5856 0142 013A     		subs	r2, r2, #1
 5857 0144 5205     		lsls	r2, r2, #21
 5858 0146 1143     		orrs	r1, r1, r2
 5859 0148 7A68     		ldr	r2, [r7, #4]
 5860 014a 5268     		ldr	r2, [r2, #4]
 5861 014c 013A     		subs	r2, r2, #1
 5862 014e 1201     		lsls	r2, r2, #4
 5863 0150 0A43     		orrs	r2, r2, r1
 5864 0152 2149     		ldr	r1, .L505
 5865 0154 1343     		orrs	r3, r3, r2
 5866 0156 4B61     		str	r3, [r1, #20]
 5867 0158 14E0     		b	.L496
 5868              	.L497:
3242:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2Q | RCC_PLLSAI2CFGR_PLLSAI2M,
3243:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
3244:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (((PllSai2->PLLSAI2Q >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2Q_Pos) |
3245:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
3246:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #else
3247:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Configure the PLLSAI2 Division factor Q and Multiplication factor N*/
3248:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         MODIFY_REG(RCC->PLLSAI2CFGR,
3249:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2Q,
3250:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
3251:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (((PllSai2->PLLSAI2Q >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2Q_Pos));
3252:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
3253:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
3254:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI2Q_DIV_SUPPORT */
3255:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else
3256:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
3257:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
3258:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
3259:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
3260:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         MODIFY_REG(RCC->PLLSAI2CFGR,
 5869              		.loc 1 3260 9
 5870 015a 1F4B     		ldr	r3, .L505
 5871 015c 5A69     		ldr	r2, [r3, #20]
 5872 015e 214B     		ldr	r3, .L505+12
 5873 0160 1340     		ands	r3, r3, r2
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 169


 5874 0162 7A68     		ldr	r2, [r7, #4]
 5875 0164 9268     		ldr	r2, [r2, #8]
 5876 0166 1102     		lsls	r1, r2, #8
 5877 0168 7A68     		ldr	r2, [r7, #4]
 5878 016a 5269     		ldr	r2, [r2, #20]
 5879 016c 5208     		lsrs	r2, r2, #1
 5880 016e 013A     		subs	r2, r2, #1
 5881 0170 5206     		lsls	r2, r2, #25
 5882 0172 1143     		orrs	r1, r1, r2
 5883 0174 7A68     		ldr	r2, [r7, #4]
 5884 0176 5268     		ldr	r2, [r2, #4]
 5885 0178 013A     		subs	r2, r2, #1
 5886 017a 1201     		lsls	r2, r2, #4
 5887 017c 0A43     		orrs	r2, r2, r1
 5888 017e 1649     		ldr	r1, .L505
 5889 0180 1343     		orrs	r3, r3, r2
 5890 0182 4B61     		str	r3, [r1, #20]
 5891              	.L496:
3261:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2R | RCC_PLLSAI2CFGR_PLLSAI2M,
3262:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
3263:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
3264:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
3265:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #else
3266:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
3267:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         MODIFY_REG(RCC->PLLSAI2CFGR,
3268:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2R,
3269:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
3270:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
3271:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
3272:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
3273:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3274:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
3275:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       __HAL_RCC_PLLSAI2_ENABLE();
 5892              		.loc 1 3275 7
 5893 0184 144B     		ldr	r3, .L505
 5894 0186 1B68     		ldr	r3, [r3]
 5895 0188 134A     		ldr	r2, .L505
 5896 018a 43F08053 		orr	r3, r3, #268435456
 5897 018e 1360     		str	r3, [r2]
3276:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3277:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Get Start Tick*/
3278:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       tickstart = HAL_GetTick();
 5898              		.loc 1 3278 19
 5899 0190 FFF7FEFF 		bl	HAL_GetTick
 5900 0194 B860     		str	r0, [r7, #8]
3279:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3280:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Wait till PLLSAI2 is ready */
3281:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 5901              		.loc 1 3281 12
 5902 0196 09E0     		b	.L498
 5903              	.L500:
3282:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
3283:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 5904              		.loc 1 3283 13
 5905 0198 FFF7FEFF 		bl	HAL_GetTick
 5906 019c 0246     		mov	r2, r0
 5907              		.loc 1 3283 27
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 170


 5908 019e BB68     		ldr	r3, [r7, #8]
 5909 01a0 D31A     		subs	r3, r2, r3
 5910              		.loc 1 3283 11
 5911 01a2 022B     		cmp	r3, #2
 5912 01a4 02D9     		bls	.L498
3284:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
3285:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           status = HAL_TIMEOUT;
 5913              		.loc 1 3285 18
 5914 01a6 0323     		movs	r3, #3
 5915 01a8 FB73     		strb	r3, [r7, #15]
3286:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
 5916              		.loc 1 3286 11
 5917 01aa 05E0     		b	.L499
 5918              	.L498:
3281:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 5919              		.loc 1 3281 13
 5920 01ac 0A4B     		ldr	r3, .L505
 5921 01ae 1B68     		ldr	r3, [r3]
 5922 01b0 03F00053 		and	r3, r3, #536870912
3281:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 5923              		.loc 1 3281 12
 5924 01b4 002B     		cmp	r3, #0
 5925 01b6 EFD0     		beq	.L500
 5926              	.L499:
3287:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
3288:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
3289:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3290:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(status == HAL_OK)
 5927              		.loc 1 3290 9
 5928 01b8 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 5929 01ba 002B     		cmp	r3, #0
 5930 01bc 06D1     		bne	.L491
3291:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
3292:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Configure the PLLSAI2 Clock output(s) */
3293:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 5931              		.loc 1 3293 9
 5932 01be 064B     		ldr	r3, .L505
 5933 01c0 5A69     		ldr	r2, [r3, #20]
 5934 01c2 7B68     		ldr	r3, [r7, #4]
 5935 01c4 9B69     		ldr	r3, [r3, #24]
 5936 01c6 0449     		ldr	r1, .L505
 5937 01c8 1343     		orrs	r3, r3, r2
 5938 01ca 4B61     		str	r3, [r1, #20]
 5939              	.L491:
3294:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
3295:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
3296:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
3297:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3298:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   return status;
 5940              		.loc 1 3298 10
 5941 01cc FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
3299:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
 5942              		.loc 1 3299 1
 5943 01ce 1846     		mov	r0, r3
 5944 01d0 1037     		adds	r7, r7, #16
 5945              		.cfi_def_cfa_offset 8
 5946 01d2 BD46     		mov	sp, r7
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 171


 5947              		.cfi_def_cfa_register 13
 5948              		@ sp needed
 5949 01d4 80BD     		pop	{r7, pc}
 5950              	.L506:
 5951 01d6 00BF     		.align	2
 5952              	.L505:
 5953 01d8 00100240 		.word	1073876992
 5954 01dc 0F80FF07 		.word	134184975
 5955 01e0 0F809FFF 		.word	-6324209
 5956 01e4 0F80FFF9 		.word	-100696049
 5957              		.cfi_endproc
 5958              	.LFE161:
 5960              		.section	.text.RCCEx_GetSAIxPeriphCLKFreq,"ax",%progbits
 5961              		.align	1
 5962              		.syntax unified
 5963              		.thumb
 5964              		.thumb_func
 5966              	RCCEx_GetSAIxPeriphCLKFreq:
 5967              	.LFB162:
3300:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3301:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI2_SUPPORT */
3302:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3303:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(SAI1)
3304:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3305:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** static uint32_t RCCEx_GetSAIxPeriphCLKFreq(uint32_t PeriphClk, uint32_t InputFrequency)
3306:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
 5968              		.loc 1 3306 1
 5969              		.cfi_startproc
 5970              		@ args = 0, pretend = 0, frame = 32
 5971              		@ frame_needed = 1, uses_anonymous_args = 0
 5972              		@ link register save eliminated.
 5973 0000 80B4     		push	{r7}
 5974              		.cfi_def_cfa_offset 4
 5975              		.cfi_offset 7, -4
 5976 0002 89B0     		sub	sp, sp, #36
 5977              		.cfi_def_cfa_offset 40
 5978 0004 00AF     		add	r7, sp, #0
 5979              		.cfi_def_cfa_register 7
 5980 0006 7860     		str	r0, [r7, #4]
 5981 0008 3960     		str	r1, [r7]
3307:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t frequency = 0U;
 5982              		.loc 1 3307 12
 5983 000a 0023     		movs	r3, #0
 5984 000c FB61     		str	r3, [r7, #28]
3308:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t srcclk = 0U;
 5985              		.loc 1 3308 12
 5986 000e 0023     		movs	r3, #0
 5987 0010 BB61     		str	r3, [r7, #24]
3309:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t pllvco, plln;    /* no init needed */
3310:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLP_SUPPORT)
3311:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t pllp = 0U;
 5988              		.loc 1 3311 12
 5989 0012 0023     		movs	r3, #0
 5990 0014 7B61     		str	r3, [r7, #20]
3312:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLP_SUPPORT */
3313:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3314:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Handle SAIs */
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 172


3315:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(PeriphClk == RCC_PERIPHCLK_SAI1)
 5991              		.loc 1 3315 5
 5992 0016 7B68     		ldr	r3, [r7, #4]
 5993 0018 B3F5006F 		cmp	r3, #2048
 5994 001c 0BD1     		bne	.L508
3316:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
3317:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 5995              		.loc 1 3317 14
 5996 001e 7E4B     		ldr	r3, .L527
 5997 0020 D3F89C30 		ldr	r3, [r3, #156]
 5998              		.loc 1 3317 12
 5999 0024 03F0E003 		and	r3, r3, #224
 6000 0028 BB61     		str	r3, [r7, #24]
3318:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(srcclk == RCC_SAI1CLKSOURCE_PIN)
 6001              		.loc 1 3318 7
 6002 002a BB69     		ldr	r3, [r7, #24]
 6003 002c 602B     		cmp	r3, #96
 6004 002e 12D1     		bne	.L509
3319:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
3320:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 6005              		.loc 1 3320 17
 6006 0030 7A4B     		ldr	r3, .L527+4
 6007 0032 FB61     		str	r3, [r7, #28]
 6008 0034 0FE0     		b	.L509
 6009              	.L508:
3321:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
3322:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Else, PLL clock output to check below */
3323:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
3324:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(SAI2)
3325:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   else
3326:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
3327:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(PeriphClk == RCC_PERIPHCLK_SAI2)
 6010              		.loc 1 3327 7
 6011 0036 7B68     		ldr	r3, [r7, #4]
 6012 0038 B3F5805F 		cmp	r3, #4096
 6013 003c 0BD1     		bne	.L509
3328:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
3329:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 6014              		.loc 1 3329 16
 6015 003e 764B     		ldr	r3, .L527
 6016 0040 D3F89C30 		ldr	r3, [r3, #156]
 6017              		.loc 1 3329 14
 6018 0044 03F4E063 		and	r3, r3, #1792
 6019 0048 BB61     		str	r3, [r7, #24]
3330:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(srcclk == RCC_SAI2CLKSOURCE_PIN)
 6020              		.loc 1 3330 9
 6021 004a BB69     		ldr	r3, [r7, #24]
 6022 004c B3F5407F 		cmp	r3, #768
 6023 0050 01D1     		bne	.L509
3331:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
3332:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = EXTERNAL_SAI2_CLOCK_VALUE;
 6024              		.loc 1 3332 19
 6025 0052 724B     		ldr	r3, .L527+4
 6026 0054 FB61     		str	r3, [r7, #28]
 6027              	.L509:
3333:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
3334:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Else, PLL clock output to check below */
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 173


3335:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
3336:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
3337:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* SAI2 */
3338:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3339:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(frequency == 0U)
 6028              		.loc 1 3339 5
 6029 0056 FB69     		ldr	r3, [r7, #28]
 6030 0058 002B     		cmp	r3, #0
 6031 005a 40F0D680 		bne	.L510
3340:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
3341:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     pllvco = InputFrequency;
 6032              		.loc 1 3341 12
 6033 005e 3B68     		ldr	r3, [r7]
 6034 0060 3B61     		str	r3, [r7, #16]
3342:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3343:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(SAI2)
3344:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if((srcclk == RCC_SAI1CLKSOURCE_PLL) || (srcclk == RCC_SAI2CLKSOURCE_PLL))
 6035              		.loc 1 3344 7
 6036 0062 BB69     		ldr	r3, [r7, #24]
 6037 0064 402B     		cmp	r3, #64
 6038 0066 03D0     		beq	.L511
 6039              		.loc 1 3344 42 discriminator 1
 6040 0068 BB69     		ldr	r3, [r7, #24]
 6041 006a B3F5007F 		cmp	r3, #512
 6042 006e 3BD1     		bne	.L512
 6043              	.L511:
3345:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
3346:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK)
 6044              		.loc 1 3346 10
 6045 0070 694B     		ldr	r3, .L527
 6046 0072 1B68     		ldr	r3, [r3]
 6047 0074 03F00073 		and	r3, r3, #33554432
 6048              		.loc 1 3346 9
 6049 0078 B3F1007F 		cmp	r3, #33554432
 6050 007c 40F0C480 		bne	.L526
 6051              		.loc 1 3346 53 discriminator 1
 6052 0080 654B     		ldr	r3, .L527
 6053 0082 DB68     		ldr	r3, [r3, #12]
 6054 0084 03F48033 		and	r3, r3, #65536
 6055              		.loc 1 3346 49 discriminator 1
 6056 0088 002B     		cmp	r3, #0
 6057 008a 00F0BD80 		beq	.L526
3347:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
3348:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* f(PLL Source) / PLLM */
3349:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U
 6058              		.loc 1 3349 30
 6059 008e 624B     		ldr	r3, .L527
 6060 0090 DB68     		ldr	r3, [r3, #12]
 6061              		.loc 1 3349 71
 6062 0092 1B09     		lsrs	r3, r3, #4
 6063 0094 03F00F03 		and	r3, r3, #15
 6064              		.loc 1 3349 96
 6065 0098 0133     		adds	r3, r3, #1
 6066              		.loc 1 3349 16
 6067 009a 3A69     		ldr	r2, [r7, #16]
 6068 009c B2FBF3F3 		udiv	r3, r2, r3
 6069 00a0 3B61     		str	r3, [r7, #16]
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 174


3350:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* f(PLLSAI3CLK) = f(VCO input) * PLLN / PLLP */
3351:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 6070              		.loc 1 3351 16
 6071 00a2 5D4B     		ldr	r3, .L527
 6072 00a4 DB68     		ldr	r3, [r3, #12]
 6073              		.loc 1 3351 57
 6074 00a6 1B0A     		lsrs	r3, r3, #8
 6075              		.loc 1 3351 14
 6076 00a8 03F07F03 		and	r3, r3, #127
 6077 00ac FB60     		str	r3, [r7, #12]
3352:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLP_DIV_2_31_SUPPORT)
3353:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;
 6078              		.loc 1 3353 16
 6079 00ae 5A4B     		ldr	r3, .L527
 6080 00b0 DB68     		ldr	r3, [r3, #12]
 6081              		.loc 1 3353 60
 6082 00b2 DB0E     		lsrs	r3, r3, #27
 6083              		.loc 1 3353 14
 6084 00b4 03F01F03 		and	r3, r3, #31
 6085 00b8 7B61     		str	r3, [r7, #20]
3354:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif
3355:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         if(pllp == 0U)
 6086              		.loc 1 3355 11
 6087 00ba 7B69     		ldr	r3, [r7, #20]
 6088 00bc 002B     		cmp	r3, #0
 6089 00be 0AD1     		bne	.L514
3356:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
3357:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
 6090              		.loc 1 3357 14
 6091 00c0 554B     		ldr	r3, .L527
 6092 00c2 DB68     		ldr	r3, [r3, #12]
 6093 00c4 03F40033 		and	r3, r3, #131072
 6094              		.loc 1 3357 13
 6095 00c8 002B     		cmp	r3, #0
 6096 00ca 02D0     		beq	.L515
3358:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
3359:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             pllp = 17U;
 6097              		.loc 1 3359 18
 6098 00cc 1123     		movs	r3, #17
 6099 00ce 7B61     		str	r3, [r7, #20]
 6100 00d0 01E0     		b	.L514
 6101              	.L515:
3360:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
3361:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           else
3362:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
3363:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             pllp = 7U;
 6102              		.loc 1 3363 18
 6103 00d2 0723     		movs	r3, #7
 6104 00d4 7B61     		str	r3, [r7, #20]
 6105              	.L514:
3364:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
3365:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
3366:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = (pllvco * plln) / pllp;
 6106              		.loc 1 3366 29
 6107 00d6 3B69     		ldr	r3, [r7, #16]
 6108 00d8 FA68     		ldr	r2, [r7, #12]
 6109 00da 03FB02F2 		mul	r2, r3, r2
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 175


 6110              		.loc 1 3366 19
 6111 00de 7B69     		ldr	r3, [r7, #20]
 6112 00e0 B2FBF3F3 		udiv	r3, r2, r3
 6113 00e4 FB61     		str	r3, [r7, #28]
3346:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 6114              		.loc 1 3346 9
 6115 00e6 8FE0     		b	.L526
 6116              	.L512:
3367:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
3368:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
3369:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     else if(srcclk == 0U)  /* RCC_SAI1CLKSOURCE_PLLSAI1 || RCC_SAI2CLKSOURCE_PLLSAI1 */
 6117              		.loc 1 3369 12
 6118 00e8 BB69     		ldr	r3, [r7, #24]
 6119 00ea 002B     		cmp	r3, #0
 6120 00ec 3AD1     		bne	.L516
3370:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
3371:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLS
 6121              		.loc 1 3371 10
 6122 00ee 4A4B     		ldr	r3, .L527
 6123 00f0 1B68     		ldr	r3, [r3]
 6124 00f2 03F00063 		and	r3, r3, #134217728
 6125              		.loc 1 3371 9
 6126 00f6 B3F1006F 		cmp	r3, #134217728
 6127 00fa 40F08680 		bne	.L510
 6128              		.loc 1 3371 57 discriminator 1
 6129 00fe 464B     		ldr	r3, .L527
 6130 0100 1B69     		ldr	r3, [r3, #16]
 6131 0102 03F48033 		and	r3, r3, #65536
 6132              		.loc 1 3371 53 discriminator 1
 6133 0106 002B     		cmp	r3, #0
 6134 0108 7FD0     		beq	.L510
3372:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
3373:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
3374:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* PLLSAI1M exists: apply PLLSAI1M divider for PLLSAI1 output computation */
3375:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* f(PLLSAI1 Source) / PLLSAI1M */
3376:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFG
 6135              		.loc 1 3376 30
 6136 010a 434B     		ldr	r3, .L527
 6137 010c 1B69     		ldr	r3, [r3, #16]
 6138              		.loc 1 3376 83
 6139 010e 1B09     		lsrs	r3, r3, #4
 6140 0110 03F00F03 		and	r3, r3, #15
 6141              		.loc 1 3376 116
 6142 0114 0133     		adds	r3, r3, #1
 6143              		.loc 1 3376 16
 6144 0116 3A69     		ldr	r2, [r7, #16]
 6145 0118 B2FBF3F3 		udiv	r3, r2, r3
 6146 011c 3B61     		str	r3, [r7, #16]
3377:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #else
3378:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* f(PLL Source) / PLLM */
3379:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U
3380:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif
3381:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* f(PLLSAI1CLK) = f(VCOSAI1 input) * PLLSAI1N / PLLSAI1P */
3382:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos
 6147              		.loc 1 3382 16
 6148 011e 3E4B     		ldr	r3, .L527
 6149 0120 1B69     		ldr	r3, [r3, #16]
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 176


 6150              		.loc 1 3382 69
 6151 0122 1B0A     		lsrs	r3, r3, #8
 6152              		.loc 1 3382 14
 6153 0124 03F07F03 		and	r3, r3, #127
 6154 0128 FB60     		str	r3, [r7, #12]
3383:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
3384:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         pllp = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1PDIV) >> RCC_PLLSAI1CFGR_PLLSAI1PD
 6155              		.loc 1 3384 16
 6156 012a 3B4B     		ldr	r3, .L527
 6157 012c 1B69     		ldr	r3, [r3, #16]
 6158              		.loc 1 3384 72
 6159 012e DB0E     		lsrs	r3, r3, #27
 6160              		.loc 1 3384 14
 6161 0130 03F01F03 		and	r3, r3, #31
 6162 0134 7B61     		str	r3, [r7, #20]
3385:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif
3386:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         if(pllp == 0U)
 6163              		.loc 1 3386 11
 6164 0136 7B69     		ldr	r3, [r7, #20]
 6165 0138 002B     		cmp	r3, #0
 6166 013a 0AD1     		bne	.L517
3387:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
3388:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1P) != 0U)
 6167              		.loc 1 3388 14
 6168 013c 364B     		ldr	r3, .L527
 6169 013e 1B69     		ldr	r3, [r3, #16]
 6170 0140 03F40033 		and	r3, r3, #131072
 6171              		.loc 1 3388 13
 6172 0144 002B     		cmp	r3, #0
 6173 0146 02D0     		beq	.L518
3389:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
3390:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             pllp = 17U;
 6174              		.loc 1 3390 18
 6175 0148 1123     		movs	r3, #17
 6176 014a 7B61     		str	r3, [r7, #20]
 6177 014c 01E0     		b	.L517
 6178              	.L518:
3391:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
3392:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           else
3393:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
3394:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             pllp = 7U;
 6179              		.loc 1 3394 18
 6180 014e 0723     		movs	r3, #7
 6181 0150 7B61     		str	r3, [r7, #20]
 6182              	.L517:
3395:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
3396:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
3397:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = (pllvco * plln) / pllp;
 6183              		.loc 1 3397 29
 6184 0152 3B69     		ldr	r3, [r7, #16]
 6185 0154 FA68     		ldr	r2, [r7, #12]
 6186 0156 03FB02F2 		mul	r2, r3, r2
 6187              		.loc 1 3397 19
 6188 015a 7B69     		ldr	r3, [r7, #20]
 6189 015c B2FBF3F3 		udiv	r3, r2, r3
 6190 0160 FB61     		str	r3, [r7, #28]
 6191 0162 52E0     		b	.L510
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 177


 6192              	.L516:
3398:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
3399:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
3400:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) ||
3401:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     else if((srcclk == RCC_SAI1CLKSOURCE_HSI) || (srcclk == RCC_SAI2CLKSOURCE_HSI))
 6193              		.loc 1 3401 12
 6194 0164 BB69     		ldr	r3, [r7, #24]
 6195 0166 802B     		cmp	r3, #128
 6196 0168 03D0     		beq	.L519
 6197              		.loc 1 3401 47 discriminator 1
 6198 016a BB69     		ldr	r3, [r7, #24]
 6199 016c B3F5806F 		cmp	r3, #1024
 6200 0170 09D1     		bne	.L520
 6201              	.L519:
3402:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
3403:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 6202              		.loc 1 3403 10
 6203 0172 294B     		ldr	r3, .L527
 6204 0174 1B68     		ldr	r3, [r3]
 6205 0176 03F48063 		and	r3, r3, #1024
 6206              		.loc 1 3403 9
 6207 017a B3F5806F 		cmp	r3, #1024
 6208 017e 44D1     		bne	.L510
3404:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
3405:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = HSI_VALUE;
 6209              		.loc 1 3405 19
 6210 0180 274B     		ldr	r3, .L527+8
 6211 0182 FB61     		str	r3, [r7, #28]
3403:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 6212              		.loc 1 3403 9
 6213 0184 41E0     		b	.L510
 6214              	.L520:
3406:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
3407:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
3408:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx ||
3409:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3410:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #else
3411:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(srcclk == RCC_SAI1CLKSOURCE_PLL)
3412:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
3413:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI2CLK)
3414:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
3415:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* f(PLL Source) / PLLM */
3416:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U
3417:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* f(PLLSAI2CLK) = f(VCO input) * PLLN / PLLP */
3418:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
3419:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLP_DIV_2_31_SUPPORT)
3420:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;
3421:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif
3422:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         if(pllp == 0U)
3423:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
3424:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
3425:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
3426:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             pllp = 17U;
3427:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
3428:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           else
3429:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
3430:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             pllp = 7U;
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 178


3431:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
3432:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
3433:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = (pllvco * plln) / pllp;
3434:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
3435:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
3436:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
3437:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* HSI automatically selected as clock source if PLLs not enabled */
3438:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = HSI_VALUE;
3439:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
3440:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else
3441:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
3442:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* No clock source, frequency default init at 0 */
3443:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
3444:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
3445:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     else if(srcclk == RCC_SAI1CLKSOURCE_PLLSAI1)
3446:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
3447:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLS
3448:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
3449:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
3450:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* PLLSAI1M exists: apply PLLSAI1M divider for PLLSAI1 output computation */
3451:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* f(PLLSAI1 Source) / PLLSAI1M */
3452:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFG
3453:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #else
3454:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* f(PLL Source) / PLLM */
3455:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U
3456:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif
3457:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* f(PLLSAI1CLK) = f(VCOSAI1 input) * PLLSAI1N / PLLSAI1P */
3458:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos
3459:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
3460:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         pllp = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1PDIV) >> RCC_PLLSAI1CFGR_PLLSAI1PD
3461:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif
3462:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         if(pllp == 0U)
3463:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
3464:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1P) != 0U)
3465:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
3466:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             pllp = 17U;
3467:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
3468:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           else
3469:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
3470:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             pllp = 7U;
3471:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
3472:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
3473:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = (pllvco * plln) / pllp;
3474:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
3475:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
3476:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
3477:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* HSI automatically selected as clock source if PLLs not enabled */
3478:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = HSI_VALUE;
3479:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
3480:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else
3481:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
3482:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* No clock source, frequency default init at 0 */
3483:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
3484:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
3485:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* SAI2 */
3486:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3487:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI2_SUPPORT)
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 179


3488:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3489:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     else if((srcclk == RCC_SAI1CLKSOURCE_PLLSAI2) || (srcclk == RCC_SAI2CLKSOURCE_PLLSAI2))
 6215              		.loc 1 3489 12
 6216 0186 BB69     		ldr	r3, [r7, #24]
 6217 0188 202B     		cmp	r3, #32
 6218 018a 03D0     		beq	.L522
 6219              		.loc 1 3489 51 discriminator 1
 6220 018c BB69     		ldr	r3, [r7, #24]
 6221 018e B3F5807F 		cmp	r3, #256
 6222 0192 3AD1     		bne	.L510
 6223              	.L522:
3490:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
3491:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI2RDY) && (__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLS
 6224              		.loc 1 3491 10
 6225 0194 204B     		ldr	r3, .L527
 6226 0196 1B68     		ldr	r3, [r3]
 6227 0198 03F00053 		and	r3, r3, #536870912
 6228              		.loc 1 3491 9
 6229 019c B3F1005F 		cmp	r3, #536870912
 6230 01a0 33D1     		bne	.L510
 6231              		.loc 1 3491 57 discriminator 1
 6232 01a2 1D4B     		ldr	r3, .L527
 6233 01a4 5B69     		ldr	r3, [r3, #20]
 6234 01a6 03F48033 		and	r3, r3, #65536
 6235              		.loc 1 3491 53 discriminator 1
 6236 01aa 002B     		cmp	r3, #0
 6237 01ac 2DD0     		beq	.L510
3492:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
3493:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
3494:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* PLLSAI2M exists: apply PLLSAI2M divider for PLLSAI2 output computation */
3495:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* f(PLLSAI2 Source) / PLLSAI2M */
3496:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2M) >> RCC_PLLSAI2CFG
 6238              		.loc 1 3496 30
 6239 01ae 1A4B     		ldr	r3, .L527
 6240 01b0 5B69     		ldr	r3, [r3, #20]
 6241              		.loc 1 3496 83
 6242 01b2 1B09     		lsrs	r3, r3, #4
 6243 01b4 03F00F03 		and	r3, r3, #15
 6244              		.loc 1 3496 116
 6245 01b8 0133     		adds	r3, r3, #1
 6246              		.loc 1 3496 16
 6247 01ba 3A69     		ldr	r2, [r7, #16]
 6248 01bc B2FBF3F3 		udiv	r3, r2, r3
 6249 01c0 3B61     		str	r3, [r7, #16]
3497:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #else
3498:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* f(PLL Source) / PLLM */
3499:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U
3500:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif
3501:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* f(PLLSAI2CLK) = f(VCOSAI2 input) * PLLSAI2N / PLLSAI2P */
3502:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos
 6250              		.loc 1 3502 16
 6251 01c2 154B     		ldr	r3, .L527
 6252 01c4 5B69     		ldr	r3, [r3, #20]
 6253              		.loc 1 3502 69
 6254 01c6 1B0A     		lsrs	r3, r3, #8
 6255              		.loc 1 3502 14
 6256 01c8 03F07F03 		and	r3, r3, #127
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 180


 6257 01cc FB60     		str	r3, [r7, #12]
3503:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
3504:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         pllp = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2PDIV) >> RCC_PLLSAI2CFGR_PLLSAI2PD
 6258              		.loc 1 3504 16
 6259 01ce 124B     		ldr	r3, .L527
 6260 01d0 5B69     		ldr	r3, [r3, #20]
 6261              		.loc 1 3504 72
 6262 01d2 DB0E     		lsrs	r3, r3, #27
 6263              		.loc 1 3504 14
 6264 01d4 03F01F03 		and	r3, r3, #31
 6265 01d8 7B61     		str	r3, [r7, #20]
3505:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif
3506:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         if(pllp == 0U)
 6266              		.loc 1 3506 11
 6267 01da 7B69     		ldr	r3, [r7, #20]
 6268 01dc 002B     		cmp	r3, #0
 6269 01de 0AD1     		bne	.L523
3507:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
3508:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2P) != 0U)
 6270              		.loc 1 3508 14
 6271 01e0 0D4B     		ldr	r3, .L527
 6272 01e2 5B69     		ldr	r3, [r3, #20]
 6273 01e4 03F40033 		and	r3, r3, #131072
 6274              		.loc 1 3508 13
 6275 01e8 002B     		cmp	r3, #0
 6276 01ea 02D0     		beq	.L524
3509:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
3510:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             pllp = 17U;
 6277              		.loc 1 3510 18
 6278 01ec 1123     		movs	r3, #17
 6279 01ee 7B61     		str	r3, [r7, #20]
 6280 01f0 01E0     		b	.L523
 6281              	.L524:
3511:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
3512:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           else
3513:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
3514:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             pllp = 7U;
 6282              		.loc 1 3514 18
 6283 01f2 0723     		movs	r3, #7
 6284 01f4 7B61     		str	r3, [r7, #20]
 6285              	.L523:
3515:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
3516:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
3517:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = (pllvco * plln) / pllp;
 6286              		.loc 1 3517 29
 6287 01f6 3B69     		ldr	r3, [r7, #16]
 6288 01f8 FA68     		ldr	r2, [r7, #12]
 6289 01fa 03FB02F2 		mul	r2, r3, r2
 6290              		.loc 1 3517 19
 6291 01fe 7B69     		ldr	r3, [r7, #20]
 6292 0200 B2FBF3F3 		udiv	r3, r2, r3
 6293 0204 FB61     		str	r3, [r7, #28]
 6294 0206 00E0     		b	.L510
 6295              	.L526:
3346:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 6296              		.loc 1 3346 9
 6297 0208 00BF     		nop
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 181


 6298              	.L510:
3518:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
3519:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
3520:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3521:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI2_SUPPORT */
3522:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3523:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     else
3524:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
3525:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* No clock source, frequency default init at 0 */
3526:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
3527:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
3528:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3529:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3530:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   return frequency;
 6299              		.loc 1 3530 10
 6300 020a FB69     		ldr	r3, [r7, #28]
3531:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
 6301              		.loc 1 3531 1
 6302 020c 1846     		mov	r0, r3
 6303 020e 2437     		adds	r7, r7, #36
 6304              		.cfi_def_cfa_offset 4
 6305 0210 BD46     		mov	sp, r7
 6306              		.cfi_def_cfa_register 13
 6307              		@ sp needed
 6308 0212 5DF8047B 		ldr	r7, [sp], #4
 6309              		.cfi_restore 7
 6310              		.cfi_def_cfa_offset 0
 6311 0216 7047     		bx	lr
 6312              	.L528:
 6313              		.align	2
 6314              	.L527:
 6315 0218 00100240 		.word	1073876992
 6316 021c 68FF1F00 		.word	2097000
 6317 0220 0024F400 		.word	16000000
 6318              		.cfi_endproc
 6319              	.LFE162:
 6321              		.text
 6322              	.Letext0:
 6323              		.file 2 "/Users/lawrencestanton/Library/Application Support/Code/User/globalStorage/bmd.stm32-for-
 6324              		.file 3 "/Users/lawrencestanton/Library/Application Support/Code/User/globalStorage/bmd.stm32-for-
 6325              		.file 4 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4r5xx.h"
 6326              		.file 5 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h"
 6327              		.file 6 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_def.h"
 6328              		.file 7 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rcc_ex.h"
 6329              		.file 8 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_gpio.h"
 6330              		.file 9 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/system_stm32l4xx.h"
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 182


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32l4xx_hal_rcc_ex.c
/var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s:20     .text.HAL_RCCEx_PeriphCLKConfig:0000000000000000 $t
/var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s:26     .text.HAL_RCCEx_PeriphCLKConfig:0000000000000000 HAL_RCCEx_PeriphCLKConfig
/var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s:5300   .text.RCCEx_PLLSAI1_Config:0000000000000000 RCCEx_PLLSAI1_Config
/var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s:5633   .text.RCCEx_PLLSAI2_Config:0000000000000000 RCCEx_PLLSAI2_Config
/var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s:410    .text.HAL_RCCEx_PeriphCLKConfig:0000000000000268 $d
/var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s:414    .text.HAL_RCCEx_PeriphCLKConfig:0000000000000270 $t
/var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s:764    .text.HAL_RCCEx_PeriphCLKConfig:00000000000004fc $d
/var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s:767    .text.HAL_RCCEx_PeriphCLKConfig:0000000000000500 $t
/var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s:959    .text.HAL_RCCEx_PeriphCLKConfig:000000000000065c $d
/var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s:964    .text.HAL_RCCEx_GetPeriphCLKConfig:0000000000000000 $t
/var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s:970    .text.HAL_RCCEx_GetPeriphCLKConfig:0000000000000000 HAL_RCCEx_GetPeriphCLKConfig
/var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s:1300   .text.HAL_RCCEx_GetPeriphCLKConfig:0000000000000228 $d
/var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s:1306   .text.HAL_RCCEx_GetPeriphCLKFreq:0000000000000000 $t
/var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s:1312   .text.HAL_RCCEx_GetPeriphCLKFreq:0000000000000000 HAL_RCCEx_GetPeriphCLKFreq
/var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s:1601   .text.HAL_RCCEx_GetPeriphCLKFreq:0000000000000264 $d
/var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s:1633   .text.HAL_RCCEx_GetPeriphCLKFreq:00000000000002e4 $t
/var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s:1643   .text.HAL_RCCEx_GetPeriphCLKFreq:00000000000002f0 $d
/var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s:1650   .text.HAL_RCCEx_GetPeriphCLKFreq:0000000000000304 $t
/var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s:5966   .text.RCCEx_GetSAIxPeriphCLKFreq:0000000000000000 RCCEx_GetSAIxPeriphCLKFreq
/var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s:2015   .text.HAL_RCCEx_GetPeriphCLKFreq:0000000000000590 $d
/var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s:2020   .text.HAL_RCCEx_GetPeriphCLKFreq:000000000000059c $t
/var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s:2174   .text.HAL_RCCEx_GetPeriphCLKFreq:0000000000000690 $d
/var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s:2178   .text.HAL_RCCEx_GetPeriphCLKFreq:00000000000006a0 $t
/var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s:2245   .text.HAL_RCCEx_GetPeriphCLKFreq:0000000000000700 $d
/var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s:2258   .text.HAL_RCCEx_GetPeriphCLKFreq:0000000000000734 $t
/var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s:2432   .text.HAL_RCCEx_GetPeriphCLKFreq:0000000000000834 $d
/var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s:2437   .text.HAL_RCCEx_GetPeriphCLKFreq:0000000000000840 $t
/var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s:2832   .text.HAL_RCCEx_GetPeriphCLKFreq:0000000000000ab0 $d
/var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s:2837   .text.HAL_RCCEx_GetPeriphCLKFreq:0000000000000abc $t
/var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s:3211   .text.HAL_RCCEx_GetPeriphCLKFreq:0000000000000d18 $d
/var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s:3215   .text.HAL_RCCEx_GetPeriphCLKFreq:0000000000000d20 $t
/var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s:3412   .text.HAL_RCCEx_GetPeriphCLKFreq:0000000000000e3c $d
/var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s:3418   .text.HAL_RCCEx_EnablePLLSAI1:0000000000000000 $t
/var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s:3424   .text.HAL_RCCEx_EnablePLLSAI1:0000000000000000 HAL_RCCEx_EnablePLLSAI1
/var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s:3569   .text.HAL_RCCEx_EnablePLLSAI1:00000000000000d0 $d
/var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s:3575   .text.HAL_RCCEx_DisablePLLSAI1:0000000000000000 $t
/var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s:3581   .text.HAL_RCCEx_DisablePLLSAI1:0000000000000000 HAL_RCCEx_DisablePLLSAI1
/var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s:3667   .text.HAL_RCCEx_DisablePLLSAI1:0000000000000070 $d
/var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s:3672   .text.HAL_RCCEx_EnablePLLSAI2:0000000000000000 $t
/var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s:3678   .text.HAL_RCCEx_EnablePLLSAI2:0000000000000000 HAL_RCCEx_EnablePLLSAI2
/var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s:3823   .text.HAL_RCCEx_EnablePLLSAI2:00000000000000d0 $d
/var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s:3829   .text.HAL_RCCEx_DisablePLLSAI2:0000000000000000 $t
/var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s:3835   .text.HAL_RCCEx_DisablePLLSAI2:0000000000000000 HAL_RCCEx_DisablePLLSAI2
/var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s:3921   .text.HAL_RCCEx_DisablePLLSAI2:0000000000000070 $d
/var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s:3926   .text.HAL_RCCEx_WakeUpStopCLKConfig:0000000000000000 $t
/var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s:3932   .text.HAL_RCCEx_WakeUpStopCLKConfig:0000000000000000 HAL_RCCEx_WakeUpStopCLKConfig
/var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s:3969   .text.HAL_RCCEx_WakeUpStopCLKConfig:0000000000000024 $d
/var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s:3974   .text.HAL_RCCEx_StandbyMSIRangeConfig:0000000000000000 $t
/var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s:3980   .text.HAL_RCCEx_StandbyMSIRangeConfig:0000000000000000 HAL_RCCEx_StandbyMSIRangeConfig
/var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s:4018   .text.HAL_RCCEx_StandbyMSIRangeConfig:000000000000002c $d
/var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s:4023   .text.HAL_RCCEx_EnableLSECSS:0000000000000000 $t
/var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s:4029   .text.HAL_RCCEx_EnableLSECSS:0000000000000000 HAL_RCCEx_EnableLSECSS
/var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s:4059   .text.HAL_RCCEx_EnableLSECSS:0000000000000020 $d
/var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s:4064   .text.HAL_RCCEx_DisableLSECSS:0000000000000000 $t
/var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s:4070   .text.HAL_RCCEx_DisableLSECSS:0000000000000000 HAL_RCCEx_DisableLSECSS
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 183


/var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s:4106   .text.HAL_RCCEx_DisableLSECSS:000000000000002c $d
/var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s:4111   .text.HAL_RCCEx_EnableLSECSS_IT:0000000000000000 $t
/var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s:4117   .text.HAL_RCCEx_EnableLSECSS_IT:0000000000000000 HAL_RCCEx_EnableLSECSS_IT
/var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s:4165   .text.HAL_RCCEx_EnableLSECSS_IT:0000000000000044 $d
/var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s:4171   .text.HAL_RCCEx_LSECSS_IRQHandler:0000000000000000 $t
/var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s:4177   .text.HAL_RCCEx_LSECSS_IRQHandler:0000000000000000 HAL_RCCEx_LSECSS_IRQHandler
/var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s:4220   .text.HAL_RCCEx_LSECSS_Callback:0000000000000000 HAL_RCCEx_LSECSS_Callback
/var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s:4209   .text.HAL_RCCEx_LSECSS_IRQHandler:0000000000000024 $d
/var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s:4214   .text.HAL_RCCEx_LSECSS_Callback:0000000000000000 $t
/var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s:4245   .text.HAL_RCCEx_EnableLSCO:0000000000000000 $t
/var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s:4251   .text.HAL_RCCEx_EnableLSCO:0000000000000000 HAL_RCCEx_EnableLSCO
/var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s:4377   .text.HAL_RCCEx_EnableLSCO:00000000000000cc $d
/var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s:4383   .text.HAL_RCCEx_DisableLSCO:0000000000000000 $t
/var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s:4389   .text.HAL_RCCEx_DisableLSCO:0000000000000000 HAL_RCCEx_DisableLSCO
/var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s:4481   .text.HAL_RCCEx_DisableLSCO:0000000000000080 $d
/var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s:4487   .text.HAL_RCCEx_EnableMSIPLLMode:0000000000000000 $t
/var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s:4493   .text.HAL_RCCEx_EnableMSIPLLMode:0000000000000000 HAL_RCCEx_EnableMSIPLLMode
/var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s:4523   .text.HAL_RCCEx_EnableMSIPLLMode:000000000000001c $d
/var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s:4528   .text.HAL_RCCEx_DisableMSIPLLMode:0000000000000000 $t
/var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s:4534   .text.HAL_RCCEx_DisableMSIPLLMode:0000000000000000 HAL_RCCEx_DisableMSIPLLMode
/var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s:4564   .text.HAL_RCCEx_DisableMSIPLLMode:000000000000001c $d
/var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s:4569   .text.HAL_RCCEx_OCTOSPIDelayConfig:0000000000000000 $t
/var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s:4575   .text.HAL_RCCEx_OCTOSPIDelayConfig:0000000000000000 HAL_RCCEx_OCTOSPIDelayConfig
/var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s:4616   .text.HAL_RCCEx_OCTOSPIDelayConfig:0000000000000030 $d
/var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s:4621   .text.HAL_RCCEx_CRSConfig:0000000000000000 $t
/var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s:4627   .text.HAL_RCCEx_CRSConfig:0000000000000000 HAL_RCCEx_CRSConfig
/var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s:4718   .text.HAL_RCCEx_CRSConfig:000000000000007c $d
/var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s:4724   .text.HAL_RCCEx_CRSSoftwareSynchronizationGenerate:0000000000000000 $t
/var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s:4730   .text.HAL_RCCEx_CRSSoftwareSynchronizationGenerate:0000000000000000 HAL_RCCEx_CRSSoftwareSynchronizationGenerate
/var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s:4760   .text.HAL_RCCEx_CRSSoftwareSynchronizationGenerate:000000000000001c $d
/var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s:4765   .text.HAL_RCCEx_CRSGetSynchronizationInfo:0000000000000000 $t
/var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s:4771   .text.HAL_RCCEx_CRSGetSynchronizationInfo:0000000000000000 HAL_RCCEx_CRSGetSynchronizationInfo
/var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s:4832   .text.HAL_RCCEx_CRSGetSynchronizationInfo:0000000000000044 $d
/var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s:4837   .text.HAL_RCCEx_CRSWaitSynchronization:0000000000000000 $t
/var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s:4843   .text.HAL_RCCEx_CRSWaitSynchronization:0000000000000000 HAL_RCCEx_CRSWaitSynchronization
/var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s:4997   .text.HAL_RCCEx_CRSWaitSynchronization:00000000000000e0 $d
/var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s:5002   .text.HAL_RCCEx_CRS_IRQHandler:0000000000000000 $t
/var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s:5008   .text.HAL_RCCEx_CRS_IRQHandler:0000000000000000 HAL_RCCEx_CRS_IRQHandler
/var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s:5172   .text.HAL_RCCEx_CRS_SyncOkCallback:0000000000000000 HAL_RCCEx_CRS_SyncOkCallback
/var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s:5203   .text.HAL_RCCEx_CRS_SyncWarnCallback:0000000000000000 HAL_RCCEx_CRS_SyncWarnCallback
/var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s:5234   .text.HAL_RCCEx_CRS_ExpectedSyncCallback:0000000000000000 HAL_RCCEx_CRS_ExpectedSyncCallback
/var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s:5265   .text.HAL_RCCEx_CRS_ErrorCallback:0000000000000000 HAL_RCCEx_CRS_ErrorCallback
/var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s:5161   .text.HAL_RCCEx_CRS_IRQHandler:00000000000000d8 $d
/var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s:5166   .text.HAL_RCCEx_CRS_SyncOkCallback:0000000000000000 $t
/var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s:5197   .text.HAL_RCCEx_CRS_SyncWarnCallback:0000000000000000 $t
/var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s:5228   .text.HAL_RCCEx_CRS_ExpectedSyncCallback:0000000000000000 $t
/var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s:5259   .text.HAL_RCCEx_CRS_ErrorCallback:0000000000000000 $t
/var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s:5295   .text.RCCEx_PLLSAI1_Config:0000000000000000 $t
/var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s:5620   .text.RCCEx_PLLSAI1_Config:00000000000001d8 $d
/var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s:5628   .text.RCCEx_PLLSAI2_Config:0000000000000000 $t
/var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s:5953   .text.RCCEx_PLLSAI2_Config:00000000000001d8 $d
/var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s:5961   .text.RCCEx_GetSAIxPeriphCLKFreq:0000000000000000 $t
/var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s:6315   .text.RCCEx_GetSAIxPeriphCLKFreq:0000000000000218 $d

UNDEFINED SYMBOLS
HAL_GetTick
MSIRangeTable
ARM GAS  /var/folders/bb/dhrb69655gd8t4nf464nxc_00000gn/T//ccVxwfB3.s 			page 184


HAL_RCC_GetPCLK2Freq
HAL_RCC_GetSysClockFreq
HAL_RCC_GetPCLK1Freq
HAL_GPIO_Init
HAL_PWR_EnableBkUpAccess
HAL_PWR_DisableBkUpAccess
