

================================================================
== Vivado HLS Report for 'Mem2Stream'
================================================================
* Date:           Wed Apr 26 21:03:14 2023

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        S1
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z045ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1545|  1545|  1545|  1545|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  1537|  1537|         3|          1|          1|  1536|    yes   |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|      45|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     128|
|Register         |        -|      -|      92|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|      92|     173|
+-----------------+---------+-------+--------+--------+
|Available        |     1090|    900|  437200|  218600|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |i_5_fu_135_p2                      |     +    |      0|  0|  18|          11|           1|
    |ap_block_state10_pp0_stage0_iter2  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state9_pp0_stage0_iter1   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_290                   |    and   |      0|  0|   2|           1|           1|
    |tmp_fu_129_p2                      |   icmp   |      0|  0|  13|          11|          11|
    |ap_block_pp0_stage0_01001          |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                    |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |    xor   |      0|  0|   2|           2|           1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0|  45|          30|          20|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                          |  47|         10|    1|         10|
    |ap_done                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2            |   9|          2|    1|          2|
    |ap_sig_ioackin_m_axi_in_V_ARREADY  |   9|          2|    1|          2|
    |i_reg_97                           |   9|          2|   11|         22|
    |in_V_blk_n_AR                      |   9|          2|    1|          2|
    |in_V_blk_n_R                       |   9|          2|    1|          2|
    |out_V_V_blk_n                      |   9|          2|    1|          2|
    |real_start                         |   9|          2|    1|          2|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              | 128|         28|   20|         48|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   9|   0|    9|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_reg_ioackin_m_axi_in_V_ARREADY  |   1|   0|    1|          0|
    |e_V_reg_156                        |  64|   0|   64|          0|
    |i_reg_97                           |  11|   0|   11|          0|
    |start_once_reg                     |   1|   0|    1|          0|
    |tmp_reg_147                        |   1|   0|    1|          0|
    |tmp_reg_147_pp0_iter1_reg          |   1|   0|    1|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              |  92|   0|   92|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |  Mem2Stream  | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |  Mem2Stream  | return value |
|ap_start             |  in |    1| ap_ctrl_hs |  Mem2Stream  | return value |
|start_full_n         |  in |    1| ap_ctrl_hs |  Mem2Stream  | return value |
|ap_done              | out |    1| ap_ctrl_hs |  Mem2Stream  | return value |
|ap_continue          |  in |    1| ap_ctrl_hs |  Mem2Stream  | return value |
|ap_idle              | out |    1| ap_ctrl_hs |  Mem2Stream  | return value |
|ap_ready             | out |    1| ap_ctrl_hs |  Mem2Stream  | return value |
|start_out            | out |    1| ap_ctrl_hs |  Mem2Stream  | return value |
|start_write          | out |    1| ap_ctrl_hs |  Mem2Stream  | return value |
|m_axi_in_V_AWVALID   | out |    1|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_AWREADY   |  in |    1|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_AWADDR    | out |   32|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_AWID      | out |    1|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_AWLEN     | out |   32|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_AWSIZE    | out |    3|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_AWBURST   | out |    2|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_AWLOCK    | out |    2|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_AWCACHE   | out |    4|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_AWPROT    | out |    3|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_AWQOS     | out |    4|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_AWREGION  | out |    4|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_AWUSER    | out |    1|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_WVALID    | out |    1|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_WREADY    |  in |    1|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_WDATA     | out |   64|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_WSTRB     | out |    8|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_WLAST     | out |    1|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_WID       | out |    1|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_WUSER     | out |    1|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_ARVALID   | out |    1|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_ARREADY   |  in |    1|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_ARADDR    | out |   32|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_ARID      | out |    1|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_ARLEN     | out |   32|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_ARSIZE    | out |    3|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_ARBURST   | out |    2|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_ARLOCK    | out |    2|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_ARCACHE   | out |    4|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_ARPROT    | out |    3|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_ARQOS     | out |    4|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_ARREGION  | out |    4|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_ARUSER    | out |    1|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_RVALID    |  in |    1|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_RREADY    | out |    1|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_RDATA     |  in |   64|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_RLAST     |  in |    1|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_RID       |  in |    1|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_RUSER     |  in |    1|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_RRESP     |  in |    2|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_BVALID    |  in |    1|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_BREADY    | out |    1|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_BRESP     |  in |    2|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_BID       |  in |    1|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_BUSER     |  in |    1|    m_axi   |     in_V     |    pointer   |
|in_V_offset          |  in |   32|   ap_none  |  in_V_offset |    scalar    |
|out_V_V_din          | out |   64|   ap_fifo  |    out_V_V   |    pointer   |
|out_V_V_full_n       |  in |    1|   ap_fifo  |    out_V_V   |    pointer   |
|out_V_V_write        | out |    1|   ap_fifo  |    out_V_V   |    pointer   |
+---------------------+-----+-----+------------+--------------+--------------+

