
ubuntu-preinstalled/lsmem:     file format elf32-littlearm


Disassembly of section .init:

000015b8 <.init>:
    15b8:	push	{r3, lr}
    15bc:	bl	2594 <__assert_fail@plt+0xa90>
    15c0:	pop	{r3, pc}

Disassembly of section .plt:

000015c4 <fdopen@plt-0x14>:
    15c4:	push	{lr}		; (str lr, [sp, #-4]!)
    15c8:	ldr	lr, [pc, #4]	; 15d4 <fdopen@plt-0x4>
    15cc:	add	lr, pc, lr
    15d0:	ldr	pc, [lr, #8]!
    15d4:	andeq	r7, r1, r4, lsr r8

000015d8 <fdopen@plt>:
    15d8:			; <UNDEFINED> instruction: 0xe7fd4778
    15dc:	add	ip, pc, #0, 12
    15e0:	add	ip, ip, #94208	; 0x17000
    15e4:	ldr	pc, [ip, #2096]!	; 0x830

000015e8 <scols_column_set_json_type@plt>:
    15e8:	add	ip, pc, #0, 12
    15ec:	add	ip, ip, #94208	; 0x17000
    15f0:	ldr	pc, [ip, #2088]!	; 0x828

000015f4 <calloc@plt>:
    15f4:	add	ip, pc, #0, 12
    15f8:	add	ip, ip, #94208	; 0x17000
    15fc:	ldr	pc, [ip, #2080]!	; 0x820

00001600 <raise@plt>:
    1600:	add	ip, pc, #0, 12
    1604:	add	ip, ip, #94208	; 0x17000
    1608:	ldr	pc, [ip, #2072]!	; 0x818

0000160c <scols_line_refer_data@plt>:
    160c:	add	ip, pc, #0, 12
    1610:	add	ip, ip, #94208	; 0x17000
    1614:	ldr	pc, [ip, #2064]!	; 0x810

00001618 <strcmp@plt>:
    1618:	add	ip, pc, #0, 12
    161c:	add	ip, ip, #94208	; 0x17000
    1620:	ldr	pc, [ip, #2056]!	; 0x808

00001624 <__cxa_finalize@plt>:
    1624:	add	ip, pc, #0, 12
    1628:	add	ip, ip, #94208	; 0x17000
    162c:	ldr	pc, [ip, #2048]!	; 0x800

00001630 <rewinddir@plt>:
    1630:	add	ip, pc, #0, 12
    1634:	add	ip, ip, #94208	; 0x17000
    1638:	ldr	pc, [ip, #2040]!	; 0x7f8

0000163c <strtol@plt>:
    163c:	add	ip, pc, #0, 12
    1640:	add	ip, ip, #94208	; 0x17000
    1644:	ldr	pc, [ip, #2032]!	; 0x7f0

00001648 <strcspn@plt>:
    1648:	add	ip, pc, #0, 12
    164c:	add	ip, ip, #94208	; 0x17000
    1650:	ldr	pc, [ip, #2024]!	; 0x7e8

00001654 <scols_table_set_name@plt>:
    1654:	add	ip, pc, #0, 12
    1658:	add	ip, ip, #94208	; 0x17000
    165c:	ldr	pc, [ip, #2016]!	; 0x7e0

00001660 <scols_table_enable_noheadings@plt>:
    1660:	add	ip, pc, #0, 12
    1664:	add	ip, ip, #94208	; 0x17000
    1668:	ldr	pc, [ip, #2008]!	; 0x7d8

0000166c <read@plt>:
    166c:	add	ip, pc, #0, 12
    1670:	add	ip, ip, #94208	; 0x17000
    1674:	ldr	pc, [ip, #2000]!	; 0x7d0

00001678 <scols_table_new_column@plt>:
    1678:	add	ip, pc, #0, 12
    167c:	add	ip, ip, #94208	; 0x17000
    1680:	ldr	pc, [ip, #1992]!	; 0x7c8

00001684 <getuid@plt>:
    1684:	add	ip, pc, #0, 12
    1688:	add	ip, ip, #94208	; 0x17000
    168c:	ldr	pc, [ip, #1984]!	; 0x7c0

00001690 <free@plt>:
    1690:			; <UNDEFINED> instruction: 0xe7fd4778
    1694:	add	ip, pc, #0, 12
    1698:	add	ip, ip, #94208	; 0x17000
    169c:	ldr	pc, [ip, #1972]!	; 0x7b4

000016a0 <fgets@plt>:
    16a0:	add	ip, pc, #0, 12
    16a4:	add	ip, ip, #94208	; 0x17000
    16a8:	ldr	pc, [ip, #1964]!	; 0x7ac

000016ac <nanosleep@plt>:
    16ac:	add	ip, pc, #0, 12
    16b0:	add	ip, ip, #94208	; 0x17000
    16b4:	ldr	pc, [ip, #1956]!	; 0x7a4

000016b8 <scols_table_enable_raw@plt>:
    16b8:	add	ip, pc, #0, 12
    16bc:	add	ip, ip, #94208	; 0x17000
    16c0:	ldr	pc, [ip, #1948]!	; 0x79c

000016c4 <faccessat@plt>:
    16c4:	add	ip, pc, #0, 12
    16c8:	add	ip, ip, #94208	; 0x17000
    16cc:	ldr	pc, [ip, #1940]!	; 0x794

000016d0 <ferror@plt>:
    16d0:	add	ip, pc, #0, 12
    16d4:	add	ip, ip, #94208	; 0x17000
    16d8:	ldr	pc, [ip, #1932]!	; 0x78c

000016dc <strndup@plt>:
    16dc:			; <UNDEFINED> instruction: 0xe7fd4778
    16e0:	add	ip, pc, #0, 12
    16e4:	add	ip, ip, #94208	; 0x17000
    16e8:	ldr	pc, [ip, #1920]!	; 0x780

000016ec <__openat64_2@plt>:
    16ec:	add	ip, pc, #0, 12
    16f0:	add	ip, ip, #94208	; 0x17000
    16f4:	ldr	pc, [ip, #1912]!	; 0x778

000016f8 <_exit@plt>:
    16f8:	add	ip, pc, #0, 12
    16fc:	add	ip, ip, #94208	; 0x17000
    1700:	ldr	pc, [ip, #1904]!	; 0x770

00001704 <__vsnprintf_chk@plt>:
    1704:	add	ip, pc, #0, 12
    1708:	add	ip, ip, #94208	; 0x17000
    170c:	ldr	pc, [ip, #1896]!	; 0x768

00001710 <memcpy@plt>:
    1710:	add	ip, pc, #0, 12
    1714:	add	ip, ip, #94208	; 0x17000
    1718:	ldr	pc, [ip, #1888]!	; 0x760

0000171c <__strtoull_internal@plt>:
    171c:	add	ip, pc, #0, 12
    1720:	add	ip, ip, #94208	; 0x17000
    1724:	ldr	pc, [ip, #1880]!	; 0x758

00001728 <dcgettext@plt>:
    1728:	add	ip, pc, #0, 12
    172c:	add	ip, ip, #94208	; 0x17000
    1730:	ldr	pc, [ip, #1872]!	; 0x750

00001734 <__isoc99_vfscanf@plt>:
    1734:	add	ip, pc, #0, 12
    1738:	add	ip, ip, #94208	; 0x17000
    173c:	ldr	pc, [ip, #1864]!	; 0x748

00001740 <strdup@plt>:
    1740:			; <UNDEFINED> instruction: 0xe7fd4778
    1744:	add	ip, pc, #0, 12
    1748:	add	ip, ip, #94208	; 0x17000
    174c:	ldr	pc, [ip, #1852]!	; 0x73c

00001750 <__stack_chk_fail@plt>:
    1750:	add	ip, pc, #0, 12
    1754:	add	ip, ip, #94208	; 0x17000
    1758:	ldr	pc, [ip, #1844]!	; 0x734

0000175c <realloc@plt>:
    175c:	add	ip, pc, #0, 12
    1760:	add	ip, ip, #94208	; 0x17000
    1764:	ldr	pc, [ip, #1836]!	; 0x72c

00001768 <dup@plt>:
    1768:	add	ip, pc, #0, 12
    176c:	add	ip, ip, #94208	; 0x17000
    1770:	ldr	pc, [ip, #1828]!	; 0x724

00001774 <textdomain@plt>:
    1774:	add	ip, pc, #0, 12
    1778:	add	ip, ip, #94208	; 0x17000
    177c:	ldr	pc, [ip, #1820]!	; 0x71c

00001780 <strcasecmp@plt>:
    1780:	add	ip, pc, #0, 12
    1784:	add	ip, ip, #94208	; 0x17000
    1788:	ldr	pc, [ip, #1812]!	; 0x714

0000178c <err@plt>:
    178c:	add	ip, pc, #0, 12
    1790:	add	ip, ip, #94208	; 0x17000
    1794:	ldr	pc, [ip, #1804]!	; 0x70c

00001798 <geteuid@plt>:
    1798:	add	ip, pc, #0, 12
    179c:	add	ip, ip, #94208	; 0x17000
    17a0:	ldr	pc, [ip, #1796]!	; 0x704

000017a4 <readlink@plt>:
    17a4:			; <UNDEFINED> instruction: 0xe7fd4778
    17a8:	add	ip, pc, #0, 12
    17ac:	add	ip, ip, #94208	; 0x17000
    17b0:	ldr	pc, [ip, #1784]!	; 0x6f8

000017b4 <getegid@plt>:
    17b4:	add	ip, pc, #0, 12
    17b8:	add	ip, ip, #94208	; 0x17000
    17bc:	ldr	pc, [ip, #1776]!	; 0x6f0

000017c0 <__memcpy_chk@plt>:
    17c0:	add	ip, pc, #0, 12
    17c4:	add	ip, ip, #94208	; 0x17000
    17c8:	ldr	pc, [ip, #1768]!	; 0x6e8

000017cc <mkostemp64@plt>:
    17cc:			; <UNDEFINED> instruction: 0xe7fd4778
    17d0:	add	ip, pc, #0, 12
    17d4:	add	ip, ip, #94208	; 0x17000
    17d8:	ldr	pc, [ip, #1756]!	; 0x6dc

000017dc <scols_new_table@plt>:
    17dc:	add	ip, pc, #0, 12
    17e0:	add	ip, ip, #94208	; 0x17000
    17e4:	ldr	pc, [ip, #1748]!	; 0x6d4

000017e8 <scols_table_enable_export@plt>:
    17e8:	add	ip, pc, #0, 12
    17ec:	add	ip, ip, #94208	; 0x17000
    17f0:	ldr	pc, [ip, #1740]!	; 0x6cc

000017f4 <__fpending@plt>:
    17f4:	add	ip, pc, #0, 12
    17f8:	add	ip, ip, #94208	; 0x17000
    17fc:	ldr	pc, [ip, #1732]!	; 0x6c4

00001800 <open64@plt>:
    1800:	add	ip, pc, #0, 12
    1804:	add	ip, ip, #94208	; 0x17000
    1808:	ldr	pc, [ip, #1724]!	; 0x6bc

0000180c <__asprintf_chk@plt>:
    180c:	add	ip, pc, #0, 12
    1810:	add	ip, ip, #94208	; 0x17000
    1814:	ldr	pc, [ip, #1716]!	; 0x6b4

00001818 <getenv@plt>:
    1818:	add	ip, pc, #0, 12
    181c:	add	ip, ip, #94208	; 0x17000
    1820:	ldr	pc, [ip, #1708]!	; 0x6ac

00001824 <malloc@plt>:
    1824:	add	ip, pc, #0, 12
    1828:	add	ip, ip, #94208	; 0x17000
    182c:	ldr	pc, [ip, #1700]!	; 0x6a4

00001830 <__libc_start_main@plt>:
    1830:	add	ip, pc, #0, 12
    1834:	add	ip, ip, #94208	; 0x17000
    1838:	ldr	pc, [ip, #1692]!	; 0x69c

0000183c <readlinkat@plt>:
    183c:			; <UNDEFINED> instruction: 0xe7fd4778
    1840:	add	ip, pc, #0, 12
    1844:	add	ip, ip, #94208	; 0x17000
    1848:	ldr	pc, [ip, #1680]!	; 0x690

0000184c <scols_table_new_line@plt>:
    184c:	add	ip, pc, #0, 12
    1850:	add	ip, ip, #94208	; 0x17000
    1854:	ldr	pc, [ip, #1672]!	; 0x688

00001858 <scols_unref_table@plt>:
    1858:	add	ip, pc, #0, 12
    185c:	add	ip, ip, #94208	; 0x17000
    1860:	ldr	pc, [ip, #1664]!	; 0x680

00001864 <__vfprintf_chk@plt>:
    1864:	add	ip, pc, #0, 12
    1868:	add	ip, ip, #94208	; 0x17000
    186c:	ldr	pc, [ip, #1656]!	; 0x678

00001870 <getdtablesize@plt>:
    1870:			; <UNDEFINED> instruction: 0xe7fd4778
    1874:	add	ip, pc, #0, 12
    1878:	add	ip, ip, #94208	; 0x17000
    187c:	ldr	pc, [ip, #1644]!	; 0x66c

00001880 <__ctype_tolower_loc@plt>:
    1880:	add	ip, pc, #0, 12
    1884:	add	ip, ip, #94208	; 0x17000
    1888:	ldr	pc, [ip, #1636]!	; 0x664

0000188c <__gmon_start__@plt>:
    188c:	add	ip, pc, #0, 12
    1890:	add	ip, ip, #94208	; 0x17000
    1894:	ldr	pc, [ip, #1628]!	; 0x65c

00001898 <getopt_long@plt>:
    1898:	add	ip, pc, #0, 12
    189c:	add	ip, ip, #94208	; 0x17000
    18a0:	ldr	pc, [ip, #1620]!	; 0x654

000018a4 <__ctype_b_loc@plt>:
    18a4:	add	ip, pc, #0, 12
    18a8:	add	ip, ip, #94208	; 0x17000
    18ac:	ldr	pc, [ip, #1612]!	; 0x64c

000018b0 <getpid@plt>:
    18b0:	add	ip, pc, #0, 12
    18b4:	add	ip, ip, #94208	; 0x17000
    18b8:	ldr	pc, [ip, #1604]!	; 0x644

000018bc <exit@plt>:
    18bc:	add	ip, pc, #0, 12
    18c0:	add	ip, ip, #94208	; 0x17000
    18c4:	ldr	pc, [ip, #1596]!	; 0x63c

000018c8 <syscall@plt>:
    18c8:	add	ip, pc, #0, 12
    18cc:	add	ip, ip, #94208	; 0x17000
    18d0:	ldr	pc, [ip, #1588]!	; 0x634

000018d4 <strtoul@plt>:
    18d4:	add	ip, pc, #0, 12
    18d8:	add	ip, ip, #94208	; 0x17000
    18dc:	ldr	pc, [ip, #1580]!	; 0x62c

000018e0 <strlen@plt>:
    18e0:	add	ip, pc, #0, 12
    18e4:	add	ip, ip, #94208	; 0x17000
    18e8:	ldr	pc, [ip, #1572]!	; 0x624

000018ec <strchr@plt>:
    18ec:	add	ip, pc, #0, 12
    18f0:	add	ip, ip, #94208	; 0x17000
    18f4:	ldr	pc, [ip, #1564]!	; 0x61c

000018f8 <warnx@plt>:
    18f8:	add	ip, pc, #0, 12
    18fc:	add	ip, ip, #94208	; 0x17000
    1900:	ldr	pc, [ip, #1556]!	; 0x614

00001904 <__open64_2@plt>:
    1904:	add	ip, pc, #0, 12
    1908:	add	ip, ip, #94208	; 0x17000
    190c:	ldr	pc, [ip, #1548]!	; 0x60c

00001910 <__errno_location@plt>:
    1910:	add	ip, pc, #0, 12
    1914:	add	ip, ip, #94208	; 0x17000
    1918:	ldr	pc, [ip, #1540]!	; 0x604

0000191c <strncasecmp@plt>:
    191c:	add	ip, pc, #0, 12
    1920:	add	ip, ip, #94208	; 0x17000
    1924:	ldr	pc, [ip, #1532]!	; 0x5fc

00001928 <__cxa_atexit@plt>:
    1928:			; <UNDEFINED> instruction: 0xe7fd4778
    192c:	add	ip, pc, #0, 12
    1930:	add	ip, ip, #94208	; 0x17000
    1934:	ldr	pc, [ip, #1520]!	; 0x5f0

00001938 <__vasprintf_chk@plt>:
    1938:	add	ip, pc, #0, 12
    193c:	add	ip, ip, #94208	; 0x17000
    1940:	ldr	pc, [ip, #1512]!	; 0x5e8

00001944 <mkdir@plt>:
    1944:	add	ip, pc, #0, 12
    1948:	add	ip, ip, #94208	; 0x17000
    194c:	ldr	pc, [ip, #1504]!	; 0x5e0

00001950 <getgid@plt>:
    1950:	add	ip, pc, #0, 12
    1954:	add	ip, ip, #94208	; 0x17000
    1958:	ldr	pc, [ip, #1496]!	; 0x5d8

0000195c <__sched_cpufree@plt>:
    195c:			; <UNDEFINED> instruction: 0xe7fd4778
    1960:	add	ip, pc, #0, 12
    1964:	add	ip, ip, #94208	; 0x17000
    1968:	ldr	pc, [ip, #1484]!	; 0x5cc

0000196c <memset@plt>:
    196c:	add	ip, pc, #0, 12
    1970:	add	ip, ip, #94208	; 0x17000
    1974:	ldr	pc, [ip, #1476]!	; 0x5c4

00001978 <strncpy@plt>:
    1978:	add	ip, pc, #0, 12
    197c:	add	ip, ip, #94208	; 0x17000
    1980:	ldr	pc, [ip, #1468]!	; 0x5bc

00001984 <fgetc@plt>:
    1984:	add	ip, pc, #0, 12
    1988:	add	ip, ip, #94208	; 0x17000
    198c:	ldr	pc, [ip, #1460]!	; 0x5b4

00001990 <__printf_chk@plt>:
    1990:	add	ip, pc, #0, 12
    1994:	add	ip, ip, #94208	; 0x17000
    1998:	ldr	pc, [ip, #1452]!	; 0x5ac

0000199c <strtod@plt>:
    199c:	add	ip, pc, #0, 12
    19a0:	add	ip, ip, #94208	; 0x17000
    19a4:	ldr	pc, [ip, #1444]!	; 0x5a4

000019a8 <write@plt>:
    19a8:	add	ip, pc, #0, 12
    19ac:	add	ip, ip, #94208	; 0x17000
    19b0:	ldr	pc, [ip, #1436]!	; 0x59c

000019b4 <__sched_cpualloc@plt>:
    19b4:	add	ip, pc, #0, 12
    19b8:	add	ip, ip, #94208	; 0x17000
    19bc:	ldr	pc, [ip, #1428]!	; 0x594

000019c0 <scols_table_enable_json@plt>:
    19c0:	add	ip, pc, #0, 12
    19c4:	add	ip, ip, #94208	; 0x17000
    19c8:	ldr	pc, [ip, #1420]!	; 0x58c

000019cc <__fprintf_chk@plt>:
    19cc:	add	ip, pc, #0, 12
    19d0:	add	ip, ip, #94208	; 0x17000
    19d4:	ldr	pc, [ip, #1412]!	; 0x584

000019d8 <fclose@plt>:
    19d8:	add	ip, pc, #0, 12
    19dc:	add	ip, ip, #94208	; 0x17000
    19e0:	ldr	pc, [ip, #1404]!	; 0x57c

000019e4 <strtok@plt>:
    19e4:	add	ip, pc, #0, 12
    19e8:	add	ip, ip, #94208	; 0x17000
    19ec:	ldr	pc, [ip, #1396]!	; 0x574

000019f0 <fcntl64@plt>:
    19f0:	add	ip, pc, #0, 12
    19f4:	add	ip, ip, #94208	; 0x17000
    19f8:	ldr	pc, [ip, #1388]!	; 0x56c

000019fc <setlocale@plt>:
    19fc:	add	ip, pc, #0, 12
    1a00:	add	ip, ip, #94208	; 0x17000
    1a04:	ldr	pc, [ip, #1380]!	; 0x564

00001a08 <errx@plt>:
    1a08:	add	ip, pc, #0, 12
    1a0c:	add	ip, ip, #94208	; 0x17000
    1a10:	ldr	pc, [ip, #1372]!	; 0x55c

00001a14 <strrchr@plt>:
    1a14:	add	ip, pc, #0, 12
    1a18:	add	ip, ip, #94208	; 0x17000
    1a1c:	ldr	pc, [ip, #1364]!	; 0x554

00001a20 <warn@plt>:
    1a20:	add	ip, pc, #0, 12
    1a24:	add	ip, ip, #94208	; 0x17000
    1a28:	ldr	pc, [ip, #1356]!	; 0x54c

00001a2c <scols_print_table@plt>:
    1a2c:	add	ip, pc, #0, 12
    1a30:	add	ip, ip, #94208	; 0x17000
    1a34:	ldr	pc, [ip, #1348]!	; 0x544

00001a38 <fputc@plt>:
    1a38:	add	ip, pc, #0, 12
    1a3c:	add	ip, ip, #94208	; 0x17000
    1a40:	ldr	pc, [ip, #1340]!	; 0x53c

00001a44 <localeconv@plt>:
    1a44:	add	ip, pc, #0, 12
    1a48:	add	ip, ip, #94208	; 0x17000
    1a4c:	ldr	pc, [ip, #1332]!	; 0x534

00001a50 <readdir64@plt>:
    1a50:	add	ip, pc, #0, 12
    1a54:	add	ip, ip, #94208	; 0x17000
    1a58:	ldr	pc, [ip, #1324]!	; 0x52c

00001a5c <fdopendir@plt>:
    1a5c:	add	ip, pc, #0, 12
    1a60:	add	ip, ip, #94208	; 0x17000
    1a64:	ldr	pc, [ip, #1316]!	; 0x524

00001a68 <__strtoll_internal@plt>:
    1a68:	add	ip, pc, #0, 12
    1a6c:	add	ip, ip, #94208	; 0x17000
    1a70:	ldr	pc, [ip, #1308]!	; 0x51c

00001a74 <fopen64@plt>:
    1a74:	add	ip, pc, #0, 12
    1a78:	add	ip, ip, #94208	; 0x17000
    1a7c:	ldr	pc, [ip, #1300]!	; 0x514

00001a80 <bindtextdomain@plt>:
    1a80:	add	ip, pc, #0, 12
    1a84:	add	ip, ip, #94208	; 0x17000
    1a88:	ldr	pc, [ip, #1292]!	; 0x50c

00001a8c <umask@plt>:
    1a8c:	add	ip, pc, #0, 12
    1a90:	add	ip, ip, #94208	; 0x17000
    1a94:	ldr	pc, [ip, #1284]!	; 0x504

00001a98 <scandir64@plt>:
    1a98:	add	ip, pc, #0, 12
    1a9c:	add	ip, ip, #94208	; 0x17000
    1aa0:	ldr	pc, [ip, #1276]!	; 0x4fc

00001aa4 <fputs@plt>:
    1aa4:	add	ip, pc, #0, 12
    1aa8:	add	ip, ip, #94208	; 0x17000
    1aac:	ldr	pc, [ip, #1268]!	; 0x4f4

00001ab0 <strncmp@plt>:
    1ab0:	add	ip, pc, #0, 12
    1ab4:	add	ip, ip, #94208	; 0x17000
    1ab8:	ldr	pc, [ip, #1260]!	; 0x4ec

00001abc <abort@plt>:
    1abc:	add	ip, pc, #0, 12
    1ac0:	add	ip, ip, #94208	; 0x17000
    1ac4:	ldr	pc, [ip, #1252]!	; 0x4e4

00001ac8 <close@plt>:
    1ac8:	add	ip, pc, #0, 12
    1acc:	add	ip, ip, #94208	; 0x17000
    1ad0:	ldr	pc, [ip, #1244]!	; 0x4dc

00001ad4 <closedir@plt>:
    1ad4:	add	ip, pc, #0, 12
    1ad8:	add	ip, ip, #94208	; 0x17000
    1adc:	ldr	pc, [ip, #1236]!	; 0x4d4

00001ae0 <__snprintf_chk@plt>:
    1ae0:	add	ip, pc, #0, 12
    1ae4:	add	ip, ip, #94208	; 0x17000
    1ae8:	ldr	pc, [ip, #1228]!	; 0x4cc

00001aec <scols_init_debug@plt>:
    1aec:	add	ip, pc, #0, 12
    1af0:	add	ip, ip, #94208	; 0x17000
    1af4:	ldr	pc, [ip, #1220]!	; 0x4c4

00001af8 <strspn@plt>:
    1af8:	add	ip, pc, #0, 12
    1afc:	add	ip, ip, #94208	; 0x17000
    1b00:	ldr	pc, [ip, #1212]!	; 0x4bc

00001b04 <__assert_fail@plt>:
    1b04:	add	ip, pc, #0, 12
    1b08:	add	ip, ip, #94208	; 0x17000
    1b0c:	ldr	pc, [ip, #1204]!	; 0x4b4

Disassembly of section .text:

00001b10 <.text>:
    1b10:	svcmi	0x00f0e92d
    1b14:	stc	6, cr4, [sp, #-24]!	; 0xffffffe8
    1b18:	eorscs	r8, r8, #2048	; 0x800
    1b1c:	stmiapl	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1b20:	tstcs	r0, pc, lsl #12
    1b24:	ldmmi	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1b28:			; <UNDEFINED> instruction: 0xf8df447d
    1b2c:	ldrdlt	fp, [r1], ip	; <UNPREDICTABLE>
    1b30:	blge	192d28 <__assert_fail@plt+0x191224>
    1b34:	ldmdaeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}^
    1b38:	ldmls	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1b3c:			; <UNDEFINED> instruction: 0x461844fb
    1b40:	bcc	43d368 <__assert_fail@plt+0x43b864>
    1b44:	stmiacc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1b48:			; <UNDEFINED> instruction: 0xf8df44f9
    1b4c:	stmiapl	fp!, {r3, r6, r7, fp, sp, pc}^
    1b50:			; <UNDEFINED> instruction: 0xf8df44fa
    1b54:	ldmdavs	fp, {r2, r6, r7, fp, ip, lr}
    1b58:			; <UNDEFINED> instruction: 0xf04f931f
    1b5c:			; <UNDEFINED> instruction: 0xf7ff0300
    1b60:			; <UNDEFINED> instruction: 0xf8dfef06
    1b64:			; <UNDEFINED> instruction: 0x200618b8
    1b68:	andcs	r2, r3, #0, 6
    1b6c:			; <UNDEFINED> instruction: 0xf8c84479
    1b70:	movwls	r3, #16388	; 0x4004
    1b74:	tstls	r5, #2097152000	; 0x7d000000
    1b78:	movwls	r3, #21960	; 0x55c8
    1b7c:	andcc	pc, r8, r8, asr #17
    1b80:			; <UNDEFINED> instruction: 0xf88d9303
    1b84:			; <UNDEFINED> instruction: 0xf7ff204d
    1b88:			; <UNDEFINED> instruction: 0xf8dfef3a
    1b8c:			; <UNDEFINED> instruction: 0x46201894
    1b90:			; <UNDEFINED> instruction: 0xf7ff4479
    1b94:	qsub16mi	lr, r0, r6
    1b98:	stcl	7, cr15, [ip, #1020]!	; 0x3fc
    1b9c:	stmeq	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1ba0:			; <UNDEFINED> instruction: 0xf0054478
    1ba4:			; <UNDEFINED> instruction: 0x462bfa97
    1ba8:	ldrbmi	r2, [sl], -r0, lsl #8
    1bac:			; <UNDEFINED> instruction: 0x46304639
    1bb0:			; <UNDEFINED> instruction: 0xf7ff9400
    1bb4:	mcrrne	14, 7, lr, r3, cr2
    1bb8:	cmphi	r6, r0	; <UNPREDICTABLE>
    1bbc:	stcle	8, cr2, [r2, #-292]!	; 0xfffffedc
    1bc0:	mnfeqs	f7, #1.0
    1bc4:	smlalbtcs	r4, sl, r4, r6
    1bc8:	svclt	0x00a84288
    1bcc:	blle	3535a0 <__assert_fail@plt+0x351a9c>
    1bd0:			; <UNDEFINED> instruction: 0xf0004288
    1bd4:			; <UNDEFINED> instruction: 0xf85380dd
    1bd8:	addmi	r1, r8, #4, 30
    1bdc:	andcs	fp, r0, #180, 30	; 0x2d0
    1be0:	stmdbcs	r0, {r0, r9, sp}
    1be4:	andcs	fp, r0, #8, 30
    1be8:	mvnsle	r2, r0, lsl #20
    1bec:	svcne	0x0040f85e
    1bf0:	stfeqd	f7, [r4], {12}
    1bf4:	svclt	0x00b44288
    1bf8:	movwcs	r2, #4864	; 0x1300
    1bfc:	svclt	0x00082900
    1c00:	blcs	a808 <__assert_fail@plt+0x8d04>
    1c04:	stmdacc	sl, {r5, r6, r7, r8, ip, lr, pc}^
    1c08:	vtst.8	d2, d0, d23
    1c0c:	ldm	pc, {r0, r4, r5, r6, r9, pc}^	; <UNPREDICTABLE>
    1c10:	adcseq	pc, r6, r0, lsl r0	; <UNPREDICTABLE>
    1c14:	rsbeq	r0, pc, #-268435450	; 0xf0000006
    1c18:	rsbeq	r0, pc, #-268435450	; 0xf0000006
    1c1c:	adceq	r0, sp, pc, ror #4
    1c20:	rsbeq	r0, pc, #-268435450	; 0xf0000006
    1c24:	rsbeq	r0, pc, #166	; 0xa6
    1c28:	addseq	r0, r0, pc, ror #4
    1c2c:	rsbeq	r0, pc, #-268435450	; 0xf0000006
    1c30:	rsbeq	r0, pc, #-268435450	; 0xf0000006
    1c34:	rsbeq	r0, pc, #-268435450	; 0xf0000006
    1c38:	rsbeq	r0, pc, #-268435450	; 0xf0000006
    1c3c:	rsbeq	r0, pc, #-268435450	; 0xf0000006
    1c40:	addeq	r0, r2, r9, lsl #1
    1c44:	rsbeq	r0, pc, #-268435450	; 0xf0000006
    1c48:	rsbeq	r0, pc, #-268435450	; 0xf0000006
    1c4c:	addeq	r0, r5, #-268435450	; 0xf0000006
    1c50:	rsbeq	r0, pc, #-268435450	; 0xf0000006
    1c54:	rsbeq	r0, pc, #-268435450	; 0xf0000006
    1c58:	rsbseq	r0, fp, pc, ror #4
    1c5c:	rsbeq	r0, pc, #116	; 0x74
    1c60:	rsbeq	r0, fp, pc, ror #4
    1c64:	rsbeq	r0, pc, #100	; 0x64
    1c68:	rsbeq	r0, pc, #-268435450	; 0xf0000006
    1c6c:	rsbeq	r0, pc, #-268435450	; 0xf0000006
    1c70:	rsbeq	r0, pc, #-268435450	; 0xf0000006
    1c74:	rsbeq	r0, pc, #-268435450	; 0xf0000006
    1c78:	rsbeq	r0, pc, #-268435450	; 0xf0000006
    1c7c:	subeq	r0, ip, pc, ror #4
    1c80:			; <UNDEFINED> instruction: 0xf8df0038
    1c84:	andcs	r3, r1, #164, 14	; 0x2900000
    1c88:	andcs	r2, r0, r2, lsl #2
    1c8c:	stmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    1c90:	andcs	r0, r3, #268435456	; 0x10000000
    1c94:	ldrdcs	r6, [r4, -r9]
    1c98:	andcs	r6, r5, #-2147483642	; 0x80000006
    1c9c:	tstcs	r6, r9, asr r1
    1ca0:	andcs	r6, r7, #-2147483610	; 0x80000026
    1ca4:			; <UNDEFINED> instruction: 0x601a61d9
    1ca8:			; <UNDEFINED> instruction: 0xf8dfe77d
    1cac:			; <UNDEFINED> instruction: 0xf85a3780
    1cb0:	ldmdavs	ip, {r0, r1, ip, sp}
    1cb4:			; <UNDEFINED> instruction: 0xf0002c00
    1cb8:			; <UNDEFINED> instruction: 0xf8df80d0
    1cbc:			; <UNDEFINED> instruction: 0x46201774
    1cc0:			; <UNDEFINED> instruction: 0xf7ff4479
    1cc4:	stmdacs	r0, {r1, r3, r5, r7, sl, fp, sp, lr, pc}
    1cc8:	adchi	pc, lr, r0, asr #32
    1ccc:	umaalcc	pc, sp, sp, r8	; <UNPREDICTABLE>
    1cd0:	movweq	pc, #864	; 0x360	; <UNPREDICTABLE>
    1cd4:	subcc	pc, sp, sp, lsl #17
    1cd8:			; <UNDEFINED> instruction: 0xf8dfe765
    1cdc:			; <UNDEFINED> instruction: 0xf85a3750
    1ce0:	ldmdavs	fp, {r0, r1, ip, sp}
    1ce4:	ldrb	r9, [lr, -r4, lsl #6]
    1ce8:	strhcc	pc, [ip], #-141	; 0xffffff73	; <UNPREDICTABLE>
    1cec:	orrvc	pc, r1, #587202560	; 0x23000000
    1cf0:	movweq	pc, #8259	; 0x2043	; <UNPREDICTABLE>
    1cf4:	subcc	pc, ip, sp, lsr #17
    1cf8:			; <UNDEFINED> instruction: 0xf8dfe755
    1cfc:			; <UNDEFINED> instruction: 0xf85a3730
    1d00:	ldmdavs	fp, {r0, r1, ip, sp}
    1d04:	strb	r9, [lr, -r3, lsl #6]
    1d08:	umaalcc	pc, ip, sp, r8	; <UNPREDICTABLE>
    1d0c:	tsteq	r0, #67	; 0x43	; <UNPREDICTABLE>
    1d10:	subcc	pc, ip, sp, lsl #17
    1d14:			; <UNDEFINED> instruction: 0xf89de747
    1d18:			; <UNDEFINED> instruction: 0xf043304c
    1d1c:			; <UNDEFINED> instruction: 0xf88d0380
    1d20:	strb	r3, [r0, -ip, asr #32]
    1d24:	umaalcc	pc, ip, sp, r8	; <UNPREDICTABLE>
    1d28:	movteq	pc, #67	; 0x43	; <UNPREDICTABLE>
    1d2c:	subcc	pc, ip, sp, lsl #17
    1d30:			; <UNDEFINED> instruction: 0xf8dfe739
    1d34:	andcs	r1, r5, #0, 14
    1d38:	ldrbtmi	r2, [r9], #-0
    1d3c:	ldcl	7, cr15, [r4], #1020	; 0x3fc
    1d40:	usatcs	pc, #20, pc, asr #17	; <UNPREDICTABLE>
    1d44:	usatcc	pc, #20, pc, asr #17	; <UNPREDICTABLE>
    1d48:	andcs	pc, r2, sl, asr r8	; <UNPREDICTABLE>
    1d4c:	ldmdavs	r2, {r0, r1, r3, r4, r5, r6, sl, lr}
    1d50:	andcs	r4, r1, r1, lsl #12
    1d54:	mrc	7, 0, APSR_nzcv, cr12, cr15, {7}
    1d58:			; <UNDEFINED> instruction: 0xf7ff2000
    1d5c:			; <UNDEFINED> instruction: 0xf8dfedb0
    1d60:			; <UNDEFINED> instruction: 0xf85a36cc
    1d64:	ldmdavs	fp, {r0, r1, ip, sp}
    1d68:	ldr	r9, [ip, -r5, lsl #6]
    1d6c:	strhcc	pc, [ip], #-141	; 0xffffff73	; <UNPREDICTABLE>
    1d70:	orrvc	pc, r2, #587202560	; 0x23000000
    1d74:	movweq	pc, #16451	; 0x4043	; <UNPREDICTABLE>
    1d78:	subcc	pc, ip, sp, lsr #17
    1d7c:			; <UNDEFINED> instruction: 0xf8bde713
    1d80:	vld4.16	{d3-d6}, [r3], ip
    1d84:			; <UNDEFINED> instruction: 0xf0437384
    1d88:			; <UNDEFINED> instruction: 0xf8ad0308
    1d8c:	str	r3, [sl, -ip, asr #32]
    1d90:	ldrdcc	pc, [r0], -ip
    1d94:			; <UNDEFINED> instruction: 0xf8ccb913
    1d98:	str	r0, [r7, -r0]!
    1d9c:			; <UNDEFINED> instruction: 0xf43f4298
    1da0:			; <UNDEFINED> instruction: 0xf8dfaf25
    1da4:	andcs	r3, r5, #156, 12	; 0x9c00000
    1da8:			; <UNDEFINED> instruction: 0x1698f8df
    1dac:	ldrbtmi	r2, [r4], -r0
    1db0:	streq	pc, [r4, #-430]	; 0xfffffe52
    1db4:	andhi	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    1db8:			; <UNDEFINED> instruction: 0xf8df4479
    1dbc:	ldrtcc	r7, [r8], #-1676	; 0xfffff974
    1dc0:	pkhtbls	pc, r8, pc, asr #17	; <UNPREDICTABLE>
    1dc4:	ldrdvs	pc, [r0], -r8
    1dc8:	stc	7, cr15, [lr], #1020	; 0x3fc
    1dcc:			; <UNDEFINED> instruction: 0x3668f8df
    1dd0:	ldrbtmi	r2, [pc], #-257	; 1dd8 <__assert_fail@plt+0x2d4>
    1dd4:			; <UNDEFINED> instruction: 0xf85a44f9
    1dd8:	ldmdavs	fp, {r0, r1, ip, sp}
    1ddc:	ldrtmi	r4, [r0], -r2, lsl #12
    1de0:	ldcl	7, cr15, [r4, #1020]!	; 0x3fc
    1de4:			; <UNDEFINED> instruction: 0x6668f8df
    1de8:			; <UNDEFINED> instruction: 0xf855447e
    1dec:	orrslt	r0, r8, r4, lsl #30
    1df0:	sbceq	pc, r8, #-1073741823	; 0xc0000001
    1df4:	and	r4, r4, r3, lsr r6
    1df8:	svccc	0x0010f852
    1dfc:			; <UNDEFINED> instruction: 0xf0002b00
    1e00:	ldmvs	r1, {r0, r1, r2, r3, r4, r5, r6, r9, pc}^
    1e04:	mvnsle	r4, r8, lsl #5
    1e08:	ldrdeq	pc, [r0], -r8
    1e0c:	tstcs	r1, sl, asr #12
    1e10:	ldcl	7, cr15, [ip, #1020]	; 0x3fc
    1e14:	mvnle	r4, r5, lsr #5
    1e18:	ldrdne	pc, [r0], -r8
    1e1c:			; <UNDEFINED> instruction: 0xf7ff200a
    1e20:	andcs	lr, r1, ip, lsl #28
    1e24:	stcl	7, cr15, [sl, #-1020]	; 0xfffffc04
    1e28:			; <UNDEFINED> instruction: 0x1628f8df
    1e2c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    1e30:	bl	ffcbfe34 <__assert_fail@plt+0xffcbe330>
    1e34:			; <UNDEFINED> instruction: 0xf0002800
    1e38:			; <UNDEFINED> instruction: 0xf8df80dc
    1e3c:			; <UNDEFINED> instruction: 0x4620161c
    1e40:			; <UNDEFINED> instruction: 0xf7ff4479
    1e44:	stmdacs	r0, {r1, r3, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    1e48:	sbcshi	pc, r0, #64	; 0x40
    1e4c:	umaalcc	pc, sp, sp, r8	; <UNPREDICTABLE>
    1e50:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    1e54:	subcc	pc, sp, sp, lsl #17
    1e58:			; <UNDEFINED> instruction: 0xf89de6a5
    1e5c:	vhadd.u32	<illegal reg q9.5>, q2, <illegal reg q6.5>
    1e60:			; <UNDEFINED> instruction: 0xf88d0341
    1e64:	ldr	r3, [lr], sp, asr #32
    1e68:	ldrbcc	pc, [r0, #2271]!	; 0x8df	; <UNPREDICTABLE>
    1e6c:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    1e70:	adcsmi	r6, r3, #1769472	; 0x1b0000
    1e74:	rsbshi	pc, fp, #64	; 0x40
    1e78:	umaaleq	pc, sp, sp, r8	; <UNPREDICTABLE>
    1e7c:	movteq	pc, #960	; 0x3c0	; <UNPREDICTABLE>
    1e80:	andeq	pc, r1, r0
    1e84:			; <UNDEFINED> instruction: 0xf0001818
    1e88:			; <UNDEFINED> instruction: 0xf8df8294
    1e8c:			; <UNDEFINED> instruction: 0xf00255d4
    1e90:	ldrbtmi	pc, [sp], #-3569	; 0xfffff20f	; <UNPREDICTABLE>
    1e94:			; <UNDEFINED> instruction: 0xf0034628
    1e98:	andls	pc, r6, r5, ror r8	; <UNPREDICTABLE>
    1e9c:			; <UNDEFINED> instruction: 0xf0002800
    1ea0:	blls	1228ec <__assert_fail@plt+0x120de8>
    1ea4:	ldrmi	fp, [r9], -fp, lsr #2
    1ea8:	cdp2	0, 6, cr15, cr8, cr2, {0}
    1eac:			; <UNDEFINED> instruction: 0xf0402800
    1eb0:			; <UNDEFINED> instruction: 0xf89d8293
    1eb4:			; <UNDEFINED> instruction: 0xf003304d
    1eb8:	blcs	42acc <__assert_fail@plt+0x40fc8>
    1ebc:	andshi	pc, r0, #0
    1ec0:	strcc	pc, [r0, #2271]!	; 0x8df
    1ec4:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    1ec8:	tstcs	r1, r2, asr r9
    1ecc:	andcs	r6, r2, #90	; 0x5a
    1ed0:	andne	lr, r2, #3194880	; 0x30c000
    1ed4:	tstvs	sl, r3, lsl #4
    1ed8:	andsvs	r2, sl, r5, lsl #4
    1edc:	cmpvs	sl, r4, lsl #4
    1ee0:	cmnlt	r3, r3, lsl #22
    1ee4:	strcc	pc, [r0, #2271]	; 0x8df
    1ee8:			; <UNDEFINED> instruction: 0xf8df220e
    1eec:	ldrbtmi	r4, [fp], #-1408	; 0xfffffa80
    1ef0:	ldrbtmi	r9, [ip], #-2051	; 0xfffff7fd
    1ef4:	strls	r1, [r0], #-3353	; 0xfffff2e7
    1ef8:	blx	d3df08 <__assert_fail@plt+0xd3c404>
    1efc:	vmlal.s8	q9, d0, d0
    1f00:	strdcs	r8, [r0], -sp
    1f04:	ldcl	7, cr15, [r2, #1020]!	; 0x3fc
    1f08:	stcl	7, cr15, [r8], #-1020	; 0xfffffc04
    1f0c:	stmdacs	r0, {r1, r4, ip, pc}
    1f10:	eorshi	pc, sp, #0
    1f14:	umaalne	pc, ip, sp, r8	; <UNPREDICTABLE>
    1f18:	smlalbteq	pc, r0, r1, r3	; <UNPREDICTABLE>
    1f1c:	bl	ff33ff20 <__assert_fail@plt+0xff33e41c>
    1f20:	umaalne	pc, ip, sp, r8	; <UNPREDICTABLE>
    1f24:	vmov.i16	d25, #146	; 0x0092
    1f28:			; <UNDEFINED> instruction: 0xf7ff0180
    1f2c:			; <UNDEFINED> instruction: 0xf89dec5e
    1f30:	ldmdals	r2, {r2, r3, r6, ip}
    1f34:	biceq	pc, r0, r1, asr #7
    1f38:	stcl	7, cr15, [r2, #-1020]	; 0xfffffc04
    1f3c:	umaalne	pc, ip, sp, r8	; <UNPREDICTABLE>
    1f40:	vmov.i16	d25, #146	; 0x0092
    1f44:			; <UNDEFINED> instruction: 0xf7ff1100
    1f48:			; <UNDEFINED> instruction: 0xf89deb8c
    1f4c:	ldreq	r3, [fp, -ip, asr #32]
    1f50:	mvnhi	pc, r0, lsl #2
    1f54:	ldrpl	pc, [r8, #-2271]	; 0xfffff721
    1f58:	stmdavs	sl!, {r0, r2, r3, r4, r5, r6, sl, lr}
    1f5c:	subsle	r2, r4, r0, lsl #20
    1f60:	ldrvs	pc, [r0, #-2271]	; 0xfffff721
    1f64:			; <UNDEFINED> instruction: 0xf8df2400
    1f68:	ssatmi	r7, #1, r0, lsl #10
    1f6c:	ldrbtmi	r4, [pc], #-1150	; 1f74 <__assert_fail@plt+0x470>
    1f70:	strcc	lr, [r1], #-7
    1f74:	stmdble	r8, {r1, r5, r7, r9, lr}^
    1f78:	svcmi	0x0000f1b4
    1f7c:			; <UNDEFINED> instruction: 0xf00046a0
    1f80:	bl	1626f4 <__assert_fail@plt+0x160bf0>
    1f84:			; <UNDEFINED> instruction: 0xf8d80888
    1f88:	bcs	189fa0 <__assert_fail@plt+0x18849c>
    1f8c:	mvnhi	pc, r0, lsl #6
    1f90:	ldmdals	r2, {r3, r4, r8, r9, sp}
    1f94:	vqrdmulh.s<illegal width 8>	d15, d2, d3
    1f98:			; <UNDEFINED> instruction: 0x0c03eb06
    1f9c:	ldc	8, cr5, [ip, #964]	; 0x3c4
    1fa0:			; <UNDEFINED> instruction: 0xf8dc0b02
    1fa4:			; <UNDEFINED> instruction: 0xf7ff2010
    1fa8:	strmi	lr, [r3], -r8, ror #22
    1fac:			; <UNDEFINED> instruction: 0xf0002800
    1fb0:			; <UNDEFINED> instruction: 0xf89d81cc
    1fb4:	stmdavs	sl!, {r2, r3, r6, ip}
    1fb8:	svceq	0x0008f011
    1fbc:	adcmi	sp, r2, #217	; 0xd9
    1fc0:	mvnhi	pc, r0, asr #4
    1fc4:	ldrdgt	pc, [r4], -r8
    1fc8:	svceq	0x0006f1bc
    1fcc:	bichi	pc, r6, r0, lsl #6
    1fd0:	svceq	0x0003f1bc
    1fd4:			; <UNDEFINED> instruction: 0xf1bcd014
    1fd8:	andle	r0, r4, r5, lsl #30
    1fdc:	svceq	0x0001f1bc
    1fe0:	streq	sp, [r8], -r7, asr #3
    1fe4:	ldrmi	sp, [r8], -r5, asr #11
    1fe8:			; <UNDEFINED> instruction: 0xf7ff2101
    1fec:	ldmdavs	sl!, {r1, r2, r3, r4, r5, r6, r7, r9, fp, sp, lr, pc}
    1ff0:			; <UNDEFINED> instruction: 0xf89de7bf
    1ff4:	vhadd.u32	<illegal reg q9.5>, q0, <illegal reg q6.5>
    1ff8:			; <UNDEFINED> instruction: 0xf88d0341
    1ffc:	ldrb	r3, [r2, #77]	; 0x4d
    2000:			; <UNDEFINED> instruction: 0xf7ff2102
    2004:	stmdavs	sl!, {r1, r4, r5, r6, r7, r9, fp, sp, lr, pc}
    2008:	mcrls	7, 0, lr, cr5, cr3, {5}
    200c:			; <UNDEFINED> instruction: 0xf0002e00
    2010:			; <UNDEFINED> instruction: 0xf8df818b
    2014:	cfldrsge	mvf1, [r8], {104}	; 0x68
    2018:	movwcs	r4, #1584	; 0x630
    201c:	rsbvs	r4, r3, r9, ror r4
    2020:	stmib	r4, {r3, r4, r8, r9, ip, pc}^
    2024:	stmib	r4, {r1, r8, r9, ip, sp}^
    2028:			; <UNDEFINED> instruction: 0x61a33304
    202c:	bl	fea40030 <__assert_fail@plt+0xfea3e52c>
    2030:			; <UNDEFINED> instruction: 0xf8dfb178
    2034:	ldrtmi	r3, [r0], -ip, asr #8
    2038:	strbpl	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    203c:	ldrbtmi	r2, [fp], #-519	; 0xfffffdf9
    2040:	ldrbtmi	r4, [sp], #-1569	; 0xfffff9df
    2044:	strls	r3, [r0, #-828]	; 0xfffffcc4
    2048:			; <UNDEFINED> instruction: 0xf98cf002
    204c:	vmlal.s8	q9, d0, d0
    2050:			; <UNDEFINED> instruction: 0xf8df8155
    2054:			; <UNDEFINED> instruction: 0x46213434
    2058:	beq	43d8c0 <__assert_fail@plt+0x43bdbc>
    205c:	blvs	ff693250 <__assert_fail@plt+0xff69174c>
    2060:	blx	fff3e068 <__assert_fail@plt+0xfff3c564>
    2064:	beq	43d8cc <__assert_fail@plt+0x43bdc8>
    2068:	ldc2l	0, cr15, [r4], #-0
    206c:	beq	43d8d4 <__assert_fail@plt+0x43bdd0>
    2070:	ldc2l	0, cr15, [sl]
    2074:	umaalcc	pc, sp, sp, r8	; <UNPREDICTABLE>
    2078:	ldrle	r0, [r2, #-1945]!	; 0xfffff867
    207c:	bpl	43d8e4 <__assert_fail@plt+0x43bde0>
    2080:	and	r2, r6, r0, lsl #8
    2084:	strtmi	r9, [r8], -r9, lsl #18
    2088:	orrne	lr, r4, r1, lsl #22
    208c:			; <UNDEFINED> instruction: 0xf0003401
    2090:	blls	2c1bdc <__assert_fail@plt+0x2c00d8>
    2094:	blle	ffd52b0c <__assert_fail@plt+0xffd51008>
    2098:			; <UNDEFINED> instruction: 0xf7ff9812
    209c:			; <UNDEFINED> instruction: 0xf89decc8
    20a0:	ldrbeq	r3, [sl, sp, asr #32]
    20a4:	ldmdals	r2, {r2, r4, sl, ip, lr, pc}
    20a8:	bl	ff5c00ac <__assert_fail@plt+0xff5be5a8>
    20ac:			; <UNDEFINED> instruction: 0xf0029806
    20b0:	andcs	pc, r0, r7, lsl pc	; <UNPREDICTABLE>
    20b4:	blmi	ff594c90 <__assert_fail@plt+0xff59318c>
    20b8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    20bc:	blls	7dc12c <__assert_fail@plt+0x7da628>
    20c0:			; <UNDEFINED> instruction: 0xf040405a
    20c4:	eorlt	r8, r1, r2, ror #2
    20c8:	blhi	bd3c4 <__assert_fail@plt+0xbb8c0>
    20cc:	svchi	0x00f0e8bd
    20d0:	andcs	r4, sl, pc, ror #23
    20d4:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    20d8:			; <UNDEFINED> instruction: 0xf7ff6819
    20dc:			; <UNDEFINED> instruction: 0xf89decae
    20e0:	ldrbeq	r3, [fp, sp, asr #32]
    20e4:	mrc	5, 0, sp, cr8, cr15, {6}
    20e8:			; <UNDEFINED> instruction: 0xf0000a10
    20ec:	bfi	pc, r7, #22, #5	; <UNPREDICTABLE>
    20f0:	andcs	r4, r5, #232, 18	; 0x3a0000
    20f4:	ldrdcs	r4, [r0], -r2
    20f8:			; <UNDEFINED> instruction: 0xf85a4479
    20fc:	ldmdavs	ip, {r0, r1, ip, sp}
    2100:	bl	4c0104 <__assert_fail@plt+0x4be600>
    2104:	smlabtcs	r1, ip, fp, r4
    2108:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    210c:			; <UNDEFINED> instruction: 0x4602681b
    2110:			; <UNDEFINED> instruction: 0xf7ff4620
    2114:	andcs	lr, r1, ip, asr ip
    2118:	bl	ff44011c <__assert_fail@plt+0xff43e618>
    211c:	andcs	r4, r5, #220, 22	; 0x37000
    2120:	ldrdcs	r4, [r0], -sp
    2124:	ldclmi	6, cr4, [sp, #24]
    2128:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    212c:	svcmi	0x00dc4479
    2130:	ldmdavs	ip, {r0, r2, r3, r4, r5, r6, sl, lr}
    2134:	b	ffe40138 <__assert_fail@plt+0xffe3e634>
    2138:			; <UNDEFINED> instruction: 0x4621447f
    213c:	ldc	7, cr15, [r2], #1020	; 0x3fc
    2140:	andcs	r4, r5, #216, 18	; 0x360000
    2144:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    2148:	b	ffbc014c <__assert_fail@plt+0xffbbe648>
    214c:			; <UNDEFINED> instruction: 0x21014bba
    2150:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    2154:			; <UNDEFINED> instruction: 0x4602681b
    2158:			; <UNDEFINED> instruction: 0xf7ff4620
    215c:			; <UNDEFINED> instruction: 0x4621ec38
    2160:			; <UNDEFINED> instruction: 0xf7ff200a
    2164:	ldmibmi	r0, {r1, r3, r5, r6, sl, fp, sp, lr, pc}^
    2168:	ldrtmi	r2, [r0], -r5, lsl #4
    216c:			; <UNDEFINED> instruction: 0xf7ff4479
    2170:			; <UNDEFINED> instruction: 0x4621eadc
    2174:	ldc	7, cr15, [r6], {255}	; 0xff
    2178:	andcs	r4, r5, #204, 18	; 0x330000
    217c:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    2180:	b	ff4c0184 <__assert_fail@plt+0xff4be680>
    2184:			; <UNDEFINED> instruction: 0xf7ff4621
    2188:	stmibmi	r9, {r1, r2, r3, r7, sl, fp, sp, lr, pc}^
    218c:	ldrtmi	r2, [r0], -r5, lsl #4
    2190:			; <UNDEFINED> instruction: 0xf7ff4479
    2194:	strtmi	lr, [r1], -sl, asr #21
    2198:	stc	7, cr15, [r4], {255}	; 0xff
    219c:	andcs	r4, r5, #3227648	; 0x314000
    21a0:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    21a4:	b	ff0401a8 <__assert_fail@plt+0xff03e6a4>
    21a8:			; <UNDEFINED> instruction: 0xf7ff4621
    21ac:	stmibmi	r2, {r2, r3, r4, r5, r6, sl, fp, sp, lr, pc}^
    21b0:	ldrtmi	r2, [r0], -r5, lsl #4
    21b4:			; <UNDEFINED> instruction: 0xf7ff4479
    21b8:			; <UNDEFINED> instruction: 0x4621eab8
    21bc:	ldcl	7, cr15, [r2], #-1020	; 0xfffffc04
    21c0:	andcs	r4, r5, #3112960	; 0x2f8000
    21c4:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    21c8:	b	febc01cc <__assert_fail@plt+0xfebbe6c8>
    21cc:			; <UNDEFINED> instruction: 0xf7ff4621
    21d0:	ldmibmi	fp!, {r1, r3, r5, r6, sl, fp, sp, lr, pc}
    21d4:	ldrtmi	r2, [r0], -r5, lsl #4
    21d8:			; <UNDEFINED> instruction: 0xf7ff4479
    21dc:	strtmi	lr, [r1], -r6, lsr #21
    21e0:	stcl	7, cr15, [r0], #-1020	; 0xfffffc04
    21e4:	andcs	r4, r5, #2998272	; 0x2dc000
    21e8:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    21ec:	b	fe7401f0 <__assert_fail@plt+0xfe73e6ec>
    21f0:			; <UNDEFINED> instruction: 0xf7ff4621
    21f4:	ldmibmi	r4!, {r3, r4, r6, sl, fp, sp, lr, pc}
    21f8:	ldrtmi	r2, [r0], -r5, lsl #4
    21fc:			; <UNDEFINED> instruction: 0xf7ff4479
    2200:			; <UNDEFINED> instruction: 0x4621ea94
    2204:	mcrr	7, 15, pc, lr, cr15	; <UNPREDICTABLE>
    2208:	andcs	r4, r5, #176, 18	; 0x2c0000
    220c:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    2210:	b	fe2c0214 <__assert_fail@plt+0xfe2be710>
    2214:			; <UNDEFINED> instruction: 0xf7ff4621
    2218:	stmibmi	sp!, {r1, r2, r6, sl, fp, sp, lr, pc}
    221c:	ldrtmi	r2, [r0], -r5, lsl #4
    2220:			; <UNDEFINED> instruction: 0xf7ff4479
    2224:	strtmi	lr, [r1], -r2, lsl #21
    2228:	ldc	7, cr15, [ip], #-1020	; 0xfffffc04
    222c:	andcs	r4, r5, #2768896	; 0x2a4000
    2230:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    2234:	b	1e40238 <__assert_fail@plt+0x1e3e734>
    2238:			; <UNDEFINED> instruction: 0xf7ff4621
    223c:	stmibmi	r6!, {r2, r4, r5, sl, fp, sp, lr, pc}
    2240:	ldrtmi	r2, [r0], -r5, lsl #4
    2244:			; <UNDEFINED> instruction: 0xf7ff4479
    2248:			; <UNDEFINED> instruction: 0x4621ea70
    224c:	stc	7, cr15, [sl], #-1020	; 0xfffffc04
    2250:	andcs	r4, sl, r1, lsr #12
    2254:	bl	ffc40258 <__assert_fail@plt+0xffc3e754>
    2258:	andcs	r4, r5, #160, 18	; 0x280000
    225c:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    2260:	b	18c0264 <__assert_fail@plt+0x18be760>
    2264:	andcs	r4, r5, #2588672	; 0x278000
    2268:			; <UNDEFINED> instruction: 0x46034479
    226c:	movwls	r4, #13872	; 0x3630
    2270:	b	16c0274 <__assert_fail@plt+0x16be770>
    2274:	bmi	fe7148e8 <__assert_fail@plt+0xfe712de4>
    2278:	tstls	r0, r9, ror r4
    227c:	ldrbtmi	r4, [sl], #-2459	; 0xfffff665
    2280:	ldrbtmi	r9, [r9], #-2819	; 0xfffff4fd
    2284:	andcs	r9, r1, r1
    2288:	bl	fe0c028c <__assert_fail@plt+0xfe0be788>
    228c:	andcs	r4, r5, #152, 18	; 0x260000
    2290:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    2294:	b	1240298 <__assert_fail@plt+0x123e794>
    2298:			; <UNDEFINED> instruction: 0xf7ff4621
    229c:	stmdavs	fp!, {r2, sl, fp, sp, lr, pc}
    22a0:	stmdbvs	r9!, {r0, r2, r9, sp}^
    22a4:	strcc	r2, [r1], -r0
    22a8:	movwls	r3, #13592	; 0x3518
    22ac:	b	f402b0 <__assert_fail@plt+0xf3e7ac>
    22b0:	ldrtmi	r9, [sl], -r3, lsl #22
    22b4:	andls	r2, r0, r1, lsl #2
    22b8:			; <UNDEFINED> instruction: 0xf7ff4620
    22bc:	vmlacs.f64	d14, d23, d8
    22c0:	stmibmi	ip, {r0, r2, r3, r5, r6, r7, r8, ip, lr, pc}
    22c4:	andcs	r2, r0, r5, lsl #4
    22c8:			; <UNDEFINED> instruction: 0xf7ff4479
    22cc:	bmi	fe2bcb8c <__assert_fail@plt+0xfe2bb088>
    22d0:			; <UNDEFINED> instruction: 0x4601447a
    22d4:			; <UNDEFINED> instruction: 0xf7ff2001
    22d8:	andcs	lr, r0, ip, asr fp
    22dc:	b	ffbc02e0 <__assert_fail@plt+0xffbbe7dc>
    22e0:	beq	43db48 <__assert_fail@plt+0x43c044>
    22e4:	blx	dbe2ee <__assert_fail@plt+0xdbc7ea>
    22e8:	beq	43db50 <__assert_fail@plt+0x43c04c>
    22ec:	blx	fef3e2f6 <__assert_fail@plt+0xfef3c7f2>
    22f0:	beq	43db58 <__assert_fail@plt+0x43c054>
    22f4:	blx	4be2fc <__assert_fail@plt+0x4bc7f8>
    22f8:	ldrb	r2, [fp], r0
    22fc:	ldrb	r2, [r9], r1
    2300:	msreq	CPSR_c, #160, 2	; 0x28
    2304:			; <UNDEFINED> instruction: 0xf63f2b5d
    2308:	bmi	1f2d924 <__assert_fail@plt+0x1f2be20>
    230c:	tstcs	r1, r3, lsl #12
    2310:	ldrdeq	pc, [r0], -r8
    2314:			; <UNDEFINED> instruction: 0xf7ff447a
    2318:	ldrb	lr, [fp, #-2906]!	; 0xfffff4a6
    231c:	ldmdals	r2, {r3, r4, r5, r6, r8, fp, lr}
    2320:			; <UNDEFINED> instruction: 0xf7ff4479
    2324:			; <UNDEFINED> instruction: 0xe615e998
    2328:			; <UNDEFINED> instruction: 0xee184976
    232c:	ldrbtmi	r0, [r9], #-2576	; 0xfffff5f0
    2330:			; <UNDEFINED> instruction: 0xf0003104
    2334:			; <UNDEFINED> instruction: 0xe695f993
    2338:	adcscs	r4, r8, #117760	; 0x1cc00
    233c:	ldmdami	r4!, {r0, r1, r4, r5, r6, r8, fp, lr}^
    2340:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    2344:			; <UNDEFINED> instruction: 0xf7ff4478
    2348:	ldmdbmi	r2!, {r1, r2, r3, r4, r6, r7, r8, r9, fp, sp, lr, pc}^
    234c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    2350:	stmib	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2354:	andcs	r4, r1, r1, lsl #12
    2358:	b	64035c <__assert_fail@plt+0x63e858>
    235c:	adcscs	r4, sl, #112640	; 0x1b800
    2360:	stmdami	pc!, {r1, r2, r3, r5, r6, r8, fp, lr}^	; <UNPREDICTABLE>
    2364:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    2368:			; <UNDEFINED> instruction: 0xf7ff4478
    236c:	stmdbmi	sp!, {r2, r3, r6, r7, r8, r9, fp, sp, lr, pc}^
    2370:	strtmi	r2, [r0], -r5, lsl #4
    2374:			; <UNDEFINED> instruction: 0xf7ff4479
    2378:			; <UNDEFINED> instruction: 0xf7ffe9d8
    237c:	stmdbmi	sl!, {r1, r2, r3, r4, r5, r7, r9, fp, sp, lr, pc}^
    2380:	strtmi	r4, [r0], -pc, lsr #22
    2384:	andcs	r4, r5, #2030043136	; 0x79000000
    2388:			; <UNDEFINED> instruction: 0xf7ffe6b7
    238c:	stmdbmi	r7!, {r1, r5, r6, r7, r8, fp, sp, lr, pc}^
    2390:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    2394:	stmib	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2398:	andcs	r4, r1, r1, lsl #12
    239c:	bl	d403a0 <__assert_fail@plt+0xd3e89c>
    23a0:	adcscs	r4, r9, #101376	; 0x18c00
    23a4:	stmdami	r4!, {r0, r1, r5, r6, r8, fp, lr}^
    23a8:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    23ac:			; <UNDEFINED> instruction: 0xf7ff4478
    23b0:	stmdbmi	r2!, {r1, r3, r5, r7, r8, r9, fp, sp, lr, pc}^
    23b4:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    23b8:	ldmib	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    23bc:	andcs	r4, r1, r1, lsl #12
    23c0:	bl	8c03c4 <__assert_fail@plt+0x8be8c0>
    23c4:	andcs	r4, r5, #1540096	; 0x178000
    23c8:			; <UNDEFINED> instruction: 0xf7ff4479
    23cc:	strtmi	lr, [sl], -lr, lsr #19
    23d0:	andcs	r4, r1, r1, lsl #12
    23d4:	ldmib	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    23d8:			; <UNDEFINED> instruction: 0x4620495a
    23dc:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    23e0:	stmib	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    23e4:	andcs	r4, r1, r1, lsl #12
    23e8:	ldmib	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    23ec:	andcs	r4, r5, #1409024	; 0x158000
    23f0:	ldrbtmi	r2, [r9], #-0
    23f4:	ldmib	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    23f8:	andcs	r4, r1, r1, lsl #12
    23fc:	bl	140400 <__assert_fail@plt+0x13e8fc>
    2400:	ldrdeq	r7, [r1], -ip
    2404:	andeq	r5, r0, ip, asr #16
    2408:	andeq	r5, r0, ip, ror #24
    240c:	andeq	r5, r0, ip, lsr #30
    2410:	andeq	r0, r0, r8, asr #3
    2414:			; <UNDEFINED> instruction: 0x000172b4
    2418:	andeq	r6, r1, r0, ror #31
    241c:	andeq	r6, r0, r8, ror r0
    2420:	ldrdeq	r5, [r0], -r8
    2424:	andeq	r1, r0, r5, lsl #13
    2428:	andeq	r7, r1, r0, lsl #7
    242c:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    2430:	strdeq	r5, [r0], -r4
    2434:	andeq	r5, r0, sl, lsr #20
    2438:	andeq	r0, r0, r8, ror #3
    243c:	andeq	r5, r0, r4, lsr #20
    2440:	ldrdeq	r0, [r0], -r4
    2444:	ldrdeq	r5, [r0], -r0
    2448:	andeq	r6, r1, r2, lsl #27
    244c:	strdeq	r5, [r0], -ip
    2450:	andeq	r5, r0, ip, ror r5
    2454:	andeq	r5, r0, lr, lsl #11
    2458:	andeq	r5, r0, r4, lsl #11
    245c:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    2460:	andeq	r5, r0, sl, ror r9
    2464:	andeq	r7, r1, r8, asr #2
    2468:	andeq	r7, r1, lr, lsl r1
    246c:	andeq	r0, r0, fp, asr #15
    2470:	strheq	r7, [r1], -r4
    2474:	andeq	r6, r1, r8, ror #23
    2478:	muleq	r1, lr, r0
    247c:	andeq	r5, r0, ip, lsr #17
    2480:	andeq	r6, r1, lr, asr #31
    2484:	andeq	r0, r0, fp, ror r6
    2488:			; <UNDEFINED> instruction: 0x00016fb0
    248c:	andeq	r6, r1, ip, asr #26
    2490:	andeq	r0, r0, r0, ror #3
    2494:	andeq	r5, r0, r8, lsl #13
    2498:	andeq	r5, r0, r0, asr #5
    249c:	andeq	r6, r1, r4, lsr #20
    24a0:	strdeq	r5, [r0], -r8
    24a4:			; <UNDEFINED> instruction: 0x000052b2
    24a8:	muleq	r0, ip, r2
    24ac:	andeq	r5, r0, sl, asr #5
    24b0:	andeq	r5, r0, r4, asr #5
    24b4:	andeq	r5, r0, r2, ror #5
    24b8:	andeq	r5, r0, r8, lsl #6
    24bc:	andeq	r5, r0, r2, lsr r3
    24c0:	andeq	r5, r0, r0, ror r3
    24c4:	andeq	r5, r0, sl, lsl #7
    24c8:	andeq	r5, r0, r0, lsr #7
    24cc:			; <UNDEFINED> instruction: 0x000053ba
    24d0:	ldrdeq	r5, [r0], -r8
    24d4:	andeq	r5, r0, r2, lsl #8
    24d8:	andeq	r5, r0, r4, lsr r4
    24dc:	andeq	r5, r0, r2, ror #8
    24e0:	andeq	r5, r0, ip, ror #8
    24e4:	andeq	r5, r0, ip, lsl #9
    24e8:	andeq	r5, r0, r6, ror #8
    24ec:	andeq	r5, r0, lr, ror #8
    24f0:	andeq	r5, r0, r2, lsl #9
    24f4:	andeq	r5, r0, r4, ror r4
    24f8:	andeq	r5, r0, r8, lsl #9
    24fc:	muleq	r0, r8, r0
    2500:	andeq	r4, r0, r4, lsr #31
    2504:	ldrdeq	r6, [r1], -lr
    2508:	andeq	r5, r0, r4, lsr r7
    250c:	andeq	r4, r0, r6, asr pc
    2510:	andeq	r4, r0, r8, lsl #31
    2514:	andeq	r5, r0, lr, lsr r5
    2518:	andeq	r5, r0, r0, lsl r7
    251c:	andeq	r4, r0, r2, lsr pc
    2520:	andeq	r4, r0, r0, ror pc
    2524:	andeq	r5, r0, r4, asr #8
    2528:	strdeq	r5, [r0], -ip
    252c:	ldrdeq	r5, [r0], -r6
    2530:	andeq	r5, r0, ip, asr #13
    2534:	andeq	r4, r0, lr, ror #29
    2538:	andeq	r5, r0, r4, lsl #10
    253c:	andeq	r5, r0, lr, lsl #8
    2540:	andeq	r5, r0, r0, ror #8
    2544:	andeq	r5, r0, sl, ror #8
    2548:	ldrdeq	r4, [r0], -sl
    254c:	bleq	3e690 <__assert_fail@plt+0x3cb8c>
    2550:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    2554:	strbtmi	fp, [sl], -r2, lsl #24
    2558:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    255c:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    2560:	ldrmi	sl, [sl], #776	; 0x308
    2564:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    2568:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    256c:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    2570:			; <UNDEFINED> instruction: 0xf85a4b06
    2574:	stmdami	r6, {r0, r1, ip, sp}
    2578:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    257c:	ldmdb	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2580:	b	fe740584 <__assert_fail@plt+0xfe73ea80>
    2584:	andeq	r6, r1, r4, lsl #17
    2588:			; <UNDEFINED> instruction: 0x000001bc
    258c:	ldrdeq	r0, [r0], -ip
    2590:	andeq	r0, r0, r4, ror #3
    2594:	ldr	r3, [pc, #20]	; 25b0 <__assert_fail@plt+0xaac>
    2598:	ldr	r2, [pc, #20]	; 25b4 <__assert_fail@plt+0xab0>
    259c:	add	r3, pc, r3
    25a0:	ldr	r2, [r3, r2]
    25a4:	cmp	r2, #0
    25a8:	bxeq	lr
    25ac:	b	188c <__gmon_start__@plt>
    25b0:	andeq	r6, r1, r4, ror #16
    25b4:	ldrdeq	r0, [r0], -r8
    25b8:	blmi	1d45d8 <__assert_fail@plt+0x1d2ad4>
    25bc:	bmi	1d37a4 <__assert_fail@plt+0x1d1ca0>
    25c0:	addmi	r4, r3, #2063597568	; 0x7b000000
    25c4:	andle	r4, r3, sl, ror r4
    25c8:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    25cc:	ldrmi	fp, [r8, -r3, lsl #2]
    25d0:	svclt	0x00004770
    25d4:	andeq	r6, r1, ip, asr #20
    25d8:	andeq	r6, r1, r8, asr #20
    25dc:	andeq	r6, r1, r0, asr #16
    25e0:	andeq	r0, r0, r4, asr #3
    25e4:	stmdbmi	r9, {r3, fp, lr}
    25e8:	bmi	2537d0 <__assert_fail@plt+0x251ccc>
    25ec:	bne	2537d8 <__assert_fail@plt+0x251cd4>
    25f0:	svceq	0x00cb447a
    25f4:			; <UNDEFINED> instruction: 0x01a1eb03
    25f8:	andle	r1, r3, r9, asr #32
    25fc:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    2600:	ldrmi	fp, [r8, -r3, lsl #2]
    2604:	svclt	0x00004770
    2608:	andeq	r6, r1, r0, lsr #20
    260c:	andeq	r6, r1, ip, lsl sl
    2610:	andeq	r6, r1, r4, lsl r8
    2614:	andeq	r0, r0, ip, ror #3
    2618:	blmi	2afa40 <__assert_fail@plt+0x2adf3c>
    261c:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    2620:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    2624:	blmi	270bd8 <__assert_fail@plt+0x26f0d4>
    2628:	ldrdlt	r5, [r3, -r3]!
    262c:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    2630:			; <UNDEFINED> instruction: 0xf7fe6818
    2634:			; <UNDEFINED> instruction: 0xf7ffeff8
    2638:	blmi	1c253c <__assert_fail@plt+0x1c0a38>
    263c:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    2640:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    2644:	andeq	r6, r1, sl, ror #19
    2648:	andeq	r6, r1, r4, ror #15
    264c:	andeq	r0, r0, r0, asr #3
    2650:	ldrdeq	r6, [r1], -r2
    2654:	andeq	r6, r1, sl, asr #19
    2658:	svclt	0x0000e7c4
    265c:	mlascc	r5, r0, r8, pc	; <UNPREDICTABLE>
    2660:	teqeq	ip, #35	; 0x23	; <UNPREDICTABLE>
    2664:	eorscc	pc, r5, r0, lsl #17
    2668:	bl	6ecd8 <__assert_fail@plt+0x6d1d4>
    266c:			; <UNDEFINED> instruction: 0xf8510282
    2670:	blcc	91288 <__assert_fail@plt+0x8f784>
    2674:	stmdale	sl, {r2, r8, r9, fp, sp}
    2678:			; <UNDEFINED> instruction: 0xf003e8df
    267c:	bne	2456d0 <__assert_fail@plt+0x243bcc>
    2680:			; <UNDEFINED> instruction: 0xf8900003
    2684:			; <UNDEFINED> instruction: 0xf0433035
    2688:			; <UNDEFINED> instruction: 0xf8800320
    268c:	addsmi	r3, r1, #53	; 0x35
    2690:	ldrbmi	sp, [r0, -sp, ror #3]!
    2694:	mlascc	r5, r0, r8, pc	; <UNPREDICTABLE>
    2698:	tsteq	r0, #67	; 0x43	; <UNPREDICTABLE>
    269c:	eorscc	pc, r5, r0, lsl #17
    26a0:			; <UNDEFINED> instruction: 0xf890e7f5
    26a4:			; <UNDEFINED> instruction: 0xf0433035
    26a8:			; <UNDEFINED> instruction: 0xf8800308
    26ac:			; <UNDEFINED> instruction: 0xe7ee3035
    26b0:	mlascc	r5, r0, r8, pc	; <UNPREDICTABLE>
    26b4:	movweq	pc, #16451	; 0x4043	; <UNPREDICTABLE>
    26b8:	eorscc	pc, r5, r0, lsl #17
    26bc:	svclt	0x0000e7e7
    26c0:	mvnsmi	lr, sp, lsr #18
    26c4:	svcmi	0x00124680
    26c8:	ldcmi	6, cr4, [r2, #-56]	; 0xffffffc8
    26cc:	ldrbtmi	r2, [pc], #-1024	; 26d4 <__assert_fail@plt+0xbd0>
    26d0:	and	r4, r1, sp, ror r4
    26d4:	svcpl	0x0018f857
    26d8:			; <UNDEFINED> instruction: 0x46294632
    26dc:			; <UNDEFINED> instruction: 0xf7ff4640
    26e0:	stmdblt	r8, {r1, r2, r3, r4, r8, fp, sp, lr, pc}
    26e4:	cmnlt	fp, fp, lsr #15
    26e8:	cfstrscs	mvf3, [r7], {1}
    26ec:	stmdbmi	sl, {r1, r4, r5, r6, r7, r8, ip, lr, pc}
    26f0:	andcs	r2, r0, r5, lsl #4
    26f4:			; <UNDEFINED> instruction: 0xf7ff4479
    26f8:			; <UNDEFINED> instruction: 0x4641e818
    26fc:	ldm	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2700:	rscscc	pc, pc, pc, asr #32
    2704:	ldrhhi	lr, [r0, #141]!	; 0x8d
    2708:	pop	{r5, r9, sl, lr}
    270c:	svclt	0x000081f0
    2710:	andeq	r6, r1, r6, lsl #9
    2714:	andeq	r4, r0, ip, lsl sl
    2718:	andeq	r4, r0, r0, lsl #20
    271c:	mlascc	r4, r0, r9, pc	; <UNPREDICTABLE>
    2720:	blcs	2fee8 <__assert_fail@plt+0x2e3e4>
    2724:	strmi	fp, [r4], -r3, lsl #1
    2728:	ldmib	r0, {r0, r1, r2, r6, r8, r9, fp, ip, lr, pc}^
    272c:	andcs	r2, r0, r6, lsl #6
    2730:	ldc2	0, cr15, [r6], #4
    2734:	cmnlt	r0, r5, lsl #12
    2738:	andcs	r4, r5, #56, 18	; 0xe0000
    273c:	ldrbtmi	r2, [r9], #-0
    2740:	svc	0x00f2f7fe
    2744:			; <UNDEFINED> instruction: 0x462b4936
    2748:			; <UNDEFINED> instruction: 0x46024479
    274c:			; <UNDEFINED> instruction: 0xf7ff2001
    2750:	strtmi	lr, [r8], -r0, lsr #18
    2754:	svc	0x009ef7fe
    2758:	movwcs	lr, #35284	; 0x89d4
    275c:			; <UNDEFINED> instruction: 0xf0012000
    2760:			; <UNDEFINED> instruction: 0x4605fc9f
    2764:	stmdbmi	pc!, {r5, r6, r8, ip, sp, pc}	; <UNPREDICTABLE>
    2768:	andcs	r2, r0, r5, lsl #4
    276c:			; <UNDEFINED> instruction: 0xf7fe4479
    2770:	pushmi	{r2, r3, r4, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    2774:	ldrbtmi	r4, [r9], #-1579	; 0xfffff9d5
    2778:	andcs	r4, r1, r2, lsl #12
    277c:	stmdb	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2780:			; <UNDEFINED> instruction: 0xf7fe4628
    2784:	ldmib	r4, {r3, r7, r8, r9, sl, fp, sp, lr, pc}^
    2788:	andcs	r2, r0, sl, lsl #6
    278c:	stc2	0, cr15, [r8], {1}
    2790:	cmnlt	r0, r4, lsl #12
    2794:	andcs	r4, r5, #606208	; 0x94000
    2798:	ldrbtmi	r2, [r9], #-0
    279c:	svc	0x00c4f7fe
    27a0:	strtmi	r4, [r3], -r3, lsr #18
    27a4:			; <UNDEFINED> instruction: 0x46024479
    27a8:			; <UNDEFINED> instruction: 0xf7ff2001
    27ac:			; <UNDEFINED> instruction: 0x4620e8f2
    27b0:	pop	{r0, r1, ip, sp, pc}
    27b4:			; <UNDEFINED> instruction: 0xf7fe40f0
    27b8:	ldmdbmi	lr, {r0, r1, r3, r5, r6, r8, r9, sl, fp, ip, sp, pc}
    27bc:	andcs	r2, r0, r5, lsl #4
    27c0:	ldrbtmi	r4, [r9], #-3357	; 0xfffff2e3
    27c4:	svc	0x00b0f7fe
    27c8:			; <UNDEFINED> instruction: 0x6706e9d4
    27cc:	stmib	sp, {r0, r2, r3, r4, r5, r6, sl, lr}^
    27d0:	strtmi	r6, [r9], -r0, lsl #14
    27d4:	andcs	r4, r1, r2, lsl #12
    27d8:	ldm	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    27dc:	andcs	r4, r5, #376832	; 0x5c000
    27e0:	ldrbtmi	r2, [r9], #-0
    27e4:	svc	0x00a0f7fe
    27e8:			; <UNDEFINED> instruction: 0x6708e9d4
    27ec:	stmib	sp, {r0, r3, r5, r9, sl, lr}^
    27f0:	strmi	r6, [r2], -r0, lsl #14
    27f4:			; <UNDEFINED> instruction: 0xf7ff2001
    27f8:	ldmdbmi	r1, {r2, r3, r6, r7, fp, sp, lr, pc}
    27fc:	andcs	r2, r0, r5, lsl #4
    2800:			; <UNDEFINED> instruction: 0xf7fe4479
    2804:	ldmib	r4, {r1, r4, r7, r8, r9, sl, fp, sp, lr, pc}^
    2808:	strtmi	r6, [r9], -sl, lsl #14
    280c:	strvs	lr, [r0, -sp, asr #19]
    2810:	andcs	r4, r1, r2, lsl #12
    2814:	ldm	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2818:	ldcllt	0, cr11, [r0, #12]!
    281c:	andeq	r4, r0, sl, asr #19
    2820:	andeq	r4, r0, r4, lsl sl
    2824:	andeq	r4, r0, r0, asr #19
    2828:	andeq	r4, r0, r6, ror #19
    282c:	andeq	r4, r0, sl, lsr #19
    2830:			; <UNDEFINED> instruction: 0x000049b8
    2834:	andeq	r4, r0, r6, asr #18
    2838:	andeq	r4, r0, r0, asr r9
    283c:	andeq	r4, r0, sl, asr #18
    2840:	andeq	r4, r0, r4, asr #18
    2844:	tstcs	r1, lr, lsl #8
    2848:	addlt	fp, r2, r0, lsl #10
    284c:	ldrsb	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    2850:			; <UNDEFINED> instruction: 0xf8dfab03
    2854:	ldrbtmi	ip, [lr], #80	; 0x50
    2858:	blcs	1409ac <__assert_fail@plt+0x13eea8>
    285c:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
    2860:	ldrdgt	pc, [r0], -ip
    2864:	andgt	pc, r4, sp, asr #17
    2868:	stceq	0, cr15, [r0], {79}	; 0x4f
    286c:			; <UNDEFINED> instruction: 0xf7ff9300
    2870:	stmdacs	r0, {r2, r5, r6, fp, sp, lr, pc}
    2874:	bmi	3394ac <__assert_fail@plt+0x3379a8>
    2878:	ldrbtmi	r4, [sl], #-2826	; 0xfffff4f6
    287c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2880:	subsmi	r9, sl, r1, lsl #22
    2884:	andlt	sp, r2, r9, lsl #2
    2888:	bl	140a04 <__assert_fail@plt+0x13ef00>
    288c:	ldrbmi	fp, [r0, -r3]!
    2890:	andcs	r4, r1, r6, lsl #18
    2894:			; <UNDEFINED> instruction: 0xf7fe4479
    2898:			; <UNDEFINED> instruction: 0xf7feef7a
    289c:	svclt	0x0000ef5a
    28a0:	andeq	r6, r1, lr, lsr #11
    28a4:	andeq	r0, r0, r8, asr #3
    28a8:	andeq	r6, r1, sl, lsl #11
    28ac:	ldrdeq	r4, [r0], -r4	; <UNPREDICTABLE>
    28b0:			; <UNDEFINED> instruction: 0x4604b510
    28b4:			; <UNDEFINED> instruction: 0xf1044808
    28b8:	andcs	r0, r6, #-1073741820	; 0xc0000004
    28bc:			; <UNDEFINED> instruction: 0xf7ff4478
    28c0:	strdlt	lr, [r8, -r8]
    28c4:	ldclt	0, cr2, [r0, #-0]
    28c8:			; <UNDEFINED> instruction: 0xf1044601
    28cc:	pop	{r0, r3, r4}
    28d0:			; <UNDEFINED> instruction: 0xf0014010
    28d4:	svclt	0x0000b857
    28d8:	andeq	r4, r0, r8, lsl #20
    28dc:			; <UNDEFINED> instruction: 0x460cb538
    28e0:	cdp2	0, 15, cr15, cr12, cr2, {0}
    28e4:	movtlt	r4, #34309	; 0x8605
    28e8:			; <UNDEFINED> instruction: 0xf7ff4628
    28ec:	ldrhlt	lr, [r0, #130]!	; 0x82
    28f0:	blcs	1ba1c04 <__assert_fail@plt+0x1ba0100>
    28f4:	stfvcd	f5, [r3, #-992]	; 0xfffffc20
    28f8:	mvnsle	r2, pc, ror #22
    28fc:	blcs	1921e10 <__assert_fail@plt+0x192030c>
    2900:	stfvcd	f5, [r3, #968]	; 0x3c8
    2904:	mvnle	r2, r5, ror #22
    2908:	ldreq	pc, [r7], #-256	; 0xffffff00
    290c:	strtmi	r2, [r0], -r0, lsl #2
    2910:			; <UNDEFINED> instruction: 0xf838f001
    2914:	rscle	r2, r7, r0, lsl #16
    2918:	tstcs	r0, sl, lsl #4
    291c:			; <UNDEFINED> instruction: 0xf7fe4620
    2920:	strmi	lr, [r4], -lr, lsl #29
    2924:			; <UNDEFINED> instruction: 0xf7ff4628
    2928:			; <UNDEFINED> instruction: 0x4620e8d6
    292c:			; <UNDEFINED> instruction: 0xf04fbd38
    2930:			; <UNDEFINED> instruction: 0x462834ff
    2934:	stmia	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2938:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
    293c:	andcs	r4, r5, #4, 18	; 0x10000
    2940:			; <UNDEFINED> instruction: 0xf7fe4479
    2944:			; <UNDEFINED> instruction: 0x4622eef2
    2948:	andcs	r4, r1, r1, lsl #12
    294c:	svc	0x001ef7fe
    2950:	andeq	r4, r0, r0, asr #16
    2954:	mvnsmi	lr, sp, lsr #18
    2958:	cfstr32pl	mvfx15, [r0, #692]	; 0x2b4
    295c:	addlt	r4, r2, r8, lsr lr
    2960:			; <UNDEFINED> instruction: 0xf50d4d38
    2964:	ldrbtmi	r5, [lr], #-896	; 0xfffffc80
    2968:	movwcc	r4, #18999	; 0x4a37
    296c:	ldmdbpl	r5!, {r2, r9, sl, lr}^
    2970:	stmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    2974:	stmdavs	sp!, {r8, sp}
    2978:			; <UNDEFINED> instruction: 0xf04f601d
    297c:			; <UNDEFINED> instruction: 0xf0020500
    2980:			; <UNDEFINED> instruction: 0xf8dffbf3
    2984:	ldrbtmi	r8, [r8], #200	; 0xc8
    2988:	cmple	sp, r0, lsl #16
    298c:	strmi	sl, [r5], -r1, lsl #30
    2990:	strtmi	r4, [fp], -r6, lsr #12
    2994:	bleq	140af4 <__assert_fail@plt+0x13eff0>
    2998:	vst1.8	{d20-d22}, [pc :256], r9
    299c:			; <UNDEFINED> instruction: 0xf0025280
    29a0:	blmi	b01734 <__assert_fail@plt+0xaffc30>
    29a4:	ldrtmi	r4, [r1], -fp, lsr #20
    29a8:			; <UNDEFINED> instruction: 0xf8584638
    29ac:	ldrbtmi	r3, [sl], #-3
    29b0:	ldmda	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    29b4:	adcvs	r2, r0, r0, lsl #16
    29b8:	ldmib	r4, {r0, r1, r3, r5, r8, sl, fp, ip, lr, pc}^
    29bc:	ldmdavs	r9, {r8, r9}
    29c0:			; <UNDEFINED> instruction: 0xf7ff3113
    29c4:	bmi	9427f8 <__assert_fail@plt+0x940cf4>
    29c8:	ldrbtmi	r2, [sl], #-256	; 0xffffff00
    29cc:	stmdavs	r0!, {r0, ip, sp}
    29d0:			; <UNDEFINED> instruction: 0xf894bf1e
    29d4:			; <UNDEFINED> instruction: 0xf0433034
    29d8:			; <UNDEFINED> instruction: 0xf8840301
    29dc:			; <UNDEFINED> instruction: 0xf0023034
    29e0:	cmnlt	r8, r3, asr #23	; <UNPREDICTABLE>
    29e4:			; <UNDEFINED> instruction: 0xf50d491d
    29e8:	bmi	5977f0 <__assert_fail@plt+0x595cec>
    29ec:	ldrbtmi	r3, [r9], #-772	; 0xfffffcfc
    29f0:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
    29f4:	subsmi	r6, r1, sl, lsl r8
    29f8:			; <UNDEFINED> instruction: 0xf50dd120
    29fc:	andlt	r5, r2, r0, lsl #27
    2a00:	ldrhhi	lr, [r0, #141]!	; 0x8d
    2a04:	mlascc	r5, r4, r8, pc	; <UNPREDICTABLE>
    2a08:	movteq	pc, #67	; 0x43	; <UNPREDICTABLE>
    2a0c:	eorscc	pc, r5, r4, lsl #17
    2a10:	ldmdbmi	r3, {r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    2a14:	strtmi	r2, [r8], -r5, lsl #4
    2a18:			; <UNDEFINED> instruction: 0xf7fe4479
    2a1c:	ldrtmi	lr, [sl], -r6, lsl #29
    2a20:	andcs	r4, r1, r1, lsl #12
    2a24:	mrc	7, 5, APSR_nzcv, cr2, cr14, {7}
    2a28:	andcs	r4, r5, #229376	; 0x38000
    2a2c:	ldrbtmi	r2, [r9], #-0
    2a30:	mrc	7, 3, APSR_nzcv, cr10, cr14, {7}
    2a34:	andcs	r4, r1, r1, lsl #12
    2a38:	svc	0x00e6f7fe
    2a3c:	mcr	7, 4, pc, cr8, cr14, {7}	; <UNPREDICTABLE>
    2a40:	muleq	r1, lr, r4
    2a44:	andeq	r0, r0, r8, asr #3
    2a48:	andeq	r4, r0, ip, lsr #16
    2a4c:	andeq	r6, r1, lr, ror r4
    2a50:	andeq	r0, r0, ip, asr #3
    2a54:			; <UNDEFINED> instruction: 0xfffffeff
    2a58:	andeq	r4, r0, r6, lsr #16
    2a5c:	andeq	r6, r1, r6, lsl r4
    2a60:	andeq	r4, r0, r4, asr #15
    2a64:	andeq	r4, r0, r2, lsl #15
    2a68:	svcmi	0x00f0e92d
    2a6c:	sfm	f2, 4, [sp, #-512]!	; 0xfffffe00
    2a70:	strmi	r8, [r3], r4, lsl #22
    2a74:	stclmi	14, cr4, [r1, #896]!	; 0x380
    2a78:	blmi	ff853c78 <__assert_fail@plt+0xff852174>
    2a7c:	stmdavs	r0, {r0, r2, r3, r4, r5, r7, ip, sp, pc}
    2a80:	ldmdbpl	r5!, {r0, r1, r3, r4, sl, fp, sp, pc}^
    2a84:			; <UNDEFINED> instruction: 0x4621447b
    2a88:	ldrls	r6, [fp, #-2093]!	; 0xfffff7d3
    2a8c:	streq	pc, [r0, #-79]	; 0xffffffb1
    2a90:			; <UNDEFINED> instruction: 0xf878f003
    2a94:	vsub.i8	d18, d0, d0
    2a98:	movwcs	r8, #419	; 0x1a3
    2a9c:	ldrmi	r4, [r9], -r0, lsr #12
    2aa0:			; <UNDEFINED> instruction: 0xf7fe2210
    2aa4:			; <UNDEFINED> instruction: 0xf8dbee3c
    2aa8:	blcs	ead0 <__assert_fail@plt+0xcfcc>
    2aac:	smlabteq	r6, fp, r9, lr
    2ab0:	sbchi	pc, sp, r0, asr #6
    2ab4:			; <UNDEFINED> instruction: 0xf04f4bd3
    2ab8:	ldrbtmi	r0, [fp], #-2304	; 0xfffff700
    2abc:	blge	3e76e0 <__assert_fail@plt+0x3e5bdc>
    2ac0:	bcc	43e2ec <__assert_fail@plt+0x43c7e8>
    2ac4:	vmla.f64	d10, d8, d9
    2ac8:	blge	211510 <__assert_fail@plt+0x20fa0c>
    2acc:	bcc	43e2f4 <__assert_fail@plt+0x43c7f0>
    2ad0:	ldrdcc	pc, [r4], -fp
    2ad4:	eorcs	r2, ip, #0, 2
    2ad8:	beq	43e344 <__assert_fail@plt+0x43c840>
    2adc:			; <UNDEFINED> instruction: 0xf8532500
    2ae0:	stmib	sp, {r0, r3, r5, lr}^
    2ae4:			; <UNDEFINED> instruction: 0xf7fe1108
    2ae8:	movwcs	lr, #3906	; 0xf42
    2aec:	andseq	pc, r9, r4, lsl #2
    2af0:	andcs	r4, sl, #26214400	; 0x1900000
    2af4:	ldreq	pc, [r3, -r4, lsl #2]
    2af8:	stmib	sp, {r0, sl, sp}^
    2afc:	strcs	r4, [r3], #-1292	; 0xfffffaf4
    2b00:			; <UNDEFINED> instruction: 0xf7fe940e
    2b04:	bmi	ff03e33c <__assert_fail@plt+0xff03c838>
    2b08:	ldrbtmi	r4, [sl], #-1595	; 0xfffff9c5
    2b0c:	andls	r4, r0, ip, lsl #12
    2b10:	ldmib	sp, {r0, sl, ip, pc}^
    2b14:	cfmul32	mvfx4, mvfx8, mvfx0
    2b18:			; <UNDEFINED> instruction: 0xf8db1a90
    2b1c:	stmib	sp, {}^	; <UNPREDICTABLE>
    2b20:			; <UNDEFINED> instruction: 0xf003450a
    2b24:	ldmdblt	r8, {r0, r3, r5, r9, fp, ip, sp, lr, pc}^
    2b28:			; <UNDEFINED> instruction: 0xf89d9b09
    2b2c:			; <UNDEFINED> instruction: 0xf1a32064
    2b30:	blx	fecc373c <__assert_fail@plt+0xfecc1c38>
    2b34:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
    2b38:	andeq	pc, r0, #-1946157055	; 0x8c000001
    2b3c:	rsbcs	pc, r4, sp, lsl #17
    2b40:			; <UNDEFINED> instruction: 0x463b4ab2
    2b44:	bne	43e3ac <__assert_fail@plt+0x43c8a8>
    2b48:	ldrdeq	pc, [r0], -fp
    2b4c:			; <UNDEFINED> instruction: 0xf002447a
    2b50:	stmdacs	r0, {r0, r2, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    2b54:			; <UNDEFINED> instruction: 0x2603bfd8
    2b58:	stcls	13, cr13, [r8], {13}
    2b5c:	strtmi	r4, [r0], -ip, lsr #19
    2b60:			; <UNDEFINED> instruction: 0xf7fe4479
    2b64:	stmdacs	r0, {r1, r3, r4, r6, r8, sl, fp, sp, lr, pc}
    2b68:	rscshi	pc, r9, r0, asr #32
    2b6c:	strls	r2, [lr], -r1, lsl #12
    2b70:			; <UNDEFINED> instruction: 0xf7fe4620
    2b74:			; <UNDEFINED> instruction: 0xf89bed90
    2b78:			; <UNDEFINED> instruction: 0x07da3034
    2b7c:	rschi	pc, r8, r0, lsl #2
    2b80:	mlascc	r5, fp, r8, pc	; <UNPREDICTABLE>
    2b84:	andsls	r2, r0, #0, 4
    2b88:			; <UNDEFINED> instruction: 0xf100065b
    2b8c:	ldmib	fp, {r0, r1, r4, r7, pc}^
    2b90:	cdpcs	0, 0, cr2, cr0, cr6, {0}
    2b94:	addhi	pc, r4, r0, asr #32
    2b98:	ldrdcc	lr, [r8, -fp]
    2b9c:			; <UNDEFINED> instruction: 0xf8cb189b
    2ba0:	bl	100ec28 <__assert_fail@plt+0x100d124>
    2ba4:			; <UNDEFINED> instruction: 0xf8cb0101
    2ba8:	ldmib	fp, {r2, r5, ip}^
    2bac:	tstlt	r1, #-1073741824	; 0xc0000000
    2bb0:	mlascc	r4, fp, r8, pc	; <UNPREDICTABLE>
    2bb4:	ldrle	r0, [lr], #-1629	; 0xfffff9a3
    2bb8:	orrvs	pc, r0, #1073741824	; 0x40000000
    2bbc:	bl	117c8 <__assert_fail@plt+0xfcc4>
    2bc0:	ldmvs	sl, {r0, r1, r7, r8, r9, ip}
    2bc4:	ldmdavs	sp, {r2, r3, r4, fp, sp, lr}^
    2bc8:	ldrdge	pc, [ip], -r3
    2bcc:	strls	r1, [r2], #-2324	; 0xfffff6ec
    2bd0:	streq	lr, [r5], #-2890	; 0xfffff4b6
    2bd4:	ldmib	sp, {r0, r1, sl, ip, pc}^
    2bd8:	ldmib	sp, {r1, fp, ip, sp, lr}^
    2bdc:	strbmi	r4, [r5, #-1280]	; 0xfffffb00
    2be0:	adcsmi	fp, ip, #8, 30
    2be4:			; <UNDEFINED> instruction: 0xf89bd107
    2be8:			; <UNDEFINED> instruction: 0xf01cc035
    2bec:	eorsle	r0, ip, r8, lsl #30
    2bf0:	adcsmi	r6, r4, #28, 18	; 0x70000
    2bf4:	tstcc	r1, r9, lsr r0
    2bf8:	andsne	pc, r0, fp, asr #17
    2bfc:	strtmi	r0, [r9], -sp, lsl #3
    2c00:	stc	7, cr15, [ip, #1016]!	; 0x3f8
    2c04:	svclt	0x00181e2b
    2c08:	stmdacs	r0, {r0, r8, r9, sp}
    2c0c:	movwcs	fp, #3864	; 0xf18
    2c10:	blcs	14428 <__assert_fail@plt+0x12924>
    2c14:	sbcshi	pc, lr, r0, asr #32
    2c18:			; <UNDEFINED> instruction: 0x6010f8db
    2c1c:			; <UNDEFINED> instruction: 0xf8cbad0a
    2c20:	cps	#12
    2c24:	stcgt	6, cr6, [pc, #-512]	; 2a2c <__assert_fail@plt+0xf28>
    2c28:	bl	112434 <__assert_fail@plt+0x110930>
    2c2c:	strgt	r1, [pc], #-1158	; 2c34 <__assert_fail@plt+0x1130>
    2c30:	strgt	ip, [pc], #-3343	; 2c38 <__assert_fail@plt+0x1134>
    2c34:	strgt	ip, [pc], #-3343	; 2c3c <__assert_fail@plt+0x1138>
    2c38:	muleq	pc, r5, r8	; <UNPREDICTABLE>
    2c3c:	andeq	lr, pc, r4, lsl #17
    2c40:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
    2c44:	ldrdcc	pc, [r8], -fp
    2c48:			; <UNDEFINED> instruction: 0xf6ff4599
    2c4c:	bmi	1c6e958 <__assert_fail@plt+0x1c6ce54>
    2c50:	ldrbtmi	r4, [sl], #-2922	; 0xfffff496
    2c54:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2c58:	subsmi	r9, sl, fp, lsr fp
    2c5c:	sbchi	pc, sl, r0, asr #32
    2c60:	ldc	0, cr11, [sp], #244	; 0xf4
    2c64:	pop	{r2, r8, r9, fp, pc}
    2c68:			; <UNDEFINED> instruction: 0xf01c8ff0
    2c6c:	andle	r0, r6, r0, lsl pc
    2c70:	mlaspl	ip, r3, r8, pc	; <UNPREDICTABLE>
    2c74:	mlsmi	r4, sp, r8, pc	; <UNPREDICTABLE>
    2c78:	strbeq	r4, [r4, ip, rrx]!
    2c7c:			; <UNDEFINED> instruction: 0xf8bbd4bb
    2c80:	vqadd.s8	d21, d0, d20
    2c84:			; <UNDEFINED> instruction: 0x43ac4401
    2c88:			; <UNDEFINED> instruction: 0xf00cd07c
    2c8c:			; <UNDEFINED> instruction: 0xf1bc0c60
    2c90:	rsbsle	r0, sp, r0, ror #30
    2c94:	addsvs	r3, sl, r1, lsl #4
    2c98:	streq	pc, [r0, -sl, asr #2]
    2c9c:			; <UNDEFINED> instruction: 0xe7cf60df
    2ca0:	ldrdcc	lr, [sl, -fp]
    2ca4:			; <UNDEFINED> instruction: 0xf8cb189b
    2ca8:	bl	100ed50 <__assert_fail@plt+0x100d24c>
    2cac:			; <UNDEFINED> instruction: 0xf8cb0101
    2cb0:	ldrb	r1, [sl, -ip, lsr #32]!
    2cb4:			; <UNDEFINED> instruction: 0x463b4a58
    2cb8:	bne	43e520 <__assert_fail@plt+0x43ca1c>
    2cbc:	ldrdeq	pc, [r0], -fp
    2cc0:			; <UNDEFINED> instruction: 0xf002447a
    2cc4:	stmdacs	r0, {r0, r1, r3, r5, r8, r9, sl, fp, ip, sp, lr, pc}
    2cc8:	svcge	0x0061f77f
    2ccc:	ldrdhi	pc, [ip, #-143]	; 0xffffff71
    2cd0:	ldrbtmi	r9, [r8], #2056	; 0x808
    2cd4:			; <UNDEFINED> instruction: 0xf7fe4641
    2cd8:	strmi	lr, [r5], -r6, lsl #29
    2cdc:	blmi	142fb64 <__assert_fail@plt+0x142e060>
    2ce0:	stmib	sp, {r0, r8, r9, sl, sp}^
    2ce4:	ldrtmi	r9, [lr], -r4, lsl #12
    2ce8:	svcls	0x0007447b
    2cec:			; <UNDEFINED> instruction: 0xf10d4642
    2cf0:	ldrmi	r0, [r8], r0, asr #20
    2cf4:			; <UNDEFINED> instruction: 0xf8cd4691
    2cf8:			; <UNDEFINED> instruction: 0xf108b018
    2cfc:	ldrtmi	r0, [r9], -r8, lsr #23
    2d00:	and	r2, r1, r0, lsl #8
    2d04:	svcne	0x0004f85b
    2d08:			; <UNDEFINED> instruction: 0xf7fe4628
    2d0c:	tstlt	r8, sl, lsr sp
    2d10:	cfstrscs	mvf3, [r8], {1}
    2d14:	strcs	sp, [r7], #-502	; 0xfffffe0a
    2d18:	svcmi	0x0004f84a
    2d1c:	andcs	r4, r0, r9, asr #12
    2d20:			; <UNDEFINED> instruction: 0xf7fe9610
    2d24:	cdpcs	14, 0, cr14, cr7, cr0, {3}
    2d28:			; <UNDEFINED> instruction: 0xf1064634
    2d2c:	svclt	0x00cc0601
    2d30:	strcs	r2, [r1], #-1024	; 0xfffffc00
    2d34:	svclt	0x00082800
    2d38:	strmi	r2, [r5], -r0, lsl #8
    2d3c:	bicsle	r2, ip, r0, lsl #24
    2d40:			; <UNDEFINED> instruction: 0x9604e9dd
    2d44:			; <UNDEFINED> instruction: 0xb018f8dd
    2d48:			; <UNDEFINED> instruction: 0xf7fe9808
    2d4c:	ldr	lr, [lr, -r4, lsr #25]
    2d50:	ldrdeq	pc, [r0], -fp
    2d54:			; <UNDEFINED> instruction: 0xf7ff4639
    2d58:	andls	pc, pc, r1, asr #27
    2d5c:	ldmdbmi	r1!, {r4, r8, r9, sl, sp, lr, pc}
    2d60:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    2d64:	mrrc	7, 15, pc, r8, cr14	; <UNPREDICTABLE>
    2d68:	cmplt	r8, r6, lsl #12
    2d6c:	strtmi	r4, [r0], -lr, lsr #18
    2d70:	ldrbtmi	r2, [r9], #-1539	; 0xfffff9fd
    2d74:	mrrc	7, 15, pc, r0, cr14	; <UNPREDICTABLE>
    2d78:			; <UNDEFINED> instruction: 0xf47f2800
    2d7c:			; <UNDEFINED> instruction: 0x2602aef9
    2d80:	ldrbt	r9, [r5], lr, lsl #12
    2d84:			; <UNDEFINED> instruction: 0x9c0f695d
    2d88:			; <UNDEFINED> instruction: 0xf47f42a5
    2d8c:			; <UNDEFINED> instruction: 0xe77caf34
    2d90:			; <UNDEFINED> instruction: 0xe018f8d3
    2d94:	strmi	r9, [r6, #3088]!	; 0xc10
    2d98:	svcge	0x002df47f
    2d9c:	svceq	0x0000f1be
    2da0:	svcge	0x0078f77f
    2da4:	ldreq	pc, [ip], -r3, lsl #2
    2da8:	stfeqp	f7, [r0], {13}
    2dac:	ldrmi	r2, [r8], r0, lsl #10
    2db0:	and	r4, r7, r7, asr r6
    2db4:	svccc	0x0004f85c
    2db8:			; <UNDEFINED> instruction: 0xf47f429c
    2dbc:	strcc	sl, [r1, #-3868]	; 0xfffff0e4
    2dc0:	andle	r4, r4, lr, lsr #11
    2dc4:	blmi	140f24 <__assert_fail@plt+0x13f420>
    2dc8:	mvnsle	r2, r7, lsl #24
    2dcc:			; <UNDEFINED> instruction: 0x4643e713
    2dd0:			; <UNDEFINED> instruction: 0xe75f46ba
    2dd4:			; <UNDEFINED> instruction: 0x462a4915
    2dd8:	ldrbtmi	r2, [r9], #-1
    2ddc:	ldcl	7, cr15, [r6], {254}	; 0xfe
    2de0:	andcs	r4, r5, #311296	; 0x4c000
    2de4:	ldrbtmi	r2, [r9], #-0
    2de8:	ldc	7, cr15, [lr], {254}	; 0xfe
    2dec:	andcs	r4, r1, r1, lsl #12
    2df0:	stcl	7, cr15, [ip], {254}	; 0xfe
    2df4:	stc	7, cr15, [ip], #1016	; 0x3f8
    2df8:	andeq	r6, r1, ip, lsl #7
    2dfc:	andeq	r0, r0, r8, asr #3
    2e00:	andeq	r4, r0, r8, lsl r7
    2e04:	andeq	r4, r0, sl, asr #14
    2e08:	andeq	r4, r0, r2, lsr #14
    2e0c:	strdeq	r4, [r0], -r0
    2e10:	andeq	r4, r0, r8, ror #13
    2e14:			; <UNDEFINED> instruction: 0x000161b2
    2e18:	andeq	r4, r0, r8, lsr #11
    2e1c:	andeq	r4, r0, r6, asr #30
    2e20:	andeq	r5, r1, ip, ror #28
    2e24:	andeq	r4, r0, lr, ror #9
    2e28:	andeq	r4, r0, r6, ror #9
    2e2c:	muleq	r0, lr, r4
    2e30:	andeq	r4, r0, r2, lsr #8
    2e34:	svcmi	0x00f0e92d
    2e38:	stc	6, cr4, [sp, #-544]!	; 0xfffffde0
    2e3c:	strmi	r8, [r1], r2, lsl #22
    2e40:	ldrdcs	r4, [r0, -ip]
    2e44:	ldrbtmi	r4, [ip], #-2780	; 0xfffff524
    2e48:			; <UNDEFINED> instruction: 0xf5ad6b00
    2e4c:	addlt	r5, fp, r0, lsl #26
    2e50:			; <UNDEFINED> instruction: 0xf50d58a2
    2e54:			; <UNDEFINED> instruction: 0x33245300
    2e58:	andsvs	r6, sl, r2, lsl r8
    2e5c:	andeq	pc, r0, #79	; 0x4f
    2e60:	ldcl	7, cr15, [r4], #1016	; 0x3f8
    2e64:			; <UNDEFINED> instruction: 0xf0002800
    2e68:	blmi	ff5234dc <__assert_fail@plt+0xff5219d8>
    2e6c:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    2e70:			; <UNDEFINED> instruction: 0xf0002a00
    2e74:			; <UNDEFINED> instruction: 0xf10d80ea
    2e78:	andcs	r0, r0, #40, 22	; 0xa000
    2e7c:			; <UNDEFINED> instruction: 0x461e4692
    2e80:	stccs	8, cr15, [r8], {75}	; 0x4b
    2e84:	bmi	ff3946d8 <__assert_fail@plt+0xff392bd4>
    2e88:	beq	43e6b0 <__assert_fail@plt+0x43cbac>
    2e8c:	mcr	4, 0, r4, cr8, cr10, {3}
    2e90:	bl	18d8d8 <__assert_fail@plt+0x18bdd4>
    2e94:	ldmdavs	fp, {r0, r1, r7, r8, r9}^
    2e98:	vqrdmulh.s<illegal width 8>	d2, d0, d6
    2e9c:	blcs	1a3460 <__assert_fail@plt+0x1a195c>
    2ea0:	ldm	pc, {r1, r3, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    2ea4:	cmpcs	pc, r3	; <UNPREDICTABLE>
    2ea8:	svceq	0x00823c9d
    2eac:			; <UNDEFINED> instruction: 0xf8990004
    2eb0:			; <UNDEFINED> instruction: 0x065b3035
    2eb4:	rscshi	pc, sl, r0, lsl #2
    2eb8:	stccs	8, cr15, [r8], {91}	; 0x5b
    2ebc:			; <UNDEFINED> instruction: 0xf0002a00
    2ec0:	adc	r8, r1, fp, lsr #1
    2ec4:	mlascc	r4, r9, r8, pc	; <UNPREDICTABLE>
    2ec8:	ldrble	r0, [r5, #2010]!	; 0x7da
    2ecc:			; <UNDEFINED> instruction: 0xf1ab49bd
    2ed0:			; <UNDEFINED> instruction: 0xf8d80008
    2ed4:	ldrbtmi	r2, [r9], #-20	; 0xffffffec
    2ed8:	ldc2	7, cr15, [r4], #1020	; 0x3fc
    2edc:	stccs	8, cr15, [r8], {91}	; 0x5b
    2ee0:			; <UNDEFINED> instruction: 0xf0002a00
    2ee4:	umull	r8, pc, r9, r0	; <UNPREDICTABLE>
    2ee8:	movwmi	lr, #10712	; 0x29d8
    2eec:			; <UNDEFINED> instruction: 0x101cf8d9
    2ef0:			; <UNDEFINED> instruction: 0x2018f8d9
    2ef4:	mlaseq	r4, r9, r9, pc	; <UNPREDICTABLE>
    2ef8:			; <UNDEFINED> instruction: 0xf101fb04
    2efc:	blx	8cf06 <__assert_fail@plt+0x8b402>
    2f00:	blx	fe907316 <__assert_fail@plt+0xfe905812>
    2f04:	strmi	r2, [fp], #-770	; 0xfffffcfe
    2f08:	adcshi	pc, r2, r0, asr #5
    2f0c:			; <UNDEFINED> instruction: 0xf0012000
    2f10:	strmi	pc, [r2], -r7, asr #17
    2f14:	stceq	8, cr15, [r8], {75}	; 0x4b
    2f18:	rsbsle	r2, sp, r0, lsl #20
    2f1c:			; <UNDEFINED> instruction: 0xf8d8e074
    2f20:	blcs	ef68 <__assert_fail@plt+0xd464>
    2f24:			; <UNDEFINED> instruction: 0xf898d1c8
    2f28:			; <UNDEFINED> instruction: 0xf010003c
    2f2c:			; <UNDEFINED> instruction: 0xf0000001
    2f30:	stmibmi	r5!, {r3, r8, pc}
    2f34:	andcs	r4, r5, #24, 12	; 0x1800000
    2f38:			; <UNDEFINED> instruction: 0xf7fe4479
    2f3c:	stmdacs	r0, {r1, r2, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    2f40:	rsb	sp, r9, sl, asr r1
    2f44:			; <UNDEFINED> instruction: 0x4018f8d9
    2f48:	andeq	pc, r8, fp, lsr #3
    2f4c:	ldrdcc	pc, [r4], -r8
    2f50:	ldrdpl	pc, [ip], -r8
    2f54:			; <UNDEFINED> instruction: 0x701cf8d9
    2f58:	ldrdcs	pc, [r0], -r8
    2f5c:	ldrdgt	pc, [r8], -r8
    2f60:	vqrdmulh.s<illegal width 8>	d15, d3, d4
    2f64:			; <UNDEFINED> instruction: 0xf505fb04
    2f68:	tstcc	r2, r7, lsl #22	; <UNPREDICTABLE>
    2f6c:	movwcs	pc, #19362	; 0x4ba2	; <UNPREDICTABLE>
    2f70:	strpl	pc, [ip, -r7, lsl #22]
    2f74:	blx	feb13faa <__assert_fail@plt+0xfeb124a6>
    2f78:	ldmibmi	r4, {r2, r8, sl, lr}
    2f7c:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
    2f80:	strtmi	r4, [ip], -r2, lsl #10
    2f84:	strls	r4, [r3], #-1084	; 0xfffffbc4
    2f88:	stcls	12, cr9, [r3, #-8]
    2f8c:	bl	10c9224 <__assert_fail@plt+0x10c7720>
    2f90:			; <UNDEFINED> instruction: 0xf1140505
    2f94:			; <UNDEFINED> instruction: 0xf14534ff
    2f98:	stmib	sp, {r0, r1, r2, r3, r4, r5, r6, r7, r8, sl, ip, sp}^
    2f9c:			; <UNDEFINED> instruction: 0xf7ff4500
    2fa0:			; <UNDEFINED> instruction: 0xf85bfc51
    2fa4:			; <UNDEFINED> instruction: 0xb3ba2c08
    2fa8:	ldmib	r8, {r1, r2, r3, r5, sp, lr, pc}^
    2fac:	ldmib	r8, {r1, r8, sl, lr}^
    2fb0:	stccs	3, cr2, [r0, #-0]
    2fb4:	stccs	15, cr11, [r1], {8}
    2fb8:	stmiane	r0!, {r0, r2, r5, r6, ip, lr, pc}
    2fbc:	tsteq	r5, r3, asr #22
    2fc0:	rscscc	pc, pc, r0, lsl r1	; <UNPREDICTABLE>
    2fc4:	mvnscc	pc, r1, asr #2
    2fc8:	smlabteq	r0, sp, r9, lr
    2fcc:			; <UNDEFINED> instruction: 0xf1ab4980
    2fd0:	ldrbtmi	r0, [r9], #-8
    2fd4:	ldc2	7, cr15, [r6], #-1020	; 0xfffffc04
    2fd8:	stccs	8, cr15, [r8], {91}	; 0x5b
    2fdc:	ands	fp, r3, r2, ror #3
    2fe0:			; <UNDEFINED> instruction: 0x0010f8d8
    2fe4:	subsle	r2, r9, r0, lsl #16
    2fe8:			; <UNDEFINED> instruction: 0xf0002801
    2fec:	stmdacs	r2, {r0, r1, r4, r5, r7, pc}
    2ff0:	adcshi	pc, sl, r0
    2ff4:	ldrbtmi	r4, [r8], #-2167	; 0xfffff789
    2ff8:	bl	fe940ff8 <__assert_fail@plt+0xfe93f4f4>
    2ffc:	stmdacs	r0, {r1, r9, sl, lr}
    3000:	addshi	pc, r1, r0
    3004:	stccs	8, cr15, [r8], {75}	; 0x4b
    3008:	beq	43e870 <__assert_fail@plt+0x43cd6c>
    300c:			; <UNDEFINED> instruction: 0xf7fe4651
    3010:	stmdacs	r0, {r1, r2, r3, r4, r5, r6, r7, r9, fp, sp, lr, pc}
    3014:	adcshi	pc, fp, r0, asr #32
    3018:			; <UNDEFINED> instruction: 0xf10a4b6f
    301c:	ldrbtmi	r0, [fp], #-2561	; 0xfffff5ff
    3020:	ldrbmi	r6, [r3, #-2075]	; 0xfffff7e5
    3024:			; <UNDEFINED> instruction: 0xf1bad911
    3028:			; <UNDEFINED> instruction: 0xf04f4f00
    302c:	ldrbmi	r0, [r3], -r0, lsl #4
    3030:	stccs	8, cr15, [r8], {75}	; 0x4b
    3034:	svcge	0x002df47f
    3038:	adcscs	r4, r8, #104, 22	; 0x1a000
    303c:	stmdami	r9!, {r3, r5, r6, r8, fp, lr}^
    3040:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    3044:			; <UNDEFINED> instruction: 0xf7fe4478
    3048:	stmdbmi	r7!, {r1, r2, r3, r4, r6, r8, sl, fp, sp, lr, pc}^
    304c:	movwpl	pc, #1293	; 0x50d	; <UNPREDICTABLE>
    3050:			; <UNDEFINED> instruction: 0x33244a59
    3054:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
    3058:	ldmdavs	sl, {r0, r4, fp, sp, lr}
    305c:			; <UNDEFINED> instruction: 0xf0404051
    3060:			; <UNDEFINED> instruction: 0xf50d80a7
    3064:	andlt	r5, fp, r0, lsl #26
    3068:	blhi	be364 <__assert_fail@plt+0xbc860>
    306c:	svchi	0x00f0e8bd
    3070:			; <UNDEFINED> instruction: 0xf1ab495e
    3074:	ldrbtmi	r0, [r9], #-8
    3078:	blx	ff94107e <__assert_fail@plt+0xff93f57a>
    307c:	stccs	8, cr15, [r8], {91}	; 0x5b
    3080:	sbcle	r2, r9, r0, lsl #20
    3084:	ldmdbmi	sl, {r6, r7, r8, r9, sl, sp, lr, pc}^
    3088:	andeq	pc, r8, fp, lsr #3
    308c:			; <UNDEFINED> instruction: 0xf7ff4479
    3090:			; <UNDEFINED> instruction: 0xf85bfbd9
    3094:	bcs	e0bc <__assert_fail@plt+0xc5b8>
    3098:			; <UNDEFINED> instruction: 0xe7b5d0be
    309c:	andcs	r4, r5, #1392640	; 0x154000
    30a0:			; <UNDEFINED> instruction: 0xf7fe4479
    30a4:	stmdacs	r0, {r1, r6, r8, r9, fp, sp, lr, pc}
    30a8:	ldr	sp, [r5, r6, lsr #3]!
    30ac:			; <UNDEFINED> instruction: 0x3018f8d8
    30b0:	streq	pc, [r4, -fp, lsr #3]
    30b4:	movwls	r4, #26138	; 0x661a
    30b8:	addsmi	r2, sl, #0, 6
    30bc:	stccc	8, cr15, [r4], {11}
    30c0:	bmi	137a570 <__assert_fail@plt+0x1378a6c>
    30c4:	ldrmi	r9, [lr], -r7, lsl #12
    30c8:	andls	r4, r5, #2046820352	; 0x7a000000
    30cc:	andseq	pc, ip, #8, 2
    30d0:	blls	a78e0 <__assert_fail@plt+0xa5ddc>
    30d4:			; <UNDEFINED> instruction: 0xf8534638
    30d8:	movwls	r5, #11012	; 0x2b04
    30dc:	stc	7, cr15, [r0], {254}	; 0xfe
    30e0:	bl	e9cfc <__assert_fail@plt+0xe81f8>
    30e4:			; <UNDEFINED> instruction: 0xf8d50585
    30e8:	smlatbls	r4, r8, r0, r1
    30ec:	strmi	r4, [r8], -r4, lsl #12
    30f0:	bl	ffdc10f0 <__assert_fail@plt+0xffdbf5ec>
    30f4:	mvnsvc	pc, #68157440	; 0x4100000
    30f8:	addsmi	r1, sp, #2424832	; 0x250000
    30fc:	mcrrne	8, 0, sp, r2, cr11
    3100:	movwpl	pc, #1476	; 0x5c4	; <UNPREDICTABLE>
    3104:	ldmdbne	r8!, {r2, r8, fp, ip, pc}
    3108:	bl	16c1108 <__assert_fail@plt+0x16bf604>
    310c:	strcc	r9, [r1], -r6, lsl #22
    3110:	blle	353b90 <__assert_fail@plt+0x35208c>
    3114:	mcrls	1, 0, sp, cr7, cr13, {6}
    3118:			; <UNDEFINED> instruction: 0xf7fe4638
    311c:			; <UNDEFINED> instruction: 0x4602eb14
    3120:			; <UNDEFINED> instruction: 0xf47f2800
    3124:	ldmdbmi	r5!, {r0, r1, r2, r3, r5, r6, r8, r9, sl, fp, sp, pc}
    3128:	ldrbtmi	r2, [r9], #-1
    312c:	bl	bc112c <__assert_fail@plt+0xbbf628>
    3130:	bne	fe43e998 <__assert_fail@plt+0xfe43ce94>
    3134:	movwpl	pc, #1477	; 0x5c5	; <UNPREDICTABLE>
    3138:	andcs	r1, r2, #120, 18	; 0x1e0000
    313c:	bl	104113c <__assert_fail@plt+0x103f638>
    3140:	stmdbmi	pc!, {r0, r1, r2, r6, r7, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
    3144:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    3148:	b	ffbc1148 <__assert_fail@plt+0xffbbf644>
    314c:			; <UNDEFINED> instruction: 0xf47f2800
    3150:			; <UNDEFINED> instruction: 0xe761af53
    3154:	andcs	r4, r5, #704512	; 0xac000
    3158:	ldrbtmi	r2, [r9], #-0
    315c:	b	ff94115c <__assert_fail@plt+0xff93f658>
    3160:			; <UNDEFINED> instruction: 0xf47f2800
    3164:	ldrb	sl, [r7, -r9, asr #30]
    3168:	andcs	r4, r5, #638976	; 0x9c000
    316c:	ldrbtmi	r2, [r9], #-0
    3170:	b	ff6c1170 <__assert_fail@plt+0xff6bf66c>
    3174:			; <UNDEFINED> instruction: 0xf47f2800
    3178:	smlaldx	sl, sp, pc, pc	; <UNPREDICTABLE>
    317c:	adcscs	r4, sl, #35840	; 0x8c00
    3180:	stmdami	r4!, {r0, r1, r5, r8, fp, lr}
    3184:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    3188:			; <UNDEFINED> instruction: 0xf7fe4478
    318c:	bmi	8be484 <__assert_fail@plt+0x8bc980>
    3190:	orrsvc	pc, r6, #1325400064	; 0x4f000000
    3194:	andcs	r4, r1, r1, lsr #18
    3198:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    319c:	b	ffdc119c <__assert_fail@plt+0xffdbf698>
    31a0:	mvncs	r4, #126976	; 0x1f000
    31a4:	andcs	r4, r1, pc, lsl r9
    31a8:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    31ac:	b	ffbc11ac <__assert_fail@plt+0xffbbf6a8>
    31b0:	b	ff3c11b0 <__assert_fail@plt+0xff3bf6ac>
    31b4:			; <UNDEFINED> instruction: 0x00015fbe
    31b8:	andeq	r0, r0, r8, asr #3
    31bc:	andeq	r6, r1, r0, lsr #3
    31c0:	andeq	r4, r0, r0, lsl #30
    31c4:	andeq	r4, r0, lr, ror r4
    31c8:	andeq	r4, r0, r8, lsl #8
    31cc:	andeq	r4, r0, r8, lsl #7
    31d0:	andeq	r4, r0, r6, ror r3
    31d4:	muleq	r0, lr, r2
    31d8:	andeq	r5, r1, lr, ror #31
    31dc:	andeq	r4, r0, r4, lsr sl
    31e0:	andeq	r4, r0, r6, asr r2
    31e4:	andeq	r4, r0, r8, lsl #5
    31e8:			; <UNDEFINED> instruction: 0x00015db0
    31ec:	andeq	r4, r0, r2, lsr #5
    31f0:	andeq	r4, r0, ip, lsl #5
    31f4:			; <UNDEFINED> instruction: 0x000041b0
    31f8:	andeq	r5, r1, ip, lsl #21
    31fc:	strdeq	r4, [r0], -lr
    3200:	strdeq	r4, [r0], -lr
    3204:	andeq	r4, r0, lr, ror #1
    3208:			; <UNDEFINED> instruction: 0x000041b2
    320c:	strdeq	r4, [r0], -r0
    3210:	andeq	r4, r0, r2, lsl r1
    3214:	andeq	r4, r0, r0, asr r1
    3218:	andeq	r4, r0, r0, lsl #2
    321c:	andeq	r4, r0, r2, lsl r1
    3220:	strdeq	r4, [r0], -r0
    3224:	andeq	r4, r0, r2, lsl #2
    3228:	cfstr32mi	mvfx11, [sp, #-992]!	; 0xfffffc20
    322c:	ldrbtmi	r4, [sp], #-2861	; 0xfffff4d3
    3230:	ldmdavs	ip, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    3234:			; <UNDEFINED> instruction: 0xf7fe4620
    3238:			; <UNDEFINED> instruction: 0x4607eade
    323c:			; <UNDEFINED> instruction: 0xf7fe4620
    3240:	strmi	lr, [r6], -r8, asr #20
    3244:			; <UNDEFINED> instruction: 0xf7fe4620
    3248:	strmi	lr, [r4], -r8, asr #23
    324c:			; <UNDEFINED> instruction: 0xb128bb66
    3250:	bl	17c1250 <__assert_fail@plt+0x17bf74c>
    3254:	stmiblt	pc, {r0, r1, fp, sp, lr}^	; <UNPREDICTABLE>
    3258:	tstle	r7, r9, lsl #22
    325c:	stmiapl	fp!, {r1, r5, r8, r9, fp, lr}^
    3260:			; <UNDEFINED> instruction: 0x4620681c
    3264:	b	ff1c1264 <__assert_fail@plt+0xff1bf760>
    3268:	strtmi	r4, [r0], -r6, lsl #12
    326c:	b	c4126c <__assert_fail@plt+0xc3f768>
    3270:	strtmi	r4, [r0], -r5, lsl #12
    3274:	bl	fec41274 <__assert_fail@plt+0xfec3f770>
    3278:	bllt	f54a90 <__assert_fail@plt+0xf52f8c>
    327c:	stmiblt	r6, {r3, r5, r8, ip, sp, pc}
    3280:	bl	11c1280 <__assert_fail@plt+0x11bf77c>
    3284:	blcs	25d298 <__assert_fail@plt+0x25b794>
    3288:	ldfltp	f5, [r8, #44]!	; 0x2c
    328c:	rscle	r2, r5, r0, lsr #22
    3290:	ldmdbmi	r6, {r0, r1, r3, r4, r7, r8, ip, sp, pc}
    3294:	andcs	r2, r0, r5, lsl #4
    3298:			; <UNDEFINED> instruction: 0xf7fe4479
    329c:			; <UNDEFINED> instruction: 0xf7feea46
    32a0:	andcs	lr, r1, r0, asr #23
    32a4:	b	a412a4 <__assert_fail@plt+0xa3f7a0>
    32a8:	bl	cc12a8 <__assert_fail@plt+0xcbf7a4>
    32ac:	stccs	8, cr6, [r0], {3}
    32b0:	blcs	837a68 <__assert_fail@plt+0x835f64>
    32b4:	andvs	fp, r4, r8, lsl pc
    32b8:	stmdbmi	sp, {r4, r6, r7, ip, lr, pc}
    32bc:	andcs	r2, r0, r5, lsl #4
    32c0:			; <UNDEFINED> instruction: 0xf7fe4479
    32c4:			; <UNDEFINED> instruction: 0xf7feea32
    32c8:			; <UNDEFINED> instruction: 0xe7eaeb18
    32cc:	mvnle	r2, r0, lsl #16
    32d0:	bl	7c12d0 <__assert_fail@plt+0x7bf7cc>
    32d4:	blcs	81d2e8 <__assert_fail@plt+0x81b7e4>
    32d8:	andvs	fp, r4, r8, lsl pc
    32dc:	svclt	0x0000e7e1
    32e0:	ldrdeq	r5, [r1], -r6
    32e4:	andeq	r0, r0, r0, ror #3
    32e8:	ldrdeq	r0, [r0], -r4
    32ec:	andeq	r4, r0, r0, asr #1
    32f0:	muleq	r0, r8, r0
    32f4:	andeq	r0, r0, r0
    32f8:	andvs	r2, fp, r0, lsl #6
    32fc:			; <UNDEFINED> instruction: 0xb328b410
    3300:	mulmi	r0, r0, r9
    3304:	tstle	ip, pc, lsr #24
    3308:	mulcc	r1, r0, r9
    330c:	andcc	r4, r1, r4, lsl #12
    3310:	rscsle	r2, r9, pc, lsr #22
    3314:	andvs	r2, fp, r1, lsl #6
    3318:	mulcc	r1, r4, r9
    331c:	svclt	0x00182b2f
    3320:	andle	r2, sl, r0, lsl #22
    3324:			; <UNDEFINED> instruction: 0xf1c04603
    3328:	ldmdane	sl, {r1}
    332c:			; <UNDEFINED> instruction: 0xf913600a
    3330:	bcs	ef3c <__assert_fail@plt+0xd438>
    3334:	bcs	bf2f9c <__assert_fail@plt+0xbf1498>
    3338:			; <UNDEFINED> instruction: 0x4620d1f7
    333c:	blmi	1414b8 <__assert_fail@plt+0x13f9b4>
    3340:	stccs	7, cr4, [r0], {112}	; 0x70
    3344:			; <UNDEFINED> instruction: 0x4604d0f9
    3348:	strb	r3, [r3, r1]!
    334c:	ldrb	r4, [r4, r4, lsl #12]!
    3350:			; <UNDEFINED> instruction: 0x460eb570
    3354:	mulne	r0, r0, r9
    3358:	strcs	r4, [r0], #-1541	; 0xfffff9fb
    335c:	cmplt	r1, r8, lsl #12
    3360:			; <UNDEFINED> instruction: 0x4630295c
    3364:			; <UNDEFINED> instruction: 0xf7fed008
    3368:	ldmdblt	r8!, {r1, r6, r7, r9, fp, sp, lr, pc}^
    336c:	strpl	r3, [r9, -r1, lsl #8]!
    3370:	stmdbcs	r0, {r5, r9, sl, lr}
    3374:	ldfltp	f5, [r0, #-976]!	; 0xfffffc30
    3378:			; <UNDEFINED> instruction: 0xf993192b
    337c:			; <UNDEFINED> instruction: 0xb12b3001
    3380:	strpl	r3, [r9, -r2, lsl #8]!
    3384:	stmdbcs	r0, {r5, r9, sl, lr}
    3388:	ldfltp	f5, [r0, #-936]!	; 0xfffffc58
    338c:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
    3390:	mvnsmi	lr, sp, lsr #18
    3394:	bmi	8d4bf4 <__assert_fail@plt+0x8d30f0>
    3398:	blmi	8ef5a8 <__assert_fail@plt+0x8edaa4>
    339c:	ldrbtmi	r2, [sl], #-1792	; 0xfffff900
    33a0:	strmi	r4, [r8], r4, lsl #12
    33a4:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    33a8:			; <UNDEFINED> instruction: 0xf04f9301
    33ac:	strls	r0, [r0, -r0, lsl #6]
    33b0:	b	febc13b0 <__assert_fail@plt+0xfebbf8ac>
    33b4:	tstlt	r4, r7
    33b8:	mulcc	r0, r4, r9
    33bc:	ldmdami	fp, {r0, r1, r6, r8, fp, ip, sp, pc}
    33c0:	ldmdbmi	fp, {r0, r1, r5, r9, sl, lr}
    33c4:	ldrbtmi	r4, [r8], #-1602	; 0xfffff9be
    33c8:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    33cc:	bl	7413cc <__assert_fail@plt+0x73f8c8>
    33d0:	ldrtmi	r4, [fp], -r5, lsl #12
    33d4:			; <UNDEFINED> instruction: 0x46694632
    33d8:			; <UNDEFINED> instruction: 0xf7fe4620
    33dc:	stmdavs	fp!, {r5, r7, r8, fp, sp, lr, pc}
    33e0:	blls	31a34 <__assert_fail@plt+0x2ff30>
    33e4:	rscle	r4, sl, r3, lsr #5
    33e8:			; <UNDEFINED> instruction: 0xf993b11b
    33ec:	blcs	f3f4 <__assert_fail@plt+0xd8f0>
    33f0:	bmi	437b8c <__assert_fail@plt+0x436088>
    33f4:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
    33f8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    33fc:	subsmi	r9, sl, r1, lsl #22
    3400:	andlt	sp, r2, sp, lsl #2
    3404:	ldrhhi	lr, [r0, #141]!	; 0x8d
    3408:	blcs	895c3c <__assert_fail@plt+0x894138>
    340c:	ldmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    3410:	stmdbmi	sl, {r0, r2, r4, r6, r7, r8, ip, lr, pc}
    3414:	strbmi	r4, [r2], -r3, lsr #12
    3418:			; <UNDEFINED> instruction: 0xf7fe4479
    341c:			; <UNDEFINED> instruction: 0xf7fee9b8
    3420:	svclt	0x0000e998
    3424:	andeq	r5, r1, r6, ror #20
    3428:	andeq	r0, r0, r8, asr #3
    342c:	andeq	r5, r1, lr, lsr ip
    3430:	andeq	r4, r0, ip, ror r7
    3434:	andeq	r5, r1, lr, lsl #20
    3438:	strdeq	r5, [r1], -r8
    343c:	andeq	r4, r0, ip, lsr #14
    3440:	addlt	fp, r3, r0, lsl #10
    3444:	tstls	r0, r7, lsl #24
    3448:			; <UNDEFINED> instruction: 0xf7fe9001
    344c:	ldrbtmi	lr, [ip], #-2658	; 0xfffff59e
    3450:	ldmib	sp, {r1, r5, r8, sp}^
    3454:	andvs	r2, r1, r0, lsl #6
    3458:	stmdavs	r0!, {r0, r1, r8, fp, lr}
    345c:			; <UNDEFINED> instruction: 0xf7fe4479
    3460:	svclt	0x0000e996
    3464:			; <UNDEFINED> instruction: 0x00015bb6
    3468:	andeq	r4, r0, r8, ror #13
    346c:			; <UNDEFINED> instruction: 0x4604b538
    3470:			; <UNDEFINED> instruction: 0xf7ff460d
    3474:	stmdbcs	r1, {r0, r2, r3, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    3478:	stmdacs	r0, {r3, r8, r9, sl, fp, ip, sp, pc}
    347c:	lfmlt	f5, 1, [r8, #-0]
    3480:	strtmi	r4, [r0], -r9, lsr #12
    3484:			; <UNDEFINED> instruction: 0xffdcf7ff
    3488:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    348c:			; <UNDEFINED> instruction: 0x47706018
    3490:	andeq	r5, r1, sl, ror fp
    3494:	svcmi	0x00f0e92d
    3498:	stc	6, cr4, [sp, #-548]!	; 0xfffffddc
    349c:	strcs	r8, [r0], #-2818	; 0xfffff4fe
    34a0:	strbne	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    34a4:			; <UNDEFINED> instruction: 0xf8df2500
    34a8:	ldrbtmi	r3, [r9], #-1220	; 0xfffffb3c
    34ac:	stmiapl	fp, {r0, r1, r2, r3, r7, ip, sp, pc}^
    34b0:	movwls	r6, #55323	; 0xd81b
    34b4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    34b8:	strmi	lr, [r0, #-2505]	; 0xfffff637
    34bc:	strmi	r9, [r5], -r2, lsl #4
    34c0:	b	9c14c0 <__assert_fail@plt+0x9bf9bc>
    34c4:	stccs	6, cr4, [r0, #-16]
    34c8:	adchi	pc, r9, r0
    34cc:	mulvs	r0, r5, r9
    34d0:			; <UNDEFINED> instruction: 0xf0002e00
    34d4:			; <UNDEFINED> instruction: 0xf7fe80a4
    34d8:	strtmi	lr, [sl], -r6, ror #19
    34dc:	strmi	r6, [r2], r1, lsl #16
    34e0:			; <UNDEFINED> instruction: 0xf912e001
    34e4:	rscslt	r6, r3, #1, 30
    34e8:	andscc	pc, r3, r1, lsr r8	; <UNPREDICTABLE>
    34ec:	movwpl	pc, #1043	; 0x413	; <UNPREDICTABLE>
    34f0:	mcrcs	1, 1, sp, cr13, cr7, {7}
    34f4:	addshi	pc, r3, r0
    34f8:	bleq	c3f934 <__assert_fail@plt+0xc3de30>
    34fc:	ldrmi	r4, [sl], -r8, lsr #12
    3500:	ldrbmi	r6, [r9], -r3, lsr #32
    3504:			; <UNDEFINED> instruction: 0xf7fe930c
    3508:	vmlals.f16	s28, s24, s20	; <UNPREDICTABLE>
    350c:	stmdavs	r5!, {r1, r2, r3, r5, r7, r9, lr}
    3510:	smlabteq	r0, sp, r9, lr
    3514:	mrshi	pc, (UNDEF: 14)	; <UNPREDICTABLE>
    3518:			; <UNDEFINED> instruction: 0xf0402d00
    351c:	mcrcs	0, 0, r8, cr0, cr3, {4}
    3520:	tsthi	r6, r0	; <UNPREDICTABLE>
    3524:	mulpl	r0, r6, r9
    3528:			; <UNDEFINED> instruction: 0xf0002d00
    352c:	andcs	r8, r0, #12, 2
    3530:	cdp	3, 0, cr2, cr8, cr0, {0}
    3534:			; <UNDEFINED> instruction: 0x4657ba10
    3538:	andsls	pc, r8, sp, asr #17
    353c:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    3540:			; <UNDEFINED> instruction: 0x469246b1
    3544:			; <UNDEFINED> instruction: 0xf999469b
    3548:	bcs	1a4b554 <__assert_fail@plt+0x1a49a50>
    354c:	addhi	pc, sp, r0
    3550:	msreq	CPSR_, r2, lsr #32
    3554:			; <UNDEFINED> instruction: 0xf0402942
    3558:			; <UNDEFINED> instruction: 0xf99980e9
    355c:	bcs	b56c <__assert_fail@plt+0x9a68>
    3560:	bicshi	pc, r3, r0
    3564:	b	1bc1564 <__assert_fail@plt+0x1bbfa60>
    3568:	subsle	r2, r8, r0, lsl #16
    356c:	cdpcs	8, 0, cr6, cr0, cr6, {0}
    3570:			; <UNDEFINED> instruction: 0x4630d055
    3574:	ldmib	r4!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3578:	movweq	lr, #47706	; 0xba5a
    357c:	cmple	lr, r5, lsl #12
    3580:	mulne	r0, r9, r9
    3584:	suble	r2, sl, r0, lsl #18
    3588:			; <UNDEFINED> instruction: 0x462a4630
    358c:			; <UNDEFINED> instruction: 0xf7fe4649
    3590:	stmdacs	r0, {r4, r7, r9, fp, sp, lr, pc}
    3594:			; <UNDEFINED> instruction: 0xf919d143
    3598:	strbmi	ip, [sp], #-5
    359c:	svceq	0x0030f1bc
    35a0:			; <UNDEFINED> instruction: 0xf108d10a
    35a4:	bl	fea055b0 <__assert_fail@plt+0xfea03aac>
    35a8:	bl	1441c4 <__assert_fail@plt+0x1426c0>
    35ac:			; <UNDEFINED> instruction: 0xf9150803
    35b0:			; <UNDEFINED> instruction: 0xf1bccf01
    35b4:	rscsle	r0, r8, r0, lsr pc
    35b8:			; <UNDEFINED> instruction: 0xf833683b
    35bc:	ldreq	r3, [fp, #-28]	; 0xffffffe4
    35c0:	strls	fp, [ip, #-3932]	; 0xfffff0a4
    35c4:	ldrle	r4, [lr, #1705]!	; 0x6a9
    35c8:	strtmi	r2, [r8], -r0, lsl #6
    35cc:	bne	43ee34 <__assert_fail@plt+0x43d330>
    35d0:	eorvs	r4, r3, sl, lsl r6
    35d4:			; <UNDEFINED> instruction: 0xf7fe930c
    35d8:			; <UNDEFINED> instruction: 0xf8dde8a2
    35dc:	strmi	r9, [r9, #48]!	; 0x30
    35e0:	strmi	r6, [r2], r5, lsr #16
    35e4:			; <UNDEFINED> instruction: 0xf000468b
    35e8:	stccs	0, cr8, [r0, #-660]	; 0xfffffd6c
    35ec:	adchi	pc, r6, r0
    35f0:	mvnscc	pc, #16, 2
    35f4:			; <UNDEFINED> instruction: 0xf1419304
    35f8:	movwls	r3, #21503	; 0x53ff
    35fc:	ldrdeq	lr, [r4, -sp]
    3600:	mvnscc	pc, #79	; 0x4f
    3604:	andeq	pc, r2, #111	; 0x6f
    3608:	svclt	0x0008428b
    360c:			; <UNDEFINED> instruction: 0xd3274282
    3610:	svceq	0x0000f1b9
    3614:			; <UNDEFINED> instruction: 0xf999d003
    3618:	bcs	b620 <__assert_fail@plt+0x9b1c>
    361c:	tstcs	r6, #-1073741788	; 0xc0000024
    3620:	ldreq	pc, [r5, #-111]	; 0xffffff91
    3624:	bmi	ff49b6b8 <__assert_fail@plt+0xff499bb4>
    3628:	ldrbtmi	r4, [sl], #-3024	; 0xfffff430
    362c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3630:	subsmi	r9, sl, sp, lsl #22
    3634:	orrshi	pc, r6, r0, asr #32
    3638:	andlt	r4, pc, r8, lsr #12
    363c:	blhi	be938 <__assert_fail@plt+0xbce34>
    3640:	svchi	0x00f0e8bd
    3644:			; <UNDEFINED> instruction: 0xf1109b01
    3648:			; <UNDEFINED> instruction: 0xf04f37ff
    364c:			; <UNDEFINED> instruction: 0xf06f31ff
    3650:			; <UNDEFINED> instruction: 0xf1430002
    3654:	strbmi	r3, [r1, #-2303]	; 0xfffff701
    3658:	adcsmi	fp, r8, #8, 30
    365c:	svcge	0x005ff4bf
    3660:	sfmcs	f4, 4, [r0, #-436]	; 0xfffffe4c
    3664:	rsbmi	sp, fp, #913408	; 0xdf000
    3668:			; <UNDEFINED> instruction: 0xf999e7dc
    366c:			; <UNDEFINED> instruction: 0xf0222002
    3670:	bcs	1083ef8 <__assert_fail@plt+0x10823f4>
    3674:	svcge	0x0076f47f
    3678:	mulcs	r3, r9, r9
    367c:			; <UNDEFINED> instruction: 0xf47f2a00
    3680:			; <UNDEFINED> instruction: 0x464eaf71
    3684:	orrvs	pc, r0, #1325400064	; 0x4f000000
    3688:			; <UNDEFINED> instruction: 0x9018f8dd
    368c:	blge	13ddc8 <__assert_fail@plt+0x13c2c4>
    3690:	ldcmi	3, cr9, [r8, #24]!
    3694:	mulne	r0, r6, r9
    3698:			; <UNDEFINED> instruction: 0x4628447d
    369c:			; <UNDEFINED> instruction: 0xf7fe9109
    36a0:	stmdbls	r9, {r1, r2, r5, r8, fp, sp, lr, pc}
    36a4:			; <UNDEFINED> instruction: 0xf0002800
    36a8:	blne	10e3b94 <__assert_fail@plt+0x10e2090>
    36ac:			; <UNDEFINED> instruction: 0xf1039309
    36b0:			; <UNDEFINED> instruction: 0xf1be0e01
    36b4:			; <UNDEFINED> instruction: 0xf0000f00
    36b8:	blls	1a3be8 <__assert_fail@plt+0x1a20e4>
    36bc:	mrscs	r2, (UNDEF: 0)
    36c0:	blvc	ff8fe004 <__assert_fail@plt+0xff8fc500>
    36c4:	blls	55134 <__assert_fail@plt+0x53630>
    36c8:			; <UNDEFINED> instruction: 0xf0402b00
    36cc:	b	1423b94 <__assert_fail@plt+0x1422090>
    36d0:	cmple	r7, r1, lsl #6
    36d4:	ldmib	sp, {r0, r3, r8, r9, fp, ip, pc}^
    36d8:	rdfnee	f0, f5, f0
    36dc:	vmlsmi.f16	s28, s21, s26	; <UNPREDICTABLE>
    36e0:	and	r4, r4, ip, lsr #13
    36e4:	movweq	lr, #23124	; 0x5a54
    36e8:	ldfccp	f7, [pc], #48	; 3720 <__assert_fail@plt+0x1c1c>
    36ec:	blx	37bce <__assert_fail@plt+0x360ca>
    36f0:			; <UNDEFINED> instruction: 0xf1bcf20b
    36f4:	blx	2936fa <__assert_fail@plt+0x291bf6>
    36f8:	blx	fe80bf06 <__assert_fail@plt+0xfe80a402>
    36fc:	strmi	r0, [sl], #-266	; 0xfffffef6
    3700:			; <UNDEFINED> instruction: 0xf0004611
    3704:	strcs	r8, [r0], #-252	; 0xffffff04
    3708:	bcs	cb10 <__assert_fail@plt+0xb00c>
    370c:	blx	fe837abe <__assert_fail@plt+0xfe835fba>
    3710:			; <UNDEFINED> instruction: 0xf04f670a
    3714:	blx	fea86f1e <__assert_fail@plt+0xfea8541a>
    3718:	ldrtmi	r2, [lr], -r2, lsl #6
    371c:	bl	10c9d7c <__assert_fail@plt+0x10c8278>
    3720:	blcs	4360 <__assert_fail@plt+0x285c>
    3724:	strcs	sp, [r1], #-222	; 0xffffff22
    3728:	ldrb	r2, [fp, r0, lsl #10]
    372c:			; <UNDEFINED> instruction: 0xf47f2a00
    3730:			; <UNDEFINED> instruction: 0xe7a6af19
    3734:			; <UNDEFINED> instruction: 0xf43f2d00
    3738:			; <UNDEFINED> instruction: 0xe791af72
    373c:	movweq	lr, #47706	; 0xba5a
    3740:	svcge	0x0066f47f
    3744:	ldmib	sp, {r0, r1, r2, r3, r4, r5, r6, r7, r9, sl, sp, lr, pc}^
    3748:	stmib	r9, {sl, ip, sp}^
    374c:	strb	r3, [sl, -r0, lsl #8]!
    3750:	strcc	lr, [r0], #-2525	; 0xfffff623
    3754:	stmib	r9, {r0, r2, r4, r5, r9, sl, lr}^
    3758:	strb	r3, [r4, -r0, lsl #8]!
    375c:			; <UNDEFINED> instruction: 0x4e0ae9dd
    3760:	smlabteq	r0, sp, r9, lr
    3764:	streq	pc, [r1, #-111]!	; 0xffffff91
    3768:	tstlt	r3, r2, lsl #22
    376c:			; <UNDEFINED> instruction: 0xf8c39b02
    3770:	ldmib	sp, {sp, lr, pc}^
    3774:	strmi	r1, [fp], -r4, lsl #4
    3778:	svclt	0x00144313
    377c:	movwcs	r2, #769	; 0x301
    3780:	svceq	0x0000f1be
    3784:	movwcs	fp, #3848	; 0xf08
    3788:			; <UNDEFINED> instruction: 0xf0002b00
    378c:	blls	263a60 <__assert_fail@plt+0x261f5c>
    3790:			; <UNDEFINED> instruction: 0xf8cd2001
    3794:	tstcs	r0, r4, lsr #32
    3798:	ldfccp	f7, [pc], #12	; 37ac <__assert_fail@plt+0x1ca8>
    379c:	strtmi	r9, [r8], r6, lsl #22
    37a0:	b	13e87b0 <__assert_fail@plt+0x13e6cac>
    37a4:	ldrmi	r7, [sl], r3, ror #23
    37a8:	b	153b7c0 <__assert_fail@plt+0x1539cbc>
    37ac:			; <UNDEFINED> instruction: 0xf10c0305
    37b0:			; <UNDEFINED> instruction: 0xd11d3cff
    37b4:	vqdmulh.s<illegal width 8>	d15, d11, d0
    37b8:	svccc	0x00fff1bc
    37bc:	andcs	pc, r1, #10240	; 0x2800
    37c0:	smlatbeq	sl, r0, fp, pc	; <UNPREDICTABLE>
    37c4:	ldrmi	r4, [r1], -sl, lsl #8
    37c8:	strcs	sp, [r0], #-18	; 0xffffffee
    37cc:	bcs	cbd4 <__assert_fail@plt+0xb0d0>
    37d0:	blx	fe837b86 <__assert_fail@plt+0xfe836082>
    37d4:			; <UNDEFINED> instruction: 0xf04f670a
    37d8:	blx	fea86fe2 <__assert_fail@plt+0xfea854de>
    37dc:	ldrtmi	r2, [lr], -r2, lsl #6
    37e0:	bl	10c9e40 <__assert_fail@plt+0x10c833c>
    37e4:	blcs	4424 <__assert_fail@plt+0x2920>
    37e8:	strcs	sp, [r1], #-223	; 0xffffff21
    37ec:	ldrb	r2, [ip, r0, lsl #10]
    37f0:	smlabteq	r6, sp, r9, lr
    37f4:	ldmib	sp, {r0, r2, r6, r9, sl, lr}^
    37f8:			; <UNDEFINED> instruction: 0xf04f0104
    37fc:			; <UNDEFINED> instruction: 0x9c020a0a
    3800:	bleq	3f944 <__assert_fail@plt+0x3de40>
    3804:			; <UNDEFINED> instruction: 0xf8dd2900
    3808:	svclt	0x00088024
    380c:	tstle	r1, #720896	; 0xb0000
    3810:	movweq	lr, #43802	; 0xab1a
    3814:	andeq	lr, fp, #76800	; 0x12c00
    3818:	ldrsbmi	r1, [r2, #-139]	; 0xffffff75
    381c:	movweq	lr, #43795	; 0xab13
    3820:	andeq	lr, fp, #67584	; 0x10800
    3824:	beq	fe478 <__assert_fail@plt+0xfc974>
    3828:	bleq	be538 <__assert_fail@plt+0xbca34>
    382c:	svclt	0x0008458b
    3830:	mvnle	r4, #545259520	; 0x20800000
    3834:	svceq	0x0000f1b8
    3838:	tstcs	r0, r2, lsl r0
    383c:	movweq	lr, #43802	; 0xab1a
    3840:	tsteq	r1, r1, lsl #2	; <UNPREDICTABLE>
    3844:	andeq	lr, fp, #76800	; 0x12c00
    3848:	ldrsbmi	r1, [r2, #-139]	; 0xffffff75
    384c:	movweq	lr, #43795	; 0xab13
    3850:	andeq	lr, fp, #67584	; 0x10800
    3854:	beq	fe4a8 <__assert_fail@plt+0xfc9a4>
    3858:	bleq	be568 <__assert_fail@plt+0xbca64>
    385c:	mvnle	r4, r8, lsl #11
    3860:	strcs	r2, [r0, -r1, lsl #12]
    3864:	strmi	lr, [r9, #-2509]	; 0xfffff633
    3868:	strmi	lr, [r4, #-2525]	; 0xfffff623
    386c:	andsls	pc, r0, sp, asr #17
    3870:	strtmi	r4, [r9], -r0, lsr #12
    3874:	movwcs	r2, #522	; 0x20a
    3878:	blx	17bf88e <__assert_fail@plt+0x17bdd8a>
    387c:	strtmi	r4, [r9], -r0, lsr #12
    3880:	strmi	lr, [r2, #-2509]	; 0xfffff633
    3884:			; <UNDEFINED> instruction: 0x46994690
    3888:	movwcs	r2, #522	; 0x20a
    388c:	blx	153f8a2 <__assert_fail@plt+0x153dd9e>
    3890:	bl	11c9f64 <__assert_fail@plt+0x11c8460>
    3894:	ldmne	fp, {r0, r1, r2, sl, fp}^
    3898:			; <UNDEFINED> instruction: 0x0c0ceb4c
    389c:	bl	1309f10 <__assert_fail@plt+0x130840c>
    38a0:	ldrtmi	r0, [r2], -r7, lsl #24
    38a4:			; <UNDEFINED> instruction: 0x463b18de
    38a8:	streq	lr, [ip, -ip, asr #22]
    38ac:	strmi	r4, [sp], -r4, lsl #12
    38b0:	svceq	0x0000f1b8
    38b4:			; <UNDEFINED> instruction: 0x4650d014
    38b8:			; <UNDEFINED> instruction: 0xf0034659
    38bc:			; <UNDEFINED> instruction: 0x4642fb3d
    38c0:			; <UNDEFINED> instruction: 0xf003464b
    38c4:			; <UNDEFINED> instruction: 0x460bfb39
    38c8:	ldmib	sp, {r1, r9, sl, lr}^
    38cc:			; <UNDEFINED> instruction: 0xf0030106
    38d0:	blls	425a4 <__assert_fail@plt+0x40aa0>
    38d4:	movwls	r1, #2075	; 0x81b
    38d8:	bl	106a4e4 <__assert_fail@plt+0x10689e0>
    38dc:	movwls	r0, #4867	; 0x1303
    38e0:	movwcs	lr, #10717	; 0x29dd
    38e4:	svclt	0x00082b00
    38e8:	sbcle	r2, r1, #40960	; 0xa000
    38ec:	strmi	lr, [r9, #-2525]	; 0xfffff623
    38f0:			; <UNDEFINED> instruction: 0x9010f8dd
    38f4:	movwcs	lr, #2525	; 0x9dd
    38f8:	movwcs	lr, #2505	; 0x9c9
    38fc:	ldmib	sp, {r0, r4, r5, r7, r9, sl, sp, lr, pc}^
    3900:	strcs	r4, [r0, #-3594]	; 0xfffff1f6
    3904:	smlabteq	r0, sp, r9, lr
    3908:	strbmi	lr, [lr], -lr, lsr #14
    390c:	cmnvc	sl, #1325400064	; 0x4f000000	; <UNPREDICTABLE>
    3910:			; <UNDEFINED> instruction: 0x9018f8dd
    3914:	blge	13e050 <__assert_fail@plt+0x13c54c>
    3918:	ldrt	r9, [sl], r6, lsl #6
    391c:	ldrbtmi	r4, [sp], #-3350	; 0xfffff2ea
    3920:			; <UNDEFINED> instruction: 0xf7fd4628
    3924:	stmdacs	r0, {r2, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    3928:	mrcge	4, 5, APSR_nzcv, cr15, cr15, {3}
    392c:	blls	3d310 <__assert_fail@plt+0x3b80c>
    3930:	stcls	7, cr2, [r6, #-0]
    3934:	blx	fe8951a6 <__assert_fail@plt+0xfe8936a2>
    3938:	ldrmi	r2, [lr], -r5, lsl #6
    393c:	blx	ff8ea54a <__assert_fail@plt+0xff8e8a46>
    3940:	svccs	0x00006705
    3944:	mcrge	4, 6, pc, cr3, cr15, {1}	; <UNPREDICTABLE>
    3948:	tstcs	r0, r1
    394c:	blls	bd450 <__assert_fail@plt+0xbb94c>
    3950:	blcs	1532c <__assert_fail@plt+0x13828>
    3954:	svcge	0x000af47f
    3958:	strcc	lr, [r0], #-2525	; 0xfffff623
    395c:	stmib	r9, {r1, r8, sl, fp, ip, pc}^
    3960:	strbt	r3, [r0], -r0, lsl #8
    3964:	mrc	7, 7, APSR_nzcv, cr4, cr13, {7}
    3968:	andeq	r5, r1, sl, asr r9
    396c:	andeq	r0, r0, r8, asr #3
    3970:	ldrdeq	r5, [r1], -sl
    3974:			; <UNDEFINED> instruction: 0x000044b8
    3978:	andeq	r4, r0, lr, lsr r2
    397c:			; <UNDEFINED> instruction: 0xf7ff2200
    3980:	svclt	0x0000bd89
    3984:	mvnsmi	lr, sp, lsr #18
    3988:	strmi	r4, [r7], -r8, lsl #13
    398c:			; <UNDEFINED> instruction: 0x4605b1d8
    3990:			; <UNDEFINED> instruction: 0xf7fde007
    3994:	rsclt	lr, r4, #136, 30	; 0x220
    3998:			; <UNDEFINED> instruction: 0xf8336803
    399c:	ldreq	r3, [fp, #-20]	; 0xffffffec
    39a0:	strtmi	sp, [lr], -r4, lsl #10
    39a4:	blmi	81e00 <__assert_fail@plt+0x802fc>
    39a8:	mvnsle	r2, r0, lsl #24
    39ac:	svceq	0x0000f1b8
    39b0:			; <UNDEFINED> instruction: 0xf8c8d001
    39b4:	adcsmi	r6, lr, #0
    39b8:			; <UNDEFINED> instruction: 0xf996d908
    39bc:	andcs	r3, r1, r0
    39c0:	pop	{r0, r1, r5, r8, fp, ip, sp, pc}
    39c4:	strdlt	r8, [r9, -r0]
    39c8:	andeq	pc, r0, r8, asr #17
    39cc:	ldmfd	sp!, {sp}
    39d0:	svclt	0x000081f0
    39d4:	mvnsmi	lr, sp, lsr #18
    39d8:	strmi	r4, [r7], -r8, lsl #13
    39dc:			; <UNDEFINED> instruction: 0x4605b1d8
    39e0:			; <UNDEFINED> instruction: 0xf7fde007
    39e4:	rsclt	lr, r4, #96, 30	; 0x180
    39e8:			; <UNDEFINED> instruction: 0xf8336803
    39ec:	ldrbeq	r3, [fp], #20
    39f0:	strtmi	sp, [lr], -r4, lsl #10
    39f4:	blmi	81e50 <__assert_fail@plt+0x8034c>
    39f8:	mvnsle	r2, r0, lsl #24
    39fc:	svceq	0x0000f1b8
    3a00:			; <UNDEFINED> instruction: 0xf8c8d001
    3a04:	adcsmi	r6, lr, #0
    3a08:			; <UNDEFINED> instruction: 0xf996d908
    3a0c:	andcs	r3, r1, r0
    3a10:	pop	{r0, r1, r5, r8, fp, ip, sp, pc}
    3a14:	strdlt	r8, [r9, -r0]
    3a18:	andeq	pc, r0, r8, asr #17
    3a1c:	ldmfd	sp!, {sp}
    3a20:	svclt	0x000081f0
    3a24:	ldmdbmi	lr, {r1, r2, r3, sl, ip, sp, pc}
    3a28:	strdlt	fp, [r2], r0
    3a2c:	bmi	76e650 <__assert_fail@plt+0x76cb4c>
    3a30:	cfstrsge	mvf4, [sl], {121}	; 0x79
    3a34:	blvc	141b88 <__assert_fail@plt+0x140084>
    3a38:	stmpl	sl, {r1, r2, r9, sl, lr}
    3a3c:	andls	r6, r1, #1179648	; 0x120000
    3a40:	andeq	pc, r0, #79	; 0x4f
    3a44:	and	r9, r5, r0, lsl #6
    3a48:	ldrtmi	r4, [r0], -r9, lsr #12
    3a4c:	stcl	7, cr15, [r4, #1012]!	; 0x3f4
    3a50:	cmnlt	r0, r8, lsl #8
    3a54:	stcne	8, cr15, [r8], {84}	; 0x54
    3a58:			; <UNDEFINED> instruction: 0xf854b1b1
    3a5c:	strls	r5, [r0], #-3076	; 0xfffff3fc
    3a60:			; <UNDEFINED> instruction: 0x4630b195
    3a64:	ldcl	7, cr15, [r8, #1012]	; 0x3f4
    3a68:	mvnle	r2, r0, lsl #16
    3a6c:	bmi	38ba78 <__assert_fail@plt+0x389f74>
    3a70:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
    3a74:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3a78:	subsmi	r9, sl, r1, lsl #22
    3a7c:	andlt	sp, r2, sp, lsl #2
    3a80:	ldrhtmi	lr, [r0], #141	; 0x8d
    3a84:	ldrbmi	fp, [r0, -r3]!
    3a88:	ldrtmi	r4, [r3], -r8, lsl #16
    3a8c:	ldrtmi	r4, [sl], -r8, lsl #18
    3a90:	ldrbtmi	r4, [r9], #-1144	; 0xfffffb88
    3a94:			; <UNDEFINED> instruction: 0xf7fd6800
    3a98:			; <UNDEFINED> instruction: 0xf7fdefb8
    3a9c:	svclt	0x0000ee5a
    3aa0:	ldrdeq	r5, [r1], -r4
    3aa4:	andeq	r0, r0, r8, asr #3
    3aa8:	muleq	r1, r2, r3
    3aac:	andeq	r5, r1, r4, ror r5
    3ab0:	strheq	r4, [r0], -r2
    3ab4:	ldrlt	fp, [r0], #-401	; 0xfffffe6f
    3ab8:	subslt	r4, r4, #16777216	; 0x1000000
    3abc:	and	r4, r3, r3, lsl #12
    3ac0:	mulle	r8, r4, r2
    3ac4:	andle	r4, r5, fp, lsl #5
    3ac8:	mulcs	r0, r3, r9
    3acc:	movwcc	r4, #5656	; 0x1618
    3ad0:	mvnsle	r2, r0, lsl #20
    3ad4:			; <UNDEFINED> instruction: 0xf85d2000
    3ad8:	ldrbmi	r4, [r0, -r4, lsl #22]!
    3adc:	ldrbmi	r4, [r0, -r8, lsl #12]!
    3ae0:	andcs	fp, sl, #56, 10	; 0xe000000
    3ae4:	strmi	r4, [sp], -r4, lsl #12
    3ae8:	stc2l	7, cr15, [r0], {255}	; 0xff
    3aec:	svccc	0x0080f5b0
    3af0:	addlt	sp, r0, #268435456	; 0x10000000
    3af4:			; <UNDEFINED> instruction: 0x4629bd38
    3af8:			; <UNDEFINED> instruction: 0xf7ff4620
    3afc:	svclt	0x0000fca1
    3b00:	andscs	fp, r0, #56, 10	; 0xe000000
    3b04:	strmi	r4, [sp], -r4, lsl #12
    3b08:	ldc2	7, cr15, [r0], #1020	; 0x3fc
    3b0c:	svccc	0x0080f5b0
    3b10:	addlt	sp, r0, #268435456	; 0x10000000
    3b14:			; <UNDEFINED> instruction: 0x4629bd38
    3b18:			; <UNDEFINED> instruction: 0xf7ff4620
    3b1c:	svclt	0x0000fc91
    3b20:	strt	r2, [r3], #522	; 0x20a
    3b24:	strt	r2, [r1], #528	; 0x210
    3b28:	blmi	8d63b8 <__assert_fail@plt+0x8d48b4>
    3b2c:	ldrblt	r4, [r0, #1146]!	; 0x47a
    3b30:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    3b34:	strmi	r2, [r4], -r0, lsl #12
    3b38:	ldmdavs	fp, {r0, r1, r2, r3, r9, sl, lr}
    3b3c:			; <UNDEFINED> instruction: 0xf04f9301
    3b40:	strls	r0, [r0], -r0, lsl #6
    3b44:	mcr	7, 7, pc, cr4, cr13, {7}	; <UNPREDICTABLE>
    3b48:	tstlt	r4, r6
    3b4c:	mulcc	r0, r4, r9
    3b50:	ldmdami	sl, {r0, r1, r6, r8, fp, ip, sp, pc}
    3b54:	ldmdbmi	sl, {r0, r1, r5, r9, sl, lr}
    3b58:	ldrbtmi	r4, [r8], #-1594	; 0xfffff9c6
    3b5c:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    3b60:	svc	0x0052f7fd
    3b64:	ldrtmi	r4, [r3], -r5, lsl #12
    3b68:	strbtmi	r2, [r9], -sl, lsl #4
    3b6c:			; <UNDEFINED> instruction: 0xf7fd4620
    3b70:	stmdavs	fp!, {r2, r3, r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}
    3b74:	blls	321a8 <__assert_fail@plt+0x306a4>
    3b78:	rscle	r4, sl, r3, lsr #5
    3b7c:			; <UNDEFINED> instruction: 0xf993b11b
    3b80:	blcs	fb88 <__assert_fail@plt+0xe084>
    3b84:	bmi	3f8320 <__assert_fail@plt+0x3f681c>
    3b88:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
    3b8c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3b90:	subsmi	r9, sl, r1, lsl #22
    3b94:	andlt	sp, r3, ip, lsl #2
    3b98:	bmi	2f3360 <__assert_fail@plt+0x2f185c>
    3b9c:	ldrbtmi	r2, [sl], #-2850	; 0xfffff4de
    3ba0:	bicsle	r6, r6, r0, lsl r8
    3ba4:	strtmi	r4, [r3], -r9, lsl #18
    3ba8:	ldrbtmi	r4, [r9], #-1594	; 0xfffff9c6
    3bac:	stcl	7, cr15, [lr, #1012]!	; 0x3f4
    3bb0:	stcl	7, cr15, [lr, #1012]	; 0x3f4
    3bb4:	ldrdeq	r5, [r1], -r8
    3bb8:	andeq	r0, r0, r8, asr #3
    3bbc:	andeq	r5, r1, sl, lsr #9
    3bc0:	andeq	r3, r0, r8, ror #31
    3bc4:	andeq	r5, r1, sl, ror r2
    3bc8:	andeq	r5, r1, r6, ror #8
    3bcc:	muleq	r0, sl, pc	; <UNPREDICTABLE>
    3bd0:			; <UNDEFINED> instruction: 0x4606b5f8
    3bd4:			; <UNDEFINED> instruction: 0xf7ff460f
    3bd8:			; <UNDEFINED> instruction: 0xf110ffa7
    3bdc:			; <UNDEFINED> instruction: 0xf1414400
    3be0:	cfstr32cs	mvfx0, [r1, #-0]
    3be4:	stccs	15, cr11, [r0], {8}
    3be8:	lfmlt	f5, 3, [r8]
    3bec:	mrc	7, 4, APSR_nzcv, cr0, cr13, {7}
    3bf0:	strtcs	r4, [r2], #-2309	; 0xfffff6fb
    3bf4:	ldrbtmi	r4, [r9], #-1587	; 0xfffff9cd
    3bf8:	andvs	r4, r4, sl, lsr r6
    3bfc:	stmdbmi	r3, {r3, fp, sp, lr}
    3c00:			; <UNDEFINED> instruction: 0xf7fd4479
    3c04:	svclt	0x0000edc4
    3c08:	andeq	r5, r1, lr, lsl #8
    3c0c:	andeq	r3, r0, r4, asr #30
    3c10:			; <UNDEFINED> instruction: 0x4605b538
    3c14:			; <UNDEFINED> instruction: 0xf7ff460c
    3c18:			; <UNDEFINED> instruction: 0xf500ffdb
    3c1c:			; <UNDEFINED> instruction: 0xf5b34300
    3c20:	andle	r3, r1, #128, 30	; 0x200
    3c24:	lfmlt	f3, 1, [r8, #-0]
    3c28:	mrc	7, 3, APSR_nzcv, cr2, cr13, {7}
    3c2c:	strtmi	r4, [r2], -r5, lsl #18
    3c30:	ldrbtmi	r2, [r9], #-1058	; 0xfffffbde
    3c34:	andvs	r4, r4, fp, lsr #12
    3c38:	stmdbmi	r3, {r3, fp, sp, lr}
    3c3c:			; <UNDEFINED> instruction: 0xf7fd4479
    3c40:	svclt	0x0000eda6
    3c44:	ldrdeq	r5, [r1], -r2
    3c48:	andeq	r3, r0, r8, lsl #30
    3c4c:			; <UNDEFINED> instruction: 0xf7ff220a
    3c50:	svclt	0x0000bb9f
    3c54:			; <UNDEFINED> instruction: 0xf7ff2210
    3c58:	svclt	0x0000bb9b
    3c5c:	blmi	8964e8 <__assert_fail@plt+0x8949e4>
    3c60:	ldrblt	r4, [r0, #1146]!	; 0x47a
    3c64:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    3c68:	strmi	r2, [r4], -r0, lsl #12
    3c6c:	ldmdavs	fp, {r0, r1, r2, r3, r9, sl, lr}
    3c70:			; <UNDEFINED> instruction: 0xf04f9301
    3c74:	strls	r0, [r0], -r0, lsl #6
    3c78:	mcr	7, 2, pc, cr10, cr13, {7}	; <UNPREDICTABLE>
    3c7c:	tstlt	r4, r6
    3c80:	mulcc	r0, r4, r9
    3c84:	ldmdami	r9, {r0, r1, r6, r8, fp, ip, sp, pc}
    3c88:	ldmdbmi	r9, {r0, r1, r5, r9, sl, lr}
    3c8c:	ldrbtmi	r4, [r8], #-1594	; 0xfffff9c6
    3c90:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    3c94:	mrc	7, 5, APSR_nzcv, cr8, cr13, {7}
    3c98:	strbtmi	r4, [r9], -r5, lsl #12
    3c9c:			; <UNDEFINED> instruction: 0xf7fd4620
    3ca0:	stmdavs	fp!, {r1, r2, r3, r4, r5, r6, r9, sl, fp, sp, lr, pc}
    3ca4:	blls	322d8 <__assert_fail@plt+0x307d4>
    3ca8:	rscle	r4, ip, r3, lsr #5
    3cac:			; <UNDEFINED> instruction: 0xf993b11b
    3cb0:	blcs	fcb8 <__assert_fail@plt+0xe1b4>
    3cb4:	bmi	3f8458 <__assert_fail@plt+0x3f6954>
    3cb8:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
    3cbc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3cc0:	subsmi	r9, sl, r1, lsl #22
    3cc4:	andlt	sp, r3, ip, lsl #2
    3cc8:	bmi	2f3490 <__assert_fail@plt+0x2f198c>
    3ccc:	ldrbtmi	r2, [sl], #-2850	; 0xfffff4de
    3cd0:	bicsle	r6, r8, r0, lsl r8
    3cd4:	strtmi	r4, [r3], -r9, lsl #18
    3cd8:	ldrbtmi	r4, [r9], #-1594	; 0xfffff9c6
    3cdc:	ldcl	7, cr15, [r6, #-1012]	; 0xfffffc0c
    3ce0:	ldc	7, cr15, [r6, #-1012]!	; 0xfffffc0c
    3ce4:	andeq	r5, r1, r4, lsr #3
    3ce8:	andeq	r0, r0, r8, asr #3
    3cec:	andeq	r5, r1, r6, ror r3
    3cf0:			; <UNDEFINED> instruction: 0x00003eb4
    3cf4:	andeq	r5, r1, sl, asr #2
    3cf8:	andeq	r5, r1, r6, lsr r3
    3cfc:	andeq	r3, r0, sl, ror #28
    3d00:	blmi	8d6590 <__assert_fail@plt+0x8d4a8c>
    3d04:	ldrblt	r4, [r0, #1146]!	; 0x47a
    3d08:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    3d0c:	strmi	r2, [r4], -r0, lsl #12
    3d10:	ldmdavs	fp, {r0, r1, r2, r3, r9, sl, lr}
    3d14:			; <UNDEFINED> instruction: 0xf04f9301
    3d18:	strls	r0, [r0], -r0, lsl #6
    3d1c:	ldcl	7, cr15, [r8, #1012]!	; 0x3f4
    3d20:	tstlt	r4, r6
    3d24:	mulcc	r0, r4, r9
    3d28:	ldmdami	sl, {r0, r1, r6, r8, fp, ip, sp, pc}
    3d2c:	ldmdbmi	sl, {r0, r1, r5, r9, sl, lr}
    3d30:	ldrbtmi	r4, [r8], #-1594	; 0xfffff9c6
    3d34:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    3d38:	mcr	7, 3, pc, cr6, cr13, {7}	; <UNPREDICTABLE>
    3d3c:	andcs	r4, sl, #5242880	; 0x500000
    3d40:	strtmi	r4, [r0], -r9, ror #12
    3d44:	ldcl	7, cr15, [sl], #-1012	; 0xfffffc0c
    3d48:	stmiblt	fp, {r0, r1, r3, r5, fp, sp, lr}
    3d4c:	adcmi	r9, r3, #0, 22
    3d50:	tstlt	fp, fp, ror #1
    3d54:	mulcc	r0, r3, r9
    3d58:	mvnle	r2, r0, lsl #22
    3d5c:	blmi	3165a0 <__assert_fail@plt+0x314a9c>
    3d60:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3d64:	blls	5ddd4 <__assert_fail@plt+0x5c2d0>
    3d68:	qaddle	r4, sl, ip
    3d6c:	ldcllt	0, cr11, [r0, #12]!
    3d70:	blcs	8965a4 <__assert_fail@plt+0x894aa0>
    3d74:	ldmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    3d78:	stmdbmi	sl, {r0, r1, r2, r4, r6, r7, r8, ip, lr, pc}
    3d7c:	ldrtmi	r4, [sl], -r3, lsr #12
    3d80:			; <UNDEFINED> instruction: 0xf7fd4479
    3d84:			; <UNDEFINED> instruction: 0xf7fded04
    3d88:	svclt	0x0000ece4
    3d8c:	andeq	r5, r1, r0, lsl #2
    3d90:	andeq	r0, r0, r8, asr #3
    3d94:	ldrdeq	r5, [r1], -r2
    3d98:	andeq	r3, r0, r0, lsl lr
    3d9c:	andeq	r5, r1, r4, lsr #1
    3da0:	muleq	r1, r0, r2
    3da4:	andeq	r3, r0, r4, asr #27
    3da8:	blmi	8d6638 <__assert_fail@plt+0x8d4b34>
    3dac:	ldrblt	r4, [r0, #1146]!	; 0x47a
    3db0:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    3db4:	strmi	r2, [r4], -r0, lsl #12
    3db8:	ldmdavs	fp, {r0, r1, r2, r3, r9, sl, lr}
    3dbc:			; <UNDEFINED> instruction: 0xf04f9301
    3dc0:	strls	r0, [r0], -r0, lsl #6
    3dc4:	stc	7, cr15, [r4, #1012]!	; 0x3f4
    3dc8:	tstlt	r4, r6
    3dcc:	mulcc	r0, r4, r9
    3dd0:	ldmdami	sl, {r0, r1, r6, r8, fp, ip, sp, pc}
    3dd4:	ldmdbmi	sl, {r0, r1, r5, r9, sl, lr}
    3dd8:	ldrbtmi	r4, [r8], #-1594	; 0xfffff9c6
    3ddc:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    3de0:	mrc	7, 0, APSR_nzcv, cr2, cr13, {7}
    3de4:	andcs	r4, sl, #5242880	; 0x500000
    3de8:	strtmi	r4, [r0], -r9, ror #12
    3dec:	ldcl	7, cr15, [r2, #-1012]!	; 0xfffffc0c
    3df0:	stmiblt	fp, {r0, r1, r3, r5, fp, sp, lr}
    3df4:	adcmi	r9, r3, #0, 22
    3df8:	tstlt	fp, fp, ror #1
    3dfc:	mulcc	r0, r3, r9
    3e00:	mvnle	r2, r0, lsl #22
    3e04:	blmi	316648 <__assert_fail@plt+0x314b44>
    3e08:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3e0c:	blls	5de7c <__assert_fail@plt+0x5c378>
    3e10:	qaddle	r4, sl, ip
    3e14:	ldcllt	0, cr11, [r0, #12]!
    3e18:	blcs	89664c <__assert_fail@plt+0x894b48>
    3e1c:	ldmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    3e20:	stmdbmi	sl, {r0, r1, r2, r4, r6, r7, r8, ip, lr, pc}
    3e24:	ldrtmi	r4, [sl], -r3, lsr #12
    3e28:			; <UNDEFINED> instruction: 0xf7fd4479
    3e2c:			; <UNDEFINED> instruction: 0xf7fdecb0
    3e30:	svclt	0x0000ec90
    3e34:	andeq	r5, r1, r8, asr r0
    3e38:	andeq	r0, r0, r8, asr #3
    3e3c:	andeq	r5, r1, sl, lsr #4
    3e40:	andeq	r3, r0, r8, ror #26
    3e44:	strdeq	r4, [r1], -ip
    3e48:	andeq	r5, r1, r8, ror #3
    3e4c:	andeq	r3, r0, ip, lsl sp
    3e50:	blmi	6566b8 <__assert_fail@plt+0x654bb4>
    3e54:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
    3e58:	ldmpl	r3, {r0, r2, r7, ip, sp, pc}^
    3e5c:	strbtmi	r4, [r9], -ip, lsl #12
    3e60:	ldmdavs	fp, {r0, r2, r9, sl, lr}
    3e64:			; <UNDEFINED> instruction: 0xf04f9303
    3e68:			; <UNDEFINED> instruction: 0xf7ff0300
    3e6c:	orrslt	pc, r0, r7, lsl #27
    3e70:	stcl	7, cr15, [lr, #-1012]	; 0xfffffc0c
    3e74:	ldrbtmi	r4, [sl], #-2577	; 0xfffff5ef
    3e78:	ldmdavs	r0, {r0, r1, fp, sp, lr}
    3e7c:	ldmdbmi	r0, {r0, r1, r3, r5, r8, ip, sp, pc}
    3e80:	strtmi	r4, [r2], -fp, lsr #12
    3e84:			; <UNDEFINED> instruction: 0xf7fd4479
    3e88:	stmdbmi	lr, {r1, r7, sl, fp, sp, lr, pc}
    3e8c:	strtmi	r4, [r2], -fp, lsr #12
    3e90:			; <UNDEFINED> instruction: 0xf7fd4479
    3e94:	bmi	33f584 <__assert_fail@plt+0x33da80>
    3e98:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    3e9c:	ldrdeq	lr, [r0, -sp]
    3ea0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3ea4:	subsmi	r9, sl, r3, lsl #22
    3ea8:	andlt	sp, r5, r1, lsl #2
    3eac:			; <UNDEFINED> instruction: 0xf7fdbd30
    3eb0:	svclt	0x0000ec50
    3eb4:			; <UNDEFINED> instruction: 0x00014fb0
    3eb8:	andeq	r0, r0, r8, asr #3
    3ebc:	andeq	r5, r1, lr, lsl #3
    3ec0:	andeq	r3, r0, r0, asr #25
    3ec4:			; <UNDEFINED> instruction: 0x00003cb4
    3ec8:	andeq	r4, r1, sl, ror #30
    3ecc:			; <UNDEFINED> instruction: 0x460cb510
    3ed0:			; <UNDEFINED> instruction: 0xf7ff4611
    3ed4:	ldc	14, cr15, [pc, #780]	; 41e8 <__assert_fail@plt+0x26e4>
    3ed8:	vmov.f64	d22, #216	; 0xbec00000 -0.375
    3edc:	vcvt.f64.s32	d7, s0
    3ee0:	vstr	d21, [r4, #924]	; 0x39c
    3ee4:	vadd.f32	s14, s0, s0
    3ee8:	vnmul.f64	d0, d0, d5
    3eec:	vmov.f64	d0, #214	; 0xbeb00000 -0.3437500
    3ef0:	vstr	d0, [r4, #768]	; 0x300
    3ef4:	vldrlt	s0, [r0, #-4]
    3ef8:	andeq	r0, r0, r0
    3efc:	smlawbmi	lr, r0, r4, r8
    3f00:	rsbsmi	pc, r0, #0, 8
    3f04:			; <UNDEFINED> instruction: 0xf5b24603
    3f08:			; <UNDEFINED> instruction: 0xf1014f80
    3f0c:	push	{r2, sl, fp}
    3f10:	svclt	0x00044ff0
    3f14:			; <UNDEFINED> instruction: 0xf04f460a
    3f18:			; <UNDEFINED> instruction: 0xf1010a64
    3f1c:			; <UNDEFINED> instruction: 0xf1010901
    3f20:			; <UNDEFINED> instruction: 0xf1010802
    3f24:			; <UNDEFINED> instruction: 0xf1010e03
    3f28:			; <UNDEFINED> instruction: 0xf1010705
    3f2c:			; <UNDEFINED> instruction: 0xf1010606
    3f30:			; <UNDEFINED> instruction: 0xf1010507
    3f34:			; <UNDEFINED> instruction: 0xf1010408
    3f38:	svclt	0x00080009
    3f3c:	blge	2c1f4c <__assert_fail@plt+0x2c0448>
    3f40:			; <UNDEFINED> instruction: 0xf5b2d03f
    3f44:	svclt	0x00024f20
    3f48:			; <UNDEFINED> instruction: 0xf04f460a
    3f4c:			; <UNDEFINED> instruction: 0xf8020a6c
    3f50:	eorsle	sl, r6, sl, lsl #22
    3f54:	svcpl	0x0000f5b2
    3f58:	strmi	fp, [sl], -r2, lsl #30
    3f5c:	beq	19000a0 <__assert_fail@plt+0x18fe59c>
    3f60:	blge	2c1f70 <__assert_fail@plt+0x2c046c>
    3f64:			; <UNDEFINED> instruction: 0xf5b2d02d
    3f68:	svclt	0x00024fc0
    3f6c:			; <UNDEFINED> instruction: 0xf04f460a
    3f70:			; <UNDEFINED> instruction: 0xf8020a62
    3f74:	eorle	sl, r4, sl, lsl #22
    3f78:	svcmi	0x0040f5b2
    3f7c:	strmi	fp, [sl], -r2, lsl #30
    3f80:	beq	1d000c4 <__assert_fail@plt+0x1cfe5c0>
    3f84:	blge	2c1f94 <__assert_fail@plt+0x2c0490>
    3f88:			; <UNDEFINED> instruction: 0xf5b2d01b
    3f8c:	svclt	0x00025f80
    3f90:			; <UNDEFINED> instruction: 0xf04f460a
    3f94:			; <UNDEFINED> instruction: 0xf8020a70
    3f98:	andsle	sl, r2, sl, lsl #22
    3f9c:	svcmi	0x0000f5b2
    3fa0:	strmi	fp, [sl], -r2, lsl #30
    3fa4:	beq	b800e8 <__assert_fail@plt+0xb7e5e4>
    3fa8:	blge	2c1fb8 <__assert_fail@plt+0x2c04b4>
    3fac:	strmi	sp, [r2], -r9
    3fb0:	strtmi	r4, [ip], -r0, lsr #12
    3fb4:			; <UNDEFINED> instruction: 0x463e4635
    3fb8:	ldrbtmi	r4, [r4], r7, ror #12
    3fbc:	strbmi	r4, [r8], r6, asr #13
    3fc0:			; <UNDEFINED> instruction: 0xf4134689
    3fc4:			; <UNDEFINED> instruction: 0xf0037f80
    3fc8:	svclt	0x00140a40
    3fcc:	bleq	1cc0110 <__assert_fail@plt+0x1cbe60c>
    3fd0:	bleq	b80114 <__assert_fail@plt+0xb7e610>
    3fd4:	svceq	0x0080f013
    3fd8:	andlt	pc, r0, r9, lsl #17
    3fdc:			; <UNDEFINED> instruction: 0xf04fbf14
    3fe0:			; <UNDEFINED> instruction: 0xf04f0977
    3fe4:			; <UNDEFINED> instruction: 0xf413092d
    3fe8:			; <UNDEFINED> instruction: 0xf8886f00
    3fec:	eorsle	r9, pc, r0
    3ff0:	svceq	0x0000f1ba
    3ff4:			; <UNDEFINED> instruction: 0xf04fbf14
    3ff8:			; <UNDEFINED> instruction: 0xf04f0873
    3ffc:			; <UNDEFINED> instruction: 0xf0130853
    4000:			; <UNDEFINED> instruction: 0xf88e0f20
    4004:	svclt	0x00148000
    4008:	cdpeq	0, 7, cr15, cr2, cr15, {2}
    400c:	cdpeq	0, 2, cr15, cr13, cr15, {2}
    4010:	svceq	0x0010f013
    4014:	and	pc, r0, ip, lsl #17
    4018:	stceq	0, cr15, [r8], {3}
    401c:			; <UNDEFINED> instruction: 0xf04fbf14
    4020:			; <UNDEFINED> instruction: 0xf04f0e77
    4024:			; <UNDEFINED> instruction: 0xf4130e2d
    4028:			; <UNDEFINED> instruction: 0xf8876f80
    402c:	eorsle	lr, r1, r0
    4030:	svceq	0x0000f1bc
    4034:			; <UNDEFINED> instruction: 0x2773bf14
    4038:			; <UNDEFINED> instruction: 0xf0132753
    403c:	eorsvc	r0, r7, r4, lsl #30
    4040:	uhadd16cs	fp, r2, r4
    4044:			; <UNDEFINED> instruction: 0xf013262d
    4048:	eorvc	r0, lr, r2, lsl #30
    404c:	streq	pc, [r1, #-3]
    4050:	uhadd16cs	fp, r7, r4
    4054:	eorvc	r2, r6, sp, lsr #12
    4058:	ldrle	r0, [r1, #-1436]	; 0xfffffa64
    405c:	svclt	0x00142d00
    4060:	cmpcs	r4, #116, 6	; 0xd0000001
    4064:	movwcs	r7, #3
    4068:	andsvc	r4, r3, r8, lsl #12
    406c:	svchi	0x00f0e8bd
    4070:	svceq	0x0000f1ba
    4074:			; <UNDEFINED> instruction: 0xf04fbf14
    4078:			; <UNDEFINED> instruction: 0xf04f0878
    407c:	ldr	r0, [lr, sp, lsr #16]!
    4080:	svclt	0x00142d00
    4084:			; <UNDEFINED> instruction: 0x232d2378
    4088:	movwcs	r7, #3
    408c:	andsvc	r4, r3, r8, lsl #12
    4090:	svchi	0x00f0e8bd
    4094:	svceq	0x0000f1bc
    4098:			; <UNDEFINED> instruction: 0x2778bf14
    409c:	strb	r2, [ip, sp, lsr #14]
    40a0:	svcmi	0x00f0e92d
    40a4:			; <UNDEFINED> instruction: 0xf04fb097
    40a8:	stmib	sp, {r0, sl, fp}^
    40ac:	bmi	1f8ccd4 <__assert_fail@plt+0x1f8b1d0>
    40b0:	ldrbtmi	r4, [sl], #-2942	; 0xfffff482
    40b4:			; <UNDEFINED> instruction: 0x078258d3
    40b8:			; <UNDEFINED> instruction: 0xf10dbf54
    40bc:			; <UNDEFINED> instruction: 0xf10d082c
    40c0:	ldmdavs	fp, {r0, r2, r3, r5, r9, sl, fp}
    40c4:			; <UNDEFINED> instruction: 0xf04f9315
    40c8:	svclt	0x00450300
    40cc:	stmdaeq	ip!, {r0, r2, r3, r8, ip, sp, lr, pc}
    40d0:	strbmi	r2, [r6], r0, lsr #6
    40d4:	eorcc	pc, ip, sp, lsl #17
    40d8:			; <UNDEFINED> instruction: 0xf1a3230a
    40dc:			; <UNDEFINED> instruction: 0xf1c30120
    40e0:	blx	b04968 <__assert_fail@plt+0xb02e64>
    40e4:	blx	3408f4 <__assert_fail@plt+0x33edf0>
    40e8:	tstmi	r5, #4194304	; 0x400000	; <UNPREDICTABLE>
    40ec:	andne	lr, r8, #3620864	; 0x374000
    40f0:	vst1.8	{d15-d16}, [r3], ip
    40f4:	svclt	0x000842aa
    40f8:			; <UNDEFINED> instruction: 0xf0c042a1
    40fc:	movwcc	r8, #41099	; 0xa08b
    4100:	mvnle	r2, r6, asr #22
    4104:			; <UNDEFINED> instruction: 0xf64c223c
    4108:			; <UNDEFINED> instruction: 0xf6cc45cd
    410c:			; <UNDEFINED> instruction: 0xf04f45cc
    4110:			; <UNDEFINED> instruction: 0xf1a231ff
    4114:	blx	fe94659e <__assert_fail@plt+0xfe944a9a>
    4118:	blx	5d528 <__assert_fail@plt+0x5ba24>
    411c:	blx	8312c <__assert_fail@plt+0x81628>
    4120:	vmlals.f16	s30, s18, s18	; <UNPREDICTABLE>
    4124:			; <UNDEFINED> instruction: 0x0c09ea4c
    4128:			; <UNDEFINED> instruction: 0xf1c24c61
    412c:	svcls	0x00090920
    4130:			; <UNDEFINED> instruction: 0xf909fa21
    4134:	b	131532c <__assert_fail@plt+0x1313828>
    4138:	stmiaeq	sp!, {r0, r3, sl, fp}^
    413c:	stmdbeq	r0!, {r1, r6, r7, r8, ip, sp, lr, pc}
    4140:	blx	19438c <__assert_fail@plt+0x192888>
    4144:	vmlals.f16	s30, s16, s18	; <UNPREDICTABLE>
    4148:	andge	pc, r4, r5, lsl r9	; <UNPREDICTABLE>
    414c:	streq	lr, [ip, #-2599]	; 0xfffff5d9
    4150:	streq	lr, [r1], #-2598	; 0xfffff5da
    4154:			; <UNDEFINED> instruction: 0xf1ba40d6
    4158:	svclt	0x000c0f42
    415c:			; <UNDEFINED> instruction: 0xf0002100
    4160:	bcc	80456c <__assert_fail@plt+0x802a68>
    4164:	streq	lr, [r9], -r6, asr #20
    4168:	vpmax.s8	d15, d2, d23
    416c:	andge	pc, r0, lr, lsl #17
    4170:	stmdbcs	r0, {r1, r2, r4, r8, r9, lr}
    4174:	addhi	pc, r4, r0
    4178:	tsteq	r3, lr, lsl #2	; <UNPREDICTABLE>
    417c:			; <UNDEFINED> instruction: 0xf88e2269
    4180:	subcs	r2, r2, #1
    4184:	andcs	pc, r2, lr, lsl #17
    4188:	andvc	r2, sl, r0, lsl #4
    418c:	andeq	lr, r5, #84, 20	; 0x54000
    4190:			; <UNDEFINED> instruction: 0xf1a3d04a
    4194:			; <UNDEFINED> instruction: 0xf1c30114
    4198:	blx	905e70 <__assert_fail@plt+0x90436c>
    419c:	blx	1809a8 <__assert_fail@plt+0x17eea4>
    41a0:	blcc	d41dc4 <__assert_fail@plt+0xd402c0>
    41a4:	blx	954e94 <__assert_fail@plt+0x953390>
    41a8:	blx	980dbc <__assert_fail@plt+0x97f2b8>
    41ac:	tstmi	sl, #1073741824	; 0x40000000	; <UNPREDICTABLE>
    41b0:	ldrble	r0, [r3, #-1859]	; 0xfffff8bd
    41b4:			; <UNDEFINED> instruction: 0xf04f1d50
    41b8:			; <UNDEFINED> instruction: 0xf1410300
    41bc:	andcs	r0, sl, #0, 2
    41c0:	cdp2	0, 11, cr15, cr10, cr2, {0}
    41c4:	movwcs	r2, #522	; 0x20a
    41c8:	strmi	r4, [fp], r2, lsl #13
    41cc:	cdp2	0, 11, cr15, cr4, cr2, {0}
    41d0:	subsle	r4, r8, r3, lsl r3
    41d4:	movweq	lr, #47706	; 0xba5a
    41d8:			; <UNDEFINED> instruction: 0xf7fdd026
    41dc:	stmdacs	r0, {r2, r4, r5, sl, fp, sp, lr, pc}
    41e0:	stmdavs	r2, {r0, r2, r3, r4, r6, ip, lr, pc}
    41e4:	subsle	r2, r7, r0, lsl #20
    41e8:	mulcc	r0, r2, r9
    41ec:	bmi	c72620 <__assert_fail@plt+0xc70b1c>
    41f0:	cfstrsge	mvf4, [sp], {122}	; 0x7a
    41f4:			; <UNDEFINED> instruction: 0x23204d30
    41f8:	ldrbtmi	r9, [sp], #-514	; 0xfffffdfe
    41fc:	ldrmi	r4, [r9], -r0, lsr #12
    4200:			; <UNDEFINED> instruction: 0xf8cd2201
    4204:	stmib	sp, {r3, r4, pc}^
    4208:	strls	sl, [r1], -r4, lsl #22
    420c:			; <UNDEFINED> instruction: 0xf7fd9500
    4210:	ands	lr, r5, r8, ror #24
    4214:	andeq	pc, sl, #-1073741780	; 0xc000002c
    4218:	svcge	0x0075f47f
    421c:	movtcs	r9, #11784	; 0x2e08
    4220:	andcs	pc, r1, lr, lsl #17
    4224:	andcc	pc, r0, lr, lsl #17
    4228:			; <UNDEFINED> instruction: 0xac0d4a24
    422c:	stmib	sp, {r5, r8, r9, sp}^
    4230:	ldrbtmi	r6, [sl], #-2049	; 0xfffff7ff
    4234:	andls	r4, r0, #32, 12	; 0x2000000
    4238:	andcs	r4, r1, #26214400	; 0x1900000
    423c:	mrrc	7, 15, pc, r0, cr13	; <UNPREDICTABLE>
    4240:			; <UNDEFINED> instruction: 0xf7fd4620
    4244:	bmi	7bec4c <__assert_fail@plt+0x7bd148>
    4248:	ldrbtmi	r4, [sl], #-2840	; 0xfffff4e8
    424c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4250:	subsmi	r9, sl, r5, lsl fp
    4254:	andslt	sp, r7, r6, lsr #2
    4258:	svchi	0x00f0e8bd
    425c:	eorseq	pc, r2, r2, lsl r1	; <UNPREDICTABLE>
    4260:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    4264:	tsteq	r0, r1, asr #2	; <UNPREDICTABLE>
    4268:			; <UNDEFINED> instruction: 0xf0022264
    426c:	stmdbcs	r0, {r0, r2, r5, r6, r9, sl, fp, ip, sp, lr, pc}
    4270:	svclt	0x00084682
    4274:	strmi	r2, [fp], sl, lsl #16
    4278:	strcc	fp, [r1], -r8, lsl #30
    427c:	ldrb	sp, [r3, sl, lsr #3]
    4280:	tsteq	r1, lr, lsl #2	; <UNPREDICTABLE>
    4284:	ldrbmi	lr, [r0], -r0, lsl #15
    4288:	andcs	r4, sl, #93323264	; 0x5900000
    428c:			; <UNDEFINED> instruction: 0xf0022300
    4290:	pkhtbmi	pc, r2, r3, asr #28	; <UNPREDICTABLE>
    4294:	ldr	r4, [sp, fp, lsl #13]
    4298:	ldrbtmi	r4, [sl], #-2570	; 0xfffff5f6
    429c:	bmi	2be148 <__assert_fail@plt+0x2bc644>
    42a0:			; <UNDEFINED> instruction: 0xe7a6447a
    42a4:	b	15422a0 <__assert_fail@plt+0x154079c>
    42a8:	andeq	r4, r1, r2, asr sp
    42ac:	andeq	r0, r0, r8, asr #3
    42b0:	andeq	r3, r0, r8, lsr sl
    42b4:	andeq	r3, r0, r8, ror r9
    42b8:	andeq	r3, r0, sl, ror r9
    42bc:	andeq	r3, r0, lr, asr #18
    42c0:			; <UNDEFINED> instruction: 0x00014bba
    42c4:	andeq	r3, r0, lr, asr #17
    42c8:	andeq	r3, r0, r8, asr #17
    42cc:	suble	r2, r5, r0, lsl #16
    42d0:	mvnsmi	lr, #737280	; 0xb4000
    42d4:			; <UNDEFINED> instruction: 0xf9904698
    42d8:	orrlt	r3, r3, #0
    42dc:	vst3.32			; <UNDEFINED> instruction: 0xf482fab2
    42e0:	ldrmi	r4, [r7], -r9, lsl #13
    42e4:	stmdbcs	r0, {r2, r5, r6, r8, fp}
    42e8:	strcs	fp, [r1], #-3848	; 0xfffff0f8
    42ec:	svceq	0x0000f1b8
    42f0:	strcs	fp, [r1], #-3848	; 0xfffff0f8
    42f4:			; <UNDEFINED> instruction: 0x4605bb1c
    42f8:	strtmi	r2, [lr], -ip, lsr #22
    42fc:	svccs	0x0001f915
    4300:	bllt	b8368 <__assert_fail@plt+0xb6864>
    4304:	adcsmi	r4, r0, #48234496	; 0x2e00000
    4308:	bne	c78b74 <__assert_fail@plt+0xc77070>
    430c:	mcrrne	7, 12, r4, r3, cr0
    4310:			; <UNDEFINED> instruction: 0xf849d015
    4314:	strcc	r0, [r1], #-36	; 0xffffffdc
    4318:	mulcc	r0, r6, r9
    431c:			; <UNDEFINED> instruction: 0xf995b1bb
    4320:			; <UNDEFINED> instruction: 0xb1a33000
    4324:	ldmdble	r5, {r0, r1, r2, r5, r7, r9, lr}
    4328:	strtmi	r2, [r8], -ip, lsr #22
    432c:			; <UNDEFINED> instruction: 0xf915462e
    4330:	mvnle	r2, r1, lsl #30
    4334:	svclt	0x00082a00
    4338:	adcsmi	r4, r0, #48234496	; 0x2e00000
    433c:			; <UNDEFINED> instruction: 0xf04fd3e5
    4340:	pop	{r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}
    4344:	adcmi	r8, r7, #248, 6	; 0xe0000003
    4348:	ldrmi	sp, [r3], -r4, lsl #18
    434c:			; <UNDEFINED> instruction: 0x4620e7d4
    4350:	mvnshi	lr, #12386304	; 0xbd0000
    4354:	andeq	pc, r1, pc, rrx
    4358:	mvnshi	lr, #12386304	; 0xbd0000
    435c:	rscscc	pc, pc, pc, asr #32
    4360:	svclt	0x00004770
    4364:	ldrblt	fp, [r0, #-768]!	; 0xfffffd00
    4368:			; <UNDEFINED> instruction: 0xf990461c
    436c:	blx	fed58374 <__assert_fail@plt+0xfed56870>
    4370:	ldmdbeq	fp, {r0, r2, r7, r8, r9, ip, sp, lr, pc}^
    4374:	svclt	0x00082c00
    4378:	ldmiblt	r3, {r0, r8, r9, sp}
    437c:	addsmi	r6, r6, #2490368	; 0x260000
    4380:	stccs	8, cr13, [fp, #-60]!	; 0xffffffc4
    4384:	eorvs	fp, r3, r1, lsl pc
    4388:	bl	50394 <__assert_fail@plt+0x4e890>
    438c:	blne	fe4849ac <__assert_fail@plt+0xfe482ea8>
    4390:			; <UNDEFINED> instruction: 0xf7ff9b04
    4394:	stmdacs	r0, {r0, r1, r3, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    4398:	stmdavs	r3!, {r1, r8, sl, fp, ip, lr, pc}
    439c:	eorvs	r4, r3, r3, lsl #8
    43a0:			; <UNDEFINED> instruction: 0xf04fbd70
    43a4:	ldcllt	0, cr3, [r0, #-1020]!	; 0xfffffc04
    43a8:	rscscc	pc, pc, pc, asr #32
    43ac:	svclt	0x00004770
    43b0:	mvnsmi	lr, #737280	; 0xb4000
    43b4:			; <UNDEFINED> instruction: 0xf381fab1
    43b8:	bcs	692c <__assert_fail@plt+0x4e28>
    43bc:	movwcs	fp, #7944	; 0x1f08
    43c0:	svclt	0x00082800
    43c4:	blcs	cfd0 <__assert_fail@plt+0xb4cc>
    43c8:			; <UNDEFINED> instruction: 0xf990d13d
    43cc:	strmi	r3, [r0], r0
    43d0:	pkhbtmi	r4, r9, r6, lsl #12
    43d4:	strcs	r4, [r1, -r4, lsl #12]
    43d8:			; <UNDEFINED> instruction: 0x4625b31b
    43dc:			; <UNDEFINED> instruction: 0xf1042b2c
    43e0:	strbmi	r0, [r0], -r1, lsl #8
    43e4:	mulcs	r0, r4, r9
    43e8:	eorle	r4, r1, r0, lsr #13
    43ec:	strtmi	fp, [r5], -r2, ror #19
    43f0:	bl	fe954e98 <__assert_fail@plt+0xfe953394>
    43f4:	eorle	r0, r2, #0, 2
    43f8:	stmdacs	r0, {r4, r5, r7, r8, r9, sl, lr}
    43fc:	movweq	pc, #28672	; 0x7000	; <UNPREDICTABLE>
    4400:	rsceq	lr, r0, #323584	; 0x4f000
    4404:	vpmax.u8	d15, d3, d7
    4408:			; <UNDEFINED> instruction: 0xf819db0c
    440c:	movwmi	r1, #45058	; 0xb002
    4410:	andcc	pc, r2, r9, lsl #16
    4414:	mulcc	r0, r5, r9
    4418:			; <UNDEFINED> instruction: 0xf994b11b
    441c:	blcs	10424 <__assert_fail@plt+0xe920>
    4420:	ldrdcs	sp, [r0], -fp
    4424:	mvnshi	lr, #12386304	; 0xbd0000
    4428:	ldrmi	r1, [r3], -ip, ror #24
    442c:	ldrb	r4, [r4, r0, lsl #13]
    4430:	svclt	0x00082a00
    4434:	adcmi	r4, r8, #38797312	; 0x2500000
    4438:	smlatbeq	r0, r5, fp, lr
    443c:			; <UNDEFINED> instruction: 0xf04fd3dc
    4440:	pop	{r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}
    4444:			; <UNDEFINED> instruction: 0xf06f83f8
    4448:			; <UNDEFINED> instruction: 0xe7eb0015
    444c:			; <UNDEFINED> instruction: 0xf381fab1
    4450:	bcs	69c4 <__assert_fail@plt+0x4ec0>
    4454:	movwcs	fp, #7944	; 0x1f08
    4458:	svclt	0x00082800
    445c:	bllt	ff0cd068 <__assert_fail@plt+0xff0cb564>
    4460:	mvnsmi	lr, sp, lsr #18
    4464:			; <UNDEFINED> instruction: 0xf9904606
    4468:	ldrmi	r3, [r7], -r0
    446c:	strmi	r4, [r4], -r8, lsl #13
    4470:	strtmi	fp, [r5], -fp, ror #3
    4474:			; <UNDEFINED> instruction: 0xf1042b2c
    4478:	ldrtmi	r0, [r0], -r1, lsl #8
    447c:	mulcs	r0, r4, r9
    4480:	andsle	r4, fp, r6, lsr #12
    4484:			; <UNDEFINED> instruction: 0x4625b9b2
    4488:	bl	fe954f30 <__assert_fail@plt+0xfe95342c>
    448c:	andsle	r0, ip, #0, 2
    4490:	stmdacs	r0, {r3, r4, r5, r7, r8, r9, sl, lr}
    4494:			; <UNDEFINED> instruction: 0xf8d8db0c
    4498:	tstmi	r8, #0
    449c:	andeq	pc, r0, r8, asr #17
    44a0:	mulcc	r0, r5, r9
    44a4:			; <UNDEFINED> instruction: 0xf994b11b
    44a8:	blcs	104b0 <__assert_fail@plt+0xe9ac>
    44ac:	andcs	sp, r0, r1, ror #3
    44b0:	ldrhhi	lr, [r0, #141]!	; 0x8d
    44b4:	ldrmi	r1, [r3], -ip, ror #24
    44b8:	ldrb	r4, [sl, r6, lsl #12]
    44bc:	svclt	0x00082a00
    44c0:	adcmi	r4, r8, #38797312	; 0x2500000
    44c4:	smlatbeq	r0, r5, fp, lr
    44c8:			; <UNDEFINED> instruction: 0xf04fd3e2
    44cc:	pop	{r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}
    44d0:			; <UNDEFINED> instruction: 0xf06f81f0
    44d4:			; <UNDEFINED> instruction: 0x47700015
    44d8:	mvnsmi	lr, #737280	; 0xb4000
    44dc:	bmi	f55d38 <__assert_fail@plt+0xf54234>
    44e0:	blmi	f55d60 <__assert_fail@plt+0xf5425c>
    44e4:	ldrbtmi	fp, [sl], #-133	; 0xffffff7b
    44e8:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    44ec:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    44f0:			; <UNDEFINED> instruction: 0xf04f9303
    44f4:			; <UNDEFINED> instruction: 0xf8cd0300
    44f8:	tstlt	r8, #8
    44fc:	strmi	r6, [r4], -lr
    4500:	strmi	r6, [r8], lr, lsr #32
    4504:	b	142500 <__assert_fail@plt+0x1409fc>
    4508:	andls	pc, r0, r0, asr #17
    450c:			; <UNDEFINED> instruction: 0xf9944607
    4510:	blcs	e90518 <__assert_fail@plt+0xe8ea14>
    4514:	stmdbge	r2, {r1, r5, ip, lr, pc}
    4518:	strtmi	r2, [r0], -sl, lsl #4
    451c:			; <UNDEFINED> instruction: 0xf7fd9101
    4520:			; <UNDEFINED> instruction: 0xf8c8e88e
    4524:	eorvs	r0, r8, r0
    4528:	bllt	1a1e610 <__assert_fail@plt+0x1a1cb0c>
    452c:	blcs	2b13c <__assert_fail@plt+0x29638>
    4530:	adcmi	fp, r3, #24, 30	; 0x60
    4534:			; <UNDEFINED> instruction: 0xf993d028
    4538:	stmdbls	r1, {sp}
    453c:	eorle	r2, r6, sl, lsr sl
    4540:	eorle	r2, r9, sp, lsr #20
    4544:	bmi	94c54c <__assert_fail@plt+0x94aa48>
    4548:	ldrbtmi	r4, [sl], #-2851	; 0xfffff4dd
    454c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4550:	subsmi	r9, sl, r3, lsl #22
    4554:	andlt	sp, r5, fp, lsr r1
    4558:	mvnshi	lr, #12386304	; 0xbd0000
    455c:	stmdbge	r2, {r0, sl, ip, sp}
    4560:	strtmi	r2, [r0], -sl, lsl #4
    4564:	stmda	sl!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4568:	ldmdavs	fp!, {r3, r5, sp, lr}
    456c:	stmdals	r2, {r0, r1, r5, r6, r8, fp, ip, sp, pc}
    4570:			; <UNDEFINED> instruction: 0xf990b150
    4574:	blne	1057c <__assert_fail@plt+0xea78>
    4578:			; <UNDEFINED> instruction: 0xf080fab0
    457c:	blcs	6a84 <__assert_fail@plt+0x4f80>
    4580:	andcs	fp, r1, r8, lsl pc
    4584:	sbcsle	r2, sp, r0, lsl #16
    4588:	rscscc	pc, pc, pc, asr #32
    458c:			; <UNDEFINED> instruction: 0xf993e7db
    4590:	stmdblt	sl, {r0, sp}
    4594:	ldrb	r6, [r6, lr, lsr #32]
    4598:	andcs	r1, sl, #92, 24	; 0x5c00
    459c:	eorsvs	r2, fp, r0, lsl #6
    45a0:	movwls	r4, #9760	; 0x2620
    45a4:	stmda	sl, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    45a8:	ldmdavs	fp!, {r3, r5, sp, lr}
    45ac:	mvnle	r2, r0, lsl #22
    45b0:	blcs	2b1c0 <__assert_fail@plt+0x296bc>
    45b4:			; <UNDEFINED> instruction: 0xf993d0e8
    45b8:	blne	6cc5c0 <__assert_fail@plt+0x6caabc>
    45bc:			; <UNDEFINED> instruction: 0xf383fab3
    45c0:	bcs	6b34 <__assert_fail@plt+0x5030>
    45c4:	movwcs	fp, #7960	; 0x1f18
    45c8:	adcsle	r2, fp, r0, lsl #22
    45cc:			; <UNDEFINED> instruction: 0xf7fde7dc
    45d0:	svclt	0x0000e8c0
    45d4:	andeq	r4, r1, lr, lsl r9
    45d8:	andeq	r0, r0, r8, asr #3
    45dc:			; <UNDEFINED> instruction: 0x000148ba
    45e0:	mvnsmi	lr, #737280	; 0xb4000
    45e4:	stcmi	14, cr1, [sl], #-12
    45e8:	bmi	ab0804 <__assert_fail@plt+0xaaed00>
    45ec:	movwcs	fp, #7960	; 0x1f18
    45f0:	stmdbcs	r0, {r2, r3, r4, r5, r6, sl, lr}
    45f4:	movwcs	fp, #3848	; 0xf08
    45f8:	ldmdavs	r2, {r1, r5, r7, fp, ip, lr}
    45fc:			; <UNDEFINED> instruction: 0xf04f9203
    4600:	blcs	4e08 <__assert_fail@plt+0x3304>
    4604:	svcge	0x0001d03f
    4608:	strmi	sl, [sp], -r2, lsl #28
    460c:	blx	fed7c660 <__assert_fail@plt+0xfed7ab5c>
    4610:	ldmdbeq	fp, {r0, r2, r7, r8, r9, ip, sp, lr, pc}^
    4614:	svclt	0x00082c00
    4618:	strbmi	r2, [r1, #769]	; 0x301
    461c:			; <UNDEFINED> instruction: 0xf043bf18
    4620:	bllt	8c522c <__assert_fail@plt+0x8c3728>
    4624:	strtmi	r4, [r9], -sl, asr #12
    4628:			; <UNDEFINED> instruction: 0xf7fd4620
    462c:	ldmiblt	r0!, {r1, r6, r9, fp, sp, lr, pc}^
    4630:	andeq	lr, r9, r4, lsl #22
    4634:	ldrtmi	r4, [r9], -r5, asr #8
    4638:	mrc2	7, 2, pc, cr14, cr14, {7}
    463c:			; <UNDEFINED> instruction: 0x46044631
    4640:			; <UNDEFINED> instruction: 0xf7fe4628
    4644:	ldmib	sp, {r0, r3, r4, r6, r9, sl, fp, ip, sp, lr, pc}^
    4648:	bl	66a654 <__assert_fail@plt+0x668b50>
    464c:	strmi	r0, [r5], -r8, lsl #6
    4650:	blcs	78684 <__assert_fail@plt+0x76b80>
    4654:			; <UNDEFINED> instruction: 0xb11cd1db
    4658:	mulcc	r0, r4, r9
    465c:	andle	r2, r4, pc, lsr #22
    4660:			; <UNDEFINED> instruction: 0xf995b12d
    4664:	blcs	bd066c <__assert_fail@plt+0xbceb68>
    4668:	ldrdcs	sp, [r1], -r1
    466c:	andcs	lr, r0, r0
    4670:	blmi	216e9c <__assert_fail@plt+0x215398>
    4674:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4678:	blls	de6e8 <__assert_fail@plt+0xdcbe4>
    467c:	qaddle	r4, sl, r4
    4680:	pop	{r0, r2, ip, sp, pc}
    4684:			; <UNDEFINED> instruction: 0x461883f0
    4688:			; <UNDEFINED> instruction: 0xf7fde7f2
    468c:	svclt	0x0000e862
    4690:	andeq	r4, r1, r4, lsl r8
    4694:	andeq	r0, r0, r8, asr #3
    4698:	muleq	r1, r0, r7
    469c:	mvnsmi	lr, #737280	; 0xb4000
    46a0:	movweq	lr, #6736	; 0x1a50
    46a4:	strmi	sp, [ip], -r5, lsr #32
    46a8:			; <UNDEFINED> instruction: 0x46054616
    46ac:	cmnlt	r1, #56, 6	; 0xe0000000
    46b0:	ldmdb	r6, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    46b4:	addsmi	r4, lr, #201326595	; 0xc000003
    46b8:	svclt	0x00884607
    46bc:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    46c0:	bl	1ba718 <__assert_fail@plt+0x1b8c14>
    46c4:			; <UNDEFINED> instruction: 0xf1090900
    46c8:			; <UNDEFINED> instruction: 0xf7fd0001
    46cc:	strmi	lr, [r0], ip, lsr #17
    46d0:	strtmi	fp, [r9], -r0, ror #2
    46d4:			; <UNDEFINED> instruction: 0xf7fd463a
    46d8:	bl	23e750 <__assert_fail@plt+0x23cc4c>
    46dc:	ldrtmi	r0, [r2], -r7
    46e0:			; <UNDEFINED> instruction: 0xf7fd4621
    46e4:	movwcs	lr, #2070	; 0x816
    46e8:	andcc	pc, r9, r8, lsl #16
    46ec:	pop	{r6, r9, sl, lr}
    46f0:	stmdami	r8, {r3, r4, r5, r6, r7, r8, r9, pc}
    46f4:	mvnsmi	lr, #12386304	; 0xbd0000
    46f8:			; <UNDEFINED> instruction: 0xf7fd4478
    46fc:	strtmi	fp, [r0], -r1, lsr #16
    4700:	pop	{r0, r4, r9, sl, lr}
    4704:			; <UNDEFINED> instruction: 0xf7fc43f8
    4708:	pop	{r0, r3, r5, r6, r7, r8, r9, sl, fp, ip, sp, pc}
    470c:			; <UNDEFINED> instruction: 0xf7fd43f8
    4710:	svclt	0x0000b817
    4714:	andeq	r3, r0, ip, ror #9
    4718:			; <UNDEFINED> instruction: 0x460ab538
    471c:	strmi	r4, [ip], -r5, lsl #12
    4720:			; <UNDEFINED> instruction: 0x4608b119
    4724:	ldm	ip, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4728:	strtmi	r4, [r1], -r2, lsl #12
    472c:	pop	{r3, r5, r9, sl, lr}
    4730:			; <UNDEFINED> instruction: 0xf7ff4038
    4734:	svclt	0x0000bfb3
    4738:	tstcs	r1, lr, lsl #8
    473c:	addlt	fp, r5, r0, lsl r5
    4740:	ldrd	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    4744:			; <UNDEFINED> instruction: 0xf8dfab07
    4748:	strmi	ip, [r4], -r0, rrx
    474c:			; <UNDEFINED> instruction: 0xf85344fe
    4750:	stmdage	r2, {r2, r8, r9, fp, sp}
    4754:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
    4758:	ldrdgt	pc, [r0], -ip
    475c:	andgt	pc, ip, sp, asr #17
    4760:	stceq	0, cr15, [r0], {79}	; 0x4f
    4764:			; <UNDEFINED> instruction: 0xf7fd9301
    4768:	cdpne	8, 0, cr14, cr2, cr8, {7}
    476c:	strcs	fp, [r0], #-4024	; 0xfffff048
    4770:	strtmi	sp, [r0], -r7, lsl #22
    4774:			; <UNDEFINED> instruction: 0xf7ff9902
    4778:			; <UNDEFINED> instruction: 0x4604ff91
    477c:			; <UNDEFINED> instruction: 0xf7fc9802
    4780:	bmi	2c05b0 <__assert_fail@plt+0x2beaac>
    4784:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
    4788:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    478c:	subsmi	r9, sl, r3, lsl #22
    4790:	strtmi	sp, [r0], -r5, lsl #2
    4794:	pop	{r0, r2, ip, sp, pc}
    4798:	andlt	r4, r3, r0, lsl r0
    479c:			; <UNDEFINED> instruction: 0xf7fc4770
    47a0:	svclt	0x0000efd8
    47a4:			; <UNDEFINED> instruction: 0x000146b8
    47a8:	andeq	r0, r0, r8, asr #3
    47ac:	andeq	r4, r1, lr, ror r6
    47b0:	mvnsmi	lr, #737280	; 0xb4000
    47b4:	stmdavs	r6, {r0, r1, r2, r4, r9, sl, lr}
    47b8:	bmi	d56224 <__assert_fail@plt+0xd54720>
    47bc:	blmi	d709d0 <__assert_fail@plt+0xd6eecc>
    47c0:			; <UNDEFINED> instruction: 0xf996447a
    47c4:	ldmpl	r3, {lr}^
    47c8:	movwls	r6, #6171	; 0x181b
    47cc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    47d0:	eorsle	r2, r4, r0, lsl #24
    47d4:	strmi	r4, [r8], r5, lsl #12
    47d8:			; <UNDEFINED> instruction: 0x46394630
    47dc:	stmib	ip, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    47e0:			; <UNDEFINED> instruction: 0x56361834
    47e4:	suble	r2, ip, r0, lsl #28
    47e8:	svceq	0x0000f1b9
    47ec:	stmdami	sl!, {r0, r1, r4, r5, ip, lr, pc}
    47f0:	ldrbtmi	r4, [r8], #-1585	; 0xfffff9cf
    47f4:	ldmda	sl!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    47f8:	eorsle	r2, r5, r0, lsl #16
    47fc:	stmdbeq	r1, {r2, r8, ip, sp, lr, pc}
    4800:	movwcs	r4, #1641	; 0x669
    4804:	andvs	pc, r0, sp, lsl #17
    4808:			; <UNDEFINED> instruction: 0xf88d4648
    480c:			; <UNDEFINED> instruction: 0xf7fe3001
    4810:	stmdane	r3!, {r0, r1, r2, r3, r4, r7, r8, sl, fp, ip, sp, lr, pc}
    4814:	andeq	pc, r0, r8, asr #17
    4818:	mulcc	r1, r3, r9
    481c:	svclt	0x00181af6
    4820:	blcs	e02c <__assert_fail@plt+0xc528>
    4824:	strcs	fp, [r1], -r8, lsl #30
    4828:	andcc	fp, r2, lr, asr fp
    482c:	strtpl	r1, [r1], -r6, lsr #16
    4830:			; <UNDEFINED> instruction: 0x4638b119
    4834:	ldmda	sl, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4838:			; <UNDEFINED> instruction: 0x464cb318
    483c:	bmi	5dc8fc <__assert_fail@plt+0x5dadf8>
    4840:	ldrbtmi	r4, [sl], #-2836	; 0xfffff4ec
    4844:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4848:	subsmi	r9, sl, r1, lsl #22
    484c:			; <UNDEFINED> instruction: 0x4620d11e
    4850:	pop	{r0, r1, ip, sp, pc}
    4854:			; <UNDEFINED> instruction: 0x463983f0
    4858:			; <UNDEFINED> instruction: 0xf7fc4620
    485c:			; <UNDEFINED> instruction: 0xf8c8eef6
    4860:	strtmi	r0, [r0], #-0
    4864:	strb	r6, [sl, r8, lsr #32]!
    4868:			; <UNDEFINED> instruction: 0x46204639
    486c:	ldc2l	7, cr15, [r0, #-1016]!	; 0xfffffc08
    4870:	andeq	pc, r0, r8, asr #17
    4874:	strtpl	r1, [r1], -r6, lsr #16
    4878:			; <UNDEFINED> instruction: 0x4638b131
    487c:	ldmda	r6!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4880:	eorvs	fp, ip, r0, lsl r9
    4884:	ldrb	r2, [sl, r0, lsl #8]
    4888:	ldrb	r6, [r8, lr, lsr #32]
    488c:	svc	0x0060f7fc
    4890:	andeq	r4, r1, r4, asr #12
    4894:	andeq	r0, r0, r8, asr #3
    4898:	muleq	r0, r6, r3
    489c:	andeq	r4, r1, r2, asr #11
    48a0:			; <UNDEFINED> instruction: 0x4604b510
    48a4:	stmdacs	sl, {r0, sp, lr, pc}
    48a8:	strtmi	sp, [r0], -r6
    48ac:	stmda	sl!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    48b0:	mvnsle	r1, r3, asr #24
    48b4:	ldclt	0, cr2, [r0, #-4]
    48b8:	ldclt	0, cr2, [r0, #-0]
    48bc:	bmi	7318fc <__assert_fail@plt+0x72fdf8>
    48c0:	ldrbtmi	r4, [sl], #-2844	; 0xfffff4e4
    48c4:	addlt	fp, r3, r0, ror r5
    48c8:	ldcmi	8, cr5, [fp], {211}	; 0xd3
    48cc:	movwls	r6, #6171	; 0x181b
    48d0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    48d4:	ldrbtmi	r9, [ip], #-3335	; 0xfffff2f9
    48d8:	blmi	630d60 <__assert_fail@plt+0x62f25c>
    48dc:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    48e0:	ldrle	r0, [r9, #-475]	; 0xfffffe25
    48e4:	stmiapl	r4!, {r1, r2, r4, r8, r9, fp, lr}^
    48e8:	strtmi	sl, [sl], -r8, lsl #22
    48ec:	stmdavs	r0!, {r0, r8, sp}
    48f0:			; <UNDEFINED> instruction: 0xf7fc9300
    48f4:	stmdavs	r1!, {r3, r4, r5, r7, r8, r9, sl, fp, sp, lr, pc}
    48f8:			; <UNDEFINED> instruction: 0xf7fd200a
    48fc:	bmi	47eb7c <__assert_fail@plt+0x47d078>
    4900:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
    4904:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4908:	subsmi	r9, sl, r1, lsl #22
    490c:	andlt	sp, r3, lr, lsl #2
    4910:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    4914:	ldrbmi	fp, [r0, -r3]!
    4918:	strmi	r4, [r3], -r9, lsl #28
    491c:	tstcs	r1, sl, lsl #20
    4920:	ldrbtmi	r5, [sl], #-2468	; 0xfffff65c
    4924:			; <UNDEFINED> instruction: 0xf7fd6820
    4928:			; <UNDEFINED> instruction: 0xe7dde852
    492c:	svc	0x0010f7fc
    4930:	andeq	r4, r1, r2, asr #10
    4934:	andeq	r0, r0, r8, asr #3
    4938:	andeq	r4, r1, lr, lsr #10
    493c:	andeq	r4, r1, r0, ror r7
    4940:	ldrdeq	r0, [r0], -r4
    4944:	andeq	r4, r1, r2, lsl #10
    4948:	andeq	r3, r0, sl, ror #4
    494c:	ldrlt	fp, [r0, #-1039]	; 0xfffffbf1
    4950:	ldcmi	0, cr11, [r3], {130}	; 0x82
    4954:	ldmdbmi	r3, {r2, r8, r9, fp, sp, pc}
    4958:	ldmdami	r3, {r2, r3, r4, r5, r6, sl, lr}
    495c:	blcs	142ab0 <__assert_fail@plt+0x140fac>
    4960:	ldrbtmi	r5, [r8], #-2145	; 0xfffff79f
    4964:	stmdavs	r9, {r0, r4, sl, fp, lr}
    4968:			; <UNDEFINED> instruction: 0xf04f9101
    496c:	movwls	r0, #256	; 0x100
    4970:	stmdbpl	r4, {r0, r8, sp}
    4974:			; <UNDEFINED> instruction: 0xf7fc6820
    4978:	stmdavs	r1!, {r1, r2, r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}
    497c:			; <UNDEFINED> instruction: 0xf7fd200a
    4980:	bmi	2feaf8 <__assert_fail@plt+0x2fcff4>
    4984:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    4988:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    498c:	subsmi	r9, sl, r1, lsl #22
    4990:	andlt	sp, r2, r4, lsl #2
    4994:			; <UNDEFINED> instruction: 0x4010e8bd
    4998:	ldrbmi	fp, [r0, -r4]!
    499c:	mrc	7, 6, APSR_nzcv, cr8, cr12, {7}
    49a0:	andeq	r4, r1, ip, lsr #9
    49a4:	andeq	r0, r0, r8, asr #3
    49a8:	andeq	r4, r1, r2, lsr #9
    49ac:	ldrdeq	r0, [r0], -r4
    49b0:	andeq	r4, r1, lr, ror r4
    49b4:	mvnsmi	lr, sp, lsr #18
    49b8:	strmi	fp, [sp], -r4, lsl #1
    49bc:			; <UNDEFINED> instruction: 0x46044616
    49c0:			; <UNDEFINED> instruction: 0xf7fc9003
    49c4:	ldrcc	lr, [r0], #-4006	; 0xfffff05a
    49c8:	orrpl	pc, r0, #1325400064	; 0x4f000000
    49cc:	ldrmi	r2, [r9], -r0, lsl #14
    49d0:	strmi	r2, [r0], r1, lsl #4
    49d4:			; <UNDEFINED> instruction: 0xf8c84620
    49d8:	strls	r7, [r1], -r0
    49dc:			; <UNDEFINED> instruction: 0xf7fc9500
    49e0:	mcrne	14, 0, lr, cr3, cr2, {4}
    49e4:			; <UNDEFINED> instruction: 0xf5b3db0a
    49e8:	svclt	0x00a25f80
    49ec:			; <UNDEFINED> instruction: 0x2324463c
    49f0:	andcc	pc, r0, r8, asr #17
    49f4:	andlt	r4, r4, r0, lsr #12
    49f8:	ldrhhi	lr, [r0, #141]!	; 0x8d
    49fc:	ldrdmi	pc, [r0], -r8
    4a00:	tstcs	r6, #28, 18	; 0x70000
    4a04:	andcc	pc, r0, r8, asr #17
    4a08:			; <UNDEFINED> instruction: 0x463ce7f4
    4a0c:	svclt	0x0000e7f2
    4a10:	stmiavs	r1, {r1, r6, fp, sp, lr}^
    4a14:			; <UNDEFINED> instruction: 0x4614b530
    4a18:	bicslt	fp, r1, r5, lsl #1
    4a1c:			; <UNDEFINED> instruction: 0xf992b322
    4a20:			; <UNDEFINED> instruction: 0xf1003000
    4a24:	cfldrsmi	mvf0, [r2, #-64]	; 0xffffffc0
    4a28:			; <UNDEFINED> instruction: 0xf44f2b2f
    4a2c:	svclt	0x00085380
    4a30:	strtmi	r3, [r0], -r1, lsl #4
    4a34:	andne	lr, r1, #3358720	; 0x334000
    4a38:			; <UNDEFINED> instruction: 0x4619447d
    4a3c:	strls	r2, [r0, #-513]	; 0xfffffdff
    4a40:	stmda	lr, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4a44:	svclt	0x00b82800
    4a48:	blle	8da50 <__assert_fail@plt+0x8bf4c>
    4a4c:	svcpl	0x0080f5b0
    4a50:	strtmi	sp, [r0], -r2, lsl #20
    4a54:	ldclt	0, cr11, [r0, #-20]!	; 0xffffffec
    4a58:	svc	0x005af7fc
    4a5c:			; <UNDEFINED> instruction: 0x23242400
    4a60:	strtmi	r6, [r0], -r3
    4a64:	ldclt	0, cr11, [r0, #-20]!	; 0xffffffec
    4a68:	strtmi	r4, [r0], -ip, lsl #12
    4a6c:	ldclt	0, cr11, [r0, #-20]!	; 0xffffffec
    4a70:	andeq	r3, r0, ip, asr r1
    4a74:	addlt	fp, r4, r0, ror r5
    4a78:	bmi	c58340 <__assert_fail@plt+0xc5683c>
    4a7c:	ldrbtmi	r4, [lr], #-2865	; 0xfffff4cf
    4a80:	cfldrsmi	mvf4, [r1, #-488]!	; 0xfffffe18
    4a84:	ldmpl	r3, {r2, r4, r5, fp, sp, lr}^
    4a88:	ldmdavs	fp, {r0, r2, r3, r4, r5, r6, sl, lr}
    4a8c:			; <UNDEFINED> instruction: 0xf04f9303
    4a90:	mrslt	r0, SPSR_mon
    4a94:	blmi	ad7350 <__assert_fail@plt+0xad584c>
    4a98:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4a9c:	blls	deb0c <__assert_fail@plt+0xdd008>
    4aa0:	qdaddle	r4, sl, r9
    4aa4:	ldcllt	0, cr11, [r0, #-16]!
    4aa8:	ldrbtmi	r4, [r8], #-2089	; 0xfffff7d7
    4aac:	mrc	7, 5, APSR_nzcv, cr4, cr12, {7}
    4ab0:	strtmi	fp, [r2], -r0, lsl #3
    4ab4:			; <UNDEFINED> instruction: 0xf7fca902
    4ab8:	bls	c06f8 <__assert_fail@plt+0xbebf4>
    4abc:			; <UNDEFINED> instruction: 0xb12a4604
    4ac0:	ldrmi	r4, [r0], -r4, lsr #18
    4ac4:			; <UNDEFINED> instruction: 0xf7fc4479
    4ac8:	smlaltblt	lr, r0, r8, sp
    4acc:	ldrbtmi	r4, [fp], #-2850	; 0xfffff4de
    4ad0:	ldmdblt	ip!, {r2, r3, r4, sp, lr}
    4ad4:	bmi	84d6e4 <__assert_fail@plt+0x84bbe0>
    4ad8:	andsvs	r4, r3, sl, ror r4
    4adc:			; <UNDEFINED> instruction: 0xf64fe7da
    4ae0:	ldrshtvs	r7, [r4], -pc
    4ae4:	stcl	7, cr15, [lr, #1008]	; 0x3f0
    4ae8:			; <UNDEFINED> instruction: 0xf7fc4606
    4aec:	addmi	lr, r6, #1376	; 0x560
    4af0:	mrcmi	0, 0, sp, cr11, cr7, {0}
    4af4:	strvc	pc, [r0], #68	; 0x44
    4af8:	ldrbtmi	r4, [lr], #-2586	; 0xfffff5e6
    4afc:	stmiapl	fp!, {r2, r4, r5, sp, lr}
    4b00:	ldmdavs	sp, {r0, r3, r4, sl, fp, lr}
    4b04:	mrc	7, 6, APSR_nzcv, cr4, cr12, {7}
    4b08:	ldrbtmi	r4, [ip], #-2584	; 0xfffff5e8
    4b0c:	strls	r2, [r0], #-257	; 0xfffffeff
    4b10:			; <UNDEFINED> instruction: 0x4603447a
    4b14:			; <UNDEFINED> instruction: 0xf7fc4628
    4b18:	ldmdavs	r3!, {r1, r3, r4, r6, r8, r9, sl, fp, sp, lr, pc}
    4b1c:	movweq	pc, #8259	; 0x2043	; <UNPREDICTABLE>
    4b20:			; <UNDEFINED> instruction: 0xf7fce7d9
    4b24:			; <UNDEFINED> instruction: 0x4606ef16
    4b28:	mcr	7, 2, pc, cr4, cr12, {7}	; <UNPREDICTABLE>
    4b2c:	svclt	0x00084286
    4b30:	movweq	pc, #8260	; 0x2044	; <UNPREDICTABLE>
    4b34:			; <UNDEFINED> instruction: 0xe7ced1dd
    4b38:	mcr	7, 0, pc, cr10, cr12, {7}	; <UNPREDICTABLE>
    4b3c:	andeq	r4, r1, lr, asr #11
    4b40:	andeq	r4, r1, r4, lsl #7
    4b44:	andeq	r0, r0, r8, asr #3
    4b48:	andeq	r4, r1, ip, ror r3
    4b4c:	andeq	r4, r1, ip, ror #6
    4b50:	strdeq	r3, [r0], -r2
    4b54:	andeq	r2, r0, r0, lsr #17
    4b58:	andeq	r4, r1, lr, ror r5
    4b5c:	andeq	r4, r1, r4, ror r5
    4b60:	andeq	r4, r1, r2, asr r5
    4b64:	ldrdeq	r0, [r0], -r4
    4b68:	ldrdeq	r3, [r0], -lr
    4b6c:	muleq	r0, ip, r0
    4b70:	stmvs	r3, {r4, r8, ip, sp, pc}
    4b74:	addvs	r3, r3, r1, lsl #6
    4b78:	svclt	0x00004770
    4b7c:	ldrblt	r6, [r0, #2051]!	; 0x803
    4b80:	vmulmi.f64	d2, d0, d0
    4b84:	ldrbtmi	fp, [lr], #-131	; 0xffffff7d
    4b88:	strmi	sp, [r5], -pc, lsr #20
    4b8c:			; <UNDEFINED> instruction: 0xb129460c
    4b90:			; <UNDEFINED> instruction: 0xf7fc4608
    4b94:			; <UNDEFINED> instruction: 0x4604edd8
    4b98:	eorle	r2, pc, r0, lsl #16
    4b9c:			; <UNDEFINED> instruction: 0xf7fc68e8
    4ba0:	blmi	680190 <__assert_fail@plt+0x67e68c>
    4ba4:	ldrbtmi	r6, [fp], #-236	; 0xffffff14
    4ba8:			; <UNDEFINED> instruction: 0xf0106818
    4bac:	tstle	r1, r4
    4bb0:	ldcllt	0, cr11, [r0, #12]!
    4bb4:	ldmpl	r3!, {r0, r2, r4, r8, r9, fp, lr}^
    4bb8:	ldmdavs	pc, {r0, r2, r4, r9, sl, fp, lr}	; <UNPREDICTABLE>
    4bbc:	mrc	7, 3, APSR_nzcv, cr8, cr12, {7}
    4bc0:	ldrbtmi	r4, [lr], #-2324	; 0xfffff6ec
    4bc4:	ldrbtmi	r4, [r9], #-2580	; 0xfffff5ec
    4bc8:	tstls	r1, r0, lsl #12
    4bcc:	tstcs	r1, sl, ror r4
    4bd0:	ldrtmi	r4, [r8], -r3, lsl #12
    4bd4:	mrc	7, 7, APSR_nzcv, cr10, cr12, {7}
    4bd8:			; <UNDEFINED> instruction: 0x46284910
    4bdc:	ldrbtmi	r4, [r9], #-1570	; 0xfffff9de
    4be0:	mcr2	7, 3, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    4be4:	andlt	r2, r3, r0
    4be8:	blmi	3743b0 <__assert_fail@plt+0x3728ac>
    4bec:	stmdbmi	sp, {r0, r2, r3, r5, r6, r9, sp}
    4bf0:	ldrbtmi	r4, [fp], #-2061	; 0xfffff7f3
    4bf4:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    4bf8:	svc	0x0084f7fc
    4bfc:	andeq	pc, fp, pc, rrx
    4c00:	svclt	0x0000e7d6
    4c04:	andeq	r4, r1, lr, ror r2
    4c08:	andeq	r4, r1, r6, lsr #9
    4c0c:	ldrdeq	r0, [r0], -r4
    4c10:	andeq	r3, r0, r6, lsr #32
    4c14:	andeq	r3, r0, r6, asr r0
    4c18:	andeq	r3, r0, r0, asr #32
    4c1c:	andeq	r3, r0, r2, asr #32
    4c20:	andeq	r3, r0, sl, asr r1
    4c24:	strdeq	r2, [r0], -ip
    4c28:	andeq	r3, r0, r6
    4c2c:	stmiavs	r0, {r8, ip, sp, pc}^
    4c30:	svclt	0x00004770
    4c34:			; <UNDEFINED> instruction: 0x4605b5f0
    4c38:	addlt	r4, r3, sp, lsl lr
    4c3c:	ldrbtmi	r4, [lr], #-1548	; 0xfffff9f4
    4c40:	strmi	fp, [r8], -r1, lsr #2
    4c44:	ldcl	7, cr15, [lr, #-1008]!	; 0xfffffc10
    4c48:	cmnlt	r0, #4, 12	; 0x400000
    4c4c:	stmdacs	r0, {r3, r5, fp, sp, lr}
    4c50:			; <UNDEFINED> instruction: 0xf7fcdb04
    4c54:			; <UNDEFINED> instruction: 0xf04fef3a
    4c58:	strdvs	r3, [fp], -pc	; <UNPREDICTABLE>
    4c5c:			; <UNDEFINED> instruction: 0xf7fc6868
    4c60:	blmi	5400d0 <__assert_fail@plt+0x53e5cc>
    4c64:	ldrbtmi	r6, [fp], #-108	; 0xffffff94
    4c68:			; <UNDEFINED> instruction: 0xf0106818
    4c6c:	tstle	r1, r4
    4c70:	ldcllt	0, cr11, [r0, #12]!
    4c74:	ldmpl	r3!, {r4, r8, r9, fp, lr}^
    4c78:	ldmdavs	pc, {r4, r9, sl, fp, lr}	; <UNPREDICTABLE>
    4c7c:	mrc	7, 0, APSR_nzcv, cr8, cr12, {7}
    4c80:	ldrbtmi	r4, [lr], #-2319	; 0xfffff6f1
    4c84:	ldrbtmi	r4, [r9], #-2575	; 0xfffff5f1
    4c88:	tstls	r1, r0, lsl #12
    4c8c:	tstcs	r1, sl, ror r4
    4c90:	ldrtmi	r4, [r8], -r3, lsl #12
    4c94:	mrc	7, 4, APSR_nzcv, cr10, cr12, {7}
    4c98:	strtmi	r4, [r8], -fp, lsl #18
    4c9c:	ldrbtmi	r4, [r9], #-1570	; 0xfffff9de
    4ca0:	mcr2	7, 0, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    4ca4:	andlt	r2, r3, r0
    4ca8:			; <UNDEFINED> instruction: 0xf06fbdf0
    4cac:	ldrb	r0, [pc, fp]
    4cb0:	andeq	r4, r1, r6, asr #3
    4cb4:	andeq	r4, r1, r6, ror #7
    4cb8:	ldrdeq	r0, [r0], -r4
    4cbc:	andeq	r2, r0, r6, ror #30
    4cc0:	muleq	r0, r6, pc	; <UNPREDICTABLE>
    4cc4:	andeq	r2, r0, r0, lsl #31
    4cc8:	muleq	r0, r6, pc	; <UNPREDICTABLE>
    4ccc:	stmdavs	r0, {r8, ip, sp, pc}^
    4cd0:	svclt	0x00004770
    4cd4:	ldrblt	r4, [r0, #-2838]!	; 0xfffff4ea
    4cd8:			; <UNDEFINED> instruction: 0x4604447b
    4cdc:	ldreq	pc, [r0, #-577]	; 0xfffffdbf
    4ce0:	vtst.8	d22, d1, d8
    4ce4:	cmnpl	r1, r4, lsl r3
    4ce8:	rscpl	fp, r2, r2, lsl #1
    4cec:	blmi	4469fc <__assert_fail@plt+0x444ef8>
    4cf0:	strle	r4, [r2], #-1147	; 0xfffffb85
    4cf4:	andlt	r2, r2, r0
    4cf8:	bmi	3f42c0 <__assert_fail@plt+0x3f27bc>
    4cfc:	ldmpl	fp, {r0, r1, r2, r3, r8, sl, fp, lr}
    4d00:	ldmdavs	lr, {r0, r2, r3, r4, r5, r6, sl, lr}
    4d04:	ldcl	7, cr15, [r4, #1008]	; 0x3f0
    4d08:	bmi	397144 <__assert_fail@plt+0x395640>
    4d0c:	strls	r4, [r0, #-1145]	; 0xfffffb87
    4d10:	tstls	r1, sl, ror r4
    4d14:	strmi	r2, [r3], -r1, lsl #2
    4d18:			; <UNDEFINED> instruction: 0xf7fc4630
    4d1c:	stmdbmi	sl, {r3, r4, r6, r9, sl, fp, sp, lr, pc}
    4d20:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    4d24:	stc2l	7, cr15, [sl, #1020]	; 0x3fc
    4d28:	andlt	r2, r2, r0
    4d2c:	svclt	0x0000bd70
    4d30:	andeq	r4, r1, r4, ror r3
    4d34:	andeq	r4, r1, r4, lsl r1
    4d38:	ldrdeq	r0, [r0], -r4
    4d3c:	andeq	r2, r0, r8, ror #29
    4d40:	andeq	r2, r0, r0, lsl pc
    4d44:	strdeq	r2, [r0], -ip
    4d48:	andeq	r2, r0, r2, lsr #30
    4d4c:	vand	d27, d1, d0
    4d50:	stmiapl	r0, {r4, r8, r9}^
    4d54:	svclt	0x00004770
    4d58:	vmax.s8	d20, d1, d2
    4d5c:	andcs	r0, r0, r8, lsl r3
    4d60:			; <UNDEFINED> instruction: 0x477050d1
    4d64:	strdlt	fp, [r3], r0
    4d68:	ldrbtmi	r4, [sp], #-3369	; 0xfffff2d7
    4d6c:	suble	r2, r4, r0, lsl #16
    4d70:	strmi	r6, [r4], -r3, asr #16
    4d74:	eorsle	r2, r6, r0, lsl #22
    4d78:	blcs	1ed8c <__assert_fail@plt+0x1d288>
    4d7c:	ldrmi	sp, [r8], -r2, lsl #22
    4d80:	ldcllt	0, cr11, [r0, #12]!
    4d84:	mcr2	7, 2, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
    4d88:	teqlt	r8, #6291456	; 0x600000
    4d8c:	ldrbtmi	r4, [fp], #-2849	; 0xfffff4df
    4d90:	smmlaeq	fp, fp, r8, r6
    4d94:	ldrtmi	sp, [r0], -r9, lsl #8
    4d98:	tstcs	r0, pc, asr #8	; <UNPREDICTABLE>
    4d9c:	ldc	7, cr15, [r0, #-1008]!	; 0xfffffc10
    4da0:	eorvs	r4, r0, r3, lsl #12
    4da4:	andlt	r4, r3, r8, lsl r6
    4da8:	blmi	6f4570 <__assert_fail@plt+0x6f2a6c>
    4dac:	ldcmi	8, cr5, [fp, #-940]	; 0xfffffc54
    4db0:			; <UNDEFINED> instruction: 0xf7fc681f
    4db4:	ldmdbmi	sl, {r1, r2, r3, r4, r5, r6, r8, sl, fp, sp, lr, pc}
    4db8:	bmi	695fb4 <__assert_fail@plt+0x6944b0>
    4dbc:	strls	r4, [r0, #-1145]	; 0xfffffb87
    4dc0:	ldrbtmi	r9, [sl], #-257	; 0xfffffeff
    4dc4:	strmi	r2, [r3], -r1, lsl #2
    4dc8:			; <UNDEFINED> instruction: 0xf7fc4638
    4dcc:	ldmdbmi	r6, {r9, sl, fp, sp, lr, pc}
    4dd0:			; <UNDEFINED> instruction: 0x46204632
    4dd4:			; <UNDEFINED> instruction: 0xf7ff4479
    4dd8:			; <UNDEFINED> instruction: 0xe7dcfd71
    4ddc:	ldc	7, cr15, [r8, #1008]	; 0x3f0
    4de0:	subsmi	r6, fp, #196608	; 0x30000
    4de4:	blmi	47ed18 <__assert_fail@plt+0x47d214>
    4de8:	ldmdbmi	r1, {r0, r3, r6, r7, r9, sp}
    4dec:	ldrbtmi	r4, [fp], #-2065	; 0xfffff7ef
    4df0:	tstcc	r4, #2030043136	; 0x79000000
    4df4:			; <UNDEFINED> instruction: 0xf7fc4478
    4df8:	blmi	400818 <__assert_fail@plt+0x3fed14>
    4dfc:	stmdbmi	pc, {r3, r6, r7, r9, sp}	; <UNPREDICTABLE>
    4e00:	ldrbtmi	r4, [fp], #-2063	; 0xfffff7f1
    4e04:	tstcc	r4, #2030043136	; 0x79000000
    4e08:			; <UNDEFINED> instruction: 0xf7fc4478
    4e0c:	svclt	0x0000ee7c
    4e10:	muleq	r1, sl, r0
    4e14:			; <UNDEFINED> instruction: 0x000142be
    4e18:	ldrdeq	r0, [r0], -r4
    4e1c:	andeq	r2, r0, r0, lsr lr
    4e20:	andeq	r2, r0, r0, ror #28
    4e24:	andeq	r2, r0, sl, asr #28
    4e28:	muleq	r0, r4, lr
    4e2c:	andeq	r2, r0, lr, asr pc
    4e30:	andeq	r2, r0, r0, lsl #28
    4e34:	andeq	r2, r0, r4, ror #28
    4e38:	andeq	r2, r0, sl, asr #30
    4e3c:	andeq	r2, r0, ip, ror #27
    4e40:	andeq	r2, r0, ip, asr #28
    4e44:	ldrblt	r4, [r0, #-2844]!	; 0xfffff4e4
    4e48:	addlt	r4, r2, fp, ror r4
    4e4c:	strmi	fp, [r4], -r8, asr #6
    4e50:	stmdacs	r0, {fp, sp, lr}
    4e54:	bmi	67ba80 <__assert_fail@plt+0x679f7c>
    4e58:	ldmdavs	r2, {r1, r3, r4, r5, r6, sl, lr}
    4e5c:	strle	r0, [r6], #-1874	; 0xfffff8ae
    4e60:	mrc	7, 1, APSR_nzcv, cr2, cr12, {7}
    4e64:	mvnscc	pc, #79	; 0x4f
    4e68:	andlt	r6, r2, r3, lsr #32
    4e6c:	bmi	534434 <__assert_fail@plt+0x532930>
    4e70:	ldmpl	fp, {r2, r4, r8, sl, fp, lr}
    4e74:	ldmdavs	lr, {r0, r2, r3, r4, r5, r6, sl, lr}
    4e78:	ldc	7, cr15, [sl, #-1008]	; 0xfffffc10
    4e7c:	bmi	4d72cc <__assert_fail@plt+0x4d57c8>
    4e80:	strls	r4, [r0, #-1145]	; 0xfffffb87
    4e84:	tstls	r1, sl, ror r4
    4e88:	strmi	r2, [r3], -r1, lsl #2
    4e8c:			; <UNDEFINED> instruction: 0xf7fc4630
    4e90:	stmdbmi	pc, {r1, r2, r3, r4, r7, r8, sl, fp, sp, lr, pc}	; <UNPREDICTABLE>
    4e94:	stmdavs	r2!, {r5, r9, sl, lr}^
    4e98:			; <UNDEFINED> instruction: 0xf7ff4479
    4e9c:	stmdavs	r0!, {r0, r1, r2, r3, r8, sl, fp, ip, sp, lr, pc}
    4ea0:	blmi	33ee20 <__assert_fail@plt+0x33d31c>
    4ea4:	stmdbmi	ip, {r1, r3, r4, r6, r7, r9, sp}
    4ea8:	ldrbtmi	r4, [fp], #-2060	; 0xfffff7f4
    4eac:			; <UNDEFINED> instruction: 0x33284479
    4eb0:			; <UNDEFINED> instruction: 0xf7fc4478
    4eb4:	svclt	0x0000ee28
    4eb8:			; <UNDEFINED> instruction: 0x00013fbc
    4ebc:	strdeq	r4, [r1], -r4	; <UNPREDICTABLE>
    4ec0:	ldrdeq	r0, [r0], -r4
    4ec4:	andeq	r2, r0, r4, ror sp
    4ec8:	muleq	r0, ip, sp
    4ecc:	andeq	r2, r0, r8, lsl #27
    4ed0:	andeq	r2, r0, r4, ror #27
    4ed4:	andeq	r2, r0, r2, lsr #29
    4ed8:	andeq	r2, r0, r4, asr #26
    4edc:	andeq	r2, r0, r4, lsr #27
    4ee0:	ldrbtmi	r4, [sl], #-2593	; 0xfffff5df
    4ee4:	stmvs	r3, {r4, r5, r8, r9, ip, sp, pc}
    4ee8:	blcc	724b0 <__assert_fail@plt+0x709ac>
    4eec:	addlt	r2, r2, r0, lsl #22
    4ef0:	addvs	r4, r3, r4, lsl #12
    4ef4:	andlt	sp, r2, r1, lsl #26
    4ef8:	blmi	7344c0 <__assert_fail@plt+0x7329bc>
    4efc:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    4f00:	ldrle	r0, [r8], #-1883	; 0xfffff8a5
    4f04:	tsteq	r0, #268435460	; 0x10000004	; <UNPREDICTABLE>
    4f08:			; <UNDEFINED> instruction: 0xb12358e3
    4f0c:	tsteq	r4, #268435460	; 0x10000004	; <UNPREDICTABLE>
    4f10:	stmiapl	r3!, {r5, r9, sl, lr}^
    4f14:			; <UNDEFINED> instruction: 0x46204798
    4f18:			; <UNDEFINED> instruction: 0xff94f7ff
    4f1c:			; <UNDEFINED> instruction: 0xf7fc6860
    4f20:	stmiavs	r0!, {r1, r3, r4, r5, r7, r8, r9, fp, sp, lr, pc}^
    4f24:	bl	fedc2f1c <__assert_fail@plt+0xfedc1418>
    4f28:	andlt	r4, r2, r0, lsr #12
    4f2c:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    4f30:	bllt	febc2f28 <__assert_fail@plt+0xfebc1424>
    4f34:	blmi	396cfc <__assert_fail@plt+0x3951f8>
    4f38:	ldmpl	r3, {r1, r2, r3, r8, sl, fp, lr}^
    4f3c:	ldmdavs	lr, {r0, r2, r3, r4, r5, r6, sl, lr}
    4f40:	ldc	7, cr15, [r6], #1008	; 0x3f0
    4f44:	bmi	35737c <__assert_fail@plt+0x355878>
    4f48:	strls	r4, [r0, #-1145]	; 0xfffffb87
    4f4c:	ldrbtmi	r9, [sl], #-257	; 0xfffffeff
    4f50:	strmi	r2, [r3], -r1, lsl #2
    4f54:			; <UNDEFINED> instruction: 0xf7fc4630
    4f58:	stmdbmi	r9, {r1, r3, r4, r5, r8, sl, fp, sp, lr, pc}
    4f5c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    4f60:	stc2	7, cr15, [ip], #1020	; 0x3fc
    4f64:	svclt	0x0000e7ce
    4f68:	andeq	r3, r1, r2, lsr #30
    4f6c:	andeq	r4, r1, r0, asr r1
    4f70:	ldrdeq	r0, [r0], -r4
    4f74:	andeq	r2, r0, ip, lsr #25
    4f78:	ldrdeq	r2, [r0], -r4
    4f7c:			; <UNDEFINED> instruction: 0x00002cbe
    4f80:	andeq	r2, r0, r2, lsr sp
    4f84:	vshl.s8	d27, d15, d1
    4f88:	bmi	a85400 <__assert_fail@plt+0xa838fc>
    4f8c:	blmi	a8cf98 <__assert_fail@plt+0xa8b494>
    4f90:	ldrblt	r4, [r0, #1146]!	; 0x47a
    4f94:	ldmpl	r3, {r0, r2, r7, ip, sp, pc}^
    4f98:	ldmdavs	fp, {r1, r3, r8, sl, fp, ip, pc}
    4f9c:			; <UNDEFINED> instruction: 0xf04f9303
    4fa0:			; <UNDEFINED> instruction: 0xf7fc0300
    4fa4:	blmi	97fc4c <__assert_fail@plt+0x97e148>
    4fa8:			; <UNDEFINED> instruction: 0x4604447b
    4fac:	bmi	931634 <__assert_fail@plt+0x92fb30>
    4fb0:	ldmdavs	r2, {r1, r3, r4, r5, r6, sl, lr}
    4fb4:	ldrle	r0, [sp], #-1874	; 0xfffff8ae
    4fb8:			; <UNDEFINED> instruction: 0xf04f2101
    4fbc:	strdvs	r3, [r1], pc	; <UNPREDICTABLE>
    4fc0:	cmplt	sp, r3, lsr #32
    4fc4:	fstmdbxne	r0!, {d10-d14}	;@ Deprecated
    4fc8:	movwls	r4, #9770	; 0x262a
    4fcc:	ldc	7, cr15, [r4], #1008	; 0x3f0
    4fd0:	blle	9cefd8 <__assert_fail@plt+0x9cd4d4>
    4fd4:			; <UNDEFINED> instruction: 0xb32b6863
    4fd8:	blmi	5d7848 <__assert_fail@plt+0x5d5d44>
    4fdc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4fe0:	blls	df050 <__assert_fail@plt+0xdd54c>
    4fe4:	qsuble	r4, sl, r2
    4fe8:	andlt	r4, r5, r0, lsr #12
    4fec:	ldrhtmi	lr, [r0], #141	; 0x8d
    4ff0:	ldrbmi	fp, [r0, -r4]!
    4ff4:			; <UNDEFINED> instruction: 0x4e154a14
    4ff8:	ldrbtmi	r5, [lr], #-2203	; 0xfffff765
    4ffc:			; <UNDEFINED> instruction: 0xf7fc681f
    5000:	ldmdbmi	r3, {r3, r4, r6, sl, fp, sp, lr, pc}
    5004:	ldrbtmi	r4, [r9], #-2579	; 0xfffff5ed
    5008:	tstls	r1, r0, lsl #12
    500c:	tstcs	r1, sl, ror r4
    5010:	ldrtmi	r4, [r8], -r3, lsl #12
    5014:	ldcl	7, cr15, [sl], {252}	; 0xfc
    5018:	strtmi	r4, [r0], -pc, lsl #18
    501c:			; <UNDEFINED> instruction: 0xf7ff4479
    5020:	strb	pc, [r9, sp, asr #24]	; <UNPREDICTABLE>
    5024:	strcs	r4, [r0], #-1568	; 0xfffff9e0
    5028:			; <UNDEFINED> instruction: 0xff5af7ff
    502c:			; <UNDEFINED> instruction: 0xf7fce7d4
    5030:	svclt	0x0000eb90
    5034:	andeq	r3, r1, r4, ror lr
    5038:	andeq	r0, r0, r8, asr #3
    503c:	andeq	r3, r1, ip, asr lr
    5040:	muleq	r1, ip, r0
    5044:	andeq	r3, r1, r8, lsr #28
    5048:	ldrdeq	r0, [r0], -r4
    504c:	andeq	r2, r0, lr, ror #23
    5050:	andeq	r2, r0, r6, lsl ip
    5054:	andeq	r2, r0, r0, lsl #24
    5058:	andeq	r2, r0, ip, ror ip
    505c:	stmdavs	r0, {r4, r8, ip, sp, pc}
    5060:	svceq	0x00c043c0
    5064:	svclt	0x00004770
    5068:	push	{r3, sl, ip, sp, pc}
    506c:			; <UNDEFINED> instruction: 0x461441f0
    5070:	addlt	r4, r7, r6, lsr sl
    5074:			; <UNDEFINED> instruction: 0x460f4b36
    5078:			; <UNDEFINED> instruction: 0xf8dd447a
    507c:	ldmpl	r3, {r2, r4, r5, pc}^
    5080:	movwls	r6, #22555	; 0x581b
    5084:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    5088:	svceq	0x0000f1b8
    508c:	stmdavs	r6, {r1, r2, r6, ip, lr, pc}^
    5090:	strbmi	sl, [r1], -lr, lsl #20
    5094:	andls	r4, r4, #5242880	; 0x500000
    5098:	stc2	7, cr15, [ip], {255}	; 0xff
    509c:			; <UNDEFINED> instruction: 0xf996b126
    50a0:	blcs	bd10a8 <__assert_fail@plt+0xbcf5a4>
    50a4:	strcc	fp, [r1], -r8, lsl #30
    50a8:			; <UNDEFINED> instruction: 0xf990b120
    50ac:	blcs	bd10b4 <__assert_fail@plt+0xbcf5b0>
    50b0:	andcc	fp, r1, r8, lsl #30
    50b4:	ldrdgt	pc, [ip], -r5
    50b8:	svceq	0x0000f1bc
    50bc:	tstlt	r6, #40	; 0x28
    50c0:	stfmid	f3, [r4, #-960]!	; 0xfffffc40
    50c4:	mvnscc	pc, #79	; 0x4f
    50c8:	andcs	r9, r1, #3
    50cc:			; <UNDEFINED> instruction: 0x4621447d
    50d0:			; <UNDEFINED> instruction: 0x96024638
    50d4:	andgt	pc, r4, sp, asr #17
    50d8:			; <UNDEFINED> instruction: 0xf7fc9500
    50dc:	adcmi	lr, r0, #2, 26	; 0x80
    50e0:	shasxmi	fp, r8, r8
    50e4:	bmi	73998c <__assert_fail@plt+0x737e88>
    50e8:	ldrbtmi	r4, [sl], #-2841	; 0xfffff4e7
    50ec:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    50f0:	subsmi	r9, sl, r5, lsl #22
    50f4:	andlt	sp, r7, r7, lsr #2
    50f8:	ldrhmi	lr, [r0, #141]!	; 0x8d
    50fc:	ldrbmi	fp, [r0, -r1]!
    5100:	ldrbtmi	r4, [r8], #-2070	; 0xfffff7ea
    5104:	mrcmi	7, 0, lr, cr6, cr13, {6}
    5108:	stmdacs	r0, {r1, r2, r3, r4, r5, r6, sl, lr}
    510c:	ubfx	sp, r9, #3, #24
    5110:	ldrsbgt	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    5114:	mcrcs	4, 0, r4, cr0, cr12, {7}
    5118:	ubfx	sp, r2, #3, #21
    511c:	ldc2l	7, cr15, [r8], #-1020	; 0xfffffc04
    5120:	rscle	r2, r0, r0, lsl #16
    5124:	strmi	r3, [r1], -r1, lsl #24
    5128:			; <UNDEFINED> instruction: 0x46224638
    512c:	stc	7, cr15, [r4], #-1008	; 0xfffffc10
    5130:			; <UNDEFINED> instruction: 0xf8074638
    5134:	ldrb	r8, [r6, r4]
    5138:	bl	ffac3130 <__assert_fail@plt+0xffac162c>
    513c:	strmi	r2, [r3], -r4, lsr #4
    5140:	andsvs	r2, sl, r0
    5144:			; <UNDEFINED> instruction: 0xf7fce7cf
    5148:	svclt	0x0000eb04
    514c:	andeq	r3, r1, ip, lsl #27
    5150:	andeq	r0, r0, r8, asr #3
    5154:	ldrdeq	r2, [r0], -r4
    5158:	andeq	r3, r1, sl, lsl sp
    515c:	andeq	r2, r0, r2, ror #21
    5160:	ldrdeq	r2, [r0], -ip
    5164:	ldrdeq	r2, [r0], -r0
    5168:	mvnsmi	lr, sp, lsr #18
    516c:	bmi	c569c8 <__assert_fail@plt+0xc54ec4>
    5170:	blmi	c71390 <__assert_fail@plt+0xc6f88c>
    5174:	ldrbtmi	r4, [sl], #-1550	; 0xfffff9f2
    5178:	strmi	r9, [r7], -r3
    517c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    5180:			; <UNDEFINED> instruction: 0xf04f9305
    5184:			; <UNDEFINED> instruction: 0xf7ff0300
    5188:	blmi	b44944 <__assert_fail@plt+0xb42e40>
    518c:	stmdacs	r0, {r0, r1, r3, r4, r5, r6, sl, lr}
    5190:	andls	r4, r4, r4, lsl #12
    5194:	bmi	abbdcc <__assert_fail@plt+0xaba2c8>
    5198:	ldmdavs	r2, {r1, r3, r4, r5, r6, sl, lr}
    519c:	strtle	r0, [fp], #-1874	; 0xfffff8ae
    51a0:	movwcs	r4, #1568	; 0x620
    51a4:			; <UNDEFINED> instruction: 0x46294632
    51a8:	b	fe3431a0 <__assert_fail@plt+0xfe34169c>
    51ac:	ldmdblt	r8, {r2, r9, sl, lr}^
    51b0:	blmi	857a48 <__assert_fail@plt+0x855f44>
    51b4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    51b8:	blls	15f228 <__assert_fail@plt+0x15d724>
    51bc:	teqle	r6, sl, asr r0
    51c0:	andlt	r4, r6, r0, lsr #12
    51c4:	ldrhhi	lr, [r0, #141]!	; 0x8d
    51c8:	bl	fe8c31c0 <__assert_fail@plt+0xfe8c16bc>
    51cc:	blcs	9f1e0 <__assert_fail@plt+0x9d6dc>
    51d0:	vrhadd.s8	<illegal reg q14.5>, <illegal reg q8.5>, q15
    51d4:	ldmpl	fp!, {r3, r4, r8, r9}^
    51d8:	rscle	r2, r9, r0, lsl #22
    51dc:	ldrtmi	sl, [r8], -r4, lsl #20
    51e0:	ldrmi	r4, [r8, r9, lsr #12]
    51e4:	mvnle	r2, r0, lsl #16
    51e8:	ldrtmi	r4, [r2], -r3, lsl #12
    51ec:	strtmi	r9, [r9], -r4, lsl #16
    51f0:	b	1a431e8 <__assert_fail@plt+0x1a416e4>
    51f4:	ldrb	r4, [fp, r4, lsl #12]
    51f8:			; <UNDEFINED> instruction: 0x4c144a13
    51fc:	ldrbtmi	r5, [ip], #-2203	; 0xfffff765
    5200:	ldrdhi	pc, [r0], -r3
    5204:	bl	15431fc <__assert_fail@plt+0x15416f8>
    5208:	bmi	497654 <__assert_fail@plt+0x495b50>
    520c:	strls	r4, [r0], #-1145	; 0xfffffb87
    5210:	tstls	r1, sl, ror r4
    5214:	strmi	r2, [r3], -r1, lsl #2
    5218:			; <UNDEFINED> instruction: 0xf7fc4640
    521c:	stmdbmi	lr, {r3, r4, r6, r7, r8, r9, fp, sp, lr, pc}
    5220:	ldrtmi	r4, [r8], -sl, lsr #12
    5224:			; <UNDEFINED> instruction: 0xf7ff4479
    5228:			; <UNDEFINED> instruction: 0x9c04fb49
    522c:			; <UNDEFINED> instruction: 0xf7fce7b8
    5230:	svclt	0x0000ea90
    5234:	andeq	r3, r1, lr, lsl #25
    5238:	andeq	r0, r0, r8, asr #3
    523c:	andeq	r3, r1, r8, ror ip
    5240:			; <UNDEFINED> instruction: 0x00013eb4
    5244:	andeq	r3, r1, r0, asr ip
    5248:	ldrdeq	r0, [r0], -r4
    524c:	andeq	r2, r0, sl, ror #19
    5250:	andeq	r2, r0, r0, lsl sl
    5254:	strdeq	r2, [r0], -ip
    5258:	andeq	r2, r0, r8, lsl #21
    525c:	ldrlt	fp, [r0, #-1036]!	; 0xfffffbf4
    5260:	ldcmi	0, cr11, [r5], {131}	; 0x83
    5264:	strmi	sl, [sp], -r6, lsl #20
    5268:	ldrbtmi	r4, [ip], #-2324	; 0xfffff6ec
    526c:	blcc	1433bc <__assert_fail@plt+0x1418b8>
    5270:	strmi	r5, [r4], -r1, ror #16
    5274:	tstls	r1, r9, lsl #16
    5278:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    527c:	andls	r4, r0, #26214400	; 0x1900000
    5280:	blx	fe643286 <__assert_fail@plt+0xfe641782>
    5284:	strmi	fp, [r2], -r8, lsl #3
    5288:	strtmi	r4, [r0], -r9, lsr #12
    528c:			; <UNDEFINED> instruction: 0xff6cf7ff
    5290:	blmi	297ac4 <__assert_fail@plt+0x295fc0>
    5294:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    5298:	blls	5f308 <__assert_fail@plt+0x5d804>
    529c:	qaddle	r4, sl, r9
    52a0:	pop	{r0, r1, ip, sp, pc}
    52a4:	andlt	r4, r2, r0, lsr r0
    52a8:			; <UNDEFINED> instruction: 0xf7fc4770
    52ac:	stmdavs	r0, {r1, r4, r5, r8, r9, fp, sp, lr, pc}
    52b0:	strb	r4, [sp, r0, asr #4]!
    52b4:	b	13432ac <__assert_fail@plt+0x13417a8>
    52b8:	muleq	r1, sl, fp
    52bc:	andeq	r0, r0, r8, asr #3
    52c0:	andeq	r3, r1, r0, ror fp
    52c4:	mvnsmi	lr, #737280	; 0xb4000
    52c8:	bmi	1456b28 <__assert_fail@plt+0x1455024>
    52cc:	blmi	14714e8 <__assert_fail@plt+0x146f9e4>
    52d0:	svcmi	0x0051447a
    52d4:	ldrbtmi	r5, [pc], #-2259	; 52dc <__assert_fail@plt+0x37d8>
    52d8:	movwls	r6, #14363	; 0x381b
    52dc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    52e0:			; <UNDEFINED> instruction: 0x4680b1f0
    52e4:			; <UNDEFINED> instruction: 0xf7ff460d
    52e8:	stmdacs	r0, {r0, r2, r3, r4, r5, r8, sl, fp, ip, sp, lr, pc}
    52ec:	andls	r4, r2, r4, lsl #12
    52f0:	strtmi	sp, [sl], -sl, lsl #22
    52f4:			; <UNDEFINED> instruction: 0xf7fc4631
    52f8:			; <UNDEFINED> instruction: 0x1e04e9fa
    52fc:	blmi	11fbfc8 <__assert_fail@plt+0x11fa4c4>
    5300:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    5304:	strbtle	r0, [r0], #-1883	; 0xfffff8a5
    5308:	blmi	1097c24 <__assert_fail@plt+0x1096120>
    530c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    5310:	blls	df380 <__assert_fail@plt+0xdd87c>
    5314:	cmnle	r3, sl, asr r0
    5318:	andlt	r4, r5, r0, lsr #12
    531c:	mvnshi	lr, #12386304	; 0xbd0000
    5320:			; <UNDEFINED> instruction: 0xf7fc4630
    5324:	blmi	fffeec <__assert_fail@plt+0xffe3e8>
    5328:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    532c:			; <UNDEFINED> instruction: 0x46040759
    5330:	blmi	f7aae0 <__assert_fail@plt+0xf78fdc>
    5334:	ldmpl	fp!, {r0, r2, r3, r4, r5, r8, sl, fp, lr}^
    5338:	ldmdavs	pc, {r0, r2, r3, r4, r5, r6, sl, lr}	; <UNPREDICTABLE>
    533c:	b	fee43334 <__assert_fail@plt+0xfee41830>
    5340:	bmi	f17834 <__assert_fail@plt+0xf15d30>
    5344:	strls	r4, [r0, #-1145]	; 0xfffffb87
    5348:	ldrbtmi	r9, [sl], #-257	; 0xfffffeff
    534c:	strmi	r2, [r3], -r1, lsl #2
    5350:			; <UNDEFINED> instruction: 0xf7fc4638
    5354:	ldmdami	r8!, {r2, r3, r4, r5, r8, r9, fp, sp, lr, pc}
    5358:	ldrbtmi	r4, [r8], #-1585	; 0xfffff9cf
    535c:	blx	ffdc3360 <__assert_fail@plt+0xffdc185c>
    5360:			; <UNDEFINED> instruction: 0xf7fce7d2
    5364:	stmdavs	r3, {r1, r2, r4, r6, r7, r9, fp, sp, lr, pc}
    5368:	bicle	r2, r8, r2, lsl #22
    536c:	tsteq	r8, #268435460	; 0x10000004	; <UNPREDICTABLE>
    5370:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    5374:	sbcle	r2, r2, r0, lsl #22
    5378:	ldrtmi	sl, [r1], -r2, lsl #20
    537c:	ldrmi	r4, [r8, r0, asr #12]
    5380:			; <UNDEFINED> instruction: 0xd1bc2800
    5384:	stmdals	r2, {r1, r3, r5, r9, sl, lr}
    5388:			; <UNDEFINED> instruction: 0xf7fc4631
    538c:	blmi	affa54 <__assert_fail@plt+0xafdf50>
    5390:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    5394:	pkhtbmi	r0, r1, sl, asr #14
    5398:	blmi	8fa87c <__assert_fail@plt+0x8f8d78>
    539c:	ldmpl	fp!, {r3, r5, r8, sl, fp, lr}^
    53a0:	ldmdavs	pc, {r0, r2, r3, r4, r5, r6, sl, lr}	; <UNPREDICTABLE>
    53a4:	b	fe14339c <__assert_fail@plt+0xfe141898>
    53a8:	bmi	9d7848 <__assert_fail@plt+0x9d5d44>
    53ac:	strls	r4, [r0, #-1145]	; 0xfffffb87
    53b0:	ldrbtmi	r9, [sl], #-257	; 0xfffffeff
    53b4:	strmi	r2, [r3], -r1, lsl #2
    53b8:			; <UNDEFINED> instruction: 0xf7fc4638
    53bc:	strbmi	lr, [ip, #-2824]	; 0xfffff4f8
    53c0:	blmi	8b9448 <__assert_fail@plt+0x8b7944>
    53c4:	ldrbtmi	r4, [fp], #-1612	; 0xfffff9b4
    53c8:	blmi	5fd41c <__assert_fail@plt+0x5fb918>
    53cc:	ldmpl	fp!, {r5, r8, sl, fp, lr}^
    53d0:	ldmdavs	pc, {r0, r2, r3, r4, r5, r6, sl, lr}	; <UNPREDICTABLE>
    53d4:	b	1b433cc <__assert_fail@plt+0x1b418c8>
    53d8:	bmi	7d7858 <__assert_fail@plt+0x7d5d54>
    53dc:	strls	r4, [r0, #-1145]	; 0xfffffb87
    53e0:	ldrbtmi	r9, [sl], #-257	; 0xfffffeff
    53e4:	strmi	r2, [r3], -r1, lsl #2
    53e8:			; <UNDEFINED> instruction: 0xf7fc4638
    53ec:	blmi	6fffb4 <__assert_fail@plt+0x6fe4b0>
    53f0:	ldmdbmi	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    53f4:			; <UNDEFINED> instruction: 0x46404632
    53f8:			; <UNDEFINED> instruction: 0xf7ff4479
    53fc:			; <UNDEFINED> instruction: 0xe783fa5f
    5400:	stmib	r6!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5404:	ldrbtmi	r4, [fp], #-2839	; 0xfffff4e9
    5408:			; <UNDEFINED> instruction: 0x4604e7f3
    540c:	svclt	0x0000e77c
    5410:	andeq	r3, r1, r4, lsr fp
    5414:	andeq	r0, r0, r8, asr #3
    5418:	andeq	r3, r1, lr, lsr #22
    541c:	andeq	r3, r1, ip, asr #26
    5420:	strdeq	r3, [r1], -r8
    5424:	andeq	r3, r1, r4, lsr #26
    5428:	ldrdeq	r0, [r0], -r4
    542c:			; <UNDEFINED> instruction: 0x000028b0
    5430:	ldrdeq	r2, [r0], -r8
    5434:	andeq	r2, r0, r2, asr #17
    5438:	andeq	r2, r0, r2, ror r9
    543c:			; <UNDEFINED> instruction: 0x00013cbc
    5440:	andeq	r2, r0, r8, asr #16
    5444:	andeq	r2, r0, r0, ror r8
    5448:	andeq	r2, r0, sl, asr r8
    544c:	strdeq	r2, [r0], -r6
    5450:	andeq	r2, r0, r8, lsl r8
    5454:	andeq	r2, r0, r0, asr #16
    5458:	andeq	r2, r0, sl, lsr #16
    545c:	strdeq	r2, [r0], -r4
    5460:	strdeq	r2, [r0], -r0
    5464:	ldrdeq	r2, [r0], -lr
    5468:			; <UNDEFINED> instruction: 0x4614b538
    546c:	ldrmi	r4, [sl], -sp, lsl #12
    5470:	strmi	r4, [r4], -r1, lsr #12
    5474:	blx	fe7c3478 <__assert_fail@plt+0xfe7c1974>
    5478:			; <UNDEFINED> instruction: 0x4602b130
    547c:	strtmi	r4, [r0], -r9, lsr #12
    5480:	ldrhtmi	lr, [r8], -sp
    5484:	svclt	0x001ef7ff
    5488:	b	10c3480 <__assert_fail@plt+0x10c197c>
    548c:	submi	r6, r0, #0, 16
    5490:	svclt	0x0000bd38
    5494:	ldrdgt	pc, [r0], #-143	; 0xffffff71
    5498:	ldrbtmi	fp, [ip], #1036	; 0x40c
    549c:	strlt	r4, [r0, #-2575]	; 0xfffff5f1
    54a0:			; <UNDEFINED> instruction: 0xf85cb083
    54a4:	blge	10d4b4 <__assert_fail@plt+0x10b9b0>
    54a8:	andls	r6, r1, #1179648	; 0x120000
    54ac:	andeq	pc, r0, #79	; 0x4f
    54b0:	blcs	143604 <__assert_fail@plt+0x141b00>
    54b4:			; <UNDEFINED> instruction: 0xf7ff9300
    54b8:	bmi	28541c <__assert_fail@plt+0x283918>
    54bc:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    54c0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    54c4:	subsmi	r9, sl, r1, lsl #22
    54c8:	andlt	sp, r3, r4, lsl #2
    54cc:	bl	143648 <__assert_fail@plt+0x141b44>
    54d0:	ldrbmi	fp, [r0, -r2]!
    54d4:	ldmdb	ip!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    54d8:	andeq	r3, r1, sl, ror #18
    54dc:	andeq	r0, r0, r8, asr #3
    54e0:	andeq	r3, r1, r6, asr #18
    54e4:	mvnsmi	lr, sp, lsr #18
    54e8:	bicslt	r4, r9, ip, lsl #12
    54ec:	mulcc	r0, r1, r9
    54f0:	vmax.s8	d20, d0, d14
    54f4:	tstcs	r0, r1, lsl #24
    54f8:	stmdami	r2, {r6, r9, ip, sp, lr, pc}
    54fc:	strcs	pc, [r1, -r0, asr #4]
    5500:	cdpcs	2, 0, cr15, cr2, cr0, {2}
    5504:	blcs	1cb1ad8 <__assert_fail@plt+0x1caffd4>
    5508:	svcpl	0x0001f916
    550c:	blcs	1df957c <__assert_fail@plt+0x1df7a78>
    5510:	blcs	187955c <__assert_fail@plt+0x1877a58>
    5514:	blcs	197958c <__assert_fail@plt+0x1977a88>
    5518:	svclt	0x0008462b
    551c:	tstcs	r0, r1, asr #8	; <UNPREDICTABLE>
    5520:	mvnsle	r2, r0, lsl #22
    5524:	mcr2	7, 6, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
    5528:	blle	64f530 <__assert_fail@plt+0x64da2c>
    552c:	pop	{r0, r5, r9, sl, lr}
    5530:			; <UNDEFINED> instruction: 0xf7fc41f0
    5534:	stccs	8, cr11, [fp, #-324]!	; 0xfffffebc
    5538:	svclt	0x000c462b
    553c:	tsteq	lr, r1, asr #20
    5540:			; <UNDEFINED> instruction: 0xe7ed4339
    5544:	strtmi	r2, [fp], -fp, lsr #26
    5548:			; <UNDEFINED> instruction: 0xf041bf08
    554c:	strb	r0, [r7, r2, lsl #2]!
    5550:	strtmi	r2, [fp], -fp, lsr #26
    5554:	b	107518c <__assert_fail@plt+0x1073688>
    5558:	b	1045980 <__assert_fail@plt+0x1043e7c>
    555c:	ldrb	r0, [pc, ip, lsl #2]
    5560:	ldmfd	sp!, {sp}
    5564:	svclt	0x000081f0
    5568:			; <UNDEFINED> instruction: 0x4614b538
    556c:	ldrmi	r4, [sl], -sp, lsl #12
    5570:	strmi	r4, [r4], -r1, lsr #12
    5574:	blx	7c3578 <__assert_fail@plt+0x7c1a74>
    5578:			; <UNDEFINED> instruction: 0x4602b130
    557c:	strtmi	r4, [r0], -r9, lsr #12
    5580:	ldrhtmi	lr, [r8], -sp
    5584:	svclt	0x00aef7ff
    5588:	svclt	0x0000bd38
    558c:	ldrbmi	lr, [r0, sp, lsr #18]!
    5590:	ldmdbmi	sl!, {r1, r2, r3, r9, sl, lr}
    5594:	stmiaeq	r2, {r1, r6, r7, r8, r9, fp, sp, lr, pc}^
    5598:	bmi	e56df4 <__assert_fail@plt+0xe552f0>
    559c:	addlt	r4, r2, r9, ror r4
    55a0:			; <UNDEFINED> instruction: 0xf1084699
    55a4:	stmpl	sl, {r0, r1, r2, r8, r9}
    55a8:	ldmdbmi	r6!, {r8, r9, sl, fp, sp, pc}
    55ac:	movweq	pc, #28707	; 0x7023	; <UNPREDICTABLE>
    55b0:	rsbsvs	r6, sl, r2, lsl r8
    55b4:	andeq	pc, r0, #79	; 0x4f
    55b8:	vstreq	d14, [r3, #-692]	; 0xfffffd4c
    55bc:	ldrbtmi	r2, [r9], #-512	; 0xfffffe00
    55c0:	ldmib	r7, {r1, r4, r5, sp, lr}^
    55c4:			; <UNDEFINED> instruction: 0xf7ff230a
    55c8:	stmdacs	r0, {r0, r1, r2, r3, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    55cc:	strmi	sp, [r4], -fp, asr #32
    55d0:	strbmi	r4, [r1], -r2, lsl #12
    55d4:	strbtmi	r4, [sl], r8, ror #12
    55d8:	stmda	r2!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    55dc:	eorsle	r2, r5, r0, lsl #16
    55e0:			; <UNDEFINED> instruction: 0xf7fc4620
    55e4:			; <UNDEFINED> instruction: 0x4650e9fa
    55e8:	ldmdb	sl!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    55ec:	andcs	r4, r0, #59768832	; 0x3900000
    55f0:			; <UNDEFINED> instruction: 0xf91a3801
    55f4:	blcs	2915fc <__assert_fail@plt+0x28faf8>
    55f8:	movwcs	fp, #3844	; 0xf04
    55fc:	andcc	pc, r0, sl, lsl #16
    5600:			; <UNDEFINED> instruction: 0xf0014628
    5604:	strmi	pc, [r1], -r1, lsr #19
    5608:	orrlt	r6, r8, #48	; 0x30
    560c:			; <UNDEFINED> instruction: 0x4650683a
    5610:	svceq	0x0000f1b9
    5614:			; <UNDEFINED> instruction: 0xf001d10f
    5618:	stmiblt	r8, {r0, r4, r8, r9, fp, ip, sp, lr, pc}
    561c:	bmi	68d624 <__assert_fail@plt+0x68bb20>
    5620:	ldrbtmi	r4, [sl], #-2839	; 0xfffff4e9
    5624:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    5628:	subsmi	r6, sl, fp, ror r8
    562c:	strcc	sp, [r8, -r3, lsr #2]
    5630:	pop	{r0, r2, r3, r4, r5, r7, r9, sl, lr}
    5634:	movwcs	r8, #2032	; 0x7f0
    5638:	blx	fe041646 <__assert_fail@plt+0xfe03fb42>
    563c:	rscle	r2, sp, r0, lsl #16
    5640:			; <UNDEFINED> instruction: 0xf0016830
    5644:			; <UNDEFINED> instruction: 0xf06ff995
    5648:			; <UNDEFINED> instruction: 0xe7e80015
    564c:	stmdb	r0!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5650:	ldrdhi	pc, [r0], -r0
    5654:			; <UNDEFINED> instruction: 0xf7fc4620
    5658:			; <UNDEFINED> instruction: 0xf1c8e9c0
    565c:			; <UNDEFINED> instruction: 0xf1b80000
    5660:	bicsle	r0, ip, r0, lsl #30
    5664:			; <UNDEFINED> instruction: 0xf7fce7bf
    5668:	stmdavs	r0, {r2, r4, r6, r8, fp, sp, lr, pc}
    566c:	ldrb	r4, [r6, r0, asr #4]
    5670:	andeq	pc, fp, pc, rrx
    5674:			; <UNDEFINED> instruction: 0xf7fce7d3
    5678:	svclt	0x0000e86c
    567c:	andeq	r3, r1, r8, ror #16
    5680:	andeq	r0, r0, r8, asr #3
    5684:	andeq	r2, r0, sl, lsr r7
    5688:	andeq	r3, r1, r2, ror #15
    568c:	ldrdgt	pc, [r0], #-143	; 0xffffff71
    5690:	ldrbtmi	fp, [ip], #1036	; 0x40c
    5694:	strlt	r4, [r0, #-2575]	; 0xfffff5f1
    5698:			; <UNDEFINED> instruction: 0xf85cb083
    569c:	blge	10d6ac <__assert_fail@plt+0x10bba8>
    56a0:	andls	r6, r1, #1179648	; 0x120000
    56a4:	andeq	pc, r0, #79	; 0x4f
    56a8:	blcs	1437fc <__assert_fail@plt+0x141cf8>
    56ac:			; <UNDEFINED> instruction: 0xf7ff9300
    56b0:	bmi	285424 <__assert_fail@plt+0x283920>
    56b4:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    56b8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    56bc:	subsmi	r9, sl, r1, lsl #22
    56c0:	andlt	sp, r3, r4, lsl #2
    56c4:	bl	143840 <__assert_fail@plt+0x141d3c>
    56c8:	ldrbmi	fp, [r0, -r2]!
    56cc:	stmda	r0, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    56d0:	andeq	r3, r1, r2, ror r7
    56d4:	andeq	r0, r0, r8, asr #3
    56d8:	andeq	r3, r1, lr, asr #14
    56dc:	ldrblt	r4, [r0, #2856]!	; 0xb28
    56e0:	addlt	r4, r3, fp, ror r4
    56e4:	orrslt	r4, r1, ip, lsl #12
    56e8:	vst1.8	{d20-d22}, [pc], sl
    56ec:			; <UNDEFINED> instruction: 0xf7ff2100
    56f0:	strmi	pc, [r5], -r9, ror #27
    56f4:	blle	750afc <__assert_fail@plt+0x74eff8>
    56f8:			; <UNDEFINED> instruction: 0xf7fc4628
    56fc:			; <UNDEFINED> instruction: 0x4606e9b0
    5700:	eorsle	r2, r8, r0, lsl #16
    5704:	eorsle	r2, r1, r0, lsl #24
    5708:	andlt	r4, r3, r0, lsr r6
    570c:	stmdavs	r2, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}^
    5710:	cmnlt	sl, r5, lsl #12
    5714:	ldrbtmi	r4, [sl], #-2587	; 0xfffff5e5
    5718:	smmlaeq	r2, r2, r8, r6
    571c:	strtmi	sp, [r8], -lr, lsl #8
    5720:	blx	843726 <__assert_fail@plt+0x841c22>
    5724:	blle	14f72c <__assert_fail@plt+0x14dc28>
    5728:			; <UNDEFINED> instruction: 0xf0012103
    572c:			; <UNDEFINED> instruction: 0x4605f859
    5730:	ble	ff850b38 <__assert_fail@plt+0xff84f034>
    5734:	ldrtmi	r2, [r0], -r0, lsl #12
    5738:	ldcllt	0, cr11, [r0, #12]!
    573c:			; <UNDEFINED> instruction: 0x4e134a12
    5740:	ldrbtmi	r5, [lr], #-2203	; 0xfffff765
    5744:			; <UNDEFINED> instruction: 0xf7fc681f
    5748:	ldmdbmi	r1, {r2, r4, r5, r7, fp, sp, lr, pc}
    574c:	ldrbtmi	r4, [r9], #-2577	; 0xfffff5ef
    5750:	tstls	r1, r0, lsl #12
    5754:	tstcs	r1, sl, ror r4
    5758:	ldrtmi	r4, [r8], -r3, lsl #12
    575c:	ldmdb	r6!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5760:	strtmi	r4, [r8], -sp, lsl #18
    5764:			; <UNDEFINED> instruction: 0xf7ff4479
    5768:	ldrb	pc, [r8, r9, lsr #17]	; <UNPREDICTABLE>
    576c:	svc	0x0060f7fb
    5770:	andlt	r4, r3, r0, lsr r6
    5774:			; <UNDEFINED> instruction: 0x4628bdf0
    5778:	stmib	r6!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    577c:	svclt	0x0000e7c4
    5780:	andeq	r3, r1, r4, lsr #14
    5784:	andeq	r3, r1, r6, lsr r9
    5788:	ldrdeq	r0, [r0], -r4
    578c:	andeq	r2, r0, r6, lsr #9
    5790:	andeq	r2, r0, lr, asr #9
    5794:			; <UNDEFINED> instruction: 0x000024b8
    5798:	muleq	r0, r8, r5
    579c:			; <UNDEFINED> instruction: 0x4604b510
    57a0:			; <UNDEFINED> instruction: 0xf908f7ff
    57a4:	strmi	fp, [r1], -r8, lsr #2
    57a8:	pop	{r5, r9, sl, lr}
    57ac:			; <UNDEFINED> instruction: 0xf7ff4010
    57b0:	ldclt	15, cr11, [r0, #-596]	; 0xfffffdac
    57b4:	stmdbmi	pc, {r1, r2, r3, sl, ip, sp, pc}	; <UNPREDICTABLE>
    57b8:	addlt	fp, r2, r0, lsl #10
    57bc:	bge	d83fc <__assert_fail@plt+0xd68f8>
    57c0:	stmiapl	fp, {r0, r3, r4, r5, r6, sl, lr}^
    57c4:	blne	143914 <__assert_fail@plt+0x141e10>
    57c8:	movwls	r6, #6171	; 0x181b
    57cc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    57d0:			; <UNDEFINED> instruction: 0xf7ff9200
    57d4:	bmi	285768 <__assert_fail@plt+0x283c64>
    57d8:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    57dc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    57e0:	subsmi	r9, sl, r1, lsl #22
    57e4:	andlt	sp, r2, r4, lsl #2
    57e8:	bl	143964 <__assert_fail@plt+0x141e60>
    57ec:	ldrbmi	fp, [r0, -r3]!
    57f0:	svc	0x00aef7fb
    57f4:	andeq	r3, r1, r4, asr #12
    57f8:	andeq	r0, r0, r8, asr #3
    57fc:	andeq	r3, r1, sl, lsr #12
    5800:			; <UNDEFINED> instruction: 0x460db570
    5804:	cmplt	fp, r6, lsl r6
    5808:			; <UNDEFINED> instruction: 0xf7ff461c
    580c:	vmlane.f32	s30, s7, s23
    5810:			; <UNDEFINED> instruction: 0x4633db13
    5814:	strtmi	r4, [r1], -sl, lsr #12
    5818:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    581c:	stmdalt	lr, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5820:			; <UNDEFINED> instruction: 0xf8f6f7ff
    5824:	ldrtmi	fp, [r2], -r8, lsr #2
    5828:	pop	{r0, r3, r5, r9, sl, lr}
    582c:			; <UNDEFINED> instruction: 0xf7fb4070
    5830:			; <UNDEFINED> instruction: 0xf7fcbfb9
    5834:	stmdavs	r3, {r1, r2, r3, r5, r6, fp, sp, lr, pc}
    5838:			; <UNDEFINED> instruction: 0x4618425b
    583c:	svclt	0x0000bd70
    5840:	ldrblt	fp, [r0, #-1032]!	; 0xfffffbf8
    5844:	addlt	r4, r3, sp, lsl #12
    5848:	blge	1d7ca8 <__assert_fail@plt+0x1d61a4>
    584c:	bmi	5970ac <__assert_fail@plt+0x5955a8>
    5850:			; <UNDEFINED> instruction: 0xf8534479
    5854:	stmpl	sl, {r2, r8, r9, fp, lr}
    5858:	strmi	r4, [r4], -r1, lsr #12
    585c:	andls	r6, r1, #1179648	; 0x120000
    5860:	andeq	pc, r0, #79	; 0x4f
    5864:	movwls	r4, #1562	; 0x61a
    5868:			; <UNDEFINED> instruction: 0xf8a4f7ff
    586c:			; <UNDEFINED> instruction: 0x4603b190
    5870:			; <UNDEFINED> instruction: 0x46294632
    5874:			; <UNDEFINED> instruction: 0xf7ff4620
    5878:	bmi	34578c <__assert_fail@plt+0x343c88>
    587c:	ldrbtmi	r4, [sl], #-2826	; 0xfffff4f6
    5880:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    5884:	subsmi	r9, sl, r1, lsl #22
    5888:	andlt	sp, r3, r9, lsl #2
    588c:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    5890:	ldrbmi	fp, [r0, -r1]!
    5894:	ldmda	ip!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5898:	submi	r6, r0, #0, 16
    589c:			; <UNDEFINED> instruction: 0xf7fbe7ed
    58a0:	svclt	0x0000ef58
    58a4:			; <UNDEFINED> instruction: 0x000135b4
    58a8:	andeq	r0, r0, r8, asr #3
    58ac:	andeq	r3, r1, r6, lsl #11
    58b0:	svcmi	0x00f0e92d
    58b4:	svcmi	0x004a461d
    58b8:			; <UNDEFINED> instruction: 0x461a4614
    58bc:	ldrbtmi	r4, [pc], #-2889	; 58c4 <__assert_fail@plt+0x3dc0>
    58c0:	strmi	fp, [lr], -r9, lsl #1
    58c4:	tstcs	r0, pc, asr #8	; <UNPREDICTABLE>
    58c8:			; <UNDEFINED> instruction: 0xf8df58fb
    58cc:	ldmdavs	fp, {r2, r3, r4, r8, ip, pc}
    58d0:			; <UNDEFINED> instruction: 0xf04f9307
    58d4:			; <UNDEFINED> instruction: 0xf7ff0300
    58d8:	ldrbtmi	pc, [r9], #3317	; 0xcf5	; <UNPREDICTABLE>
    58dc:			; <UNDEFINED> instruction: 0xf7fc4607
    58e0:	svccs	0x0000e818
    58e4:	stmdavs	r5, {r3, r4, r5, r7, r8, r9, sl, fp, ip, sp, pc}
    58e8:	svclt	0x00b84680
    58ec:	blle	f162a8 <__assert_fail@plt+0xf147a4>
    58f0:	ldrbtmi	r4, [fp], #-2878	; 0xfffff4c2
    58f4:	smmlaeq	fp, fp, r8, r6
    58f8:	strtmi	sp, [r2], -r3, asr #8
    58fc:	ldrtmi	r2, [r0], -r0, lsl #2
    5900:	ldmda	r4!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5904:	rsble	r2, r4, r0, lsl #24
    5908:	vrshl.s8	d18, d0, d11
    590c:			; <UNDEFINED> instruction: 0xf6c02b80
    5910:	strtmi	r6, [r9], r6, ror #23
    5914:	movwls	sl, #15109	; 0x3b05
    5918:	ldrtmi	r4, [r1], -r2, lsr #12
    591c:			; <UNDEFINED> instruction: 0xf7fb4638
    5920:	stmdacs	r0, {r1, r2, r5, r7, r9, sl, fp, sp, lr, pc}
    5924:	bne	93cd5c <__assert_fail@plt+0x93b258>
    5928:	strmi	r4, [r5], #-1030	; 0xfffffbfa
    592c:	strtmi	sp, [r2], -lr, asr #32
    5930:			; <UNDEFINED> instruction: 0x46384631
    5934:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    5938:	mrc	7, 4, APSR_nzcv, cr8, cr11, {7}
    593c:	ldclle	8, cr2, [r2]
    5940:	ldrdge	pc, [r0], -r8
    5944:			; <UNDEFINED> instruction: 0xf1bad008
    5948:	svclt	0x00180f04
    594c:	svceq	0x000bf1ba
    5950:			; <UNDEFINED> instruction: 0xf1b9d102
    5954:	ldcle	15, cr0, [r0, #-16]!
    5958:	svclt	0x00082d00
    595c:	ldrbcc	pc, [pc, #79]!	; 59b3 <__assert_fail@plt+0x3eaf>	; <UNPREDICTABLE>
    5960:			; <UNDEFINED> instruction: 0xf7fc4638
    5964:			; <UNDEFINED> instruction: 0xf8c8e8b2
    5968:	bmi	86d970 <__assert_fail@plt+0x86be6c>
    596c:	ldrbtmi	r4, [sl], #-2845	; 0xfffff4e3
    5970:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    5974:	subsmi	r9, sl, r7, lsl #22
    5978:	strtmi	sp, [r8], -pc, lsr #2
    597c:	pop	{r0, r3, ip, sp, pc}
    5980:	blmi	729948 <__assert_fail@plt+0x727e44>
    5984:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    5988:	ldrdls	pc, [r0], -r3
    598c:	svc	0x0090f7fb
    5990:			; <UNDEFINED> instruction: 0xf8df4919
    5994:	bmi	6b5b3c <__assert_fail@plt+0x6b4038>
    5998:	ldrbtmi	r4, [ip], #1145	; 0x479
    599c:	ldrbtmi	r9, [sl], #-257	; 0xfffffeff
    59a0:			; <UNDEFINED> instruction: 0xf8cd2101
    59a4:	strmi	ip, [r3], -r0
    59a8:			; <UNDEFINED> instruction: 0xf7fc4648
    59ac:	ldmdami	r5, {r4, fp, sp, lr, pc}
    59b0:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
    59b4:			; <UNDEFINED> instruction: 0xffcaf7fe
    59b8:			; <UNDEFINED> instruction: 0x2100e79f
    59bc:			; <UNDEFINED> instruction: 0xf1099803
    59c0:	stmib	sp, {r0, r8, fp}^
    59c4:			; <UNDEFINED> instruction: 0xf7fb1b05
    59c8:			; <UNDEFINED> instruction: 0xe7a5ee72
    59cc:	ldrdge	pc, [r0], -r8
    59d0:			; <UNDEFINED> instruction: 0xf8d8e7c6
    59d4:	strtmi	sl, [r5], -r0
    59d8:			; <UNDEFINED> instruction: 0xf7fbe7c2
    59dc:	svclt	0x0000eeba
    59e0:	andeq	r3, r1, r6, asr #10
    59e4:	andeq	r0, r0, r8, asr #3
    59e8:	andeq	r3, r1, sl, lsr #10
    59ec:	andeq	r3, r1, sl, asr r7
    59f0:	muleq	r1, r6, r4
    59f4:	ldrdeq	r0, [r0], -r4
    59f8:	andeq	r2, r0, r4, lsl #5
    59fc:	andeq	r2, r0, lr, asr #4
    5a00:	andeq	r2, r0, lr, ror #4
    5a04:	andeq	r2, r0, lr, asr r3
    5a08:			; <UNDEFINED> instruction: 0x460db570
    5a0c:			; <UNDEFINED> instruction: 0x46194616
    5a10:	strmi	r9, [r4], -r4, lsl #20
    5a14:			; <UNDEFINED> instruction: 0xffcef7fe
    5a18:			; <UNDEFINED> instruction: 0x4603b138
    5a1c:			; <UNDEFINED> instruction: 0x46294632
    5a20:	pop	{r5, r9, sl, lr}
    5a24:			; <UNDEFINED> instruction: 0xf7ff4070
    5a28:			; <UNDEFINED> instruction: 0xf7fbbf43
    5a2c:	stmdavs	r0, {r1, r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}
    5a30:	lfmlt	f4, 2, [r0, #-256]!	; 0xffffff00
    5a34:	ldrdgt	pc, [r4], #-143	; 0xffffff71
    5a38:	ldrbtmi	fp, [ip], #1032	; 0x408
    5a3c:	ldrlt	r4, [r0, #-2832]	; 0xfffff4f0
    5a40:			; <UNDEFINED> instruction: 0xf85cb085
    5a44:	stcge	0, cr3, [r7], {3}
    5a48:	movwls	r6, #14363	; 0x381b
    5a4c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    5a50:	blcc	143ba8 <__assert_fail@plt+0x1420a4>
    5a54:	strls	r9, [r2], #-1024	; 0xfffffc00
    5a58:			; <UNDEFINED> instruction: 0xffd6f7ff
    5a5c:	blmi	218288 <__assert_fail@plt+0x216784>
    5a60:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    5a64:	blls	dfad4 <__assert_fail@plt+0xddfd0>
    5a68:	qaddle	r4, sl, r4
    5a6c:	pop	{r0, r2, ip, sp, pc}
    5a70:	andlt	r4, r1, r0, lsl r0
    5a74:			; <UNDEFINED> instruction: 0xf7fb4770
    5a78:	svclt	0x0000ee6c
    5a7c:	andeq	r3, r1, sl, asr #7
    5a80:	andeq	r0, r0, r8, asr #3
    5a84:	andeq	r3, r1, r4, lsr #7
    5a88:			; <UNDEFINED> instruction: 0xf5adb5f0
    5a8c:	stcmi	13, cr5, [r0, #-0]
    5a90:	stcmi	0, cr11, [r0], #-524	; 0xfffffdf4
    5a94:	ldrbtmi	r4, [sp], #-1555	; 0xfffff9ed
    5a98:	andpl	pc, r0, #54525952	; 0x3400000
    5a9c:	stmdbpl	ip!, {r2, r9, ip, sp}
    5aa0:	andsvs	r6, r4, r4, lsr #16
    5aa4:	streq	pc, [r0], #-79	; 0xffffffb1
    5aa8:	cdpge	3, 0, cr11, cr1, cr9, {3}
    5aac:	strmi	r2, [sp], -r0, lsl #4
    5ab0:			; <UNDEFINED> instruction: 0xf641600a
    5ab4:			; <UNDEFINED> instruction: 0x463172ff
    5ab8:	mrc2	7, 7, pc, cr10, cr15, {7}
    5abc:	cdpne	15, 0, cr10, cr4, cr2, {0}
    5ac0:	tstle	r9, sl, lsl #22
    5ac4:	movwcs	r4, #1584	; 0x630
    5ac8:			; <UNDEFINED> instruction: 0xf7fb5533
    5acc:	stmdacs	r0, {r2, r3, r4, r5, r9, sl, fp, sp, lr, pc}
    5ad0:	svclt	0x00086028
    5ad4:	streq	pc, [fp], #-111	; 0xffffff91
    5ad8:			; <UNDEFINED> instruction: 0xf50d490f
    5adc:	bmi	35a6e4 <__assert_fail@plt+0x358be0>
    5ae0:	ldrbtmi	r3, [r9], #-772	; 0xfffffcfc
    5ae4:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
    5ae8:	subsmi	r6, r1, sl, lsl r8
    5aec:	strtmi	sp, [r0], -lr, lsl #2
    5af0:	cfstr32pl	mvfx15, [r0, #-52]	; 0xffffffcc
    5af4:	ldcllt	0, cr11, [r0, #12]!
    5af8:	ldrpl	r3, [fp, -r5, lsl #30]!
    5afc:	svclt	0x00082b0a
    5b00:	ldrbtcc	pc, [pc], #260	; 5b08 <__assert_fail@plt+0x4004>	; <UNPREDICTABLE>
    5b04:			; <UNDEFINED> instruction: 0xf06fe7de
    5b08:			; <UNDEFINED> instruction: 0xe7e50415
    5b0c:	mcr	7, 1, pc, cr0, cr11, {7}	; <UNPREDICTABLE>
    5b10:	andeq	r3, r1, lr, ror #6
    5b14:	andeq	r0, r0, r8, asr #3
    5b18:	andeq	r3, r1, r2, lsr #6
    5b1c:	ldrlt	fp, [r0, #-1036]!	; 0xfffffbf4
    5b20:	ldcmi	0, cr11, [r5], {131}	; 0x83
    5b24:	strmi	sl, [sp], -r6, lsl #20
    5b28:	ldrbtmi	r4, [ip], #-2324	; 0xfffff6ec
    5b2c:	blcc	143c7c <__assert_fail@plt+0x142178>
    5b30:	strmi	r5, [r4], -r1, ror #16
    5b34:	tstls	r1, r9, lsl #16
    5b38:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    5b3c:	andls	r4, r0, #26214400	; 0x1900000
    5b40:			; <UNDEFINED> instruction: 0xff38f7fe
    5b44:	strmi	fp, [r2], -r8, lsl #3
    5b48:	strtmi	r4, [r0], -r9, lsr #12
    5b4c:			; <UNDEFINED> instruction: 0xff9cf7ff
    5b50:	blmi	298384 <__assert_fail@plt+0x296880>
    5b54:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    5b58:	blls	5fbc8 <__assert_fail@plt+0x5e0c4>
    5b5c:	qaddle	r4, sl, r9
    5b60:	pop	{r0, r1, ip, sp, pc}
    5b64:	andlt	r4, r2, r0, lsr r0
    5b68:			; <UNDEFINED> instruction: 0xf7fb4770
    5b6c:	stmdavs	r0, {r1, r4, r6, r7, r9, sl, fp, sp, lr, pc}
    5b70:	strb	r4, [sp, r0, asr #4]!
    5b74:	stcl	7, cr15, [ip, #1004]!	; 0x3ec
    5b78:	ldrdeq	r3, [r1], -sl
    5b7c:	andeq	r0, r0, r8, asr #3
    5b80:			; <UNDEFINED> instruction: 0x000132b0
    5b84:	bcc	72fcc <__assert_fail@plt+0x714c8>
    5b88:			; <UNDEFINED> instruction: 0xf7ff460c
    5b8c:	stmdacs	r0, {r0, r4, r7, r9, sl, fp, ip, sp, lr, pc}
    5b90:	andle	sp, r8, fp, lsl #22
    5b94:			; <UNDEFINED> instruction: 0xf9131823
    5b98:	bcs	290ba4 <__assert_fail@plt+0x28f0a0>
    5b9c:			; <UNDEFINED> instruction: 0xf100bf06
    5ba0:	stmdane	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}
    5ba4:	movwcs	r4, #1564	; 0x61c
    5ba8:	ldclt	0, cr7, [r0, #-140]	; 0xffffff74
    5bac:	ldrblt	fp, [r0, #-1032]!	; 0xfffffbf8
    5bb0:	addlt	r4, r3, sp, lsl #12
    5bb4:	blge	1d8014 <__assert_fail@plt+0x1d6510>
    5bb8:	bmi	597418 <__assert_fail@plt+0x595914>
    5bbc:			; <UNDEFINED> instruction: 0xf8534479
    5bc0:	stmpl	sl, {r2, r8, r9, fp, lr}
    5bc4:	strmi	r4, [r4], -r1, lsr #12
    5bc8:	andls	r6, r1, #1179648	; 0x120000
    5bcc:	andeq	pc, r0, #79	; 0x4f
    5bd0:	movwls	r4, #1562	; 0x61a
    5bd4:	mcr2	7, 7, pc, cr14, cr14, {7}	; <UNPREDICTABLE>
    5bd8:			; <UNDEFINED> instruction: 0x4603b190
    5bdc:			; <UNDEFINED> instruction: 0x46294632
    5be0:			; <UNDEFINED> instruction: 0xf7ff4620
    5be4:	bmi	345b28 <__assert_fail@plt+0x344024>
    5be8:	ldrbtmi	r4, [sl], #-2826	; 0xfffff4f6
    5bec:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    5bf0:	subsmi	r9, sl, r1, lsl #22
    5bf4:	andlt	sp, r3, r9, lsl #2
    5bf8:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    5bfc:	ldrbmi	fp, [r0, -r1]!
    5c00:	mcr	7, 4, pc, cr6, cr11, {7}	; <UNPREDICTABLE>
    5c04:	submi	r6, r0, #0, 16
    5c08:			; <UNDEFINED> instruction: 0xf7fbe7ed
    5c0c:	svclt	0x0000eda2
    5c10:	andeq	r3, r1, r8, asr #4
    5c14:	andeq	r0, r0, r8, asr #3
    5c18:	andeq	r3, r1, sl, lsl r2
    5c1c:	bmi	ab2c54 <__assert_fail@plt+0xab1150>
    5c20:	ldrbtmi	r4, [sl], #-2858	; 0xfffff4d6
    5c24:	mvnsmi	lr, sp, lsr #18
    5c28:	stmdbmi	r9!, {r0, r2, r3, r9, sl, lr}
    5c2c:	ldmpl	r3, {r2, r7, ip, sp, pc}^
    5c30:	ldrbtmi	r4, [r9], #-1578	; 0xfffff9d6
    5c34:	ldmdavs	fp, {r1, r3, r9, sl, fp, ip, pc}
    5c38:			; <UNDEFINED> instruction: 0xf04f9303
    5c3c:			; <UNDEFINED> instruction: 0xf7ff0300
    5c40:	blmi	944d8c <__assert_fail@plt+0x943288>
    5c44:	stmdacs	r0, {r0, r1, r3, r4, r5, r6, sl, lr}
    5c48:	bmi	8f9d30 <__assert_fail@plt+0x8f822c>
    5c4c:	ldrbtmi	r4, [sl], #-1540	; 0xfffff9fc
    5c50:	smmlaeq	r2, r2, r8, r6
    5c54:	bge	2facbc <__assert_fail@plt+0x2f91b8>
    5c58:	ldrtmi	r4, [r1], -r0, lsr #12
    5c5c:			; <UNDEFINED> instruction: 0xf7fb9202
    5c60:	strmi	lr, [r3], -sl, ror #26
    5c64:	ldrmi	r4, [ip], -r0, lsr #12
    5c68:	mrc	7, 5, APSR_nzcv, cr6, cr11, {7}
    5c6c:	blmi	5d84e0 <__assert_fail@plt+0x5d69dc>
    5c70:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    5c74:	blls	dfce4 <__assert_fail@plt+0xde1e0>
    5c78:	qsuble	r4, sl, r2
    5c7c:	andlt	r4, r4, r0, lsr #12
    5c80:	ldrhmi	lr, [r0, #141]!	; 0x8d
    5c84:	ldrbmi	fp, [r0, -r2]!
    5c88:	svcmi	0x00164a15
    5c8c:	ldrbtmi	r5, [pc], #-2203	; 5c94 <__assert_fail@plt+0x4190>
    5c90:	ldrdhi	pc, [r0], -r3
    5c94:	mcr	7, 0, pc, cr12, cr11, {7}	; <UNPREDICTABLE>
    5c98:	bmi	5180ec <__assert_fail@plt+0x5165e8>
    5c9c:	smlsdxls	r0, r9, r4, r4
    5ca0:	ldrbtmi	r9, [sl], #-257	; 0xfffffeff
    5ca4:	strmi	r2, [r3], -r1, lsl #2
    5ca8:			; <UNDEFINED> instruction: 0xf7fb4640
    5cac:	ldmdami	r0, {r4, r7, r9, sl, fp, sp, lr, pc}
    5cb0:	ldrtmi	r4, [r1], -sl, lsr #12
    5cb4:			; <UNDEFINED> instruction: 0xf7fe4478
    5cb8:	strb	pc, [ip, r9, asr #28]	; <UNPREDICTABLE>
    5cbc:	ldreq	pc, [r5], #-111	; 0xffffff91
    5cc0:			; <UNDEFINED> instruction: 0xf7fbe7d4
    5cc4:	svclt	0x0000ed46
    5cc8:	andeq	r3, r1, r2, ror #3
    5ccc:	andeq	r0, r0, r8, asr #3
    5cd0:	andeq	r2, r0, r6, asr #1
    5cd4:	andeq	r3, r1, r0, asr #3
    5cd8:	strdeq	r3, [r1], -lr
    5cdc:	muleq	r1, r4, r1
    5ce0:	ldrdeq	r0, [r0], -r4
    5ce4:	andeq	r1, r0, sl, asr pc
    5ce8:	andeq	r1, r0, r0, lsl #31
    5cec:	andeq	r1, r0, sl, ror #30
    5cf0:	andeq	r2, r0, ip, rrx
    5cf4:	ldrmi	fp, [r3], -r8, lsl #8
    5cf8:			; <UNDEFINED> instruction: 0x460ab530
    5cfc:	addlt	r4, r2, r6, lsl sp
    5d00:	ldrbtmi	r4, [sp], #-3094	; 0xfffff3ea
    5d04:	stmdbpl	ip!, {r1, r2, r4, r8, fp, lr}
    5d08:	cfstrsls	mvf4, [r5, #-484]	; 0xfffffe1c
    5d0c:	strls	r6, [r1], #-2084	; 0xfffff7dc
    5d10:	streq	pc, [r0], #-79	; 0xffffffb1
    5d14:	stc2	7, cr15, [r8], #-1020	; 0xfffffc04
    5d18:	bge	1b2420 <__assert_fail@plt+0x1b091c>
    5d1c:	strmi	r4, [r4], -r9, lsr #12
    5d20:			; <UNDEFINED> instruction: 0xf7fb9200
    5d24:	strmi	lr, [r3], -r8, lsl #26
    5d28:	ldrmi	r4, [ip], -r0, lsr #12
    5d2c:	mrc	7, 2, APSR_nzcv, cr4, cr11, {7}
    5d30:	blmi	298568 <__assert_fail@plt+0x296a64>
    5d34:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    5d38:	blls	5fda8 <__assert_fail@plt+0x5e2a4>
    5d3c:	qaddle	r4, sl, r8
    5d40:	andlt	r4, r2, r0, lsr #12
    5d44:	ldrhtmi	lr, [r0], -sp
    5d48:	ldrbmi	fp, [r0, -r1]!
    5d4c:	ldreq	pc, [r5], #-111	; 0xffffff91
    5d50:			; <UNDEFINED> instruction: 0xf7fbe7ee
    5d54:	svclt	0x0000ecfe
    5d58:	andeq	r3, r1, r2, lsl #2
    5d5c:	andeq	r0, r0, r8, asr #3
    5d60:	strdeq	r1, [r0], -r0
    5d64:	ldrdeq	r3, [r1], -r0
    5d68:			; <UNDEFINED> instruction: 0x460cb5d0
    5d6c:			; <UNDEFINED> instruction: 0x46114e15
    5d70:	addlt	r4, r4, r5, lsl sl
    5d74:	smlsdxcs	r0, lr, r4, r4
    5d78:	ldmpl	r2!, {r0, r1, r3, r5, r6, r9, sl, lr}
    5d7c:	ldmdavs	r2, {r9, sl, sp}
    5d80:			; <UNDEFINED> instruction: 0xf04f9203
    5d84:	bmi	44658c <__assert_fail@plt+0x444a88>
    5d88:	strvs	lr, [r0, -sp, asr #19]
    5d8c:			; <UNDEFINED> instruction: 0xf7ff447a
    5d90:	stmdacs	r1, {r0, r2, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    5d94:			; <UNDEFINED> instruction: 0x4620d110
    5d98:	ldmib	sp, {r2, r5, r8, ip, sp, pc}^
    5d9c:	andcs	r2, r0, r0, lsl #6
    5da0:	movwcs	lr, #2500	; 0x9c4
    5da4:	blmi	2185d4 <__assert_fail@plt+0x216ad0>
    5da8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    5dac:	blls	dfe1c <__assert_fail@plt+0xde318>
    5db0:	qaddle	r4, sl, r4
    5db4:	ldcllt	0, cr11, [r0, #16]
    5db8:	rscscc	pc, pc, pc, asr #32
    5dbc:			; <UNDEFINED> instruction: 0xf7fbe7f2
    5dc0:	svclt	0x0000ecc8
    5dc4:	muleq	r1, r0, r0
    5dc8:	andeq	r0, r0, r8, asr #3
    5dcc:	andeq	r1, r0, ip, lsl #11
    5dd0:	andeq	r3, r1, ip, asr r0
    5dd4:	ldrlt	fp, [r0, #-1036]!	; 0xfffffbf4
    5dd8:	ldcmi	0, cr11, [r5], {131}	; 0x83
    5ddc:	strmi	sl, [sp], -r6, lsl #20
    5de0:	ldrbtmi	r4, [ip], #-2324	; 0xfffff6ec
    5de4:	blcc	143f34 <__assert_fail@plt+0x142430>
    5de8:	strmi	r5, [r4], -r1, ror #16
    5dec:	tstls	r1, r9, lsl #16
    5df0:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    5df4:	andls	r4, r0, #26214400	; 0x1900000
    5df8:	ldc2l	7, cr15, [ip, #1016]	; 0x3f8
    5dfc:	strmi	fp, [r2], -r8, lsl #3
    5e00:	strtmi	r4, [r0], -r9, lsr #12
    5e04:			; <UNDEFINED> instruction: 0xffb0f7ff
    5e08:	blmi	29863c <__assert_fail@plt+0x296b38>
    5e0c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    5e10:	blls	5fe80 <__assert_fail@plt+0x5e37c>
    5e14:	qaddle	r4, sl, r9
    5e18:	pop	{r0, r1, ip, sp, pc}
    5e1c:	andlt	r4, r2, r0, lsr r0
    5e20:			; <UNDEFINED> instruction: 0xf7fb4770
    5e24:	stmdavs	r0, {r1, r2, r4, r5, r6, r8, sl, fp, sp, lr, pc}
    5e28:	strb	r4, [sp, r0, asr #4]!
    5e2c:	ldc	7, cr15, [r0], {251}	; 0xfb
    5e30:	andeq	r3, r1, r2, lsr #32
    5e34:	andeq	r0, r0, r8, asr #3
    5e38:	strdeq	r2, [r1], -r8
    5e3c:			; <UNDEFINED> instruction: 0x460cb5d0
    5e40:			; <UNDEFINED> instruction: 0x46114e15
    5e44:	addlt	r4, r4, r5, lsl sl
    5e48:	smlsdxcs	r0, lr, r4, r4
    5e4c:	ldmpl	r2!, {r0, r1, r3, r5, r6, r9, sl, lr}
    5e50:	ldmdavs	r2, {r9, sl, sp}
    5e54:			; <UNDEFINED> instruction: 0xf04f9203
    5e58:	bmi	446660 <__assert_fail@plt+0x444b5c>
    5e5c:	strvs	lr, [r0, -sp, asr #19]
    5e60:			; <UNDEFINED> instruction: 0xf7ff447a
    5e64:	stmdacs	r1, {r0, r1, r3, r4, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    5e68:			; <UNDEFINED> instruction: 0x4620d110
    5e6c:	ldmib	sp, {r2, r5, r8, ip, sp, pc}^
    5e70:	andcs	r2, r0, r0, lsl #6
    5e74:	movwcs	lr, #2500	; 0x9c4
    5e78:	blmi	2186a8 <__assert_fail@plt+0x216ba4>
    5e7c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    5e80:	blls	dfef0 <__assert_fail@plt+0xde3ec>
    5e84:	qaddle	r4, sl, r4
    5e88:	ldcllt	0, cr11, [r0, #16]
    5e8c:	rscscc	pc, pc, pc, asr #32
    5e90:			; <UNDEFINED> instruction: 0xf7fbe7f2
    5e94:	svclt	0x0000ec5e
    5e98:			; <UNDEFINED> instruction: 0x00012fbc
    5e9c:	andeq	r0, r0, r8, asr #3
    5ea0:	ldrdeq	r1, [r0], -r4
    5ea4:	andeq	r2, r1, r8, lsl #31
    5ea8:	ldrlt	fp, [r0, #-1036]!	; 0xfffffbf4
    5eac:	ldcmi	0, cr11, [r5], {131}	; 0x83
    5eb0:	strmi	sl, [sp], -r6, lsl #20
    5eb4:	ldrbtmi	r4, [ip], #-2324	; 0xfffff6ec
    5eb8:	blcc	144008 <__assert_fail@plt+0x142504>
    5ebc:	strmi	r5, [r4], -r1, ror #16
    5ec0:	tstls	r1, r9, lsl #16
    5ec4:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    5ec8:	andls	r4, r0, #26214400	; 0x1900000
    5ecc:	ldc2l	7, cr15, [r2, #-1016]!	; 0xfffffc08
    5ed0:	strmi	fp, [r2], -r8, lsl #3
    5ed4:	strtmi	r4, [r0], -r9, lsr #12
    5ed8:			; <UNDEFINED> instruction: 0xffb0f7ff
    5edc:	blmi	298710 <__assert_fail@plt+0x296c0c>
    5ee0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    5ee4:	blls	5ff54 <__assert_fail@plt+0x5e450>
    5ee8:	qaddle	r4, sl, r9
    5eec:	pop	{r0, r1, ip, sp, pc}
    5ef0:	andlt	r4, r2, r0, lsr r0
    5ef4:			; <UNDEFINED> instruction: 0xf7fb4770
    5ef8:	stmdavs	r0, {r2, r3, r8, sl, fp, sp, lr, pc}
    5efc:	strb	r4, [sp, r0, asr #4]!
    5f00:	stc	7, cr15, [r6], #-1004	; 0xfffffc14
    5f04:	andeq	r2, r1, lr, asr #30
    5f08:	andeq	r0, r0, r8, asr #3
    5f0c:	andeq	r2, r1, r4, lsr #30
    5f10:	ldrsbgt	pc, [r4], #-143	; 0xffffff71	; <UNPREDICTABLE>
    5f14:	ldrbtmi	fp, [ip], #1328	; 0x530
    5f18:	addlt	r4, r3, r4, lsl sp
    5f1c:	ldrmi	r4, [r1], -ip, lsl #12
    5f20:			; <UNDEFINED> instruction: 0x466b4a13
    5f24:	andpl	pc, r5, ip, asr r8	; <UNPREDICTABLE>
    5f28:	stmdavs	sp!, {r1, r3, r4, r5, r6, sl, lr}
    5f2c:			; <UNDEFINED> instruction: 0xf04f9501
    5f30:	strcs	r0, [r0, #-1280]	; 0xfffffb00
    5f34:			; <UNDEFINED> instruction: 0xf7ff9500
    5f38:	stmdacs	r1, {r0, r4, r5, r6, r9, sl, fp, ip, sp, lr, pc}
    5f3c:	strtmi	sp, [r0], -lr, lsl #2
    5f40:	blls	32398 <__assert_fail@plt+0x30894>
    5f44:	eorvs	r4, r3, r8, lsr #12
    5f48:	blmi	218778 <__assert_fail@plt+0x216c74>
    5f4c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    5f50:	blls	5ffc0 <__assert_fail@plt+0x5e4bc>
    5f54:	qaddle	r4, sl, r4
    5f58:	ldclt	0, cr11, [r0, #-12]!
    5f5c:	rscscc	pc, pc, pc, asr #32
    5f60:			; <UNDEFINED> instruction: 0xf7fbe7f2
    5f64:	svclt	0x0000ebf6
    5f68:	andeq	r2, r1, lr, ror #29
    5f6c:	andeq	r0, r0, r8, asr #3
    5f70:	andeq	r1, r0, ip, lsr #8
    5f74:			; <UNDEFINED> instruction: 0x00012eb8
    5f78:	ldrlt	fp, [r0, #-1036]!	; 0xfffffbf4
    5f7c:	ldcmi	0, cr11, [r5], {131}	; 0x83
    5f80:	strmi	sl, [sp], -r6, lsl #20
    5f84:	ldrbtmi	r4, [ip], #-2324	; 0xfffff6ec
    5f88:	blcc	1440d8 <__assert_fail@plt+0x1425d4>
    5f8c:	strmi	r5, [r4], -r1, ror #16
    5f90:	tstls	r1, r9, lsl #16
    5f94:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    5f98:	andls	r4, r0, #26214400	; 0x1900000
    5f9c:	stc2	7, cr15, [sl, #-1016]	; 0xfffffc08
    5fa0:	strmi	fp, [r2], -r8, lsl #3
    5fa4:	strtmi	r4, [r0], -r9, lsr #12
    5fa8:			; <UNDEFINED> instruction: 0xffb2f7ff
    5fac:	blmi	2987e0 <__assert_fail@plt+0x296cdc>
    5fb0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    5fb4:	blls	60024 <__assert_fail@plt+0x5e520>
    5fb8:	qaddle	r4, sl, r9
    5fbc:	pop	{r0, r1, ip, sp, pc}
    5fc0:	andlt	r4, r2, r0, lsr r0
    5fc4:			; <UNDEFINED> instruction: 0xf7fb4770
    5fc8:	stmdavs	r0, {r2, r5, r7, sl, fp, sp, lr, pc}
    5fcc:	strb	r4, [sp, r0, asr #4]!
    5fd0:	bl	fefc3fc4 <__assert_fail@plt+0xfefc24c0>
    5fd4:	andeq	r2, r1, lr, ror lr
    5fd8:	andeq	r0, r0, r8, asr #3
    5fdc:	andeq	r2, r1, r4, asr lr
    5fe0:			; <UNDEFINED> instruction: 0x460cb510
    5fe4:	ldrsb	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    5fe8:			; <UNDEFINED> instruction: 0xf8dfb082
    5fec:			; <UNDEFINED> instruction: 0x4611c050
    5ff0:	bmi	4d73f0 <__assert_fail@plt+0x4d58ec>
    5ff4:			; <UNDEFINED> instruction: 0xf85e466b
    5ff8:	ldrbtmi	ip, [sl], #-12
    5ffc:	ldrdgt	pc, [r0], -ip
    6000:	andgt	pc, r4, sp, asr #17
    6004:	stceq	0, cr15, [r0], {79}	; 0x4f
    6008:	mcr2	7, 0, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
    600c:	tstle	lr, r1, lsl #16
    6010:	tstlt	r4, r0, lsr #12
    6014:	andcs	r9, r0, r0, lsl #22
    6018:	bmi	29e0ac <__assert_fail@plt+0x29c5a8>
    601c:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    6020:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    6024:	subsmi	r9, sl, r1, lsl #22
    6028:	andlt	sp, r2, r4, lsl #2
    602c:			; <UNDEFINED> instruction: 0xf04fbd10
    6030:	udf	#8975	; 0x230f
    6034:	bl	fe344028 <__assert_fail@plt+0xfe342524>
    6038:	andeq	r2, r1, r4, lsl lr
    603c:	andeq	r0, r0, r8, asr #3
    6040:	andeq	r1, r0, r2, asr #26
    6044:	andeq	r2, r1, r6, ror #27
    6048:	ldrlt	fp, [r0, #-1036]!	; 0xfffffbf4
    604c:	ldcmi	0, cr11, [r5], {131}	; 0x83
    6050:	strmi	sl, [sp], -r6, lsl #20
    6054:	ldrbtmi	r4, [ip], #-2324	; 0xfffff6ec
    6058:	blcc	1441a8 <__assert_fail@plt+0x1426a4>
    605c:	strmi	r5, [r4], -r1, ror #16
    6060:	tstls	r1, r9, lsl #16
    6064:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    6068:	andls	r4, r0, #26214400	; 0x1900000
    606c:	stc2	7, cr15, [r2], #1016	; 0x3f8
    6070:	strmi	fp, [r2], -r8, lsl #3
    6074:	strtmi	r4, [r0], -r9, lsr #12
    6078:			; <UNDEFINED> instruction: 0xffb2f7ff
    607c:	blmi	2988b0 <__assert_fail@plt+0x296dac>
    6080:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    6084:	blls	600f4 <__assert_fail@plt+0x5e5f0>
    6088:	qaddle	r4, sl, r9
    608c:	pop	{r0, r1, ip, sp, pc}
    6090:	andlt	r4, r2, r0, lsr r0
    6094:			; <UNDEFINED> instruction: 0xf7fb4770
    6098:	stmdavs	r0, {r2, r3, r4, r5, sl, fp, sp, lr, pc}
    609c:	strb	r4, [sp, r0, asr #4]!
    60a0:	bl	15c4094 <__assert_fail@plt+0x15c2590>
    60a4:	andeq	r2, r1, lr, lsr #27
    60a8:	andeq	r0, r0, r8, asr #3
    60ac:	andeq	r2, r1, r4, lsl #27
    60b0:	ldrdgt	pc, [r0], pc	; <UNPREDICTABLE>
    60b4:	ldrbtmi	fp, [ip], #1328	; 0x530
    60b8:	addlt	r4, r7, pc, lsl sp
    60bc:	ldrmi	r4, [r1], -ip, lsl #12
    60c0:	blge	118940 <__assert_fail@plt+0x116e3c>
    60c4:	blge	eaccc <__assert_fail@plt+0xe91c8>
    60c8:	andpl	pc, r5, ip, asr r8	; <UNPREDICTABLE>
    60cc:	stmdavs	sp!, {r1, r3, r4, r5, r6, sl, lr}
    60d0:			; <UNDEFINED> instruction: 0xf04f9505
    60d4:			; <UNDEFINED> instruction: 0xf7ff0500
    60d8:	stmdacs	r2, {r0, r5, r7, r8, sl, fp, ip, sp, lr, pc}
    60dc:	strtmi	sp, [r0], -r4, lsr #2
    60e0:	stmdals	r3, {r2, r6, r7, r8, ip, sp, pc}
    60e4:	cmnmi	pc, pc, asr #8	; <UNPREDICTABLE>
    60e8:	vqdmull.s<illegal width 8>	<illegal reg q12.5>, d0, d4
    60ec:	vld4.8	{d0,d2,d4,d6}, [r0]
    60f0:	movwcs	r6, #639	; 0x27f
    60f4:	tstcs	r0, r1, lsl #20
    60f8:	mvnsvc	pc, #217055232	; 0xcf00000
    60fc:			; <UNDEFINED> instruction: 0xf022b2e8
    6100:	movwmi	r0, #4623	; 0x120f
    6104:	movwcc	lr, #23043	; 0x5a03
    6108:	b	108e110 <__assert_fail@plt+0x108c60c>
    610c:	movwmi	r5, #45589	; 0xb215
    6110:	eorvs	r6, r3, r2, rrx
    6114:	blmi	218944 <__assert_fail@plt+0x216e40>
    6118:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    611c:	blls	16018c <__assert_fail@plt+0x15e688>
    6120:	qaddle	r4, sl, r4
    6124:	ldclt	0, cr11, [r0, #-28]!	; 0xffffffe4
    6128:	rscscc	pc, pc, pc, asr #32
    612c:			; <UNDEFINED> instruction: 0xf7fbe7f2
    6130:	svclt	0x0000eb10
    6134:	andeq	r2, r1, lr, asr #26
    6138:	andeq	r0, r0, r8, asr #3
    613c:	andeq	r1, r0, r4, ror ip
    6140:	andeq	r2, r1, ip, ror #25
    6144:	ldrlt	fp, [r0, #-1036]!	; 0xfffffbf4
    6148:	ldcmi	0, cr11, [r5], {131}	; 0x83
    614c:	strmi	sl, [sp], -r6, lsl #20
    6150:	ldrbtmi	r4, [ip], #-2324	; 0xfffff6ec
    6154:	blcc	1442a4 <__assert_fail@plt+0x1427a0>
    6158:	strmi	r5, [r4], -r1, ror #16
    615c:	tstls	r1, r9, lsl #16
    6160:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    6164:	andls	r4, r0, #26214400	; 0x1900000
    6168:	stc2	7, cr15, [r4], #-1016	; 0xfffffc08
    616c:	strmi	fp, [r2], -r8, lsl #3
    6170:	strtmi	r4, [r0], -r9, lsr #12
    6174:			; <UNDEFINED> instruction: 0xff9cf7ff
    6178:	blmi	2989ac <__assert_fail@plt+0x296ea8>
    617c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    6180:	blls	601f0 <__assert_fail@plt+0x5e6ec>
    6184:	qaddle	r4, sl, r9
    6188:	pop	{r0, r1, ip, sp, pc}
    618c:	andlt	r4, r2, r0, lsr r0
    6190:			; <UNDEFINED> instruction: 0xf7fb4770
    6194:	stmdavs	r0, {r1, r2, r3, r4, r5, r7, r8, r9, fp, sp, lr, pc}
    6198:	strb	r4, [sp, r0, asr #4]!
    619c:	b	ff644190 <__assert_fail@plt+0xff64268c>
    61a0:			; <UNDEFINED> instruction: 0x00012cb2
    61a4:	andeq	r0, r0, r8, asr #3
    61a8:	andeq	r2, r1, r8, lsl #25
    61ac:	svcmi	0x00f0e92d
    61b0:	ldcmi	6, cr4, [r2], #-60	; 0xffffffc4
    61b4:	blmi	cb23d0 <__assert_fail@plt+0xcb08cc>
    61b8:	ldrbtmi	r2, [ip], #-257	; 0xfffffeff
    61bc:	smlabteq	r8, r0, r2, pc	; <UNPREDICTABLE>
    61c0:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    61c4:			; <UNDEFINED> instruction: 0xf04f9303
    61c8:			; <UNDEFINED> instruction: 0xf7ff0300
    61cc:	sxtab16mi	pc, r0, fp, ror #16	; <UNPREDICTABLE>
    61d0:	bl	fe7c41c4 <__assert_fail@plt+0xfe7c26c0>
    61d4:	svceq	0x0000f1b8
    61d8:	blle	11979f8 <__assert_fail@plt+0x1195ef4>
    61dc:			; <UNDEFINED> instruction: 0xf7fb4638
    61e0:	strmi	lr, [r4], -r0, lsl #23
    61e4:	vcgt.s8	<illegal reg q13.5>, <illegal reg q5.5>, q4
    61e8:			; <UNDEFINED> instruction: 0xf10d2b80
    61ec:			; <UNDEFINED> instruction: 0xf6c00a04
    61f0:			; <UNDEFINED> instruction: 0xf04f6be6
    61f4:	strtmi	r0, [r2], -r0, lsl #18
    61f8:			; <UNDEFINED> instruction: 0x46404639
    61fc:	andls	pc, r0, r6, asr #17
    6200:	bl	ff4c41f4 <__assert_fail@plt+0xff4c26f0>
    6204:	mcrne	8, 0, r6, cr3, cr5, {1}
    6208:	bne	ff93d6b0 <__assert_fail@plt+0xff93bbac>
    620c:	stccs	0, cr13, [fp, #-36]	; 0xffffffdc
    6210:	mvnsle	r4, pc, lsl r4
    6214:	ldrbmi	r2, [r0], -r0, lsl #2
    6218:	blls	80954 <__assert_fail@plt+0x7ee50>
    621c:	b	11c4210 <__assert_fail@plt+0x11c270c>
    6220:	stccs	7, cr14, [fp, #-932]	; 0xfffffc5c
    6224:	stmdage	r1, {r1, r3, r8, ip, lr, pc}
    6228:	vmax.s8	d20, d11, d17
    622c:	strls	r2, [r1], #-896	; 0xfffffc80
    6230:	mvnvs	pc, #192, 12	; 0xc000000
    6234:			; <UNDEFINED> instruction: 0xf7fb9302
    6238:	ldmdavs	r5!, {r1, r3, r4, r5, r9, fp, sp, lr, pc}
    623c:			; <UNDEFINED> instruction: 0xf7fb4640
    6240:	eorsvs	lr, r5, r4, asr #24
    6244:	blmi	398a88 <__assert_fail@plt+0x396f84>
    6248:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    624c:	blls	e02bc <__assert_fail@plt+0xde7b8>
    6250:	tstle	r0, sl, asr r0
    6254:	andlt	r4, r5, r0, lsr #12
    6258:	svchi	0x00f0e8bd
    625c:	svclt	0x00182d04
    6260:	tstle	r5, fp, lsl #26
    6264:	bicle	r2, r6, fp, lsl #26
    6268:	stmdavs	r4, {r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    626c:	strb	r4, [r9, r4, ror #4]!
    6270:	ldrbtcc	pc, [pc], #79	; 6278 <__assert_fail@plt+0x4774>	; <UNPREDICTABLE>
    6274:			; <UNDEFINED> instruction: 0xf7fbe7e2
    6278:	svclt	0x0000ea6c
    627c:	andeq	r2, r1, sl, asr #24
    6280:	andeq	r0, r0, r8, asr #3
    6284:			; <UNDEFINED> instruction: 0x00012bbc
    6288:	ldrlt	fp, [r0, #-1036]!	; 0xfffffbf4
    628c:	ldcmi	0, cr11, [r5], {131}	; 0x83
    6290:	strmi	sl, [sp], -r6, lsl #20
    6294:	ldrbtmi	r4, [ip], #-2324	; 0xfffff6ec
    6298:	blcc	1443e8 <__assert_fail@plt+0x1428e4>
    629c:	strmi	r5, [r4], -r1, ror #16
    62a0:	tstls	r1, r9, lsl #16
    62a4:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    62a8:	andls	r4, r0, #26214400	; 0x1900000
    62ac:	blx	fe0c42ae <__assert_fail@plt+0xfe0c27aa>
    62b0:	strmi	fp, [r2], -r8, lsl #3
    62b4:	strtmi	r4, [r0], -r9, lsr #12
    62b8:			; <UNDEFINED> instruction: 0xff78f7ff
    62bc:	blmi	298af0 <__assert_fail@plt+0x296fec>
    62c0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    62c4:	blls	60334 <__assert_fail@plt+0x5e830>
    62c8:	qaddle	r4, sl, r9
    62cc:	pop	{r0, r1, ip, sp, pc}
    62d0:	andlt	r4, r2, r0, lsr r0
    62d4:			; <UNDEFINED> instruction: 0xf7fb4770
    62d8:	stmdavs	r0, {r2, r3, r4, r8, r9, fp, sp, lr, pc}
    62dc:	strb	r4, [sp, r0, asr #4]!
    62e0:	b	dc42d4 <__assert_fail@plt+0xdc27d0>
    62e4:	andeq	r2, r1, lr, ror #22
    62e8:	andeq	r0, r0, r8, asr #3
    62ec:	andeq	r2, r1, r4, asr #22
    62f0:	svcmi	0x00f0e92d
    62f4:	ldcmi	6, cr4, [r7, #-112]!	; 0xffffff90
    62f8:	blmi	df253c <__assert_fail@plt+0xdf0a38>
    62fc:	ldrbtmi	r4, [sp], #-1558	; 0xfffff9ea
    6300:	tstcs	r1, r8, lsl sl
    6304:	smlabteq	r8, r0, r2, pc	; <UNPREDICTABLE>
    6308:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    630c:			; <UNDEFINED> instruction: 0xf04f930d
    6310:			; <UNDEFINED> instruction: 0xf7fe0300
    6314:	pkhtbmi	pc, r0, r7, asr #31	; <UNPREDICTABLE>
    6318:	b	ffec430c <__assert_fail@plt+0xffec2808>
    631c:	svceq	0x0000f1b8
    6320:	blle	1397b3c <__assert_fail@plt+0x1396038>
    6324:	svcge	0x00074a2d
    6328:	stmib	sp, {r0, r2, r4, r8, r9, sp}^
    632c:	ldrbtmi	r6, [sl], #-1026	; 0xfffffbfe
    6330:	andls	r4, r0, #56, 12	; 0x3800000
    6334:	andcs	r4, r1, #26214400	; 0x1900000
    6338:	stmibcs	r0, {r0, r1, r3, r6, r9, ip, sp, lr, pc}
    633c:	bl	ff444330 <__assert_fail@plt+0xff44282c>
    6340:	stmibvs	r6!, {r6, r7, r9, sl, ip, sp, lr, pc}^
    6344:	beq	542780 <__assert_fail@plt+0x540c7c>
    6348:	bleq	4248c <__assert_fail@plt+0x40988>
    634c:	strtmi	r4, [r2], -r4, lsl #12
    6350:			; <UNDEFINED> instruction: 0x46404639
    6354:	andlt	pc, r0, r5, asr #17
    6358:	bl	9c434c <__assert_fail@plt+0x9c2848>
    635c:	stmdacs	r0, {r1, r2, r3, r5, fp, sp, lr}
    6360:	bne	93d794 <__assert_fail@plt+0x93bc90>
    6364:	mcrcs	0, 0, sp, cr11, cr0, {0}
    6368:	mvnsle	r4, r7, lsl #8
    636c:	ldrbmi	r2, [r0], -r0, lsl #2
    6370:	stmdblt	r5, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    6374:	ldmib	sl, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6378:	cdpcs	7, 0, cr14, cr4, cr9, {7}
    637c:	mcrcs	15, 0, fp, cr11, cr8, {0}
    6380:	mvfcsep	f5, f2
    6384:	ldrb	sp, [r1, r3, ror #3]!
    6388:	tstle	sl, fp, lsl #28
    638c:	strtmi	sl, [r1], -r5, lsl #16
    6390:	orrcs	pc, r0, #-1342177276	; 0xb0000004
    6394:			; <UNDEFINED> instruction: 0xf6c09405
    6398:	movwls	r6, #25574	; 0x63e6
    639c:	stmib	r6, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    63a0:	strbmi	r6, [r0], -lr, lsr #16
    63a4:	bl	fe444398 <__assert_fail@plt+0xfe442894>
    63a8:	bmi	35e468 <__assert_fail@plt+0x35c964>
    63ac:	ldrbtmi	r4, [sl], #-2826	; 0xfffff4f6
    63b0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    63b4:	subsmi	r9, sl, sp, lsl #22
    63b8:	strtmi	sp, [r0], -r9, lsl #2
    63bc:	pop	{r0, r1, r2, r3, ip, sp, pc}
    63c0:	stmdavs	r4, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    63c4:	ldrb	r4, [r0, r4, ror #4]!
    63c8:	ldrbtcc	pc, [pc], #79	; 63d0 <__assert_fail@plt+0x48cc>	; <UNPREDICTABLE>
    63cc:			; <UNDEFINED> instruction: 0xf7fbe7e9
    63d0:	svclt	0x0000e9c0
    63d4:	andeq	r2, r1, r6, lsl #22
    63d8:	andeq	r0, r0, r8, asr #3
    63dc:	andeq	r0, r0, sl, ror #31
    63e0:	andeq	r2, r1, r6, asr sl
    63e4:	svcmi	0x00f0e92d
    63e8:	ldcmi	6, cr4, [r7, #-112]!	; 0xffffff90
    63ec:	blmi	df2640 <__assert_fail@plt+0xdf0b3c>
    63f0:	ldrbtmi	r4, [sp], #-1558	; 0xfffff9ea
    63f4:	tstcs	r1, ip, lsl sl
    63f8:	smlabteq	r8, r0, r2, pc	; <UNPREDICTABLE>
    63fc:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    6400:			; <UNDEFINED> instruction: 0xf04f9311
    6404:			; <UNDEFINED> instruction: 0xf7fe0300
    6408:	pkhtbmi	pc, r0, sp, asr #30	; <UNPREDICTABLE>
    640c:	b	fe044400 <__assert_fail@plt+0xfe0428fc>
    6410:	svceq	0x0000f1b8
    6414:	blle	1397c30 <__assert_fail@plt+0x139612c>
    6418:	svcge	0x00074a2d
    641c:	stmib	sp, {r0, r2, r5, r8, r9, sp}^
    6420:	ldrbtmi	r6, [sl], #-1026	; 0xfffffbfe
    6424:	andls	r4, r0, #56, 12	; 0x3800000
    6428:	andcs	r4, r1, #26214400	; 0x1900000
    642c:	stmibcs	r0, {r0, r1, r3, r6, r9, ip, sp, lr, pc}
    6430:	bl	15c4424 <__assert_fail@plt+0x15c2920>
    6434:	stmibvs	r6!, {r6, r7, r9, sl, ip, sp, lr, pc}^
    6438:	beq	542874 <__assert_fail@plt+0x540d70>
    643c:	bleq	42580 <__assert_fail@plt+0x40a7c>
    6440:	strtmi	r4, [r2], -r4, lsl #12
    6444:			; <UNDEFINED> instruction: 0x46404639
    6448:	andlt	pc, r0, r5, asr #17
    644c:	b	feb44440 <__assert_fail@plt+0xfeb4293c>
    6450:	stmdacs	r0, {r1, r2, r3, r5, fp, sp, lr}
    6454:	bne	93d888 <__assert_fail@plt+0x93bd84>
    6458:	mcrcs	0, 0, sp, cr11, cr0, {0}
    645c:	mvnsle	r4, r7, lsl #8
    6460:	ldrbmi	r2, [r0], -r0, lsl #2
    6464:	stmdblt	r5, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    6468:	stmdb	r0!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    646c:	cdpcs	7, 0, cr14, cr4, cr9, {7}
    6470:	mcrcs	15, 0, fp, cr11, cr8, {0}
    6474:	mvfcsep	f5, f2
    6478:	ldrb	sp, [r1, r3, ror #3]!
    647c:	tstle	sl, fp, lsl #28
    6480:	strtmi	sl, [r1], -r5, lsl #16
    6484:	orrcs	pc, r0, #-1342177276	; 0xb0000004
    6488:			; <UNDEFINED> instruction: 0xf6c09405
    648c:	movwls	r6, #25574	; 0x63e6
    6490:	stmdb	ip, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6494:	strbmi	r6, [r0], -lr, lsr #16
    6498:	bl	5c448c <__assert_fail@plt+0x5c2988>
    649c:	bmi	35e55c <__assert_fail@plt+0x35ca58>
    64a0:	ldrbtmi	r4, [sl], #-2826	; 0xfffff4f6
    64a4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    64a8:	subsmi	r9, sl, r1, lsl fp
    64ac:	strtmi	sp, [r0], -r9, lsl #2
    64b0:	pop	{r0, r1, r4, ip, sp, pc}
    64b4:	stmdavs	r4, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    64b8:	ldrb	r4, [r0, r4, ror #4]!
    64bc:	ldrbtcc	pc, [pc], #79	; 64c4 <__assert_fail@plt+0x49c0>	; <UNPREDICTABLE>
    64c0:			; <UNDEFINED> instruction: 0xf7fbe7e9
    64c4:	svclt	0x0000e946
    64c8:	andeq	r2, r1, r2, lsl sl
    64cc:	andeq	r0, r0, r8, asr #3
    64d0:	andeq	r1, r0, r2, lsl r9
    64d4:	andeq	r2, r1, r2, ror #18
    64d8:	addlt	fp, r4, r0, ror r5
    64dc:	ldrmi	sl, [r6], -r8, lsl #24
    64e0:			; <UNDEFINED> instruction: 0x461d4a13
    64e4:			; <UNDEFINED> instruction: 0xf8544b13
    64e8:	ldrbtmi	r1, [sl], #-2820	; 0xfffff4fc
    64ec:			; <UNDEFINED> instruction: 0x462258d3
    64f0:	movwls	r6, #14363	; 0x381b
    64f4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    64f8:	strmi	r9, [r4], -r2, lsl #8
    64fc:	blx	16c44fc <__assert_fail@plt+0x16c29f8>
    6500:	andls	fp, r0, r8, ror r1
    6504:			; <UNDEFINED> instruction: 0x462b4632
    6508:			; <UNDEFINED> instruction: 0xf7ff4620
    650c:	bmi	2c62c0 <__assert_fail@plt+0x2c47bc>
    6510:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
    6514:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    6518:	subsmi	r9, sl, r3, lsl #22
    651c:	andlt	sp, r4, r6, lsl #2
    6520:			; <UNDEFINED> instruction: 0xf7fbbd70
    6524:	stmdavs	r0, {r1, r2, r4, r5, r6, r7, r8, fp, sp, lr, pc}
    6528:	ldrb	r4, [r0, r0, asr #4]!
    652c:	ldmdb	r0, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6530:	andeq	r2, r1, sl, lsl r9
    6534:	andeq	r0, r0, r8, asr #3
    6538:	strdeq	r2, [r1], -r2	; <UNPREDICTABLE>
    653c:			; <UNDEFINED> instruction: 0xf7ffb538
    6540:	strcs	pc, [r0], #-2253	; 0xfffff733
    6544:	teqlt	r0, #5242880	; 0x500000
    6548:			; <UNDEFINED> instruction: 0xf7fb4628
    654c:			; <UNDEFINED> instruction: 0xf100ea82
    6550:	cmnlt	r8, r3, lsl r3
    6554:	bcs	ba5864 <__assert_fail@plt+0xba3d60>
    6558:	stclvc	0, cr13, [r2], {15}
    655c:	andsle	r2, r2, lr, lsr #20
    6560:	strcc	r4, [r1], #-1576	; 0xfffff9d8
    6564:	b	1d44558 <__assert_fail@plt+0x1d42a54>
    6568:	tsteq	r3, #0, 2	; <UNPREDICTABLE>
    656c:	mvnsle	r2, r0, lsl #16
    6570:			; <UNDEFINED> instruction: 0xf7fb4628
    6574:			; <UNDEFINED> instruction: 0x4620eab0
    6578:	ldmdavc	sl, {r3, r4, r5, r8, sl, fp, ip, sp, pc}^
    657c:	rscle	r2, r3, r0, lsl #20
    6580:	bcs	ba5890 <__assert_fail@plt+0xba3d8c>
    6584:	ldmdavc	sl, {r2, r3, r5, r6, r7, r8, ip, lr, pc}^
    6588:	bcs	b93194 <__assert_fail@plt+0xb91690>
    658c:	ldmdavc	fp, {r3, r5, r6, r7, r8, ip, lr, pc}^
    6590:	sbcsle	r2, r9, r0, lsl #22
    6594:	strmi	lr, [r4], -r4, ror #15
    6598:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
    659c:	ldrlt	fp, [r0, #-1038]	; 0xfffffbf2
    65a0:	ldcmi	0, cr11, [r4], {131}	; 0x83
    65a4:	blmi	530dc0 <__assert_fail@plt+0x52f2bc>
    65a8:			; <UNDEFINED> instruction: 0xf852447c
    65ac:	stmiapl	r3!, {r2, r8, r9, fp, ip}^
    65b0:	ldmdavs	fp, {r2, r9, sl, lr}
    65b4:			; <UNDEFINED> instruction: 0xf04f9301
    65b8:	andls	r0, r0, #0, 6
    65bc:			; <UNDEFINED> instruction: 0xf9faf7fe
    65c0:	strmi	fp, [r1], -r0, lsl #3
    65c4:			; <UNDEFINED> instruction: 0xf7ff4620
    65c8:	bmi	3464b4 <__assert_fail@plt+0x3449b0>
    65cc:	ldrbtmi	r4, [sl], #-2826	; 0xfffff4f6
    65d0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    65d4:	subsmi	r9, sl, r1, lsl #22
    65d8:	andlt	sp, r3, r9, lsl #2
    65dc:			; <UNDEFINED> instruction: 0x4010e8bd
    65e0:	ldrbmi	fp, [r0, -r3]!
    65e4:	ldmib	r4, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    65e8:	submi	r6, r0, #0, 16
    65ec:			; <UNDEFINED> instruction: 0xf7fbe7ed
    65f0:	svclt	0x0000e8b0
    65f4:	andeq	r2, r1, ip, asr r8
    65f8:	andeq	r0, r0, r8, asr #3
    65fc:	andeq	r2, r1, r6, lsr r8
    6600:			; <UNDEFINED> instruction: 0x4615b530
    6604:			; <UNDEFINED> instruction: 0xf5ad4c1c
    6608:	bmi	71dc10 <__assert_fail@plt+0x71c10c>
    660c:	ldrbtmi	fp, [ip], #-135	; 0xffffff79
    6610:	orrpl	pc, r0, #54525952	; 0x3400000
    6614:	stmiapl	r2!, {r2, r4, r8, r9, ip, sp}
    6618:	ldmdavs	r2, {r2, r3, r9, sl, lr}
    661c:			; <UNDEFINED> instruction: 0xf04f601a
    6620:			; <UNDEFINED> instruction: 0xb3290200
    6624:			; <UNDEFINED> instruction: 0xf991b188
    6628:	bmi	552630 <__assert_fail@plt+0x550b2c>
    662c:			; <UNDEFINED> instruction: 0xf44f2b2f
    6630:	svclt	0x00085380
    6634:	stmib	sp, {r0, sl, ip, sp}^
    6638:	cfstrsge	mvf0, [r5], {1}
    663c:			; <UNDEFINED> instruction: 0x4619447a
    6640:	strtmi	r9, [r0], -r0, lsl #4
    6644:			; <UNDEFINED> instruction: 0xf7fb2201
    6648:	strtmi	lr, [r9], -ip, asr #20
    664c:			; <UNDEFINED> instruction: 0xf7fb4620
    6650:	stmdbmi	ip, {r1, r4, r9, fp, sp, lr, pc}
    6654:	orrpl	pc, r0, #54525952	; 0x3400000
    6658:	tstcc	r4, #8, 20	; 0x8000
    665c:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
    6660:	ldmdavs	sl, {r0, r4, fp, sp, lr}
    6664:	qaddle	r4, r1, r5
    6668:	cfstr32pl	mvfx15, [r0, #52]	; 0x34
    666c:	ldclt	0, cr11, [r0, #-28]!	; 0xffffffe4
    6670:	strb	r4, [lr, r8, lsl #12]!
    6674:	stmda	ip!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6678:	strdeq	r2, [r1], -r6
    667c:	andeq	r0, r0, r8, asr #3
    6680:	andeq	r1, r0, r8, asr r5
    6684:	andeq	r2, r1, r8, lsr #15
    6688:	ldrlt	fp, [r0, #-1032]!	; 0xfffffbf8
    668c:	ldcmi	0, cr11, [r0, #-528]	; 0xfffffdf0
    6690:	blmi	4316b4 <__assert_fail@plt+0x42fbb0>
    6694:	stmiapl	fp!, {r0, r2, r3, r4, r5, r6, sl, lr}^
    6698:	blpl	1447f0 <__assert_fail@plt+0x142cec>
    669c:	movwls	r6, #14363	; 0x381b
    66a0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    66a4:	stmib	sp, {r8, r9, sp}^
    66a8:	strls	r5, [r2], #-1024	; 0xfffffc00
    66ac:			; <UNDEFINED> instruction: 0xff6ef7fe
    66b0:	blmi	218edc <__assert_fail@plt+0x2173d8>
    66b4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    66b8:	blls	e0728 <__assert_fail@plt+0xdec24>
    66bc:	qaddle	r4, sl, r4
    66c0:	pop	{r2, ip, sp, pc}
    66c4:	andlt	r4, r1, r0, lsr r0
    66c8:			; <UNDEFINED> instruction: 0xf7fb4770
    66cc:	svclt	0x0000e842
    66d0:	andeq	r2, r1, r0, ror r7
    66d4:	andeq	r0, r0, r8, asr #3
    66d8:	andeq	r2, r1, r0, asr r7
    66dc:	ldrlt	fp, [r0, #-1032]!	; 0xfffffbf8
    66e0:	ldcmi	0, cr11, [r0, #-528]	; 0xfffffdf0
    66e4:	blmi	431708 <__assert_fail@plt+0x42fc04>
    66e8:	stmiapl	fp!, {r0, r2, r3, r4, r5, r6, sl, lr}^
    66ec:	blpl	144844 <__assert_fail@plt+0x142d40>
    66f0:	movwls	r6, #14363	; 0x381b
    66f4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    66f8:	stmib	sp, {r0, r8, r9, sp}^
    66fc:	strls	r5, [r2], #-1024	; 0xfffffc00
    6700:			; <UNDEFINED> instruction: 0xff44f7fe
    6704:	blmi	218f30 <__assert_fail@plt+0x21742c>
    6708:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    670c:	blls	e077c <__assert_fail@plt+0xdec78>
    6710:	qaddle	r4, sl, r4
    6714:	pop	{r2, ip, sp, pc}
    6718:	andlt	r4, r1, r0, lsr r0
    671c:			; <UNDEFINED> instruction: 0xf7fb4770
    6720:	svclt	0x0000e818
    6724:	andeq	r2, r1, ip, lsl r7
    6728:	andeq	r0, r0, r8, asr #3
    672c:	strdeq	r2, [r1], -ip
    6730:	vmla.f<illegal width 8>	d18, d16, d2[0]
    6734:			; <UNDEFINED> instruction: 0xf7fb0108
    6738:	svclt	0x0000b849
    673c:			; <UNDEFINED> instruction: 0x4614b570
    6740:	addlt	r4, r4, r1, lsr #20
    6744:	strmi	r4, [r5], -r1, lsr #22
    6748:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    674c:	movwls	r6, #14363	; 0x381b
    6750:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    6754:	tstlt	r1, #11534336	; 0xb00000
    6758:	stmdage	r2, {r0, r2, r3, r4, r9, fp, lr}
    675c:	strls	r2, [r0], #-257	; 0xfffffeff
    6760:			; <UNDEFINED> instruction: 0xf7fb447a
    6764:	stmdacs	r0, {r2, r4, r6, fp, sp, lr, pc}
    6768:	eorscs	sp, pc, r8, lsr #22
    676c:	stmib	lr, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6770:	stmdals	r2, {r1, r2, r9, sl, lr}
    6774:			; <UNDEFINED> instruction: 0xffdcf7ff
    6778:	ldrtmi	r4, [r0], -r4, lsl #12
    677c:	stmib	r6, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6780:	andsle	r1, r6, r3, ror #24
    6784:	eorvs	r9, fp, r2, lsl #22
    6788:	blmi	418fd8 <__assert_fail@plt+0x4174d4>
    678c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    6790:	blls	e0800 <__assert_fail@plt+0xdecfc>
    6794:	tstle	r4, sl, asr r0
    6798:	andlt	r4, r4, r0, lsr #12
    679c:	stmdami	lr, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    67a0:			; <UNDEFINED> instruction: 0xf7fb4478
    67a4:			; <UNDEFINED> instruction: 0x4603e83a
    67a8:	bicsle	r2, r5, r0, lsl #16
    67ac:	ldrbtmi	r4, [fp], #-2827	; 0xfffff4f5
    67b0:	stmdals	r2, {r1, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    67b4:	svc	0x006ef7fa
    67b8:	strb	r2, [r4, r0, lsl #6]!
    67bc:	ldrbtcc	pc, [pc], #79	; 67c4 <__assert_fail@plt+0x4cc0>	; <UNPREDICTABLE>
    67c0:			; <UNDEFINED> instruction: 0xf7fae7e2
    67c4:	svclt	0x0000efc6
    67c8:			; <UNDEFINED> instruction: 0x000126bc
    67cc:	andeq	r0, r0, r8, asr #3
    67d0:	andeq	r1, r0, r8, lsr r6
    67d4:	andeq	r2, r1, r8, ror r6
    67d8:	strdeq	r1, [r0], -r0
    67dc:	ldrdeq	r1, [r0], -sl
    67e0:			; <UNDEFINED> instruction: 0x460ab570
    67e4:	tstmi	r6, r0, asr #4	; <UNPREDICTABLE>
    67e8:			; <UNDEFINED> instruction: 0xf7fb4605
    67ec:	vmlane.f16	s28, s8, s4	; <UNPREDICTABLE>
    67f0:	strtmi	sp, [r0], -r1, lsl #22
    67f4:			; <UNDEFINED> instruction: 0x4628bd70
    67f8:	svc	0x00b6f7fa
    67fc:	blle	ffe0e014 <__assert_fail@plt+0xffe0c510>
    6800:			; <UNDEFINED> instruction: 0xf7fb2101
    6804:	mcrne	8, 0, lr, cr2, cr6, {7}
    6808:			; <UNDEFINED> instruction: 0xf042db07
    680c:	tstcs	r2, r1, lsl #4
    6810:			; <UNDEFINED> instruction: 0xf7fb4620
    6814:	stmdacs	r0, {r1, r2, r3, r5, r6, r7, fp, sp, lr, pc}
    6818:			; <UNDEFINED> instruction: 0xf7fbdaeb
    681c:			; <UNDEFINED> instruction: 0x4605e87a
    6820:	stmdavs	lr!, {r5, r9, sl, lr}
    6824:	ldrbtcc	pc, [pc], #79	; 682c <__assert_fail@plt+0x4d28>	; <UNPREDICTABLE>
    6828:	stmdb	lr, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    682c:	strb	r6, [r0, lr, lsr #32]!
    6830:	ldmdalt	lr, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6834:	mvnsmi	lr, #737280	; 0xb4000
    6838:	suble	r2, fp, r0, lsl #16
    683c:	mulcc	r0, r0, r9
    6840:	suble	r2, r7, r0, lsl #22
    6844:			; <UNDEFINED> instruction: 0xf7fa4689
    6848:			; <UNDEFINED> instruction: 0x4607ef7e
    684c:	suble	r2, r4, r0, lsl #16
    6850:	mulcc	r0, r0, r9
    6854:	svclt	0x00062b2f
    6858:			; <UNDEFINED> instruction: 0xf9901c45
    685c:	strmi	r3, [r5], -r1
    6860:			; <UNDEFINED> instruction: 0x262fb3b3
    6864:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    6868:			; <UNDEFINED> instruction: 0xf880e00a
    686c:			; <UNDEFINED> instruction: 0xf9958000
    6870:	bllt	d2878 <__assert_fail@plt+0xd0d74>
    6874:			; <UNDEFINED> instruction: 0xf8054625
    6878:			; <UNDEFINED> instruction: 0xf9946b01
    687c:	teqlt	fp, #1
    6880:	strtmi	r2, [r8], -pc, lsr #2
    6884:	ldmda	r2!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6888:	stmdacs	r0, {r2, r9, sl, lr}
    688c:			; <UNDEFINED> instruction: 0xf995d1ed
    6890:	mvnlt	r3, r0
    6894:	ldrtmi	r4, [r8], -r9, asr #12
    6898:	ldmda	r4, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    689c:			; <UNDEFINED> instruction: 0xb1b84605
    68a0:	ldmda	r6!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    68a4:	blcs	4608b8 <__assert_fail@plt+0x45edb4>
    68a8:			; <UNDEFINED> instruction: 0x4638d012
    68ac:	mrc	7, 7, APSR_nzcv, cr2, cr10, {7}
    68b0:	pop	{r3, r5, r9, sl, lr}
    68b4:			; <UNDEFINED> instruction: 0x464983f8
    68b8:			; <UNDEFINED> instruction: 0xf7fb4638
    68bc:	strmi	lr, [r5], -r4, asr #16
    68c0:	sbcsle	r2, r7, r0, lsl #16
    68c4:	stmda	r4!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    68c8:	blcs	4608dc <__assert_fail@plt+0x45edd8>
    68cc:	ubfx	sp, r2, #1, #13
    68d0:	strb	r2, [sl, r0, lsl #10]!
    68d4:	ldreq	pc, [r5, #-111]	; 0xffffff91
    68d8:			; <UNDEFINED> instruction: 0xf06fe7ea
    68dc:	strb	r0, [r7, fp, lsl #10]!
    68e0:	teqlt	r0, r8, lsl #10
    68e4:			; <UNDEFINED> instruction: 0xf7fb212f
    68e8:			; <UNDEFINED> instruction: 0xb110e896
    68ec:			; <UNDEFINED> instruction: 0xf8002300
    68f0:	vstrlt	d3, [r8, #-4]
    68f4:	mvnsmi	lr, sp, lsr #18
    68f8:	strmi	r4, [pc], -r4, lsl #12
    68fc:			; <UNDEFINED> instruction: 0xf7fb4690
    6900:	movwcs	lr, #2056	; 0x808
    6904:	bicslt	r6, ip, r3
    6908:	mulvs	r0, r4, r9
    690c:	strmi	fp, [r5], -r6, asr #3
    6910:	svc	0x00c8f7fa
    6914:			; <UNDEFINED> instruction: 0xf8336803
    6918:	ldreq	r3, [fp, #-22]	; 0xffffffea
    691c:	andcs	sp, sl, #16, 10	; 0x4000000
    6920:			; <UNDEFINED> instruction: 0x46204639
    6924:	svc	0x00d6f7fa
    6928:	andeq	pc, r0, r8, asr #17
    692c:	stmdblt	r0!, {r3, r5, fp, sp, lr}
    6930:	adcmi	r6, r3, #3866624	; 0x3b0000
    6934:	pop	{r2, ip, lr, pc}
    6938:	submi	r8, r0, #240, 2	; 0x3c
    693c:	ldrhhi	lr, [r0, #141]!	; 0x8d
    6940:	andseq	pc, r5, pc, rrx
    6944:	svclt	0x0000e7f7
    6948:			; <UNDEFINED> instruction: 0x460eb570
    694c:			; <UNDEFINED> instruction: 0x46044615
    6950:	ldmda	r0!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6954:			; <UNDEFINED> instruction: 0xb126b150
    6958:	tsteq	pc, #4, 2	; <UNPREDICTABLE>
    695c:	addseq	r0, fp, fp, asr r9
    6960:	tstlt	sp, r3, lsr r0
    6964:			; <UNDEFINED> instruction: 0xf024341f
    6968:	eorvs	r0, ip, pc, lsl r4
    696c:	svclt	0x0000bd70
    6970:	svclt	0x00f4f7fa
    6974:	andcs	r4, r0, #638976	; 0x9c000
    6978:			; <UNDEFINED> instruction: 0xf44f4b27
    697c:	ldrblt	r6, [r0, #0]!
    6980:	addlt	r4, r3, r9, ror r4
    6984:	strvs	pc, [r0, -pc, asr #8]
    6988:	strbtmi	r5, [lr], -fp, asr #17
    698c:	ldmdavs	fp, {r0, r4, r5, r9, sl, lr}
    6990:			; <UNDEFINED> instruction: 0xf04f9301
    6994:			; <UNDEFINED> instruction: 0xf7ff0300
    6998:			; <UNDEFINED> instruction: 0x4604ffd7
    699c:	eors	fp, r4, r8, asr r9
    69a0:			; <UNDEFINED> instruction: 0x4620007f
    69a4:			; <UNDEFINED> instruction: 0xffe4f7ff
    69a8:	ldrtmi	r2, [r8], -r0, lsl #4
    69ac:			; <UNDEFINED> instruction: 0xf7ff4631
    69b0:	strmi	pc, [r4], -fp, asr #31
    69b4:	bls	336dc <__assert_fail@plt+0x31bd8>
    69b8:	strtmi	r2, [r0], -r0, lsl #2
    69bc:	svc	0x00d6f7fa
    69c0:	strtmi	r9, [r3], -r0, lsl #20
    69c4:	rscscs	r2, r2, r0, lsl #2
    69c8:	svc	0x007ef7fa
    69cc:	ble	38e1e8 <__assert_fail@plt+0x38c6e4>
    69d0:	svc	0x009ef7fa
    69d4:	svcne	0x0080f5b7
    69d8:			; <UNDEFINED> instruction: 0xf1a36803
    69dc:	blx	fecc763c <__assert_fail@plt+0xfecc5b38>
    69e0:	b	14037f4 <__assert_fail@plt+0x1401cf0>
    69e4:	svclt	0x00a81353
    69e8:	blcs	f5f0 <__assert_fail@plt+0xdaec>
    69ec:			; <UNDEFINED> instruction: 0x4620d1d8
    69f0:			; <UNDEFINED> instruction: 0xffbef7ff
    69f4:	bmi	246d9c <__assert_fail@plt+0x245298>
    69f8:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    69fc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    6a00:	subsmi	r9, sl, r1, lsl #22
    6a04:	andlt	sp, r3, r4, lsl #2
    6a08:			; <UNDEFINED> instruction: 0xf04fbdf0
    6a0c:	udf	#8975	; 0x230f
    6a10:	mrc	7, 4, APSR_nzcv, cr14, cr10, {7}
    6a14:	andeq	r2, r1, r4, lsl #9
    6a18:	andeq	r0, r0, r8, asr #3
    6a1c:	andeq	r2, r1, sl, lsl #8
    6a20:	svcmi	0x00f0e92d
    6a24:	stmibeq	r3, {r0, r1, r2, r3, r4, r6, r9, fp, sp, lr, pc}^
    6a28:	andls	fp, r4, r9, lsl #1
    6a2c:	addhi	pc, r5, r0
    6a30:	blmi	10d82b4 <__assert_fail@plt+0x10d67b0>
    6a34:	andcs	r4, r0, r2, lsl #13
    6a38:	movwls	r4, #25723	; 0x647b
    6a3c:	strmi	r4, [fp], r1, asr #22
    6a40:			; <UNDEFINED> instruction: 0x46054690
    6a44:	movwls	r4, #21627	; 0x547b
    6a48:	ldrbtmi	r4, [fp], #-2879	; 0xfffff4c1
    6a4c:	bl	fedeb670 <__assert_fail@plt+0xfede9b6c>
    6a50:			; <UNDEFINED> instruction: 0xf1050fd5
    6a54:	stmdble	r8, {r0, sl}
    6a58:			; <UNDEFINED> instruction: 0xf005096a
    6a5c:			; <UNDEFINED> instruction: 0xf858031f
    6a60:	blx	88eaf0 <__assert_fail@plt+0x88cfec>
    6a64:	ldrbeq	pc, [sl, r3, lsl #6]	; <UNPREDICTABLE>
    6a68:	strtmi	sp, [r5], -fp, lsl #8
    6a6c:	stmiale	lr!, {r0, r3, r5, r7, r8, sl, lr}^
    6a70:	beq	41920 <__assert_fail@plt+0x3fe1c>
    6a74:	movwcs	r9, #2052	; 0x804
    6a78:	andcc	pc, r0, sl, lsl #17
    6a7c:	pop	{r0, r3, ip, sp, pc}
    6a80:	strmi	r8, [r1, #4080]!	; 0xff0
    6a84:	bl	fedfcf84 <__assert_fail@plt+0xfedfb480>
    6a88:	ldmdble	fp!, {r2, r4, r6, r7, r8, r9, sl, fp}
    6a8c:			; <UNDEFINED> instruction: 0xf0040963
    6a90:			; <UNDEFINED> instruction: 0xf858021f
    6a94:	blx	8d2b28 <__assert_fail@plt+0x8d1024>
    6a98:			; <UNDEFINED> instruction: 0xf012f202
    6a9c:	eorsle	r0, r1, r1, lsl #4
    6aa0:	ldrbtcc	pc, [pc], r9, lsl #2	; <UNPREDICTABLE>
    6aa4:	and	r1, r9, r6, ror fp
    6aa8:	svceq	0x00d3ebb7
    6aac:			; <UNDEFINED> instruction: 0xf858d90f
    6ab0:	blx	8d2b3c <__assert_fail@plt+0x8d1038>
    6ab4:	ldrbeq	pc, [fp, ip, lsl #6]	; <UNPREDICTABLE>
    6ab8:	strmi	sp, [r2], -r9, lsl #10
    6abc:	addsmi	r1, r6, #311296	; 0x4c000
    6ac0:	ldceq	0, cr15, [pc], {3}
    6ac4:	andeq	pc, r1, r2, lsl #2
    6ac8:	cmpne	r3, pc, asr #20
    6acc:	bcs	7b284 <__assert_fail@plt+0x79780>
    6ad0:	stmiane	ip!, {r2, r5, ip, lr, pc}
    6ad4:			; <UNDEFINED> instruction: 0xf04f9a05
    6ad8:			; <UNDEFINED> instruction: 0x465933ff
    6adc:	stmib	sp, {r4, r6, r9, sl, lr}^
    6ae0:	andls	r5, r0, #16777216	; 0x1000000
    6ae4:			; <UNDEFINED> instruction: 0xf7fa2201
    6ae8:	ldrbmi	lr, [r8, #-4092]	; 0xfffff004
    6aec:	movwcs	fp, #3892	; 0xf34
    6af0:	b	14cf6fc <__assert_fail@plt+0x14cdbf8>
    6af4:			; <UNDEFINED> instruction: 0xd11c73d0
    6af8:	bl	fead7d08 <__assert_fail@plt+0xfead6204>
    6afc:			; <UNDEFINED> instruction: 0x1c650b00
    6b00:	ldr	r2, [r3, r1]!
    6b04:			; <UNDEFINED> instruction: 0xf04f9a06
    6b08:			; <UNDEFINED> instruction: 0x465933ff
    6b0c:	strls	r4, [r1, #-1616]	; 0xfffff9b0
    6b10:	andls	r4, r0, #44, 12	; 0x2c00000
    6b14:			; <UNDEFINED> instruction: 0xf7fa2201
    6b18:	strb	lr, [r6, r4, ror #31]!
    6b1c:			; <UNDEFINED> instruction: 0xf04f9907
    6b20:			; <UNDEFINED> instruction: 0x465033ff
    6b24:	strpl	lr, [r1], #-2509	; 0xfffff633
    6b28:	ldrbmi	r9, [r9], -r0, lsl #2
    6b2c:	svc	0x00d8f7fa
    6b30:	ldrdcs	lr, [r0], -fp
    6b34:	pop	{r0, r3, ip, sp, pc}
    6b38:			; <UNDEFINED> instruction: 0xf8dd8ff0
    6b3c:			; <UNDEFINED> instruction: 0xe799a010
    6b40:	andeq	r1, r0, r4, ror r3
    6b44:	andeq	r1, r0, r0, ror r3
    6b48:	andeq	r1, r0, lr, asr r3
    6b4c:	mvnsmi	lr, sp, lsr #18
    6b50:	stccc	0, cr0, [r4], {220}	; 0xdc
    6b54:	strmi	r4, [r4], r6, lsl #13
    6b58:	stmdbcs	r0, {r1, r3, r5, r6, sl, ip, lr, pc}
    6b5c:	andcs	sp, r0, r8, rrx
    6b60:	b	13febe0 <__assert_fail@plt+0x13fd0dc>
    6b64:			; <UNDEFINED> instruction: 0xf0071857
    6b68:			; <UNDEFINED> instruction: 0xf852071f
    6b6c:	blx	a26c14 <__assert_fail@plt+0xa25110>
    6b70:	ldrbeq	pc, [pc, r7, lsl #14]!	; <UNPREDICTABLE>
    6b74:			; <UNDEFINED> instruction: 0xf045d54a
    6b78:	stmdacs	r0, {r3, r9, sl}
    6b7c:	strbtmi	fp, [r0], -r8, lsl #30
    6b80:	ldrtmi	r2, [r5], -r9, lsl #28
    6b84:			; <UNDEFINED> instruction: 0xf106bfc8
    6b88:	cfstr64le	mvdx0, [r5, #-348]	; 0xfffffea4
    6b8c:	strbtmi	r3, [r6], -r4, lsl #24
    6b90:	blpl	84bb0 <__assert_fail@plt+0x830ac>
    6b94:	bl	fe9bbcb8 <__assert_fail@plt+0xfe9ba1b4>
    6b98:	addmi	r0, sp, #58720256	; 0x3800000
    6b9c:	ldrtmi	sp, [r4], r3, asr #32
    6ba0:	svceq	0x00d4ebb3
    6ba4:	stmdbeq	r6!, {r0, r2, r7, r8, r9, sl, fp, ip, sp, pc}^
    6ba8:	ldreq	pc, [pc, #-4]	; 6bac <__assert_fail@plt+0x50a8>
    6bac:			; <UNDEFINED> instruction: 0xf8522500
    6bb0:	svclt	0x00886026
    6bb4:			; <UNDEFINED> instruction: 0xf505fa26
    6bb8:	streq	pc, [r1], -r4, lsl #2
    6bbc:			; <UNDEFINED> instruction: 0xf005bf88
    6bc0:	bl	fecc7fcc <__assert_fail@plt+0xfecc64c8>
    6bc4:	stmdble	sl, {r1, r2, r4, r6, r7, r8, r9, sl, fp}
    6bc8:			; <UNDEFINED> instruction: 0xf0060977
    6bcc:			; <UNDEFINED> instruction: 0xf852061f
    6bd0:	blx	9e2c74 <__assert_fail@plt+0x9e1170>
    6bd4:	ldrbeq	pc, [r7, r6, lsl #12]!	; <UNPREDICTABLE>
    6bd8:			; <UNDEFINED> instruction: 0xf045bf48
    6bdc:	cfstr32ne	mvfx0, [r6], #8
    6be0:	svceq	0x00d6ebb3
    6be4:	ldmdbeq	r7!, {r1, r3, r8, fp, ip, lr, pc}^
    6be8:	ldreq	pc, [pc], -r6
    6bec:	eorvc	pc, r7, r2, asr r8	; <UNPREDICTABLE>
    6bf0:			; <UNDEFINED> instruction: 0xf606fa27
    6bf4:	svclt	0x004807f6
    6bf8:	streq	pc, [r4, #-69]	; 0xffffffbb
    6bfc:	blx	fec0dfa0 <__assert_fail@plt+0xfec0c49c>
    6c00:	bl	fed04608 <__assert_fail@plt+0xfed02b04>
    6c04:	b	13cab68 <__assert_fail@plt+0x13c9064>
    6c08:	stmiale	sl!, {r1, r2, r4, r6, r9, sl, ip}
    6c0c:	svclt	0x00082d00
    6c10:	cfmadd32cs	mvax0, mvfx2, mvfx0, mvfx0
    6c14:	uqadd16mi	fp, r0, r8
    6c18:	strbtmi	r3, [r6], -r4, lsl #24
    6c1c:	ldreq	pc, [r0, #-261]!	; 0xfffffefb
    6c20:	blpl	84c40 <__assert_fail@plt+0x8313c>
    6c24:	movwcs	sp, #1463	; 0x5b7
    6c28:			; <UNDEFINED> instruction: 0xb1207033
    6c2c:	ldrhhi	lr, [r0, #141]!	; 0x8d
    6c30:			; <UNDEFINED> instruction: 0xf80c2300
    6c34:	strbtmi	r3, [r0], -r1, lsl #18
    6c38:	ldrhhi	lr, [r0, #141]!	; 0x8d
    6c3c:	ldrbmi	lr, [r0, sp, lsr #18]!
    6c40:	strmi	r4, [r9], r7, lsl #12
    6c44:			; <UNDEFINED> instruction: 0xf7fa4692
    6c48:	stmdacs	r1, {r2, r3, r6, r9, sl, fp, sp, lr, pc}
    6c4c:	ldrbtcc	pc, [pc], #256	; 6c54 <__assert_fail@plt+0x5150>	; <UNPREDICTABLE>
    6c50:	stmdble	r2, {r2, r3, r4, r5, sl, lr}
    6c54:	blcs	c24d48 <__assert_fail@plt+0xc23244>
    6c58:	ldrbmi	sp, [r2], -r6, rrx
    6c5c:	strbmi	r2, [r8], -r0, lsl #2
    6c60:	mcr	7, 4, pc, cr4, cr10, {7}	; <UNPREDICTABLE>
    6c64:	svclt	0x009c42a7
    6c68:			; <UNDEFINED> instruction: 0xf04f2500
    6c6c:	ldmdale	r8, {r0, fp}^
    6c70:	mulvs	r0, r4, r9
    6c74:	svclt	0x00042e2c
    6c78:			; <UNDEFINED> instruction: 0x6c01f914
    6c7c:	ldrbtcc	pc, [pc], #260	; 6c84 <__assert_fail@plt+0x5180>	; <UNPREDICTABLE>
    6c80:	teqeq	r0, #-2147483607	; 0x80000029	; <UNPREDICTABLE>
    6c84:	stmdble	r9, {r0, r3, r8, r9, fp, sp}
    6c88:	ldcl	7, cr15, [sl, #1000]!	; 0x3e8
    6c8c:			; <UNDEFINED> instruction: 0xf8536803
    6c90:			; <UNDEFINED> instruction: 0xf1a33026
    6c94:	bcs	147620 <__assert_fail@plt+0x145b1c>
    6c98:	blcc	15fcdcc <__assert_fail@plt+0x15fb2c8>
    6c9c:	strle	r0, [ip, #-2010]	; 0xfffff826
    6ca0:	svceq	0x00d5ebba
    6ca4:	stmdbeq	r8!, {r0, r3, r8, fp, ip, lr, pc}^
    6ca8:	andseq	pc, pc, #5
    6cac:			; <UNDEFINED> instruction: 0xf102fa08
    6cb0:	eorcs	pc, r0, r9, asr r8	; <UNPREDICTABLE>
    6cb4:			; <UNDEFINED> instruction: 0xf849430a
    6cb8:	ldreq	r2, [lr, r0, lsr #32]
    6cbc:	cfstr64ne	mvdx13, [sl], #-52	; 0xffffffcc
    6cc0:	svceq	0x00d2ebba
    6cc4:	ldmdbeq	r0, {r0, r3, r8, fp, ip, lr, pc}^
    6cc8:	andseq	pc, pc, #2
    6ccc:	vpmax.s8	d15, d2, d8
    6cd0:	eorne	pc, r0, r9, asr r8	; <UNPREDICTABLE>
    6cd4:			; <UNDEFINED> instruction: 0xf849430a
    6cd8:	ldrbeq	r2, [r8, -r0, lsr #32]
    6cdc:	cfstr32ne	mvfx13, [sl], #52	; 0x34
    6ce0:	svceq	0x00d2ebba
    6ce4:	ldmdbeq	r0, {r0, r3, r8, fp, ip, lr, pc}^
    6ce8:	andseq	pc, pc, #2
    6cec:	vpmax.s8	d15, d2, d8
    6cf0:	eorne	pc, r0, r9, asr r8	; <UNPREDICTABLE>
    6cf4:			; <UNDEFINED> instruction: 0xf849430a
    6cf8:	ldreq	r2, [r9, -r0, lsr #32]
    6cfc:	cfstr64ne	mvdx13, [fp], #52	; 0x34
    6d00:	svceq	0x00d3ebba
    6d04:	ldmdbeq	r9, {r0, r3, r8, fp, ip, lr, pc}^
    6d08:	tsteq	pc, #3	; <UNPREDICTABLE>
    6d0c:	vpmax.u8	d15, d3, d8
    6d10:	eorcs	pc, r1, r9, asr r8	; <UNPREDICTABLE>
    6d14:			; <UNDEFINED> instruction: 0xf8494313
    6d18:	stccc	0, cr3, [r1], {33}	; 0x21
    6d1c:	adcmi	r3, r7, #4, 10	; 0x1000000
    6d20:	andcs	sp, r0, r6, lsr #19
    6d24:			; <UNDEFINED> instruction: 0x87f0e8bd
    6d28:	blcs	1e24f1c <__assert_fail@plt+0x1e23418>
    6d2c:	strcc	fp, [r2, -r8, lsl #30]
    6d30:			; <UNDEFINED> instruction: 0xf04fe793
    6d34:	pop	{r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}
    6d38:	svclt	0x000087f0
    6d3c:	svcmi	0x00f0e92d
    6d40:	ldclmi	0, cr11, [r2, #-556]	; 0xfffffdd4
    6d44:	movwls	r4, #9743	; 0x260f
    6d48:	blmi	144f150 <__assert_fail@plt+0x144d64c>
    6d4c:			; <UNDEFINED> instruction: 0x4616447d
    6d50:	ldrtmi	r4, [r8], -r4, lsl #12
    6d54:	stmiaeq	r6, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
    6d58:			; <UNDEFINED> instruction: 0xf10d58eb
    6d5c:			; <UNDEFINED> instruction: 0xf10d0a18
    6d60:	ldmdavs	fp, {r2, r4, r8, r9, fp}
    6d64:			; <UNDEFINED> instruction: 0xf04f9309
    6d68:	mrsls	r0, SP_abt
    6d6c:	ldcl	7, cr15, [lr, #1000]!	; 0x3e8
    6d70:	suble	r2, sl, r0, lsl #24
    6d74:	strtmi	r2, [r0], -ip, lsr #2
    6d78:	ldc	7, cr15, [r8, #1000]!	; 0x3e8
    6d7c:	smlabblt	r8, r1, r6, r4
    6d80:	stmdbeq	r1, {r8, ip, sp, lr, pc}
    6d84:	ldrbmi	r4, [r2], -r0, lsr #12
    6d88:			; <UNDEFINED> instruction: 0xf7ff4659
    6d8c:			; <UNDEFINED> instruction: 0x9003fdb3
    6d90:	cmnle	r7, r0, lsl #16
    6d94:	strcs	r9, [r1, #-3078]	; 0xfffff3fa
    6d98:	stmib	sp, {r0, r2, r8, r9, fp, ip, pc}^
    6d9c:			; <UNDEFINED> instruction: 0xb1a34507
    6da0:	ldrmi	r2, [r8], -sp, lsr #2
    6da4:			; <UNDEFINED> instruction: 0xf7fa9301
    6da8:	strmi	lr, [r2], -r2, lsr #27
    6dac:	blls	73354 <__assert_fail@plt+0x71850>
    6db0:	strtmi	r2, [sl], #-300	; 0xfffffed4
    6db4:	ldrmi	r9, [r8], -r1, lsl #4
    6db8:	ldc	7, cr15, [r8, #1000]	; 0x3e8
    6dbc:	strmi	r9, [r3], -r1, lsl #20
    6dc0:	eorsle	r2, r8, r0, lsl #16
    6dc4:	addsmi	r4, r3, #721420288	; 0x2b000000
    6dc8:			; <UNDEFINED> instruction: 0x46a4d834
    6dcc:			; <UNDEFINED> instruction: 0xf04f9b02
    6dd0:	cdpne	14, 1, cr0, cr8, cr1, {0}
    6dd4:	andcs	fp, r1, r8, lsl pc
    6dd8:	svclt	0x008c45a0
    6ddc:			; <UNDEFINED> instruction: 0xf0002300
    6de0:	ldmiblt	fp, {r0, r8, r9}^
    6de4:	svceq	0x00d4ebb6
    6de8:	stmdbeq	r1!, {r0, r3, r8, fp, ip, lr, pc}^
    6dec:	tsteq	pc, #4	; <UNPREDICTABLE>
    6df0:	vpmax.s8	d15, d3, d14
    6df4:	eorcc	pc, r1, r7, asr r8	; <UNPREDICTABLE>
    6df8:			; <UNDEFINED> instruction: 0xf8474313
    6dfc:	strtmi	r3, [ip], #-33	; 0xffffffdf
    6e00:	stmible	r9!, {r2, r5, r6, r8, sl, lr}^
    6e04:	stccs	6, cr4, [r0], {76}	; 0x4c
    6e08:	blls	17b4e0 <__assert_fail@plt+0x1799dc>
    6e0c:	teqlt	r3, r0, lsr #12
    6e10:	muleq	r0, r3, r9
    6e14:	svclt	0x00183800
    6e18:	and	r2, r0, r1
    6e1c:	bmi	74ee2c <__assert_fail@plt+0x74d328>
    6e20:	ldrbtmi	r4, [sl], #-2843	; 0xfffff4e5
    6e24:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    6e28:	subsmi	r9, sl, r9, lsl #22
    6e2c:	andlt	sp, fp, ip, lsr #2
    6e30:	svchi	0x00f0e8bd
    6e34:	ldrmi	r9, [r0], -r3, lsl #26
    6e38:	bge	1d87a4 <__assert_fail@plt+0x1d6ca0>
    6e3c:			; <UNDEFINED> instruction: 0xf7ff9301
    6e40:	blls	863ac <__assert_fail@plt+0x848a8>
    6e44:	stmdals	r5, {r4, r5, r6, r7, r8, fp, ip, sp, pc}
    6e48:			; <UNDEFINED> instruction: 0xf990b170
    6e4c:	movwls	r2, #4096	; 0x1000
    6e50:	teqcs	sl, r2, asr r1
    6e54:	stcl	7, cr15, [sl, #-1000]	; 0xfffffc18
    6e58:	blls	73320 <__assert_fail@plt+0x7181c>
    6e5c:	addsmi	r3, r8, #1
    6e60:			; <UNDEFINED> instruction: 0xf045bf38
    6e64:	pushlt	{r0, r8, sl}
    6e68:			; <UNDEFINED> instruction: 0x4c06e9dd
    6e6c:	stmdale	r9, {r2, r5, r6, r8, sl, lr}
    6e70:	str	r9, [fp, r8, lsl #26]!
    6e74:	ldrbmi	sl, [r9], -r8, lsl #20
    6e78:	ldc2	7, cr15, [ip, #-1020]!	; 0xfffffc04
    6e7c:	blls	2352c4 <__assert_fail@plt+0x2337c0>
    6e80:	mvnsle	r2, r0, lsl #22
    6e84:	strb	r2, [sl, r1]
    6e88:	stcl	7, cr15, [r2], #-1000	; 0xfffffc18
    6e8c:	strheq	r2, [r1], -r8
    6e90:	andeq	r0, r0, r8, asr #3
    6e94:	andeq	r1, r1, r2, ror #31
    6e98:	ldmdblt	r2!, {r0, r1, r3, r4, r5, r6, r8, fp, ip, sp, pc}^
    6e9c:	svclt	0x00be2900
    6ea0:			; <UNDEFINED> instruction: 0xf04f2000
    6ea4:	and	r4, r6, r0, lsl #2
    6ea8:	stmdacs	r0, {r3, r8, r9, sl, fp, ip, sp, pc}
    6eac:			; <UNDEFINED> instruction: 0xf06fbf1c
    6eb0:			; <UNDEFINED> instruction: 0xf04f4100
    6eb4:			; <UNDEFINED> instruction: 0xf00030ff
    6eb8:			; <UNDEFINED> instruction: 0xf1adb857
    6ebc:	stmdb	sp!, {r3, sl, fp}^
    6ec0:	stmdbcs	r0, {r2, r9, sl, fp, lr, pc}
    6ec4:	blcs	3daf0 <__assert_fail@plt+0x3bfec>
    6ec8:			; <UNDEFINED> instruction: 0xf000db1a
    6ecc:			; <UNDEFINED> instruction: 0xf8ddf853
    6ed0:	ldmib	sp, {r2, sp, lr, pc}^
    6ed4:	andlt	r2, r4, r2, lsl #6
    6ed8:	submi	r4, r0, #112, 14	; 0x1c00000
    6edc:	cmpeq	r1, r1, ror #22
    6ee0:	blle	6d1ae8 <__assert_fail@plt+0x6cffe4>
    6ee4:			; <UNDEFINED> instruction: 0xf846f000
    6ee8:	ldrd	pc, [r4], -sp
    6eec:	movwcs	lr, #10717	; 0x29dd
    6ef0:	submi	fp, r0, #4
    6ef4:	cmpeq	r1, r1, ror #22
    6ef8:	bl	18d7848 <__assert_fail@plt+0x18d5d44>
    6efc:	ldrbmi	r0, [r0, -r3, asr #6]!
    6f00:	bl	18d7850 <__assert_fail@plt+0x18d5d4c>
    6f04:			; <UNDEFINED> instruction: 0xf0000343
    6f08:			; <UNDEFINED> instruction: 0xf8ddf835
    6f0c:	ldmib	sp, {r2, sp, lr, pc}^
    6f10:	andlt	r2, r4, r2, lsl #6
    6f14:	bl	185781c <__assert_fail@plt+0x1855d18>
    6f18:	ldrbmi	r0, [r0, -r1, asr #2]!
    6f1c:	bl	18d786c <__assert_fail@plt+0x18d5d68>
    6f20:			; <UNDEFINED> instruction: 0xf0000343
    6f24:			; <UNDEFINED> instruction: 0xf8ddf827
    6f28:	ldmib	sp, {r2, sp, lr, pc}^
    6f2c:	andlt	r2, r4, r2, lsl #6
    6f30:	bl	18d7880 <__assert_fail@plt+0x18d5d7c>
    6f34:	ldrbmi	r0, [r0, -r3, asr #6]!
    6f38:	stmdblt	sl, {r0, r1, r4, r6, r8, fp, ip, sp, pc}^
    6f3c:	svclt	0x00082900
    6f40:	svclt	0x001c2800
    6f44:	mvnscc	pc, pc, asr #32
    6f48:	rscscc	pc, pc, pc, asr #32
    6f4c:	stmdalt	ip, {ip, sp, lr, pc}
    6f50:	stfeqd	f7, [r8], {173}	; 0xad
    6f54:	vmlsgt.f16	s28, s8, s27	; <UNPREDICTABLE>
    6f58:			; <UNDEFINED> instruction: 0xf80cf000
    6f5c:	ldrd	pc, [r4], -sp
    6f60:	movwcs	lr, #10717	; 0x29dd
    6f64:	ldrbmi	fp, [r0, -r4]!
    6f68:			; <UNDEFINED> instruction: 0xf04fb502
    6f6c:			; <UNDEFINED> instruction: 0xf7fa0008
    6f70:	vstrlt	d14, [r2, #-288]	; 0xfffffee0
    6f74:	svclt	0x00084299
    6f78:	push	{r4, r7, r9, lr}
    6f7c:			; <UNDEFINED> instruction: 0x46044ff0
    6f80:	andcs	fp, r0, r8, lsr pc
    6f84:			; <UNDEFINED> instruction: 0xf8dd460d
    6f88:	svclt	0x0038c024
    6f8c:	cmnle	fp, #1048576	; 0x100000
    6f90:			; <UNDEFINED> instruction: 0x46994690
    6f94:			; <UNDEFINED> instruction: 0xf283fab3
    6f98:	rsbsle	r2, r0, r0, lsl #22
    6f9c:			; <UNDEFINED> instruction: 0xf385fab5
    6fa0:	rsble	r2, r8, r0, lsl #26
    6fa4:			; <UNDEFINED> instruction: 0xf1a21ad2
    6fa8:	blx	24a830 <__assert_fail@plt+0x248d2c>
    6fac:	blx	245bbc <__assert_fail@plt+0x2440b8>
    6fb0:			; <UNDEFINED> instruction: 0xf1c2f30e
    6fb4:	b	12c8c3c <__assert_fail@plt+0x12c7138>
    6fb8:	blx	a09bcc <__assert_fail@plt+0xa080c8>
    6fbc:	b	1303be0 <__assert_fail@plt+0x13020dc>
    6fc0:	blx	209bd4 <__assert_fail@plt+0x2080d0>
    6fc4:	ldrbmi	pc, [sp, #-2562]	; 0xfffff5fe	; <UNPREDICTABLE>
    6fc8:	ldrbmi	fp, [r4, #-3848]	; 0xfffff0f8
    6fcc:	andcs	fp, r0, ip, lsr pc
    6fd0:	movwle	r4, #42497	; 0xa601
    6fd4:	bl	fed0efe0 <__assert_fail@plt+0xfed0d4dc>
    6fd8:	blx	8008 <__assert_fail@plt+0x6504>
    6fdc:	blx	84341c <__assert_fail@plt+0x841918>
    6fe0:	bl	1983c04 <__assert_fail@plt+0x1982100>
    6fe4:	tstmi	r9, #46137344	; 0x2c00000
    6fe8:	bcs	17230 <__assert_fail@plt+0x1572c>
    6fec:	b	13fb0e4 <__assert_fail@plt+0x13f95e0>
    6ff0:	b	13c9160 <__assert_fail@plt+0x13c765c>
    6ff4:	b	1209568 <__assert_fail@plt+0x1207a64>
    6ff8:	ldrmi	r7, [r6], -fp, asr #17
    6ffc:	bl	fed3f030 <__assert_fail@plt+0xfed3d52c>
    7000:	bl	1947c28 <__assert_fail@plt+0x1946124>
    7004:	ldmne	fp, {r0, r3, r9, fp}^
    7008:	beq	2c1d38 <__assert_fail@plt+0x2c0234>
    700c:			; <UNDEFINED> instruction: 0xf14a1c5c
    7010:	cfsh32cc	mvfx0, mvfx1, #0
    7014:	strbmi	sp, [sp, #-7]
    7018:	strbmi	fp, [r4, #-3848]	; 0xfffff0f8
    701c:	stmdbne	r4!, {r0, r1, r2, r3, r5, r6, r7, r9, ip, lr, pc}
    7020:	adfccsz	f4, f1, #5.0
    7024:	blx	17b808 <__assert_fail@plt+0x179d04>
    7028:	blx	944c4c <__assert_fail@plt+0x943148>
    702c:	teqmi	fp, #134217728	; 0x8000000	; <UNPREDICTABLE>
    7030:	vseleq.f32	s30, s28, s11
    7034:	blx	94d43c <__assert_fail@plt+0x94b938>
    7038:	b	1105048 <__assert_fail@plt+0x1103544>
    703c:			; <UNDEFINED> instruction: 0xf1a2040e
    7040:			; <UNDEFINED> instruction: 0xf1c20720
    7044:	blx	2088cc <__assert_fail@plt+0x206dc8>
    7048:	blx	143c58 <__assert_fail@plt+0x142154>
    704c:	blx	144c70 <__assert_fail@plt+0x14316c>
    7050:	b	1103860 <__assert_fail@plt+0x1101d5c>
    7054:	blx	907c78 <__assert_fail@plt+0x906174>
    7058:	bl	1184878 <__assert_fail@plt+0x1182d74>
    705c:	teqmi	r3, #1073741824	; 0x40000000
    7060:	strbmi	r1, [r5], -r0, lsl #21
    7064:	tsteq	r3, r1, ror #22
    7068:	svceq	0x0000f1bc
    706c:	stmib	ip, {r0, ip, lr, pc}^
    7070:	pop	{r8, sl, lr}
    7074:	blx	fed2b03c <__assert_fail@plt+0xfed29538>
    7078:	msrcc	CPSR_, #132, 6	; 0x10000002
    707c:	blx	fee40ecc <__assert_fail@plt+0xfee3f3c8>
    7080:	blx	fed83aa8 <__assert_fail@plt+0xfed81fa4>
    7084:	eorcc	pc, r0, #335544322	; 0x14000002
    7088:	orrle	r2, fp, r0, lsl #26
    708c:	svclt	0x0000e7f3
    7090:	mvnsmi	lr, #737280	; 0xb4000
    7094:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    7098:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    709c:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    70a0:	b	fe2c5090 <__assert_fail@plt+0xfe2c358c>
    70a4:	blne	1d982a0 <__assert_fail@plt+0x1d9679c>
    70a8:	strhle	r1, [sl], -r6
    70ac:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    70b0:	svccc	0x0004f855
    70b4:	strbmi	r3, [sl], -r1, lsl #8
    70b8:	ldrtmi	r4, [r8], -r1, asr #12
    70bc:	adcmi	r4, r6, #152, 14	; 0x2600000
    70c0:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    70c4:	svclt	0x000083f8
    70c8:			; <UNDEFINED> instruction: 0x00011ab2
    70cc:	andeq	r1, r1, r8, lsr #21
    70d0:	svclt	0x00004770
    70d4:	tstcs	r0, r2, lsl #22
    70d8:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    70dc:	stclt	7, cr15, [r4], #-1000	; 0xfffffc18
    70e0:	andeq	r1, r1, r8, lsr #30

Disassembly of section .fini:

000070e4 <.fini>:
    70e4:	push	{r3, lr}
    70e8:	pop	{r3, pc}
