// Seed: 797131513
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  output logic [7:0] id_3;
  input wire id_2;
  input wire id_1;
  assign id_3[1'b0] = id_2 ? id_2 : id_1 - id_2;
endmodule
module module_1 #(
    parameter id_3 = 32'd95
) (
    id_1,
    id_2,
    _id_3
);
  inout wire _id_3;
  input wire id_2;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_1,
      id_2,
      id_2
  );
  output logic [7:0] id_1;
  assign id_1[id_3] = 1;
endmodule
module module_2 (
    input uwire id_0,
    input tri0 id_1,
    output supply1 id_2,
    input wor id_3,
    input supply1 id_4
);
  assign id_2 = id_0;
  assign id_2 = 1;
endmodule
module module_3 #(
    parameter id_1 = 32'd67,
    parameter id_5 = 32'd86,
    parameter id_7 = 32'd86
) (
    output wor id_0,
    input supply0 _id_1,
    input uwire id_2,
    input supply0 id_3,
    input tri1 id_4,
    input supply0 _id_5,
    output wor id_6,
    input supply0 _id_7
);
  wire [-1 : id_5] id_9;
  module_2 modCall_1 (
      id_3,
      id_3,
      id_0,
      id_2,
      id_3
  );
  assign modCall_1.id_1 = 0;
  parameter id_10 = {1, 1};
  wire [id_7  ==  1 : ~  id_1  %  -1] id_11;
endmodule
