Analysis & Synthesis report for soc_system
Thu Jun 13 09:49:54 2024
Quartus Prime Version 21.1.0 Build 842 10/21/2021 Patches 0.01std SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|state
 12. State Machine - |ghrd_top|altera_edge_detector:pulse_debug_reset|state
 13. State Machine - |ghrd_top|altera_edge_detector:pulse_warm_reset|state
 14. State Machine - |ghrd_top|altera_edge_detector:pulse_cold_reset|state
 15. State Machine - |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
 16. State Machine - |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
 17. State Machine - |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
 18. State Machine - |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
 19. State Machine - |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
 20. State Machine - |ghrd_top|soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state
 21. State Machine - |ghrd_top|soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state
 22. State Machine - |ghrd_top|soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state
 23. Registers Protected by Synthesis
 24. Registers Removed During Synthesis
 25. Removed Registers Triggering Further Register Optimizations
 26. General Register Statistics
 27. Inverted Register Statistics
 28. Registers Packed Into Inferred Megafunctions
 29. Multiplexer Restructuring Statistics (Restructuring Performed)
 30. Source assignments for soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|soc_system_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo
 31. Source assignments for soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|soc_system_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_0982:auto_generated
 32. Source assignments for soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|soc_system_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_0982:auto_generated|a_graycounter_qv6:rdptr_g1p
 33. Source assignments for soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|soc_system_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_0982:auto_generated|a_graycounter_mdc:wrptr_g1p
 34. Source assignments for soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|soc_system_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_0982:auto_generated|altsyncram_o8d1:fifo_ram
 35. Source assignments for soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|soc_system_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_0982:auto_generated|dffpipe_3dc:rdaclr
 36. Source assignments for soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|soc_system_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_0982:auto_generated|dffpipe_re9:rs_brp
 37. Source assignments for soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|soc_system_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_0982:auto_generated|dffpipe_re9:rs_bwp
 38. Source assignments for soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|soc_system_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_0982:auto_generated|alt_synch_pipe_bpl:rs_dgwp
 39. Source assignments for soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|soc_system_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_0982:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe13
 40. Source assignments for soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|soc_system_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_0982:auto_generated|dffpipe_3dc:wraclr
 41. Source assignments for soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|soc_system_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_0982:auto_generated|dffpipe_re9:ws_brp
 42. Source assignments for soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|soc_system_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_0982:auto_generated|dffpipe_re9:ws_bwp
 43. Source assignments for soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|soc_system_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_0982:auto_generated|alt_synch_pipe_cpl:ws_dgrp
 44. Source assignments for soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|soc_system_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_0982:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe16
 45. Source assignments for soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|altera_std_synchronizer:rdreq_sync_i
 46. Source assignments for soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|altera_std_synchronizer:wrdreq_sync_i
 47. Source assignments for soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll
 48. Source assignments for soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0
 49. Source assignments for soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad
 50. Source assignments for soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated
 51. Source assignments for soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 52. Source assignments for soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 53. Source assignments for soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 54. Source assignments for soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 55. Source assignments for soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0
 56. Source assignments for soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct
 57. Source assignments for soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll
 58. Source assignments for soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer
 59. Source assignments for soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming
 60. Source assignments for soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer
 61. Source assignments for soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer
 62. Source assignments for soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer
 63. Source assignments for soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer
 64. Source assignments for soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer
 65. Source assignments for soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer
 66. Source assignments for soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser
 67. Source assignments for soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer
 68. Source assignments for soc_system:u0|soc_system_master_secure:master_secure|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 69. Source assignments for soc_system:u0|soc_system_master_secure:master_secure|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 70. Source assignments for soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5nn1:auto_generated
 71. Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:cmd_demux
 72. Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:cmd_demux_001
 73. Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux:rsp_demux
 74. Source assignments for soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_demux:cmd_demux
 75. Source assignments for soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_demux:cmd_demux_001
 76. Source assignments for soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux:rsp_demux
 77. Source assignments for soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux:rsp_demux_001
 78. Source assignments for soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux:rsp_demux_002
 79. Source assignments for soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux:rsp_demux_003
 80. Source assignments for soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_cmd_demux:cmd_demux
 81. Source assignments for soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_demux:rsp_demux
 82. Source assignments for soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_demux:rsp_demux_001
 83. Source assignments for soc_system:u0|altera_reset_controller:rst_controller
 84. Source assignments for soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 85. Source assignments for soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 86. Source assignments for soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 87. Source assignments for soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 88. Source assignments for usf_top:USF_TOP|INPUT_FIFO:FIFO1|scfifo:scfifo_component|scfifo_io81:auto_generated|a_dpfifo_pu81:dpfifo|altsyncram_83t1:FIFOram
 89. Source assignments for usf_top:USF_TOP|INPUT_FIFO:FIFO2|scfifo:scfifo_component|scfifo_io81:auto_generated|a_dpfifo_pu81:dpfifo|altsyncram_83t1:FIFOram
 90. Source assignments for usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FIXED_TO_FP:CONV1|FIXED_TO_FP_0002:fixed_to_fp_inst
 91. Source assignments for usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_TO_FIXED:CONV2|FP_TO_FIXED_0002:fp_to_fixed_inst
 92. Source assignments for usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst
 93. Source assignments for usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst
 94. Source assignments for usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_GREATER:GREATER|FP_GREATER_0002:fp_greater_inst
 95. Source assignments for usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FIXED_TO_FP:CONV1|FIXED_TO_FP_0002:fixed_to_fp_inst
 96. Source assignments for usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_TO_FIXED:CONV2|FP_TO_FIXED_0002:fp_to_fixed_inst
 97. Source assignments for usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst
 98. Source assignments for usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst
 99. Source assignments for usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_GREATER:GREATER|FP_GREATER_0002:fp_greater_inst
100. Source assignments for hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst
101. Source assignments for soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated
102. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|soc_system_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo
103. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|altera_std_synchronizer:rdreq_sync_i
104. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|altera_std_synchronizer:wrdreq_sync_i
105. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0
106. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll
107. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0
108. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy
109. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc
110. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads
111. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads
112. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc
113. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc
114. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc
115. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc
116. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc
117. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc
118. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc
119. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc
120. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc
121. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc
122. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc
123. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc
124. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc
125. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc
126. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc
127. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc
128. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc
129. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc
130. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc
131. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc
132. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc
133. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc
134. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc
135. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc
136. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc
137. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad
138. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad
139. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad
140. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad
141. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad
142. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs
143. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
144. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs
145. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
146. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs
147. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
148. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs
149. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
150. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hhp_qseq_synth_top:seq
151. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0
152. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct
153. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll
154. Parameter Settings for User Entity Instance: soc_system:u0|intr_capturer:intr_capturer_0
155. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_master_secure:master_secure
156. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master
157. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node
158. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component
159. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming
160. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer
161. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming
162. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer
163. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer
164. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer
165. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer
166. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser
167. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer
168. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer
169. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage
170. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser
171. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser
172. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer
173. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_sc_fifo:fifo
174. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_bytes_to_packets:b2p
175. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_packets_to_bytes:p2b
176. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto
177. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m
178. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_master_secure:master_secure|altera_reset_controller:rst_controller
179. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_master_secure:master_secure|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
180. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_master_secure:master_secure|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
181. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0
182. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram
183. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator
184. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent
185. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size
186. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent
187. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
188. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo
189. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo
190. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router|soc_system_mm_interconnect_0_router_default_decode:the_default_decode
191. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router_001|soc_system_mm_interconnect_0_router_default_decode:the_default_decode
192. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_002:router_002|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode
193. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter
194. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
195. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
196. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
197. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
198. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
199. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
200. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
201. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
202. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
203. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
204. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
205. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
206. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
207. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
208. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
209. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
210. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb
211. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
212. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter
213. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor
214. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter
215. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|altera_merlin_address_alignment:check_and_align_address_to_size
216. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
217. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_qsys_control_slave_translator
218. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_0_out_translator
219. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_0_out_csr_translator
220. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator
221. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent
222. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size
223. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_qsys_control_slave_agent
224. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor
225. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo
226. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo
227. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:fifo_0_out_agent
228. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:fifo_0_out_agent|altera_merlin_burst_uncompressor:uncompressor
229. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_out_agent_rsp_fifo
230. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_out_agent_rdata_fifo
231. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:fifo_0_out_csr_agent
232. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:fifo_0_out_csr_agent|altera_merlin_burst_uncompressor:uncompressor
233. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_out_csr_agent_rsp_fifo
234. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_out_csr_agent_rdata_fifo
235. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:button_pio_s1_agent
236. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:button_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor
237. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo
238. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rdata_fifo
239. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router:router|soc_system_mm_interconnect_1_router_default_decode:the_default_decode
240. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router:router_001|soc_system_mm_interconnect_1_router_default_decode:the_default_decode
241. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_002:router_002|soc_system_mm_interconnect_1_router_002_default_decode:the_default_decode
242. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_002:router_003|soc_system_mm_interconnect_1_router_002_default_decode:the_default_decode
243. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_002:router_004|soc_system_mm_interconnect_1_router_002_default_decode:the_default_decode
244. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_002:router_005|soc_system_mm_interconnect_1_router_002_default_decode:the_default_decode
245. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter
246. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter
247. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter
248. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
249. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
250. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
251. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
252. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
253. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
254. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
255. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
256. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
257. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
258. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
259. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
260. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
261. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
262. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
263. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
264. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_burst_adapter
265. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
266. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
267. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
268. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
269. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
270. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
271. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
272. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
273. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
274. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
275. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
276. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
277. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
278. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
279. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
280. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
281. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_csr_burst_adapter
282. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
283. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
284. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
285. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
286. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
287. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
288. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
289. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
290. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
291. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
292. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
293. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
294. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
295. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
296. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
297. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
298. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:button_pio_s1_burst_adapter
299. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
300. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
301. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
302. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
303. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
304. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
305. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
306. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
307. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
308. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
309. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
310. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
311. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
312. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
313. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
314. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
315. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb
316. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
317. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb
318. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
319. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb
320. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
321. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb
322. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
323. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
324. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
325. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb
326. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
327. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter
328. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_001
329. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_002
330. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_003
331. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:master_secure_master_translator
332. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_agent:master_secure_master_agent
333. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent
334. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_merlin_address_alignment:check_and_align_address_to_size
335. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor
336. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo
337. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo
338. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_router:router|soc_system_mm_interconnect_2_router_default_decode:the_default_decode
339. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_router_001:router_001|soc_system_mm_interconnect_2_router_001_default_decode:the_default_decode
340. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_router_001:router_002|soc_system_mm_interconnect_2_router_001_default_decode:the_default_decode
341. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:master_secure_master_limiter
342. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
343. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
344. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter
345. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor
346. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter
347. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor
348. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_rsp_width_adapter
349. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_rsp_width_adapter
350. Parameter Settings for User Entity Instance: soc_system:u0|altera_reset_controller:rst_controller
351. Parameter Settings for User Entity Instance: soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
352. Parameter Settings for User Entity Instance: soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
353. Parameter Settings for User Entity Instance: soc_system:u0|altera_reset_controller:rst_controller_001
354. Parameter Settings for User Entity Instance: soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
355. Parameter Settings for User Entity Instance: soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
356. Parameter Settings for User Entity Instance: usf_top:USF_TOP
357. Parameter Settings for User Entity Instance: usf_top:USF_TOP|ltc2308:ADC
358. Parameter Settings for User Entity Instance: usf_top:USF_TOP|INPUT_FIFO:FIFO1|scfifo:scfifo_component
359. Parameter Settings for User Entity Instance: usf_top:USF_TOP|INPUT_FIFO:FIFO2|scfifo:scfifo_component
360. Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF
361. Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|fold_remover3:FOLD_REMOVER
362. Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|fold_remover3:FOLD_REMOVER|diff_operator_multi:DIFF
363. Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|diff_operator_multi:DIFF
364. Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK
365. Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|antidiff_operator_multi:ANTIDIFF[0]
366. Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|antidiff_operator_multi:ANTIDIFF[1]
367. Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]
368. Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|antidiff_operator_multi:ANTIDIFF
369. Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FIXED_TO_FP:CONV1|FIXED_TO_FP_0002:fixed_to_fp_inst|dspba_delay:redist3_signX_uid6_fxpToFPTest_b_1
370. Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FIXED_TO_FP:CONV1|FIXED_TO_FP_0002:fixed_to_fp_inst|dspba_delay:redist2_vCount_uid36_lzcShifterZ1_uid10_fxpToFPTest_q_1
371. Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FIXED_TO_FP:CONV1|FIXED_TO_FP_0002:fixed_to_fp_inst|dspba_delay:redist1_vCount_uid41_lzcShifterZ1_uid10_fxpToFPTest_q_1
372. Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FIXED_TO_FP:CONV1|FIXED_TO_FP_0002:fixed_to_fp_inst|dspba_delay:redist0_vCount_uid48_lzcShifterZ1_uid10_fxpToFPTest_q_1
373. Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_TO_FIXED:CONV2|FP_TO_FIXED_0002:fp_to_fixed_inst|dspba_delay:redist0_signX_uid25_fpToFxPTest_b_1
374. Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_TO_FIXED:CONV2|FP_TO_FIXED_0002:fp_to_fixed_inst|dspba_delay:fracXIsZero_uid13_fpToFxPTest_delay
375. Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_TO_FIXED:CONV2|FP_TO_FIXED_0002:fp_to_fixed_inst|dspba_delay:expXIsMax_uid12_fpToFxPTest_delay
376. Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|dspba_delay:fracXIsZero_uid17_fpMulTest_delay
377. Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|dspba_delay:redist5_fracXIsZero_uid17_fpMulTest_q_2
378. Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|dspba_delay:expXIsMax_uid16_fpMulTest_delay
379. Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|dspba_delay:redist6_expXIsMax_uid16_fpMulTest_q_2
380. Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|dspba_delay:excZ_y_uid29_fpMulTest_delay
381. Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|dspba_delay:redist4_excZ_y_uid29_fpMulTest_q_2
382. Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|dspba_delay:fracXIsZero_uid31_fpMulTest_delay
383. Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|dspba_delay:redist2_fracXIsZero_uid31_fpMulTest_q_2
384. Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|dspba_delay:expXIsMax_uid30_fpMulTest_delay
385. Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|dspba_delay:redist3_expXIsMax_uid30_fpMulTest_q_2
386. Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|dspba_delay:excZ_x_uid15_fpMulTest_delay
387. Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|dspba_delay:redist7_excZ_x_uid15_fpMulTest_q_2
388. Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|dspba_delay:signR_uid48_fpMulTest_delay
389. Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|dspba_delay:redist0_signR_uid48_fpMulTest_q_2
390. Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|dspba_delay:prodXY_uid105_prod_uid47_fpMulTest_cma_delay
391. Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|dspba_delay:redist1_expSum_uid44_fpMulTest_q_2
392. Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:effSub_uid52_fpAddTest_delay
393. Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:redist0_stickyBits_uid69_fpAddTest_merged_bit_select_c_1
394. Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:redist11_frac_aSig_uid22_fpAddTest_b_1
395. Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:cmpEQ_stickyBits_cZwF_uid71_fpAddTest_delay
396. Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:redist1_r_uid179_lzCountVal_uid85_fpAddTest_q_1
397. Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:redist6_sigA_uid50_fpAddTest_b_2
398. Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:expXIsMax_uid38_fpAddTest_delay
399. Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:redist9_expXIsMax_uid38_fpAddTest_q_2
400. Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:redist7_InvExpXIsZero_uid44_fpAddTest_q_2
401. Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:redist12_exp_aSig_uid21_fpAddTest_b_1
402. Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:expXIsMax_uid24_fpAddTest_delay
403. Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:excZ_aSig_uid16_uid23_fpAddTest_delay
404. Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:redist5_sigB_uid51_fpAddTest_b_2
405. Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:redist10_excZ_bSig_uid17_uid37_fpAddTest_q_2
406. Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:fracXIsZero_uid39_fpAddTest_delay
407. Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:redist8_fracXIsZero_uid39_fpAddTest_q_2
408. Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:fracXIsZero_uid25_fpAddTest_delay
409. Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:redist4_effSub_uid52_fpAddTest_q_2
410. Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:redist2_vStage_uid154_lzCountVal_uid85_fpAddTest_b_1
411. Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:redist3_fracGRS_uid84_fpAddTest_q_1
412. Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]
413. Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|antidiff_operator_multi:ANTIDIFF
414. Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FIXED_TO_FP:CONV1|FIXED_TO_FP_0002:fixed_to_fp_inst|dspba_delay:redist3_signX_uid6_fxpToFPTest_b_1
415. Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FIXED_TO_FP:CONV1|FIXED_TO_FP_0002:fixed_to_fp_inst|dspba_delay:redist2_vCount_uid36_lzcShifterZ1_uid10_fxpToFPTest_q_1
416. Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FIXED_TO_FP:CONV1|FIXED_TO_FP_0002:fixed_to_fp_inst|dspba_delay:redist1_vCount_uid41_lzcShifterZ1_uid10_fxpToFPTest_q_1
417. Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FIXED_TO_FP:CONV1|FIXED_TO_FP_0002:fixed_to_fp_inst|dspba_delay:redist0_vCount_uid48_lzcShifterZ1_uid10_fxpToFPTest_q_1
418. Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_TO_FIXED:CONV2|FP_TO_FIXED_0002:fp_to_fixed_inst|dspba_delay:redist0_signX_uid25_fpToFxPTest_b_1
419. Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_TO_FIXED:CONV2|FP_TO_FIXED_0002:fp_to_fixed_inst|dspba_delay:fracXIsZero_uid13_fpToFxPTest_delay
420. Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_TO_FIXED:CONV2|FP_TO_FIXED_0002:fp_to_fixed_inst|dspba_delay:expXIsMax_uid12_fpToFxPTest_delay
421. Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|dspba_delay:fracXIsZero_uid17_fpMulTest_delay
422. Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|dspba_delay:redist5_fracXIsZero_uid17_fpMulTest_q_2
423. Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|dspba_delay:expXIsMax_uid16_fpMulTest_delay
424. Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|dspba_delay:redist6_expXIsMax_uid16_fpMulTest_q_2
425. Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|dspba_delay:excZ_y_uid29_fpMulTest_delay
426. Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|dspba_delay:redist4_excZ_y_uid29_fpMulTest_q_2
427. Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|dspba_delay:fracXIsZero_uid31_fpMulTest_delay
428. Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|dspba_delay:redist2_fracXIsZero_uid31_fpMulTest_q_2
429. Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|dspba_delay:expXIsMax_uid30_fpMulTest_delay
430. Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|dspba_delay:redist3_expXIsMax_uid30_fpMulTest_q_2
431. Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|dspba_delay:excZ_x_uid15_fpMulTest_delay
432. Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|dspba_delay:redist7_excZ_x_uid15_fpMulTest_q_2
433. Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|dspba_delay:signR_uid48_fpMulTest_delay
434. Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|dspba_delay:redist0_signR_uid48_fpMulTest_q_2
435. Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|dspba_delay:prodXY_uid105_prod_uid47_fpMulTest_cma_delay
436. Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|dspba_delay:redist1_expSum_uid44_fpMulTest_q_2
437. Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:effSub_uid52_fpAddTest_delay
438. Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:redist0_stickyBits_uid69_fpAddTest_merged_bit_select_c_1
439. Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:redist11_frac_aSig_uid22_fpAddTest_b_1
440. Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:cmpEQ_stickyBits_cZwF_uid71_fpAddTest_delay
441. Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:redist1_r_uid179_lzCountVal_uid85_fpAddTest_q_1
442. Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:redist6_sigA_uid50_fpAddTest_b_2
443. Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:expXIsMax_uid38_fpAddTest_delay
444. Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:redist9_expXIsMax_uid38_fpAddTest_q_2
445. Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:redist7_InvExpXIsZero_uid44_fpAddTest_q_2
446. Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:redist12_exp_aSig_uid21_fpAddTest_b_1
447. Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:expXIsMax_uid24_fpAddTest_delay
448. Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:excZ_aSig_uid16_uid23_fpAddTest_delay
449. Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:redist5_sigB_uid51_fpAddTest_b_2
450. Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:redist10_excZ_bSig_uid17_uid37_fpAddTest_q_2
451. Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:fracXIsZero_uid39_fpAddTest_delay
452. Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:redist8_fracXIsZero_uid39_fpAddTest_q_2
453. Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:fracXIsZero_uid25_fpAddTest_delay
454. Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:redist4_effSub_uid52_fpAddTest_q_2
455. Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:redist2_vStage_uid154_lzCountVal_uid85_fpAddTest_b_1
456. Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:redist3_fracGRS_uid84_fpAddTest_q_1
457. Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|antidiff_operator_multi:ANTIDIFF
458. Parameter Settings for User Entity Instance: debounce:debounce_inst
459. Parameter Settings for User Entity Instance: hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component
460. Parameter Settings for User Entity Instance: altera_edge_detector:pulse_cold_reset
461. Parameter Settings for User Entity Instance: altera_edge_detector:pulse_warm_reset
462. Parameter Settings for User Entity Instance: altera_edge_detector:pulse_debug_reset
463. Parameter Settings for Inferred Entity Instance: soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0
464. dcfifo Parameter Settings by Entity Instance
465. scfifo Parameter Settings by Entity Instance
466. altsyncram Parameter Settings by Entity Instance
467. Port Connectivity Checks: "hps_reset:hps_reset_inst"
468. Port Connectivity Checks: "usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]"
469. Port Connectivity Checks: "usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_GREATER:GREATER"
470. Port Connectivity Checks: "usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_ADD:ADD"
471. Port Connectivity Checks: "usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_MULT:MULT"
472. Port Connectivity Checks: "usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_TO_FIXED:CONV2"
473. Port Connectivity Checks: "usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FIXED_TO_FP:CONV1"
474. Port Connectivity Checks: "usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|antidiff_operator_multi:ANTIDIFF"
475. Port Connectivity Checks: "usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]"
476. Port Connectivity Checks: "usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|antidiff_operator_multi:ANTIDIFF[1]"
477. Port Connectivity Checks: "usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|antidiff_operator_multi:ANTIDIFF[0]"
478. Port Connectivity Checks: "usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK"
479. Port Connectivity Checks: "usf_top:USF_TOP|INPUT_FIFO:FIFO2"
480. Port Connectivity Checks: "usf_top:USF_TOP|ltc2308:ADC"
481. Port Connectivity Checks: "usf_top:USF_TOP"
482. Port Connectivity Checks: "soc_system:u0|altera_reset_controller:rst_controller_001"
483. Port Connectivity Checks: "soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
484. Port Connectivity Checks: "soc_system:u0|altera_reset_controller:rst_controller"
485. Port Connectivity Checks: "soc_system:u0|soc_system_irq_mapper_001:irq_mapper_001"
486. Port Connectivity Checks: "soc_system:u0|soc_system_irq_mapper:irq_mapper"
487. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_rsp_width_adapter"
488. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_rsp_width_adapter"
489. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter"
490. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor"
491. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter"
492. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
493. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_router_001:router_001|soc_system_mm_interconnect_2_router_001_default_decode:the_default_decode"
494. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_router:router|soc_system_mm_interconnect_2_router_default_decode:the_default_decode"
495. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo"
496. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo"
497. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_merlin_address_alignment:check_and_align_address_to_size"
498. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent"
499. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_agent:master_secure_master_agent"
500. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:master_secure_master_translator"
501. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
502. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub"
503. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub"
504. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub"
505. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub"
506. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub"
507. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract"
508. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub"
509. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min"
510. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size"
511. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_002:router_002|soc_system_mm_interconnect_1_router_002_default_decode:the_default_decode"
512. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router:router|soc_system_mm_interconnect_1_router_default_decode:the_default_decode"
513. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rdata_fifo"
514. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo"
515. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:button_pio_s1_agent"
516. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_out_csr_agent_rdata_fifo"
517. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_out_csr_agent_rsp_fifo"
518. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:fifo_0_out_csr_agent"
519. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_out_agent_rdata_fifo"
520. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_out_agent_rsp_fifo"
521. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:fifo_0_out_agent"
522. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo"
523. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo"
524. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_qsys_control_slave_agent"
525. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size"
526. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent"
527. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator"
528. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_0_out_csr_translator"
529. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_0_out_translator"
530. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_qsys_control_slave_translator"
531. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|altera_merlin_address_alignment:check_and_align_address_to_size"
532. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter"
533. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor"
534. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter"
535. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
536. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub"
537. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub"
538. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub"
539. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub"
540. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub"
541. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract"
542. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub"
543. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min"
544. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size"
545. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_002:router_002|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode"
546. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router|soc_system_mm_interconnect_0_router_default_decode:the_default_decode"
547. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo"
548. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo"
549. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent"
550. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size"
551. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent"
552. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator"
553. Port Connectivity Checks: "soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0"
554. Port Connectivity Checks: "soc_system:u0|soc_system_master_secure:master_secure|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
555. Port Connectivity Checks: "soc_system:u0|soc_system_master_secure:master_secure|altera_reset_controller:rst_controller"
556. Port Connectivity Checks: "soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_sc_fifo:fifo"
557. Port Connectivity Checks: "soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser"
558. Port Connectivity Checks: "soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter"
559. Port Connectivity Checks: "soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover"
560. Port Connectivity Checks: "soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer"
561. Port Connectivity Checks: "soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer"
562. Port Connectivity Checks: "soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer"
563. Port Connectivity Checks: "soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer"
564. Port Connectivity Checks: "soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer"
565. Port Connectivity Checks: "soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component"
566. Port Connectivity Checks: "soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node"
567. Port Connectivity Checks: "soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master"
568. Port Connectivity Checks: "soc_system:u0|soc_system_master_secure:master_secure"
569. Port Connectivity Checks: "soc_system:u0|intr_capturer:intr_capturer_0"
570. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"
571. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst"
572. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs"
573. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad"
574. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad"
575. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad"
576. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad"
577. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc"
578. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc"
579. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc"
580. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc"
581. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc"
582. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc"
583. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc"
584. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc"
585. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc"
586. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc"
587. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc"
588. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc"
589. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc"
590. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc"
591. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc"
592. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc"
593. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc"
594. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc"
595. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc"
596. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc"
597. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc"
598. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc"
599. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc"
600. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc"
601. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc"
602. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads"
603. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"
604. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"
605. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"
606. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst"
607. Port Connectivity Checks: "soc_system:u0"
608. Post-Synthesis Netlist Statistics for Top Partition
609. Post-Synthesis Netlist Statistics for Partition soc_system_hps_0_hps_io_border:border
610. Elapsed Time Per Partition
611. Analysis & Synthesis Messages
612. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                                  ;
+---------------------------------+-------------------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Thu Jun 13 09:49:53 2024                       ;
; Quartus Prime Version           ; 21.1.0 Build 842 10/21/2021 Patches 0.01std SJ Lite Edition ;
; Revision Name                   ; soc_system                                                  ;
; Top-level Entity Name           ; ghrd_top                                                    ;
; Family                          ; Cyclone V                                                   ;
; Logic utilization (in ALMs)     ; N/A                                                         ;
; Total registers                 ; 8695                                                        ;
; Total pins                      ; 368                                                         ;
; Total virtual pins              ; 0                                                           ;
; Total block memory bits         ; 668,160                                                     ;
; Total DSP Blocks                ; 2                                                           ;
; Total HSSI RX PCSs              ; 0                                                           ;
; Total HSSI PMA RX Deserializers ; 0                                                           ;
; Total HSSI TX PCSs              ; 0                                                           ;
; Total HSSI PMA TX Serializers   ; 0                                                           ;
; Total PLLs                      ; 0                                                           ;
; Total DLLs                      ; 1                                                           ;
+---------------------------------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; ghrd_top           ; soc_system         ;
; Family name                                                                     ; Cyclone V          ; Cyclone IV GX      ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.88        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  30.7%      ;
;     Processor 3            ;  28.4%      ;
;     Processor 4            ;  28.4%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                               ;
+---------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                                  ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                      ; Library     ;
+---------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; ltc2308.v                                                                                         ; yes             ; User Verilog HDL File                        ; C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ltc2308.v                                                                                         ;             ;
; usf_top.sv                                                                                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/usf_top.sv                                                                                        ;             ;
; usf_recovery_multi.sv                                                                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/usf_recovery_multi.sv                                                                             ;             ;
; loop_block_multi.sv                                                                               ; yes             ; User SystemVerilog HDL File                  ; C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/loop_block_multi.sv                                                                               ;             ;
; kn_function.sv                                                                                    ; yes             ; User SystemVerilog HDL File                  ; C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/kn_function.sv                                                                                    ;             ;
; diff_operator_multi.sv                                                                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/diff_operator_multi.sv                                                                            ;             ;
; antidiff_operator_multi.sv                                                                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/antidiff_operator_multi.sv                                                                        ;             ;
; ghrd_top.v                                                                                        ; yes             ; User Verilog HDL File                        ; C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v                                                                                        ;             ;
; soc_system/synthesis/soc_system.v                                                                 ; yes             ; User Verilog HDL File                        ; C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/soc_system.v                                                                 ; soc_system  ;
; soc_system/synthesis/submodules/altera_reset_controller.v                                         ; yes             ; User Verilog HDL File                        ; C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/altera_reset_controller.v                                         ; soc_system  ;
; soc_system/synthesis/submodules/altera_reset_synchronizer.v                                       ; yes             ; User Verilog HDL File                        ; C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/altera_reset_synchronizer.v                                       ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_irq_mapper_002.sv                                      ; yes             ; User SystemVerilog HDL File                  ; C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_irq_mapper_002.sv                                      ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_irq_mapper_001.sv                                      ; yes             ; User SystemVerilog HDL File                  ; C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_irq_mapper_001.sv                                      ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_irq_mapper.sv                                          ; yes             ; User SystemVerilog HDL File                  ; C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_irq_mapper.sv                                          ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v                                    ; yes             ; User Verilog HDL File                        ; C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v                                    ; soc_system  ;
; soc_system/synthesis/submodules/altera_merlin_width_adapter.sv                                    ; yes             ; User SystemVerilog HDL File                  ; C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv                                    ; soc_system  ;
; soc_system/synthesis/submodules/altera_merlin_address_alignment.sv                                ; yes             ; User SystemVerilog HDL File                  ; C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv                                ; soc_system  ;
; soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv                               ; yes             ; User SystemVerilog HDL File                  ; C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv                               ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_mux.sv                           ; soc_system  ;
; soc_system/synthesis/submodules/altera_merlin_arbitrator.sv                                       ; yes             ; User SystemVerilog HDL File                  ; C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv                                       ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_demux.sv                         ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_mux.sv                           ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_demux.sv                         ; soc_system  ;
; soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv                                  ; yes             ; User SystemVerilog HDL File                  ; C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv                                  ; soc_system  ;
; soc_system/synthesis/submodules/altera_avalon_sc_fifo.v                                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v                                           ; soc_system  ;
; soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v                                  ; yes             ; User SystemVerilog HDL File                  ; C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v                                  ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv                        ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv                            ; soc_system  ;
; soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv                                     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv                                     ; soc_system  ;
; soc_system/synthesis/submodules/altera_merlin_master_agent.sv                                     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/altera_merlin_master_agent.sv                                     ; soc_system  ;
; soc_system/synthesis/submodules/altera_merlin_master_translator.sv                                ; yes             ; User SystemVerilog HDL File                  ; C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/altera_merlin_master_translator.sv                                ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v                                    ; yes             ; User Verilog HDL File                        ; C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v                                    ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v                  ; yes             ; User Verilog HDL File                        ; C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v                  ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File                  ; C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv                           ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv                         ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv                           ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv                         ; soc_system  ;
; soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv                                    ; yes             ; User SystemVerilog HDL File                  ; C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv                                    ; soc_system  ;
; soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv                               ; yes             ; User SystemVerilog HDL File                  ; C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv                               ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv                        ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv                            ; soc_system  ;
; soc_system/synthesis/submodules/altera_merlin_slave_agent.sv                                      ; yes             ; User SystemVerilog HDL File                  ; C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv                                      ; soc_system  ;
; soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv                                    ; yes             ; User SystemVerilog HDL File                  ; C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv                                    ; soc_system  ;
; soc_system/synthesis/submodules/altera_merlin_slave_translator.sv                                 ; yes             ; User SystemVerilog HDL File                  ; C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/altera_merlin_slave_translator.sv                                 ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v                                    ; yes             ; User Verilog HDL File                        ; C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v                                    ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v                  ; yes             ; User Verilog HDL File                        ; C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v                  ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File                  ; C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv                           ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv                         ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv                           ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv                         ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv                        ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv                            ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_sysid_qsys.v                                           ; yes             ; User Verilog HDL File                        ; C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_sysid_qsys.v                                           ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_onchip_memory2_0.hex                                   ; yes             ; User Hexadecimal (Intel-Format) File         ; C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_onchip_memory2_0.hex                                   ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_onchip_memory2_0.v                                     ; yes             ; User Verilog HDL File                        ; C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_onchip_memory2_0.v                                     ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_master_secure.v                                        ; yes             ; User Verilog HDL File                        ; C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_master_secure.v                                        ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_master_secure_p2b_adapter.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_master_secure_p2b_adapter.sv                           ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_master_secure_b2p_adapter.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_master_secure_b2p_adapter.sv                           ; soc_system  ;
; soc_system/synthesis/submodules/altera_avalon_packets_to_master.v                                 ; yes             ; User Verilog HDL File                        ; C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v                                 ; soc_system  ;
; soc_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v                               ; yes             ; User Verilog HDL File                        ; C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v                               ; soc_system  ;
; soc_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v                               ; yes             ; User Verilog HDL File                        ; C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v                               ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_master_secure_timing_adt.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_master_secure_timing_adt.sv                            ; soc_system  ;
; soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v                                 ; yes             ; User Verilog HDL File                        ; C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v                                 ; soc_system  ;
; soc_system/synthesis/submodules/altera_jtag_dc_streaming.v                                        ; yes             ; User Verilog HDL File                        ; C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v                                        ; soc_system  ;
; soc_system/synthesis/submodules/altera_jtag_sld_node.v                                            ; yes             ; User Verilog HDL File                        ; C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/altera_jtag_sld_node.v                                            ; soc_system  ;
; soc_system/synthesis/submodules/altera_jtag_streaming.v                                           ; yes             ; User Verilog HDL File                        ; C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/altera_jtag_streaming.v                                           ; soc_system  ;
; soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v                                  ; yes             ; User Verilog HDL File                        ; C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v                                  ; soc_system  ;
; soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v                                   ; yes             ; User Verilog HDL File                        ; C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v                                   ; soc_system  ;
; soc_system/synthesis/submodules/altera_avalon_st_idle_remover.v                                   ; yes             ; User Verilog HDL File                        ; C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/altera_avalon_st_idle_remover.v                                   ; soc_system  ;
; soc_system/synthesis/submodules/altera_avalon_st_idle_inserter.v                                  ; yes             ; User Verilog HDL File                        ; C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/altera_avalon_st_idle_inserter.v                                  ; soc_system  ;
; soc_system/synthesis/submodules/intr_capturer.v                                                   ; yes             ; User Verilog HDL File                        ; C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/intr_capturer.v                                                   ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_hps_0.v                                                ; yes             ; User Verilog HDL File                        ; C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0.v                                                ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v                                         ; yes             ; User Verilog HDL File                        ; C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v                                         ; soc_system  ;
; soc_system/synthesis/submodules/hps_sdram.v                                                       ; yes             ; User Verilog HDL File                        ; C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/hps_sdram.v                                                       ; soc_system  ;
; soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv                    ; yes             ; User SystemVerilog HDL File                  ; C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv                    ; soc_system  ;
; soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv                                     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv                                     ; soc_system  ;
; soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv              ; yes             ; User SystemVerilog HDL File                  ; C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv              ; soc_system  ;
; soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v                                ; yes             ; User Verilog HDL File                        ; C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v                                ; soc_system  ;
; soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv                                     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv                                     ; soc_system  ;
; soc_system/synthesis/submodules/hps_sdram_p0.sv                                                   ; yes             ; User SystemVerilog HDL File                  ; C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/hps_sdram_p0.sv                                                   ; soc_system  ;
; soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v                             ; yes             ; User Verilog HDL File                        ; C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v                             ; soc_system  ;
; soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v                                   ; yes             ; User Verilog HDL File                        ; C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v                                   ; soc_system  ;
; soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v                                    ; yes             ; User Verilog HDL File                        ; C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v                                    ; soc_system  ;
; soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v                                            ; yes             ; User Verilog HDL File                        ; C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v                                            ; soc_system  ;
; soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v                                           ; yes             ; User Verilog HDL File                        ; C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v                                           ; soc_system  ;
; soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v                               ; yes             ; User Verilog HDL File                        ; C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v                               ; soc_system  ;
; soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v                                       ; yes             ; User Verilog HDL File                        ; C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v                                       ; soc_system  ;
; soc_system/synthesis/submodules/hps_sdram_pll.sv                                                  ; yes             ; User SystemVerilog HDL File                  ; C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/hps_sdram_pll.sv                                                  ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv                                 ; yes             ; User SystemVerilog HDL File                  ; C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv                                 ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv                               ; yes             ; User SystemVerilog HDL File                  ; C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv                               ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_fifo_0.v                                               ; yes             ; User Verilog HDL File                        ; C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_fifo_0.v                                               ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_button_pio.v                                           ; yes             ; User Verilog HDL File                        ; C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_button_pio.v                                           ; soc_system  ;
; ip/altsource_probe/hps_reset.v                                                                    ; yes             ; User Wizard-Generated File                   ; C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ip/altsource_probe/hps_reset.v                                                                    ;             ;
; ip/debounce/debounce.v                                                                            ; yes             ; User Verilog HDL File                        ; C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ip/debounce/debounce.v                                                                            ;             ;
; ip/edge_detect/altera_edge_detector.v                                                             ; yes             ; User Verilog HDL File                        ; C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ip/edge_detect/altera_edge_detector.v                                                             ;             ;
; INPUT_FIFO.v                                                                                      ; yes             ; User Wizard-Generated File                   ; C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/INPUT_FIFO.v                                                                                      ;             ;
; FP_SUB.v                                                                                          ; yes             ; User Wizard-Generated File                   ; C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/FP_SUB.v                                                                                          ; FP_SUB      ;
; FP_MULT.v                                                                                         ; yes             ; User Wizard-Generated File                   ; C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/FP_MULT.v                                                                                         ; FP_MULT     ;
; FP_MULT/dspba_library_package.vhd                                                                 ; yes             ; User VHDL File                               ; C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/FP_MULT/dspba_library_package.vhd                                                                 ; FP_MULT     ;
; FP_MULT/dspba_library.vhd                                                                         ; yes             ; User VHDL File                               ; C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/FP_MULT/dspba_library.vhd                                                                         ; FP_MULT     ;
; FP_MULT/FP_MULT_0002.vhd                                                                          ; yes             ; User VHDL File                               ; C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/FP_MULT/FP_MULT_0002.vhd                                                                          ; FP_MULT     ;
; FP_LOG.v                                                                                          ; yes             ; User Wizard-Generated File                   ; C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/FP_LOG.v                                                                                          ; FP_LOG      ;
; FIXED_TO_FP.v                                                                                     ; yes             ; User Wizard-Generated File                   ; C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/FIXED_TO_FP.v                                                                                     ; FIXED_TO_FP ;
; FIXED_TO_FP/dspba_library_package.vhd                                                             ; yes             ; User VHDL File                               ; C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/FIXED_TO_FP/dspba_library_package.vhd                                                             ; FIXED_TO_FP ;
; FIXED_TO_FP/dspba_library.vhd                                                                     ; yes             ; User VHDL File                               ; C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/FIXED_TO_FP/dspba_library.vhd                                                                     ; FIXED_TO_FP ;
; FIXED_TO_FP/FIXED_TO_FP_0002.vhd                                                                  ; yes             ; User VHDL File                               ; C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/FIXED_TO_FP/FIXED_TO_FP_0002.vhd                                                                  ; FIXED_TO_FP ;
; FP_TO_FIXED.v                                                                                     ; yes             ; User Wizard-Generated File                   ; C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/FP_TO_FIXED.v                                                                                     ; FP_TO_FIXED ;
; FP_TO_FIXED/dspba_library_package.vhd                                                             ; yes             ; User VHDL File                               ; C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/FP_TO_FIXED/dspba_library_package.vhd                                                             ; FP_TO_FIXED ;
; FP_TO_FIXED/dspba_library.vhd                                                                     ; yes             ; User VHDL File                               ; C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/FP_TO_FIXED/dspba_library.vhd                                                                     ; FP_TO_FIXED ;
; FP_TO_FIXED/FP_TO_FIXED_0002.vhd                                                                  ; yes             ; User VHDL File                               ; C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/FP_TO_FIXED/FP_TO_FIXED_0002.vhd                                                                  ; FP_TO_FIXED ;
; FP_GEQ.v                                                                                          ; yes             ; User Wizard-Generated File                   ; C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/FP_GEQ.v                                                                                          ; FP_GEQ      ;
; FP_GREATER.v                                                                                      ; yes             ; User Wizard-Generated File                   ; C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/FP_GREATER.v                                                                                      ; FP_GREATER  ;
; FP_GREATER/dspba_library_package.vhd                                                              ; yes             ; User VHDL File                               ; C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/FP_GREATER/dspba_library_package.vhd                                                              ; FP_GREATER  ;
; FP_GREATER/FP_GREATER_0002.vhd                                                                    ; yes             ; User VHDL File                               ; C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/FP_GREATER/FP_GREATER_0002.vhd                                                                    ; FP_GREATER  ;
; FP_ADD.v                                                                                          ; yes             ; User Wizard-Generated File                   ; C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/FP_ADD.v                                                                                          ; FP_ADD      ;
; FP_ADD/dspba_library_package.vhd                                                                  ; yes             ; User VHDL File                               ; C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/FP_ADD/dspba_library_package.vhd                                                                  ; FP_ADD      ;
; FP_ADD/dspba_library.vhd                                                                          ; yes             ; User VHDL File                               ; C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/FP_ADD/dspba_library.vhd                                                                          ; FP_ADD      ;
; FP_ADD/FP_ADD_0002.vhd                                                                            ; yes             ; User VHDL File                               ; C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/FP_ADD/FP_ADD_0002.vhd                                                                            ; FP_ADD      ;
; fold_remover3.sv                                                                                  ; yes             ; User SystemVerilog HDL File                  ; C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/fold_remover3.sv                                                                                  ;             ;
; parameters.sv                                                                                     ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/parameters.sv                                                                                     ;             ;
; functions.sv                                                                                      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/functions.sv                                                                                      ;             ;
; dcfifo.tdf                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/dcfifo.tdf                                                                                 ;             ;
; lpm_counter.inc                                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_counter.inc                                                                            ;             ;
; lpm_add_sub.inc                                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                            ;             ;
; altdpram.inc                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altdpram.inc                                                                               ;             ;
; a_graycounter.inc                                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/a_graycounter.inc                                                                          ;             ;
; a_fefifo.inc                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/a_fefifo.inc                                                                               ;             ;
; a_gray2bin.inc                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/a_gray2bin.inc                                                                             ;             ;
; dffpipe.inc                                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/dffpipe.inc                                                                                ;             ;
; alt_sync_fifo.inc                                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_sync_fifo.inc                                                                          ;             ;
; lpm_compare.inc                                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_compare.inc                                                                            ;             ;
; altsyncram_fifo.inc                                                                               ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram_fifo.inc                                                                        ;             ;
; aglobal211.inc                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/aglobal211.inc                                                                             ;             ;
; db/dcfifo_0982.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/db/dcfifo_0982.tdf                                                                                ;             ;
; db/a_gray2bin_rab.tdf                                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/db/a_gray2bin_rab.tdf                                                                             ;             ;
; db/a_graycounter_qv6.tdf                                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/db/a_graycounter_qv6.tdf                                                                          ;             ;
; db/a_graycounter_mdc.tdf                                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/db/a_graycounter_mdc.tdf                                                                          ;             ;
; db/altsyncram_o8d1.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/db/altsyncram_o8d1.tdf                                                                            ;             ;
; db/dffpipe_3dc.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/db/dffpipe_3dc.tdf                                                                                ;             ;
; db/dffpipe_re9.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/db/dffpipe_re9.tdf                                                                                ;             ;
; db/alt_synch_pipe_bpl.tdf                                                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/db/alt_synch_pipe_bpl.tdf                                                                         ;             ;
; db/dffpipe_se9.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/db/dffpipe_se9.tdf                                                                                ;             ;
; db/alt_synch_pipe_cpl.tdf                                                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/db/alt_synch_pipe_cpl.tdf                                                                         ;             ;
; db/dffpipe_te9.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/db/dffpipe_te9.tdf                                                                                ;             ;
; db/cmpr_c06.tdf                                                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/db/cmpr_c06.tdf                                                                                   ;             ;
; altera_std_synchronizer.v                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                                  ;             ;
; altddio_out.tdf                                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altddio_out.tdf                                                                            ;             ;
; stratix_ddio.inc                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/stratix_ddio.inc                                                                           ;             ;
; cyclone_ddio.inc                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/cyclone_ddio.inc                                                                           ;             ;
; lpm_mux.inc                                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                ;             ;
; stratix_lcell.inc                                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/stratix_lcell.inc                                                                          ;             ;
; db/ddio_out_uqe.tdf                                                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/db/ddio_out_uqe.tdf                                                                               ;             ;
; sld_virtual_jtag_basic.v                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                                   ;             ;
; sld_jtag_endpoint_adapter.vhd                                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                              ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                                 ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                          ;             ;
; altsyncram.tdf                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                             ;             ;
; stratix_ram_block.inc                                                                             ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                      ;             ;
; lpm_decode.inc                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                             ;             ;
; a_rdenreg.inc                                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                              ;             ;
; altrom.inc                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altrom.inc                                                                                 ;             ;
; altram.inc                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altram.inc                                                                                 ;             ;
; db/altsyncram_5nn1.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/db/altsyncram_5nn1.tdf                                                                            ;             ;
; rom_ideal.sv                                                                                      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/rom_ideal.sv                                                                                      ;             ;
; scfifo.tdf                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/scfifo.tdf                                                                                 ;             ;
; a_regfifo.inc                                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/a_regfifo.inc                                                                              ;             ;
; a_dpfifo.inc                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                                               ;             ;
; a_i2fifo.inc                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                                               ;             ;
; a_fffifo.inc                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/a_fffifo.inc                                                                               ;             ;
; a_f2fifo.inc                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                                               ;             ;
; db/scfifo_io81.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/db/scfifo_io81.tdf                                                                                ;             ;
; db/a_dpfifo_pu81.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/db/a_dpfifo_pu81.tdf                                                                              ;             ;
; db/a_fefifo_kae.tdf                                                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/db/a_fefifo_kae.tdf                                                                               ;             ;
; db/cntr_ai7.tdf                                                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/db/cntr_ai7.tdf                                                                                   ;             ;
; db/altsyncram_83t1.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/db/altsyncram_83t1.tdf                                                                            ;             ;
; db/cntr_uhb.tdf                                                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/db/cntr_uhb.tdf                                                                                   ;             ;
; altsource_probe.v                                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsource_probe.v                                                                          ;             ;
; altsource_probe_body.vhd                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsource_probe_body.vhd                                                                   ;             ;
; sld_rom_sr.vhd                                                                                    ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                             ;             ;
; sld_hub.vhd                                                                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                                ; altera_sld  ;
; db/ip/sldce0f4758/alt_sld_fab.v                                                                   ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/db/ip/sldce0f4758/alt_sld_fab.v                                                                   ; alt_sld_fab ;
; db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab.v                                            ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab.v                                            ; alt_sld_fab ;
; db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                     ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                     ; alt_sld_fab ;
; db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                  ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                  ; alt_sld_fab ;
; db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                ; alt_sld_fab ;
; db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                  ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                  ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                           ;             ;
; db/altsyncram_g0n1.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/db/altsyncram_g0n1.tdf                                                                            ;             ;
; adc_wrapper.v                                                                                     ; yes             ; User Verilog HDL File                        ; adc_wrapper.v                                                                                                                                     ;             ;
+---------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 7840           ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 11878          ;
;     -- 7 input functions                    ; 125            ;
;     -- 6 input functions                    ; 2443           ;
;     -- 5 input functions                    ; 2686           ;
;     -- 4 input functions                    ; 1316           ;
;     -- <=3 input functions                  ; 5308           ;
;                                             ;                ;
; Dedicated logic registers                   ; 8509           ;
;                                             ;                ;
; I/O pins                                    ; 368            ;
; I/O registers                               ; 186            ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 668160         ;
;                                             ;                ;
; Total DSP Blocks                            ; 2              ;
;                                             ;                ;
; Total DLLs                                  ; 1              ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 8216           ;
; Total fan-out                               ; 86491          ;
; Average fan-out                             ; 3.92           ;
+---------------------------------------------+----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                          ; Entity Name                                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
; |ghrd_top                                                                                                                               ; 11878 (1)           ; 8509 (0)                  ; 668160            ; 2          ; 368  ; 0            ; |ghrd_top                                                                                                                                                                                                                                                                                                                                                    ; ghrd_top                                          ; work         ;
;    |altera_edge_detector:pulse_cold_reset|                                                                                              ; 4 (4)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|altera_edge_detector:pulse_cold_reset                                                                                                                                                                                                                                                                                                              ; altera_edge_detector                              ; work         ;
;    |altera_edge_detector:pulse_debug_reset|                                                                                             ; 10 (10)             ; 34 (34)                   ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|altera_edge_detector:pulse_debug_reset                                                                                                                                                                                                                                                                                                             ; altera_edge_detector                              ; work         ;
;    |altera_edge_detector:pulse_warm_reset|                                                                                              ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|altera_edge_detector:pulse_warm_reset                                                                                                                                                                                                                                                                                                              ; altera_edge_detector                              ; work         ;
;    |debounce:debounce_inst|                                                                                                             ; 90 (90)             ; 64 (64)                   ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|debounce:debounce_inst                                                                                                                                                                                                                                                                                                                             ; debounce                                          ; work         ;
;    |hps_reset:hps_reset_inst|                                                                                                           ; 26 (0)              ; 21 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|hps_reset:hps_reset_inst                                                                                                                                                                                                                                                                                                                           ; hps_reset                                         ; work         ;
;       |altsource_probe:altsource_probe_component|                                                                                       ; 26 (0)              ; 21 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component                                                                                                                                                                                                                                                                                 ; altsource_probe                                   ; work         ;
;          |altsource_probe_body:altsource_probe_body_inst|                                                                               ; 26 (2)              ; 21 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst                                                                                                                                                                                                                                  ; altsource_probe_body                              ; work         ;
;             |altsource_probe_impl:\wider_source_gen:wider_source_inst|                                                                  ; 24 (11)             ; 21 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst                                                                                                                                                                         ; altsource_probe_impl                              ; work         ;
;                |sld_rom_sr:\instance_id_gen:rom_info_inst|                                                                              ; 13 (13)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst                                                                                                                               ; sld_rom_sr                                        ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 120 (1)             ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                   ; sld_hub                                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 119 (0)             ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                   ; alt_sld_fab_with_jtag_input                       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 119 (0)             ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                ; alt_sld_fab                                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 119 (1)             ; 91 (6)                    ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                            ; alt_sld_fab_alt_sld_fab                           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 118 (0)             ; 85 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                ; alt_sld_fab_alt_sld_fab_sldfabric                 ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 118 (82)            ; 85 (57)                   ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                   ; sld_jtag_hub                                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 17 (17)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg           ; sld_rom_sr                                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 19 (19)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm         ; sld_shadow_jsm                                    ; altera_sld   ;
;    |soc_system:u0|                                                                                                                      ; 2789 (0)            ; 2604 (0)                  ; 655872            ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0                                                                                                                                                                                                                                                                                                                                      ; soc_system                                        ; soc_system   ;
;       |altera_reset_controller:rst_controller_001|                                                                                      ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                           ; altera_reset_controller                           ; soc_system   ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                ; altera_reset_synchronizer                         ; soc_system   ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 6 (5)               ; 16 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                               ; altera_reset_controller                           ; soc_system   ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 1 (1)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                ; altera_reset_synchronizer                         ; soc_system   ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                    ; altera_reset_synchronizer                         ; soc_system   ;
;       |soc_system_button_pio:button_pio|                                                                                                ; 12 (12)             ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_button_pio:button_pio                                                                                                                                                                                                                                                                                                     ; soc_system_button_pio                             ; soc_system   ;
;       |soc_system_fifo_0:fifo_0|                                                                                                        ; 224 (0)             ; 239 (0)                   ; 131072            ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_fifo_0:fifo_0                                                                                                                                                                                                                                                                                                             ; soc_system_fifo_0                                 ; soc_system   ;
;          |soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|                                                              ; 224 (90)            ; 239 (58)                  ; 131072            ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls                                                                                                                                                                                                                                             ; soc_system_fifo_0_dcfifo_with_controls            ; soc_system   ;
;             |altera_std_synchronizer:wrdreq_sync_i|                                                                                     ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|altera_std_synchronizer:wrdreq_sync_i                                                                                                                                                                                                       ; altera_std_synchronizer                           ; work         ;
;             |soc_system_fifo_0_dual_clock_fifo:the_dcfifo|                                                                              ; 134 (5)             ; 177 (0)                   ; 131072            ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|soc_system_fifo_0_dual_clock_fifo:the_dcfifo                                                                                                                                                                                                ; soc_system_fifo_0_dual_clock_fifo                 ; soc_system   ;
;                |dcfifo:dual_clock_fifo|                                                                                                 ; 129 (0)             ; 177 (0)                   ; 131072            ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|soc_system_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo                                                                                                                                                                         ; dcfifo                                            ; work         ;
;                   |dcfifo_0982:auto_generated|                                                                                          ; 129 (30)            ; 177 (39)                  ; 131072            ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|soc_system_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_0982:auto_generated                                                                                                                                              ; dcfifo_0982                                       ; work         ;
;                      |a_gray2bin_rab:rdptr_g_gray2bin|                                                                                  ; 12 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|soc_system_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_0982:auto_generated|a_gray2bin_rab:rdptr_g_gray2bin                                                                                                              ; a_gray2bin_rab                                    ; work         ;
;                      |a_gray2bin_rab:rs_dgwp_gray2bin|                                                                                  ; 12 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|soc_system_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_0982:auto_generated|a_gray2bin_rab:rs_dgwp_gray2bin                                                                                                              ; a_gray2bin_rab                                    ; work         ;
;                      |a_gray2bin_rab:wrptr_g_gray2bin|                                                                                  ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|soc_system_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_0982:auto_generated|a_gray2bin_rab:wrptr_g_gray2bin                                                                                                              ; a_gray2bin_rab                                    ; work         ;
;                      |a_gray2bin_rab:ws_dgrp_gray2bin|                                                                                  ; 12 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|soc_system_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_0982:auto_generated|a_gray2bin_rab:ws_dgrp_gray2bin                                                                                                              ; a_gray2bin_rab                                    ; work         ;
;                      |a_graycounter_mdc:wrptr_g1p|                                                                                      ; 19 (19)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|soc_system_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_0982:auto_generated|a_graycounter_mdc:wrptr_g1p                                                                                                                  ; a_graycounter_mdc                                 ; work         ;
;                      |a_graycounter_qv6:rdptr_g1p|                                                                                      ; 20 (20)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|soc_system_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_0982:auto_generated|a_graycounter_qv6:rdptr_g1p                                                                                                                  ; a_graycounter_qv6                                 ; work         ;
;                      |alt_synch_pipe_bpl:rs_dgwp|                                                                                       ; 0 (0)               ; 26 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|soc_system_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_0982:auto_generated|alt_synch_pipe_bpl:rs_dgwp                                                                                                                   ; alt_synch_pipe_bpl                                ; work         ;
;                         |dffpipe_se9:dffpipe13|                                                                                         ; 0 (0)               ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|soc_system_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_0982:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe13                                                                                             ; dffpipe_se9                                       ; work         ;
;                      |alt_synch_pipe_cpl:ws_dgrp|                                                                                       ; 0 (0)               ; 26 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|soc_system_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_0982:auto_generated|alt_synch_pipe_cpl:ws_dgrp                                                                                                                   ; alt_synch_pipe_cpl                                ; work         ;
;                         |dffpipe_te9:dffpipe16|                                                                                         ; 0 (0)               ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|soc_system_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_0982:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe16                                                                                             ; dffpipe_te9                                       ; work         ;
;                      |altsyncram_o8d1:fifo_ram|                                                                                         ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|soc_system_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_0982:auto_generated|altsyncram_o8d1:fifo_ram                                                                                                                     ; altsyncram_o8d1                                   ; work         ;
;                      |cmpr_c06:rdempty_eq_comp|                                                                                         ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|soc_system_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_0982:auto_generated|cmpr_c06:rdempty_eq_comp                                                                                                                     ; cmpr_c06                                          ; work         ;
;                      |cmpr_c06:rdfull_eq_comp|                                                                                          ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|soc_system_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_0982:auto_generated|cmpr_c06:rdfull_eq_comp                                                                                                                      ; cmpr_c06                                          ; work         ;
;                      |cmpr_c06:wrfull_eq_comp|                                                                                          ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|soc_system_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_0982:auto_generated|cmpr_c06:wrfull_eq_comp                                                                                                                      ; cmpr_c06                                          ; work         ;
;                      |dffpipe_3dc:rdaclr|                                                                                               ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|soc_system_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_0982:auto_generated|dffpipe_3dc:rdaclr                                                                                                                           ; dffpipe_3dc                                       ; work         ;
;                      |dffpipe_3dc:wraclr|                                                                                               ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|soc_system_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_0982:auto_generated|dffpipe_3dc:wraclr                                                                                                                           ; dffpipe_3dc                                       ; work         ;
;                      |dffpipe_re9:rs_brp|                                                                                               ; 0 (0)               ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|soc_system_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_0982:auto_generated|dffpipe_re9:rs_brp                                                                                                                           ; dffpipe_re9                                       ; work         ;
;                      |dffpipe_re9:rs_bwp|                                                                                               ; 0 (0)               ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|soc_system_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_0982:auto_generated|dffpipe_re9:rs_bwp                                                                                                                           ; dffpipe_re9                                       ; work         ;
;                      |dffpipe_re9:ws_brp|                                                                                               ; 0 (0)               ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|soc_system_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_0982:auto_generated|dffpipe_re9:ws_brp                                                                                                                           ; dffpipe_re9                                       ; work         ;
;                      |dffpipe_re9:ws_bwp|                                                                                               ; 0 (0)               ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|soc_system_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_0982:auto_generated|dffpipe_re9:ws_bwp                                                                                                                           ; dffpipe_re9                                       ; work         ;
;       |soc_system_hps_0:hps_0|                                                                                                          ; 1 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_0:hps_0                                                                                                                                                                                                                                                                                                               ; soc_system_hps_0                                  ; soc_system   ;
;          |soc_system_hps_0_fpga_interfaces:fpga_interfaces|                                                                             ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces                                                                                                                                                                                                                                                              ; soc_system_hps_0_fpga_interfaces                  ; soc_system   ;
;          |soc_system_hps_0_hps_io:hps_io|                                                                                               ; 1 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io                                                                                                                                                                                                                                                                                ; soc_system_hps_0_hps_io                           ; soc_system   ;
;             |soc_system_hps_0_hps_io_border:border|                                                                                     ; 1 (1)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border                    ; soc_system   ;
;                |hps_sdram:hps_sdram_inst|                                                                                               ; 0 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst                                                                                                                                                                                                                 ; hps_sdram                                         ; soc_system   ;
;                   |altera_mem_if_dll_cyclonev:dll|                                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll                                                                                                                                                                                  ; altera_mem_if_dll_cyclonev                        ; soc_system   ;
;                   |altera_mem_if_hard_memory_controller_top_cyclonev:c0|                                                                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0                                                                                                                                                            ; altera_mem_if_hard_memory_controller_top_cyclonev ; soc_system   ;
;                   |altera_mem_if_oct_cyclonev:oct|                                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct                                                                                                                                                                                  ; altera_mem_if_oct_cyclonev                        ; soc_system   ;
;                   |hps_sdram_p0:p0|                                                                                                     ; 0 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0                                                                                                                                                                                                 ; hps_sdram_p0                                      ; soc_system   ;
;                      |hps_sdram_p0_acv_hard_memphy:umemphy|                                                                             ; 0 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy                                                                                                                                                            ; hps_sdram_p0_acv_hard_memphy                      ; soc_system   ;
;                         |hps_sdram_p0_acv_hard_io_pads:uio_pads|                                                                        ; 0 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads                                                                                                                     ; hps_sdram_p0_acv_hard_io_pads                     ; soc_system   ;
;                            |hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads                                                                  ; hps_sdram_p0_acv_hard_addr_cmd_pads               ; soc_system   ;
;                               |altddio_out:clock_gen[0].umem_ck_pad|                                                                    ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad                             ; altddio_out                                       ; work         ;
;                                  |ddio_out_uqe:auto_generated|                                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated ; ddio_out_uqe                                      ; work         ;
;                               |hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc|                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc|                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc|                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc|                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc|                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc|                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc|                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc|                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|                                           ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator    ; hps_sdram_p0_clock_pair_generator                 ; soc_system   ;
;                               |hps_sdram_p0_generic_ddio:uaddress_pad|                                                                  ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad                           ; hps_sdram_p0_generic_ddio                         ; soc_system   ;
;                               |hps_sdram_p0_generic_ddio:ubank_pad|                                                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad                              ; hps_sdram_p0_generic_ddio                         ; soc_system   ;
;                               |hps_sdram_p0_generic_ddio:ucmd_pad|                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad                               ; hps_sdram_p0_generic_ddio                         ; soc_system   ;
;                               |hps_sdram_p0_generic_ddio:ureset_n_pad|                                                                  ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad                           ; hps_sdram_p0_generic_ddio                         ; soc_system   ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|                                                             ; 0 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; soc_system   ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                             ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; soc_system   ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|                                                             ; 0 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; soc_system   ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                             ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; soc_system   ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|                                                             ; 0 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; soc_system   ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                             ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; soc_system   ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|                                                             ; 0 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; soc_system   ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                             ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; soc_system   ;
;                         |hps_sdram_p0_acv_ldc:memphy_ldc|                                                                               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc                                                                                                                            ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                   |hps_sdram_pll:pll|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll                                                                                                                                                                                               ; hps_sdram_pll                                     ; soc_system   ;
;       |soc_system_master_secure:master_secure|                                                                                          ; 562 (0)             ; 469 (0)                   ; 512               ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_master_secure:master_secure                                                                                                                                                                                                                                                                                               ; soc_system_master_secure                          ; soc_system   ;
;          |altera_avalon_packets_to_master:transacto|                                                                                    ; 222 (0)             ; 152 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto                                                                                                                                                                                                                                                     ; altera_avalon_packets_to_master                   ; soc_system   ;
;             |packets_to_master:p2m|                                                                                                     ; 222 (222)           ; 152 (152)                 ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m                                                                                                                                                                                                                               ; packets_to_master                                 ; soc_system   ;
;          |altera_avalon_sc_fifo:fifo|                                                                                                   ; 26 (26)             ; 24 (24)                   ; 512               ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_sc_fifo:fifo                                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                             ; soc_system   ;
;             |altsyncram:mem_rtl_0|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                               ; altsyncram                                        ; work         ;
;                |altsyncram_g0n1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated                                                                                                                                                                                                                ; altsyncram_g0n1                                   ; work         ;
;          |altera_avalon_st_bytes_to_packets:b2p|                                                                                        ; 12 (12)             ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_bytes_to_packets:b2p                                                                                                                                                                                                                                                         ; altera_avalon_st_bytes_to_packets                 ; soc_system   ;
;          |altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|                                                             ; 279 (0)             ; 263 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master                                                                                                                                                                                                                              ; altera_avalon_st_jtag_interface                   ; soc_system   ;
;             |altera_jtag_dc_streaming:normal.jtag_dc_streaming|                                                                         ; 276 (0)             ; 263 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming                                                                                                                                                                            ; altera_jtag_dc_streaming                          ; soc_system   ;
;                |altera_avalon_st_clock_crosser:sink_crosser|                                                                            ; 9 (4)               ; 47 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser                                                                                                                                ; altera_avalon_st_clock_crosser                    ; soc_system   ;
;                   |altera_avalon_st_pipeline_base:output_stage|                                                                         ; 5 (5)               ; 18 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage                                                                                    ; altera_avalon_st_pipeline_base                    ; soc_system   ;
;                   |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                           ; altera_std_synchronizer_nocut                     ; soc_system   ;
;                   |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                           ; altera_std_synchronizer_nocut                     ; soc_system   ;
;                |altera_jtag_src_crosser:source_crosser|                                                                                 ; 1 (0)               ; 27 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser                                                                                                                                     ; altera_jtag_src_crosser                           ; soc_system   ;
;                   |altera_jtag_control_signal_crosser:crosser|                                                                          ; 1 (1)               ; 9 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser                                                                                          ; altera_jtag_control_signal_crosser                ; soc_system   ;
;                      |altera_std_synchronizer:synchronizer|                                                                             ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer                                                     ; altera_std_synchronizer                           ; work         ;
;                |altera_jtag_streaming:jtag_streaming|                                                                                   ; 266 (260)           ; 186 (167)                 ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming                                                                                                                                       ; altera_jtag_streaming                             ; soc_system   ;
;                   |altera_avalon_st_idle_inserter:idle_inserter|                                                                        ; 2 (2)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter                                                                                          ; altera_avalon_st_idle_inserter                    ; soc_system   ;
;                   |altera_avalon_st_idle_remover:idle_remover|                                                                          ; 4 (4)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover                                                                                            ; altera_avalon_st_idle_remover                     ; soc_system   ;
;                   |altera_std_synchronizer:clock_sense_reset_n_synchronizer|                                                            ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer                                                                              ; altera_std_synchronizer                           ; work         ;
;                   |altera_std_synchronizer:clock_sensor_synchronizer|                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer                                                                                     ; altera_std_synchronizer                           ; work         ;
;                   |altera_std_synchronizer:clock_to_sample_div2_synchronizer|                                                           ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer                                                                             ; altera_std_synchronizer                           ; work         ;
;                   |altera_std_synchronizer:reset_to_sample_synchronizer|                                                                ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer                                                                                  ; altera_std_synchronizer                           ; work         ;
;                |altera_std_synchronizer:synchronizer|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer                                                                                                                                       ; altera_std_synchronizer                           ; work         ;
;             |altera_jtag_sld_node:node|                                                                                                 ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node                                                                                                                                                                                                    ; altera_jtag_sld_node                              ; soc_system   ;
;                |sld_virtual_jtag_basic:sld_virtual_jtag_component|                                                                      ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component                                                                                                                                                  ; sld_virtual_jtag_basic                            ; work         ;
;          |altera_avalon_st_packets_to_bytes:p2b|                                                                                        ; 23 (23)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_packets_to_bytes:p2b                                                                                                                                                                                                                                                         ; altera_avalon_st_packets_to_bytes                 ; soc_system   ;
;          |altera_reset_controller:rst_controller|                                                                                       ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_master_secure:master_secure|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                        ; altera_reset_controller                           ; soc_system   ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_master_secure:master_secure|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                             ; altera_reset_synchronizer                         ; soc_system   ;
;       |soc_system_mm_interconnect_0:mm_interconnect_0|                                                                                  ; 820 (0)             ; 500 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                       ; soc_system_mm_interconnect_0                      ; soc_system   ;
;          |altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|                                                                   ; 69 (69)             ; 130 (130)                 ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                             ; soc_system   ;
;          |altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|                                                                     ; 40 (40)             ; 74 (74)                   ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                             ; soc_system   ;
;          |altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|                                                                       ; 107 (55)            ; 22 (6)                    ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent                                                                                                                                                                                                                                ; altera_merlin_axi_master_ni                       ; soc_system   ;
;             |altera_merlin_address_alignment:align_address_to_size|                                                                     ; 52 (52)             ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                          ; altera_merlin_address_alignment                   ; soc_system   ;
;          |altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|                                                                ; 136 (0)             ; 166 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter                                                                                                                                                                                                                         ; altera_merlin_burst_adapter                       ; soc_system   ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 136 (135)           ; 166 (166)                 ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                         ; altera_merlin_burst_adapter_13_1                  ; soc_system   ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                   ; altera_merlin_address_alignment                   ; soc_system   ;
;          |altera_merlin_slave_agent:onchip_memory2_0_s1_agent|                                                                          ; 47 (10)             ; 13 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent                                                                                                                                                                                                                                   ; altera_merlin_slave_agent                         ; soc_system   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 37 (37)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                     ; altera_merlin_burst_uncompressor                  ; soc_system   ;
;          |altera_merlin_slave_translator:onchip_memory2_0_s1_translator|                                                                ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                                                                                         ; altera_merlin_slave_translator                    ; soc_system   ;
;          |altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|                                                            ; 128 (128)           ; 25 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter                                                                                                                                                                                                                     ; altera_merlin_width_adapter                       ; soc_system   ;
;          |altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|                                                            ; 203 (203)           ; 64 (64)                   ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter                                                                                                                                                                                                                     ; altera_merlin_width_adapter                       ; soc_system   ;
;          |soc_system_mm_interconnect_0_cmd_mux:cmd_mux|                                                                                 ; 86 (82)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                          ; soc_system_mm_interconnect_0_cmd_mux              ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                             ; altera_merlin_arbitrator                          ; soc_system   ;
;          |soc_system_mm_interconnect_0_rsp_demux:rsp_demux|                                                                             ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                                      ; soc_system_mm_interconnect_0_rsp_demux            ; soc_system   ;
;       |soc_system_mm_interconnect_1:mm_interconnect_1|                                                                                  ; 860 (0)             ; 622 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1                                                                                                                                                                                                                                                                                       ; soc_system_mm_interconnect_1                      ; soc_system   ;
;          |altera_avalon_sc_fifo:button_pio_s1_agent_rdata_fifo|                                                                         ; 9 (9)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rdata_fifo                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                             ; soc_system   ;
;          |altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|                                                                           ; 25 (25)             ; 44 (44)                   ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                             ; soc_system   ;
;          |altera_avalon_sc_fifo:fifo_0_out_agent_rdata_fifo|                                                                            ; 36 (36)             ; 66 (66)                   ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_out_agent_rdata_fifo                                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                             ; soc_system   ;
;          |altera_avalon_sc_fifo:fifo_0_out_agent_rsp_fifo|                                                                              ; 22 (22)             ; 40 (40)                   ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_out_agent_rsp_fifo                                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                             ; soc_system   ;
;          |altera_avalon_sc_fifo:fifo_0_out_csr_agent_rdata_fifo|                                                                        ; 19 (19)             ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_out_csr_agent_rdata_fifo                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                             ; soc_system   ;
;          |altera_avalon_sc_fifo:fifo_0_out_csr_agent_rsp_fifo|                                                                          ; 26 (26)             ; 44 (44)                   ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_out_csr_agent_rsp_fifo                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                             ; soc_system   ;
;          |altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|                                                              ; 7 (7)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                             ; soc_system   ;
;          |altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|                                                                ; 24 (24)             ; 40 (40)                   ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                             ; soc_system   ;
;          |altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|                                                                    ; 108 (59)            ; 23 (6)                    ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent                                                                                                                                                                                                                             ; altera_merlin_axi_master_ni                       ; soc_system   ;
;             |altera_merlin_address_alignment:align_address_to_size|                                                                     ; 49 (49)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                       ; altera_merlin_address_alignment                   ; soc_system   ;
;          |altera_merlin_burst_adapter:button_pio_s1_burst_adapter|                                                                      ; 65 (0)              ; 61 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:button_pio_s1_burst_adapter                                                                                                                                                                                                                               ; altera_merlin_burst_adapter                       ; soc_system   ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 65 (64)             ; 61 (61)                   ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                               ; altera_merlin_burst_adapter_13_1                  ; soc_system   ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                         ; altera_merlin_address_alignment                   ; soc_system   ;
;          |altera_merlin_burst_adapter:fifo_0_out_burst_adapter|                                                                         ; 32 (0)              ; 32 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_burst_adapter                                                                                                                                                                                                                                  ; altera_merlin_burst_adapter                       ; soc_system   ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 32 (32)             ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                  ; altera_merlin_burst_adapter_13_1                  ; soc_system   ;
;          |altera_merlin_burst_adapter:fifo_0_out_csr_burst_adapter|                                                                     ; 71 (0)              ; 93 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_csr_burst_adapter                                                                                                                                                                                                                              ; altera_merlin_burst_adapter                       ; soc_system   ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 71 (70)             ; 93 (93)                   ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                              ; altera_merlin_burst_adapter_13_1                  ; soc_system   ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                        ; altera_merlin_address_alignment                   ; soc_system   ;
;          |altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|                                                           ; 47 (0)              ; 47 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter                                                                                                                                                                                                                    ; altera_merlin_burst_adapter                       ; soc_system   ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 47 (46)             ; 47 (47)                   ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                    ; altera_merlin_burst_adapter_13_1                  ; soc_system   ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                              ; altera_merlin_address_alignment                   ; soc_system   ;
;          |altera_merlin_slave_agent:button_pio_s1_agent|                                                                                ; 27 (10)             ; 7 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:button_pio_s1_agent                                                                                                                                                                                                                                         ; altera_merlin_slave_agent                         ; soc_system   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 17 (17)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:button_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                           ; altera_merlin_burst_uncompressor                  ; soc_system   ;
;          |altera_merlin_slave_agent:fifo_0_out_agent|                                                                                   ; 22 (4)              ; 7 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:fifo_0_out_agent                                                                                                                                                                                                                                            ; altera_merlin_slave_agent                         ; soc_system   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 18 (18)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:fifo_0_out_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                              ; altera_merlin_burst_uncompressor                  ; soc_system   ;
;          |altera_merlin_slave_agent:fifo_0_out_csr_agent|                                                                               ; 26 (9)              ; 7 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:fifo_0_out_csr_agent                                                                                                                                                                                                                                        ; altera_merlin_slave_agent                         ; soc_system   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 17 (17)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:fifo_0_out_csr_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                          ; altera_merlin_burst_uncompressor                  ; soc_system   ;
;          |altera_merlin_slave_agent:sysid_qsys_control_slave_agent|                                                                     ; 20 (3)              ; 7 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_qsys_control_slave_agent                                                                                                                                                                                                                              ; altera_merlin_slave_agent                         ; soc_system   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 17 (17)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                ; altera_merlin_burst_uncompressor                  ; soc_system   ;
;          |altera_merlin_slave_translator:button_pio_s1_translator|                                                                      ; 5 (5)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator                                                                                                                                                                                                                               ; altera_merlin_slave_translator                    ; soc_system   ;
;          |altera_merlin_slave_translator:fifo_0_out_csr_translator|                                                                     ; 3 (3)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_0_out_csr_translator                                                                                                                                                                                                                              ; altera_merlin_slave_translator                    ; soc_system   ;
;          |altera_merlin_slave_translator:fifo_0_out_translator|                                                                         ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_0_out_translator                                                                                                                                                                                                                                  ; altera_merlin_slave_translator                    ; soc_system   ;
;          |altera_merlin_slave_translator:sysid_qsys_control_slave_translator|                                                           ; 3 (3)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_qsys_control_slave_translator                                                                                                                                                                                                                    ; altera_merlin_slave_translator                    ; soc_system   ;
;          |altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|                                                             ; 9 (9)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter                                                                                                                                                                                                                      ; altera_merlin_traffic_limiter                     ; soc_system   ;
;          |altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|                                                             ; 10 (10)             ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter                                                                                                                                                                                                                      ; altera_merlin_traffic_limiter                     ; soc_system   ;
;          |soc_system_mm_interconnect_1_cmd_demux:cmd_demux_001|                                                                         ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_demux:cmd_demux_001                                                                                                                                                                                                                                  ; soc_system_mm_interconnect_1_cmd_demux            ; soc_system   ;
;          |soc_system_mm_interconnect_1_cmd_demux:cmd_demux|                                                                             ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_demux:cmd_demux                                                                                                                                                                                                                                      ; soc_system_mm_interconnect_1_cmd_demux            ; soc_system   ;
;          |soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|                                                                             ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001                                                                                                                                                                                                                                      ; soc_system_mm_interconnect_1_cmd_mux              ; soc_system   ;
;          |soc_system_mm_interconnect_1_cmd_mux:cmd_mux_002|                                                                             ; 67 (63)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_002                                                                                                                                                                                                                                      ; soc_system_mm_interconnect_1_cmd_mux              ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                         ; altera_merlin_arbitrator                          ; soc_system   ;
;          |soc_system_mm_interconnect_1_cmd_mux:cmd_mux_003|                                                                             ; 35 (31)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_003                                                                                                                                                                                                                                      ; soc_system_mm_interconnect_1_cmd_mux              ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                         ; altera_merlin_arbitrator                          ; soc_system   ;
;          |soc_system_mm_interconnect_1_cmd_mux:cmd_mux|                                                                                 ; 8 (8)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux                                                                                                                                                                                                                                          ; soc_system_mm_interconnect_1_cmd_mux              ; soc_system   ;
;          |soc_system_mm_interconnect_1_router:router_001|                                                                               ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router:router_001                                                                                                                                                                                                                                        ; soc_system_mm_interconnect_1_router               ; soc_system   ;
;          |soc_system_mm_interconnect_1_router:router|                                                                                   ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router:router                                                                                                                                                                                                                                            ; soc_system_mm_interconnect_1_router               ; soc_system   ;
;          |soc_system_mm_interconnect_1_rsp_demux:rsp_demux_002|                                                                         ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux:rsp_demux_002                                                                                                                                                                                                                                  ; soc_system_mm_interconnect_1_rsp_demux            ; soc_system   ;
;          |soc_system_mm_interconnect_1_rsp_demux:rsp_demux_003|                                                                         ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux:rsp_demux_003                                                                                                                                                                                                                                  ; soc_system_mm_interconnect_1_rsp_demux            ; soc_system   ;
;          |soc_system_mm_interconnect_1_rsp_mux:rsp_mux_001|                                                                             ; 86 (86)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux_001                                                                                                                                                                                                                                      ; soc_system_mm_interconnect_1_rsp_mux              ; soc_system   ;
;          |soc_system_mm_interconnect_1_rsp_mux:rsp_mux|                                                                                 ; 13 (13)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux                                                                                                                                                                                                                                          ; soc_system_mm_interconnect_1_rsp_mux              ; soc_system   ;
;       |soc_system_mm_interconnect_2:mm_interconnect_2|                                                                                  ; 304 (0)             ; 699 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2                                                                                                                                                                                                                                                                                       ; soc_system_mm_interconnect_2                      ; soc_system   ;
;          |altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|                                                                         ; 139 (8)             ; 690 (2)                   ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent                                                                                                                                                                                                                                  ; altera_merlin_axi_slave_ni                        ; soc_system   ;
;             |altera_avalon_sc_fifo:read_rsp_fifo|                                                                                       ; 34 (34)             ; 88 (88)                   ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo                                                                                                                                                                                              ; altera_avalon_sc_fifo                             ; soc_system   ;
;             |altera_avalon_sc_fifo:write_rsp_fifo|                                                                                      ; 97 (97)             ; 600 (600)                 ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo                                                                                                                                                                                             ; altera_avalon_sc_fifo                             ; soc_system   ;
;          |altera_merlin_master_agent:master_secure_master_agent|                                                                        ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_agent:master_secure_master_agent                                                                                                                                                                                                                                 ; altera_merlin_master_agent                        ; soc_system   ;
;          |altera_merlin_traffic_limiter:master_secure_master_limiter|                                                                   ; 14 (14)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:master_secure_master_limiter                                                                                                                                                                                                                            ; altera_merlin_traffic_limiter                     ; soc_system   ;
;          |altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|                                                         ; 72 (72)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter                                                                                                                                                                                                                  ; altera_merlin_width_adapter                       ; soc_system   ;
;          |soc_system_mm_interconnect_2_cmd_demux:cmd_demux|                                                                             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_cmd_demux:cmd_demux                                                                                                                                                                                                                                      ; soc_system_mm_interconnect_2_cmd_demux            ; soc_system   ;
;          |soc_system_mm_interconnect_2_rsp_mux:rsp_mux|                                                                                 ; 72 (72)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux                                                                                                                                                                                                                                          ; soc_system_mm_interconnect_2_rsp_mux              ; soc_system   ;
;       |soc_system_onchip_memory2_0:onchip_memory2_0|                                                                                    ; 0 (0)               ; 0 (0)                     ; 524288            ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                                                                         ; soc_system_onchip_memory2_0                       ; soc_system   ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 0 (0)               ; 0 (0)                     ; 524288            ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                               ; altsyncram                                        ; work         ;
;             |altsyncram_5nn1:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 524288            ; 0          ; 0    ; 0            ; |ghrd_top|soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5nn1:auto_generated                                                                                                                                                                                                                                ; altsyncram_5nn1                                   ; work         ;
;    |usf_top:USF_TOP|                                                                                                                    ; 8834 (242)          ; 5683 (642)                ; 12288             ; 2          ; 0    ; 0            ; |ghrd_top|usf_top:USF_TOP                                                                                                                                                                                                                                                                                                                                    ; usf_top                                           ; work         ;
;       |INPUT_FIFO:FIFO1|                                                                                                                ; 40 (0)              ; 32 (0)                    ; 12288             ; 0          ; 0    ; 0            ; |ghrd_top|usf_top:USF_TOP|INPUT_FIFO:FIFO1                                                                                                                                                                                                                                                                                                                   ; INPUT_FIFO                                        ; work         ;
;          |scfifo:scfifo_component|                                                                                                      ; 40 (0)              ; 32 (0)                    ; 12288             ; 0          ; 0    ; 0            ; |ghrd_top|usf_top:USF_TOP|INPUT_FIFO:FIFO1|scfifo:scfifo_component                                                                                                                                                                                                                                                                                           ; scfifo                                            ; work         ;
;             |scfifo_io81:auto_generated|                                                                                                ; 40 (0)              ; 32 (0)                    ; 12288             ; 0          ; 0    ; 0            ; |ghrd_top|usf_top:USF_TOP|INPUT_FIFO:FIFO1|scfifo:scfifo_component|scfifo_io81:auto_generated                                                                                                                                                                                                                                                                ; scfifo_io81                                       ; work         ;
;                |a_dpfifo_pu81:dpfifo|                                                                                                   ; 40 (2)              ; 32 (0)                    ; 12288             ; 0          ; 0    ; 0            ; |ghrd_top|usf_top:USF_TOP|INPUT_FIFO:FIFO1|scfifo:scfifo_component|scfifo_io81:auto_generated|a_dpfifo_pu81:dpfifo                                                                                                                                                                                                                                           ; a_dpfifo_pu81                                     ; work         ;
;                   |a_fefifo_kae:fifo_state|                                                                                             ; 18 (8)              ; 12 (2)                    ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|usf_top:USF_TOP|INPUT_FIFO:FIFO1|scfifo:scfifo_component|scfifo_io81:auto_generated|a_dpfifo_pu81:dpfifo|a_fefifo_kae:fifo_state                                                                                                                                                                                                                   ; a_fefifo_kae                                      ; work         ;
;                      |cntr_ai7:count_usedw|                                                                                             ; 10 (10)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|usf_top:USF_TOP|INPUT_FIFO:FIFO1|scfifo:scfifo_component|scfifo_io81:auto_generated|a_dpfifo_pu81:dpfifo|a_fefifo_kae:fifo_state|cntr_ai7:count_usedw                                                                                                                                                                                              ; cntr_ai7                                          ; work         ;
;                   |altsyncram_83t1:FIFOram|                                                                                             ; 0 (0)               ; 0 (0)                     ; 12288             ; 0          ; 0    ; 0            ; |ghrd_top|usf_top:USF_TOP|INPUT_FIFO:FIFO1|scfifo:scfifo_component|scfifo_io81:auto_generated|a_dpfifo_pu81:dpfifo|altsyncram_83t1:FIFOram                                                                                                                                                                                                                   ; altsyncram_83t1                                   ; work         ;
;                   |cntr_uhb:rd_ptr_count|                                                                                               ; 10 (10)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|usf_top:USF_TOP|INPUT_FIFO:FIFO1|scfifo:scfifo_component|scfifo_io81:auto_generated|a_dpfifo_pu81:dpfifo|cntr_uhb:rd_ptr_count                                                                                                                                                                                                                     ; cntr_uhb                                          ; work         ;
;                   |cntr_uhb:wr_ptr|                                                                                                     ; 10 (10)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|usf_top:USF_TOP|INPUT_FIFO:FIFO1|scfifo:scfifo_component|scfifo_io81:auto_generated|a_dpfifo_pu81:dpfifo|cntr_uhb:wr_ptr                                                                                                                                                                                                                           ; cntr_uhb                                          ; work         ;
;       |ltc2308:ADC|                                                                                                                     ; 36 (36)             ; 37 (37)                   ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|usf_top:USF_TOP|ltc2308:ADC                                                                                                                                                                                                                                                                                                                        ; ltc2308                                           ; work         ;
;       |rom_ideal:ROM|                                                                                                                   ; 604 (604)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|usf_top:USF_TOP|rom_ideal:ROM                                                                                                                                                                                                                                                                                                                      ; rom_ideal                                         ; work         ;
;       |usf_recovery_multi:USF|                                                                                                          ; 7912 (732)          ; 4972 (20)                 ; 0                 ; 2          ; 0    ; 0            ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF                                                                                                                                                                                                                                                                                                             ; usf_recovery_multi                                ; work         ;
;          |antidiff_operator_multi:ANTIDIFF|                                                                                             ; 402 (402)           ; 329 (329)                 ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|antidiff_operator_multi:ANTIDIFF                                                                                                                                                                                                                                                                            ; antidiff_operator_multi                           ; work         ;
;          |diff_operator_multi:DIFF|                                                                                                     ; 923 (923)           ; 961 (961)                 ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|diff_operator_multi:DIFF                                                                                                                                                                                                                                                                                    ; diff_operator_multi                               ; work         ;
;          |fold_remover3:FOLD_REMOVER|                                                                                                   ; 1575 (660)          ; 593 (276)                 ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|fold_remover3:FOLD_REMOVER                                                                                                                                                                                                                                                                                  ; fold_remover3                                     ; work         ;
;             |diff_operator_multi:DIFF|                                                                                                  ; 915 (915)           ; 317 (317)                 ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|fold_remover3:FOLD_REMOVER|diff_operator_multi:DIFF                                                                                                                                                                                                                                                         ; diff_operator_multi                               ; work         ;
;          |loop_block_multi:LOOP_BLOCK|                                                                                                  ; 4280 (233)          ; 3069 (251)                ; 0                 ; 2          ; 0    ; 0            ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK                                                                                                                                                                                                                                                                                 ; loop_block_multi                                  ; work         ;
;             |antidiff_operator_multi:ANTIDIFF[0]|                                                                                       ; 389 (389)           ; 329 (329)                 ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|antidiff_operator_multi:ANTIDIFF[0]                                                                                                                                                                                                                                             ; antidiff_operator_multi                           ; work         ;
;             |antidiff_operator_multi:ANTIDIFF[1]|                                                                                       ; 389 (389)           ; 329 (329)                 ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|antidiff_operator_multi:ANTIDIFF[1]                                                                                                                                                                                                                                             ; antidiff_operator_multi                           ; work         ;
;             |kn_function:KN_CALC[1]|                                                                                                    ; 1634 (48)           ; 1080 (155)                ; 0                 ; 1          ; 0    ; 0            ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]                                                                                                                                                                                                                                                          ; kn_function                                       ; work         ;
;                |FIXED_TO_FP:CONV1|                                                                                                      ; 72 (0)              ; 20 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FIXED_TO_FP:CONV1                                                                                                                                                                                                                                        ; FIXED_TO_FP                                       ; FIXED_TO_FP  ;
;                   |FIXED_TO_FP_0002:fixed_to_fp_inst|                                                                                   ; 72 (72)             ; 20 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FIXED_TO_FP:CONV1|FIXED_TO_FP_0002:fixed_to_fp_inst                                                                                                                                                                                                      ; FIXED_TO_FP_0002                                  ; fixed_to_fp  ;
;                      |dspba_delay:redist0_vCount_uid48_lzcShifterZ1_uid10_fxpToFPTest_q_1|                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FIXED_TO_FP:CONV1|FIXED_TO_FP_0002:fixed_to_fp_inst|dspba_delay:redist0_vCount_uid48_lzcShifterZ1_uid10_fxpToFPTest_q_1                                                                                                                                  ; dspba_delay                                       ; fixed_to_fp  ;
;                      |dspba_delay:redist1_vCount_uid41_lzcShifterZ1_uid10_fxpToFPTest_q_1|                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FIXED_TO_FP:CONV1|FIXED_TO_FP_0002:fixed_to_fp_inst|dspba_delay:redist1_vCount_uid41_lzcShifterZ1_uid10_fxpToFPTest_q_1                                                                                                                                  ; dspba_delay                                       ; fixed_to_fp  ;
;                      |dspba_delay:redist2_vCount_uid36_lzcShifterZ1_uid10_fxpToFPTest_q_1|                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FIXED_TO_FP:CONV1|FIXED_TO_FP_0002:fixed_to_fp_inst|dspba_delay:redist2_vCount_uid36_lzcShifterZ1_uid10_fxpToFPTest_q_1                                                                                                                                  ; dspba_delay                                       ; fixed_to_fp  ;
;                      |dspba_delay:redist3_signX_uid6_fxpToFPTest_b_1|                                                                   ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FIXED_TO_FP:CONV1|FIXED_TO_FP_0002:fixed_to_fp_inst|dspba_delay:redist3_signX_uid6_fxpToFPTest_b_1                                                                                                                                                       ; dspba_delay                                       ; fixed_to_fp  ;
;                |FP_ADD:ADD|                                                                                                             ; 511 (0)             ; 114 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_ADD:ADD                                                                                                                                                                                                                                               ; FP_ADD                                            ; FP_ADD       ;
;                   |FP_ADD_0002:fp_add_inst|                                                                                             ; 511 (509)           ; 114 (9)                   ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst                                                                                                                                                                                                                       ; FP_ADD_0002                                       ; fp_add       ;
;                      |dspba_delay:cmpEQ_stickyBits_cZwF_uid71_fpAddTest_delay|                                                          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:cmpEQ_stickyBits_cZwF_uid71_fpAddTest_delay                                                                                                                                                               ; dspba_delay                                       ; fp_add       ;
;                      |dspba_delay:effSub_uid52_fpAddTest_delay|                                                                         ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:effSub_uid52_fpAddTest_delay                                                                                                                                                                              ; dspba_delay                                       ; fp_add       ;
;                      |dspba_delay:excZ_aSig_uid16_uid23_fpAddTest_delay|                                                                ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:excZ_aSig_uid16_uid23_fpAddTest_delay                                                                                                                                                                     ; dspba_delay                                       ; fp_add       ;
;                      |dspba_delay:expXIsMax_uid24_fpAddTest_delay|                                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:expXIsMax_uid24_fpAddTest_delay                                                                                                                                                                           ; dspba_delay                                       ; fp_add       ;
;                      |dspba_delay:expXIsMax_uid38_fpAddTest_delay|                                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:expXIsMax_uid38_fpAddTest_delay                                                                                                                                                                           ; dspba_delay                                       ; fp_add       ;
;                      |dspba_delay:fracXIsZero_uid25_fpAddTest_delay|                                                                    ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:fracXIsZero_uid25_fpAddTest_delay                                                                                                                                                                         ; dspba_delay                                       ; fp_add       ;
;                      |dspba_delay:fracXIsZero_uid39_fpAddTest_delay|                                                                    ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:fracXIsZero_uid39_fpAddTest_delay                                                                                                                                                                         ; dspba_delay                                       ; fp_add       ;
;                      |dspba_delay:redist0_stickyBits_uid69_fpAddTest_merged_bit_select_c_1|                                             ; 0 (0)               ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:redist0_stickyBits_uid69_fpAddTest_merged_bit_select_c_1                                                                                                                                                  ; dspba_delay                                       ; fp_add       ;
;                      |dspba_delay:redist10_excZ_bSig_uid17_uid37_fpAddTest_q_2|                                                         ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:redist10_excZ_bSig_uid17_uid37_fpAddTest_q_2                                                                                                                                                              ; dspba_delay                                       ; fp_add       ;
;                      |dspba_delay:redist11_frac_aSig_uid22_fpAddTest_b_1|                                                               ; 0 (0)               ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:redist11_frac_aSig_uid22_fpAddTest_b_1                                                                                                                                                                    ; dspba_delay                                       ; fp_add       ;
;                      |dspba_delay:redist12_exp_aSig_uid21_fpAddTest_b_1|                                                                ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:redist12_exp_aSig_uid21_fpAddTest_b_1                                                                                                                                                                     ; dspba_delay                                       ; fp_add       ;
;                      |dspba_delay:redist1_r_uid179_lzCountVal_uid85_fpAddTest_q_1|                                                      ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:redist1_r_uid179_lzCountVal_uid85_fpAddTest_q_1                                                                                                                                                           ; dspba_delay                                       ; fp_add       ;
;                      |dspba_delay:redist3_fracGRS_uid84_fpAddTest_q_1|                                                                  ; 1 (1)               ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:redist3_fracGRS_uid84_fpAddTest_q_1                                                                                                                                                                       ; dspba_delay                                       ; fp_add       ;
;                      |dspba_delay:redist4_effSub_uid52_fpAddTest_q_2|                                                                   ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:redist4_effSub_uid52_fpAddTest_q_2                                                                                                                                                                        ; dspba_delay                                       ; fp_add       ;
;                      |dspba_delay:redist5_sigB_uid51_fpAddTest_b_2|                                                                     ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:redist5_sigB_uid51_fpAddTest_b_2                                                                                                                                                                          ; dspba_delay                                       ; fp_add       ;
;                      |dspba_delay:redist6_sigA_uid50_fpAddTest_b_2|                                                                     ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:redist6_sigA_uid50_fpAddTest_b_2                                                                                                                                                                          ; dspba_delay                                       ; fp_add       ;
;                      |dspba_delay:redist8_fracXIsZero_uid39_fpAddTest_q_2|                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:redist8_fracXIsZero_uid39_fpAddTest_q_2                                                                                                                                                                   ; dspba_delay                                       ; fp_add       ;
;                      |dspba_delay:redist9_expXIsMax_uid38_fpAddTest_q_2|                                                                ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:redist9_expXIsMax_uid38_fpAddTest_q_2                                                                                                                                                                     ; dspba_delay                                       ; fp_add       ;
;                |FP_GREATER:GREATER|                                                                                                     ; 53 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_GREATER:GREATER                                                                                                                                                                                                                                       ; FP_GREATER                                        ; FP_GREATER   ;
;                   |FP_GREATER_0002:fp_greater_inst|                                                                                     ; 53 (53)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_GREATER:GREATER|FP_GREATER_0002:fp_greater_inst                                                                                                                                                                                                       ; FP_GREATER_0002                                   ; fp_greater   ;
;                |FP_MULT:MULT|                                                                                                           ; 111 (0)             ; 122 (0)                   ; 0                 ; 1          ; 0    ; 0            ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_MULT:MULT                                                                                                                                                                                                                                             ; FP_MULT                                           ; FP_MULT      ;
;                   |FP_MULT_0002:fp_mult_inst|                                                                                           ; 111 (111)           ; 122 (105)                 ; 0                 ; 1          ; 0    ; 0            ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst                                                                                                                                                                                                                   ; FP_MULT_0002                                      ; fp_mult      ;
;                      |dspba_delay:excZ_x_uid15_fpMulTest_delay|                                                                         ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|dspba_delay:excZ_x_uid15_fpMulTest_delay                                                                                                                                                                          ; dspba_delay                                       ; fp_mult      ;
;                      |dspba_delay:expXIsMax_uid16_fpMulTest_delay|                                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|dspba_delay:expXIsMax_uid16_fpMulTest_delay                                                                                                                                                                       ; dspba_delay                                       ; fp_mult      ;
;                      |dspba_delay:fracXIsZero_uid17_fpMulTest_delay|                                                                    ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|dspba_delay:fracXIsZero_uid17_fpMulTest_delay                                                                                                                                                                     ; dspba_delay                                       ; fp_mult      ;
;                      |dspba_delay:redist0_signR_uid48_fpMulTest_q_2|                                                                    ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|dspba_delay:redist0_signR_uid48_fpMulTest_q_2                                                                                                                                                                     ; dspba_delay                                       ; fp_mult      ;
;                      |dspba_delay:redist1_expSum_uid44_fpMulTest_q_2|                                                                   ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|dspba_delay:redist1_expSum_uid44_fpMulTest_q_2                                                                                                                                                                    ; dspba_delay                                       ; fp_mult      ;
;                      |dspba_delay:redist5_fracXIsZero_uid17_fpMulTest_q_2|                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|dspba_delay:redist5_fracXIsZero_uid17_fpMulTest_q_2                                                                                                                                                               ; dspba_delay                                       ; fp_mult      ;
;                      |dspba_delay:redist6_expXIsMax_uid16_fpMulTest_q_2|                                                                ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|dspba_delay:redist6_expXIsMax_uid16_fpMulTest_q_2                                                                                                                                                                 ; dspba_delay                                       ; fp_mult      ;
;                      |dspba_delay:redist7_excZ_x_uid15_fpMulTest_q_2|                                                                   ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|dspba_delay:redist7_excZ_x_uid15_fpMulTest_q_2                                                                                                                                                                    ; dspba_delay                                       ; fp_mult      ;
;                      |dspba_delay:signR_uid48_fpMulTest_delay|                                                                          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|dspba_delay:signR_uid48_fpMulTest_delay                                                                                                                                                                           ; dspba_delay                                       ; fp_mult      ;
;                |FP_TO_FIXED:CONV2|                                                                                                      ; 123 (0)             ; 20 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_TO_FIXED:CONV2                                                                                                                                                                                                                                        ; FP_TO_FIXED                                       ; FP_TO_FIXED  ;
;                   |FP_TO_FIXED_0002:fp_to_fixed_inst|                                                                                   ; 123 (123)           ; 20 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_TO_FIXED:CONV2|FP_TO_FIXED_0002:fp_to_fixed_inst                                                                                                                                                                                                      ; FP_TO_FIXED_0002                                  ; fp_to_fixed  ;
;                      |dspba_delay:expXIsMax_uid12_fpToFxPTest_delay|                                                                    ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_TO_FIXED:CONV2|FP_TO_FIXED_0002:fp_to_fixed_inst|dspba_delay:expXIsMax_uid12_fpToFxPTest_delay                                                                                                                                                        ; dspba_delay                                       ; fp_to_fixed  ;
;                      |dspba_delay:redist0_signX_uid25_fpToFxPTest_b_1|                                                                  ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_TO_FIXED:CONV2|FP_TO_FIXED_0002:fp_to_fixed_inst|dspba_delay:redist0_signX_uid25_fpToFxPTest_b_1                                                                                                                                                      ; dspba_delay                                       ; fp_to_fixed  ;
;                |antidiff_operator_multi:ANTIDIFF|                                                                                       ; 716 (716)           ; 649 (649)                 ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|antidiff_operator_multi:ANTIDIFF                                                                                                                                                                                                                         ; antidiff_operator_multi                           ; work         ;
;             |kn_function:KN_CALC[2]|                                                                                                    ; 1635 (50)           ; 1080 (155)                ; 0                 ; 1          ; 0    ; 0            ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]                                                                                                                                                                                                                                                          ; kn_function                                       ; work         ;
;                |FIXED_TO_FP:CONV1|                                                                                                      ; 72 (0)              ; 20 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FIXED_TO_FP:CONV1                                                                                                                                                                                                                                        ; FIXED_TO_FP                                       ; FIXED_TO_FP  ;
;                   |FIXED_TO_FP_0002:fixed_to_fp_inst|                                                                                   ; 72 (72)             ; 20 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FIXED_TO_FP:CONV1|FIXED_TO_FP_0002:fixed_to_fp_inst                                                                                                                                                                                                      ; FIXED_TO_FP_0002                                  ; fixed_to_fp  ;
;                      |dspba_delay:redist0_vCount_uid48_lzcShifterZ1_uid10_fxpToFPTest_q_1|                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FIXED_TO_FP:CONV1|FIXED_TO_FP_0002:fixed_to_fp_inst|dspba_delay:redist0_vCount_uid48_lzcShifterZ1_uid10_fxpToFPTest_q_1                                                                                                                                  ; dspba_delay                                       ; fixed_to_fp  ;
;                      |dspba_delay:redist1_vCount_uid41_lzcShifterZ1_uid10_fxpToFPTest_q_1|                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FIXED_TO_FP:CONV1|FIXED_TO_FP_0002:fixed_to_fp_inst|dspba_delay:redist1_vCount_uid41_lzcShifterZ1_uid10_fxpToFPTest_q_1                                                                                                                                  ; dspba_delay                                       ; fixed_to_fp  ;
;                      |dspba_delay:redist2_vCount_uid36_lzcShifterZ1_uid10_fxpToFPTest_q_1|                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FIXED_TO_FP:CONV1|FIXED_TO_FP_0002:fixed_to_fp_inst|dspba_delay:redist2_vCount_uid36_lzcShifterZ1_uid10_fxpToFPTest_q_1                                                                                                                                  ; dspba_delay                                       ; fixed_to_fp  ;
;                      |dspba_delay:redist3_signX_uid6_fxpToFPTest_b_1|                                                                   ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FIXED_TO_FP:CONV1|FIXED_TO_FP_0002:fixed_to_fp_inst|dspba_delay:redist3_signX_uid6_fxpToFPTest_b_1                                                                                                                                                       ; dspba_delay                                       ; fixed_to_fp  ;
;                |FP_ADD:ADD|                                                                                                             ; 512 (0)             ; 114 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_ADD:ADD                                                                                                                                                                                                                                               ; FP_ADD                                            ; FP_ADD       ;
;                   |FP_ADD_0002:fp_add_inst|                                                                                             ; 512 (510)           ; 114 (9)                   ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst                                                                                                                                                                                                                       ; FP_ADD_0002                                       ; fp_add       ;
;                      |dspba_delay:cmpEQ_stickyBits_cZwF_uid71_fpAddTest_delay|                                                          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:cmpEQ_stickyBits_cZwF_uid71_fpAddTest_delay                                                                                                                                                               ; dspba_delay                                       ; fp_add       ;
;                      |dspba_delay:effSub_uid52_fpAddTest_delay|                                                                         ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:effSub_uid52_fpAddTest_delay                                                                                                                                                                              ; dspba_delay                                       ; fp_add       ;
;                      |dspba_delay:excZ_aSig_uid16_uid23_fpAddTest_delay|                                                                ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:excZ_aSig_uid16_uid23_fpAddTest_delay                                                                                                                                                                     ; dspba_delay                                       ; fp_add       ;
;                      |dspba_delay:expXIsMax_uid24_fpAddTest_delay|                                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:expXIsMax_uid24_fpAddTest_delay                                                                                                                                                                           ; dspba_delay                                       ; fp_add       ;
;                      |dspba_delay:expXIsMax_uid38_fpAddTest_delay|                                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:expXIsMax_uid38_fpAddTest_delay                                                                                                                                                                           ; dspba_delay                                       ; fp_add       ;
;                      |dspba_delay:fracXIsZero_uid25_fpAddTest_delay|                                                                    ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:fracXIsZero_uid25_fpAddTest_delay                                                                                                                                                                         ; dspba_delay                                       ; fp_add       ;
;                      |dspba_delay:fracXIsZero_uid39_fpAddTest_delay|                                                                    ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:fracXIsZero_uid39_fpAddTest_delay                                                                                                                                                                         ; dspba_delay                                       ; fp_add       ;
;                      |dspba_delay:redist0_stickyBits_uid69_fpAddTest_merged_bit_select_c_1|                                             ; 0 (0)               ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:redist0_stickyBits_uid69_fpAddTest_merged_bit_select_c_1                                                                                                                                                  ; dspba_delay                                       ; fp_add       ;
;                      |dspba_delay:redist10_excZ_bSig_uid17_uid37_fpAddTest_q_2|                                                         ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:redist10_excZ_bSig_uid17_uid37_fpAddTest_q_2                                                                                                                                                              ; dspba_delay                                       ; fp_add       ;
;                      |dspba_delay:redist11_frac_aSig_uid22_fpAddTest_b_1|                                                               ; 0 (0)               ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:redist11_frac_aSig_uid22_fpAddTest_b_1                                                                                                                                                                    ; dspba_delay                                       ; fp_add       ;
;                      |dspba_delay:redist12_exp_aSig_uid21_fpAddTest_b_1|                                                                ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:redist12_exp_aSig_uid21_fpAddTest_b_1                                                                                                                                                                     ; dspba_delay                                       ; fp_add       ;
;                      |dspba_delay:redist1_r_uid179_lzCountVal_uid85_fpAddTest_q_1|                                                      ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:redist1_r_uid179_lzCountVal_uid85_fpAddTest_q_1                                                                                                                                                           ; dspba_delay                                       ; fp_add       ;
;                      |dspba_delay:redist3_fracGRS_uid84_fpAddTest_q_1|                                                                  ; 1 (1)               ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:redist3_fracGRS_uid84_fpAddTest_q_1                                                                                                                                                                       ; dspba_delay                                       ; fp_add       ;
;                      |dspba_delay:redist4_effSub_uid52_fpAddTest_q_2|                                                                   ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:redist4_effSub_uid52_fpAddTest_q_2                                                                                                                                                                        ; dspba_delay                                       ; fp_add       ;
;                      |dspba_delay:redist5_sigB_uid51_fpAddTest_b_2|                                                                     ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:redist5_sigB_uid51_fpAddTest_b_2                                                                                                                                                                          ; dspba_delay                                       ; fp_add       ;
;                      |dspba_delay:redist6_sigA_uid50_fpAddTest_b_2|                                                                     ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:redist6_sigA_uid50_fpAddTest_b_2                                                                                                                                                                          ; dspba_delay                                       ; fp_add       ;
;                      |dspba_delay:redist8_fracXIsZero_uid39_fpAddTest_q_2|                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:redist8_fracXIsZero_uid39_fpAddTest_q_2                                                                                                                                                                   ; dspba_delay                                       ; fp_add       ;
;                      |dspba_delay:redist9_expXIsMax_uid38_fpAddTest_q_2|                                                                ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:redist9_expXIsMax_uid38_fpAddTest_q_2                                                                                                                                                                     ; dspba_delay                                       ; fp_add       ;
;                |FP_GREATER:GREATER|                                                                                                     ; 52 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_GREATER:GREATER                                                                                                                                                                                                                                       ; FP_GREATER                                        ; FP_GREATER   ;
;                   |FP_GREATER_0002:fp_greater_inst|                                                                                     ; 52 (52)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_GREATER:GREATER|FP_GREATER_0002:fp_greater_inst                                                                                                                                                                                                       ; FP_GREATER_0002                                   ; fp_greater   ;
;                |FP_MULT:MULT|                                                                                                           ; 110 (0)             ; 122 (0)                   ; 0                 ; 1          ; 0    ; 0            ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_MULT:MULT                                                                                                                                                                                                                                             ; FP_MULT                                           ; FP_MULT      ;
;                   |FP_MULT_0002:fp_mult_inst|                                                                                           ; 110 (110)           ; 122 (105)                 ; 0                 ; 1          ; 0    ; 0            ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst                                                                                                                                                                                                                   ; FP_MULT_0002                                      ; fp_mult      ;
;                      |dspba_delay:excZ_x_uid15_fpMulTest_delay|                                                                         ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|dspba_delay:excZ_x_uid15_fpMulTest_delay                                                                                                                                                                          ; dspba_delay                                       ; fp_mult      ;
;                      |dspba_delay:expXIsMax_uid16_fpMulTest_delay|                                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|dspba_delay:expXIsMax_uid16_fpMulTest_delay                                                                                                                                                                       ; dspba_delay                                       ; fp_mult      ;
;                      |dspba_delay:fracXIsZero_uid17_fpMulTest_delay|                                                                    ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|dspba_delay:fracXIsZero_uid17_fpMulTest_delay                                                                                                                                                                     ; dspba_delay                                       ; fp_mult      ;
;                      |dspba_delay:redist0_signR_uid48_fpMulTest_q_2|                                                                    ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|dspba_delay:redist0_signR_uid48_fpMulTest_q_2                                                                                                                                                                     ; dspba_delay                                       ; fp_mult      ;
;                      |dspba_delay:redist1_expSum_uid44_fpMulTest_q_2|                                                                   ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|dspba_delay:redist1_expSum_uid44_fpMulTest_q_2                                                                                                                                                                    ; dspba_delay                                       ; fp_mult      ;
;                      |dspba_delay:redist5_fracXIsZero_uid17_fpMulTest_q_2|                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|dspba_delay:redist5_fracXIsZero_uid17_fpMulTest_q_2                                                                                                                                                               ; dspba_delay                                       ; fp_mult      ;
;                      |dspba_delay:redist6_expXIsMax_uid16_fpMulTest_q_2|                                                                ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|dspba_delay:redist6_expXIsMax_uid16_fpMulTest_q_2                                                                                                                                                                 ; dspba_delay                                       ; fp_mult      ;
;                      |dspba_delay:redist7_excZ_x_uid15_fpMulTest_q_2|                                                                   ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|dspba_delay:redist7_excZ_x_uid15_fpMulTest_q_2                                                                                                                                                                    ; dspba_delay                                       ; fp_mult      ;
;                      |dspba_delay:signR_uid48_fpMulTest_delay|                                                                          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|dspba_delay:signR_uid48_fpMulTest_delay                                                                                                                                                                           ; dspba_delay                                       ; fp_mult      ;
;                |FP_TO_FIXED:CONV2|                                                                                                      ; 123 (0)             ; 20 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_TO_FIXED:CONV2                                                                                                                                                                                                                                        ; FP_TO_FIXED                                       ; FP_TO_FIXED  ;
;                   |FP_TO_FIXED_0002:fp_to_fixed_inst|                                                                                   ; 123 (123)           ; 20 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_TO_FIXED:CONV2|FP_TO_FIXED_0002:fp_to_fixed_inst                                                                                                                                                                                                      ; FP_TO_FIXED_0002                                  ; fp_to_fixed  ;
;                      |dspba_delay:expXIsMax_uid12_fpToFxPTest_delay|                                                                    ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_TO_FIXED:CONV2|FP_TO_FIXED_0002:fp_to_fixed_inst|dspba_delay:expXIsMax_uid12_fpToFxPTest_delay                                                                                                                                                        ; dspba_delay                                       ; fp_to_fixed  ;
;                      |dspba_delay:redist0_signX_uid25_fpToFxPTest_b_1|                                                                  ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_TO_FIXED:CONV2|FP_TO_FIXED_0002:fp_to_fixed_inst|dspba_delay:redist0_signX_uid25_fpToFxPTest_b_1                                                                                                                                                      ; dspba_delay                                       ; fp_to_fixed  ;
;                |antidiff_operator_multi:ANTIDIFF|                                                                                       ; 716 (716)           ; 649 (649)                 ; 0                 ; 0          ; 0    ; 0            ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|antidiff_operator_multi:ANTIDIFF                                                                                                                                                                                                                         ; antidiff_operator_multi                           ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------------------+
; Name                                                                                                                                                                                                                                      ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------------------+
; soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|soc_system_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_0982:auto_generated|altsyncram_o8d1:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 4096         ; 32           ; 4096         ; 32           ; 131072 ; None                            ;
; soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ALTSYNCRAM                                                                                            ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                            ;
; soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5nn1:auto_generated|ALTSYNCRAM                                                                                                            ; AUTO ; Single Port      ; 8192         ; 64           ; --           ; --           ; 524288 ; soc_system_onchip_memory2_0.hex ;
; usf_top:USF_TOP|INPUT_FIFO:FIFO1|scfifo:scfifo_component|scfifo_io81:auto_generated|a_dpfifo_pu81:dpfifo|altsyncram_83t1:FIFOram|ALTSYNCRAM                                                                                               ; AUTO ; Simple Dual Port ; 1024         ; 12           ; 1024         ; 12           ; 12288  ; None                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------------------+


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Independent 27x27               ; 2           ;
; Total number of DSP blocks      ; 2           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 2           ;
+---------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                     ;
+--------+-----------------------------------+--------------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name                      ; Version      ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                               ; IP Include File ;
+--------+-----------------------------------+--------------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; FIFO                              ; 21.1         ; N/A          ; N/A          ; |ghrd_top|usf_top:USF_TOP|INPUT_FIFO:FIFO1                                                                                                                                                                                                                                    ; INPUT_FIFO.v    ;
; Altera ; FIFO                              ; 21.1         ; N/A          ; N/A          ; |ghrd_top|usf_top:USF_TOP|INPUT_FIFO:FIFO2                                                                                                                                                                                                                                    ; INPUT_FIFO.v    ;
; Altera ; altera_fp_functions               ; 21.1         ; N/A          ; N/A          ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_ADD:ADD                                                                                                                                                                ; FP_ADD.v        ;
; Altera ; altera_fp_functions               ; 21.1         ; N/A          ; N/A          ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FIXED_TO_FP:CONV1                                                                                                                                                         ; FIXED_TO_FP.v   ;
; Altera ; altera_fp_functions               ; 21.1         ; N/A          ; N/A          ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_TO_FIXED:CONV2                                                                                                                                                         ; FP_TO_FIXED.v   ;
; Altera ; altera_fp_functions               ; 21.1         ; N/A          ; N/A          ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_GREATER:GREATER                                                                                                                                                        ; FP_GREATER.v    ;
; Altera ; altera_fp_functions               ; 21.1         ; N/A          ; N/A          ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_MULT:MULT                                                                                                                                                              ; FP_MULT.v       ;
; Altera ; altera_fp_functions               ; 21.1         ; N/A          ; N/A          ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_ADD:ADD                                                                                                                                                                ; FP_ADD.v        ;
; Altera ; altera_fp_functions               ; 21.1         ; N/A          ; N/A          ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FIXED_TO_FP:CONV1                                                                                                                                                         ; FIXED_TO_FP.v   ;
; Altera ; altera_fp_functions               ; 21.1         ; N/A          ; N/A          ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_TO_FIXED:CONV2                                                                                                                                                         ; FP_TO_FIXED.v   ;
; Altera ; altera_fp_functions               ; 21.1         ; N/A          ; N/A          ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_GREATER:GREATER                                                                                                                                                        ; FP_GREATER.v    ;
; Altera ; altera_fp_functions               ; 21.1         ; N/A          ; N/A          ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_MULT:MULT                                                                                                                                                              ; FP_MULT.v       ;
; Altera ; Signal Tap                        ; N/A          ; N/A          ; Licensed     ; |ghrd_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap                        ; N/A          ; N/A          ; Licensed     ; |ghrd_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap                        ; N/A          ; N/A          ; Licensed     ; |ghrd_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap                        ; N/A          ; N/A          ; Licensed     ; |ghrd_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap                        ; N/A          ; N/A          ; Licensed     ; |ghrd_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; N/A    ; Qsys                              ; 21.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0                                                                                                                                                                                                                                                       ; soc_system.qsys ;
; Altera ; altera_avalon_pio                 ; 21.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_button_pio:button_pio                                                                                                                                                                                                                      ; soc_system.qsys ;
; Altera ; altera_avalon_fifo                ; 21.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_fifo_0:fifo_0                                                                                                                                                                                                                              ; soc_system.qsys ;
; Altera ; altera_hps                        ; 21.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_hps_0:hps_0                                                                                                                                                                                                                                ; soc_system.qsys ;
; Altera ; altera_hps_io                     ; 21.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io                                                                                                                                                                                                 ; soc_system.qsys ;
; Altera ; intr_capturer                     ; 100.99.98.97 ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|intr_capturer:intr_capturer_0                                                                                                                                                                                                                         ; soc_system.qsys ;
; Altera ; altera_irq_mapper                 ; 21.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_irq_mapper:irq_mapper                                                                                                                                                                                                                      ; soc_system.qsys ;
; Altera ; altera_irq_mapper                 ; 21.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_irq_mapper_001:irq_mapper_001                                                                                                                                                                                                              ; soc_system.qsys ;
; Altera ; altera_irq_mapper                 ; 21.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_irq_mapper_002:irq_mapper_002                                                                                                                                                                                                              ; soc_system.qsys ;
; Altera ; altera_jtag_avalon_master         ; 21.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_master_secure:master_secure                                                                                                                                                                                                                ; soc_system.qsys ;
; Altera ; altera_avalon_st_bytes_to_packets ; 21.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_bytes_to_packets:b2p                                                                                                                                                                          ; soc_system.qsys ;
; Altera ; channel_adapter                   ; 21.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_master_secure:master_secure|soc_system_master_secure_b2p_adapter:b2p_adapter                                                                                                                                                               ; soc_system.qsys ;
; Altera ; altera_avalon_sc_fifo             ; 21.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_sc_fifo:fifo                                                                                                                                                                                     ; soc_system.qsys ;
; Altera ; altera_jtag_dc_streaming          ; 21.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master                                                                                                                                               ; soc_system.qsys ;
; Altera ; altera_avalon_st_packets_to_bytes ; 21.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_packets_to_bytes:p2b                                                                                                                                                                          ; soc_system.qsys ;
; Altera ; channel_adapter                   ; 21.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_master_secure:master_secure|soc_system_master_secure_p2b_adapter:p2b_adapter                                                                                                                                                               ; soc_system.qsys ;
; Altera ; altera_reset_controller           ; 21.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_master_secure:master_secure|altera_reset_controller:rst_controller                                                                                                                                                                         ; soc_system.qsys ;
; Altera ; timing_adapter                    ; 21.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_master_secure:master_secure|soc_system_master_secure_timing_adt:timing_adt                                                                                                                                                                 ; soc_system.qsys ;
; Altera ; altera_avalon_packets_to_master   ; 21.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto                                                                                                                                                                      ; soc_system.qsys ;
; Altera ; altera_mm_interconnect            ; 21.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                        ; soc_system.qsys ;
; Altera ; altera_avalon_st_adapter          ; 21.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                       ; soc_system.qsys ;
; Altera ; error_adapter                     ; 21.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                        ; soc_system.qsys ;
; Altera ; altera_merlin_demultiplexer       ; 21.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                       ; soc_system.qsys ;
; Altera ; altera_merlin_demultiplexer       ; 21.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:cmd_demux_001                                                                                                                                                   ; soc_system.qsys ;
; Altera ; altera_merlin_multiplexer         ; 21.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                           ; soc_system.qsys ;
; Altera ; altera_merlin_axi_master_ni       ; 21.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent                                                                                                                                                 ; soc_system.qsys ;
; Altera ; altera_merlin_slave_agent         ; 21.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent                                                                                                                                                    ; soc_system.qsys ;
; Altera ; altera_avalon_sc_fifo             ; 21.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo                                                                                                                                             ; soc_system.qsys ;
; Altera ; altera_avalon_sc_fifo             ; 21.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                               ; soc_system.qsys ;
; Altera ; altera_merlin_burst_adapter       ; 21.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter                                                                                                                                          ; soc_system.qsys ;
; Altera ; altera_merlin_width_adapter       ; 21.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter                                                                                                                                      ; soc_system.qsys ;
; Altera ; altera_merlin_width_adapter       ; 21.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter                                                                                                                                      ; soc_system.qsys ;
; Altera ; altera_merlin_slave_translator    ; 21.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                          ; soc_system.qsys ;
; Altera ; altera_merlin_router              ; 21.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router                                                                                                                                                             ; soc_system.qsys ;
; Altera ; altera_merlin_router              ; 21.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router_001                                                                                                                                                         ; soc_system.qsys ;
; Altera ; altera_merlin_router              ; 21.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_002:router_002                                                                                                                                                     ; soc_system.qsys ;
; Altera ; altera_merlin_demultiplexer       ; 21.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                       ; soc_system.qsys ;
; Altera ; altera_merlin_multiplexer         ; 21.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                           ; soc_system.qsys ;
; Altera ; altera_merlin_multiplexer         ; 21.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux_001                                                                                                                                                       ; soc_system.qsys ;
; Altera ; altera_mm_interconnect            ; 21.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1                                                                                                                                                                                                        ; soc_system.qsys ;
; Altera ; altera_avalon_st_adapter          ; 21.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter                                                                                                                                       ; soc_system.qsys ;
; Altera ; error_adapter                     ; 21.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter|soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0                                                        ; soc_system.qsys ;
; Altera ; altera_avalon_st_adapter          ; 21.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_001                                                                                                                                   ; soc_system.qsys ;
; Altera ; error_adapter                     ; 21.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_001|soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0                                                    ; soc_system.qsys ;
; Altera ; altera_avalon_st_adapter          ; 21.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_002                                                                                                                                   ; soc_system.qsys ;
; Altera ; error_adapter                     ; 21.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_002|soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0                                                    ; soc_system.qsys ;
; Altera ; altera_avalon_st_adapter          ; 21.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_003                                                                                                                                   ; soc_system.qsys ;
; Altera ; error_adapter                     ; 21.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_003|soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0                                                    ; soc_system.qsys ;
; Altera ; altera_merlin_slave_agent         ; 21.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:button_pio_s1_agent                                                                                                                                                          ; soc_system.qsys ;
; Altera ; altera_avalon_sc_fifo             ; 21.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rdata_fifo                                                                                                                                                   ; soc_system.qsys ;
; Altera ; altera_avalon_sc_fifo             ; 21.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo                                                                                                                                                     ; soc_system.qsys ;
; Altera ; altera_merlin_burst_adapter       ; 21.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:button_pio_s1_burst_adapter                                                                                                                                                ; soc_system.qsys ;
; Altera ; altera_merlin_slave_translator    ; 21.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator                                                                                                                                                ; soc_system.qsys ;
; Altera ; altera_merlin_demultiplexer       ; 21.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_demux:cmd_demux                                                                                                                                                       ; soc_system.qsys ;
; Altera ; altera_merlin_demultiplexer       ; 21.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_demux:cmd_demux_001                                                                                                                                                   ; soc_system.qsys ;
; Altera ; altera_merlin_multiplexer         ; 21.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux                                                                                                                                                           ; soc_system.qsys ;
; Altera ; altera_merlin_multiplexer         ; 21.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001                                                                                                                                                       ; soc_system.qsys ;
; Altera ; altera_merlin_multiplexer         ; 21.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_002                                                                                                                                                       ; soc_system.qsys ;
; Altera ; altera_merlin_multiplexer         ; 21.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_003                                                                                                                                                       ; soc_system.qsys ;
; Altera ; altera_merlin_slave_agent         ; 21.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:fifo_0_out_agent                                                                                                                                                             ; soc_system.qsys ;
; Altera ; altera_avalon_sc_fifo             ; 21.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_out_agent_rdata_fifo                                                                                                                                                      ; soc_system.qsys ;
; Altera ; altera_avalon_sc_fifo             ; 21.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_out_agent_rsp_fifo                                                                                                                                                        ; soc_system.qsys ;
; Altera ; altera_merlin_burst_adapter       ; 21.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_burst_adapter                                                                                                                                                   ; soc_system.qsys ;
; Altera ; altera_merlin_slave_agent         ; 21.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:fifo_0_out_csr_agent                                                                                                                                                         ; soc_system.qsys ;
; Altera ; altera_avalon_sc_fifo             ; 21.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_out_csr_agent_rdata_fifo                                                                                                                                                  ; soc_system.qsys ;
; Altera ; altera_avalon_sc_fifo             ; 21.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_out_csr_agent_rsp_fifo                                                                                                                                                    ; soc_system.qsys ;
; Altera ; altera_merlin_burst_adapter       ; 21.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_csr_burst_adapter                                                                                                                                               ; soc_system.qsys ;
; Altera ; altera_merlin_slave_translator    ; 21.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_0_out_csr_translator                                                                                                                                               ; soc_system.qsys ;
; Altera ; altera_merlin_slave_translator    ; 21.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_0_out_translator                                                                                                                                                   ; soc_system.qsys ;
; Altera ; altera_merlin_axi_master_ni       ; 21.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent                                                                                                                                              ; soc_system.qsys ;
; Altera ; altera_merlin_traffic_limiter     ; 21.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter                                                                                                                                       ; soc_system.qsys ;
; Altera ; altera_merlin_traffic_limiter     ; 21.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter                                                                                                                                       ; soc_system.qsys ;
; Altera ; altera_merlin_router              ; 21.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router:router                                                                                                                                                             ; soc_system.qsys ;
; Altera ; altera_merlin_router              ; 21.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router:router_001                                                                                                                                                         ; soc_system.qsys ;
; Altera ; altera_merlin_router              ; 21.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_002:router_002                                                                                                                                                     ; soc_system.qsys ;
; Altera ; altera_merlin_router              ; 21.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_002:router_003                                                                                                                                                     ; soc_system.qsys ;
; Altera ; altera_merlin_router              ; 21.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_002:router_004                                                                                                                                                     ; soc_system.qsys ;
; Altera ; altera_merlin_router              ; 21.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_002:router_005                                                                                                                                                     ; soc_system.qsys ;
; Altera ; altera_merlin_demultiplexer       ; 21.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux:rsp_demux                                                                                                                                                       ; soc_system.qsys ;
; Altera ; altera_merlin_demultiplexer       ; 21.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux:rsp_demux_001                                                                                                                                                   ; soc_system.qsys ;
; Altera ; altera_merlin_demultiplexer       ; 21.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux:rsp_demux_002                                                                                                                                                   ; soc_system.qsys ;
; Altera ; altera_merlin_demultiplexer       ; 21.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux:rsp_demux_003                                                                                                                                                   ; soc_system.qsys ;
; Altera ; altera_merlin_multiplexer         ; 21.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux                                                                                                                                                           ; soc_system.qsys ;
; Altera ; altera_merlin_multiplexer         ; 21.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux_001                                                                                                                                                       ; soc_system.qsys ;
; Altera ; altera_merlin_slave_agent         ; 21.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_qsys_control_slave_agent                                                                                                                                               ; soc_system.qsys ;
; Altera ; altera_avalon_sc_fifo             ; 21.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo                                                                                                                                        ; soc_system.qsys ;
; Altera ; altera_avalon_sc_fifo             ; 21.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo                                                                                                                                          ; soc_system.qsys ;
; Altera ; altera_merlin_burst_adapter       ; 21.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter                                                                                                                                     ; soc_system.qsys ;
; Altera ; altera_merlin_slave_translator    ; 21.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_qsys_control_slave_translator                                                                                                                                     ; soc_system.qsys ;
; Altera ; altera_mm_interconnect            ; 21.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2                                                                                                                                                                                                        ; soc_system.qsys ;
; Altera ; altera_merlin_demultiplexer       ; 21.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_cmd_demux:cmd_demux                                                                                                                                                       ; soc_system.qsys ;
; Altera ; altera_merlin_multiplexer         ; 21.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_cmd_mux:cmd_mux                                                                                                                                                           ; soc_system.qsys ;
; Altera ; altera_merlin_multiplexer         ; 21.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_cmd_mux:cmd_mux_001                                                                                                                                                       ; soc_system.qsys ;
; Altera ; altera_merlin_axi_slave_ni        ; 21.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent                                                                                                                                                   ; soc_system.qsys ;
; Altera ; altera_avalon_sc_fifo             ; 21.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo                                                                                                               ; soc_system.qsys ;
; Altera ; altera_avalon_sc_fifo             ; 21.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo                                                                                                              ; soc_system.qsys ;
; Altera ; altera_merlin_width_adapter       ; 21.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter                                                                                                                                   ; soc_system.qsys ;
; Altera ; altera_merlin_width_adapter       ; 21.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_rsp_width_adapter                                                                                                                                   ; soc_system.qsys ;
; Altera ; altera_merlin_width_adapter       ; 21.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter                                                                                                                                   ; soc_system.qsys ;
; Altera ; altera_merlin_width_adapter       ; 21.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_rsp_width_adapter                                                                                                                                   ; soc_system.qsys ;
; Altera ; altera_merlin_master_agent        ; 21.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_agent:master_secure_master_agent                                                                                                                                                  ; soc_system.qsys ;
; Altera ; altera_merlin_traffic_limiter     ; 21.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:master_secure_master_limiter                                                                                                                                             ; soc_system.qsys ;
; Altera ; altera_merlin_master_translator   ; 21.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:master_secure_master_translator                                                                                                                                        ; soc_system.qsys ;
; Altera ; altera_merlin_router              ; 21.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_router:router                                                                                                                                                             ; soc_system.qsys ;
; Altera ; altera_merlin_router              ; 21.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_router_001:router_001                                                                                                                                                     ; soc_system.qsys ;
; Altera ; altera_merlin_router              ; 21.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_router_001:router_002                                                                                                                                                     ; soc_system.qsys ;
; Altera ; altera_merlin_demultiplexer       ; 21.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_demux:rsp_demux                                                                                                                                                       ; soc_system.qsys ;
; Altera ; altera_merlin_demultiplexer       ; 21.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_demux:rsp_demux_001                                                                                                                                                   ; soc_system.qsys ;
; Altera ; altera_merlin_multiplexer         ; 21.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux                                                                                                                                                           ; soc_system.qsys ;
; Altera ; altera_avalon_onchip_memory2      ; 21.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                          ; soc_system.qsys ;
; Altera ; altera_reset_controller           ; 21.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                ; soc_system.qsys ;
; Altera ; altera_reset_controller           ; 21.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                            ; soc_system.qsys ;
; Altera ; altera_avalon_sysid_qsys          ; 21.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_sysid_qsys:sysid_qsys                                                                                                                                                                                                                      ; soc_system.qsys ;
+--------+-----------------------------------+--------------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------+
; State Machine - |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|state ;
+---------------------+---------------+---------------------+--------------+-------------------------+
; Name                ; state.ITERATE ; state.ANTIDIFF_WAIT ; state.FIND_K ; state.IDLE              ;
+---------------------+---------------+---------------------+--------------+-------------------------+
; state.IDLE          ; 0             ; 0                   ; 0            ; 0                       ;
; state.FIND_K        ; 0             ; 0                   ; 1            ; 1                       ;
; state.ANTIDIFF_WAIT ; 0             ; 1                   ; 0            ; 1                       ;
; state.ITERATE       ; 1             ; 0                   ; 0            ; 1                       ;
+---------------------+---------------+---------------------+--------------+-------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------+
; State Machine - |ghrd_top|altera_edge_detector:pulse_debug_reset|state ;
+------------+------------+------------+---------------------------------+
; Name       ; state.IDLE ; state.CAPT ; state.ARM                       ;
+------------+------------+------------+---------------------------------+
; state.IDLE ; 0          ; 0          ; 0                               ;
; state.ARM  ; 1          ; 0          ; 1                               ;
; state.CAPT ; 1          ; 1          ; 0                               ;
+------------+------------+------------+---------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------+
; State Machine - |ghrd_top|altera_edge_detector:pulse_warm_reset|state ;
+------------+------------+------------+--------------------------------+
; Name       ; state.IDLE ; state.CAPT ; state.ARM                      ;
+------------+------------+------------+--------------------------------+
; state.IDLE ; 0          ; 0          ; 0                              ;
; state.ARM  ; 1          ; 0          ; 1                              ;
; state.CAPT ; 1          ; 1          ; 0                              ;
+------------+------------+------------+--------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------+
; State Machine - |ghrd_top|altera_edge_detector:pulse_cold_reset|state ;
+------------+------------+------------+--------------------------------+
; Name       ; state.IDLE ; state.CAPT ; state.ARM                      ;
+------------+------------+------------+--------------------------------+
; state.IDLE ; 0          ; 0          ; 0                              ;
; state.ARM  ; 1          ; 0          ; 1                              ;
; state.CAPT ; 1          ; 1          ; 0                              ;
+------------+------------+------------+--------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                                                    ;
+-----------------------------+---------------+-----------------------------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                                                      ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                                                      ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                                                      ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                                                      ;
+-----------------------------+---------------+-----------------------------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                                              ;
+-----------------------------+---------------+-----------------------------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                                                ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                                                ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                                                ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                                                ;
+-----------------------------+---------------+-----------------------------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                                               ;
+-----------------------------+---------------+-----------------------------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                                                 ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                                                 ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                                                 ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                                                 ;
+-----------------------------+---------------+-----------------------------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                                           ;
+-----------------------------+---------------+-----------------------------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                                             ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                                             ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                                             ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                                             ;
+-----------------------------+---------------+-----------------------------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                                                         ;
+-----------------------------+---------------+-----------------------------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                                                           ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                                                           ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                                                           ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                                                           ;
+-----------------------------+---------------+-----------------------------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ghrd_top|soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state ;
+-------------------------+----------------------+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                    ; read_state.ST_HEADER ; read_state.ST_READ_DATA ; read_state.ST_PADDED                                                                                                                                                   ;
+-------------------------+----------------------+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; read_state.ST_HEADER    ; 0                    ; 0                       ; 0                                                                                                                                                                      ;
; read_state.ST_PADDED    ; 1                    ; 0                       ; 1                                                                                                                                                                      ;
; read_state.ST_READ_DATA ; 1                    ; 1                       ; 0                                                                                                                                                                      ;
+-------------------------+----------------------+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ghrd_top|soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state ;
+---------------------------+---------------------------+-------------------------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Name                      ; write_state.ST_WRITE_DATA ; write_state.ST_HEADER_2 ; write_state.ST_HEADER_1 ; write_state.ST_BYPASS                                                                                                                  ;
+---------------------------+---------------------------+-------------------------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; write_state.ST_BYPASS     ; 0                         ; 0                       ; 0                       ; 0                                                                                                                                      ;
; write_state.ST_HEADER_1   ; 0                         ; 0                       ; 1                       ; 1                                                                                                                                      ;
; write_state.ST_HEADER_2   ; 0                         ; 1                       ; 0                       ; 1                                                                                                                                      ;
; write_state.ST_WRITE_DATA ; 1                         ; 0                       ; 0                       ; 1                                                                                                                                      ;
+---------------------------+---------------------------+-------------------------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ghrd_top|soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state                                                                                                                                                                                             ;
+-----------------------+----------------------+-----------------------+----------------------+---------------------+-------------------+---------------------+------------------+----------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------+
; Name                  ; state.READ_SEND_WAIT ; state.READ_SEND_ISSUE ; state.READ_DATA_WAIT ; state.READ_CMD_WAIT ; state.READ_ASSERT ; state.RETURN_PACKET ; state.WRITE_WAIT ; state.GET_WRITE_DATA ; state.GET_ADDR4 ; state.GET_ADDR3 ; state.GET_ADDR2 ; state.GET_ADDR1 ; state.GET_SIZE2 ; state.GET_SIZE1 ; state.GET_EXTRA ; state.0000 ;
+-----------------------+----------------------+-----------------------+----------------------+---------------------+-------------------+---------------------+------------------+----------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------+
; state.0000            ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0          ;
; state.GET_EXTRA       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 1          ;
; state.GET_SIZE1       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 1          ;
; state.GET_SIZE2       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 1          ;
; state.GET_ADDR1       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_ADDR2       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_ADDR3       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_ADDR4       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_WRITE_DATA  ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 1                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.WRITE_WAIT      ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 1                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.RETURN_PACKET   ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 1                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_ASSERT     ; 0                    ; 0                     ; 0                    ; 0                   ; 1                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_CMD_WAIT   ; 0                    ; 0                     ; 0                    ; 1                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_DATA_WAIT  ; 0                    ; 0                     ; 1                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_SEND_ISSUE ; 0                    ; 1                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_SEND_WAIT  ; 1                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
+-----------------------+----------------------+-----------------------+----------------------+---------------------+-------------------+---------------------+------------------+----------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                          ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|soc_system_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_0982:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[12]                                     ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|soc_system_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_0982:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[10]                                     ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|soc_system_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_0982:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[11]                                     ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|soc_system_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_0982:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[8]                                      ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|soc_system_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_0982:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[9]                                      ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|soc_system_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_0982:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[6]                                      ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|soc_system_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_0982:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[7]                                      ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|soc_system_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_0982:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[4]                                      ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|soc_system_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_0982:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[5]                                      ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|soc_system_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_0982:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[2]                                      ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|soc_system_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_0982:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[3]                                      ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|soc_system_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_0982:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[0]                                      ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|soc_system_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_0982:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe13|dffe15a[1]                                      ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|altera_std_synchronizer:wrdreq_sync_i|dreg[2]                                                                                                                                                   ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|dreg[1]                              ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[6]                       ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|soc_system_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_0982:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[12]                                     ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|soc_system_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_0982:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[10]                                     ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|soc_system_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_0982:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[11]                                     ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|soc_system_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_0982:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[8]                                      ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|soc_system_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_0982:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[9]                                      ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|soc_system_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_0982:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[6]                                      ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|soc_system_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_0982:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[7]                                      ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|soc_system_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_0982:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[4]                                      ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|soc_system_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_0982:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[5]                                      ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|soc_system_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_0982:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[2]                                      ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|soc_system_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_0982:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[3]                                      ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|soc_system_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_0982:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[0]                                      ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|soc_system_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_0982:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[1]                                      ; yes                                                              ; yes                                        ;
; soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|altera_std_synchronizer:wrdreq_sync_i|dreg[1]                                                                                                                                                   ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[1]                       ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                   ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|dreg[0]                              ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|dreg[1]                         ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[5]                       ; yes                                                              ; yes                                        ;
; soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|altera_std_synchronizer:wrdreq_sync_i|dreg[0]                                                                                                                                                   ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                       ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[0]                                                                                   ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|din_s1                               ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|dreg[0]                         ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|dreg[1]                                 ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[4]                       ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|soc_system_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_0982:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[12]                                     ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|soc_system_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_0982:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[10]                                     ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|soc_system_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_0982:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[11]                                     ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|soc_system_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_0982:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[8]                                      ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|soc_system_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_0982:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[9]                                      ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|soc_system_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_0982:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[6]                                      ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|soc_system_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_0982:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[7]                                      ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|soc_system_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_0982:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[4]                                      ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|soc_system_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_0982:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[5]                                      ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|soc_system_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_0982:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[2]                                      ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|soc_system_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_0982:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[3]                                      ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|soc_system_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_0982:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[0]                                      ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|soc_system_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_0982:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[1]                                      ; yes                                                              ; yes                                        ;
; soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|altera_std_synchronizer:wrdreq_sync_i|din_s1                                                                                                                                                    ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                        ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|din_s1                                                                                    ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|din_s1                          ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|dreg[0]                                 ; yes                                                              ; yes                                        ;
; soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                             ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_master_secure:master_secure|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                          ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[3]                       ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|soc_system_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_0982:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[12]                                     ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|soc_system_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_0982:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[10]                                     ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|soc_system_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_0982:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[11]                                     ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|soc_system_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_0982:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[8]                                      ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|soc_system_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_0982:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[9]                                      ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|soc_system_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_0982:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[6]                                      ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|soc_system_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_0982:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[7]                                      ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|soc_system_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_0982:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[4]                                      ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|soc_system_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_0982:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[5]                                      ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|soc_system_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_0982:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[2]                                      ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|soc_system_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_0982:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[3]                                      ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|soc_system_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_0982:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[0]                                      ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|soc_system_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_0982:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[1]                                      ; yes                                                              ; yes                                        ;
; soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|din_s1                                  ; yes                                                              ; yes                                        ;
; soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                             ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_master_secure:master_secure|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                          ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[7]                                                                             ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[6]                                                                             ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[5]                                                                             ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[4]                                                                             ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[3]                                                                             ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[2]                                                                             ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[1]                                                                             ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[0]                                                                             ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[2]                       ; yes                                                              ; yes                                        ;
; soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                             ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[6] ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[1]                       ; yes                                                              ; yes                                        ;
; soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                             ; yes                                                              ; yes                                        ;
; soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[6]                          ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[5] ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                       ; yes                                                              ; yes                                        ;
; soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[5]                          ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[4] ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                        ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[4]                          ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[3] ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[3]                          ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[2] ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[2]                          ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[1] ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[1]                          ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[0] ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[0]                          ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|din_s1  ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|din_s1                           ; yes                                                              ; yes                                        ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][0]                                                                                                                       ; yes                                                              ; yes                                        ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][1]                                                                                                                       ; yes                                                              ; yes                                        ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][2]                                                                                                                       ; yes                                                              ; yes                                        ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][3]                                                                                                                       ; yes                                                              ; yes                                        ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][4]                                                                                                                       ; yes                                                              ; yes                                        ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][5]                                                                                                                       ; yes                                                              ; yes                                        ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][6]                                                                                                                       ; yes                                                              ; yes                                        ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][7]                                                                                                                       ; yes                                                              ; yes                                        ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][8]                                                                                                                       ; yes                                                              ; yes                                        ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][9]                                                                                                                       ; yes                                                              ; yes                                        ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][10]                                                                                                                      ; yes                                                              ; yes                                        ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][11]                                                                                                                      ; yes                                                              ; yes                                        ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][12]                                                                                                                      ; yes                                                              ; yes                                        ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][13]                                                                                                                      ; yes                                                              ; yes                                        ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][14]                                                                                                                      ; yes                                                              ; yes                                        ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][15]                                                                                                                      ; yes                                                              ; yes                                        ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][16]                                                                                                                      ; yes                                                              ; yes                                        ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][17]                                                                                                                      ; yes                                                              ; yes                                        ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][18]                                                                                                                      ; yes                                                              ; yes                                        ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][19]                                                                                                                      ; yes                                                              ; yes                                        ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][20]                                                                                                                      ; yes                                                              ; yes                                        ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][21]                                                                                                                      ; yes                                                              ; yes                                        ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][22]                                                                                                                      ; yes                                                              ; yes                                        ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][23]                                                                                                                      ; yes                                                              ; yes                                        ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][0]                                                                                                                       ; yes                                                              ; yes                                        ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][1]                                                                                                                       ; yes                                                              ; yes                                        ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][2]                                                                                                                       ; yes                                                              ; yes                                        ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][3]                                                                                                                       ; yes                                                              ; yes                                        ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][4]                                                                                                                       ; yes                                                              ; yes                                        ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][5]                                                                                                                       ; yes                                                              ; yes                                        ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][6]                                                                                                                       ; yes                                                              ; yes                                        ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][7]                                                                                                                       ; yes                                                              ; yes                                        ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][8]                                                                                                                       ; yes                                                              ; yes                                        ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][9]                                                                                                                       ; yes                                                              ; yes                                        ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][10]                                                                                                                      ; yes                                                              ; yes                                        ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][11]                                                                                                                      ; yes                                                              ; yes                                        ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][12]                                                                                                                      ; yes                                                              ; yes                                        ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][13]                                                                                                                      ; yes                                                              ; yes                                        ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][14]                                                                                                                      ; yes                                                              ; yes                                        ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][15]                                                                                                                      ; yes                                                              ; yes                                        ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][16]                                                                                                                      ; yes                                                              ; yes                                        ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][17]                                                                                                                      ; yes                                                              ; yes                                        ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][18]                                                                                                                      ; yes                                                              ; yes                                        ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][19]                                                                                                                      ; yes                                                              ; yes                                        ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][20]                                                                                                                      ; yes                                                              ; yes                                        ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][21]                                                                                                                      ; yes                                                              ; yes                                        ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][22]                                                                                                                      ; yes                                                              ; yes                                        ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][23]                                                                                                                      ; yes                                                              ; yes                                        ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][0]                                                                                                                       ; yes                                                              ; yes                                        ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][1]                                                                                                                       ; yes                                                              ; yes                                        ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][2]                                                                                                                       ; yes                                                              ; yes                                        ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][3]                                                                                                                       ; yes                                                              ; yes                                        ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][4]                                                                                                                       ; yes                                                              ; yes                                        ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][5]                                                                                                                       ; yes                                                              ; yes                                        ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][6]                                                                                                                       ; yes                                                              ; yes                                        ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][7]                                                                                                                       ; yes                                                              ; yes                                        ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][8]                                                                                                                       ; yes                                                              ; yes                                        ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][9]                                                                                                                       ; yes                                                              ; yes                                        ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][10]                                                                                                                      ; yes                                                              ; yes                                        ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][11]                                                                                                                      ; yes                                                              ; yes                                        ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][12]                                                                                                                      ; yes                                                              ; yes                                        ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][13]                                                                                                                      ; yes                                                              ; yes                                        ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][14]                                                                                                                      ; yes                                                              ; yes                                        ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][15]                                                                                                                      ; yes                                                              ; yes                                        ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][16]                                                                                                                      ; yes                                                              ; yes                                        ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][17]                                                                                                                      ; yes                                                              ; yes                                        ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][18]                                                                                                                      ; yes                                                              ; yes                                        ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][19]                                                                                                                      ; yes                                                              ; yes                                        ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][20]                                                                                                                      ; yes                                                              ; yes                                        ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][21]                                                                                                                      ; yes                                                              ; yes                                        ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][22]                                                                                                                      ; yes                                                              ; yes                                        ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][23]                                                                                                                      ; yes                                                              ; yes                                        ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][0]                                                                                                                       ; yes                                                              ; yes                                        ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][1]                                                                                                                       ; yes                                                              ; yes                                        ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][2]                                                                                                                       ; yes                                                              ; yes                                        ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][3]                                                                                                                       ; yes                                                              ; yes                                        ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][4]                                                                                                                       ; yes                                                              ; yes                                        ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][5]                                                                                                                       ; yes                                                              ; yes                                        ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][6]                                                                                                                       ; yes                                                              ; yes                                        ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][7]                                                                                                                       ; yes                                                              ; yes                                        ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][8]                                                                                                                       ; yes                                                              ; yes                                        ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][9]                                                                                                                       ; yes                                                              ; yes                                        ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][10]                                                                                                                      ; yes                                                              ; yes                                        ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][11]                                                                                                                      ; yes                                                              ; yes                                        ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][12]                                                                                                                      ; yes                                                              ; yes                                        ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][13]                                                                                                                      ; yes                                                              ; yes                                        ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][14]                                                                                                                      ; yes                                                              ; yes                                        ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][15]                                                                                                                      ; yes                                                              ; yes                                        ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][16]                                                                                                                      ; yes                                                              ; yes                                        ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][17]                                                                                                                      ; yes                                                              ; yes                                        ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][18]                                                                                                                      ; yes                                                              ; yes                                        ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][19]                                                                                                                      ; yes                                                              ; yes                                        ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][20]                                                                                                                      ; yes                                                              ; yes                                        ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][21]                                                                                                                      ; yes                                                              ; yes                                        ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][22]                                                                                                                      ; yes                                                              ; yes                                        ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][23]                                                                                                                      ; yes                                                              ; yes                                        ;
; Total number of protected registers is 212                                                                                                                                                                                                                                                             ;                                                                  ;                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                 ; Reason for Removal                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; usf_top:USF_TOP|ltc2308:ADC|mosi_sreg[0]                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_use_reg                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..8]                           ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_use_reg                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..8]                           ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][139]                                                                             ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[1][139]                                                                             ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[2][139]                                                                             ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[3][139]                                                                             ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[4][139]                                                                             ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[5][139]                                                                             ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[6][139]                                                                             ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][139]                                                                            ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][139]                                                                            ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][139]                                                                            ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][139]                                                                            ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][139]                                                                            ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][139]                                                                            ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][139]                                                                            ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_003|locked[0,1]                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_002|locked[0,1]                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|locked[0,1]                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux|locked[0,1]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[58,86,87]                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[58,86,87]                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[58,86,87]                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[58,86,87]         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator|av_chipselect_pre                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[2,4,6,7,17,21,25,28]                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_use_reg                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..9]                              ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|locked[0,1]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[103,135]               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|av_chipselect_pre                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_packets_to_bytes:p2b|stored_channel[8]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_mgmt[0]                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_almostempty_threshold_register[1..12]                                                                              ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_almostempty_threshold_register[0]                                                                                  ; Stuck at VCC due to stuck port clock_enable                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_almostfull_threshold_register[12]                                                                                  ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_almostfull_threshold_register[2..11]                                                                               ; Stuck at VCC due to stuck port clock_enable                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_almostfull_threshold_register[0,1]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_ienable_register[0..5]                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[13..31]                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_button_pio:button_pio|readdata[4..31]                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; usf_top:USF_TOP|ltc2308:ADC|mosi_sreg[1]                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:master_secure_master_limiter|last_dest_id[0]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|last_channel[0,1]                                                                                               ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|last_dest_id[1]                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator|av_readdata_pre[4..31]                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_0_out_csr_translator|av_readdata_pre[13..31]                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; usf_top:USF_TOP|ltc2308:ADC|mosi_sreg[2]                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0,1,3..6]               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0,1,3..6]              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0,1,3..6]                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0,1,3..6]    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0..2,4..8]        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; usf_top:USF_TOP|ltc2308:ADC|mosi_sreg[3]                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|saved_grant[0]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux|saved_grant[0]                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59]                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59]               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; usf_top:USF_TOP|ltc2308:ADC|mosi_sreg[4..6]                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; usf_top:USF_TOP|INPUT_FIFO:FIFO2|scfifo:scfifo_component|scfifo_io81:auto_generated|a_dpfifo_pu81:dpfifo|cntr_uhb:wr_ptr|counter_reg_bit[0..9]                                                                                                ; Lost fanout                                                                                                                                                                                                                                            ;
; usf_top:USF_TOP|INPUT_FIFO:FIFO2|scfifo:scfifo_component|scfifo_io81:auto_generated|a_dpfifo_pu81:dpfifo|cntr_uhb:rd_ptr_count|counter_reg_bit[0..9]                                                                                          ; Lost fanout                                                                                                                                                                                                                                            ;
; usf_top:USF_TOP|INPUT_FIFO:FIFO2|scfifo:scfifo_component|scfifo_io81:auto_generated|a_dpfifo_pu81:dpfifo|a_fefifo_kae:fifo_state|b_full                                                                                                       ; Lost fanout                                                                                                                                                                                                                                            ;
; usf_top:USF_TOP|INPUT_FIFO:FIFO2|scfifo:scfifo_component|scfifo_io81:auto_generated|a_dpfifo_pu81:dpfifo|a_fefifo_kae:fifo_state|b_non_empty                                                                                                  ; Lost fanout                                                                                                                                                                                                                                            ;
; usf_top:USF_TOP|INPUT_FIFO:FIFO2|scfifo:scfifo_component|scfifo_io81:auto_generated|a_dpfifo_pu81:dpfifo|a_fefifo_kae:fifo_state|cntr_ai7:count_usedw|counter_reg_bit[0..9]                                                                   ; Lost fanout                                                                                                                                                                                                                                            ;
; usf_top:USF_TOP|ltc2308:ADC|reading0[0,1]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_endofpacket                                                                                          ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_byteen_field[0..3]                                                                                   ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_address_field[0..31]                                                                                 ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_byte_cnt_field[0..7]                                                                                 ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_cmpr_read                                                                                            ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_last_field[34,59..63,67,70..76]                                                                      ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_burst_size[0..2]                                                                                     ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_out_lock_field                                                                                       ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_burst_type_field[0,1]                                                                                ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_endofpacket                                                                                          ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_data_field[0..31]                                                                                    ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_byteen_field[0..3]                                                                                   ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_address_field[0..31]                                                                                 ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_byte_cnt_field[0..7]                                                                                 ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_cmpr_read                                                                                            ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_last_field[33,34,59..63,67,70..76]                                                                   ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_burst_size[0..2]                                                                                     ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_out_lock_field                                                                                       ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_burst_type_field[0,1]                                                                                ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[7][139]                                                                             ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][139]                                                                            ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_endofpacket                                                                                             ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_data_field[0..63]                                                                                       ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_address_field[3]                                                                                        ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_byte_cnt_field[0..8]                                                                                    ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_last_field[65..76]                                                                                      ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_channel[0,1]                                                                                            ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_ori_burst_size[0..2]                                                                                    ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_response_status_field[0,1]                                                                              ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_empty_n_reg                                                                                                        ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_full_n_reg                                                                                                         ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_almostempty_n_reg                                                                                                  ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_almostfull_n_reg                                                                                                   ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_event_underflow_q                                                                                                  ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_event_overflow_q                                                                                                   ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_event_almostempty_q                                                                                                ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_event_almostfull_q                                                                                                 ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_event_empty_q                                                                                                      ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_event_full_q                                                                                                       ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|altera_std_synchronizer:rdreq_sync_i|dreg[0]                                                                                           ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|altera_std_synchronizer:rdreq_sync_i|din_s1                                                                                            ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|altera_std_synchronizer:rdreq_sync_i|dreg[1,2]                                                                                         ; Lost fanout                                                                                                                                                                                                                                            ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_TO_FIXED:CONV2|FP_TO_FIXED_0002:fp_to_fixed_inst|dspba_delay:fracXIsZero_uid13_fpToFxPTest_delay|delay_signals[0][0]                             ; Lost fanout                                                                                                                                                                                                                                            ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_TO_FIXED:CONV2|FP_TO_FIXED_0002:fp_to_fixed_inst|dspba_delay:fracXIsZero_uid13_fpToFxPTest_delay|delay_signals[0][0]                             ; Lost fanout                                                                                                                                                                                                                                            ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|CONV2_A[0..7]                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                            ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|CONV2_A[0..7]                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                            ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|MULT_A[0..7]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|MULT_B[30,31]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|MULT_B[28,29]                                                                                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                 ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|MULT_B[27]                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|MULT_B[24..26]                                                                                                                                      ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                 ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|MULT_B[23]                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|MULT_B[21,22]                                                                                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                 ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|MULT_B[18..20]                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|MULT_B[15..17]                                                                                                                                      ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                 ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|MULT_B[12..14]                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|MULT_B[9..11]                                                                                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                 ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|MULT_B[6..8]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|MULT_B[4,5]                                                                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                 ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|MULT_B[0..3]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|ADD_B[0..23]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|ADD_B[24..29]                                                                                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                 ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|ADD_B[30,31]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|GREATER_A[0..7]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|dspba_delay:expXIsMax_uid30_fpMulTest_delay|delay_signals[0][0]                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|dspba_delay:fracXIsZero_uid31_fpMulTest_delay|delay_signals[0][0]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|dspba_delay:excZ_y_uid29_fpMulTest_delay|delay_signals[0][0]                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|MULT_A[0..7]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|MULT_B[30,31]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|MULT_B[28,29]                                                                                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                 ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|MULT_B[27]                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|MULT_B[24..26]                                                                                                                                      ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                 ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|MULT_B[23]                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|MULT_B[21,22]                                                                                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                 ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|MULT_B[18..20]                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|MULT_B[15..17]                                                                                                                                      ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                 ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|MULT_B[12..14]                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|MULT_B[9..11]                                                                                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                 ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|MULT_B[6..8]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|MULT_B[4,5]                                                                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                 ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|MULT_B[0..3]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|ADD_B[0..23]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|ADD_B[24..29]                                                                                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                 ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|ADD_B[30,31]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|GREATER_A[0..7]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|dspba_delay:expXIsMax_uid30_fpMulTest_delay|delay_signals[0][0]                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|dspba_delay:fracXIsZero_uid31_fpMulTest_delay|delay_signals[0][0]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|dspba_delay:excZ_y_uid29_fpMulTest_delay|delay_signals[0][0]                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_bytes_to_packets:b2p|received_varchannel                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|dspba_delay:redist3_expXIsMax_uid30_fpMulTest_q_2|delay_signals[0][0]                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|dspba_delay:redist2_fracXIsZero_uid31_fpMulTest_q_2|delay_signals[0][0]                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|dspba_delay:redist4_excZ_y_uid29_fpMulTest_q_2|delay_signals[0][0]                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|dspba_delay:redist3_expXIsMax_uid30_fpMulTest_q_2|delay_signals[0][0]                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|dspba_delay:redist2_fracXIsZero_uid31_fpMulTest_q_2|delay_signals[0][0]                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|dspba_delay:redist4_excZ_y_uid29_fpMulTest_q_2|delay_signals[0][0]                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|soc_system_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_0982:auto_generated|dffpipe_re9:ws_bwp|dffe12a[12]          ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|soc_system_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_0982:auto_generated|dffpipe_re9:ws_brp|dffe12a[12]          ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|soc_system_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_0982:auto_generated|dffpipe_re9:rs_bwp|dffe12a[12]          ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|soc_system_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_0982:auto_generated|dffpipe_re9:rs_brp|dffe12a[12]          ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_packets_to_bytes:p2b|stored_channel[1]                                                                                                                                  ; Merged with soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_packets_to_bytes:p2b|stored_channel[2]                                                                                                                               ;
; soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_packets_to_bytes:p2b|stored_channel[2]                                                                                                                                  ; Merged with soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_packets_to_bytes:p2b|stored_channel[3]                                                                                                                               ;
; soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_packets_to_bytes:p2b|stored_channel[3]                                                                                                                                  ; Merged with soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_packets_to_bytes:p2b|stored_channel[4]                                                                                                                               ;
; soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_packets_to_bytes:p2b|stored_channel[4]                                                                                                                                  ; Merged with soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_packets_to_bytes:p2b|stored_channel[5]                                                                                                                               ;
; soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_packets_to_bytes:p2b|stored_channel[5]                                                                                                                                  ; Merged with soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_packets_to_bytes:p2b|stored_channel[6]                                                                                                                               ;
; soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_packets_to_bytes:p2b|stored_channel[6]                                                                                                                                  ; Merged with soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_packets_to_bytes:p2b|stored_channel[7]                                                                                                                               ;
; soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_packets_to_bytes:p2b|stored_channel[7]                                                                                                                                  ; Merged with soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_packets_to_bytes:p2b|stored_channel[0]                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_agent:master_secure_master_agent|hold_waitrequest                                                                                                           ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|waitrequest_reset_override                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|waitrequest_reset_override                                                                                         ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_0_out_translator|waitrequest_reset_override                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_0_out_translator|waitrequest_reset_override                                                                                                  ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|waitrequest_reset_override                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|waitrequest_reset_override                                                                                    ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator|waitrequest_reset_override                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator|waitrequest_reset_override                                                                                               ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_0_out_csr_translator|waitrequest_reset_override                                                                                           ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                      ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[23]                                                                                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[23]                                                                                           ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[26]                                                                                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[26]                                                                                           ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[29]                                                                                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[29]                                                                                           ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[20]                                                                                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[20]                                                                                           ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[16]                                                                                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[16]                                                                                           ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[9]                                                                                         ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[9]                                                                                            ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[1]                                                                                         ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[1]                                                                                            ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold              ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                 ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                            ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                               ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                           ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                         ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                            ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[22]                                                                                        ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][5][7]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][4][1]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][4][5]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][4][6]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][4][4]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][5][6]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][5][4]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][6][0]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][6][1]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][6][2]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][5][3]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][2][2]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][0][1]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][0][2]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][0][3]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][0][4]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][0][5]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][0][6]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][0][7]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][16][3]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][0][9]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][0][10]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][0][11]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][1][0]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][13][1]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][17][11]                                                                                                                                                               ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][18][8]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][1][1]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][13][8]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][1][3]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][1][4]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][0][8]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][1][5]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][1][7]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][1][8]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][17][8]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][17][7]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][11][5]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][18][4]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][11][9]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][14][0]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][16][8]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][1][2]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][16][2]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][1][2]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][13][0]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][1][2]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][16][4]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][1][2]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][6][11]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][1][2]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][1][9]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][1][2]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][7][0]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][1][2]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][6][6]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][1][2]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][13][9]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][1][2]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][7][2]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][1][2]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][7][5]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][1][2]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][7][1]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][1][2]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][7][4]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][1][2]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][2][3]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][1][2]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][7][9]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][1][2]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][1][6]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][1][2]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][2][5]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][1][2]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][7][10]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][1][2]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][2][7]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][1][2]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][2][9]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][1][2]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][2][11]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][1][2]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][7][8]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][1][2]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][8][2]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][1][2]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][3][0]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][1][2]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][3][1]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][1][2]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][3][3]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][1][2]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][3][4]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][1][2]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][3][5]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][1][2]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][3][6]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][1][2]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][6][9]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][1][2]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][3][7]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][1][2]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][3][9]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][1][2]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][2][1]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][1][2]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][3][11]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][1][2]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][2][4]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][1][2]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][2][6]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][1][2]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][2][8]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][1][2]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][2][10]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][1][2]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][3][2]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][1][2]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][3][8]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][1][2]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][3][10]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][1][2]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][2][0]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][1][2]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][4][7]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][1][2]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][4][8]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][1][2]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][4][10]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][1][2]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][5][0]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][1][2]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][4][3]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][1][2]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][5][1]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][1][2]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][5][9]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][1][10]                                                                                                                                                             ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][5][8]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][1][10]                                                                                                                                                             ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][5][10]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][1][10]                                                                                                                                                             ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][5][11]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][1][10]                                                                                                                                                             ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][5][2]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][1][10]                                                                                                                                                             ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][6][8]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][1][10]                                                                                                                                                             ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][6][10]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][1][10]                                                                                                                                                             ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][7][3]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][1][10]                                                                                                                                                             ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][7][6]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][1][10]                                                                                                                                                             ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][7][7]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][1][10]                                                                                                                                                             ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][8][0]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][1][10]                                                                                                                                                             ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][7][11]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][1][10]                                                                                                                                                             ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][8][1]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][1][10]                                                                                                                                                             ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][8][3]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][1][10]                                                                                                                                                             ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][8][5]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][1][10]                                                                                                                                                             ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][8][4]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][1][10]                                                                                                                                                             ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][8][6]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][1][10]                                                                                                                                                             ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][6][5]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][1][10]                                                                                                                                                             ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][8][7]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][1][10]                                                                                                                                                             ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][8][8]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][1][10]                                                                                                                                                             ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][8][9]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][1][10]                                                                                                                                                             ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][8][10]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][1][10]                                                                                                                                                             ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][8][11]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][1][10]                                                                                                                                                             ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][17][3]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][1][10]                                                                                                                                                             ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][13][6]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][1][10]                                                                                                                                                             ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][9][0]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][1][10]                                                                                                                                                             ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][9][1]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][1][10]                                                                                                                                                             ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][9][2]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][1][10]                                                                                                                                                             ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][9][3]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][1][10]                                                                                                                                                             ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][9][4]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][1][10]                                                                                                                                                             ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][9][5]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][1][10]                                                                                                                                                             ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][16][10]                                                                                                                                                               ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][1][10]                                                                                                                                                             ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][9][6]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][1][10]                                                                                                                                                             ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][9][7]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][1][10]                                                                                                                                                             ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][17][0]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][1][10]                                                                                                                                                             ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][13][2]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][1][10]                                                                                                                                                             ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][9][8]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][1][10]                                                                                                                                                             ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][9][9]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][1][10]                                                                                                                                                             ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][9][10]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][1][10]                                                                                                                                                             ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][9][11]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][1][10]                                                                                                                                                             ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][10][0]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][1][10]                                                                                                                                                             ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][10][1]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][1][10]                                                                                                                                                             ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][17][4]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][1][10]                                                                                                                                                             ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][10][2]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][1][10]                                                                                                                                                             ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][10][3]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][1][10]                                                                                                                                                             ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][17][5]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][1][10]                                                                                                                                                             ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][17][9]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][1][10]                                                                                                                                                             ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][10][4]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][1][10]                                                                                                                                                             ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][10][5]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][1][10]                                                                                                                                                             ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][18][11]                                                                                                                                                               ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][1][10]                                                                                                                                                             ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][10][6]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][1][10]                                                                                                                                                             ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][10][7]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][1][10]                                                                                                                                                             ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][6][7]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][1][11]                                                                                                                                                             ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][4][11]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][1][11]                                                                                                                                                             ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][4][9]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][1][11]                                                                                                                                                             ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][10][8]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][4][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][10][9]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][4][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][10][10]                                                                                                                                                               ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][4][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][10][11]                                                                                                                                                               ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][4][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][11][0]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][4][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][11][1]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][4][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][16][9]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][4][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][11][2]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][4][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][11][3]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][4][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][16][11]                                                                                                                                                               ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][4][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][11][4]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][4][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][11][6]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][4][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][11][7]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][4][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][11][8]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][4][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][11][10]                                                                                                                                                               ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][4][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][11][11]                                                                                                                                                               ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][4][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][12][0]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][4][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][12][1]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][4][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][12][2]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][4][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][12][3]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][4][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][12][4]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][4][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][12][5]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][4][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][12][6]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][4][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][12][7]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][4][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][12][8]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][4][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][12][9]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][4][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][12][10]                                                                                                                                                               ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][4][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][12][11]                                                                                                                                                               ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][4][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][15][10]                                                                                                                                                               ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][4][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][16][5]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][4][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][13][11]                                                                                                                                                               ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][4][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][14][1]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][4][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][14][2]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][4][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][14][3]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][4][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][14][4]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][4][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][14][5]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][4][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][14][6]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][4][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][14][7]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][4][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][14][8]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][4][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][14][9]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][4][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][14][10]                                                                                                                                                               ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][4][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][14][11]                                                                                                                                                               ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][4][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][4][2]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][4][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][15][0]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][5][5]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][15][1]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][5][5]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][15][2]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][5][5]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][15][3]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][5][5]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][15][4]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][5][5]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][15][5]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][5][5]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][15][6]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][5][5]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][15][7]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][5][5]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][15][8]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][5][5]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][18][1]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][6][3]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][6][4]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][6][3]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][18][6]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][6][3]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][18][5]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][6][3]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][13][5]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][6][3]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][17][6]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][6][3]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][16][6]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][6][3]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][18][3]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][6][3]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][15][11]                                                                                                                                                               ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][6][3]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][16][1]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][6][3]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][16][7]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][6][3]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][17][1]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][6][3]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][17][10]                                                                                                                                                               ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][6][3]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][17][2]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][6][3]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][18][9]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][6][3]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][13][3]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][6][3]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][18][2]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][6][3]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][18][0]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][6][3]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][16][0]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][6][3]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][13][4]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][6][3]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][13][7]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][6][3]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][13][10]                                                                                                                                                               ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][6][3]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][18][7]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][6][3]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][18][10]                                                                                                                                                               ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][6][3]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][15][9]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][6][3]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][5][3]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][2][8]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][5][5]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][3][0]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][2][11]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][9][1]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][1][6]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][5][2]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][8][11]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][1][0]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][0][6]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][1][2]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][1][7]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][6][3]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][2][4]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][3][7]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][7][2]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][9][7]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][4][7]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][5][4]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][1][8]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][6][0]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][2][6]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][6][1]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][7][3]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][2][3]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][7][6]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][3][9]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][10][1]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][0][10]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][1][10]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][0][1]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][6][8]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][0][1]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][2][9]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][0][1]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][9][2]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][0][1]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][8][3]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][0][1]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][9][4]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][0][1]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][4][5]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][0][1]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][9][6]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][0][1]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][7][4]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][0][1]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][4][3]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][0][1]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][4][11]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][0][1]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][4][9]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][0][1]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][0][3]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][0][1]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][4][10]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][0][1]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][8][10]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][0][1]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][5][9]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][0][1]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][9][9]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][0][1]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][2][7]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][0][1]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][6][10]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][0][1]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][3][1]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][0][1]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][3][8]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][0][1]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][7][0]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][0][1]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][9][3]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][0][1]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][0][2]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][0][1]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][8][1]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][0][1]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][0][8]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][0][1]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][0][7]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][0][1]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][8][7]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][0][1]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][1][1]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][0][1]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][1][3]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][0][1]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][5][6]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][0][1]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][5][11]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][0][1]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][6][5]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][0][1]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][5][7]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][0][1]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][6][7]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][0][1]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][8][5]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][0][1]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][2][1]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][0][1]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][3][5]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][0][1]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][9][11]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][0][1]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][7][11]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][0][1]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][7][5]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][0][1]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][2][0]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][0][1]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][4][2]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][0][1]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][4][4]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][0][1]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][9][5]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][0][1]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][4][6]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][0][1]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][8][8]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][0][1]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][11][1]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][0][4]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][11][9]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][0][4]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][0][9]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][0][4]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][8][6]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][0][4]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][5][8]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][0][4]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][0][5]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][0][4]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][1][4]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][0][4]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][2][2]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][0][4]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][5][10]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][0][4]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][6][11]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][0][4]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][14][9]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][0][4]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][2][5]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][0][4]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][3][4]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][0][4]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][13][7]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][0][4]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][15][1]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][0][4]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][15][9]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][0][4]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][4][1]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][0][4]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][16][1]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][0][4]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][0][11]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][0][4]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][1][5]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][0][4]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][16][9]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][0][4]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][1][9]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][0][4]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][17][1]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][0][4]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][2][10]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][0][4]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][6][9]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][0][4]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][3][10]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][1][11]                                                                                                                                                             ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][17][9]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][1][11]                                                                                                                                                             ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][3][11]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][1][11]                                                                                                                                                             ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][18][1]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][1][11]                                                                                                                                                             ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][12][3]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][1][11]                                                                                                                                                             ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][18][3]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][1][11]                                                                                                                                                             ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][8][4]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][1][11]                                                                                                                                                             ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][8][9]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][1][11]                                                                                                                                                             ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][6][2]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][1][11]                                                                                                                                                             ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][6][6]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][1][11]                                                                                                                                                             ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][3][2]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][1][11]                                                                                                                                                             ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][3][3]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][1][11]                                                                                                                                                             ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][3][6]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][1][11]                                                                                                                                                             ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][6][4]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][4][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][12][7]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][4][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][10][9]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][4][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][5][0]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][4][8]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][9][10]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][4][8]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][5][1]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][4][8]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][7][7]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][4][8]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][8][2]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][4][8]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][12][9]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][4][8]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][7][8]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][4][8]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][8][0]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][4][8]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][12][6]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][4][8]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][18][8]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][4][8]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][9][0]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][4][8]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][18][11]                                                                                                                                                               ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][4][8]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][13][9]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][4][8]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][9][8]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][4][8]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][13][6]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][4][8]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][10][0]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][4][8]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][10][2]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][4][8]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][10][3]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][4][8]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][10][4]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][4][8]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][10][5]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][4][8]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][10][6]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][4][8]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][10][7]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][4][8]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][10][8]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][4][8]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][10][10]                                                                                                                                                               ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][4][8]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][10][11]                                                                                                                                                               ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][4][8]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][11][0]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][4][8]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][11][2]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][4][8]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][11][3]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][4][8]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][11][4]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][4][8]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][11][5]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][4][8]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][11][6]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][4][8]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][11][7]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][4][8]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][11][8]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][4][8]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][11][10]                                                                                                                                                               ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][4][8]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][11][11]                                                                                                                                                               ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][4][8]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][12][0]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][4][8]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][12][4]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][4][8]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][7][9]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][4][8]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][7][10]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][4][8]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][12][11]                                                                                                                                                               ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][4][8]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][12][8]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][4][8]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][18][9]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][4][8]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][13][2]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][4][8]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][14][0]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][4][8]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][13][0]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][4][8]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][14][3]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][4][8]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][14][4]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][4][8]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][14][5]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][4][8]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][14][6]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][4][8]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][14][7]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][4][8]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][14][8]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][4][8]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][14][10]                                                                                                                                                               ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][4][8]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][14][11]                                                                                                                                                               ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][4][8]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][13][5]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][4][8]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][15][0]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][4][8]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][15][2]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][4][8]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][15][3]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][4][8]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][15][4]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][4][8]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][15][5]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][4][8]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][15][6]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][4][8]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][15][7]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][4][8]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][15][8]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][4][8]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][15][10]                                                                                                                                                               ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][7][1]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][15][11]                                                                                                                                                               ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][7][1]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][16][0]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][7][1]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][16][2]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][7][1]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][16][3]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][7][1]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][16][4]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][7][1]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][16][5]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][7][1]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][16][6]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][7][1]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][16][7]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][7][1]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][16][8]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][7][1]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][16][10]                                                                                                                                                               ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][7][1]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][16][11]                                                                                                                                                               ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][7][1]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][17][0]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][7][1]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][17][2]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][7][1]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][17][3]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][7][1]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][17][4]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][7][1]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][17][5]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][7][1]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][17][6]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][7][1]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][17][7]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][7][1]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][17][8]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][7][1]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][17][10]                                                                                                                                                               ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][7][1]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][17][11]                                                                                                                                                               ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][7][1]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][12][1]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][7][1]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][18][0]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][7][1]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][18][2]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][7][1]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][12][2]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][7][1]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][18][4]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][7][1]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][18][5]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][7][1]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][12][5]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][7][1]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][18][6]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][7][1]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][18][7]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][7][1]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][18][10]                                                                                                                                                               ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][7][1]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][12][10]                                                                                                                                                               ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][7][1]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][13][1]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][7][1]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][13][4]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][7][1]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][13][8]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][7][1]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][13][10]                                                                                                                                                               ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][7][1]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][13][11]                                                                                                                                                               ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][7][1]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][14][1]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][7][1]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][14][2]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][7][1]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][13][3]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][7][1]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:redist2_vStage_uid154_lzCountVal_uid85_fpAddTest_b_1|delay_signals[0][10]                            ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:redist3_fracGRS_uid84_fpAddTest_q_1|delay_signals[0][10]                                          ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:redist2_vStage_uid154_lzCountVal_uid85_fpAddTest_b_1|delay_signals[0][9]                             ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:redist3_fracGRS_uid84_fpAddTest_q_1|delay_signals[0][9]                                           ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:redist2_vStage_uid154_lzCountVal_uid85_fpAddTest_b_1|delay_signals[0][8]                             ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:redist3_fracGRS_uid84_fpAddTest_q_1|delay_signals[0][8]                                           ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:redist2_vStage_uid154_lzCountVal_uid85_fpAddTest_b_1|delay_signals[0][7]                             ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:redist3_fracGRS_uid84_fpAddTest_q_1|delay_signals[0][7]                                           ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:redist2_vStage_uid154_lzCountVal_uid85_fpAddTest_b_1|delay_signals[0][6]                             ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:redist3_fracGRS_uid84_fpAddTest_q_1|delay_signals[0][6]                                           ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:redist2_vStage_uid154_lzCountVal_uid85_fpAddTest_b_1|delay_signals[0][5]                             ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:redist3_fracGRS_uid84_fpAddTest_q_1|delay_signals[0][5]                                           ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:redist2_vStage_uid154_lzCountVal_uid85_fpAddTest_b_1|delay_signals[0][4]                             ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:redist3_fracGRS_uid84_fpAddTest_q_1|delay_signals[0][4]                                           ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:redist2_vStage_uid154_lzCountVal_uid85_fpAddTest_b_1|delay_signals[0][3]                             ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:redist3_fracGRS_uid84_fpAddTest_q_1|delay_signals[0][3]                                           ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:redist2_vStage_uid154_lzCountVal_uid85_fpAddTest_b_1|delay_signals[0][2]                             ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:redist3_fracGRS_uid84_fpAddTest_q_1|delay_signals[0][2]                                           ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:redist2_vStage_uid154_lzCountVal_uid85_fpAddTest_b_1|delay_signals[0][1]                             ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:redist3_fracGRS_uid84_fpAddTest_q_1|delay_signals[0][1]                                           ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:redist2_vStage_uid154_lzCountVal_uid85_fpAddTest_b_1|delay_signals[0][0]                             ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:redist3_fracGRS_uid84_fpAddTest_q_1|delay_signals[0][0]                                           ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:redist7_InvExpXIsZero_uid44_fpAddTest_q_2|delay_signals[1][0]                                        ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:redist10_excZ_bSig_uid17_uid37_fpAddTest_q_2|delay_signals[1][0]                                  ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:redist7_InvExpXIsZero_uid44_fpAddTest_q_2|delay_signals[0][0]                                        ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:redist10_excZ_bSig_uid17_uid37_fpAddTest_q_2|delay_signals[0][0]                                  ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:redist2_vStage_uid154_lzCountVal_uid85_fpAddTest_b_1|delay_signals[0][10]                            ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:redist3_fracGRS_uid84_fpAddTest_q_1|delay_signals[0][10]                                          ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:redist2_vStage_uid154_lzCountVal_uid85_fpAddTest_b_1|delay_signals[0][9]                             ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:redist3_fracGRS_uid84_fpAddTest_q_1|delay_signals[0][9]                                           ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:redist2_vStage_uid154_lzCountVal_uid85_fpAddTest_b_1|delay_signals[0][8]                             ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:redist3_fracGRS_uid84_fpAddTest_q_1|delay_signals[0][8]                                           ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:redist2_vStage_uid154_lzCountVal_uid85_fpAddTest_b_1|delay_signals[0][7]                             ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:redist3_fracGRS_uid84_fpAddTest_q_1|delay_signals[0][7]                                           ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:redist2_vStage_uid154_lzCountVal_uid85_fpAddTest_b_1|delay_signals[0][6]                             ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:redist3_fracGRS_uid84_fpAddTest_q_1|delay_signals[0][6]                                           ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:redist2_vStage_uid154_lzCountVal_uid85_fpAddTest_b_1|delay_signals[0][5]                             ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:redist3_fracGRS_uid84_fpAddTest_q_1|delay_signals[0][5]                                           ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:redist2_vStage_uid154_lzCountVal_uid85_fpAddTest_b_1|delay_signals[0][4]                             ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:redist3_fracGRS_uid84_fpAddTest_q_1|delay_signals[0][4]                                           ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:redist2_vStage_uid154_lzCountVal_uid85_fpAddTest_b_1|delay_signals[0][3]                             ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:redist3_fracGRS_uid84_fpAddTest_q_1|delay_signals[0][3]                                           ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:redist2_vStage_uid154_lzCountVal_uid85_fpAddTest_b_1|delay_signals[0][2]                             ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:redist3_fracGRS_uid84_fpAddTest_q_1|delay_signals[0][2]                                           ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:redist2_vStage_uid154_lzCountVal_uid85_fpAddTest_b_1|delay_signals[0][1]                             ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:redist3_fracGRS_uid84_fpAddTest_q_1|delay_signals[0][1]                                           ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:redist2_vStage_uid154_lzCountVal_uid85_fpAddTest_b_1|delay_signals[0][0]                             ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:redist3_fracGRS_uid84_fpAddTest_q_1|delay_signals[0][0]                                           ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:redist7_InvExpXIsZero_uid44_fpAddTest_q_2|delay_signals[1][0]                                        ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:redist10_excZ_bSig_uid17_uid37_fpAddTest_q_2|delay_signals[1][0]                                  ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:redist7_InvExpXIsZero_uid44_fpAddTest_q_2|delay_signals[0][0]                                        ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:redist10_excZ_bSig_uid17_uid37_fpAddTest_q_2|delay_signals[0][0]                                  ;
; usf_top:USF_TOP|usf_recovery_multi:USF|fold_remover3:FOLD_REMOVER|diff_operator_multi:DIFF|carrys[0][12]                                                                                                                                      ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|fold_remover3:FOLD_REMOVER|diff_operator_multi:DIFF|carrys[0][14]                                                                                                                                   ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[7][113]                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[7][154]                                                                          ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[7][116]                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[7][117]                                                                          ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[7][114]                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[7][117]                                                                          ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[7][111]                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[7][117]                                                                          ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[7][115]                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[7][117]                                                                          ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[7][104]                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[7][117]                                                                          ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[7][110]                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[7][117]                                                                          ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[7][112]                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[7][117]                                                                          ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[57]                          ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[1]                       ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[0]                       ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[57]                         ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]                      ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[1]                      ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]              ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[0]                      ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]              ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[57]                             ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]                          ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0..3]                         ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]                          ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg                                  ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]                          ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[1]                          ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]                  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[0]                          ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]                  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[57]               ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]            ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0..3]           ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]            ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg                    ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]            ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[1]            ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[0]            ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|last_channel[2]                                                                                                 ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|last_dest_id[0]                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rdata_fifo|mem[1][31]                                                                                                                  ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rdata_fifo|mem[1][33]                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rdata_fifo|mem[1][32]                                                                                                                  ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rdata_fifo|mem[1][33]                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rdata_fifo|mem[1][14]                                                                                                                  ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rdata_fifo|mem[1][33]                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rdata_fifo|mem[1][10]                                                                                                                  ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rdata_fifo|mem[1][33]                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rdata_fifo|mem[1][11]                                                                                                                  ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rdata_fifo|mem[1][33]                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rdata_fifo|mem[1][9]                                                                                                                   ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rdata_fifo|mem[1][33]                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rdata_fifo|mem[1][21]                                                                                                                  ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rdata_fifo|mem[1][33]                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rdata_fifo|mem[1][16]                                                                                                                  ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rdata_fifo|mem[1][33]                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rdata_fifo|mem[1][12]                                                                                                                  ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rdata_fifo|mem[1][33]                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rdata_fifo|mem[1][5]                                                                                                                   ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rdata_fifo|mem[1][33]                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rdata_fifo|mem[1][25]                                                                                                                  ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rdata_fifo|mem[1][33]                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rdata_fifo|mem[1][24]                                                                                                                  ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rdata_fifo|mem[1][33]                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rdata_fifo|mem[1][23]                                                                                                                  ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rdata_fifo|mem[1][33]                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rdata_fifo|mem[1][4]                                                                                                                   ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rdata_fifo|mem[1][33]                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rdata_fifo|mem[1][27]                                                                                                                  ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rdata_fifo|mem[1][30]                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rdata_fifo|mem[1][6]                                                                                                                   ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rdata_fifo|mem[1][30]                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rdata_fifo|mem[1][29]                                                                                                                  ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rdata_fifo|mem[1][30]                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rdata_fifo|mem[1][17]                                                                                                                  ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rdata_fifo|mem[1][28]                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rdata_fifo|mem[1][26]                                                                                                                  ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rdata_fifo|mem[1][28]                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rdata_fifo|mem[1][8]                                                                                                                   ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rdata_fifo|mem[1][28]                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rdata_fifo|mem[1][20]                                                                                                                  ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rdata_fifo|mem[1][28]                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rdata_fifo|mem[1][19]                                                                                                                  ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rdata_fifo|mem[1][28]                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rdata_fifo|mem[1][18]                                                                                                                  ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rdata_fifo|mem[1][28]                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rdata_fifo|mem[1][22]                                                                                                                  ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rdata_fifo|mem[1][28]                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rdata_fifo|mem[1][13]                                                                                                                  ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rdata_fifo|mem[1][15]                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rdata_fifo|mem[1][7]                                                                                                                   ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rdata_fifo|mem[1][15]                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem[1][86]                                                                                                                    ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem[1][87]                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_out_csr_agent_rdata_fifo|mem[1][31]                                                                                                                 ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_out_csr_agent_rdata_fifo|mem[1][33]                                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_out_csr_agent_rdata_fifo|mem[1][22]                                                                                                                 ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_out_csr_agent_rdata_fifo|mem[1][33]                                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_out_csr_agent_rdata_fifo|mem[1][20]                                                                                                                 ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_out_csr_agent_rdata_fifo|mem[1][33]                                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_out_csr_agent_rdata_fifo|mem[1][30]                                                                                                                 ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_out_csr_agent_rdata_fifo|mem[1][33]                                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_out_csr_agent_rdata_fifo|mem[1][17]                                                                                                                 ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_out_csr_agent_rdata_fifo|mem[1][33]                                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_out_csr_agent_rdata_fifo|mem[1][23]                                                                                                                 ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_out_csr_agent_rdata_fifo|mem[1][33]                                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_out_csr_agent_rdata_fifo|mem[1][25]                                                                                                                 ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_out_csr_agent_rdata_fifo|mem[1][33]                                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_out_csr_agent_rdata_fifo|mem[1][28]                                                                                                                 ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_out_csr_agent_rdata_fifo|mem[1][33]                                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_out_csr_agent_rdata_fifo|mem[1][15]                                                                                                                 ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_out_csr_agent_rdata_fifo|mem[1][33]                                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_out_csr_agent_rdata_fifo|mem[1][26]                                                                                                                 ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_out_csr_agent_rdata_fifo|mem[1][32]                                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_out_csr_agent_rdata_fifo|mem[1][16]                                                                                                                 ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_out_csr_agent_rdata_fifo|mem[1][32]                                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_out_csr_agent_rdata_fifo|mem[1][14]                                                                                                                 ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_out_csr_agent_rdata_fifo|mem[1][32]                                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_out_csr_agent_rdata_fifo|mem[1][19]                                                                                                                 ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_out_csr_agent_rdata_fifo|mem[1][32]                                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_out_csr_agent_rdata_fifo|mem[1][24]                                                                                                                 ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_out_csr_agent_rdata_fifo|mem[1][32]                                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_out_csr_agent_rdata_fifo|mem[1][18]                                                                                                                 ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_out_csr_agent_rdata_fifo|mem[1][32]                                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_out_csr_agent_rdata_fifo|mem[1][13]                                                                                                                 ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_out_csr_agent_rdata_fifo|mem[1][29]                                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_out_csr_agent_rdata_fifo|mem[1][27]                                                                                                                 ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_out_csr_agent_rdata_fifo|mem[1][29]                                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_out_csr_agent_rdata_fifo|mem[1][21]                                                                                                                 ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_out_csr_agent_rdata_fifo|mem[1][29]                                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][7]                                                                                                        ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][32]                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][23]                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][29]                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][16]                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][29]                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][6]                                                                                                        ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][28]                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][4]                                                                                                        ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][28]                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][25]                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][28]                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][1]                                                                                                        ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][26]                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][20]                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][26]                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][9]                                                                                                        ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][26]                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][2]                                                                                                        ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][21]                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][86]                                                                                                         ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][87]                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|burst_bytecount[0]                                                                                                     ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|burst_bytecount[1]                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[8,12,18,27]                                                                                   ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[31]                                                                                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[0,3,5,10,11,13..15,19,24]                                                                     ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[30]                                                                                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2]                     ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[128]                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]                     ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[127]                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]                     ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[126]                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[102]                   ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[105]                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[2]                 ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]         ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[1]                 ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]         ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[0]                 ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]         ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[1][64]                                                                                                            ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[1][65]                                                                                                         ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][1][2]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][4][0]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][1][11]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][1][10]                                                                                                                                                             ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][5][5]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][1][10]                                                                                                                                                             ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][6][3]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][1][10]                                                                                                                                                             ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][0][4]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][4][8]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][0][1]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][1][11]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][7][1]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][4][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|fold_remover3:FOLD_REMOVER|diff_operator_multi:DIFF|carrys[0][13]                                                                                                                                      ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|fold_remover3:FOLD_REMOVER|diff_operator_multi:DIFF|carrys[0][15]                                                                                                                                   ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rdata_fifo|mem[1][15]                                                                                                                  ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rdata_fifo|mem[1][33]                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rdata_fifo|mem[1][28]                                                                                                                  ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rdata_fifo|mem[1][30]                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_out_csr_agent_rdata_fifo|mem[1][29]                                                                                                                 ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_out_csr_agent_rdata_fifo|mem[1][32]                                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_out_csr_agent_rsp_fifo|mem[1][86]                                                                                                                   ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_out_csr_agent_rsp_fifo|mem[1][87]                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_out_agent_rsp_fifo|mem[1][86]                                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_out_agent_rsp_fifo|mem[1][87]                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_out_agent_rsp_fifo|mem[1][59]                                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_out_agent_rsp_fifo|mem[1][87]                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][28]                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][17]                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][12]                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][31]                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][8]                                                                                                        ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][31]                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][0]                                                                                                        ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][30]                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][24]                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][30]                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][19]                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][30]                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][18]                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][27]                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][22]                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][26]                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][10]                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][15]                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][13]                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][15]                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][14]                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][15]                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][5]                                                                                                        ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][11]                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][3]                                                                                                        ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][11]                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][57]                                                                                                         ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][60]                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][102]                                                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][105]                                                                                                          ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][1][10]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][4][0]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|fold_remover3:FOLD_REMOVER|diff_operator_multi:DIFF|carrys[0][14]                                                                                                                                      ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|fold_remover3:FOLD_REMOVER|diff_operator_multi:DIFF|carrys[0][15]                                                                                                                                   ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem[1][57]                                                                                                                    ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem[1][60]                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_out_csr_agent_rsp_fifo|mem[1][57]                                                                                                                   ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_out_csr_agent_rsp_fifo|mem[1][60]                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_out_agent_rdata_fifo|mem[1][32]                                                                                                                     ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_out_agent_rdata_fifo|mem[1][33]                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_out_agent_rsp_fifo|mem[1][57]                                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_out_agent_rsp_fifo|mem[1][60]                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][21]                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][27]                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][31]                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][11]                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][30]                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][15]                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][30]                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][26]                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][29]                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][59]                                                                                                         ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][87]                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_out_csr_agent_rdata_fifo|mem[1][32]                                                                                                                 ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_out_csr_agent_rdata_fifo|mem[1][33]                                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rdata_fifo|mem[1][30]                                                                                                                  ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rdata_fifo|mem[1][33]                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][86]                                                                                                         ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][59]                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][87]                                                                                                         ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][59]                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][60]                                                                                                         ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][57]                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_out_agent_rsp_fifo|mem[0][86]                                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_out_agent_rsp_fifo|mem[0][59]                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_out_agent_rsp_fifo|mem[0][87]                                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_out_agent_rsp_fifo|mem[0][59]                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_out_agent_rsp_fifo|mem[0][60]                                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_out_agent_rsp_fifo|mem[0][57]                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_out_csr_agent_rsp_fifo|mem[0][87]                                                                                                                   ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_out_csr_agent_rsp_fifo|mem[0][86]                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_out_csr_agent_rsp_fifo|mem[0][60]                                                                                                                   ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_out_csr_agent_rsp_fifo|mem[0][57]                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem[0][87]                                                                                                                    ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem[0][86]                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem[0][60]                                                                                                                    ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem[0][57]                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][21]                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][17]                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][25]                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][17]                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][28]                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][17]                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][2]                                                                                                        ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][17]                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][32]                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][17]                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][33]                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][17]                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][4]                                                                                                        ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][17]                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][6]                                                                                                        ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][17]                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][7]                                                                                                        ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][17]                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_out_agent_rdata_fifo|mem[0][33]                                                                                                                     ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_out_agent_rdata_fifo|mem[0][32]                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_out_csr_agent_rdata_fifo|mem[0][14]                                                                                                                 ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_out_csr_agent_rdata_fifo|mem[0][13]                                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_out_csr_agent_rdata_fifo|mem[0][15]                                                                                                                 ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_out_csr_agent_rdata_fifo|mem[0][13]                                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_out_csr_agent_rdata_fifo|mem[0][16]                                                                                                                 ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_out_csr_agent_rdata_fifo|mem[0][13]                                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_out_csr_agent_rdata_fifo|mem[0][17]                                                                                                                 ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_out_csr_agent_rdata_fifo|mem[0][13]                                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_out_csr_agent_rdata_fifo|mem[0][18]                                                                                                                 ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_out_csr_agent_rdata_fifo|mem[0][13]                                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_out_csr_agent_rdata_fifo|mem[0][19]                                                                                                                 ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_out_csr_agent_rdata_fifo|mem[0][13]                                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_out_csr_agent_rdata_fifo|mem[0][20]                                                                                                                 ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_out_csr_agent_rdata_fifo|mem[0][13]                                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_out_csr_agent_rdata_fifo|mem[0][21]                                                                                                                 ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_out_csr_agent_rdata_fifo|mem[0][13]                                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_out_csr_agent_rdata_fifo|mem[0][22]                                                                                                                 ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_out_csr_agent_rdata_fifo|mem[0][13]                                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_out_csr_agent_rdata_fifo|mem[0][23]                                                                                                                 ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_out_csr_agent_rdata_fifo|mem[0][13]                                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_out_csr_agent_rdata_fifo|mem[0][24]                                                                                                                 ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_out_csr_agent_rdata_fifo|mem[0][13]                                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_out_csr_agent_rdata_fifo|mem[0][25]                                                                                                                 ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_out_csr_agent_rdata_fifo|mem[0][13]                                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_out_csr_agent_rdata_fifo|mem[0][26]                                                                                                                 ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_out_csr_agent_rdata_fifo|mem[0][13]                                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_out_csr_agent_rdata_fifo|mem[0][27]                                                                                                                 ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_out_csr_agent_rdata_fifo|mem[0][13]                                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_out_csr_agent_rdata_fifo|mem[0][28]                                                                                                                 ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_out_csr_agent_rdata_fifo|mem[0][13]                                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_out_csr_agent_rdata_fifo|mem[0][29]                                                                                                                 ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_out_csr_agent_rdata_fifo|mem[0][13]                                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_out_csr_agent_rdata_fifo|mem[0][30]                                                                                                                 ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_out_csr_agent_rdata_fifo|mem[0][13]                                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_out_csr_agent_rdata_fifo|mem[0][31]                                                                                                                 ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_out_csr_agent_rdata_fifo|mem[0][13]                                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_out_csr_agent_rdata_fifo|mem[0][32]                                                                                                                 ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_out_csr_agent_rdata_fifo|mem[0][13]                                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_out_csr_agent_rdata_fifo|mem[0][33]                                                                                                                 ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_out_csr_agent_rdata_fifo|mem[0][13]                                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rdata_fifo|mem[0][11]                                                                                                                  ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rdata_fifo|mem[0][10]                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rdata_fifo|mem[0][12]                                                                                                                  ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rdata_fifo|mem[0][10]                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rdata_fifo|mem[0][13]                                                                                                                  ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rdata_fifo|mem[0][10]                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rdata_fifo|mem[0][14]                                                                                                                  ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rdata_fifo|mem[0][10]                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rdata_fifo|mem[0][15]                                                                                                                  ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rdata_fifo|mem[0][10]                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rdata_fifo|mem[0][16]                                                                                                                  ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rdata_fifo|mem[0][10]                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rdata_fifo|mem[0][17]                                                                                                                  ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rdata_fifo|mem[0][10]                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rdata_fifo|mem[0][18]                                                                                                                  ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rdata_fifo|mem[0][10]                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rdata_fifo|mem[0][19]                                                                                                                  ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rdata_fifo|mem[0][10]                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rdata_fifo|mem[0][20]                                                                                                                  ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rdata_fifo|mem[0][10]                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rdata_fifo|mem[0][21]                                                                                                                  ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rdata_fifo|mem[0][10]                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rdata_fifo|mem[0][22]                                                                                                                  ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rdata_fifo|mem[0][10]                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rdata_fifo|mem[0][23]                                                                                                                  ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rdata_fifo|mem[0][10]                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rdata_fifo|mem[0][24]                                                                                                                  ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rdata_fifo|mem[0][10]                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rdata_fifo|mem[0][25]                                                                                                                  ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rdata_fifo|mem[0][10]                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rdata_fifo|mem[0][26]                                                                                                                  ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rdata_fifo|mem[0][10]                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rdata_fifo|mem[0][27]                                                                                                                  ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rdata_fifo|mem[0][10]                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rdata_fifo|mem[0][28]                                                                                                                  ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rdata_fifo|mem[0][10]                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rdata_fifo|mem[0][29]                                                                                                                  ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rdata_fifo|mem[0][10]                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rdata_fifo|mem[0][30]                                                                                                                  ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rdata_fifo|mem[0][10]                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rdata_fifo|mem[0][31]                                                                                                                  ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rdata_fifo|mem[0][10]                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rdata_fifo|mem[0][32]                                                                                                                  ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rdata_fifo|mem[0][10]                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rdata_fifo|mem[0][33]                                                                                                                  ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rdata_fifo|mem[0][10]                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rdata_fifo|mem[0][4]                                                                                                                   ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rdata_fifo|mem[0][10]                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rdata_fifo|mem[0][5]                                                                                                                   ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rdata_fifo|mem[0][10]                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rdata_fifo|mem[0][6]                                                                                                                   ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rdata_fifo|mem[0][10]                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rdata_fifo|mem[0][7]                                                                                                                   ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rdata_fifo|mem[0][10]                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rdata_fifo|mem[0][8]                                                                                                                   ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rdata_fifo|mem[0][10]                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rdata_fifo|mem[0][9]                                                                                                                   ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rdata_fifo|mem[0][10]                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][10]                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][11]                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][13]                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][14]                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][15]                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][19]                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][24]                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][30]                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][3]                                                                                                        ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][5]                                                                                                        ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][1]                                                                                                        ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][16]                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][20]                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][16]                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][22]                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][16]                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][23]                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][16]                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][26]                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][16]                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][29]                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][16]                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][9]                                                                                                        ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][16]                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][18]                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][12]                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][27]                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][12]                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][31]                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][12]                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][8]                                                                                                        ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][12]                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][105]                                                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][102]                                                                                                          ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[0][65]                                                                                                            ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[0][64]                                                                                                         ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|response_status_reg[1]                                                                                         ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|response_status_reg[0]                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3]                          ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2]                          ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[4]                         ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4]              ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3]                         ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]              ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2]                         ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]              ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2]               ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[29]                   ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[29]        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[28]                   ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[28]        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[27]                   ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[27]        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[26]                   ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[26]        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[25]                   ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[25]        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[24]                   ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[24]        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[23]                   ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[23]        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[22]                   ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[22]        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[21]                   ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[21]        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[20]                   ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20]        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[19]                   ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19]        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[18]                   ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18]        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[17]                   ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17]        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[16]                   ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16]        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[15]                   ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15]        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[14]                   ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14]        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[13]                   ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13]        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[12]                   ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12]        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[11]                   ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11]        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[10]                   ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10]        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[9]                    ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9]         ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[8]                    ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8]         ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[7]                    ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7]         ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[6]                    ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6]         ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[5]                    ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5]         ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[4]                    ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4]         ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3]                    ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]         ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][110]                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][104]                                                                          ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][111]                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][104]                                                                          ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][112]                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][104]                                                                          ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][114]                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][104]                                                                          ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][115]                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][104]                                                                          ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][116]                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][104]                                                                          ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][117]                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][104]                                                                          ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][154]                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][113]                                                                          ;
; usf_top:USF_TOP|fifo_in_writedata[16..31]                                                                                                                                                                                                     ; Merged with usf_top:USF_TOP|fifo_in_writedata[15]                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[1][110]                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[1][104]                                                                          ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[1][111]                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[1][104]                                                                          ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[1][112]                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[1][104]                                                                          ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[1][114]                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[1][104]                                                                          ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[1][115]                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[1][104]                                                                          ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[1][116]                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[1][104]                                                                          ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[1][117]                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[1][104]                                                                          ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[1][154]                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[1][113]                                                                          ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[2][110]                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[2][104]                                                                          ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[2][111]                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[2][104]                                                                          ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[2][112]                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[2][104]                                                                          ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[2][114]                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[2][104]                                                                          ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[2][115]                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[2][104]                                                                          ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[2][116]                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[2][104]                                                                          ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[2][117]                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[2][104]                                                                          ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[2][154]                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[2][113]                                                                          ;
; usf_top:USF_TOP|usf_recovery_multi:USF|fold_remover3:FOLD_REMOVER|out_extended[18][13]                                                                                                                                                        ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|fold_remover3:FOLD_REMOVER|out_extended[18][12]                                                                                                                                                     ;
; usf_top:USF_TOP|usf_recovery_multi:USF|fold_remover3:FOLD_REMOVER|out_extended[18][14]                                                                                                                                                        ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|fold_remover3:FOLD_REMOVER|out_extended[18][12]                                                                                                                                                     ;
; usf_top:USF_TOP|usf_recovery_multi:USF|fold_remover3:FOLD_REMOVER|out_extended[18][15]                                                                                                                                                        ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|fold_remover3:FOLD_REMOVER|out_extended[18][12]                                                                                                                                                     ;
; usf_top:USF_TOP|usf_recovery_multi:USF|fold_remover3:FOLD_REMOVER|out_extended[17][13]                                                                                                                                                        ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|fold_remover3:FOLD_REMOVER|out_extended[17][12]                                                                                                                                                     ;
; usf_top:USF_TOP|usf_recovery_multi:USF|fold_remover3:FOLD_REMOVER|out_extended[17][14]                                                                                                                                                        ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|fold_remover3:FOLD_REMOVER|out_extended[17][12]                                                                                                                                                     ;
; usf_top:USF_TOP|usf_recovery_multi:USF|fold_remover3:FOLD_REMOVER|out_extended[17][15]                                                                                                                                                        ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|fold_remover3:FOLD_REMOVER|out_extended[17][12]                                                                                                                                                     ;
; usf_top:USF_TOP|usf_recovery_multi:USF|fold_remover3:FOLD_REMOVER|out_extended[16][13]                                                                                                                                                        ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|fold_remover3:FOLD_REMOVER|out_extended[16][12]                                                                                                                                                     ;
; usf_top:USF_TOP|usf_recovery_multi:USF|fold_remover3:FOLD_REMOVER|out_extended[16][14]                                                                                                                                                        ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|fold_remover3:FOLD_REMOVER|out_extended[16][12]                                                                                                                                                     ;
; usf_top:USF_TOP|usf_recovery_multi:USF|fold_remover3:FOLD_REMOVER|out_extended[16][15]                                                                                                                                                        ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|fold_remover3:FOLD_REMOVER|out_extended[16][12]                                                                                                                                                     ;
; usf_top:USF_TOP|usf_recovery_multi:USF|fold_remover3:FOLD_REMOVER|out_extended[15][13]                                                                                                                                                        ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|fold_remover3:FOLD_REMOVER|out_extended[15][12]                                                                                                                                                     ;
; usf_top:USF_TOP|usf_recovery_multi:USF|fold_remover3:FOLD_REMOVER|out_extended[15][14]                                                                                                                                                        ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|fold_remover3:FOLD_REMOVER|out_extended[15][12]                                                                                                                                                     ;
; usf_top:USF_TOP|usf_recovery_multi:USF|fold_remover3:FOLD_REMOVER|out_extended[15][15]                                                                                                                                                        ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|fold_remover3:FOLD_REMOVER|out_extended[15][12]                                                                                                                                                     ;
; usf_top:USF_TOP|usf_recovery_multi:USF|fold_remover3:FOLD_REMOVER|out_extended[14][13]                                                                                                                                                        ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|fold_remover3:FOLD_REMOVER|out_extended[14][12]                                                                                                                                                     ;
; usf_top:USF_TOP|usf_recovery_multi:USF|fold_remover3:FOLD_REMOVER|out_extended[14][14]                                                                                                                                                        ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|fold_remover3:FOLD_REMOVER|out_extended[14][12]                                                                                                                                                     ;
; usf_top:USF_TOP|usf_recovery_multi:USF|fold_remover3:FOLD_REMOVER|out_extended[14][15]                                                                                                                                                        ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|fold_remover3:FOLD_REMOVER|out_extended[14][12]                                                                                                                                                     ;
; usf_top:USF_TOP|usf_recovery_multi:USF|fold_remover3:FOLD_REMOVER|out_extended[13][13]                                                                                                                                                        ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|fold_remover3:FOLD_REMOVER|out_extended[13][12]                                                                                                                                                     ;
; usf_top:USF_TOP|usf_recovery_multi:USF|fold_remover3:FOLD_REMOVER|out_extended[13][14]                                                                                                                                                        ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|fold_remover3:FOLD_REMOVER|out_extended[13][12]                                                                                                                                                     ;
; usf_top:USF_TOP|usf_recovery_multi:USF|fold_remover3:FOLD_REMOVER|out_extended[13][15]                                                                                                                                                        ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|fold_remover3:FOLD_REMOVER|out_extended[13][12]                                                                                                                                                     ;
; usf_top:USF_TOP|usf_recovery_multi:USF|fold_remover3:FOLD_REMOVER|out_extended[12][13]                                                                                                                                                        ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|fold_remover3:FOLD_REMOVER|out_extended[12][12]                                                                                                                                                     ;
; usf_top:USF_TOP|usf_recovery_multi:USF|fold_remover3:FOLD_REMOVER|out_extended[12][14]                                                                                                                                                        ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|fold_remover3:FOLD_REMOVER|out_extended[12][12]                                                                                                                                                     ;
; usf_top:USF_TOP|usf_recovery_multi:USF|fold_remover3:FOLD_REMOVER|out_extended[12][15]                                                                                                                                                        ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|fold_remover3:FOLD_REMOVER|out_extended[12][12]                                                                                                                                                     ;
; usf_top:USF_TOP|usf_recovery_multi:USF|fold_remover3:FOLD_REMOVER|out_extended[11][13]                                                                                                                                                        ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|fold_remover3:FOLD_REMOVER|out_extended[11][12]                                                                                                                                                     ;
; usf_top:USF_TOP|usf_recovery_multi:USF|fold_remover3:FOLD_REMOVER|out_extended[11][14]                                                                                                                                                        ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|fold_remover3:FOLD_REMOVER|out_extended[11][12]                                                                                                                                                     ;
; usf_top:USF_TOP|usf_recovery_multi:USF|fold_remover3:FOLD_REMOVER|out_extended[11][15]                                                                                                                                                        ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|fold_remover3:FOLD_REMOVER|out_extended[11][12]                                                                                                                                                     ;
; usf_top:USF_TOP|usf_recovery_multi:USF|fold_remover3:FOLD_REMOVER|out_extended[10][13]                                                                                                                                                        ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|fold_remover3:FOLD_REMOVER|out_extended[10][12]                                                                                                                                                     ;
; usf_top:USF_TOP|usf_recovery_multi:USF|fold_remover3:FOLD_REMOVER|out_extended[10][14]                                                                                                                                                        ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|fold_remover3:FOLD_REMOVER|out_extended[10][12]                                                                                                                                                     ;
; usf_top:USF_TOP|usf_recovery_multi:USF|fold_remover3:FOLD_REMOVER|out_extended[10][15]                                                                                                                                                        ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|fold_remover3:FOLD_REMOVER|out_extended[10][12]                                                                                                                                                     ;
; usf_top:USF_TOP|usf_recovery_multi:USF|fold_remover3:FOLD_REMOVER|out_extended[9][13]                                                                                                                                                         ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|fold_remover3:FOLD_REMOVER|out_extended[9][12]                                                                                                                                                      ;
; usf_top:USF_TOP|usf_recovery_multi:USF|fold_remover3:FOLD_REMOVER|out_extended[9][14]                                                                                                                                                         ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|fold_remover3:FOLD_REMOVER|out_extended[9][12]                                                                                                                                                      ;
; usf_top:USF_TOP|usf_recovery_multi:USF|fold_remover3:FOLD_REMOVER|out_extended[9][15]                                                                                                                                                         ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|fold_remover3:FOLD_REMOVER|out_extended[9][12]                                                                                                                                                      ;
; usf_top:USF_TOP|usf_recovery_multi:USF|fold_remover3:FOLD_REMOVER|out_extended[8][13]                                                                                                                                                         ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|fold_remover3:FOLD_REMOVER|out_extended[8][12]                                                                                                                                                      ;
; usf_top:USF_TOP|usf_recovery_multi:USF|fold_remover3:FOLD_REMOVER|out_extended[8][14]                                                                                                                                                         ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|fold_remover3:FOLD_REMOVER|out_extended[8][12]                                                                                                                                                      ;
; usf_top:USF_TOP|usf_recovery_multi:USF|fold_remover3:FOLD_REMOVER|out_extended[8][15]                                                                                                                                                         ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|fold_remover3:FOLD_REMOVER|out_extended[8][12]                                                                                                                                                      ;
; usf_top:USF_TOP|usf_recovery_multi:USF|fold_remover3:FOLD_REMOVER|out_extended[7][13]                                                                                                                                                         ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|fold_remover3:FOLD_REMOVER|out_extended[7][12]                                                                                                                                                      ;
; usf_top:USF_TOP|usf_recovery_multi:USF|fold_remover3:FOLD_REMOVER|out_extended[7][14]                                                                                                                                                         ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|fold_remover3:FOLD_REMOVER|out_extended[7][12]                                                                                                                                                      ;
; usf_top:USF_TOP|usf_recovery_multi:USF|fold_remover3:FOLD_REMOVER|out_extended[7][15]                                                                                                                                                         ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|fold_remover3:FOLD_REMOVER|out_extended[7][12]                                                                                                                                                      ;
; usf_top:USF_TOP|usf_recovery_multi:USF|fold_remover3:FOLD_REMOVER|out_extended[6][13]                                                                                                                                                         ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|fold_remover3:FOLD_REMOVER|out_extended[6][12]                                                                                                                                                      ;
; usf_top:USF_TOP|usf_recovery_multi:USF|fold_remover3:FOLD_REMOVER|out_extended[6][14]                                                                                                                                                         ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|fold_remover3:FOLD_REMOVER|out_extended[6][12]                                                                                                                                                      ;
; usf_top:USF_TOP|usf_recovery_multi:USF|fold_remover3:FOLD_REMOVER|out_extended[6][15]                                                                                                                                                         ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|fold_remover3:FOLD_REMOVER|out_extended[6][12]                                                                                                                                                      ;
; usf_top:USF_TOP|usf_recovery_multi:USF|fold_remover3:FOLD_REMOVER|out_extended[5][13]                                                                                                                                                         ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|fold_remover3:FOLD_REMOVER|out_extended[5][12]                                                                                                                                                      ;
; usf_top:USF_TOP|usf_recovery_multi:USF|fold_remover3:FOLD_REMOVER|out_extended[5][14]                                                                                                                                                         ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|fold_remover3:FOLD_REMOVER|out_extended[5][12]                                                                                                                                                      ;
; usf_top:USF_TOP|usf_recovery_multi:USF|fold_remover3:FOLD_REMOVER|out_extended[5][15]                                                                                                                                                         ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|fold_remover3:FOLD_REMOVER|out_extended[5][12]                                                                                                                                                      ;
; usf_top:USF_TOP|usf_recovery_multi:USF|fold_remover3:FOLD_REMOVER|out_extended[4][13]                                                                                                                                                         ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|fold_remover3:FOLD_REMOVER|out_extended[4][12]                                                                                                                                                      ;
; usf_top:USF_TOP|usf_recovery_multi:USF|fold_remover3:FOLD_REMOVER|out_extended[4][14]                                                                                                                                                         ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|fold_remover3:FOLD_REMOVER|out_extended[4][12]                                                                                                                                                      ;
; usf_top:USF_TOP|usf_recovery_multi:USF|fold_remover3:FOLD_REMOVER|out_extended[4][15]                                                                                                                                                         ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|fold_remover3:FOLD_REMOVER|out_extended[4][12]                                                                                                                                                      ;
; usf_top:USF_TOP|usf_recovery_multi:USF|fold_remover3:FOLD_REMOVER|out_extended[3][13]                                                                                                                                                         ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|fold_remover3:FOLD_REMOVER|out_extended[3][12]                                                                                                                                                      ;
; usf_top:USF_TOP|usf_recovery_multi:USF|fold_remover3:FOLD_REMOVER|out_extended[3][14]                                                                                                                                                         ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|fold_remover3:FOLD_REMOVER|out_extended[3][12]                                                                                                                                                      ;
; usf_top:USF_TOP|usf_recovery_multi:USF|fold_remover3:FOLD_REMOVER|out_extended[3][15]                                                                                                                                                         ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|fold_remover3:FOLD_REMOVER|out_extended[3][12]                                                                                                                                                      ;
; usf_top:USF_TOP|usf_recovery_multi:USF|fold_remover3:FOLD_REMOVER|out_extended[2][13]                                                                                                                                                         ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|fold_remover3:FOLD_REMOVER|out_extended[2][12]                                                                                                                                                      ;
; usf_top:USF_TOP|usf_recovery_multi:USF|fold_remover3:FOLD_REMOVER|out_extended[2][14]                                                                                                                                                         ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|fold_remover3:FOLD_REMOVER|out_extended[2][12]                                                                                                                                                      ;
; usf_top:USF_TOP|usf_recovery_multi:USF|fold_remover3:FOLD_REMOVER|out_extended[2][15]                                                                                                                                                         ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|fold_remover3:FOLD_REMOVER|out_extended[2][12]                                                                                                                                                      ;
; usf_top:USF_TOP|usf_recovery_multi:USF|fold_remover3:FOLD_REMOVER|out_extended[1][13]                                                                                                                                                         ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|fold_remover3:FOLD_REMOVER|out_extended[1][12]                                                                                                                                                      ;
; usf_top:USF_TOP|usf_recovery_multi:USF|fold_remover3:FOLD_REMOVER|out_extended[1][14]                                                                                                                                                         ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|fold_remover3:FOLD_REMOVER|out_extended[1][12]                                                                                                                                                      ;
; usf_top:USF_TOP|usf_recovery_multi:USF|fold_remover3:FOLD_REMOVER|out_extended[1][15]                                                                                                                                                         ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|fold_remover3:FOLD_REMOVER|out_extended[1][12]                                                                                                                                                      ;
; usf_top:USF_TOP|usf_recovery_multi:USF|fold_remover3:FOLD_REMOVER|out_extended[0][13]                                                                                                                                                         ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|fold_remover3:FOLD_REMOVER|out_extended[0][12]                                                                                                                                                      ;
; usf_top:USF_TOP|usf_recovery_multi:USF|fold_remover3:FOLD_REMOVER|out_extended[0][14]                                                                                                                                                         ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|fold_remover3:FOLD_REMOVER|out_extended[0][12]                                                                                                                                                      ;
; usf_top:USF_TOP|usf_recovery_multi:USF|fold_remover3:FOLD_REMOVER|out_extended[0][15]                                                                                                                                                         ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|fold_remover3:FOLD_REMOVER|out_extended[0][12]                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[3][110]                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[3][104]                                                                          ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[3][111]                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[3][104]                                                                          ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[3][112]                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[3][104]                                                                          ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[3][114]                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[3][104]                                                                          ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[3][115]                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[3][104]                                                                          ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[3][116]                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[3][104]                                                                          ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[3][117]                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[3][104]                                                                          ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[3][154]                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[3][113]                                                                          ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[4][110]                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[4][104]                                                                          ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[4][111]                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[4][104]                                                                          ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[4][112]                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[4][104]                                                                          ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[4][114]                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[4][104]                                                                          ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[4][115]                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[4][104]                                                                          ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[4][116]                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[4][104]                                                                          ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[4][117]                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[4][104]                                                                          ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[4][154]                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[4][113]                                                                          ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[5][110]                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[5][104]                                                                          ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[5][111]                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[5][104]                                                                          ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[5][112]                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[5][104]                                                                          ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[5][114]                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[5][104]                                                                          ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[5][115]                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[5][104]                                                                          ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[5][116]                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[5][104]                                                                          ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[5][117]                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[5][104]                                                                          ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[5][154]                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[5][113]                                                                          ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][10]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][11]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][1]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][2]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][3]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][4]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][5]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][6]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][7]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][8]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][9]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][10][0]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][10][10]                                                                                                                                                               ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][10][11]                                                                                                                                                               ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][10][1]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][10][2]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][10][3]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][10][4]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][10][5]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][10][6]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][10][7]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][10][8]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][10][9]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][11][0]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][11][10]                                                                                                                                                               ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][11][11]                                                                                                                                                               ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][11][1]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][11][2]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][11][3]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][11][4]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][11][5]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][11][6]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][11][7]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][11][8]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][11][9]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][12][0]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][12][10]                                                                                                                                                               ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][12][11]                                                                                                                                                               ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][12][1]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][12][2]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][12][3]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][12][4]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][12][5]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][12][6]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][12][7]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][12][8]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][12][9]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][13][0]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][13][10]                                                                                                                                                               ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][13][11]                                                                                                                                                               ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][13][1]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][13][2]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][13][3]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][13][4]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][13][5]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][13][6]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][13][7]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][13][8]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][13][9]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][14][0]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][14][10]                                                                                                                                                               ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][14][11]                                                                                                                                                               ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][14][1]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][14][2]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][14][3]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][14][4]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][14][5]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][14][6]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][14][7]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][14][8]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][14][9]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][15][0]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][15][10]                                                                                                                                                               ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][15][11]                                                                                                                                                               ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][15][1]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][15][2]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][15][3]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][15][4]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][15][5]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][15][6]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][15][7]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][15][8]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][15][9]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][16][0]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][16][10]                                                                                                                                                               ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][16][11]                                                                                                                                                               ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][16][1]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][16][2]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][16][3]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][16][4]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][16][5]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][16][6]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][16][7]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][16][8]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][16][9]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][17][0]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][17][10]                                                                                                                                                               ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][17][11]                                                                                                                                                               ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][17][1]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][17][2]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][17][3]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][17][4]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][17][5]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][17][6]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][17][7]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][17][8]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][17][9]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][18][0]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][18][10]                                                                                                                                                               ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][18][11]                                                                                                                                                               ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][18][1]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][18][2]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][18][3]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][18][4]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][18][5]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][18][6]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][18][7]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][18][8]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][18][9]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][1][0]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][1][10]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][1][11]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][1][1]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][1][2]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][1][3]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][1][4]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][1][5]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][1][6]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][1][7]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][1][8]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][1][9]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][2][0]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][2][10]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][2][11]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][2][1]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][2][2]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][2][3]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][2][4]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][2][5]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][2][6]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][2][7]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][2][8]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][2][9]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][3][0]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][3][10]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][3][11]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][3][1]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][3][2]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][3][3]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][3][4]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][3][5]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][3][6]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][3][7]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][3][8]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][3][9]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][4][0]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][4][10]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][4][11]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][4][1]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][4][2]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][4][3]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][4][4]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][4][5]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][4][6]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][4][7]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][4][8]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][4][9]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][5][0]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][5][10]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][5][11]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][5][1]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][5][2]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][5][3]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][5][4]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][5][5]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][5][6]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][5][7]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][5][8]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][5][9]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][6][0]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][6][10]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][6][11]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][6][1]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][6][2]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][6][3]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][6][4]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][6][5]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][6][6]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][6][7]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][6][8]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][6][9]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][7][0]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][7][10]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][7][11]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][7][1]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][7][2]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][7][3]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][7][4]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][7][5]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][7][6]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][7][7]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][7][8]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][7][9]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][8][0]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][8][10]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][8][11]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][8][1]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][8][2]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][8][3]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][8][4]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][8][5]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][8][6]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][8][7]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][8][8]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][8][9]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][9][0]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][9][10]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][9][11]                                                                                                                                                                ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][9][1]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][9][2]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][9][3]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][9][4]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][9][5]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][9][6]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][9][7]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][9][8]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][9][9]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[6][110]                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[6][104]                                                                          ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[6][111]                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[6][104]                                                                          ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[6][112]                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[6][104]                                                                          ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[6][114]                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[6][104]                                                                          ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[6][115]                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[6][104]                                                                          ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[6][116]                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[6][104]                                                                          ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[6][117]                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[6][104]                                                                          ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[6][154]                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[6][113]                                                                          ;
; usf_top:USF_TOP|usf_recovery_multi:USF|diff_operator_multi:DIFF|carrys[0][13]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|diff_operator_multi:DIFF|carrys[0][12]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|diff_operator_multi:DIFF|carrys[0][14]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|diff_operator_multi:DIFF|carrys[0][12]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|diff_operator_multi:DIFF|carrys[0][15]                                                                                                                                                                 ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|diff_operator_multi:DIFF|carrys[0][12]                                                                                                                                                              ;
; usf_top:USF_TOP|usf_recovery_multi:USF|fold_remover3:FOLD_REMOVER|set[0]                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|antidiff_operator_multi:ANTIDIFF|counter_column[2]                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|antidiff_operator_multi:ANTIDIFF|counter_column[2]                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][0][0]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][0][0]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][0][0]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; usf_top:USF_TOP|usf_recovery_multi:USF|fold_remover3:FOLD_REMOVER|diff_operator_multi:DIFF|counter[1]                                                                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                 ;
; usf_top:USF_TOP|usf_recovery_multi:USF|fold_remover3:FOLD_REMOVER|diff_operator_multi:DIFF|counter[0]                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[8]         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                               ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0,1]       ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][108]                                                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][110]                                                                                                          ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][109]                                                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][110]                                                                                                          ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rdata_fifo|mem[1][33]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_out_csr_agent_rdata_fifo|mem[1][33]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_out_agent_rdata_fifo|mem[1][33]                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][33]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][135]                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rdata_fifo|mem[0][10]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_out_csr_agent_rdata_fifo|mem[0][13]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_out_agent_rdata_fifo|mem[0][32]                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][17]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][135]                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][110]                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][110]                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][109]                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][108]                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|byte_cnt_reg[0,1]                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0,1]       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0]               ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]            ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0]               ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]            ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0]              ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]           ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0]              ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]           ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0]                  ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0]                  ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0]    ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1] ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0]    ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1] ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem[1][63]                                                                                                                    ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem[1][64]                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_out_csr_agent_rsp_fifo|mem[1][63]                                                                                                                   ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_out_csr_agent_rsp_fifo|mem[1][64]                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_out_agent_rsp_fifo|mem[1][63]                                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_out_agent_rsp_fifo|mem[1][64]                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][63]                                                                                                         ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][64]                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem[1][87]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_out_csr_agent_rsp_fifo|mem[1][87]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_out_agent_rsp_fifo|mem[1][87]                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][87]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|burst_bytecount[1]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem[0][86]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_out_csr_agent_rsp_fifo|mem[0][86]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_out_agent_rsp_fifo|mem[0][59]                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][59]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem[1][64]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_out_csr_agent_rsp_fifo|mem[1][64]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_out_agent_rsp_fifo|mem[1][64]                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][64]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem[0][63]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_out_csr_agent_rsp_fifo|mem[0][64]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_out_csr_agent_rsp_fifo|mem[0][63]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_out_agent_rsp_fifo|mem[0][64]                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_out_agent_rsp_fifo|mem[0][63]                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][64]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][63]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_003|share_count_zero_flag                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_002|share_count_zero_flag                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|share_count_zero_flag                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                               ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_003|share_count[0]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_002|share_count[0]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|share_count[0]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux|share_count[0]                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[1][65]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[0][64]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|response_status_reg[0]                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4..29]                                         ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4..20]              ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4..6]            ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5..20]             ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[5,6]            ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2..20]                 ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2..6]               ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3..20]   ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3..6] ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[17..20]                                            ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6]                      ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6..20]                  ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5]                      ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5]                      ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]                      ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]                      ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6]                     ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6..20]                 ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5]                     ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5]                     ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6]                         ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6..20]                     ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5]                         ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5]                         ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]                         ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]                         ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]                         ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3]                         ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2]                         ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2]                         ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6]           ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6..20]       ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5]           ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5]           ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]           ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]           ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]           ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3]           ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[9,10]                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor|burst_uncompress_byte_counter[0,1]                                 ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor|burst_uncompress_byte_counter[2]                                ;
; soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_packets_to_bytes:p2b|channel_needs_esc                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_packets_to_bytes:p2b|channel_escaped                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                            ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|GREATER_A[29]                                                                                                                                       ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|GREATER_A[28]                                                                                                                                    ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|MULT_A[29]                                                                                                                                          ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|MULT_A[28]                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[7][117]                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][105]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[6][104]                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][105]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[5][104]                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][105]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[4][104]                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][105]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[3][104]                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][105]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[2][104]                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][105]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[1][104]                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][105]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][104]                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][105]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|GREATER_A[29]                                                                                                                                       ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|GREATER_A[28]                                                                                                                                    ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|MULT_A[29]                                                                                                                                          ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|MULT_A[28]                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][101]                                                                                                             ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][100]                                                                                                             ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][99]                                                                                                              ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][98]                                                                                                              ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][97]                                                                                                              ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][96]                                                                                                              ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][95]                                                                                                              ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][94]                                                                                                              ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][93]                                                                                                              ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][92]                                                                                                              ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][91]                                                                                                              ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][90]                                                                                                              ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][89]                                                                                                              ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][88]                                                                                                              ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][87]                                                                                                              ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][86]                                                                                                              ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][85]                                                                                                              ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][84]                                                                                                              ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][83]                                                                                                              ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][82]                                                                                                              ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][81]                                                                                                              ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][80]                                                                                                              ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][79]                                                                                                              ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][78]                                                                                                              ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][77]                                                                                                              ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][76]                                                                                                              ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][125]                                                                                                             ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][124]                                                                                                             ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][123]                                                                                                             ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][122]                                                                                                             ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][121]                                                                                                             ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor|burst_uncompress_busy                                              ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor|burst_uncompress_byte_counter[2..8]                                ; Lost fanout                                                                                                                                                                                                                                            ;
; altera_edge_detector:pulse_debug_reset|state.IDLE                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                            ;
; altera_edge_detector:pulse_warm_reset|state.IDLE                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                            ;
; altera_edge_detector:pulse_cold_reset|state.IDLE                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                            ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|state~6                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                            ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|state~7                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state~6                    ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state~7                    ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~20                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~21                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~22                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~23                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                          ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:fifo_0_out_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                        ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:fifo_0_out_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                     ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:fifo_0_out_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                    ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:fifo_0_out_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:button_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                     ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:button_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:fifo_0_out_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:fifo_0_out_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:button_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_almostfull_threshold_register[12]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_almostempty_threshold_register[12]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[12]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_0_out_csr_translator|av_readdata_pre[12]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; usf_top:USF_TOP|usf_recovery_multi:USF|fold_remover3:FOLD_REMOVER|diff_operator_multi:DIFF|carrys[0][11]                                                                                                                                      ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|fold_remover3:FOLD_REMOVER|diff_operator_multi:DIFF|carrys[0][15]                                                                                                                                   ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|GREATER_A[28]                                                                                                                                       ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|GREATER_A[27]                                                                                                                                    ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|MULT_A[28]                                                                                                                                          ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|MULT_A[27]                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,1]                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; usf_top:USF_TOP|usf_recovery_multi:USF|diff_operator_multi:DIFF|counter[3]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16..29]       ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[29]               ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[29]                                                   ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|address_reg[29]                                                                                                ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[28]               ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[28]                                                   ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|address_reg[28]                                                                                                ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[27]               ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[27]                                                   ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|address_reg[27]                                                                                                ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[26]               ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[26]                                                   ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|address_reg[26]                                                                                                ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[25]               ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[25]                                                   ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|address_reg[25]                                                                                                ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[24]               ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[24]                                                   ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|address_reg[24]                                                                                                ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[23]               ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[23]                                                   ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|address_reg[23]                                                                                                ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[22]               ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[22]                                                   ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|address_reg[22]                                                                                                ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[21]               ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[21]                                                   ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|address_reg[21]                                                                                                ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20]               ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[20]                                                   ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|address_reg[20]                                                                                                ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19]               ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[19]                                                   ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|address_reg[19]                                                                                                ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18]               ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[18]                                                   ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|address_reg[18]                                                                                                ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17]               ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[17]                                                   ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|address_reg[17]                                                                                                ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16]               ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[16]                                                   ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|address_reg[16]                                                                                                ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[128]                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4..7]      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|antidiff_delay[5]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][114]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_out_agent_rsp_fifo|mem[1][114]                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][114]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_out_agent_rsp_fifo|mem[0][114]                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|GREATER_A[28]                                                                                                                                       ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|GREATER_A[27]                                                                                                                                    ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|MULT_A[28]                                                                                                                                          ; Merged with usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|MULT_A[27]                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|byte_cnt_reg[2]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0..2]                           ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0,1]                   ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]                         ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1]                         ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]                         ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0]                         ; Lost fanout                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0,1]                ; Lost fanout                                                                                                                                                                                                                                            ;
; Total Number of Removed Registers = 2366                                                                                                                                                                                                      ;                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                            ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_use_reg                                                                                             ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],                           ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in      ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                           ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                           ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                           ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][139],                                                                         ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][139],                                                                         ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][139],                                                                         ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][139],                                                                         ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][139],                                                                         ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][139],                                                                         ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_endofpacket,                                                                                       ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_data_field[31],                                                                                    ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_data_field[30],                                                                                    ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_data_field[29],                                                                                    ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_data_field[28],                                                                                    ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_data_field[27],                                                                                    ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_data_field[26],                                                                                    ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_data_field[25],                                                                                    ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_data_field[24],                                                                                    ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_data_field[23],                                                                                    ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_data_field[22],                                                                                    ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_data_field[21],                                                                                    ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_data_field[20],                                                                                    ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_data_field[19],                                                                                    ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_data_field[18],                                                                                    ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_data_field[17],                                                                                    ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_data_field[16],                                                                                    ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_data_field[15],                                                                                    ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_data_field[14],                                                                                    ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_data_field[13],                                                                                    ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_data_field[12],                                                                                    ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_data_field[11],                                                                                    ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_data_field[10],                                                                                    ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_data_field[9],                                                                                     ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_data_field[8],                                                                                     ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_data_field[7],                                                                                     ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_data_field[6],                                                                                     ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_data_field[5],                                                                                     ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_data_field[4],                                                                                     ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_data_field[3],                                                                                     ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_data_field[2],                                                                                     ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_data_field[1],                                                                                     ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_data_field[0],                                                                                     ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_byteen_field[3],                                                                                   ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_byteen_field[2],                                                                                   ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_byteen_field[1],                                                                                   ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_byteen_field[0],                                                                                   ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_address_field[31],                                                                                 ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_address_field[30],                                                                                 ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_address_field[29],                                                                                 ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_address_field[28],                                                                                 ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_address_field[27],                                                                                 ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_address_field[26],                                                                                 ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_address_field[25],                                                                                 ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_address_field[24],                                                                                 ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_address_field[23],                                                                                 ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_address_field[22],                                                                                 ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_address_field[21],                                                                                 ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_address_field[20],                                                                                 ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_address_field[19],                                                                                 ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_address_field[18],                                                                                 ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_address_field[17],                                                                                 ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_address_field[16],                                                                                 ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_address_field[15],                                                                                 ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_address_field[14],                                                                                 ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_address_field[13],                                                                                 ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_address_field[12],                                                                                 ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_address_field[11],                                                                                 ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_address_field[10],                                                                                 ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_address_field[9],                                                                                  ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_address_field[8],                                                                                  ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_address_field[7],                                                                                  ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_address_field[6],                                                                                  ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_address_field[5],                                                                                  ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_address_field[4],                                                                                  ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_address_field[3],                                                                                  ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_address_field[2],                                                                                  ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_address_field[1],                                                                                  ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_address_field[0],                                                                                  ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_byte_cnt_field[7],                                                                                 ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_byte_cnt_field[4],                                                                                 ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_byte_cnt_field[3],                                                                                 ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_byte_cnt_field[2],                                                                                 ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_byte_cnt_field[1],                                                                                 ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_cmpr_read,                                                                                         ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_last_field[76],                                                                                    ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_last_field[75],                                                                                    ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_last_field[74],                                                                                    ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_last_field[73],                                                                                    ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_last_field[72],                                                                                    ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_last_field[71],                                                                                    ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_last_field[70],                                                                                    ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_last_field[67],                                                                                    ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_last_field[63],                                                                                    ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_last_field[62],                                                                                    ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_last_field[61],                                                                                    ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_last_field[60],                                                                                    ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_last_field[59],                                                                                    ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_last_field[34],                                                                                    ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_last_field[33],                                                                                    ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_burst_size[2],                                                                                     ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_burst_size[1],                                                                                     ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_burst_size[0],                                                                                     ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_out_lock_field,                                                                                    ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_burst_type_field[1],                                                                               ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_burst_type_field[0],                                                                               ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][139],                                                                         ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][105],                                                                         ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][105],                                                                         ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][105],                                                                         ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][105],                                                                         ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][105],                                                                         ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][105],                                                                         ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][105],                                                                         ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][105]                                                                          ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_use_reg                                                                                                ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6],                              ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in      ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],                              ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                              ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                              ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_endofpacket,                                                                                          ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_data_field[63],                                                                                       ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_data_field[62],                                                                                       ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_data_field[61],                                                                                       ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_data_field[60],                                                                                       ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_data_field[59],                                                                                       ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_data_field[58],                                                                                       ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_data_field[57],                                                                                       ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_data_field[56],                                                                                       ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_data_field[55],                                                                                       ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_data_field[54],                                                                                       ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_data_field[53],                                                                                       ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_data_field[52],                                                                                       ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_data_field[51],                                                                                       ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_data_field[50],                                                                                       ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_data_field[49],                                                                                       ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_data_field[48],                                                                                       ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_data_field[47],                                                                                       ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_data_field[46],                                                                                       ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_data_field[45],                                                                                       ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_data_field[44],                                                                                       ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_data_field[43],                                                                                       ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_data_field[42],                                                                                       ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_data_field[41],                                                                                       ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_data_field[40],                                                                                       ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_data_field[39],                                                                                       ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_data_field[38],                                                                                       ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_data_field[37],                                                                                       ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_data_field[36],                                                                                       ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_data_field[35],                                                                                       ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_data_field[34],                                                                                       ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_data_field[33],                                                                                       ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_data_field[32],                                                                                       ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_data_field[31],                                                                                       ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_data_field[30],                                                                                       ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_data_field[29],                                                                                       ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_data_field[28],                                                                                       ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_data_field[27],                                                                                       ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_data_field[26],                                                                                       ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_data_field[25],                                                                                       ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_data_field[24],                                                                                       ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_data_field[23],                                                                                       ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_data_field[22],                                                                                       ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_data_field[21],                                                                                       ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_data_field[20],                                                                                       ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_data_field[19],                                                                                       ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_data_field[18],                                                                                       ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_data_field[17],                                                                                       ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_data_field[16],                                                                                       ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_data_field[15],                                                                                       ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_data_field[14],                                                                                       ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_data_field[13],                                                                                       ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_data_field[12],                                                                                       ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_data_field[11],                                                                                       ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_data_field[10],                                                                                       ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_data_field[9],                                                                                        ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_data_field[8],                                                                                        ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_data_field[7],                                                                                        ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_data_field[6],                                                                                        ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_data_field[5],                                                                                        ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_data_field[4],                                                                                        ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_data_field[3],                                                                                        ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_data_field[2],                                                                                        ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_data_field[1],                                                                                        ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_data_field[0],                                                                                        ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_byte_cnt_field[8],                                                                                    ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_byte_cnt_field[5],                                                                                    ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_byte_cnt_field[4],                                                                                    ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_byte_cnt_field[3],                                                                                    ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_byte_cnt_field[2],                                                                                    ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_byte_cnt_field[1],                                                                                    ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_byte_cnt_field[0],                                                                                    ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_last_field[76],                                                                                       ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_last_field[75],                                                                                       ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_last_field[74],                                                                                       ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_last_field[73],                                                                                       ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_last_field[72],                                                                                       ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_last_field[71],                                                                                       ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_last_field[70],                                                                                       ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_last_field[69],                                                                                       ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_last_field[68],                                                                                       ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_last_field[67],                                                                                       ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_last_field[66],                                                                                       ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_last_field[65],                                                                                       ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_channel[1],                                                                                           ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_channel[0],                                                                                           ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_ori_burst_size[2],                                                                                    ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_ori_burst_size[1],                                                                                    ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_ori_burst_size[0],                                                                                    ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_response_status_field[1],                                                                             ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_response_status_field[0],                                                                             ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][135],                                                                                                          ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][110],                                                                                                          ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][109],                                                                                                          ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][108],                                                                                                          ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[0][64],                                                                                                         ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|response_status_reg[0],                                                                                      ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                             ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_use_reg                                                                                             ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],                           ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in      ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                           ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                           ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                           ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[1][139],                                                                          ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[2][139],                                                                          ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[3][139],                                                                          ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[4][139],                                                                          ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[5][139],                                                                          ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[6][139],                                                                          ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_endofpacket,                                                                                       ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_byteen_field[3],                                                                                   ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_byteen_field[2],                                                                                   ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_byteen_field[1],                                                                                   ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_byteen_field[0],                                                                                   ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_address_field[31],                                                                                 ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_address_field[30],                                                                                 ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_address_field[29],                                                                                 ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_address_field[28],                                                                                 ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_address_field[27],                                                                                 ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_address_field[26],                                                                                 ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_address_field[25],                                                                                 ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_address_field[24],                                                                                 ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_address_field[23],                                                                                 ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_address_field[22],                                                                                 ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_address_field[21],                                                                                 ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_address_field[20],                                                                                 ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_address_field[19],                                                                                 ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_address_field[18],                                                                                 ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_address_field[17],                                                                                 ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_address_field[16],                                                                                 ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_address_field[15],                                                                                 ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_address_field[14],                                                                                 ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_address_field[13],                                                                                 ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_address_field[12],                                                                                 ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_address_field[11],                                                                                 ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_address_field[10],                                                                                 ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_address_field[9],                                                                                  ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_address_field[8],                                                                                  ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_address_field[7],                                                                                  ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_address_field[6],                                                                                  ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_address_field[5],                                                                                  ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_address_field[4],                                                                                  ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_address_field[3],                                                                                  ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_address_field[2],                                                                                  ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_address_field[1],                                                                                  ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_address_field[0],                                                                                  ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_byte_cnt_field[7],                                                                                 ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_byte_cnt_field[4],                                                                                 ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_byte_cnt_field[3],                                                                                 ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_byte_cnt_field[2],                                                                                 ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_byte_cnt_field[1],                                                                                 ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_byte_cnt_field[0],                                                                                 ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_cmpr_read,                                                                                         ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_last_field[76],                                                                                    ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_last_field[75],                                                                                    ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_last_field[74],                                                                                    ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_last_field[73],                                                                                    ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_last_field[72],                                                                                    ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_last_field[71],                                                                                    ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_last_field[70],                                                                                    ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_last_field[67],                                                                                    ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_last_field[63],                                                                                    ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_last_field[62],                                                                                    ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_last_field[61],                                                                                    ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_last_field[60],                                                                                    ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_last_field[59],                                                                                    ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_last_field[34],                                                                                    ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_burst_size[2],                                                                                     ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_burst_size[1],                                                                                     ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_burst_size[0],                                                                                     ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_out_lock_field,                                                                                    ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_burst_type_field[1],                                                                               ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_burst_type_field[0],                                                                               ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[7][139]                                                                           ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20]               ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19],                 ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18],                 ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17],                 ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16],                 ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15],                 ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14],                 ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13],                 ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12],                 ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11],                 ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10],                 ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9],                  ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8],                  ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7],                  ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6],                  ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5],                  ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4],                  ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3],                  ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2],                  ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[6],               ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[5],               ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4],               ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3],               ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2],               ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20],                     ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19],                     ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18],                     ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17],                     ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16],                     ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15],                     ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14],                     ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13],                     ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12],                     ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11],                     ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10],                     ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9],                      ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8],                      ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7],                      ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6],                      ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5],                      ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4],                      ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3],                      ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2],                      ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1],                           ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1],                  ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0],                  ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1],                      ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0],                      ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1],               ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0]                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20] ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19],   ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18],   ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17],   ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16],   ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15],   ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14],   ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13],   ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12],   ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11],   ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10],   ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9],    ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8],    ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7],    ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6],    ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5],    ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4],    ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3],    ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[6], ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[5], ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4], ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3], ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20],       ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19],       ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18],       ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17],       ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16],       ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15],       ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14],       ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13],       ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12],       ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11],       ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10],       ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9],        ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8],        ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7],        ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6],        ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5],        ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4],        ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3]         ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20]            ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19],              ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18],              ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17],              ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16],              ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15],              ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14],              ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13],              ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12],              ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11],              ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10],              ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9],               ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8],               ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7],               ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6],               ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5],               ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4],               ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[6],            ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[5],            ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4],            ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6],                   ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20],                  ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19],                  ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18],                  ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17],                  ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16],                  ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15],                  ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14],                  ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13],                  ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12],                  ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11],                  ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10],                  ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9],                   ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8],                   ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7],                   ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6],                   ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5],                   ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5],                   ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4],                   ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20]           ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19],             ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18],             ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17],             ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16],             ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15],             ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14],             ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13],             ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12],             ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11],             ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10],             ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9],              ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8],              ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7],              ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6],              ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5],              ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[6],           ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[5],           ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6],                  ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20],                 ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19],                 ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18],                 ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17],                 ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16],                 ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15],                 ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14],                 ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13],                 ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12],                 ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11],                 ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10],                 ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9],                  ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8],                  ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7],                  ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6],                  ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5],                  ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5]                   ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|locked[0]                                                                                                                  ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|last_channel[1],                                                                                              ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in      ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|saved_grant[0],                                                                                                               ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59],                          ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1],                                                                             ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1],               ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_out_agent_rsp_fifo|mem[0][59],                                                                                                                    ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[20],                                             ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[19],                                             ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[18],                                             ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[17],                                             ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6],                      ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5],                      ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4],                      ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3],                      ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2],                      ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2],                           ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0],                           ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1],                      ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux|locked[0]                                                                                                                      ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|last_channel[0],                                                                                              ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in      ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux|saved_grant[0],                                                                                                                   ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59],            ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1],                                                                                 ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1], ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][59],                                                                                                      ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6],        ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5],        ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4],        ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]         ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[7][117]                                                                        ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[6][104],                                                                          ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in      ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[5][104],                                                                          ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[4][104],                                                                          ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[3][104],                                                                          ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[2][104],                                                                          ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[1][104],                                                                          ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][104]                                                                           ;
; usf_top:USF_TOP|ltc2308:ADC|mosi_sreg[0]                                                                                                                                                                                                 ; Stuck at GND                   ; usf_top:USF_TOP|ltc2308:ADC|mosi_sreg[1], usf_top:USF_TOP|ltc2308:ADC|mosi_sreg[2],                                                                                                                                                         ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in      ; usf_top:USF_TOP|ltc2308:ADC|mosi_sreg[3], usf_top:USF_TOP|ltc2308:ADC|mosi_sreg[4],                                                                                                                                                         ;
;                                                                                                                                                                                                                                          ;                                ; usf_top:USF_TOP|ltc2308:ADC|mosi_sreg[5], usf_top:USF_TOP|ltc2308:ADC|mosi_sreg[6]                                                                                                                                                          ;
; soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_ienable_register[5]                                                                                           ; Stuck at GND                   ; soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_event_underflow_q,                                                                                               ;
;                                                                                                                                                                                                                                          ; due to stuck port clock_enable ; soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_event_overflow_q,                                                                                                ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_event_almostempty_q,                                                                                             ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_event_almostfull_q,                                                                                              ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_event_empty_q,                                                                                                   ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_event_full_q                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                       ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[9],                              ;
;                                                                                                                                                                                                                                          ; due to stuck port clock_enable ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[8],                              ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7],                              ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                              ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                              ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                               ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                    ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[8],                           ;
;                                                                                                                                                                                                                                          ; due to stuck port clock_enable ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7],                           ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6],                           ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                           ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                            ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                    ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[8],                           ;
;                                                                                                                                                                                                                                          ; due to stuck port clock_enable ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7],                           ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6],                           ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                           ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[8]    ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[29],                                                ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in      ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|address_reg[29],                                                                                             ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|address_reg[28],                                                                                             ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|address_reg[27],                                                                                             ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[24]             ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][98]                                                                                                         ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[26],        ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[26],            ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[26],                                                ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|address_reg[26]                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[128]              ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[5],      ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in      ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[6],      ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[7],      ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4]       ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|MULT_B[30]                                                                                                                                     ; Stuck at GND                   ; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|dspba_delay:expXIsMax_uid30_fpMulTest_delay|delay_signals[0][0],                                           ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in      ; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|dspba_delay:excZ_y_uid29_fpMulTest_delay|delay_signals[0][0],                                              ;
;                                                                                                                                                                                                                                          ;                                ; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|dspba_delay:redist3_expXIsMax_uid30_fpMulTest_q_2|delay_signals[0][0],                                     ;
;                                                                                                                                                                                                                                          ;                                ; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|dspba_delay:redist4_excZ_y_uid29_fpMulTest_q_2|delay_signals[0][0]                                         ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|MULT_B[30]                                                                                                                                     ; Stuck at GND                   ; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|dspba_delay:expXIsMax_uid30_fpMulTest_delay|delay_signals[0][0],                                           ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in      ; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|dspba_delay:excZ_y_uid29_fpMulTest_delay|delay_signals[0][0],                                              ;
;                                                                                                                                                                                                                                          ;                                ; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|dspba_delay:redist3_expXIsMax_uid30_fpMulTest_q_2|delay_signals[0][0],                                     ;
;                                                                                                                                                                                                                                          ;                                ; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|dspba_delay:redist4_excZ_y_uid29_fpMulTest_q_2|delay_signals[0][0]                                         ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][88]                                                                                                         ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16],        ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16],            ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[16],                                                ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|address_reg[16]                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][89]                                                                                                         ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17],        ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17],            ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[17],                                                ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|address_reg[17]                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][90]                                                                                                         ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18],        ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18],            ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[18],                                                ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|address_reg[18]                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][91]                                                                                                         ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19],        ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19],            ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[19],                                                ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|address_reg[19]                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][92]                                                                                                         ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20],        ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20],            ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[20],                                                ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|address_reg[20]                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][93]                                                                                                         ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[21],        ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[21],            ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[21],                                                ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|address_reg[21]                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][94]                                                                                                         ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[22],        ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[22],            ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[22],                                                ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|address_reg[22]                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][95]                                                                                                         ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[23],        ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[23],            ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[23],                                                ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|address_reg[23]                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][97]                                                                                                         ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[25],        ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[25],            ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[25],                                                ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|address_reg[25]                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg           ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_out_csr_agent_rsp_fifo|mem[1][64],                                                                                                                ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in      ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_out_csr_agent_rsp_fifo|mem[0][64],                                                                                                                ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_out_csr_agent_rsp_fifo|mem[0][63]                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][64],                                                                                                      ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in      ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][64],                                                                                                      ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][63]                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][96]                                                                                                         ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[24],        ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[24],                                                ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|address_reg[24]                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg               ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_out_agent_rsp_fifo|mem[1][64],                                                                                                                    ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in      ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_out_agent_rsp_fifo|mem[0][64],                                                                                                                    ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_out_agent_rsp_fifo|mem[0][63]                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg            ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem[1][64],                                                                                                                 ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in      ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem[0][64],                                                                                                                 ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem[0][63]                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][100]                                                                                                        ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[28],        ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[28],            ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[28]                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][99]                                                                                                         ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[27],        ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[27],            ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[27]                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[28]                                                                                      ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|last_dest_id[1],                                                                                              ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in      ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|burst_bytecount[1]                                                                                                   ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[58]          ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][114],                                                                                                     ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in      ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][114]                                                                                                      ;
; soc_system:u0|soc_system_button_pio:button_pio|readdata[10]                                                                                                                                                                              ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator|av_readdata_pre[10],                                                                                                   ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in      ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rdata_fifo|mem[0][10]                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[58]                        ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_out_agent_rsp_fifo|mem[1][114],                                                                                                                   ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in      ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_out_agent_rsp_fifo|mem[0][114]                                                                                                                    ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|MULT_B[22]                                                                                                                                     ; Stuck at VCC                   ; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|dspba_delay:fracXIsZero_uid31_fpMulTest_delay|delay_signals[0][0],                                         ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in      ; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|dspba_delay:redist2_fracXIsZero_uid31_fpMulTest_q_2|delay_signals[0][0]                                    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[8]           ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2],      ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in      ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]       ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|MULT_B[22]                                                                                                                                     ; Stuck at VCC                   ; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|dspba_delay:fracXIsZero_uid31_fpMulTest_delay|delay_signals[0][0],                                         ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in      ; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|dspba_delay:redist2_fracXIsZero_uid31_fpMulTest_q_2|delay_signals[0][0]                                    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][101]                                                                                                        ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[29],        ;
;                                                                                                                                                                                                                                          ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[29]             ;
; soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[13]                                                                                                  ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_0_out_csr_translator|av_readdata_pre[13],                                                                                                  ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in      ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_out_csr_agent_rdata_fifo|mem[0][13]                                                                                                               ;
; soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_almostfull_threshold_register[12]                                                                             ; Stuck at GND                   ; soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[12],                                                                                                    ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in      ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_0_out_csr_translator|av_readdata_pre[12]                                                                                                   ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[87]                        ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_out_agent_rsp_fifo|mem[1][87]                                                                                                                     ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                             ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[87]          ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][87]                                                                                                       ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                             ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|locked[1]                                                                                                                  ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                              ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                             ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[17]                                                                                      ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][17]                                                                                                     ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                             ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[135]              ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][135]                                                                                                           ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                             ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg      ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][110]                                                                                                           ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                             ;
; soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_almostempty_threshold_register[12]                                                                            ; Stuck at GND                   ; soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_almostempty_n_reg                                                                                                ;
;                                                                                                                                                                                                                                          ; due to stuck port clock_enable ;                                                                                                                                                                                                                                             ;
; soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_almostfull_threshold_register[12]                                                                             ; Stuck at GND                   ; soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_almostfull_n_reg                                                                                                 ;
;                                                                                                                                                                                                                                          ; due to stuck port clock_enable ;                                                                                                                                                                                                                                             ;
; soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[31]                                                                                                  ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_0_out_csr_translator|av_readdata_pre[31]                                                                                                   ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                             ;
; soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[30]                                                                                                  ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_0_out_csr_translator|av_readdata_pre[30]                                                                                                   ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                             ;
; soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[29]                                                                                                  ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_0_out_csr_translator|av_readdata_pre[29]                                                                                                   ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                             ;
; soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[28]                                                                                                  ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_0_out_csr_translator|av_readdata_pre[28]                                                                                                   ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                             ;
; soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[27]                                                                                                  ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_0_out_csr_translator|av_readdata_pre[27]                                                                                                   ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                             ;
; soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[26]                                                                                                  ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_0_out_csr_translator|av_readdata_pre[26]                                                                                                   ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                             ;
; soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[25]                                                                                                  ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_0_out_csr_translator|av_readdata_pre[25]                                                                                                   ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                             ;
; soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[24]                                                                                                  ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_0_out_csr_translator|av_readdata_pre[24]                                                                                                   ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                             ;
; soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[23]                                                                                                  ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_0_out_csr_translator|av_readdata_pre[23]                                                                                                   ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                             ;
; soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[22]                                                                                                  ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_0_out_csr_translator|av_readdata_pre[22]                                                                                                   ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                             ;
; soc_system:u0|soc_system_button_pio:button_pio|readdata[18]                                                                                                                                                                              ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator|av_readdata_pre[18]                                                                                                    ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                             ;
; soc_system:u0|soc_system_button_pio:button_pio|readdata[17]                                                                                                                                                                              ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator|av_readdata_pre[17]                                                                                                    ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                             ;
; soc_system:u0|soc_system_button_pio:button_pio|readdata[16]                                                                                                                                                                              ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator|av_readdata_pre[16]                                                                                                    ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                             ;
; soc_system:u0|soc_system_button_pio:button_pio|readdata[15]                                                                                                                                                                              ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator|av_readdata_pre[15]                                                                                                    ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                             ;
; soc_system:u0|soc_system_button_pio:button_pio|readdata[14]                                                                                                                                                                              ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator|av_readdata_pre[14]                                                                                                    ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                             ;
; soc_system:u0|soc_system_button_pio:button_pio|readdata[12]                                                                                                                                                                              ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator|av_readdata_pre[12]                                                                                                    ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                             ;
; soc_system:u0|soc_system_button_pio:button_pio|readdata[11]                                                                                                                                                                              ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator|av_readdata_pre[11]                                                                                                    ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                             ;
; soc_system:u0|soc_system_button_pio:button_pio|readdata[9]                                                                                                                                                                               ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator|av_readdata_pre[9]                                                                                                     ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                             ;
; soc_system:u0|soc_system_button_pio:button_pio|readdata[8]                                                                                                                                                                               ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator|av_readdata_pre[8]                                                                                                     ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                             ;
; soc_system:u0|soc_system_button_pio:button_pio|readdata[7]                                                                                                                                                                               ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator|av_readdata_pre[7]                                                                                                     ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                             ;
; soc_system:u0|soc_system_button_pio:button_pio|readdata[6]                                                                                                                                                                               ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator|av_readdata_pre[6]                                                                                                     ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                             ;
; soc_system:u0|soc_system_button_pio:button_pio|readdata[5]                                                                                                                                                                               ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator|av_readdata_pre[5]                                                                                                     ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                             ;
; soc_system:u0|soc_system_button_pio:button_pio|readdata[4]                                                                                                                                                                               ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator|av_readdata_pre[4]                                                                                                     ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                             ;
; soc_system:u0|soc_system_button_pio:button_pio|readdata[13]                                                                                                                                                                              ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator|av_readdata_pre[13]                                                                                                    ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                             ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[6]                ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]            ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                             ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[6]                    ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]                ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                             ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[6]      ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]  ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                             ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux|locked[1]                                                                                                                      ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                  ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                             ;
; soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|altera_std_synchronizer:rdreq_sync_i|dreg[0]                                                                                      ; Lost Fanouts                   ; soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|altera_std_synchronizer:rdreq_sync_i|din_s1                                                                                          ;
; soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|altera_std_synchronizer:rdreq_sync_i|dreg[2]                                                                                      ; Lost Fanouts                   ; soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|altera_std_synchronizer:rdreq_sync_i|dreg[1]                                                                                         ;
; soc_system:u0|soc_system_button_pio:button_pio|readdata[22]                                                                                                                                                                              ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator|av_readdata_pre[22]                                                                                                    ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                             ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[87]                     ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem[1][87]                                                                                                                  ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                             ;
; soc_system:u0|soc_system_button_pio:button_pio|readdata[23]                                                                                                                                                                              ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator|av_readdata_pre[23]                                                                                                    ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                             ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[6]                 ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]             ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                             ;
; soc_system:u0|soc_system_button_pio:button_pio|readdata[24]                                                                                                                                                                              ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator|av_readdata_pre[24]                                                                                                    ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                             ;
; soc_system:u0|soc_system_button_pio:button_pio|readdata[25]                                                                                                                                                                              ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator|av_readdata_pre[25]                                                                                                    ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                             ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_out_agent_rdata_fifo|mem[1][33]                                                                                                                ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_out_agent_rdata_fifo|mem[0][32]                                                                                                                   ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                             ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|byte_cnt_reg[0]                                                                                           ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0]       ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                             ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_003|share_count_zero_flag                                                                                                      ; Stuck at VCC                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_003|share_count[0]                                                                                                                ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                             ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_002|share_count_zero_flag                                                                                                      ; Stuck at VCC                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_002|share_count[0]                                                                                                                ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                             ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|share_count_zero_flag                                                                                                      ; Stuck at VCC                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|share_count[0]                                                                                                                ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                             ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                          ; Stuck at VCC                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux|share_count[0]                                                                                                                    ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                             ;
; soc_system:u0|soc_system_button_pio:button_pio|readdata[26]                                                                                                                                                                              ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator|av_readdata_pre[26]                                                                                                    ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                             ;
; soc_system:u0|soc_system_button_pio:button_pio|readdata[27]                                                                                                                                                                              ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator|av_readdata_pre[27]                                                                                                    ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                             ;
; soc_system:u0|soc_system_button_pio:button_pio|readdata[28]                                                                                                                                                                              ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator|av_readdata_pre[28]                                                                                                    ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                             ;
; soc_system:u0|soc_system_button_pio:button_pio|readdata[29]                                                                                                                                                                              ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator|av_readdata_pre[29]                                                                                                    ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                             ;
; soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[10]                 ; Stuck at GND                   ; soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[9]                     ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                             ;
; soc_system:u0|soc_system_button_pio:button_pio|readdata[30]                                                                                                                                                                              ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator|av_readdata_pre[30]                                                                                                    ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                             ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[86]                     ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem[0][86]                                                                                                                  ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                             ;
; soc_system:u0|soc_system_button_pio:button_pio|readdata[21]                                                                                                                                                                              ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator|av_readdata_pre[21]                                                                                                    ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                             ;
; soc_system:u0|soc_system_button_pio:button_pio|readdata[20]                                                                                                                                                                              ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator|av_readdata_pre[20]                                                                                                    ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                             ;
; soc_system:u0|soc_system_button_pio:button_pio|readdata[31]                                                                                                                                                                              ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator|av_readdata_pre[31]                                                                                                    ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                             ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[87]                    ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_out_csr_agent_rsp_fifo|mem[1][87]                                                                                                                 ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                             ;
; soc_system:u0|soc_system_button_pio:button_pio|readdata[19]                                                                                                                                                                              ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator|av_readdata_pre[19]                                                                                                    ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                             ;
; soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[14]                                                                                                  ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_0_out_csr_translator|av_readdata_pre[14]                                                                                                   ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                             ;
; soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[15]                                                                                                  ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_0_out_csr_translator|av_readdata_pre[15]                                                                                                   ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                             ;
; soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[16]                                                                                                  ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_0_out_csr_translator|av_readdata_pre[16]                                                                                                   ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                             ;
; soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[17]                                                                                                  ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_0_out_csr_translator|av_readdata_pre[17]                                                                                                   ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                             ;
; soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[18]                                                                                                  ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_0_out_csr_translator|av_readdata_pre[18]                                                                                                   ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                             ;
; soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[19]                                                                                                  ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_0_out_csr_translator|av_readdata_pre[19]                                                                                                   ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                             ;
; soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[20]                                                                                                  ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_0_out_csr_translator|av_readdata_pre[20]                                                                                                   ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                             ;
; soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[21]                                                                                                  ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_0_out_csr_translator|av_readdata_pre[21]                                                                                                   ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                             ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[86]                    ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_out_csr_agent_rsp_fifo|mem[0][86]                                                                                                                 ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                             ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                          ; Stuck at VCC                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                    ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in      ;                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 8509  ;
; Number of registers using Synchronous Clear  ; 4417  ;
; Number of registers using Synchronous Load   ; 1373  ;
; Number of registers using Asynchronous Clear ; 2520  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 7010  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_0_out_csr_translator|waitrequest_reset_override                                                                                                                                                                                ; 19      ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|sop_enable                                                                                                                                                                                               ; 50      ;
; soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                     ; 749     ;
; soc_system:u0|soc_system_master_secure:master_secure|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                  ; 242     ;
; soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_packets_to_bytes:p2b|stored_channel[0]                                                                                                                                                                                                                    ; 1       ;
; soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|soc_system_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_0982:auto_generated|a_graycounter_qv6:rdptr_g1p|counter5a0                                                                                    ; 8       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                  ; 2       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                  ; 2       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                      ; 2       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|sop_enable                                                                                                                                                                                                  ; 45      ;
; usf_top:USF_TOP|ltc2308:ADC|cs                                                                                                                                                                                                                                                                                                  ; 23      ;
; usf_top:USF_TOP|ltc2308:ADC|counter[4]                                                                                                                                                                                                                                                                                          ; 8       ;
; usf_top:USF_TOP|ltc2308:ADC|counter[5]                                                                                                                                                                                                                                                                                          ; 8       ;
; usf_top:USF_TOP|ltc2308:ADC|counter[0]                                                                                                                                                                                                                                                                                          ; 2       ;
; soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_almostfull_threshold_register[8]                                                                                                                                                                     ; 2       ;
; soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_almostfull_threshold_register[11]                                                                                                                                                                    ; 3       ;
; soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_almostfull_threshold_register[10]                                                                                                                                                                    ; 3       ;
; soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_almostfull_threshold_register[9]                                                                                                                                                                     ; 3       ;
; soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_almostfull_threshold_register[4]                                                                                                                                                                     ; 2       ;
; soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_almostfull_threshold_register[7]                                                                                                                                                                     ; 3       ;
; soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_almostfull_threshold_register[6]                                                                                                                                                                     ; 3       ;
; soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_almostfull_threshold_register[5]                                                                                                                                                                     ; 3       ;
; soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_almostfull_threshold_register[3]                                                                                                                                                                     ; 2       ;
; soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_almostfull_threshold_register[2]                                                                                                                                                                     ; 2       ;
; soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_almostempty_threshold_register[0]                                                                                                                                                                    ; 2       ;
; soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                      ; 1       ;
; soc_system:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                                                                                                                                        ; 1       ;
; soc_system:u0|soc_system_master_secure:master_secure|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                   ; 1       ;
; soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|soc_system_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_0982:auto_generated|a_graycounter_qv6:rdptr_g1p|parity6                                                                                       ; 5       ;
; usf_top:USF_TOP|buffer_out_index[1]                                                                                                                                                                                                                                                                                             ; 44      ;
; usf_top:USF_TOP|buffer_out_index[0]                                                                                                                                                                                                                                                                                             ; 43      ;
; usf_top:USF_TOP|buffer_out_index[4]                                                                                                                                                                                                                                                                                             ; 4       ;
; soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|soc_system_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_0982:auto_generated|a_graycounter_mdc:wrptr_g1p|counter8a0                                                                                    ; 7       ;
; soc_system:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                                                                                                                                        ; 2       ;
; soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                      ; 1       ;
; soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                     ; 1       ;
; soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                     ; 4       ;
; soc_system:u0|soc_system_master_secure:master_secure|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                   ; 1       ;
; soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_sc_fifo:fifo|empty                                                                                                                                                                                                                                           ; 2       ;
; soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|soc_system_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_0982:auto_generated|a_graycounter_mdc:wrptr_g1p|parity9                                                                                       ; 5       ;
; soc_system:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                                                                                                                                                                                        ; 1       ;
; soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                     ; 1       ;
; soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                     ; 1       ;
; usf_top:USF_TOP|new_cycle                                                                                                                                                                                                                                                                                                       ; 2       ;
; usf_top:USF_TOP|half_cs                                                                                                                                                                                                                                                                                                         ; 18      ;
; usf_top:USF_TOP|usf_recovery_multi:USF|fold_remover3:FOLD_REMOVER|n[4]                                                                                                                                                                                                                                                          ; 75      ;
; usf_top:USF_TOP|usf_recovery_multi:USF|fold_remover3:FOLD_REMOVER|n[1]                                                                                                                                                                                                                                                          ; 156     ;
; usf_top:USF_TOP|usf_recovery_multi:USF|fold_remover3:FOLD_REMOVER|n[0]                                                                                                                                                                                                                                                          ; 143     ;
; usf_top:USF_TOP|usf_recovery_multi:USF|antidiff_operator_multi:ANTIDIFF|counter_row[1]                                                                                                                                                                                                                                          ; 44      ;
; usf_top:USF_TOP|usf_recovery_multi:USF|antidiff_operator_multi:ANTIDIFF|counter_row[0]                                                                                                                                                                                                                                          ; 40      ;
; usf_top:USF_TOP|usf_recovery_multi:USF|antidiff_operator_multi:ANTIDIFF|counter_row[4]                                                                                                                                                                                                                                          ; 23      ;
; usf_top:USF_TOP|usf_recovery_multi:USF|antidiff_operator_multi:ANTIDIFF|counter_column[0]                                                                                                                                                                                                                                       ; 41      ;
; soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                         ; 1       ;
; usf_top:USF_TOP|usf_recovery_multi:USF|fold_remover3:FOLD_REMOVER|diff_operator_multi:DIFF|first_cycle                                                                                                                                                                                                                          ; 2       ;
; usf_top:USF_TOP|usf_recovery_multi:USF|counter[7]                                                                                                                                                                                                                                                                               ; 4       ;
; usf_top:USF_TOP|usf_recovery_multi:USF|counter[3]                                                                                                                                                                                                                                                                               ; 5       ;
; usf_top:USF_TOP|usf_recovery_multi:USF|counter[2]                                                                                                                                                                                                                                                                               ; 5       ;
; usf_top:USF_TOP|usf_recovery_multi:USF|counter[0]                                                                                                                                                                                                                                                                               ; 4       ;
; usf_top:USF_TOP|usf_recovery_multi:USF|counter[5]                                                                                                                                                                                                                                                                               ; 4       ;
; soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                          ; 1       ;
; soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                          ; 1       ;
; soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_sense_reset_n                                                                                                ; 8       ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|antidiff_operator_multi:ANTIDIFF[1]|counter_row[4]                                                                                                                                                                                                           ; 29      ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|antidiff_operator_multi:ANTIDIFF[1]|counter_row[1]                                                                                                                                                                                                           ; 169     ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|antidiff_operator_multi:ANTIDIFF[1]|counter_row[0]                                                                                                                                                                                                           ; 168     ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|antidiff_operator_multi:ANTIDIFF[1]|counter_column[0]                                                                                                                                                                                                        ; 169     ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|antidiff_operator_multi:ANTIDIFF[0]|counter_row[4]                                                                                                                                                                                                           ; 29      ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|antidiff_operator_multi:ANTIDIFF[0]|counter_row[0]                                                                                                                                                                                                           ; 168     ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|antidiff_operator_multi:ANTIDIFF[0]|counter_row[1]                                                                                                                                                                                                           ; 169     ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|antidiff_operator_multi:ANTIDIFF[0]|counter_column[0]                                                                                                                                                                                                        ; 169     ;
; usf_top:USF_TOP|usf_recovery_multi:USF|diff_operator_multi:DIFF|counter[2]                                                                                                                                                                                                                                                      ; 14      ;
; usf_top:USF_TOP|usf_recovery_multi:USF|diff_operator_multi:DIFF|first_cycle                                                                                                                                                                                                                                                     ; 4       ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|antidiff_operator_multi:ANTIDIFF|counter_row[1]                                                                                                                                                                                       ; 107     ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|antidiff_operator_multi:ANTIDIFF|counter_row[0]                                                                                                                                                                                       ; 46      ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|antidiff_operator_multi:ANTIDIFF|counter_row[4]                                                                                                                                                                                       ; 32      ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|antidiff_operator_multi:ANTIDIFF|counter_column[1]                                                                                                                                                                                    ; 30      ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|antidiff_operator_multi:ANTIDIFF|counter_row[1]                                                                                                                                                                                       ; 107     ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|antidiff_operator_multi:ANTIDIFF|counter_row[0]                                                                                                                                                                                       ; 46      ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|antidiff_operator_multi:ANTIDIFF|counter_row[4]                                                                                                                                                                                       ; 32      ;
; usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|antidiff_operator_multi:ANTIDIFF|counter_column[1]                                                                                                                                                                                    ; 30      ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; Total number of inverted registers = 82                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                  ;
+------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------+
; Register Name                                                                                              ; Megafunction                                                                              ; Type ;
+------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------+
; soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_sc_fifo:fifo|internal_out_payload[0..7] ; soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_sc_fifo:fifo|mem_rtl_0 ; RAM  ;
+------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|fold_remover3:FOLD_REMOVER|last3[1]                                                                                                                                                                           ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|fold_remover3:FOLD_REMOVER|n[5]                                                                                                                                                                               ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|fold_remover3:FOLD_REMOVER|diff_operator_multi:DIFF|carrys[0][2]                                                                                                                                              ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|fold_remover3:FOLD_REMOVER|diff_operator_multi:DIFF|shift[0][1][8]                                                                                                                                            ;
; 4:1                ; 288 bits  ; 576 LEs       ; 288 LEs              ; 288 LEs                ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|fold_remover3:FOLD_REMOVER|diff_operator_multi:DIFF|shift[9][1][2]                                                                                                                                            ;
; 7:1                ; 13 bits   ; 52 LEs        ; 13 LEs               ; 39 LEs                 ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|fold_remover3:FOLD_REMOVER|out_extended[0][10]                                                                                                                                                                ;
; 8:1                ; 13 bits   ; 65 LEs        ; 26 LEs               ; 39 LEs                 ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|fold_remover3:FOLD_REMOVER|out_extended[1][11]                                                                                                                                                                ;
; 8:1                ; 13 bits   ; 65 LEs        ; 26 LEs               ; 39 LEs                 ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|fold_remover3:FOLD_REMOVER|out_extended[18][0]                                                                                                                                                                ;
; 8:1                ; 13 bits   ; 65 LEs        ; 26 LEs               ; 39 LEs                 ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|fold_remover3:FOLD_REMOVER|out_extended[17][3]                                                                                                                                                                ;
; 8:1                ; 13 bits   ; 65 LEs        ; 26 LEs               ; 39 LEs                 ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|fold_remover3:FOLD_REMOVER|out_extended[16][12]                                                                                                                                                               ;
; 8:1                ; 13 bits   ; 65 LEs        ; 26 LEs               ; 39 LEs                 ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|fold_remover3:FOLD_REMOVER|out_extended[15][3]                                                                                                                                                                ;
; 8:1                ; 13 bits   ; 65 LEs        ; 26 LEs               ; 39 LEs                 ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|fold_remover3:FOLD_REMOVER|out_extended[14][11]                                                                                                                                                               ;
; 8:1                ; 13 bits   ; 65 LEs        ; 26 LEs               ; 39 LEs                 ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|fold_remover3:FOLD_REMOVER|out_extended[13][2]                                                                                                                                                                ;
; 8:1                ; 13 bits   ; 65 LEs        ; 26 LEs               ; 39 LEs                 ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|fold_remover3:FOLD_REMOVER|out_extended[12][1]                                                                                                                                                                ;
; 8:1                ; 13 bits   ; 65 LEs        ; 26 LEs               ; 39 LEs                 ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|fold_remover3:FOLD_REMOVER|out_extended[11][1]                                                                                                                                                                ;
; 8:1                ; 13 bits   ; 65 LEs        ; 26 LEs               ; 39 LEs                 ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|fold_remover3:FOLD_REMOVER|out_extended[10][10]                                                                                                                                                               ;
; 8:1                ; 13 bits   ; 65 LEs        ; 26 LEs               ; 39 LEs                 ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|fold_remover3:FOLD_REMOVER|out_extended[9][4]                                                                                                                                                                 ;
; 8:1                ; 13 bits   ; 65 LEs        ; 26 LEs               ; 39 LEs                 ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|fold_remover3:FOLD_REMOVER|out_extended[8][4]                                                                                                                                                                 ;
; 8:1                ; 13 bits   ; 65 LEs        ; 26 LEs               ; 39 LEs                 ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|fold_remover3:FOLD_REMOVER|out_extended[7][12]                                                                                                                                                                ;
; 8:1                ; 13 bits   ; 65 LEs        ; 26 LEs               ; 39 LEs                 ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|fold_remover3:FOLD_REMOVER|out_extended[6][9]                                                                                                                                                                 ;
; 8:1                ; 13 bits   ; 65 LEs        ; 26 LEs               ; 39 LEs                 ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|fold_remover3:FOLD_REMOVER|out_extended[5][8]                                                                                                                                                                 ;
; 8:1                ; 13 bits   ; 65 LEs        ; 26 LEs               ; 39 LEs                 ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|fold_remover3:FOLD_REMOVER|out_extended[4][12]                                                                                                                                                                ;
; 8:1                ; 13 bits   ; 65 LEs        ; 26 LEs               ; 39 LEs                 ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|fold_remover3:FOLD_REMOVER|out_extended[3][8]                                                                                                                                                                 ;
; 8:1                ; 13 bits   ; 65 LEs        ; 26 LEs               ; 39 LEs                 ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|fold_remover3:FOLD_REMOVER|out_extended[2][7]                                                                                                                                                                 ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|fold_remover3:FOLD_REMOVER|n[1]                                                                                                                                                                               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|fold_remover3:FOLD_REMOVER|Mux9                                                                                                                                                                               ;
; 3:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; No         ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|y_tmp[21][1]                                                                                                                                                                                                  ;
; 3:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; No         ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|y_tmp[20][9]                                                                                                                                                                                                  ;
; 3:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; No         ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|y_tmp[19][7]                                                                                                                                                                                                  ;
; 3:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; No         ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|y_tmp[18][8]                                                                                                                                                                                                  ;
; 3:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; No         ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|y_tmp[17][3]                                                                                                                                                                                                  ;
; 3:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; No         ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|y_tmp[16][10]                                                                                                                                                                                                 ;
; 3:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; No         ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|y_tmp[15][8]                                                                                                                                                                                                  ;
; 3:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; No         ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|y_tmp[14][7]                                                                                                                                                                                                  ;
; 3:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; No         ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|y_tmp[13][8]                                                                                                                                                                                                  ;
; 3:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; No         ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|y_tmp[12][5]                                                                                                                                                                                                  ;
; 3:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; No         ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|y_tmp[11][0]                                                                                                                                                                                                  ;
; 3:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; No         ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|y_tmp[10][0]                                                                                                                                                                                                  ;
; 3:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; No         ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|y_tmp[9][9]                                                                                                                                                                                                   ;
; 3:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; No         ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|y_tmp[8][10]                                                                                                                                                                                                  ;
; 3:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; No         ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|y_tmp[7][5]                                                                                                                                                                                                   ;
; 3:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; No         ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|y_tmp[6][7]                                                                                                                                                                                                   ;
; 3:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; No         ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|y_tmp[5][3]                                                                                                                                                                                                   ;
; 3:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; No         ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|y_tmp[4][2]                                                                                                                                                                                                   ;
; 3:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; No         ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|y_tmp[3][6]                                                                                                                                                                                                   ;
; 3:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; No         ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|y_tmp[2][5]                                                                                                                                                                                                   ;
; 3:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; No         ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|y_tmp[1][3]                                                                                                                                                                                                   ;
; 3:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; No         ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|y_tmp[0][7]                                                                                                                                                                                                   ;
; 19:1               ; 16 bits   ; 192 LEs       ; 192 LEs              ; 0 LEs                  ; No         ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|fold_remover3:FOLD_REMOVER|Add3                                                                                                                                                                               ;
; 32:1               ; 13 bits   ; 273 LEs       ; 208 LEs              ; 65 LEs                 ; No         ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|fold_remover3:FOLD_REMOVER|Mux15                                                                                                                                                                              ;
; 54:1               ; 5 bits    ; 180 LEs       ; 90 LEs               ; 90 LEs                 ; No         ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|fold_remover3:FOLD_REMOVER|Mux0                                                                                                                                                                               ;
; 3:1                ; 288 bits  ; 576 LEs       ; 0 LEs                ; 576 LEs                ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|diff_operator_multi:DIFF|shift[16][3][0]                                                                                                                                                                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|diff_operator_multi:DIFF|shift[0][3][15]                                                                                                                                                                      ;
; 3:1                ; 288 bits  ; 576 LEs       ; 0 LEs                ; 576 LEs                ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|diff_operator_multi:DIFF|shift[16][2][7]                                                                                                                                                                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|diff_operator_multi:DIFF|shift[0][2][13]                                                                                                                                                                      ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|diff_operator_multi:DIFF|shift[0][1][14]                                                                                                                                                                      ;
; 4:1                ; 288 bits  ; 576 LEs       ; 0 LEs                ; 576 LEs                ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|diff_operator_multi:DIFF|shift[6][1][8]                                                                                                                                                                       ;
; 4:1                ; 304 bits  ; 608 LEs       ; 608 LEs              ; 0 LEs                  ; No         ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|diff_operator_multi:DIFF|Mux16                                                                                                                                                                                ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|diff_operator_multi:DIFF|Mux0                                                                                                                                                                                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|antidiff_operator_multi:ANTIDIFF|shift[1][2][6]                                                                                                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|antidiff_operator_multi:ANTIDIFF|shift[1][1][15]                                                                                                           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|antidiff_operator_multi:ANTIDIFF|shift[0][2][15]                                                                                                           ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|antidiff_operator_multi:ANTIDIFF|carrys[1][5]                                                                                                              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|antidiff_operator_multi:ANTIDIFF|shift[2][1][8]                                                                                                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|antidiff_operator_multi:ANTIDIFF|shift[2][2][8]                                                                                                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|antidiff_operator_multi:ANTIDIFF|shift[3][1][8]                                                                                                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|antidiff_operator_multi:ANTIDIFF|shift[3][2][4]                                                                                                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|antidiff_operator_multi:ANTIDIFF|shift[4][1][15]                                                                                                           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|antidiff_operator_multi:ANTIDIFF|shift[4][2][8]                                                                                                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|antidiff_operator_multi:ANTIDIFF|shift[5][1][14]                                                                                                           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|antidiff_operator_multi:ANTIDIFF|shift[5][2][14]                                                                                                           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|antidiff_operator_multi:ANTIDIFF|shift[6][1][0]                                                                                                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|antidiff_operator_multi:ANTIDIFF|shift[6][2][0]                                                                                                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|antidiff_operator_multi:ANTIDIFF|shift[7][1][3]                                                                                                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|antidiff_operator_multi:ANTIDIFF|shift[7][2][8]                                                                                                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|antidiff_operator_multi:ANTIDIFF|shift[8][1][15]                                                                                                           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|antidiff_operator_multi:ANTIDIFF|shift[8][2][8]                                                                                                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|antidiff_operator_multi:ANTIDIFF|shift[9][1][12]                                                                                                           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|antidiff_operator_multi:ANTIDIFF|shift[9][2][8]                                                                                                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|antidiff_operator_multi:ANTIDIFF|shift[10][1][0]                                                                                                           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|antidiff_operator_multi:ANTIDIFF|shift[10][2][8]                                                                                                           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|antidiff_operator_multi:ANTIDIFF|shift[11][1][8]                                                                                                           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|antidiff_operator_multi:ANTIDIFF|shift[11][2][15]                                                                                                          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|antidiff_operator_multi:ANTIDIFF|shift[12][1][7]                                                                                                           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|antidiff_operator_multi:ANTIDIFF|shift[12][2][8]                                                                                                           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|antidiff_operator_multi:ANTIDIFF|shift[13][1][15]                                                                                                          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|antidiff_operator_multi:ANTIDIFF|shift[13][2][8]                                                                                                           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|antidiff_operator_multi:ANTIDIFF|shift[14][1][8]                                                                                                           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|antidiff_operator_multi:ANTIDIFF|shift[14][2][14]                                                                                                          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|antidiff_operator_multi:ANTIDIFF|shift[15][1][8]                                                                                                           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|antidiff_operator_multi:ANTIDIFF|shift[15][2][5]                                                                                                           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|antidiff_operator_multi:ANTIDIFF|shift[16][1][6]                                                                                                           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|antidiff_operator_multi:ANTIDIFF|shift[16][2][7]                                                                                                           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|antidiff_operator_multi:ANTIDIFF|shift[17][1][0]                                                                                                           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|antidiff_operator_multi:ANTIDIFF|shift[17][2][0]                                                                                                           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|antidiff_operator_multi:ANTIDIFF|shift[18][1][8]                                                                                                           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|antidiff_operator_multi:ANTIDIFF|shift[18][2][15]                                                                                                          ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|antidiff_operator_multi:ANTIDIFF|shift[0][1][0]                                                                                                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|antidiff_operator_multi:ANTIDIFF|counter_row[5]                                                                                                            ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|antidiff_operator_multi:ANTIDIFF|counter_row[1]                                                                                                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|antidiff_operator_multi:ANTIDIFF|shift[1][2][6]                                                                                                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|antidiff_operator_multi:ANTIDIFF|shift[1][1][15]                                                                                                           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|antidiff_operator_multi:ANTIDIFF|shift[0][2][15]                                                                                                           ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|antidiff_operator_multi:ANTIDIFF|carrys[1][5]                                                                                                              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|antidiff_operator_multi:ANTIDIFF|shift[2][1][8]                                                                                                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|antidiff_operator_multi:ANTIDIFF|shift[2][2][8]                                                                                                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|antidiff_operator_multi:ANTIDIFF|shift[3][1][8]                                                                                                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|antidiff_operator_multi:ANTIDIFF|shift[3][2][4]                                                                                                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|antidiff_operator_multi:ANTIDIFF|shift[4][1][15]                                                                                                           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|antidiff_operator_multi:ANTIDIFF|shift[4][2][8]                                                                                                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|antidiff_operator_multi:ANTIDIFF|shift[5][1][14]                                                                                                           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|antidiff_operator_multi:ANTIDIFF|shift[5][2][14]                                                                                                           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|antidiff_operator_multi:ANTIDIFF|shift[6][1][0]                                                                                                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|antidiff_operator_multi:ANTIDIFF|shift[6][2][0]                                                                                                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|antidiff_operator_multi:ANTIDIFF|shift[7][1][3]                                                                                                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|antidiff_operator_multi:ANTIDIFF|shift[7][2][8]                                                                                                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|antidiff_operator_multi:ANTIDIFF|shift[8][1][15]                                                                                                           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|antidiff_operator_multi:ANTIDIFF|shift[8][2][8]                                                                                                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|antidiff_operator_multi:ANTIDIFF|shift[9][1][12]                                                                                                           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|antidiff_operator_multi:ANTIDIFF|shift[9][2][8]                                                                                                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|antidiff_operator_multi:ANTIDIFF|shift[10][1][0]                                                                                                           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|antidiff_operator_multi:ANTIDIFF|shift[10][2][8]                                                                                                           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|antidiff_operator_multi:ANTIDIFF|shift[11][1][8]                                                                                                           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|antidiff_operator_multi:ANTIDIFF|shift[11][2][15]                                                                                                          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|antidiff_operator_multi:ANTIDIFF|shift[12][1][7]                                                                                                           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|antidiff_operator_multi:ANTIDIFF|shift[12][2][8]                                                                                                           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|antidiff_operator_multi:ANTIDIFF|shift[13][1][15]                                                                                                          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|antidiff_operator_multi:ANTIDIFF|shift[13][2][8]                                                                                                           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|antidiff_operator_multi:ANTIDIFF|shift[14][1][8]                                                                                                           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|antidiff_operator_multi:ANTIDIFF|shift[14][2][14]                                                                                                          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|antidiff_operator_multi:ANTIDIFF|shift[15][1][8]                                                                                                           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|antidiff_operator_multi:ANTIDIFF|shift[15][2][5]                                                                                                           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|antidiff_operator_multi:ANTIDIFF|shift[16][1][6]                                                                                                           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|antidiff_operator_multi:ANTIDIFF|shift[16][2][7]                                                                                                           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|antidiff_operator_multi:ANTIDIFF|shift[17][1][0]                                                                                                           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|antidiff_operator_multi:ANTIDIFF|shift[17][2][0]                                                                                                           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|antidiff_operator_multi:ANTIDIFF|shift[18][1][8]                                                                                                           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|antidiff_operator_multi:ANTIDIFF|shift[18][2][15]                                                                                                          ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|antidiff_operator_multi:ANTIDIFF|shift[0][1][0]                                                                                                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|antidiff_operator_multi:ANTIDIFF|counter_row[5]                                                                                                            ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|antidiff_operator_multi:ANTIDIFF|counter_row[1]                                                                                                            ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |ghrd_top|usf_top:USF_TOP|buffer_in[0][7]                                                                                                                                                                                                                      ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |ghrd_top|usf_top:USF_TOP|buffer_in[1][0]                                                                                                                                                                                                                      ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |ghrd_top|usf_top:USF_TOP|buffer_in[2][0]                                                                                                                                                                                                                      ;
; 3:1                ; 304 bits  ; 608 LEs       ; 0 LEs                ; 608 LEs                ; Yes        ; |ghrd_top|usf_top:USF_TOP|buffer_out[5][11]                                                                                                                                                                                                                    ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |ghrd_top|usf_top:USF_TOP|buffer_in_index[5]                                                                                                                                                                                                                   ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |ghrd_top|usf_top:USF_TOP|buffer_out_index[7]                                                                                                                                                                                                                  ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |ghrd_top|usf_top:USF_TOP|buffer_out_index[0]                                                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|fold_remover3:FOLD_REMOVER|first_cycles[1]                                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:button_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                            ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:button_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7]                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:fifo_0_out_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                           ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:fifo_0_out_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:fifo_0_out_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                               ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:fifo_0_out_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                 ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                 ;
; 32:1               ; 16 bits   ; 336 LEs       ; 192 LEs              ; 144 LEs                ; Yes        ; |ghrd_top|usf_top:USF_TOP|fifo_in_writedata[13]                                                                                                                                                                                                                ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |ghrd_top|soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_threshold_writedata[2]                                                                                                    ;
; 52:1               ; 12 bits   ; 408 LEs       ; 336 LEs              ; 72 LEs                 ; No         ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|antidiff_operator_multi:ANTIDIFF[0]|shift                                                                                                                                         ;
; 53:1               ; 16 bits   ; 560 LEs       ; 448 LEs              ; 112 LEs                ; No         ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|antidiff_operator_multi:ANTIDIFF[0]|shift                                                                                                                                         ;
; 83:1               ; 4 bits    ; 220 LEs       ; 168 LEs              ; 52 LEs                 ; No         ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|antidiff_operator_multi:ANTIDIFF[0]|shift                                                                                                                                         ;
; 90:1               ; 12 bits   ; 720 LEs       ; 636 LEs              ; 84 LEs                 ; No         ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|antidiff_operator_multi:ANTIDIFF|shift                                                                                                                     ;
; 93:1               ; 16 bits   ; 992 LEs       ; 880 LEs              ; 112 LEs                ; No         ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|antidiff_operator_multi:ANTIDIFF|shift                                                                                                                     ;
; 121:1              ; 4 bits    ; 320 LEs       ; 268 LEs              ; 52 LEs                 ; No         ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|antidiff_operator_multi:ANTIDIFF|shift                                                                                                                     ;
; 52:1               ; 12 bits   ; 408 LEs       ; 336 LEs              ; 72 LEs                 ; No         ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|antidiff_operator_multi:ANTIDIFF[1]|shift                                                                                                                                         ;
; 53:1               ; 16 bits   ; 560 LEs       ; 448 LEs              ; 112 LEs                ; No         ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|antidiff_operator_multi:ANTIDIFF[1]|shift                                                                                                                                         ;
; 83:1               ; 4 bits    ; 220 LEs       ; 168 LEs              ; 52 LEs                 ; No         ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|antidiff_operator_multi:ANTIDIFF[1]|shift                                                                                                                                         ;
; 90:1               ; 12 bits   ; 720 LEs       ; 636 LEs              ; 84 LEs                 ; No         ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|antidiff_operator_multi:ANTIDIFF|shift                                                                                                                     ;
; 93:1               ; 16 bits   ; 992 LEs       ; 880 LEs              ; 112 LEs                ; No         ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|antidiff_operator_multi:ANTIDIFF|shift                                                                                                                     ;
; 121:1              ; 4 bits    ; 320 LEs       ; 268 LEs              ; 52 LEs                 ; No         ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|antidiff_operator_multi:ANTIDIFF|shift                                                                                                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|diff_operator_multi:DIFF|carrys[2][5]                                                                                                                                                                         ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|diff_operator_multi:DIFF|carrys[0][11]                                                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|diff_operator_multi:DIFF|counter[3]                                                                                                                                                                           ;
; 52:1               ; 12 bits   ; 408 LEs       ; 336 LEs              ; 72 LEs                 ; No         ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|antidiff_operator_multi:ANTIDIFF|shift                                                                                                                                                                        ;
; 53:1               ; 16 bits   ; 560 LEs       ; 448 LEs              ; 112 LEs                ; No         ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|antidiff_operator_multi:ANTIDIFF|shift                                                                                                                                                                        ;
; 83:1               ; 4 bits    ; 220 LEs       ; 168 LEs              ; 52 LEs                 ; No         ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|antidiff_operator_multi:ANTIDIFF|shift                                                                                                                                                                        ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|counter[8]                                                                                                                                                                                                    ;
; 3:1                ; 76 bits   ; 152 LEs       ; 0 LEs                ; 152 LEs                ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[1][10][13]                                                                                                                                                                      ;
; 3:1                ; 76 bits   ; 152 LEs       ; 0 LEs                ; 152 LEs                ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[2][0][14]                                                                                                                                                                       ;
; 6:1                ; 76 bits   ; 304 LEs       ; 0 LEs                ; 304 LEs                ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|s[0][6][14]                                                                                                                                                                       ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|counter[3]                                                                                                                                                                                                    ;
; 9:1                ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|state                                                                                                                                                                             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|antidiff_operator_multi:ANTIDIFF[0]|shift[4][1][10]                                                                                                                               ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|antidiff_operator_multi:ANTIDIFF[0]|shift[3][1][15]                                                                                                                               ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|antidiff_operator_multi:ANTIDIFF[0]|shift[2][1][10]                                                                                                                               ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|antidiff_operator_multi:ANTIDIFF[0]|shift[1][1][10]                                                                                                                               ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|antidiff_operator_multi:ANTIDIFF[0]|carrys[1][10]                                                                                                                                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|antidiff_operator_multi:ANTIDIFF[0]|shift[5][1][1]                                                                                                                                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|antidiff_operator_multi:ANTIDIFF[0]|shift[6][1][13]                                                                                                                               ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|antidiff_operator_multi:ANTIDIFF[0]|shift[7][1][2]                                                                                                                                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|antidiff_operator_multi:ANTIDIFF[0]|shift[8][1][8]                                                                                                                                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|antidiff_operator_multi:ANTIDIFF[0]|shift[9][1][8]                                                                                                                                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|antidiff_operator_multi:ANTIDIFF[0]|shift[10][1][14]                                                                                                                              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|antidiff_operator_multi:ANTIDIFF[0]|shift[11][1][8]                                                                                                                               ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|antidiff_operator_multi:ANTIDIFF[0]|shift[12][1][5]                                                                                                                               ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|antidiff_operator_multi:ANTIDIFF[0]|shift[13][1][6]                                                                                                                               ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|antidiff_operator_multi:ANTIDIFF[0]|shift[14][1][7]                                                                                                                               ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|antidiff_operator_multi:ANTIDIFF[0]|shift[15][1][0]                                                                                                                               ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|antidiff_operator_multi:ANTIDIFF[0]|shift[16][1][0]                                                                                                                               ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|antidiff_operator_multi:ANTIDIFF[0]|shift[17][1][8]                                                                                                                               ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|antidiff_operator_multi:ANTIDIFF[0]|shift[18][1][15]                                                                                                                              ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|antidiff_operator_multi:ANTIDIFF[0]|shift[0][1][0]                                                                                                                                ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|antidiff_operator_multi:ANTIDIFF[0]|counter_row[5]                                                                                                                                ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|antidiff_operator_multi:ANTIDIFF[0]|counter_row[0]                                                                                                                                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|antidiff_operator_multi:ANTIDIFF[1]|shift[4][1][10]                                                                                                                               ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|antidiff_operator_multi:ANTIDIFF[1]|shift[3][1][15]                                                                                                                               ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|antidiff_operator_multi:ANTIDIFF[1]|shift[2][1][10]                                                                                                                               ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|antidiff_operator_multi:ANTIDIFF[1]|shift[1][1][10]                                                                                                                               ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|antidiff_operator_multi:ANTIDIFF[1]|carrys[1][10]                                                                                                                                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|antidiff_operator_multi:ANTIDIFF[1]|shift[5][1][1]                                                                                                                                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|antidiff_operator_multi:ANTIDIFF[1]|shift[6][1][13]                                                                                                                               ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|antidiff_operator_multi:ANTIDIFF[1]|shift[7][1][2]                                                                                                                                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|antidiff_operator_multi:ANTIDIFF[1]|shift[8][1][8]                                                                                                                                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|antidiff_operator_multi:ANTIDIFF[1]|shift[9][1][8]                                                                                                                                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|antidiff_operator_multi:ANTIDIFF[1]|shift[10][1][14]                                                                                                                              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|antidiff_operator_multi:ANTIDIFF[1]|shift[11][1][8]                                                                                                                               ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|antidiff_operator_multi:ANTIDIFF[1]|shift[12][1][5]                                                                                                                               ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|antidiff_operator_multi:ANTIDIFF[1]|shift[13][1][6]                                                                                                                               ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|antidiff_operator_multi:ANTIDIFF[1]|shift[14][1][7]                                                                                                                               ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|antidiff_operator_multi:ANTIDIFF[1]|shift[15][1][0]                                                                                                                               ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|antidiff_operator_multi:ANTIDIFF[1]|shift[16][1][0]                                                                                                                               ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|antidiff_operator_multi:ANTIDIFF[1]|shift[17][1][8]                                                                                                                               ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|antidiff_operator_multi:ANTIDIFF[1]|shift[18][1][15]                                                                                                                              ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|antidiff_operator_multi:ANTIDIFF[1]|shift[0][1][0]                                                                                                                                ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|antidiff_operator_multi:ANTIDIFF[1]|counter_row[5]                                                                                                                                ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|antidiff_operator_multi:ANTIDIFF[1]|counter_row[0]                                                                                                                                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|antidiff_operator_multi:ANTIDIFF|shift[4][1][10]                                                                                                                                                              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|antidiff_operator_multi:ANTIDIFF|shift[3][1][15]                                                                                                                                                              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|antidiff_operator_multi:ANTIDIFF|shift[2][1][10]                                                                                                                                                              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|antidiff_operator_multi:ANTIDIFF|shift[1][1][10]                                                                                                                                                              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|antidiff_operator_multi:ANTIDIFF|carrys[1][10]                                                                                                                                                                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|antidiff_operator_multi:ANTIDIFF|shift[5][1][1]                                                                                                                                                               ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|antidiff_operator_multi:ANTIDIFF|shift[6][1][13]                                                                                                                                                              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|antidiff_operator_multi:ANTIDIFF|shift[7][1][2]                                                                                                                                                               ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|antidiff_operator_multi:ANTIDIFF|shift[8][1][8]                                                                                                                                                               ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|antidiff_operator_multi:ANTIDIFF|shift[9][1][8]                                                                                                                                                               ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|antidiff_operator_multi:ANTIDIFF|shift[10][1][14]                                                                                                                                                             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|antidiff_operator_multi:ANTIDIFF|shift[11][1][8]                                                                                                                                                              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|antidiff_operator_multi:ANTIDIFF|shift[12][1][5]                                                                                                                                                              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|antidiff_operator_multi:ANTIDIFF|shift[13][1][6]                                                                                                                                                              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|antidiff_operator_multi:ANTIDIFF|shift[14][1][7]                                                                                                                                                              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|antidiff_operator_multi:ANTIDIFF|shift[15][1][0]                                                                                                                                                              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|antidiff_operator_multi:ANTIDIFF|shift[16][1][0]                                                                                                                                                              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|antidiff_operator_multi:ANTIDIFF|shift[17][1][8]                                                                                                                                                              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|antidiff_operator_multi:ANTIDIFF|shift[18][1][15]                                                                                                                                                             ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|antidiff_operator_multi:ANTIDIFF|shift[0][1][0]                                                                                                                                                               ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|antidiff_operator_multi:ANTIDIFF|counter_row[5]                                                                                                                                                               ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|antidiff_operator_multi:ANTIDIFF|counter_row[0]                                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |ghrd_top|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[1]                                                              ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |ghrd_top|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[2]                 ;
; 4:1                ; 22 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[21]                                                          ;
; 17:1               ; 4 bits    ; 44 LEs        ; 32 LEs               ; 12 LEs                 ; Yes        ; |ghrd_top|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR[3]                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[4]                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|out_data[73]                                                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|Selector2                                                                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|Selector13                                                                                                                       ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem                                                                                                                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[67]                          ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0                                                                                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|out_data[109]                                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator|wait_latency_counter[0]                                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_0_out_csr_translator|wait_latency_counter[0]                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|wait_latency_counter[0]                                                                                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem                                                                                                                                  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_out_csr_agent_rsp_fifo|mem                                                                                                                                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_out_agent_rsp_fifo|mem                                                                                                                                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem                                                                                                                       ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]                 ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]                ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]                    ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                      ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7]                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_002:router_002|src_channel[0]                                                                                                                       ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|ShiftRight0                                                                                                           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |ghrd_top|debounce:debounce_inst|counter[0][15]                                                                                                                                                                                                                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |ghrd_top|debounce:debounce_inst|counter[1][15]                                                                                                                                                                                                                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |ghrd_top|debounce:debounce_inst|counter[2][10]                                                                                                                                                                                                                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |ghrd_top|debounce:debounce_inst|counter[3][1]                                                                                                                                                                                                                 ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[14]                                                       ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|Selector3                                                                                                                     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|Selector10                                                                                                                    ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |ghrd_top|soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[6]                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |ghrd_top|soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[0]                             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |ghrd_top|soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[2]               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ghrd_top|soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ghrd_top|soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[7]                   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |ghrd_top|soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[1]                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ghrd_top|soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |ghrd_top|soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[7]             ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |ghrd_top|soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[8]             ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |ghrd_top|soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[6] ;
; 4:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |ghrd_top|soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[7] ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |ghrd_top|soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[2]             ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |ghrd_top|soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[1]                   ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |ghrd_top|soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[3]                   ;
; 12:1               ; 5 bits    ; 40 LEs        ; 25 LEs               ; 15 LEs                 ; Yes        ; |ghrd_top|soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[2]                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|Mux158                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|Mux151                                                                                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|Mux197                                                                                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|Mux196                                                                                                                  ;
; 4:1                ; 19 bits   ; 38 LEs        ; 38 LEs               ; 0 LEs                  ; No         ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|Mux192                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|Mux211                                                                                                                  ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_TO_FIXED:CONV2|FP_TO_FIXED_0002:fp_to_fixed_inst|Mux8                                                                                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_TO_FIXED:CONV2|FP_TO_FIXED_0002:fp_to_fixed_inst|Mux19                                                                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_TO_FIXED:CONV2|FP_TO_FIXED_0002:fp_to_fixed_inst|Mux20                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_TO_FIXED:CONV2|FP_TO_FIXED_0002:fp_to_fixed_inst|Mux22                                                                                                  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |ghrd_top|soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_read_data_length[14]            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |ghrd_top|soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_read_data_length[7]             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |ghrd_top|soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_write_data_length[12]           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |ghrd_top|soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_write_data_length[10]           ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |ghrd_top|soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state                              ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |ghrd_top|soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state                             ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |ghrd_top|soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state                             ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[3]                                                                                    ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[1]                                                                                   ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor|burst_uncompress_byte_counter[4]                                          ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |ghrd_top|soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|unshifted_byteenable[1]                                                                                                         ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |ghrd_top|soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[15]                                                                                                                     ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |ghrd_top|soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[2]                                                                                                                      ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |ghrd_top|soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[31]                                                                                                                     ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |ghrd_top|soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[22]                                                                                                                     ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |ghrd_top|soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[15]                                                                                                                     ;
; 6:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |ghrd_top|soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[2]                                                                                                                      ;
; 7:1                ; 7 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |ghrd_top|soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_packets_to_bytes:p2b|out_data[7]                                                                                                                                               ;
; 9:1                ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |ghrd_top|soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[1]                                                                                                                 ;
; 15:1               ; 7 bits    ; 70 LEs        ; 35 LEs               ; 35 LEs                 ; Yes        ; |ghrd_top|soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[0]                                                                                                                     ;
; 14:1               ; 2 bits    ; 18 LEs        ; 8 LEs                ; 10 LEs                 ; No         ; |ghrd_top|soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state                                                                                                                           ;
; 15:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |ghrd_top|soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state                                                                                                                           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FIXED_TO_FP:CONV1|FIXED_TO_FP_0002:fixed_to_fp_inst|vStagei_uid52_lzcShifterZ1_uid10_fxpToFPTest_q[5]                                                      ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|ADD_A[23]                                                                                                                                                  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FIXED_TO_FP:CONV1|FIXED_TO_FP_0002:fixed_to_fp_inst|vStagei_uid52_lzcShifterZ1_uid10_fxpToFPTest_q[6]                                                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FIXED_TO_FP:CONV1|FIXED_TO_FP_0002:fixed_to_fp_inst|vStagei_uid52_lzcShifterZ1_uid10_fxpToFPTest_q[2]                                                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FIXED_TO_FP:CONV1|FIXED_TO_FP_0002:fixed_to_fp_inst|vStagei_uid52_lzcShifterZ1_uid10_fxpToFPTest_q[11]                                                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FIXED_TO_FP:CONV1|FIXED_TO_FP_0002:fixed_to_fp_inst|vStagei_uid52_lzcShifterZ1_uid10_fxpToFPTest_q[3]                                                      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FIXED_TO_FP:CONV1|FIXED_TO_FP_0002:fixed_to_fp_inst|vStagei_uid52_lzcShifterZ1_uid10_fxpToFPTest_q[11]                                                     ;
; 64:1               ; 4 bits    ; 168 LEs       ; 4 LEs                ; 164 LEs                ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|CONV1_A[1]                                                                                                                                                 ;
; 64:1               ; 4 bits    ; 168 LEs       ; 4 LEs                ; 164 LEs                ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|CONV1_A[0]                                                                                                                                                 ;
; 67:1               ; 12 bits   ; 528 LEs       ; 36 LEs               ; 492 LEs                ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|CONV1_A[8]                                                                                                                                                 ;
; 67:1               ; 12 bits   ; 528 LEs       ; 36 LEs               ; 492 LEs                ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|CONV1_A[11]                                                                                                                                                ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_TO_FIXED:CONV2|FP_TO_FIXED_0002:fp_to_fixed_inst|Mux46                                                                                                  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_TO_FIXED:CONV2|FP_TO_FIXED_0002:fp_to_fixed_inst|Mux46                                                                                                  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|vStagei_uid163_lzCountVal_uid85_fpAddTest_q[7]                                                                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FIXED_TO_FP:CONV1|FIXED_TO_FP_0002:fixed_to_fp_inst|cStage_uid51_lzcShifterZ1_uid10_fxpToFPTest_q[12]                                                      ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FIXED_TO_FP:CONV1|FIXED_TO_FP_0002:fixed_to_fp_inst|Mux4                                                                                                   ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|Mux35                                                                                                                   ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|Mux21                                                                                                                   ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|Mux53                                                                                                                   ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|Mux57                                                                                                                   ;
; 4:1                ; 33 bits   ; 66 LEs        ; 66 LEs               ; 0 LEs                  ; No         ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|Mux83                                                                                                                   ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FIXED_TO_FP:CONV1|FIXED_TO_FP_0002:fixed_to_fp_inst|cStage_uid51_lzcShifterZ1_uid10_fxpToFPTest_q[13]                                                      ;
; 5:1                ; 11 bits   ; 33 LEs        ; 33 LEs               ; 0 LEs                  ; No         ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FIXED_TO_FP:CONV1|FIXED_TO_FP_0002:fixed_to_fp_inst|q[18]                                                                                                  ;
; 5:1                ; 45 bits   ; 135 LEs       ; 135 LEs              ; 0 LEs                  ; No         ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|r_uid219_alignmentShifter_uid64_fpAddTest_q[14]                                                                         ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; No         ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|Mux95                                                                                                                   ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|ADD_A[26]                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|Mux162                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|Mux150                                                                                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|Mux198                                                                                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|Mux195                                                                                                                  ;
; 4:1                ; 19 bits   ; 38 LEs        ; 38 LEs               ; 0 LEs                  ; No         ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|Mux177                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|Mux207                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FIXED_TO_FP:CONV1|FIXED_TO_FP_0002:fixed_to_fp_inst|Mux3                                                                                                   ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_TO_FIXED:CONV2|FP_TO_FIXED_0002:fp_to_fixed_inst|Mux10                                                                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_TO_FIXED:CONV2|FP_TO_FIXED_0002:fp_to_fixed_inst|Mux19                                                                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_TO_FIXED:CONV2|FP_TO_FIXED_0002:fp_to_fixed_inst|Mux21                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_TO_FIXED:CONV2|FP_TO_FIXED_0002:fp_to_fixed_inst|Mux29                                                                                                  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|vStagei_uid163_lzCountVal_uid85_fpAddTest_q[5]                                                                          ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|Mux38                                                                                                                   ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|Mux20                                                                                                                   ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|Mux54                                                                                                                   ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|Mux60                                                                                                                   ;
; 4:1                ; 33 bits   ; 66 LEs        ; 66 LEs               ; 0 LEs                  ; No         ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|Mux77                                                                                                                   ;
; 5:1                ; 11 bits   ; 33 LEs        ; 33 LEs               ; 0 LEs                  ; No         ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FIXED_TO_FP:CONV1|FIXED_TO_FP_0002:fixed_to_fp_inst|q[18]                                                                                                  ;
; 5:1                ; 45 bits   ; 135 LEs       ; 135 LEs              ; 0 LEs                  ; No         ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|r_uid219_alignmentShifter_uid64_fpAddTest_q[37]                                                                         ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; No         ; |ghrd_top|usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|Mux96                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|soc_system_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                               ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|soc_system_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_0982:auto_generated ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                                                                                                    ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                                                                                                     ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                                                                                                     ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                                                                                                     ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                                                                                               ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|soc_system_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_0982:auto_generated|a_graycounter_qv6:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                                                       ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                                                                                                  ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|soc_system_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_0982:auto_generated|a_graycounter_mdc:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                                                       ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                                                                                                  ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|soc_system_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_0982:auto_generated|altsyncram_o8d1:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                      ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|soc_system_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_0982:auto_generated|dffpipe_3dc:rdaclr ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                             ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                              ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|soc_system_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_0982:auto_generated|dffpipe_re9:rs_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                             ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                              ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|soc_system_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_0982:auto_generated|dffpipe_re9:rs_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                             ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                              ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|soc_system_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_0982:auto_generated|alt_synch_pipe_bpl:rs_dgwp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                        ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                                                                                                         ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|soc_system_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_0982:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe13 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                           ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                            ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|soc_system_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_0982:auto_generated|dffpipe_3dc:wraclr ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                             ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                              ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|soc_system_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_0982:auto_generated|dffpipe_re9:ws_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                             ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                              ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|soc_system_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_0982:auto_generated|dffpipe_re9:ws_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                             ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                              ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|soc_system_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_0982:auto_generated|alt_synch_pipe_cpl:ws_dgrp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                        ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                                                                                                         ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|soc_system_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_0982:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe16 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                           ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                            ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|altera_std_synchronizer:rdreq_sync_i ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                   ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[2]                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[2]                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[2]                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[2]                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                              ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|altera_std_synchronizer:wrdreq_sync_i ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                    ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[2]                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[2]                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[2]                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[2]                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                               ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll ;
+---------------------------------------+-----------------------+------+------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value                 ; From ; To                                                                                                   ;
+---------------------------------------+-----------------------+------+------------------------------------------------------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_hps_pll ; -    ; -                                                                                                    ;
; IP_TOOL_VERSION                       ; 21.1                  ; -    ; -                                                                                                    ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100                   ; -    ; -                                                                                                    ;
; ALLOW_SYNCH_CTRL_USAGE                ; OFF                   ; -    ; -                                                                                                    ;
; AUTO_CLOCK_ENABLE_RECOGNITION         ; OFF                   ; -    ; -                                                                                                    ;
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                   ; -    ; -                                                                                                    ;
+---------------------------------------+-----------------------+------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0 ;
+---------------------------------------+----------------------------------+------+-----------------------------------------------------------------------------------------+
; Assignment                            ; Value                            ; From ; To                                                                                      ;
+---------------------------------------+----------------------------------+------+-----------------------------------------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_ddr3_hard_phy_core ; -    ; -                                                                                       ;
; IP_TOOL_VERSION                       ; 21.1                             ; -    ; -                                                                                       ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100                              ; -    ; -                                                                                       ;
+---------------------------------------+----------------------------------+------+-----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad ;
+-------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                                                                                                                             ;
+-------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                                                                                                                                                                                                                  ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                                                                                                                                                                                                                  ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                                                                                                                                                                                                                            ;
+-------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated ;
+-----------------------------+---------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------+---------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------+---------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE             ; 12010 ; -    ; -                                                                                                                                                                                                                                                                                                                   ;
; MESSAGE_DISABLE             ; 12161 ; -    ; -                                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                           ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE             ; 12010 ; -    ; -                                                                                                                                                                                                                                                                                                                   ;
; MESSAGE_DISABLE             ; 12161 ; -    ; -                                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                           ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE             ; 12010 ; -    ; -                                                                                                                                                                                                                                                                                                                   ;
; MESSAGE_DISABLE             ; 12161 ; -    ; -                                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                           ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE             ; 12010 ; -    ; -                                                                                                                                                                                                                                                                                                                   ;
; MESSAGE_DISABLE             ; 12161 ; -    ; -                                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                           ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0 ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                                                                                      ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100   ; -    ; -                                                                                                                                                       ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct ;
+---------------------------------------+-------------------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value             ; From ; To                                                                                                                    ;
+---------------------------------------+-------------------+------+-----------------------------------------------------------------------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_oct ; -    ; -                                                                                                                     ;
; IP_TOOL_VERSION                       ; 21.1              ; -    ; -                                                                                                                     ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100               ; -    ; -                                                                                                                     ;
; ALLOW_SYNCH_CTRL_USAGE                ; OFF               ; -    ; -                                                                                                                     ;
; AUTO_CLOCK_ENABLE_RECOGNITION         ; OFF               ; -    ; -                                                                                                                     ;
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF               ; -    ; -                                                                                                                     ;
+---------------------------------------+-------------------+------+-----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll ;
+---------------------------------------+-------------------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value             ; From ; To                                                                                                                    ;
+---------------------------------------+-------------------+------+-----------------------------------------------------------------------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_dll ; -    ; -                                                                                                                     ;
; IP_TOOL_VERSION                       ; 21.1              ; -    ; -                                                                                                                     ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100               ; -    ; -                                                                                                                     ;
; ALLOW_SYNCH_CTRL_USAGE                ; OFF               ; -    ; -                                                                                                                     ;
; AUTO_CLOCK_ENABLE_RECOGNITION         ; OFF               ; -    ; -                                                                                                                     ;
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF               ; -    ; -                                                                                                                     ;
+---------------------------------------+-------------------+------+-----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                    ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                               ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming ;
+---------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment    ; Value ; From ; To                                                                                                                                                                                                   ;
+---------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; GLOBAL_SIGNAL ; OFF   ; -    ; clock_sense_reset_n                                                                                                                                                                                  ;
+---------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                    ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                              ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                         ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[6]                                                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[6]                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[5]                                                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[5]                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[4]                                                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[4]                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[3]                                                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[3]                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[2]                                                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[2]                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                        ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                                                           ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[1]                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[1]                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[1]                                                                                                                                                                                                                                      ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                                                           ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[6]                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[6]                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[6]                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[5]                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[5]                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[5]                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[4]                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[4]                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[4]                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[3]                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[3]                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[3]                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[2]                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[2]                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[2]                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[1]                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[1]                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[1]                                                                                                                                                                                                                                      ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                                 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; src_data[7]                                                                                                                                                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[6]                                                                                                                                                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[5]                                                                                                                                                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[4]                                                                                                                                                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[3]                                                                                                                                                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[2]                                                                                                                                                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[1]                                                                                                                                                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[0]                                                                                                                                                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[0]~reg0                                                                                                                                                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[7]~reg0                                                                                                                                                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[6]~reg0                                                                                                                                                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[5]~reg0                                                                                                                                                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[4]~reg0                                                                                                                                                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[3]~reg0                                                                                                                                                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[2]~reg0                                                                                                                                                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[1]~reg0                                                                                                                                                                                   ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[6]                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[6]                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[5]                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[5]                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[4]                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[4]                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[3]                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[3]                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[2]                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[2]                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_master_secure:master_secure|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                         ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                     ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                     ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_master_secure:master_secure|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                             ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                         ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5nn1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                  ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                               ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:cmd_demux_001 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                      ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                   ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                  ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                               ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_demux:cmd_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                  ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                               ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_demux:cmd_demux_001 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                      ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                   ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux:rsp_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                  ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                               ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux:rsp_demux_001 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                      ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                   ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux:rsp_demux_002 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                      ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                   ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux:rsp_demux_003 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                      ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                   ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_cmd_demux:cmd_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                  ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                               ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_demux:rsp_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                  ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                               ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_demux:rsp_demux_001 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                      ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                   ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Source assignments for soc_system:u0|altera_reset_controller:rst_controller ;
+-------------------+-------+------+------------------------------------------+
; Assignment        ; Value ; From ; To                                       ;
+-------------------+-------+------+------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]   ;
+-------------------+-------+------+------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                  ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                              ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                              ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                      ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                  ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                      ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                  ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                          ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                      ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for usf_top:USF_TOP|INPUT_FIFO:FIFO1|scfifo:scfifo_component|scfifo_io81:auto_generated|a_dpfifo_pu81:dpfifo|altsyncram_83t1:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                        ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                         ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for usf_top:USF_TOP|INPUT_FIFO:FIFO2|scfifo:scfifo_component|scfifo_io81:auto_generated|a_dpfifo_pu81:dpfifo|altsyncram_83t1:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                        ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                         ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FIXED_TO_FP:CONV1|FIXED_TO_FP_0002:fixed_to_fp_inst ;
+-----------------------------------------+--------+------+------------------------------------------------------------------------------------------------------------+
; Assignment                              ; Value  ; From ; To                                                                                                         ;
+-----------------------------------------+--------+------+------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION         ; OFF    ; -    ; -                                                                                                          ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ; ON     ; -    ; -                                                                                                          ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                          ;
; MESSAGE_DISABLE                         ; 10037  ; -    ; -                                                                                                          ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                          ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                          ;
; MESSAGE_DISABLE                         ; 15400  ; -    ; -                                                                                                          ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                          ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                          ;
; MESSAGE_DISABLE                         ; 12020  ; -    ; -                                                                                                          ;
; MESSAGE_DISABLE                         ; 12030  ; -    ; -                                                                                                          ;
; MESSAGE_DISABLE                         ; 12010  ; -    ; -                                                                                                          ;
; MESSAGE_DISABLE                         ; 12110  ; -    ; -                                                                                                          ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                          ;
; MESSAGE_DISABLE                         ; 13410  ; -    ; -                                                                                                          ;
; MESSAGE_DISABLE                         ; 113007 ; -    ; -                                                                                                          ;
+-----------------------------------------+--------+------+------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_TO_FIXED:CONV2|FP_TO_FIXED_0002:fp_to_fixed_inst ;
+-----------------------------------------+--------+------+------------------------------------------------------------------------------------------------------------+
; Assignment                              ; Value  ; From ; To                                                                                                         ;
+-----------------------------------------+--------+------+------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION         ; OFF    ; -    ; -                                                                                                          ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ; ON     ; -    ; -                                                                                                          ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                          ;
; MESSAGE_DISABLE                         ; 10037  ; -    ; -                                                                                                          ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                          ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                          ;
; MESSAGE_DISABLE                         ; 15400  ; -    ; -                                                                                                          ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                          ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                          ;
; MESSAGE_DISABLE                         ; 12020  ; -    ; -                                                                                                          ;
; MESSAGE_DISABLE                         ; 12030  ; -    ; -                                                                                                          ;
; MESSAGE_DISABLE                         ; 12010  ; -    ; -                                                                                                          ;
; MESSAGE_DISABLE                         ; 12110  ; -    ; -                                                                                                          ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                          ;
; MESSAGE_DISABLE                         ; 13410  ; -    ; -                                                                                                          ;
; MESSAGE_DISABLE                         ; 113007 ; -    ; -                                                                                                          ;
+-----------------------------------------+--------+------+------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst ;
+-----------------------------------------+--------+------+-----------------------------------------------------------------------------------------------+
; Assignment                              ; Value  ; From ; To                                                                                            ;
+-----------------------------------------+--------+------+-----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION         ; OFF    ; -    ; -                                                                                             ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ; ON     ; -    ; -                                                                                             ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                             ;
; MESSAGE_DISABLE                         ; 10037  ; -    ; -                                                                                             ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                             ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                             ;
; MESSAGE_DISABLE                         ; 15400  ; -    ; -                                                                                             ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                             ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                             ;
; MESSAGE_DISABLE                         ; 12020  ; -    ; -                                                                                             ;
; MESSAGE_DISABLE                         ; 12030  ; -    ; -                                                                                             ;
; MESSAGE_DISABLE                         ; 12010  ; -    ; -                                                                                             ;
; MESSAGE_DISABLE                         ; 12110  ; -    ; -                                                                                             ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                             ;
; MESSAGE_DISABLE                         ; 13410  ; -    ; -                                                                                             ;
; MESSAGE_DISABLE                         ; 113007 ; -    ; -                                                                                             ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][23]                                              ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][22]                                              ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][21]                                              ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][20]                                              ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][19]                                              ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][18]                                              ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][17]                                              ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][16]                                              ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][15]                                              ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][14]                                              ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][13]                                              ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][12]                                              ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][11]                                              ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][10]                                              ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][9]                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][8]                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][7]                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][6]                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][5]                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][4]                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][3]                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][2]                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][1]                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][0]                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][23]                                              ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][22]                                              ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][21]                                              ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][20]                                              ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][19]                                              ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][18]                                              ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][17]                                              ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][16]                                              ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][15]                                              ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][14]                                              ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][13]                                              ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][12]                                              ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][11]                                              ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][10]                                              ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][9]                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][8]                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][7]                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][6]                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][5]                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][4]                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][3]                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][2]                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][1]                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][0]                                               ;
+-----------------------------------------+--------+------+-----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst ;
+-----------------------------------------+--------+------+-------------------------------------------------------------------------------------------+
; Assignment                              ; Value  ; From ; To                                                                                        ;
+-----------------------------------------+--------+------+-------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION         ; OFF    ; -    ; -                                                                                         ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ; ON     ; -    ; -                                                                                         ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                         ;
; MESSAGE_DISABLE                         ; 10037  ; -    ; -                                                                                         ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                         ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                         ;
; MESSAGE_DISABLE                         ; 15400  ; -    ; -                                                                                         ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                         ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                         ;
; MESSAGE_DISABLE                         ; 12020  ; -    ; -                                                                                         ;
; MESSAGE_DISABLE                         ; 12030  ; -    ; -                                                                                         ;
; MESSAGE_DISABLE                         ; 12010  ; -    ; -                                                                                         ;
; MESSAGE_DISABLE                         ; 12110  ; -    ; -                                                                                         ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                         ;
; MESSAGE_DISABLE                         ; 13410  ; -    ; -                                                                                         ;
; MESSAGE_DISABLE                         ; 113007 ; -    ; -                                                                                         ;
+-----------------------------------------+--------+------+-------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_GREATER:GREATER|FP_GREATER_0002:fp_greater_inst ;
+-----------------------------------------+--------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                              ; Value  ; From ; To                                                                                                        ;
+-----------------------------------------+--------+------+-----------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION         ; OFF    ; -    ; -                                                                                                         ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ; ON     ; -    ; -                                                                                                         ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                         ;
; MESSAGE_DISABLE                         ; 10037  ; -    ; -                                                                                                         ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                         ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                         ;
; MESSAGE_DISABLE                         ; 15400  ; -    ; -                                                                                                         ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                         ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                         ;
; MESSAGE_DISABLE                         ; 12020  ; -    ; -                                                                                                         ;
; MESSAGE_DISABLE                         ; 12030  ; -    ; -                                                                                                         ;
; MESSAGE_DISABLE                         ; 12010  ; -    ; -                                                                                                         ;
; MESSAGE_DISABLE                         ; 12110  ; -    ; -                                                                                                         ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                         ;
; MESSAGE_DISABLE                         ; 13410  ; -    ; -                                                                                                         ;
; MESSAGE_DISABLE                         ; 113007 ; -    ; -                                                                                                         ;
+-----------------------------------------+--------+------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FIXED_TO_FP:CONV1|FIXED_TO_FP_0002:fixed_to_fp_inst ;
+-----------------------------------------+--------+------+------------------------------------------------------------------------------------------------------------+
; Assignment                              ; Value  ; From ; To                                                                                                         ;
+-----------------------------------------+--------+------+------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION         ; OFF    ; -    ; -                                                                                                          ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ; ON     ; -    ; -                                                                                                          ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                          ;
; MESSAGE_DISABLE                         ; 10037  ; -    ; -                                                                                                          ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                          ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                          ;
; MESSAGE_DISABLE                         ; 15400  ; -    ; -                                                                                                          ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                          ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                          ;
; MESSAGE_DISABLE                         ; 12020  ; -    ; -                                                                                                          ;
; MESSAGE_DISABLE                         ; 12030  ; -    ; -                                                                                                          ;
; MESSAGE_DISABLE                         ; 12010  ; -    ; -                                                                                                          ;
; MESSAGE_DISABLE                         ; 12110  ; -    ; -                                                                                                          ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                          ;
; MESSAGE_DISABLE                         ; 13410  ; -    ; -                                                                                                          ;
; MESSAGE_DISABLE                         ; 113007 ; -    ; -                                                                                                          ;
+-----------------------------------------+--------+------+------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_TO_FIXED:CONV2|FP_TO_FIXED_0002:fp_to_fixed_inst ;
+-----------------------------------------+--------+------+------------------------------------------------------------------------------------------------------------+
; Assignment                              ; Value  ; From ; To                                                                                                         ;
+-----------------------------------------+--------+------+------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION         ; OFF    ; -    ; -                                                                                                          ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ; ON     ; -    ; -                                                                                                          ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                          ;
; MESSAGE_DISABLE                         ; 10037  ; -    ; -                                                                                                          ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                          ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                          ;
; MESSAGE_DISABLE                         ; 15400  ; -    ; -                                                                                                          ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                          ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                          ;
; MESSAGE_DISABLE                         ; 12020  ; -    ; -                                                                                                          ;
; MESSAGE_DISABLE                         ; 12030  ; -    ; -                                                                                                          ;
; MESSAGE_DISABLE                         ; 12010  ; -    ; -                                                                                                          ;
; MESSAGE_DISABLE                         ; 12110  ; -    ; -                                                                                                          ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                          ;
; MESSAGE_DISABLE                         ; 13410  ; -    ; -                                                                                                          ;
; MESSAGE_DISABLE                         ; 113007 ; -    ; -                                                                                                          ;
+-----------------------------------------+--------+------+------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst ;
+-----------------------------------------+--------+------+-----------------------------------------------------------------------------------------------+
; Assignment                              ; Value  ; From ; To                                                                                            ;
+-----------------------------------------+--------+------+-----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION         ; OFF    ; -    ; -                                                                                             ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ; ON     ; -    ; -                                                                                             ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                             ;
; MESSAGE_DISABLE                         ; 10037  ; -    ; -                                                                                             ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                             ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                             ;
; MESSAGE_DISABLE                         ; 15400  ; -    ; -                                                                                             ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                             ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                             ;
; MESSAGE_DISABLE                         ; 12020  ; -    ; -                                                                                             ;
; MESSAGE_DISABLE                         ; 12030  ; -    ; -                                                                                             ;
; MESSAGE_DISABLE                         ; 12010  ; -    ; -                                                                                             ;
; MESSAGE_DISABLE                         ; 12110  ; -    ; -                                                                                             ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                             ;
; MESSAGE_DISABLE                         ; 13410  ; -    ; -                                                                                             ;
; MESSAGE_DISABLE                         ; 113007 ; -    ; -                                                                                             ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][23]                                              ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][22]                                              ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][21]                                              ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][20]                                              ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][19]                                              ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][18]                                              ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][17]                                              ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][16]                                              ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][15]                                              ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][14]                                              ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][13]                                              ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][12]                                              ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][11]                                              ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][10]                                              ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][9]                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][8]                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][7]                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][6]                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][5]                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][4]                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][3]                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][2]                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][1]                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][0]                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][23]                                              ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][22]                                              ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][21]                                              ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][20]                                              ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][19]                                              ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][18]                                              ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][17]                                              ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][16]                                              ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][15]                                              ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][14]                                              ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][13]                                              ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][12]                                              ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][11]                                              ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][10]                                              ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][9]                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][8]                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][7]                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][6]                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][5]                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][4]                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][3]                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][2]                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][1]                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][0]                                               ;
+-----------------------------------------+--------+------+-----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst ;
+-----------------------------------------+--------+------+-------------------------------------------------------------------------------------------+
; Assignment                              ; Value  ; From ; To                                                                                        ;
+-----------------------------------------+--------+------+-------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION         ; OFF    ; -    ; -                                                                                         ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ; ON     ; -    ; -                                                                                         ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                         ;
; MESSAGE_DISABLE                         ; 10037  ; -    ; -                                                                                         ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                         ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                         ;
; MESSAGE_DISABLE                         ; 15400  ; -    ; -                                                                                         ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                         ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                         ;
; MESSAGE_DISABLE                         ; 12020  ; -    ; -                                                                                         ;
; MESSAGE_DISABLE                         ; 12030  ; -    ; -                                                                                         ;
; MESSAGE_DISABLE                         ; 12010  ; -    ; -                                                                                         ;
; MESSAGE_DISABLE                         ; 12110  ; -    ; -                                                                                         ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                         ;
; MESSAGE_DISABLE                         ; 13410  ; -    ; -                                                                                         ;
; MESSAGE_DISABLE                         ; 113007 ; -    ; -                                                                                         ;
+-----------------------------------------+--------+------+-------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_GREATER:GREATER|FP_GREATER_0002:fp_greater_inst ;
+-----------------------------------------+--------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                              ; Value  ; From ; To                                                                                                        ;
+-----------------------------------------+--------+------+-----------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION         ; OFF    ; -    ; -                                                                                                         ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ; ON     ; -    ; -                                                                                                         ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                         ;
; MESSAGE_DISABLE                         ; 10037  ; -    ; -                                                                                                         ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                         ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                         ;
; MESSAGE_DISABLE                         ; 15400  ; -    ; -                                                                                                         ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                         ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                         ;
; MESSAGE_DISABLE                         ; 12020  ; -    ; -                                                                                                         ;
; MESSAGE_DISABLE                         ; 12030  ; -    ; -                                                                                                         ;
; MESSAGE_DISABLE                         ; 12010  ; -    ; -                                                                                                         ;
; MESSAGE_DISABLE                         ; 12110  ; -    ; -                                                                                                         ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                         ;
; MESSAGE_DISABLE                         ; 13410  ; -    ; -                                                                                                         ;
; MESSAGE_DISABLE                         ; 113007 ; -    ; -                                                                                                         ;
+-----------------------------------------+--------+------+-----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst ;
+---------------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value                  ; From ; To                                                                                                                              ;
+---------------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------+
; NOT_GATE_PUSH_BACK              ; OFF                    ; -    ; -                                                                                                                               ;
; POWER_UP_LEVEL                  ; LOW                    ; -    ; -                                                                                                                               ;
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF                    ; -    ; -                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION     ; FORCED_IF_ASYNCHRONOUS ; -    ; metastable_l2_reg[0]                                                                                                            ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF                    ; -    ; hold_reg[2]                                                                                                                     ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF                    ; -    ; hold_reg[1]                                                                                                                     ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF                    ; -    ; hold_reg[0]                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION     ; FORCED_IF_ASYNCHRONOUS ; -    ; metastable_l2_reg[1]                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION     ; FORCED_IF_ASYNCHRONOUS ; -    ; metastable_l2_reg[2]                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION     ; FORCED_IF_ASYNCHRONOUS ; -    ; metastable_l1_reg[0]                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION     ; FORCED_IF_ASYNCHRONOUS ; -    ; metastable_l1_reg[1]                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION     ; FORCED_IF_ASYNCHRONOUS ; -    ; metastable_l1_reg[2]                                                                                                            ;
+---------------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|soc_system_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                            ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                                                                                                                         ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                                      ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                                    ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                                    ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                                  ;
; LPM_WIDTH               ; 32          ; Signed Integer                                                                                                                                                                  ;
; LPM_NUMWORDS            ; 4096        ; Signed Integer                                                                                                                                                                  ;
; LPM_WIDTHU              ; 12          ; Signed Integer                                                                                                                                                                  ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                                                                         ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                                                                                         ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                                                                                         ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                         ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                                         ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                                         ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                                                                                                                         ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                                                                                                                         ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                                                                                                                  ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                                                                                                                  ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                                                                                                                         ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                         ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                                         ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                                                                                                                         ;
; WRITE_ACLR_SYNCH        ; ON          ; Untyped                                                                                                                                                                         ;
; READ_ACLR_SYNCH         ; ON          ; Untyped                                                                                                                                                                         ;
; CBXI_PARAMETER          ; dcfifo_0982 ; Untyped                                                                                                                                                                         ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|altera_std_synchronizer:rdreq_sync_i ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 4     ; Signed Integer                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|altera_std_synchronizer:wrdreq_sync_i ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 4     ; Signed Integer                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0 ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; F2S_Width      ; 2     ; Signed Integer                                           ;
; S2F_Width      ; 3     ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll ;
+----------------------------+-----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name             ; Value     ; Type                                                                                                                                                     ;
+----------------------------+-----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY              ; Cyclone V ; String                                                                                                                                                   ;
; IS_HHP_HPS                 ; true      ; String                                                                                                                                                   ;
; GENERIC_PLL                ; true      ; String                                                                                                                                                   ;
; REF_CLK_FREQ               ; 25.0 MHz  ; String                                                                                                                                                   ;
; REF_CLK_PERIOD_PS          ; 40000     ; Signed Integer                                                                                                                                           ;
; PLL_MEM_CLK_FREQ_STR       ; 400.0 MHz ; String                                                                                                                                                   ;
; PLL_WRITE_CLK_FREQ_STR     ; 400.0 MHz ; String                                                                                                                                                   ;
; PLL_DR_CLK_FREQ_STR        ;           ; String                                                                                                                                                   ;
; PLL_MEM_CLK_FREQ_SIM_STR   ; 2500 ps   ; String                                                                                                                                                   ;
; PLL_WRITE_CLK_FREQ_SIM_STR ; 2500 ps   ; String                                                                                                                                                   ;
; PLL_DR_CLK_FREQ_SIM_STR    ; 0 ps      ; String                                                                                                                                                   ;
; MEM_CLK_PHASE              ; 0 ps      ; String                                                                                                                                                   ;
; WRITE_CLK_PHASE            ; 1875 ps   ; String                                                                                                                                                   ;
; DR_CLK_PHASE               ;           ; String                                                                                                                                                   ;
+----------------------------+-----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0 ;
+--------------------------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                       ; Value            ; Type                                                                                                                                  ;
+--------------------------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY                        ; Cyclone V        ; String                                                                                                                                ;
; IS_HHP_HPS                           ; true             ; String                                                                                                                                ;
; ALTERA_ALT_MEM_IF_PHY_FAST_SIM_MODEL ; 0                ; Signed Integer                                                                                                                        ;
; OCT_TERM_CONTROL_WIDTH               ; 16               ; Signed Integer                                                                                                                        ;
; MEM_IF_ADDR_WIDTH                    ; 15               ; Signed Integer                                                                                                                        ;
; MEM_IF_BANKADDR_WIDTH                ; 3                ; Signed Integer                                                                                                                        ;
; MEM_IF_CK_WIDTH                      ; 1                ; Signed Integer                                                                                                                        ;
; MEM_IF_CLK_EN_WIDTH                  ; 1                ; Signed Integer                                                                                                                        ;
; MEM_IF_CS_WIDTH                      ; 1                ; Signed Integer                                                                                                                        ;
; MEM_IF_DM_WIDTH                      ; 4                ; Signed Integer                                                                                                                        ;
; MEM_IF_CONTROL_WIDTH                 ; 1                ; Signed Integer                                                                                                                        ;
; MEM_IF_DQ_WIDTH                      ; 32               ; Signed Integer                                                                                                                        ;
; MEM_IF_DQS_WIDTH                     ; 4                ; Signed Integer                                                                                                                        ;
; MEM_IF_READ_DQS_WIDTH                ; 4                ; Signed Integer                                                                                                                        ;
; MEM_IF_WRITE_DQS_WIDTH               ; 4                ; Signed Integer                                                                                                                        ;
; MEM_IF_ODT_WIDTH                     ; 1                ; Signed Integer                                                                                                                        ;
; DLL_DELAY_CTRL_WIDTH                 ; 7                ; Signed Integer                                                                                                                        ;
; SCC_DATA_WIDTH                       ; 1                ; Signed Integer                                                                                                                        ;
; READ_VALID_FIFO_SIZE                 ; 16               ; Signed Integer                                                                                                                        ;
; READ_FIFO_SIZE                       ; 8                ; Signed Integer                                                                                                                        ;
; MR1_ODS                              ; 0                ; Signed Integer                                                                                                                        ;
; MR1_RTT                              ; 3                ; Signed Integer                                                                                                                        ;
; MR2_RTT_WR                           ; 0                ; Signed Integer                                                                                                                        ;
; DLL_OFFSET_CTRL_WIDTH                ; 6                ; Signed Integer                                                                                                                        ;
; CALIB_REG_WIDTH                      ; 8                ; Signed Integer                                                                                                                        ;
; TB_PROTOCOL                          ; DDR3             ; String                                                                                                                                ;
; TB_MEM_CLK_FREQ                      ; 400.0            ; String                                                                                                                                ;
; TB_RATE                              ; FULL             ; String                                                                                                                                ;
; TB_MEM_DQ_WIDTH                      ; 32               ; String                                                                                                                                ;
; TB_MEM_DQS_WIDTH                     ; 4                ; String                                                                                                                                ;
; TB_PLL_DLL_MASTER                    ; true             ; String                                                                                                                                ;
; FAST_SIM_CALIBRATION                 ; false            ; String                                                                                                                                ;
; AC_ROM_INIT_FILE_NAME                ; hps_AC_ROM.hex   ; String                                                                                                                                ;
; INST_ROM_INIT_FILE_NAME              ; hps_inst_ROM.hex ; String                                                                                                                                ;
+--------------------------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy ;
+---------------------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value            ; Type                                                                                                                                                                            ;
+---------------------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY                   ; Cyclone V        ; String                                                                                                                                                                          ;
; IS_HHP_HPS                      ; true             ; String                                                                                                                                                                          ;
; OCT_SERIES_TERM_CONTROL_WIDTH   ; 16               ; Signed Integer                                                                                                                                                                  ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH ; 16               ; Signed Integer                                                                                                                                                                  ;
; MEM_ADDRESS_WIDTH               ; 15               ; Signed Integer                                                                                                                                                                  ;
; MEM_BANK_WIDTH                  ; 3                ; Signed Integer                                                                                                                                                                  ;
; MEM_IF_CS_WIDTH                 ; 1                ; Signed Integer                                                                                                                                                                  ;
; MEM_CLK_EN_WIDTH                ; 1                ; Signed Integer                                                                                                                                                                  ;
; MEM_CK_WIDTH                    ; 1                ; Signed Integer                                                                                                                                                                  ;
; MEM_ODT_WIDTH                   ; 1                ; Signed Integer                                                                                                                                                                  ;
; MEM_DQS_WIDTH                   ; 4                ; Signed Integer                                                                                                                                                                  ;
; MEM_DM_WIDTH                    ; 4                ; Signed Integer                                                                                                                                                                  ;
; MEM_CONTROL_WIDTH               ; 1                ; Signed Integer                                                                                                                                                                  ;
; MEM_DQ_WIDTH                    ; 32               ; Signed Integer                                                                                                                                                                  ;
; MEM_READ_DQS_WIDTH              ; 4                ; Signed Integer                                                                                                                                                                  ;
; MEM_WRITE_DQS_WIDTH             ; 4                ; Signed Integer                                                                                                                                                                  ;
; DLL_DELAY_CTRL_WIDTH            ; 7                ; Signed Integer                                                                                                                                                                  ;
; MR1_ODS                         ; 0                ; Signed Integer                                                                                                                                                                  ;
; MR1_RTT                         ; 3                ; Signed Integer                                                                                                                                                                  ;
; MR2_RTT_WR                      ; 0                ; Signed Integer                                                                                                                                                                  ;
; TB_PROTOCOL                     ; DDR3             ; String                                                                                                                                                                          ;
; TB_MEM_CLK_FREQ                 ; 400.0            ; String                                                                                                                                                                          ;
; TB_RATE                         ; FULL             ; String                                                                                                                                                                          ;
; TB_MEM_DQ_WIDTH                 ; 32               ; String                                                                                                                                                                          ;
; TB_MEM_DQS_WIDTH                ; 4                ; String                                                                                                                                                                          ;
; TB_PLL_DLL_MASTER               ; true             ; String                                                                                                                                                                          ;
; FAST_SIM_MODEL                  ; 0                ; Signed Integer                                                                                                                                                                  ;
; FAST_SIM_CALIBRATION            ; false            ; String                                                                                                                                                                          ;
; CALIB_REG_WIDTH                 ; 8                ; Signed Integer                                                                                                                                                                  ;
; AC_ROM_INIT_FILE_NAME           ; hps_AC_ROM.hex   ; String                                                                                                                                                                          ;
; INST_ROM_INIT_FILE_NAME         ; hps_inst_ROM.hex ; String                                                                                                                                                                          ;
+---------------------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                  ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                        ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                        ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads ;
+---------------------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value     ; Type                                                                                                                                                                                                                          ;
+---------------------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY                   ; Cyclone V ; String                                                                                                                                                                                                                        ;
; FAST_SIM_MODEL                  ; 0         ; Signed Integer                                                                                                                                                                                                                ;
; OCT_SERIES_TERM_CONTROL_WIDTH   ; 16        ; Signed Integer                                                                                                                                                                                                                ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH ; 16        ; Signed Integer                                                                                                                                                                                                                ;
; MEM_ADDRESS_WIDTH               ; 15        ; Signed Integer                                                                                                                                                                                                                ;
; MEM_BANK_WIDTH                  ; 3         ; Signed Integer                                                                                                                                                                                                                ;
; MEM_CHIP_SELECT_WIDTH           ; 1         ; Signed Integer                                                                                                                                                                                                                ;
; MEM_CLK_EN_WIDTH                ; 1         ; Signed Integer                                                                                                                                                                                                                ;
; MEM_CK_WIDTH                    ; 1         ; Signed Integer                                                                                                                                                                                                                ;
; MEM_ODT_WIDTH                   ; 1         ; Signed Integer                                                                                                                                                                                                                ;
; MEM_DQS_WIDTH                   ; 4         ; Signed Integer                                                                                                                                                                                                                ;
; MEM_DM_WIDTH                    ; 4         ; Signed Integer                                                                                                                                                                                                                ;
; MEM_CONTROL_WIDTH               ; 1         ; Signed Integer                                                                                                                                                                                                                ;
; MEM_DQ_WIDTH                    ; 32        ; Signed Integer                                                                                                                                                                                                                ;
; MEM_READ_DQS_WIDTH              ; 4         ; Signed Integer                                                                                                                                                                                                                ;
; MEM_WRITE_DQS_WIDTH             ; 4         ; Signed Integer                                                                                                                                                                                                                ;
; DLL_DELAY_CTRL_WIDTH            ; 7         ; Signed Integer                                                                                                                                                                                                                ;
; ADC_PHASE_SETTING               ; 0         ; Signed Integer                                                                                                                                                                                                                ;
; ADC_INVERT_PHASE                ; true      ; String                                                                                                                                                                                                                        ;
; IS_HHP_HPS                      ; true      ; String                                                                                                                                                                                                                        ;
+---------------------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads ;
+-----------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value     ; Type                                                                                                                                                                                                                                                                                       ;
+-----------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY         ; Cyclone V ; String                                                                                                                                                                                                                                                                                     ;
; MEM_ADDRESS_WIDTH     ; 15        ; Signed Integer                                                                                                                                                                                                                                                                             ;
; MEM_BANK_WIDTH        ; 3         ; Signed Integer                                                                                                                                                                                                                                                                             ;
; MEM_CHIP_SELECT_WIDTH ; 1         ; Signed Integer                                                                                                                                                                                                                                                                             ;
; MEM_CLK_EN_WIDTH      ; 1         ; Signed Integer                                                                                                                                                                                                                                                                             ;
; MEM_CK_WIDTH          ; 1         ; Signed Integer                                                                                                                                                                                                                                                                             ;
; MEM_ODT_WIDTH         ; 1         ; Signed Integer                                                                                                                                                                                                                                                                             ;
; MEM_CONTROL_WIDTH     ; 1         ; Signed Integer                                                                                                                                                                                                                                                                             ;
; AFI_ADDRESS_WIDTH     ; 60        ; Signed Integer                                                                                                                                                                                                                                                                             ;
; AFI_BANK_WIDTH        ; 12        ; Signed Integer                                                                                                                                                                                                                                                                             ;
; AFI_CHIP_SELECT_WIDTH ; 4         ; Signed Integer                                                                                                                                                                                                                                                                             ;
; AFI_CLK_EN_WIDTH      ; 4         ; Signed Integer                                                                                                                                                                                                                                                                             ;
; AFI_ODT_WIDTH         ; 4         ; Signed Integer                                                                                                                                                                                                                                                                             ;
; AFI_CONTROL_WIDTH     ; 4         ; Signed Integer                                                                                                                                                                                                                                                                             ;
; DLL_WIDTH             ; 7         ; Signed Integer                                                                                                                                                                                                                                                                             ;
; ADC_PHASE_SETTING     ; 0         ; Signed Integer                                                                                                                                                                                                                                                                             ;
; ADC_INVERT_PHASE      ; true      ; String                                                                                                                                                                                                                                                                                     ;
; IS_HHP_HPS            ; true      ; String                                                                                                                                                                                                                                                                                     ;
+-----------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                 ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                 ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                         ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                         ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                 ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                 ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                         ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                         ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                 ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                 ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                         ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                         ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                 ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                 ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                         ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                         ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                 ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                 ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                         ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                         ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                 ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                 ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                         ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                         ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                 ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                 ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                         ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                         ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                 ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                 ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                         ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                         ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                 ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                 ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                         ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                         ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                 ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                 ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                         ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                         ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 15    ; Signed Integer                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                                                                                                                                        ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                              ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                                                                                                                                                                                                                                     ;
; OE_REG                 ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                     ;
; extend_oe_disable      ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                     ;
; INTENDED_DEVICE_FAMILY ; Cyclone V    ; Untyped                                                                                                                                                                                                                                                                                                                     ;
; DEVICE_FAMILY          ; Cyclone V    ; Untyped                                                                                                                                                                                                                                                                                                                     ;
; CBXI_PARAMETER         ; ddio_out_uqe ; Untyped                                                                                                                                                                                                                                                                                                                     ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                                                                                            ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ;       ; String                                                                                                                                                                                                                                                                          ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                                                                                                                                                                                                                                      ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_WIDTH                        ; 8       ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; PIN_TYPE                         ; bidir   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_INPUT_PHASE_ALIGNMENT        ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_OUTPUT_PHASE_ALIGNMENT       ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_HALF_RATE_INPUT              ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_HALF_RATE_OUTPUT             ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; DIFFERENTIAL_CAPTURE_STROBE      ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; SEPARATE_CAPTURE_STROBE          ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; INPUT_FREQ                       ; 400.0   ; Signed Float                                                                                                                                                                                                                                                                                                                              ;
; INPUT_FREQ_PS                    ; 2500 ps ; String                                                                                                                                                                                                                                                                                                                                    ;
; DELAY_CHAIN_BUFFER_MODE          ; high    ; String                                                                                                                                                                                                                                                                                                                                    ;
; DQS_PHASE_SETTING                ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; DQS_PHASE_SHIFT                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; DQS_ENABLE_PHASE_SETTING         ; 3       ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; USE_DYNAMIC_CONFIG               ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; INVERT_CAPTURE_STROBE            ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; SWAP_CAPTURE_STROBE_POLARITY     ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_TERMINATION_CONTROL          ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_OCT_ENA_IN_FOR_OCT           ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQS_ENABLE                   ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_IO_CONFIG                    ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQS_CONFIG                   ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_OFFSET_CTRL                  ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; HR_DDIO_OUT_HAS_THREE_REGS       ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_OUTPUT_STROBE                ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; DIFFERENTIAL_OUTPUT_STROBE       ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_OUTPUT_STROBE_RESET          ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_BIDIR_STROBE                 ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; REVERSE_READ_WORDS               ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; NATURAL_ALIGNMENT                ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; EXTRA_OUTPUT_WIDTH               ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; PREAMBLE_TYPE                    ; high    ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_DATA_OE_FOR_OCT              ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; EMIF_UNALIGNED_PREAMBLE_SUPPORT  ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; EMIF_BYPASS_OCT_DDIO             ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_2X_FF                        ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQS_TRACKING                 ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; SEPERATE_LDC_FOR_WRITE_STROBE    ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_PHASECTRL             ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; DYNAMIC_MODE                     ; dynamic ; String                                                                                                                                                                                                                                                                                                                                    ;
; OCT_SERIES_TERM_CONTROL_WIDTH    ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH  ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; DLL_WIDTH                        ; 7       ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; REGULAR_WRITE_BUS_ORDERING       ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; USE_HARD_FIFOS                   ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; CALIBRATION_SUPPORT              ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQSIN_FOR_VFIFO_READ         ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; HHP_HPS                          ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_LDC_AS_LOW_SKEW_CLOCK        ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; DLL_USE_2X_CLK                   ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_AFTER_T7              ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; LFIFO_OCT_EN_MASK                ; -1      ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                                                                                            ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ;       ; String                                                                                                                                                                                                                                                                          ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                                                                                                                                                                                                                                      ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_WIDTH                        ; 8       ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; PIN_TYPE                         ; bidir   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_INPUT_PHASE_ALIGNMENT        ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_OUTPUT_PHASE_ALIGNMENT       ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_HALF_RATE_INPUT              ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_HALF_RATE_OUTPUT             ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; DIFFERENTIAL_CAPTURE_STROBE      ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; SEPARATE_CAPTURE_STROBE          ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; INPUT_FREQ                       ; 400.0   ; Signed Float                                                                                                                                                                                                                                                                                                                              ;
; INPUT_FREQ_PS                    ; 2500 ps ; String                                                                                                                                                                                                                                                                                                                                    ;
; DELAY_CHAIN_BUFFER_MODE          ; high    ; String                                                                                                                                                                                                                                                                                                                                    ;
; DQS_PHASE_SETTING                ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; DQS_PHASE_SHIFT                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; DQS_ENABLE_PHASE_SETTING         ; 3       ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; USE_DYNAMIC_CONFIG               ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; INVERT_CAPTURE_STROBE            ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; SWAP_CAPTURE_STROBE_POLARITY     ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_TERMINATION_CONTROL          ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_OCT_ENA_IN_FOR_OCT           ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQS_ENABLE                   ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_IO_CONFIG                    ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQS_CONFIG                   ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_OFFSET_CTRL                  ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; HR_DDIO_OUT_HAS_THREE_REGS       ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_OUTPUT_STROBE                ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; DIFFERENTIAL_OUTPUT_STROBE       ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_OUTPUT_STROBE_RESET          ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_BIDIR_STROBE                 ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; REVERSE_READ_WORDS               ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; NATURAL_ALIGNMENT                ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; EXTRA_OUTPUT_WIDTH               ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; PREAMBLE_TYPE                    ; high    ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_DATA_OE_FOR_OCT              ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; EMIF_UNALIGNED_PREAMBLE_SUPPORT  ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; EMIF_BYPASS_OCT_DDIO             ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_2X_FF                        ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQS_TRACKING                 ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; SEPERATE_LDC_FOR_WRITE_STROBE    ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_PHASECTRL             ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; DYNAMIC_MODE                     ; dynamic ; String                                                                                                                                                                                                                                                                                                                                    ;
; OCT_SERIES_TERM_CONTROL_WIDTH    ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH  ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; DLL_WIDTH                        ; 7       ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; REGULAR_WRITE_BUS_ORDERING       ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; USE_HARD_FIFOS                   ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; CALIBRATION_SUPPORT              ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQSIN_FOR_VFIFO_READ         ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; HHP_HPS                          ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_LDC_AS_LOW_SKEW_CLOCK        ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; DLL_USE_2X_CLK                   ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_AFTER_T7              ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; LFIFO_OCT_EN_MASK                ; -1      ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                                                                                            ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ;       ; String                                                                                                                                                                                                                                                                          ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                                                                                                                                                                                                                                      ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_WIDTH                        ; 8       ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; PIN_TYPE                         ; bidir   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_INPUT_PHASE_ALIGNMENT        ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_OUTPUT_PHASE_ALIGNMENT       ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_HALF_RATE_INPUT              ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_HALF_RATE_OUTPUT             ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; DIFFERENTIAL_CAPTURE_STROBE      ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; SEPARATE_CAPTURE_STROBE          ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; INPUT_FREQ                       ; 400.0   ; Signed Float                                                                                                                                                                                                                                                                                                                              ;
; INPUT_FREQ_PS                    ; 2500 ps ; String                                                                                                                                                                                                                                                                                                                                    ;
; DELAY_CHAIN_BUFFER_MODE          ; high    ; String                                                                                                                                                                                                                                                                                                                                    ;
; DQS_PHASE_SETTING                ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; DQS_PHASE_SHIFT                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; DQS_ENABLE_PHASE_SETTING         ; 3       ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; USE_DYNAMIC_CONFIG               ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; INVERT_CAPTURE_STROBE            ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; SWAP_CAPTURE_STROBE_POLARITY     ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_TERMINATION_CONTROL          ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_OCT_ENA_IN_FOR_OCT           ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQS_ENABLE                   ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_IO_CONFIG                    ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQS_CONFIG                   ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_OFFSET_CTRL                  ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; HR_DDIO_OUT_HAS_THREE_REGS       ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_OUTPUT_STROBE                ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; DIFFERENTIAL_OUTPUT_STROBE       ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_OUTPUT_STROBE_RESET          ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_BIDIR_STROBE                 ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; REVERSE_READ_WORDS               ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; NATURAL_ALIGNMENT                ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; EXTRA_OUTPUT_WIDTH               ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; PREAMBLE_TYPE                    ; high    ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_DATA_OE_FOR_OCT              ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; EMIF_UNALIGNED_PREAMBLE_SUPPORT  ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; EMIF_BYPASS_OCT_DDIO             ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_2X_FF                        ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQS_TRACKING                 ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; SEPERATE_LDC_FOR_WRITE_STROBE    ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_PHASECTRL             ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; DYNAMIC_MODE                     ; dynamic ; String                                                                                                                                                                                                                                                                                                                                    ;
; OCT_SERIES_TERM_CONTROL_WIDTH    ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH  ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; DLL_WIDTH                        ; 7       ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; REGULAR_WRITE_BUS_ORDERING       ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; USE_HARD_FIFOS                   ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; CALIBRATION_SUPPORT              ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQSIN_FOR_VFIFO_READ         ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; HHP_HPS                          ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_LDC_AS_LOW_SKEW_CLOCK        ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; DLL_USE_2X_CLK                   ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_AFTER_T7              ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; LFIFO_OCT_EN_MASK                ; -1      ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                                                                                            ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ;       ; String                                                                                                                                                                                                                                                                          ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                                                                                                                                                                                                                                      ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_WIDTH                        ; 8       ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; PIN_TYPE                         ; bidir   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_INPUT_PHASE_ALIGNMENT        ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_OUTPUT_PHASE_ALIGNMENT       ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_HALF_RATE_INPUT              ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_HALF_RATE_OUTPUT             ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; DIFFERENTIAL_CAPTURE_STROBE      ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; SEPARATE_CAPTURE_STROBE          ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; INPUT_FREQ                       ; 400.0   ; Signed Float                                                                                                                                                                                                                                                                                                                              ;
; INPUT_FREQ_PS                    ; 2500 ps ; String                                                                                                                                                                                                                                                                                                                                    ;
; DELAY_CHAIN_BUFFER_MODE          ; high    ; String                                                                                                                                                                                                                                                                                                                                    ;
; DQS_PHASE_SETTING                ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; DQS_PHASE_SHIFT                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; DQS_ENABLE_PHASE_SETTING         ; 3       ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; USE_DYNAMIC_CONFIG               ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; INVERT_CAPTURE_STROBE            ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; SWAP_CAPTURE_STROBE_POLARITY     ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_TERMINATION_CONTROL          ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_OCT_ENA_IN_FOR_OCT           ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQS_ENABLE                   ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_IO_CONFIG                    ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQS_CONFIG                   ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_OFFSET_CTRL                  ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; HR_DDIO_OUT_HAS_THREE_REGS       ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_OUTPUT_STROBE                ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; DIFFERENTIAL_OUTPUT_STROBE       ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_OUTPUT_STROBE_RESET          ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_BIDIR_STROBE                 ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; REVERSE_READ_WORDS               ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; NATURAL_ALIGNMENT                ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; EXTRA_OUTPUT_WIDTH               ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; PREAMBLE_TYPE                    ; high    ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_DATA_OE_FOR_OCT              ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; EMIF_UNALIGNED_PREAMBLE_SUPPORT  ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; EMIF_BYPASS_OCT_DDIO             ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_2X_FF                        ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQS_TRACKING                 ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; SEPERATE_LDC_FOR_WRITE_STROBE    ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_PHASECTRL             ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; DYNAMIC_MODE                     ; dynamic ; String                                                                                                                                                                                                                                                                                                                                    ;
; OCT_SERIES_TERM_CONTROL_WIDTH    ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH  ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; DLL_WIDTH                        ; 7       ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; REGULAR_WRITE_BUS_ORDERING       ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; USE_HARD_FIFOS                   ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; CALIBRATION_SUPPORT              ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQSIN_FOR_VFIFO_READ         ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; HHP_HPS                          ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_LDC_AS_LOW_SKEW_CLOCK        ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; DLL_USE_2X_CLK                   ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_AFTER_T7              ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; LFIFO_OCT_EN_MASK                ; -1      ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hhp_qseq_synth_top:seq ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; APB_DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                                          ;
; APB_ADDR_WIDTH     ; 32    ; Signed Integer                                                                                                                                                                          ;
; AVL_DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                                          ;
; AVL_ADDR_WIDTH     ; 16    ; Signed Integer                                                                                                                                                                          ;
; AVL_MMR_DATA_WIDTH ; 32    ; Signed Integer                                                                                                                                                                          ;
; AVL_MMR_ADDR_WIDTH ; 8     ; Signed Integer                                                                                                                                                                          ;
; MEM_IF_DQS_WIDTH   ; 4     ; Signed Integer                                                                                                                                                                          ;
; MEM_IF_DQ_WIDTH    ; 32    ; Signed Integer                                                                                                                                                                          ;
; MEM_IF_DM_WIDTH    ; 4     ; Signed Integer                                                                                                                                                                          ;
; MEM_IF_CS_WIDTH    ; 1     ; Signed Integer                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0 ;
+-----------------------------------------+------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                          ; Value                                                            ; Type                                                                                                                    ;
+-----------------------------------------+------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+
; AVL_SIZE_WIDTH                          ; 3                                                                ; Signed Integer                                                                                                          ;
; AVL_ADDR_WIDTH                          ; 27                                                               ; Signed Integer                                                                                                          ;
; AVL_DATA_WIDTH                          ; 64                                                               ; Signed Integer                                                                                                          ;
; MEM_IF_CLK_PAIR_COUNT                   ; 1                                                                ; Signed Integer                                                                                                          ;
; MEM_IF_CS_WIDTH                         ; 1                                                                ; Signed Integer                                                                                                          ;
; MEM_IF_DQS_WIDTH                        ; 4                                                                ; Signed Integer                                                                                                          ;
; MEM_IF_CHIP_BITS                        ; 1                                                                ; Signed Integer                                                                                                          ;
; AFI_ADDR_WIDTH                          ; 15                                                               ; Signed Integer                                                                                                          ;
; AFI_BANKADDR_WIDTH                      ; 3                                                                ; Signed Integer                                                                                                          ;
; AFI_CONTROL_WIDTH                       ; 1                                                                ; Signed Integer                                                                                                          ;
; AFI_CS_WIDTH                            ; 1                                                                ; Signed Integer                                                                                                          ;
; AFI_ODT_WIDTH                           ; 1                                                                ; Signed Integer                                                                                                          ;
; AFI_DM_WIDTH                            ; 8                                                                ; Signed Integer                                                                                                          ;
; AFI_DQ_WIDTH                            ; 64                                                               ; Signed Integer                                                                                                          ;
; AFI_WRITE_DQS_WIDTH                     ; 4                                                                ; Signed Integer                                                                                                          ;
; AFI_RATE_RATIO                          ; 1                                                                ; Signed Integer                                                                                                          ;
; AFI_WLAT_WIDTH                          ; 6                                                                ; Signed Integer                                                                                                          ;
; AFI_RLAT_WIDTH                          ; 6                                                                ; Signed Integer                                                                                                          ;
; CSR_BE_WIDTH                            ; 1                                                                ; Signed Integer                                                                                                          ;
; CSR_ADDR_WIDTH                          ; 10                                                               ; Signed Integer                                                                                                          ;
; CSR_DATA_WIDTH                          ; 8                                                                ; Signed Integer                                                                                                          ;
; AVL_DATA_WIDTH_PORT_0                   ; 1                                                                ; Signed Integer                                                                                                          ;
; AVL_DATA_WIDTH_PORT_1                   ; 1                                                                ; Signed Integer                                                                                                          ;
; AVL_DATA_WIDTH_PORT_2                   ; 1                                                                ; Signed Integer                                                                                                          ;
; AVL_DATA_WIDTH_PORT_3                   ; 1                                                                ; Signed Integer                                                                                                          ;
; AVL_DATA_WIDTH_PORT_4                   ; 1                                                                ; Signed Integer                                                                                                          ;
; AVL_DATA_WIDTH_PORT_5                   ; 1                                                                ; Signed Integer                                                                                                          ;
; AVL_ADDR_WIDTH_PORT_0                   ; 1                                                                ; Signed Integer                                                                                                          ;
; AVL_ADDR_WIDTH_PORT_1                   ; 1                                                                ; Signed Integer                                                                                                          ;
; AVL_ADDR_WIDTH_PORT_2                   ; 1                                                                ; Signed Integer                                                                                                          ;
; AVL_ADDR_WIDTH_PORT_3                   ; 1                                                                ; Signed Integer                                                                                                          ;
; AVL_ADDR_WIDTH_PORT_4                   ; 1                                                                ; Signed Integer                                                                                                          ;
; AVL_ADDR_WIDTH_PORT_5                   ; 1                                                                ; Signed Integer                                                                                                          ;
; AVL_NUM_SYMBOLS_PORT_0                  ; 1                                                                ; Signed Integer                                                                                                          ;
; AVL_NUM_SYMBOLS_PORT_1                  ; 1                                                                ; Signed Integer                                                                                                          ;
; AVL_NUM_SYMBOLS_PORT_2                  ; 1                                                                ; Signed Integer                                                                                                          ;
; AVL_NUM_SYMBOLS_PORT_3                  ; 1                                                                ; Signed Integer                                                                                                          ;
; AVL_NUM_SYMBOLS_PORT_4                  ; 1                                                                ; Signed Integer                                                                                                          ;
; AVL_NUM_SYMBOLS_PORT_5                  ; 1                                                                ; Signed Integer                                                                                                          ;
; LSB_WFIFO_PORT_0                        ; 5                                                                ; Signed Integer                                                                                                          ;
; MSB_WFIFO_PORT_0                        ; 5                                                                ; Signed Integer                                                                                                          ;
; LSB_RFIFO_PORT_0                        ; 5                                                                ; Signed Integer                                                                                                          ;
; MSB_RFIFO_PORT_0                        ; 5                                                                ; Signed Integer                                                                                                          ;
; LSB_WFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                                                                          ;
; MSB_WFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                                                                          ;
; LSB_RFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                                                                          ;
; MSB_RFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                                                                          ;
; LSB_WFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                                                                          ;
; MSB_WFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                                                                          ;
; LSB_RFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                                                                          ;
; MSB_RFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                                                                          ;
; LSB_WFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                                                                          ;
; MSB_WFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                                                                          ;
; LSB_RFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                                                                          ;
; MSB_RFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                                                                          ;
; LSB_WFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                                                                          ;
; MSB_WFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                                                                          ;
; LSB_RFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                                                                          ;
; MSB_RFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                                                                          ;
; LSB_WFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                                                                          ;
; MSB_WFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                                                                          ;
; LSB_RFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                                                                          ;
; MSB_RFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                                                                          ;
; HARD_PHY                                ; 1                                                                ; Signed Integer                                                                                                          ;
; ENUM_ATTR_COUNTER_ONE_RESET             ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_ATTR_COUNTER_ZERO_RESET            ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_ATTR_STATIC_CONFIG_VALID           ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_AUTO_PCH_ENABLE_0                  ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_AUTO_PCH_ENABLE_1                  ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_AUTO_PCH_ENABLE_2                  ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_AUTO_PCH_ENABLE_3                  ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_AUTO_PCH_ENABLE_4                  ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_AUTO_PCH_ENABLE_5                  ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_CAL_REQ                            ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_CFG_BURST_LENGTH                   ; BL_8                                                             ; String                                                                                                                  ;
; ENUM_CFG_INTERFACE_WIDTH                ; DWIDTH_32                                                        ; String                                                                                                                  ;
; ENUM_CFG_SELF_RFSH_EXIT_CYCLES          ; SELF_RFSH_EXIT_CYCLES_512                                        ; String                                                                                                                  ;
; ENUM_CFG_STARVE_LIMIT                   ; STARVE_LIMIT_10                                                  ; String                                                                                                                  ;
; ENUM_CFG_TYPE                           ; DDR3                                                             ; String                                                                                                                  ;
; ENUM_CLOCK_OFF_0                        ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_CLOCK_OFF_1                        ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_CLOCK_OFF_2                        ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_CLOCK_OFF_3                        ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_CLOCK_OFF_4                        ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_CLOCK_OFF_5                        ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_CLR_INTR                           ; NO_CLR_INTR                                                      ; String                                                                                                                  ;
; ENUM_CMD_PORT_IN_USE_0                  ; FALSE                                                            ; String                                                                                                                  ;
; ENUM_CMD_PORT_IN_USE_1                  ; FALSE                                                            ; String                                                                                                                  ;
; ENUM_CMD_PORT_IN_USE_2                  ; FALSE                                                            ; String                                                                                                                  ;
; ENUM_CMD_PORT_IN_USE_3                  ; FALSE                                                            ; String                                                                                                                  ;
; ENUM_CMD_PORT_IN_USE_4                  ; FALSE                                                            ; String                                                                                                                  ;
; ENUM_CMD_PORT_IN_USE_5                  ; FALSE                                                            ; String                                                                                                                  ;
; ENUM_CPORT0_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                  ;
; ENUM_CPORT0_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                  ;
; ENUM_CPORT0_TYPE                        ; DISABLE                                                          ; String                                                                                                                  ;
; ENUM_CPORT0_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                  ;
; ENUM_CPORT1_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                  ;
; ENUM_CPORT1_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                  ;
; ENUM_CPORT1_TYPE                        ; DISABLE                                                          ; String                                                                                                                  ;
; ENUM_CPORT1_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                  ;
; ENUM_CPORT2_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                  ;
; ENUM_CPORT2_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                  ;
; ENUM_CPORT2_TYPE                        ; DISABLE                                                          ; String                                                                                                                  ;
; ENUM_CPORT2_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                  ;
; ENUM_CPORT3_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                  ;
; ENUM_CPORT3_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                  ;
; ENUM_CPORT3_TYPE                        ; DISABLE                                                          ; String                                                                                                                  ;
; ENUM_CPORT3_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                  ;
; ENUM_CPORT4_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                  ;
; ENUM_CPORT4_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                  ;
; ENUM_CPORT4_TYPE                        ; DISABLE                                                          ; String                                                                                                                  ;
; ENUM_CPORT4_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                  ;
; ENUM_CPORT5_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                  ;
; ENUM_CPORT5_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                  ;
; ENUM_CPORT5_TYPE                        ; DISABLE                                                          ; String                                                                                                                  ;
; ENUM_CPORT5_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                  ;
; ENUM_CTL_ADDR_ORDER                     ; CHIP_ROW_BANK_COL                                                ; String                                                                                                                  ;
; ENUM_CTL_ECC_ENABLED                    ; CTL_ECC_DISABLED                                                 ; String                                                                                                                  ;
; ENUM_CTL_ECC_RMW_ENABLED                ; CTL_ECC_RMW_DISABLED                                             ; String                                                                                                                  ;
; ENUM_CTL_REGDIMM_ENABLED                ; REGDIMM_DISABLED                                                 ; String                                                                                                                  ;
; ENUM_CTL_USR_REFRESH                    ; CTL_USR_REFRESH_DISABLED                                         ; String                                                                                                                  ;
; ENUM_CTRL_WIDTH                         ; DATA_WIDTH_64_BIT                                                ; String                                                                                                                  ;
; ENUM_DELAY_BONDING                      ; BONDING_LATENCY_0                                                ; String                                                                                                                  ;
; ENUM_DFX_BYPASS_ENABLE                  ; DFX_BYPASS_DISABLED                                              ; String                                                                                                                  ;
; ENUM_DISABLE_MERGING                    ; MERGING_ENABLED                                                  ; String                                                                                                                  ;
; ENUM_ECC_DQ_WIDTH                       ; ECC_DQ_WIDTH_0                                                   ; String                                                                                                                  ;
; ENUM_ENABLE_ATPG                        ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_ENABLE_BONDING_0                   ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_ENABLE_BONDING_1                   ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_ENABLE_BONDING_2                   ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_ENABLE_BONDING_3                   ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_ENABLE_BONDING_4                   ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_ENABLE_BONDING_5                   ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_ENABLE_BONDING_WRAPBACK            ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_ENABLE_DQS_TRACKING                ; ENABLED                                                          ; String                                                                                                                  ;
; ENUM_ENABLE_ECC_CODE_OVERWRITES         ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_ENABLE_FAST_EXIT_PPD               ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_ENABLE_INTR                        ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_ENABLE_NO_DM                       ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_ENABLE_PIPELINEGLOBAL              ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_GANGED_ARF                         ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_GEN_DBE                            ; GEN_DBE_DISABLED                                                 ; String                                                                                                                  ;
; ENUM_GEN_SBE                            ; GEN_SBE_DISABLED                                                 ; String                                                                                                                  ;
; ENUM_INC_SYNC                           ; FIFO_SET_2                                                       ; String                                                                                                                  ;
; ENUM_LOCAL_IF_CS_WIDTH                  ; ADDR_WIDTH_0                                                     ; String                                                                                                                  ;
; ENUM_MASK_CORR_DROPPED_INTR             ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_MASK_DBE_INTR                      ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_MASK_SBE_INTR                      ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_MEM_IF_AL                          ; AL_0                                                             ; String                                                                                                                  ;
; ENUM_MEM_IF_BANKADDR_WIDTH              ; ADDR_WIDTH_3                                                     ; String                                                                                                                  ;
; ENUM_MEM_IF_BURSTLENGTH                 ; MEM_IF_BURSTLENGTH_8                                             ; String                                                                                                                  ;
; ENUM_MEM_IF_COLADDR_WIDTH               ; ADDR_WIDTH_10                                                    ; String                                                                                                                  ;
; ENUM_MEM_IF_CS_PER_RANK                 ; MEM_IF_CS_PER_RANK_1                                             ; String                                                                                                                  ;
; ENUM_MEM_IF_CS_WIDTH                    ; MEM_IF_CS_WIDTH_1                                                ; String                                                                                                                  ;
; ENUM_MEM_IF_DQ_PER_CHIP                 ; MEM_IF_DQ_PER_CHIP_8                                             ; String                                                                                                                  ;
; ENUM_MEM_IF_DQS_WIDTH                   ; DQS_WIDTH_4                                                      ; String                                                                                                                  ;
; ENUM_MEM_IF_DWIDTH                      ; MEM_IF_DWIDTH_32                                                 ; String                                                                                                                  ;
; ENUM_MEM_IF_MEMTYPE                     ; DDR3_SDRAM                                                       ; String                                                                                                                  ;
; ENUM_MEM_IF_ROWADDR_WIDTH               ; ADDR_WIDTH_15                                                    ; String                                                                                                                  ;
; ENUM_MEM_IF_SPEEDBIN                    ; DDR3_1600_8_8_8                                                  ; String                                                                                                                  ;
; ENUM_MEM_IF_TCCD                        ; TCCD_4                                                           ; String                                                                                                                  ;
; ENUM_MEM_IF_TCL                         ; TCL_7                                                            ; String                                                                                                                  ;
; ENUM_MEM_IF_TCWL                        ; TCWL_7                                                           ; String                                                                                                                  ;
; ENUM_MEM_IF_TFAW                        ; TFAW_18                                                          ; String                                                                                                                  ;
; ENUM_MEM_IF_TMRD                        ; TMRD_4                                                           ; String                                                                                                                  ;
; ENUM_MEM_IF_TRAS                        ; TRAS_15                                                          ; String                                                                                                                  ;
; ENUM_MEM_IF_TRC                         ; TRC_20                                                           ; String                                                                                                                  ;
; ENUM_MEM_IF_TRCD                        ; TRCD_6                                                           ; String                                                                                                                  ;
; ENUM_MEM_IF_TRP                         ; TRP_6                                                            ; String                                                                                                                  ;
; ENUM_MEM_IF_TRRD                        ; TRRD_3                                                           ; String                                                                                                                  ;
; ENUM_MEM_IF_TRTP                        ; TRTP_3                                                           ; String                                                                                                                  ;
; ENUM_MEM_IF_TWR                         ; TWR_6                                                            ; String                                                                                                                  ;
; ENUM_MEM_IF_TWTR                        ; TWTR_4                                                           ; String                                                                                                                  ;
; ENUM_MMR_CFG_MEM_BL                     ; MP_BL_8                                                          ; String                                                                                                                  ;
; ENUM_OUTPUT_REGD                        ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_PDN_EXIT_CYCLES                    ; SLOW_EXIT                                                        ; String                                                                                                                  ;
; ENUM_PORT0_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                  ;
; ENUM_PORT1_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                  ;
; ENUM_PORT2_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                  ;
; ENUM_PORT3_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                  ;
; ENUM_PORT4_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                  ;
; ENUM_PORT5_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                  ;
; ENUM_PRIORITY_0_0                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_0_1                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_0_2                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_0_3                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_0_4                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_0_5                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_1_0                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_1_1                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_1_2                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_1_3                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_1_4                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_1_5                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_2_0                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_2_1                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_2_2                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_2_3                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_2_4                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_2_5                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_3_0                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_3_1                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_3_2                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_3_3                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_3_4                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_3_5                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_4_0                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_4_1                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_4_2                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_4_3                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_4_4                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_4_5                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_5_0                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_5_1                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_5_2                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_5_3                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_5_4                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_5_5                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_6_0                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_6_1                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_6_2                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_6_3                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_6_4                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_6_5                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_7_0                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_7_1                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_7_2                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_7_3                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_7_4                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_7_5                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_RCFG_STATIC_WEIGHT_0               ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_RCFG_STATIC_WEIGHT_1               ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_RCFG_STATIC_WEIGHT_2               ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_RCFG_STATIC_WEIGHT_3               ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_RCFG_STATIC_WEIGHT_4               ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_RCFG_STATIC_WEIGHT_5               ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_RCFG_USER_PRIORITY_0               ; PRIORITY_1                                                       ; String                                                                                                                  ;
; ENUM_RCFG_USER_PRIORITY_1               ; PRIORITY_1                                                       ; String                                                                                                                  ;
; ENUM_RCFG_USER_PRIORITY_2               ; PRIORITY_1                                                       ; String                                                                                                                  ;
; ENUM_RCFG_USER_PRIORITY_3               ; PRIORITY_1                                                       ; String                                                                                                                  ;
; ENUM_RCFG_USER_PRIORITY_4               ; PRIORITY_1                                                       ; String                                                                                                                  ;
; ENUM_RCFG_USER_PRIORITY_5               ; PRIORITY_1                                                       ; String                                                                                                                  ;
; ENUM_RD_DWIDTH_0                        ; DWIDTH_0                                                         ; String                                                                                                                  ;
; ENUM_RD_DWIDTH_1                        ; DWIDTH_0                                                         ; String                                                                                                                  ;
; ENUM_RD_DWIDTH_2                        ; DWIDTH_0                                                         ; String                                                                                                                  ;
; ENUM_RD_DWIDTH_3                        ; DWIDTH_0                                                         ; String                                                                                                                  ;
; ENUM_RD_DWIDTH_4                        ; DWIDTH_0                                                         ; String                                                                                                                  ;
; ENUM_RD_DWIDTH_5                        ; DWIDTH_0                                                         ; String                                                                                                                  ;
; ENUM_RD_FIFO_IN_USE_0                   ; FALSE                                                            ; String                                                                                                                  ;
; ENUM_RD_FIFO_IN_USE_1                   ; FALSE                                                            ; String                                                                                                                  ;
; ENUM_RD_FIFO_IN_USE_2                   ; FALSE                                                            ; String                                                                                                                  ;
; ENUM_RD_FIFO_IN_USE_3                   ; FALSE                                                            ; String                                                                                                                  ;
; ENUM_RD_PORT_INFO_0                     ; USE_NO                                                           ; String                                                                                                                  ;
; ENUM_RD_PORT_INFO_1                     ; USE_NO                                                           ; String                                                                                                                  ;
; ENUM_RD_PORT_INFO_2                     ; USE_NO                                                           ; String                                                                                                                  ;
; ENUM_RD_PORT_INFO_3                     ; USE_NO                                                           ; String                                                                                                                  ;
; ENUM_RD_PORT_INFO_4                     ; USE_NO                                                           ; String                                                                                                                  ;
; ENUM_RD_PORT_INFO_5                     ; USE_NO                                                           ; String                                                                                                                  ;
; ENUM_READ_ODT_CHIP                      ; ODT_DISABLED                                                     ; String                                                                                                                  ;
; ENUM_REORDER_DATA                       ; DATA_REORDERING                                                  ; String                                                                                                                  ;
; ENUM_RFIFO0_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                  ;
; ENUM_RFIFO1_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                  ;
; ENUM_RFIFO2_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                  ;
; ENUM_RFIFO3_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                  ;
; ENUM_SINGLE_READY_0                     ; CONCATENATE_RDY                                                  ; String                                                                                                                  ;
; ENUM_SINGLE_READY_1                     ; CONCATENATE_RDY                                                  ; String                                                                                                                  ;
; ENUM_SINGLE_READY_2                     ; CONCATENATE_RDY                                                  ; String                                                                                                                  ;
; ENUM_SINGLE_READY_3                     ; CONCATENATE_RDY                                                  ; String                                                                                                                  ;
; ENUM_STATIC_WEIGHT_0                    ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_STATIC_WEIGHT_1                    ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_STATIC_WEIGHT_2                    ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_STATIC_WEIGHT_3                    ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_STATIC_WEIGHT_4                    ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_STATIC_WEIGHT_5                    ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_SYNC_MODE_0                        ; ASYNCHRONOUS                                                     ; String                                                                                                                  ;
; ENUM_SYNC_MODE_1                        ; ASYNCHRONOUS                                                     ; String                                                                                                                  ;
; ENUM_SYNC_MODE_2                        ; ASYNCHRONOUS                                                     ; String                                                                                                                  ;
; ENUM_SYNC_MODE_3                        ; ASYNCHRONOUS                                                     ; String                                                                                                                  ;
; ENUM_SYNC_MODE_4                        ; ASYNCHRONOUS                                                     ; String                                                                                                                  ;
; ENUM_SYNC_MODE_5                        ; ASYNCHRONOUS                                                     ; String                                                                                                                  ;
; ENUM_TEST_MODE                          ; NORMAL_MODE                                                      ; String                                                                                                                  ;
; ENUM_THLD_JAR1_0                        ; THRESHOLD_32                                                     ; String                                                                                                                  ;
; ENUM_THLD_JAR1_1                        ; THRESHOLD_32                                                     ; String                                                                                                                  ;
; ENUM_THLD_JAR1_2                        ; THRESHOLD_32                                                     ; String                                                                                                                  ;
; ENUM_THLD_JAR1_3                        ; THRESHOLD_32                                                     ; String                                                                                                                  ;
; ENUM_THLD_JAR1_4                        ; THRESHOLD_32                                                     ; String                                                                                                                  ;
; ENUM_THLD_JAR1_5                        ; THRESHOLD_32                                                     ; String                                                                                                                  ;
; ENUM_THLD_JAR2_0                        ; THRESHOLD_16                                                     ; String                                                                                                                  ;
; ENUM_THLD_JAR2_1                        ; THRESHOLD_16                                                     ; String                                                                                                                  ;
; ENUM_THLD_JAR2_2                        ; THRESHOLD_16                                                     ; String                                                                                                                  ;
; ENUM_THLD_JAR2_3                        ; THRESHOLD_16                                                     ; String                                                                                                                  ;
; ENUM_THLD_JAR2_4                        ; THRESHOLD_16                                                     ; String                                                                                                                  ;
; ENUM_THLD_JAR2_5                        ; THRESHOLD_16                                                     ; String                                                                                                                  ;
; ENUM_USE_ALMOST_EMPTY_0                 ; EMPTY                                                            ; String                                                                                                                  ;
; ENUM_USE_ALMOST_EMPTY_1                 ; EMPTY                                                            ; String                                                                                                                  ;
; ENUM_USE_ALMOST_EMPTY_2                 ; EMPTY                                                            ; String                                                                                                                  ;
; ENUM_USE_ALMOST_EMPTY_3                 ; EMPTY                                                            ; String                                                                                                                  ;
; ENUM_USER_ECC_EN                        ; DISABLE                                                          ; String                                                                                                                  ;
; ENUM_USER_PRIORITY_0                    ; PRIORITY_1                                                       ; String                                                                                                                  ;
; ENUM_USER_PRIORITY_1                    ; PRIORITY_1                                                       ; String                                                                                                                  ;
; ENUM_USER_PRIORITY_2                    ; PRIORITY_1                                                       ; String                                                                                                                  ;
; ENUM_USER_PRIORITY_3                    ; PRIORITY_1                                                       ; String                                                                                                                  ;
; ENUM_USER_PRIORITY_4                    ; PRIORITY_1                                                       ; String                                                                                                                  ;
; ENUM_USER_PRIORITY_5                    ; PRIORITY_1                                                       ; String                                                                                                                  ;
; ENUM_WFIFO0_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                  ;
; ENUM_WFIFO0_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                  ;
; ENUM_WFIFO1_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                  ;
; ENUM_WFIFO1_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                  ;
; ENUM_WFIFO2_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                  ;
; ENUM_WFIFO2_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                  ;
; ENUM_WFIFO3_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                  ;
; ENUM_WFIFO3_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                  ;
; ENUM_WR_DWIDTH_0                        ; DWIDTH_0                                                         ; String                                                                                                                  ;
; ENUM_WR_DWIDTH_1                        ; DWIDTH_0                                                         ; String                                                                                                                  ;
; ENUM_WR_DWIDTH_2                        ; DWIDTH_0                                                         ; String                                                                                                                  ;
; ENUM_WR_DWIDTH_3                        ; DWIDTH_0                                                         ; String                                                                                                                  ;
; ENUM_WR_DWIDTH_4                        ; DWIDTH_0                                                         ; String                                                                                                                  ;
; ENUM_WR_DWIDTH_5                        ; DWIDTH_0                                                         ; String                                                                                                                  ;
; ENUM_WR_FIFO_IN_USE_0                   ; FALSE                                                            ; String                                                                                                                  ;
; ENUM_WR_FIFO_IN_USE_1                   ; FALSE                                                            ; String                                                                                                                  ;
; ENUM_WR_FIFO_IN_USE_2                   ; FALSE                                                            ; String                                                                                                                  ;
; ENUM_WR_FIFO_IN_USE_3                   ; FALSE                                                            ; String                                                                                                                  ;
; ENUM_WR_PORT_INFO_0                     ; USE_NO                                                           ; String                                                                                                                  ;
; ENUM_WR_PORT_INFO_1                     ; USE_NO                                                           ; String                                                                                                                  ;
; ENUM_WR_PORT_INFO_2                     ; USE_NO                                                           ; String                                                                                                                  ;
; ENUM_WR_PORT_INFO_3                     ; USE_NO                                                           ; String                                                                                                                  ;
; ENUM_WR_PORT_INFO_4                     ; USE_NO                                                           ; String                                                                                                                  ;
; ENUM_WR_PORT_INFO_5                     ; USE_NO                                                           ; String                                                                                                                  ;
; ENUM_WRITE_ODT_CHIP                     ; WRITE_CHIP0_ODT0_CHIP1                                           ; String                                                                                                                  ;
; ENUM_ENABLE_BURST_INTERRUPT             ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_ENABLE_BURST_TERMINATE             ; DISABLED                                                         ; String                                                                                                                  ;
; INTG_POWER_SAVING_EXIT_CYCLES           ; 5                                                                ; Signed Integer                                                                                                          ;
; INTG_MEM_CLK_ENTRY_CYCLES               ; 10                                                               ; Signed Integer                                                                                                          ;
; INTG_PRIORITY_REMAP                     ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_MEM_AUTO_PD_CYCLES                 ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_CYC_TO_RLD_JARS_0                  ; 1                                                                ; Signed Integer                                                                                                          ;
; INTG_CYC_TO_RLD_JARS_1                  ; 1                                                                ; Signed Integer                                                                                                          ;
; INTG_CYC_TO_RLD_JARS_2                  ; 1                                                                ; Signed Integer                                                                                                          ;
; INTG_CYC_TO_RLD_JARS_3                  ; 1                                                                ; Signed Integer                                                                                                          ;
; INTG_CYC_TO_RLD_JARS_4                  ; 1                                                                ; Signed Integer                                                                                                          ;
; INTG_CYC_TO_RLD_JARS_5                  ; 1                                                                ; Signed Integer                                                                                                          ;
; INTG_EXTRA_CTL_CLK_ACT_TO_ACT           ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_EXTRA_CTL_CLK_ACT_TO_PCH           ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_EXTRA_CTL_CLK_ACT_TO_RDWR          ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_EXTRA_CTL_CLK_ARF_PERIOD           ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_EXTRA_CTL_CLK_ARF_TO_VALID         ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT      ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID     ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_EXTRA_CTL_CLK_PCH_TO_VALID         ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_EXTRA_CTL_CLK_PDN_PERIOD           ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_EXTRA_CTL_CLK_PDN_TO_VALID         ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_EXTRA_CTL_CLK_RD_AP_TO_VALID       ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_EXTRA_CTL_CLK_RD_TO_PCH            ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_EXTRA_CTL_CLK_RD_TO_RD             ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP   ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_EXTRA_CTL_CLK_RD_TO_WR             ; 2                                                                ; Signed Integer                                                                                                          ;
; INTG_EXTRA_CTL_CLK_RD_TO_WR_BC          ; 2                                                                ; Signed Integer                                                                                                          ;
; INTG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP   ; 2                                                                ; Signed Integer                                                                                                          ;
; INTG_EXTRA_CTL_CLK_SRF_TO_VALID         ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL        ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_EXTRA_CTL_CLK_WR_AP_TO_VALID       ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_EXTRA_CTL_CLK_WR_TO_PCH            ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_EXTRA_CTL_CLK_WR_TO_RD             ; 3                                                                ; Signed Integer                                                                                                          ;
; INTG_EXTRA_CTL_CLK_WR_TO_RD_BC          ; 3                                                                ; Signed Integer                                                                                                          ;
; INTG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP   ; 3                                                                ; Signed Integer                                                                                                          ;
; INTG_EXTRA_CTL_CLK_WR_TO_WR             ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP   ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_MEM_IF_TREFI                       ; 3120                                                             ; Signed Integer                                                                                                          ;
; INTG_MEM_IF_TRFC                        ; 120                                                              ; Signed Integer                                                                                                          ;
; INTG_RCFG_SUM_WT_PRIORITY_0             ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_RCFG_SUM_WT_PRIORITY_1             ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_RCFG_SUM_WT_PRIORITY_2             ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_RCFG_SUM_WT_PRIORITY_3             ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_RCFG_SUM_WT_PRIORITY_4             ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_RCFG_SUM_WT_PRIORITY_5             ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_RCFG_SUM_WT_PRIORITY_6             ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_RCFG_SUM_WT_PRIORITY_7             ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_SUM_WT_PRIORITY_0                  ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_SUM_WT_PRIORITY_1                  ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_SUM_WT_PRIORITY_2                  ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_SUM_WT_PRIORITY_3                  ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_SUM_WT_PRIORITY_4                  ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_SUM_WT_PRIORITY_5                  ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_SUM_WT_PRIORITY_6                  ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_SUM_WT_PRIORITY_7                  ; 0                                                                ; Signed Integer                                                                                                          ;
; VECT_ATTR_COUNTER_ONE_MASK              ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                         ;
; VECT_ATTR_COUNTER_ONE_MATCH             ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                         ;
; VECT_ATTR_COUNTER_ZERO_MASK             ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                         ;
; VECT_ATTR_COUNTER_ZERO_MATCH            ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                         ;
; VECT_ATTR_DEBUG_SELECT_BYTE             ; 00000000000000000000000000000000                                 ; Unsigned Binary                                                                                                         ;
+-----------------------------------------+------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct ;
+------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value ; Type                                                                                                                                                                          ;
+------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OCT_TERM_CONTROL_WIDTH ; 16    ; Signed Integer                                                                                                                                                                ;
+------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll ;
+----------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name             ; Value   ; Type                                                                                                                                                                    ;
+----------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH       ; 7       ; Signed Integer                                                                                                                                                          ;
; DELAY_BUFFER_MODE          ; HIGH    ; String                                                                                                                                                                  ;
; DELAY_CHAIN_LENGTH         ; 8       ; Signed Integer                                                                                                                                                          ;
; DLL_INPUT_FREQUENCY_PS_STR ; 2500 ps ; String                                                                                                                                                                  ;
; DLL_OFFSET_CTRL_WIDTH      ; 6       ; Signed Integer                                                                                                                                                          ;
+----------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|intr_capturer:intr_capturer_0 ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; NUM_INTR       ; 32    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_master_secure:master_secure ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; USE_PLI        ; 0     ; Signed Integer                                                           ;
; PLI_PORT       ; 50000 ; Signed Integer                                                           ;
; FIFO_DEPTHS    ; 2     ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; PURPOSE              ; 1     ; Signed Integer                                                                                                                      ;
; UPSTREAM_FIFO_SIZE   ; 0     ; Signed Integer                                                                                                                      ;
; DOWNSTREAM_FIFO_SIZE ; 64    ; Signed Integer                                                                                                                      ;
; MGMT_CHANNEL_WIDTH   ; -1    ; Signed Integer                                                                                                                      ;
; EXPORT_JTAG          ; 0     ; Signed Integer                                                                                                                      ;
; USE_PLI              ; 0     ; Signed Integer                                                                                                                      ;
; PLI_PORT             ; 50000 ; Signed Integer                                                                                                                      ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; TCK_FREQ_MHZ   ; 20    ; Signed Integer                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component ;
+-------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                        ;
+-------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 110                    ; Signed Integer                                                                                                                                                                              ;
; sld_type_id             ; 132                    ; Signed Integer                                                                                                                                                                              ;
; sld_version             ; 1                      ; Signed Integer                                                                                                                                                                              ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                              ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                      ;
; sld_ir_width            ; 3                      ; Signed Integer                                                                                                                                                                              ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                              ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                      ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                              ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                      ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                      ;
+-------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                  ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PURPOSE              ; 1     ; Signed Integer                                                                                                                                                                        ;
; UPSTREAM_FIFO_SIZE   ; 0     ; Signed Integer                                                                                                                                                                        ;
; DOWNSTREAM_FIFO_SIZE ; 64    ; Signed Integer                                                                                                                                                                        ;
; MGMT_CHANNEL_WIDTH   ; -1    ; Signed Integer                                                                                                                                                                        ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                       ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PURPOSE              ; 1     ; Signed Integer                                                                                                                                                                                                             ;
; UPSTREAM_FIFO_SIZE   ; 0     ; Signed Integer                                                                                                                                                                                                             ;
; DOWNSTREAM_FIFO_SIZE ; 64    ; Signed Integer                                                                                                                                                                                                             ;
; MGMT_CHANNEL_WIDTH   ; -1    ; Signed Integer                                                                                                                                                                                                             ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                                                                     ;
; BITS_PER_SYMBOL     ; 8     ; Signed Integer                                                                                                                                                                                                                     ;
; FORWARD_SYNC_DEPTH  ; 3     ; Signed Integer                                                                                                                                                                                                                     ;
; BACKWARD_SYNC_DEPTH ; 8     ; Signed Integer                                                                                                                                                                                                                     ;
; USE_OUTPUT_PIPELINE ; 1     ; Signed Integer                                                                                                                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                               ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                               ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                                                                                                                                              ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT ; 1     ; Signed Integer                                                                                                                                                                                                                                                                    ;
; BITS_PER_SYMBOL  ; 8     ; Signed Integer                                                                                                                                                                                                                                                                    ;
; PIPELINE_READY   ; 1     ; Signed Integer                                                                                                                                                                                                                                                                    ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                     ;
; SYNC_DEPTH     ; 8     ; Signed Integer                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNC_DEPTH     ; 8     ; Signed Integer                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_sc_fifo:fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                 ;
; BITS_PER_SYMBOL     ; 8     ; Signed Integer                                                                                 ;
; FIFO_DEPTH          ; 64    ; Signed Integer                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                 ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                 ;
; EMPTY_LATENCY       ; 3     ; Signed Integer                                                                                 ;
; USE_MEMORY_BLOCKS   ; 1     ; Signed Integer                                                                                 ;
; DATA_WIDTH          ; 8     ; Signed Integer                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                 ;
+---------------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_bytes_to_packets:b2p ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; CHANNEL_WIDTH  ; 8     ; Signed Integer                                                                                                 ;
; ENCODING       ; 0     ; Signed Integer                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_packets_to_bytes:p2b ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; CHANNEL_WIDTH  ; 8     ; Signed Integer                                                                                                 ;
; ENCODING       ; 0     ; Signed Integer                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto ;
+-----------------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                        ;
+-----------------------+-------+-------------------------------------------------------------------------------------------------------------+
; EXPORT_MASTER_SIGNALS ; 0     ; Signed Integer                                                                                              ;
; FIFO_DEPTHS           ; 2     ; Signed Integer                                                                                              ;
; FIFO_WIDTHU           ; 1     ; Signed Integer                                                                                              ;
; FAST_VER              ; 0     ; Signed Integer                                                                                              ;
+-----------------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m ;
+-----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                                              ;
+-----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; EXPORT_MASTER_SIGNALS ; 0     ; Signed Integer                                                                                                                    ;
+-----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_master_secure:master_secure|altera_reset_controller:rst_controller ;
+---------------------------+----------+---------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                                              ;
+---------------------------+----------+---------------------------------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                                                    ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                                                    ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                                                    ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                                                    ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                                                    ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                                                    ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                                                    ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                                                    ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                                                    ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                                                    ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                                                    ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                                                    ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                                                    ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                                                    ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                                                    ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                                                    ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                                                    ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                                            ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                                                    ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                                                    ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                                                    ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                                                    ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                                                    ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                                                    ;
+---------------------------+----------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_master_secure:master_secure|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                                            ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_master_secure:master_secure|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                                                 ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0 ;
+----------------+---------------------------------+------------------------------------------------------+
; Parameter Name ; Value                           ; Type                                                 ;
+----------------+---------------------------------+------------------------------------------------------+
; INIT_FILE      ; soc_system_onchip_memory2_0.hex ; String                                               ;
+----------------+---------------------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram ;
+------------------------------------+---------------------------------+------------------------------------------------------------+
; Parameter Name                     ; Value                           ; Type                                                       ;
+------------------------------------+---------------------------------+------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                               ; Untyped                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                              ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                             ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                ; ON                              ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                             ; IGNORE_CASCADE                                             ;
; WIDTH_BYTEENA                      ; 1                               ; Untyped                                                    ;
; OPERATION_MODE                     ; SINGLE_PORT                     ; Untyped                                                    ;
; WIDTH_A                            ; 64                              ; Signed Integer                                             ;
; WIDTHAD_A                          ; 13                              ; Signed Integer                                             ;
; NUMWORDS_A                         ; 8192                            ; Signed Integer                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED                    ; Untyped                                                    ;
; ADDRESS_ACLR_A                     ; NONE                            ; Untyped                                                    ;
; OUTDATA_ACLR_A                     ; NONE                            ; Untyped                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                            ; Untyped                                                    ;
; INDATA_ACLR_A                      ; NONE                            ; Untyped                                                    ;
; BYTEENA_ACLR_A                     ; NONE                            ; Untyped                                                    ;
; WIDTH_B                            ; 1                               ; Untyped                                                    ;
; WIDTHAD_B                          ; 1                               ; Untyped                                                    ;
; NUMWORDS_B                         ; 1                               ; Untyped                                                    ;
; INDATA_REG_B                       ; CLOCK1                          ; Untyped                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                          ; Untyped                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1                          ; Untyped                                                    ;
; ADDRESS_REG_B                      ; CLOCK1                          ; Untyped                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED                    ; Untyped                                                    ;
; BYTEENA_REG_B                      ; CLOCK1                          ; Untyped                                                    ;
; INDATA_ACLR_B                      ; NONE                            ; Untyped                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                            ; Untyped                                                    ;
; ADDRESS_ACLR_B                     ; NONE                            ; Untyped                                                    ;
; OUTDATA_ACLR_B                     ; NONE                            ; Untyped                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                            ; Untyped                                                    ;
; BYTEENA_ACLR_B                     ; NONE                            ; Untyped                                                    ;
; WIDTH_BYTEENA_A                    ; 8                               ; Signed Integer                                             ;
; WIDTH_BYTEENA_B                    ; 1                               ; Untyped                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                            ; Untyped                                                    ;
; BYTE_SIZE                          ; 8                               ; Signed Integer                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                       ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE                       ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ            ; Untyped                                                    ;
; INIT_FILE                          ; soc_system_onchip_memory2_0.hex ; Untyped                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                          ; Untyped                                                    ;
; MAXIMUM_DEPTH                      ; 8192                            ; Signed Integer                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                          ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                          ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                          ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                          ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                 ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                 ; Untyped                                                    ;
; ENABLE_ECC                         ; FALSE                           ; Untyped                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                           ; Untyped                                                    ;
; WIDTH_ECCSTATUS                    ; 3                               ; Untyped                                                    ;
; DEVICE_FAMILY                      ; Cyclone V                       ; Untyped                                                    ;
; CBXI_PARAMETER                     ; altsyncram_5nn1                 ; Untyped                                                    ;
+------------------------------------+---------------------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                           ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 13    ; Signed Integer                                                                                                                 ;
; AV_DATA_W                      ; 64    ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                 ;
; AV_BYTEENABLE_W                ; 8     ; Signed Integer                                                                                                                 ;
; UAV_BYTEENABLE_W               ; 8     ; Signed Integer                                                                                                                 ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                                 ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                 ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                 ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                 ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                 ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                 ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                 ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                 ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                 ;
; AV_SYMBOLS_PER_WORD            ; 8     ; Signed Integer                                                                                                                 ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                 ;
; BITS_PER_WORD                  ; 3     ; Signed Integer                                                                                                                 ;
; UAV_ADDRESS_W                  ; 30    ; Signed Integer                                                                                                                 ;
; UAV_BURSTCOUNT_W               ; 4     ; Signed Integer                                                                                                                 ;
; UAV_DATA_W                     ; 64    ; Signed Integer                                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                 ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                 ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                 ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                 ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; ID_WIDTH                  ; 12    ; Signed Integer                                                                                                               ;
; ADDR_WIDTH                ; 30    ; Signed Integer                                                                                                               ;
; RDATA_WIDTH               ; 128   ; Signed Integer                                                                                                               ;
; WDATA_WIDTH               ; 128   ; Signed Integer                                                                                                               ;
; ADDR_USER_WIDTH           ; 1     ; Signed Integer                                                                                                               ;
; DATA_USER_WIDTH           ; 1     ; Signed Integer                                                                                                               ;
; AXI_LOCK_WIDTH            ; 2     ; Signed Integer                                                                                                               ;
; AXI_BURST_LENGTH_WIDTH    ; 4     ; Signed Integer                                                                                                               ;
; WRITE_ISSUING_CAPABILITY  ; 8     ; Signed Integer                                                                                                               ;
; READ_ISSUING_CAPABILITY   ; 8     ; Signed Integer                                                                                                               ;
; AXI_VERSION               ; AXI3  ; String                                                                                                                       ;
; PKT_THREAD_ID_H           ; 220   ; Signed Integer                                                                                                               ;
; PKT_THREAD_ID_L           ; 209   ; Signed Integer                                                                                                               ;
; PKT_QOS_H                 ; 206   ; Signed Integer                                                                                                               ;
; PKT_QOS_L                 ; 206   ; Signed Integer                                                                                                               ;
; PKT_BEGIN_BURST           ; 205   ; Signed Integer                                                                                                               ;
; PKT_CACHE_H               ; 227   ; Signed Integer                                                                                                               ;
; PKT_CACHE_L               ; 224   ; Signed Integer                                                                                                               ;
; PKT_ADDR_SIDEBAND_H       ; 203   ; Signed Integer                                                                                                               ;
; PKT_ADDR_SIDEBAND_L       ; 203   ; Signed Integer                                                                                                               ;
; PKT_DATA_SIDEBAND_H       ; 204   ; Signed Integer                                                                                                               ;
; PKT_DATA_SIDEBAND_L       ; 204   ; Signed Integer                                                                                                               ;
; PKT_PROTECTION_H          ; 223   ; Signed Integer                                                                                                               ;
; PKT_PROTECTION_L          ; 221   ; Signed Integer                                                                                                               ;
; PKT_BURST_SIZE_H          ; 200   ; Signed Integer                                                                                                               ;
; PKT_BURST_SIZE_L          ; 198   ; Signed Integer                                                                                                               ;
; PKT_BURST_TYPE_H          ; 202   ; Signed Integer                                                                                                               ;
; PKT_BURST_TYPE_L          ; 201   ; Signed Integer                                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 228   ; Signed Integer                                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 229   ; Signed Integer                                                                                                               ;
; PKT_BURSTWRAP_H           ; 197   ; Signed Integer                                                                                                               ;
; PKT_BURSTWRAP_L           ; 189   ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_H            ; 188   ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_L            ; 180   ; Signed Integer                                                                                                               ;
; PKT_ADDR_H                ; 173   ; Signed Integer                                                                                                               ;
; PKT_ADDR_L                ; 144   ; Signed Integer                                                                                                               ;
; PKT_TRANS_EXCLUSIVE       ; 179   ; Signed Integer                                                                                                               ;
; PKT_TRANS_LOCK            ; 178   ; Signed Integer                                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 174   ; Signed Integer                                                                                                               ;
; PKT_TRANS_POSTED          ; 175   ; Signed Integer                                                                                                               ;
; PKT_TRANS_WRITE           ; 176   ; Signed Integer                                                                                                               ;
; PKT_TRANS_READ            ; 177   ; Signed Integer                                                                                                               ;
; PKT_DATA_H                ; 127   ; Signed Integer                                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_H              ; 143   ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_L              ; 128   ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_H              ; 207   ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_L              ; 207   ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_H             ; 208   ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_L             ; 208   ; Signed Integer                                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 232   ; Signed Integer                                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 230   ; Signed Integer                                                                                                               ;
; ST_DATA_W                 ; 233   ; Signed Integer                                                                                                               ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                               ;
; ID                        ; 0     ; Signed Integer                                                                                                               ;
; PKT_BURSTWRAP_W           ; 9     ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_W            ; 9     ; Signed Integer                                                                                                               ;
; PKT_ADDR_W                ; 30    ; Signed Integer                                                                                                               ;
; PKT_DATA_W                ; 128   ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_W              ; 16    ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_W              ; 1     ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_W             ; 1     ; Signed Integer                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                       ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 30    ; Signed Integer                                                                                                                                                                             ;
; BURSTWRAP_W       ; 9     ; Signed Integer                                                                                                                                                                             ;
; TYPE_W            ; 2     ; Signed Integer                                                                                                                                                                             ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                             ;
; INCREMENT_ADDRESS ; 1     ; Signed Integer                                                                                                                                                                             ;
; NUMSYMBOLS        ; 16    ; Signed Integer                                                                                                                                                                             ;
; SELECT_BITS       ; 4     ; Signed Integer                                                                                                                                                                             ;
; IN_DATA_W         ; 43    ; Signed Integer                                                                                                                                                                             ;
; OUT_DATA_W        ; 34    ; Signed Integer                                                                                                                                                                             ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 133   ; Signed Integer                                                                                                            ;
; PKT_DATA_H                ; 63    ; Signed Integer                                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                            ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_H              ; 71    ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_L              ; 64    ; Signed Integer                                                                                                            ;
; PKT_ADDR_H                ; 101   ; Signed Integer                                                                                                            ;
; PKT_ADDR_L                ; 72    ; Signed Integer                                                                                                            ;
; PKT_TRANS_LOCK            ; 106   ; Signed Integer                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 102   ; Signed Integer                                                                                                            ;
; PKT_TRANS_POSTED          ; 103   ; Signed Integer                                                                                                            ;
; PKT_TRANS_WRITE           ; 104   ; Signed Integer                                                                                                            ;
; PKT_TRANS_READ            ; 105   ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_H              ; 135   ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_L              ; 135   ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_H             ; 136   ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_L             ; 136   ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_H           ; 125   ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_L           ; 117   ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_H            ; 116   ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_L            ; 108   ; Signed Integer                                                                                                            ;
; PKT_PROTECTION_H          ; 151   ; Signed Integer                                                                                                            ;
; PKT_PROTECTION_L          ; 149   ; Signed Integer                                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 157   ; Signed Integer                                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 156   ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_H          ; 128   ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_L          ; 126   ; Signed Integer                                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 158   ; Signed Integer                                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 160   ; Signed Integer                                                                                                            ;
; ST_DATA_W                 ; 161   ; Signed Integer                                                                                                            ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                            ;
; ADDR_W                    ; 30    ; Signed Integer                                                                                                            ;
; AVS_DATA_W                ; 64    ; Signed Integer                                                                                                            ;
; AVS_BURSTCOUNT_W          ; 4     ; Signed Integer                                                                                                            ;
; PKT_SYMBOLS               ; 8     ; Signed Integer                                                                                                            ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                            ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                            ;
; AVS_BE_W                  ; 8     ; Signed Integer                                                                                                            ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                            ;
; FIFO_DATA_W               ; 162   ; Signed Integer                                                                                                            ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 30    ; Signed Integer                                                                                                                                                                     ;
; BURSTWRAP_W    ; 9     ; Signed Integer                                                                                                                                                                     ;
; BYTE_CNT_W     ; 9     ; Signed Integer                                                                                                                                                                     ;
; PKT_SYMBOLS    ; 8     ; Signed Integer                                                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                       ;
; BITS_PER_SYMBOL     ; 162   ; Signed Integer                                                                                                                       ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                       ;
; DATA_WIDTH          ; 162   ; Signed Integer                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                         ;
; BITS_PER_SYMBOL     ; 66    ; Signed Integer                                                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                         ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                         ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                         ;
; DATA_WIDTH          ; 66    ; Signed Integer                                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router|soc_system_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router_001|soc_system_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_002:router_002|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; 1     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                              ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                                                      ;
; PKT_BEGIN_BURST           ; 133   ; Signed Integer                                                                                                                      ;
; PKT_ADDR_H                ; 101   ; Signed Integer                                                                                                                      ;
; PKT_ADDR_L                ; 72    ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_H            ; 116   ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_L            ; 108   ; Signed Integer                                                                                                                      ;
; PKT_BURSTWRAP_H           ; 125   ; Signed Integer                                                                                                                      ;
; PKT_BURSTWRAP_L           ; 117   ; Signed Integer                                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 102   ; Signed Integer                                                                                                                      ;
; PKT_TRANS_WRITE           ; 104   ; Signed Integer                                                                                                                      ;
; PKT_TRANS_READ            ; 105   ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_H              ; 71    ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_L              ; 64    ; Signed Integer                                                                                                                      ;
; PKT_BURST_TYPE_H          ; 130   ; Signed Integer                                                                                                                      ;
; PKT_BURST_TYPE_L          ; 129   ; Signed Integer                                                                                                                      ;
; PKT_BURST_SIZE_H          ; 128   ; Signed Integer                                                                                                                      ;
; PKT_BURST_SIZE_L          ; 126   ; Signed Integer                                                                                                                      ;
; ST_DATA_W                 ; 161   ; Signed Integer                                                                                                                      ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                      ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                      ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                      ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                      ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                      ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                      ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                      ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                      ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                      ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                      ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                      ;
; OUT_BYTE_CNT_H            ; 111   ; Signed Integer                                                                                                                      ;
; OUT_BURSTWRAP_H           ; 125   ; Signed Integer                                                                                                                      ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 133   ; Signed Integer                                                                                                                                                                                                      ;
; PKT_ADDR_H                ; 101   ; Signed Integer                                                                                                                                                                                                      ;
; PKT_ADDR_L                ; 72    ; Signed Integer                                                                                                                                                                                                      ;
; PKT_BYTE_CNT_H            ; 116   ; Signed Integer                                                                                                                                                                                                      ;
; PKT_BYTE_CNT_L            ; 108   ; Signed Integer                                                                                                                                                                                                      ;
; PKT_BURSTWRAP_H           ; 125   ; Signed Integer                                                                                                                                                                                                      ;
; PKT_BURSTWRAP_L           ; 117   ; Signed Integer                                                                                                                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 102   ; Signed Integer                                                                                                                                                                                                      ;
; PKT_TRANS_WRITE           ; 104   ; Signed Integer                                                                                                                                                                                                      ;
; PKT_TRANS_READ            ; 105   ; Signed Integer                                                                                                                                                                                                      ;
; PKT_BYTEEN_H              ; 71    ; Signed Integer                                                                                                                                                                                                      ;
; PKT_BYTEEN_L              ; 64    ; Signed Integer                                                                                                                                                                                                      ;
; PKT_BURST_TYPE_H          ; 130   ; Signed Integer                                                                                                                                                                                                      ;
; PKT_BURST_TYPE_L          ; 129   ; Signed Integer                                                                                                                                                                                                      ;
; PKT_BURST_SIZE_H          ; 128   ; Signed Integer                                                                                                                                                                                                      ;
; PKT_BURST_SIZE_L          ; 126   ; Signed Integer                                                                                                                                                                                                      ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                                                                                                      ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                                                      ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                                                      ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                                                      ;
; ST_DATA_W                 ; 161   ; Signed Integer                                                                                                                                                                                                      ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                                                                                                      ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                                                      ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                                                                                                      ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                                                      ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                                                      ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                                                                                                      ;
; OUT_BYTE_CNT_H            ; 111   ; Signed Integer                                                                                                                                                                                                      ;
; OUT_BURSTWRAP_H           ; 125   ; Signed Integer                                                                                                                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                              ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 30    ; Signed Integer                                                                                                                                                                                                                                                                    ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                                                    ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                                                    ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                                                    ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                                                    ;
; NUMSYMBOLS        ; 8     ; Signed Integer                                                                                                                                                                                                                                                                    ;
; SELECT_BITS       ; 3     ; Signed Integer                                                                                                                                                                                                                                                                    ;
; IN_DATA_W         ; 33    ; Signed Integer                                                                                                                                                                                                                                                                    ;
; OUT_DATA_W        ; 33    ; Signed Integer                                                                                                                                                                                                                                                                    ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 9     ; Signed Integer                                                                                                                                                                                                                                                      ;
; PKT_BURSTWRAP_W   ; 9     ; Signed Integer                                                                                                                                                                                                                                                      ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                                                      ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                 ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                       ;
; SCHEME         ; round-robin ; String                                                                                                                                               ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                       ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 72    ; Signed Integer                                                                                                                      ;
; IN_PKT_ADDR_H                 ; 101   ; Signed Integer                                                                                                                      ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                      ;
; IN_PKT_DATA_H                 ; 63    ; Signed Integer                                                                                                                      ;
; IN_PKT_BYTEEN_L               ; 64    ; Signed Integer                                                                                                                      ;
; IN_PKT_BYTEEN_H               ; 71    ; Signed Integer                                                                                                                      ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 102   ; Signed Integer                                                                                                                      ;
; IN_PKT_BYTE_CNT_L             ; 108   ; Signed Integer                                                                                                                      ;
; IN_PKT_BYTE_CNT_H             ; 116   ; Signed Integer                                                                                                                      ;
; IN_PKT_BURSTWRAP_L            ; 117   ; Signed Integer                                                                                                                      ;
; IN_PKT_BURSTWRAP_H            ; 125   ; Signed Integer                                                                                                                      ;
; IN_PKT_BURST_SIZE_L           ; 126   ; Signed Integer                                                                                                                      ;
; IN_PKT_BURST_SIZE_H           ; 128   ; Signed Integer                                                                                                                      ;
; IN_PKT_RESPONSE_STATUS_L      ; 156   ; Signed Integer                                                                                                                      ;
; IN_PKT_RESPONSE_STATUS_H      ; 157   ; Signed Integer                                                                                                                      ;
; IN_PKT_TRANS_EXCLUSIVE        ; 107   ; Signed Integer                                                                                                                      ;
; IN_PKT_BURST_TYPE_L           ; 129   ; Signed Integer                                                                                                                      ;
; IN_PKT_BURST_TYPE_H           ; 130   ; Signed Integer                                                                                                                      ;
; IN_PKT_ORI_BURST_SIZE_L       ; 158   ; Signed Integer                                                                                                                      ;
; IN_PKT_ORI_BURST_SIZE_H       ; 160   ; Signed Integer                                                                                                                      ;
; IN_PKT_TRANS_WRITE            ; 104   ; Signed Integer                                                                                                                      ;
; IN_ST_DATA_W                  ; 161   ; Signed Integer                                                                                                                      ;
; OUT_PKT_ADDR_L                ; 144   ; Signed Integer                                                                                                                      ;
; OUT_PKT_ADDR_H                ; 173   ; Signed Integer                                                                                                                      ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                      ;
; OUT_PKT_DATA_H                ; 127   ; Signed Integer                                                                                                                      ;
; OUT_PKT_BYTEEN_L              ; 128   ; Signed Integer                                                                                                                      ;
; OUT_PKT_BYTEEN_H              ; 143   ; Signed Integer                                                                                                                      ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 174   ; Signed Integer                                                                                                                      ;
; OUT_PKT_BYTE_CNT_L            ; 180   ; Signed Integer                                                                                                                      ;
; OUT_PKT_BYTE_CNT_H            ; 188   ; Signed Integer                                                                                                                      ;
; OUT_PKT_BURST_SIZE_L          ; 198   ; Signed Integer                                                                                                                      ;
; OUT_PKT_BURST_SIZE_H          ; 200   ; Signed Integer                                                                                                                      ;
; OUT_PKT_RESPONSE_STATUS_L     ; 228   ; Signed Integer                                                                                                                      ;
; OUT_PKT_RESPONSE_STATUS_H     ; 229   ; Signed Integer                                                                                                                      ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 179   ; Signed Integer                                                                                                                      ;
; OUT_PKT_BURST_TYPE_L          ; 201   ; Signed Integer                                                                                                                      ;
; OUT_PKT_BURST_TYPE_H          ; 202   ; Signed Integer                                                                                                                      ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 230   ; Signed Integer                                                                                                                      ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 232   ; Signed Integer                                                                                                                      ;
; OUT_ST_DATA_W                 ; 233   ; Signed Integer                                                                                                                      ;
; ST_CHANNEL_W                  ; 2     ; Signed Integer                                                                                                                      ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                                      ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                      ;
; CONSTANT_BURST_SIZE           ; 0     ; Signed Integer                                                                                                                      ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                                      ;
; ENABLE_ADDRESS_ALIGNMENT      ; 1     ; Signed Integer                                                                                                                      ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 30    ; Signed Integer                                                                                                                                                                                   ;
; BURSTWRAP_W    ; 9     ; Signed Integer                                                                                                                                                                                   ;
; BYTE_CNT_W     ; 9     ; Signed Integer                                                                                                                                                                                   ;
; PKT_SYMBOLS    ; 8     ; Signed Integer                                                                                                                                                                                   ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 144   ; Signed Integer                                                                                                                      ;
; IN_PKT_ADDR_H                 ; 173   ; Signed Integer                                                                                                                      ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                      ;
; IN_PKT_DATA_H                 ; 127   ; Signed Integer                                                                                                                      ;
; IN_PKT_BYTEEN_L               ; 128   ; Signed Integer                                                                                                                      ;
; IN_PKT_BYTEEN_H               ; 143   ; Signed Integer                                                                                                                      ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 174   ; Signed Integer                                                                                                                      ;
; IN_PKT_BYTE_CNT_L             ; 180   ; Signed Integer                                                                                                                      ;
; IN_PKT_BYTE_CNT_H             ; 188   ; Signed Integer                                                                                                                      ;
; IN_PKT_BURSTWRAP_L            ; 189   ; Signed Integer                                                                                                                      ;
; IN_PKT_BURSTWRAP_H            ; 197   ; Signed Integer                                                                                                                      ;
; IN_PKT_BURST_SIZE_L           ; 198   ; Signed Integer                                                                                                                      ;
; IN_PKT_BURST_SIZE_H           ; 200   ; Signed Integer                                                                                                                      ;
; IN_PKT_RESPONSE_STATUS_L      ; 228   ; Signed Integer                                                                                                                      ;
; IN_PKT_RESPONSE_STATUS_H      ; 229   ; Signed Integer                                                                                                                      ;
; IN_PKT_TRANS_EXCLUSIVE        ; 179   ; Signed Integer                                                                                                                      ;
; IN_PKT_BURST_TYPE_L           ; 201   ; Signed Integer                                                                                                                      ;
; IN_PKT_BURST_TYPE_H           ; 202   ; Signed Integer                                                                                                                      ;
; IN_PKT_ORI_BURST_SIZE_L       ; 230   ; Signed Integer                                                                                                                      ;
; IN_PKT_ORI_BURST_SIZE_H       ; 232   ; Signed Integer                                                                                                                      ;
; IN_PKT_TRANS_WRITE            ; 176   ; Signed Integer                                                                                                                      ;
; IN_ST_DATA_W                  ; 233   ; Signed Integer                                                                                                                      ;
; OUT_PKT_ADDR_L                ; 72    ; Signed Integer                                                                                                                      ;
; OUT_PKT_ADDR_H                ; 101   ; Signed Integer                                                                                                                      ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                      ;
; OUT_PKT_DATA_H                ; 63    ; Signed Integer                                                                                                                      ;
; OUT_PKT_BYTEEN_L              ; 64    ; Signed Integer                                                                                                                      ;
; OUT_PKT_BYTEEN_H              ; 71    ; Signed Integer                                                                                                                      ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 102   ; Signed Integer                                                                                                                      ;
; OUT_PKT_BYTE_CNT_L            ; 108   ; Signed Integer                                                                                                                      ;
; OUT_PKT_BYTE_CNT_H            ; 116   ; Signed Integer                                                                                                                      ;
; OUT_PKT_BURST_SIZE_L          ; 126   ; Signed Integer                                                                                                                      ;
; OUT_PKT_BURST_SIZE_H          ; 128   ; Signed Integer                                                                                                                      ;
; OUT_PKT_RESPONSE_STATUS_L     ; 156   ; Signed Integer                                                                                                                      ;
; OUT_PKT_RESPONSE_STATUS_H     ; 157   ; Signed Integer                                                                                                                      ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 107   ; Signed Integer                                                                                                                      ;
; OUT_PKT_BURST_TYPE_L          ; 129   ; Signed Integer                                                                                                                      ;
; OUT_PKT_BURST_TYPE_H          ; 130   ; Signed Integer                                                                                                                      ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 158   ; Signed Integer                                                                                                                      ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 160   ; Signed Integer                                                                                                                      ;
; OUT_ST_DATA_W                 ; 161   ; Signed Integer                                                                                                                      ;
; ST_CHANNEL_W                  ; 2     ; Signed Integer                                                                                                                      ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                                      ;
; PACKING                       ; 0     ; Signed Integer                                                                                                                      ;
; CONSTANT_BURST_SIZE           ; 0     ; Signed Integer                                                                                                                      ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                                      ;
; ENABLE_ADDRESS_ALIGNMENT      ; 1     ; Signed Integer                                                                                                                      ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|altera_merlin_address_alignment:check_and_align_address_to_size ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                            ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 30    ; Signed Integer                                                                                                                                                                                                  ;
; BURSTWRAP_W       ; 9     ; Signed Integer                                                                                                                                                                                                  ;
; TYPE_W            ; 2     ; Signed Integer                                                                                                                                                                                                  ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                  ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                  ;
; NUMSYMBOLS        ; 16    ; Signed Integer                                                                                                                                                                                                  ;
; SELECT_BITS       ; 4     ; Signed Integer                                                                                                                                                                                                  ;
; IN_DATA_W         ; 43    ; Signed Integer                                                                                                                                                                                                  ;
; OUT_DATA_W        ; 34    ; Signed Integer                                                                                                                                                                                                  ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                             ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 66    ; Signed Integer                                                                                                                                   ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                   ;
; inDataWidth     ; 66    ; Signed Integer                                                                                                                                   ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                   ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                   ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                   ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                   ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                   ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                   ;
; outDataWidth    ; 66    ; Signed Integer                                                                                                                                   ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                   ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                   ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                   ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                   ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                   ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                   ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_qsys_control_slave_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                      ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                      ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                      ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                      ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                      ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                      ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                      ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                      ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                      ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                      ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                      ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                      ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                      ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                      ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                      ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                      ;
; UAV_ADDRESS_W                  ; 21    ; Signed Integer                                                                                                                      ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                      ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                      ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                      ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                      ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                      ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_0_out_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                  ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                        ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                        ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                        ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                        ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                        ;
; UAV_ADDRESS_W                  ; 21    ; Signed Integer                                                                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_0_out_csr_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                            ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                            ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                            ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                            ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                            ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                            ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                            ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                            ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                            ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                            ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                            ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                            ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                            ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                            ;
; UAV_ADDRESS_W                  ; 21    ; Signed Integer                                                                                                            ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                            ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                            ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                            ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                            ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                            ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                     ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                           ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                           ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                           ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                           ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                           ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                           ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                           ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                           ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                           ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                           ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                           ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                           ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                           ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                           ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                           ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                           ;
; UAV_ADDRESS_W                  ; 21    ; Signed Integer                                                                                                           ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                           ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                           ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                           ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                           ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                           ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; ID_WIDTH                  ; 12    ; Signed Integer                                                                                                                  ;
; ADDR_WIDTH                ; 21    ; Signed Integer                                                                                                                  ;
; RDATA_WIDTH               ; 32    ; Signed Integer                                                                                                                  ;
; WDATA_WIDTH               ; 32    ; Signed Integer                                                                                                                  ;
; ADDR_USER_WIDTH           ; 1     ; Signed Integer                                                                                                                  ;
; DATA_USER_WIDTH           ; 1     ; Signed Integer                                                                                                                  ;
; AXI_LOCK_WIDTH            ; 2     ; Signed Integer                                                                                                                  ;
; AXI_BURST_LENGTH_WIDTH    ; 4     ; Signed Integer                                                                                                                  ;
; WRITE_ISSUING_CAPABILITY  ; 8     ; Signed Integer                                                                                                                  ;
; READ_ISSUING_CAPABILITY   ; 8     ; Signed Integer                                                                                                                  ;
; AXI_VERSION               ; AXI3  ; String                                                                                                                          ;
; PKT_THREAD_ID_H           ; 101   ; Signed Integer                                                                                                                  ;
; PKT_THREAD_ID_L           ; 90    ; Signed Integer                                                                                                                  ;
; PKT_QOS_H                 ; 85    ; Signed Integer                                                                                                                  ;
; PKT_QOS_L                 ; 85    ; Signed Integer                                                                                                                  ;
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                  ;
; PKT_CACHE_H               ; 108   ; Signed Integer                                                                                                                  ;
; PKT_CACHE_L               ; 105   ; Signed Integer                                                                                                                  ;
; PKT_ADDR_SIDEBAND_H       ; 82    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_SIDEBAND_L       ; 82    ; Signed Integer                                                                                                                  ;
; PKT_DATA_SIDEBAND_H       ; 83    ; Signed Integer                                                                                                                  ;
; PKT_DATA_SIDEBAND_L       ; 83    ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_H          ; 104   ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_L          ; 102   ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                  ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                                  ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 109   ; Signed Integer                                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 110   ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_EXCLUSIVE       ; 62    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 113   ; Signed Integer                                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 111   ; Signed Integer                                                                                                                  ;
; ST_DATA_W                 ; 114   ; Signed Integer                                                                                                                  ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                  ;
; ID                        ; 0     ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_W           ; 7     ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_W            ; 7     ; Signed Integer                                                                                                                  ;
; PKT_ADDR_W                ; 21    ; Signed Integer                                                                                                                  ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_W              ; 2     ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_W             ; 2     ; Signed Integer                                                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                          ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 21    ; Signed Integer                                                                                                                                                                                ;
; BURSTWRAP_W       ; 7     ; Signed Integer                                                                                                                                                                                ;
; TYPE_W            ; 2     ; Signed Integer                                                                                                                                                                                ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                ;
; INCREMENT_ADDRESS ; 1     ; Signed Integer                                                                                                                                                                                ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                ;
; IN_DATA_W         ; 32    ; Signed Integer                                                                                                                                                                                ;
; OUT_DATA_W        ; 23    ; Signed Integer                                                                                                                                                                                ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_qsys_control_slave_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                 ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_H          ; 104   ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_L          ; 102   ; Signed Integer                                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 110   ; Signed Integer                                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 109   ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 111   ; Signed Integer                                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 113   ; Signed Integer                                                                                                                 ;
; ST_DATA_W                 ; 114   ; Signed Integer                                                                                                                 ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                 ;
; ADDR_W                    ; 21    ; Signed Integer                                                                                                                 ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                 ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                 ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                 ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                 ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                 ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                 ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                 ;
; FIFO_DATA_W               ; 115   ; Signed Integer                                                                                                                 ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                 ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 21    ; Signed Integer                                                                                                                                                                          ;
; BURSTWRAP_W    ; 7     ; Signed Integer                                                                                                                                                                          ;
; BYTE_CNT_W     ; 7     ; Signed Integer                                                                                                                                                                          ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                      ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                            ;
; BITS_PER_SYMBOL     ; 115   ; Signed Integer                                                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                            ;
; DATA_WIDTH          ; 115   ; Signed Integer                                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                            ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                              ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                              ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                              ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                              ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                              ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:fifo_0_out_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                   ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                   ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                   ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                                   ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                   ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_H          ; 104   ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_L          ; 102   ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 110   ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 109   ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 111   ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 113   ; Signed Integer                                                                                                   ;
; ST_DATA_W                 ; 114   ; Signed Integer                                                                                                   ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                   ;
; ADDR_W                    ; 21    ; Signed Integer                                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                   ;
; FIFO_DATA_W               ; 115   ; Signed Integer                                                                                                   ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:fifo_0_out_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 21    ; Signed Integer                                                                                                                                                            ;
; BURSTWRAP_W    ; 7     ; Signed Integer                                                                                                                                                            ;
; BYTE_CNT_W     ; 7     ; Signed Integer                                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_out_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                              ;
; BITS_PER_SYMBOL     ; 115   ; Signed Integer                                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                              ;
; DATA_WIDTH          ; 115   ; Signed Integer                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_out_agent_rdata_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:fifo_0_out_csr_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                       ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                       ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                       ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                       ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                                       ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                       ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_H          ; 104   ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_L          ; 102   ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 110   ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 109   ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 111   ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 113   ; Signed Integer                                                                                                       ;
; ST_DATA_W                 ; 114   ; Signed Integer                                                                                                       ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                       ;
; ADDR_W                    ; 21    ; Signed Integer                                                                                                       ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                       ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                       ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                       ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                       ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                       ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                       ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                       ;
; FIFO_DATA_W               ; 115   ; Signed Integer                                                                                                       ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:fifo_0_out_csr_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 21    ; Signed Integer                                                                                                                                                                ;
; BURSTWRAP_W    ; 7     ; Signed Integer                                                                                                                                                                ;
; BYTE_CNT_W     ; 7     ; Signed Integer                                                                                                                                                                ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_out_csr_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                  ;
; BITS_PER_SYMBOL     ; 115   ; Signed Integer                                                                                                                  ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                  ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                  ;
; DATA_WIDTH          ; 115   ; Signed Integer                                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_out_csr_agent_rdata_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                    ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                    ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                    ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                    ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:button_pio_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                      ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                      ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                      ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                      ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                                      ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                      ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_H          ; 104   ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_L          ; 102   ; Signed Integer                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 110   ; Signed Integer                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 109   ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 111   ; Signed Integer                                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 113   ; Signed Integer                                                                                                      ;
; ST_DATA_W                 ; 114   ; Signed Integer                                                                                                      ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                      ;
; ADDR_W                    ; 21    ; Signed Integer                                                                                                      ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                      ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                      ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                      ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                      ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                      ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                      ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                      ;
; FIFO_DATA_W               ; 115   ; Signed Integer                                                                                                      ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:button_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 21    ; Signed Integer                                                                                                                                                               ;
; BURSTWRAP_W    ; 7     ; Signed Integer                                                                                                                                                               ;
; BYTE_CNT_W     ; 7     ; Signed Integer                                                                                                                                                               ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                 ;
; BITS_PER_SYMBOL     ; 115   ; Signed Integer                                                                                                                 ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                 ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                 ;
; DATA_WIDTH          ; 115   ; Signed Integer                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rdata_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                   ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                   ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                   ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                   ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router:router|soc_system_mm_interconnect_1_router_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 2     ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router:router_001|soc_system_mm_interconnect_1_router_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 2     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_002:router_002|soc_system_mm_interconnect_1_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; 1     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_002:router_003|soc_system_mm_interconnect_1_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; 1     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_002:router_004|soc_system_mm_interconnect_1_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; 1     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_002:router_005|soc_system_mm_interconnect_1_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; 1     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                                                         ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                                         ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                                         ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                                         ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                         ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                         ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                         ;
; ST_DATA_W                 ; 114   ; Signed Integer                                                                                                                         ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                         ;
; MAX_OUTSTANDING_RESPONSES ; 3     ; Signed Integer                                                                                                                         ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                         ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                         ;
; VALID_WIDTH               ; 4     ; Signed Integer                                                                                                                         ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                         ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                         ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                         ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                         ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                                                         ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                                         ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                                         ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                                         ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                         ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                         ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                         ;
; ST_DATA_W                 ; 114   ; Signed Integer                                                                                                                         ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                         ;
; MAX_OUTSTANDING_RESPONSES ; 3     ; Signed Integer                                                                                                                         ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                         ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                         ;
; VALID_WIDTH               ; 4     ; Signed Integer                                                                                                                         ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                         ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                         ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                         ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                         ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                     ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                                   ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                                                           ;
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                           ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                           ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                           ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                           ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                           ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                           ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                                           ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                                           ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                           ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                           ;
; ST_DATA_W                 ; 114   ; Signed Integer                                                                                                                           ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                           ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                           ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                           ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                           ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                           ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                           ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                           ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                           ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                           ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                           ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                           ;
; OUT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                                           ;
; OUT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                           ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                                                                                                           ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                                           ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                                                                                                           ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                                                                                                           ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                                                                                           ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                                                                                                           ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                                                                                                           ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                                           ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                                                                                                                           ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                                                                                                                           ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                                                                                                           ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                                                                                                           ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                                                                                                           ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                                                           ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                                                           ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                                                           ;
; ST_DATA_W                 ; 114   ; Signed Integer                                                                                                                                                                                                           ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                                                                                                           ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                                                           ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                                                                                                           ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                                                           ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                                                           ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                                                                                                           ;
; OUT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                                                                                                                           ;
; OUT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                   ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 21    ; Signed Integer                                                                                                                                                                                                                                                                         ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                                                         ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                                                         ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                                                         ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                                                         ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                                                                                                         ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                                                                                                         ;
; IN_DATA_W         ; 24    ; Signed Integer                                                                                                                                                                                                                                                                         ;
; OUT_DATA_W        ; 23    ; Signed Integer                                                                                                                                                                                                                                                                         ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                     ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 7     ; Signed Integer                                                                                                                                                                                                                                                           ;
; PKT_BURSTWRAP_W   ; 7     ; Signed Integer                                                                                                                                                                                                                                                           ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                                                           ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_burst_adapter ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                     ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                                             ;
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                             ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                             ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                             ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                             ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                             ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                             ;
; ST_DATA_W                 ; 114   ; Signed Integer                                                                                                             ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                             ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                             ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                             ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                             ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                             ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                             ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                             ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                             ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                             ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                             ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                             ;
; OUT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                             ;
; OUT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                       ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                                                                                             ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                             ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                                                                                             ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                                                                                             ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                                                                             ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                                                                                             ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                                                                                             ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                             ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                                                                                                             ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                                                                                                             ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                                                                                             ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                                                                                             ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                                                                                             ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                                             ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                                             ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                                             ;
; ST_DATA_W                 ; 114   ; Signed Integer                                                                                                                                                                                             ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                                                                                             ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                                             ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                                                                                             ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                                             ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                                             ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                                                                                             ;
; OUT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                                                                                                             ;
; OUT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                     ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 21    ; Signed Integer                                                                                                                                                                                                                                                           ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                                           ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                                           ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                                           ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                                           ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                                                                                           ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                                                                                           ;
; IN_DATA_W         ; 24    ; Signed Integer                                                                                                                                                                                                                                                           ;
; OUT_DATA_W        ; 23    ; Signed Integer                                                                                                                                                                                                                                                           ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                       ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 7     ; Signed Integer                                                                                                                                                                                                                                             ;
; PKT_BURSTWRAP_W   ; 7     ; Signed Integer                                                                                                                                                                                                                                             ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                                             ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_csr_burst_adapter ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                         ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                                                 ;
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                 ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                                 ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                 ;
; ST_DATA_W                 ; 114   ; Signed Integer                                                                                                                 ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                 ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                 ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                 ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                 ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                 ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                 ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                 ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                 ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                 ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                 ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                 ;
; OUT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                                 ;
; OUT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                 ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                                                                                                 ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                                 ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                                                                                                 ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                                                                                                 ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                                                                                 ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                                                                                                 ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                                                                                                 ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                                 ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                                                                                                                 ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                                                                                                                 ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                                                                                                 ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                                                                                                 ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                                                                                                 ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                                                 ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                                                 ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                                                 ;
; ST_DATA_W                 ; 114   ; Signed Integer                                                                                                                                                                                                 ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                                                                                                 ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                                                 ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                                                                                                 ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                                                 ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                                                 ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                                                                                                 ;
; OUT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                                                                                                                 ;
; OUT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                         ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 21    ; Signed Integer                                                                                                                                                                                                                                                               ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                                               ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                                               ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                                               ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                                               ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                                                                                               ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                                                                                               ;
; IN_DATA_W         ; 24    ; Signed Integer                                                                                                                                                                                                                                                               ;
; OUT_DATA_W        ; 23    ; Signed Integer                                                                                                                                                                                                                                                               ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                           ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 7     ; Signed Integer                                                                                                                                                                                                                                                 ;
; PKT_BURSTWRAP_W   ; 7     ; Signed Integer                                                                                                                                                                                                                                                 ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                                                 ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:button_pio_s1_burst_adapter ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                        ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                                                ;
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                                ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                ;
; ST_DATA_W                 ; 114   ; Signed Integer                                                                                                                ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                ;
; OUT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                                ;
; OUT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                                                                                                ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                                ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                                                                                                ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                                                                                                ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                                                                                ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                                                                                                ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                                                                                                ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                                ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                                                                                                                ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                                                                                                                ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                                                                                                ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                                                                                                ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                                                                                                ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                                                ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                                                ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                                                ;
; ST_DATA_W                 ; 114   ; Signed Integer                                                                                                                                                                                                ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                                                                                                ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                                                ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                                                                                                ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                                                ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                                                ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                                                                                                ;
; OUT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                                                                                                                ;
; OUT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                        ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 21    ; Signed Integer                                                                                                                                                                                                                                                              ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                                              ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                                              ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                                              ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                                              ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                                                                                              ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                                                                                              ;
; IN_DATA_W         ; 24    ; Signed Integer                                                                                                                                                                                                                                                              ;
; OUT_DATA_W        ; 23    ; Signed Integer                                                                                                                                                                                                                                                              ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                          ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 7     ; Signed Integer                                                                                                                                                                                                                                                ;
; PKT_BURSTWRAP_W   ; 7     ; Signed Integer                                                                                                                                                                                                                                                ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                                                ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                 ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                       ;
; SCHEME         ; round-robin ; String                                                                                                                                               ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                       ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                     ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                           ;
; SCHEME         ; round-robin ; String                                                                                                                                                   ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                           ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                     ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                           ;
; SCHEME         ; round-robin ; String                                                                                                                                                   ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                           ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                     ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                           ;
; SCHEME         ; round-robin ; String                                                                                                                                                   ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                           ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                      ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 4      ; Signed Integer                                                                                                                                            ;
; SCHEME         ; no-arb ; String                                                                                                                                                    ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                            ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                          ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 4      ; Signed Integer                                                                                                                                                ;
; SCHEME         ; no-arb ; String                                                                                                                                                        ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                             ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                   ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                   ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                   ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                   ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                   ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                   ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                   ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                   ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                   ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                   ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                   ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                   ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                   ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                   ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                   ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                   ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:master_secure_master_translator ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 32    ; Signed Integer                                                                                                                      ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                      ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                      ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                      ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                      ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                      ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                      ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                      ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                      ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                      ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                      ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                      ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                      ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                      ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                      ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                      ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                      ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                      ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                      ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_agent:master_secure_master_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 102   ; Signed Integer                                                                                                              ;
; PKT_QOS_L                 ; 102   ; Signed Integer                                                                                                              ;
; PKT_DATA_SIDEBAND_H       ; 100   ; Signed Integer                                                                                                              ;
; PKT_DATA_SIDEBAND_L       ; 100   ; Signed Integer                                                                                                              ;
; PKT_ADDR_SIDEBAND_H       ; 99    ; Signed Integer                                                                                                              ;
; PKT_ADDR_SIDEBAND_L       ; 95    ; Signed Integer                                                                                                              ;
; PKT_CACHE_H               ; 112   ; Signed Integer                                                                                                              ;
; PKT_CACHE_L               ; 109   ; Signed Integer                                                                                                              ;
; PKT_THREAD_ID_H           ; 105   ; Signed Integer                                                                                                              ;
; PKT_THREAD_ID_L           ; 105   ; Signed Integer                                                                                                              ;
; PKT_BEGIN_BURST           ; 101   ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_H          ; 108   ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_L          ; 106   ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_H           ; 89    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_L           ; 82    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_H            ; 81    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                              ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_H          ; 92    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_L          ; 90    ; Signed Integer                                                                                                              ;
; PKT_BURST_TYPE_H          ; 94    ; Signed Integer                                                                                                              ;
; PKT_BURST_TYPE_L          ; 93    ; Signed Integer                                                                                                              ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                              ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                              ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                              ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                              ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_H              ; 103   ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_L              ; 103   ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_H             ; 104   ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_L             ; 104   ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 113   ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 114   ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 115   ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 117   ; Signed Integer                                                                                                              ;
; ST_DATA_W                 ; 118   ; Signed Integer                                                                                                              ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                              ;
; ID                        ; 0     ; Signed Integer                                                                                                              ;
; SUPPRESS_0_BYTEEN_RSP     ; 1     ; Signed Integer                                                                                                              ;
; BURSTWRAP_VALUE           ; 255   ; Signed Integer                                                                                                              ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                              ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_W           ; 8     ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_W            ; 8     ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                              ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                              ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_W              ; 1     ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_W             ; 1     ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                     ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; PKT_ORI_BURST_SIZE_H        ; 153   ; Signed Integer                                                                                                           ;
; PKT_ORI_BURST_SIZE_L        ; 151   ; Signed Integer                                                                                                           ;
; PKT_QOS_H                   ; 138   ; Signed Integer                                                                                                           ;
; PKT_QOS_L                   ; 138   ; Signed Integer                                                                                                           ;
; PKT_THREAD_ID_H             ; 141   ; Signed Integer                                                                                                           ;
; PKT_THREAD_ID_L             ; 141   ; Signed Integer                                                                                                           ;
; PKT_RESPONSE_STATUS_H       ; 150   ; Signed Integer                                                                                                           ;
; PKT_RESPONSE_STATUS_L       ; 149   ; Signed Integer                                                                                                           ;
; PKT_BEGIN_BURST             ; 137   ; Signed Integer                                                                                                           ;
; PKT_CACHE_H                 ; 148   ; Signed Integer                                                                                                           ;
; PKT_CACHE_L                 ; 145   ; Signed Integer                                                                                                           ;
; PKT_DATA_SIDEBAND_H         ; 136   ; Signed Integer                                                                                                           ;
; PKT_DATA_SIDEBAND_L         ; 136   ; Signed Integer                                                                                                           ;
; PKT_ADDR_SIDEBAND_H         ; 135   ; Signed Integer                                                                                                           ;
; PKT_ADDR_SIDEBAND_L         ; 131   ; Signed Integer                                                                                                           ;
; PKT_BURST_TYPE_H            ; 130   ; Signed Integer                                                                                                           ;
; PKT_BURST_TYPE_L            ; 129   ; Signed Integer                                                                                                           ;
; PKT_PROTECTION_H            ; 144   ; Signed Integer                                                                                                           ;
; PKT_PROTECTION_L            ; 142   ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_H            ; 128   ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_L            ; 126   ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_H             ; 125   ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_L             ; 118   ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_H              ; 117   ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_L              ; 110   ; Signed Integer                                                                                                           ;
; PKT_ADDR_H                  ; 103   ; Signed Integer                                                                                                           ;
; PKT_ADDR_L                  ; 72    ; Signed Integer                                                                                                           ;
; PKT_TRANS_EXCLUSIVE         ; 109   ; Signed Integer                                                                                                           ;
; PKT_TRANS_LOCK              ; 108   ; Signed Integer                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ   ; 104   ; Signed Integer                                                                                                           ;
; PKT_TRANS_POSTED            ; 105   ; Signed Integer                                                                                                           ;
; PKT_TRANS_WRITE             ; 106   ; Signed Integer                                                                                                           ;
; PKT_TRANS_READ              ; 107   ; Signed Integer                                                                                                           ;
; PKT_DATA_H                  ; 63    ; Signed Integer                                                                                                           ;
; PKT_DATA_L                  ; 0     ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_H                ; 71    ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_L                ; 64    ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_H                ; 139   ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_L                ; 139   ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_H               ; 140   ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_L               ; 140   ; Signed Integer                                                                                                           ;
; ST_DATA_W                   ; 154   ; Signed Integer                                                                                                           ;
; ADDR_WIDTH                  ; 32    ; Signed Integer                                                                                                           ;
; RDATA_WIDTH                 ; 64    ; Signed Integer                                                                                                           ;
; WDATA_WIDTH                 ; 64    ; Signed Integer                                                                                                           ;
; ST_CHANNEL_W                ; 2     ; Signed Integer                                                                                                           ;
; AXI_SLAVE_ID_W              ; 8     ; Signed Integer                                                                                                           ;
; ADDR_USER_WIDTH             ; 5     ; Signed Integer                                                                                                           ;
; WRITE_ACCEPTANCE_CAPABILITY ; 8     ; Signed Integer                                                                                                           ;
; READ_ACCEPTANCE_CAPABILITY  ; 8     ; Signed Integer                                                                                                           ;
; PASS_ID_TO_SLAVE            ; 0     ; Signed Integer                                                                                                           ;
; AXI_VERSION                 ; AXI3  ; String                                                                                                                   ;
; RESPONSE_W                  ; 2     ; Signed Integer                                                                                                           ;
; AXI_WSTRB_W                 ; 8     ; Signed Integer                                                                                                           ;
; PKT_DATA_W                  ; 64    ; Signed Integer                                                                                                           ;
; NUMSYMBOLS                  ; 8     ; Signed Integer                                                                                                           ;
; DATA_USER_WIDTH             ; 1     ; Signed Integer                                                                                                           ;
; AXI_LOCK_WIDTH              ; 2     ; Signed Integer                                                                                                           ;
; AXI_BURST_LENGTH_WIDTH      ; 4     ; Signed Integer                                                                                                           ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_merlin_address_alignment:check_and_align_address_to_size ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                               ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 32    ; Signed Integer                                                                                                                                                                                     ;
; BURSTWRAP_W       ; 8     ; Signed Integer                                                                                                                                                                                     ;
; TYPE_W            ; 2     ; Signed Integer                                                                                                                                                                                     ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                     ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                     ;
; NUMSYMBOLS        ; 8     ; Signed Integer                                                                                                                                                                                     ;
; SELECT_BITS       ; 3     ; Signed Integer                                                                                                                                                                                     ;
; IN_DATA_W         ; 44    ; Signed Integer                                                                                                                                                                                     ;
; OUT_DATA_W        ; 35    ; Signed Integer                                                                                                                                                                                     ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                 ;
; BURSTWRAP_W    ; 8     ; Signed Integer                                                                                                                                                                                 ;
; BYTE_CNT_W     ; 8     ; Signed Integer                                                                                                                                                                                 ;
; PKT_SYMBOLS    ; 8     ; Signed Integer                                                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                        ;
; BITS_PER_SYMBOL     ; 155   ; Signed Integer                                                                                                                                                        ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                        ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                        ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                        ;
; DATA_WIDTH          ; 155   ; Signed Integer                                                                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                       ;
; BITS_PER_SYMBOL     ; 155   ; Signed Integer                                                                                                                                                       ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                       ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                       ;
; DATA_WIDTH          ; 155   ; Signed Integer                                                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_router:router|soc_system_mm_interconnect_2_router_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; 0     ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; 1     ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_router_001:router_001|soc_system_mm_interconnect_2_router_001_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_router_001:router_002|soc_system_mm_interconnect_2_router_001_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:master_secure_master_limiter ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                   ;
; PKT_DEST_ID_H             ; 104   ; Signed Integer                                                                                                                   ;
; PKT_DEST_ID_L             ; 104   ; Signed Integer                                                                                                                   ;
; PKT_SRC_ID_H              ; 103   ; Signed Integer                                                                                                                   ;
; PKT_SRC_ID_L              ; 103   ; Signed Integer                                                                                                                   ;
; PKT_BYTE_CNT_H            ; 81    ; Signed Integer                                                                                                                   ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                   ;
; ST_DATA_W                 ; 118   ; Signed Integer                                                                                                                   ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                   ;
; MAX_OUTSTANDING_RESPONSES ; 16    ; Signed Integer                                                                                                                   ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                   ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                   ;
; VALID_WIDTH               ; 2     ; Signed Integer                                                                                                                   ;
; PREVENT_HAZARDS           ; 1     ; Signed Integer                                                                                                                   ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                   ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                   ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                      ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                                            ;
; SCHEME         ; no-arb ; String                                                                                                                                                    ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                            ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                   ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                                         ;
; IN_PKT_ADDR_H                 ; 67    ; Signed Integer                                                                                                                         ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                         ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                                         ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                                         ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                                         ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 68    ; Signed Integer                                                                                                                         ;
; IN_PKT_BYTE_CNT_L             ; 74    ; Signed Integer                                                                                                                         ;
; IN_PKT_BYTE_CNT_H             ; 81    ; Signed Integer                                                                                                                         ;
; IN_PKT_BURSTWRAP_L            ; 82    ; Signed Integer                                                                                                                         ;
; IN_PKT_BURSTWRAP_H            ; 89    ; Signed Integer                                                                                                                         ;
; IN_PKT_BURST_SIZE_L           ; 90    ; Signed Integer                                                                                                                         ;
; IN_PKT_BURST_SIZE_H           ; 92    ; Signed Integer                                                                                                                         ;
; IN_PKT_RESPONSE_STATUS_L      ; 113   ; Signed Integer                                                                                                                         ;
; IN_PKT_RESPONSE_STATUS_H      ; 114   ; Signed Integer                                                                                                                         ;
; IN_PKT_TRANS_EXCLUSIVE        ; 73    ; Signed Integer                                                                                                                         ;
; IN_PKT_BURST_TYPE_L           ; 93    ; Signed Integer                                                                                                                         ;
; IN_PKT_BURST_TYPE_H           ; 94    ; Signed Integer                                                                                                                         ;
; IN_PKT_ORI_BURST_SIZE_L       ; 115   ; Signed Integer                                                                                                                         ;
; IN_PKT_ORI_BURST_SIZE_H       ; 117   ; Signed Integer                                                                                                                         ;
; IN_PKT_TRANS_WRITE            ; 70    ; Signed Integer                                                                                                                         ;
; IN_ST_DATA_W                  ; 118   ; Signed Integer                                                                                                                         ;
; OUT_PKT_ADDR_L                ; 72    ; Signed Integer                                                                                                                         ;
; OUT_PKT_ADDR_H                ; 103   ; Signed Integer                                                                                                                         ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                         ;
; OUT_PKT_DATA_H                ; 63    ; Signed Integer                                                                                                                         ;
; OUT_PKT_BYTEEN_L              ; 64    ; Signed Integer                                                                                                                         ;
; OUT_PKT_BYTEEN_H              ; 71    ; Signed Integer                                                                                                                         ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 104   ; Signed Integer                                                                                                                         ;
; OUT_PKT_BYTE_CNT_L            ; 110   ; Signed Integer                                                                                                                         ;
; OUT_PKT_BYTE_CNT_H            ; 117   ; Signed Integer                                                                                                                         ;
; OUT_PKT_BURST_SIZE_L          ; 126   ; Signed Integer                                                                                                                         ;
; OUT_PKT_BURST_SIZE_H          ; 128   ; Signed Integer                                                                                                                         ;
; OUT_PKT_RESPONSE_STATUS_L     ; 149   ; Signed Integer                                                                                                                         ;
; OUT_PKT_RESPONSE_STATUS_H     ; 150   ; Signed Integer                                                                                                                         ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 109   ; Signed Integer                                                                                                                         ;
; OUT_PKT_BURST_TYPE_L          ; 129   ; Signed Integer                                                                                                                         ;
; OUT_PKT_BURST_TYPE_H          ; 130   ; Signed Integer                                                                                                                         ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 151   ; Signed Integer                                                                                                                         ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 153   ; Signed Integer                                                                                                                         ;
; OUT_ST_DATA_W                 ; 154   ; Signed Integer                                                                                                                         ;
; ST_CHANNEL_W                  ; 2     ; Signed Integer                                                                                                                         ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                                         ;
; PACKING                       ; 0     ; Signed Integer                                                                                                                         ;
; CONSTANT_BURST_SIZE           ; 0     ; Signed Integer                                                                                                                         ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                                         ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                         ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                      ;
; BURSTWRAP_W    ; 8     ; Signed Integer                                                                                                                                                                                      ;
; BYTE_CNT_W     ; 8     ; Signed Integer                                                                                                                                                                                      ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                      ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                   ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                                         ;
; IN_PKT_ADDR_H                 ; 67    ; Signed Integer                                                                                                                         ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                         ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                                         ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                                         ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                                         ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 68    ; Signed Integer                                                                                                                         ;
; IN_PKT_BYTE_CNT_L             ; 74    ; Signed Integer                                                                                                                         ;
; IN_PKT_BYTE_CNT_H             ; 81    ; Signed Integer                                                                                                                         ;
; IN_PKT_BURSTWRAP_L            ; 82    ; Signed Integer                                                                                                                         ;
; IN_PKT_BURSTWRAP_H            ; 89    ; Signed Integer                                                                                                                         ;
; IN_PKT_BURST_SIZE_L           ; 90    ; Signed Integer                                                                                                                         ;
; IN_PKT_BURST_SIZE_H           ; 92    ; Signed Integer                                                                                                                         ;
; IN_PKT_RESPONSE_STATUS_L      ; 113   ; Signed Integer                                                                                                                         ;
; IN_PKT_RESPONSE_STATUS_H      ; 114   ; Signed Integer                                                                                                                         ;
; IN_PKT_TRANS_EXCLUSIVE        ; 73    ; Signed Integer                                                                                                                         ;
; IN_PKT_BURST_TYPE_L           ; 93    ; Signed Integer                                                                                                                         ;
; IN_PKT_BURST_TYPE_H           ; 94    ; Signed Integer                                                                                                                         ;
; IN_PKT_ORI_BURST_SIZE_L       ; 115   ; Signed Integer                                                                                                                         ;
; IN_PKT_ORI_BURST_SIZE_H       ; 117   ; Signed Integer                                                                                                                         ;
; IN_PKT_TRANS_WRITE            ; 70    ; Signed Integer                                                                                                                         ;
; IN_ST_DATA_W                  ; 118   ; Signed Integer                                                                                                                         ;
; OUT_PKT_ADDR_L                ; 72    ; Signed Integer                                                                                                                         ;
; OUT_PKT_ADDR_H                ; 103   ; Signed Integer                                                                                                                         ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                         ;
; OUT_PKT_DATA_H                ; 63    ; Signed Integer                                                                                                                         ;
; OUT_PKT_BYTEEN_L              ; 64    ; Signed Integer                                                                                                                         ;
; OUT_PKT_BYTEEN_H              ; 71    ; Signed Integer                                                                                                                         ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 104   ; Signed Integer                                                                                                                         ;
; OUT_PKT_BYTE_CNT_L            ; 110   ; Signed Integer                                                                                                                         ;
; OUT_PKT_BYTE_CNT_H            ; 117   ; Signed Integer                                                                                                                         ;
; OUT_PKT_BURST_SIZE_L          ; 126   ; Signed Integer                                                                                                                         ;
; OUT_PKT_BURST_SIZE_H          ; 128   ; Signed Integer                                                                                                                         ;
; OUT_PKT_RESPONSE_STATUS_L     ; 149   ; Signed Integer                                                                                                                         ;
; OUT_PKT_RESPONSE_STATUS_H     ; 150   ; Signed Integer                                                                                                                         ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 109   ; Signed Integer                                                                                                                         ;
; OUT_PKT_BURST_TYPE_L          ; 129   ; Signed Integer                                                                                                                         ;
; OUT_PKT_BURST_TYPE_H          ; 130   ; Signed Integer                                                                                                                         ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 151   ; Signed Integer                                                                                                                         ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 153   ; Signed Integer                                                                                                                         ;
; OUT_ST_DATA_W                 ; 154   ; Signed Integer                                                                                                                         ;
; ST_CHANNEL_W                  ; 2     ; Signed Integer                                                                                                                         ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                                         ;
; PACKING                       ; 0     ; Signed Integer                                                                                                                         ;
; CONSTANT_BURST_SIZE           ; 0     ; Signed Integer                                                                                                                         ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                                         ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                         ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                      ;
; BURSTWRAP_W    ; 8     ; Signed Integer                                                                                                                                                                                      ;
; BYTE_CNT_W     ; 8     ; Signed Integer                                                                                                                                                                                      ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                      ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_rsp_width_adapter ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                   ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 72    ; Signed Integer                                                                                                                         ;
; IN_PKT_ADDR_H                 ; 103   ; Signed Integer                                                                                                                         ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                         ;
; IN_PKT_DATA_H                 ; 63    ; Signed Integer                                                                                                                         ;
; IN_PKT_BYTEEN_L               ; 64    ; Signed Integer                                                                                                                         ;
; IN_PKT_BYTEEN_H               ; 71    ; Signed Integer                                                                                                                         ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 104   ; Signed Integer                                                                                                                         ;
; IN_PKT_BYTE_CNT_L             ; 110   ; Signed Integer                                                                                                                         ;
; IN_PKT_BYTE_CNT_H             ; 117   ; Signed Integer                                                                                                                         ;
; IN_PKT_BURSTWRAP_L            ; 118   ; Signed Integer                                                                                                                         ;
; IN_PKT_BURSTWRAP_H            ; 125   ; Signed Integer                                                                                                                         ;
; IN_PKT_BURST_SIZE_L           ; 126   ; Signed Integer                                                                                                                         ;
; IN_PKT_BURST_SIZE_H           ; 128   ; Signed Integer                                                                                                                         ;
; IN_PKT_RESPONSE_STATUS_L      ; 149   ; Signed Integer                                                                                                                         ;
; IN_PKT_RESPONSE_STATUS_H      ; 150   ; Signed Integer                                                                                                                         ;
; IN_PKT_TRANS_EXCLUSIVE        ; 109   ; Signed Integer                                                                                                                         ;
; IN_PKT_BURST_TYPE_L           ; 129   ; Signed Integer                                                                                                                         ;
; IN_PKT_BURST_TYPE_H           ; 130   ; Signed Integer                                                                                                                         ;
; IN_PKT_ORI_BURST_SIZE_L       ; 151   ; Signed Integer                                                                                                                         ;
; IN_PKT_ORI_BURST_SIZE_H       ; 153   ; Signed Integer                                                                                                                         ;
; IN_PKT_TRANS_WRITE            ; 106   ; Signed Integer                                                                                                                         ;
; IN_ST_DATA_W                  ; 154   ; Signed Integer                                                                                                                         ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                         ;
; OUT_PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                         ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                         ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                         ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                         ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                         ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                         ;
; OUT_PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                         ;
; OUT_PKT_BYTE_CNT_H            ; 81    ; Signed Integer                                                                                                                         ;
; OUT_PKT_BURST_SIZE_L          ; 90    ; Signed Integer                                                                                                                         ;
; OUT_PKT_BURST_SIZE_H          ; 92    ; Signed Integer                                                                                                                         ;
; OUT_PKT_RESPONSE_STATUS_L     ; 113   ; Signed Integer                                                                                                                         ;
; OUT_PKT_RESPONSE_STATUS_H     ; 114   ; Signed Integer                                                                                                                         ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                         ;
; OUT_PKT_BURST_TYPE_L          ; 93    ; Signed Integer                                                                                                                         ;
; OUT_PKT_BURST_TYPE_H          ; 94    ; Signed Integer                                                                                                                         ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 115   ; Signed Integer                                                                                                                         ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 117   ; Signed Integer                                                                                                                         ;
; OUT_ST_DATA_W                 ; 118   ; Signed Integer                                                                                                                         ;
; ST_CHANNEL_W                  ; 2     ; Signed Integer                                                                                                                         ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                                                         ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                         ;
; CONSTANT_BURST_SIZE           ; 0     ; Signed Integer                                                                                                                         ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                                         ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                         ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_rsp_width_adapter ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                   ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 72    ; Signed Integer                                                                                                                         ;
; IN_PKT_ADDR_H                 ; 103   ; Signed Integer                                                                                                                         ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                         ;
; IN_PKT_DATA_H                 ; 63    ; Signed Integer                                                                                                                         ;
; IN_PKT_BYTEEN_L               ; 64    ; Signed Integer                                                                                                                         ;
; IN_PKT_BYTEEN_H               ; 71    ; Signed Integer                                                                                                                         ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 104   ; Signed Integer                                                                                                                         ;
; IN_PKT_BYTE_CNT_L             ; 110   ; Signed Integer                                                                                                                         ;
; IN_PKT_BYTE_CNT_H             ; 117   ; Signed Integer                                                                                                                         ;
; IN_PKT_BURSTWRAP_L            ; 118   ; Signed Integer                                                                                                                         ;
; IN_PKT_BURSTWRAP_H            ; 125   ; Signed Integer                                                                                                                         ;
; IN_PKT_BURST_SIZE_L           ; 126   ; Signed Integer                                                                                                                         ;
; IN_PKT_BURST_SIZE_H           ; 128   ; Signed Integer                                                                                                                         ;
; IN_PKT_RESPONSE_STATUS_L      ; 149   ; Signed Integer                                                                                                                         ;
; IN_PKT_RESPONSE_STATUS_H      ; 150   ; Signed Integer                                                                                                                         ;
; IN_PKT_TRANS_EXCLUSIVE        ; 109   ; Signed Integer                                                                                                                         ;
; IN_PKT_BURST_TYPE_L           ; 129   ; Signed Integer                                                                                                                         ;
; IN_PKT_BURST_TYPE_H           ; 130   ; Signed Integer                                                                                                                         ;
; IN_PKT_ORI_BURST_SIZE_L       ; 151   ; Signed Integer                                                                                                                         ;
; IN_PKT_ORI_BURST_SIZE_H       ; 153   ; Signed Integer                                                                                                                         ;
; IN_PKT_TRANS_WRITE            ; 106   ; Signed Integer                                                                                                                         ;
; IN_ST_DATA_W                  ; 154   ; Signed Integer                                                                                                                         ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                         ;
; OUT_PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                         ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                         ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                         ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                         ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                         ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                         ;
; OUT_PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                         ;
; OUT_PKT_BYTE_CNT_H            ; 81    ; Signed Integer                                                                                                                         ;
; OUT_PKT_BURST_SIZE_L          ; 90    ; Signed Integer                                                                                                                         ;
; OUT_PKT_BURST_SIZE_H          ; 92    ; Signed Integer                                                                                                                         ;
; OUT_PKT_RESPONSE_STATUS_L     ; 113   ; Signed Integer                                                                                                                         ;
; OUT_PKT_RESPONSE_STATUS_H     ; 114   ; Signed Integer                                                                                                                         ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                         ;
; OUT_PKT_BURST_TYPE_L          ; 93    ; Signed Integer                                                                                                                         ;
; OUT_PKT_BURST_TYPE_H          ; 94    ; Signed Integer                                                                                                                         ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 115   ; Signed Integer                                                                                                                         ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 117   ; Signed Integer                                                                                                                         ;
; OUT_ST_DATA_W                 ; 118   ; Signed Integer                                                                                                                         ;
; ST_CHANNEL_W                  ; 2     ; Signed Integer                                                                                                                         ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                                                         ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                         ;
; CONSTANT_BURST_SIZE           ; 0     ; Signed Integer                                                                                                                         ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                                         ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                         ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|altera_reset_controller:rst_controller ;
+---------------------------+----------+------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                       ;
+---------------------------+----------+------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                             ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                     ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                             ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                             ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                             ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                             ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                             ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                             ;
+---------------------------+----------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                     ;
; DEPTH          ; 2     ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                          ;
; DEPTH          ; 2     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+----------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                           ;
+---------------------------+----------+----------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                 ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                         ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                 ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                 ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                 ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                 ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                 ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                 ;
+---------------------------+----------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                         ;
; DEPTH          ; 2     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                              ;
; DEPTH          ; 2     ; Signed Integer                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: usf_top:USF_TOP                    ;
+----------------------------+----------------------------------+-----------------+
; Parameter Name             ; Value                            ; Type            ;
+----------------------------+----------------------------------+-----------------+
; L                          ; 2048                             ; Signed Integer  ;
; Bg                         ; 6144                             ; Signed Integer  ;
; T                          ; 0                                ; Signed Integer  ;
; ADC_RES                    ; 12                               ; Signed Integer  ;
; OUT_RES                    ; 16                               ; Signed Integer  ;
; N                          ; 3                                ; Signed Integer  ;
; denomenator_float          ; 00110111011000111000111000110000 ; Unsigned Binary ;
; N_bits                     ; 2                                ; Signed Integer  ;
; B                          ; 11                               ; Signed Integer  ;
; J                          ; 18                               ; Signed Integer  ;
; EXTRA_SAMPLES              ; 3                                ; Signed Integer  ;
; FOLD_REMOVER_DELAY         ; 22                               ; Signed Integer  ;
; DIFF_OPERATOR_DELAY        ; 3                                ; Signed Integer  ;
; FIRST_ORDER_ANTIDIFF_DELAY ; 19                               ; Signed Integer  ;
; LOOP_BLOCK_DELAY1          ; 147                              ; Signed Integer  ;
; LOOP_BLOCK_DELAY2          ; 57                               ; Signed Integer  ;
+----------------------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: usf_top:USF_TOP|ltc2308:ADC ;
+----------------+--------+------------------------------------------------+
; Parameter Name ; Value  ; Type                                           ;
+----------------+--------+------------------------------------------------+
; counter_max    ; 110001 ; Unsigned Binary                                ;
+----------------+--------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: usf_top:USF_TOP|INPUT_FIFO:FIFO1|scfifo:scfifo_component ;
+-------------------------+-------------+---------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                          ;
+-------------------------+-------------+---------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                  ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                ;
; lpm_width               ; 12          ; Signed Integer                                                ;
; LPM_NUMWORDS            ; 1024        ; Signed Integer                                                ;
; LPM_WIDTHU              ; 10          ; Signed Integer                                                ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                       ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                       ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                       ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                       ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                       ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                       ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                       ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                       ;
; USE_EAB                 ; ON          ; Untyped                                                       ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                       ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                       ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                       ;
; CBXI_PARAMETER          ; scfifo_io81 ; Untyped                                                       ;
+-------------------------+-------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: usf_top:USF_TOP|INPUT_FIFO:FIFO2|scfifo:scfifo_component ;
+-------------------------+-------------+---------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                          ;
+-------------------------+-------------+---------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                  ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                ;
; lpm_width               ; 12          ; Signed Integer                                                ;
; LPM_NUMWORDS            ; 1024        ; Signed Integer                                                ;
; LPM_WIDTHU              ; 10          ; Signed Integer                                                ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                       ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                       ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                       ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                       ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                       ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                       ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                       ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                       ;
; USE_EAB                 ; ON          ; Untyped                                                       ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                       ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                       ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                       ;
; CBXI_PARAMETER          ; scfifo_io81 ; Untyped                                                       ;
+-------------------------+-------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF ;
+----------------------------+----------------------------------+---------------------+
; Parameter Name             ; Value                            ; Type                ;
+----------------------------+----------------------------------+---------------------+
; L                          ; 2048                             ; Signed Integer      ;
; Bg                         ; 6144                             ; Signed Integer      ;
; T                          ; 0                                ; Signed Integer      ;
; ADC_RES                    ; 12                               ; Signed Integer      ;
; OUT_RES                    ; 16                               ; Signed Integer      ;
; N                          ; 3                                ; Signed Integer      ;
; denomenator_float          ; 00110111011000111000111000110000 ; Unsigned Binary     ;
; N_bits                     ; 2                                ; Signed Integer      ;
; B                          ; 11                               ; Signed Integer      ;
; J                          ; 18                               ; Signed Integer      ;
; EXTRA_SAMPLES              ; 3                                ; Signed Integer      ;
; FOLD_REMOVER_DELAY         ; 22                               ; Signed Integer      ;
; DIFF_OPERATOR_DELAY        ; 3                                ; Signed Integer      ;
; FIRST_ORDER_ANTIDIFF_DELAY ; 19                               ; Signed Integer      ;
; LOOP_BLOCK_DELAY1          ; 147                              ; Signed Integer      ;
; LOOP_BLOCK_DELAY2          ; 57                               ; Signed Integer      ;
; rows                       ; 19                               ; Signed Integer      ;
+----------------------------+----------------------------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|fold_remover3:FOLD_REMOVER ;
+----------------------------+----------------------------------+------------------------------------------------+
; Parameter Name             ; Value                            ; Type                                           ;
+----------------------------+----------------------------------+------------------------------------------------+
; L                          ; 2048                             ; Signed Integer                                 ;
; Bg                         ; 6144                             ; Signed Integer                                 ;
; T                          ; 0                                ; Signed Integer                                 ;
; ADC_RES                    ; 12                               ; Signed Integer                                 ;
; OUT_RES                    ; 16                               ; Signed Integer                                 ;
; N                          ; 3                                ; Signed Integer                                 ;
; denomenator_float          ; 00110111011000111000111000110000 ; Unsigned Binary                                ;
; N_bits                     ; 2                                ; Signed Integer                                 ;
; B                          ; 11                               ; Signed Integer                                 ;
; J                          ; 18                               ; Signed Integer                                 ;
; EXTRA_SAMPLES              ; 3                                ; Signed Integer                                 ;
; FOLD_REMOVER_DELAY         ; 22                               ; Signed Integer                                 ;
; DIFF_OPERATOR_DELAY        ; 3                                ; Signed Integer                                 ;
; FIRST_ORDER_ANTIDIFF_DELAY ; 19                               ; Signed Integer                                 ;
; LOOP_BLOCK_DELAY1          ; 147                              ; Signed Integer                                 ;
; LOOP_BLOCK_DELAY2          ; 57                               ; Signed Integer                                 ;
; rows                       ; 19                               ; Signed Integer                                 ;
+----------------------------+----------------------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|fold_remover3:FOLD_REMOVER|diff_operator_multi:DIFF ;
+----------------------------+----------------------------------+-------------------------------------------------------------------------+
; Parameter Name             ; Value                            ; Type                                                                    ;
+----------------------------+----------------------------------+-------------------------------------------------------------------------+
; L                          ; 2048                             ; Signed Integer                                                          ;
; Bg                         ; 6144                             ; Signed Integer                                                          ;
; T                          ; 0                                ; Signed Integer                                                          ;
; ADC_RES                    ; 12                               ; Signed Integer                                                          ;
; OUT_RES                    ; 16                               ; Signed Integer                                                          ;
; N                          ; 3                                ; Signed Integer                                                          ;
; denomenator_float          ; 00110111011000111000111000110000 ; Unsigned Binary                                                         ;
; N_bits                     ; 2                                ; Signed Integer                                                          ;
; B                          ; 11                               ; Signed Integer                                                          ;
; J                          ; 18                               ; Signed Integer                                                          ;
; EXTRA_SAMPLES              ; 3                                ; Signed Integer                                                          ;
; FOLD_REMOVER_DELAY         ; 22                               ; Signed Integer                                                          ;
; DIFF_OPERATOR_DELAY        ; 3                                ; Signed Integer                                                          ;
; FIRST_ORDER_ANTIDIFF_DELAY ; 19                               ; Signed Integer                                                          ;
; LOOP_BLOCK_DELAY1          ; 147                              ; Signed Integer                                                          ;
; LOOP_BLOCK_DELAY2          ; 57                               ; Signed Integer                                                          ;
; rows                       ; 19                               ; Signed Integer                                                          ;
; columns                    ; 1                                ; Signed Integer                                                          ;
; column_bits                ; 0                                ; Signed Integer                                                          ;
+----------------------------+----------------------------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|diff_operator_multi:DIFF ;
+----------------------------+----------------------------------+----------------------------------------------+
; Parameter Name             ; Value                            ; Type                                         ;
+----------------------------+----------------------------------+----------------------------------------------+
; L                          ; 2048                             ; Signed Integer                               ;
; Bg                         ; 6144                             ; Signed Integer                               ;
; T                          ; 0                                ; Signed Integer                               ;
; ADC_RES                    ; 12                               ; Signed Integer                               ;
; OUT_RES                    ; 16                               ; Signed Integer                               ;
; N                          ; 3                                ; Signed Integer                               ;
; denomenator_float          ; 00110111011000111000111000110000 ; Unsigned Binary                              ;
; N_bits                     ; 2                                ; Signed Integer                               ;
; B                          ; 11                               ; Signed Integer                               ;
; J                          ; 18                               ; Signed Integer                               ;
; EXTRA_SAMPLES              ; 3                                ; Signed Integer                               ;
; FOLD_REMOVER_DELAY         ; 22                               ; Signed Integer                               ;
; DIFF_OPERATOR_DELAY        ; 3                                ; Signed Integer                               ;
; FIRST_ORDER_ANTIDIFF_DELAY ; 19                               ; Signed Integer                               ;
; LOOP_BLOCK_DELAY1          ; 147                              ; Signed Integer                               ;
; LOOP_BLOCK_DELAY2          ; 57                               ; Signed Integer                               ;
; rows                       ; 19                               ; Signed Integer                               ;
; columns                    ; 3                                ; Signed Integer                               ;
; column_bits                ; 2                                ; Signed Integer                               ;
+----------------------------+----------------------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK ;
+----------------------------+----------------------------------+-------------------------------------------------+
; Parameter Name             ; Value                            ; Type                                            ;
+----------------------------+----------------------------------+-------------------------------------------------+
; L                          ; 2048                             ; Signed Integer                                  ;
; Bg                         ; 6144                             ; Signed Integer                                  ;
; T                          ; 0                                ; Signed Integer                                  ;
; ADC_RES                    ; 12                               ; Signed Integer                                  ;
; OUT_RES                    ; 16                               ; Signed Integer                                  ;
; N                          ; 3                                ; Signed Integer                                  ;
; denomenator_float          ; 00110111011000111000111000110000 ; Unsigned Binary                                 ;
; N_bits                     ; 2                                ; Signed Integer                                  ;
; B                          ; 11                               ; Signed Integer                                  ;
; J                          ; 18                               ; Signed Integer                                  ;
; EXTRA_SAMPLES              ; 3                                ; Signed Integer                                  ;
; FOLD_REMOVER_DELAY         ; 22                               ; Signed Integer                                  ;
; DIFF_OPERATOR_DELAY        ; 3                                ; Signed Integer                                  ;
; FIRST_ORDER_ANTIDIFF_DELAY ; 19                               ; Signed Integer                                  ;
; LOOP_BLOCK_DELAY1          ; 147                              ; Signed Integer                                  ;
; LOOP_BLOCK_DELAY2          ; 57                               ; Signed Integer                                  ;
; rows                       ; 19                               ; Signed Integer                                  ;
; columns                    ; 3                                ; Signed Integer                                  ;
; row_bits                   ; 5                                ; Signed Integer                                  ;
; column_bits                ; 2                                ; Signed Integer                                  ;
; IDLE                       ; 00                               ; Unsigned Binary                                 ;
; FIND_K                     ; 01                               ; Unsigned Binary                                 ;
; ANTIDIFF_WAIT              ; 10                               ; Unsigned Binary                                 ;
; ITERATE                    ; 11                               ; Unsigned Binary                                 ;
+----------------------------+----------------------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|antidiff_operator_multi:ANTIDIFF[0] ;
+----------------------------+----------------------------------+-------------------------------------------------------------------------------------+
; Parameter Name             ; Value                            ; Type                                                                                ;
+----------------------------+----------------------------------+-------------------------------------------------------------------------------------+
; L                          ; 2048                             ; Signed Integer                                                                      ;
; Bg                         ; 6144                             ; Signed Integer                                                                      ;
; T                          ; 0                                ; Signed Integer                                                                      ;
; ADC_RES                    ; 12                               ; Signed Integer                                                                      ;
; OUT_RES                    ; 16                               ; Signed Integer                                                                      ;
; N                          ; 3                                ; Signed Integer                                                                      ;
; denomenator_float          ; 00110111011000111000111000110000 ; Unsigned Binary                                                                     ;
; N_bits                     ; 2                                ; Signed Integer                                                                      ;
; B                          ; 11                               ; Signed Integer                                                                      ;
; J                          ; 18                               ; Signed Integer                                                                      ;
; EXTRA_SAMPLES              ; 3                                ; Signed Integer                                                                      ;
; FOLD_REMOVER_DELAY         ; 22                               ; Signed Integer                                                                      ;
; DIFF_OPERATOR_DELAY        ; 3                                ; Signed Integer                                                                      ;
; FIRST_ORDER_ANTIDIFF_DELAY ; 19                               ; Signed Integer                                                                      ;
; LOOP_BLOCK_DELAY1          ; 147                              ; Signed Integer                                                                      ;
; LOOP_BLOCK_DELAY2          ; 57                               ; Signed Integer                                                                      ;
; rows                       ; 19                               ; Signed Integer                                                                      ;
; row_bits                   ; 5                                ; Signed Integer                                                                      ;
; columns                    ; 1                                ; Signed Integer                                                                      ;
; column_bits                ; 0                                ; Signed Integer                                                                      ;
+----------------------------+----------------------------------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|antidiff_operator_multi:ANTIDIFF[1] ;
+----------------------------+----------------------------------+-------------------------------------------------------------------------------------+
; Parameter Name             ; Value                            ; Type                                                                                ;
+----------------------------+----------------------------------+-------------------------------------------------------------------------------------+
; L                          ; 2048                             ; Signed Integer                                                                      ;
; Bg                         ; 6144                             ; Signed Integer                                                                      ;
; T                          ; 0                                ; Signed Integer                                                                      ;
; ADC_RES                    ; 12                               ; Signed Integer                                                                      ;
; OUT_RES                    ; 16                               ; Signed Integer                                                                      ;
; N                          ; 3                                ; Signed Integer                                                                      ;
; denomenator_float          ; 00110111011000111000111000110000 ; Unsigned Binary                                                                     ;
; N_bits                     ; 2                                ; Signed Integer                                                                      ;
; B                          ; 11                               ; Signed Integer                                                                      ;
; J                          ; 18                               ; Signed Integer                                                                      ;
; EXTRA_SAMPLES              ; 3                                ; Signed Integer                                                                      ;
; FOLD_REMOVER_DELAY         ; 22                               ; Signed Integer                                                                      ;
; DIFF_OPERATOR_DELAY        ; 3                                ; Signed Integer                                                                      ;
; FIRST_ORDER_ANTIDIFF_DELAY ; 19                               ; Signed Integer                                                                      ;
; LOOP_BLOCK_DELAY1          ; 147                              ; Signed Integer                                                                      ;
; LOOP_BLOCK_DELAY2          ; 57                               ; Signed Integer                                                                      ;
; rows                       ; 19                               ; Signed Integer                                                                      ;
; row_bits                   ; 5                                ; Signed Integer                                                                      ;
; columns                    ; 1                                ; Signed Integer                                                                      ;
; column_bits                ; 0                                ; Signed Integer                                                                      ;
+----------------------------+----------------------------------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1] ;
+----------------------------+----------------------------------+------------------------------------------------------------------------+
; Parameter Name             ; Value                            ; Type                                                                   ;
+----------------------------+----------------------------------+------------------------------------------------------------------------+
; L                          ; 2048                             ; Signed Integer                                                         ;
; Bg                         ; 6144                             ; Signed Integer                                                         ;
; T                          ; 0                                ; Signed Integer                                                         ;
; ADC_RES                    ; 12                               ; Signed Integer                                                         ;
; OUT_RES                    ; 16                               ; Signed Integer                                                         ;
; N                          ; 3                                ; Signed Integer                                                         ;
; denomenator_float          ; 00110111011000111000111000110000 ; Unsigned Binary                                                        ;
; N_bits                     ; 2                                ; Signed Integer                                                         ;
; B                          ; 11                               ; Signed Integer                                                         ;
; J                          ; 18                               ; Signed Integer                                                         ;
; EXTRA_SAMPLES              ; 3                                ; Signed Integer                                                         ;
; FOLD_REMOVER_DELAY         ; 22                               ; Signed Integer                                                         ;
; DIFF_OPERATOR_DELAY        ; 3                                ; Signed Integer                                                         ;
; FIRST_ORDER_ANTIDIFF_DELAY ; 19                               ; Signed Integer                                                         ;
; LOOP_BLOCK_DELAY1          ; 147                              ; Signed Integer                                                         ;
; LOOP_BLOCK_DELAY2          ; 57                               ; Signed Integer                                                         ;
; rows                       ; 19                               ; Signed Integer                                                         ;
+----------------------------+----------------------------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|antidiff_operator_multi:ANTIDIFF ;
+----------------------------+----------------------------------+---------------------------------------------------------------------------------------------------------+
; Parameter Name             ; Value                            ; Type                                                                                                    ;
+----------------------------+----------------------------------+---------------------------------------------------------------------------------------------------------+
; L                          ; 2048                             ; Signed Integer                                                                                          ;
; Bg                         ; 6144                             ; Signed Integer                                                                                          ;
; T                          ; 0                                ; Signed Integer                                                                                          ;
; ADC_RES                    ; 12                               ; Signed Integer                                                                                          ;
; OUT_RES                    ; 16                               ; Signed Integer                                                                                          ;
; N                          ; 3                                ; Signed Integer                                                                                          ;
; denomenator_float          ; 00110111011000111000111000110000 ; Unsigned Binary                                                                                         ;
; N_bits                     ; 2                                ; Signed Integer                                                                                          ;
; B                          ; 11                               ; Signed Integer                                                                                          ;
; J                          ; 18                               ; Signed Integer                                                                                          ;
; EXTRA_SAMPLES              ; 3                                ; Signed Integer                                                                                          ;
; FOLD_REMOVER_DELAY         ; 22                               ; Signed Integer                                                                                          ;
; DIFF_OPERATOR_DELAY        ; 3                                ; Signed Integer                                                                                          ;
; FIRST_ORDER_ANTIDIFF_DELAY ; 19                               ; Signed Integer                                                                                          ;
; LOOP_BLOCK_DELAY1          ; 147                              ; Signed Integer                                                                                          ;
; LOOP_BLOCK_DELAY2          ; 57                               ; Signed Integer                                                                                          ;
; rows                       ; 19                               ; Signed Integer                                                                                          ;
; row_bits                   ; 5                                ; Signed Integer                                                                                          ;
; columns                    ; 2                                ; Signed Integer                                                                                          ;
; column_bits                ; 1                                ; Signed Integer                                                                                          ;
+----------------------------+----------------------------------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FIXED_TO_FP:CONV1|FIXED_TO_FP_0002:fixed_to_fp_inst|dspba_delay:redist3_signX_uid6_fxpToFPTest_b_1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                   ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                   ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                       ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FIXED_TO_FP:CONV1|FIXED_TO_FP_0002:fixed_to_fp_inst|dspba_delay:redist2_vCount_uid36_lzcShifterZ1_uid10_fxpToFPTest_q_1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                        ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                        ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                            ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FIXED_TO_FP:CONV1|FIXED_TO_FP_0002:fixed_to_fp_inst|dspba_delay:redist1_vCount_uid41_lzcShifterZ1_uid10_fxpToFPTest_q_1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                        ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                        ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                            ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FIXED_TO_FP:CONV1|FIXED_TO_FP_0002:fixed_to_fp_inst|dspba_delay:redist0_vCount_uid48_lzcShifterZ1_uid10_fxpToFPTest_q_1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                        ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                        ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                            ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_TO_FIXED:CONV2|FP_TO_FIXED_0002:fp_to_fixed_inst|dspba_delay:redist0_signX_uid25_fpToFxPTest_b_1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                    ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                    ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                        ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_TO_FIXED:CONV2|FP_TO_FIXED_0002:fp_to_fixed_inst|dspba_delay:fracXIsZero_uid13_fpToFxPTest_delay ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                    ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                    ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                        ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_TO_FIXED:CONV2|FP_TO_FIXED_0002:fp_to_fixed_inst|dspba_delay:expXIsMax_uid12_fpToFxPTest_delay ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                  ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                  ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                      ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|dspba_delay:fracXIsZero_uid17_fpMulTest_delay ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                     ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                     ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                         ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|dspba_delay:redist5_fracXIsZero_uid17_fpMulTest_q_2 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                           ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                           ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                               ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|dspba_delay:expXIsMax_uid16_fpMulTest_delay ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                   ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                   ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                       ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|dspba_delay:redist6_expXIsMax_uid16_fpMulTest_q_2 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                         ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                         ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                             ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|dspba_delay:excZ_y_uid29_fpMulTest_delay ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                    ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|dspba_delay:redist4_excZ_y_uid29_fpMulTest_q_2 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                      ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                      ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                          ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|dspba_delay:fracXIsZero_uid31_fpMulTest_delay ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                     ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                     ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                         ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|dspba_delay:redist2_fracXIsZero_uid31_fpMulTest_q_2 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                           ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                           ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                               ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|dspba_delay:expXIsMax_uid30_fpMulTest_delay ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                   ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                   ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                       ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|dspba_delay:redist3_expXIsMax_uid30_fpMulTest_q_2 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                         ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                         ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                             ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|dspba_delay:excZ_x_uid15_fpMulTest_delay ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                    ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|dspba_delay:redist7_excZ_x_uid15_fpMulTest_q_2 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                      ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                      ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                          ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|dspba_delay:signR_uid48_fpMulTest_delay ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                               ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                               ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                   ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|dspba_delay:redist0_signR_uid48_fpMulTest_q_2 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                     ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                     ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                         ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|dspba_delay:prodXY_uid105_prod_uid47_fpMulTest_cma_delay ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 48    ; Signed Integer                                                                                                                                                                                                ;
; depth          ; 0     ; Signed Integer                                                                                                                                                                                                ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                    ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|dspba_delay:redist1_expSum_uid44_fpMulTest_q_2 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 9     ; Signed Integer                                                                                                                                                                                      ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                      ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                          ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:effSub_uid52_fpAddTest_delay ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                            ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                            ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:redist0_stickyBits_uid69_fpAddTest_merged_bit_select_c_1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 26    ; Signed Integer                                                                                                                                                                                                        ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                        ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                            ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:redist11_frac_aSig_uid22_fpAddTest_b_1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 23    ; Signed Integer                                                                                                                                                                                      ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                      ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                          ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:cmpEQ_stickyBits_cZwF_uid71_fpAddTest_delay ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                           ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                           ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                               ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:redist1_r_uid179_lzCountVal_uid85_fpAddTest_q_1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 5     ; Signed Integer                                                                                                                                                                                               ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                               ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                   ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:redist6_sigA_uid50_fpAddTest_b_2 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                    ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:expXIsMax_uid38_fpAddTest_delay ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                               ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                               ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                   ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:redist9_expXIsMax_uid38_fpAddTest_q_2 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                     ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                     ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                         ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:redist7_InvExpXIsZero_uid44_fpAddTest_q_2 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                         ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                         ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                             ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:redist12_exp_aSig_uid21_fpAddTest_b_1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                                                                                                     ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                     ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                         ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:expXIsMax_uid24_fpAddTest_delay ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                               ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                               ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                   ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:excZ_aSig_uid16_uid23_fpAddTest_delay ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                     ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                     ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                         ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:redist5_sigB_uid51_fpAddTest_b_2 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                    ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:redist10_excZ_bSig_uid17_uid37_fpAddTest_q_2 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                            ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                            ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:fracXIsZero_uid39_fpAddTest_delay ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                 ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                 ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                     ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:redist8_fracXIsZero_uid39_fpAddTest_q_2 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                       ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                       ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                           ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:fracXIsZero_uid25_fpAddTest_delay ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                 ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                 ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                     ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:redist4_effSub_uid52_fpAddTest_q_2 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                  ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                  ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                      ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:redist2_vStage_uid154_lzCountVal_uid85_fpAddTest_b_1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 12    ; Signed Integer                                                                                                                                                                                                    ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                    ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                        ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:redist3_fracGRS_uid84_fpAddTest_q_1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 28    ; Signed Integer                                                                                                                                                                                   ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                   ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                       ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2] ;
+----------------------------+----------------------------------+------------------------------------------------------------------------+
; Parameter Name             ; Value                            ; Type                                                                   ;
+----------------------------+----------------------------------+------------------------------------------------------------------------+
; L                          ; 2048                             ; Signed Integer                                                         ;
; Bg                         ; 6144                             ; Signed Integer                                                         ;
; T                          ; 0                                ; Signed Integer                                                         ;
; ADC_RES                    ; 12                               ; Signed Integer                                                         ;
; OUT_RES                    ; 16                               ; Signed Integer                                                         ;
; N                          ; 3                                ; Signed Integer                                                         ;
; denomenator_float          ; 00110111011000111000111000110000 ; Unsigned Binary                                                        ;
; N_bits                     ; 2                                ; Signed Integer                                                         ;
; B                          ; 11                               ; Signed Integer                                                         ;
; J                          ; 18                               ; Signed Integer                                                         ;
; EXTRA_SAMPLES              ; 3                                ; Signed Integer                                                         ;
; FOLD_REMOVER_DELAY         ; 22                               ; Signed Integer                                                         ;
; DIFF_OPERATOR_DELAY        ; 3                                ; Signed Integer                                                         ;
; FIRST_ORDER_ANTIDIFF_DELAY ; 19                               ; Signed Integer                                                         ;
; LOOP_BLOCK_DELAY1          ; 147                              ; Signed Integer                                                         ;
; LOOP_BLOCK_DELAY2          ; 57                               ; Signed Integer                                                         ;
; rows                       ; 19                               ; Signed Integer                                                         ;
+----------------------------+----------------------------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|antidiff_operator_multi:ANTIDIFF ;
+----------------------------+----------------------------------+---------------------------------------------------------------------------------------------------------+
; Parameter Name             ; Value                            ; Type                                                                                                    ;
+----------------------------+----------------------------------+---------------------------------------------------------------------------------------------------------+
; L                          ; 2048                             ; Signed Integer                                                                                          ;
; Bg                         ; 6144                             ; Signed Integer                                                                                          ;
; T                          ; 0                                ; Signed Integer                                                                                          ;
; ADC_RES                    ; 12                               ; Signed Integer                                                                                          ;
; OUT_RES                    ; 16                               ; Signed Integer                                                                                          ;
; N                          ; 3                                ; Signed Integer                                                                                          ;
; denomenator_float          ; 00110111011000111000111000110000 ; Unsigned Binary                                                                                         ;
; N_bits                     ; 2                                ; Signed Integer                                                                                          ;
; B                          ; 11                               ; Signed Integer                                                                                          ;
; J                          ; 18                               ; Signed Integer                                                                                          ;
; EXTRA_SAMPLES              ; 3                                ; Signed Integer                                                                                          ;
; FOLD_REMOVER_DELAY         ; 22                               ; Signed Integer                                                                                          ;
; DIFF_OPERATOR_DELAY        ; 3                                ; Signed Integer                                                                                          ;
; FIRST_ORDER_ANTIDIFF_DELAY ; 19                               ; Signed Integer                                                                                          ;
; LOOP_BLOCK_DELAY1          ; 147                              ; Signed Integer                                                                                          ;
; LOOP_BLOCK_DELAY2          ; 57                               ; Signed Integer                                                                                          ;
; rows                       ; 19                               ; Signed Integer                                                                                          ;
; row_bits                   ; 5                                ; Signed Integer                                                                                          ;
; columns                    ; 2                                ; Signed Integer                                                                                          ;
; column_bits                ; 1                                ; Signed Integer                                                                                          ;
+----------------------------+----------------------------------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FIXED_TO_FP:CONV1|FIXED_TO_FP_0002:fixed_to_fp_inst|dspba_delay:redist3_signX_uid6_fxpToFPTest_b_1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                   ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                   ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                       ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FIXED_TO_FP:CONV1|FIXED_TO_FP_0002:fixed_to_fp_inst|dspba_delay:redist2_vCount_uid36_lzcShifterZ1_uid10_fxpToFPTest_q_1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                        ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                        ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                            ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FIXED_TO_FP:CONV1|FIXED_TO_FP_0002:fixed_to_fp_inst|dspba_delay:redist1_vCount_uid41_lzcShifterZ1_uid10_fxpToFPTest_q_1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                        ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                        ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                            ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FIXED_TO_FP:CONV1|FIXED_TO_FP_0002:fixed_to_fp_inst|dspba_delay:redist0_vCount_uid48_lzcShifterZ1_uid10_fxpToFPTest_q_1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                        ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                        ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                            ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_TO_FIXED:CONV2|FP_TO_FIXED_0002:fp_to_fixed_inst|dspba_delay:redist0_signX_uid25_fpToFxPTest_b_1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                    ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                    ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                        ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_TO_FIXED:CONV2|FP_TO_FIXED_0002:fp_to_fixed_inst|dspba_delay:fracXIsZero_uid13_fpToFxPTest_delay ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                    ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                    ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                        ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_TO_FIXED:CONV2|FP_TO_FIXED_0002:fp_to_fixed_inst|dspba_delay:expXIsMax_uid12_fpToFxPTest_delay ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                  ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                  ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                      ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|dspba_delay:fracXIsZero_uid17_fpMulTest_delay ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                     ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                     ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                         ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|dspba_delay:redist5_fracXIsZero_uid17_fpMulTest_q_2 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                           ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                           ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                               ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|dspba_delay:expXIsMax_uid16_fpMulTest_delay ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                   ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                   ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                       ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|dspba_delay:redist6_expXIsMax_uid16_fpMulTest_q_2 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                         ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                         ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                             ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|dspba_delay:excZ_y_uid29_fpMulTest_delay ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                    ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|dspba_delay:redist4_excZ_y_uid29_fpMulTest_q_2 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                      ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                      ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                          ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|dspba_delay:fracXIsZero_uid31_fpMulTest_delay ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                     ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                     ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                         ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|dspba_delay:redist2_fracXIsZero_uid31_fpMulTest_q_2 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                           ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                           ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                               ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|dspba_delay:expXIsMax_uid30_fpMulTest_delay ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                   ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                   ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                       ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|dspba_delay:redist3_expXIsMax_uid30_fpMulTest_q_2 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                         ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                         ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                             ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|dspba_delay:excZ_x_uid15_fpMulTest_delay ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                    ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|dspba_delay:redist7_excZ_x_uid15_fpMulTest_q_2 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                      ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                      ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                          ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|dspba_delay:signR_uid48_fpMulTest_delay ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                               ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                               ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                   ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|dspba_delay:redist0_signR_uid48_fpMulTest_q_2 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                     ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                     ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                         ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|dspba_delay:prodXY_uid105_prod_uid47_fpMulTest_cma_delay ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 48    ; Signed Integer                                                                                                                                                                                                ;
; depth          ; 0     ; Signed Integer                                                                                                                                                                                                ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                    ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|dspba_delay:redist1_expSum_uid44_fpMulTest_q_2 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 9     ; Signed Integer                                                                                                                                                                                      ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                      ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                          ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:effSub_uid52_fpAddTest_delay ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                            ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                            ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:redist0_stickyBits_uid69_fpAddTest_merged_bit_select_c_1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 26    ; Signed Integer                                                                                                                                                                                                        ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                        ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                            ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:redist11_frac_aSig_uid22_fpAddTest_b_1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 23    ; Signed Integer                                                                                                                                                                                      ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                      ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                          ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:cmpEQ_stickyBits_cZwF_uid71_fpAddTest_delay ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                           ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                           ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                               ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:redist1_r_uid179_lzCountVal_uid85_fpAddTest_q_1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 5     ; Signed Integer                                                                                                                                                                                               ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                               ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                   ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:redist6_sigA_uid50_fpAddTest_b_2 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                    ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:expXIsMax_uid38_fpAddTest_delay ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                               ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                               ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                   ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:redist9_expXIsMax_uid38_fpAddTest_q_2 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                     ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                     ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                         ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:redist7_InvExpXIsZero_uid44_fpAddTest_q_2 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                         ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                         ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                             ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:redist12_exp_aSig_uid21_fpAddTest_b_1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                                                                                                     ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                     ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                         ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:expXIsMax_uid24_fpAddTest_delay ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                               ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                               ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                   ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:excZ_aSig_uid16_uid23_fpAddTest_delay ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                     ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                     ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                         ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:redist5_sigB_uid51_fpAddTest_b_2 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                    ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:redist10_excZ_bSig_uid17_uid37_fpAddTest_q_2 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                            ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                            ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:fracXIsZero_uid39_fpAddTest_delay ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                 ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                 ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                     ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:redist8_fracXIsZero_uid39_fpAddTest_q_2 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                       ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                       ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                           ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:fracXIsZero_uid25_fpAddTest_delay ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                 ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                 ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                     ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:redist4_effSub_uid52_fpAddTest_q_2 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                  ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                  ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                      ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:redist2_vStage_uid154_lzCountVal_uid85_fpAddTest_b_1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 12    ; Signed Integer                                                                                                                                                                                                    ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                    ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                        ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:redist3_fracGRS_uid84_fpAddTest_q_1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 28    ; Signed Integer                                                                                                                                                                                   ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                   ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                       ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: usf_top:USF_TOP|usf_recovery_multi:USF|antidiff_operator_multi:ANTIDIFF ;
+----------------------------+----------------------------------+------------------------------------------------------+
; Parameter Name             ; Value                            ; Type                                                 ;
+----------------------------+----------------------------------+------------------------------------------------------+
; L                          ; 2048                             ; Signed Integer                                       ;
; Bg                         ; 6144                             ; Signed Integer                                       ;
; T                          ; 0                                ; Signed Integer                                       ;
; ADC_RES                    ; 12                               ; Signed Integer                                       ;
; OUT_RES                    ; 16                               ; Signed Integer                                       ;
; N                          ; 3                                ; Signed Integer                                       ;
; denomenator_float          ; 00110111011000111000111000110000 ; Unsigned Binary                                      ;
; N_bits                     ; 2                                ; Signed Integer                                       ;
; B                          ; 11                               ; Signed Integer                                       ;
; J                          ; 18                               ; Signed Integer                                       ;
; EXTRA_SAMPLES              ; 3                                ; Signed Integer                                       ;
; FOLD_REMOVER_DELAY         ; 22                               ; Signed Integer                                       ;
; DIFF_OPERATOR_DELAY        ; 3                                ; Signed Integer                                       ;
; FIRST_ORDER_ANTIDIFF_DELAY ; 19                               ; Signed Integer                                       ;
; LOOP_BLOCK_DELAY1          ; 147                              ; Signed Integer                                       ;
; LOOP_BLOCK_DELAY2          ; 57                               ; Signed Integer                                       ;
; rows                       ; 19                               ; Signed Integer                                       ;
; row_bits                   ; 5                                ; Signed Integer                                       ;
; columns                    ; 1                                ; Signed Integer                                       ;
; column_bits                ; 0                                ; Signed Integer                                       ;
+----------------------------+----------------------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: debounce:debounce_inst ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                             ;
; POLARITY       ; LOW   ; String                                     ;
; TIMEOUT        ; 50000 ; Signed Integer                             ;
; TIMEOUT_WIDTH  ; 16    ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component ;
+-------------------------+-----------------+---------------------------------------------------------------------+
; Parameter Name          ; Value           ; Type                                                                ;
+-------------------------+-----------------+---------------------------------------------------------------------+
; lpm_type                ; altsource_probe ; String                                                              ;
; lpm_hint                ; UNUSED          ; String                                                              ;
; sld_auto_instance_index ; YES             ; String                                                              ;
; sld_instance_index      ; 0               ; Signed Integer                                                      ;
; SLD_NODE_INFO           ; 4746752         ; Signed Integer                                                      ;
; sld_ir_width            ; 4               ; Signed Integer                                                      ;
; instance_id             ; RST             ; String                                                              ;
; probe_width             ; 0               ; Signed Integer                                                      ;
; source_width            ; 3               ; Signed Integer                                                      ;
; source_initial_value    ;  0              ; String                                                              ;
; enable_metastability    ; YES             ; String                                                              ;
+-------------------------+-----------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_edge_detector:pulse_cold_reset ;
+-----------------------+-------+----------------------------------------------------+
; Parameter Name        ; Value ; Type                                               ;
+-----------------------+-------+----------------------------------------------------+
; PULSE_EXT             ; 6     ; Signed Integer                                     ;
; EDGE_TYPE             ; 1     ; Signed Integer                                     ;
; IGNORE_RST_WHILE_BUSY ; 1     ; Signed Integer                                     ;
+-----------------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_edge_detector:pulse_warm_reset ;
+-----------------------+-------+----------------------------------------------------+
; Parameter Name        ; Value ; Type                                               ;
+-----------------------+-------+----------------------------------------------------+
; PULSE_EXT             ; 2     ; Signed Integer                                     ;
; EDGE_TYPE             ; 1     ; Signed Integer                                     ;
; IGNORE_RST_WHILE_BUSY ; 1     ; Signed Integer                                     ;
+-----------------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_edge_detector:pulse_debug_reset ;
+-----------------------+-------+-----------------------------------------------------+
; Parameter Name        ; Value ; Type                                                ;
+-----------------------+-------+-----------------------------------------------------+
; PULSE_EXT             ; 32    ; Signed Integer                                      ;
; EDGE_TYPE             ; 1     ; Signed Integer                                      ;
; IGNORE_RST_WHILE_BUSY ; 1     ; Signed Integer                                      ;
+-----------------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                      ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                   ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                   ;
; WIDTHAD_A                          ; 6                    ; Untyped                                                                                   ;
; NUMWORDS_A                         ; 64                   ; Untyped                                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                   ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                   ;
; WIDTHAD_B                          ; 6                    ; Untyped                                                                                   ;
; NUMWORDS_B                         ; 64                   ; Untyped                                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                   ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_g0n1      ; Untyped                                                                                   ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                                                                                                                            ;
+----------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                                      ;
+----------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                                                                                                                          ;
; Entity Instance            ; soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|soc_system_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo ;
;     -- FIFO Type           ; Dual Clock                                                                                                                                                                 ;
;     -- LPM_WIDTH           ; 32                                                                                                                                                                         ;
;     -- LPM_NUMWORDS        ; 4096                                                                                                                                                                       ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                        ;
;     -- USE_EAB             ; ON                                                                                                                                                                         ;
+----------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                          ;
+----------------------------+----------------------------------------------------------+
; Name                       ; Value                                                    ;
+----------------------------+----------------------------------------------------------+
; Number of entity instances ; 2                                                        ;
; Entity Instance            ; usf_top:USF_TOP|INPUT_FIFO:FIFO1|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                             ;
;     -- lpm_width           ; 12                                                       ;
;     -- LPM_NUMWORDS        ; 1024                                                     ;
;     -- LPM_SHOWAHEAD       ; OFF                                                      ;
;     -- USE_EAB             ; ON                                                       ;
; Entity Instance            ; usf_top:USF_TOP|INPUT_FIFO:FIFO2|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                             ;
;     -- lpm_width           ; 12                                                       ;
;     -- LPM_NUMWORDS        ; 1024                                                     ;
;     -- LPM_SHOWAHEAD       ; OFF                                                      ;
;     -- USE_EAB             ; ON                                                       ;
+----------------------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                 ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                                                    ;
; Entity Instance                           ; soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                          ;
;     -- WIDTH_A                            ; 64                                                                                                   ;
;     -- NUMWORDS_A                         ; 8192                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                         ;
;     -- WIDTH_B                            ; 1                                                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                            ;
; Entity Instance                           ; soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                            ;
;     -- WIDTH_A                            ; 8                                                                                                    ;
;     -- NUMWORDS_A                         ; 64                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                         ;
;     -- WIDTH_B                            ; 8                                                                                                    ;
;     -- NUMWORDS_B                         ; 64                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                             ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "hps_reset:hps_reset_inst"                                                                                                                    ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                      ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; probe ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[2]" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                               ;
+-----------+--------+----------+---------------------------------------------------------------------------------------+
; Kn[15..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.   ;
+-----------+--------+----------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_GREATER:GREATER" ;
+--------+-------+----------+--------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                      ;
+--------+-------+----------+--------------------------------------------------------------------------------------------------------------+
; areset ; Input ; Info     ; Stuck at GND                                                                                                 ;
+--------+-------+----------+--------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_ADD:ADD" ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                              ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------+
; areset ; Input ; Info     ; Stuck at GND                                                                                         ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_MULT:MULT" ;
+--------+-------+----------+--------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                ;
+--------+-------+----------+--------------------------------------------------------------------------------------------------------+
; areset ; Input ; Info     ; Stuck at GND                                                                                           ;
; en     ; Input ; Info     ; Stuck at VCC                                                                                           ;
+--------+-------+----------+--------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_TO_FIXED:CONV2" ;
+--------+-------+----------+-------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                     ;
+--------+-------+----------+-------------------------------------------------------------------------------------------------------------+
; areset ; Input ; Info     ; Stuck at GND                                                                                                ;
; en     ; Input ; Info     ; Stuck at VCC                                                                                                ;
+--------+-------+----------+-------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FIXED_TO_FP:CONV1" ;
+--------+-------+----------+-------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                     ;
+--------+-------+----------+-------------------------------------------------------------------------------------------------------------+
; areset ; Input ; Info     ; Stuck at GND                                                                                                ;
; en     ; Input ; Info     ; Stuck at VCC                                                                                                ;
+--------+-------+----------+-------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|antidiff_operator_multi:ANTIDIFF" ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                               ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; out[17..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                   ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                               ;
+-----------+--------+----------+---------------------------------------------------------------------------------------+
; Kn[15..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.   ;
+-----------+--------+----------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|antidiff_operator_multi:ANTIDIFF[1]" ;
+----------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                       ;
+----------------+--------+----------+-----------------------------------------------------------------------------------------------+
; out[18][10..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.           ;
; out[17][10..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.           ;
; out[16][10..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.           ;
; out[15][10..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.           ;
; out[14][10..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.           ;
; out[13][10..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.           ;
; out[12][10..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.           ;
; out[11][10..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.           ;
; out[10][10..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.           ;
; out[9][10..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.           ;
; out[8][10..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.           ;
; out[7][10..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.           ;
; out[6][10..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.           ;
; out[5][10..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.           ;
; out[4][10..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.           ;
; out[3][10..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.           ;
; out[2][10..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.           ;
; out[1][10..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.           ;
; out[0][10..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.           ;
+----------------+--------+----------+-----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|antidiff_operator_multi:ANTIDIFF[0]" ;
+----------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                       ;
+----------------+--------+----------+-----------------------------------------------------------------------------------------------+
; out[18][10..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.           ;
; out[17][10..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.           ;
; out[16][10..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.           ;
; out[15][10..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.           ;
; out[14][10..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.           ;
; out[13][10..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.           ;
; out[12][10..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.           ;
; out[11][10..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.           ;
; out[10][10..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.           ;
; out[9][10..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.           ;
; out[8][10..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.           ;
; out[7][10..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.           ;
; out[6][10..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.           ;
; out[5][10..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.           ;
; out[4][10..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.           ;
; out[3][10..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.           ;
; out[2][10..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.           ;
; out[1][10..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.           ;
; out[0][10..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.           ;
+----------------+--------+----------+-----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK" ;
+---------------+-------+----------+-------------------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                                     ;
+---------------+-------+----------+-------------------------------------------------------------+
; in[18][11..0] ; Input ; Info     ; Stuck at GND                                                ;
; in[17][11..0] ; Input ; Info     ; Stuck at GND                                                ;
; in[16][11..0] ; Input ; Info     ; Stuck at GND                                                ;
; in[15][11..0] ; Input ; Info     ; Stuck at GND                                                ;
; in[14][11..0] ; Input ; Info     ; Stuck at GND                                                ;
; in[13][11..0] ; Input ; Info     ; Stuck at GND                                                ;
; in[12][11..0] ; Input ; Info     ; Stuck at GND                                                ;
; in[11][11..0] ; Input ; Info     ; Stuck at GND                                                ;
; in[10][11..0] ; Input ; Info     ; Stuck at GND                                                ;
; in[9][11..0]  ; Input ; Info     ; Stuck at GND                                                ;
; in[8][11..0]  ; Input ; Info     ; Stuck at GND                                                ;
; in[7][11..0]  ; Input ; Info     ; Stuck at GND                                                ;
; in[6][11..0]  ; Input ; Info     ; Stuck at GND                                                ;
; in[5][11..0]  ; Input ; Info     ; Stuck at GND                                                ;
; in[4][11..0]  ; Input ; Info     ; Stuck at GND                                                ;
; in[3][11..0]  ; Input ; Info     ; Stuck at GND                                                ;
; in[2][11..0]  ; Input ; Info     ; Stuck at GND                                                ;
; in[1][11..0]  ; Input ; Info     ; Stuck at GND                                                ;
; in[0][11..0]  ; Input ; Info     ; Stuck at GND                                                ;
+---------------+-------+----------+-------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "usf_top:USF_TOP|INPUT_FIFO:FIFO2"                                                    ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; q     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "usf_top:USF_TOP|ltc2308:ADC"                                                            ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; reading1 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "usf_top:USF_TOP"                                                                                                                                                         ;
+-------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                                                                 ;
+-------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset ; Input  ; Info     ; Stuck at GND                                                                                                                                                            ;
; gpio  ; Output ; Warning  ; Output or bidir port (4 bits) is smaller than the port expression (36 bits) it drives.  The 32 most-significant bit(s) in the port expression will be connected to GND. ;
+-------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|altera_reset_controller:rst_controller_001" ;
+----------------+--------+----------+-------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                         ;
+----------------+--------+----------+-------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                          ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                    ;
+----------------+--------+----------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                           ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                      ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|altera_reset_controller:rst_controller" ;
+----------------+-------+----------+----------------------------------------------+
; Port           ; Type  ; Severity ; Details                                      ;
+----------------+-------+----------+----------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in1      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                 ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                 ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                 ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                 ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                 ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                 ;
+----------------+-------+----------+----------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_irq_mapper_001:irq_mapper_001" ;
+-------+-------+----------+---------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                 ;
+-------+-------+----------+---------------------------------------------------------+
; clk   ; Input ; Info     ; Explicitly unconnected                                  ;
; reset ; Input ; Info     ; Explicitly unconnected                                  ;
+-------+-------+----------+---------------------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_irq_mapper:irq_mapper" ;
+-------+-------+----------+-------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                         ;
+-------+-------+----------+-------------------------------------------------+
; clk   ; Input ; Info     ; Explicitly unconnected                          ;
; reset ; Input ; Info     ; Explicitly unconnected                          ;
+-------+-------+----------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_rsp_width_adapter" ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                             ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                        ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_rsp_width_adapter" ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                             ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                        ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter" ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                             ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                        ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                          ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sink_valid           ; Input  ; Info     ; Stuck at GND                                                                                                                                                     ;
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                              ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                     ;
; sink_burstsize[2]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                     ;
; sink_burstsize[1]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                     ;
; sink_burstsize[0]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                     ;
; source_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                              ;
; source_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                              ;
; source_addr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                              ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
; source_byte_cnt      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                              ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter" ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                             ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                        ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                            ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                       ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                       ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_router_001:router_001|soc_system_mm_interconnect_2_router_001_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                  ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_router:router|soc_system_mm_interconnect_2_router_default_decode:the_default_decode" ;
+---------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                                                                                                         ;
+---------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_src_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                          ;
+---------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                  ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; out_data[150..149] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                      ;
; out_data[63..0]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                      ;
; out_data[136]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                      ;
; out_valid          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                      ;
; csr_address        ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; csr_read           ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; csr_write          ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; csr_readdata       ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; csr_writedata      ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; almost_full_data   ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; almost_empty_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; in_startofpacket   ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; in_endofpacket     ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; out_startofpacket  ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; out_endofpacket    ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; in_empty           ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; out_empty          ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; in_error           ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; out_error          ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; in_channel         ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; out_channel        ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo" ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                   ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; out_data[150..149] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                       ;
; out_data[136]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                       ;
; csr_address        ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; csr_read           ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; csr_write          ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; csr_readdata       ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; csr_writedata      ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; almost_full_data   ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; almost_empty_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; in_startofpacket   ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; in_endofpacket     ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; out_startofpacket  ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; out_endofpacket    ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; in_empty           ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; out_empty          ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; in_error           ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; out_error          ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; in_channel         ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; out_channel        ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_merlin_address_alignment:check_and_align_address_to_size" ;
+------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                                ;
+------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_data[43..35]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                           ;
; out_data[34..32] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                    ;
; in_valid         ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                 ;
; in_sop           ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                 ;
; in_eop           ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                 ;
; out_ready        ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                 ;
+------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent"                               ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                      ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; awqos    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; awregion ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; wuser    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; buser    ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; arqos    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; arregion ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ruser    ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_agent:master_secure_master_agent" ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                            ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                             ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:master_secure_master_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                     ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                      ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                            ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[7..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                       ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                       ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub" ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                           ;
; b[7] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                           ;
; diff ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                    ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub" ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                          ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                     ;
; b[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                     ;
; diff[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                              ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub" ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                          ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                     ;
; b[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                     ;
; diff[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                              ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub" ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                          ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                     ;
; b[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                     ;
; diff[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                              ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub" ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                          ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                     ;
; b[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                     ;
; diff[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                              ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                            ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cin  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                       ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub" ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                          ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                     ;
; b[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                     ;
; diff[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                              ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; d[6..3] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                           ;
; d[1..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                           ;
; d[2]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                           ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size" ;
+------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                                                                                                                    ;
+------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clk              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                               ;
; reset            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                               ;
; in_valid         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                               ;
; in_sop           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                               ;
; in_eop           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                               ;
; out_ready        ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                     ;
; out_data[22..21] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                        ;
+------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_002:router_002|soc_system_mm_interconnect_1_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                  ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
; default_src_channel    ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router:router|soc_system_mm_interconnect_1_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                          ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                               ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                          ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                             ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                              ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:button_pio_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                     ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_out_csr_agent_rdata_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                           ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                 ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_out_csr_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                              ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                               ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:fifo_0_out_csr_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                      ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                 ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                 ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_out_agent_rdata_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                            ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                       ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                             ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                             ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_0_out_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                          ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                           ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:fifo_0_out_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                  ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                             ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                             ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                          ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                           ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                        ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                         ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_qsys_control_slave_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                           ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                           ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size" ;
+------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                           ;
+------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; out_data[22..21] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                               ;
+------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent" ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                             ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; awuser   ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; aruser   ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; awqos    ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; arqos    ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; awregion ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; arregion ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; wuser    ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; ruser    ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; buser    ; Output ; Info     ; Explicitly unconnected                                                                                              ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                             ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                              ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                              ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                        ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                        ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_0_out_csr_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                              ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                         ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                         ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_0_out_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                          ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; av_address             ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                     ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                     ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_qsys_control_slave_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                        ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                   ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|altera_merlin_address_alignment:check_and_align_address_to_size" ;
+------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_data[42..33]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; out_data[33..30] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                 ;
; in_valid         ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                              ;
; in_sop           ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                              ;
; in_eop           ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                              ;
; out_ready        ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                              ;
+------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter" ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                          ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                     ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                       ;
+----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sink_valid           ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                           ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                  ;
; sink_burstsize[1..0] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                  ;
; sink_burstsize[2]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; source_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                           ;
; source_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                           ;
; source_addr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                           ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; source_byte_cnt      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                           ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
+----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter" ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                          ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                     ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                             ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                        ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub" ;
+------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                           ;
+------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[9] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                      ;
; b[9] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                      ;
; diff ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
+------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub" ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                     ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[9]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                ;
; b[9]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                ;
; diff[8..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                         ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub" ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                     ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[9]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                ;
; b[9]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                ;
; diff[8..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                         ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub" ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                     ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[9]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                ;
; b[9]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                ;
; diff[8..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                         ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub" ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                     ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[9]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                ;
; b[9]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                ;
; diff[8..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                         ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                       ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cin  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                  ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub" ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                     ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[9]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                ;
; b[9]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                ;
; diff[8..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                         ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                           ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; d[8..4] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                      ;
; d[2..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                      ;
; d[3]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                      ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size" ;
+------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                                                                                                               ;
+------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clk              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                          ;
; reset            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                          ;
; in_valid         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                          ;
; in_sop           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                          ;
; in_eop           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                          ;
; out_ready        ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                ;
; out_data[32..30] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                   ;
+------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_002:router_002|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                  ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
; default_src_channel    ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router|soc_system_mm_interconnect_0_router_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                      ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                          ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
; default_src_channel    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                          ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                     ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                      ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                   ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                    ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                           ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                      ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                      ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size" ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                        ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; out_data[33..30] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                            ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent" ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                          ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; awuser   ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; aruser   ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; awqos    ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; arqos    ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; awregion ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; arregion ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; wuser    ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; ruser    ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; buser    ; Output ; Info     ; Explicitly unconnected                                                                                           ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                   ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                              ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                              ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0" ;
+--------+-------+----------+------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                    ;
+--------+-------+----------+------------------------------------------------------------+
; freeze ; Input ; Info     ; Stuck at GND                                               ;
+--------+-------+----------+------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_master_secure:master_secure|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                  ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                                             ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_master_secure:master_secure|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                            ;
+----------------+--------+----------+------------------------------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                                                             ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                                       ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                                                       ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                                       ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                                       ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                                       ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                                       ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                                       ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                                       ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                                       ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                                       ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                                       ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                                       ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                                       ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                                       ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                                       ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                                       ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                                       ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                                       ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                                       ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                                       ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                                       ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                                       ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                                       ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                                       ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                                       ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                                       ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                                       ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                                       ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                                       ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                                       ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                                       ;
+----------------+--------+----------+------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_sc_fifo:fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                             ;
+-------------------+--------+----------+---------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                              ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                        ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                        ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                              ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                              ;
+-------------------+--------+----------+---------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser" ;
+----------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                           ;
+----------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sense_pos_edge ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                      ;
+----------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; out_valid ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover" ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                                                                                             ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_ready  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                              ;
; out_ready ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                                                        ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                 ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; din  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                            ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                               ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                          ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer" ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                          ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                     ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                       ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                  ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                        ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; din  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                   ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                                                                 ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tms             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                ;
; jtag_state_tlr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                ;
; jtag_state_rti  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                ;
; jtag_state_sdrs ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                ;
; jtag_state_cdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                ;
; jtag_state_sdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                ;
; jtag_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                ;
; jtag_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                ;
; jtag_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                ;
; jtag_state_udr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                ;
; jtag_state_sirs ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                ;
; jtag_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                ;
; jtag_state_sir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                ;
; jtag_state_e1ir ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                ;
; jtag_state_pir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                ;
; jtag_state_e2ir ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                ;
; jtag_state_uir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node"             ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                        ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; ir_out             ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (3 bits) it drives.  Extra input bit(s) "ir_out[2..1]" will be connected to GND. ;
; ir_out             ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; virtual_state_cir  ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; virtual_state_e1dr ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; virtual_state_e2dr ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; virtual_state_pdr  ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; virtual_state_uir  ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master" ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                     ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; source_ready    ; Input  ; Info     ; Stuck at VCC                                                                                                ;
; mgmt_valid      ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; mgmt_channel    ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; mgmt_data       ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; jtag_tck        ; Input  ; Info     ; Stuck at GND                                                                                                ;
; jtag_tms        ; Input  ; Info     ; Stuck at GND                                                                                                ;
; jtag_tdi        ; Input  ; Info     ; Stuck at GND                                                                                                ;
; jtag_tdo        ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; jtag_ena        ; Input  ; Info     ; Stuck at GND                                                                                                ;
; jtag_usr1       ; Input  ; Info     ; Stuck at GND                                                                                                ;
; jtag_clr        ; Input  ; Info     ; Stuck at GND                                                                                                ;
; jtag_clrn       ; Input  ; Info     ; Stuck at GND                                                                                                ;
; jtag_state_tlr  ; Input  ; Info     ; Stuck at GND                                                                                                ;
; jtag_state_rti  ; Input  ; Info     ; Stuck at GND                                                                                                ;
; jtag_state_sdrs ; Input  ; Info     ; Stuck at GND                                                                                                ;
; jtag_state_cdr  ; Input  ; Info     ; Stuck at GND                                                                                                ;
; jtag_state_sdr  ; Input  ; Info     ; Stuck at GND                                                                                                ;
; jtag_state_e1dr ; Input  ; Info     ; Stuck at GND                                                                                                ;
; jtag_state_pdr  ; Input  ; Info     ; Stuck at GND                                                                                                ;
; jtag_state_e2dr ; Input  ; Info     ; Stuck at GND                                                                                                ;
; jtag_state_udr  ; Input  ; Info     ; Stuck at GND                                                                                                ;
; jtag_state_sirs ; Input  ; Info     ; Stuck at GND                                                                                                ;
; jtag_state_cir  ; Input  ; Info     ; Stuck at GND                                                                                                ;
; jtag_state_sir  ; Input  ; Info     ; Stuck at GND                                                                                                ;
; jtag_state_e1ir ; Input  ; Info     ; Stuck at GND                                                                                                ;
; jtag_state_pir  ; Input  ; Info     ; Stuck at GND                                                                                                ;
; jtag_state_e2ir ; Input  ; Info     ; Stuck at GND                                                                                                ;
; jtag_state_uir  ; Input  ; Info     ; Stuck at GND                                                                                                ;
; jtag_ir_in      ; Input  ; Info     ; Stuck at GND                                                                                                ;
; jtag_irq        ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; jtag_ir_out     ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; debug_reset     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.    ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_master_secure:master_secure" ;
+--------------------+--------+----------+-----------------------------------------+
; Port               ; Type   ; Severity ; Details                                 ;
+--------------------+--------+----------+-----------------------------------------+
; master_reset_reset ; Output ; Info     ; Explicitly unconnected                  ;
+--------------------+--------+----------+-----------------------------------------+


+-------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|intr_capturer:intr_capturer_0" ;
+--------+--------+----------+--------------------------------------------+
; Port   ; Type   ; Severity ; Details                                    ;
+--------+--------+----------+--------------------------------------------+
; addr   ; Input  ; Info     ; Explicitly unconnected                     ;
; read   ; Input  ; Info     ; Explicitly unconnected                     ;
; rddata ; Output ; Info     ; Explicitly unconnected                     ;
+--------+--------+----------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0" ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                                                               ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; local_init_done         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; local_cal_success       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; local_cal_fail          ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; afi_init_req            ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; afi_cal_req             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; afi_seq_busy            ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                ;
; afi_ctl_refresh_done    ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; afi_ctl_long_idle       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; mp_cmd_clk_0            ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; mp_cmd_reset_n_0        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                          ;
; mp_cmd_clk_1            ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; mp_cmd_reset_n_1        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                          ;
; mp_cmd_clk_2            ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; mp_cmd_reset_n_2        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                          ;
; mp_cmd_clk_3            ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; mp_cmd_reset_n_3        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                          ;
; mp_cmd_clk_4            ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; mp_cmd_reset_n_4        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                          ;
; mp_cmd_clk_5            ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; mp_cmd_reset_n_5        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                          ;
; mp_rfifo_clk_0          ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; mp_rfifo_reset_n_0      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                          ;
; mp_wfifo_clk_0          ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; mp_wfifo_reset_n_0      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                          ;
; mp_rfifo_clk_1          ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; mp_rfifo_reset_n_1      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                          ;
; mp_wfifo_clk_1          ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; mp_wfifo_reset_n_1      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                          ;
; mp_rfifo_clk_2          ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; mp_rfifo_reset_n_2      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                          ;
; mp_wfifo_clk_2          ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; mp_wfifo_reset_n_2      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                          ;
; mp_rfifo_clk_3          ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; mp_rfifo_reset_n_3      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                          ;
; mp_wfifo_clk_3          ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; mp_wfifo_reset_n_3      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                          ;
; csr_clk                 ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; csr_reset_n             ; Input  ; Info     ; Stuck at VCC                                                                                                                                                          ;
; avl_ready_0             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; avl_burstbegin_0        ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_addr_0              ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_rdata_valid_0       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; avl_rdata_0             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; avl_wdata_0             ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_be_0                ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_read_req_0          ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_write_req_0         ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_size_0              ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_ready_1             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; avl_burstbegin_1        ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_addr_1              ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_rdata_valid_1       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; avl_rdata_1             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; avl_wdata_1             ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_be_1                ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_read_req_1          ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_write_req_1         ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_size_1              ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_ready_2             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; avl_burstbegin_2        ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_addr_2              ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_rdata_valid_2       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; avl_rdata_2             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; avl_wdata_2             ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_be_2                ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_read_req_2          ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_write_req_2         ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_size_2              ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_ready_3             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; avl_burstbegin_3        ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_addr_3              ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_rdata_valid_3       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; avl_rdata_3             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; avl_wdata_3             ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_be_3                ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_read_req_3          ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_write_req_3         ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_size_3              ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_ready_4             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; avl_burstbegin_4        ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_addr_4              ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_rdata_valid_4       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; avl_rdata_4             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; avl_wdata_4             ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_be_4                ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_read_req_4          ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_write_req_4         ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_size_4              ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_ready_5             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; avl_burstbegin_5        ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_addr_5              ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_rdata_valid_5       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; avl_rdata_5             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; avl_wdata_5             ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_be_5                ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_read_req_5          ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_write_req_5         ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_size_5              ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; csr_write_req           ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; csr_read_req            ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; csr_waitrequest         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; csr_addr                ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; csr_be                  ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; csr_wdata               ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; csr_rdata               ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; csr_rdata_valid         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; local_multicast         ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; local_refresh_req       ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; local_refresh_chip      ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; local_refresh_ack       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; local_self_rfsh_req     ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; local_self_rfsh_chip    ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; local_self_rfsh_ack     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; local_deep_powerdn_req  ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; local_deep_powerdn_chip ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; local_deep_powerdn_ack  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; local_powerdn_ack       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; local_priority          ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; bonding_in_1            ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; bonding_in_2            ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; bonding_in_3            ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; bonding_out_1           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; bonding_out_2           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; bonding_out_3           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; ctl_init_req            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                              ;
; local_sts_ctl_empty     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                              ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst" ;
+---------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                     ;
+---------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dll_offsetdelay_in  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                ;
; capture_strobe_in   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                ;
; capture_strobe_n_in ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                ;
; capture_strobe_ena  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                ;
; output_strobe_out   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                    ;
; output_strobe_n_out ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                    ;
; dr_clock_in         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                ;
; read_data_in        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                ;
; write_data_out      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                    ;
+---------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                          ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; capture_strobe_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                              ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad" ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad" ;
+----------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad" ;
+----------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad" ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads" ;
+------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                 ;
+------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; phy_ddio_address ; Input ; Warning  ; Input port expression (64 bits) is wider than the input port (60 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                      ;
; phy_ddio_cs_n    ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                        ;
; phy_ddio_cke     ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                        ;
; phy_ddio_odt     ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                        ;
+------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads" ;
+-----------------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                        ; Type  ; Severity ; Details                                                                                                                                                                                                   ;
+-----------------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; phy_ddio_dmdout             ; Input ; Warning  ; Input port expression (20 bits) is smaller than the input port (25 bits) it drives.  Extra input bit(s) "phy_ddio_dmdout[24..20]" will be connected to GND.                                               ;
; seq_read_latency_counter    ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                              ;
; seq_read_increment_vfifo_fr ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                              ;
; seq_read_increment_vfifo_hr ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                              ;
+-----------------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc" ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                                                                                                ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; hr_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                               ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0" ;
+---------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; Port                      ; Type   ; Severity ; Details                                                                                                                        ;
+---------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; afi_reset_export_n        ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; avl_clk                   ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; avl_reset_n               ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; scc_clk                   ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; scc_reset_n               ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; avl_address               ; Input  ; Info     ; Explicitly unconnected                                                                                                         ;
; avl_write                 ; Input  ; Info     ; Explicitly unconnected                                                                                                         ;
; avl_writedata             ; Input  ; Info     ; Explicitly unconnected                                                                                                         ;
; avl_read                  ; Input  ; Info     ; Explicitly unconnected                                                                                                         ;
; avl_readdata              ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; avl_waitrequest           ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; scc_data                  ; Input  ; Info     ; Explicitly unconnected                                                                                                         ;
; scc_dqs_ena               ; Input  ; Info     ; Explicitly unconnected                                                                                                         ;
; scc_dqs_io_ena            ; Input  ; Info     ; Explicitly unconnected                                                                                                         ;
; scc_dq_ena                ; Input  ; Info     ; Explicitly unconnected                                                                                                         ;
; scc_dm_ena                ; Input  ; Info     ; Explicitly unconnected                                                                                                         ;
; capture_strobe_tracking   ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; scc_upd                   ; Input  ; Info     ; Explicitly unconnected                                                                                                         ;
; csr_soft_reset_req        ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; io_intaddrdout            ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; io_intbadout              ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; io_intcasndout            ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; io_intckdout              ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; io_intckedout             ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; io_intckndout             ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; io_intcsndout             ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; io_intdmdout              ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; io_intdqdin               ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; io_intdqdout              ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; io_intdqoe                ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; io_intdqsbdout            ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; io_intdqsboe              ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; io_intdqsdout             ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; io_intdqslogicdqsena      ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; io_intdqslogicfiforeset   ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; io_intdqslogicincrdataen  ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; io_intdqslogicincwrptr    ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; io_intdqslogicoct         ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; io_intdqslogicrdatavalid  ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; io_intdqslogicreadlatency ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; io_intdqsoe               ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; io_intodtdout             ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; io_intrasndout            ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; io_intresetndout          ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; io_intwendout             ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; io_intafirlat             ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; io_intafiwlat             ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; phy_clk                   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                       ;
; phy_reset_n               ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                       ;
+---------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst"                   ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                      ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; pll_ref_clk    ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; global_reset_n ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; soft_reset_n   ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0"                                                                                                                                                                       ;
+----------------------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                                         ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; reset_reset_n                                ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; hps_0_f2h_stm_hw_events_stm_hwevents[27..23] ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; hps_0_f2h_stm_hw_events_stm_hwevents[12..4]  ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; fifo_in_waitrequest                          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; fifo_in_csr_address                          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; fifo_in_csr_read                             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; fifo_in_csr_writedata                        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; fifo_in_csr_write                            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; fifo_in_csr_readdata                         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+----------------------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition          ;
+------------------------------------------------------+-------+
; Type                                                 ; Count ;
+------------------------------------------------------+-------+
; arriav_ff                                            ; 8382  ;
;     CLR                                              ; 721   ;
;     ENA                                              ; 706   ;
;     ENA CLR                                          ; 997   ;
;     ENA CLR SCLR                                     ; 192   ;
;     ENA CLR SLD                                      ; 572   ;
;     ENA SCLR                                         ; 3707  ;
;     ENA SCLR SLD                                     ; 460   ;
;     ENA SLD                                          ; 313   ;
;     SCLR                                             ; 51    ;
;     SLD                                              ; 24    ;
;     plain                                            ; 639   ;
; arriav_hps_interface_boot_from_fpga                  ; 1     ;
; arriav_hps_interface_clocks_resets                   ; 1     ;
; arriav_hps_interface_dbg_apb                         ; 1     ;
; arriav_hps_interface_fpga2hps                        ; 1     ;
; arriav_hps_interface_fpga2sdram                      ; 1     ;
; arriav_hps_interface_hps2fpga                        ; 1     ;
; arriav_hps_interface_hps2fpga_light_weight           ; 1     ;
; arriav_hps_interface_interrupts                      ; 1     ;
; arriav_hps_interface_stm_event                       ; 1     ;
; arriav_hps_interface_tpiu_trace                      ; 1     ;
; arriav_io_obuf                                       ; 97    ;
; arriav_lcell_comb                                    ; 11757 ;
;     arith                                            ; 2466  ;
;         0 data inputs                                ; 81    ;
;         1 data inputs                                ; 611   ;
;         2 data inputs                                ; 1337  ;
;         3 data inputs                                ; 197   ;
;         4 data inputs                                ; 96    ;
;         5 data inputs                                ; 144   ;
;     extend                                           ; 124   ;
;         7 data inputs                                ; 124   ;
;     normal                                           ; 8311  ;
;         0 data inputs                                ; 44    ;
;         1 data inputs                                ; 57    ;
;         2 data inputs                                ; 700   ;
;         3 data inputs                                ; 1368  ;
;         4 data inputs                                ; 1203  ;
;         5 data inputs                                ; 2517  ;
;         6 data inputs                                ; 2422  ;
;     shared                                           ; 856   ;
;         0 data inputs                                ; 244   ;
;         1 data inputs                                ; 202   ;
;         2 data inputs                                ; 409   ;
;         4 data inputs                                ; 1     ;
; arriav_mac                                           ; 2     ;
; blackbox                                             ; 1     ;
;                 oc_system_hps_0_hps_io_border:border ; 1     ;
; boundary_port                                        ; 418   ;
; stratixv_ram_block                                   ; 116   ;
;                                                      ;       ;
; Max LUT depth                                        ; 11.50 ;
; Average LUT depth                                    ; 4.20  ;
+------------------------------------------------------+-------+


+---------------------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition soc_system_hps_0_hps_io_border:border ;
+------------------------------------+--------------------------------------------------+
; Type                               ; Count                                            ;
+------------------------------------+--------------------------------------------------+
; arriav_clk_phase_select            ; 46                                               ;
; arriav_ddio_in                     ; 32                                               ;
; arriav_ddio_oe                     ; 4                                                ;
; arriav_ddio_out                    ; 252                                              ;
; arriav_delay_chain                 ; 124                                              ;
; arriav_dll                         ; 1                                                ;
; arriav_dqs_config                  ; 4                                                ;
; arriav_dqs_delay_chain             ; 4                                                ;
; arriav_dqs_enable_ctrl             ; 4                                                ;
; arriav_ff                          ; 36                                               ;
;     plain                          ; 36                                               ;
; arriav_hps_peripheral_emac         ; 1                                                ;
; arriav_hps_peripheral_gpio         ; 1                                                ;
; arriav_hps_peripheral_i2c          ; 2                                                ;
; arriav_hps_peripheral_qspi         ; 1                                                ;
; arriav_hps_peripheral_sdmmc        ; 1                                                ;
; arriav_hps_peripheral_spi_master   ; 1                                                ;
; arriav_hps_peripheral_uart         ; 1                                                ;
; arriav_hps_peripheral_usb          ; 1                                                ;
; arriav_hps_sdram_pll               ; 1                                                ;
; arriav_io_config                   ; 40                                               ;
; arriav_io_ibuf                     ; 36                                               ;
; arriav_io_obuf                     ; 76                                               ;
; arriav_ir_fifo_userdes             ; 32                                               ;
; arriav_lcell_comb                  ; 1                                                ;
;     normal                         ; 1                                                ;
;         0 data inputs              ; 1                                                ;
; arriav_leveling_delay_chain        ; 40                                               ;
; arriav_lfifo                       ; 4                                                ;
; arriav_mem_phy                     ; 1                                                ;
; arriav_read_fifo_read_clock_select ; 32                                               ;
; arriav_vfifo                       ; 4                                                ;
; boundary_port                      ; 127                                              ;
; cyclonev_hmc                       ; 1                                                ;
; cyclonev_termination               ; 1                                                ;
; cyclonev_termination_logic         ; 1                                                ;
; stratixv_pseudo_diff_out           ; 5                                                ;
;                                    ;                                                  ;
; Max LUT depth                      ; 0.00                                             ;
; Average LUT depth                  ; 0.00                                             ;
+------------------------------------+--------------------------------------------------+


+------------------------------------------------------+
; Elapsed Time Per Partition                           ;
+---------------------------------------+--------------+
; Partition Name                        ; Elapsed Time ;
+---------------------------------------+--------------+
; Top                                   ; 00:00:44     ;
; soc_system_hps_0_hps_io_border:border ; 00:00:00     ;
+---------------------------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 21.1.0 Build 842 10/21/2021 Patches 0.01std SJ Lite Edition
    Info: Processing started: Thu Jun 13 09:45:11 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off soc_system -c soc_system
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file ltc2308.v
    Info (12023): Found entity 1: ltc2308 File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ltc2308.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file usf_top.sv
    Info (12023): Found entity 1: usf_top File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/usf_top.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file usf_recovery_multi.sv
    Info (12023): Found entity 1: usf_recovery_multi File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/usf_recovery_multi.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rom_real.sv
    Info (12023): Found entity 1: rom_real File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/rom_real.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rom.sv
    Info (12023): Found entity 1: rom File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/rom.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file loop_block_multi.sv
    Info (12023): Found entity 1: loop_block_multi File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/loop_block_multi.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file kn_function.sv
    Info (12023): Found entity 1: kn_function File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/kn_function.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fold_remover.sv
    Info (12023): Found entity 1: fold_remover File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/fold_remover.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file diff_operator_multi.sv
    Info (12023): Found entity 1: diff_operator_multi File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/diff_operator_multi.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file antidiff_operator_multi.sv
    Info (12023): Found entity 1: antidiff_operator_multi File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/antidiff_operator_multi.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ghrd_top.v
    Info (12023): Found entity 1: ghrd_top File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/soc_system.v
    Info (12023): Found entity 1: soc_system File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/soc_system.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_irq_mapper_002.sv
    Info (12023): Found entity 1: soc_system_irq_mapper_002 File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_irq_mapper_002.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_irq_mapper_001.sv
    Info (12023): Found entity 1: soc_system_irq_mapper_001 File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_irq_mapper_001.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_irq_mapper.sv
    Info (12023): Found entity 1: soc_system_irq_mapper File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v
    Info (12023): Found entity 1: soc_system_mm_interconnect_2 File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_mux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_2_rsp_mux File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_mux.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_demux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_2_rsp_demux File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_mux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_2_cmd_mux File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_demux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_2_cmd_demux File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv Line: 49
Info (12021): Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 28
    Info (12023): Found entity 2: memory_pointer_controller File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_2_router_001_default_decode File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv Line: 45
    Info (12023): Found entity 2: soc_system_mm_interconnect_2_router_001 File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_2_router_default_decode File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv Line: 45
    Info (12023): Found entity 2: soc_system_mm_interconnect_2_router File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv
    Info (12023): Found entity 1: altera_merlin_axi_slave_ni File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v
    Info (12023): Found entity 1: soc_system_mm_interconnect_1 File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v
    Info (12023): Found entity 1: soc_system_mm_interconnect_1_avalon_st_adapter File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0 File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_1_rsp_mux File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_1_rsp_demux File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_1_cmd_mux File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_1_cmd_demux File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv Line: 39
Info (12021): Found 5 design units, including 5 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 40
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 55
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 77
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 98
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1 File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/altera_incr_burst_converter.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/altera_wrap_burst_converter.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/altera_default_burst_converter.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_1_router_002_default_decode File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv Line: 45
    Info (12023): Found entity 2: soc_system_mm_interconnect_1_router_002 File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_1_router_default_decode File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv Line: 45
    Info (12023): Found entity 2: soc_system_mm_interconnect_1_router File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv
    Info (12023): Found entity 1: altera_merlin_axi_master_ni File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v
    Info (12023): Found entity 1: soc_system_mm_interconnect_0 File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_rsp_mux File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_rsp_demux File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_cmd_mux File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_cmd_demux File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_router_002_default_decode File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: soc_system_mm_interconnect_0_router_002 File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_router_default_decode File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: soc_system_mm_interconnect_0_router File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_sysid_qsys.v
    Info (12023): Found entity 1: soc_system_sysid_qsys File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_sysid_qsys.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_onchip_memory2_0.v
    Info (12023): Found entity 1: soc_system_onchip_memory2_0 File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_onchip_memory2_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_master_secure.v
    Info (12023): Found entity 1: soc_system_master_secure File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_master_secure.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_master_secure_p2b_adapter.sv
    Info (12023): Found entity 1: soc_system_master_secure_p2b_adapter File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_master_secure_p2b_adapter.sv Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_master_secure_b2p_adapter.sv
    Info (12023): Found entity 1: soc_system_master_secure_b2p_adapter File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_master_secure_b2p_adapter.sv Line: 55
Info (12021): Found 7 design units, including 7 entities, in source file soc_system/synthesis/submodules/altera_avalon_packets_to_master.v
    Info (12023): Found entity 1: altera_avalon_packets_to_master File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v Line: 22
    Info (12023): Found entity 2: packets_to_fifo File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v Line: 142
    Info (12023): Found entity 3: fifo_buffer_single_clock_fifo File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v Line: 512
    Info (12023): Found entity 4: fifo_buffer_scfifo_with_controls File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v Line: 573
    Info (12023): Found entity 5: fifo_buffer File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v Line: 627
    Info (12023): Found entity 6: fifo_to_packet File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v Line: 697
    Info (12023): Found entity 7: packets_to_master File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v Line: 851
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v
    Info (12023): Found entity 1: altera_avalon_st_packets_to_bytes File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v
    Info (12023): Found entity 1: altera_avalon_st_bytes_to_packets File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_master_secure_timing_adt.sv
    Info (12023): Found entity 1: soc_system_master_secure_timing_adt File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_master_secure_timing_adt.sv Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v
    Info (12023): Found entity 1: altera_avalon_st_jtag_interface File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v Line: 20
Info (12021): Found 3 design units, including 3 entities, in source file soc_system/synthesis/submodules/altera_jtag_dc_streaming.v
    Info (12023): Found entity 1: altera_jtag_control_signal_crosser File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v Line: 30
    Info (12023): Found entity 2: altera_jtag_src_crosser File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v Line: 72
    Info (12023): Found entity 3: altera_jtag_dc_streaming File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v Line: 135
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_jtag_sld_node.v
    Info (12023): Found entity 1: altera_jtag_sld_node File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/altera_jtag_sld_node.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_jtag_streaming.v
    Info (12023): Found entity 1: altera_jtag_streaming File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/altera_jtag_streaming.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v
    Info (12023): Found entity 1: altera_std_synchronizer_nocut File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_idle_remover.v
    Info (12023): Found entity 1: altera_avalon_st_idle_remover File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/altera_avalon_st_idle_remover.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_idle_inserter.v
    Info (12023): Found entity 1: altera_avalon_st_idle_inserter File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/altera_avalon_st_idle_inserter.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/intr_capturer.v
    Info (12023): Found entity 1: intr_capturer File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/intr_capturer.v Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0.v
    Info (12023): Found entity 1: soc_system_hps_0 File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v
    Info (12023): Found entity 1: soc_system_hps_0_hps_io File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram.v
    Info (12023): Found entity 1: hps_sdram File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/hps_sdram.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
    Info (12023): Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_dll_cyclonev File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v
    Info (12023): Found entity 1: altera_mem_if_hhp_qseq_synth_top File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_oct_cyclonev File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0.sv
    Info (12023): Found entity 1: hps_sdram_p0 File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/hps_sdram_p0.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_io_pads File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_memphy File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_ldc File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v
    Info (12023): Found entity 1: hps_sdram_p0_altdqdqs File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v
    Info (12023): Found entity 1: hps_sdram_p0_clock_pair_generator File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v
    Info (12023): Found entity 1: hps_sdram_p0_generic_ddio File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v
    Info (12023): Found entity 1: hps_sdram_p0_iss_probe File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv
    Info (12023): Found entity 1: hps_sdram_p0_phy_csr File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_reset.v
    Info (12023): Found entity 1: hps_sdram_p0_reset File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_reset.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v
    Info (12023): Found entity 1: hps_sdram_p0_reset_sync File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_pll.sv
    Info (12023): Found entity 1: hps_sdram_pll File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/hps_sdram_pll.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv
    Info (12023): Found entity 1: soc_system_hps_0_hps_io_border File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv
    Info (12023): Found entity 1: soc_system_hps_0_fpga_interfaces File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv Line: 14
Info (12021): Found 3 design units, including 3 entities, in source file soc_system/synthesis/submodules/soc_system_fifo_0.v
    Info (12023): Found entity 1: soc_system_fifo_0_dual_clock_fifo File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_fifo_0.v Line: 21
    Info (12023): Found entity 2: soc_system_fifo_0_dcfifo_with_controls File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_fifo_0.v Line: 113
    Info (12023): Found entity 3: soc_system_fifo_0 File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_fifo_0.v Line: 839
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_button_pio.v
    Info (12023): Found entity 1: soc_system_button_pio File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_button_pio.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file ip/altsource_probe/hps_reset.v
    Info (12023): Found entity 1: hps_reset File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ip/altsource_probe/hps_reset.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ip/debounce/debounce.v
    Info (12023): Found entity 1: debounce File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ip/debounce/debounce.v Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file ip/edge_detect/altera_edge_detector.v
    Info (12023): Found entity 1: altera_edge_detector File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ip/edge_detect/altera_edge_detector.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tb_rom.v
    Info (12023): Found entity 1: tb_rom File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/tb_rom.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file input_fifo.v
    Info (12023): Found entity 1: INPUT_FIFO File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/INPUT_FIFO.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file fp_sub.v
    Info (12023): Found entity 1: FP_SUB File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/FP_SUB.v Line: 8
Info (12021): Found 1 design units, including 0 entities, in source file fp_sub/dspba_library_package.vhd
    Info (12022): Found design unit 1: dspba_library_package (fp_sub) File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/FP_SUB/dspba_library_package.vhd Line: 17
Info (12021): Found 6 design units, including 3 entities, in source file fp_sub/dspba_library.vhd
    Info (12022): Found design unit 1: dspba_delay-delay File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/FP_SUB/dspba_library.vhd Line: 34
    Info (12022): Found design unit 2: dspba_sync_reg-sync_reg File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/FP_SUB/dspba_library.vhd Line: 117
    Info (12022): Found design unit 3: dspba_pipe-rtl File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/FP_SUB/dspba_library.vhd Line: 356
    Info (12023): Found entity 1: dspba_delay File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/FP_SUB/dspba_library.vhd Line: 18
    Info (12023): Found entity 2: dspba_sync_reg File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/FP_SUB/dspba_library.vhd Line: 93
    Info (12023): Found entity 3: dspba_pipe File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/FP_SUB/dspba_library.vhd Line: 343
Info (12021): Found 2 design units, including 1 entities, in source file fp_sub/fp_sub_0002.vhd
    Info (12022): Found design unit 1: FP_SUB_0002-normal File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/FP_SUB/FP_SUB_0002.vhd Line: 47
    Info (12023): Found entity 1: FP_SUB_0002 File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/FP_SUB/FP_SUB_0002.vhd Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file fp_mult.v
    Info (12023): Found entity 1: FP_MULT File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/FP_MULT.v Line: 8
Info (12021): Found 1 design units, including 0 entities, in source file fp_mult/dspba_library_package.vhd
    Info (12022): Found design unit 1: dspba_library_package (fp_mult) File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/FP_MULT/dspba_library_package.vhd Line: 17
Info (12021): Found 6 design units, including 3 entities, in source file fp_mult/dspba_library.vhd
    Info (12022): Found design unit 1: dspba_delay-delay File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/FP_MULT/dspba_library.vhd Line: 34
    Info (12022): Found design unit 2: dspba_sync_reg-sync_reg File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/FP_MULT/dspba_library.vhd Line: 117
    Info (12022): Found design unit 3: dspba_pipe-rtl File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/FP_MULT/dspba_library.vhd Line: 356
    Info (12023): Found entity 1: dspba_delay File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/FP_MULT/dspba_library.vhd Line: 18
    Info (12023): Found entity 2: dspba_sync_reg File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/FP_MULT/dspba_library.vhd Line: 93
    Info (12023): Found entity 3: dspba_pipe File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/FP_MULT/dspba_library.vhd Line: 343
Info (12021): Found 2 design units, including 1 entities, in source file fp_mult/fp_mult_0002.vhd
    Info (12022): Found design unit 1: FP_MULT_0002-normal File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/FP_MULT/FP_MULT_0002.vhd Line: 47
    Info (12023): Found entity 1: FP_MULT_0002 File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/FP_MULT/FP_MULT_0002.vhd Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file fp_log.v
    Info (12023): Found entity 1: FP_LOG File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/FP_LOG.v Line: 8
Info (12021): Found 1 design units, including 0 entities, in source file fp_log/dspba_library_package.vhd
    Info (12022): Found design unit 1: dspba_library_package (fp_log) File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/FP_LOG/dspba_library_package.vhd Line: 17
Info (12021): Found 6 design units, including 3 entities, in source file fp_log/dspba_library.vhd
    Info (12022): Found design unit 1: dspba_delay-delay File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/FP_LOG/dspba_library.vhd Line: 34
    Info (12022): Found design unit 2: dspba_sync_reg-sync_reg File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/FP_LOG/dspba_library.vhd Line: 117
    Info (12022): Found design unit 3: dspba_pipe-rtl File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/FP_LOG/dspba_library.vhd Line: 356
    Info (12023): Found entity 1: dspba_delay File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/FP_LOG/dspba_library.vhd Line: 18
    Info (12023): Found entity 2: dspba_sync_reg File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/FP_LOG/dspba_library.vhd Line: 93
    Info (12023): Found entity 3: dspba_pipe File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/FP_LOG/dspba_library.vhd Line: 343
Info (12021): Found 2 design units, including 1 entities, in source file fp_log/fp_log_0002.vhd
    Info (12022): Found design unit 1: FP_LOG_0002-normal File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/FP_LOG/FP_LOG_0002.vhd Line: 46
    Info (12023): Found entity 1: FP_LOG_0002 File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/FP_LOG/FP_LOG_0002.vhd Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file fixed_to_fp.v
    Info (12023): Found entity 1: FIXED_TO_FP File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/FIXED_TO_FP.v Line: 8
Info (12021): Found 1 design units, including 0 entities, in source file fixed_to_fp/dspba_library_package.vhd
    Info (12022): Found design unit 1: dspba_library_package (fixed_to_fp) File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/FIXED_TO_FP/dspba_library_package.vhd Line: 17
Info (12021): Found 6 design units, including 3 entities, in source file fixed_to_fp/dspba_library.vhd
    Info (12022): Found design unit 1: dspba_delay-delay File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/FIXED_TO_FP/dspba_library.vhd Line: 34
    Info (12022): Found design unit 2: dspba_sync_reg-sync_reg File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/FIXED_TO_FP/dspba_library.vhd Line: 117
    Info (12022): Found design unit 3: dspba_pipe-rtl File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/FIXED_TO_FP/dspba_library.vhd Line: 356
    Info (12023): Found entity 1: dspba_delay File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/FIXED_TO_FP/dspba_library.vhd Line: 18
    Info (12023): Found entity 2: dspba_sync_reg File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/FIXED_TO_FP/dspba_library.vhd Line: 93
    Info (12023): Found entity 3: dspba_pipe File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/FIXED_TO_FP/dspba_library.vhd Line: 343
Info (12021): Found 2 design units, including 1 entities, in source file fixed_to_fp/fixed_to_fp_0002.vhd
    Info (12022): Found design unit 1: FIXED_TO_FP_0002-normal File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/FIXED_TO_FP/FIXED_TO_FP_0002.vhd Line: 46
    Info (12023): Found entity 1: FIXED_TO_FP_0002 File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/FIXED_TO_FP/FIXED_TO_FP_0002.vhd Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file fp_to_fixed.v
    Info (12023): Found entity 1: FP_TO_FIXED File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/FP_TO_FIXED.v Line: 8
Info (12021): Found 1 design units, including 0 entities, in source file fp_to_fixed/dspba_library_package.vhd
    Info (12022): Found design unit 1: dspba_library_package (fp_to_fixed) File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/FP_TO_FIXED/dspba_library_package.vhd Line: 17
Info (12021): Found 6 design units, including 3 entities, in source file fp_to_fixed/dspba_library.vhd
    Info (12022): Found design unit 1: dspba_delay-delay File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/FP_TO_FIXED/dspba_library.vhd Line: 34
    Info (12022): Found design unit 2: dspba_sync_reg-sync_reg File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/FP_TO_FIXED/dspba_library.vhd Line: 117
    Info (12022): Found design unit 3: dspba_pipe-rtl File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/FP_TO_FIXED/dspba_library.vhd Line: 356
    Info (12023): Found entity 1: dspba_delay File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/FP_TO_FIXED/dspba_library.vhd Line: 18
    Info (12023): Found entity 2: dspba_sync_reg File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/FP_TO_FIXED/dspba_library.vhd Line: 93
    Info (12023): Found entity 3: dspba_pipe File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/FP_TO_FIXED/dspba_library.vhd Line: 343
Info (12021): Found 2 design units, including 1 entities, in source file fp_to_fixed/fp_to_fixed_0002.vhd
    Info (12022): Found design unit 1: FP_TO_FIXED_0002-normal File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/FP_TO_FIXED/FP_TO_FIXED_0002.vhd Line: 46
    Info (12023): Found entity 1: FP_TO_FIXED_0002 File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/FP_TO_FIXED/FP_TO_FIXED_0002.vhd Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file fp_geq.v
    Info (12023): Found entity 1: FP_GEQ File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/FP_GEQ.v Line: 8
Info (12021): Found 1 design units, including 0 entities, in source file fp_geq/dspba_library_package.vhd
    Info (12022): Found design unit 1: dspba_library_package (fp_geq) File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/FP_GEQ/dspba_library_package.vhd Line: 17
Info (12021): Found 6 design units, including 3 entities, in source file fp_geq/dspba_library.vhd
    Info (12022): Found design unit 1: dspba_delay-delay File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/FP_GEQ/dspba_library.vhd Line: 34
    Info (12022): Found design unit 2: dspba_sync_reg-sync_reg File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/FP_GEQ/dspba_library.vhd Line: 117
    Info (12022): Found design unit 3: dspba_pipe-rtl File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/FP_GEQ/dspba_library.vhd Line: 356
    Info (12023): Found entity 1: dspba_delay File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/FP_GEQ/dspba_library.vhd Line: 18
    Info (12023): Found entity 2: dspba_sync_reg File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/FP_GEQ/dspba_library.vhd Line: 93
    Info (12023): Found entity 3: dspba_pipe File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/FP_GEQ/dspba_library.vhd Line: 343
Info (12021): Found 2 design units, including 1 entities, in source file fp_geq/fp_geq_0002.vhd
    Info (12022): Found design unit 1: FP_GEQ_0002-normal File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/FP_GEQ/FP_GEQ_0002.vhd Line: 47
    Info (12023): Found entity 1: FP_GEQ_0002 File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/FP_GEQ/FP_GEQ_0002.vhd Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file fp_greater.v
    Info (12023): Found entity 1: FP_GREATER File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/FP_GREATER.v Line: 8
Info (12021): Found 1 design units, including 0 entities, in source file fp_greater/dspba_library_package.vhd
    Info (12022): Found design unit 1: dspba_library_package (fp_greater) File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/FP_GREATER/dspba_library_package.vhd Line: 17
Info (12021): Found 6 design units, including 3 entities, in source file fp_greater/dspba_library.vhd
    Info (12022): Found design unit 1: dspba_delay-delay File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/FP_GREATER/dspba_library.vhd Line: 34
    Info (12022): Found design unit 2: dspba_sync_reg-sync_reg File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/FP_GREATER/dspba_library.vhd Line: 117
    Info (12022): Found design unit 3: dspba_pipe-rtl File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/FP_GREATER/dspba_library.vhd Line: 356
    Info (12023): Found entity 1: dspba_delay File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/FP_GREATER/dspba_library.vhd Line: 18
    Info (12023): Found entity 2: dspba_sync_reg File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/FP_GREATER/dspba_library.vhd Line: 93
    Info (12023): Found entity 3: dspba_pipe File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/FP_GREATER/dspba_library.vhd Line: 343
Info (12021): Found 2 design units, including 1 entities, in source file fp_greater/fp_greater_0002.vhd
    Info (12022): Found design unit 1: FP_GREATER_0002-normal File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/FP_GREATER/FP_GREATER_0002.vhd Line: 46
    Info (12023): Found entity 1: FP_GREATER_0002 File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/FP_GREATER/FP_GREATER_0002.vhd Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file fp_add.v
    Info (12023): Found entity 1: FP_ADD File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/FP_ADD.v Line: 8
Info (12021): Found 1 design units, including 0 entities, in source file fp_add/dspba_library_package.vhd
    Info (12022): Found design unit 1: dspba_library_package (fp_add) File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/FP_ADD/dspba_library_package.vhd Line: 17
Info (12021): Found 6 design units, including 3 entities, in source file fp_add/dspba_library.vhd
    Info (12022): Found design unit 1: dspba_delay-delay File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/FP_ADD/dspba_library.vhd Line: 34
    Info (12022): Found design unit 2: dspba_sync_reg-sync_reg File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/FP_ADD/dspba_library.vhd Line: 117
    Info (12022): Found design unit 3: dspba_pipe-rtl File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/FP_ADD/dspba_library.vhd Line: 356
    Info (12023): Found entity 1: dspba_delay File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/FP_ADD/dspba_library.vhd Line: 18
    Info (12023): Found entity 2: dspba_sync_reg File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/FP_ADD/dspba_library.vhd Line: 93
    Info (12023): Found entity 3: dspba_pipe File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/FP_ADD/dspba_library.vhd Line: 343
Info (12021): Found 2 design units, including 1 entities, in source file fp_add/fp_add_0002.vhd
    Info (12022): Found design unit 1: FP_ADD_0002-normal File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/FP_ADD/FP_ADD_0002.vhd Line: 46
    Info (12023): Found entity 1: FP_ADD_0002 File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/FP_ADD/FP_ADD_0002.vhd Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file fp_divide.v
    Info (12023): Found entity 1: FP_DIVIDE File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/FP_DIVIDE.v Line: 8
Info (12021): Found 1 design units, including 0 entities, in source file fp_divide/dspba_library_package.vhd
    Info (12022): Found design unit 1: dspba_library_package (fp_divide) File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/FP_DIVIDE/dspba_library_package.vhd Line: 17
Info (12021): Found 6 design units, including 3 entities, in source file fp_divide/dspba_library.vhd
    Info (12022): Found design unit 1: dspba_delay-delay File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/FP_DIVIDE/dspba_library.vhd Line: 34
    Info (12022): Found design unit 2: dspba_sync_reg-sync_reg File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/FP_DIVIDE/dspba_library.vhd Line: 117
    Info (12022): Found design unit 3: dspba_pipe-rtl File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/FP_DIVIDE/dspba_library.vhd Line: 356
    Info (12023): Found entity 1: dspba_delay File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/FP_DIVIDE/dspba_library.vhd Line: 18
    Info (12023): Found entity 2: dspba_sync_reg File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/FP_DIVIDE/dspba_library.vhd Line: 93
    Info (12023): Found entity 3: dspba_pipe File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/FP_DIVIDE/dspba_library.vhd Line: 343
Info (12021): Found 2 design units, including 1 entities, in source file fp_divide/fp_divide_0002.vhd
    Info (12022): Found design unit 1: FP_DIVIDE_0002-normal File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/FP_DIVIDE/FP_DIVIDE_0002.vhd Line: 46
    Info (12023): Found entity 1: FP_DIVIDE_0002 File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/FP_DIVIDE/FP_DIVIDE_0002.vhd Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file rom_error.sv
    Info (12023): Found entity 1: rom_error File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/rom_error.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbenchs/testbench_usf_top.sv
    Info (12023): Found entity 1: testbench_top File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/testbenchs/testbench_usf_top.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file testbenchs/testbench_recovery_multi.sv
    Info (12023): Found entity 1: testbench_recovery_multi File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/testbenchs/testbench_recovery_multi.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file testbenchs/testbench_loop_block_multi.sv
    Info (12023): Found entity 1: testbench_loop_block_multi File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/testbenchs/testbench_loop_block_multi.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file testbenchs/testbench_kn_function.sv
    Info (12023): Found entity 1: testbench_kn_function File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/testbenchs/testbench_kn_function.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file testbenchs/testbench_function.sv
    Info (12023): Found entity 1: testbench_function File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/testbenchs/testbench_function.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbenchs/testbench_fold_remover.sv
    Info (12023): Found entity 1: testbench_fold_remover File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/testbenchs/testbench_fold_remover.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbenchs/testbench_diff_operator_multi.sv
    Info (12023): Found entity 1: testbench_diff_operator_multi File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/testbenchs/testbench_diff_operator_multi.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbenchs/testbench_antidiff_operator_multi.sv
    Info (12023): Found entity 1: testbench_antidiff_operator_multi File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/testbenchs/testbench_antidiff_operator_multi.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rom_error2.sv
    Info (12023): Found entity 1: rom_error2 File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/rom_error2.sv Line: 1
Warning (10229): Verilog HDL Expression warning at rom_real1024.sv(520): truncated literal to match 9 bits File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/rom_real1024.sv Line: 520
Warning (10229): Verilog HDL Expression warning at rom_real1024.sv(521): truncated literal to match 9 bits File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/rom_real1024.sv Line: 521
Warning (10229): Verilog HDL Expression warning at rom_real1024.sv(522): truncated literal to match 9 bits File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/rom_real1024.sv Line: 522
Warning (10229): Verilog HDL Expression warning at rom_real1024.sv(523): truncated literal to match 9 bits File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/rom_real1024.sv Line: 523
Warning (10229): Verilog HDL Expression warning at rom_real1024.sv(524): truncated literal to match 9 bits File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/rom_real1024.sv Line: 524
Warning (10229): Verilog HDL Expression warning at rom_real1024.sv(525): truncated literal to match 9 bits File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/rom_real1024.sv Line: 525
Warning (10229): Verilog HDL Expression warning at rom_real1024.sv(526): truncated literal to match 9 bits File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/rom_real1024.sv Line: 526
Warning (10229): Verilog HDL Expression warning at rom_real1024.sv(527): truncated literal to match 9 bits File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/rom_real1024.sv Line: 527
Warning (10229): Verilog HDL Expression warning at rom_real1024.sv(528): truncated literal to match 9 bits File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/rom_real1024.sv Line: 528
Warning (10229): Verilog HDL Expression warning at rom_real1024.sv(529): truncated literal to match 9 bits File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/rom_real1024.sv Line: 529
Warning (10229): Verilog HDL Expression warning at rom_real1024.sv(530): truncated literal to match 9 bits File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/rom_real1024.sv Line: 530
Warning (10229): Verilog HDL Expression warning at rom_real1024.sv(531): truncated literal to match 9 bits File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/rom_real1024.sv Line: 531
Warning (10229): Verilog HDL Expression warning at rom_real1024.sv(532): truncated literal to match 9 bits File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/rom_real1024.sv Line: 532
Warning (10229): Verilog HDL Expression warning at rom_real1024.sv(533): truncated literal to match 9 bits File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/rom_real1024.sv Line: 533
Warning (10229): Verilog HDL Expression warning at rom_real1024.sv(534): truncated literal to match 9 bits File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/rom_real1024.sv Line: 534
Warning (10229): Verilog HDL Expression warning at rom_real1024.sv(535): truncated literal to match 9 bits File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/rom_real1024.sv Line: 535
Warning (10229): Verilog HDL Expression warning at rom_real1024.sv(536): truncated literal to match 9 bits File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/rom_real1024.sv Line: 536
Warning (10229): Verilog HDL Expression warning at rom_real1024.sv(537): truncated literal to match 9 bits File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/rom_real1024.sv Line: 537
Warning (10229): Verilog HDL Expression warning at rom_real1024.sv(538): truncated literal to match 9 bits File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/rom_real1024.sv Line: 538
Warning (10229): Verilog HDL Expression warning at rom_real1024.sv(539): truncated literal to match 9 bits File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/rom_real1024.sv Line: 539
Warning (10229): Verilog HDL Expression warning at rom_real1024.sv(540): truncated literal to match 9 bits File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/rom_real1024.sv Line: 540
Warning (10229): Verilog HDL Expression warning at rom_real1024.sv(541): truncated literal to match 9 bits File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/rom_real1024.sv Line: 541
Warning (10229): Verilog HDL Expression warning at rom_real1024.sv(542): truncated literal to match 9 bits File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/rom_real1024.sv Line: 542
Warning (10229): Verilog HDL Expression warning at rom_real1024.sv(543): truncated literal to match 9 bits File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/rom_real1024.sv Line: 543
Warning (10229): Verilog HDL Expression warning at rom_real1024.sv(544): truncated literal to match 9 bits File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/rom_real1024.sv Line: 544
Warning (10229): Verilog HDL Expression warning at rom_real1024.sv(545): truncated literal to match 9 bits File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/rom_real1024.sv Line: 545
Warning (10229): Verilog HDL Expression warning at rom_real1024.sv(546): truncated literal to match 9 bits File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/rom_real1024.sv Line: 546
Warning (10229): Verilog HDL Expression warning at rom_real1024.sv(547): truncated literal to match 9 bits File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/rom_real1024.sv Line: 547
Info (12021): Found 1 design units, including 1 entities, in source file rom_real1024.sv
    Info (12023): Found entity 1: rom_real1024 File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/rom_real1024.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rom_test1.sv
    Info (12023): Found entity 1: rom_test1 File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/rom_test1.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rom_good1.sv
    Info (12023): Found entity 1: rom_good1 File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/rom_good1.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fold_remover2.sv
    Info (12023): Found entity 1: fold_remover2 File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/fold_remover2.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rom_long2.sv
    Info (12023): Found entity 1: rom_test File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/rom_long2.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fold_remover3.sv
    Info (12023): Found entity 1: fold_remover3 File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/fold_remover3.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rom_spikeerror.sv
    Info (12023): Found entity 1: rom_test2 File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/rom_spikeerror.sv Line: 1
Warning (10236): Verilog HDL Implicit Net warning at altera_edge_detector.v(21): created implicit net for "reset_qual_n" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ip/edge_detect/altera_edge_detector.v Line: 21
Warning (10236): Verilog HDL Implicit Net warning at testbench_usf_top.sv(32): created implicit net for "fifo_in_write" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/testbenchs/testbench_usf_top.sv Line: 32
Warning (10236): Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for "pll_dr_clk" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/hps_sdram_pll.sv Line: 168
Info (12127): Elaborating entity "ghrd_top" for the top level hierarchy
Warning (10858): Verilog HDL warning at ghrd_top.v(207): object fpga_led_internal used but never assigned File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 207
Warning (10030): Net "fpga_led_internal" at ghrd_top.v(207) has no driver or initial value, using a default initial value '0' File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 207
Warning (10034): Output port "DRAM_ADDR" at ghrd_top.v(66) has no driver File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 66
Warning (10034): Output port "DRAM_BA" at ghrd_top.v(67) has no driver File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 67
Warning (10034): Output port "HEX0" at ghrd_top.v(91) has no driver File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 91
Warning (10034): Output port "HEX1" at ghrd_top.v(94) has no driver File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 94
Warning (10034): Output port "HEX2" at ghrd_top.v(97) has no driver File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 97
Warning (10034): Output port "HEX3" at ghrd_top.v(100) has no driver File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 100
Warning (10034): Output port "HEX4" at ghrd_top.v(103) has no driver File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 103
Warning (10034): Output port "HEX5" at ghrd_top.v(106) has no driver File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 106
Warning (10034): Output port "VGA_B" at ghrd_top.v(192) has no driver File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 192
Warning (10034): Output port "VGA_G" at ghrd_top.v(195) has no driver File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 195
Warning (10034): Output port "VGA_R" at ghrd_top.v(197) has no driver File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 197
Warning (10034): Output port "AUD_DACDAT" at ghrd_top.v(49) has no driver File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 49
Warning (10034): Output port "AUD_XCK" at ghrd_top.v(51) has no driver File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 51
Warning (10034): Output port "DRAM_CAS_N" at ghrd_top.v(68) has no driver File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 68
Warning (10034): Output port "DRAM_CKE" at ghrd_top.v(69) has no driver File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 69
Warning (10034): Output port "DRAM_CLK" at ghrd_top.v(70) has no driver File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 70
Warning (10034): Output port "DRAM_CS_N" at ghrd_top.v(71) has no driver File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 71
Warning (10034): Output port "DRAM_LDQM" at ghrd_top.v(73) has no driver File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 73
Warning (10034): Output port "DRAM_RAS_N" at ghrd_top.v(74) has no driver File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 74
Warning (10034): Output port "DRAM_UDQM" at ghrd_top.v(75) has no driver File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 75
Warning (10034): Output port "DRAM_WE_N" at ghrd_top.v(76) has no driver File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 76
Warning (10034): Output port "FAN_CTRL" at ghrd_top.v(79) has no driver File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 79
Warning (10034): Output port "FPGA_I2C_SCLK" at ghrd_top.v(82) has no driver File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 82
Warning (10034): Output port "IRDA_TXD" at ghrd_top.v(166) has no driver File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 166
Warning (10034): Output port "TD_RESET_N" at ghrd_top.v(187) has no driver File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 187
Warning (10034): Output port "VGA_BLANK_N" at ghrd_top.v(193) has no driver File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 193
Warning (10034): Output port "VGA_CLK" at ghrd_top.v(194) has no driver File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 194
Warning (10034): Output port "VGA_HS" at ghrd_top.v(196) has no driver File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 196
Warning (10034): Output port "VGA_SYNC_N" at ghrd_top.v(198) has no driver File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 198
Warning (10034): Output port "VGA_VS" at ghrd_top.v(200) has no driver File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 200
Info (12128): Elaborating entity "soc_system" for hierarchy "soc_system:u0" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 327
Info (12128): Elaborating entity "soc_system_button_pio" for hierarchy "soc_system:u0|soc_system_button_pio:button_pio" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/soc_system.v Line: 257
Info (12128): Elaborating entity "soc_system_fifo_0" for hierarchy "soc_system:u0|soc_system_fifo_0:fifo_0" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/soc_system.v Line: 282
Info (12128): Elaborating entity "soc_system_fifo_0_dcfifo_with_controls" for hierarchy "soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_fifo_0.v Line: 932
Info (12128): Elaborating entity "soc_system_fifo_0_dual_clock_fifo" for hierarchy "soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|soc_system_fifo_0_dual_clock_fifo:the_dcfifo" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_fifo_0.v Line: 290
Info (12128): Elaborating entity "dcfifo" for hierarchy "soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|soc_system_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_fifo_0.v Line: 82
Info (12130): Elaborated megafunction instantiation "soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|soc_system_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_fifo_0.v Line: 82
Info (12133): Instantiated megafunction "soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|soc_system_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo" with the following parameter: File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_fifo_0.v Line: 82
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "clocks_are_synchronized" = "FALSE"
    Info (12134): Parameter "intended_device_family" = "CYCLONEV"
    Info (12134): Parameter "lpm_hint" = "DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT"
    Info (12134): Parameter "lpm_numwords" = "4096"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "12"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_0982.tdf
    Info (12023): Found entity 1: dcfifo_0982 File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/db/dcfifo_0982.tdf Line: 43
Info (12128): Elaborating entity "dcfifo_0982" for hierarchy "soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|soc_system_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_0982:auto_generated" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/dcfifo.tdf Line: 191
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_rab.tdf
    Info (12023): Found entity 1: a_gray2bin_rab File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/db/a_gray2bin_rab.tdf Line: 23
Info (12128): Elaborating entity "a_gray2bin_rab" for hierarchy "soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|soc_system_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_0982:auto_generated|a_gray2bin_rab:rdptr_g_gray2bin" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/db/dcfifo_0982.tdf Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_qv6.tdf
    Info (12023): Found entity 1: a_graycounter_qv6 File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/db/a_graycounter_qv6.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_qv6" for hierarchy "soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|soc_system_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_0982:auto_generated|a_graycounter_qv6:rdptr_g1p" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/db/dcfifo_0982.tdf Line: 64
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_mdc.tdf
    Info (12023): Found entity 1: a_graycounter_mdc File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/db/a_graycounter_mdc.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_mdc" for hierarchy "soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|soc_system_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_0982:auto_generated|a_graycounter_mdc:wrptr_g1p" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/db/dcfifo_0982.tdf Line: 65
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_o8d1.tdf
    Info (12023): Found entity 1: altsyncram_o8d1 File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/db/altsyncram_o8d1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_o8d1" for hierarchy "soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|soc_system_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_0982:auto_generated|altsyncram_o8d1:fifo_ram" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/db/dcfifo_0982.tdf Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_3dc.tdf
    Info (12023): Found entity 1: dffpipe_3dc File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/db/dffpipe_3dc.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_3dc" for hierarchy "soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|soc_system_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_0982:auto_generated|dffpipe_3dc:rdaclr" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/db/dcfifo_0982.tdf Line: 73
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf
    Info (12023): Found entity 1: dffpipe_re9 File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/db/dffpipe_re9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_re9" for hierarchy "soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|soc_system_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_0982:auto_generated|dffpipe_re9:rs_brp" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/db/dcfifo_0982.tdf Line: 74
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_bpl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_bpl File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/db/alt_synch_pipe_bpl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_bpl" for hierarchy "soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|soc_system_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_0982:auto_generated|alt_synch_pipe_bpl:rs_dgwp" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/db/dcfifo_0982.tdf Line: 76
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf
    Info (12023): Found entity 1: dffpipe_se9 File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/db/dffpipe_se9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_se9" for hierarchy "soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|soc_system_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_0982:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe13" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/db/alt_synch_pipe_bpl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_cpl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_cpl File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/db/alt_synch_pipe_cpl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_cpl" for hierarchy "soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|soc_system_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_0982:auto_generated|alt_synch_pipe_cpl:ws_dgrp" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/db/dcfifo_0982.tdf Line: 80
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_te9.tdf
    Info (12023): Found entity 1: dffpipe_te9 File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/db/dffpipe_te9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_te9" for hierarchy "soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|soc_system_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_0982:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe16" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/db/alt_synch_pipe_cpl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_c06.tdf
    Info (12023): Found entity 1: cmpr_c06 File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/db/cmpr_c06.tdf Line: 23
Info (12128): Elaborating entity "cmpr_c06" for hierarchy "soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|soc_system_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_0982:auto_generated|cmpr_c06:rdempty_eq_comp" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/db/dcfifo_0982.tdf Line: 87
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|altera_std_synchronizer:rdreq_sync_i" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_fifo_0.v Line: 298
Info (12130): Elaborated megafunction instantiation "soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|altera_std_synchronizer:rdreq_sync_i" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_fifo_0.v Line: 298
Info (12133): Instantiated megafunction "soc_system:u0|soc_system_fifo_0:fifo_0|soc_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|altera_std_synchronizer:rdreq_sync_i" with the following parameter: File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_fifo_0.v Line: 298
    Info (12134): Parameter "depth" = "4"
Info (12128): Elaborating entity "soc_system_hps_0" for hierarchy "soc_system:u0|soc_system_hps_0:hps_0" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/soc_system.v Line: 479
Info (12128): Elaborating entity "soc_system_hps_0_fpga_interfaces" for hierarchy "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0.v Line: 353
Info (12128): Elaborating entity "soc_system_hps_0_hps_io" for hierarchy "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0.v Line: 427
Info (12128): Elaborating entity "soc_system_hps_0_hps_io_border" for hierarchy "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v Line: 155
Info (12128): Elaborating entity "hps_sdram" for hierarchy "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv Line: 456
Info (12128): Elaborating entity "hps_sdram_pll" for hierarchy "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/hps_sdram.v Line: 105
Warning (10036): Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object "pll_dr_clk" assigned a value but never read File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/hps_sdram_pll.sv Line: 168
Warning (10034): Output port "pll_locked" at hps_sdram_pll.sv(91) has no driver File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/hps_sdram_pll.sv Line: 91
Info (12128): Elaborating entity "hps_sdram_p0" for hierarchy "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/hps_sdram.v Line: 230
Info (10648): Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/hps_sdram_p0.sv Line: 405
Info (12128): Elaborating entity "hps_sdram_p0_acv_hard_memphy" for hierarchy "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/hps_sdram_p0.sv Line: 573
Warning (10858): Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 420
Warning (10230): Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1) File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 557
Warning (10030): Net "reset_n_seq_clk" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0' File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 420
Warning (10034): Output port "ctl_reset_export_n" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 222
Info (12128): Elaborating entity "hps_sdram_p0_acv_ldc" for hierarchy "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 554
Warning (10036): Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object "phy_clk_dq" assigned a value but never read File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v Line: 45
Warning (10036): Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object "phy_clk_dqs_2x" assigned a value but never read File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v Line: 47
Info (12128): Elaborating entity "hps_sdram_p0_acv_hard_io_pads" for hierarchy "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 780
Warning (10034): Output port "ddio_phy_dqdin[179..140]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 191
Warning (10034): Output port "ddio_phy_dqdin[107..104]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 191
Warning (10034): Output port "ddio_phy_dqdin[71..68]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 191
Warning (10034): Output port "ddio_phy_dqdin[35..32]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 191
Info (12128): Elaborating entity "hps_sdram_p0_acv_hard_addr_cmd_pads" for hierarchy "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 244
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 157
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 166
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 189
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 198
Info (12128): Elaborating entity "altddio_out" for hierarchy "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 317
Info (12130): Elaborated megafunction instantiation "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 317
Info (12133): Instantiated megafunction "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad" with the following parameter: File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 317
    Info (12134): Parameter "extend_oe_disable" = "UNUSED"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "invert_output" = "OFF"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altddio_out"
    Info (12134): Parameter "oe_reg" = "UNUSED"
    Info (12134): Parameter "power_up_high" = "OFF"
    Info (12134): Parameter "width" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf
    Info (12023): Found entity 1: ddio_out_uqe File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/db/ddio_out_uqe.tdf Line: 28
Info (12128): Elaborating entity "ddio_out_uqe" for hierarchy "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altddio_out.tdf Line: 101
Info (12128): Elaborating entity "hps_sdram_p0_clock_pair_generator" for hierarchy "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 337
Info (12128): Elaborating entity "hps_sdram_p0_altdqdqs" for hierarchy "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 317
Info (12128): Elaborating entity "altdq_dqs2_acv_connect_to_hard_phy_cyclonev" for hierarchy "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v Line: 146
Info (12128): Elaborating entity "altera_mem_if_hhp_qseq_synth_top" for hierarchy "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hhp_qseq_synth_top:seq" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/hps_sdram.v Line: 238
Warning (12158): Entity "altera_mem_if_hhp_qseq_synth_top" contains only dangling pins File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/hps_sdram.v Line: 238
Info (12128): Elaborating entity "altera_mem_if_hard_memory_controller_top_cyclonev" for hierarchy "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/hps_sdram.v Line: 794
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1) File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1166
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1) File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1167
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1) File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1168
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1) File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1169
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1) File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1170
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1) File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1171
Info (12128): Elaborating entity "altera_mem_if_oct_cyclonev" for hierarchy "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/hps_sdram.v Line: 802
Info (12128): Elaborating entity "altera_mem_if_dll_cyclonev" for hierarchy "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/hps_sdram.v Line: 814
Info (12128): Elaborating entity "intr_capturer" for hierarchy "soc_system:u0|intr_capturer:intr_capturer_0" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/soc_system.v Line: 490
Info (12128): Elaborating entity "soc_system_master_secure" for hierarchy "soc_system:u0|soc_system_master_secure:master_secure" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/soc_system.v Line: 508
Info (12128): Elaborating entity "altera_avalon_st_jtag_interface" for hierarchy "soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_master_secure.v Line: 145
Info (12128): Elaborating entity "altera_jtag_sld_node" for hierarchy "soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v Line: 101
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/altera_jtag_sld_node.v Line: 105
Info (12130): Elaborated megafunction instantiation "soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/altera_jtag_sld_node.v Line: 105
Info (12133): Instantiated megafunction "soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" with the following parameter: File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/altera_jtag_sld_node.v Line: 105
    Info (12134): Parameter "sld_mfg_id" = "110"
    Info (12134): Parameter "sld_type_id" = "132"
    Info (12134): Parameter "sld_version" = "1"
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "3"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12131): Elaborated megafunction instantiation "soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 415
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "altera_jtag_dc_streaming" for hierarchy "soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v Line: 143
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v Line: 197
Info (12130): Elaborated megafunction instantiation "soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v Line: 197
Info (12133): Instantiated megafunction "soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer" with the following parameter: File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v Line: 197
    Info (12134): Parameter "depth" = "3"
Info (12128): Elaborating entity "altera_jtag_streaming" for hierarchy "soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v Line: 226
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/altera_jtag_streaming.v Line: 231
Info (12130): Elaborated megafunction instantiation "soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/altera_jtag_streaming.v Line: 231
Info (12133): Instantiated megafunction "soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer" with the following parameter: File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/altera_jtag_streaming.v Line: 231
    Info (12134): Parameter "depth" = "8"
Info (12128): Elaborating entity "altera_avalon_st_idle_remover" for hierarchy "soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/altera_jtag_streaming.v Line: 547
Info (12128): Elaborating entity "altera_avalon_st_idle_inserter" for hierarchy "soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/altera_jtag_streaming.v Line: 564
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v Line: 246
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 105
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 112
Info (12128): Elaborating entity "altera_avalon_st_pipeline_base" for hierarchy "soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 129
Info (12128): Elaborating entity "altera_jtag_src_crosser" for hierarchy "soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v Line: 259
Info (12128): Elaborating entity "altera_jtag_control_signal_crosser" for hierarchy "soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v Line: 110
Info (12128): Elaborating entity "soc_system_master_secure_timing_adt" for hierarchy "soc_system:u0|soc_system_master_secure:master_secure|soc_system_master_secure_timing_adt:timing_adt" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_master_secure.v Line: 155
Warning (10036): Verilog HDL or VHDL warning at soc_system_master_secure_timing_adt.sv(82): object "in_ready" assigned a value but never read File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_master_secure_timing_adt.sv Line: 82
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_sc_fifo:fifo" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_master_secure.v Line: 196
Info (12128): Elaborating entity "altera_avalon_st_bytes_to_packets" for hierarchy "soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_bytes_to_packets:b2p" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_master_secure.v Line: 213
Info (12128): Elaborating entity "altera_avalon_st_packets_to_bytes" for hierarchy "soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_st_packets_to_bytes:p2b" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_master_secure.v Line: 230
Info (12128): Elaborating entity "altera_avalon_packets_to_master" for hierarchy "soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_master_secure.v Line: 257
Info (12128): Elaborating entity "packets_to_master" for hierarchy "soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v Line: 137
Info (12128): Elaborating entity "soc_system_master_secure_b2p_adapter" for hierarchy "soc_system:u0|soc_system_master_secure:master_secure|soc_system_master_secure_b2p_adapter:b2p_adapter" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_master_secure.v Line: 273
Warning (10036): Verilog HDL or VHDL warning at soc_system_master_secure_b2p_adapter.sv(78): object "out_channel" assigned a value but never read File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_master_secure_b2p_adapter.sv Line: 78
Warning (10230): Verilog HDL assignment warning at soc_system_master_secure_b2p_adapter.sv(90): truncated value with size 8 to match size of target (1) File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_master_secure_b2p_adapter.sv Line: 90
Info (12128): Elaborating entity "soc_system_master_secure_p2b_adapter" for hierarchy "soc_system:u0|soc_system_master_secure:master_secure|soc_system_master_secure_p2b_adapter:p2b_adapter" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_master_secure.v Line: 289
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "soc_system:u0|soc_system_master_secure:master_secure|altera_reset_controller:rst_controller" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_master_secure.v Line: 352
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "soc_system:u0|soc_system_master_secure:master_secure|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "soc_system:u0|soc_system_master_secure:master_secure|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "soc_system_onchip_memory2_0" for hierarchy "soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/soc_system.v Line: 522
Info (12128): Elaborating entity "altsyncram" for hierarchy "soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_onchip_memory2_0.v Line: 69
Info (12130): Elaborated megafunction instantiation "soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_onchip_memory2_0.v Line: 69
Info (12133): Instantiated megafunction "soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_onchip_memory2_0.v Line: 69
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "soc_system_onchip_memory2_0.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "8192"
    Info (12134): Parameter "numwords_a" = "8192"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "64"
    Info (12134): Parameter "width_byteena_a" = "8"
    Info (12134): Parameter "widthad_a" = "13"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5nn1.tdf
    Info (12023): Found entity 1: altsyncram_5nn1 File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/db/altsyncram_5nn1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_5nn1" for hierarchy "soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5nn1:auto_generated" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "soc_system_sysid_qsys" for hierarchy "soc_system:u0|soc_system_sysid_qsys:sysid_qsys" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/soc_system.v Line: 529
Info (12128): Elaborating entity "soc_system_mm_interconnect_0" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/soc_system.v Line: 578
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 245
Info (12128): Elaborating entity "altera_merlin_axi_master_ni" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 373
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv Line: 485
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 457
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 498
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 539
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_router" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 555
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_router_default_decode" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router|soc_system_mm_interconnect_0_router_default_decode:the_default_decode" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv Line: 174
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_router_002" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_002:router_002" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 587
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_router_002_default_decode" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_002:router_002|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv Line: 181
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 637
Info (12128): Elaborating entity "altera_merlin_burst_adapter_13_1" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 181
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 778
Info (12128): Elaborating entity "altera_merlin_burst_adapter_burstwrap_increment" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 979
Info (12128): Elaborating entity "altera_merlin_burst_adapter_min" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 1004
Info (12128): Elaborating entity "altera_merlin_burst_adapter_subtractor" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 157
Info (12128): Elaborating entity "altera_merlin_burst_adapter_adder" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 88
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_cmd_demux" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:cmd_demux" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 654
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_cmd_mux" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 694
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_rsp_demux" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux:rsp_demux" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 717
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_rsp_mux" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 734
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 817
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv Line: 283
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object "aligned_addr" assigned a value but never read File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv Line: 742
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object "aligned_byte_cnt" assigned a value but never read File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv Line: 743
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 883
Warning (10240): Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable "data_reg", which holds its previous value in one or more paths through the always construct File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv Line: 459
Warning (10240): Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable "byteen_reg", which holds its previous value in one or more paths through the always construct File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv Line: 459
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|altera_merlin_address_alignment:check_and_align_address_to_size" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv Line: 388
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_avalon_st_adapter" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 912
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "soc_system_mm_interconnect_1" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/soc_system.v Line: 635
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_qsys_control_slave_translator" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 499
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_0_out_translator" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 563
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_0_out_csr_translator" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 627
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 691
Info (12128): Elaborating entity "altera_merlin_axi_master_ni" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 819
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv Line: 485
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_qsys_control_slave_agent" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 903
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 944
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 985
Info (12128): Elaborating entity "soc_system_mm_interconnect_1_router" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router:router" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 1499
Info (12128): Elaborating entity "soc_system_mm_interconnect_1_router_default_decode" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router:router|soc_system_mm_interconnect_1_router_default_decode:the_default_decode" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv Line: 187
Info (12128): Elaborating entity "soc_system_mm_interconnect_1_router_002" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_002:router_002" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 1531
Info (12128): Elaborating entity "soc_system_mm_interconnect_1_router_002_default_decode" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_002:router_002|soc_system_mm_interconnect_1_router_002_default_decode:the_default_decode" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv Line: 181
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 1629
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 1729
Info (12128): Elaborating entity "altera_merlin_burst_adapter_13_1" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 181
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 778
Info (12128): Elaborating entity "altera_merlin_burst_adapter_burstwrap_increment" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 979
Info (12128): Elaborating entity "altera_merlin_burst_adapter_min" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 1004
Info (12128): Elaborating entity "altera_merlin_burst_adapter_subtractor" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 157
Info (12128): Elaborating entity "altera_merlin_burst_adapter_adder" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 88
Info (12128): Elaborating entity "soc_system_mm_interconnect_1_cmd_demux" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_demux:cmd_demux" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 1914
Info (12128): Elaborating entity "soc_system_mm_interconnect_1_cmd_mux" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 1972
Info (12128): Elaborating entity "soc_system_mm_interconnect_1_rsp_demux" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux:rsp_demux" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 2064
Info (12128): Elaborating entity "soc_system_mm_interconnect_1_rsp_mux" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 2168
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv Line: 342
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "soc_system_mm_interconnect_1_avalon_st_adapter" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 2232
Info (12128): Elaborating entity "soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter|soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "soc_system_mm_interconnect_2" for hierarchy "soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/soc_system.v Line: 688
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:master_secure_master_translator" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v Line: 243
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_agent:master_secure_master_agent" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v Line: 324
Info (12128): Elaborating entity "altera_merlin_axi_slave_ni" for hierarchy "soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v Line: 443
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_merlin_address_alignment:check_and_align_address_to_size" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv Line: 629
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv Line: 757
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv Line: 798
Info (12128): Elaborating entity "soc_system_mm_interconnect_2_router" for hierarchy "soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_router:router" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v Line: 459
Warning (10036): Verilog HDL or VHDL warning at soc_system_mm_interconnect_2_router.sv(154): object "address" assigned a value but never read File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv Line: 154
Info (12128): Elaborating entity "soc_system_mm_interconnect_2_router_default_decode" for hierarchy "soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_router:router|soc_system_mm_interconnect_2_router_default_decode:the_default_decode" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv Line: 188
Info (12128): Elaborating entity "soc_system_mm_interconnect_2_router_001" for hierarchy "soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_router_001:router_001" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v Line: 475
Info (12128): Elaborating entity "soc_system_mm_interconnect_2_router_001_default_decode" for hierarchy "soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_router_001:router_001|soc_system_mm_interconnect_2_router_001_default_decode:the_default_decode" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv Line: 173
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:master_secure_master_limiter" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v Line: 541
Info (12128): Elaborating entity "soc_system_mm_interconnect_2_cmd_demux" for hierarchy "soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_cmd_demux:cmd_demux" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v Line: 564
Info (12128): Elaborating entity "soc_system_mm_interconnect_2_cmd_mux" for hierarchy "soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_cmd_mux:cmd_mux" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v Line: 581
Info (12128): Elaborating entity "soc_system_mm_interconnect_2_rsp_demux" for hierarchy "soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_demux:rsp_demux" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v Line: 615
Info (12128): Elaborating entity "soc_system_mm_interconnect_2_rsp_mux" for hierarchy "soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v Line: 655
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_mux.sv Line: 310
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v Line: 721
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv Line: 283
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object "aligned_addr" assigned a value but never read File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv Line: 742
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object "aligned_byte_cnt" assigned a value but never read File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv Line: 743
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv Line: 954
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_rsp_width_adapter" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v Line: 853
Warning (10240): Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable "data_reg", which holds its previous value in one or more paths through the always construct File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv Line: 459
Warning (10240): Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable "byteen_reg", which holds its previous value in one or more paths through the always construct File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv Line: 459
Info (12128): Elaborating entity "soc_system_irq_mapper" for hierarchy "soc_system:u0|soc_system_irq_mapper:irq_mapper" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/soc_system.v Line: 697
Info (12128): Elaborating entity "soc_system_irq_mapper_001" for hierarchy "soc_system:u0|soc_system_irq_mapper_001:irq_mapper_001" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/soc_system.v Line: 703
Info (12128): Elaborating entity "soc_system_irq_mapper_002" for hierarchy "soc_system:u0|soc_system_irq_mapper_002:irq_mapper_002" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/soc_system.v Line: 710
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "soc_system:u0|altera_reset_controller:rst_controller" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system/synthesis/soc_system.v Line: 773
Info (12128): Elaborating entity "usf_top" for hierarchy "usf_top:USF_TOP" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 342
Warning (10036): Verilog HDL or VHDL warning at usf_top.sv(142): object "new_cycle2" assigned a value but never read File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/usf_top.sv Line: 142
Warning (10036): Verilog HDL or VHDL warning at usf_top.sv(146): object "tmp" assigned a value but never read File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/usf_top.sv Line: 146
Warning (10230): Verilog HDL assignment warning at usf_top.sv(139): truncated value with size 32 to match size of target (10) File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/usf_top.sv Line: 139
Warning (10230): Verilog HDL assignment warning at rom_spikeerror.sv(8013): truncated value with size 32 to match size of target (10) File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/rom_spikeerror.sv Line: 8013
Warning (10230): Verilog HDL assignment warning at usf_top.sv(191): truncated value with size 32 to match size of target (10) File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/usf_top.sv Line: 191
Warning (10230): Verilog HDL assignment warning at usf_top.sv(248): truncated value with size 32 to match size of target (10) File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/usf_top.sv Line: 248
Info (12128): Elaborating entity "ltc2308" for hierarchy "usf_top:USF_TOP|ltc2308:ADC" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/usf_top.sv Line: 42
Warning (12125): Using design file rom_ideal.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: rom_ideal File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/rom_ideal.sv Line: 1
Info (12128): Elaborating entity "rom_ideal" for hierarchy "usf_top:USF_TOP|rom_ideal:ROM" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/usf_top.sv Line: 55
Info (12128): Elaborating entity "INPUT_FIFO" for hierarchy "usf_top:USF_TOP|INPUT_FIFO:FIFO1" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/usf_top.sv Line: 83
Info (12128): Elaborating entity "scfifo" for hierarchy "usf_top:USF_TOP|INPUT_FIFO:FIFO1|scfifo:scfifo_component" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/INPUT_FIFO.v Line: 73
Info (12130): Elaborated megafunction instantiation "usf_top:USF_TOP|INPUT_FIFO:FIFO1|scfifo:scfifo_component" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/INPUT_FIFO.v Line: 73
Info (12133): Instantiated megafunction "usf_top:USF_TOP|INPUT_FIFO:FIFO1|scfifo:scfifo_component" with the following parameter: File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/INPUT_FIFO.v Line: 73
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_numwords" = "1024"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "12"
    Info (12134): Parameter "lpm_widthu" = "10"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_io81.tdf
    Info (12023): Found entity 1: scfifo_io81 File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/db/scfifo_io81.tdf Line: 25
Info (12128): Elaborating entity "scfifo_io81" for hierarchy "usf_top:USF_TOP|INPUT_FIFO:FIFO1|scfifo:scfifo_component|scfifo_io81:auto_generated" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_pu81.tdf
    Info (12023): Found entity 1: a_dpfifo_pu81 File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/db/a_dpfifo_pu81.tdf Line: 29
Info (12128): Elaborating entity "a_dpfifo_pu81" for hierarchy "usf_top:USF_TOP|INPUT_FIFO:FIFO1|scfifo:scfifo_component|scfifo_io81:auto_generated|a_dpfifo_pu81:dpfifo" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/db/scfifo_io81.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_kae.tdf
    Info (12023): Found entity 1: a_fefifo_kae File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/db/a_fefifo_kae.tdf Line: 25
Info (12128): Elaborating entity "a_fefifo_kae" for hierarchy "usf_top:USF_TOP|INPUT_FIFO:FIFO1|scfifo:scfifo_component|scfifo_io81:auto_generated|a_dpfifo_pu81:dpfifo|a_fefifo_kae:fifo_state" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/db/a_dpfifo_pu81.tdf Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ai7.tdf
    Info (12023): Found entity 1: cntr_ai7 File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/db/cntr_ai7.tdf Line: 26
Info (12128): Elaborating entity "cntr_ai7" for hierarchy "usf_top:USF_TOP|INPUT_FIFO:FIFO1|scfifo:scfifo_component|scfifo_io81:auto_generated|a_dpfifo_pu81:dpfifo|a_fefifo_kae:fifo_state|cntr_ai7:count_usedw" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/db/a_fefifo_kae.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_83t1.tdf
    Info (12023): Found entity 1: altsyncram_83t1 File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/db/altsyncram_83t1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_83t1" for hierarchy "usf_top:USF_TOP|INPUT_FIFO:FIFO1|scfifo:scfifo_component|scfifo_io81:auto_generated|a_dpfifo_pu81:dpfifo|altsyncram_83t1:FIFOram" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/db/a_dpfifo_pu81.tdf Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_uhb.tdf
    Info (12023): Found entity 1: cntr_uhb File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/db/cntr_uhb.tdf Line: 26
Info (12128): Elaborating entity "cntr_uhb" for hierarchy "usf_top:USF_TOP|INPUT_FIFO:FIFO1|scfifo:scfifo_component|scfifo_io81:auto_generated|a_dpfifo_pu81:dpfifo|cntr_uhb:rd_ptr_count" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/db/a_dpfifo_pu81.tdf Line: 42
Info (12128): Elaborating entity "usf_recovery_multi" for hierarchy "usf_top:USF_TOP|usf_recovery_multi:USF" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/usf_top.sv Line: 134
Warning (10230): Verilog HDL assignment warning at rom_spikeerror.sv(8013): truncated value with size 32 to match size of target (16) File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/rom_spikeerror.sv Line: 8013
Warning (10230): Verilog HDL assignment warning at rom_spikeerror.sv(8013): truncated value with size 32 to match size of target (10) File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/rom_spikeerror.sv Line: 8013
Warning (10230): Verilog HDL assignment warning at usf_recovery_multi.sv(110): truncated value with size 32 to match size of target (16) File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/usf_recovery_multi.sv Line: 110
Info (12128): Elaborating entity "fold_remover3" for hierarchy "usf_top:USF_TOP|usf_recovery_multi:USF|fold_remover3:FOLD_REMOVER" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/usf_recovery_multi.sv Line: 49
Warning (10036): Verilog HDL or VHDL warning at fold_remover3.sv(40): object "out_carry" assigned a value but never read File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/fold_remover3.sv Line: 40
Warning (10036): Verilog HDL or VHDL warning at fold_remover3.sv(78): object "state" assigned a value but never read File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/fold_remover3.sv Line: 78
Warning (10036): Verilog HDL or VHDL warning at fold_remover3.sv(96): object "start_index" assigned a value but never read File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/fold_remover3.sv Line: 96
Warning (10036): Verilog HDL or VHDL warning at fold_remover3.sv(107): object "diff1" assigned a value but never read File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/fold_remover3.sv Line: 107
Warning (10036): Verilog HDL or VHDL warning at fold_remover3.sv(107): object "diff2" assigned a value but never read File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/fold_remover3.sv Line: 107
Warning (10230): Verilog HDL assignment warning at fold_remover3.sv(79): truncated value with size 32 to match size of target (6) File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/fold_remover3.sv Line: 79
Warning (10230): Verilog HDL assignment warning at fold_remover3.sv(147): truncated value with size 32 to match size of target (16) File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/fold_remover3.sv Line: 147
Warning (10230): Verilog HDL assignment warning at fold_remover3.sv(162): truncated value with size 32 to match size of target (16) File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/fold_remover3.sv Line: 162
Warning (10230): Verilog HDL assignment warning at fold_remover3.sv(174): truncated value with size 32 to match size of target (16) File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/fold_remover3.sv Line: 174
Warning (10230): Verilog HDL assignment warning at fold_remover3.sv(177): truncated value with size 32 to match size of target (16) File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/fold_remover3.sv Line: 177
Info (12128): Elaborating entity "diff_operator_multi" for hierarchy "usf_top:USF_TOP|usf_recovery_multi:USF|fold_remover3:FOLD_REMOVER|diff_operator_multi:DIFF" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/fold_remover3.sv Line: 34
Warning (10230): Verilog HDL assignment warning at diff_operator_multi.sv(25): truncated value with size 32 to match size of target (2) File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/diff_operator_multi.sv Line: 25
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "shift" into its bus
Info (12128): Elaborating entity "diff_operator_multi" for hierarchy "usf_top:USF_TOP|usf_recovery_multi:USF|diff_operator_multi:DIFF" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/usf_recovery_multi.sv Line: 72
Warning (10230): Verilog HDL assignment warning at diff_operator_multi.sv(25): truncated value with size 32 to match size of target (4) File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/diff_operator_multi.sv Line: 25
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "shift" into its bus
Info (12128): Elaborating entity "loop_block_multi" for hierarchy "usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/usf_recovery_multi.sv Line: 92
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "s" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "Ss" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "Dn_res" into its bus
Info (12128): Elaborating entity "antidiff_operator_multi" for hierarchy "usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|antidiff_operator_multi:ANTIDIFF[0]" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/loop_block_multi.sv Line: 69
Warning (10230): Verilog HDL assignment warning at antidiff_operator_multi.sv(25): truncated value with size 32 to match size of target (7) File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/antidiff_operator_multi.sv Line: 25
Warning (10230): Verilog HDL assignment warning at antidiff_operator_multi.sv(26): truncated value with size 32 to match size of target (2) File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/antidiff_operator_multi.sv Line: 26
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "shift" into its bus
Info (12128): Elaborating entity "kn_function" for hierarchy "usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/loop_block_multi.sv Line: 78
Warning (10230): Verilog HDL assignment warning at kn_function.sv(94): truncated value with size 32 to match size of target (6) File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/kn_function.sv Line: 94
Info (12128): Elaborating entity "antidiff_operator_multi" for hierarchy "usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|antidiff_operator_multi:ANTIDIFF" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/kn_function.sv Line: 27
Warning (10230): Verilog HDL assignment warning at antidiff_operator_multi.sv(25): truncated value with size 32 to match size of target (7) File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/antidiff_operator_multi.sv Line: 25
Warning (10230): Verilog HDL assignment warning at antidiff_operator_multi.sv(26): truncated value with size 32 to match size of target (3) File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/antidiff_operator_multi.sv Line: 26
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "shift" into its bus
Info (12128): Elaborating entity "FIXED_TO_FP" for hierarchy "usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FIXED_TO_FP:CONV1" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/kn_function.sv Line: 43
Info (12128): Elaborating entity "FIXED_TO_FP_0002" for hierarchy "usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FIXED_TO_FP:CONV1|FIXED_TO_FP_0002:fixed_to_fp_inst" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/FIXED_TO_FP.v Line: 22
Info (12128): Elaborating entity "dspba_delay" for hierarchy "usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FIXED_TO_FP:CONV1|FIXED_TO_FP_0002:fixed_to_fp_inst|dspba_delay:redist3_signX_uid6_fxpToFPTest_b_1" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/FIXED_TO_FP/FIXED_TO_FP_0002.vhd Line: 141
Info (12128): Elaborating entity "FP_TO_FIXED" for hierarchy "usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_TO_FIXED:CONV2" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/kn_function.sv Line: 53
Info (12128): Elaborating entity "FP_TO_FIXED_0002" for hierarchy "usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_TO_FIXED:CONV2|FP_TO_FIXED_0002:fp_to_fixed_inst" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/FP_TO_FIXED.v Line: 22
Info (12128): Elaborating entity "dspba_delay" for hierarchy "usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_TO_FIXED:CONV2|FP_TO_FIXED_0002:fp_to_fixed_inst|dspba_delay:redist0_signX_uid25_fpToFxPTest_b_1" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/FP_TO_FIXED/FP_TO_FIXED_0002.vhd Line: 160
Info (12128): Elaborating entity "FP_MULT" for hierarchy "usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_MULT:MULT" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/kn_function.sv Line: 64
Info (12128): Elaborating entity "FP_MULT_0002" for hierarchy "usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/FP_MULT.v Line: 24
Warning (10036): Verilog HDL or VHDL warning at FP_MULT_0002.vhd(165): object "prodXY_uid105_prod_uid47_fpMulTest_cma_reset" assigned a value but never read File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/FP_MULT/FP_MULT_0002.vhd Line: 165
Info (12128): Elaborating entity "dspba_delay" for hierarchy "usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|dspba_delay:fracXIsZero_uid17_fpMulTest_delay" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/FP_MULT/FP_MULT_0002.vhd Line: 203
Info (12128): Elaborating entity "dspba_delay" for hierarchy "usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|dspba_delay:prodXY_uid105_prod_uid47_fpMulTest_cma_delay" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/FP_MULT/FP_MULT_0002.vhd Line: 378
Info (12128): Elaborating entity "dspba_delay" for hierarchy "usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_MULT:MULT|FP_MULT_0002:fp_mult_inst|dspba_delay:redist1_expSum_uid44_fpMulTest_q_2" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/FP_MULT/FP_MULT_0002.vhd Line: 471
Info (12128): Elaborating entity "FP_ADD" for hierarchy "usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_ADD:ADD" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/kn_function.sv Line: 74
Info (12128): Elaborating entity "FP_ADD_0002" for hierarchy "usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/FP_ADD.v Line: 22
Warning (10036): Verilog HDL or VHDL warning at FP_ADD_0002.vhd(52): object "VCC_q" assigned a value but never read File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/FP_ADD/FP_ADD_0002.vhd Line: 52
Info (12128): Elaborating entity "dspba_delay" for hierarchy "usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:effSub_uid52_fpAddTest_delay" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/FP_ADD/FP_ADD_0002.vhd Line: 397
Info (12128): Elaborating entity "dspba_delay" for hierarchy "usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:redist0_stickyBits_uid69_fpAddTest_merged_bit_select_c_1" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/FP_ADD/FP_ADD_0002.vhd Line: 612
Info (12128): Elaborating entity "dspba_delay" for hierarchy "usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:redist11_frac_aSig_uid22_fpAddTest_b_1" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/FP_ADD/FP_ADD_0002.vhd Line: 631
Info (12128): Elaborating entity "dspba_delay" for hierarchy "usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:redist1_r_uid179_lzCountVal_uid85_fpAddTest_q_1" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/FP_ADD/FP_ADD_0002.vhd Line: 754
Info (12128): Elaborating entity "dspba_delay" for hierarchy "usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:redist6_sigA_uid50_fpAddTest_b_2" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/FP_ADD/FP_ADD_0002.vhd Line: 765
Info (12128): Elaborating entity "dspba_delay" for hierarchy "usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:redist12_exp_aSig_uid21_fpAddTest_b_1" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/FP_ADD/FP_ADD_0002.vhd Line: 795
Info (12128): Elaborating entity "dspba_delay" for hierarchy "usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:redist2_vStage_uid154_lzCountVal_uid85_fpAddTest_b_1" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/FP_ADD/FP_ADD_0002.vhd Line: 957
Info (12128): Elaborating entity "dspba_delay" for hierarchy "usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_ADD:ADD|FP_ADD_0002:fp_add_inst|dspba_delay:redist3_fracGRS_uid84_fpAddTest_q_1" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/FP_ADD/FP_ADD_0002.vhd Line: 972
Info (12128): Elaborating entity "FP_GREATER" for hierarchy "usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_GREATER:GREATER" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/kn_function.sv Line: 84
Info (12128): Elaborating entity "FP_GREATER_0002" for hierarchy "usf_top:USF_TOP|usf_recovery_multi:USF|loop_block_multi:LOOP_BLOCK|kn_function:KN_CALC[1]|FP_GREATER:GREATER|FP_GREATER_0002:fp_greater_inst" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/FP_GREATER.v Line: 22
Warning (10036): Verilog HDL or VHDL warning at FP_GREATER_0002.vhd(52): object "VCC_q" assigned a value but never read File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/FP_GREATER/FP_GREATER_0002.vhd Line: 52
Info (12128): Elaborating entity "debounce" for hierarchy "debounce:debounce_inst" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 351
Info (12128): Elaborating entity "hps_reset" for hierarchy "hps_reset:hps_reset_inst" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 361
Info (12128): Elaborating entity "altsource_probe" for hierarchy "hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ip/altsource_probe/hps_reset.v Line: 74
Info (12130): Elaborated megafunction instantiation "hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ip/altsource_probe/hps_reset.v Line: 74
Info (12133): Instantiated megafunction "hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component" with the following parameter: File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ip/altsource_probe/hps_reset.v Line: 74
    Info (12134): Parameter "enable_metastability" = "YES"
    Info (12134): Parameter "instance_id" = "RST"
    Info (12134): Parameter "probe_width" = "0"
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "source_initial_value" = " 0"
    Info (12134): Parameter "source_width" = "3"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsource_probe.v Line: 169
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "altsource_probe_body" for hierarchy "hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsource_probe.v Line: 243
Info (12128): Elaborating entity "altsource_probe_impl" for hierarchy "hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsource_probe_body.vhd Line: 536
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsource_probe_body.vhd Line: 756
Info (12128): Elaborating entity "altera_edge_detector" for hierarchy "altera_edge_detector:pulse_cold_reset" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 368
Info (12128): Elaborating entity "altera_edge_detector" for hierarchy "altera_edge_detector:pulse_warm_reset" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 378
Info (12128): Elaborating entity "altera_edge_detector" for hierarchy "altera_edge_detector:pulse_debug_reset" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 388
Warning (12010): Port "probe" on the entity instantiation of "altsource_probe_component" is connected to a signal of width 1. The formal width of the signal in the module is 2.  The extra bits will be driven by GND. File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ip/altsource_probe/hps_reset.v Line: 74
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2024.06.13.09:45:56 Progress: Loading sldce0f4758/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldce0f4758/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/db/ip/sldce0f4758/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 142
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "usf_top:USF_TOP|INPUT_FIFO:FIFO2|scfifo:scfifo_component|scfifo_io81:auto_generated|a_dpfifo_pu81:dpfifo|altsyncram_83t1:FIFOram|q_b[0]" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/db/altsyncram_83t1.tdf Line: 40
        Warning (14320): Synthesized away node "usf_top:USF_TOP|INPUT_FIFO:FIFO2|scfifo:scfifo_component|scfifo_io81:auto_generated|a_dpfifo_pu81:dpfifo|altsyncram_83t1:FIFOram|q_b[1]" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/db/altsyncram_83t1.tdf Line: 70
        Warning (14320): Synthesized away node "usf_top:USF_TOP|INPUT_FIFO:FIFO2|scfifo:scfifo_component|scfifo_io81:auto_generated|a_dpfifo_pu81:dpfifo|altsyncram_83t1:FIFOram|q_b[2]" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/db/altsyncram_83t1.tdf Line: 100
        Warning (14320): Synthesized away node "usf_top:USF_TOP|INPUT_FIFO:FIFO2|scfifo:scfifo_component|scfifo_io81:auto_generated|a_dpfifo_pu81:dpfifo|altsyncram_83t1:FIFOram|q_b[3]" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/db/altsyncram_83t1.tdf Line: 130
        Warning (14320): Synthesized away node "usf_top:USF_TOP|INPUT_FIFO:FIFO2|scfifo:scfifo_component|scfifo_io81:auto_generated|a_dpfifo_pu81:dpfifo|altsyncram_83t1:FIFOram|q_b[4]" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/db/altsyncram_83t1.tdf Line: 160
        Warning (14320): Synthesized away node "usf_top:USF_TOP|INPUT_FIFO:FIFO2|scfifo:scfifo_component|scfifo_io81:auto_generated|a_dpfifo_pu81:dpfifo|altsyncram_83t1:FIFOram|q_b[5]" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/db/altsyncram_83t1.tdf Line: 190
        Warning (14320): Synthesized away node "usf_top:USF_TOP|INPUT_FIFO:FIFO2|scfifo:scfifo_component|scfifo_io81:auto_generated|a_dpfifo_pu81:dpfifo|altsyncram_83t1:FIFOram|q_b[6]" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/db/altsyncram_83t1.tdf Line: 220
        Warning (14320): Synthesized away node "usf_top:USF_TOP|INPUT_FIFO:FIFO2|scfifo:scfifo_component|scfifo_io81:auto_generated|a_dpfifo_pu81:dpfifo|altsyncram_83t1:FIFOram|q_b[7]" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/db/altsyncram_83t1.tdf Line: 250
        Warning (14320): Synthesized away node "usf_top:USF_TOP|INPUT_FIFO:FIFO2|scfifo:scfifo_component|scfifo_io81:auto_generated|a_dpfifo_pu81:dpfifo|altsyncram_83t1:FIFOram|q_b[8]" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/db/altsyncram_83t1.tdf Line: 280
        Warning (14320): Synthesized away node "usf_top:USF_TOP|INPUT_FIFO:FIFO2|scfifo:scfifo_component|scfifo_io81:auto_generated|a_dpfifo_pu81:dpfifo|altsyncram_83t1:FIFOram|q_b[9]" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/db/altsyncram_83t1.tdf Line: 310
        Warning (14320): Synthesized away node "usf_top:USF_TOP|INPUT_FIFO:FIFO2|scfifo:scfifo_component|scfifo_io81:auto_generated|a_dpfifo_pu81:dpfifo|altsyncram_83t1:FIFOram|q_b[10]" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/db/altsyncram_83t1.tdf Line: 340
        Warning (14320): Synthesized away node "usf_top:USF_TOP|INPUT_FIFO:FIFO2|scfifo:scfifo_component|scfifo_io81:auto_generated|a_dpfifo_pu81:dpfifo|altsyncram_83t1:FIFOram|q_b[11]" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/db/altsyncram_83t1.tdf Line: 370
Warning (20013): Ignored 16 assignments for entity "FP_DIVIDE" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity FP_DIVIDE -sip FP_DIVIDE.sip -library lib_FP_DIVIDE was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 21.1 -entity FP_DIVIDE -sip FP_DIVIDE.sip -library lib_FP_DIVIDE was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity FP_DIVIDE -sip FP_DIVIDE.sip -library lib_FP_DIVIDE was ignored
Warning (20013): Ignored 65 assignments for entity "FP_DIVIDE_0002" -- entity does not exist in design
Warning (20013): Ignored 16 assignments for entity "FP_DIVIDE" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity FP_DIVIDE -sip FP_DIVIDE.sip -library lib_FP_DIVIDE was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 21.1 -entity FP_DIVIDE -sip FP_DIVIDE.sip -library lib_FP_DIVIDE was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity FP_DIVIDE -sip FP_DIVIDE.sip -library lib_FP_DIVIDE was ignored
Warning (20013): Ignored 65 assignments for entity "FP_DIVIDE_0002" -- entity does not exist in design
Warning (20013): Ignored 16 assignments for entity "FP_GEQ" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity FP_GEQ -sip FP_GEQ.sip -library lib_FP_GEQ was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 21.1 -entity FP_GEQ -sip FP_GEQ.sip -library lib_FP_GEQ was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity FP_GEQ -sip FP_GEQ.sip -library lib_FP_GEQ was ignored
Warning (20013): Ignored 65 assignments for entity "FP_GEQ_0002" -- entity does not exist in design
Warning (20013): Ignored 16 assignments for entity "FP_GEQ" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity FP_GEQ -sip FP_GEQ.sip -library lib_FP_GEQ was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 21.1 -entity FP_GEQ -sip FP_GEQ.sip -library lib_FP_GEQ was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity FP_GEQ -sip FP_GEQ.sip -library lib_FP_GEQ was ignored
Warning (20013): Ignored 65 assignments for entity "FP_GEQ_0002" -- entity does not exist in design
Warning (20013): Ignored 16 assignments for entity "FP_LOG" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity FP_LOG -sip FP_LOG.sip -library lib_FP_LOG was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 21.1 -entity FP_LOG -sip FP_LOG.sip -library lib_FP_LOG was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity FP_LOG -sip FP_LOG.sip -library lib_FP_LOG was ignored
Warning (20013): Ignored 65 assignments for entity "FP_LOG_0002" -- entity does not exist in design
Warning (20013): Ignored 16 assignments for entity "FP_SUB" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity FP_SUB -sip FP_SUB.sip -library lib_FP_SUB was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 21.1 -entity FP_SUB -sip FP_SUB.sip -library lib_FP_SUB was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity FP_SUB -sip FP_SUB.sip -library lib_FP_SUB was ignored
Warning (20013): Ignored 65 assignments for entity "FP_SUB_0002" -- entity does not exist in design
Warning (20013): Ignored 16 assignments for entity "FP_LOG" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity FP_LOG -sip FP_LOG.sip -library lib_FP_LOG was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 21.1 -entity FP_LOG -sip FP_LOG.sip -library lib_FP_LOG was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity FP_LOG -sip FP_LOG.sip -library lib_FP_LOG was ignored
Warning (20013): Ignored 65 assignments for entity "FP_LOG_0002" -- entity does not exist in design
Warning (20013): Ignored 16 assignments for entity "FP_SUB" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity FP_SUB -sip FP_SUB.sip -library lib_FP_SUB was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 21.1 -entity FP_SUB -sip FP_SUB.sip -library lib_FP_SUB was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity FP_SUB -sip FP_SUB.sip -library lib_FP_SUB was ignored
Warning (20013): Ignored 65 assignments for entity "FP_SUB_0002" -- entity does not exist in design
Warning (20013): Ignored 16 assignments for entity "FP_DIVIDE" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity FP_DIVIDE -sip FP_DIVIDE.sip -library lib_FP_DIVIDE was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 21.1 -entity FP_DIVIDE -sip FP_DIVIDE.sip -library lib_FP_DIVIDE was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity FP_DIVIDE -sip FP_DIVIDE.sip -library lib_FP_DIVIDE was ignored
Warning (20013): Ignored 65 assignments for entity "FP_DIVIDE_0002" -- entity does not exist in design
Warning (20013): Ignored 16 assignments for entity "FP_GEQ" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity FP_GEQ -sip FP_GEQ.sip -library lib_FP_GEQ was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 21.1 -entity FP_GEQ -sip FP_GEQ.sip -library lib_FP_GEQ was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity FP_GEQ -sip FP_GEQ.sip -library lib_FP_GEQ was ignored
Warning (20013): Ignored 65 assignments for entity "FP_GEQ_0002" -- entity does not exist in design
Warning (20013): Ignored 16 assignments for entity "FP_LOG" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity FP_LOG -sip FP_LOG.sip -library lib_FP_LOG was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 21.1 -entity FP_LOG -sip FP_LOG.sip -library lib_FP_LOG was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity FP_LOG -sip FP_LOG.sip -library lib_FP_LOG was ignored
Warning (20013): Ignored 65 assignments for entity "FP_LOG_0002" -- entity does not exist in design
Warning (20013): Ignored 16 assignments for entity "FP_SUB" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity FP_SUB -sip FP_SUB.sip -library lib_FP_SUB was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 21.1 -entity FP_SUB -sip FP_SUB.sip -library lib_FP_SUB was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity FP_SUB -sip FP_SUB.sip -library lib_FP_SUB was ignored
Warning (20013): Ignored 65 assignments for entity "FP_SUB_0002" -- entity does not exist in design
Warning (20013): Ignored 16 assignments for entity "FP_DIVIDE" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity FP_DIVIDE -sip FP_DIVIDE.sip -library lib_FP_DIVIDE was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 21.1 -entity FP_DIVIDE -sip FP_DIVIDE.sip -library lib_FP_DIVIDE was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity FP_DIVIDE -sip FP_DIVIDE.sip -library lib_FP_DIVIDE was ignored
Warning (20013): Ignored 65 assignments for entity "FP_DIVIDE_0002" -- entity does not exist in design
Warning (20013): Ignored 16 assignments for entity "FP_GEQ" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity FP_GEQ -sip FP_GEQ.sip -library lib_FP_GEQ was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 21.1 -entity FP_GEQ -sip FP_GEQ.sip -library lib_FP_GEQ was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity FP_GEQ -sip FP_GEQ.sip -library lib_FP_GEQ was ignored
Warning (20013): Ignored 65 assignments for entity "FP_GEQ_0002" -- entity does not exist in design
Warning (20013): Ignored 16 assignments for entity "FP_LOG" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity FP_LOG -sip FP_LOG.sip -library lib_FP_LOG was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 21.1 -entity FP_LOG -sip FP_LOG.sip -library lib_FP_LOG was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity FP_LOG -sip FP_LOG.sip -library lib_FP_LOG was ignored
Warning (20013): Ignored 65 assignments for entity "FP_LOG_0002" -- entity does not exist in design
Warning (20013): Ignored 16 assignments for entity "FP_SUB" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity FP_SUB -sip FP_SUB.sip -library lib_FP_SUB was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 21.1 -entity FP_SUB -sip FP_SUB.sip -library lib_FP_SUB was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity FP_SUB -sip FP_SUB.sip -library lib_FP_SUB was ignored
Warning (20013): Ignored 65 assignments for entity "FP_SUB_0002" -- entity does not exist in design
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_sc_fifo:fifo|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12130): Elaborated megafunction instantiation "soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "soc_system:u0|soc_system_master_secure:master_secure|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "64"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "6"
    Info (12134): Parameter "NUMWORDS_B" = "64"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_g0n1.tdf
    Info (12023): Found entity 1: altsyncram_g0n1 File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/db/altsyncram_g0n1.tdf Line: 28
Warning (12241): 39 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[3]" and its non-tri-state driver. File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 86
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "ADC_CS_N" and its non-tri-state driver. File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 40
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[0]" and its non-tri-state driver. File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 86
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[1]" and its non-tri-state driver. File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 86
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[2]" and its non-tri-state driver. File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 86
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "AUD_ADCLRCK" has no driver File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 47
    Warning (13040): bidirectional pin "AUD_BCLK" has no driver File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 48
    Warning (13040): bidirectional pin "AUD_DACLRCK" has no driver File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 50
    Warning (13040): bidirectional pin "DRAM_DQ[0]" has no driver File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 72
    Warning (13040): bidirectional pin "DRAM_DQ[1]" has no driver File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 72
    Warning (13040): bidirectional pin "DRAM_DQ[2]" has no driver File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 72
    Warning (13040): bidirectional pin "DRAM_DQ[3]" has no driver File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 72
    Warning (13040): bidirectional pin "DRAM_DQ[4]" has no driver File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 72
    Warning (13040): bidirectional pin "DRAM_DQ[5]" has no driver File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 72
    Warning (13040): bidirectional pin "DRAM_DQ[6]" has no driver File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 72
    Warning (13040): bidirectional pin "DRAM_DQ[7]" has no driver File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 72
    Warning (13040): bidirectional pin "DRAM_DQ[8]" has no driver File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 72
    Warning (13040): bidirectional pin "DRAM_DQ[9]" has no driver File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 72
    Warning (13040): bidirectional pin "DRAM_DQ[10]" has no driver File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 72
    Warning (13040): bidirectional pin "DRAM_DQ[11]" has no driver File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 72
    Warning (13040): bidirectional pin "DRAM_DQ[12]" has no driver File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 72
    Warning (13040): bidirectional pin "DRAM_DQ[13]" has no driver File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 72
    Warning (13040): bidirectional pin "DRAM_DQ[14]" has no driver File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 72
    Warning (13040): bidirectional pin "DRAM_DQ[15]" has no driver File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 72
    Warning (13040): bidirectional pin "FPGA_I2C_SDAT" has no driver File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 83
    Warning (13040): bidirectional pin "GPIO_1[0]" has no driver File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 87
    Warning (13040): bidirectional pin "GPIO_1[1]" has no driver File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 87
    Warning (13040): bidirectional pin "GPIO_1[2]" has no driver File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 87
    Warning (13040): bidirectional pin "GPIO_1[3]" has no driver File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 87
    Warning (13040): bidirectional pin "GPIO_1[4]" has no driver File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 87
    Warning (13040): bidirectional pin "GPIO_1[5]" has no driver File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 87
    Warning (13040): bidirectional pin "GPIO_1[6]" has no driver File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 87
    Warning (13040): bidirectional pin "GPIO_1[7]" has no driver File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 87
    Warning (13040): bidirectional pin "GPIO_1[8]" has no driver File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 87
    Warning (13040): bidirectional pin "GPIO_1[9]" has no driver File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 87
    Warning (13040): bidirectional pin "GPIO_1[10]" has no driver File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 87
    Warning (13040): bidirectional pin "GPIO_1[11]" has no driver File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 87
    Warning (13040): bidirectional pin "GPIO_1[12]" has no driver File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 87
    Warning (13040): bidirectional pin "GPIO_1[13]" has no driver File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 87
    Warning (13040): bidirectional pin "GPIO_1[14]" has no driver File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 87
    Warning (13040): bidirectional pin "GPIO_1[15]" has no driver File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 87
    Warning (13040): bidirectional pin "GPIO_1[16]" has no driver File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 87
    Warning (13040): bidirectional pin "GPIO_1[17]" has no driver File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 87
    Warning (13040): bidirectional pin "GPIO_1[18]" has no driver File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 87
    Warning (13040): bidirectional pin "GPIO_1[19]" has no driver File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 87
    Warning (13040): bidirectional pin "GPIO_1[20]" has no driver File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 87
    Warning (13040): bidirectional pin "GPIO_1[21]" has no driver File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 87
    Warning (13040): bidirectional pin "GPIO_1[22]" has no driver File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 87
    Warning (13040): bidirectional pin "GPIO_1[23]" has no driver File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 87
    Warning (13040): bidirectional pin "GPIO_1[24]" has no driver File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 87
    Warning (13040): bidirectional pin "GPIO_1[25]" has no driver File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 87
    Warning (13040): bidirectional pin "GPIO_1[26]" has no driver File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 87
    Warning (13040): bidirectional pin "GPIO_1[27]" has no driver File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 87
    Warning (13040): bidirectional pin "GPIO_1[28]" has no driver File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 87
    Warning (13040): bidirectional pin "GPIO_1[29]" has no driver File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 87
    Warning (13040): bidirectional pin "GPIO_1[30]" has no driver File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 87
    Warning (13040): bidirectional pin "GPIO_1[31]" has no driver File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 87
    Warning (13040): bidirectional pin "GPIO_1[32]" has no driver File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 87
    Warning (13040): bidirectional pin "GPIO_1[33]" has no driver File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 87
    Warning (13040): bidirectional pin "GPIO_1[34]" has no driver File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 87
    Warning (13040): bidirectional pin "GPIO_1[35]" has no driver File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 87
    Warning (13040): bidirectional pin "PS2_CLK" has no driver File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 175
    Warning (13040): bidirectional pin "PS2_CLK2" has no driver File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 176
    Warning (13040): bidirectional pin "PS2_DAT" has no driver File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 177
    Warning (13040): bidirectional pin "PS2_DAT2" has no driver File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 178
    Warning (13040): bidirectional pin "GPIO_0[4]" has no driver File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 86
    Warning (13040): bidirectional pin "GPIO_0[5]" has no driver File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 86
    Warning (13040): bidirectional pin "GPIO_0[6]" has no driver File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 86
    Warning (13040): bidirectional pin "GPIO_0[7]" has no driver File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 86
    Warning (13040): bidirectional pin "GPIO_0[8]" has no driver File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 86
    Warning (13040): bidirectional pin "GPIO_0[9]" has no driver File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 86
    Warning (13040): bidirectional pin "GPIO_0[10]" has no driver File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 86
    Warning (13040): bidirectional pin "GPIO_0[11]" has no driver File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 86
    Warning (13040): bidirectional pin "GPIO_0[12]" has no driver File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 86
    Warning (13040): bidirectional pin "GPIO_0[13]" has no driver File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 86
    Warning (13040): bidirectional pin "GPIO_0[14]" has no driver File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 86
    Warning (13040): bidirectional pin "GPIO_0[15]" has no driver File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 86
    Warning (13040): bidirectional pin "GPIO_0[16]" has no driver File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 86
    Warning (13040): bidirectional pin "GPIO_0[17]" has no driver File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 86
    Warning (13040): bidirectional pin "GPIO_0[18]" has no driver File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 86
    Warning (13040): bidirectional pin "GPIO_0[19]" has no driver File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 86
    Warning (13040): bidirectional pin "GPIO_0[20]" has no driver File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 86
    Warning (13040): bidirectional pin "GPIO_0[21]" has no driver File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 86
    Warning (13040): bidirectional pin "GPIO_0[22]" has no driver File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 86
    Warning (13040): bidirectional pin "GPIO_0[23]" has no driver File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 86
    Warning (13040): bidirectional pin "GPIO_0[24]" has no driver File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 86
    Warning (13040): bidirectional pin "GPIO_0[25]" has no driver File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 86
    Warning (13040): bidirectional pin "GPIO_0[26]" has no driver File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 86
    Warning (13040): bidirectional pin "GPIO_0[27]" has no driver File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 86
    Warning (13040): bidirectional pin "GPIO_0[28]" has no driver File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 86
    Warning (13040): bidirectional pin "GPIO_0[29]" has no driver File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 86
    Warning (13040): bidirectional pin "GPIO_0[30]" has no driver File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 86
    Warning (13040): bidirectional pin "GPIO_0[31]" has no driver File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 86
    Warning (13040): bidirectional pin "GPIO_0[32]" has no driver File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 86
    Warning (13040): bidirectional pin "GPIO_0[33]" has no driver File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 86
    Warning (13040): bidirectional pin "GPIO_0[34]" has no driver File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 86
    Warning (13040): bidirectional pin "GPIO_0[35]" has no driver File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 86
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "GPIO_0[3]~synth" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 86
    Warning (13010): Node "ADC_CS_N~synth" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 40
    Warning (13010): Node "GPIO_0[0]~synth" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 86
    Warning (13010): Node "GPIO_0[1]~synth" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 86
    Warning (13010): Node "GPIO_0[2]~synth" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 86
    Warning (13010): Node "HPS_CONV_USB_N~synth" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 110
    Warning (13010): Node "HPS_DDR3_DQ[0]~synth" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 119
    Warning (13010): Node "HPS_DDR3_DQ[1]~synth" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 119
    Warning (13010): Node "HPS_DDR3_DQ[2]~synth" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 119
    Warning (13010): Node "HPS_DDR3_DQ[3]~synth" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 119
    Warning (13010): Node "HPS_DDR3_DQ[4]~synth" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 119
    Warning (13010): Node "HPS_DDR3_DQ[5]~synth" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 119
    Warning (13010): Node "HPS_DDR3_DQ[6]~synth" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 119
    Warning (13010): Node "HPS_DDR3_DQ[7]~synth" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 119
    Warning (13010): Node "HPS_DDR3_DQ[8]~synth" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 119
    Warning (13010): Node "HPS_DDR3_DQ[9]~synth" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 119
    Warning (13010): Node "HPS_DDR3_DQ[10]~synth" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 119
    Warning (13010): Node "HPS_DDR3_DQ[11]~synth" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 119
    Warning (13010): Node "HPS_DDR3_DQ[12]~synth" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 119
    Warning (13010): Node "HPS_DDR3_DQ[13]~synth" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 119
    Warning (13010): Node "HPS_DDR3_DQ[14]~synth" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 119
    Warning (13010): Node "HPS_DDR3_DQ[15]~synth" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 119
    Warning (13010): Node "HPS_DDR3_DQ[16]~synth" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 119
    Warning (13010): Node "HPS_DDR3_DQ[17]~synth" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 119
    Warning (13010): Node "HPS_DDR3_DQ[18]~synth" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 119
    Warning (13010): Node "HPS_DDR3_DQ[19]~synth" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 119
    Warning (13010): Node "HPS_DDR3_DQ[20]~synth" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 119
    Warning (13010): Node "HPS_DDR3_DQ[21]~synth" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 119
    Warning (13010): Node "HPS_DDR3_DQ[22]~synth" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 119
    Warning (13010): Node "HPS_DDR3_DQ[23]~synth" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 119
    Warning (13010): Node "HPS_DDR3_DQ[24]~synth" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 119
    Warning (13010): Node "HPS_DDR3_DQ[25]~synth" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 119
    Warning (13010): Node "HPS_DDR3_DQ[26]~synth" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 119
    Warning (13010): Node "HPS_DDR3_DQ[27]~synth" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 119
    Warning (13010): Node "HPS_DDR3_DQ[28]~synth" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 119
    Warning (13010): Node "HPS_DDR3_DQ[29]~synth" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 119
    Warning (13010): Node "HPS_DDR3_DQ[30]~synth" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 119
    Warning (13010): Node "HPS_DDR3_DQ[31]~synth" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 119
    Warning (13010): Node "HPS_DDR3_DQS_N[0]~synth" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 120
    Warning (13010): Node "HPS_DDR3_DQS_N[1]~synth" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 120
    Warning (13010): Node "HPS_DDR3_DQS_N[2]~synth" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 120
    Warning (13010): Node "HPS_DDR3_DQS_N[3]~synth" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 120
    Warning (13010): Node "HPS_DDR3_DQS_P[0]~synth" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 121
    Warning (13010): Node "HPS_DDR3_DQS_P[1]~synth" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 121
    Warning (13010): Node "HPS_DDR3_DQS_P[2]~synth" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 121
    Warning (13010): Node "HPS_DDR3_DQS_P[3]~synth" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 121
    Warning (13010): Node "HPS_ENET_INT_N~synth" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 128
    Warning (13010): Node "HPS_ENET_MDIO~synth" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 130
    Warning (13010): Node "HPS_FLASH_DATA[0]~synth" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 136
    Warning (13010): Node "HPS_FLASH_DATA[1]~synth" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 136
    Warning (13010): Node "HPS_FLASH_DATA[2]~synth" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 136
    Warning (13010): Node "HPS_FLASH_DATA[3]~synth" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 136
    Warning (13010): Node "HPS_GSENSOR_INT~synth" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 139
    Warning (13010): Node "HPS_I2C1_SCLK~synth" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 140
    Warning (13010): Node "HPS_I2C1_SDAT~synth" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 141
    Warning (13010): Node "HPS_I2C2_SCLK~synth" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 142
    Warning (13010): Node "HPS_I2C2_SDAT~synth" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 143
    Warning (13010): Node "HPS_I2C_CONTROL~synth" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 144
    Warning (13010): Node "HPS_KEY~synth" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 145
    Warning (13010): Node "HPS_LED~synth" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 146
    Warning (13010): Node "HPS_LTC_GPIO~synth" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 147
    Warning (13010): Node "HPS_SD_CMD~synth" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 149
    Warning (13010): Node "HPS_SD_DATA[0]~synth" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 150
    Warning (13010): Node "HPS_SD_DATA[1]~synth" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 150
    Warning (13010): Node "HPS_SD_DATA[2]~synth" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 150
    Warning (13010): Node "HPS_SD_DATA[3]~synth" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 150
    Warning (13010): Node "HPS_SPIM_SS~synth" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 154
    Warning (13010): Node "HPS_USB_DATA[0]~synth" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 158
    Warning (13010): Node "HPS_USB_DATA[1]~synth" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 158
    Warning (13010): Node "HPS_USB_DATA[2]~synth" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 158
    Warning (13010): Node "HPS_USB_DATA[3]~synth" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 158
    Warning (13010): Node "HPS_USB_DATA[4]~synth" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 158
    Warning (13010): Node "HPS_USB_DATA[5]~synth" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 158
    Warning (13010): Node "HPS_USB_DATA[6]~synth" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 158
    Warning (13010): Node "HPS_USB_DATA[7]~synth" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 158
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "AUD_DACDAT" is stuck at GND File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 49
    Warning (13410): Pin "AUD_XCK" is stuck at GND File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 51
    Warning (13410): Pin "DRAM_ADDR[0]" is stuck at GND File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 66
    Warning (13410): Pin "DRAM_ADDR[1]" is stuck at GND File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 66
    Warning (13410): Pin "DRAM_ADDR[2]" is stuck at GND File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 66
    Warning (13410): Pin "DRAM_ADDR[3]" is stuck at GND File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 66
    Warning (13410): Pin "DRAM_ADDR[4]" is stuck at GND File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 66
    Warning (13410): Pin "DRAM_ADDR[5]" is stuck at GND File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 66
    Warning (13410): Pin "DRAM_ADDR[6]" is stuck at GND File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 66
    Warning (13410): Pin "DRAM_ADDR[7]" is stuck at GND File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 66
    Warning (13410): Pin "DRAM_ADDR[8]" is stuck at GND File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 66
    Warning (13410): Pin "DRAM_ADDR[9]" is stuck at GND File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 66
    Warning (13410): Pin "DRAM_ADDR[10]" is stuck at GND File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 66
    Warning (13410): Pin "DRAM_ADDR[11]" is stuck at GND File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 66
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 66
    Warning (13410): Pin "DRAM_BA[0]" is stuck at GND File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 67
    Warning (13410): Pin "DRAM_BA[1]" is stuck at GND File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 67
    Warning (13410): Pin "DRAM_CAS_N" is stuck at GND File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 68
    Warning (13410): Pin "DRAM_CKE" is stuck at GND File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 69
    Warning (13410): Pin "DRAM_CLK" is stuck at GND File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 70
    Warning (13410): Pin "DRAM_CS_N" is stuck at GND File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 71
    Warning (13410): Pin "DRAM_LDQM" is stuck at GND File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 73
    Warning (13410): Pin "DRAM_RAS_N" is stuck at GND File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 74
    Warning (13410): Pin "DRAM_UDQM" is stuck at GND File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 75
    Warning (13410): Pin "DRAM_WE_N" is stuck at GND File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 76
    Warning (13410): Pin "FAN_CTRL" is stuck at GND File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 79
    Warning (13410): Pin "FPGA_I2C_SCLK" is stuck at GND File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 82
    Warning (13410): Pin "HEX0[0]" is stuck at GND File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 91
    Warning (13410): Pin "HEX0[1]" is stuck at GND File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 91
    Warning (13410): Pin "HEX0[2]" is stuck at GND File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 91
    Warning (13410): Pin "HEX0[3]" is stuck at GND File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 91
    Warning (13410): Pin "HEX0[4]" is stuck at GND File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 91
    Warning (13410): Pin "HEX0[5]" is stuck at GND File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 91
    Warning (13410): Pin "HEX0[6]" is stuck at GND File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 91
    Warning (13410): Pin "HEX1[0]" is stuck at GND File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 94
    Warning (13410): Pin "HEX1[1]" is stuck at GND File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 94
    Warning (13410): Pin "HEX1[2]" is stuck at GND File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 94
    Warning (13410): Pin "HEX1[3]" is stuck at GND File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 94
    Warning (13410): Pin "HEX1[4]" is stuck at GND File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 94
    Warning (13410): Pin "HEX1[5]" is stuck at GND File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 94
    Warning (13410): Pin "HEX1[6]" is stuck at GND File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 94
    Warning (13410): Pin "HEX2[0]" is stuck at GND File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 97
    Warning (13410): Pin "HEX2[1]" is stuck at GND File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 97
    Warning (13410): Pin "HEX2[2]" is stuck at GND File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 97
    Warning (13410): Pin "HEX2[3]" is stuck at GND File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 97
    Warning (13410): Pin "HEX2[4]" is stuck at GND File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 97
    Warning (13410): Pin "HEX2[5]" is stuck at GND File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 97
    Warning (13410): Pin "HEX2[6]" is stuck at GND File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 97
    Warning (13410): Pin "HEX3[0]" is stuck at GND File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 100
    Warning (13410): Pin "HEX3[1]" is stuck at GND File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 100
    Warning (13410): Pin "HEX3[2]" is stuck at GND File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 100
    Warning (13410): Pin "HEX3[3]" is stuck at GND File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 100
    Warning (13410): Pin "HEX3[4]" is stuck at GND File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 100
    Warning (13410): Pin "HEX3[5]" is stuck at GND File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 100
    Warning (13410): Pin "HEX3[6]" is stuck at GND File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 100
    Warning (13410): Pin "HEX4[0]" is stuck at GND File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 103
    Warning (13410): Pin "HEX4[1]" is stuck at GND File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 103
    Warning (13410): Pin "HEX4[2]" is stuck at GND File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 103
    Warning (13410): Pin "HEX4[3]" is stuck at GND File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 103
    Warning (13410): Pin "HEX4[4]" is stuck at GND File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 103
    Warning (13410): Pin "HEX4[5]" is stuck at GND File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 103
    Warning (13410): Pin "HEX4[6]" is stuck at GND File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 103
    Warning (13410): Pin "HEX5[0]" is stuck at GND File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 106
    Warning (13410): Pin "HEX5[1]" is stuck at GND File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 106
    Warning (13410): Pin "HEX5[2]" is stuck at GND File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 106
    Warning (13410): Pin "HEX5[3]" is stuck at GND File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 106
    Warning (13410): Pin "HEX5[4]" is stuck at GND File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 106
    Warning (13410): Pin "HEX5[5]" is stuck at GND File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 106
    Warning (13410): Pin "HEX5[6]" is stuck at GND File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 106
    Warning (13410): Pin "IRDA_TXD" is stuck at GND File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 166
    Warning (13410): Pin "TD_RESET_N" is stuck at GND File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 187
    Warning (13410): Pin "VGA_B[0]" is stuck at GND File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 192
    Warning (13410): Pin "VGA_B[1]" is stuck at GND File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 192
    Warning (13410): Pin "VGA_B[2]" is stuck at GND File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 192
    Warning (13410): Pin "VGA_B[3]" is stuck at GND File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 192
    Warning (13410): Pin "VGA_B[4]" is stuck at GND File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 192
    Warning (13410): Pin "VGA_B[5]" is stuck at GND File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 192
    Warning (13410): Pin "VGA_B[6]" is stuck at GND File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 192
    Warning (13410): Pin "VGA_B[7]" is stuck at GND File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 192
    Warning (13410): Pin "VGA_BLANK_N" is stuck at GND File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 193
    Warning (13410): Pin "VGA_CLK" is stuck at GND File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 194
    Warning (13410): Pin "VGA_G[0]" is stuck at GND File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 195
    Warning (13410): Pin "VGA_G[1]" is stuck at GND File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 195
    Warning (13410): Pin "VGA_G[2]" is stuck at GND File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 195
    Warning (13410): Pin "VGA_G[3]" is stuck at GND File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 195
    Warning (13410): Pin "VGA_G[4]" is stuck at GND File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 195
    Warning (13410): Pin "VGA_G[5]" is stuck at GND File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 195
    Warning (13410): Pin "VGA_G[6]" is stuck at GND File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 195
    Warning (13410): Pin "VGA_G[7]" is stuck at GND File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 195
    Warning (13410): Pin "VGA_HS" is stuck at GND File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 196
    Warning (13410): Pin "VGA_R[0]" is stuck at GND File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 197
    Warning (13410): Pin "VGA_R[1]" is stuck at GND File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 197
    Warning (13410): Pin "VGA_R[2]" is stuck at GND File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 197
    Warning (13410): Pin "VGA_R[3]" is stuck at GND File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 197
    Warning (13410): Pin "VGA_R[4]" is stuck at GND File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 197
    Warning (13410): Pin "VGA_R[5]" is stuck at GND File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 197
    Warning (13410): Pin "VGA_R[6]" is stuck at GND File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 197
    Warning (13410): Pin "VGA_R[7]" is stuck at GND File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 197
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 198
    Warning (13410): Pin "VGA_VS" is stuck at GND File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 200
Info (17049): 663 registers lost all their fanouts during netlist optimizations.
Warning (20013): Ignored 16 assignments for entity "FP_DIVIDE" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity FP_DIVIDE -sip FP_DIVIDE.sip -library lib_FP_DIVIDE was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 21.1 -entity FP_DIVIDE -sip FP_DIVIDE.sip -library lib_FP_DIVIDE was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity FP_DIVIDE -sip FP_DIVIDE.sip -library lib_FP_DIVIDE was ignored
Warning (20013): Ignored 65 assignments for entity "FP_DIVIDE_0002" -- entity does not exist in design
Warning (20013): Ignored 16 assignments for entity "FP_GEQ" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity FP_GEQ -sip FP_GEQ.sip -library lib_FP_GEQ was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 21.1 -entity FP_GEQ -sip FP_GEQ.sip -library lib_FP_GEQ was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity FP_GEQ -sip FP_GEQ.sip -library lib_FP_GEQ was ignored
Warning (20013): Ignored 65 assignments for entity "FP_GEQ_0002" -- entity does not exist in design
Warning (20013): Ignored 16 assignments for entity "FP_LOG" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity FP_LOG -sip FP_LOG.sip -library lib_FP_LOG was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 21.1 -entity FP_LOG -sip FP_LOG.sip -library lib_FP_LOG was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity FP_LOG -sip FP_LOG.sip -library lib_FP_LOG was ignored
Warning (20013): Ignored 65 assignments for entity "FP_LOG_0002" -- entity does not exist in design
Warning (20013): Ignored 16 assignments for entity "FP_SUB" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity FP_SUB -sip FP_SUB.sip -library lib_FP_SUB was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 21.1 -entity FP_SUB -sip FP_SUB.sip -library lib_FP_SUB was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity FP_SUB -sip FP_SUB.sip -library lib_FP_SUB was ignored
Warning (20013): Ignored 65 assignments for entity "FP_SUB_0002" -- entity does not exist in design
Info (144001): Generated suppressed messages file C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 41 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 16 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "AUD_ADCDAT" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 46
    Warning (15610): No output dependent on input pin "CLOCK2_50" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 54
    Warning (15610): No output dependent on input pin "CLOCK3_50" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 57
    Warning (15610): No output dependent on input pin "CLOCK4_50" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 60
    Warning (15610): No output dependent on input pin "IRDA_RXD" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 165
    Warning (15610): No output dependent on input pin "TD_CLK27" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 184
    Warning (15610): No output dependent on input pin "TD_DATA[0]" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 185
    Warning (15610): No output dependent on input pin "TD_DATA[1]" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 185
    Warning (15610): No output dependent on input pin "TD_DATA[2]" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 185
    Warning (15610): No output dependent on input pin "TD_DATA[3]" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 185
    Warning (15610): No output dependent on input pin "TD_DATA[4]" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 185
    Warning (15610): No output dependent on input pin "TD_DATA[5]" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 185
    Warning (15610): No output dependent on input pin "TD_DATA[6]" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 185
    Warning (15610): No output dependent on input pin "TD_DATA[7]" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 185
    Warning (15610): No output dependent on input pin "TD_HS" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 186
    Warning (15610): No output dependent on input pin "TD_VS" File: C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/ghrd_top.v Line: 188
Info (21057): Implemented 18933 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 47 input pins
    Info (21059): Implemented 158 output pins
    Info (21060): Implemented 167 bidirectional pins
    Info (21061): Implemented 17790 logic cells
    Info (21064): Implemented 116 RAM segments
    Info (21066): Implemented 1 delay-locked loops
    Info (21062): Implemented 2 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 537 warnings
    Info: Peak virtual memory: 5407 megabytes
    Info: Processing ended: Thu Jun 13 09:49:54 2024
    Info: Elapsed time: 00:04:43
    Info: Total CPU time (on all processors): 00:06:06


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/luke/OneDrive/FYP/QUARTUS/de1_soc_GHRD/soc_system.map.smsg.


