

================================================================
== Vitis HLS Report for 'divide_Pipeline_SHIFT6'
================================================================
* Date:           Thu Dec 19 08:56:07 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        rsa.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.50 ns|  5.124 ns|     2.30 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        9|       69|  76.500 ns|  0.587 us|    9|   69|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+--------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+--------+----------+
        |- SHIFT   |        7|       67|         4|          4|          1|  1 ~ 16|       yes|
        +----------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1883|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    107|    -|
|Register         |        -|    -|     415|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     415|   1990|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+-----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+-----+------------+------------+
    |add_ln241_2_fu_203_p2      |         +|   0|  0|   14|           7|           3|
    |add_ln241_fu_186_p2        |         +|   0|  0|   13|           5|           2|
    |x_5_fu_214_p2              |         +|   0|  0|   14|           6|           2|
    |ap_condition_83            |       and|   0|  0|    2|           1|           1|
    |icmp_ln240_2_fu_197_p2     |      icmp|   0|  0|   10|           7|           1|
    |icmp_ln240_fu_180_p2       |      icmp|   0|  0|   10|           7|           1|
    |lshr_ln1691_1_fu_281_p2    |      lshr|   0|  0|  423|         128|         128|
    |lshr_ln1691_fu_250_p2      |      lshr|   0|  0|  423|         128|         128|
    |select_ln1691_1_fu_299_p3  |    select|   0|  0|   64|           1|          64|
    |select_ln1691_fu_268_p3    |    select|   0|  0|   64|           1|          64|
    |shl_ln1691_1_fu_286_p2     |       shl|   0|  0|  423|         128|         128|
    |shl_ln1691_fu_255_p2       |       shl|   0|  0|  423|         128|         128|
    +---------------------------+----------+----+---+-----+------------+------------+
    |Total                      |          |   0|  0| 1883|         547|         650|
    +---------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  25|          5|    1|          5|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_load  |   9|          2|    7|         14|
    |ap_sig_allocacmp_x_4     |   9|          2|    6|         12|
    |j_fu_74                  |   9|          2|    7|         14|
    |k_V_fu_66                |   9|          2|   64|        128|
    |r_address0               |  14|          3|    5|         15|
    |r_address1               |  14|          3|    5|         15|
    |x_fu_70                  |   9|          2|    6|         12|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 107|         23|  102|        217|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------+----+----+-----+-----------+
    |                   Name                   | FF | LUT| Bits| Const Bits|
    +------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                 |   4|   0|    4|          0|
    |ap_done_reg                               |   1|   0|    1|          0|
    |icmp_ln240_2_reg_370                      |   1|   0|    1|          0|
    |icmp_ln240_reg_361                        |   1|   0|    1|          0|
    |j_fu_74                                   |   7|   0|    7|          0|
    |k_V_9_reg_385                             |  64|   0|   64|          0|
    |k_V_fu_66                                 |  64|   0|  128|         64|
    |r_addr_1_reg_374                          |   5|   0|    5|          0|
    |r_addr_reg_365                            |   5|   0|    5|          0|
    |r_load_reg_379                            |  64|   0|   64|          0|
    |select_ln1691_1_reg_396                   |  64|   0|   64|          0|
    |select_ln1691_reg_391                     |  64|   0|   64|          0|
    |sh_prom2_i_i_cast_cast_cast_cast_reg_345  |  32|   0|  128|         96|
    |sh_prom_i_i_cast_cast_cast_cast_reg_351   |  32|   0|  128|         96|
    |tmp_6_reg_357                             |   1|   0|    1|          0|
    |x_fu_70                                   |   6|   0|    6|          0|
    +------------------------------------------+----+----+-----+-----------+
    |Total                                     | 415|   0|  671|        256|
    +------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+------------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  divide_Pipeline_SHIFT6|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  divide_Pipeline_SHIFT6|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  divide_Pipeline_SHIFT6|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  divide_Pipeline_SHIFT6|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  divide_Pipeline_SHIFT6|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  divide_Pipeline_SHIFT6|  return value|
|zext_ln238              |   in|    6|     ap_none|              zext_ln238|        scalar|
|r_address0              |  out|    5|   ap_memory|                       r|         array|
|r_ce0                   |  out|    1|   ap_memory|                       r|         array|
|r_we0                   |  out|    1|   ap_memory|                       r|         array|
|r_d0                    |  out|   64|   ap_memory|                       r|         array|
|r_q0                    |   in|   64|   ap_memory|                       r|         array|
|r_address1              |  out|    5|   ap_memory|                       r|         array|
|r_ce1                   |  out|    1|   ap_memory|                       r|         array|
|r_we1                   |  out|    1|   ap_memory|                       r|         array|
|r_d1                    |  out|   64|   ap_memory|                       r|         array|
|r_q1                    |   in|   64|   ap_memory|                       r|         array|
|sh_prom_i_i_cast_cast   |   in|    8|     ap_none|   sh_prom_i_i_cast_cast|        scalar|
|sh_prom2_i_i_cast_cast  |   in|    8|     ap_none|  sh_prom2_i_i_cast_cast|        scalar|
|cmp_i9_i                |   in|    1|     ap_none|                cmp_i9_i|        scalar|
+------------------------+-----+-----+------------+------------------------+--------------+

