// Seed: 3254073364
module module_0;
  wire id_1;
  wire  id_2  ,  id_3  ,  id_4  ,  id_5  ,  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ;
  wire id_28 = 1;
  assign id_10 = 1 == id_18;
endmodule
module module_1 (
    input tri1 id_0,
    input supply1 id_1,
    input tri0 id_2,
    output tri1 id_3,
    input wor id_4,
    input tri0 id_5
);
  assign id_3 = id_0;
  module_0();
  assign id_3 = 1;
endmodule
