<!-- This comment will put IE 6, 7 and 8 in quirks mode -->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>SAM3S Software Package: Pwm Struct Reference</title>
<link href="common/style.css" rel="stylesheet" type="text/css"/>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javaScript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body onload='searchBox.OnSelectItem(0);'>
    <div id="body">
        <div id="title">SAM3S Software Package 2.1</div>
        <div id="banner"></div>

<!-- Generated by Doxygen 1.7.1 -->
<script type="text/javascript"><!--
var searchBox = new SearchBox("searchBox", "search",false,'Search');
--></script>
<div class="navigation" id="top">
  <div class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
      <li id="searchli">
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li><a href="classes.html"><span>Data&nbsp;Structure&nbsp;Index</span></a></li>
      <li><a href="functions.html"><span>Data&nbsp;Fields</span></a></li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<h1>Pwm Struct Reference<br/>
<small>
[<a class="el" href="group___s_a_m3_s___p_w_m.html">Pulse Width Modulation Controller</a>]</small>
</h1>  </div>
</div>
<div class="contents">
<!-- doxytag: class="Pwm" -->
<p><a class="el" href="struct_pwm.html" title="Pwm hardware registers.">Pwm</a> hardware registers.  
<a href="#_details">More...</a></p>

<p><code>#include &lt;<a class="el" href="_s_a_m3_s_8h_source.html">S:/projets/EK/SAM3S-EK/sam3s_project_trunk/libraries/libchip_sam3s/include/SAM3S.h</a>&gt;</code></p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3a338b26bb97324b1704d80259b7c408"></a><!-- doxytag: member="Pwm::PWM_CLK" ref="a3a338b26bb97324b1704d80259b7c408" args="" -->
<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#a3a338b26bb97324b1704d80259b7c408">PWM_CLK</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_pwm.html" title="Pwm hardware registers.">Pwm</a> Offset: 0x00) PWM Clock Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="add5f167e529f9176d58f0c47eded4947"></a><!-- doxytag: member="Pwm::PWM_ENA" ref="add5f167e529f9176d58f0c47eded4947" args="" -->
<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#add5f167e529f9176d58f0c47eded4947">PWM_ENA</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_pwm.html" title="Pwm hardware registers.">Pwm</a> Offset: 0x04) PWM Enable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acbd277d492483316e344a42028b9938f"></a><!-- doxytag: member="Pwm::PWM_DIS" ref="acbd277d492483316e344a42028b9938f" args="" -->
<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#acbd277d492483316e344a42028b9938f">PWM_DIS</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_pwm.html" title="Pwm hardware registers.">Pwm</a> Offset: 0x08) PWM Disable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5d868ac21b9698704e8c73abe32c37a2"></a><!-- doxytag: member="Pwm::PWM_SR" ref="a5d868ac21b9698704e8c73abe32c37a2" args="" -->
<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#a5d868ac21b9698704e8c73abe32c37a2">PWM_SR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_pwm.html" title="Pwm hardware registers.">Pwm</a> Offset: 0x0C) PWM Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acf7af5b330628fe1bcb22d2b69c4e969"></a><!-- doxytag: member="Pwm::PWM_IER1" ref="acf7af5b330628fe1bcb22d2b69c4e969" args="" -->
<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#acf7af5b330628fe1bcb22d2b69c4e969">PWM_IER1</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_pwm.html" title="Pwm hardware registers.">Pwm</a> Offset: 0x10) PWM Interrupt Enable Register 1 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa1328c7f85206bd79be5823a94991b9a"></a><!-- doxytag: member="Pwm::PWM_IDR1" ref="aa1328c7f85206bd79be5823a94991b9a" args="" -->
<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#aa1328c7f85206bd79be5823a94991b9a">PWM_IDR1</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_pwm.html" title="Pwm hardware registers.">Pwm</a> Offset: 0x14) PWM Interrupt Disable Register 1 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a34f86217828b23d2ff9d6a70dc974cd5"></a><!-- doxytag: member="Pwm::PWM_IMR1" ref="a34f86217828b23d2ff9d6a70dc974cd5" args="" -->
<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#a34f86217828b23d2ff9d6a70dc974cd5">PWM_IMR1</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_pwm.html" title="Pwm hardware registers.">Pwm</a> Offset: 0x18) PWM Interrupt Mask Register 1 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a84da9d7e548f7b2288d97b0bada11ae0"></a><!-- doxytag: member="Pwm::PWM_ISR1" ref="a84da9d7e548f7b2288d97b0bada11ae0" args="" -->
<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#a84da9d7e548f7b2288d97b0bada11ae0">PWM_ISR1</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_pwm.html" title="Pwm hardware registers.">Pwm</a> Offset: 0x1C) PWM Interrupt Status Register 1 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac6646243658d57176af4e3dd40b2e3b4"></a><!-- doxytag: member="Pwm::PWM_SCM" ref="ac6646243658d57176af4e3dd40b2e3b4" args="" -->
<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#ac6646243658d57176af4e3dd40b2e3b4">PWM_SCM</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_pwm.html" title="Pwm hardware registers.">Pwm</a> Offset: 0x20) PWM Sync Channels Mode Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aed3afe3b9c763c22184e848bb0710152"></a><!-- doxytag: member="Pwm::Reserved1" ref="aed3afe3b9c763c22184e848bb0710152" args="[1]" -->
<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><b>Reserved1</b> [1]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3ae9540e175e498b70c618bb4ac5eb3e"></a><!-- doxytag: member="Pwm::PWM_SCUC" ref="a3ae9540e175e498b70c618bb4ac5eb3e" args="" -->
<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#a3ae9540e175e498b70c618bb4ac5eb3e">PWM_SCUC</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_pwm.html" title="Pwm hardware registers.">Pwm</a> Offset: 0x28) PWM Sync Channels Update Control Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a19b62c565ccf46c564fe286c638a72c9"></a><!-- doxytag: member="Pwm::PWM_SCUP" ref="a19b62c565ccf46c564fe286c638a72c9" args="" -->
<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#a19b62c565ccf46c564fe286c638a72c9">PWM_SCUP</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_pwm.html" title="Pwm hardware registers.">Pwm</a> Offset: 0x2C) PWM Sync Channels Update Period Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aeeeb94de27fe4d394bf94a0bc05d7c75"></a><!-- doxytag: member="Pwm::PWM_SCUPUPD" ref="aeeeb94de27fe4d394bf94a0bc05d7c75" args="" -->
<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#aeeeb94de27fe4d394bf94a0bc05d7c75">PWM_SCUPUPD</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_pwm.html" title="Pwm hardware registers.">Pwm</a> Offset: 0x30) PWM Sync Channels Update Period Update Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a81d58500a600ff633cc1c4f26f8bb24c"></a><!-- doxytag: member="Pwm::PWM_IER2" ref="a81d58500a600ff633cc1c4f26f8bb24c" args="" -->
<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#a81d58500a600ff633cc1c4f26f8bb24c">PWM_IER2</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_pwm.html" title="Pwm hardware registers.">Pwm</a> Offset: 0x34) PWM Interrupt Enable Register 2 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a624e35691807506bd16b61f21da21fdb"></a><!-- doxytag: member="Pwm::PWM_IDR2" ref="a624e35691807506bd16b61f21da21fdb" args="" -->
<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#a624e35691807506bd16b61f21da21fdb">PWM_IDR2</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_pwm.html" title="Pwm hardware registers.">Pwm</a> Offset: 0x38) PWM Interrupt Disable Register 2 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abe09c127db802a9dbbc99f4624b936af"></a><!-- doxytag: member="Pwm::PWM_IMR2" ref="abe09c127db802a9dbbc99f4624b936af" args="" -->
<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#abe09c127db802a9dbbc99f4624b936af">PWM_IMR2</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_pwm.html" title="Pwm hardware registers.">Pwm</a> Offset: 0x3C) PWM Interrupt Mask Register 2 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7b0718ec71635409bc62a4d8ef609bf9"></a><!-- doxytag: member="Pwm::PWM_ISR2" ref="a7b0718ec71635409bc62a4d8ef609bf9" args="" -->
<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#a7b0718ec71635409bc62a4d8ef609bf9">PWM_ISR2</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_pwm.html" title="Pwm hardware registers.">Pwm</a> Offset: 0x40) PWM Interrupt Status Register 2 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1154dc84189579d6613cbd7762a647b7"></a><!-- doxytag: member="Pwm::PWM_OOV" ref="a1154dc84189579d6613cbd7762a647b7" args="" -->
<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#a1154dc84189579d6613cbd7762a647b7">PWM_OOV</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_pwm.html" title="Pwm hardware registers.">Pwm</a> Offset: 0x44) PWM Output Override Value Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af06d1eeb60c389c2225d049d8f8106db"></a><!-- doxytag: member="Pwm::PWM_OS" ref="af06d1eeb60c389c2225d049d8f8106db" args="" -->
<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#af06d1eeb60c389c2225d049d8f8106db">PWM_OS</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_pwm.html" title="Pwm hardware registers.">Pwm</a> Offset: 0x48) PWM Output Selection Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a922ee682510a31480e3899f5d600c2e7"></a><!-- doxytag: member="Pwm::PWM_OSS" ref="a922ee682510a31480e3899f5d600c2e7" args="" -->
<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#a922ee682510a31480e3899f5d600c2e7">PWM_OSS</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_pwm.html" title="Pwm hardware registers.">Pwm</a> Offset: 0x4C) PWM Output Selection Set Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac02971d9e880d8433525950aa538f916"></a><!-- doxytag: member="Pwm::PWM_OSC" ref="ac02971d9e880d8433525950aa538f916" args="" -->
<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#ac02971d9e880d8433525950aa538f916">PWM_OSC</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_pwm.html" title="Pwm hardware registers.">Pwm</a> Offset: 0x50) PWM Output Selection Clear Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9ec85706d9d4cb08e54c624c4c706040"></a><!-- doxytag: member="Pwm::PWM_OSSUPD" ref="a9ec85706d9d4cb08e54c624c4c706040" args="" -->
<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#a9ec85706d9d4cb08e54c624c4c706040">PWM_OSSUPD</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_pwm.html" title="Pwm hardware registers.">Pwm</a> Offset: 0x54) PWM Output Selection Set Update Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7f3053c7ed41ab38fd45bd5c7e3aaf8b"></a><!-- doxytag: member="Pwm::PWM_OSCUPD" ref="a7f3053c7ed41ab38fd45bd5c7e3aaf8b" args="" -->
<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#a7f3053c7ed41ab38fd45bd5c7e3aaf8b">PWM_OSCUPD</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_pwm.html" title="Pwm hardware registers.">Pwm</a> Offset: 0x58) PWM Output Selection Clear Update Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0ff628d40ad867b4962215294c1a3d46"></a><!-- doxytag: member="Pwm::PWM_FMR" ref="a0ff628d40ad867b4962215294c1a3d46" args="" -->
<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#a0ff628d40ad867b4962215294c1a3d46">PWM_FMR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_pwm.html" title="Pwm hardware registers.">Pwm</a> Offset: 0x5C) PWM Fault Mode Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a03cb8dc009b1a524df5ffbf576ec4bdc"></a><!-- doxytag: member="Pwm::PWM_FSR" ref="a03cb8dc009b1a524df5ffbf576ec4bdc" args="" -->
<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#a03cb8dc009b1a524df5ffbf576ec4bdc">PWM_FSR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_pwm.html" title="Pwm hardware registers.">Pwm</a> Offset: 0x60) PWM Fault Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4e698b03650fd3b5d57a2ac09aa0e6e5"></a><!-- doxytag: member="Pwm::PWM_FCR" ref="a4e698b03650fd3b5d57a2ac09aa0e6e5" args="" -->
<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#a4e698b03650fd3b5d57a2ac09aa0e6e5">PWM_FCR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_pwm.html" title="Pwm hardware registers.">Pwm</a> Offset: 0x64) PWM Fault Clear Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af67749af3d0431f021c6f96b4c34bd49"></a><!-- doxytag: member="Pwm::PWM_FPV" ref="af67749af3d0431f021c6f96b4c34bd49" args="" -->
<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#af67749af3d0431f021c6f96b4c34bd49">PWM_FPV</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_pwm.html" title="Pwm hardware registers.">Pwm</a> Offset: 0x68) PWM Fault Protection Value Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae1bd64facaef0b971a3202e918901e6c"></a><!-- doxytag: member="Pwm::PWM_FPE" ref="ae1bd64facaef0b971a3202e918901e6c" args="" -->
<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#ae1bd64facaef0b971a3202e918901e6c">PWM_FPE</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_pwm.html" title="Pwm hardware registers.">Pwm</a> Offset: 0x6C) PWM Fault Protection Enable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4cd01da0f9bf4ca8ad7c2527536a898e"></a><!-- doxytag: member="Pwm::Reserved2" ref="a4cd01da0f9bf4ca8ad7c2527536a898e" args="[3]" -->
<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><b>Reserved2</b> [3]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad994fa65aede1bb6350e4bdbfa11c7f7"></a><!-- doxytag: member="Pwm::PWM_ELxMR" ref="ad994fa65aede1bb6350e4bdbfa11c7f7" args="[2]" -->
<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#ad994fa65aede1bb6350e4bdbfa11c7f7">PWM_ELxMR</a> [2]</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_pwm.html" title="Pwm hardware registers.">Pwm</a> Offset: 0x7C) PWM Event Line 0 Mode Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3f7da3172b4669a9f5c57c27a3da83cc"></a><!-- doxytag: member="Pwm::Reserved3" ref="a3f7da3172b4669a9f5c57c27a3da83cc" args="[11]" -->
<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><b>Reserved3</b> [11]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afdf21a410c2d320a08a7cde8b0907582"></a><!-- doxytag: member="Pwm::PWM_SMMR" ref="afdf21a410c2d320a08a7cde8b0907582" args="" -->
<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#afdf21a410c2d320a08a7cde8b0907582">PWM_SMMR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_pwm.html" title="Pwm hardware registers.">Pwm</a> Offset: 0xB0) PWM Stepper Motor Mode Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7f25efb8ab0679c9105876e4fdc50282"></a><!-- doxytag: member="Pwm::Reserved4" ref="a7f25efb8ab0679c9105876e4fdc50282" args="[12]" -->
<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><b>Reserved4</b> [12]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9853eb0e0ba5eb5803acd8326ac8daf7"></a><!-- doxytag: member="Pwm::PWM_WPCR" ref="a9853eb0e0ba5eb5803acd8326ac8daf7" args="" -->
<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#a9853eb0e0ba5eb5803acd8326ac8daf7">PWM_WPCR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_pwm.html" title="Pwm hardware registers.">Pwm</a> Offset: 0xE4) PWM Write Protect Control Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a801b12ac197e4231efc1d65929a0ef20"></a><!-- doxytag: member="Pwm::PWM_WPSR" ref="a801b12ac197e4231efc1d65929a0ef20" args="" -->
<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#a801b12ac197e4231efc1d65929a0ef20">PWM_WPSR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_pwm.html" title="Pwm hardware registers.">Pwm</a> Offset: 0xE8) PWM Write Protect Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0ea761ab33949fe396e41834f4240874"></a><!-- doxytag: member="Pwm::Reserved5" ref="a0ea761ab33949fe396e41834f4240874" args="[5]" -->
<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><b>Reserved5</b> [5]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af56881969b231a667aacc464487c2542"></a><!-- doxytag: member="Pwm::PWM_RPR" ref="af56881969b231a667aacc464487c2542" args="" -->
<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#af56881969b231a667aacc464487c2542">PWM_RPR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_pwm.html" title="Pwm hardware registers.">Pwm</a> Offset: 0x100) Receive Pointer Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a63691783f92e15dca4d652a72bfc871c"></a><!-- doxytag: member="Pwm::PWM_RCR" ref="a63691783f92e15dca4d652a72bfc871c" args="" -->
<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#a63691783f92e15dca4d652a72bfc871c">PWM_RCR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_pwm.html" title="Pwm hardware registers.">Pwm</a> Offset: 0x104) Receive Counter Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6323c7c86e31d3a60059ef0c764763f5"></a><!-- doxytag: member="Pwm::PWM_TPR" ref="a6323c7c86e31d3a60059ef0c764763f5" args="" -->
<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#a6323c7c86e31d3a60059ef0c764763f5">PWM_TPR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_pwm.html" title="Pwm hardware registers.">Pwm</a> Offset: 0x108) Transmit Pointer Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac2ead8b0c8cd8b9c624b1b3d041c89ec"></a><!-- doxytag: member="Pwm::PWM_TCR" ref="ac2ead8b0c8cd8b9c624b1b3d041c89ec" args="" -->
<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#ac2ead8b0c8cd8b9c624b1b3d041c89ec">PWM_TCR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_pwm.html" title="Pwm hardware registers.">Pwm</a> Offset: 0x10C) Transmit Counter Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a64af4c6716f8e081c0545d87eb975973"></a><!-- doxytag: member="Pwm::PWM_RNPR" ref="a64af4c6716f8e081c0545d87eb975973" args="" -->
<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#a64af4c6716f8e081c0545d87eb975973">PWM_RNPR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_pwm.html" title="Pwm hardware registers.">Pwm</a> Offset: 0x110) Receive Next Pointer Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad62e46f4023158a2aa5bcbf6bb780d80"></a><!-- doxytag: member="Pwm::PWM_RNCR" ref="ad62e46f4023158a2aa5bcbf6bb780d80" args="" -->
<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#ad62e46f4023158a2aa5bcbf6bb780d80">PWM_RNCR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_pwm.html" title="Pwm hardware registers.">Pwm</a> Offset: 0x114) Receive Next Counter Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5143ed70a51df794a1bc4ad4ba348ea6"></a><!-- doxytag: member="Pwm::PWM_TNPR" ref="a5143ed70a51df794a1bc4ad4ba348ea6" args="" -->
<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#a5143ed70a51df794a1bc4ad4ba348ea6">PWM_TNPR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_pwm.html" title="Pwm hardware registers.">Pwm</a> Offset: 0x118) Transmit Next Pointer Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0ad5fce46f02cb3129f01eb4636c9742"></a><!-- doxytag: member="Pwm::PWM_TNCR" ref="a0ad5fce46f02cb3129f01eb4636c9742" args="" -->
<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#a0ad5fce46f02cb3129f01eb4636c9742">PWM_TNCR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_pwm.html" title="Pwm hardware registers.">Pwm</a> Offset: 0x11C) Transmit Next Counter Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acadbaf969b837922a637d38accc63cee"></a><!-- doxytag: member="Pwm::PWM_PTCR" ref="acadbaf969b837922a637d38accc63cee" args="" -->
<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#acadbaf969b837922a637d38accc63cee">PWM_PTCR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_pwm.html" title="Pwm hardware registers.">Pwm</a> Offset: 0x120) <a class="el" href="struct_transfer.html">Transfer</a> Control Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a277453511bc1c20ffa0e973dbbcd637b"></a><!-- doxytag: member="Pwm::PWM_PTSR" ref="a277453511bc1c20ffa0e973dbbcd637b" args="" -->
<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#a277453511bc1c20ffa0e973dbbcd637b">PWM_PTSR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_pwm.html" title="Pwm hardware registers.">Pwm</a> Offset: 0x124) <a class="el" href="struct_transfer.html">Transfer</a> Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a40388b9372df24a93db1ab2fdc997ba7"></a><!-- doxytag: member="Pwm::Reserved6" ref="a40388b9372df24a93db1ab2fdc997ba7" args="[2]" -->
<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><b>Reserved6</b> [2]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a98a185f044b8859072ab02ca97c6e45a"></a><!-- doxytag: member="Pwm::PWM_CMP" ref="a98a185f044b8859072ab02ca97c6e45a" args="[8]" -->
<a class="el" href="struct_pwm_cmp.html">PwmCmp</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#a98a185f044b8859072ab02ca97c6e45a">PWM_CMP</a> [8]</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_pwm.html" title="Pwm hardware registers.">Pwm</a> Offset: 0x130) cmp = 0 .. 7 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a74f5a6693f3b8d0179dfb901df6cf80b"></a><!-- doxytag: member="Pwm::Reserved7" ref="a74f5a6693f3b8d0179dfb901df6cf80b" args="[20]" -->
<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><b>Reserved7</b> [20]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a31089c548c6195bd38f32390727bec12"></a><!-- doxytag: member="Pwm::PWM_CH_NUM" ref="a31089c548c6195bd38f32390727bec12" args="[4]" -->
<a class="el" href="struct_pwm_ch__num.html">PwmCh_num</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#a31089c548c6195bd38f32390727bec12">PWM_CH_NUM</a> [4]</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_pwm.html" title="Pwm hardware registers.">Pwm</a> Offset: 0x200) ch_num = 0 .. 3 <br/></td></tr>
</table>
<hr/><a name="_details"></a><h2>Detailed Description</h2>
<p><a class="el" href="struct_pwm.html" title="Pwm hardware registers.">Pwm</a> hardware registers. </p>

<p>Definition at line <a class="el" href="_s_a_m3_s_8h_source.html#l03863">3863</a> of file <a class="el" href="_s_a_m3_s_8h_source.html">SAM3S.h</a>.</p>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>S:/projets/EK/SAM3S-EK/sam3s_project_trunk/libraries/libchip_sam3s/include/<a class="el" href="_s_a_m3_s_8h_source.html">SAM3S.h</a></li>
</ul>
</div>
<!--- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&nbsp;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&nbsp;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&nbsp;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&nbsp;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&nbsp;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&nbsp;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&nbsp;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&nbsp;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&nbsp;</span>Defines</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<hr class="footer"/><address class="footer"><small>Generated by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.7.1 </small></address>
</body>
</html>
