/home/Synopsys/pdk/SCL_PDK_3/SCLPDK_V3.0_KIT/scl180/stdcell/fs120/4M1IL/verilog/vcs_sim_model/buffd7.v
/home/Synopsys/pdk/SCL_PDK_3/SCLPDK_V3.0_KIT/scl180/stdcell/fs120/6M1L/verilog/vcs_sim_model/tsl18fs120_scl.v
/home/rpatel/vsdRiscvScl180/gls/hkspi_tb.v
/home/rpatel/vsdRiscvScl180/gls/spiflash.v
/home/rpatel/vsdRiscvScl180/gls/tbuart.v
/home/rpatel/vsdRiscvScl180/rtl/RAM128.v
/home/rpatel/vsdRiscvScl180/rtl/RAM256.v
/home/rpatel/vsdRiscvScl180/rtl/VexRiscv_MinDebugCache.v
/home/rpatel/vsdRiscvScl180/rtl/__user_project_wrapper.v
/home/rpatel/vsdRiscvScl180/rtl/caravel_clocking.v
/home/rpatel/vsdRiscvScl180/rtl/caravel_core.v
/home/rpatel/vsdRiscvScl180/rtl/caravel_logo.v
/home/rpatel/vsdRiscvScl180/rtl/caravel_motto.v
/home/rpatel/vsdRiscvScl180/rtl/caravel_netlists.v
/home/rpatel/vsdRiscvScl180/rtl/chip_io.v
/home/rpatel/vsdRiscvScl180/rtl/clock_div.v
/home/rpatel/vsdRiscvScl180/rtl/constant_block.v
/home/rpatel/vsdRiscvScl180/rtl/copyright_block.v
/home/rpatel/vsdRiscvScl180/rtl/debug_regs.v
/home/rpatel/vsdRiscvScl180/rtl/defines.v
/home/rpatel/vsdRiscvScl180/rtl/digital_pll.v
/home/rpatel/vsdRiscvScl180/rtl/digital_pll_controller.v
/home/rpatel/vsdRiscvScl180/rtl/dummy_por.v
/home/rpatel/vsdRiscvScl180/rtl/dummy_schmittbuf.v
/home/rpatel/vsdRiscvScl180/rtl/dummy_scl180_conb_1.v
/home/rpatel/vsdRiscvScl180/rtl/empty_macro.v
/home/rpatel/vsdRiscvScl180/rtl/gpio_control_block.v
/home/rpatel/vsdRiscvScl180/rtl/gpio_defaults_block.v
/home/rpatel/vsdRiscvScl180/rtl/gpio_logic_high.v
/home/rpatel/vsdRiscvScl180/rtl/housekeeping.v
/home/rpatel/vsdRiscvScl180/rtl/housekeeping_spi.v
/home/rpatel/vsdRiscvScl180/rtl/manual_power_connections.v
/home/rpatel/vsdRiscvScl180/rtl/mgmt_core.v
/home/rpatel/vsdRiscvScl180/rtl/mgmt_core_wrapper.v
/home/rpatel/vsdRiscvScl180/rtl/mgmt_protect.v
/home/rpatel/vsdRiscvScl180/rtl/mgmt_protect_hv.v
/home/rpatel/vsdRiscvScl180/rtl/mprj2_logic_high.v
/home/rpatel/vsdRiscvScl180/rtl/mprj_io.v
/home/rpatel/vsdRiscvScl180/rtl/mprj_io_buffer.v
/home/rpatel/vsdRiscvScl180/rtl/mprj_logic_high.v
/home/rpatel/vsdRiscvScl180/rtl/open_source.v
/home/rpatel/vsdRiscvScl180/rtl/pads.v
/home/rpatel/vsdRiscvScl180/rtl/pc3b03ed.v
/home/rpatel/vsdRiscvScl180/rtl/pc3d01.v
/home/rpatel/vsdRiscvScl180/rtl/pc3d21.v
/home/rpatel/vsdRiscvScl180/rtl/ring_osc2x13.v
/home/rpatel/vsdRiscvScl180/rtl/scl180_macro_sparecell.v
/home/rpatel/vsdRiscvScl180/rtl/scl180_wrapper/pc3b03ed_wrapper.v
/home/rpatel/vsdRiscvScl180/rtl/scl180_wrapper/pc3d01_wrapper.v
/home/rpatel/vsdRiscvScl180/rtl/scl180_wrapper/pt3b02.v
/home/rpatel/vsdRiscvScl180/rtl/scl180_wrapper/pt3b02_wrapper.v
/home/rpatel/vsdRiscvScl180/rtl/spare_logic_block.v
/home/rpatel/vsdRiscvScl180/rtl/user_defines.v
/home/rpatel/vsdRiscvScl180/rtl/user_id_programming.v
/home/rpatel/vsdRiscvScl180/rtl/user_id_textblock.v
/home/rpatel/vsdRiscvScl180/rtl/vsdcaravel.v
/home/rpatel/vsdRiscvScl180/rtl/xres_buf.v
