{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition " "Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 29 18:18:19 2015 " "Info: Processing started: Wed Apr 29 18:18:19 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off addsub16 -c addsub16 --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off addsub16 -c addsub16 --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addsub16.vhdl 10 5 " "Info: Found 10 design units, including 5 entities, in source file addsub16.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xorGate-ARCH " "Info: Found design unit 1: xorGate-ARCH" {  } { { "addsub16.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab1_Adder_Quartus/addsub16.vhdl" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 full_adder-ARCH " "Info: Found design unit 2: full_adder-ARCH" {  } { { "addsub16.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab1_Adder_Quartus/addsub16.vhdl" 24 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 ext-ARCH " "Info: Found design unit 3: ext-ARCH" {  } { { "addsub16.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab1_Adder_Quartus/addsub16.vhdl" 41 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 convert-ARCH " "Info: Found design unit 4: convert-ARCH" {  } { { "addsub16.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab1_Adder_Quartus/addsub16.vhdl" 58 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 addsub16-struct " "Info: Found design unit 5: addsub16-struct" {  } { { "addsub16.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab1_Adder_Quartus/addsub16.vhdl" 100 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 xorGate " "Info: Found entity 1: xorGate" {  } { { "addsub16.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab1_Adder_Quartus/addsub16.vhdl" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 full_adder " "Info: Found entity 2: full_adder" {  } { { "addsub16.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab1_Adder_Quartus/addsub16.vhdl" 19 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 ext " "Info: Found entity 3: ext" {  } { { "addsub16.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab1_Adder_Quartus/addsub16.vhdl" 36 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 convert " "Info: Found entity 4: convert" {  } { { "addsub16.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab1_Adder_Quartus/addsub16.vhdl" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 addsub16 " "Info: Found entity 5: addsub16" {  } { { "addsub16.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab1_Adder_Quartus/addsub16.vhdl" 91 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "addsub16 " "Info: Elaborating entity \"addsub16\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ext ext:extend0 " "Info: Elaborating entity \"ext\" for hierarchy \"ext:extend0\"" {  } { { "addsub16.vhdl" "extend0" { Text "C:/Users/brandon/Documents/Systems Organization/Lab1_Adder_Quartus/addsub16.vhdl" 127 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xorGate xorGate:GX0 " "Info: Elaborating entity \"xorGate\" for hierarchy \"xorGate:GX0\"" {  } { { "addsub16.vhdl" "GX0" { Text "C:/Users/brandon/Documents/Systems Organization/Lab1_Adder_Quartus/addsub16.vhdl" 144 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder full_adder:FA0 " "Info: Elaborating entity \"full_adder\" for hierarchy \"full_adder:FA0\"" {  } { { "addsub16.vhdl" "FA0" { Text "C:/Users/brandon/Documents/Systems Organization/Lab1_Adder_Quartus/addsub16.vhdl" 161 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "convert convert:DISPLAY0 " "Info: Elaborating entity \"convert\" for hierarchy \"convert:DISPLAY0\"" {  } { { "addsub16.vhdl" "DISPLAY0" { Text "C:/Users/brandon/Documents/Systems Organization/Lab1_Adder_Quartus/addsub16.vhdl" 181 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "28 " "Info: Inferred 28 megafunctions from design logic" { { "Info" "ILPMS_LPM_MUX_INFERRED" "convert:DISPLAY3\|Mux0 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"convert:DISPLAY3\|Mux0\"" {  } { { "addsub16.vhdl" "Mux0" { Text "C:/Users/brandon/Documents/Systems Organization/Lab1_Adder_Quartus/addsub16.vhdl" 62 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "convert:DISPLAY3\|Mux1 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"convert:DISPLAY3\|Mux1\"" {  } { { "addsub16.vhdl" "Mux1" { Text "C:/Users/brandon/Documents/Systems Organization/Lab1_Adder_Quartus/addsub16.vhdl" 62 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "convert:DISPLAY3\|Mux2 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"convert:DISPLAY3\|Mux2\"" {  } { { "addsub16.vhdl" "Mux2" { Text "C:/Users/brandon/Documents/Systems Organization/Lab1_Adder_Quartus/addsub16.vhdl" 62 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "convert:DISPLAY3\|Mux3 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"convert:DISPLAY3\|Mux3\"" {  } { { "addsub16.vhdl" "Mux3" { Text "C:/Users/brandon/Documents/Systems Organization/Lab1_Adder_Quartus/addsub16.vhdl" 62 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "convert:DISPLAY3\|Mux4 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"convert:DISPLAY3\|Mux4\"" {  } { { "addsub16.vhdl" "Mux4" { Text "C:/Users/brandon/Documents/Systems Organization/Lab1_Adder_Quartus/addsub16.vhdl" 62 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "convert:DISPLAY3\|Mux5 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"convert:DISPLAY3\|Mux5\"" {  } { { "addsub16.vhdl" "Mux5" { Text "C:/Users/brandon/Documents/Systems Organization/Lab1_Adder_Quartus/addsub16.vhdl" 62 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "convert:DISPLAY3\|Mux6 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"convert:DISPLAY3\|Mux6\"" {  } { { "addsub16.vhdl" "Mux6" { Text "C:/Users/brandon/Documents/Systems Organization/Lab1_Adder_Quartus/addsub16.vhdl" 62 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "convert:DISPLAY2\|Mux0 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"convert:DISPLAY2\|Mux0\"" {  } { { "addsub16.vhdl" "Mux0" { Text "C:/Users/brandon/Documents/Systems Organization/Lab1_Adder_Quartus/addsub16.vhdl" 62 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "convert:DISPLAY2\|Mux1 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"convert:DISPLAY2\|Mux1\"" {  } { { "addsub16.vhdl" "Mux1" { Text "C:/Users/brandon/Documents/Systems Organization/Lab1_Adder_Quartus/addsub16.vhdl" 62 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "convert:DISPLAY2\|Mux2 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"convert:DISPLAY2\|Mux2\"" {  } { { "addsub16.vhdl" "Mux2" { Text "C:/Users/brandon/Documents/Systems Organization/Lab1_Adder_Quartus/addsub16.vhdl" 62 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "convert:DISPLAY2\|Mux3 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"convert:DISPLAY2\|Mux3\"" {  } { { "addsub16.vhdl" "Mux3" { Text "C:/Users/brandon/Documents/Systems Organization/Lab1_Adder_Quartus/addsub16.vhdl" 62 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "convert:DISPLAY2\|Mux4 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"convert:DISPLAY2\|Mux4\"" {  } { { "addsub16.vhdl" "Mux4" { Text "C:/Users/brandon/Documents/Systems Organization/Lab1_Adder_Quartus/addsub16.vhdl" 62 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "convert:DISPLAY2\|Mux5 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"convert:DISPLAY2\|Mux5\"" {  } { { "addsub16.vhdl" "Mux5" { Text "C:/Users/brandon/Documents/Systems Organization/Lab1_Adder_Quartus/addsub16.vhdl" 62 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "convert:DISPLAY2\|Mux6 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"convert:DISPLAY2\|Mux6\"" {  } { { "addsub16.vhdl" "Mux6" { Text "C:/Users/brandon/Documents/Systems Organization/Lab1_Adder_Quartus/addsub16.vhdl" 62 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "convert:DISPLAY1\|Mux0 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"convert:DISPLAY1\|Mux0\"" {  } { { "addsub16.vhdl" "Mux0" { Text "C:/Users/brandon/Documents/Systems Organization/Lab1_Adder_Quartus/addsub16.vhdl" 62 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "convert:DISPLAY1\|Mux1 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"convert:DISPLAY1\|Mux1\"" {  } { { "addsub16.vhdl" "Mux1" { Text "C:/Users/brandon/Documents/Systems Organization/Lab1_Adder_Quartus/addsub16.vhdl" 62 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "convert:DISPLAY1\|Mux2 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"convert:DISPLAY1\|Mux2\"" {  } { { "addsub16.vhdl" "Mux2" { Text "C:/Users/brandon/Documents/Systems Organization/Lab1_Adder_Quartus/addsub16.vhdl" 62 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "convert:DISPLAY1\|Mux3 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"convert:DISPLAY1\|Mux3\"" {  } { { "addsub16.vhdl" "Mux3" { Text "C:/Users/brandon/Documents/Systems Organization/Lab1_Adder_Quartus/addsub16.vhdl" 62 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "convert:DISPLAY1\|Mux4 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"convert:DISPLAY1\|Mux4\"" {  } { { "addsub16.vhdl" "Mux4" { Text "C:/Users/brandon/Documents/Systems Organization/Lab1_Adder_Quartus/addsub16.vhdl" 62 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "convert:DISPLAY1\|Mux5 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"convert:DISPLAY1\|Mux5\"" {  } { { "addsub16.vhdl" "Mux5" { Text "C:/Users/brandon/Documents/Systems Organization/Lab1_Adder_Quartus/addsub16.vhdl" 62 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "convert:DISPLAY1\|Mux6 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"convert:DISPLAY1\|Mux6\"" {  } { { "addsub16.vhdl" "Mux6" { Text "C:/Users/brandon/Documents/Systems Organization/Lab1_Adder_Quartus/addsub16.vhdl" 62 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "convert:DISPLAY0\|Mux0 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"convert:DISPLAY0\|Mux0\"" {  } { { "addsub16.vhdl" "Mux0" { Text "C:/Users/brandon/Documents/Systems Organization/Lab1_Adder_Quartus/addsub16.vhdl" 62 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "convert:DISPLAY0\|Mux1 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"convert:DISPLAY0\|Mux1\"" {  } { { "addsub16.vhdl" "Mux1" { Text "C:/Users/brandon/Documents/Systems Organization/Lab1_Adder_Quartus/addsub16.vhdl" 62 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "convert:DISPLAY0\|Mux2 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"convert:DISPLAY0\|Mux2\"" {  } { { "addsub16.vhdl" "Mux2" { Text "C:/Users/brandon/Documents/Systems Organization/Lab1_Adder_Quartus/addsub16.vhdl" 62 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "convert:DISPLAY0\|Mux3 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"convert:DISPLAY0\|Mux3\"" {  } { { "addsub16.vhdl" "Mux3" { Text "C:/Users/brandon/Documents/Systems Organization/Lab1_Adder_Quartus/addsub16.vhdl" 62 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "convert:DISPLAY0\|Mux4 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"convert:DISPLAY0\|Mux4\"" {  } { { "addsub16.vhdl" "Mux4" { Text "C:/Users/brandon/Documents/Systems Organization/Lab1_Adder_Quartus/addsub16.vhdl" 62 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "convert:DISPLAY0\|Mux5 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"convert:DISPLAY0\|Mux5\"" {  } { { "addsub16.vhdl" "Mux5" { Text "C:/Users/brandon/Documents/Systems Organization/Lab1_Adder_Quartus/addsub16.vhdl" 62 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "convert:DISPLAY0\|Mux6 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"convert:DISPLAY0\|Mux6\"" {  } { { "addsub16.vhdl" "Mux6" { Text "C:/Users/brandon/Documents/Systems Organization/Lab1_Adder_Quartus/addsub16.vhdl" 62 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "convert:DISPLAY3\|lpm_mux:Mux0 " "Info: Elaborated megafunction instantiation \"convert:DISPLAY3\|lpm_mux:Mux0\"" {  } { { "addsub16.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab1_Adder_Quartus/addsub16.vhdl" 62 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "convert:DISPLAY3\|lpm_mux:Mux0 " "Info: Instantiated megafunction \"convert:DISPLAY3\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "addsub16.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab1_Adder_Quartus/addsub16.vhdl" 62 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_joc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_joc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_joc " "Info: Found entity 1: mux_joc" {  } { { "db/mux_joc.tdf" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab1_Adder_Quartus/db/mux_joc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "convert:DISPLAY3\|lpm_mux:Mux1 " "Info: Elaborated megafunction instantiation \"convert:DISPLAY3\|lpm_mux:Mux1\"" {  } { { "addsub16.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab1_Adder_Quartus/addsub16.vhdl" 62 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "convert:DISPLAY3\|lpm_mux:Mux1 " "Info: Instantiated megafunction \"convert:DISPLAY3\|lpm_mux:Mux1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "addsub16.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab1_Adder_Quartus/addsub16.vhdl" 62 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "convert:DISPLAY3\|lpm_mux:Mux2 " "Info: Elaborated megafunction instantiation \"convert:DISPLAY3\|lpm_mux:Mux2\"" {  } { { "addsub16.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab1_Adder_Quartus/addsub16.vhdl" 62 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "convert:DISPLAY3\|lpm_mux:Mux2 " "Info: Instantiated megafunction \"convert:DISPLAY3\|lpm_mux:Mux2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "addsub16.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab1_Adder_Quartus/addsub16.vhdl" 62 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "convert:DISPLAY3\|lpm_mux:Mux3 " "Info: Elaborated megafunction instantiation \"convert:DISPLAY3\|lpm_mux:Mux3\"" {  } { { "addsub16.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab1_Adder_Quartus/addsub16.vhdl" 62 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "convert:DISPLAY3\|lpm_mux:Mux3 " "Info: Instantiated megafunction \"convert:DISPLAY3\|lpm_mux:Mux3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "addsub16.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab1_Adder_Quartus/addsub16.vhdl" 62 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "convert:DISPLAY3\|lpm_mux:Mux4 " "Info: Elaborated megafunction instantiation \"convert:DISPLAY3\|lpm_mux:Mux4\"" {  } { { "addsub16.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab1_Adder_Quartus/addsub16.vhdl" 62 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "convert:DISPLAY3\|lpm_mux:Mux4 " "Info: Instantiated megafunction \"convert:DISPLAY3\|lpm_mux:Mux4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "addsub16.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab1_Adder_Quartus/addsub16.vhdl" 62 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "convert:DISPLAY3\|lpm_mux:Mux5 " "Info: Elaborated megafunction instantiation \"convert:DISPLAY3\|lpm_mux:Mux5\"" {  } { { "addsub16.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab1_Adder_Quartus/addsub16.vhdl" 62 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "convert:DISPLAY3\|lpm_mux:Mux5 " "Info: Instantiated megafunction \"convert:DISPLAY3\|lpm_mux:Mux5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "addsub16.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab1_Adder_Quartus/addsub16.vhdl" 62 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "convert:DISPLAY3\|lpm_mux:Mux6 " "Info: Elaborated megafunction instantiation \"convert:DISPLAY3\|lpm_mux:Mux6\"" {  } { { "addsub16.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab1_Adder_Quartus/addsub16.vhdl" 62 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "convert:DISPLAY3\|lpm_mux:Mux6 " "Info: Instantiated megafunction \"convert:DISPLAY3\|lpm_mux:Mux6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "addsub16.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab1_Adder_Quartus/addsub16.vhdl" 62 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 0 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "243 " "Info: Peak virtual memory: 243 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 29 18:18:25 2015 " "Info: Processing ended: Wed Apr 29 18:18:25 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Simulator Quartus II " "Info: Running Quartus II Simulator" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition " "Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 29 18:18:27 2015 " "Info: Processing started: Wed Apr 29 18:18:27 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sim --read_settings_files=on --write_settings_files=off addsub16 -c addsub16 " "Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off addsub16 -c addsub16" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISDB_SOURCE_VECTOR_FILE_USED" "C:/Users/brandon/Documents/Systems Organization/Lab1_Adder_Quartus/addsub16.vwf " "Info: Using vector source file \"C:/Users/brandon/Documents/Systems Organization/Lab1_Adder_Quartus/addsub16.vwf\"" {  } {  } 0 0 "Using vector source file \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISDB_SIM_END_TIME_LESS_CHANNEL_END" "40.0 ns 1.0 us " "Info: Simulation end time 40.0 ns did not reach the end of the input vector, which ended at 1.0 us" {  } {  } 0 0 "Simulation end time %1!s! did not reach the end of the input vector, which ended at %2!s!" 0 0 "" 0 -1}
{ "Info" "IEDS_MAX_TRANSITION_COUNT" "" "Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled" { { "Info" "IEDS_MAX_TRANSITION_COUNT_EXP" "" "Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements." {  } {  } 0 0 "Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements." 0 0 "" 0 -1}  } {  } 0 0 "Option to preserve fewer signal transitions to reduce memory requirements is enabled" 0 0 "" 0 -1}
{ "Info" "IEDS_SUB_SIMULATION_COUNT" "1 " "Info: Simulation partitioned into 1 sub-simulations" {  } {  } 0 0 "Simulation partitioned into %1!d! sub-simulations" 0 0 "" 0 -1}
{ "Info" "ISIM_SIM_SIMULATION_COVERAGE" "     75.16 % " "Info: Simulation coverage is      75.16 %" {  } {  } 0 0 "Simulation coverage is %1!s!" 0 0 "" 0 -1}
{ "Info" "ISIM_SIM_NUMBER_OF_TRANSITION" "19864 " "Info: Number of transitions in simulation is 19864" {  } {  } 0 0 "Number of transitions in simulation is %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Simulator 0 s 0 s Quartus II " "Info: Quartus II Simulator was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "161 " "Info: Peak virtual memory: 161 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 29 18:18:30 2015 " "Info: Processing ended: Wed Apr 29 18:18:30 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Compile & Simulate 0 s 0 s " "Info: Quartus II Compile & Simulate was successful. 0 errors, 0 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
