{
  "family": "M05x_registers",
  "architecture": "arm-cortex-m3",
  "vendor": "Unknown",
  "mcus": {
    "M05x_registers": {
      "flash": {
        "size_kb": 64,
        "base_address": "0x08000000",
        "page_size_kb": 1
      },
      "ram": {
        "size_kb": 20,
        "base_address": "0x20000000"
      },
      "peripherals": {
        "ADC": {
          "instances": [
            {
              "name": "ADC",
              "base": "0x400E0000"
            }
          ],
          "registers": {
            "ADDR0": {
              "offset": "0x00",
              "size": 32,
              "description": "A/D Data Register 0"
            },
            "ADDR1": {
              "offset": "0x04",
              "size": 32,
              "description": "A/D Data Register 1"
            },
            "ADDR2": {
              "offset": "0x08",
              "size": 32,
              "description": "A/D Data Register 2"
            },
            "ADDR3": {
              "offset": "0x0C",
              "size": 32,
              "description": "A/D Data Register 3"
            },
            "ADDR4": {
              "offset": "0x10",
              "size": 32,
              "description": "A/D Data Register 4"
            },
            "ADDR5": {
              "offset": "0x14",
              "size": 32,
              "description": "A/D Data Register 5"
            },
            "ADDR6": {
              "offset": "0x18",
              "size": 32,
              "description": "A/D Data Register 6"
            },
            "ADDR7": {
              "offset": "0x1C",
              "size": 32,
              "description": "A/D Data Register 7"
            },
            "ADCR": {
              "offset": "0x20",
              "size": 32,
              "description": "A/D Control Register"
            },
            "ADCHER": {
              "offset": "0x24",
              "size": 32,
              "description": "A/D Channel Enable Register"
            },
            "ADCMPR0": {
              "offset": "0x28",
              "size": 32,
              "description": "A/D Compare Register 0"
            },
            "ADCMPR1": {
              "offset": "0x2C",
              "size": 32,
              "description": "A/D Compare Register 1"
            },
            "ADSR": {
              "offset": "0x30",
              "size": 32,
              "description": "A/D Status Register"
            },
            "ADCALR": {
              "offset": "0x34",
              "size": 32,
              "description": "A/D Calibration Register"
            }
          },
          "bits": {
            "ADDR0": {
              "RSLT": {
                "bit": 0,
                "description": "A/D Conversion Result\nThis field contains 12 bits conversion result.",
                "width": 12
              },
              "OVERRUN": {
                "bit": 16,
                "description": "Over Run Flag\n1 = Data in RSLT[11:0] is overwrite.\n0 = Data in RSLT[11:0] is recent conversion result.\nIf converted data in RSLT[11:0] has not been read before new conversion result is loaded to this register, OVERRUN is set to 1. It will be cleared by hardware after ADDR register is read."
              },
              "VALID": {
                "bit": 17,
                "description": "Valid Flag\n1 = Data in RSLT[11:0] bits is valid.\n0 = Data in RSLT[11:0] bits is not valid.\nThis bit is set to 1 when corresponding channel analog input conversion is completed and cleared by hardware after ADDR register is read."
              }
            },
            "ADDR1": {
              "RSLT": {
                "bit": 0,
                "description": "A/D Conversion Result\nThis field contains 12 bits conversion result.",
                "width": 12
              },
              "OVERRUN": {
                "bit": 16,
                "description": "Over Run Flag\n1 = Data in RSLT[11:0] is overwrite.\n0 = Data in RSLT[11:0] is recent conversion result.\nIf converted data in RSLT[11:0] has not been read before new conversion result is loaded to this register, OVERRUN is set to 1. It will be cleared by hardware after ADDR register is read."
              },
              "VALID": {
                "bit": 17,
                "description": "Valid Flag\n1 = Data in RSLT[11:0] bits is valid.\n0 = Data in RSLT[11:0] bits is not valid.\nThis bit is set to 1 when corresponding channel analog input conversion is completed and cleared by hardware after ADDR register is read."
              }
            },
            "ADDR2": {
              "RSLT": {
                "bit": 0,
                "description": "A/D Conversion Result\nThis field contains 12 bits conversion result.",
                "width": 12
              },
              "OVERRUN": {
                "bit": 16,
                "description": "Over Run Flag\n1 = Data in RSLT[11:0] is overwrite.\n0 = Data in RSLT[11:0] is recent conversion result.\nIf converted data in RSLT[11:0] has not been read before new conversion result is loaded to this register, OVERRUN is set to 1. It will be cleared by hardware after ADDR register is read."
              },
              "VALID": {
                "bit": 17,
                "description": "Valid Flag\n1 = Data in RSLT[11:0] bits is valid.\n0 = Data in RSLT[11:0] bits is not valid.\nThis bit is set to 1 when corresponding channel analog input conversion is completed and cleared by hardware after ADDR register is read."
              }
            },
            "ADDR3": {
              "RSLT": {
                "bit": 0,
                "description": "A/D Conversion Result\nThis field contains 12 bits conversion result.",
                "width": 12
              },
              "OVERRUN": {
                "bit": 16,
                "description": "Over Run Flag\n1 = Data in RSLT[11:0] is overwrite.\n0 = Data in RSLT[11:0] is recent conversion result.\nIf converted data in RSLT[11:0] has not been read before new conversion result is loaded to this register, OVERRUN is set to 1. It will be cleared by hardware after ADDR register is read."
              },
              "VALID": {
                "bit": 17,
                "description": "Valid Flag\n1 = Data in RSLT[11:0] bits is valid.\n0 = Data in RSLT[11:0] bits is not valid.\nThis bit is set to 1 when corresponding channel analog input conversion is completed and cleared by hardware after ADDR register is read."
              }
            },
            "ADDR4": {
              "RSLT": {
                "bit": 0,
                "description": "A/D Conversion Result\nThis field contains 12 bits conversion result.",
                "width": 12
              },
              "OVERRUN": {
                "bit": 16,
                "description": "Over Run Flag\n1 = Data in RSLT[11:0] is overwrite.\n0 = Data in RSLT[11:0] is recent conversion result.\nIf converted data in RSLT[11:0] has not been read before new conversion result is loaded to this register, OVERRUN is set to 1. It will be cleared by hardware after ADDR register is read."
              },
              "VALID": {
                "bit": 17,
                "description": "Valid Flag\n1 = Data in RSLT[11:0] bits is valid.\n0 = Data in RSLT[11:0] bits is not valid.\nThis bit is set to 1 when corresponding channel analog input conversion is completed and cleared by hardware after ADDR register is read."
              }
            },
            "ADDR5": {
              "RSLT": {
                "bit": 0,
                "description": "A/D Conversion Result\nThis field contains 12 bits conversion result.",
                "width": 12
              },
              "OVERRUN": {
                "bit": 16,
                "description": "Over Run Flag\n1 = Data in RSLT[11:0] is overwrite.\n0 = Data in RSLT[11:0] is recent conversion result.\nIf converted data in RSLT[11:0] has not been read before new conversion result is loaded to this register, OVERRUN is set to 1. It will be cleared by hardware after ADDR register is read."
              },
              "VALID": {
                "bit": 17,
                "description": "Valid Flag\n1 = Data in RSLT[11:0] bits is valid.\n0 = Data in RSLT[11:0] bits is not valid.\nThis bit is set to 1 when corresponding channel analog input conversion is completed and cleared by hardware after ADDR register is read."
              }
            },
            "ADDR6": {
              "RSLT": {
                "bit": 0,
                "description": "A/D Conversion Result\nThis field contains 12 bits conversion result.",
                "width": 12
              },
              "OVERRUN": {
                "bit": 16,
                "description": "Over Run Flag\n1 = Data in RSLT[11:0] is overwrite.\n0 = Data in RSLT[11:0] is recent conversion result.\nIf converted data in RSLT[11:0] has not been read before new conversion result is loaded to this register, OVERRUN is set to 1. It will be cleared by hardware after ADDR register is read."
              },
              "VALID": {
                "bit": 17,
                "description": "Valid Flag\n1 = Data in RSLT[11:0] bits is valid.\n0 = Data in RSLT[11:0] bits is not valid.\nThis bit is set to 1 when corresponding channel analog input conversion is completed and cleared by hardware after ADDR register is read."
              }
            },
            "ADDR7": {
              "RSLT": {
                "bit": 0,
                "description": "A/D Conversion Result\nThis field contains 12 bits conversion result.",
                "width": 12
              },
              "OVERRUN": {
                "bit": 16,
                "description": "Over Run Flag\n1 = Data in RSLT[11:0] is overwrite.\n0 = Data in RSLT[11:0] is recent conversion result.\nIf converted data in RSLT[11:0] has not been read before new conversion result is loaded to this register, OVERRUN is set to 1. It will be cleared by hardware after ADDR register is read."
              },
              "VALID": {
                "bit": 17,
                "description": "Valid Flag\n1 = Data in RSLT[11:0] bits is valid.\n0 = Data in RSLT[11:0] bits is not valid.\nThis bit is set to 1 when corresponding channel analog input conversion is completed and cleared by hardware after ADDR register is read."
              }
            },
            "ADCR": {
              "ADEN": {
                "bit": 0,
                "description": "A/D Converter Enable\n1 = Enable\n0 = Disable\nBefore starting A/D conversion function, this bit should be set to 1. Clear it to 0 to disable A/D converter analog circuit for saving power consumption."
              },
              "ADIE": {
                "bit": 1,
                "description": "A/D Interrupt Enable\n1 = Enable A/D interrupt function\n0 = Disable A/D interrupt function\nA/D conversion end interrupt request is generated if ADIE bit is set to 1."
              },
              "ADMD": {
                "bit": 2,
                "description": "A/D Converter Operation Mode\n00 = Single conversion\n01 = Burst conversion\n10 = Single-cycle scan\n11 = Continuous scan\nWhen changing the operation mode, software should disable ADST bit firstly.\nNote: In Burst Mode, the A/D result data always at Data Register 0.",
                "width": 2
              },
              "TRGS": {
                "bit": 4,
                "description": "Hardware Trigger Source\n00 = A/D conversion is started by external STADC pin.\nOthers = Reserved\nSoftware should disable TRGE and ADST before change TRGS. \nIn hardware trigger mode, the ADST bit is set by the external trigger from STADC.",
                "width": 2
              },
              "TRGCOND": {
                "bit": 6,
                "description": "External Trigger Condition\nThese two bits decide external pin STADC trigger event is level or edge. The signal must be kept at stable state at least 8 PCLKs for level trigger and 4 PCLKs at high and low state.\n00 = Low level\n01 = High level\n10 = Falling edge\n11 = Rising edge",
                "width": 2
              },
              "TRGE": {
                "bit": 8,
                "description": "External Trigger Enable\nEnable or disable triggering of A/D conversion by external STADC pin.\n1= Enable\n0= Disable"
              },
              "DIFFEN": {
                "bit": 10,
                "description": "A/D Differential Input Mode Enable\n1 = A/D is in differential analog input mode\n0 = A/D is in single-end analog input mode\nDifferential input voltage (Vdiff) = Vplus - Vminus\nThe Vplus of differential input paired channel 0 is from ADC0 pin; Vminus is from ADC1 pin.\nThe Vplus of differential input paired channel 1 is from ADC2 pin; Vminus is from ADC3 pin.\nThe Vplus of differential input paired channel 2 is from ADC4 pin; Vminus is from ADC5 pin.\nThe Vplus of differential input paired channel 3 is from ADC6 pin; Vminus is from ADC7 pin.\nIn differential input mode, only one of the two corresponding channels needs to be enabled in ADCHER. The conversion result will be placed to the corresponding data register of the enabled channel. If both channels of a differential input paired channel are enabled, the ADC will convert it twice in scan mode. And then write the conversion result to the two corresponding data registers."
              },
              "ADST": {
                "bit": 11,
                "description": "A/D Conversion Start\n1 = Conversion start.\n0 = Conversion stopped and A/D converter enter idle state.\nADST bit can be controlled by two sources: software write and external pin STADC. ADST is cleared to 0 by hardware automatically at the ends of single mode and single-cycle scan mode on specified channels. In continuous scan mode, A/D conversion is continuously performed sequentially until this bit is cleared to 0 or chip reset."
              }
            },
            "ADCHER": {
              "CHEN0": {
                "bit": 0,
                "description": "Analog Input Channel 0 Enable\n1 = Enable\n0 = Disable\nThis channel is the default enabled channel if CHEN0~7 are set as 0s."
              },
              "CHEN1": {
                "bit": 1,
                "description": "Analog Input Channel 1 Enable\n1 = Enable\n0 = Disable"
              },
              "CHEN2": {
                "bit": 2,
                "description": "Analog Input Channel 2 Enable\n1 = Enable\n0 = Disable"
              },
              "CHEN3": {
                "bit": 3,
                "description": "Analog Input Channel 3 Enable\n1 = Enable\n0 = Disable"
              },
              "CHEN4": {
                "bit": 4,
                "description": "Analog Input Channel 4 Enable\n1 = Enable\n0 = Disable"
              },
              "CHEN5": {
                "bit": 5,
                "description": "Analog Input Channel 5 Enable\n1 = Enable\n0 = Disable"
              },
              "CHEN6": {
                "bit": 6,
                "description": "Analog Input Channel 6 Enable\n1 = Enable\n0 = Disable"
              },
              "CHEN7": {
                "bit": 7,
                "description": "Analog Input Channel 7 Enable\n1 = Enable\n0 = Disable"
              },
              "PRESEL": {
                "bit": 8,
                "description": "Analog Input Channel 7 select\n00: External analog input\n01: Internal bandgap voltage\n1x: Reserved",
                "width": 2
              }
            },
            "ADCMPR0": {
              "CMPEN": {
                "bit": 0,
                "description": "Compare Enable\n1 = Enable compare.\n0 = Disable compare.\nSet this bit to 1 to enable compare CMPD[11:0] with specified channel conversion result when converted data is loaded into ADDR register."
              },
              "CMPIE": {
                "bit": 1,
                "description": "Compare Interrupt Enable\n1 = Enable compare function interrupt.\n0 = Disable compare function interrupt.\nIf the compare function is enabled and the compare condition matches the settings of CMPCOND and CMPMATCNT, CMPF0 bit will be asserted. If CMPIE is set to 1, a compare interrupt request is generated."
              },
              "CMPCOND": {
                "bit": 2,
                "description": "Compare Condition\n1= Set the compare condition as that when a 12-bit A/D conversion result is greater or equal to the 12-bit CMPD(ADCMPR0[27:16]), the internal match counter will increase one.\n0= Set the compare condition as that when a 12-bit A/D conversion result is less than the 12-bit CMPD(ADCMPR0[27:16]), the internal match counter will increase one.\nNote: When the internal counter reaches the value to (CMPMATCNT +1), the CMPF0 bit will be set."
              },
              "CMPCH": {
                "bit": 3,
                "description": "Compare Channel Selection\n000 = Channel 0 conversion result is selected to be compared.\n001 = Channel 1 conversion result is selected to be compared.\n010 = Channel 2 conversion result is selected to be compared.\n011 = Channel 3 conversion result is selected to be compared.\n100 = Channel 4 conversion result is selected to be compared.\n101 = Channel 5 conversion result is selected to be compared.\n110 = Channel 6 conversion result is selected to be compared.\n111 = Channel 7 conversion result is selected to be compared.",
                "width": 3
              },
              "CMPMATCNT": {
                "bit": 8,
                "description": "Compare Match Count\nWhen the specified A/D channel analog conversion result matches the compare condition defined by CMPCOND[2], the internal match counter will increase 1. When the internal counter reaches the value to (CMPMATCNT +1), the CMPF0 bit will be set.",
                "width": 4
              },
              "CMPD": {
                "bit": 16,
                "description": "Comparison Data\nThe 12 bits data is used to compare with conversion result of specified channel. Software can use it to monitor the external analog input pin voltage transition in scan mode without imposing a load on software.",
                "width": 12
              }
            },
            "ADCMPR1": {
              "CMPEN": {
                "bit": 0,
                "description": "Compare Enable\n1 = Enable compare.\n0 = Disable compare.\nSet this bit to 1 to enable compare CMPD[11:0] with specified channel conversion result when converted data is loaded into ADDR register."
              },
              "CMPIE": {
                "bit": 1,
                "description": "Compare Interrupt Enable\n1 = Enable compare function interrupt.\n0 = Disable compare function interrupt.\nIf the compare function is enabled and the compare condition matches the setting of CMPCOND and CMPMATCNT, CMPF1 bit will be asserted. If CMPIE is set to 1, a compare interrupt request is generated."
              },
              "CMPCOND": {
                "bit": 2,
                "description": "Compare Condition\n1= Set the compare condition as that when a 12-bit A/D conversion result is greater or equal to the 12-bit CMPD(ADCMPR1[27:16]), the internal match counter will increase one.\n0= Set the compare condition as that when a 12-bit A/D conversion result is less than the 12-bit CMPD(ADCMPR1[27:16]), the internal match counter will increase one.\nNote: When the internal counter reaches the value to (CMPMATCNT +1), the CMPF1 bit will be set."
              },
              "CMPCH": {
                "bit": 3,
                "description": "Compare Channel Selection\n000 = Channel 0 conversion result is selected to be compared.\n001 = Channel 1 conversion result is selected to be compared.\n010 = Channel 2 conversion result is selected to be compared.\n011 = Channel 3 conversion result is selected to be compared.\n100 = Channel 4 conversion result is selected to be compared.\n101 = Channel 5 conversion result is selected to be compared.\n110 = Channel 6 conversion result is selected to be compared.\n111 = Channel 7 conversion result is selected to be compared.",
                "width": 3
              },
              "CMPMATCNT": {
                "bit": 8,
                "description": "Compare Match Count\nWhen the specified A/D channel analog conversion result matches the compare condition defined by CMPCOND[2], the internal match counter will increase 1. When the internal counter reaches the value to (CMPMATCNT +1), the CMPF1 bit will be set.",
                "width": 4
              },
              "CMPD": {
                "bit": 16,
                "description": "Comparison Data\nThe 12 bits data is used to compare with conversion result of specified channel. Software can use it to monitor the external analog input pin voltage transition in scan mode without imposing a load on software.",
                "width": 12
              }
            },
            "ADSR": {
              "ADF": {
                "bit": 0,
                "description": "A/D Conversion End Flag\nA status flag that indicates the end of A/D conversion.\nADF is set to 1 at these two conditions:\nWhen A/D conversion ends in single mode\nWhen A/D conversion ends on all specified channels in scan mode.\nWhen more than 4 samples in FIFO in Burst mode.\nThis bit can be cleared by writing 1 to itself."
              },
              "CMPF0": {
                "bit": 1,
                "description": "Compare Flag\nWhen the selected channel A/D conversion result meets the setting conditions of ADCMPR0 then this bit will be set to 1. And it can be cleared by writing 1 to itself.\n1 = Conversion result in ADDR meets ADCMPR0 setting\n0 = Conversion result in ADDR does not meet ADCMPR0 setting"
              },
              "CMPF1": {
                "bit": 2,
                "description": "Compare Flag\nWhen the selected channel A/D conversion result meets the setting conditions of ADCMPR1 then this bit will be set to 1. And it can be cleared by writing 1 to itself.\n1 = Conversion result in ADDR meets ADCMPR1 setting\n0 = Conversion result in ADDR does not meet ADCMPR1 setting"
              },
              "BUSY": {
                "bit": 3,
                "description": "BUSY/IDLE\n1 = A/D converter is busy at conversion.\n0 = A/D converter is in idle state.\nThis bit is mirror of as ADST bit in ADCR.\nIt is read only."
              },
              "CHANNEL": {
                "bit": 4,
                "description": "Current Conversion Channel\nThis filed reflects current conversion channel when BUSY=1. When BUSY=0, it shows the next channel will be converted.\nIt is read only.",
                "width": 3
              },
              "VALID": {
                "bit": 8,
                "description": "Data Valid flag\nIt is a mirror of VALID bit in ADDRx\nWhen ADC is in Burst Mode, and there is at least one valid conversion result in buffer, VALID[7:0] will all set to 1.",
                "width": 8
              },
              "OVERRUN": {
                "bit": 16,
                "description": "Over Run flag\nIt is a mirror to OVERRUN bit in ADDRx\nWhen ADC is in Burst Mode, and the buffer is overrun, OVERRUN[7:0] will all set to 1.",
                "width": 8
              }
            },
            "ADCALR": {
              "CALEN": {
                "bit": 0,
                "description": "Self Calibration Enable\n1 = Enable self calibration\n0 = Disable self calibration\nSoftware can set this bit to 1 enables A/D converter to do self calibration function. It needs 127 ADC clocks to complete calibration. This bit must be kept at 1 after CALDONE asserted. Clearing this bit will disable self calibration function."
              },
              "CALDONE": {
                "bit": 1,
                "description": "Calibration is Done\n1 = A/D converter self calibration is done.\n0 = A/D converter has not been calibrated or calibration is in progress if CALEN bit is set.\nWhen 0 is written to CALEN bit, CALDONE bit is cleared by hardware immediately. It is a read only bit."
              }
            }
          }
        },
        "CLK": {
          "instances": [
            {
              "name": "CLK",
              "base": "0x50000200"
            }
          ],
          "registers": {
            "PWRCON": {
              "offset": "0x00",
              "size": 32,
              "description": "System Power Down Control Register"
            },
            "AHBCLK": {
              "offset": "0x04",
              "size": 32,
              "description": "AHB Devices Clock Enable Control Register"
            },
            "APBCLK": {
              "offset": "0x08",
              "size": 32,
              "description": "APB Devices Clock Enable Control Register"
            },
            "CLKSTATUS": {
              "offset": "0x0C",
              "size": 32,
              "description": "Clock status monitor Register"
            },
            "CLKSEL0": {
              "offset": "0x10",
              "size": 32,
              "description": "Clock Source Select Control Register 0"
            },
            "CLKSEL1": {
              "offset": "0x14",
              "size": 32,
              "description": "Clock Source Select Control Register 1"
            },
            "CLKDIV": {
              "offset": "0x18",
              "size": 32,
              "description": "Clock Divider Number Register"
            },
            "CLKSEL2": {
              "offset": "0x1C",
              "size": 32,
              "description": "Clock Source Select Control Register 2"
            },
            "PLLCON": {
              "offset": "0x20",
              "size": 32,
              "description": "PLL Control Register"
            },
            "FRQDIV": {
              "offset": "0x24",
              "size": 32,
              "description": "Frequency Divider Control Register"
            }
          },
          "bits": {
            "PWRCON": {
              "XTL12M_EN": {
                "bit": 0,
                "description": "External Crystal Oscillator Control\nThe bit default value is set by flash controller user configuration register config0 [26:24]. When the default clock source is from external crystal. The bit is auto set to \"1\"\n1 = Crystal oscillation enable \n0 = Crystal oscillation disable"
              },
              "OSC22M_EN": {
                "bit": 2,
                "description": "Internal 22.1184 MHz Oscillator Control\n1 = 22.1184 MHz Oscillation enable \n0 = 22.1184 MHz Oscillation disable"
              },
              "OSC10K_EN": {
                "bit": 3,
                "description": "Internal 10KHz Oscillator Control\n1 = 10KHz Oscillation enable \n0 = 10KHz Oscillation disable"
              },
              "PD_WU_DLY": {
                "bit": 4,
                "description": "Enable the wake up delay counter.\nWhen the chip wakes up from power down mode, the clock control will delay certain clock cycles to wait system clock stable.\nThe delayed clock cycle is 4096 clock cycles when chip work at external crystal (4 ~ 24MHz), and 256 clock cycles when chip work at 22.1184 MHz oscillator.\n1 = Enable the clock cycle delay\n0 = Disable the clock cycle delay"
              },
              "PD_WU_INT_EN": {
                "bit": 5,
                "description": "Power down mode wake Up Interrupt Enable\n0 = Disable\n1 = Enable. The interrupt will occur when Power down mode (Deep Sleep Mode) wakeup."
              },
              "PD_WU_STS": {
                "bit": 6,
                "description": "Chip power down wake up status flag\nSet by \"power down wake up\", it indicates that resume from power down mode \nThe flag is set if the GPIO(P0~P4), UART wakeup\nWrite 1 to clear the bit \nNote: This bit is working only if PD_WU_INT_EN (PWRCON[5]) set to 1."
              },
              "PWR_DOWN_EN": {
                "bit": 7,
                "description": "System power down enable bit\nWhen set this bit \"1\", the chip power down mode is enabled and the chip power down active is depend on the PD_WAIT_CPU bit\n(a) if the PD_WAIT_CPU is \"0\" then the chip power down after the PWR_DOWN_EN bit set.\n(b) if the PD_WAIT_CPU is \"1\" then the chip keep active till the CPU sleep mode also active and then the chip power down\nWhen chip wake up from power down, this bit is auto cleared, user need to set this bit again for next power down.\nWhen in power down mode, external crystal (4~ 24MHz) and the 22.1184 MHz OSC will be disabled in this mode, but the 10 kHz OSC is not controlled by power down mode. \nWhen in power down mode, the PLL and system clock are disabled, and ignored the clock source selection. The clocks of peripheral are not controlled by power down mode, if the peripheral clock source is from 10 kHz oscillator.\n1 = Chip enter the power down mode instant or wait CPU sleep command WFI\n0 = Chip operate in normal mode or CPU in idle mode (sleep mode) because of WFI command"
              },
              "PD_WAIT_CPU": {
                "bit": 8,
                "description": "This bit control the power down entry condition\n1 = Chip entry power down mode when the both PWR_DOWN and CPU run WFI instruction.\n0 = Chip entry power down mode when the PWR_DOWN bit is set to 1"
              }
            },
            "AHBCLK": {
              "ISP_EN": {
                "bit": 2,
                "description": "Flash ISP Controller Clock Enable Control.\n1 = To enable the Flash ISP controller clock.\n0 = To disable the Flash ISP controller clock."
              },
              "EBI_EN": {
                "bit": 3,
                "description": "EBI Controller Clock Enable Control.\n1 = To enable the EBI Controller clock.\n0 = To disable the EBI Controller clock."
              }
            },
            "APBCLK": {
              "WDT_EN": {
                "bit": 0,
                "description": "Watch Dog Timer Clock Enable.\nThis bit is the protected bit, program this need a open lock sequence, write \"59h\",\"16h\",\"88h\" to address 0x5000_0100 to un-lock this bit. Reference the register REGWRPROT at address GCR_BA + 0x100\n0 = Disable Watchdog Timer Clock\n1 = Enable Watchdog Timer Clock"
              },
              "TMR0_EN": {
                "bit": 2,
                "description": "Timer0 Clock Enable Control\n0 = Disable Timer0 Clock\n1 = Enable Timer0 Clock"
              },
              "TMR1_EN": {
                "bit": 3,
                "description": "Timer1 Clock Enable Control\n0 = Disable Timer1 Clock\n1 = Enable Timer1 Clock"
              },
              "TMR2_EN": {
                "bit": 4,
                "description": "Timer2 Clock Enable Control\n0 = Disable Timer2 Clock\n1 = Enable Timer2 Clock"
              },
              "TMR3_EN": {
                "bit": 5,
                "description": "Timer3 Clock Enable Control\n0 = Disable Timer3 Clock\n1 = Enable Timer3 Clock"
              },
              "FDIV_EN": {
                "bit": 6,
                "description": "Clock Divider Clock Enable Control\n0 = Disable FDIV Clock\n1 = Enable FDIV Clock"
              },
              "I2C_EN": {
                "bit": 8,
                "description": "I2C Clock Enable Control. \n0 = Disable I2C Clock\n1 = Enable I2C Clock"
              },
              "SPI0_EN": {
                "bit": 12,
                "description": "SPI0 Clock Enable Control. \n0 = Disable SPI0 Clock\n1 = Enable SPI0 Clock"
              },
              "SPI1_EN": {
                "bit": 13,
                "description": "SPI1 Clock Enable Control. \n0 = Disable SPI1 Clock\n1 = Enable SPI1 Clock"
              },
              "UART0_EN": {
                "bit": 16,
                "description": "UART0 Clock Enable Control.\n1 = Enable UART0 clock\n0 = Disable UART0 clock"
              },
              "UART1_EN": {
                "bit": 17,
                "description": "UART1 Clock Enable Control.\n1 = Enable UART1 clock\n0 = Disable UART1 clock"
              },
              "PWM01_EN": {
                "bit": 20,
                "description": "PWM_01 Clock Enable Control.\n1 = Enable PWM01 clock\n0 = Disable PWM01 clock"
              },
              "PWM23_EN": {
                "bit": 21,
                "description": "PWM_23 Clock Enable Control.\n1 = Enable PWM23 clock\n0 = Disable PWM23 clock"
              },
              "PWM45_EN": {
                "bit": 22,
                "description": "PWM_45 Clock Enable Control.\n1 = Enable PWM45 clock\n0 = Disable PWM45 clock"
              },
              "PWM67_EN": {
                "bit": 23,
                "description": "PWM_67 Clock Enable Control.\n1 = Enable PWM67 clock\n0 = Disable PWM67 clock"
              },
              "ADC_EN": {
                "bit": 28,
                "description": "Analog-Digital-Converter (ADC) Clock Enable Control.\n1 = Enable ADC clock\n0 = Disable ADC clock"
              }
            },
            "CLKSTATUS": {
              "XTL12M_STB": {
                "bit": 0,
                "description": "XTL12M clock source stable flag\n1 = External Crystal clock is stable\n0 = External Crystal clock is not stable or not enable"
              },
              "PLL_STB": {
                "bit": 2,
                "description": "PLL clock source stable flag\n1 = PLL clock is stable\n0 = PLL clock is not stable or not enable"
              },
              "OSC10K_STB": {
                "bit": 3,
                "description": "OSC10K clock source stable flag\n1 = OSC10K clock is stable\n0 = OSC10K clock is not stable or not enable"
              },
              "OSC22M_STB": {
                "bit": 4,
                "description": "OSC22M clock source stable flag\n1 = OSC22M clock is stable\n0 = OSC22M clock is not stable or not enable"
              },
              "CLK_SW_FAIL": {
                "bit": 7,
                "description": "Clock switch fail flag\n1 = Clock switch fail\n0 = Clock switch success\nThis bit will be set when target switch clock source is not stable. Write 1 to clear this bit to zero."
              }
            },
            "CLKSEL0": {
              "HCLK_S": {
                "bit": 0,
                "description": "HCLK clock source select.\nNote:\nBefore clock switch the related clock sources (pre-select and new-select) must be turn on\nThe 3-bit default value is reloaded with the value of Config0.CFOSC[26:24] in user configuration register in Flash controller by any reset. Therefore the default value is either 000b or 111b.\nThese bits are protected bit, program this need an open lock sequence, write \"59h\",\"16h\",\"88h\" to address 0x5000_0100 to un-lock this bit. Reference the register REGWRPROT at address GCR_BA + 0x100\n000 = clock source from external crystal clock (4 ~ 24MHz)\n010 = clock source from PLL clock\n011 = clock source from internal 10KHz oscillator clock\n111 = clock source from internal 22.1184 MHz oscillator clock\nothers = Reserved",
                "width": 3
              },
              "STCLK_S": {
                "bit": 3,
                "description": "MCU Cortex_M0 SysTick clock source select.\nThese bits are protected bit, program this need an open lock sequence, write \"59h\",\"16h\",\"88h\" to address 0x5000_0100 to un-lock this bit. Reference the register REGWRPROT at address GCR_BA + 0x100\n000 = Clock source from external crystal clock (4 ~ 24MHz)\n010 = Clock source from external crystal clock (4 ~ 24MHz)/2\n011 = clock source from HCLK/2\n1xx = clock source from internal 22.1184 MHz oscillator clock/2",
                "width": 3
              }
            },
            "CLKSEL1": {
              "WDT_S": {
                "bit": 0,
                "description": "Watchdog Timer clock source select.\nThese bits are protected bit, program this need a open lock sequence, write \"59h\",\"16h\",\"88h\" to address 0x5000_0100 to un-lock this bit. Reference the register REGWRPROT at address GCR_BA + 0x100\n00 = clock source from external crystal clock (4 ~ 24MHz).\n10 = clock source from HCLK/2048 clock\n11 = clock source from internal 10KHz oscillator clock",
                "width": 2
              },
              "ADC_S": {
                "bit": 2,
                "description": "ADC clock source select.\n00 = clock source from external crystal clock (4 ~ 24MHz).\n01 = clock source from PLL clock\n1x = clock source from internal 22.1184 MHz oscillator clock",
                "width": 2
              },
              "TMR0_S": {
                "bit": 8,
                "description": "TIMER0 clock source select.\n000 = clock source from external crystal clock (4 ~ 24MHz)\n010 = clock source from HCLK\n011 = clock source from external trigger\n1xx = clock source from internal 22.1184 MHz oscillator clock",
                "width": 3
              },
              "TMR1_S": {
                "bit": 12,
                "description": "TIMER1 clock source select.\n000 = clock source from external crystal clock (4 ~ 24MHz)\n010 = clock source from HCLK\n011 = clock source from external trigger\n1xx = clock source from internal 22.1184 MHz oscillator clock",
                "width": 3
              },
              "TMR2_S": {
                "bit": 16,
                "description": "TIMER2 clock source select.\n000 = clock source from external crystal clock (4 ~ 24MHz)\n010 = clock source from HCLK\n011 = clock source from external trigger\n1xx = clock source from internal 22.1184 MHz oscillator clock",
                "width": 3
              },
              "TMR3_S": {
                "bit": 20,
                "description": "TIMER3 clock source select.\n000 = clock source from external crystal clock (4 ~ 24MHz)\n010 = clock source from HCLK\n011 = clock source from external trigger\n1xx = clock source from internal 22.1184 MHz oscillator clock",
                "width": 3
              },
              "UART_S": {
                "bit": 24,
                "description": "UART clock source select.\n00 = clock source from external crystal clock (4 ~ 24MHz)\n01 = clock source from PLL clock\n1x = clock source from internal 22.1184 MHz oscillator clock",
                "width": 2
              },
              "PWM01_S": {
                "bit": 28,
                "description": "PWM0 and PWM1 clock source select.\nPWM0 and PWM1 uses the same Engine clock source, both of them with the same pre-scalar\n00 = clock source from external crystal clock (4 ~ 24MHz)\n10 = clock source from HCLK\n11 = clock source from internal 22.1184 MHz oscillator clock",
                "width": 2
              },
              "PWM23_S": {
                "bit": 30,
                "description": "PWM2 and PWM3 clock source select.\nPWM2 and PWM3 uses the same Engine clock source, both of them with the same pre-scalar\n00 = clock source from external crystal clock (4 ~ 24MHz)\n10 = clock source from HCLK\n11 = clock source from internal 22.1184 MHz oscillator clock",
                "width": 2
              }
            },
            "CLKDIV": {
              "HCLK_N": {
                "bit": 0,
                "description": "HCLK clock divide number from HCLK clock source\nThe HCLK clock frequency = (HCLK clock source frequency) / (HCLK_N + 1)",
                "width": 4
              },
              "UART_N": {
                "bit": 8,
                "description": "UART clock divide number from UART clock source\nThe UART clock frequency = (UART clock source frequency ) / (UART_N + 1)",
                "width": 4
              },
              "ADC_N": {
                "bit": 16,
                "description": "ADC clock divide number from ADC clock source\nThe ADC clock frequency = (ADC clock source frequency ) / (ADC_N + 1)",
                "width": 8
              }
            },
            "CLKSEL2": {
              "FRQDIV_S": {
                "bit": 2,
                "description": "Clock Divider Clock Source Select\n00 = clock source from external crystal clock (4 ~ 24MHz)\n10 = clock source from HCLK\n11 = clock source from internal 22.1184 MHz oscillator clock",
                "width": 2
              },
              "PWM45_S": {
                "bit": 4,
                "description": "PWM4 and PWM5 clock source select. - PWM4 and PWM5 used the same Engine clock source, both of them with the same pre-scalar\n00 = clock source from external crystal clock (4 ~ 24MHz)\n10 = clock source from HCLK\n11 = clock source from internal 22.1184 MHz oscillator clock",
                "width": 2
              },
              "PWM67_S": {
                "bit": 6,
                "description": "PWM6 and PWM7 clock source select. - PWM6 and PWM7 used the same Engine clock source, both of them with the same pre-scalar\n00 = clock source from external crystal clock (4 ~ 24MHz)\n10 = clock source from HCLK\n11 = clock source from internal 22.1184 MHz oscillator clock",
                "width": 2
              }
            },
            "PLLCON": {
              "FB_DV": {
                "bit": 0,
                "description": "PLL Feedback Divider Control Pins (PLL_F[8:0])",
                "width": 9
              },
              "IN_DV": {
                "bit": 9,
                "description": "PLL Input Divider Control Pins (PLL_R[4:0])",
                "width": 5
              },
              "OUT_DV": {
                "bit": 14,
                "description": "PLL Output Divider Control Pins (PLL_OD[1:0])",
                "width": 2
              },
              "PD": {
                "bit": 16,
                "description": "Power Down Mode. \nIf set the IDLE bit \"1\" in PWRCON register, the PLL will enter power down mode too\n0 = PLL is in normal mode (default)\n1 = PLL is in power-down mode"
              },
              "BP": {
                "bit": 17,
                "description": "PLL Bypass Control\n0 = PLL is in normal mode (default)\n1 = PLL clock output is same as clock input (XTALin)"
              },
              "OE": {
                "bit": 18,
                "description": "PLL OE (FOUT enable) pin Control\n0 = PLL FOUT enable\n1 = PLL FOUT is fixed low"
              },
              "PLL_SRC": {
                "bit": 19,
                "description": "PLL Source Clock Select\n1 = PLL source clock from 22.1184 MHz oscillator\n0 = PLL source clock from external crystal clock (4 ~ 24 MHz)"
              }
            },
            "FRQDIV": {
              "FSEL": {
                "bit": 0,
                "description": "Divider Output Frequency Selection Bits\nThe formula of output frequency is\nFout = Fin/2(N+1), \nwhere Fin is the input clock frequency, Fout is the frequency of divider output clock, N is the 4-bit value of FSEL[3:0].",
                "width": 4
              },
              "DIVIDER_EN": {
                "bit": 4,
                "description": "Frequency Divider Enable Bit\n0 = Disable Frequency Divider\n1 = Enable Frequency Divider"
              }
            }
          }
        },
        "EBI": {
          "instances": [
            {
              "name": "EBI_CTL",
              "base": "0x50010000"
            }
          ],
          "registers": {
            "EBICON": {
              "offset": "0x00",
              "size": 32,
              "description": "External Bus Interface General Control Register"
            },
            "EXTIME": {
              "offset": "0x04",
              "size": 32,
              "description": "External Bus Interface 0 Timing Control Register"
            }
          },
          "bits": {
            "EBICON": {
              "ExtEN": {
                "bit": 0,
                "description": "EBI Enable\nThis bit is the functional enable bit for EBI.\n0 = EBI function is disabled\n1 = EBI function is enabled"
              },
              "ExtBW16": {
                "bit": 1,
                "description": "EBI data width 16 bit\nThis bit defines if the data bus is 8-bit or 16-bit.\n0 = EBI data width is 8 bit\n1 = EBI data width is 16 bit"
              },
              "MCLKDIV": {
                "bit": 8,
                "description": "External Output Clock Divider\nThe frequency of EBI output clock is controlled by MCLKDIV.\n\nMCLKDIV\tOutput clock (MCLK)\t\n000\tHCLK/1\t\n001\tHCLK/2\t\n010\tHCLK/4\t\n011\tHCLK/8\t\n100\tHCLK/16\t\n101\tHCKL/32\t\n11X\tdefault\t\n\nNotice: Default value of output clock is HCLK/1",
                "width": 3
              },
              "ExttALE": {
                "bit": 16,
                "description": "Expand Time of ALE\nThe ALE width (tALE) to latch the address can be controlled by ExttALE.\ntALE = (ExttALE + 1) * MCLK",
                "width": 3
              }
            },
            "EXTIME": {
              "ExttACC": {
                "bit": 3,
                "description": "EBI Data Accesss Time\nExttACC define data access time (tACC).\ntACC = (ExttACC + 1) * MCLK",
                "width": 5
              },
              "ExttAHD": {
                "bit": 8,
                "description": "EBI Data Access Hold Time\nExttAHD define data access hold time (tAHD).\ntAHD = (ExttAHD + 1) * MCLK",
                "width": 3
              },
              "ExtIW2X": {
                "bit": 12,
                "description": "Idle State Cycle After Write\nWhen write action is finish, idle state is inserted and nCS return to high if ExtIW2X is not zero.\nIdle state cycle = (ExtIW2X * MCLK)",
                "width": 4
              },
              "ExtIR2R": {
                "bit": 24,
                "description": "Idle State Cycle Between Read-Read\nWhen read action is finish and next action is going to read, idle state is inserted and nCS return to high if ExtIR2R is not zero.\nIdle state cycle = (ExtIR2R * MCLK)",
                "width": 4
              }
            }
          }
        },
        "FMC": {
          "instances": [
            {
              "name": "FMC",
              "base": "0x5000C000"
            }
          ],
          "registers": {
            "ISPCON": {
              "offset": "0x00",
              "size": 32,
              "description": "ISP Control Register"
            },
            "ISPADR": {
              "offset": "0x04",
              "size": 32,
              "description": "ISP Address Register"
            },
            "ISPDAT": {
              "offset": "0x08",
              "size": 32,
              "description": "ISP Data Register"
            },
            "ISPCMD": {
              "offset": "0x0C",
              "size": 32,
              "description": "ISP Command Register"
            },
            "ISPTRG": {
              "offset": "0x10",
              "size": 32,
              "description": "ISP Trigger Control Register"
            },
            "DFBADR": {
              "offset": "0x14",
              "size": 32,
              "description": "Data Flash Base Address"
            },
            "FATCON": {
              "offset": "0x18",
              "size": 32,
              "description": "Flash Access Time Control Register"
            }
          },
          "bits": {
            "ISPCON": {
              "ISPEN": {
                "bit": 0,
                "description": "ISP Enable\nThis bit is protected bit. ISP function enable bit. Set this bit to enable ISP function.\n1 = Enable ISP function\n0 = Disable ISP function"
              },
              "BS": {
                "bit": 1,
                "description": "Boot Select \nThis bit is protected bit. Set/clear this bit to select next booting from LDROM/APROM, respectively. This bit also functions as MCU booting status flag, which can be used to check where MCU booted from. This bit is initiated with the inversed value of CBS in Config0 after power-on reset; It keeps the same value at other reset.\n1 = boot from LDROM\n0 = boot from APROM"
              },
              "CFGUEN": {
                "bit": 4,
                "description": "Config Update Enable\nWriting this bit to 1 enables s/w to update Config value by ISP procedure regardless of program code is running in APROM or LDROM.\n1 = Config update enable \n0 = Config update disable"
              },
              "LDUEN": {
                "bit": 5,
                "description": "LDROM Update Enable\nLDROM update enable bit. \n1 = LDROM can be updated when the MCU runs in APROM.\n0 = LDROM cannot be updated"
              },
              "ISPFF": {
                "bit": 6,
                "description": "ISP Fail Flag\nThis bit is set by hardware when a triggered ISP meets any of the following conditions:\n(1) APROM writes to itself.\n(2) LDROM writes to itself. \n(3) Destination address is illegal, such as over an available range.\nWrite 1 to clear."
              },
              "SWRST": {
                "bit": 7,
                "description": "Software Reset\nWriting 1 to this bit to start software reset. \nIt is cleared by hardware after reset is finished."
              },
              "PT": {
                "bit": 8,
                "description": "Flash Program Time\nPT[2]\tPT[1]\tPT[0]\tProgram Time (us)\t\n0\t0\t0\t40\t\n0\t0\t1\t45\t\n0\t1\t0\t50\t\n0\t1\t1\t55\t\n1\t0\t0\t20\t\n1\t0\t1\t25\t\n1\t1\t0\t30\t\n1\t1\t1\t35",
                "width": 3
              },
              "ET": {
                "bit": 12,
                "description": "Flash Erase Time\nET[2]\tET[1]\tET[0]\tErase Time (ms)\t\n0\t0\t0\t20 (default)\t\n0\t0\t1\t25\t\n0\t1\t0\t30\t\n0\t1\t1\t35\t\n1\t0\t0\t3\t\n1\t0\t1\t5\t\n1\t1\t0\t10\t\n1\t1\t1\t15",
                "width": 3
              }
            },
            "ISPADR": {
              "ISPADR": {
                "bit": 0,
                "description": "ISP Address \nNuMicro M051 series equips with a maximum 16kx32 embedded flash, it supports word program only. ISPARD[1:0] must be kept 2'b00 for ISP operation.",
                "width": 32
              }
            },
            "ISPDAT": {
              "ISPDAT": {
                "bit": 0,
                "description": "ISP Data \nWrite data to this register before ISP program operation\nRead data from this register after ISP read operation",
                "width": 32
              }
            },
            "ISPCMD": {
              "FOEN_FCEN_FCTRL": {
                "bit": 0,
                "description": "ISP Command \nISP command table is shown below:\nOperation Mode\tFOEN\tFCEN\tFCTRL[3:0]\t\nRead\t0\t0\t0\t0\t0\t0\t\nProgram\t1\t0\t0\t0\t0\t1\t\nPage Erase\t1\t0\t0\t0\t1\t0",
                "width": 6
              }
            },
            "ISPTRG": {
              "ISPGO": {
                "bit": 0,
                "description": "ISP start trigger\nWrite 1 to start ISP operation and this bit will be cleared to 0 by hardware automatically when ISP operation is finish.\n\n1 = ISP is on going\n\n0 = ISP done"
              }
            },
            "DFBADR": {
              "DFBA": {
                "bit": 0,
                "description": "Data Flash Base Address\nThis register indicates data flash start address.\n\nIt is a read only register.\n\nFor 8/16/32/64kB flash memory device, the data flash size is 4kB and it start address is fixed at 0x01F000 by hardware internally.",
                "width": 32
              }
            },
            "FATCON": {
              "FPSEN": {
                "bit": 0,
                "description": "Flash Power Save Enable\nIf CPU clock is slower than 24 MHz, then s/w can enable flash power saving function.\n1 = Enable flash power saving\n0 = Disable flash power saving"
              },
              "FATS": {
                "bit": 1,
                "description": "Flash Access Time Window Select\nThese bits are used to decide flash sense amplifier active duration.\n\n\n\nFATS\tAccess Time window (ns)\t\n000\t40\t\n001\t50\t\n010\t60\t\n011\t70\t\n100\t80\t\n101\t90\t\n110\t100\t\n111\tReserved",
                "width": 3
              },
              "L_SPEED": {
                "bit": 4,
                "description": "Flash Low Speed Mode Enable\n1 = Flash access always no wait state (zero wait state)\n0 = Insert wait state while Flash access discontinued address. \nNote: Set this bit only when HCLK <= 25MHz. If HCLK > 25MHz, CPU will fetch wrong code and cause fail result."
              }
            }
          }
        },
        "GCR": {
          "instances": [
            {
              "name": "GCR",
              "base": "0x50000000"
            }
          ],
          "registers": {
            "PDID": {
              "offset": "0x00",
              "size": 32,
              "description": "Part Device Identification number Register"
            },
            "RSTSRC": {
              "offset": "0x04",
              "size": 32,
              "description": "System Reset Source Register"
            },
            "IPRSTC1": {
              "offset": "0x08",
              "size": 32,
              "description": "IP Reset Control Resister1"
            },
            "IPRSTC2": {
              "offset": "0x0C",
              "size": 32,
              "description": "IP Reset Control Resister 2"
            },
            "BODCR": {
              "offset": "0x18",
              "size": 32,
              "description": "Brown Out Detector Control Register"
            },
            "PORCR": {
              "offset": "0x24",
              "size": 32,
              "description": "Power-On-Reset Controller Register"
            },
            "P0_MFP": {
              "offset": "0x30",
              "size": 32,
              "description": "P0 multiple function and input type control register"
            },
            "P1_MFP": {
              "offset": "0x34",
              "size": 32,
              "description": "P1 multiple function and input type control register"
            },
            "P2_MFP": {
              "offset": "0x38",
              "size": 32,
              "description": "P2 multiple function and input type control register"
            },
            "P3_MFP": {
              "offset": "0x3C",
              "size": 32,
              "description": "P3 multiple function and input type control register"
            },
            "P4_MFP": {
              "offset": "0x40",
              "size": 32,
              "description": "P4 input type control register"
            },
            "REGWRPROT": {
              "offset": "0x100",
              "size": 32,
              "description": "Register Lock Key address"
            }
          },
          "bits": {
            "PDID": {
              "PDID": {
                "bit": 0,
                "description": "This register reflects device part number code. S/W can read this register to identify which device is used.",
                "width": 32
              }
            },
            "RSTSRC": {
              "RSTS_POR": {
                "bit": 0,
                "description": "The RSTS_POR flag is set by the \"reset signal\" which is from the Power-On Reset (POR) module or bit CHIP_RST (IPRSTC1[0]) is set, to indicate the previous reset source.\n1= The Power-On-Reset(POR) or CHIP_RST=1 had issued the reset signal to reset the system.\n0= No reset from POR\nThis bit is cleared by writing 1 to itself."
              },
              "RSTS_RESET": {
                "bit": 1,
                "description": "The RSTS_RESET flag is set by the \"reset signal\" from the /RESET pin to indicate the previous reset source.\n1= The Pin /RESET had issued the reset signal to reset the system.\n0= No reset from Pin /RESET\nThis bit is cleared by writing 1 to itself."
              },
              "RSTS_WDT": {
                "bit": 2,
                "description": "The RSTS_WDT flag is set by the \"reset signal\" from the Watch Dog Timer to indicate the previous reset source.\n1= The Watch Dog Timer had issued the reset signal to reset the system.\n0= No reset from Watch-Dog\nThis bit is cleared by writing 1 to itself."
              },
              "RSTS_LVR": {
                "bit": 3,
                "description": "The RSTS_LVR flag is set by the \"reset signal\" from the Low-Voltage-Reset module to indicate the previous reset source.\n1= The LVR module had issued the reset signal to reset the system.\n0= No reset from LVR\nThis bit is cleared by writing 1 to itself."
              },
              "RSTS_BOD": {
                "bit": 4,
                "description": "The RSTS_BOD flag is set by the \"reset signal\" from the Brown-Out-Detected module to indicate the previous reset source.\n1= The Brown-Out-Detected module had issued the reset signal to reset the system.\n0= No reset from BOD\nThis bit is cleared by writing 1 to itself."
              },
              "RSTS_MCU": {
                "bit": 5,
                "description": "The RSTS_MCU flag is set by the \"reset signal\" from the MCU Cortex_M0 kernel to indicate the previous reset source.\n1= The MCU Cortex_M0 had issued the reset signal to reset the system by software writing 1 to bit SYSRESTREQ(AIRCR[2], Application Interrupt and Reset Control Register) in system control registers of Cortex_M0 kernel.\n0= No reset from MCU\nThis bit is cleared by writing 1 to itself."
              },
              "RSTS_CPU": {
                "bit": 7,
                "description": "The RSTS_CPU flag is set by hardware if software writes CPU_RST (IPRSTC1[1]) with a \"1\" to rest Cortex-M0 CPU kernel and Flash memory controller(FMC).\n1= The Cortex-M0 CPU kernel and FMC are reset by software set CPU_RST to 1.\n0= No reset from CPU\nThis bit is cleared by writing 1 to itself."
              }
            },
            "IPRSTC1": {
              "CHIP_RST": {
                "bit": 0,
                "description": "CHIP one shot reset.\nSet this bit will reset the CHIP, including CPU kernel and all peripherals, and this bit will automatically return to \"0\" after the 2 clock cycles.\nThe CHIP_RST is same as the POR reset , all the chip module is reset and the chip setting from flash are also reload\nThis bit is the protected bit, program this need an open lock sequence, write \"59h\",\"16h\",\"88h\" to address 0x5000_0100 to un-lock this bit. Reference the register REGWRPROT at address GCR_BA + 0x100\n0= Normal\n1= Reset CHIP"
              },
              "CPU_RST": {
                "bit": 1,
                "description": "CPU kernel one shot reset.\nSet this bit will reset the Cortex-M0 CPU kernel and Flash memory controller (FMC). This bit will automatically return to \"0\" after the 2 clock cycles\nThis bit is the protected bit, program this need an open lock sequence, write \"59h\",\"16h\",\"88h\" to address 0x5000_0100 to un-lock this bit. Reference the register REGWRPROT at address GCR_BA + 0x100\n0= Normal\n1= Reset CPU"
              },
              "EBI_RST": {
                "bit": 3,
                "description": "EBI Controller Reset\nSet these bit \"1\" will generate a reset signal to the EBI. User need to set this bit to \"0\" to release from the reset state\nThis bit is the protected bit, program this need an open lock sequence, write \"59h\",\"16h\",\"88h\" to address 0x5000_0100 to un-lock this bit. Reference the register REGWRPROT at address GCR_BA + 0x100\n0= Normal operation\n1= EBI IP reset"
              }
            },
            "IPRSTC2": {
              "GPIO_RST": {
                "bit": 1,
                "description": "GPIO (P0~P4) controller Reset\n0= GPIO controller normal operation\n1= GPIO controller reset"
              },
              "TMR0_RST": {
                "bit": 2,
                "description": "Timer0 controller Reset\n0= Timer0 controller normal operation\n1= Timer0 controller reset"
              },
              "TMR1_RST": {
                "bit": 3,
                "description": "Timer1 controller Reset\n0= Timer1 controller normal operation\n1= Timer1 controller reset"
              },
              "TMR2_RST": {
                "bit": 4,
                "description": "Timer2 controller Reset\n0= Timer2 controller normal operation\n1= Timer2 controller reset"
              },
              "TMR3_RST": {
                "bit": 5,
                "description": "Timer3 controller Reset\n0= Timer3 controller normal operation\n1= Timer3 controller reset"
              },
              "I2C_RST": {
                "bit": 8,
                "description": "I2C controller Reset\n0= I2C controller normal operation\n1= I2C controller reset"
              },
              "SPI0_RST": {
                "bit": 12,
                "description": "SPI0 controller Reset\n0= SPI0 controller normal operation\n1= SPI0 controller reset"
              },
              "SPI1_RST": {
                "bit": 13,
                "description": "SPI1 controller Reset\n0= SPI1 controller normal operation\n1= SPI1 controller reset"
              },
              "UART0_RST": {
                "bit": 16,
                "description": "UART0 controller Reset\n0= UART0 controller Normal operation\n1= UART0 controller reset"
              },
              "UART1_RST": {
                "bit": 17,
                "description": "UART1 controller Reset\n0 = UART1 controller normal operation\n1 = UART1 controller reset"
              },
              "PWM03_RST": {
                "bit": 20,
                "description": "PWM0~3 controller Reset\n0= PWM0~3 controller normal operation\n1= PWM0~3 controller reset"
              },
              "PWM47_RST": {
                "bit": 21,
                "description": "PWM4~7 controller Reset\n0= PWM4~7 controller normal operation\n1= PWM4~7 controller reset"
              },
              "ADC_RST": {
                "bit": 28,
                "description": "ADC Controller Reset\n0= ADC controller normal operation\n1= ADC controller reset"
              }
            },
            "BODCR": {
              "BOD_EN": {
                "bit": 0,
                "description": "Brown Out Detector Enable (initiated & write-protected bit)\nThe default value is set by flash controller user configuration register config0 bit[23]\n1= Brown Out Detector function is enabled\n0= Brown Out Detector function is disabled"
              },
              "BOD_VL": {
                "bit": 1,
                "description": "Brown Out Detector Threshold Voltage Selection (initiated & write-protected bit)\nThe default value is set by flash controller user configuration register config0 bit[22:21]\nBOV_VL[1]\tBOV_VL[0]\tBrown out voltage\t\n1\t1\t4.5V\t\n1\t0\t3.8V\t\n0\t1\t2.7V\t\n0\t0\t2.2V",
                "width": 2
              },
              "BOD_RSTEN": {
                "bit": 3,
                "description": "Brown Out Reset Enable (initiated & write-protected bit)\n1= Enable the Brown Out \"RESET\" function, when the Brown Out Detector function is enable and the detected voltage is lower than the threshold then assert a signal to reset the chip\nThe default value is set by flash controller user configuration register config0 bit[20]\n0= Enable the Brown Out \"INTERRUPT\" function, when the Brown Out Detector function is enable and the detected voltage is lower than the threshold then assert a signal to interrupt the MCU Cortex-M0\nWhen the BOD_EN is enabled and the interrupt is assert, the interrupt will keep till to the BOD_EN set to \"0\". The interrupt for CPU can be blocked by disable the NVIC in CPU for BOD interrupt or disable the interrupt source by disable the BOD_EN and then re-enable the BOD_EN function if the BOD function is required"
              },
              "BOD_INTF": {
                "bit": 4,
                "description": "Brown Out Detector Interrupt Flag\n1= When Brown Out Detector detects the VDD is dropped through the voltage of BOD_VL setting or the VDD is raised up through the voltage of BOD_VL setting, this bit is set to \"1\" and the brown out interrupt is requested if brown out interrupt is enabled.\n0= Brown Out Detector does not detect any voltage draft at VDD down through or up through the voltage of BOD_VL setting."
              },
              "BOD_LPM": {
                "bit": 5,
                "description": "Brown Out Detector Low power Mode (write-protected bit)\n1= Enable the BOD low power mode\n0= BOD operate in normal mode (default)\nThe BOD consumes about 100uA in normal mode, the low power mode can reduce the current to about 1/10 but slow the BOD response."
              },
              "BOD_OUT": {
                "bit": 6,
                "description": "The status for Brown Out Detector output state\n1= Brown Out Detector status output is 1, the detected voltage is lower than BOD_VL setting. If the BOD_EN is \"0\"(disabled), this bit always response \"0\"\n0= Brown Out Detector status output is 0, the detected voltage is higher than BOD_VL setting"
              },
              "LVR_EN": {
                "bit": 7,
                "description": "Low Voltage Reset Enable (write-protected bit)\nThe LVR function reset the chip when the input power voltage is lower than LVR circuit setting. LVR function is enabled in default.\n1= Enabled Low Voltage Reset function - After enable the bit, the LVR function will active with 100uS delay for LVR output stable.(default).\n0= Disabled Low Voltage Reset function"
              }
            },
            "PORCR": {
              "POR_DIS_CODE": {
                "bit": 0,
                "description": "The register is used for the Power-On-Reset enable control. \nWhen power on, the POR circuit generates a reset signal to reset the whole chip function, but noise on the power may cause the POR active again. If set the POR_DIS_CODE equal to 0x5AA5, the POR reset function will be disabled and the POR function will re-active till the power voltage is lower to set the POR_DIS_CODE to another value or reset by chip other reset function. Include:\nPIN reset, Watch dog, LVR reset BOD reset, ICE reset command and the software-chip reset function\nThis register is the protected register, program this need an open lock sequence, write \"59h\",\"16h\",\"88h\" to address 0x5000_0100 to un-lock this bit. Reference the register REGWRPROT at address GCR_BA + 0x100",
                "width": 16
              }
            },
            "P0_MFP": {
              "P0_MFP": {
                "bit": 0,
                "description": "P0 multiple function Selection\nThe pin function of P0 is depending on P0_MFP and P0_ALT.\nRefer to P0_ALT descriptions in detail.",
                "width": 8
              },
              "P0_ALT0": {
                "bit": 8,
                "description": "P0.0 alternate function Selection\nThe pin function of P0.0 is depend on P0_MFP[0] and P0_ALT[0].\nP0_ALT[0]\tP0_MFP[0]\tP0.0function\t\n0\t0\tP0.0\t\n0\t1\tAD0(EBI)\t\n1\t0\tCTS1(UART1)\t\n1\t1\tReserved"
              },
              "P0_ALT1": {
                "bit": 9,
                "description": "P0.1 alternate function Selection\nThe pin function of P0.1 is depend on P0_MFP[1] and P0_ALT[1].\nP0_ALT[1]\tP0_MFP[1]\tP0.1function\t\n0\t0\tP0.1\t\n0\t1\tAD1(EBI)\t\n1\t0\tRTS1(UART1)\t\n1\t1\tReserved"
              },
              "P0_ALT2": {
                "bit": 10,
                "description": "P0.2 alternate function Selection\nThe pin function of P0.2 is depend on P0_MFP[2] and P0_ALT[2].\nP0_ALT[2]\tP0_MFP[2]\tP0.2function\t\n0\t0\tP0.2\t\n0\t1\tAD2(EBI)\t\n1\t0\tCTS0(UART0)\t\n1\t1\tReserved"
              },
              "P0_ALT3": {
                "bit": 11,
                "description": "P0.3 alternate function Selection\nThe pin function of P0.3 is depend on P0_MFP[3] and P0_ALT[3].\nP0_ALT[3]\tP0_MFP[3]\tP0.3function\t\n0\t0\tP0.3\t\n0\t1\tAD3(EBI)\t\n1\t0\tRTS0(UART0)\t\n1\t1\tReserved"
              },
              "P0_ALT4": {
                "bit": 12,
                "description": "P0.4 alternate function Selection\nThe pin function of P0.4 is depend on P0_MFP[4] and P0_ALT[4].\nP0_ALT[4]\tP0_MFP[4]\tP0.4function\t\n0\t0\tP0.4\t\n0\t1\tAD4(EBI)\t\n1\t0\tSPISS1(SPI1)\t\n1\t1\tReserved"
              },
              "P0_ALT5": {
                "bit": 13,
                "description": "P0.5 alternate function Selection\nThe pin function of P0.5 is depend on P0_MFP[5] and P0_ALT[5].\nP0_ALT[5]\tP0_MFP[5]\tP0.5 function\t\n0\t0\tP0.5\t\n0\t1\tAD5(EBI)\t\n1\t0\tMOSI_1(SPI1)\t\n1\t1\tReserved"
              },
              "P0_ALT6": {
                "bit": 14,
                "description": "P0.6 alternate function Selection\nThe pin function of P0.6 is depend on P0_MFP[6] and P0_ALT[6].\nP0_ALT[6]\tP0_MFP[6]\tP0.6 function\t\n0\t0\tP0.6\t\n0\t1\tAD6(EBI)\t\n1\t0\tMISO_1(SPI1)\t\n1\t1\tReserved"
              },
              "P0_ALT7": {
                "bit": 15,
                "description": "P0.7 alternate function Selection\nThe pin function of P0.7 is depend on P0_MFP[7] and P0_ALT[7].\nP0_ALT[7]\tP0_MFP[7]\tP0.7 function\t\n0\t0\tP0.7\t\n0\t1\tAD7(EBI)\t\n1\t0\tSPICLK1(SPI1)\t\n1\t1\tReserved"
              },
              "P0_TYPEn": {
                "bit": 16,
                "description": "P0[7:0] input Schmitt Trigger function Enable\n1= P0[7:0] I/O input Schmitt Trigger function enable\n0= P0[7:0] I/O input Schmitt Trigger function disable",
                "width": 8
              }
            },
            "P1_MFP": {
              "P1_MFP": {
                "bit": 0,
                "description": "P1 multiple function Selection\nThe pin function of P1 is depending on P1_MFP and P1_ALT.\nRefer to P1_ALT descriptions in detail.",
                "width": 8
              },
              "P1_ALT0": {
                "bit": 8,
                "description": "P1.0 alternate function Selection\nThe pin function of P1.0 is depend on P1_MFP[0] and P1_ALT[0].\nP1_ALT[0]\tP1_MFP[0]\tP1.0function\t\n0\t0\tP1.0\t\n0\t1\tAIN0(ADC)\t\n1\t0\tT2(Timer2)\t\n1\t1\tReserved"
              },
              "P1_ALT1": {
                "bit": 9,
                "description": "P1.1 alternate function Selection\nThe pin function of P1.1 is depend on P1_MFP[1] and P1_ALT[1].\nP1_ALT[1]\tP1_MFP[1]\tP1.1function\t\n0\t0\tP1.1\t\n0\t1\tAIN1(ADC)\t\n1\t0\tT3(Timer3)\t\n1\t1\tReserved"
              },
              "P1_ALT2": {
                "bit": 10,
                "description": "P1.2 alternate function Selection\nThe pin function of P1.2 is depend on P1_MFP[2] and P1_ALT[2].\nP1_ALT[2]\tP1_MFP[2]\tP1.2function\t\n0\t0\tP1.2\t\n0\t1\tAIN2(ADC)\t\n1\t0\tRXD1(UART1)\t\n1\t1\tReserved"
              },
              "P1_ALT3": {
                "bit": 11,
                "description": "P1.3 alternate function Selection\nThe pin function of P1.3 is depend on P1_MFP[3] and P1_ALT[3].\nP1_ALT[3]\tP1_MFP[3]\tP1.3function\t\n0\t0\tP1.3\t\n0\t1\tAIN3(ADC)\t\n1\t0\tTXD1(UART1)\t\n1\t1\tReserved"
              },
              "P1_ALT4": {
                "bit": 12,
                "description": "P1.4 alternate function Selection\nThe pin function of P1.4 is depend on P1_MFP[4] and P1_ALT[4].\nP1_ALT[4]\tP1_MFP[4]\tP1.4function\t\n0\t0\tP1.4\t\n0\t1\tAIN4(ADC)\t\n1\t0\tSPISS0(SPI0)\t\n1\t1\tReserved"
              },
              "P1_ALT5": {
                "bit": 13,
                "description": "P1.5 alternate function Selection\nThe pin function of P1.5 is depend on P1_MFP[5] and P1_ALT[5].\nP1_ALT[5]\tP1_MFP[5]\tP1.5 function\t\n0\t0\tP1.5\t\n0\t1\tAIN5(ADC)\t\n1\t0\tMOSI_0(SPI0)\t\n1\t1\tReserved"
              },
              "P1_ALT6": {
                "bit": 14,
                "description": "P1.6 alternate function Selection\nThe pin function of P1.6 is depend on P1_MFP[6] and P1_ALT[6].\nP1_ALT[6]\tP1_MFP[6]\tP1.6 function\t\n0\t0\tP1.6\t\n0\t1\tAIN6(ADC)\t\n1\t0\tMISO_0(SPI0)\t\n1\t1\tReserved"
              },
              "P1_ALT7": {
                "bit": 15,
                "description": "P1.7 alternate function Selection\nThe pin function of P1.7 is depend on P1_MFP[7] and P1_ALT[7].\nP1_ALT[7]\tP1_MFP[7]\tP1.7 function\t\n0\t0\tP1.7\t\n0\t1\tAIN7(ADC)\t\n1\t0\tSPICLK0(SPI0)\t\n1\t1\tReserved"
              },
              "P1_TYPEn": {
                "bit": 16,
                "description": "P1[7:0] input Schmitt Trigger function Enable\n1= P1[7:0] I/O input Schmitt Trigger function enable\n0= P1[7:0] I/O input Schmitt Trigger function disable",
                "width": 8
              }
            },
            "P2_MFP": {
              "P2_MFP": {
                "bit": 0,
                "description": "P2 multiple function Selection\nThe pin function of P2 is depending on P2_MFP and P2_ALT.\nRefer to P2_ALT descriptions in detail.",
                "width": 8
              },
              "P2_ALT0": {
                "bit": 8,
                "description": "P2.0 alternate function Selection\nThe pin function of P2.0 is depend on P2_MFP[0] and P2_ALT[0].\nP2_ALT[0]\tP2_MFP[0]\tP2.0function\t\n0\t0\tP2.0\t\n0\t1\tAD8(EBI)\t\n1\t0\tPWM0(PWM generator 0)\t\n1\t1\tReserved"
              },
              "P2_ALT1": {
                "bit": 9,
                "description": "P2.1 alternate function Selection\nThe pin function of P2.1 is depend on P2_MFP[1] and P2_ALT[1].\nP2_ALT[1]\tP2_MFP[1]\tP2.1function\t\n0\t0\tP2.1\t\n0\t1\tAD9(EBI)\t\n1\t0\tPWM1(PWM generator 0)\t\n1\t1\tReserved"
              },
              "P2_ALT2": {
                "bit": 10,
                "description": "P2.2 alternate function Selection\nThe pin function of P2.2 is depend on P2_MFP[2] and P2_ALT[2].\nP2_ALT[2]\tP2_MFP[2]\tP2.2function\t\n0\t0\tP2.2\t\n0\t1\tAD10(EBI)\t\n1\t0\tPWM2(PWM generator 2)\t\n1\t1\tReserved"
              },
              "P2_ALT3": {
                "bit": 11,
                "description": "P2.3 alternate function Selection\nThe pin function of P2.3 is depend on P2_MFP[3] and P2_ALT[3].\nP2_ALT[3]\tP2_MFP[3]\tP2.3function\t\n0\t0\tP2.3\t\n0\t1\tAD11(EBI)\t\n1\t0\tPWM3(PWM generator 2)\t\n1\t1\tReserved"
              },
              "P2_ALT4": {
                "bit": 12,
                "description": "P2.4 alternate function Selection\nThe pin function of P2.4 is depend on P2_MFP[4] and P2_ALT[4].\nP2_ALT[4]\tP2_MFP[4]\tP0.4function\t\n0\t0\tP0.4\t\n0\t1\tAD12(EBI)\t\n1\t0\tPWM4(PWM generator 4)\t\n1\t1\tReserved"
              },
              "P2_ALT5": {
                "bit": 13,
                "description": "P2.5 alternate function Selection\nThe pin function of P2.5 is depend on P2_MFP[5] and P2_ALT[5].\nP2_ALT[5]\tP2_MFP[5]\tP2.5 function\t\n0\t0\tP2.5\t\n0\t1\tAD13(EBI)\t\n1\t0\tPWM5(PWM generator 4)\t\n1\t1\tReserved"
              },
              "P2_ALT6": {
                "bit": 14,
                "description": "P2.6 alternate function Selection\nThe pin function of P2.6 is depend on P2_MFP[6] and P2_ALT[6].\nP2_ALT[6]\tP2_MFP[6]\tP2.6 function\t\n0\t0\tP2.6\t\n0\t1\tAD14(EBI)\t\n1\t0\tPWM6(PWM generator 6)\t\n1\t1\tReserved"
              },
              "P2_ALT7": {
                "bit": 15,
                "description": "P2.7 alternate function Selection\nThe pin function of P2.7 is depend on P2_MFP[7] and P2_ALT[7].\nP2_ALT[7]\tP2_MFP[7]\tP2.7 function\t\n0\t0\tP2.7\t\n0\t1\tAD15(EBI)\t\n1\t0\tPWM7(PWM generator 6)\t\n1\t1\tReserved"
              },
              "P2_TYPEn": {
                "bit": 16,
                "description": "P2[7:0] input Schmitt Trigger function Enable\n1= P2[7:0] I/O input Schmitt Trigger function enable\n0= P2[7:0] I/O input Schmitt Trigger function disable",
                "width": 8
              }
            },
            "P3_MFP": {
              "P3_MFP": {
                "bit": 0,
                "description": "P3 multiple function Selection\nThe pin function of P3 is depending on P3_MFP and P3_ALT.\nRefer to P3_ALT descriptions in detail.",
                "width": 8
              },
              "P3_ALT0": {
                "bit": 8,
                "description": "P3.0 alternate function Selection\nThe pin function of P3.0 is depend on P3_MFP[0] and P3_ALT[0].\nP3_ALT[0]\tP3_MFP[0]\tP3.0function\t\n0\t0\tP3.0\t\n0\t1\tRXD(UART0)\t\n1\tx\tReserved"
              },
              "P3_ALT1": {
                "bit": 9,
                "description": "P3.1 alternate function Selection\nThe pin function of P3.1 is depend on P3_MFP[1] and P3_ALT[1].\nP3_ALT[1]\tP3_MFP[1]\tP3.1function\t\n0\t0\tP3.1\t\n0\t1\tTXD(UART0)\t\n1\tx\tReserved"
              },
              "P3_ALT2": {
                "bit": 10,
                "description": "P3.2 alternate function Selection\nThe pin function of P3.2 is depend on P3_MFP[2] and P3_ALT[2].\nP3_ALT[2]\tP3_MFP[2]\tP3.2function\t\n0\t0\tP3.2\t\n0\t1\t/INT0\t\n1\t1\tReserved"
              },
              "P3_ALT3": {
                "bit": 11,
                "description": "P3.3 alternate function Selection\nThe pin function of P3.3 is depend on P3_MFP[3] and P3_ALT[3].\nP3_ALT[3]\tP3_MFP[3]\tP3.3function\t\n0\t0\tP3.3\t\n0\t1\t/INT1\t\n1\t0\tMCLK(EBI)\t\n1\tx\tReserved"
              },
              "P3_ALT4": {
                "bit": 12,
                "description": "P3.4 alternate function Selection\nThe pin function of P3.4 is depend on P3_MFP[4] and P3_ALT[4].\nP3_ALT[4]\tP3_MFP[4]\tP3.4function\t\n0\t0\tP3.4\t\n0\t1\tT0(Timer0)\t\n1\t0\tSDA(I2C)\t\n1\t1\tReserved"
              },
              "P3_ALT5": {
                "bit": 13,
                "description": "P3.5 alternate function Selection\nThe pin function of P3.5 is depend on P3_MFP[5] and P3_ALT[5].\nP3_ALT[5]\tP3_MFP[5]\tP3.5 function\t\n0\t0\tP3.5\t\n0\t1\tT1(Timer1)\t\n1\t0\tSCL(I2C)\t\n1\t1\tReserved"
              },
              "P3_ALT6": {
                "bit": 14,
                "description": "P3.6 alternate function Selection\nThe pin function of P3.6 is depend on P3_MFP[6] and P3_ALT[6].\nP3_ALT[6]\tP3_MFP[6]\tP3.6 function\t\n0\t0\tP3.6\t\n0\t1\tWR(EBI)\t\n1\t0\tCKO(Clock Driver output)\t\n1\t1\tReserved"
              },
              "P3_ALT7": {
                "bit": 15,
                "description": "P3.7 alternate function Selection\nThe pin function of P3.7 is depend on P3_MFP[7] and P3_ALT[7].\nP3_ALT[7]\tP3_MFP[7]\tP3.7 function\t\n0\t0\tP3.7\t\n0\t1\tRD(EBI)\t\n1\tx\tReserved"
              },
              "P3_TYPEn": {
                "bit": 16,
                "description": "P3[7:0] input Schmitt Trigger function Enable\n1= P3[7:0] I/O input Schmitt Trigger function enable\n0= P3[7:0] I/O input Schmitt Trigger function disable",
                "width": 8
              }
            },
            "P4_MFP": {
              "P4_MFP": {
                "bit": 0,
                "description": "P4 multiple function Selection\nThe pin function of P4 is depending on P4_MFP and P4_ALT.\nRefer to P4_ALT descriptions in detail.",
                "width": 8
              },
              "P4_ALT0": {
                "bit": 8,
                "description": "P4.0 alternate function Selection\nThe pin function of P4.0 is depend on P4_MFP[0] and P4_ALT[0].\nP4_ALT[0]\tP4_MFP[0]\tP4.0function\t\n0\t0\tP4.0\t\n0\t1\tPWM0(PWM generator 0)\t\n1\tx\tReserved"
              },
              "P4_ALT1": {
                "bit": 9,
                "description": "P4.1 alternate function Selection\nThe pin function of P4.1 is depend on P4_MFP[1] and P4_ALT[1].\nP4_ALT[1]\tP4_MFP[1]\tP4.1function\t\n0\t0\tP4.1\t\n0\t1\tPWM1(PWM generator 0)\t\n1\tx\tReserved"
              },
              "P4_ALT2": {
                "bit": 10,
                "description": "P4.2 alternate function Selection\nThe pin function of P4.2 is depend on P4_MFP[2] and P4_ALT[2].\nP4_ALT[2]\tP4_MFP[2]\tP4.2function\t\n0\t0\tP4.2\t\n0\t1\tPWM2(PWM generator 2)\t\n1\tx\tReserved"
              },
              "P4_ALT3": {
                "bit": 11,
                "description": "P4.3 alternate function Selection\nThe pin function of P4.3 is depend on P4_MFP[3] and P4_ALT[3].\nP4_ALT[3]\tP4_MFP[3]\tP4.3function\t\n0\t0\tP4.3\t\n0\t1\tPWM3(PWM generator 2)\t\n1\tx\tReserved"
              },
              "P4_ALT4": {
                "bit": 12,
                "description": "P4.4 alternate function Selection\nThe pin function of P4.4 is depend on P4_MFP[4] and P4_ALT[4].\nP4_ALT[4]\tP4_MFP[4]\tP4.4function\t\n0\t0\tP4.4\t\n0\t1\t/CS(EBI)\t\n1\tx\tReserved"
              },
              "P4_ALT5": {
                "bit": 13,
                "description": "P4.5 alternate function Selection\nThe pin function of P4.5 is depend on P4_MFP[5] and P4_ALT[5].\nP4_ALT[5]\tP4_MFP[5]\tP4.5 function\t\n0\t0\tP4.5\t\n0\t1\tALE(EBI)\t\n1\tx\tReserved"
              },
              "P4_ALT6": {
                "bit": 14,
                "description": "P4.6 alternate function Selection\nThe pin function of P4.6 is depend on P4_MFP[6] and P4_ALT[6].\nP4_ALT[6]\tP4_MFP[6]\tP4.6 function\t\n0\t0\tP4.6\t\n0\t1\tICE_CLK(ICE)\t\n1\tx\tReserved"
              },
              "P4_ALT7": {
                "bit": 15,
                "description": "P4.7 alternate function Selection\nThe pin function of P4.7 is depend on P4_MFP[7] and P4_ALT[7].\nP4_ALT[7]\tP4_MFP[7]\tP4.7 function\t\n0\t0\tP4.7\t\n0\t1\tICE_DAT(ICE)\t\n1\tx\tReserved"
              },
              "P4_TYPEn": {
                "bit": 16,
                "description": "P4[7:0] input Schmitt Trigger function Enable\n1= P4[7:0] I/O input Schmitt Trigger function enable\n0= P4[7:0] I/O input Schmitt Trigger function disable",
                "width": 8
              }
            },
            "REGWRPROT": {
              "REGWRPROT": {
                "bit": 0,
                "description": "Register Write-Protected Code (Write Only)\nSome write-protected registers have to be disabled the protected function by writing the sequence value \"59h\", \"16h\", \"88h\" to this field. After this sequence is completed, the REGPROTDIS bit will be set to 1 and write-protected registers can be normal write.",
                "width": 8
              },
              "REGPROTDIS": {
                "bit": 0,
                "description": "Register Write-Protected Disable index (Read only)\n1 = Protection is disabled for writing protected registers\n0 = Protection is enabled for writing protected registers. Any write to the protected register is ignored.\nThe Write-Protected registers list are below table:\nRegisters\tAddress\tNote\t\nIPRSTC1\t0x5000_0008\tNone\t\nBODCR\t0x5000_0018\tNone\t\nPORCR\t0x5000_001C\tNone\t\nPWRCON\t0x5000_0200\tbit[6] is not protected for power wake-up interrupt clear\t\nAPBCLK bit[0]\t0x5000_0208\tbit[0] is watch dog clock enable\t\nCLKSEL0\t0x5000_0210\tHCLK and CPU STCLK clock source select\t\nCLK_SEL1 bit[1:0]\t0x5000_0214\tWatch dog clock source select\t\nISPCON\t0x5000_C000\tFlash ISP Control register\t\nWTCR\t0x4000_4000\tNone\t\nFATCON\t0x5000_C018\tNone"
              }
            }
          }
        },
        "GP0": {
          "instances": [
            {
              "name": "GP0",
              "base": "0x50004000"
            },
            {
              "name": "GP0_BITS",
              "base": "0x50004200"
            }
          ],
          "registers": {
            "PMD": {
              "offset": "0x00",
              "size": 32,
              "description": "Bit Mode Control"
            },
            "OFFD": {
              "offset": "0x04",
              "size": 32,
              "description": "Bit OFF Digital Enable"
            },
            "DOUT": {
              "offset": "0x08",
              "size": 32,
              "description": "Data Output Value"
            },
            "DMASK": {
              "offset": "0x0C",
              "size": 32,
              "description": "Data Output Write Mask"
            },
            "PIN": {
              "offset": "0x10",
              "size": 32,
              "description": "Pin Value"
            },
            "DBEN": {
              "offset": "0x14",
              "size": 32,
              "description": "De-bounce Enable"
            },
            "IMD": {
              "offset": "0x18",
              "size": 32,
              "description": "Interrupt Mode Control"
            },
            "IEN": {
              "offset": "0x1C",
              "size": 32,
              "description": "Interrupt Enable"
            },
            "ISRC": {
              "offset": "0x20",
              "size": 32,
              "description": "Interrupt Trigger Source"
            }
          },
          "bits": {
            "PMD": {
              "PMD0": {
                "bit": 0,
                "description": "P0 I/O Pin[0] Mode Control\nDetermine each I/O type of P0 pins\n00 = P0[0] pin is in INPUT mode.\n01 = P0[0] pin is in OUTPUT mode.\n10 = P0[0] pin is in Open-Drain mode.\n11 = P0[0] pin is in Quasi-bidirectional mode.",
                "width": 2
              },
              "PMD1": {
                "bit": 2,
                "description": "P0 I/O Pin[1] Mode Control\nDetermine each I/O type of P0 pins\n00 = P0[1] pin is in INPUT mode.\n01 = P0[1] pin is in OUTPUT mode.\n10 = P0[1] pin is in Open-Drain mode.\n11 = P0[1] pin is in Quasi-bidirectional mode.",
                "width": 2
              },
              "PMD2": {
                "bit": 4,
                "description": "P0 I/O Pin[2] Mode Control\nDetermine each I/O type of P0 pins\n00 = P0[2] pin is in INPUT mode.\n01 = P0[2] pin is in OUTPUT mode.\n10 = P0[2] pin is in Open-Drain mode.\n11 = P0[2] pin is in Quasi-bidirectional mode.",
                "width": 2
              },
              "PMD3": {
                "bit": 6,
                "description": "P0 I/O Pin[3] Mode Control\nDetermine each I/O type of P0 pins\n00 = P0[3] pin is in INPUT mode.\n01 = P0[3] pin is in OUTPUT mode.\n10 = P0[3] pin is in Open-Drain mode.\n11 = P0[3] pin is in Quasi-bidirectional mode.",
                "width": 2
              },
              "PMD4": {
                "bit": 8,
                "description": "P0 I/O Pin[4] Mode Control\nDetermine each I/O type of P0 pins\n00 = P0[4] pin is in INPUT mode.\n01 = P0[4] pin is in OUTPUT mode.\n10 = P0[4] pin is in Open-Drain mode.\n11 = P0[4] pin is in Quasi-bidirectional mode.",
                "width": 2
              },
              "PMD5": {
                "bit": 10,
                "description": "P0 I/O Pin[5] Mode Control\nDetermine each I/O type of P0 pins\n00 = P0[5] pin is in INPUT mode.\n01 = P0[5] pin is in OUTPUT mode.\n10 = P0[5] pin is in Open-Drain mode.\n11 = P0[5] pin is in Quasi-bidirectional mode.",
                "width": 2
              },
              "PMD6": {
                "bit": 12,
                "description": "P0 I/O Pin[6] Mode Control\nDetermine each I/O type of P0 pins\n00 = P0[6] pin is in INPUT mode.\n01 = P0[6] pin is in OUTPUT mode.\n10 = P0[6] pin is in Open-Drain mode.\n11 = P0[6] pin is in Quasi-bidirectional mode.",
                "width": 2
              },
              "PMD7": {
                "bit": 14,
                "description": "P0 I/O Pin[7] Mode Control\nDetermine each I/O type of P0 pins\n00 = P0[7] pin is in INPUT mode.\n01 = P0[7] pin is in OUTPUT mode.\n10 = P0[7] pin is in Open-Drain mode.\n11 = P0[7] pin is in Quasi-bidirectional mode.",
                "width": 2
              }
            },
            "OFFD": {
              "OFFD": {
                "bit": 16,
                "description": "OFFD: P0 Pin OFF digital input path Enable\n1 = Disable IO digital input path (digital input tied to low)\n0 = Enable IO digital input path",
                "width": 8
              }
            },
            "DOUT": {
              "DOUT0": {
                "bit": 0,
                "description": "P0 Pin[0] Output Value\nEach of these bits control the status of a P0 pin when the P0 pin is configures as output, open-drain and quasi-mode.\n1 = P0 Pin[0] will drive High if the corresponding output mode enabling bit is set.\n0 = P0 Pin[0] will drive Low if the corresponding output mode enabling bit is set."
              },
              "DOUT1": {
                "bit": 1,
                "description": "P0 Pin[1] Output Value\nEach of these bits control the status of a P0 pin when the P0 pin is configures as output, open-drain and quasi-mode.\n1 = P0 Pin[1] will drive High if the corresponding output mode enabling bit is set.\n0 = P0 Pin[1] will drive Low if the corresponding output mode enabling bit is set."
              },
              "DOUT2": {
                "bit": 2,
                "description": "P0 Pin[2] Output Value\nEach of these bits control the status of a P0 pin when the P0 pin is configures as output, open-drain and quasi-mode.\n1 = P0 Pin[2] will drive High if the corresponding output mode enabling bit is set.\n0 = P0 Pin[2] will drive Low if the corresponding output mode enabling bit is set."
              },
              "DOUT3": {
                "bit": 3,
                "description": "P0 Pin[3] Output Value\nEach of these bits control the status of a P0 pin when the P0 pin is configures as output, open-drain and quasi-mode.\n1 = P0 Pin[3] will drive High if the corresponding output mode enabling bit is set.\n0 = P0 Pin[3] will drive Low if the corresponding output mode enabling bit is set."
              },
              "DOUT4": {
                "bit": 4,
                "description": "P0 Pin[4] Output Value\nEach of these bits control the status of a P0 pin when the P0 pin is configures as output, open-drain and quasi-mode.\n1 = P0 Pin[4] will drive High if the corresponding output mode enabling bit is set.\n0 = P0 Pin[4] will drive Low if the corresponding output mode enabling bit is set."
              },
              "DOUT5": {
                "bit": 5,
                "description": "P0 Pin[5] Output Value\nEach of these bits control the status of a P0 pin when the P0 pin is configures as output, open-drain and quasi-mode.\n1 = P0 Pin[5] will drive High if the corresponding output mode enabling bit is set.\n0 = P0 Pin[5] will drive Low if the corresponding output mode enabling bit is set."
              },
              "DOUT6": {
                "bit": 6,
                "description": "P0 Pin[6] Output Value\nEach of these bits control the status of a P0 pin when the P0 pin is configures as output, open-drain and quasi-mode.\n1 = P0 Pin[6] will drive High if the corresponding output mode enabling bit is set.\n0 = P0 Pin[6] will drive Low if the corresponding output mode enabling bit is set."
              },
              "DOUT7": {
                "bit": 7,
                "description": "P0 Pin[7] Output Value\nEach of these bits control the status of a P0 pin when the P0 pin is configures as output, open-drain and quasi-mode.\n1 = P0 Pin[7] will drive High if the corresponding output mode enabling bit is set.\n0 = P0 Pin[7] will drive Low if the corresponding output mode enabling bit is set."
              }
            },
            "DMASK": {
              "DMASK0": {
                "bit": 0,
                "description": "P0 Data Output Write Mask\nThese bits are used to protect the corresponding register of P0_DOUT bit[0]. When set the DMASK bit[0] to \"1\", the corresponding DOUT0 bit is protected. The write signal is masked, write data to the protect bit is ignored\n0 = The corresponding P0_DOUT[0] bit can be updated\n1 = The corresponding P0_DOUT[0] bit is protected"
              },
              "DMASK1": {
                "bit": 1,
                "description": "P0 Data Output Write Mask\nThese bits are used to protect the corresponding register of P0_DOUT bit[1]. When set the DMASK bit[1] to \"1\", the corresponding DOUT1 bit is protected. The write signal is masked, write data to the protect bit is ignored\n0 = The corresponding P0_DOUT[1] bit can be updated\n1 = The corresponding P0_DOUT[1] bit is protected"
              },
              "DMASK2": {
                "bit": 2,
                "description": "P0 Data Output Write Mask\nThese bits are used to protect the corresponding register of P0_DOUT bit[2]. When set the DMASK bit[2] to \"1\", the corresponding DOUT2 bit is protected. The write signal is masked, write data to the protect bit is ignored\n0 = The corresponding P0_DOUT[2] bit can be updated\n1 = The corresponding P0_DOUT[2] bit is protected"
              },
              "DMASK3": {
                "bit": 3,
                "description": "P0 Data Output Write Mask\nThese bits are used to protect the corresponding register of P0_DOUT bit[3]. When set the DMASK bit[3] to \"1\", the corresponding DOUT3 bit is protected. The write signal is masked, write data to the protect bit is ignored\n0 = The corresponding P0_DOUT[3] bit can be updated\n1 = The corresponding P0_DOUT[3] bit is protected"
              },
              "DMASK4": {
                "bit": 4,
                "description": "P0 Data Output Write Mask\nThese bits are used to protect the corresponding register of P0_DOUT bit[4]. When set the DMASK bit[4] to \"1\", the corresponding DOUT4 bit is protected. The write signal is masked, write data to the protect bit is ignored\n0 = The corresponding P0_DOUT[4] bit can be updated\n1 = The corresponding P0_DOUT[4] bit is protected"
              },
              "DMASK5": {
                "bit": 5,
                "description": "P0 Data Output Write Mask\nThese bits are used to protect the corresponding register of P0_DOUT bit[6]. When set the DMASK bit[6] to \"1\", the corresponding DOUT6 bit is protected. The write signal is masked, write data to the protect bit is ignored\n0 = The corresponding P0_DOUT[6] bit can be updated\n1 = The corresponding P0_DOUT[6] bit is protected"
              },
              "DMASK6": {
                "bit": 6,
                "description": "P0 Data Output Write Mask\nThese bits are used to protect the corresponding register of P0_DOUT bit[6]. When set the DMASK bit[6] to \"1\", the corresponding DOUT6 bit is protected. The write signal is masked, write data to the protect bit is ignored\n0 = The corresponding P0_DOUT[6] bit can be updated\n1 = The corresponding P0_DOUT[6] bit is protected"
              },
              "DMASK7": {
                "bit": 7,
                "description": "P0 Data Output Write Mask\nThese bits are used to protect the corresponding register of P0_DOUT bit[7]. When set the DMASK bit[7] to \"1\", the corresponding DOUT7 bit is protected. The write signal is masked, write data to the protect bit is ignored\n0 = The corresponding P0_DOUT[7] bit can be updated\n1 = The corresponding P0_DOUT[7] bit is protected"
              }
            },
            "PIN": {
              "PIN0": {
                "bit": 0,
                "description": "P0 Pin Values\nThe value read from each of these bit reflects the actual status of the respective P0 Pin[0]."
              },
              "PIN1": {
                "bit": 1,
                "description": "P0 Pin Values\nThe value read from each of these bit reflects the actual status of the respective P0 Pin[1]."
              },
              "PIN2": {
                "bit": 2,
                "description": "P0 Pin Values\nThe value read from each of these bit reflects the actual status of the respective P0 Pin[2]."
              },
              "PIN3": {
                "bit": 3,
                "description": "P0 Pin Values\nThe value read from each of these bit reflects the actual status of the respective P0 Pin[3]."
              },
              "PIN4": {
                "bit": 4,
                "description": "P0 Pin Values\nThe value read from each of these bit reflects the actual status of the respective P0 Pin[4]."
              },
              "PIN5": {
                "bit": 5,
                "description": "P0 Pin Values\nThe value read from each of these bit reflects the actual status of the respective P0 Pin[5]."
              },
              "PIN6": {
                "bit": 6,
                "description": "P0 Pin Values\nThe value read from each of these bit reflects the actual status of the respective P0 Pin[6]."
              },
              "PIN7": {
                "bit": 7,
                "description": "P0 Pin Values\nThe value read from each of these bit reflects the actual status of the respective P0 Pin[7]."
              }
            },
            "DBEN": {
              "DBEN0": {
                "bit": 0,
                "description": "P0 Input Signal De-bounce Enable\nDBEN[0] used to enable the de-bounce function for each corresponding bit. if the input signal pulse width can't be sampled by continuous two de-bounce sample cycle. The input signal transition is seen as the signal bounce and will not trigger the interrupt.\nThe DBEN[0] is used for \"edge-trigger\" interrupt only, and ignored for \"level trigger\" interrupt\n0 = The bit[0] de-bounce function is disabled\n1 = The bit[0] de-bounce function is enabled\nThe de-bounce function is valid for edge triggered interrupt. if the interrupt mode is level triggered, the de-bounce enable bit is ignored."
              },
              "DBEN1": {
                "bit": 1,
                "description": "P0 Input Signal De-bounce Enable\nDBEN[1] used to enable the de-bounce function for each corresponding bit. if the input signal pulse width can't be sampled by continuous two de-bounce sample cycle. The input signal transition is seen as the signal bounce and will not trigger the interrupt.\nThe DBEN[1] is used for \"edge-trigger\" interrupt only, and ignored for \"level trigger\" interrupt\n0 = The bit[1] de-bounce function is disabled\n1 = The bit[1] de-bounce function is enabled\nThe de-bounce function is valid for edge triggered interrupt. if the interrupt mode is level triggered, the de-bounce enable bit is ignored."
              },
              "DBEN2": {
                "bit": 2,
                "description": "P0 Input Signal De-bounce Enable\nDBEN[2] used to enable the de-bounce function for each corresponding bit. if the input signal pulse width can't be sampled by continuous two de-bounce sample cycle. The input signal transition is seen as the signal bounce and will not trigger the interrupt.\nThe DBEN[2] is used for \"edge-trigger\" interrupt only, and ignored for \"level trigger\" interrupt\n0 = The bit[2] de-bounce function is disabled\n1 = The bit[2] de-bounce function is enabled\nThe de-bounce function is valid for edge triggered interrupt. if the interrupt mode is level triggered, the de-bounce enable bit is ignored."
              },
              "DBEN3": {
                "bit": 3,
                "description": "P0 Input Signal De-bounce Enable\nDBEN[3] used to enable the de-bounce function for each corresponding bit. if the input signal pulse width can't be sampled by continuous two de-bounce sample cycle. The input signal transition is seen as the signal bounce and will not trigger the interrupt.\nThe DBEN[3] is used for \"edge-trigger\" interrupt only, and ignored for \"level trigger\" interrupt\n0 = The bit[3] de-bounce function is disabled\n1 = The bit[3] de-bounce function is enabled\nThe de-bounce function is valid for edge triggered interrupt. if the interrupt mode is level triggered, the de-bounce enable bit is ignored."
              },
              "DBEN4": {
                "bit": 4,
                "description": "P0 Input Signal De-bounce Enable\nDBEN[4] used to enable the de-bounce function for each corresponding bit. if the input signal pulse width can't be sampled by continuous two de-bounce sample cycle. The input signal transition is seen as the signal bounce and will not trigger the interrupt.\nThe DBEN[4] is used for \"edge-trigger\" interrupt only, and ignored for \"level trigger\" interrupt\n0 = The bit[4] de-bounce function is disabled\n1 = The bit[4] de-bounce function is enabled\nThe de-bounce function is valid for edge triggered interrupt. if the interrupt mode is level triggered, the de-bounce enable bit is ignored."
              },
              "DBEN5": {
                "bit": 5,
                "description": "P0 Input Signal De-bounce Enable\nDBEN[5] used to enable the de-bounce function for each corresponding bit. if the input signal pulse width can't be sampled by continuous two de-bounce sample cycle. The input signal transition is seen as the signal bounce and will not trigger the interrupt.\nThe DBEN[5] is used for \"edge-trigger\" interrupt only, and ignored for \"level trigger\" interrupt\n0 = The bit[5] de-bounce function is disabled\n1 = The bit[5] de-bounce function is enabled\nThe de-bounce function is valid for edge triggered interrupt. if the interrupt mode is level triggered, the de-bounce enable bit is ignored."
              },
              "DBEN6": {
                "bit": 6,
                "description": "P0 Input Signal De-bounce Enable\nDBEN[6] used to enable the de-bounce function for each corresponding bit. if the input signal pulse width can't be sampled by continuous two de-bounce sample cycle. The input signal transition is seen as the signal bounce and will not trigger the interrupt.\nThe DBEN[6] is used for \"edge-trigger\" interrupt only, and ignored for \"level trigger\" interrupt\n0 = The bit[6] de-bounce function is disabled\n1 = The bit[6] de-bounce function is enabled\nThe de-bounce function is valid for edge triggered interrupt. if the interrupt mode is level triggered, the de-bounce enable bit is ignored."
              },
              "DBEN7": {
                "bit": 7,
                "description": "P0 Input Signal De-bounce Enable\nDBEN[7] used to enable the de-bounce function for each corresponding bit. if the input signal pulse width can't be sampled by continuous two de-bounce sample cycle. The input signal transition is seen as the signal bounce and will not trigger the interrupt.\nThe DBEN[7] is used for \"edge-trigger\" interrupt only, and ignored for \"level trigger\" interrupt\n0 = The bit[7] de-bounce function is disabled\n1 = The bit[7] de-bounce function is enabled\nThe de-bounce function is valid for edge triggered interrupt. if the interrupt mode is level triggered, the de-bounce enable bit is ignored."
              }
            },
            "IMD": {
              "IMD0": {
                "bit": 0,
                "description": "Port 0 Interrupt Mode Control\nIMD[0] used to control the interrupt is by level trigger or by edge trigger. If the interrupt is by edge trigger, the trigger souce is control de-bounce. If the interrupt is by level trigger, the input source is sampled by one clock and the generate the interrupt\n0 = Edge trigger interrupt\n1 = Level trigger interrupt\nif set pin as the level trigger interrupt, then only one level can be set on the registers P0_IEN.\nif set both the level to trigger interrupt, the setting is ignored and no interrupt will occur.\nThe de-bounce function is valid for edge triggered interrupt. if the interrupt mode is level triggered, the de-bounce enable bit is ignored."
              },
              "IMD1": {
                "bit": 1,
                "description": "Port 0 Interrupt Mode Control\nIMD[1] used to control the interrupt is by level trigger or by edge trigger. If the interrupt is by edge trigger, the trigger souce is control de-bounce. If the interrupt is by level trigger, the input source is sampled by one clock and the generate the interrupt\n0 = Edge trigger interrupt\n1 = Level trigger interrupt\nif set pin as the level trigger interrupt, then only one level can be set on the registers P0_IEN.\nif set both the level to trigger interrupt, the setting is ignored and no interrupt will occur.\nThe de-bounce function is valid for edge triggered interrupt. if the interrupt mode is level triggered, the de-bounce enable bit is ignored."
              },
              "IMD2": {
                "bit": 2,
                "description": "Port 0 Interrupt Mode Control\nIMD[2] used to control the interrupt is by level trigger or by edge trigger. If the interrupt is by edge trigger, the trigger souce is control de-bounce. If the interrupt is by level trigger, the input source is sampled by one clock and the generate the interrupt\n0 = Edge trigger interrupt\n1 = Level trigger interrupt\nif set pin as the level trigger interrupt, then only one level can be set on the registers P0_IEN.\nif set both the level to trigger interrupt, the setting is ignored and no interrupt will occur.\nThe de-bounce function is valid for edge triggered interrupt. if the interrupt mode is level triggered, the de-bounce enable bit is ignored."
              },
              "IMD3": {
                "bit": 3,
                "description": "Port 0 Interrupt Mode Control\nIMD[3] used to control the interrupt is by level trigger or by edge trigger. If the interrupt is by edge trigger, the trigger souce is control de-bounce. If the interrupt is by level trigger, the input source is sampled by one clock and the generate the interrupt\n0 = Edge trigger interrupt\n1 = Level trigger interrupt\nif set pin as the level trigger interrupt, then only one level can be set on the registers P0_IEN.\nif set both the level to trigger interrupt, the setting is ignored and no interrupt will occur.\nThe de-bounce function is valid for edge triggered interrupt. if the interrupt mode is level triggered, the de-bounce enable bit is ignored."
              },
              "IMD4": {
                "bit": 4,
                "description": "Port 0 Interrupt Mode Control\nIMD[4] used to control the interrupt is by level trigger or by edge trigger. If the interrupt is by edge trigger, the trigger souce is control de-bounce. If the interrupt is by level trigger, the input source is sampled by one clock and the generate the interrupt\n0 = Edge trigger interrupt\n1 = Level trigger interrupt\nif set pin as the level trigger interrupt, then only one level can be set on the registers P0_IEN.\nif set both the level to trigger interrupt, the setting is ignored and no interrupt will occur.\nThe de-bounce function is valid for edge triggered interrupt. if the interrupt mode is level triggered, the de-bounce enable bit is ignored."
              },
              "IMD5": {
                "bit": 5,
                "description": "Port 0 Interrupt Mode Control\nIMD[5] used to control the interrupt is by level trigger or by edge trigger. If the interrupt is by edge trigger, the trigger souce is control de-bounce. If the interrupt is by level trigger, the input source is sampled by one clock and the generate the interrupt\n0 = Edge trigger interrupt\n1 = Level trigger interrupt\nif set pin as the level trigger interrupt, then only one level can be set on the registers P0_IEN.\nif set both the level to trigger interrupt, the setting is ignored and no interrupt will occur.\nThe de-bounce function is valid for edge triggered interrupt. if the interrupt mode is level triggered, the de-bounce enable bit is ignored."
              },
              "IMD6": {
                "bit": 6,
                "description": "Port 0 Interrupt Mode Control\nIMD[6] used to control the interrupt is by level trigger or by edge trigger. If the interrupt is by edge trigger, the trigger souce is control de-bounce. If the interrupt is by level trigger, the input source is sampled by one clock and the generate the interrupt\n0 = Edge trigger interrupt\n1 = Level trigger interrupt\nif set pin as the level trigger interrupt, then only one level can be set on the registers P0_IEN.\nif set both the level to trigger interrupt, the setting is ignored and no interrupt will occur.\nThe de-bounce function is valid for edge triggered interrupt. if the interrupt mode is level triggered, the de-bounce enable bit is ignored."
              },
              "IMD7": {
                "bit": 7,
                "description": "Port 0 Interrupt Mode Control\nIMD[7] used to control the interrupt is by level trigger or by edge trigger. If the interrupt is by edge trigger, the trigger souce is control de-bounce. If the interrupt is by level trigger, the input source is sampled by one clock and the generate the interrupt\n0 = Edge trigger interrupt\n1 = Level trigger interrupt\nif set pin as the level trigger interrupt, then only one level can be set on the registers P0_IEN.\nif set both the level to trigger interrupt, the setting is ignored and no interrupt will occur.\nThe de-bounce function is valid for edge triggered interrupt. if the interrupt mode is level triggered, the de-bounce enable bit is ignored."
              }
            },
            "IEN": {
              "IF_EN0": {
                "bit": 0,
                "description": "Port0 Interrupt Enable by Input Falling Edge or Input Level Low\nIF_EN[0] used to enable the interrupt for each of the corresponding input P0[0]. Set bit \"1\" also enable the pin wakeup function.\nWhen set the IF_EN[0] bit \"1\":\nIf the interrupt is level mode trigger, the input P0[0] state at level \"low\" will generate the interrupt.\nIf the interrupt is edge mode trigger, the input P0[0] state change from \"high-to-low\" will generate the interrupt.\n1 = Enable the P0[0] state low-level or high-to-low change interrupt\n0 = Disable the P0[0] state low-level or high-to-low change interrupt"
              },
              "IF_EN1": {
                "bit": 1,
                "description": "Port0 Interrupt Enable by Input Falling Edge or Input Level Low\nIF_EN[1] used to enable the interrupt for each of the corresponding input P0[1]. Set bit \"1\" also enable the pin wakeup function.\nWhen set the IF_EN[1] bit \"1\":\nIf the interrupt is level mode trigger, the input P0[1] state at level \"low\" will generate the interrupt.\nIf the interrupt is edge mode trigger, the input P0[1] state change from \"high-to-low\" will generate the interrupt.\n1 = Enable the P0[1] state low-level or high-to-low change interrupt\n0 = Disable the P0[1] state low-level or high-to-low change interrupt"
              },
              "IF_EN2": {
                "bit": 2,
                "description": "Port0 Interrupt Enable by Input Falling Edge or Input Level Low\nIF_EN[2] used to enable the interrupt for each of the corresponding input P0[2]. Set bit \"1\" also enable the pin wakeup function.\nWhen set the IF_EN[2] bit \"1\":\nIf the interrupt is level mode trigger, the input P0[2] state at level \"low\" will generate the interrupt.\nIf the interrupt is edge mode trigger, the input P0[2] state change from \"high-to-low\" will generate the interrupt.\n1 = Enable the P0[2] state low-level or high-to-low change interrupt\n0 = Disable the P0[2] state low-level or high-to-low change interrupt"
              },
              "IF_EN3": {
                "bit": 3,
                "description": "Port0 Interrupt Enable by Input Falling Edge or Input Level Low\nIF_EN[3] used to enable the interrupt for each of the corresponding input P0[3]. Set bit \"1\" also enable the pin wakeup function.\nWhen set the IF_EN[3] bit \"1\":\nIf the interrupt is level mode trigger, the input P0[3] state at level \"low\" will generate the interrupt.\nIf the interrupt is edge mode trigger, the input P0[3] state change from \"high-to-low\" will generate the interrupt.\n1 = Enable the P0[3] state low-level or high-to-low change interrupt\n0 = Disable the P0[3] state low-level or high-to-low change interrupt"
              },
              "IF_EN4": {
                "bit": 4,
                "description": "Port0 Interrupt Enable by Input Falling Edge or Input Level Low\nIF_EN[4] used to enable the interrupt for each of the corresponding input P0[4]. Set bit \"1\" also enable the pin wakeup function.\nWhen set the IF_EN[4] bit \"1\":\nIf the interrupt is level mode trigger, the input P0[4] state at level \"low\" will generate the interrupt.\nIf the interrupt is edge mode trigger, the input P0[4] state change from \"high-to-low\" will generate the interrupt.\n1 = Enable the P0[4] state low-level or high-to-low change interrupt\n0 = Disable the P0[4] state low-level or high-to-low change interrupt"
              },
              "IF_EN5": {
                "bit": 5,
                "description": "Port0 Interrupt Enable by Input Falling Edge or Input Level Low\nIF_EN[5] used to enable the interrupt for each of the corresponding input P0[5]. Set bit \"1\" also enable the pin wakeup function.\nWhen set the IF_EN[5] bit \"1\":\nIf the interrupt is level mode trigger, the input P0[5] state at level \"low\" will generate the interrupt.\nIf the interrupt is edge mode trigger, the input P0[5] state change from \"high-to-low\" will generate the interrupt.\n1 = Enable the P0[5] state low-level or high-to-low change interrupt\n0 = Disable the P0[5] state low-level or high-to-low change interrupt"
              },
              "IF_EN6": {
                "bit": 6,
                "description": "Port0 Interrupt Enable by Input Falling Edge or Input Level Low\nIF_EN[6] used to enable the interrupt for each of the corresponding input P0[6]. Set bit \"1\" also enable the pin wakeup function.\nWhen set the IF_EN[6] bit \"1\":\nIf the interrupt is level mode trigger, the input P0[6] state at level \"low\" will generate the interrupt.\nIf the interrupt is edge mode trigger, the input P0[6] state change from \"high-to-low\" will generate the interrupt.\n1 = Enable the P0[6] state low-level or high-to-low change interrupt\n0 = Disable the P0[6] state low-level or high-to-low change interrupt"
              },
              "IF_EN7": {
                "bit": 7,
                "description": "Port0 Interrupt Enable by Input Falling Edge or Input Level Low\nIF_EN[7] used to enable the interrupt for each of the corresponding input P0[7]. Set bit \"1\" also enable the pin wakeup function.\nWhen set the IF_EN[7] bit \"1\":\nIf the interrupt is level mode trigger, the input P0[7] state at level \"low\" will generate the interrupt.\nIf the interrupt is edge mode trigger, the input P0[7] state change from \"high-to-low\" will generate the interrupt.\n1 = Enable the P0[7] state low-level or high-to-low change interrupt\n0 = Disable the P0[7] state low-level or high-to-low change interrupt"
              },
              "IR_EN0": {
                "bit": 16,
                "description": "Port 0 Interrupt Enable by Input Rising Edge or Input Level High\nIR_EN[0] used to enable the interrupt for each of the corresponding input P0[0]. Set bit \"1\" also enable the pin wakeup function.\nWhen set the IR_EN[0] bit \"1\":\nIf the interrupt is level mode trigger, the input P0[0] state at level \"high\" will generate the interrupt.\nIf the interrupt is edge mode trigger, the input P0[0] state change from \"low-to-high\" will generate the interrupt.\n1 = Enable the P0[0] level-high or low-to-high interrupt\n0 = Disable the P0[0] level-high or low-to-high interrupt"
              },
              "IR_EN1": {
                "bit": 17,
                "description": "Port 0 Interrupt Enable by Input Rising Edge or Input Level High\nIR_EN[1] used to enable the interrupt for each of the corresponding input P0[1]. Set bit \"1\" also enable the pin wakeup function.\nWhen set the IR_EN[1] bit \"1\":\nIf the interrupt is level mode trigger, the input P0[1] state at level \"high\" will generate the interrupt.\nIf the interrupt is edge mode trigger, the input P0[1] state change from \"low-to-high\" will generate the interrupt.\n1 = Enable the P0[1] level-high or low-to-high interrupt\n0 = Disable the P0[1] level-high or low-to-high interrupt"
              },
              "IR_EN2": {
                "bit": 18,
                "description": "Port 0 Interrupt Enable by Input Rising Edge or Input Level High\nIR_EN[2] used to enable the interrupt for each of the corresponding input P0[2]. Set bit \"1\" also enable the pin wakeup function.\nWhen set the IR_EN[2] bit \"1\":\nIf the interrupt is level mode trigger, the input P0[2] state at level \"high\" will generate the interrupt.\nIf the interrupt is edge mode trigger, the input P0[2] state change from \"low-to-high\" will generate the interrupt.\n1 = Enable the P0[2] level-high or low-to-high interrupt\n0 = Disable the P0[2] level-high or low-to-high interrupt"
              },
              "IR_EN3": {
                "bit": 19,
                "description": "Port 0 Interrupt Enable by Input Rising Edge or Input Level High\nIR_EN[3] used to enable the interrupt for each of the corresponding input P0[3]. Set bit \"1\" also enable the pin wakeup function.\nWhen set the IR_EN[3] bit \"1\":\nIf the interrupt is level mode trigger, the input P0[3] state at level \"high\" will generate the interrupt.\nIf the interrupt is edge mode trigger, the input P0[3] state change from \"low-to-high\" will generate the interrupt.\n1 = Enable the P0[3] level-high or low-to-high interrupt\n0 = Disable the P0[3] level-high or low-to-high interrupt"
              },
              "IR_EN4": {
                "bit": 20,
                "description": "Port 0 Interrupt Enable by Input Rising Edge or Input Level High\nIR_EN[4] used to enable the interrupt for each of the corresponding input P0[4]. Set bit \"1\" also enable the pin wakeup function.\nWhen set the IR_EN[4] bit \"1\":\nIf the interrupt is level mode trigger, the input P0[4] state at level \"high\" will generate the interrupt.\nIf the interrupt is edge mode trigger, the input P0[4] state change from \"low-to-high\" will generate the interrupt.\n1 = Enable the P0[4] level-high or low-to-high interrupt\n0 = Disable the P0[4] level-high or low-to-high interrupt"
              },
              "IR_EN5": {
                "bit": 21,
                "description": "Port 0 Interrupt Enable by Input Rising Edge or Input Level High\nIR_EN[5] used to enable the interrupt for each of the corresponding input P0[5]. Set bit \"1\" also enable the pin wakeup function.\nWhen set the IR_EN[5] bit \"1\":\nIf the interrupt is level mode trigger, the input P0[5] state at level \"high\" will generate the interrupt.\nIf the interrupt is edge mode trigger, the input P0[5] state change from \"low-to-high\" will generate the interrupt.\n1 = Enable the P0[5] level-high or low-to-high interrupt\n0 = Disable the P0[5] level-high or low-to-high interrupt"
              },
              "IR_EN6": {
                "bit": 22,
                "description": "Port 0 Interrupt Enable by Input Rising Edge or Input Level High\nIR_EN[6] used to enable the interrupt for each of the corresponding input P0[6]. Set bit \"1\" also enable the pin wakeup function.\nWhen set the IR_EN[6] bit \"1\":\nIf the interrupt is level mode trigger, the input P0[6] state at level \"high\" will generate the interrupt.\nIf the interrupt is edge mode trigger, the input P0[6] state change from \"low-to-high\" will generate the interrupt.\n1 = Enable the P0[6] level-high or low-to-high interrupt\n0 = Disable the P0[6] level-high or low-to-high interrupt"
              },
              "IR_EN7": {
                "bit": 23,
                "description": "Port 0 Interrupt Enable by Input Rising Edge or Input Level High\nIR_EN[7] used to enable the interrupt for each of the corresponding input P0[7]. Set bit \"1\" also enable the pin wakeup function.\nWhen set the IR_EN[7] bit \"1\":\nIf the interrupt is level mode trigger, the input P0[7] state at level \"high\" will generate the interrupt.\nIf the interrupt is edge mode trigger, the input P0[7] state change from \"low-to-high\" will generate the interrupt.\n1 = Enable the P0[7] level-high or low-to-high interrupt\n0 = Disable the P0[7] level-high or low-to-high interrupt"
              }
            },
            "ISRC": {
              "ISRC0": {
                "bit": 0,
                "description": "Port 0 Interrupt Trigger Source Indicator\nRead:\n1 = Indicates P0[0] generate an interrupt\n0 = No interrupt at P0[0]\nWrite:\n1 = Clear the correspond pending interrupt\n0 = No action"
              },
              "ISRC1": {
                "bit": 1,
                "description": "Port 0 Interrupt Trigger Source Indicator\nRead:\n1 = Indicates P0[1] generate an interrupt\n0 = No interrupt at P0[1]\nWrite:\n1 = Clear the correspond pending interrupt\n0 = No action"
              },
              "ISRC2": {
                "bit": 2,
                "description": "Port 0 Interrupt Trigger Source Indicator\nRead:\n1 = Indicates P0[2] generate an interrupt\n0 = No interrupt at P0[2]\nWrite:\n1 = Clear the correspond pending interrupt\n0 = No action"
              },
              "ISRC3": {
                "bit": 3,
                "description": "Port 0 Interrupt Trigger Source Indicator\nRead:\n1 = Indicates P0[3] generate an interrupt\n0 = No interrupt at P0[3]\nWrite:\n1 = Clear the correspond pending interrupt\n0 = No action"
              },
              "ISRC4": {
                "bit": 4,
                "description": "Port 0 Interrupt Trigger Source Indicator\nRead:\n1 = Indicates P0[4] generate an interrupt\n0 = No interrupt at P0[4]\nWrite:\n1 = Clear the correspond pending interrupt\n0 = No action"
              },
              "ISRC5": {
                "bit": 5,
                "description": "Port 0 Interrupt Trigger Source Indicator\nRead:\n1 = Indicates P0[5] generate an interrupt\n0 = No interrupt at P0[5]\nWrite:\n1 = Clear the correspond pending interrupt\n0 = No action"
              },
              "ISRC6": {
                "bit": 6,
                "description": "Port 0 Interrupt Trigger Source Indicator\nRead:\n1 = Indicates P0[6] generate an interrupt\n0 = No interrupt at P0[6]\nWrite:\n1 = Clear the correspond pending interrupt\n0 = No action"
              },
              "ISRC7": {
                "bit": 7,
                "description": "Port 0 Interrupt Trigger Source Indicator\nRead:\n1 = Indicates P0[7] generate an interrupt\n0 = No interrupt at P0[7]\nWrite:\n1 = Clear the correspond pending interrupt\n0 = No action"
              }
            }
          }
        },
        "GP1": {
          "instances": [
            {
              "name": "GP1",
              "base": "0x50004040"
            },
            {
              "name": "GP1_BITS",
              "base": "0x50004220"
            }
          ],
          "registers": {}
        },
        "GP2": {
          "instances": [
            {
              "name": "GP2",
              "base": "0x50004080"
            },
            {
              "name": "GP2_BITS",
              "base": "0x50004240"
            }
          ],
          "registers": {}
        },
        "GP3": {
          "instances": [
            {
              "name": "GP3",
              "base": "0x500040C0"
            },
            {
              "name": "GP3_BITS",
              "base": "0x50004260"
            }
          ],
          "registers": {}
        },
        "GP4": {
          "instances": [
            {
              "name": "GP4",
              "base": "0x50004100"
            },
            {
              "name": "GP4_BITS",
              "base": "0x50004280"
            }
          ],
          "registers": {}
        },
        "GPIO": {
          "instances": [
            {
              "name": "GPIO",
              "base": "0x50004180"
            }
          ],
          "registers": {
            "DBNCECON": {
              "offset": "0x00",
              "size": 32,
              "description": "Interrupt De-bounce Cycle Control"
            }
          },
          "bits": {
            "DBNCECON": {
              "DBCLKSEL": {
                "bit": 0,
                "description": "De-bounce sampling cycle selection\nDBCLKSEL\tDescription\t\n0\tSample interrupt input once per 1 clocks\t\n1\tSample interrupt input once per 2 clocks\t\n2\tSample interrupt input once per 4 clocks\t\n3\tSample interrupt input once per 8 clocks\t\n4\tSample interrupt input once per 16 clocks\t\n5\tSample interrupt input once per 32 clocks\t\n6\tSample interrupt input once per 64 clocks\t\n7\tSample interrupt input once per 128 clocks\t\n8\tSample interrupt input once per 256 clocks\t\n9\tSample interrupt input once per 2*256 clocks\t\n10\tSample interrupt input once per 4*256clocks\t\n11\tSample interrupt input once per 8*256 clocks\t\n12\tSample interrupt input once per 16*256 clocks\t\n13\tSample interrupt input once per 32*256 clocks\t\n14\tSample interrupt input once per 64*256 clocks\t\n15\tSample interrupt input once per 128*256 clocks",
                "width": 4
              },
              "DBCLKSRC": {
                "bit": 4,
                "description": "De-bounce counter clock source select\n1 = De-bounce counter clock source is the internal 10KHz clock\n0 = De-bounce counter clock source is the HCLK"
              },
              "ICLK_ON": {
                "bit": 5,
                "description": "Interrupt clock On mode\nSet this bit \"0\" will disable the interrupt generate circuit clock, if the pin[n] interrupt is disabled\n0 = disable the clock if the P0/1/2/3/4[n] interrupt is disabled\n1 = interrupt generated circuit clock always enable \nn=0~7"
              }
            }
          }
        },
        "I2C": {
          "instances": [
            {
              "name": "I2C",
              "base": "0x40020000"
            }
          ],
          "registers": {
            "I2CON": {
              "offset": "0x00",
              "size": 32,
              "description": "I2C Control Register"
            },
            "I2CADDR0": {
              "offset": "0x04",
              "size": 32,
              "description": "I2C slave Address Register0"
            },
            "I2CDAT": {
              "offset": "0x08",
              "size": 32,
              "description": "I2C DATA Register"
            },
            "I2CSTATUS": {
              "offset": "0x0C",
              "size": 32,
              "description": "I2C Status Register"
            },
            "I2CLK": {
              "offset": "0x10",
              "size": 32,
              "description": "I2C clock divided Register"
            },
            "I2CTOC": {
              "offset": "0x14",
              "size": 32,
              "description": "I2C Time out control Register"
            },
            "I2CADDR1": {
              "offset": "0x18",
              "size": 32,
              "description": "I2C slave Address Register1"
            },
            "I2CADDR2": {
              "offset": "0x1C",
              "size": 32,
              "description": "I2C slave Address Register2"
            },
            "I2CADDR3": {
              "offset": "0x20",
              "size": 32,
              "description": "I2C slave Address Register3"
            },
            "I2CADM0": {
              "offset": "0x24",
              "size": 32,
              "description": "I2C Slave address Mask Register0"
            },
            "I2CADM1": {
              "offset": "0x28",
              "size": 32,
              "description": "I2C Slave address Mask Register1"
            },
            "I2CADM2": {
              "offset": "0x2C",
              "size": 32,
              "description": "I2C Slave address Mask Register2"
            },
            "I2CADM3": {
              "offset": "0x30",
              "size": 32,
              "description": "I2C Slave address Mask Register3"
            }
          },
          "bits": {
            "I2CON": {
              "AA": {
                "bit": 2,
                "description": "Assert Acknowledge control bit. \nWhen AA=1 prior to address or data received, an acknowledged (low level to SDA) will be returned during the acknowledge clock pulse on the SCL line when 1.) A slave is acknowledging the address sent from master, 2.) The receiver devices are acknowledging the data sent by transmitter. When AA=0 prior to address or data received, a Not acknowledged (high level to SDA) will be returned during the acknowledge clock pulse on the SCL line."
              },
              "SI": {
                "bit": 3,
                "description": "I2C Interrupt Flag. \nWhen a new SIO state is present in the I2CSTATUS register, the SI flag is set by hardware, and if bit EI (I2CON [7]) is set, the I2C interrupt is requested. SI must be cleared by software. Clear SI is by writing one to this bit."
              },
              "STO": {
                "bit": 4,
                "description": "I2C STOP Flag. \nIn master mode, setting STO to transmit a STOP condition to bus then I2C hardware will check the bus condition if a STOP condition is detected this flag will be cleared by hardware automatically.\nIn a slave mode, setting STO resets I2C hardware to the defined \"not addressed\" slave mode. This means it is NO LONGER in the slave receiver mode to receive data from the master transmit device."
              },
              "STA": {
                "bit": 5,
                "description": "I2C START Flag. \nSetting STA to logic 1 to enter master mode, the I2C hardware sends a START or repeat START condition to bus when the bus is free."
              },
              "ENSI": {
                "bit": 6,
                "description": "I2C controller is enabled/disable\n1 = Enable\n0 = Disable\nSet to enable I2C serial function block. When ENS=1 the I2C serial function enables. The multi-function pin function of SDA and SCL must set to I2C function first."
              },
              "EI": {
                "bit": 7,
                "description": "Enable interrupt. \n1 = Enable I2C interrupt.\n0 = Disable I2C interrupt."
              }
            },
            "I2CADDR0": {
              "GC": {
                "bit": 0,
                "description": "General Call Function\n0 = Disable General Call Function.\n1 = Enable General Call Function."
              },
              "I2CADDR": {
                "bit": 1,
                "description": "I2C Address Register\nThe content of this register is irrelevant when I2C is in master mode. In the slave mode, the seven most significant bits must be loaded with the MCU's own address. The I2C hardware will react if either of the address is matched.",
                "width": 7
              }
            },
            "I2CDAT": {
              "I2CDAT": {
                "bit": 0,
                "description": "I2C Data Register\nBit[7:0] is located with the 8-bit transferred data of I2C serial port.",
                "width": 8
              }
            },
            "I2CSTATUS": {
              "I2CSTATUS": {
                "bit": 0,
                "description": "I2C Status Register \nThe status register of I2C:\nThe three least significant bits are always 0. The five most significant bits contain the status code. There are 26 possible status codes. When I2STATUS contains F8H, no serial interrupt is requested. All other I2STATUS values correspond to defined I2C states. When each of these states is entered, a status interrupt is requested (SI = 1). A valid status code is present in I2STATUS one machine cycle after SI is set by hardware and is still present one machine cycle after SI has been reset by software. In addition, states 00H stands for a Bus Error. A Bus Error occurs when a START or STOP condition is present at an illegal position in the formation frame. Example of illegal position are during the serial transfer of an address byte, a data byte or an acknowledge bit.",
                "width": 8
              }
            },
            "I2CLK": {
              "I2CLK": {
                "bit": 0,
                "description": "I2C clock divided Register\nThe I2C clock rate bits: Data Baud Rate of I2C = PCLK /(4x(I2CLK+1)).",
                "width": 8
              }
            },
            "I2CTOC": {
              "TIF": {
                "bit": 0,
                "description": "Time-Out flag. \n1 = Time-Out falg is set by H/W. It can interrupt CPU.\n0 = S/W can clear the flag."
              },
              "DIV4": {
                "bit": 1,
                "description": "Time-Out counter input clock is divider by 4 \n1 = Enable\n0 = Disable\nWhen Enable, The time-Out period is prolong 4 times."
              },
              "ENTI": {
                "bit": 2,
                "description": "Time-out counter is enabled/disable\n1 = Enable\n0 = Disable\nWhen Enable, the 14 bit time-out counter will start counting when SI is clear. Setting flag SI to high will reset counter and re-start up counting after SI is cleared."
              }
            },
            "I2CADDR1": {
              "GC": {
                "bit": 0,
                "description": "General Call Function\n0 = Disable General Call Function.\n1 = Enable General Call Function."
              },
              "I2CADDR": {
                "bit": 1,
                "description": "I2C Address Register\nThe content of this register is irrelevant when I2C is in master mode. In the slave mode, the seven most significant bits must be loaded with the MCU's own address. The I2C hardware will react if either of the address is matched.",
                "width": 7
              }
            },
            "I2CADDR2": {
              "GC": {
                "bit": 0,
                "description": "General Call Function\n0 = Disable General Call Function.\n1 = Enable General Call Function."
              },
              "I2CADDR": {
                "bit": 1,
                "description": "I2C Address Register\nThe content of this register is irrelevant when I2C is in master mode. In the slave mode, the seven most significant bits must be loaded with the MCU's own address. The I2C hardware will react if either of the address is matched.",
                "width": 7
              }
            },
            "I2CADDR3": {
              "GC": {
                "bit": 0,
                "description": "General Call Function\n0 = Disable General Call Function.\n1 = Enable General Call Function."
              },
              "I2CADDR": {
                "bit": 1,
                "description": "I2C Address Register\nThe content of this register is irrelevant when I2C is in master mode. In the slave mode, the seven most significant bits must be loaded with the MCU's own address. The I2C hardware will react if either of the address is matched.",
                "width": 7
              }
            },
            "I2CADM0": {
              "I2ADMx": {
                "bit": 1,
                "description": "I2C Address Mask register\n1 = Mask enable (the received corresponding address bit is don't care.)\n0 = Mask disable (the received corresponding register bit should be exact the same as address register.) \nI2C bus controllers support multiple address recognition with four address mask register. When the bit in the address mask register is set to one, it means the received corresponding address bit is don't-care. If the bit is set to zero, that means the received corresponding register bit should be exact the same as address register.",
                "width": 7
              }
            },
            "I2CADM1": {
              "I2ADMx": {
                "bit": 1,
                "description": "I2C Address Mask register\n1 = Mask enable (the received corresponding address bit is don't care.)\n0 = Mask disable (the received corresponding register bit should be exact the same as address register.) \nI2C bus controllers support multiple address recognition with four address mask register. When the bit in the address mask register is set to one, it means the received corresponding address bit is don't-care. If the bit is set to zero, that means the received corresponding register bit should be exact the same as address register.",
                "width": 7
              }
            },
            "I2CADM2": {
              "I2ADMx": {
                "bit": 1,
                "description": "I2C Address Mask register\n1 = Mask enable (the received corresponding address bit is don't care.)\n0 = Mask disable (the received corresponding register bit should be exact the same as address register.) \nI2C bus controllers support multiple address recognition with four address mask register. When the bit in the address mask register is set to one, it means the received corresponding address bit is don't-care. If the bit is set to zero, that means the received corresponding register bit should be exact the same as address register.",
                "width": 7
              }
            },
            "I2CADM3": {
              "I2ADMx": {
                "bit": 1,
                "description": "I2C Address Mask register\n1 = Mask enable (the received corresponding address bit is don't care.)\n0 = Mask disable (the received corresponding register bit should be exact the same as address register.) \nI2C bus controllers support multiple address recognition with four address mask register. When the bit in the address mask register is set to one, it means the received corresponding address bit is don't-care. If the bit is set to zero, that means the received corresponding register bit should be exact the same as address register.",
                "width": 7
              }
            }
          }
        },
        "INT": {
          "instances": [
            {
              "name": "INT",
              "base": "0x50000300"
            }
          ],
          "registers": {
            "IRQ0_SRC": {
              "offset": "0x00",
              "size": 32,
              "description": "MCU IRQ0 (BOD) interrupt source identify"
            },
            "IRQ1_SRC": {
              "offset": "0x04",
              "size": 32,
              "description": "MCU IRQ1 (WDT) interrupt source identify"
            },
            "IRQ2_SRC": {
              "offset": "0x08",
              "size": 32,
              "description": "MCU IRQ2 ((EINT0) interrupt source identify"
            },
            "IRQ3_SRC": {
              "offset": "0x0C",
              "size": 32,
              "description": "MCU IRQ3 (EINT1) interrupt source identify"
            },
            "IRQ4_SRC": {
              "offset": "0x10",
              "size": 32,
              "description": "MCU IRQ4 (P0/1) interrupt source identify"
            },
            "IRQ5_SRC": {
              "offset": "0x14",
              "size": 32,
              "description": "MCU IRQ5 (P2/3/4) interrupt source identify"
            },
            "IRQ6_SRC": {
              "offset": "0x18",
              "size": 32,
              "description": "MCU IRQ6 (PWMA) interrupt source identify"
            },
            "IRQ7_SRC": {
              "offset": "0x1C",
              "size": 32,
              "description": "MCU IRQ7 (PWMB) interrupt source identify"
            },
            "IRQ8_SRC": {
              "offset": "0x20",
              "size": 32,
              "description": "MCU IRQ8 (TMR0) interrupt source identify"
            },
            "IRQ9_SRC": {
              "offset": "0x24",
              "size": 32,
              "description": "MCU IRQ9 (TMR1) interrupt source identify"
            },
            "IRQ10_SRC": {
              "offset": "0x28",
              "size": 32,
              "description": "MCU IRQ10 (TMR2) interrupt source identify"
            },
            "IRQ11_SRC": {
              "offset": "0x2C",
              "size": 32,
              "description": "MCU IRQ11 (TMR3) interrupt source identify"
            },
            "IRQ12_SRC": {
              "offset": "0x30",
              "size": 32,
              "description": "MCU IRQ12 (URT0) interrupt source identify"
            },
            "IRQ13_SRC": {
              "offset": "0x34",
              "size": 32,
              "description": "MCU IRQ13 (URT1) interrupt source identify"
            },
            "IRQ14_SRC": {
              "offset": "0x38",
              "size": 32,
              "description": "MCU IRQ14 (SPI0) interrupt source identify"
            },
            "IRQ15_SRC": {
              "offset": "0x3C",
              "size": 32,
              "description": "MCU IRQ15 (SPI1) interrupt source identify"
            },
            "IRQ18_SRC": {
              "offset": "0x48",
              "size": 32,
              "description": "MCU IRQ18 (I2C) interrupt source identify"
            },
            "IRQ21_SRC": {
              "offset": "0x54",
              "size": 32,
              "description": "MCU IRQ21 (Reserved) interrupt source identify"
            },
            "IRQ22_SRC": {
              "offset": "0x58",
              "size": 32,
              "description": "MCU IRQ22 (Reserved) interrupt source identify"
            },
            "IRQ28_SRC": {
              "offset": "0x70",
              "size": 32,
              "description": "MCU IRQ28 (PWRWU) interrupt source identify"
            },
            "IRQ29_SRC": {
              "offset": "0x74",
              "size": 32,
              "description": "MCU IRQ29 (ADC) interrupt source identify"
            },
            "IRQ30_SRC": {
              "offset": "0x78",
              "size": 32,
              "description": "MCU IRQ30 (Reserved) interrupt source identify"
            },
            "NMI_SEL": {
              "offset": "0x80",
              "size": 32,
              "description": "NMI source interrupt select control register"
            },
            "MCU_IRQ": {
              "offset": "0x84",
              "size": 32,
              "description": "MCU IRQ Number identify register"
            }
          },
          "bits": {
            "IRQ0_SRC": {
              "INT_SRC": {
                "bit": 0,
                "description": "Bit2 = 0\nBit1 = 0\nBit0: BOD_INT",
                "width": 3
              }
            },
            "IRQ1_SRC": {
              "INT_SRC": {
                "bit": 0,
                "description": "Bit2 = 0\nBit1 = 0\nBit0: WDT_INT",
                "width": 3
              }
            },
            "IRQ2_SRC": {
              "INT_SRC": {
                "bit": 0,
                "description": "Bit2 = 0\nBit1 = 0\nBit0: EINT0 - external interrupt 0 from P3.2",
                "width": 3
              }
            },
            "IRQ3_SRC": {
              "INT_SRC": {
                "bit": 0,
                "description": "Bit2 = 0\nBit1 = 0\nBit0: EINT1 - external interrupt 1 from P3.3",
                "width": 3
              }
            },
            "IRQ4_SRC": {
              "INT_SRC": {
                "bit": 0,
                "description": "Bit2 = 0\nBit1: P1_INT\nBit0: P0_INT",
                "width": 3
              }
            },
            "IRQ5_SRC": {
              "INT_SRC": {
                "bit": 0,
                "description": "Bit2: P4_INT\nBit1: P3_INT\nBit0: P2_INT",
                "width": 3
              }
            },
            "IRQ6_SRC": {
              "INT_SRC": {
                "bit": 0,
                "description": "Bit3: PWM3_INT\nBit2: PWM2_INT\nBit1: PWM1_INT\nBit0: PWM0_INT",
                "width": 4
              }
            },
            "IRQ7_SRC": {
              "INT_SRC": {
                "bit": 0,
                "description": "Bit3: PWM7_INT\nBit2: PWM6_INT\nBit1: PWM5_INT\nBit0: PWM4_INT",
                "width": 4
              }
            },
            "IRQ8_SRC": {
              "INT_SRC": {
                "bit": 0,
                "description": "Bit2 = 0\nBit1 = 0\nBit0: TMR0_INT",
                "width": 3
              }
            },
            "IRQ9_SRC": {
              "INT_SRC": {
                "bit": 0,
                "description": "Bit2 = 0\nBit1 = 0\nBit0: TMR1_INT",
                "width": 3
              }
            },
            "IRQ10_SRC": {
              "INT_SRC": {
                "bit": 0,
                "description": "Bit2 = 0\nBit1 = 0\nBit0: TMR2_INT",
                "width": 3
              }
            },
            "IRQ11_SRC": {
              "INT_SRC": {
                "bit": 0,
                "description": "Bit2 = 0\nBit1 = 0\nBit0: TMR3_INT",
                "width": 3
              }
            },
            "IRQ12_SRC": {
              "INT_SRC": {
                "bit": 0,
                "description": "Bit2 = 0\nBit1 = 0\nBit0: URT0_INT",
                "width": 3
              }
            },
            "IRQ13_SRC": {
              "INT_SRC": {
                "bit": 0,
                "description": "Bit2 = 0\nBit1 = 0\nBit0: URT1_INT",
                "width": 3
              }
            },
            "IRQ14_SRC": {
              "INT_SRC": {
                "bit": 0,
                "description": "Bit2 = 0\nBit1 = 0\nBit0: SPI0_INT",
                "width": 3
              }
            },
            "IRQ15_SRC": {
              "INT_SRC": {
                "bit": 0,
                "description": "Bit2 = 0\nBit1 = 0\nBit0: SPI1_INT",
                "width": 3
              }
            },
            "IRQ18_SRC": {
              "INT_SRC": {
                "bit": 0,
                "description": "Bit2 = 0\nBit1 = 0\nBit0: I2C_INT",
                "width": 3
              }
            },
            "IRQ21_SRC": {
              "INT_SRC": {
                "bit": 0,
                "description": "Reserved",
                "width": 3
              }
            },
            "IRQ22_SRC": {
              "INT_SRC": {
                "bit": 0,
                "description": "Reserved",
                "width": 3
              }
            },
            "IRQ28_SRC": {
              "INT_SRC": {
                "bit": 0,
                "description": "Bit2 = 0\nBit1 = 0\nBit0: PWRWU_INT",
                "width": 3
              }
            },
            "IRQ29_SRC": {
              "INT_SRC": {
                "bit": 0,
                "description": "Bit2 = 0\nBit1 = 0\nBit0: ADC_INT",
                "width": 3
              }
            },
            "IRQ30_SRC": {
              "INT_SRC": {
                "bit": 0,
                "description": "Reserved",
                "width": 3
              }
            },
            "NMI_SEL": {
              "NMI_SEL": {
                "bit": 0,
                "description": "The NMI interrupt to Cortex-M0 can be selected from one of the interrupt[31:0]\nThe NMI_SEL bit[4:0] used to select the NMI interrupt source",
                "width": 5
              }
            },
            "MCU_IRQ": {
              "MCU_IRQ": {
                "bit": 0,
                "description": "MCU IRQ Source Register \nThe MCU_IRQ collect all the interrupts from the peripherals and generate the synchronous interrupt to MCU Cortex-M0. There are two modes to generate interrupt to MCU Cortex-M0, the normal mode and test mode.\nThe MCU_IRQ collects all interrupts from each peripheral and synchronizes them then interrupts the Cortex-M0. \nWhen the MCU_IRQ[n] is \"0\": Set MCU_IRQ[n] \"1\" will generate an interrupt to Cortex_M0 NVIC[n].\nWhen the MCU_IRQ[n] is \"1\"(mean an interrupt is assert) set 1 the MCU_bit[n] will clear the interrupt\nSet MCU_IRQ[n] \"0\": no any effect",
                "width": 32
              }
            }
          }
        },
        "PWM": {
          "instances": [
            {
              "name": "PWMA",
              "base": "0x40040000"
            },
            {
              "name": "PWMB",
              "base": "0x40140000"
            }
          ],
          "registers": {
            "PPR": {
              "offset": "0x00",
              "size": 32,
              "description": "PWM Pre-scalar Register"
            },
            "CSR": {
              "offset": "0x04",
              "size": 32,
              "description": "PWM Clock Select Register"
            },
            "PCR": {
              "offset": "0x08",
              "size": 32,
              "description": "PWM Control Register"
            },
            "CNR0": {
              "offset": "0x0C",
              "size": 32,
              "description": "PWM Counter Register 0"
            },
            "CMR0": {
              "offset": "0x10",
              "size": 32,
              "description": "PWM Comparator Register 0"
            },
            "PDR0": {
              "offset": "0x14",
              "size": 32,
              "description": "PWM Data Register 0"
            },
            "CNR1": {
              "offset": "0x18",
              "size": 32,
              "description": "PWM Counter Register 1"
            },
            "CMR1": {
              "offset": "0x1C",
              "size": 32,
              "description": "PWM Comparator Register 1"
            },
            "PDR1": {
              "offset": "0x20",
              "size": 32,
              "description": "PWM Data Register 1"
            },
            "CNR2": {
              "offset": "0x24",
              "size": 32,
              "description": "PWM Counter Register 2"
            },
            "CMR2": {
              "offset": "0x28",
              "size": 32,
              "description": "PWM Comparator Register 2"
            },
            "PDR2": {
              "offset": "0x2C",
              "size": 32,
              "description": "PWM Data Register 2"
            },
            "CNR3": {
              "offset": "0x30",
              "size": 32,
              "description": "PWM Counter Register 3"
            },
            "CMR3": {
              "offset": "0x34",
              "size": 32,
              "description": "PWM Comparator Register 3"
            },
            "PDR3": {
              "offset": "0x38",
              "size": 32,
              "description": "PWM Data Register 3"
            },
            "PIER": {
              "offset": "0x40",
              "size": 32,
              "description": "PWM Interrupt Enable Register"
            },
            "PIIR": {
              "offset": "0x44",
              "size": 32,
              "description": "PWM Interrupt Indication Register"
            },
            "CCR0": {
              "offset": "0x50",
              "size": 32,
              "description": "Capture Control Register"
            },
            "CCR2": {
              "offset": "0x54",
              "size": 32,
              "description": "Capture Control Register"
            },
            "CRLR0": {
              "offset": "0x58",
              "size": 32,
              "description": "Capture Rising Latch Register (Channel 0)"
            },
            "CFLR0": {
              "offset": "0x5C",
              "size": 32,
              "description": "Capture Falling Latch Register (Channel 0)"
            },
            "CRLR1": {
              "offset": "0x60",
              "size": 32,
              "description": "Capture Rising Latch Register (Channel 1)"
            },
            "CFLR1": {
              "offset": "0x64",
              "size": 32,
              "description": "Capture Falling Latch Register (Channel 1)"
            },
            "CRLR2": {
              "offset": "0x68",
              "size": 32,
              "description": "Capture Rising Latch Register (channel 2)"
            },
            "CFLR2": {
              "offset": "0x6C",
              "size": 32,
              "description": "Capture Falling Latch Register (channel 2)"
            },
            "CRLR3": {
              "offset": "0x70",
              "size": 32,
              "description": "Capture Rising Latch Register (channel 3)"
            },
            "CFLR3": {
              "offset": "0x74",
              "size": 32,
              "description": "Capture Falling Latch Register (channel 3)"
            },
            "CAPENR": {
              "offset": "0x78",
              "size": 32,
              "description": "Capture Input Enable Register"
            },
            "POE": {
              "offset": "0x7C",
              "size": 32,
              "description": "PWM Output Enable"
            }
          },
          "bits": {
            "PPR": {
              "CP01": {
                "bit": 0,
                "description": "Clock pre-scalar 0(PWM counter 0 & 1 for group A and PWM counter 4 & 5 for group B)\nClock input is divided by (CP01 + 1) before it is fed to the corresponding PWM counter\nIf CP01=0, then the pre-scalar 0 output clock will be stopped. So corresponding PWM counter will be stopped also.",
                "width": 8
              },
              "CP23": {
                "bit": 8,
                "description": "Clock pre-scalar 2(PWM counter 2 & 3 for group A and PWM counter 6 & 7 for group B)\nClock input is divided by (CP23 + 1) before it is fed to the corresponding PWM counter\nIf CP23=0, then the pre-scalar 2 output clock will be stopped. So corresponding PWM counter will be stopped also.",
                "width": 8
              },
              "DZI01": {
                "bit": 16,
                "description": "Dead zone interval register for pair of channel 0 and channel 1(PWM0 and PWM1 pair for PWM group A, PWM4 and PWM5 pair for PWM group B)\nThese 8 bits determine dead zone length.\nThe unit time of dead zone length is received from corresponding CSR bits.",
                "width": 8
              },
              "DZI23": {
                "bit": 24,
                "description": "Dead zone interval register for pair of channel 2 and channel 3(PWM2 and PWM3 pair for PWM group A, PWM6 and PWM7 pair for PWM group B)\nThese 8 bits determine dead zone length.\nThe unit time of dead zone length is received from corresponding CSR bits.",
                "width": 8
              }
            },
            "CSR": {
              "CSR0": {
                "bit": 0,
                "description": "Timer 0 Clock Source Selection(PWM timer 0 for group A and PWM timer 4 for group B)\nSelect clock input for timer.\n(Table is the same as CSR3)",
                "width": 3
              },
              "CSR1": {
                "bit": 4,
                "description": "Timer 1 Clock Source Selection(PWM timer 1 for group A and PWM timer 5 for group B)\nSelect clock input for timer.\n(Table is the same as CSR3)",
                "width": 3
              },
              "CSR2": {
                "bit": 8,
                "description": "Timer 2 Clock Source Selection(PWM timer 2 for group A and PWM timer 6 for group B)\nSelect clock input for timer.\n(Table is the same as CSR3)",
                "width": 3
              },
              "CSR3": {
                "bit": 12,
                "description": "Timer 3 Clock Source Selection (PWM timer 3 for group A and PWM timer 7 for group B)\nSelect clock input for timer.\nCSR3 [14:12]\tInput clock divided by\t\n100\t1\t\n011\t16\t\n010\t8\t\n001\t4\t\n000\t2",
                "width": 3
              }
            },
            "PCR": {
              "CH0EN": {
                "bit": 0,
                "description": "PWM-Timer 0 Enable/Disable Start Run (PWM timer 0 for group A and PWM timer 4 for group B)\n1 = Enable corresponding PWM-Timer Start Run\n0 = Stop corresponding PWM-Timer Running"
              },
              "CH0INV": {
                "bit": 2,
                "description": "PWM-Timer 0 Output Inverter ON/OFF(PWM timer 0 for group A and PWM timer 4 for group B)\n1 = Inverter ON\n0 = Inverter OFF"
              },
              "CH0MOD": {
                "bit": 3,
                "description": "PWM-Timer 0 Auto-reload/One-Shot Mode(PWM timer 0 for group A and PWM timer 4 for group B)\n1 = Auto-reload Mode\n0 = One-Shot Mode\nNote: If there is a rising transition at this bit, it will cause CNR0 and CMR0 be clear."
              },
              "DZEN01": {
                "bit": 4,
                "description": "Dead-Zone 0 Generator Enable/Disable(PWM0 and PWM1 pair for PWM group A, PWM4 and PWM5 pair for PWM group B)\n1 = Enable\n0 = Disable\nNote: When Dead-Zone Generator is enabled, the pair of PWM0 and PWM1 becomes a complementary pair for PWM group A and the pair of PWM4 and PWM5 becomes a complementary pair for PWM group B."
              },
              "DZEN23": {
                "bit": 5,
                "description": "Dead-Zone 2 Generator Enable/Disable(PWM2 and PWM3 pair for PWM group A, PWM6 and PWM7 pair for PWM group B)\n1 = Enable\n0 = Disable\nNote: When Dead-Zone Generator is enabled, the pair of PWM2 and PWM3 becomes a complementary pair for PWM group A and the pair of PWM6 and PWM7 becomes a complementary pair for PWM group B."
              },
              "CH1EN": {
                "bit": 8,
                "description": "PWM-Timer 1 Enable/Disable Start Run (PWM timer 1 for group A and PWM timer 5 for group B)\n1 = Enable corresponding PWM-Timer Start Run\n0 = Stop corresponding PWM-Timer Running"
              },
              "CH1INV": {
                "bit": 10,
                "description": "PWM-Timer 1 Output Inverter ON/OFF(PWM timer 1 for group A and PWM timer 5 for group B)\n1 = Inverter ON\n0 = Inverter OFF"
              },
              "CH1MOD": {
                "bit": 11,
                "description": "PWM-Timer 1 Auto-reload/One-Shot Mode(PWM timer 1 for group A and PWM timer 5 for group B)\n1 = Auto-reload Mode\n0 = One-Shot Mode\nNote: If there is a rising transition at this bit, it will cause CNR1 and CMR1 be clear."
              },
              "CH2EN": {
                "bit": 16,
                "description": "PWM-Timer 2 Enable/Disable Start Run (PWM timer 2 for group A and PWM timer 6 for group B)\n1 = Enable corresponding PWM-Timer Start Run\n0 = Stop corresponding PWM-Timer Running"
              },
              "CH2INV": {
                "bit": 18,
                "description": "PWM-Timer 2 Output Inverter ON/OFF(PWM timer 2 for group A and PWM timer 6 for group B)\n1 = Inverter ON\n0 = Inverter OFF"
              },
              "CH2MOD": {
                "bit": 19,
                "description": "PWM-Timer 2 Auto-reload/One-Shot Mode(PWM timer 2 for group A and PWM timer 6 for group B)\n1 = Auto-reload Mode\n0 = One-Shot Mode\nNote: If there is a rising transition at this bit, it will cause CNR2 and CMR2 be clear."
              },
              "CH3EN": {
                "bit": 24,
                "description": "PWM-Timer 3 Enable/Disable Start Run (PWM timer 3 for group A and PWM timer 7 for group B)\n1 = Enable corresponding PWM-Timer Start Run\n0 = Stop corresponding PWM-Timer Running"
              },
              "CH3INV": {
                "bit": 26,
                "description": "PWM-Timer 3 Output Inverter ON/OFF(PWM timer 3 for group A and PWM timer 7 for group B)\n1 = Inverter ON\n0 = Inverter OFF"
              },
              "CH3MOD": {
                "bit": 27,
                "description": "PWM-Timer 3 Auto-reload/One-Shot Mode(PWM timer 3 for group A and PWM timer 7 for group B)\n1 = Auto-reload Mode\n0 = One-Shot Mode\nNote: If there is a rising transition at this bit, it will cause CNR3 and CMR3 be clear."
              }
            },
            "CNR0": {
              "CNR": {
                "bit": 0,
                "description": "PWM Counter/Timer Loaded Value\nCNR determines the PWM period.\n\nPWM frequency = PWMxy_CLK/(prescale+1)/(clock divider)/(CNR+1); where xy, could be 01, 23, 45 or 67, depends on selected PWM channel.\n\nDuty ratio = (CMR+1)/(CNR+1).\n\nCMR >= CNR: PWM output is always high.\n\nCMR < CNR: PWM low width = (CNR-CMR) unit; PWM high width = (CMR+1) unit.\n\nCMR = 0: PWM low width = (CNR) unit; PWM high width = 1 unit\n\n(Unit = one PWM clock cycle)\nNote: Any write to CNR will take effect in next PWM cycle.",
                "width": 16
              }
            },
            "CMR0": {
              "CMR": {
                "bit": 0,
                "description": "PWM Comparator Register\nCNR determines the PWM duty.\n\nPWM frequency = PWMxy_CLK/(prescale+1)/(clock divider)/(CNR+1); where xy, could be 01, 23, 45 or 67, depends on selected PWM channel.\n\nDuty ratio = (CMR+1)/(CNR+1).\n\nCMR >= CNR: PWM output is always high.\n\nCMR < CNR: PWM low width = (CNR-CMR) unit; PWM high width = (CMR+1) unit.\n\nCMR = 0: PWM low width = (CNR) unit; PWM high width = 1 unit\n\n(Unit = one PWM clock cycle)\nNote: Any write to CNR will take effect in next PWM cycle.",
                "width": 16
              }
            },
            "PDR0": {
              "PDR": {
                "bit": 0,
                "description": "PWM Data Register\nUser can monitor PDR to know the current value in 16-bit down counter.",
                "width": 16
              }
            },
            "CNR1": {
              "CNR": {
                "bit": 0,
                "description": "PWM Counter/Timer Loaded Value\nCNR determines the PWM period.\n\nPWM frequency = PWMxy_CLK/(prescale+1)/(clock divider)/(CNR+1); where xy, could be 01, 23, 45 or 67, depends on selected PWM channel.\n\nDuty ratio = (CMR+1)/(CNR+1).\n\nCMR >= CNR: PWM output is always high.\n\nCMR < CNR: PWM low width = (CNR-CMR) unit; PWM high width = (CMR+1) unit.\n\nCMR = 0: PWM low width = (CNR) unit; PWM high width = 1 unit\n\n(Unit = one PWM clock cycle)\nNote: Any write to CNR will take effect in next PWM cycle.",
                "width": 16
              }
            },
            "CMR1": {
              "CMR": {
                "bit": 0,
                "description": "PWM Comparator Register\nCNR determines the PWM duty.\n\nPWM frequency = PWMxy_CLK/(prescale+1)/(clock divider)/(CNR+1); where xy, could be 01, 23, 45 or 67, depends on selected PWM channel.\n\nDuty ratio = (CMR+1)/(CNR+1).\n\nCMR >= CNR: PWM output is always high.\n\nCMR < CNR: PWM low width = (CNR-CMR) unit; PWM high width = (CMR+1) unit.\n\nCMR = 0: PWM low width = (CNR) unit; PWM high width = 1 unit\n\n(Unit = one PWM clock cycle)\nNote: Any write to CNR will take effect in next PWM cycle.",
                "width": 16
              }
            },
            "PDR1": {
              "PDR": {
                "bit": 0,
                "description": "PWM Data Register\nUser can monitor PDR to know the current value in 16-bit down counter.",
                "width": 16
              }
            },
            "CNR2": {
              "CNR": {
                "bit": 0,
                "description": "PWM Counter/Timer Loaded Value\nCNR determines the PWM period.\n\nPWM frequency = PWMxy_CLK/(prescale+1)/(clock divider)/(CNR+1); where xy, could be 01, 23, 45 or 67, depends on selected PWM channel.\n\nDuty ratio = (CMR+1)/(CNR+1).\n\nCMR >= CNR: PWM output is always high.\n\nCMR < CNR: PWM low width = (CNR-CMR) unit; PWM high width = (CMR+1) unit.\n\nCMR = 0: PWM low width = (CNR) unit; PWM high width = 1 unit\n\n(Unit = one PWM clock cycle)\nNote: Any write to CNR will take effect in next PWM cycle.",
                "width": 16
              }
            },
            "CMR2": {
              "CMR": {
                "bit": 0,
                "description": "PWM Comparator Register\nCNR determines the PWM duty.\n\nPWM frequency = PWMxy_CLK/(prescale+1)/(clock divider)/(CNR+1); where xy, could be 01, 23, 45 or 67, depends on selected PWM channel.\n\nDuty ratio = (CMR+1)/(CNR+1).\n\nCMR >= CNR: PWM output is always high.\n\nCMR < CNR: PWM low width = (CNR-CMR) unit; PWM high width = (CMR+1) unit.\n\nCMR = 0: PWM low width = (CNR) unit; PWM high width = 1 unit\n\n(Unit = one PWM clock cycle)\nNote: Any write to CNR will take effect in next PWM cycle.",
                "width": 16
              }
            },
            "PDR2": {
              "PDR": {
                "bit": 0,
                "description": "PWM Data Register\nUser can monitor PDR to know the current value in 16-bit down counter.",
                "width": 16
              }
            },
            "CNR3": {
              "CNR": {
                "bit": 0,
                "description": "PWM Counter/Timer Loaded Value\nCNR determines the PWM period.\n\nPWM frequency = PWMxy_CLK/(prescale+1)/(clock divider)/(CNR+1); where xy, could be 01, 23, 45 or 67, depends on selected PWM channel.\n\nDuty ratio = (CMR+1)/(CNR+1).\n\nCMR >= CNR: PWM output is always high.\n\nCMR < CNR: PWM low width = (CNR-CMR) unit; PWM high width = (CMR+1) unit.\n\nCMR = 0: PWM low width = (CNR) unit; PWM high width = 1 unit\n\n(Unit = one PWM clock cycle)\nNote: Any write to CNR will take effect in next PWM cycle.",
                "width": 16
              }
            },
            "CMR3": {
              "CMR": {
                "bit": 0,
                "description": "PWM Comparator Register\nCNR determines the PWM duty.\n\nPWM frequency = PWMxy_CLK/(prescale+1)/(clock divider)/(CNR+1); where xy, could be 01, 23, 45 or 67, depends on selected PWM channel.\n\nDuty ratio = (CMR+1)/(CNR+1).\n\nCMR >= CNR: PWM output is always high.\n\nCMR < CNR: PWM low width = (CNR-CMR) unit; PWM high width = (CMR+1) unit.\n\nCMR = 0: PWM low width = (CNR) unit; PWM high width = 1 unit\n\n(Unit = one PWM clock cycle)\nNote: Any write to CNR will take effect in next PWM cycle.",
                "width": 16
              }
            },
            "PDR3": {
              "PDR": {
                "bit": 0,
                "description": "PWM Data Register\nUser can monitor PDR to know the current value in 16-bit down counter.",
                "width": 16
              }
            },
            "PIER": {
              "PWMIE0": {
                "bit": 0,
                "description": "PWM channel 0 Interrupt Enable\n1 = Enable\n0 = Disable"
              },
              "PWMIE1": {
                "bit": 1,
                "description": "PWM channel 1 Interrupt Enable\n1 = Enable\n0 = Disable"
              },
              "PWMIE2": {
                "bit": 2,
                "description": "PWM channel 2 Interrupt Enable\n1 = Enable\n0 = Disable"
              },
              "PWMIE3": {
                "bit": 3,
                "description": "PWM channel 3 Interrupt Enable\n1 = Enable\n0 = Disable"
              }
            },
            "PIIR": {
              "PWMIF0": {
                "bit": 0,
                "description": "PWM channel 0 Interrupt Status\nFlag is set by hardware when PWM0 down counter reaches zero, software can clear this bit by writing a one to it."
              },
              "PWMIF1": {
                "bit": 1,
                "description": "PWM channel 1 Interrupt Status\nFlag is set by hardware when PWM1 down counter reaches zero, software can clear this bit by writing a one to it."
              },
              "PWMIF2": {
                "bit": 2,
                "description": "PWM channel 2 Interrupt Status\nFlag is set by hardware when PWM2 down counter reaches zero, software can clear this bit by writing a one to it."
              },
              "PWMIF3": {
                "bit": 3,
                "description": "PWM channel 3 Interrupt Status\nFlag is set by hardware when PWM3 down counter reaches zero, software can clear this bit by writing a one to it."
              }
            },
            "CCR0": {
              "INV0": {
                "bit": 0,
                "description": "PWM Group Channel 0 Inverter ON/OFF\n\n1 = Inverter ON. Reverse the input signal from GPIO before fed to Capture timer\n0 = Inverter OFF"
              },
              "CRL_IE0": {
                "bit": 1,
                "description": "PWM Group Channel 0 Rising Latch Interrupt Enable ON/OFF\n1 = Enable rising latch interrupt\n0 = Disable rising latch interrupt\nWhen Enable, if Capture detects PWM group channel 0 has rising transition, Capture issues an Interrupt."
              },
              "CFL_IE0": {
                "bit": 2,
                "description": "PWM Group Channel 0 Falling Latch Interrupt Enable ON/OFF\n1 = Enable falling latch interrupt\n0 = Disable falling latch interrupt\nWhen Enable, if Capture detects PWM group channel 0 has falling transition, Capture issues an Interrupt."
              },
              "CAPCH0EN": {
                "bit": 3,
                "description": "Capture Channel 0 transition Enable/Disable\n1 = Enable capture function on PWM group channel 0.\n0 = Disable capture function on PWM group channel 0\nWhen Enable, Capture latched the PWM-counter value and saved to CRLR (Rising latch) and CFLR (Falling latch).\nWhen Disable, Capture does not update CRLR and CFLR, and disable PWM group channel 0 Interrupt."
              },
              "CAPIF0": {
                "bit": 4,
                "description": "Capture0 Interrupt Indication Flag\n\nIf PWM group channel 0 rising latch interrupt is enabled (CRL_IE0=1), a rising transition occurs at PWM group channel 0 will result in CAPIF0 to high; Similarly, a falling transition will cause CAPIF0 to be set high if PWM group channel 0 falling latch interrupt is enabled (CFL_IE0=1). This flag is clear by software with a write 1 to itself."
              },
              "CRLRI0": {
                "bit": 6,
                "description": "CRLR0 Latched Indicator Bit\n\nWhen PWM group input channel 0 has a rising transition, CRLR0 was latched with the value of PWM down-counter and this bit is set by hardware.\n\nClear this bit by writing a one to it."
              },
              "CFLRI0": {
                "bit": 7,
                "description": "CFLR0 Latched Indicator Bit\n\nWhen PWM group input channel 0 has a falling transition, CFLR0 was latched with the value of PWM down-counter and this bit is set by hardware.\n\nClear this bit by writing a one to it."
              },
              "INV1": {
                "bit": 16,
                "description": "PWM Group Channel 1 Inverter ON/OFF\n\n1 = Inverter ON. Reverse the input signal from GPIO before fed to Capture timer\n0 = Inverter OFF"
              },
              "CRL_IE1": {
                "bit": 17,
                "description": "PWM Group Channel 1 Rising Latch Interrupt Enable ON/OFF\n1 = Enable rising latch interrupt\n0 = Disable rising latch interrupt\nWhen Enable, if Capture detects PWM group channel 1 has rising transition, Capture issues an Interrupt."
              },
              "CFL_IE1": {
                "bit": 18,
                "description": "PWM Group Channel 1 Falling Latch Interrupt Enable ON/OFF\n1 = Enable falling latch interrupt\n0 = Disable falling latch interrupt\nWhen Enable, if Capture detects PWM group channel 1 has falling transition, Capture issues an Interrupt."
              },
              "CAPCH1EN": {
                "bit": 19,
                "description": "Capture Channel 1 transition Enable/Disable\n1 = Enable capture function on PWM group channel 1.\n0 = Disable capture function on PWM group channel 1\nWhen Enable, Capture latched the PWM-counter value and saved to CRLR (Rising latch) and CFLR (Falling latch).\nWhen Disable, Capture does not update CRLR and CFLR, and disable PWM group channel 1 Interrupt."
              },
              "CAPIF1": {
                "bit": 20,
                "description": "Capture1 Interrupt Indication Flag\n\nIf PWM group channel 1 rising latch interrupt is enabled (CRL_IE1=1), a rising transition occurs at PWM group channel 1 will result in CAPIF1 to high; Similarly, a falling transition will cause CAPIF1 to be set high if PWM group channel 1 falling latch interrupt is enabled (CFL_IE1=1). This flag is clear by software with a write 1 to itself."
              },
              "CRLRI1": {
                "bit": 22,
                "description": "CRLR1 Latched Indicator Bit\n\nWhen PWM group input channel 1 has a rising transition, CRLR1 was latched with the value of PWM down-counter and this bit is set by hardware.\n\nClear this bit by writing a one to it."
              },
              "CFLRI1": {
                "bit": 23,
                "description": "CFLR1 Latched Indicator Bit\n\nWhen PWM group input channel 1 has a falling transition, CFLR1 was latched with the value of PWM down-counter and this bit is set by hardware.\n\nClear this bit by writing a one to it."
              }
            },
            "CCR2": {
              "INV2": {
                "bit": 0,
                "description": "PWM Group Channel 2 Inverter ON/OFF\n\n1 = Inverter ON. Reverse the input signal from GPIO before fed to Capture timer\n0 = Inverter OFF"
              },
              "CRL_IE2": {
                "bit": 1,
                "description": "PWM Group Channel 2 Rising Latch Interrupt Enable ON/OFF\n1 = Enable rising latch interrupt\n0 = Disable rising latch interrupt\nWhen Enable, if Capture detects PWM group channel 2 has rising transition, Capture issues an Interrupt."
              },
              "CFL_IE2": {
                "bit": 2,
                "description": "PWM Group Channel 2 Falling Latch Interrupt Enable ON/OFF\n1 = Enable falling latch interrupt\n0 = Disable falling latch interrupt\nWhen Enable, if Capture detects PWM group channel 2 has falling transition, Capture issues an Interrupt."
              },
              "CAPCH2EN": {
                "bit": 3,
                "description": "Capture Channel 2 transition Enable/Disable\n1 = Enable capture function on PWM group channel 2.\n0 = Disable capture function on PWM group channel 2\nWhen Enable, Capture latched the PWM-counter value and saved to CRLR (Rising latch) and CFLR (Falling latch).\nWhen Disable, Capture does not update CRLR and CFLR, and disable PWM group channel 2 Interrupt."
              },
              "CAPIF2": {
                "bit": 4,
                "description": "Capture2 Interrupt Indication Flag\n\nIf PWM group channel 2 rising latch interrupt is enabled (CRL_IE2=1), a rising transition occurs at PWM group channel 2 will result in CAPIF2 to high; Similarly, a falling transition will cause CAPIF2 to be set high if PWM group channel 2 falling latch interrupt is enabled (CFL_IE2=1). This flag is clear by software with a write 1 to itself."
              },
              "CRLRI2": {
                "bit": 6,
                "description": "CRLR2 Latched Indicator Bit\n\nWhen PWM group input channel 2 has a rising transition, CRLR2 was latched with the value of PWM down-counter and this bit is set by hardware.\n\nClear this bit by writing a one to it."
              },
              "CFLRI2": {
                "bit": 7,
                "description": "CFLR2 Latched Indicator Bit\n\nWhen PWM group input channel 2 has a falling transition, CFLR2 was latched with the value of PWM down-counter and this bit is set by hardware.\n\nClear this bit by writing a one to it."
              },
              "INV3": {
                "bit": 16,
                "description": "PWM Group Channel 3 Inverter ON/OFF\n\n1 = Inverter ON. Reverse the input signal from GPIO before fed to Capture timer\n0 = Inverter OFF"
              },
              "CRL_IE3": {
                "bit": 17,
                "description": "PWM Group Channel 3 Rising Latch Interrupt Enable ON/OFF\n1 = Enable rising latch interrupt\n0 = Disable rising latch interrupt\nWhen Enable, if Capture detects PWM group channel 3 has rising transition, Capture issues an Interrupt."
              },
              "CFL_IE3": {
                "bit": 18,
                "description": "PWM Group Channel 3 Falling Latch Interrupt Enable ON/OFF\n1 = Enable falling latch interrupt\n0 = Disable falling latch interrupt\nWhen Enable, if Capture detects PWM group channel 3 has falling transition, Capture issues an Interrupt."
              },
              "CAPCH3EN": {
                "bit": 19,
                "description": "Capture Channel 3 transition Enable/Disable\n1 = Enable capture function on PWM group channel 3.\n0 = Disable capture function on PWM group channel 3\nWhen Enable, Capture latched the PWM-counter value and saved to CRLR (Rising latch) and CFLR (Falling latch).\nWhen Disable, Capture does not update CRLR and CFLR, and disable PWM group channel 3 Interrupt."
              },
              "CAPIF3": {
                "bit": 20,
                "description": "Capture3 Interrupt Indication Flag\n\nIf PWM group channel 3 rising latch interrupt is enabled (CRL_IE3=1), a rising transition occurs at PWM group channel 3 will result in CAPIF3 to high; Similarly, a falling transition will cause CAPIF3 to be set high if PWM group channel 3 falling latch interrupt is enabled (CFL_IE3=1). This flag is clear by software with a write 1 to itself."
              },
              "CRLRI3": {
                "bit": 22,
                "description": "CRLR3 Latched Indicator Bit\n\nWhen PWM group input channel 3 has a rising transition, CRLR3 was latched with the value of PWM down-counter and this bit is set by hardware.\n\nClear this bit by writing a one to it."
              },
              "CFLRI3": {
                "bit": 23,
                "description": "CFLR3 Latched Indicator Bit\n\nWhen PWM group input channel 3 has a falling transition, CFLR3 was latched with the value of PWM down-counter and this bit is set by hardware.\n\nClear this bit by writing a one to it."
              }
            },
            "CRLR0": {
              "CRLR": {
                "bit": 0,
                "description": "Capture Rising Latch Register\nLatch the PWM counter when Channel 0/1/2/3 has rising transition.",
                "width": 16
              }
            },
            "CFLR0": {
              "CFLR": {
                "bit": 0,
                "description": "Capture Falling Latch Register\nLatch the PWM counter when Channel 01/2/3 has Falling transition.",
                "width": 16
              }
            },
            "CRLR1": {
              "CRLR": {
                "bit": 0,
                "description": "Capture Rising Latch Register\nLatch the PWM counter when Channel 0/1/2/3 has rising transition.",
                "width": 16
              }
            },
            "CFLR1": {
              "CFLR": {
                "bit": 0,
                "description": "Capture Falling Latch Register\nLatch the PWM counter when Channel 01/2/3 has Falling transition.",
                "width": 16
              }
            },
            "CRLR2": {
              "CRLR": {
                "bit": 0,
                "description": "Capture Rising Latch Register\nLatch the PWM counter when Channel 0/1/2/3 has rising transition.",
                "width": 16
              }
            },
            "CFLR2": {
              "CFLR": {
                "bit": 0,
                "description": "Capture Falling Latch Register\nLatch the PWM counter when Channel 0/1/2/3 has Falling transition.",
                "width": 16
              }
            },
            "CRLR3": {
              "CRLR": {
                "bit": 0,
                "description": "Capture Rising Latch Register\nLatch the PWM counter when Channel 0/1/2/3 has rising transition.",
                "width": 16
              }
            },
            "CFLR3": {
              "CFLR": {
                "bit": 0,
                "description": "Capture Falling Latch Register\nLatch the PWM counter when Channel 0/1/2/3 has Falling transition.",
                "width": 16
              }
            },
            "CAPENR": {
              "CAPENR": {
                "bit": 0,
                "description": "Capture Input Enable Register\nThere are four capture inputs from pad. Bit0~Bit3 are used to control each inputs ON or OFF. \n0 = OFF (PWMx multi-function pin input does not affect input capture function.)\n1 = (PWMx multi-function pin input will affect its input capture function.)\n\n\n\nCAPENR\nBit 3210 for PWM group A\nBit xxx1 -> Capture channel 0 is from P2 [0] \nBit xx1x -> Capture channel 1 is from P2 [1] \nBit x1xx -> Capture channel 2 is from P2 [2]\nBit 1xxx -> Capture channel 3 is from P2 [3]\nBit 3210 for PWM group B\nBit xxx1 -> Capture channel 0 is from P2 [4] \nBit xx1x -> Capture channel 1 is from P2 [5] \nBit x1xx -> Capture channel 2 is from P2 [6]\nBit 1xxx -> Capture channel 3 is from P2 [7]",
                "width": 4
              }
            },
            "POE": {
              "PWM0": {
                "bit": 0,
                "description": "PWM Channel 0 Output Enable Register\n1 = Enable PWM channel 0 output to pin.\n0 = Disable PWM channel 0 output to pin.\nNote: The corresponding GPIO pin also must be switched to PWM function."
              },
              "PWM1": {
                "bit": 1,
                "description": "PWM Channel 1 Output Enable Register\n1 = Enable PWM channel 1 output to pin.\n0 = Disable PWM channel 1 output to pin.\nNote: The corresponding GPIO pin also must be switched to PWM function."
              },
              "PWM2": {
                "bit": 2,
                "description": "PWM Channel 2 Output Enable Register\n1 = Enable PWM channel 2 output to pin.\n0 = Disable PWM channel 2 output to pin.\nNote: The corresponding GPIO pin also must be switched to PWM function."
              },
              "PWM3": {
                "bit": 3,
                "description": "PWM Channel 3 Output Enable Register\n1 = Enable PWM channel 3 output to pin.\n0 = Disable PWM channel 3 output to pin.\nNote: The corresponding GPIO pin also must be switched to PWM function."
              }
            }
          }
        },
        "SCS": {
          "instances": [
            {
              "name": "SCS",
              "base": "0xE000E000"
            }
          ],
          "registers": {
            "SYST_CSR": {
              "offset": "0x10",
              "size": 32,
              "description": "SysTick Control and Status Register"
            },
            "SYST_RVR": {
              "offset": "0x14",
              "size": 32,
              "description": "SysTick Reload value Register"
            },
            "SYST_CVR": {
              "offset": "0x18",
              "size": 32,
              "description": "SysTick Current value Register"
            },
            "NVIC_ISER": {
              "offset": "0x100",
              "size": 32,
              "description": "IRQ0 ~ IRQ31 Set-Enable Control Register"
            },
            "NVIC_ICER": {
              "offset": "0x180",
              "size": 32,
              "description": "IRQ0 ~ IRQ31 Clear-Enable Control Register"
            },
            "NVIC_ISPR": {
              "offset": "0x200",
              "size": 32,
              "description": "IRQ0 ~ IRQ31 Set-Pending Control Register"
            },
            "NVIC_ICPR": {
              "offset": "0x280",
              "size": 32,
              "description": "IRQ0 ~ IRQ31 Clear-Pending Control Register"
            },
            "NVIC_IPR0": {
              "offset": "0x400",
              "size": 32,
              "description": "IRQ0 ~ IRQ3 Priority Control Register"
            },
            "NVIC_IPR1": {
              "offset": "0x404",
              "size": 32,
              "description": "IRQ4 ~ IRQ7 Priority Control Register"
            },
            "NVIC_IPR2": {
              "offset": "0x408",
              "size": 32,
              "description": "IRQ8 ~ IRQ11 Priority Control Register"
            },
            "NVIC_IPR3": {
              "offset": "0x40C",
              "size": 32,
              "description": "IRQ12 ~ IRQ15 Priority Control Register"
            },
            "NVIC_IPR4": {
              "offset": "0x410",
              "size": 32,
              "description": "IRQ16 ~ IRQ19 Priority Control Register"
            },
            "NVIC_IPR5": {
              "offset": "0x414",
              "size": 32,
              "description": "IRQ20 ~ IRQ23 Priority Control Register"
            },
            "NVIC_IPR6": {
              "offset": "0x418",
              "size": 32,
              "description": "IRQ24 ~ IRQ27 Priority Control Register"
            },
            "NVIC_IPR7": {
              "offset": "0x41C",
              "size": 32,
              "description": "IRQ28 ~ IRQ31 Priority Control Register"
            },
            "CPUID": {
              "offset": "0xD00",
              "size": 32,
              "description": "CPUID Base Register"
            },
            "ICSR": {
              "offset": "0xD04",
              "size": 32,
              "description": "Interrupt Control State Register"
            },
            "AIRCR": {
              "offset": "0xD0C",
              "size": 32,
              "description": "Application Interrupt and Reset Control Register"
            },
            "SCR": {
              "offset": "0xD10",
              "size": 32,
              "description": "System Control Register"
            },
            "SHPR2": {
              "offset": "0xD1C",
              "size": 32,
              "description": "System Handler Priority Register 2"
            },
            "SHPR3": {
              "offset": "0xD20",
              "size": 32,
              "description": "System Handler Priority Register 3"
            }
          },
          "bits": {
            "SYST_CSR": {
              "ENABLE": {
                "bit": 0,
                "description": "1 = The counter will operate in a multi-shot manner.\n0 = The counter is disabled"
              },
              "TICKINT": {
                "bit": 1,
                "description": "1 = Counting down to 0 will cause the SysTick exception to be pended. Clearing the SysTick Current Value register by a register write in software will not cause SysTick to be pended.\n0 = Counting down to 0 does not cause the SysTick exception to be pended. Software can use COUNTFLAG to determine if a count to zero has occurred."
              },
              "CLKSRC": {
                "bit": 2,
                "description": "1 = Core clock used for SysTick.\n0 = Clock source is optional, refer to STCLK_S."
              },
              "COUNTFLAG": {
                "bit": 16,
                "description": "Returns 1 if timer counted to 0 since last time this register was read.\nCOUNTFLAG is set by a count transition from 1 to 0.\nCOUNTFLAG is cleared on read or by a write to the Current Value register."
              }
            },
            "SYST_RVR": {
              "RELOAD": {
                "bit": 0,
                "description": "Value to load into the Current Value register when the counter reaches 0.",
                "width": 24
              }
            },
            "SYST_CVR": {
              "CURRENT": {
                "bit": 0,
                "description": "Current counter value. This is the value of the counter at the time it is sampled. The counter does not provide read-modify-write protection. The register is write-clear. A software write of any value will clear the register to 0. Unsupported bits RAZ (see SysTick Reload Value register).",
                "width": 24
              }
            },
            "NVIC_ISER": {
              "SETENA": {
                "bit": 0,
                "description": "Enable one or more interrupts within a group of 32. Each bit represents an interrupt number from IRQ0 ~ IRQ31 (Vector number from 16 ~ 47). \nWriting 1 will enable the associated interrupt.\nWriting 0 has no effect.\nThe register reads back with the current enable state.",
                "width": 32
              }
            },
            "NVIC_ICER": {
              "CLRENA": {
                "bit": 0,
                "description": "Disable one or more interrupts within a group of 32. Each bit represents an interrupt number from IRQ0 ~ IRQ31 (Vector number from 16 ~ 47). \nWriting 1 will disable the associated interrupt.\nWriting 0 has no effect.\nThe register reads back with the current enable state.",
                "width": 32
              }
            },
            "NVIC_ISPR": {
              "SETPEND": {
                "bit": 0,
                "description": "Writing 1 to a bit pends the associated interrupt under software control. Each bit represents an interrupt number from IRQ0 ~ IRQ31 (Vector number from 16 ~ 47).\nWriting 0 has no effect.\nThe register reads back with the current pending state.",
                "width": 32
              }
            },
            "NVIC_ICPR": {
              "CLRPEND": {
                "bit": 0,
                "description": "Writing 1 to a bit un-pends the associated interrupt under software control. Each bit represents an interrupt number from IRQ0 ~ IRQ31 (Vector number from 16 ~ 47).\nWriting 0 has no effect.\nThe register reads back with the current pending state.",
                "width": 32
              }
            },
            "NVIC_IPR0": {
              "PRI_0": {
                "bit": 6,
                "description": "Priority of IRQ0\n\"0\" denotes the highest priority & \"3\" denotes lowest priority",
                "width": 2
              },
              "PRI_1": {
                "bit": 14,
                "description": "Priority of IRQ1\n\"0\" denotes the highest priority & \"3\" denotes lowest priority",
                "width": 2
              },
              "PRI_2": {
                "bit": 22,
                "description": "Priority of IRQ2\n\"0\" denotes the highest priority & \"3\" denotes lowest priority",
                "width": 2
              },
              "PRI_3": {
                "bit": 30,
                "description": "Priority of IRQ3\n\"0\" denotes the highest priority & \"3\" denotes lowest priority",
                "width": 2
              }
            },
            "NVIC_IPR1": {
              "PRI_4": {
                "bit": 6,
                "description": "Priority of IRQ4\n\"0\" denotes the highest priority & \"3\" denotes lowest priority",
                "width": 2
              },
              "PRI_5": {
                "bit": 14,
                "description": "Priority of IRQ5\n\"0\" denotes the highest priority & \"3\" denotes lowest priority",
                "width": 2
              },
              "PRI_6": {
                "bit": 22,
                "description": "Priority of IRQ6\n\"0\" denotes the highest priority & \"3\" denotes lowest priority",
                "width": 2
              },
              "PRI_7": {
                "bit": 30,
                "description": "Priority of IRQ7\n\"0\" denotes the highest priority & \"3\" denotes lowest priority",
                "width": 2
              }
            },
            "NVIC_IPR2": {
              "PRI_8": {
                "bit": 6,
                "description": "Priority of IRQ8\n\"0\" denotes the highest priority & \"3\" denotes lowest priority",
                "width": 2
              },
              "PRI_9": {
                "bit": 14,
                "description": "Priority of IRQ9\n\"0\" denotes the highest priority & \"3\" denotes lowest priority",
                "width": 2
              },
              "PRI_10": {
                "bit": 22,
                "description": "Priority of IRQ10\n\"0\" denotes the highest priority & \"3\" denotes lowest priority",
                "width": 2
              },
              "PRI_11": {
                "bit": 30,
                "description": "Priority of IRQ11\n\"0\" denotes the highest priority & \"3\" denotes lowest priority",
                "width": 2
              }
            },
            "NVIC_IPR3": {
              "PRI_12": {
                "bit": 6,
                "description": "Priority of IRQ12\n\"0\" denotes the highest priority & \"3\" denotes lowest priority",
                "width": 2
              },
              "PRI_13": {
                "bit": 14,
                "description": "Priority of IRQ13\n\"0\" denotes the highest priority & \"3\" denotes lowest priority",
                "width": 2
              },
              "PRI_14": {
                "bit": 22,
                "description": "Priority of IRQ14\n\"0\" denotes the highest priority & \"3\" denotes lowest priority",
                "width": 2
              },
              "PRI_15": {
                "bit": 30,
                "description": "Priority of IRQ15\n\"0\" denotes the highest priority & \"3\" denotes lowest priority",
                "width": 2
              }
            },
            "NVIC_IPR4": {
              "PRI_16": {
                "bit": 6,
                "description": "Priority of IRQ16\n\"0\" denotes the highest priority & \"3\" denotes lowest priority",
                "width": 2
              },
              "PRI_17": {
                "bit": 14,
                "description": "Priority of IRQ17\n\"0\" denotes the highest priority & \"3\" denotes lowest priority",
                "width": 2
              },
              "PRI_18": {
                "bit": 22,
                "description": "Priority of IRQ18\n\"0\" denotes the highest priority & \"3\" denotes lowest priority",
                "width": 2
              },
              "PRI_19": {
                "bit": 30,
                "description": "Priority of IRQ19\n\"0\" denotes the highest priority & \"3\" denotes lowest priority",
                "width": 2
              }
            },
            "NVIC_IPR5": {
              "PRI_20": {
                "bit": 6,
                "description": "Priority of IRQ20\n\"0\" denotes the highest priority & \"3\" denotes lowest priority",
                "width": 2
              },
              "PRI_21": {
                "bit": 14,
                "description": "Priority of IRQ21\n\"0\" denotes the highest priority & \"3\" denotes lowest priority",
                "width": 2
              },
              "PRI_22": {
                "bit": 22,
                "description": "Priority of IRQ22\n\"0\" denotes the highest priority & \"3\" denotes lowest priority",
                "width": 2
              },
              "PRI_23": {
                "bit": 30,
                "description": "Priority of IRQ23\n\"0\" denotes the highest priority & \"3\" denotes lowest priority",
                "width": 2
              }
            },
            "NVIC_IPR6": {
              "PRI_24": {
                "bit": 6,
                "description": "Priority of IRQ24\n\"0\" denotes the highest priority & \"3\" denotes lowest priority",
                "width": 2
              },
              "PRI_25": {
                "bit": 14,
                "description": "Priority of IRQ25\n\"0\" denotes the highest priority & \"3\" denotes lowest priority",
                "width": 2
              },
              "PRI_26": {
                "bit": 22,
                "description": "Priority of IRQ26\n\"0\" denotes the highest priority & \"3\" denotes lowest priority",
                "width": 2
              },
              "PRI_27": {
                "bit": 30,
                "description": "Priority of IRQ27\n\"0\" denotes the highest priority & \"3\" denotes lowest priority",
                "width": 2
              }
            },
            "NVIC_IPR7": {
              "PRI_28": {
                "bit": 6,
                "description": "Priority of IRQ28\n\"0\" denotes the highest priority & \"3\" denotes lowest priority",
                "width": 2
              },
              "PRI_29": {
                "bit": 14,
                "description": "Priority of IRQ29\n\"0\" denotes the highest priority & \"3\" denotes lowest priority",
                "width": 2
              },
              "PRI_30": {
                "bit": 22,
                "description": "Priority of IRQ30\n\"0\" denotes the highest priority & \"3\" denotes lowest priority",
                "width": 2
              },
              "PRI_31": {
                "bit": 30,
                "description": "Priority of IRQ31\n\"0\" denotes the highest priority & \"3\" denotes lowest priority",
                "width": 2
              }
            },
            "CPUID": {
              "REVISION": {
                "bit": 0,
                "description": "Reads as 0x0",
                "width": 4
              },
              "PARTNO": {
                "bit": 4,
                "description": "Reads as 0xC20.",
                "width": 12
              },
              "PART": {
                "bit": 16,
                "description": "Reads as 0xC for ARMv6-M parts",
                "width": 4
              },
              "IMPLEMENTER": {
                "bit": 24,
                "description": "Implementer code assigned by ARM. ( ARM = 0x41)",
                "width": 8
              }
            },
            "ICSR": {
              "VECTACTIVE": {
                "bit": 0,
                "description": "0 = Thread mode\nvalue > 1: the exception number for the current executing exception.",
                "width": 9
              },
              "VECTPENDING": {
                "bit": 12,
                "description": "Indicates the exception number for the highest priority pending exception. The pending state includes the effect of memory-mapped enable and mask registers. It does not include the PRIMASK special-purpose register qualifier. A value of zero indicates no pending exceptions.",
                "width": 9
              },
              "ISRPENDING": {
                "bit": 22,
                "description": "Indicates if an external configurable (NVIC generated) interrupt is pending."
              },
              "ISRPREEMPT": {
                "bit": 23,
                "description": "If set, a pending exception will be serviced on exit from the debug halt state."
              },
              "PENDSTCLR": {
                "bit": 25,
                "description": "Write 1 to clear a pending SysTick."
              },
              "PENDSTSET": {
                "bit": 26,
                "description": "Set a pending SysTick. Reads back with current state (1 if Pending, 0 if not)."
              },
              "PENDSVCLR": {
                "bit": 27,
                "description": "Write 1 to clear a pending PendSV interrupt."
              },
              "PENDSVSET": {
                "bit": 28,
                "description": "Set a pending PendSV interrupt. This is normally used to request a context switch. Reads back with current state (1 if Pending, 0 if not)."
              },
              "NMIPENDSET": {
                "bit": 31,
                "description": "Setting this bit will activate an NMI. Since NMI is the highest priority exception, it will activate as soon as it is registered. Reads back with current state (1 if Pending, 0 if not)."
              }
            },
            "AIRCR": {
              "VECTCLRACTIVE": {
                "bit": 1,
                "description": "Set this bit to 1 will clears all active state information for fixed and configurable exceptions. The bit is a write only bit and can only be written when the core is halted. Note: It is the debugger's responsibility to re-initialize the stack."
              },
              "SYSRESETREQ": {
                "bit": 2,
                "description": "Writing this bit 1 will cause a reset signal to be asserted to the chip to indicate a reset is requested. The bit is a write only bit and self-clears as part of the reset sequence."
              },
              "VECTORKEY": {
                "bit": 16,
                "description": "When write this register, this field should be 0x05FA, otherwise the write action will be unpredictable.",
                "width": 16
              }
            },
            "SCR": {
              "SLEEPONEXIT": {
                "bit": 1,
                "description": "When set to 1, the core can enter a sleep state on an exception return to Thread mode. This is the mode and exception level entered at reset, the base level of execution."
              },
              "SLEEPDEEP": {
                "bit": 2,
                "description": "A qualifying hint that indicates waking from sleep might take longer."
              },
              "SEVONPEND": {
                "bit": 4,
                "description": "When enabled, interrupt transitions from Inactive to Pending are included in the list of wakeup events for the WFE instruction."
              }
            },
            "SHPR2": {
              "PRI_11": {
                "bit": 30,
                "description": "Priority of system handler 11 - SVCall\n\"0\" denotes the highest priority & \"3\" denotes lowest priority",
                "width": 2
              }
            },
            "SHPR3": {
              "PRI_14": {
                "bit": 22,
                "description": "Priority of system handler 14 - PendSV\n\"0\" denotes the highest priority & \"3\" denotes lowest priority",
                "width": 2
              },
              "PRI_15": {
                "bit": 30,
                "description": "Priority of system handler 15 - SysTick\n\"0\" denotes the highest priority & \"3\" denotes lowest priority",
                "width": 2
              }
            }
          }
        },
        "TMR0": {
          "instances": [
            {
              "name": "TMR0",
              "base": "0x40010000"
            }
          ],
          "registers": {
            "TCSR": {
              "offset": "0x00",
              "size": 32,
              "description": "Timer0 Control and Status Register"
            },
            "TCMPR": {
              "offset": "0x04",
              "size": 32,
              "description": "Timer0 Compare Register"
            },
            "TISR": {
              "offset": "0x08",
              "size": 32,
              "description": "Timer0 Interrupt Status Register"
            },
            "TDR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Timer0 Data Register"
            }
          },
          "bits": {
            "TCSR": {
              "PRESCALE": {
                "bit": 0,
                "description": "Pre-scale Counter\nClock input is divided by PRESCALE+1 before it is fed to the counter. If PRESCALE=0, then there is no scaling.",
                "width": 8
              },
              "TDR_EN": {
                "bit": 16,
                "description": "Data Load Enable\nWhen TDR_EN is set, TDR (Timer Data Register) will be updated continuously with the 24-bit up-timer value as the timer is counting. \n1 = Timer Data Register update enable.\n0 = Timer Data Register update disable."
              },
              "CACT": {
                "bit": 25,
                "description": "Timer Active Status Bit (Read only)\nThis bit indicates the up-timer status.\n0 = Timer is not active.\n1 = Timer is active."
              },
              "CRST": {
                "bit": 26,
                "description": "Timer Reset Bit\nSet this bit will reset the 24-bit up-timer, 8-bit pre-scale counter and also force CEN to 0.\n0 = No effect.\n1 = Reset Timer's 8-bit pre-scale counter, internal 24-bit up-timer and CEN bit."
              },
              "MODE": {
                "bit": 27,
                "description": "Timer Operating Mode\nMODE\tTimer Operating Mode\t\n00\tThe timer is operating in the one-shot mode. The associated interrupt signal is generated once (if IE is enabled) and CEN is automatically cleared by hardware.\t\n01\tThe timer is operating in the periodic mode. The associated interrupt signal is generated periodically (if IE is enabled).\t\n10\tThe timer is operating in the toggle mode. The interrupt signal is generated periodically (if IE is enabled). And the associated signal (tout) is changing back and forth with 50% duty cycle.\t\n11\tReserved",
                "width": 2
              },
              "IE": {
                "bit": 29,
                "description": "Interrupt Enable Bit\n1 = Enable timer Interrupt.\n0 = Disable timer Interrupt. \nIf timer interrupt is enabled, the timer asserts its interrupt signal when the associated up-timer value is equal to TCMPR."
              },
              "CEN": {
                "bit": 30,
                "description": "Timer Enable Bit\n1 = Starts counting\n0 = Stops/Suspends counting\nNote1: In stop status, and then set CEN to 1 will enables the 24-bit up-timer keeps up counting from the last stop counting value.\nNote2: This bit is auto-cleared by hardware in one-shot mode (MODE[28:27]=00) when the associated timer interrupt is generated (IE[29]=1)."
              }
            },
            "TCMPR": {
              "TCMP": {
                "bit": 0,
                "description": "Timer Compared Value\nTCMP is a 24-bit compared register. When the internal 24-bit up-timer counts and its value is equal to TCMP value, a Timer Interrupt is requested if the timer interrupt is enabled with TCSR.IE[29]=1. The TCMP value defines the timer counting cycle time.\nTime out period = (Period of timer clock input) * (8-bit PRESCALE + 1) * (24-bit TCMP)\nNOTE1: Never write 0x0 or 0x1 in TCMP, or the core will run into unknown state.\nNOTE2: No matter CEN is 0 or 1, whenever software write a new value into this register, TIMER will restart counting using this new value and abort previous count.",
                "width": 24
              }
            },
            "TISR": {
              "TIF": {
                "bit": 0,
                "description": "Timer Interrupt Flag\nThis bit indicates the interrupt status of Timer.\nTIF bit is set by hardware when the up counting value of internal 24-bit timer matches the timer compared value (TCMP). It is cleared by writing 1 to this bit."
              }
            },
            "TDR": {
              "TDR": {
                "bit": 0,
                "description": "Timer Data Register\nWhen TCSR.TDR_EN is set to 1, the internal 24-bit up-timer value will be loaded into TDR. User can read this register for the up-timer value.",
                "width": 24
              }
            }
          }
        },
        "TMR1": {
          "instances": [
            {
              "name": "TMR1",
              "base": "0x40010020"
            }
          ],
          "registers": {}
        },
        "TMR2": {
          "instances": [
            {
              "name": "TMR2",
              "base": "0x40110000"
            }
          ],
          "registers": {}
        },
        "TMR3": {
          "instances": [
            {
              "name": "TMR3",
              "base": "0x40110020"
            }
          ],
          "registers": {}
        },
        "WDG": {
          "instances": [
            {
              "name": "WDT",
              "base": "0x40004000"
            }
          ],
          "registers": {
            "WTCR": {
              "offset": "0x00",
              "size": 32,
              "description": "Watchdog Timer Control Register"
            }
          },
          "bits": {
            "WTCR": {
              "WTR": {
                "bit": 0,
                "description": "Clear Watchdog Timer \nSet this bit will clear the Watchdog timer. \n0= Writing 0 to this bit has no effect\n1= Reset the contents of the Watchdog timer\nNOTE: This bit will auto clear after few clock cycle"
              },
              "WTRE": {
                "bit": 1,
                "description": "Watchdog Timer Reset Enable\nSetting this bit will enable the Watchdog timer reset function.\n0= Disable Watchdog timer reset function\n1= Enable Watchdog timer reset function"
              },
              "WTRF": {
                "bit": 2,
                "description": "Watchdog Timer Reset Flag\nWhen the Watchdog timer initiates a reset, the hardware will set this bit. This flag can be read by software to determine the source of reset. Software is responsible to clear it manually by writing 1 to it. If WTRE is disabled, then the Watchdog timer has no effect on this bit.\n0= Watchdog timer reset does not occur\n1= Watchdog timer reset occurs\nNOTE: This bit is cleared by writing 1 to this bit."
              },
              "WTIF": {
                "bit": 3,
                "description": "Watchdog Timer Interrupt Flag\nIf the Watchdog timer interrupt is enabled, then the hardware will set this bit to indicate that the Watchdog timer interrupt has occurred. If the Watchdog timer interrupt is not enabled, then this bit indicates that a timeout period has elapsed.\n0= Watchdog timer interrupt does not occur\n1= Watchdog timer interrupt occurs\nNOTE: Write 1 to clear this bit to zero."
              },
              "WTWKE": {
                "bit": 4,
                "description": "Watchdog Timer Wakeup Function Enable bit\n0 = Disable Watchdog timer Wakeup CPU function.\n1 = Enable the Wakeup function that Watchdog timer timeout can wake up CPU from power-down mode."
              },
              "WTWKF": {
                "bit": 5,
                "description": "Watchdog Timer Wakeup Flag\nIf Watchdog timer causes CPU wakes up from power-down mode, this bit will be set to high. It must be cleared by software with a write 1 to this bit.\n1 = CPU wake up from sleep or power-down mode by Watchdog timeout.\n0 = Watchdog timer does not cause CPU wakeup.\nNOTE: Write 1 to clear this bit to zero."
              },
              "WTIE": {
                "bit": 6,
                "description": "Watchdog Timer Interrupt Enable\n0= Disable the Watchdog timer interrupt\n1= Enable the Watchdog timer interrupt"
              },
              "WTE": {
                "bit": 7,
                "description": "Watchdog Timer Enable\n0= Disable the Watchdog timer (This action will reset the internal counter)\n1= Enable the Watchdog timer"
              },
              "WTIS": {
                "bit": 8,
                "description": "Watchdog Timer Interval Select (write protection bit)\nThese three bits select the timeout interval for the Watchdog timer. \nWTIS\tTimeout Interval Selection\tInterrupt Period\tWTR Timeout Interval (WDT_CLK=12MHz)\t\n000\t2^4 * WDT_CLK\t(2^4 + 1024) * WDT_CLK\t1.33 us ~ 86.67 us\t\n001\t2^6 * WDT_CLK\t(2^6 + 1024) * WDT_CLK\t5.33 us ~ 90.67 us\t\n010\t2^8 * WDT_CLK\t(2^8 + 1024) * WDT_CLK\t21.33 us ~ 106.67 us\t\n011\t2^10 * WDT_CLK\t(2^10 + 1024) * WDT_CLK\t85.33 us ~ 170.67 us\t\n100\t2^12 * WDT_CLK\t(2^12 + 1024) * WDT_CLK\t341.33 us ~ 426.67 us\t\n101\t2^14 * WDT_CLK\t(2^14 + 1024) * WDT_CLK\t1.36 ms ~ 1.45 ms\t\n110\t2^16 * WDT_CLK\t(2^16 + 1024) * WDT_CLK\t5.46 ms ~ 5.55 ms\t\n111\t2^18 * WDT_CLK\t(2^18 + 1024) * WDT_CLK\t21.84 ms ~ 21.93 ms",
                "width": 3
              }
            }
          }
        },
        "SPI": {
          "instances": [
            {
              "name": "SPI0",
              "base": "0x40030000"
            },
            {
              "name": "SPI1",
              "base": "0x40034000"
            }
          ],
          "registers": {
            "SPI_CNTRL": {
              "offset": "0x00",
              "size": 32,
              "description": "Control and Status Register"
            },
            "SPI_DIVIDER": {
              "offset": "0x04",
              "size": 32,
              "description": "Clock Divider Register"
            },
            "SPI_SSR": {
              "offset": "0x08",
              "size": 32,
              "description": "Slave Select Register"
            },
            "SPI_RX0": {
              "offset": "0x10",
              "size": 32,
              "description": "Data Receive Register 0"
            },
            "SPI_RX1": {
              "offset": "0x14",
              "size": 32,
              "description": "Data Receive Register 1"
            },
            "SPI_TX0": {
              "offset": "0x20",
              "size": 32,
              "description": "Data Transmit Register 0"
            },
            "SPI_TX1": {
              "offset": "0x24",
              "size": 32,
              "description": "Data Transmit Register 1"
            },
            "SPI_VARCLK": {
              "offset": "0x34",
              "size": 32,
              "description": "Variable Clock Pattern Register"
            }
          },
          "bits": {
            "SPI_CNTRL": {
              "GO_BUSY": {
                "bit": 0,
                "description": "Go and Busy Status\n1 = In master mode, writing 1 to this bit to start the SPI data transfer; in slave mode, writing 1 to this bit indicates that the slave is ready to communicate with a master.\n0 = Writing 0 to this bit to stop data transfer if SPI is transferring.\nDuring the data transfer, this bit keeps the value of 1. As the transfer is finished, this bit will be cleared automatically.\nNOTE: All registers should be set before writing 1 to this GO_BUSY bit. The transfer result will be unpredictable if software changes related settings when GO_BUSY bit is 1."
              },
              "RX_NEG": {
                "bit": 1,
                "description": "Receive At Negative Edge\n1 = The received data input signal is latched at the falling edge of SPICLK.\n0 = The received data input signal is latched at the rising edge of SPICLK."
              },
              "TX_NEG": {
                "bit": 2,
                "description": "Transmit At Negative Edge\n1 = The transmitted data output signal is changed at the falling edge of SPICLK.\n0 = The transmitted data output signal is changed at the rising edge of SPICLK."
              },
              "TX_BIT_LEN": {
                "bit": 3,
                "description": "Transmit Bit Length\nThis field specifies how many bits are transmitted in one transaction. Up to 32 bits can be transmitted.\nTX_BIT_LEN = 0x01 ... 1 bit\nTX_BIT_LEN = 0x02 ... 2 bits\n......\nTX_BIT_LEN = 0x1f ... 31 bits\nTX_BIT_LEN = 0x00 .. 32 bits",
                "width": 5
              },
              "TX_NUM": {
                "bit": 8,
                "description": "Numbers of Transmit/Receive Word\nThis field specifies how many transmit/receive word numbers should be executed in one transfer.\n00 = Only one transmit/receive word will be executed in one transfer.\n01 = Two successive transmit/receive words will be executed in one transfer. (burst mode)\n10 = Reserved.\n11 = Reserved.",
                "width": 2
              },
              "LSB": {
                "bit": 10,
                "description": "LSB First\n1 = The LSB is sent first on the line (bit 0 of SPI_TX0/1), and the first bit received from the line will be put in the LSB position of the RX register (bit 0 of SPI_RX0/1).\n0 = The MSB is transmitted/received first (which bit in SPI_TX0/1 and SPI_RX0/1 register that is depends on the TX_BIT_LEN field)."
              },
              "CLKP": {
                "bit": 11,
                "description": "Clock Polarity\n1 = SPICLK idle high.\n0 = SPICLK idle low."
              },
              "SP_CYCLE": {
                "bit": 12,
                "description": "Suspend Interval (master only)\nThese four bits provide configurable suspend interval between two successive transmit/receive transactions in a transfer. The suspend interval is from the last falling clock edge of the current transaction to the first rising clock edge of the successive transaction if CLKP = 0. If CLKP = 1, the interval is from the rising clock edge to the falling clock edge. The default value is 0x0. When TX_NUM = 00b, setting this field has no effect on transfer. The desired suspend interval is obtained according to the following equation:\n(SP_CYCLE[3:0] + 2)*period of SPI clock\nSP_CYCLE = 0x0 ... 2 SPICLK clock cycle\nSP_CYCLE = 0x1 ... 3 SPICLK clock cycle\n......\nSP_CYCLE = 0xe ... 16 SPICLK clock cycle\nSP_CYCLE = 0xf ... 17 SPICLK clock cycle",
                "width": 4
              },
              "IF": {
                "bit": 16,
                "description": "Interrupt Flag\n1 = It indicates that the transfer is done. The interrupt flag is set if it was enable.\n0 = It indicates that the transfer does not finish yet.\nNOTE: This bit can be cleared by writing 1 to itself."
              },
              "IE": {
                "bit": 17,
                "description": "Interrupt Enable\n1 = Enable MICROWIRE/SPI Interrupt.\n0 = Disable MICROWIRE/SPI Interrupt."
              },
              "SLAVE": {
                "bit": 18,
                "description": "SLAVE Mode Indication\n1 = Slave mode.\n0 = Master mode."
              },
              "REORDER": {
                "bit": 19,
                "description": "Reorder Mode Select\n00 = Disable both byte reorder and byte suspend functions.\n01 = Enable byte reorder function and insert a byte suspend interval (2~17 SPICLK cycles) among each byte. The setting of TX_BIT_LEN must be configured as 0x00. (32 bits/word).\n10 = Enable byte reorder function, but disable byte suspend function.\n11 = Disable byte reorder function, but insert a suspend interval (2~17 SPICLK cycles) among each byte. The setting of TX_BIT_LEN must be configured as 0x00. (32 bits/word).\nByte reorder function is only available if TX_BIT_LEN is defined as 16, 24 and 32.",
                "width": 2
              },
              "VARCLK_EN": {
                "bit": 23,
                "description": "Variable Clock Enable (master only)\n1 = The serial clock output frequency is variable. The output frequency is decided by the value of VARCLK, DIVIDER, and DIVIDER2.\n0 = The serial clock output frequency is fixed and decided only by the value of DIVIDER. \nNote that when enable this VARCLK_EN bit, the setting of TX_BIT_LEN must be programmed as 0x10 (16 bits mode)"
              }
            },
            "SPI_DIVIDER": {
              "DIVIDER": {
                "bit": 0,
                "description": "Clock Divider Register (master only) \nThe value in this field is the frequency divider of the system clock, PCLK, to generate the serial clock on the output SPICLK. The desired frequency is obtained according to the following equation:\nfsclk = fpclk / ((DIVIDER+1)*2)\nIn slave mode, the period of SPI clock driven by a master shall equal or over 5 times the period of PCLK. In other words, the maximum frequency of SPI clock is the fifth of the frequency of slave's PCLK.",
                "width": 16
              },
              "DIVIDER2": {
                "bit": 16,
                "description": "Clock Divider 2 Register (master only) \nThe value in this field is the 2nd frequency divider of the system clock, PCLK, to generate the serial clock on the output SPICLK. The desired frequency is obtained according to the following equation:\nfsclk = fpclk / ((DIVIDER2+1)*2)",
                "width": 16
              }
            },
            "SPI_SSR": {
              "SSR": {
                "bit": 0,
                "description": "Slave Select Register (master only)\nIf AUTOSS bit is cleared, writing 1 to this bit sets the SPISSx line to active state and writing 0 sets the line back to inactive state.\nIf AUTOSS bit is set, writing 1 to this bit will select the SPISSx line to be automatically driven to active state for the duration of the transmit/receive, and will be driven to inactive state for the rest of the time. (The active level of SPISSx0/1 is specified in SS_LVL)."
              },
              "SS_LVL": {
                "bit": 2,
                "description": "Slave Select Active Level\nIt defines the active level of slave select signal (SPISSx). \n1 = The slave select signal SPISSx is active at high-level/rising-edge.\n0 = The slave select signal SPISSx is active at low-level/falling-edge."
              },
              "AUTOSS": {
                "bit": 3,
                "description": "Automatic Slave Select (master only)\n1 = If this bit is set, SPISSx signal is generated automatically. It means that slave select signal will be asserted by the SPI controller when transmit/receive is started by setting GO_BUSY, and is de-asserted after each transmit/receive is finished.\n0 = If this bit is cleared, slave select signal will be asserted and de-asserted by setting and clearing SSR[0]."
              },
              "SS_LTRIG": {
                "bit": 4,
                "description": "Slave Select Level Trigger (slave only)\n1: The slave select signal will be level-trigger. It depends on SS_LVL to decide the signal is active low or active high.\n0: The input slave select signal is edge-trigger. This is default value."
              },
              "LTRIG_FLAG": {
                "bit": 5,
                "description": "Level Trigger Flag\nWhen the SS_LTRIG bit is set in slave mode, this bit can be read to indicate the received bit number is met the requirement or not.\n1 = The transaction number and the transferred bit length met the specified requirements which defined in TX_NUM and TX_BIT_LEN.\n0 = The transaction number or the transferred bit length of one transaction doesn't meet the specified requirements.\nNote: This bit is READ only"
              }
            },
            "SPI_RX0": {
              "RX": {
                "bit": 0,
                "description": "Data Receive Register\nThe Data Receive Registers hold the value of received data of the last executed transfer. The number of valid bits depend on the transmit bit length field in the SPI_CNTRL register. For example, if TX_BIT_LEN is set to 0x08 and TX_NUM is set to 0x0, bit RX0[7:0] holds the received data.\nNOTE: The Data Receive Registers are read only registers.",
                "width": 32
              }
            },
            "SPI_RX1": {
              "RX": {
                "bit": 0,
                "description": "Data Receive Register\nThe Data Receive Registers hold the value of received data of the last executed transfer. The number of valid bits depend on the transmit bit length field in the SPI_CNTRL register. For example, if TX_BIT_LEN is set to 0x08 and TX_NUM is set to 0x0, bit RX0[7:0] holds the received data.\nNOTE: The Data Receive Registers are read only registers.",
                "width": 32
              }
            },
            "SPI_TX0": {
              "TX": {
                "bit": 0,
                "description": "Data Transmit Register\nThe Data Transmit Registers hold the data to be transmitted in the next transfer. The number of valid bits depend on the transmit bit length field in the CNTRL register. \nFor example, if TX_BIT_LEN is set to 0x08 and the TX_NUM is set to 0x0, the bit TX0[7:0] will be transmitted in next transfer. If TX_BIT_LEN is set to 0x00 and TX_NUM is set to 0x1, the core will perform two successive 32-bit transmit/receive using the same setting (the order is TX0[31:0], TX1[31:0]).",
                "width": 32
              }
            },
            "SPI_TX1": {
              "TX": {
                "bit": 0,
                "description": "Data Transmit Register\nThe Data Transmit Registers hold the data to be transmitted in the next transfer. The number of valid bits depend on the transmit bit length field in the CNTRL register. \nFor example, if TX_BIT_LEN is set to 0x08 and the TX_NUM is set to 0x0, the bit TX0[7:0] will be transmitted in next transfer. If TX_BIT_LEN is set to 0x00 and TX_NUM is set to 0x1, the core will perform two successive 32-bit transmit/receive using the same setting (the order is TX0[31:0], TX1[31:0]).",
                "width": 32
              }
            },
            "SPI_VARCLK": {
              "VARCLK": {
                "bit": 0,
                "description": "Variable Clock Pattern \nThe value in this field is the frequency patterns of the SPI clock. If the bit patterns of VARCLK are 0, the output frequency of SPICLK is according the value of DIVIDER. If the bit patterns of VARCLK are 1, the output frequency of SPICLK is according the value of DIVIDER2. Refer to register SPI_DIVIDER.",
                "width": 32
              }
            }
          }
        },
        "USART": {
          "instances": [
            {
              "name": "UART0",
              "base": "0x40050000"
            },
            {
              "name": "UART1",
              "base": "0x40150000"
            }
          ],
          "registers": {
            "UA_RBR": {
              "offset": "0x00",
              "size": 32,
              "description": "UART0 Receive Buffer Register."
            },
            "UA_THR": {
              "offset": "0x00",
              "size": 32,
              "description": "UART0 Transmit Holding Register."
            },
            "UA_IER": {
              "offset": "0x04",
              "size": 32,
              "description": "UART0 Interrupt Enable Register."
            },
            "UA_FCR": {
              "offset": "0x08",
              "size": 32,
              "description": "UART0 FIFO Control Register."
            },
            "UA_LCR": {
              "offset": "0x0C",
              "size": 32,
              "description": "UART0 Line Control Register."
            },
            "UA_MCR": {
              "offset": "0x10",
              "size": 32,
              "description": "UART0 Modem Control Register."
            },
            "UA_MSR": {
              "offset": "0x14",
              "size": 32,
              "description": "UART0 Modem Status Register."
            },
            "UA_FSR": {
              "offset": "0x18",
              "size": 32,
              "description": "UART0 FIFO Status Register."
            },
            "UA_ISR": {
              "offset": "0x1C",
              "size": 32,
              "description": "UART0 Interrupt Status Register."
            },
            "UA_TOR": {
              "offset": "0x20",
              "size": 32,
              "description": "UART0 Time Out Register"
            },
            "UA_BAUD": {
              "offset": "0x24",
              "size": 32,
              "description": "UART0 Baud Rate Divisor Register"
            },
            "UA_IRCR": {
              "offset": "0x28",
              "size": 32,
              "description": "UART0 IrDA Control Register."
            },
            "UA_ACT_CSR": {
              "offset": "0x2C",
              "size": 32,
              "description": "UART0 RS485 Control State Register."
            },
            "UA_FUN_SEL": {
              "offset": "0x30",
              "size": 32,
              "description": "UART0 Function Select Register."
            }
          },
          "bits": {
            "UA_RBR": {
              "_8_bitReceivedData": {
                "bit": 0,
                "description": "Receive Buffer Register\nBy reading this register, the UART will return an 8-bit data received from Rx pin (LSB first).",
                "width": 8
              }
            },
            "UA_THR": {
              "_8_bitTransmittedData": {
                "bit": 0,
                "description": "Transmit Holding Register\nBy writing to this register, the UART will send out an 8-bit data through the Tx pin (LSB first).",
                "width": 8
              }
            },
            "UA_IER": {
              "RDA_IEN": {
                "bit": 0,
                "description": "Receive Data Available Interrupt Enable.\n0 = Mask off INT_RDA\n1 = Enable INT_RDA"
              },
              "THRE_IEN": {
                "bit": 1,
                "description": "Transmit Holding Register Empty Interrupt Enable\n0 = Mask off INT_THRE\n1 = Enable INT_THRE"
              },
              "RLS_IEN": {
                "bit": 2,
                "description": "Receive Line Status Interrupt Enable \n0 = Mask off INT_RLS\n1 = Enable INT_RLS"
              },
              "Modem_IEN": {
                "bit": 3,
                "description": "Modem Status Interrupt Enable \n0 = Mask off INT_MOS\n1 = Enable INT_MOS"
              },
              "RTO_IEN": {
                "bit": 4,
                "description": "Rx Time out Interrupt Enable\n0 = Mask off INT_tout\n1 = Enable INT_tout"
              },
              "BUF_ERR_IEN": {
                "bit": 5,
                "description": "Buffer Error Interrupt Enable\n0 = Mask off INT_Buf_err\n1 = Enable INT_Buf_err"
              },
              "Wake_EN": {
                "bit": 6,
                "description": "Wake up CPU function enable \n0 = Disable UART wake up CPU function\n1 = Enable wake up function, when the system is in deep sleep mode, an external /CTS change will wake up CPU from deep sleep mode."
              },
              "Time_Out_EN": {
                "bit": 11,
                "description": "Time-Out Counter Enable\n1 = Enable Time-out counter.\n0 = Disable Time-out counter."
              },
              "Auto_RTS_EN": {
                "bit": 12,
                "description": "RTS Auto Flow Control Enable \n1 = Enable RTS auto flow control.\n0 = Disable RTS auto flow control.\nWhen RTS auto-flow is enabled, if the number of bytes in the Rx FIFO equals the UA_FCR [RTS_Tri_Lev], the UART will dessert RTS signal."
              },
              "Auto_CTS_EN": {
                "bit": 13,
                "description": "CTS Auto Flow Control Enable\n1 = Enable CTS auto flow control.\n0 = Disable CTS auto flow control.\nWhen CTS auto-flow is enabled, the UART will send data to external device when CTS input assert (UART will not send data to device until CTS is asserted)."
              }
            },
            "UA_FCR": {
              "RFR": {
                "bit": 1,
                "description": "Rx Software Reset\nWhen Rx_RST is set, all the bytes in the transmit FIFO and Rx internal state machine are cleared.\n0 = Writing 0 to this bit has no effect.\n1 = Writing 1 to this bit will reset the Rx internal state machine and pointers.\nNote: This bit will auto clear and takes at least 3 UART engine clock cycles."
              },
              "TFR": {
                "bit": 2,
                "description": "Tx Software Reset\nWhen Tx_RST is set, all the bytes in the transmit FIFO and Tx internal state machine are cleared.\n0 = Writing 0 to this bit has no effect.\n1 = Writing 1 to this bit will reset the Tx internal state machine and pointers.\nNote: This bit will auto clear and takes at least 3 UART engine clock cycles."
              },
              "RFITL": {
                "bit": 4,
                "description": "Word Length Select\nRFITL\tINTR_RDA Tigger Level(Bytes)\t\n0000\t01\t\n0001\t04\t\n0010\t08\t\n0011\t14",
                "width": 4
              },
              "RX_DIS": {
                "bit": 8,
                "description": "Receiver Disable register.\nThe receiver is disabled or not (set 1 is disable receiver)\n1: Disable Receiver\n0: Enable Receiver\nNote: This field is used for RS-485 Normal Multi-drop mode. It should be programmed before RS-485 enable function in UA_FUN_SEL. FUN_SEL is programmed."
              },
              "RTS_Tri_Lev": {
                "bit": 16,
                "description": "Word Length Select\nRTS_Tri_Lev\tTrigger Level(Bytes)\t\n0000\t01\t\n0001\t04\t\n0010\t08\t\n0011\t14",
                "width": 4
              }
            },
            "UA_LCR": {
              "WLS": {
                "bit": 0,
                "description": "Word Length Select\nWLS[1:0]\tCharacter length\t\n00\t5 bits\t\n01\t6 bits\t\n10\t7 bits\t\n11\t8 bits",
                "width": 2
              },
              "NSB": {
                "bit": 2,
                "description": "Number of \"STOP bit\"\n0= One \"STOP bit\" is generated in the transmitted data\n1= One and a half \"STOP bit\" is generated in the transmitted data when 5-bit word length is selected;\nTwo \"STOP bit\" is generated when 6-, 7- and 8-bit word length is selected."
              },
              "PBE": {
                "bit": 3,
                "description": "Parity Bit Enable\n0 = Parity bit is not generated (transmit data) or checked (receive data) during transfer.\n1 = Parity bit is generated or checked between the \"last data word bit\" and \"stop bit\" of the serial data."
              },
              "EPE": {
                "bit": 4,
                "description": "Even Parity Enable\n0 = Odd number of logic 1's are transmitted or checked in the data word and parity bits.\n1 = Even number of logic 1's are transmitted or checked in the data word and parity bits.\nThis bit has effect only when bit 3 (parity bit enable) is set."
              },
              "SPE": {
                "bit": 5,
                "description": "Stick Parity Enable \n0 = Disable stick parity \n1 = When bits PBE , EPE and SPE are set, the parity bit is transmitted and checked as cleared. When PBE and SPE are set and EPE is cleared, the parity bit is transmitted and checked as set."
              },
              "BCB": {
                "bit": 6,
                "description": "Break Control Bit \nWhen this bit is set to logic 1, the serial data output (Tx) is forced to the Spacing State (logic 0). This bit acts only on Tx and has no effect on the transmitter logic."
              }
            },
            "UA_MCR": {
              "RTS": {
                "bit": 1,
                "description": "RTS (Request-To-Send) Signal \n0: Drive RTS pin to logic 1 (If the Lev_RTS set to low level triggered).\n1: Drive RTS pin to logic 0 (If the Lev_RTS set to low level triggered).\n0: Drive RTS pin to logic 0 (If the Lev_RTS set to high level triggered).\n1: Drive RTS pin to logic 1 (If the Lev_RTS set to high level triggered)."
              },
              "Lev_RTS": {
                "bit": 9,
                "description": "RTS Trigger Level \nThis bit can change the RTS trigger level.\n0= low level triggered\n1= high level triggered"
              },
              "RTS_St": {
                "bit": 13,
                "description": "RTS Pin State \nThis bit is the pin status of RTS."
              }
            },
            "UA_MSR": {
              "DCTSF": {
                "bit": 0,
                "description": "Detect CTS State Change Flag \nThis bit is set whenever CTS input has change state, and it will generate Modem interrupt to CPU when IER [Modem_IEN].\nNOTE: This bit is cleared by writing 1 to itself."
              },
              "CTS_St": {
                "bit": 4,
                "description": "CTS Pin Status \nThis bit is the pin status of CTS."
              },
              "Lev_CTS": {
                "bit": 8,
                "description": "CTS Trigger Level\nThis bit can change the CTS trigger level.\n0= low level triggered\n1= high level triggered"
              }
            },
            "UA_FSR": {
              "Rx_Over_IF": {
                "bit": 0,
                "description": "Rx overflow Error IF (Read Only) \nThis bit is set when Rx FIFO overflow.\nIf the number of bytes of received data is greater than Rx FIFO(UA_RBR) size, 16 bytes of UART0/UART1, this bit will be set.\nNOTE: This bit is cleared by writing 1 to itself."
              },
              "RS_485_Add_Det": {
                "bit": 3,
                "description": "RS-485 Address Byte Detection Flag\nThis bit is set to logic 1 and set UA_RS-485_CSR [RS-485_Add_EN] whenever in RS-485 mode the receiver detect any address byte received address byte character (bit9 = '1') bit\", and it is reset whenever the CPU writes 1 to this bit.\nNote: This field is used for RS-485 mode."
              },
              "PEF": {
                "bit": 4,
                "description": "Parity Error Flag\nThis bit is set to logic 1 whenever the received character does not have a valid \"parity bit\", and is reset whenever the CPU writes 1 to this bit."
              },
              "FEF": {
                "bit": 5,
                "description": "Framing Error Flag\nThis bit is set to logic 1 whenever the received character does not have a valid \"stop bit\" (that is, the stop bit following the last data bit or parity bit is detected as a logic 0), and is reset whenever the CPU writes 1 to this bit."
              },
              "BIF": {
                "bit": 6,
                "description": "Break Interrupt Flag\nThis bit is set to a logic 1 whenever the received data input(Rx) is held in the \"spacing state\" (logic 0) for longer than a full word transmission time (that is, the total time of \"start bit\" + data bits + parity + stop bits) and is reset whenever the CPU writes 1 to this bit."
              },
              "Rx_Pointer": {
                "bit": 8,
                "description": "Rx FIFO pointer (Read Only)\nThis field indicates the Rx FIFO Buffer Pointer. When UART receives one byte from external device, Rx_Pointer increases one. When one byte of Rx FIFO is read by CPU, Rx_Pointer decreases one.",
                "width": 6
              },
              "Rx_Empty": {
                "bit": 14,
                "description": "Receiver FIFO Empty (Read Only)\nThis bit initiate Rx FIFO empty or not.\nWhen the last byte of Rx FIFO has been read by CPU, hardware sets this bit high. It will be cleared when UART receives any new data."
              },
              "Rx_Full": {
                "bit": 15,
                "description": "Receiver FIFO Full (Read Only)\nThis bit initiates Rx FIFO full or not.\nThis bit is set when Rx_Pointer is equal to 16(UART0/UART1), otherwise is cleared by hardware."
              },
              "Tx_Pointer": {
                "bit": 16,
                "description": "TX FIFO Pointer (Read Only)\nThis field indicates the Tx FIFO Buffer Pointer. When CPU write one byte into UA_THR, Tx_Pointer increases one. When one byte of Tx FIFO is transferred to Transmitter Shift Register, Tx_Pointer decreases one.",
                "width": 6
              },
              "Tx_Empty": {
                "bit": 22,
                "description": "Transmitter FIFO Empty (Read Only)\nThis bit indicates Tx FIFO empty or not.\nWhen the last byte of Tx FIFO has been transferred to Transmitter Shift Register, hardware sets this bit high. It will be cleared when writing data into THR (Tx FIFO not empty)."
              },
              "Tx_Full": {
                "bit": 23,
                "description": "Transmitter FIFO Full (Read Only)\nThis bit indicates Tx FIFO full or not.\nThis bit is set when Tx_Pointer is equal to 64/16(UART0/UART1), otherwise is cleared by hardware."
              },
              "Tx_Over_IF": {
                "bit": 24,
                "description": "Tx Overflow Error Interrupt Flag (Read Only)\nIf Tx FIFO(UA_THR) is full, an additional write to UA_THR will cause this bit to logic 1. \nNOTE: This bit is cleared by writing 1 to itself."
              },
              "TE_Flag": {
                "bit": 28,
                "description": "Transmitter Empty Flag (Read Only)\nBit is set by hardware when Tx FIFO(UA_THR) is empty and the STOP bit of the last byte has been transmitted.\nBit is cleared automatically when Tx FIFO is not empty or the last byte transmission has not completed.\nNOTE: This bit is read only."
              }
            },
            "UA_ISR": {
              "RDA_IF": {
                "bit": 0,
                "description": "Receive Data Available Interrupt Flag (Read Only).\nWhen the number of bytes in the Rx FIFO equals the RFITL then the RDA_IF will be set. If IER[RDA_IEN] is enabled, the RDA interrupt will be generated. \nNOTE: This bit is read only and it will be cleared when the number of unread bytes of Rx FIFO drops below the threshold level (RFITL)."
              },
              "THRE_IF": {
                "bit": 1,
                "description": "Transmit Holding Register Empty Interrupt Flag (Read Only). \nThis bit is set when the last data of Tx FIFO is transferred to Transmitter Shift Register. If IER[THRE_IEN] is enabled, the THRE interrupt will be generated.\nNOTE: This bit is read only and it will be cleared when writing data into THR (Tx FIFO not empty)."
              },
              "RLS_IF": {
                "bit": 2,
                "description": "Receive Line Interrupt Flag (Read Only).\nIn UART mode this bit is set when the Rx receive data have parity error, framing error or break error (at least one of 3 bits, BIF, FEF and PEF, is set). In RS-485 mode, the field includes RS-485 Address Byte Detection Flag. If IER[RLS_IEN] is enabled, the RLS interrupt will be generated.\nNOTE: This bit is read only and reset to 0 when all bits of BIF, FEF, PEF and RS-485_Add_Det are cleared."
              },
              "Modem_IF": {
                "bit": 3,
                "description": "MODEM Interrupt Flag (Read Only) \nThis bit is set when the CTS pin has state change (DCTSF=1). If IER[Modem_IEN] is enabled, the Modem interrupt will be generated.\nNOTE: This bit is read only and reset to 0 when bit DCTSF is cleared by a write 1 on DCTSF."
              },
              "Tout_IF": {
                "bit": 4,
                "description": "Time Out Interrupt Flag (Read Only)\nThis bit is set when the Rx FIFO is not empty and no activities occur in the Rx FIFO and the time out counter equal to TOIC. If IER [Tout_IEN] is enabled, the Tout interrupt will be generated. \nNOTE: This bit is read only and user can read UA_RBR (Rx is in active) to clear it."
              },
              "Buf_Err_IF": {
                "bit": 5,
                "description": "Buffer Error Interrupt Flag (Read Only)\nThis bit is set when the Tx or Rx FIFO overflows (Tx_Over_IF or Rx_Over_IF is set). When Buf_Err_IF is set, the transfer maybe not correct. If IER[Buf_Err_IEN] is enabled, the buffer error interrupt will be generated.\nNOTE: This bit is cleared when both Tx_Over_IF and Rx_Over_IF are cleared."
              },
              "RDA_INT": {
                "bit": 8,
                "description": "Receive Data Available Interrupt Indicator to Interrupt Controller (INT_RDA).\nAn AND output with inputs of RDA_IEN and RDA_IF"
              },
              "THRE_INT": {
                "bit": 9,
                "description": "Transmit Holding Register Empty Interrupt Indicator to Interrupt Controller (INT_THRE).\nAn AND output with inputs of THRE_IEN and THRE_IF"
              },
              "RLS_INT": {
                "bit": 10,
                "description": "Receive Line Status Interrupt Indicator to Interrupt Controller (INT_RLS). \nAn AND output with inputs of RLS_IEN and RLS_IF\nNote: In RS-485 mode, the field includes RS-485 Address Byte Detection Flag."
              },
              "Modem_INT": {
                "bit": 11,
                "description": "MODEM Status Interrupt Indicator to Interrupt Controller (INT_MOS). \nAn AND output with inputs of Modem_IEN and Modem_IF"
              },
              "Tout_INT": {
                "bit": 12,
                "description": "Time Out Interrupt Indicator to Interrupt Controller (INT_Tout)\nAn AND output with inputs of RTO_IEN and Tout_IF"
              },
              "Buf_Err_INT": {
                "bit": 13,
                "description": "Buffer Error Interrupt Indicator to Interrupt Controller (INT_Buf_err)\nAn AND output with inputs of BUF_ERR_IEN and Buf_Err_IF"
              }
            },
            "UA_TOR": {
              "TOIC": {
                "bit": 0,
                "description": "Time Out Interrupt Comparator\nThe time out counter resets and starts counting (the counting clock = baud rate) whenever the RX FIFO receives a new data word. Once the content of time out counter (TOUT_CNT) is equal to that of time out interrupt comparator (TOIC), a receiver time out interrupt (INT_TOUT) is generated if UA_IER [RTO_IEN]. A new incoming data word or RX FIFO empty clears INT_TOUT.",
                "width": 7
              },
              "DLY": {
                "bit": 8,
                "description": "TX Delay time value\nThis field is use to programming the transfer delay time between the last stop bit leaving the TX-FIFO and the de-assertion of by setting UA_TOR. DLY register.",
                "width": 8
              }
            },
            "UA_BAUD": {
              "BRD_LowByte": {
                "bit": 0,
                "description": "Baud Rate Divider \nThe low byte of the baud rate divider",
                "width": 8
              },
              "BRD_HighByte": {
                "bit": 8,
                "description": "Baud Rate Divider \nThe high byte of the baud rate divider",
                "width": 8
              },
              "Divider_X": {
                "bit": 24,
                "description": "Divider X\nThe baud rate divider M = X+1.",
                "width": 4
              },
              "DIV_X_ONE": {
                "bit": 28,
                "description": "Divider X equal 1\n0 = Divider M = X (the equation of M = X+1, but Divider_X[27:24] must > 8)\n1 = Divider M = 1 (the equation of M = 1, but BRD[15:0] must > 3).\nMode\tDIV_X_EN \tDIV_X_ONE \tDIVIDER X \tBRD \tBaud rate equation \t\n0 \tDisable \t0 \tB\tA\tUART_CLK / [16 * (A+2)]\t\n1 \tEnable \t0 \tB\tA\tUART_CLK/[(B+1)*(A+2)],B must >= 8\t\n2 \tEnable \t1\tDon't Care\tA\tUART_CLK / (A+2), A must >=3"
              },
              "DIV_X_EN": {
                "bit": 29,
                "description": "Divider X Enable\nThe BRD = Baud Rate Divider, and the baud rate equation is \nBaud Rate = Clock / [ M * (BRD + 2) ] ; The default value of M is 16.\n0 = Disable divider X (the equation of M = 16)\n1 = Enable divider X (the equation of M = X+1, but Divider_X[27:24 must > 8).\nNOTE: When in IrDA mode, this bit must disable.\nMode\tDIV_X_EN \tDIV_X_ONE \tDIVIDER X \tBRD \tBaud rate equation \t\n0 \tDisable \t0 \tB\tA\tUART_CLK / [16 * (A+2)]\t\n1 \tEnable \t0 \tB\tA\tUART_CLK/[(B+1)*(A+2)],B must >= 8\t\n2 \tEnable \t1\tDon't Care\tA\tUART_CLK / (A+2), A must >=3"
              }
            },
            "UA_IRCR": {
              "Tx_SELECT": {
                "bit": 1,
                "description": "Tx_SELECT\n1: Enable IrDA transmitter\n0: Enable IrDA receiver"
              },
              "LB": {
                "bit": 2,
                "description": "IrDA loop back mode for self test.\n1: Enable IrDA loop back mode\n0: Disable IrDA loop back mode"
              },
              "INV_Tx": {
                "bit": 5,
                "description": "INV_Tx\n1= Inverse Tx output signal\n0= No inversion"
              },
              "INV_Rx": {
                "bit": 6,
                "description": "INV_Rx\n1= Inverse Rx input signal\n0= No inversion"
              }
            },
            "UA_ACT_CSR": {
              "RS_485_NMM": {
                "bit": 8,
                "description": "RS-485 Normal Multi-drop Operation Mode (NMM)\n1: Enable RS-485 Normal Multi-drop Operation Mode (NMM)\n0: Disable RS-485 Normal Multi-drop Operation Mode (NMM)\nNote: It can't be active with RS-485_AAD operation mode."
              },
              "RS_485_AAD": {
                "bit": 9,
                "description": "RS-485 Auto Address Detection Operation Mode (AAD)\n1: Enable RS-485 Auto Address Detection Operation Mode (AAD)\n0: Disable RS-485 Auto Address Detection Operation Mode (AAD)\nNote: It can't be active with RS-485_NMM operation mode."
              },
              "RS_485_AUD": {
                "bit": 10,
                "description": "RS-485 Auto Direction Mode (AUD)\n1: Enable RS-485 Auto Direction Mode (AUD)\n0: Disable RS-485 Auto Direction Mode (AUD)\nNote: It can be active with RS-485_AAD or RS-485_NMM operation mode."
              },
              "RS_485_Add_EN": {
                "bit": 15,
                "description": "RS-485 Address Detection Enable\nThis bit is use to enable RS-485 address detection mode. \n1: Enable address detection mode\n0: Disable address detection mode \nNote: This field is used for RS-485 any operation mode."
              },
              "ADDR_MATCH": {
                "bit": 24,
                "description": "Address match value register\nThis field contains the RS-485 address match values.\nNote: This field is used for RS-485 auto address detection mode.",
                "width": 8
              }
            },
            "UA_FUN_SEL": {
              "FUN_SEL": {
                "bit": 0,
                "description": "Function Select Enable\n00 = UART Function.\n01 = Reserved.\n10 = Enable IrDA Function.\n11 = Enable RS-485 Function.",
                "width": 2
              }
            }
          }
        }
      },
      "interrupts": {
        "count": 16,
        "vectors": [
          {
            "number": 0,
            "name": "Initial_SP"
          },
          {
            "number": 1,
            "name": "Reset_Handler"
          },
          {
            "number": 2,
            "name": "NMI_Handler"
          },
          {
            "number": 3,
            "name": "HardFault_Handler"
          },
          {
            "number": 4,
            "name": "MemManage_Handler"
          },
          {
            "number": 5,
            "name": "BusFault_Handler"
          },
          {
            "number": 6,
            "name": "UsageFault_Handler"
          },
          {
            "number": 11,
            "name": "SVC_Handler"
          },
          {
            "number": 12,
            "name": "DebugMon_Handler"
          },
          {
            "number": 14,
            "name": "PendSV_Handler"
          },
          {
            "number": 15,
            "name": "SysTick_Handler"
          }
        ]
      }
    }
  }
}