Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : rca
Version: T-2022.03-SP5
Date   : Thu May 11 17:51:08 2023
****************************************

Operating Conditions: PVT_0P7V_25C   Library: asap7
Wire Load Model Mode: top

  Startpoint: a_i[2] (input port)
  Endpoint: sum_o[3] (output port)
  Path Group: default
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  a_i[2] (in)                              0.00       0.00 r
  U17/Y (INVx1_ASAP7_75t_R)                5.53       5.53 f
  U31/Y (OAI21x1_ASAP7_75t_R)             15.20      20.73 r
  U32/Y (NOR2x1p5_ASAP7_75t_R)            11.51      32.24 f
  U33/Y (NOR2x1_ASAP7_75t_R)              10.56      42.80 r
  U34/Y (XOR2xp5_ASAP7_75t_R)             16.87      59.68 r
  sum_o[3] (out)                           0.00      59.68 r
  data arrival time                                  59.68

  max_delay                               60.00      60.00
  output external delay                    0.00      60.00
  data required time                                 60.00
  -----------------------------------------------------------
  data required time                                 60.00
  data arrival time                                 -59.68
  -----------------------------------------------------------
  slack (MET)                                         0.32


1
