{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1750089017620 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1750089017623 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 16 12:50:17 2025 " "Processing started: Mon Jun 16 12:50:17 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1750089017623 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1750089017623 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test -c test " "Command: quartus_map --read_settings_files=on --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1750089017623 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1750089018062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "test.bdf" "" { Schematic "C:/Users/klysm/Desktop/fpga-fp-klysmann/test.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750089018144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750089018144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sine_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sine_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sine_generator-behavioral " "Found design unit 1: sine_generator-behavioral" {  } { { "sine_generator.vhd" "" { Text "C:/Users/klysm/Desktop/fpga-fp-klysmann/sine_generator.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750089018914 ""} { "Info" "ISGN_ENTITY_NAME" "1 sine_generator " "Found entity 1: sine_generator" {  } { { "sine_generator.vhd" "" { Text "C:/Users/klysm/Desktop/fpga-fp-klysmann/sine_generator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750089018914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750089018914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sine_clock_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sine_clock_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sine_clock_divider-Behavioral " "Found design unit 1: sine_clock_divider-Behavioral" {  } { { "sine_clock_divider.vhd" "" { Text "C:/Users/klysm/Desktop/fpga-fp-klysmann/sine_clock_divider.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750089018914 ""} { "Info" "ISGN_ENTITY_NAME" "1 sine_clock_divider " "Found entity 1: sine_clock_divider" {  } { { "sine_clock_divider.vhd" "" { Text "C:/Users/klysm/Desktop/fpga-fp-klysmann/sine_clock_divider.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750089018914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750089018914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triangular_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file triangular_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 triangular_generator-behavioral " "Found design unit 1: triangular_generator-behavioral" {  } { { "triangular_generator.vhd" "" { Text "C:/Users/klysm/Desktop/fpga-fp-klysmann/triangular_generator.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750089018920 ""} { "Info" "ISGN_ENTITY_NAME" "1 triangular_generator " "Found entity 1: triangular_generator" {  } { { "triangular_generator.vhd" "" { Text "C:/Users/klysm/Desktop/fpga-fp-klysmann/triangular_generator.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750089018920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750089018920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triangular_clock_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file triangular_clock_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 triangular_clock_divider-Behavioral " "Found design unit 1: triangular_clock_divider-Behavioral" {  } { { "triangular_clock_divider.vhd" "" { Text "C:/Users/klysm/Desktop/fpga-fp-klysmann/triangular_clock_divider.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750089018920 ""} { "Info" "ISGN_ENTITY_NAME" "1 triangular_clock_divider " "Found entity 1: triangular_clock_divider" {  } { { "triangular_clock_divider.vhd" "" { Text "C:/Users/klysm/Desktop/fpga-fp-klysmann/triangular_clock_divider.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750089018920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750089018920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_comparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pwm_comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pwm_comparator-behavioral " "Found design unit 1: pwm_comparator-behavioral" {  } { { "pwm_comparator.vhd" "" { Text "C:/Users/klysm/Desktop/fpga-fp-klysmann/pwm_comparator.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750089018924 ""} { "Info" "ISGN_ENTITY_NAME" "1 pwm_comparator " "Found entity 1: pwm_comparator" {  } { { "pwm_comparator.vhd" "" { Text "C:/Users/klysm/Desktop/fpga-fp-klysmann/pwm_comparator.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750089018924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750089018924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level_design.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_level_design.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level_design-Structural " "Found design unit 1: top_level_design-Structural" {  } { { "top_level_design.vhd" "" { Text "C:/Users/klysm/Desktop/fpga-fp-klysmann/top_level_design.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750089018928 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_level_design " "Found entity 1: top_level_design" {  } { { "top_level_design.vhd" "" { Text "C:/Users/klysm/Desktop/fpga-fp-klysmann/top_level_design.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750089018928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750089018928 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "test " "Elaborating entity \"test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1750089018983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm_comparator pwm_comparator:inst " "Elaborating entity \"pwm_comparator\" for hierarchy \"pwm_comparator:inst\"" {  } { { "test.bdf" "inst" { Schematic "C:/Users/klysm/Desktop/fpga-fp-klysmann/test.bdf" { { 248 816 1056 392 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750089018999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sine_generator sine_generator:inst2 " "Elaborating entity \"sine_generator\" for hierarchy \"sine_generator:inst2\"" {  } { { "test.bdf" "inst2" { Schematic "C:/Users/klysm/Desktop/fpga-fp-klysmann/test.bdf" { { 264 544 720 344 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750089019031 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "auxA sine_generator.vhd(192) " "VHDL Process Statement warning at sine_generator.vhd(192): signal \"auxA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sine_generator.vhd" "" { Text "C:/Users/klysm/Desktop/fpga-fp-klysmann/sine_generator.vhd" 192 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1750089019042 "|test|sine_generator:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sine_clock_divider sine_clock_divider:inst1 " "Elaborating entity \"sine_clock_divider\" for hierarchy \"sine_clock_divider:inst1\"" {  } { { "test.bdf" "inst1" { Schematic "C:/Users/klysm/Desktop/fpga-fp-klysmann/test.bdf" { { 264 304 472 344 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750089019113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangular_generator triangular_generator:inst4 " "Elaborating entity \"triangular_generator\" for hierarchy \"triangular_generator:inst4\"" {  } { { "test.bdf" "inst4" { Schematic "C:/Users/klysm/Desktop/fpga-fp-klysmann/test.bdf" { { 376 544 752 488 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750089019119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangular_clock_divider triangular_clock_divider:inst3 " "Elaborating entity \"triangular_clock_divider\" for hierarchy \"triangular_clock_divider:inst3\"" {  } { { "test.bdf" "inst3" { Schematic "C:/Users/klysm/Desktop/fpga-fp-klysmann/test.bdf" { { 376 312 472 456 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750089019128 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "triang0\[7\] GND " "Pin \"triang0\[7\]\" is stuck at GND" {  } { { "test.bdf" "" { Schematic "C:/Users/klysm/Desktop/fpga-fp-klysmann/test.bdf" { { 400 816 992 416 "triang0\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1750089020820 "|test|triang0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "triang0\[6\] GND " "Pin \"triang0\[6\]\" is stuck at GND" {  } { { "test.bdf" "" { Schematic "C:/Users/klysm/Desktop/fpga-fp-klysmann/test.bdf" { { 400 816 992 416 "triang0\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1750089020820 "|test|triang0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "triang0\[5\] GND " "Pin \"triang0\[5\]\" is stuck at GND" {  } { { "test.bdf" "" { Schematic "C:/Users/klysm/Desktop/fpga-fp-klysmann/test.bdf" { { 400 816 992 416 "triang0\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1750089020820 "|test|triang0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "triang0\[4\] GND " "Pin \"triang0\[4\]\" is stuck at GND" {  } { { "test.bdf" "" { Schematic "C:/Users/klysm/Desktop/fpga-fp-klysmann/test.bdf" { { 400 816 992 416 "triang0\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1750089020820 "|test|triang0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "triang0\[3\] GND " "Pin \"triang0\[3\]\" is stuck at GND" {  } { { "test.bdf" "" { Schematic "C:/Users/klysm/Desktop/fpga-fp-klysmann/test.bdf" { { 400 816 992 416 "triang0\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1750089020820 "|test|triang0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "triang0\[2\] GND " "Pin \"triang0\[2\]\" is stuck at GND" {  } { { "test.bdf" "" { Schematic "C:/Users/klysm/Desktop/fpga-fp-klysmann/test.bdf" { { 400 816 992 416 "triang0\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1750089020820 "|test|triang0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "triang0\[1\] GND " "Pin \"triang0\[1\]\" is stuck at GND" {  } { { "test.bdf" "" { Schematic "C:/Users/klysm/Desktop/fpga-fp-klysmann/test.bdf" { { 400 816 992 416 "triang0\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1750089020820 "|test|triang0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "triang0\[0\] GND " "Pin \"triang0\[0\]\" is stuck at GND" {  } { { "test.bdf" "" { Schematic "C:/Users/klysm/Desktop/fpga-fp-klysmann/test.bdf" { { 400 816 992 416 "triang0\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1750089020820 "|test|triang0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "triang1\[7\] GND " "Pin \"triang1\[7\]\" is stuck at GND" {  } { { "test.bdf" "" { Schematic "C:/Users/klysm/Desktop/fpga-fp-klysmann/test.bdf" { { 416 816 992 432 "triang1\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1750089020820 "|test|triang1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "triang1\[6\] VCC " "Pin \"triang1\[6\]\" is stuck at VCC" {  } { { "test.bdf" "" { Schematic "C:/Users/klysm/Desktop/fpga-fp-klysmann/test.bdf" { { 416 816 992 432 "triang1\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1750089020820 "|test|triang1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "triang1\[5\] GND " "Pin \"triang1\[5\]\" is stuck at GND" {  } { { "test.bdf" "" { Schematic "C:/Users/klysm/Desktop/fpga-fp-klysmann/test.bdf" { { 416 816 992 432 "triang1\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1750089020820 "|test|triang1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "triang1\[4\] GND " "Pin \"triang1\[4\]\" is stuck at GND" {  } { { "test.bdf" "" { Schematic "C:/Users/klysm/Desktop/fpga-fp-klysmann/test.bdf" { { 416 816 992 432 "triang1\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1750089020820 "|test|triang1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "triang1\[3\] GND " "Pin \"triang1\[3\]\" is stuck at GND" {  } { { "test.bdf" "" { Schematic "C:/Users/klysm/Desktop/fpga-fp-klysmann/test.bdf" { { 416 816 992 432 "triang1\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1750089020820 "|test|triang1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "triang1\[2\] GND " "Pin \"triang1\[2\]\" is stuck at GND" {  } { { "test.bdf" "" { Schematic "C:/Users/klysm/Desktop/fpga-fp-klysmann/test.bdf" { { 416 816 992 432 "triang1\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1750089020820 "|test|triang1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "triang1\[1\] GND " "Pin \"triang1\[1\]\" is stuck at GND" {  } { { "test.bdf" "" { Schematic "C:/Users/klysm/Desktop/fpga-fp-klysmann/test.bdf" { { 416 816 992 432 "triang1\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1750089020820 "|test|triang1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "triang1\[0\] GND " "Pin \"triang1\[0\]\" is stuck at GND" {  } { { "test.bdf" "" { Schematic "C:/Users/klysm/Desktop/fpga-fp-klysmann/test.bdf" { { 416 816 992 432 "triang1\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1750089020820 "|test|triang1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "triang2\[7\] VCC " "Pin \"triang2\[7\]\" is stuck at VCC" {  } { { "test.bdf" "" { Schematic "C:/Users/klysm/Desktop/fpga-fp-klysmann/test.bdf" { { 432 816 992 448 "triang2\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1750089020820 "|test|triang2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "triang2\[6\] GND " "Pin \"triang2\[6\]\" is stuck at GND" {  } { { "test.bdf" "" { Schematic "C:/Users/klysm/Desktop/fpga-fp-klysmann/test.bdf" { { 432 816 992 448 "triang2\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1750089020820 "|test|triang2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "triang2\[5\] GND " "Pin \"triang2\[5\]\" is stuck at GND" {  } { { "test.bdf" "" { Schematic "C:/Users/klysm/Desktop/fpga-fp-klysmann/test.bdf" { { 432 816 992 448 "triang2\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1750089020820 "|test|triang2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "triang2\[4\] GND " "Pin \"triang2\[4\]\" is stuck at GND" {  } { { "test.bdf" "" { Schematic "C:/Users/klysm/Desktop/fpga-fp-klysmann/test.bdf" { { 432 816 992 448 "triang2\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1750089020820 "|test|triang2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "triang2\[3\] GND " "Pin \"triang2\[3\]\" is stuck at GND" {  } { { "test.bdf" "" { Schematic "C:/Users/klysm/Desktop/fpga-fp-klysmann/test.bdf" { { 432 816 992 448 "triang2\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1750089020820 "|test|triang2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "triang2\[2\] GND " "Pin \"triang2\[2\]\" is stuck at GND" {  } { { "test.bdf" "" { Schematic "C:/Users/klysm/Desktop/fpga-fp-klysmann/test.bdf" { { 432 816 992 448 "triang2\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1750089020820 "|test|triang2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "triang2\[1\] GND " "Pin \"triang2\[1\]\" is stuck at GND" {  } { { "test.bdf" "" { Schematic "C:/Users/klysm/Desktop/fpga-fp-klysmann/test.bdf" { { 432 816 992 448 "triang2\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1750089020820 "|test|triang2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "triang2\[0\] GND " "Pin \"triang2\[0\]\" is stuck at GND" {  } { { "test.bdf" "" { Schematic "C:/Users/klysm/Desktop/fpga-fp-klysmann/test.bdf" { { 432 816 992 448 "triang2\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1750089020820 "|test|triang2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "triang3\[7\] VCC " "Pin \"triang3\[7\]\" is stuck at VCC" {  } { { "test.bdf" "" { Schematic "C:/Users/klysm/Desktop/fpga-fp-klysmann/test.bdf" { { 448 816 992 464 "triang3\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1750089020820 "|test|triang3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "triang3\[6\] VCC " "Pin \"triang3\[6\]\" is stuck at VCC" {  } { { "test.bdf" "" { Schematic "C:/Users/klysm/Desktop/fpga-fp-klysmann/test.bdf" { { 448 816 992 464 "triang3\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1750089020820 "|test|triang3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "triang3\[5\] GND " "Pin \"triang3\[5\]\" is stuck at GND" {  } { { "test.bdf" "" { Schematic "C:/Users/klysm/Desktop/fpga-fp-klysmann/test.bdf" { { 448 816 992 464 "triang3\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1750089020820 "|test|triang3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "triang3\[4\] GND " "Pin \"triang3\[4\]\" is stuck at GND" {  } { { "test.bdf" "" { Schematic "C:/Users/klysm/Desktop/fpga-fp-klysmann/test.bdf" { { 448 816 992 464 "triang3\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1750089020820 "|test|triang3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "triang3\[3\] GND " "Pin \"triang3\[3\]\" is stuck at GND" {  } { { "test.bdf" "" { Schematic "C:/Users/klysm/Desktop/fpga-fp-klysmann/test.bdf" { { 448 816 992 464 "triang3\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1750089020820 "|test|triang3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "triang3\[2\] GND " "Pin \"triang3\[2\]\" is stuck at GND" {  } { { "test.bdf" "" { Schematic "C:/Users/klysm/Desktop/fpga-fp-klysmann/test.bdf" { { 448 816 992 464 "triang3\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1750089020820 "|test|triang3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "triang3\[1\] GND " "Pin \"triang3\[1\]\" is stuck at GND" {  } { { "test.bdf" "" { Schematic "C:/Users/klysm/Desktop/fpga-fp-klysmann/test.bdf" { { 448 816 992 464 "triang3\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1750089020820 "|test|triang3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "triang3\[0\] GND " "Pin \"triang3\[0\]\" is stuck at GND" {  } { { "test.bdf" "" { Schematic "C:/Users/klysm/Desktop/fpga-fp-klysmann/test.bdf" { { 448 816 992 464 "triang3\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1750089020820 "|test|triang3[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1750089020820 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1750089020940 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1750089025236 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1750089025236 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "672 " "Implemented 672 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1750089025305 ""} { "Info" "ICUT_CUT_TM_OPINS" "44 " "Implemented 44 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1750089025305 ""} { "Info" "ICUT_CUT_TM_LCELLS" "626 " "Implemented 626 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1750089025305 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1750089025305 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 35 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4698 " "Peak virtual memory: 4698 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1750089025323 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 16 12:50:25 2025 " "Processing ended: Mon Jun 16 12:50:25 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1750089025323 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1750089025323 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1750089025323 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1750089025323 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1750089026428 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1750089026428 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 16 12:50:25 2025 " "Processing started: Mon Jun 16 12:50:25 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1750089026428 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1750089026428 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off test -c test " "Command: quartus_fit --read_settings_files=off --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1750089026428 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1750089026585 ""}
{ "Info" "0" "" "Project  = test" {  } {  } 0 0 "Project  = test" 0 0 "Fitter" 0 0 1750089026585 ""}
{ "Info" "0" "" "Revision = test" {  } {  } 0 0 "Revision = test" 0 0 "Fitter" 0 0 1750089026585 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1750089026650 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "test EP4CGX22CF19C6 " "Automatically selected device EP4CGX22CF19C6 for design test" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1750089027108 ""}
{ "Info" "IMPP_MPP_FIT_WITH_SMALLER_DEVICE" "" "Fitting design with smaller device may be possible, but smaller device must be specified" {  } {  } 0 119005 "Fitting design with smaller device may be possible, but smaller device must be specified" 0 0 "Fitter" 0 -1 1750089027108 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1750089027142 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1750089027142 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1750089027235 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1750089027251 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX30CF19C6 " "Device EP4CGX30CF19C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1750089027457 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1750089027457 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCEO~ R6 " "Pin ~ALTERA_NCEO~ is reserved at location R6" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/klysm/Desktop/fpga-fp-klysmann/" { { 0 { 0 ""} 0 802 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1750089027467 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ A4 " "Pin ~ALTERA_DATA0~ is reserved at location A4" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/klysm/Desktop/fpga-fp-klysmann/" { { 0 { 0 ""} 0 804 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1750089027467 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO~ B4 " "Pin ~ALTERA_ASDO~ is reserved at location B4" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/klysm/Desktop/fpga-fp-klysmann/" { { 0 { 0 ""} 0 806 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1750089027467 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCSO~ C5 " "Pin ~ALTERA_NCSO~ is reserved at location C5" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/klysm/Desktop/fpga-fp-klysmann/" { { 0 { 0 ""} 0 808 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1750089027467 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ D5 " "Pin ~ALTERA_DCLK~ is reserved at location D5" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/klysm/Desktop/fpga-fp-klysmann/" { { 0 { 0 ""} 0 810 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1750089027467 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1750089027467 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1750089027467 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "46 46 " "No exact pin location assignment(s) for 46 pins of 46 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pwm0 " "Pin pwm0 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pwm0 } } } { "test.bdf" "" { Schematic "C:/Users/klysm/Desktop/fpga-fp-klysmann/test.bdf" { { 272 1056 1232 288 "pwm0" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pwm0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/klysm/Desktop/fpga-fp-klysmann/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1750089027839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pwm1 " "Pin pwm1 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pwm1 } } } { "test.bdf" "" { Schematic "C:/Users/klysm/Desktop/fpga-fp-klysmann/test.bdf" { { 288 1056 1232 304 "pwm1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pwm1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/klysm/Desktop/fpga-fp-klysmann/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1750089027839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pwm2 " "Pin pwm2 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pwm2 } } } { "test.bdf" "" { Schematic "C:/Users/klysm/Desktop/fpga-fp-klysmann/test.bdf" { { 304 1056 1232 320 "pwm2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pwm2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/klysm/Desktop/fpga-fp-klysmann/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1750089027839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pwm3 " "Pin pwm3 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pwm3 } } } { "test.bdf" "" { Schematic "C:/Users/klysm/Desktop/fpga-fp-klysmann/test.bdf" { { 320 1056 1232 336 "pwm3" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pwm3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/klysm/Desktop/fpga-fp-klysmann/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1750089027839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sine\[7\] " "Pin sine\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sine[7] } } } { "test.bdf" "" { Schematic "C:/Users/klysm/Desktop/fpga-fp-klysmann/test.bdf" { { 216 816 992 232 "sine" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sine[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/klysm/Desktop/fpga-fp-klysmann/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1750089027839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sine\[6\] " "Pin sine\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sine[6] } } } { "test.bdf" "" { Schematic "C:/Users/klysm/Desktop/fpga-fp-klysmann/test.bdf" { { 216 816 992 232 "sine" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sine[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/klysm/Desktop/fpga-fp-klysmann/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1750089027839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sine\[5\] " "Pin sine\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sine[5] } } } { "test.bdf" "" { Schematic "C:/Users/klysm/Desktop/fpga-fp-klysmann/test.bdf" { { 216 816 992 232 "sine" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sine[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/klysm/Desktop/fpga-fp-klysmann/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1750089027839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sine\[4\] " "Pin sine\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sine[4] } } } { "test.bdf" "" { Schematic "C:/Users/klysm/Desktop/fpga-fp-klysmann/test.bdf" { { 216 816 992 232 "sine" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sine[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/klysm/Desktop/fpga-fp-klysmann/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1750089027839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sine\[3\] " "Pin sine\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sine[3] } } } { "test.bdf" "" { Schematic "C:/Users/klysm/Desktop/fpga-fp-klysmann/test.bdf" { { 216 816 992 232 "sine" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sine[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/klysm/Desktop/fpga-fp-klysmann/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1750089027839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sine\[2\] " "Pin sine\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sine[2] } } } { "test.bdf" "" { Schematic "C:/Users/klysm/Desktop/fpga-fp-klysmann/test.bdf" { { 216 816 992 232 "sine" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sine[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/klysm/Desktop/fpga-fp-klysmann/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1750089027839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sine\[1\] " "Pin sine\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sine[1] } } } { "test.bdf" "" { Schematic "C:/Users/klysm/Desktop/fpga-fp-klysmann/test.bdf" { { 216 816 992 232 "sine" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sine[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/klysm/Desktop/fpga-fp-klysmann/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1750089027839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sine\[0\] " "Pin sine\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sine[0] } } } { "test.bdf" "" { Schematic "C:/Users/klysm/Desktop/fpga-fp-klysmann/test.bdf" { { 216 816 992 232 "sine" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sine[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/klysm/Desktop/fpga-fp-klysmann/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1750089027839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "triang0\[7\] " "Pin triang0\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { triang0[7] } } } { "test.bdf" "" { Schematic "C:/Users/klysm/Desktop/fpga-fp-klysmann/test.bdf" { { 400 816 992 416 "triang0" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { triang0[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/klysm/Desktop/fpga-fp-klysmann/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1750089027839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "triang0\[6\] " "Pin triang0\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { triang0[6] } } } { "test.bdf" "" { Schematic "C:/Users/klysm/Desktop/fpga-fp-klysmann/test.bdf" { { 400 816 992 416 "triang0" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { triang0[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/klysm/Desktop/fpga-fp-klysmann/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1750089027839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "triang0\[5\] " "Pin triang0\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { triang0[5] } } } { "test.bdf" "" { Schematic "C:/Users/klysm/Desktop/fpga-fp-klysmann/test.bdf" { { 400 816 992 416 "triang0" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { triang0[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/klysm/Desktop/fpga-fp-klysmann/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1750089027839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "triang0\[4\] " "Pin triang0\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { triang0[4] } } } { "test.bdf" "" { Schematic "C:/Users/klysm/Desktop/fpga-fp-klysmann/test.bdf" { { 400 816 992 416 "triang0" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { triang0[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/klysm/Desktop/fpga-fp-klysmann/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1750089027839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "triang0\[3\] " "Pin triang0\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { triang0[3] } } } { "test.bdf" "" { Schematic "C:/Users/klysm/Desktop/fpga-fp-klysmann/test.bdf" { { 400 816 992 416 "triang0" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { triang0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/klysm/Desktop/fpga-fp-klysmann/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1750089027839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "triang0\[2\] " "Pin triang0\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { triang0[2] } } } { "test.bdf" "" { Schematic "C:/Users/klysm/Desktop/fpga-fp-klysmann/test.bdf" { { 400 816 992 416 "triang0" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { triang0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/klysm/Desktop/fpga-fp-klysmann/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1750089027839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "triang0\[1\] " "Pin triang0\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { triang0[1] } } } { "test.bdf" "" { Schematic "C:/Users/klysm/Desktop/fpga-fp-klysmann/test.bdf" { { 400 816 992 416 "triang0" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { triang0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/klysm/Desktop/fpga-fp-klysmann/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1750089027839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "triang0\[0\] " "Pin triang0\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { triang0[0] } } } { "test.bdf" "" { Schematic "C:/Users/klysm/Desktop/fpga-fp-klysmann/test.bdf" { { 400 816 992 416 "triang0" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { triang0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/klysm/Desktop/fpga-fp-klysmann/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1750089027839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "triang1\[7\] " "Pin triang1\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { triang1[7] } } } { "test.bdf" "" { Schematic "C:/Users/klysm/Desktop/fpga-fp-klysmann/test.bdf" { { 416 816 992 432 "triang1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { triang1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/klysm/Desktop/fpga-fp-klysmann/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1750089027839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "triang1\[6\] " "Pin triang1\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { triang1[6] } } } { "test.bdf" "" { Schematic "C:/Users/klysm/Desktop/fpga-fp-klysmann/test.bdf" { { 416 816 992 432 "triang1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { triang1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/klysm/Desktop/fpga-fp-klysmann/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1750089027839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "triang1\[5\] " "Pin triang1\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { triang1[5] } } } { "test.bdf" "" { Schematic "C:/Users/klysm/Desktop/fpga-fp-klysmann/test.bdf" { { 416 816 992 432 "triang1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { triang1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/klysm/Desktop/fpga-fp-klysmann/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1750089027839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "triang1\[4\] " "Pin triang1\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { triang1[4] } } } { "test.bdf" "" { Schematic "C:/Users/klysm/Desktop/fpga-fp-klysmann/test.bdf" { { 416 816 992 432 "triang1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { triang1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/klysm/Desktop/fpga-fp-klysmann/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1750089027839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "triang1\[3\] " "Pin triang1\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { triang1[3] } } } { "test.bdf" "" { Schematic "C:/Users/klysm/Desktop/fpga-fp-klysmann/test.bdf" { { 416 816 992 432 "triang1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { triang1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/klysm/Desktop/fpga-fp-klysmann/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1750089027839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "triang1\[2\] " "Pin triang1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { triang1[2] } } } { "test.bdf" "" { Schematic "C:/Users/klysm/Desktop/fpga-fp-klysmann/test.bdf" { { 416 816 992 432 "triang1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { triang1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/klysm/Desktop/fpga-fp-klysmann/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1750089027839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "triang1\[1\] " "Pin triang1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { triang1[1] } } } { "test.bdf" "" { Schematic "C:/Users/klysm/Desktop/fpga-fp-klysmann/test.bdf" { { 416 816 992 432 "triang1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { triang1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/klysm/Desktop/fpga-fp-klysmann/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1750089027839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "triang1\[0\] " "Pin triang1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { triang1[0] } } } { "test.bdf" "" { Schematic "C:/Users/klysm/Desktop/fpga-fp-klysmann/test.bdf" { { 416 816 992 432 "triang1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { triang1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/klysm/Desktop/fpga-fp-klysmann/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1750089027839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "triang2\[7\] " "Pin triang2\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { triang2[7] } } } { "test.bdf" "" { Schematic "C:/Users/klysm/Desktop/fpga-fp-klysmann/test.bdf" { { 432 816 992 448 "triang2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { triang2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/klysm/Desktop/fpga-fp-klysmann/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1750089027839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "triang2\[6\] " "Pin triang2\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { triang2[6] } } } { "test.bdf" "" { Schematic "C:/Users/klysm/Desktop/fpga-fp-klysmann/test.bdf" { { 432 816 992 448 "triang2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { triang2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/klysm/Desktop/fpga-fp-klysmann/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1750089027839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "triang2\[5\] " "Pin triang2\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { triang2[5] } } } { "test.bdf" "" { Schematic "C:/Users/klysm/Desktop/fpga-fp-klysmann/test.bdf" { { 432 816 992 448 "triang2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { triang2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/klysm/Desktop/fpga-fp-klysmann/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1750089027839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "triang2\[4\] " "Pin triang2\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { triang2[4] } } } { "test.bdf" "" { Schematic "C:/Users/klysm/Desktop/fpga-fp-klysmann/test.bdf" { { 432 816 992 448 "triang2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { triang2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/klysm/Desktop/fpga-fp-klysmann/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1750089027839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "triang2\[3\] " "Pin triang2\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { triang2[3] } } } { "test.bdf" "" { Schematic "C:/Users/klysm/Desktop/fpga-fp-klysmann/test.bdf" { { 432 816 992 448 "triang2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { triang2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/klysm/Desktop/fpga-fp-klysmann/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1750089027839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "triang2\[2\] " "Pin triang2\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { triang2[2] } } } { "test.bdf" "" { Schematic "C:/Users/klysm/Desktop/fpga-fp-klysmann/test.bdf" { { 432 816 992 448 "triang2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { triang2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/klysm/Desktop/fpga-fp-klysmann/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1750089027839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "triang2\[1\] " "Pin triang2\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { triang2[1] } } } { "test.bdf" "" { Schematic "C:/Users/klysm/Desktop/fpga-fp-klysmann/test.bdf" { { 432 816 992 448 "triang2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { triang2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/klysm/Desktop/fpga-fp-klysmann/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1750089027839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "triang2\[0\] " "Pin triang2\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { triang2[0] } } } { "test.bdf" "" { Schematic "C:/Users/klysm/Desktop/fpga-fp-klysmann/test.bdf" { { 432 816 992 448 "triang2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { triang2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/klysm/Desktop/fpga-fp-klysmann/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1750089027839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "triang3\[7\] " "Pin triang3\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { triang3[7] } } } { "test.bdf" "" { Schematic "C:/Users/klysm/Desktop/fpga-fp-klysmann/test.bdf" { { 448 816 992 464 "triang3" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { triang3[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/klysm/Desktop/fpga-fp-klysmann/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1750089027839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "triang3\[6\] " "Pin triang3\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { triang3[6] } } } { "test.bdf" "" { Schematic "C:/Users/klysm/Desktop/fpga-fp-klysmann/test.bdf" { { 448 816 992 464 "triang3" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { triang3[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/klysm/Desktop/fpga-fp-klysmann/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1750089027839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "triang3\[5\] " "Pin triang3\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { triang3[5] } } } { "test.bdf" "" { Schematic "C:/Users/klysm/Desktop/fpga-fp-klysmann/test.bdf" { { 448 816 992 464 "triang3" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { triang3[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/klysm/Desktop/fpga-fp-klysmann/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1750089027839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "triang3\[4\] " "Pin triang3\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { triang3[4] } } } { "test.bdf" "" { Schematic "C:/Users/klysm/Desktop/fpga-fp-klysmann/test.bdf" { { 448 816 992 464 "triang3" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { triang3[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/klysm/Desktop/fpga-fp-klysmann/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1750089027839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "triang3\[3\] " "Pin triang3\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { triang3[3] } } } { "test.bdf" "" { Schematic "C:/Users/klysm/Desktop/fpga-fp-klysmann/test.bdf" { { 448 816 992 464 "triang3" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { triang3[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/klysm/Desktop/fpga-fp-klysmann/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1750089027839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "triang3\[2\] " "Pin triang3\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { triang3[2] } } } { "test.bdf" "" { Schematic "C:/Users/klysm/Desktop/fpga-fp-klysmann/test.bdf" { { 448 816 992 464 "triang3" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { triang3[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/klysm/Desktop/fpga-fp-klysmann/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1750089027839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "triang3\[1\] " "Pin triang3\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { triang3[1] } } } { "test.bdf" "" { Schematic "C:/Users/klysm/Desktop/fpga-fp-klysmann/test.bdf" { { 448 816 992 464 "triang3" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { triang3[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/klysm/Desktop/fpga-fp-klysmann/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1750089027839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "triang3\[0\] " "Pin triang3\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { triang3[0] } } } { "test.bdf" "" { Schematic "C:/Users/klysm/Desktop/fpga-fp-klysmann/test.bdf" { { 448 816 992 464 "triang3" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { triang3[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/klysm/Desktop/fpga-fp-klysmann/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1750089027839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "test.bdf" "" { Schematic "C:/Users/klysm/Desktop/fpga-fp-klysmann/test.bdf" { { 288 112 280 304 "clk" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/klysm/Desktop/fpga-fp-klysmann/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1750089027839 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rst " "Pin rst not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rst } } } { "test.bdf" "" { Schematic "C:/Users/klysm/Desktop/fpga-fp-klysmann/test.bdf" { { 400 112 280 416 "rst" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/klysm/Desktop/fpga-fp-klysmann/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1750089027839 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1750089027839 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "test.sdc " "Synopsys Design Constraints File file not found: 'test.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1750089028257 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1750089028261 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1750089028265 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1750089028265 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1750089028265 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN M10 (CLK13, DIFFCLK_7n, REFCLK0n)) " "Automatically promoted node clk~input (placed in PIN M10 (CLK13, DIFFCLK_7n, REFCLK0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1750089028315 ""}  } { { "test.bdf" "" { Schematic "C:/Users/klysm/Desktop/fpga-fp-klysmann/test.bdf" { { 288 112 280 304 "clk" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/klysm/Desktop/fpga-fp-klysmann/" { { 0 { 0 ""} 0 796 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1750089028315 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sine_clock_divider:inst1\|s_clk_out_internal  " "Automatically promoted node sine_clock_divider:inst1\|s_clk_out_internal " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1750089028315 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sine_clock_divider:inst1\|s_clk_out_internal~0 " "Destination node sine_clock_divider:inst1\|s_clk_out_internal~0" {  } { { "sine_clock_divider.vhd" "" { Text "C:/Users/klysm/Desktop/fpga-fp-klysmann/sine_clock_divider.vhd" 27 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sine_clock_divider:inst1|s_clk_out_internal~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/klysm/Desktop/fpga-fp-klysmann/" { { 0 { 0 ""} 0 682 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1750089028315 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1750089028315 ""}  } { { "sine_clock_divider.vhd" "" { Text "C:/Users/klysm/Desktop/fpga-fp-klysmann/sine_clock_divider.vhd" 27 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sine_clock_divider:inst1|s_clk_out_internal } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/klysm/Desktop/fpga-fp-klysmann/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1750089028315 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst~input (placed in PIN M9 (CLK12, DIFFCLK_7p, REFCLK0p)) " "Automatically promoted node rst~input (placed in PIN M9 (CLK12, DIFFCLK_7p, REFCLK0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1750089028315 ""}  } { { "test.bdf" "" { Schematic "C:/Users/klysm/Desktop/fpga-fp-klysmann/test.bdf" { { 400 112 280 416 "rst" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/klysm/Desktop/fpga-fp-klysmann/" { { 0 { 0 ""} 0 797 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1750089028315 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1750089028776 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1750089028777 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1750089028777 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1750089028777 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1750089028778 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1750089028778 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1750089028778 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1750089028778 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1750089028794 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1750089028796 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1750089028796 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "44 unused 2.5V 0 44 0 " "Number of I/O pins in group: 44 (unused VREF, 2.5V VCCIO, 0 input, 44 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1750089028809 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1750089028809 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1750089028809 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL0 does not use undetermined 0 0 " "I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1750089028809 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 25 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1750089028809 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3A does not use undetermined 2 0 " "I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1750089028809 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 28 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  28 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1750089028809 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 20 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1750089028809 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 18 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1750089028809 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 28 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  28 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1750089028809 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8A does not use undetermined 0 2 " "I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1750089028809 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 23 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1750089028809 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 4 0 " "I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1750089028809 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1750089028809 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1750089028809 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1750089028978 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1750089030708 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1750089030899 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1750089030915 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1750089031934 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1750089031934 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1750089032898 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X26_Y31 X38_Y41 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X26_Y31 to location X38_Y41" {  } { { "loc" "" { Generic "C:/Users/klysm/Desktop/fpga-fp-klysmann/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X26_Y31 to location X38_Y41"} { { 11 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X26_Y31 to location X38_Y41"} 26 31 13 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1750089033922 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1750089033922 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1750089035458 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1750089035458 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1750089035458 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.53 " "Total time spent on timing analysis during the Fitter is 0.53 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1750089035474 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1750089035547 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1750089035810 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1750089035880 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1750089036102 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1750089036537 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "2 Cyclone IV GX " "2 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV GX Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 2.5 V M10 " "Pin clk uses I/O standard 2.5 V at M10" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "test.bdf" "" { Schematic "C:/Users/klysm/Desktop/fpga-fp-klysmann/test.bdf" { { 288 112 280 304 "clk" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/klysm/Desktop/fpga-fp-klysmann/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1750089036912 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rst 2.5 V M9 " "Pin rst uses I/O standard 2.5 V at M9" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rst } } } { "test.bdf" "" { Schematic "C:/Users/klysm/Desktop/fpga-fp-klysmann/test.bdf" { { 400 112 280 416 "rst" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/klysm/Desktop/fpga-fp-klysmann/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1750089036912 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1750089036912 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/klysm/Desktop/fpga-fp-klysmann/output_files/test.fit.smsg " "Generated suppressed messages file C:/Users/klysm/Desktop/fpga-fp-klysmann/output_files/test.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1750089037020 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5021 " "Peak virtual memory: 5021 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1750089037381 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 16 12:50:37 2025 " "Processing ended: Mon Jun 16 12:50:37 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1750089037381 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1750089037381 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1750089037381 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1750089037381 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1750089038247 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1750089038247 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 16 12:50:38 2025 " "Processing started: Mon Jun 16 12:50:38 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1750089038247 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1750089038247 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off test -c test " "Command: quartus_asm --read_settings_files=off --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1750089038247 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1750089039252 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1750089039277 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4603 " "Peak virtual memory: 4603 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1750089039652 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 16 12:50:39 2025 " "Processing ended: Mon Jun 16 12:50:39 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1750089039652 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1750089039652 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1750089039652 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1750089039652 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1750089040322 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1750089040837 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1750089040837 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 16 12:50:40 2025 " "Processing started: Mon Jun 16 12:50:40 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1750089040837 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1750089040837 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta test -c test " "Command: quartus_sta test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1750089040837 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1750089040962 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1750089041071 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1750089041112 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1750089041112 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "test.sdc " "Synopsys Design Constraints File file not found: 'test.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1750089041426 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1750089041426 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name sine_clock_divider:inst1\|s_clk_out_internal sine_clock_divider:inst1\|s_clk_out_internal " "create_clock -period 1.000 -name sine_clock_divider:inst1\|s_clk_out_internal sine_clock_divider:inst1\|s_clk_out_internal" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1750089041426 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1750089041426 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1750089041426 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1750089041538 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1750089041540 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1750089041540 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1750089041546 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1750089041552 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1750089041552 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.726 " "Worst-case setup slack is -4.726" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1750089041552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1750089041552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.726       -26.809 clk  " "   -4.726       -26.809 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1750089041552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.845       -10.141 sine_clock_divider:inst1\|s_clk_out_internal  " "   -1.845       -10.141 sine_clock_divider:inst1\|s_clk_out_internal " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1750089041552 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1750089041552 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.234 " "Worst-case hold slack is -0.234" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1750089041566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1750089041566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.234        -0.234 clk  " "   -0.234        -0.234 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1750089041566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.591         0.000 sine_clock_divider:inst1\|s_clk_out_internal  " "    0.591         0.000 sine_clock_divider:inst1\|s_clk_out_internal " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1750089041566 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1750089041566 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1750089041566 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1750089041566 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1750089041566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1750089041566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -17.000 clk  " "   -3.000       -17.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1750089041566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -12.000 sine_clock_divider:inst1\|s_clk_out_internal  " "   -1.000       -12.000 sine_clock_divider:inst1\|s_clk_out_internal " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1750089041566 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1750089041566 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1750089041726 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1750089041756 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1750089042335 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1750089042410 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1750089042418 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1750089042418 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.115 " "Worst-case setup slack is -4.115" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1750089042422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1750089042422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.115       -22.427 clk  " "   -4.115       -22.427 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1750089042422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.560        -7.756 sine_clock_divider:inst1\|s_clk_out_internal  " "   -1.560        -7.756 sine_clock_divider:inst1\|s_clk_out_internal " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1750089042422 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1750089042422 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.183 " "Worst-case hold slack is -0.183" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1750089042426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1750089042426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.183        -0.183 clk  " "   -0.183        -0.183 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1750089042426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.532         0.000 sine_clock_divider:inst1\|s_clk_out_internal  " "    0.532         0.000 sine_clock_divider:inst1\|s_clk_out_internal " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1750089042426 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1750089042426 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1750089042434 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1750089042438 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1750089042442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1750089042442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -17.000 clk  " "   -3.000       -17.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1750089042442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -12.000 sine_clock_divider:inst1\|s_clk_out_internal  " "   -1.000       -12.000 sine_clock_divider:inst1\|s_clk_out_internal " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1750089042442 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1750089042442 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1750089042598 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1750089042804 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1750089042804 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1750089042804 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.366 " "Worst-case setup slack is -2.366" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1750089042820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1750089042820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.366       -10.341 clk  " "   -2.366       -10.341 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1750089042820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.717        -1.503 sine_clock_divider:inst1\|s_clk_out_internal  " "   -0.717        -1.503 sine_clock_divider:inst1\|s_clk_out_internal " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1750089042820 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1750089042820 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.247 " "Worst-case hold slack is -0.247" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1750089042827 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1750089042827 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.247        -0.247 clk  " "   -0.247        -0.247 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1750089042827 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.319         0.000 sine_clock_divider:inst1\|s_clk_out_internal  " "    0.319         0.000 sine_clock_divider:inst1\|s_clk_out_internal " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1750089042827 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1750089042827 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1750089042836 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1750089042837 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1750089042843 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1750089042843 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -17.488 clk  " "   -3.000       -17.488 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1750089042843 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -12.000 sine_clock_divider:inst1\|s_clk_out_internal  " "   -1.000       -12.000 sine_clock_divider:inst1\|s_clk_out_internal " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1750089042843 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1750089042843 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1750089043541 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1750089043541 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4632 " "Peak virtual memory: 4632 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1750089043625 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 16 12:50:43 2025 " "Processing ended: Mon Jun 16 12:50:43 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1750089043625 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1750089043625 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1750089043625 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1750089043625 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1750089044492 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1750089044492 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 16 12:50:44 2025 " "Processing started: Mon Jun 16 12:50:44 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1750089044492 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1750089044492 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off test -c test " "Command: quartus_eda --read_settings_files=off --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1750089044492 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "test_6_1200mv_85c_slow.vho C:/Users/klysm/Desktop/fpga-fp-klysmann/simulation/modelsim/ simulation " "Generated file test_6_1200mv_85c_slow.vho in folder \"C:/Users/klysm/Desktop/fpga-fp-klysmann/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1750089044943 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "test_6_1200mv_0c_slow.vho C:/Users/klysm/Desktop/fpga-fp-klysmann/simulation/modelsim/ simulation " "Generated file test_6_1200mv_0c_slow.vho in folder \"C:/Users/klysm/Desktop/fpga-fp-klysmann/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1750089045040 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "test_min_1200mv_0c_fast.vho C:/Users/klysm/Desktop/fpga-fp-klysmann/simulation/modelsim/ simulation " "Generated file test_min_1200mv_0c_fast.vho in folder \"C:/Users/klysm/Desktop/fpga-fp-klysmann/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1750089045139 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "test.vho C:/Users/klysm/Desktop/fpga-fp-klysmann/simulation/modelsim/ simulation " "Generated file test.vho in folder \"C:/Users/klysm/Desktop/fpga-fp-klysmann/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1750089045237 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "test_6_1200mv_85c_vhd_slow.sdo C:/Users/klysm/Desktop/fpga-fp-klysmann/simulation/modelsim/ simulation " "Generated file test_6_1200mv_85c_vhd_slow.sdo in folder \"C:/Users/klysm/Desktop/fpga-fp-klysmann/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1750089045311 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "test_6_1200mv_0c_vhd_slow.sdo C:/Users/klysm/Desktop/fpga-fp-klysmann/simulation/modelsim/ simulation " "Generated file test_6_1200mv_0c_vhd_slow.sdo in folder \"C:/Users/klysm/Desktop/fpga-fp-klysmann/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1750089045380 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "test_min_1200mv_0c_vhd_fast.sdo C:/Users/klysm/Desktop/fpga-fp-klysmann/simulation/modelsim/ simulation " "Generated file test_min_1200mv_0c_vhd_fast.sdo in folder \"C:/Users/klysm/Desktop/fpga-fp-klysmann/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1750089045447 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "test_vhd.sdo C:/Users/klysm/Desktop/fpga-fp-klysmann/simulation/modelsim/ simulation " "Generated file test_vhd.sdo in folder \"C:/Users/klysm/Desktop/fpga-fp-klysmann/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1750089045518 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4599 " "Peak virtual memory: 4599 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1750089045579 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 16 12:50:45 2025 " "Processing ended: Mon Jun 16 12:50:45 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1750089045579 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1750089045579 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1750089045579 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1750089045579 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 46 s " "Quartus II Full Compilation was successful. 0 errors, 46 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1750089046171 ""}
