# do LogicStage.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:54:12 on Apr 01,2020
# vlog -work work LogicStage.vo 
# -- Compiling module LogicStage
# 
# Top level modules:
# 	LogicStage
# End time: 12:54:12 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:54:12 on Apr 01,2020
# vlog -work work Waveform.vwf.vt 
# -- Compiling module LogicStage_vlg_vec_tst
# 
# Top level modules:
# 	LogicStage_vlg_vec_tst
# End time: 12:54:12 on Apr 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L cyclonev_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.LogicStage_vlg_vec_tst 
# Start time: 12:54:15 on Apr 01,2020
# Loading work.LogicStage_vlg_vec_tst
# Loading work.LogicStage
# Loading cyclonev_ver.cyclonev_io_obuf
# Loading cyclonev_ver.cyclonev_io_ibuf
# Loading cyclonev_ver.cyclonev_lcell_comb
# after#23
# ** Note: $finish    : Waveform.vwf.vt(50)
#    Time: 500 ns  Iteration: 0  Instance: /LogicStage_vlg_vec_tst
# End time: 12:54:16 on Apr 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
