date mon nov gmt server ncsa last modified fri nov gmt content type text html content length rocket rocket project principal investigators philip h sweany steve carr current graduate students chen ding saurabh jang evan l schemm thomas r suchyta qunyan wu current undergraduates denise junker denise wieber description goals rocket project develop retargetable compiler instruction level parallel architectures develop scheduling register allocation algorithms said architectures project intimately entwined memoria project current research efforts include software pipelining register sensitive scheduling register allocation scheduling partitioned register files publications j beaty colcord p h sweany using genetic algorithms fine tune instruction scheduling heuristics proceedings mcps m j bourke iii p h sweany j beaty extending list scheduling consider execution frequency proceedings th annual hawaii international conference system sciences carr c ding p sweany improving software pipelining unroll jam proceedings th annual hawaii international conference system sciences brasier p sweany beaty carr craig practical framework combining instruction scheduling register assignment international conference parallel architectures compiler techniques p h sweany j beaty dominator path scheduling global scheduling method proceedings th international symposium microarchitecture micro p h sweany j beaty post compaction register assignment retargetable compiler proceedings rd microprogramming workshop micro research grants generating efficient code horizontal micro architectures partitioned register files texas instruments hiding latency level level cache alpha digital equipment corporation masters theses m j bourke frequency based list scheduling list scheduling incorporate frequency information michigan technological university department computer science may brasier frigg new approach combining register assignment instruction scheduling michigan technological university department computer science august b l huber path selection heuristics dominator path scheduling michigan technological university department computer science october c ding improving software pipelining unroll jam memory reuse analysis michigan technological university department computer science june q wu register allocation via hierarchical graph coloring michigan technological university department computer science august