@comment{{This file has been generated by bib2bib 1.91}}

@comment{{Command line: /usr/bin/bib2bib -ob bop.bib -c 'author : "Boulet"' west.bib parauto.bib}}

@string{lifl = {Laboratoire d'Informatique Fondamentale de Lille}}

@string{ustl = {Université de Lille 1}}

@string{inria = {INRIA}}

@string{infrench = {(In French)}}

@string{toappear = {(To appear)}}

@string{tr = {Technical Report}}

@string{rr = {Research Report}}

@string{eurasip = {EURASIP Journal on Embedded Systems}}

@string{eurasip-url = {http://www.hindawi.com/journals/es/q2.2008.html}}

@string{pub-iste = {ISTE, Hermes science and Lavoisier}}

@string{pub-lea = {Lawrence Erlbaum Associates, Publishers}}

@string{pub-lncs = {Lecture Notes in Computer Science}}

@string{pub-springer = {Springer}}

@inproceedings{BB08,
  author = {Abou El Hassan Benyamina and Pierre Boulet},
  title = {An Hybrid algorithm for Mapping on NoC Architectures},
  booktitle = {2nd International Conference on Metaheuristics and Nature Inspired Computing, META’08},
  year = {2008},
  address = {Hammamet, Tunisia},
  month = {October}
}

@article{GRY+08b,
  author = {Abdoulaye Gamatié and Eric Rutten and Huafeng Yu and Pierre Boulet and Jean-Luc Dekeyser},
  title = {{Synchronous Modeling and Analysis of Data Intensive Applications}},
  journal = eurasip,
  year = 2008,
  urljournal = eurasip-url,
  note = toappear
}

@inproceedings{GB08,
  author = {Calin Glitia and Pierre Boulet},
  title = {{High Level Loop Transformations for Multidimensional Signal Processing Embedded Applications}},
  booktitle = {{International Symposium on Systems, Architectures, MOdeling, and Simulation (SAMOS VIII)}},
  year = 2008,
  address = {Samos, Greece},
  month = jul,
  urlconf = {http://samos.et.tudelft.nl/samos_viii/},
  abstract = {Array-OL specification model is a mixed graphical-textual language
designed to model multidimensional intensive signal
processing applications. Data and task parallelism are
specified directly in the model. High level transformations are
defined on this model, allowing the refactoring of an application
and furthermore providing directions for optimization. The
resemblances between with the wide-known and used Loop
transformations lead us to try taking concepts and results from
this domain and see how they fit in Array-OL context.}
}

@inproceedings{DGE+08,
  author = {Jean-Luc Dekeyser and Abdoulaye Gamatié and Anne Etien and Rabie {Ben Atitallah} and Pierre Boulet},
  title = {{Using the UML Profile for MARTE to MPSoC Co-Design}},
  booktitle = {First International Conference on Embedded Systems \& Critical Applications (ICESCA'08)},
  year = 2008,
  address = {Tunis, Tunisia},
  month = may,
  urlconf = {http://www.icesca08.com/},
  abstract = {The increasing amount of hardware resources in next
generation MultiProcessor Systems-on-Chip (MPSoC) calls
for efficient design methodologies and tools to reduce their
development complexity. This paper presents a candidate
MPSoC design environment Gaspard2, which uses the
MARTE (Modeling and Analysis of Real-Time and Embedded
systems) standard profile for high-level system specification.
Gaspard2 adopts a methodology based on Model-
Driven Engineering. It promotes separation of concerns,
reusability and automatic model refinement from higher abstraction
levels to executable descriptions.},
  url = {icesca08.pdf}
}

@inproceedings{QBM+08,
  author = {Imran Rafiq Quadri and Pierre Boulet and Samy
                  Meftali and Jean-Luc Dekeyser},
  title = {{Using An MDE Approach for Modeling of
                  Interconnection networks}},
  booktitle = {{The International Symposium on Parallel
                  Architectures, Algorithms and Networks Conference (ISPAN 08)}},
  year = 2008,
  address = {Sydney, Australia},
  month = may,
  abstract = {Modern System-on-Chip (SoCs) are becoming more
                  complex with the integration of heterogeneous
                  components. Therefore, a high performance
                  interconnection medium is required to handle the
                  complexity. Thus Network-on-Chips (NoCs) come into
                  play enabling the integration of more Intellectual
                  Properties (IPs) into the SoC with increased
                  performance. The NoCs are based on the concept of
                  Interconnection Networks for connecting parallel
                  machines.  In the recent MARTE (Modeling and
                  Analysis of Real-time and Embedded Systems) Profile,
                  a notion of multidimensional multiplicity has been
                  proposed to model repetitive structures and
                  topologies. This paper presents a modeling
                  methodology based on that notation that can be used
                  to model the Delta Network family of Interconnection
                  Networks for NoC construction.},
  urlconf = {http://tinyurl.com/2ujbvo},
  url = {QBMD08.pdf}
}

@inproceedings{PAM+08,
  author = {Éric Piel and Rabie {Ben Atitallah} and Philippe
                  Marquet and  Samy Meftali and Smaïl Niar and Anne
                  Etien and Jean-Luc Dekeyser and Pierre Boulet},
  title = {Gaspard2: from MARTE to SystemC Simulation},
  booktitle = {Proceeedings of the DATE'08 workshop on Modeling and Analyzis of Real-Time and Embedded Systems with the MARTE UML profile},
  urlconf = {http://www.date-conference.com/conference/2008/prog/progdetail.php?progid=W8},
  year = 2008,
  month = mar,
  url = {PAM+08.pdf}
}

@techreport{Boulet08rr,
  author = {Pierre Boulet},
  title = {Formal Semantics of {Array-OL}, a Domain Specific Language for Intensive Multidimensional Signal Processing},
  type = rr,
  year = 2008,
  month = mar,
  number = {RR-6467},
  pages = 31,
  url = {http://hal.inria.fr/inria-00261178/en/},
  institution = inria
}

@article{BeBo07b,
  author = {Abou El Hassan Benyamina and Pierre Boulet},
  title = {Multi-objective Mapping for NoC Architecture},
  journal = {Journal of Digital Information Management},
  year = 2007,
  volume = 5,
  number = 6,
  pages = {378--384},
  month = dec
}

@inproceedings{KB07f,
  author = {Souha Kamoun and Pierre Boulet},
  title = {{Une approche modèle pour la génération de scénarios de tests : Application au système ERTMS/ETCS}},
  booktitle = {Workshop International : Logistique and Transport 2007},
  year = 2007,
  address = {Sousse, Tunisie},
  month = nov,
  urlconf = {http://ort.ec-lille.fr/lt2007/}
}

@inproceedings{KB07,
  author = {Souha Kamoun and Pierre Boulet},
  title = {{Model-Based Testing of the ERTMS System with SysML and MARTE}},
  booktitle = {MoDeVVa'07},
  year = 2007,
  address = {Nashville, USA},
  month = oct,
  urlconf = {http://www.modeva.org/2007/}
}

@inproceedings{BMPT07,
  author = {Pierre Boulet and Philippe Marquet and Éric Piel and Julien Taillard},
  title = {{Repetitive Allocation Modeling with MARTE}},
  booktitle = {Forum on specification and design languages (FDL'07)},
  year = 2007,
  address = {Barcelona, Spain},
  month = sep,
  url = {BMP+07.pdf},
  urlconf = {http://www.ecsi-association.org/ecsi/fdl/fdl07/},
  abstract = {With the advent of multi-processor Systems-on-Chip (MpSoC), the
  need for modeling the distribution of a parallel application onto a
  parallel hardware architecture is increasing. The recent 
  standard profile for the modeling and analysis of real-time and
  embedded systems (MARTE) provides a notation for
  the modeling of regular distributions. This notation allows to
  distribute computations to processing elements, data to shared or
  distributed memories, etc. In this paper we will highlight the expressivity of
  this notation and clarify its usage through examples and comparisons to
  other distribution notations such as in High Performance Fortran.},
  note = {Invited paper, Author names alphabetically ordered}
}

@techreport{BBC+07,
  author = {Rabie Ben Atitallah and Pierre Boulet and Arnaud Cuccuru and
Jean-Luc Dekeyser and Antoine Honoré and Ouassila Labbani and Sébastien
{Le Beux} and Philippe Marquet and Éric Piel and Julien Taillard and Huafeng Yu},
  title = {Gaspard2 {UML} profile documentation},
  type = tr,
  year = 2007,
  month = sep,
  number = {0342},
  pages = 45,
  url = {http://hal.inria.fr/inria-00171137/en},
  institution = inria,
  abstract = {This document describes the current UML profile of Gaspard2. This
profile extends the UML semantics to allow the user to describe a SoC
(System-on-Chip) in three steps: the application (behavior of the Soc), the
hardware architecture, and the association of the application to the hardware
architecture. The application is represented following a data flow model, but
additional mechanisms permit the usage of control flow on those applications. In
addition to those notions, the profile contains a package introducing
factorization mechanisms to enable the compact description of massively parallel and
repetitive systems.},
  resume = {Ce document décrit le profil UML Gaspard2 actuel. Ce profil étend la
sémantique d'UML pour permettre à l'utilisateur de décrire un SoC
(système-sur-puce) en trois étapes~: l'application (le comportement du SoC),
l'architecture matérielle, et l'association de l'application sur l'architecture.
L'application est représentée selon un modèle de flux de données, mais des
mécanismes supplémentaires permettent l'usage d'un flux de contrôle sur ces
applications. En complément à ces notions, le profil contient un paquetage
introduisant des mécanismes de factorisation rendant possible la description
compacte de systèmes massivement parallèles répétitifs.}
}

@techreport{Quad07rr,
  author = {Imran Rafiq Quadri and Pierre Boulet and Jean-Luc Dekeyser},
  title = {Modeling of Topologies of Interconnection Networks based on Multidimensional Multiplicity},
  type = rr,
  year = 2007,
  month = may,
  number = {RR-6201},
  pages = 56,
  url = {https://hal.inria.fr/inria-00149527/en/},
  institution = inria,
  abstract = {Modern SoCs are becoming more complex with the integration of heterogeneous components (IPs). For this purpose, a high performance interconnection medium is required to handle the complexity. Hence NoCs come into play enabling the integration of more IPs into the SoC with increased performance. These NoCs are based on the concept of Interconnection networks used to
connect parallel machines. In response to the MARTE RFP of the OMG, a notation of multidimensional
multiplicity has been proposed which permits to model repetitive structures and topologies.
This report presents a modeling methodology based on this notation that can be used to model a family
of Interconnection Networks called Delta Networks which in turn can be used for the construction
of NoCs.}
}

@inbook{LDBR07bookfdl,
  author = {Ouassila Labbani and Jean-Luc Dekeyser and Pierre
                  Boulet and Éric Rutten},
  chapter = {{UML2} Profile for Modeling Controlled Data Parallel
                  Applications},
  title = {Advances in Design and Specification Languages for
                  {SoCs}, Selected contributions from {FDL'06}},
  publisher = pub-springer,
  year = 2007,
  series = {ChDL},
  note = toappear
}

@inproceedings{BeBo07a,
  author = {Abou El Hassan Benyamina and Pierre Boulet},
  title = {Multi-objective Mapping for {NoC} Architectures},
  booktitle = {1st International Conference on Digital Communications and Computer Applications},
  pages = {132-139},
  year = 2007,
  address = {Jordan},
  month = mar
}

@techreport{Boulet07rr,
  author = {Pierre Boulet},
  title = {{Array-OL} Revisited, Multidimensional Intensive
                  Signal Processing Specification},
  type = rr,
  year = 2007,
  month = feb,
  number = {RR-6113},
  pages = 24,
  url = {http://hal.inria.fr/inria-00128840/en/},
  institution = inria
}

@inproceedings{YGR+06synchron,
  author = {Huafeng Yu and Abdoulaye Gamatié and Éric Rutten and
                  Pierre Boulet and Jean-Luc Dekeyser},
  title = {Synchronous Modeling of Data-Intensive Applications},
  booktitle = {International Open Workshop on Synchronous
                  Programming (Synchron 2006)},
  year = 2006,
  address = {Alpe d'Huez, France},
  month = nov,
  url = {http://pop-art.inrialpes.fr/\~{}girault/Synchron06/Slides/},
  urlconf = {http://pop-art.inrialpes.fr/\~{}girault/Synchron06/}
}

@inproceedings{YGR+06sympa,
  author = {Huafeng Yu and Abdoulaye Gamati\'e and \'Eric Rutten
                  and Pierre Boulet and Jean-Luc Dekeyser},
  title = {Vers des transformations d'applications
                  à parallélisme de données en équations synchrones},
  booktitle = {9e édition de SYMPosium en Architectures nouvelles
                  de machines (SympA'2006)},
  year = 2006,
  address = {Perpignan, France},
  urlconf = {http://www.renpar.org/},
  url = {YGR+06sympa.pdf},
  month = oct,
  resume = {Ce papier présente les premiers résultats d'une
                  étude concernant la transformation d'applications
                  à parallélisme de données en équations
                  synchrones. Les applications considérées sont
                  exprimées à l'aide du métamodèle GASPARD qui étend
                  le langage ARRAY-OL, dédié aux applications de
                  traitement de données intensives. Le principe
                  général des transformations envisagées est exposé
                  ainsi que les idées de mise en oeuvre. Les modèles
                  synchrones résultants permettent d'aborder plusieurs
                  questions liées à la validation formelle, par
                  exemple, vérification de propriétés de
                  synchronisabilité, de latence, etc, en utilisant les
                  outils et techniques formels offerts par la
                  technologie synchrone. Ils permettent ainsi l'accès
                  à des fonctionnalités complémentaires avec celles de
                  l'environnement associé à GASPARD, qui propose
                  uneméthodologie de conception conjointe
                  matériel/logiciel de systèmes intégrés sur puce. Les
                  transformations suivront une approche d'Ingénierie
                  dirigée par les modèles (IDM/MDE). Des perspectives
                  sont mentionnées concernant l'introduction
                  d'automates de contrôle au sein des modèles
                  obtenus.}
}

@inproceedings{LDBR06fdl,
  author = {Ouassila Labbani and Jean-Luc Dekeyser and Pierre
                  Boulet and \'Eric Rutten},
  title = {{UML2} Profile for Modeling Controlled Data Parallel
                  Applications},
  booktitle = {Forum on specification and Design Languages (FDL'06)},
  year = 2006,
  month = sep,
  urlconf = {http://www.ecsi-association.org/ecsi/fdl/fdl06/},
  address = {Darmstadt, Germany}
}

@inbook{BBC+06iste,
  author = {Pierre Boulet and Cédric Dumoulin and Antoine
                  Honoré},
  title = {From MDD concepts to experiments and illustrations},
  chapter = {Model Driven Engineering for System-on-Chip Design},
  publisher = pub-iste,
  year = 2006,
  month = sep,
  isbn = {1-905209-59-0},
  url = {http://iste.co.uk/index.php?f=a\&ACTION=View\&id=147}
}

@techreport{GRY+06rr,
  author = {Abdoulaye Gamatié and Eric Rutten and Huafeng Yu and
                  Pierre Boulet and Jean-Luc Dekeyser},
  title = {Synchronous Modeling of Data Intensive Applications},
  month = apr,
  year = 2006,
  institution = inria,
  number = 5876,
  type = rr,
  url = {GRY+06rr.pdf},
  resume = {Dans ce rapport, nous présentons les premiers
                  résultats d'une étude sur la modélisation
                  d'applications parallèles de traitement de données
                  intensives, basée sur l'approche synchrone. Plus
                  exactement, nous considérons l'extension Gaspard
                  d'Array-Ol, qui est dédiée à la conception conjointe
                  de systèmes intégrés sur puce. Nous définissons un
                  modèle flot de données synchrone équationnel
                  associé, qui permet d'aborder plusieurs questions
                  liées à la correction lors de la conception (par
                  exemple, vérification de contraintes de latence ou
                  de fréquence), en utilisant les outils et techniques
                  formelles offerts par la technologie synchrone. Nous
                  illustrons particulièrement une analyse de
                  synchronisabilité en utilisant les systèmes
                  d'horloges affines. Des perspectives sont ensuite
                  mentionnées concernant la modélisation
                  d'applications hiérarchiques, et l'ajout d'automates
                  de contrôle impliquant la vérification.},
  abstract = {In this report, we present the first results of
                  a study on the modeling of data-intensive parallel
                  applications following the synchronous
                  approach. More precisely, we consider the
                  Gaspardextension of Array-Ol, which is dedicated to
                  System-on-Chip codesign. We define an associated
                  synchronous dataflow equational model that enables
                  to address several design correctness issues
                  (e.g. verification of frequency / latency
                  constraints) using the formal tools and techniques
                  provided by the synchronous technology. We
                  particularly illustrate a synchronizability analysis
                  using affine clock systems. Directions are drawn
                  from these bases towards modeling hierarchical
                  applications, and adding control automata involving
                  verification.}
}

@inbook{ABD06,
  author = {Abdelkader Amar and Pierre Boulet and Jean-Luc
                  Dekeyser},
  title = {Algorithms and Tools for Parallel Computing On
                  Heterogeneous Clusters},
  chapter = {Towards Distributed Process Networks with CORBA},
  publisher = {Nova Science Publishers, Inc},
  year = 2006,
  note = {ISBN: 1-60021-049-X}
}

@techreport{LDR06rr,
  author = {Ouassila Labbani and Jean-Luc Dekeyser and Pierre
                  Boulet and Éric Rutten},
  title = {Separating Control and Data Flow: Methodology and
                  Automotive System Case Study},
  institution = inria,
  address = {France},
  year = 2006,
  type = rr,
  number = {RR-5832},
  month = jan,
  url = {http://www.inria.fr/rrrt/rr-5832.html}
}

@techreport{LMDR06rr,
  author = {Ouassila Labbani and Jean-Luc Dekeyser and Pierre
                  Boulet and Éric Rutten},
  title = {Introducing Control in the {Gaspard2} Data-Parallel
                  Metamodel: Synchronous Approach},
  institution = inria,
  address = {France},
  year = 2006,
  type = rr,
  number = {RR-5794},
  month = jan,
  url = {http://www.inria.fr/rrrt/rr-5794.html}
}

@inproceedings{ABD05ispan,
  author = {Abdelkader Amar and Pierre Boulet and Philippe
                  Dumont},
  title = {Projection of the {Array-OL} Specification Language
                  onto the {Kahn} Process Network Computation Model},
  booktitle = {International Symposium on Parallel Architectures,
                  Algorithms, and Networks},
  year = 2005,
  address = {Las Vegas, Nevada, USA},
  month = dec,
  urlconf = {http://sigact.acm.org/ispan05/},
  url = {ABD05ispan.pdf},
  abstract = {The Array-OL specification model has been introduced
                  to model systematic signal processing
                  applications. This model is multidimensional and
                  allows to express the full potential parallelism of
                  an application: both task and data parallelism. The
                  Array-OL language is an expression of data
                  dependences and thus allows many execution orders.
                  \par{} In order to execute Array-OL applications on
                  distributed architectures, we show here how to
                  project such specification onto the Kahn process
                  network model of computation.  We show how Array-OL
                  code transformations allow to choose a projection
                  adapted to the target architecture.}
}

@inproceedings{CDMB05models,
  author = {Arnaud Cuccuru and Jean-Luc Dekeyser and Philippe
                  Marquet and Pierre Boulet},
  title = {Towards {UML 2} Extensions for Compact Modeling of
                  Regular Complex Topologies - {A} partial answer to
                  the {MARTE RFP}},
  booktitle = {{MoDELS/UML} 2005, {ACM/IEEE} 8th International
                  Conference on Model Driven Engineering Languages and
                  Systems},
  publisher = pub-lncs # { vol. 3713},
  pages = {445-459},
  year = 2005,
  address = {Montego Bay, Jamaica},
  month = oct,
  url = {CDM+05.pdf},
  urlconf = {http://www.modelsconference.org/},
  abstract = {The MARTE RFP (Modeling and Analysis of Real-Time
                  and Embedded systems) was voted by OMG in February
                  2005. This request for proposals solicits
                  submissions for a UML profile that adds capabilities
                  for modeling Real Time and Embedded Systems (RTES),
                  and for analyzing schedulability and performance
                  properties of UML specifications. One of the
                  particular request of this RFP concerns the
                  definition of common high-level modeling constructs
                  for factorizing repetitive structures, for software,
                  hardware and allocation modeling of RTES. We propose
                  an answer to this particular requirement, based on
                  the introduction of multi-dimensional multiplicities
                  and mechanisms for the description of regular
                  connection patterns between model elements. This
                  proposition is domain independent. We illustrate the
                  use of these mechanisms in an intensive computation
                  embedded system co-design methodology. We focus on
                  what these factorization mechanisms can bring for
                  each of the aspects of the co-design: application,
                  hardware architecture, and allocation.}
}

@inproceedings{LDBR05,
  author = {Ouassila Labbani and Jean-Luc Dekeyser and Pierre
                  Boulet and Éric Rutten},
  title = {Introducing Control in the {Gaspard2} Data-Parallel
                  Metamodel: Synchronous Approach},
  booktitle = {International Workshop {MARTES}: Modeling and
                  Analysis of Real-Time and Embedded Systems (in
                  conjunction with 8th International Conference on
                  Model Driven Engineering Languages and Systems),
                  {MoDELS/UML} 2005},
  year = 2005,
  url = {LDBR05.pdf},
  address = {Montego Bay, Jamaica},
  month = oct,
  urlconf = {http://www.martes.org/},
  abstract = { In this paper, we study the introduction of control
                  into the Gaspard2 application UML metamodel by using
                  the principles of synchronous reactive systems. This
                  allows to take the change of running mode into
                  account in the case of data parallel applications,
                  and to study more general ways of mixing control and
                  data parallel processing. Our study is applied to
                  a particular context using two different models,
                  exclusively dedicated to the process of computation
                  or control. The computation part represents the
                  Gaspard2 application metamodels based on the
                  Array-OL language which is often used to specify the
                  data dependencies and the potential parallelism in
                  intensive applications treating multidimensional
                  data. The control part is represented by an
                  automaton structure based on the mode-automata
                  concept which makes it possible to clearly identify
                  the different modes of a task and the switching
                  conditions between modes.  \par{} The proposed UML
                  metamodel makes it possible to describe the control
                  automata, the different running modes and the link
                  between control and computation parts. It also
                  allows to clearly separate the control and data
                  parts, and to respect the concurrency, the
                  parallelism, the determinism and the
                  compositionality of the Gaspard2 models.}
}

@inproceedings{AMPB05,
  author = {Ashish Meena and Pierre Boulet},
  title = {Model Driven Scheduling Framework for Multiprocessor
                  {SoC} Design},
  booktitle = {Workshop on Scheduling for Parallel Computing (SPC
                  2005)},
  year = 2005,
  url = {MeBo05.pdf},
  address = {Poznan, Poland},
  note = {©Springer-Verlag},
  month = sep,
  urlconf = {http://www.cs.put.poznan.pl/mdrozdowski/spc-ppam05/},
  abstract = {The evolution of technologies is enabling the
                  integration of complex platforms in a single chip,
                  called a System-on-Chip (SoC). Mod- ern SoCs may
                  include several CPU subsystems to execute software
                  and sophisticated interconnect in addition to
                  specific hardware subsystems. Designing such mixed
                  hardware and software systems requires new me-
                  thodologies and tools or to enhance old tools. These
                  design to ols must be able to satisfy many relative
                  trade-offs (real-time, performance, low power
                  consumption, time to market, re-usability, cost,
                  area, etc). It is recognized that the decisions
                  taken for scheduling and mapping at a high level of
                  abstraction have a major impact on the global design
                  flow. They can help in satisfying different
                  trade-offs before proceeding to lower level
                  refinements. \par{} To provide good potential to
                  scheduling and mapping decisions we pro- pose in
                  this paper a static scheduling framework for MpSoC
                  design. We will show why it is necessary to and how
                  to integrate different schedul- ing techniques in
                  such a framework in order to compare and to combine
                  them. This framework is integrated in a model driven
                  approach in order to keep it open and extensible.}
}

@inproceedings{BoBoDe05,
  author = {Lossan Bondé and Pierre Boulet and Jean-Luc
                  Dekeyser},
  title = {Traceability and Interoperability at Different
                  Levels of Abstraction in Model Transformations},
  booktitle = {Forum on Specification and Design Languages, FDL'05},
  year = 2005,
  address = {Lausanne, Switzerland},
  url = {BoBoDe05.pdf},
  urlconf = {http://www.ecsi-association.org/ecsi/fdl/fdl05/default_home.htm},
  month = sep,
  abstract = {MDE (Model Driven Engineering) is a new approach of
                  software design where the whole process of design
                  and implementation is worked out around models. With
                  MDE, a system is built by designing a set of models
                  at different levels of abstraction. At the first
                  level, only the main functionalities of the system
                  are modeled. This first model is called according
                  the MDA (Model Driven Architecture) terminology the
                  PIM (Platform Independant Model). This PIM can be
                  projected into one or more other models by
                  transformations. These latter models being at lower
                  levels of abstraction. When a model at a given level
                  of abstraction integrates some platform (technology)
                  information, it is called a PSM (Platform Specific
                  Model). Model transformation is therefore a key
                  issue of the MDE approach. However many questions
                  arise about transformations. Among these questions
                  is: When a model is transformed into different other
                  models on different platforms, how to ensure the
                  interoperability between these models? \par This
                  paper aims to provide an answer to the above
                  question. Our approach is based on a traceability
                  model. This model keeps links between the source and
                  target model elements but also records the different
                  operations that where performed in the
                  transformation. We present a methodology for the
                  automatic generation of the traceability model, and
                  the exploitation of this model to ensure
                  interoperability. An example based on OCP is
                  provided to illustrate our proposal.}
}

@inbook{BBC+05iste,
  author = {Lossan Bondé and Pierre Boulet and Arnaud Cuccuru
                  and Jean-Luc Dekeyser and Cédric Dumoulin and
                  Philippe Marquet and Samy Meftaly and Mickaël Samyn},
  note = {edited by Sébastien Gérard, Jean-Philippe Babeau and
                  Joël Champeau},
  title = {Model Driven Engineering for Distributed Embedded
                  Real-Time Systems},
  chapter = {Model Driven Architecture for Intensive Embedded
                  Systems},
  publisher = pub-iste,
  year = 2005,
  month = aug,
  isbn = {1-905209-32-0},
  url = {http://iste.co.uk/index.php?f=a\&ACTION=View\&id=56}
}

@inproceedings{DBMM05,
  author = {Jean-Luc Dekeyser and Pierre Boulet and Philippe
                  Marquet and Samy Meftali},
  title = {Model Driven Engineering for SoC Co-Design},
  booktitle = {NEWCAS'05},
  year = 2005,
  address = {Québec, Québec},
  month = jun,
  organization = {IEEE}
}

@inproceedings{BCDM05recosoc,
  author = {Pierre Boulet and Arnaud Cuccuru and Jean-Luc
                  Dekeyser and Ashish Meena},
  title = {Model Driven Engineering for Regular {MPSoC}
                  Co-design},
  booktitle = {ReCoSoC-05},
  year = 2005,
  url = {BCDM05recosoc.pdf},
  address = {Montpellier, France},
  month = jun,
  urlconf = {http://www.lirmm.fr/RECOSOC05/},
  abstract = {The evolution of technologies is enabling the
                  integration of complex platforms in a single chip,
                  called a System-on- Chip (SoC).Modern SoCsmay
                  include several CPU subsystems to execute software
                  and sophisticated interconnect in addition to
                  specific hardware subsystems. To manage and exploit
                  this high degrees of provided parallelism in hw /
                  sw, we need regular constructors both for hardware
                  and software. SoC co-design requires to master a lot
                  of different abstraction levels, different
                  simulation techniques, different synthesis
                  tools. Due to the technology evolution, the best one
                  is the one to come. Evolution of the embedded
                  systems is not simple, both hardware and software,
                  the business logic has to be kept and the technical
                  aspect has to be thrown. To improve the permanence
                  of System on Chip we have to abstract from the
                  technical concerns. Model Driven Engineering
                  proposes a separation of concerns: application and
                  technical concerns. Use of modeling standard can
                  capitalize system descriptions and improve system
                  evolution and integration.We propose the use of UML2
                  as a modeling language for MPSoC system
                  design. \par{} To model regular hardware and
                  software, we propose to introduce multi-dimensional
                  multiplicities and mechanisms for the description of
                  regular connection patterns between model
                  elements. This proposition is domain independent. We
                  illustrate the use of these mechanisms in an
                  intensive computation embedded system co-design
                  methodology. We focus on what these factorization
                  mechanisms can bring for each of the aspects of the
                  co-design: application, hardware architecture, and
                  allocation.}
}

@inproceedings{DMM+05sps-darts,
  author = {Jean-Luc Dekeyser and Philippe Marquet and Samy
                  Meftali and Cédric Dumoulin and Pierre Boulet and
                  Smail Niar},
  title = {Why to do Without {Model Driven Architecture} in
                  Embedded System Codesign?},
  booktitle = {The first annual {IEEE} {BENELUX/DSP} Valley Signal
                  Processing Symposium, (SPS-DARTS 2005)},
  urlconf = {http://acivs.org/sps2005/},
  year = 2005,
  address = {Antwerp, Belgium},
  month = apr,
  url = {DMM+05sps-darts.pdf},
  abstract = {The Model-Driven architecture is an initiative by
                  the Object Management Group (OMG) to define an
                  approach to software development based on modeling
                  and automated mapping of models to
                  implementations. The basic MDA pattern involves the
                  definition of a platform-independent model (PIM) and
                  its automated mapping to one or more
                  platform-specific models (PSMs). \par{} By defining
                  different PIM and PSM dedicated to embedded systems,
                  we will show the benefits of using the MDA approach
                  in System on Chip codesign. From UML~2.0 profiles to
                  System C or VHDL codes, the same model
                  transformation engine is used with different rules
                  expressed in XML.}
}

@inproceedings{LaDeBo05HSCC,
  author = {Ouassila Labbani and Jean-Luc Dekeyser and Pierre
                  Boulet},
  title = {Mode-Automata based Methodology for Scade},
  booktitle = {Hybrid Systems: Computation and Control, 8th
                  International Workshop},
  pages = {386-401},
  year = 2005,
  editor = {Springer},
  series = {LNCS series},
  address = {Zurich, Switzerland},
  month = mar,
  url = {LaDeBo05HSCC.pdf},
  abstract = {In this paper, we present a new design methodology
                  for synchronous reactive systems, based on a clear
                  separation between control and data flow parts. This
                  methodology allows to facilitate the specification
                  of different kinds of systems and to have a better
                  readability. It also permits to separate the study
                  of the different parts by using the most appropriate
                  existing tools for each of them. Following this
                  idea, we are particularly interested in the notion
                  of running modes and in the Scade tool. Scade is a
                  graphical development environment coupling data
                  processing and state machines (modeled by the
                  synchronous languages Lustre and Esterel). It can be
                  used to specify, simulate, verify and generate C
                  code. However, this tool does not follow any design
                  methodology, which often makes difficult the
                  understanding and the re-use of existing
                  applications. We will show that it is also difficult
                  to separate control and data flow parts using
                  Scade. Regulation systems are better specified using
                  mode-automata which allow adding an automaton
                  structure to data flow specifications written in
                  Lustre. When we observe the mode-structure of the
                  mode-automaton, we clearly see where the modes
                  differ and the conditions for changing modes. This
                  makes it possible to better understand the behavior
                  of the system. In this work, we try to combine the
                  advantages of Scade and running modes, in order to
                  develop a new design methodology which facilitates
                  the study of several systems by respecting the
                  separation between control and data flows. This
                  schema is illustrated through the Climate case study
                  suggested by Esterel Technologies, in order to
                  exhibit the benefits of our approch compared to the
                  one advocated in Scade. }
}

@techreport{AmBoDu05inria,
  author = {Abdelkader Amar and Pierre Boulet and Philippe
                  Dumont},
  title = {Projection of the {Array-OL} Specification Language
                  onto the {Kahn} Process Network Computation Model},
  institution = inria,
  year = 2005,
  type = rr,
  number = {RR-5515},
  month = mar,
  url = {http://www.inria.fr/rrrt/rr-5515.html},
  resume = {Le modèle de spécification Array-OL a été créé pour
                  décrire des applications de traitement du signal
                  systématique. Il s'agit d'un modèle
                  multidimensionnel permettant d'exprimer le
                  parallélisme d'une application, que se soit le data
                  parallélisme ou le parallélisme de tâche. De plus,
                  Array-OL étant un langage d'expression de
                  dépendances, il est possible d'avoir plusieurs
                  ordres d'exécution. Afin de pouvoir exécuter
                  Array-OL sur des architectures distribuées, nous
                  proposons ici une projection d'Array-OL sur les
                  réseaux de processus de Kahn en utilisant ces
                  derniers comme modèles de calcul. Nous introduisons
                  également des transformations qui permettent
                  d'optimiser cette projection en fonction de
                  l'architecture cible. Nous concluons en donnant un
                  exemple basé sur une implémentation CORBA des
                  réseaux de processus.},
  abstract = {The Array-OL specification model has been introduced
                  to model systematic signal processing
                  applications. This model is multidimensional and
                  allows to express the full potential parallelism of
                  an application: both task and data parallelism. The
                  Array-OL language is an expression of
                  data-dependences and thus allows many execution
                  orders.In order to execute Array-OL applications on
                  distributed architectures, we show here how to
                  project such specification onto the Kahn process
                  network model of computation. We show how Array-OL
                  code transformations allow to choose a projection
                  adapted to the target architecture. An experiment on
                  a distributed process network implementation based
                  on CORBA concludes this article.}
}

@techreport{DuBo05inria,
  author = {Philippe Dumont and Pierre Boulet},
  title = {Another Multidimensional Synchronous Dataflow:
                  Simulating {Array-OL} in {Ptolemy} {II}},
  institution = inria,
  year = 2005,
  type = rr,
  number = {RR-5516},
  month = mar,
  url = {http://www.inria.fr/rrrt/rr-5516.html},
  resume = {Nous introduisons dans cet article le model de
                  spécification Array-OL qui permet de gérer des
                  applications à flots de données multidimensionels
                  pour le traitement du signal. Nous comparons
                  également Array-OL à Array-OL le seul modèle
                  équivalent dans ce domaine. De plus nous proposons
                  un nouveau « domaine » Ptolemy dédié à la simulation
                  d'applications décrites en Array-OL.},
  abstract = {Computation intensive multidimensional applications
                  appear in many application domains such as video
                  processing or detection systems. We present here the
                  Array-OL specification model to handle such
                  multidimensional applications. This model is
                  compared to the Multidimensional Synchronous
                  Dataflow proposition by Lee et al.We also detail in
                  this a new domain in the Ptolemy simulation
                  environment dedicated to Array-OL specification
                  simulation.}
}

@inproceedings{BoMe05,
  author = {Pierre Boulet and Ashish Meena},
  title = {The case for Globally Irregular Locally Regular
                  Algorithm Architecture Adequation},
  booktitle = {Journées Francophones sur l'Adéquation Algorithme
                  Architecture ({JFAAA'05})},
  year = 2005,
  address = {Dijon, France},
  month = jan,
  url = {BoMe05.pdf},
  urlconf = {http://cerbere.u-bourgogne.fr/jfaaa05/},
  abstract = {In modern embedded systems, parallelism is a good
                  way to reduce power consumption while respecting the
                  real-time constraints. To achieve this, one needs to
                  efficiently exploit the potential parallelism of the
                  application and of the architecture. We propose in
                  this paper a hybrid optimization method to improve
                  the handling of repetitions in both the algorithm
                  and the architecture. The approach is called
                  <em>Globally Irregular Locally Regular</em> and
                  consists in combining irregular heuristics and
                  regular ones to take advantage of the strong points
                  of both.}
}

@inproceedings{CuBoDe04,
  author = {Arnaud Cuccuru and Pierre Boulet and Jean-Luc Dekeyser},
  title = {Regular Hardware Architecture Modeling with {UML2}},
  booktitle = {{FDL04}},
  year = 2004,
  address = {Lille, France},
  urlconf = {http://www.ecsi-association.org/ecsi/fdl/fdl04/home.htm},
  month = sep
}

@inproceedings{BDD+03,
  author = {Pierre Boulet and Jean-Luc Dekeyser and Cédric
                  Dumoulin and Philippe Marquet and Philippe Kajfasz
                  and Dominique Ragot},
  title = {Sophocles: Cyber-Enterprise for {System-on-Chip}
                  Distributed Simulation -- {Model} Unification},
  booktitle = {{IFIP} International Workshop on {IP} Based
                  {System-on-Chip} Design},
  year = 2003,
  address = {Grenoble, France},
  urlconf = {http://www.us.design-reuse.com/ipbasedsocdesign2003/},
  month = nov,
  url = {BDD+03.pdf},
  abstract = {Complexity in the digital systems integration rises
                  from the heterogeneity of the components integrated
                  in a chip. The aim of the Sophocles project is to
                  validate methodologies, platforms and technologies
                  to support integration, verification and
                  programming, over a distributed environment, of
                  complex systems composed of heterogeneous virtual
                  components. Several formalisms are gathered,
                  according to their applicability, in order to
                  immediately propose a framework of formal
                  specification and validation of applications for
                  SoCs. The unification of these formalisms in a
                  modeling language facilitates the work of the users
                  while guaranteeing a strong semantics on all the
                  levels of the specification.}
}

@inproceedings{BDDM03sivoes,
  author = {Pierre Boulet and Jean-Luc Dekeyser and Cédric
                  Dumoulin and Philippe Marquet},
  title = {{MDA} for {SoC} Embedded Design, Intensive Signal
                  Processing Experiment},
  booktitle = {SIVOES-MDA},
  address = {San Francisco, USA},
  year = 2003,
  month = nov,
  note = {Extended version of \cite{DBDM03fdl}}
}

@inproceedings{DBDM03fdl,
  author = {Cédric Dumoulin and Pierre Boulet and Jean-Luc
                  Dekeyser and Philippe Marquet},
  title = {{MDA} for {SoC} Design, Intensive Signal Processing
                  Experiment},
  booktitle = {FDL'03},
  year = 2003,
  address = {Frankfurt, Germany},
  month = sep,
  organization = {{ECSI}},
  url = {DBDM03f.pdf},
  abstract = {The development of embedded applications is very
                  difficult. Several different languages are usually
                  used to specify different parts of the application
                  or of the hardware. Dealing with so many languages
                  can be daunting. A separation of the preoccupations:
                  application, hardware architecture, association
                  between them and the simulation or execution
                  technologies are keys to efficient co-design of
                  embedded applications. The Model Driven Architecture
                  can be used to better deal with the reuse of parts
                  of the design and the interoperability between both
                  the implementation technologies and the various
                  simulation levels. \par We propose a construction of
                  metamodels to support a co-design methodology. This
                  construction will be experimented on intensive
                  signal processing application co-design to justify
                  the adequacy of this methodology to usual industrial
                  development techniques.}
}

@techreport{DBDM03i,
  author = {Cédric Dumoulin and Pierre Boulet and Jean-Luc
                  Dekeyser and Philippe Marquet},
  title = {{UML} 2.0 Structure Diagram for Intensive Signal
                  Processing Application Specification},
  institution = inria,
  year = 2003,
  type = rr,
  number = {RR-4766},
  month = mar,
  url = {http://www.inria.fr/rrrt/rr-4766.html},
  resume = {La complexité d'intégration des systèmes numériques
                  vient de l'hétérogénéïté des composants intégrés sur
                  une puce. La simulation ou la génération de code
                  pour de tels systèmes nécessite la validation de
                  méthodologies, de plate-formes et de technologies
                  pour supporter l'intégration, la vérification et la
                  programmation de systèmes complexes composés de
                  composants virtuels hétérogènes. En fonction de leur
                  domaine d'application, plusieurs formalismes sont
                  nécessaires pour proposer un cadre de spécification
                  formelle. L'unification de ces formalismes conduit à
                  la modélisation visuelle d'applications de
                  traitement de signal intensif pour systèmes
                  embarqués. Une partie de cette méthodologie vient du
                  langage Array-OL. Une application y est représentée
                  comme un graphe de dépendances entre des tâches et
                  des tableaux. En utilisant le paradigme du
                  parallélisme de données, on peut décrire la
                  répétition d'une même tâche sur différent motifs
                  pavant les tableaux avec lesquels elle est en
                  relation de dépendance. La notation visuelle que
                  nous proposons utilise une proposition de standard
                  UML~2.0. Nous pouvons ainsi réutiliser les outils
                  UML~2.0 pour modéliser une application. Nous
                  proposons ici un profil UML dédié au traitement de
                  signal intensif avec une sémantique forte permettant
                  la génération de code automatique ou le placement
                  sur des architectures de type SoC pour une
                  validation au plus tôt des spécifications.},
  abstract = {Complexity in the digital systems integration rises
                  from the heterogeneity of the components integrated
                  in a chip. The simulation or code generation of such
                  systems require to validate methodologies, platforms
                  and technologies to support integration,
                  verification and programming, of complex systems
                  composed of heterogeneous virtual
                  components. Several formalisms are needed according
                  to their applicability in order to propose a
                  framework of formal specification. The unification
                  of these formalisms leads to visually model
                  intensive signal processing applications for
                  embedded systems. A part of this methodology has
                  come down from the Array-OL language. An application
                  is represented by a graph of dependences between
                  tasks and arrays. Thanks to the data-parallel
                  paradigm, a task may iterate the same code on
                  different patterns which tile its depending
                  arrays. The visual notation we propose uses a
                  UML~2.0 standard proposal. This allows usage of
                  existing UML~2.0 tools to model an application. A
                  UML profile dedicated to Intensive Signal Processing
                  with a strong semantics allows automatic code
                  generation, automatic mapping on SoC architectures
                  for early validation at the higher level of
                  specification.}
}

@techreport{ABDT03i,
  author = {Abdelkader Amar and Pierre Boulet and Jean-Luc
                  Dekeyser and Frans Theeuwen},
  title = {Distributed Process Networks Using Half {FIFO}
                  Queues in {CORBA}},
  institution = inria,
  year = 2003,
  type = rr,
  number = {RR-4765},
  month = mar,
  url = {http://www.inria.fr/rrrt/rr-4765.html},
  resume = {Les réseaux de processus sont des processus
                  séquentiels communicant uniquement par des canaux se
                  comportant comme des files d'attentes. Ils sont
                  utilisés pour modéliser des applications de
                  traitement du signal ou de l'image devant
                  fonctionner en mémoire bornée pendant des périodes
                  de temps potentiellement infines et traitant des
                  flux de donnés eux-aussi potentiellement
                  infinis. Cet article s'intéresse à l'implémentation
                  distribuée de ce modèle de calcul. Nous présentons
                  l'implémentation distribuée de réseaux de processus
                  grâce à l'utilisation de files d'attentes
                  distribuées. La plate-forme logicielle utilisée est
                  l'intergiciel CORBA.},
  abstract = {Process networks are networks of sequential
                  processes connected by channels behaving like FIFO
                  queues. These are used in signal and image
                  processing applications that need to run in bounded
                  memory for infinitely long periods of time dealing
                  with possibly infinite streams of data. This paper
                  is about a distributed implementation of this
                  computation model. We present the implementation of
                  a distributed process network by using distributed
                  FIFOs to build the distributed application. The
                  platform used to support this is the CORBA
                  middleware.}
}

@article{ABD02,
  author = {Abdelkader Amar and Pierre Boulet and Jean-Luc
                  Dekeyser},
  title = {Towards Distributed Process Networks with {CORBA}},
  journal = {Scalable Computing: Practice and Experience},
  year = 2002,
  volume = 5,
  number = 4,
  month = dec
}

@techreport{BDD+02rr06,
  author = {Pierre Boulet and Jean-Luc Dekeyser and Cédric
                  Dumoulin and Philippe Kajfasz and Philippe Marquet
                  and Dominique Ragot},
  title = {{Sophocles}: Cyber-Enterprise for System-On-Chip
                  Distributed Simulation -- Model Unification},
  institution = lifl # {, } # ustl,
  address = {France},
  year = 2002,
  type = rr,
  number = {02-06},
  month = jun,
  url = {BDD+02rr06.pdf},
  resume = {La complexité de l'intégration de systèmes
                  numériques provient de l'hétérogénéïté des
                  composants intégrés sur une puce. Le but du projet
                  Sophocles est de valider des méthodologies, des
                  plateformes et des technologies permettant le
                  support de l'intégration, la vérfication et la
                  programmation, dans un environnement distribué, de
                  systèmes complexes composés de composants virtuels
                  hétérogènes. Plusieurs formalismes sont regroupés
                  selon leur domaine d'application dans le but de
                  proposer immédiatement un cadre de spécification
                  formelle et de validation d'applications sur
                  systèmes sur silicium. L'unification de ces
                  formalismes au sein d'un langage de modélisation
                  facilite le travail des utilisateurs tout en
                  garantissant une sémantique forte à tous les niveaux
                  de la spécification.},
  abstract = {Complexity in the digital systems integration rises
                  from the heterogeneity of the components integrated
                  in a chip. The aim of the Sophocles project is to
                  validate methodologies, platforms and technologies
                  to support integration, verification and
                  programming, over a distributed environment, of
                  complex systems composed of heterogeneous
                  VCs. Several formalisms are gathered, according to
                  their applicability, in order to immediately propose
                  a framework of formal specification and validation
                  of applications for SoCs. The unification of these
                  formalisms in a modeling language facilitates the
                  work of the users while guaranteeing a strong
                  semantics on all the levels of the specification.}
}

@techreport{ABD02rr04,
  author = {Abdelkader Amar and Pierre Boulet and Jean-Luc
                  Dekeyser},
  title = {Towards Distributed Process Networks with {CORBA}},
  institution = lifl # {, } # ustl,
  address = {France},
  year = 2002,
  type = rr,
  number = {02-04},
  url = {ABD02rr04.pdf},
  month = may,
  resume = {Les réseaux de processus sont souvent utilisés pour
                  décrire les applications fortement
                  concurrentes. Nous présentons ici une implémentation
                  distribuée d'une légère restriction de ce modèle
                  utilisant l'intergiciel CORBA. Cette implémentation
                  permet au non-informaticien de programmer facilement
                  des méta-applications construites comme un
                  assemblage de composants communicant via des files
                  d'attentes.},
  abstract = {Process networks is a widely used model to describe
                  highly concurrent applications. We present here a
                  distributed implementation of a slightly restricted
                  process network model realized using the CORBA
                  middleware. This implementation allows the non
                  computer science specialist to easily program
                  heterogeneous meta-applications based on an assembly
                  of components communicating through FIFO queues.}
}

@inproceedings{ABD01parco,
  author = {Abdelkader Amar and Pierre Boulet and Jean-Luc
                  Dekeyser},
  title = {Assembling Dynamic Components for Metacomputing
                  using {CORBA}},
  url = {ABD01parco.ps.gz},
  booktitle = {Parallel Computing 2001},
  year = 2001,
  address = {Naples, Italy},
  month = sep,
  publisher = pub-lncs,
  urlbooktitle = {http://www.parco.org},
  abstract = {}
}

@inproceedings{BDDM01hci,
  author = {Pierre Boulet and Jean-Luc Dekeyser and Florent
                  Devin and Philippe Marquet},
  title = {A Visual Development Environment for Meta-Computing
                  Applications},
  url = {BDDM01hci.ps.gz},
  booktitle = {HCI International 2001, 9th Int'l Conf. on
                  Human-Computer Interaction},
  urlbooktitle = {http://hcii2001.engr.wisc.edu/},
  year = 2001,
  address = {New Orleans, LA, USA},
  month = aug,
  publisher = pub-lea,
  abstract = {Gaspard is a visual programming environment devoted
                  to the development and control of scientific
                  parallel applications. \par The two paradigms of
                  parallel programming (task and data parallelism) are
                  mixed in Gaspard: a hierarchy of task graphs
                  operates on array flows. These two levels are mixed
                  in a common metaphor. An application is designed as
                  a printed circuit: the programmer specifies tasks as
                  boards or chips and instantiates tasks by plugging
                  them into slots. \par The number crunching
                  applications developped using Gaspard are deployed
                  on metacomputing platforms. The visual specification
                  of the application mapping may be dynamically
                  modified at runtime according to the information
                  provided by Gaspard.}
}

@inproceedings{BDL+01pdp,
  author = {Pierre Boulet and Jean-Luc Dekeyser and Jean-Luc
                  Levaire and Philippe Marquet and Julien Soula and
                  Alain Demeure},
  title = {Visual Data-parallel Programming for Signal
                  Processing Applications},
  booktitle = {9th Euromicro Workshop on Parallel and Distributed
                  Processing, PDP 2001},
  urlbooktitle = {http://pdp2001.gmd.de/},
  pages = {105--112},
  year = 2001,
  address = {Mantova, Italy},
  month = feb,
  url = {BDL+01pdp.ps.gz},
  abstract = {Matrix manipulation programs are easily developed
                  using a visual language. For signal processing, a
                  graph of tasks operates on arrays. Each task
                  iterates the same code on different patterns tilling
                  these arrays. In this case visual specifications of
                  dependencies between the pattern elements are enough
                  to define an application. From the Array-OL language
                  developed by Thomson Marconi Sonar, we propose a
                  graphical environment, Gaspard, dedicated to the
                  data-parallel paradigm. Only elementary SPMD tasks
                  are textual. A full environment has been implemented
                  including the graphical editor, a code transformer
                  and a code generator for SMP computers.}
}

@inproceedings{CBD+00vecpar,
  author = {Emmanuel Cagniot and Thomas Brandes and Jean-Luc
                  Dekeyser and François Piriou and Pierre Boulet and
                  Stéphane Clenet},
  title = {High Level Parallelization of a {3D} Electromagnetic
                  Simulation Code With Irregular Communication
                  Patterns},
  booktitle = {4th International Meeting on Vector and Parallel
                  Processing (VECPAR'2000)},
  urlbooktitle = {http://www.fe.up.pt/vecpar2000/},
  pages = {519--528},
  year = 2000,
  address = {Porto, Portugal},
  month = jun,
  publisher = pub-lncs # { vol. 1470},
  url = {CBD+00vecpar.ps.gz}
}

@inproceedings{CBD+00parelec,
  author = {Emmanuel Cagniot and Thomas Brandes and Jean-Luc
                  Dekeyser and François Piriou and Pierre Boulet and
                  Georges Marques},
  title = {Parallelization of {3D} Magnetostatic Code Using
                  {High Performance Fortran}},
  booktitle = {International Conference on Parallel Computing in
                  Electrical Engineering, PARELEC'2000},
  urlbooktitle = {http://www.computer.org/CSPRESS/CATALOG/pr00759.htm},
  pages = {181--185},
  year = 2000,
  address = {Trois-Rivières, Quebec, Canada},
  month = aug,
  url = {CBD+00parelec.ps.gz}
}

@inproceedings{CDB+00numelec,
  author = {Emmanuel Cagniot and Jean-Luc Dekeyser and Pierre
                  Boulet and Thomas Brandes and François Piriou and
                  Georges Marques},
  title = {Parallélisation d'un code {3D} Magnétostatique avec
                  le Langage de Programmation {High Performance
                  Fortran}},
  booktitle = {Conférence Européenne sur les Méthodes Numériques en
                  Éléctomagnétisme, NUMELEC'2000 (poster session)},
  pages = {184-185},
  year = 2000,
  address = {Poitiers, France},
  month = mar,
  note = infrench,
  url = {CDB+00numelec.ps.gz}
}

@techreport{BDL+00rr05,
  author = {Pierre Boulet and Jean-Luc Dekeyser and Jean-Luc
                  Levaire and Philippe Marquet and Julien Soula and
                  Alain Demeure},
  title = {Visual Data-parallel Programming for Signal
                  Processing Applications},
  institution = lifl # {, } # ustl,
  address = {France},
  year = 2000,
  type = rr,
  number = {00-05},
  month = feb,
  url = {BDL+00rr05.ps.gz},
  abstract = {Matrix manipulation programs are easily developed
                  using a visual language. For signal processing, a
                  graph of tasks operates on arrays. Each task
                  iterates the same code on different patterns tilling
                  these arrays. In this case visual specifications of
                  dependencies between the pattern elements are enough
                  to define an application. From the Array-OL language
                  developed by Thomson Marconi Sonar, we propose a
                  graphical environment, Gaspard, dedicated to the
                  data-parallel paradigm. Only elementary SPMD tasks
                  are textual. A full environment has been implemented
                  including the graphical editor, a code transformer
                  and a code generator for SMP computers.}
}

@techreport{BoRe00rr04,
  author = {Pierre Boulet and Xavier Redon},
  title = {{SPPoC} : fonctionnement et applications},
  institution = lifl # {, } # ustl,
  address = {France},
  year = 2000,
  type = rr,
  number = {00-04},
  month = feb,
  url = {BoRe00rr04.ps.gz},
  abstract = {The polyhedral model is quite popular in the field
                  of parallel computing. So, research prototypes tend
                  to use tools like PIP (parametric integer
                  programming solver), the PolyLib (library for
                  polyhedra manipulation) or Omega (library and
                  calculator for Presburger formulas). The two main
                  drawbacks of these tools are a poor human-computer
                  interface and a lack of agressive
                  simplification. This last deficiency leads to
                  sequences of computations which give too complex
                  results or even that cannot be completed due to
                  memory exhaustion or time constraints. The SPPoC
                  calculator brings a solution to these problems due
                  to its interactive and totally symbolic interface
                  and to its advanced simplification modules. It
                  allows also the unification of different tools. We
                  present two applications which use SPPoC: a code
                  generator and a communication volume estimator},
  resume = {Dans le domaine de l'informatique parallèle, le
                  modèle polyèdrique est très souvent utilisé. Les
                  prototypes de recherche dans ce domaine utilisent
                  donc souvent des outils comme PIP (résolution
                  paramétrique de programes linéaires), la PolyLib
                  (bibliothèque de manipulation de polyèdres) ou Omega
                  (bibliothèque et interface de manipulation de
                  formules de Presburger). Les deux principaux
                  problèmes de ces outils sont leur manque de
                  convivialité et des modules de simplification trop
                  primitifs. Le manque de simplification fait que
                  l'enchaînement de calculs conduit à des résultats
                  incompréhensibles ou qui n'aboutissent pas pour des
                  problèmes de mémoire ou de temps. La calculatrice
                  SPPoC résoud ces problèmes grâce à son interface
                  interactive totalement symbolique et à des modules
                  de simplification des résultats plus poussés. Elle
                  permet aussi d'unifier différents outils. La
                  présentation de SPPoC est illustrée par deux
                  applications : une application de génération de code
                  et une application d'estimation de volume de
                  communications}
}

@inproceedings{BoRe99wcpa,
  author = {Pierre Boulet and Xavier Redon},
  title = {{SPPoC}: Symbolic Parameterized Polyhedral
                  Calculator},
  booktitle = {Workshop Compilation et Parallélisation Automatique},
  year = 1999,
  address = {St Nabor, France},
  month = oct,
  note = infrench # {. \htmladdnormallink{Slides of the
                  presentation}{BoRe99wcpa.ps.gz}},
  url = {BoRe99wcpa.html}
}

@inproceedings{BDD+99renpar,
  author = {Pierre Boulet and Jean-Luc Dekeyser and Alain
                  Demeure and Florent Devin and Philippe Marquet},
  title = {Une approche à la {SQL} du traitement de données
                  intensif dans {Gaspard}},
  booktitle = {RenPar'11, Rencontres Francophones du Parallélisme
                  des Architectures et des Systèmes},
  urlbooktitle = {http://ren99.irisa.fr/},
  year = 1999,
  address = {Rennes, France},
  month = jun,
  url = {BDD+99renpar.ps.gz},
  note = infrench,
  abstract = {The Gaspard (Graphical Array Specification for
                  PARallel and Distributed computing) project is a
                  visual specification environment for
                  data-parallelism. We describe here the specification
                  model used in Gaspard. This model inherits from the
                  Array-OL one. We then define an SQL inspired
                  approach to intensive data treatment that proposes a
                  language to describe irregular components.},
  resume = {Le projet Gaspard (Graphical Array Specification for
                  PARallel and Distributed computing) est un
                  environnement de spécification visuelle pour le
                  data-parallélisme. Nous décrivons le modèle de
                  spécification utilisé dans Gaspard défini comme
                  extension du modèle Array-OL. Nous définissons ici
                  une approche du traitement de données intensif
                  inspiré de SQL qui propose un langage de description
                  de composants irréguliers.}
}

@inproceedings{CBD+99hug,
  author = {Emmanuel Cagniot and Thomas Brandes and Jean-Luc
                  Dekeyser and François Piriou and Pierre Boulet and
                  Stéphane Clénet and Yvonnick Le~Menach and Georges
                  Marques},
  title = {Parallelization of a {Fortran} 90 Program for
                  Electromagnetic Problems},
  booktitle = {3rd Annual HPF User Group Meeting, HUG'99},
  year = 1999,
  address = {Redondo Beach, CA, USA},
  month = aug,
  url = {CBD+99hug.ps.gz}
}

@inproceedings{BoRe98europar,
  author = {Pierre Boulet and Xavier Redon},
  title = {Communication Pre-evaluation in {HPF}},
  booktitle = {Euro-Par'98},
  pages = {263-272},
  year = 1998,
  publisher = pub-lncs # { vol. 1470},
  url = {BoRe98europar.ps.gz},
  abstract = {Parallel computers are difficult to program
                  efficiently. We believe that a good way to help
                  programmers write efficient programs is to provide
                  them with tools that show them how their programs
                  behave on a parallel computer. Data distribution is
                  the major performance factor of data-parallel
                  programs and so automatic data layout for HPF
                  programs has been studied by many researchers
                  recently. The communication volume induced by a data
                  distribution is a good estimator of the efficiency
                  of this data distribution. We present here a
                  symbolic method to compute the communication volume
                  generated by a given data distribution during the
                  program writing phase (before compilation). We stay
                  machine-independent to assure portability. Our goal
                  is to help the programmer understand the data
                  movements its program generates and thus find a good
                  data distribution. Our method is based on parametric
                  polyhedral computations. It can be applied to a
                  large class of regular codes.}
}

@article{BouchitteBoDaRo95,
  author = {Vincent Bouchitte and Pierre Boulet and Alain Darte and Yves Robert},
  journal = {International Journal of Supercomputer Applications and High Performance Computing},
  number = {3},
  pages = {205-219},
  title = {Evaluating array expressions on massively parallel machines with communication/computation overlap},
  volume = {9},
  year = {1995}
}

@inproceedings{BouchitteBou94,
  author = {Vincent Bouchitt\'e and Pierre Boulet and Alain Darte and Yves Robert},
  booktitle = {Parallel Processing: {CONPAR 94-VAPP VI}},
  editor = {B. Buchberger and J. Volkert},
  institution = {Laboratoire de l'Informatique du Parall\'{e}lisme},
  note = {Extended version available as TR94-10, LIP, ENS Lyon},
  pages = {713-724},
  publisher = {Springer Verlag},
  series = {LNCS},
  title = {Evaluating Array Expressions on Massively Parallel Machines with Communication/Computation Overlap},
  volume = {854},
  year = {1994}
}

@phdthesis{Boulet96a,
  author = {Pierre Boulet},
  month = jan,
  school = {cole normale suprieure de Lyon},
  title = {Outils pour la paralllisation automatique},
  year = {1996}
}

@inproceedings{Boulet96b,
  author = {Pierre Boulet},
  booktitle = {HPCN 96},
  publisher = {Springer Verlag Lecture Notes in Computer Science},
  title = {Bouclettes: A Fortran Loop Parallelizer},
  pages = {784-791},
  address = {Bruxelles, Belgium},
  month = jun,
  year = {1996}
}

@inproceedings{BouletBr96,
  author = {Pierre Boulet and Thomas Brandes},
  booktitle = {HPCN 96},
  publisher = {Springer Verlag Lecture Notes in Computer Science},
  title = {Evaluation of Automatic Parallelization Strategies for HPF Compilers},
  pages = {778-783},
  address = {Bruxelles, Belgium},
  month = jun,
  year = {1996}
}

@inproceedings{BouletDaRiRo94,
  author = {Pierre Boulet and Alain Darte and Tanguy Risset and Yves Robert},
  booktitle = {Scalable High Performance Computing Conference},
  editor = {IEEE Computer Society Press},
  institution = {Laboratoire de l'Informatique du Parall\'{e}lisme},
  note = {Extended version available as Technical Report 93-36, LIP, ENS Lyon (1993)},
  pages = {568-576},
  title = {({P}en)-ultimate tiling~?},
  year = {1994}
}

@article{BouletDaRiRo94a,
  author = {Pierre Boulet and Alain Darte and Tanguy Risset and Yves Robert},
  journal = {Integration, the VLSI Journal},
  pages = {33-51},
  title = {(Pen)-ultimate tiling?},
  volume = {17},
  year = {1994}
}

@techreport{BouletDaSiVi97,
  author = {Pierre Boulet and Alain Darte and Georges-Andr\'{e} Silber and Fr\'{e}d\'{e}ric Vivien},
  address = {ENS-Lyon, France},
  institution = {LIP},
  month = jun,
  number = {97-17},
  title = {Loop parallelization algorithms: from parallelism extraction to code generation},
  year = {1997}
}

@article{BouletDaSiVi98,
  author = {Pierre Boulet and Alain Darte and Georges-Andr Silber
                 and Frdric Vivien},
  title = {Loop parallelization algorithms: {From} parallelism
                 extraction to code generation},
  journal = {Parallel Computing},
  volume = {24},
  number = {3-4},
  pages = {421--444},
  month = may,
  year = {1998},
  coden = {PACOEJ},
  issn = {0167-8191},
  bibdate = {Sun Oct 25 09:30:12 MST 1998},
  acknowledgement = ack-nhfb,
  affiliation = {Ecole Normale Superieure de Lyon},
  affiliationaddress = {Lyon, Fr},
  classification = {723; 921; 722.4; 723.2; 723.1},
  journalabr = {Parallel Comput},
  keywords = {Parallel algorithms; Parallel processing systems;
                 Codes (symbols); Computer systems programming; Loop
                 parallelization algorithms; Loop transformations; Code
                 generation schemes}
}

@article{BouletDarRisRob94a,
  author = {Pierre Boulet and Alain Darte and Tanguy Risset and Yves Robert},
  journal = {Integration, the VLSI Journal},
  pages = {33-51},
  title = {(Pen)-ultimate tiling?},
  volume = {17},
  year = {1994}
}

@inproceedings{BouletDeDeDeMa99,
  author = {Pierre Boulet and Jean-Luc Dekeyser and Alain Demeure and Florent Devin and Philippe Marquet},
  title = {Une approche  la {SQL} du traitement de donnes intensif dans \textsc{Gaspard}},
  booktitle = {Renpar'11},
  year = 1999
}

@techreport{BouletDi95,
  author = {Pierre Boulet and Mich\`{e}le Dion},
  institution = {Laboratoire de l'Informatique du Parall\`{E}lisme},
  title = {Code generation in {Bouclettes}},
  year = {1995}
}

@inproceedings{BouletDi97,
  author = {Pierre Boulet and Michle Dion},
  address = {London, UK},
  booktitle = {Proceedings of the Fifth Euromicro Workshop on Parallel and Distributed Processing},
  month = jan,
  pages = {273--280},
  publisher = {IEEE Computer Society Press},
  title = {Code generation in {Bouclettes}},
  year = {1997}
}

@techreport{BouletDiLe94,
  author = {Pierre Boulet and Mich\`ele Dion and Eric Lequiniou and Tanguy Risset},
  institution = {Laboratoire de l'Informatique du Parall\'{e}lisme},
  month = oct,
  number = {94-04},
  title = {Reference Manual of the {\em Bouclettes\/} Parallelizer},
  type = {Research Report},
  year = {1994}
}

@article{BouletDoRaRoVi99,
  author = {Pierre Boulet and Jack J. Dongarra and Fabrice Rastello
  and Yves Robert and Frdric Vivien},
  title = {Algorithmic Issues on Heterogeneous Computing Platforms},
  journal = {Parallel Processing Letters},
  year = 1999,
  volume = 9,
  number = 2,
  pages = {197-213}
}

@techreport{BouletDoRoVi97,
  author = {Pierre Boulet and Jack J. Dongarra and Yves Robert
		  and Frdric Vivien},
  title = {Tiling for Heterogeneous Computing Platforms},
  institution = {University of Tenessee},
  year = 1997,
  number = {UT-CS-97-373}
}

@article{BouletDoRoVi99,
  author = {Pierre Boulet and Jack J. Dongarra and Yves Robert
		  and Frdric Vivien},
  title = {Static Tiling for Heterogeneous Computing Platforms},
  journal = {Parallel Computing},
  year = 1999,
  volume = 25,
  number = 5,
  pages = {547-568},
  month = {may}
}

@inproceedings{BouletFe98,
  author = {Pierre Boulet and Paul Feautrier},
  title = {Scanning polyhedra without {DO-loops}},
  booktitle = {PACT'98},
  pages = {4-11},
  year = 1998,
  publisher = {IEEE Computer Society}
}

@techreport{BouletFe98a,
  author = {Pierre Boulet and Paul Feautrier},
  title = {Scanning Polyhedra without Do-loops},
  institution = {Laboratoire PR\textit{i}SM, Universit de
		  Versailles-St Quentin en Yvelines, France},
  year = 1998,
  note = {available at \url{http://www.lifl.fr/~boulet/publi/polyscanRR.ps.gz}}
}

@inproceedings{BouletFo94,
  author = {Pierre Boulet and Jos A.B. Fortes},
  title = {Experimental Evaluation of Affine Schedules for Matrix
Multiplication on the MasPar Architecture},
  pages = {452--459},
  booktitle = {Proceedings MPCS'94},
  year = 1994
}

@conference{BouletDarRisRob94b,
  author = {Pierre Boulet and Alain Darte and Tanguy Risset and Yves Robert},
  booktitle = {IEEE Computer Society Press},
  editor = {J.J. Dongarra and D. Walker eds},
  pages = {568-576},
  title = {(Pen)-ultimate tiling? in "SHPCC 94"},
  year = {1994}
}

@inproceedings{BouletRe98,
  author = {Pierre Boulet and Xavier Redon},
  title = {Communication Pre-evaluation in {HPF}},
  booktitle = {EUROPAR'98},
  pages = {263-272},
  year = 1998,
  volume = 1470,
  series = {LNCS},
  publisher = {Springer Verlag}
}

@techreport{RR_expression,
  author = {Vincent Bouchitt\'e and Pierre Boulet and Alain Darte and Yves Robert},
  address = {ENS Lyon},
  institution = {Laboratoire de l'Informatique du Parall\'{e}lisme},
  month = mar,
  number = {94-10},
  title = {Evaluating Array Expressions on Massively Parallel Machines with Communication/Computation Overlap},
  year = {1994}
}

@techreport{RR_tiling,
  author = {Pierre Boulet and Alain Darte and Tanguy Risset and Yves Robert},
  address = {Ecole Normale Sup\'{e}rieure de Lyon},
  institution = {Laboratoire de l'Informatique du Parall\'{e}lisme},
  month = nov,
  number = {93-36},
  title = {({P}en)-ultimate tiling ?},
  year = {1993}
}

@inproceedings{SHPCCtiling,
  author = {Pierre Boulet and Alain Darte and Tanguy Risset and Yves Robert},
  booktitle = {Scalable High Performance Computing Conference},
  editor = {IEEE Computer Society Press},
  institution = {Laboratoire de l'Informatique du Parall\'{e}lisme},
  note = {Extended version available as Technical Report 93-36, LIP, ENS Lyon (1993)},
  pages = {568-576},
  title = {({P}en)-ultimate tiling~?},
  year = {1994}
}

