// Seed: 3924145043
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  assign module_1.id_23 = 0;
endmodule
module module_1 (
    output tri0 id_0,
    output supply0 id_1,
    input supply1 id_2,
    input tri1 id_3,
    input wand id_4,
    output wire id_5,
    input supply0 id_6,
    input tri id_7,
    input wor id_8,
    output tri0 id_9,
    input supply0 id_10,
    output uwire id_11,
    input tri0 id_12,
    input supply1 id_13,
    output supply1 id_14,
    output supply1 id_15,
    input uwire id_16,
    input wire id_17,
    input supply0 id_18,
    input wand id_19,
    output supply1 id_20,
    input wor id_21,
    input tri id_22,
    output tri1 id_23,
    input supply1 id_24,
    output supply1 id_25,
    output wand id_26,
    input uwire id_27,
    input tri id_28,
    input tri0 id_29,
    output supply0 id_30,
    output tri id_31,
    output uwire id_32,
    inout wire id_33,
    output supply0 id_34,
    input tri0 id_35,
    input tri0 id_36,
    output tri1 id_37,
    output wor id_38,
    input tri0 id_39
);
  id_41 :
  assert property (@(posedge id_27) -1 ? -1 == id_22 : id_4)
  else $signed(68);
  ;
  module_0 modCall_1 (
      id_41,
      id_41,
      id_41,
      id_41
  );
endmodule
