// ==============================================================
// Generated by Vitis HLS v2025.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module top_kernel_top_kernel_Pipeline_VITIS_LOOP_89_7 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        col_sum_load,
        col_sum_16_load,
        col_sum_32_load,
        col_sum_48_load,
        col_sum_1_load,
        col_sum_17_load,
        col_sum_33_load,
        col_sum_49_load,
        col_sum_2_load,
        col_sum_18_load,
        col_sum_34_load,
        col_sum_50_load,
        col_sum_3_load,
        col_sum_19_load,
        col_sum_35_load,
        col_sum_51_load,
        col_sum_4_load,
        col_sum_20_load,
        col_sum_36_load,
        col_sum_52_load,
        col_sum_5_load,
        col_sum_21_load,
        col_sum_37_load,
        col_sum_53_load,
        col_sum_6_load,
        col_sum_22_load,
        col_sum_38_load,
        col_sum_54_load,
        col_sum_7_load,
        col_sum_23_load,
        col_sum_39_load,
        col_sum_55_load,
        col_sum_8_load,
        col_sum_24_load,
        col_sum_40_load,
        col_sum_56_load,
        col_sum_9_load,
        col_sum_25_load,
        col_sum_41_load,
        col_sum_57_load,
        col_sum_10_load,
        col_sum_26_load,
        col_sum_42_load,
        col_sum_58_load,
        col_sum_11_load,
        col_sum_27_load,
        col_sum_43_load,
        col_sum_59_load,
        col_sum_12_load,
        col_sum_28_load,
        col_sum_44_load,
        col_sum_60_load,
        col_sum_13_load,
        col_sum_29_load,
        col_sum_45_load,
        col_sum_61_load,
        col_sum_14_load,
        col_sum_30_load,
        col_sum_46_load,
        col_sum_62_load,
        col_sum_15_load,
        col_sum_31_load,
        col_sum_47_load,
        col_sum_63_load,
        scale_63_out,
        scale_63_out_ap_vld,
        scale_62_out,
        scale_62_out_ap_vld,
        scale_61_out,
        scale_61_out_ap_vld,
        scale_60_out,
        scale_60_out_ap_vld,
        scale_59_out,
        scale_59_out_ap_vld,
        scale_58_out,
        scale_58_out_ap_vld,
        scale_57_out,
        scale_57_out_ap_vld,
        scale_56_out,
        scale_56_out_ap_vld,
        scale_55_out,
        scale_55_out_ap_vld,
        scale_54_out,
        scale_54_out_ap_vld,
        scale_53_out,
        scale_53_out_ap_vld,
        scale_52_out,
        scale_52_out_ap_vld,
        scale_51_out,
        scale_51_out_ap_vld,
        scale_50_out,
        scale_50_out_ap_vld,
        scale_49_out,
        scale_49_out_ap_vld,
        scale_48_out,
        scale_48_out_ap_vld,
        scale_47_out,
        scale_47_out_ap_vld,
        scale_46_out,
        scale_46_out_ap_vld,
        scale_45_out,
        scale_45_out_ap_vld,
        scale_44_out,
        scale_44_out_ap_vld,
        scale_43_out,
        scale_43_out_ap_vld,
        scale_42_out,
        scale_42_out_ap_vld,
        scale_41_out,
        scale_41_out_ap_vld,
        scale_40_out,
        scale_40_out_ap_vld,
        scale_39_out,
        scale_39_out_ap_vld,
        scale_38_out,
        scale_38_out_ap_vld,
        scale_37_out,
        scale_37_out_ap_vld,
        scale_36_out,
        scale_36_out_ap_vld,
        scale_35_out,
        scale_35_out_ap_vld,
        scale_34_out,
        scale_34_out_ap_vld,
        scale_33_out,
        scale_33_out_ap_vld,
        scale_32_out,
        scale_32_out_ap_vld,
        scale_31_out,
        scale_31_out_ap_vld,
        scale_30_out,
        scale_30_out_ap_vld,
        scale_29_out,
        scale_29_out_ap_vld,
        scale_28_out,
        scale_28_out_ap_vld,
        scale_27_out,
        scale_27_out_ap_vld,
        scale_26_out,
        scale_26_out_ap_vld,
        scale_25_out,
        scale_25_out_ap_vld,
        scale_24_out,
        scale_24_out_ap_vld,
        scale_23_out,
        scale_23_out_ap_vld,
        scale_22_out,
        scale_22_out_ap_vld,
        scale_21_out,
        scale_21_out_ap_vld,
        scale_20_out,
        scale_20_out_ap_vld,
        scale_19_out,
        scale_19_out_ap_vld,
        scale_18_out,
        scale_18_out_ap_vld,
        scale_17_out,
        scale_17_out_ap_vld,
        scale_16_out,
        scale_16_out_ap_vld,
        scale_15_out,
        scale_15_out_ap_vld,
        scale_14_out,
        scale_14_out_ap_vld,
        scale_13_out,
        scale_13_out_ap_vld,
        scale_12_out,
        scale_12_out_ap_vld,
        scale_11_out,
        scale_11_out_ap_vld,
        scale_10_out,
        scale_10_out_ap_vld,
        scale_9_out,
        scale_9_out_ap_vld,
        scale_8_out,
        scale_8_out_ap_vld,
        scale_7_out,
        scale_7_out_ap_vld,
        scale_6_out,
        scale_6_out_ap_vld,
        scale_5_out,
        scale_5_out_ap_vld,
        scale_4_out,
        scale_4_out_ap_vld,
        scale_3_out,
        scale_3_out_ap_vld,
        scale_2_out,
        scale_2_out_ap_vld,
        scale_1_out,
        scale_1_out_ap_vld,
        scale_out,
        scale_out_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [23:0] col_sum_load;
input  [23:0] col_sum_16_load;
input  [23:0] col_sum_32_load;
input  [23:0] col_sum_48_load;
input  [23:0] col_sum_1_load;
input  [23:0] col_sum_17_load;
input  [23:0] col_sum_33_load;
input  [23:0] col_sum_49_load;
input  [23:0] col_sum_2_load;
input  [23:0] col_sum_18_load;
input  [23:0] col_sum_34_load;
input  [23:0] col_sum_50_load;
input  [23:0] col_sum_3_load;
input  [23:0] col_sum_19_load;
input  [23:0] col_sum_35_load;
input  [23:0] col_sum_51_load;
input  [23:0] col_sum_4_load;
input  [23:0] col_sum_20_load;
input  [23:0] col_sum_36_load;
input  [23:0] col_sum_52_load;
input  [23:0] col_sum_5_load;
input  [23:0] col_sum_21_load;
input  [23:0] col_sum_37_load;
input  [23:0] col_sum_53_load;
input  [23:0] col_sum_6_load;
input  [23:0] col_sum_22_load;
input  [23:0] col_sum_38_load;
input  [23:0] col_sum_54_load;
input  [23:0] col_sum_7_load;
input  [23:0] col_sum_23_load;
input  [23:0] col_sum_39_load;
input  [23:0] col_sum_55_load;
input  [23:0] col_sum_8_load;
input  [23:0] col_sum_24_load;
input  [23:0] col_sum_40_load;
input  [23:0] col_sum_56_load;
input  [23:0] col_sum_9_load;
input  [23:0] col_sum_25_load;
input  [23:0] col_sum_41_load;
input  [23:0] col_sum_57_load;
input  [23:0] col_sum_10_load;
input  [23:0] col_sum_26_load;
input  [23:0] col_sum_42_load;
input  [23:0] col_sum_58_load;
input  [23:0] col_sum_11_load;
input  [23:0] col_sum_27_load;
input  [23:0] col_sum_43_load;
input  [23:0] col_sum_59_load;
input  [23:0] col_sum_12_load;
input  [23:0] col_sum_28_load;
input  [23:0] col_sum_44_load;
input  [23:0] col_sum_60_load;
input  [23:0] col_sum_13_load;
input  [23:0] col_sum_29_load;
input  [23:0] col_sum_45_load;
input  [23:0] col_sum_61_load;
input  [23:0] col_sum_14_load;
input  [23:0] col_sum_30_load;
input  [23:0] col_sum_46_load;
input  [23:0] col_sum_62_load;
input  [23:0] col_sum_15_load;
input  [23:0] col_sum_31_load;
input  [23:0] col_sum_47_load;
input  [23:0] col_sum_63_load;
output  [23:0] scale_63_out;
output   scale_63_out_ap_vld;
output  [23:0] scale_62_out;
output   scale_62_out_ap_vld;
output  [23:0] scale_61_out;
output   scale_61_out_ap_vld;
output  [23:0] scale_60_out;
output   scale_60_out_ap_vld;
output  [23:0] scale_59_out;
output   scale_59_out_ap_vld;
output  [23:0] scale_58_out;
output   scale_58_out_ap_vld;
output  [23:0] scale_57_out;
output   scale_57_out_ap_vld;
output  [23:0] scale_56_out;
output   scale_56_out_ap_vld;
output  [23:0] scale_55_out;
output   scale_55_out_ap_vld;
output  [23:0] scale_54_out;
output   scale_54_out_ap_vld;
output  [23:0] scale_53_out;
output   scale_53_out_ap_vld;
output  [23:0] scale_52_out;
output   scale_52_out_ap_vld;
output  [23:0] scale_51_out;
output   scale_51_out_ap_vld;
output  [23:0] scale_50_out;
output   scale_50_out_ap_vld;
output  [23:0] scale_49_out;
output   scale_49_out_ap_vld;
output  [23:0] scale_48_out;
output   scale_48_out_ap_vld;
output  [23:0] scale_47_out;
output   scale_47_out_ap_vld;
output  [23:0] scale_46_out;
output   scale_46_out_ap_vld;
output  [23:0] scale_45_out;
output   scale_45_out_ap_vld;
output  [23:0] scale_44_out;
output   scale_44_out_ap_vld;
output  [23:0] scale_43_out;
output   scale_43_out_ap_vld;
output  [23:0] scale_42_out;
output   scale_42_out_ap_vld;
output  [23:0] scale_41_out;
output   scale_41_out_ap_vld;
output  [23:0] scale_40_out;
output   scale_40_out_ap_vld;
output  [23:0] scale_39_out;
output   scale_39_out_ap_vld;
output  [23:0] scale_38_out;
output   scale_38_out_ap_vld;
output  [23:0] scale_37_out;
output   scale_37_out_ap_vld;
output  [23:0] scale_36_out;
output   scale_36_out_ap_vld;
output  [23:0] scale_35_out;
output   scale_35_out_ap_vld;
output  [23:0] scale_34_out;
output   scale_34_out_ap_vld;
output  [23:0] scale_33_out;
output   scale_33_out_ap_vld;
output  [23:0] scale_32_out;
output   scale_32_out_ap_vld;
output  [23:0] scale_31_out;
output   scale_31_out_ap_vld;
output  [23:0] scale_30_out;
output   scale_30_out_ap_vld;
output  [23:0] scale_29_out;
output   scale_29_out_ap_vld;
output  [23:0] scale_28_out;
output   scale_28_out_ap_vld;
output  [23:0] scale_27_out;
output   scale_27_out_ap_vld;
output  [23:0] scale_26_out;
output   scale_26_out_ap_vld;
output  [23:0] scale_25_out;
output   scale_25_out_ap_vld;
output  [23:0] scale_24_out;
output   scale_24_out_ap_vld;
output  [23:0] scale_23_out;
output   scale_23_out_ap_vld;
output  [23:0] scale_22_out;
output   scale_22_out_ap_vld;
output  [23:0] scale_21_out;
output   scale_21_out_ap_vld;
output  [23:0] scale_20_out;
output   scale_20_out_ap_vld;
output  [23:0] scale_19_out;
output   scale_19_out_ap_vld;
output  [23:0] scale_18_out;
output   scale_18_out_ap_vld;
output  [23:0] scale_17_out;
output   scale_17_out_ap_vld;
output  [23:0] scale_16_out;
output   scale_16_out_ap_vld;
output  [23:0] scale_15_out;
output   scale_15_out_ap_vld;
output  [23:0] scale_14_out;
output   scale_14_out_ap_vld;
output  [23:0] scale_13_out;
output   scale_13_out_ap_vld;
output  [23:0] scale_12_out;
output   scale_12_out_ap_vld;
output  [23:0] scale_11_out;
output   scale_11_out_ap_vld;
output  [23:0] scale_10_out;
output   scale_10_out_ap_vld;
output  [23:0] scale_9_out;
output   scale_9_out_ap_vld;
output  [23:0] scale_8_out;
output   scale_8_out_ap_vld;
output  [23:0] scale_7_out;
output   scale_7_out_ap_vld;
output  [23:0] scale_6_out;
output   scale_6_out_ap_vld;
output  [23:0] scale_5_out;
output   scale_5_out_ap_vld;
output  [23:0] scale_4_out;
output   scale_4_out_ap_vld;
output  [23:0] scale_3_out;
output   scale_3_out_ap_vld;
output  [23:0] scale_2_out;
output   scale_2_out_ap_vld;
output  [23:0] scale_1_out;
output   scale_1_out_ap_vld;
output  [23:0] scale_out;
output   scale_out_ap_vld;

reg ap_idle;
reg scale_63_out_ap_vld;
reg scale_62_out_ap_vld;
reg scale_61_out_ap_vld;
reg scale_60_out_ap_vld;
reg scale_59_out_ap_vld;
reg scale_58_out_ap_vld;
reg scale_57_out_ap_vld;
reg scale_56_out_ap_vld;
reg scale_55_out_ap_vld;
reg scale_54_out_ap_vld;
reg scale_53_out_ap_vld;
reg scale_52_out_ap_vld;
reg scale_51_out_ap_vld;
reg scale_50_out_ap_vld;
reg scale_49_out_ap_vld;
reg scale_48_out_ap_vld;
reg scale_47_out_ap_vld;
reg scale_46_out_ap_vld;
reg scale_45_out_ap_vld;
reg scale_44_out_ap_vld;
reg scale_43_out_ap_vld;
reg scale_42_out_ap_vld;
reg scale_41_out_ap_vld;
reg scale_40_out_ap_vld;
reg scale_39_out_ap_vld;
reg scale_38_out_ap_vld;
reg scale_37_out_ap_vld;
reg scale_36_out_ap_vld;
reg scale_35_out_ap_vld;
reg scale_34_out_ap_vld;
reg scale_33_out_ap_vld;
reg scale_32_out_ap_vld;
reg scale_31_out_ap_vld;
reg scale_30_out_ap_vld;
reg scale_29_out_ap_vld;
reg scale_28_out_ap_vld;
reg scale_27_out_ap_vld;
reg scale_26_out_ap_vld;
reg scale_25_out_ap_vld;
reg scale_24_out_ap_vld;
reg scale_23_out_ap_vld;
reg scale_22_out_ap_vld;
reg scale_21_out_ap_vld;
reg scale_20_out_ap_vld;
reg scale_19_out_ap_vld;
reg scale_18_out_ap_vld;
reg scale_17_out_ap_vld;
reg scale_16_out_ap_vld;
reg scale_15_out_ap_vld;
reg scale_14_out_ap_vld;
reg scale_13_out_ap_vld;
reg scale_12_out_ap_vld;
reg scale_11_out_ap_vld;
reg scale_10_out_ap_vld;
reg scale_9_out_ap_vld;
reg scale_8_out_ap_vld;
reg scale_7_out_ap_vld;
reg scale_6_out_ap_vld;
reg scale_5_out_ap_vld;
reg scale_4_out_ap_vld;
reg scale_3_out_ap_vld;
reg scale_2_out_ap_vld;
reg scale_1_out_ap_vld;
reg scale_out_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] tmp_1_fu_1514_p3;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire   [5:0] trunc_ln89_fu_1522_p1;
reg   [5:0] trunc_ln89_reg_5589;
wire    ap_block_pp0_stage0_11001;
wire   [80:0] mul_ln94_fu_1426_p2;
reg   [80:0] mul_ln94_reg_5593;
reg   [0:0] tmp_2_reg_5599;
reg   [17:0] tmp_338_cast1_reg_5605;
wire   [80:0] mul_ln94_1_fu_1431_p2;
reg   [80:0] mul_ln94_1_reg_5610;
reg   [0:0] tmp_7_reg_5616;
reg   [17:0] tmp_340_cast2_reg_5622;
wire   [80:0] mul_ln94_2_fu_1436_p2;
reg   [80:0] mul_ln94_2_reg_5627;
reg   [0:0] tmp_13_reg_5633;
reg   [17:0] tmp_342_cast3_reg_5639;
wire   [80:0] mul_ln94_3_fu_1441_p2;
reg   [80:0] mul_ln94_3_reg_5644;
reg   [0:0] tmp_18_reg_5650;
reg   [17:0] tmp_344_cast4_reg_5656;
wire   [80:0] mul_ln94_4_fu_1446_p2;
reg   [80:0] mul_ln94_4_reg_5661;
reg   [0:0] tmp_24_reg_5667;
reg   [17:0] tmp_346_cast5_reg_5673;
wire   [80:0] mul_ln94_5_fu_1451_p2;
reg   [80:0] mul_ln94_5_reg_5678;
reg   [0:0] tmp_29_reg_5684;
reg   [17:0] tmp_348_cast6_reg_5690;
wire   [80:0] mul_ln94_6_fu_1456_p2;
reg   [80:0] mul_ln94_6_reg_5695;
reg   [0:0] tmp_34_reg_5701;
reg   [17:0] tmp_350_cast7_reg_5707;
wire   [80:0] mul_ln94_7_fu_1461_p2;
reg   [80:0] mul_ln94_7_reg_5712;
reg   [0:0] tmp_40_reg_5718;
reg   [17:0] tmp_352_cast8_reg_5724;
wire   [80:0] mul_ln94_8_fu_1466_p2;
reg   [80:0] mul_ln94_8_reg_5729;
reg   [0:0] tmp_45_reg_5735;
reg   [17:0] tmp_354_cast9_reg_5741;
wire   [80:0] mul_ln94_9_fu_1471_p2;
reg   [80:0] mul_ln94_9_reg_5746;
reg   [0:0] tmp_50_reg_5752;
reg   [17:0] tmp_356_cast1_reg_5758;
wire   [80:0] mul_ln94_10_fu_1476_p2;
reg   [80:0] mul_ln94_10_reg_5763;
reg   [0:0] tmp_56_reg_5769;
reg   [17:0] tmp_358_cast1_reg_5775;
wire   [80:0] mul_ln94_11_fu_1481_p2;
reg   [80:0] mul_ln94_11_reg_5780;
reg   [0:0] tmp_61_reg_5786;
reg   [17:0] tmp_360_cast1_reg_5792;
wire   [80:0] mul_ln94_12_fu_1486_p2;
reg   [80:0] mul_ln94_12_reg_5797;
reg   [0:0] tmp_65_reg_5803;
reg   [17:0] tmp_362_cast1_reg_5809;
wire   [80:0] mul_ln94_13_fu_1491_p2;
reg   [80:0] mul_ln94_13_reg_5814;
reg   [0:0] tmp_69_reg_5820;
reg   [17:0] tmp_364_cast1_reg_5826;
wire   [80:0] mul_ln94_14_fu_1496_p2;
reg   [80:0] mul_ln94_14_reg_5831;
reg   [0:0] tmp_73_reg_5837;
reg   [17:0] tmp_366_cast1_reg_5843;
wire   [80:0] mul_ln94_15_fu_1501_p2;
reg   [80:0] mul_ln94_15_reg_5848;
reg   [0:0] tmp_77_reg_5854;
reg   [17:0] tmp_368_cast1_reg_5860;
reg   [6:0] j_fu_334;
wire   [6:0] add_ln89_fu_2416_p2;
wire    ap_loop_init;
reg   [6:0] ap_sig_allocacmp_jb;
wire    ap_block_pp0_stage0;
reg   [23:0] scale_fu_338;
wire   [23:0] scale_64_fu_2556_p3;
reg   [23:0] scale_1_fu_342;
wire   [23:0] scale_65_fu_2693_p3;
reg   [23:0] scale_2_fu_346;
wire   [23:0] scale_66_fu_2830_p3;
reg   [23:0] scale_3_fu_350;
wire   [23:0] scale_67_fu_2967_p3;
reg   [23:0] scale_4_fu_354;
wire   [23:0] scale_68_fu_3104_p3;
reg   [23:0] scale_5_fu_358;
wire   [23:0] scale_69_fu_3241_p3;
reg   [23:0] scale_6_fu_362;
wire   [23:0] scale_70_fu_3378_p3;
reg   [23:0] scale_7_fu_366;
wire   [23:0] scale_71_fu_3515_p3;
reg   [23:0] scale_8_fu_370;
wire   [23:0] scale_72_fu_3652_p3;
reg   [23:0] scale_9_fu_374;
wire   [23:0] scale_73_fu_3789_p3;
reg   [23:0] scale_10_fu_378;
wire   [23:0] scale_74_fu_3926_p3;
reg   [23:0] scale_11_fu_382;
wire   [23:0] scale_75_fu_4063_p3;
reg   [23:0] scale_12_fu_386;
wire   [23:0] scale_76_fu_4200_p3;
reg   [23:0] scale_13_fu_390;
wire   [23:0] scale_77_fu_4337_p3;
reg   [23:0] scale_14_fu_394;
wire   [23:0] scale_78_fu_4474_p3;
reg   [23:0] scale_15_fu_398;
wire   [23:0] scale_79_fu_4611_p3;
reg   [23:0] scale_16_fu_402;
reg   [23:0] scale_17_fu_406;
reg   [23:0] scale_18_fu_410;
reg   [23:0] scale_19_fu_414;
reg   [23:0] scale_20_fu_418;
reg   [23:0] scale_21_fu_422;
reg   [23:0] scale_22_fu_426;
reg   [23:0] scale_23_fu_430;
reg   [23:0] scale_24_fu_434;
reg   [23:0] scale_25_fu_438;
reg   [23:0] scale_26_fu_442;
reg   [23:0] scale_27_fu_446;
reg   [23:0] scale_28_fu_450;
reg   [23:0] scale_29_fu_454;
reg   [23:0] scale_30_fu_458;
reg   [23:0] scale_31_fu_462;
reg   [23:0] scale_32_fu_466;
reg   [23:0] scale_33_fu_470;
reg   [23:0] scale_34_fu_474;
reg   [23:0] scale_35_fu_478;
reg   [23:0] scale_36_fu_482;
reg   [23:0] scale_37_fu_486;
reg   [23:0] scale_38_fu_490;
reg   [23:0] scale_39_fu_494;
reg   [23:0] scale_40_fu_498;
reg   [23:0] scale_41_fu_502;
reg   [23:0] scale_42_fu_506;
reg   [23:0] scale_43_fu_510;
reg   [23:0] scale_44_fu_514;
reg   [23:0] scale_45_fu_518;
reg   [23:0] scale_46_fu_522;
reg   [23:0] scale_47_fu_526;
reg   [23:0] scale_48_fu_530;
reg   [23:0] scale_49_fu_534;
reg   [23:0] scale_50_fu_538;
reg   [23:0] scale_51_fu_542;
reg   [23:0] scale_52_fu_546;
reg   [23:0] scale_53_fu_550;
reg   [23:0] scale_54_fu_554;
reg   [23:0] scale_55_fu_558;
reg   [23:0] scale_56_fu_562;
reg   [23:0] scale_57_fu_566;
reg   [23:0] scale_58_fu_570;
reg   [23:0] scale_59_fu_574;
reg   [23:0] scale_60_fu_578;
reg   [23:0] scale_61_fu_582;
reg   [23:0] scale_62_fu_586;
reg   [23:0] scale_63_fu_590;
wire    ap_block_pp0_stage0_01001;
wire   [41:0] mul_ln94_fu_1426_p1;
wire   [41:0] mul_ln94_1_fu_1431_p1;
wire   [41:0] mul_ln94_2_fu_1436_p1;
wire   [41:0] mul_ln94_3_fu_1441_p1;
wire   [41:0] mul_ln94_4_fu_1446_p1;
wire   [41:0] mul_ln94_5_fu_1451_p1;
wire   [41:0] mul_ln94_6_fu_1456_p1;
wire   [41:0] mul_ln94_7_fu_1461_p1;
wire   [41:0] mul_ln94_8_fu_1466_p1;
wire   [41:0] mul_ln94_9_fu_1471_p1;
wire   [41:0] mul_ln94_10_fu_1476_p1;
wire   [41:0] mul_ln94_11_fu_1481_p1;
wire   [41:0] mul_ln94_12_fu_1486_p1;
wire   [41:0] mul_ln94_13_fu_1491_p1;
wire   [41:0] mul_ln94_14_fu_1496_p1;
wire   [41:0] mul_ln94_15_fu_1501_p1;
wire   [23:0] tmp_fu_1526_p9;
wire   [23:0] tmp_fu_1526_p11;
wire  signed [39:0] shl_ln_fu_1550_p3;
wire   [23:0] tmp_4_fu_1581_p9;
wire   [23:0] tmp_4_fu_1581_p11;
wire  signed [39:0] shl_ln94_1_fu_1605_p3;
wire   [23:0] tmp_8_fu_1636_p9;
wire   [23:0] tmp_8_fu_1636_p11;
wire  signed [39:0] shl_ln94_2_fu_1660_p3;
wire   [23:0] tmp_s_fu_1691_p9;
wire   [23:0] tmp_s_fu_1691_p11;
wire  signed [39:0] shl_ln94_3_fu_1715_p3;
wire   [23:0] tmp_11_fu_1746_p9;
wire   [23:0] tmp_11_fu_1746_p11;
wire  signed [39:0] shl_ln94_4_fu_1770_p3;
wire   [23:0] tmp_15_fu_1801_p9;
wire   [23:0] tmp_15_fu_1801_p11;
wire  signed [39:0] shl_ln94_5_fu_1825_p3;
wire   [23:0] tmp_19_fu_1856_p9;
wire   [23:0] tmp_19_fu_1856_p11;
wire  signed [39:0] shl_ln94_6_fu_1880_p3;
wire   [23:0] tmp_23_fu_1911_p9;
wire   [23:0] tmp_23_fu_1911_p11;
wire  signed [39:0] shl_ln94_7_fu_1935_p3;
wire   [23:0] tmp_27_fu_1966_p9;
wire   [23:0] tmp_27_fu_1966_p11;
wire  signed [39:0] shl_ln94_8_fu_1990_p3;
wire   [23:0] tmp_31_fu_2021_p9;
wire   [23:0] tmp_31_fu_2021_p11;
wire  signed [39:0] shl_ln94_9_fu_2045_p3;
wire   [23:0] tmp_35_fu_2076_p9;
wire   [23:0] tmp_35_fu_2076_p11;
wire  signed [39:0] shl_ln94_s_fu_2100_p3;
wire   [23:0] tmp_39_fu_2131_p9;
wire   [23:0] tmp_39_fu_2131_p11;
wire  signed [39:0] shl_ln94_10_fu_2155_p3;
wire   [23:0] tmp_43_fu_2186_p9;
wire   [23:0] tmp_43_fu_2186_p11;
wire  signed [39:0] shl_ln94_11_fu_2210_p3;
wire   [23:0] tmp_47_fu_2241_p9;
wire   [23:0] tmp_47_fu_2241_p11;
wire  signed [39:0] shl_ln94_12_fu_2265_p3;
wire   [23:0] tmp_51_fu_2296_p9;
wire   [23:0] tmp_51_fu_2296_p11;
wire  signed [39:0] shl_ln94_13_fu_2320_p3;
wire   [23:0] tmp_55_fu_2351_p9;
wire   [23:0] tmp_55_fu_2351_p11;
wire  signed [39:0] shl_ln94_14_fu_2375_p3;
wire   [80:0] sub_ln94_fu_2427_p2;
wire   [16:0] tmp_337_cast_fu_2432_p4;
wire   [16:0] tmp_338_cast_fu_2442_p4;
wire   [16:0] select_ln94_1_fu_2451_p3;
wire   [17:0] zext_ln94_fu_2458_p1;
wire   [17:0] sub_ln94_1_fu_2462_p2;
wire  signed [17:0] select_ln94_3_fu_2468_p3;
wire  signed [39:0] sext_ln94_1_fu_2474_p1;
wire   [0:0] tmp_5_fu_2490_p3;
wire   [0:0] tmp_6_fu_2498_p3;
wire   [0:0] tmp_3_fu_2478_p3;
wire   [0:0] or_ln94_fu_2506_p2;
wire   [0:0] xor_ln94_fu_2512_p2;
wire   [0:0] and_ln94_32_fu_2524_p2;
wire   [0:0] xor_ln94_1_fu_2530_p2;
wire   [0:0] and_ln94_fu_2518_p2;
wire   [0:0] and_ln94_1_fu_2536_p2;
wire   [0:0] or_ln94_1_fu_2550_p2;
wire   [23:0] select_ln94_fu_2542_p3;
wire  signed [23:0] sext_ln94_2_fu_2486_p1;
wire   [80:0] sub_ln94_2_fu_2564_p2;
wire   [16:0] tmp_339_cast_fu_2569_p4;
wire   [16:0] tmp_340_cast_fu_2579_p4;
wire   [16:0] select_ln94_7_fu_2588_p3;
wire   [17:0] zext_ln94_1_fu_2595_p1;
wire   [17:0] sub_ln94_3_fu_2599_p2;
wire  signed [17:0] select_ln94_9_fu_2605_p3;
wire  signed [39:0] sext_ln94_4_fu_2611_p1;
wire   [0:0] tmp_10_fu_2627_p3;
wire   [0:0] tmp_12_fu_2635_p3;
wire   [0:0] tmp_9_fu_2615_p3;
wire   [0:0] or_ln94_2_fu_2643_p2;
wire   [0:0] xor_ln94_2_fu_2649_p2;
wire   [0:0] and_ln94_33_fu_2661_p2;
wire   [0:0] xor_ln94_3_fu_2667_p2;
wire   [0:0] and_ln94_2_fu_2655_p2;
wire   [0:0] and_ln94_3_fu_2673_p2;
wire   [0:0] or_ln94_3_fu_2687_p2;
wire   [23:0] select_ln94_2_fu_2679_p3;
wire  signed [23:0] sext_ln94_5_fu_2623_p1;
wire   [80:0] sub_ln94_4_fu_2701_p2;
wire   [16:0] tmp_341_cast_fu_2706_p4;
wire   [16:0] tmp_342_cast_fu_2716_p4;
wire   [16:0] select_ln94_13_fu_2725_p3;
wire   [17:0] zext_ln94_2_fu_2732_p1;
wire   [17:0] sub_ln94_5_fu_2736_p2;
wire  signed [17:0] select_ln94_15_fu_2742_p3;
wire  signed [39:0] sext_ln94_7_fu_2748_p1;
wire   [0:0] tmp_16_fu_2764_p3;
wire   [0:0] tmp_17_fu_2772_p3;
wire   [0:0] tmp_14_fu_2752_p3;
wire   [0:0] or_ln94_4_fu_2780_p2;
wire   [0:0] xor_ln94_4_fu_2786_p2;
wire   [0:0] and_ln94_34_fu_2798_p2;
wire   [0:0] xor_ln94_5_fu_2804_p2;
wire   [0:0] and_ln94_4_fu_2792_p2;
wire   [0:0] and_ln94_5_fu_2810_p2;
wire   [0:0] or_ln94_5_fu_2824_p2;
wire   [23:0] select_ln94_4_fu_2816_p3;
wire  signed [23:0] sext_ln94_8_fu_2760_p1;
wire   [80:0] sub_ln94_6_fu_2838_p2;
wire   [16:0] tmp_343_cast_fu_2843_p4;
wire   [16:0] tmp_344_cast_fu_2853_p4;
wire   [16:0] select_ln94_19_fu_2862_p3;
wire   [17:0] zext_ln94_3_fu_2869_p1;
wire   [17:0] sub_ln94_7_fu_2873_p2;
wire  signed [17:0] select_ln94_21_fu_2879_p3;
wire  signed [39:0] sext_ln94_10_fu_2885_p1;
wire   [0:0] tmp_21_fu_2901_p3;
wire   [0:0] tmp_22_fu_2909_p3;
wire   [0:0] tmp_20_fu_2889_p3;
wire   [0:0] or_ln94_6_fu_2917_p2;
wire   [0:0] xor_ln94_6_fu_2923_p2;
wire   [0:0] and_ln94_35_fu_2935_p2;
wire   [0:0] xor_ln94_7_fu_2941_p2;
wire   [0:0] and_ln94_6_fu_2929_p2;
wire   [0:0] and_ln94_7_fu_2947_p2;
wire   [0:0] or_ln94_7_fu_2961_p2;
wire   [23:0] select_ln94_6_fu_2953_p3;
wire  signed [23:0] sext_ln94_11_fu_2897_p1;
wire   [80:0] sub_ln94_8_fu_2975_p2;
wire   [16:0] tmp_345_cast_fu_2980_p4;
wire   [16:0] tmp_346_cast_fu_2990_p4;
wire   [16:0] select_ln94_25_fu_2999_p3;
wire   [17:0] zext_ln94_4_fu_3006_p1;
wire   [17:0] sub_ln94_9_fu_3010_p2;
wire  signed [17:0] select_ln94_27_fu_3016_p3;
wire  signed [39:0] sext_ln94_13_fu_3022_p1;
wire   [0:0] tmp_26_fu_3038_p3;
wire   [0:0] tmp_28_fu_3046_p3;
wire   [0:0] tmp_25_fu_3026_p3;
wire   [0:0] or_ln94_8_fu_3054_p2;
wire   [0:0] xor_ln94_8_fu_3060_p2;
wire   [0:0] and_ln94_36_fu_3072_p2;
wire   [0:0] xor_ln94_9_fu_3078_p2;
wire   [0:0] and_ln94_8_fu_3066_p2;
wire   [0:0] and_ln94_9_fu_3084_p2;
wire   [0:0] or_ln94_9_fu_3098_p2;
wire   [23:0] select_ln94_8_fu_3090_p3;
wire  signed [23:0] sext_ln94_14_fu_3034_p1;
wire   [80:0] sub_ln94_10_fu_3112_p2;
wire   [16:0] tmp_347_cast_fu_3117_p4;
wire   [16:0] tmp_348_cast_fu_3127_p4;
wire   [16:0] select_ln94_31_fu_3136_p3;
wire   [17:0] zext_ln94_5_fu_3143_p1;
wire   [17:0] sub_ln94_11_fu_3147_p2;
wire  signed [17:0] select_ln94_32_fu_3153_p3;
wire  signed [39:0] sext_ln94_16_fu_3159_p1;
wire   [0:0] tmp_32_fu_3175_p3;
wire   [0:0] tmp_33_fu_3183_p3;
wire   [0:0] tmp_30_fu_3163_p3;
wire   [0:0] or_ln94_10_fu_3191_p2;
wire   [0:0] xor_ln94_10_fu_3197_p2;
wire   [0:0] and_ln94_37_fu_3209_p2;
wire   [0:0] xor_ln94_11_fu_3215_p2;
wire   [0:0] and_ln94_10_fu_3203_p2;
wire   [0:0] and_ln94_11_fu_3221_p2;
wire   [0:0] or_ln94_11_fu_3235_p2;
wire   [23:0] select_ln94_10_fu_3227_p3;
wire  signed [23:0] sext_ln94_17_fu_3171_p1;
wire   [80:0] sub_ln94_12_fu_3249_p2;
wire   [16:0] tmp_349_cast_fu_3254_p4;
wire   [16:0] tmp_350_cast_fu_3264_p4;
wire   [16:0] select_ln94_34_fu_3273_p3;
wire   [17:0] zext_ln94_6_fu_3280_p1;
wire   [17:0] sub_ln94_13_fu_3284_p2;
wire  signed [17:0] select_ln94_35_fu_3290_p3;
wire  signed [39:0] sext_ln94_19_fu_3296_p1;
wire   [0:0] tmp_37_fu_3312_p3;
wire   [0:0] tmp_38_fu_3320_p3;
wire   [0:0] tmp_36_fu_3300_p3;
wire   [0:0] or_ln94_12_fu_3328_p2;
wire   [0:0] xor_ln94_12_fu_3334_p2;
wire   [0:0] and_ln94_38_fu_3346_p2;
wire   [0:0] xor_ln94_13_fu_3352_p2;
wire   [0:0] and_ln94_12_fu_3340_p2;
wire   [0:0] and_ln94_13_fu_3358_p2;
wire   [0:0] or_ln94_13_fu_3372_p2;
wire   [23:0] select_ln94_12_fu_3364_p3;
wire  signed [23:0] sext_ln94_20_fu_3308_p1;
wire   [80:0] sub_ln94_14_fu_3386_p2;
wire   [16:0] tmp_351_cast_fu_3391_p4;
wire   [16:0] tmp_352_cast_fu_3401_p4;
wire   [16:0] select_ln94_37_fu_3410_p3;
wire   [17:0] zext_ln94_7_fu_3417_p1;
wire   [17:0] sub_ln94_15_fu_3421_p2;
wire  signed [17:0] select_ln94_38_fu_3427_p3;
wire  signed [39:0] sext_ln94_22_fu_3433_p1;
wire   [0:0] tmp_42_fu_3449_p3;
wire   [0:0] tmp_44_fu_3457_p3;
wire   [0:0] tmp_41_fu_3437_p3;
wire   [0:0] or_ln94_14_fu_3465_p2;
wire   [0:0] xor_ln94_14_fu_3471_p2;
wire   [0:0] and_ln94_39_fu_3483_p2;
wire   [0:0] xor_ln94_15_fu_3489_p2;
wire   [0:0] and_ln94_14_fu_3477_p2;
wire   [0:0] and_ln94_15_fu_3495_p2;
wire   [0:0] or_ln94_15_fu_3509_p2;
wire   [23:0] select_ln94_14_fu_3501_p3;
wire  signed [23:0] sext_ln94_23_fu_3445_p1;
wire   [80:0] sub_ln94_16_fu_3523_p2;
wire   [16:0] tmp_353_cast_fu_3528_p4;
wire   [16:0] tmp_354_cast_fu_3538_p4;
wire   [16:0] select_ln94_40_fu_3547_p3;
wire   [17:0] zext_ln94_8_fu_3554_p1;
wire   [17:0] sub_ln94_17_fu_3558_p2;
wire  signed [17:0] select_ln94_41_fu_3564_p3;
wire  signed [39:0] sext_ln94_25_fu_3570_p1;
wire   [0:0] tmp_48_fu_3586_p3;
wire   [0:0] tmp_49_fu_3594_p3;
wire   [0:0] tmp_46_fu_3574_p3;
wire   [0:0] or_ln94_16_fu_3602_p2;
wire   [0:0] xor_ln94_16_fu_3608_p2;
wire   [0:0] and_ln94_40_fu_3620_p2;
wire   [0:0] xor_ln94_17_fu_3626_p2;
wire   [0:0] and_ln94_16_fu_3614_p2;
wire   [0:0] and_ln94_17_fu_3632_p2;
wire   [0:0] or_ln94_17_fu_3646_p2;
wire   [23:0] select_ln94_16_fu_3638_p3;
wire  signed [23:0] sext_ln94_26_fu_3582_p1;
wire   [80:0] sub_ln94_18_fu_3660_p2;
wire   [16:0] tmp_355_cast_fu_3665_p4;
wire   [16:0] tmp_356_cast_fu_3675_p4;
wire   [16:0] select_ln94_43_fu_3684_p3;
wire   [17:0] zext_ln94_9_fu_3691_p1;
wire   [17:0] sub_ln94_19_fu_3695_p2;
wire  signed [17:0] select_ln94_44_fu_3701_p3;
wire  signed [39:0] sext_ln94_28_fu_3707_p1;
wire   [0:0] tmp_53_fu_3723_p3;
wire   [0:0] tmp_54_fu_3731_p3;
wire   [0:0] tmp_52_fu_3711_p3;
wire   [0:0] or_ln94_18_fu_3739_p2;
wire   [0:0] xor_ln94_18_fu_3745_p2;
wire   [0:0] and_ln94_41_fu_3757_p2;
wire   [0:0] xor_ln94_19_fu_3763_p2;
wire   [0:0] and_ln94_18_fu_3751_p2;
wire   [0:0] and_ln94_19_fu_3769_p2;
wire   [0:0] or_ln94_19_fu_3783_p2;
wire   [23:0] select_ln94_18_fu_3775_p3;
wire  signed [23:0] sext_ln94_29_fu_3719_p1;
wire   [80:0] sub_ln94_20_fu_3797_p2;
wire   [16:0] tmp_357_cast_fu_3802_p4;
wire   [16:0] tmp_358_cast_fu_3812_p4;
wire   [16:0] select_ln94_46_fu_3821_p3;
wire   [17:0] zext_ln94_10_fu_3828_p1;
wire   [17:0] sub_ln94_21_fu_3832_p2;
wire  signed [17:0] select_ln94_47_fu_3838_p3;
wire  signed [39:0] sext_ln94_31_fu_3844_p1;
wire   [0:0] tmp_58_fu_3860_p3;
wire   [0:0] tmp_60_fu_3868_p3;
wire   [0:0] tmp_57_fu_3848_p3;
wire   [0:0] or_ln94_20_fu_3876_p2;
wire   [0:0] xor_ln94_20_fu_3882_p2;
wire   [0:0] and_ln94_42_fu_3894_p2;
wire   [0:0] xor_ln94_21_fu_3900_p2;
wire   [0:0] and_ln94_20_fu_3888_p2;
wire   [0:0] and_ln94_21_fu_3906_p2;
wire   [0:0] or_ln94_21_fu_3920_p2;
wire   [23:0] select_ln94_20_fu_3912_p3;
wire  signed [23:0] sext_ln94_32_fu_3856_p1;
wire   [80:0] sub_ln94_22_fu_3934_p2;
wire   [16:0] tmp_359_cast_fu_3939_p4;
wire   [16:0] tmp_360_cast_fu_3949_p4;
wire   [16:0] select_ln94_49_fu_3958_p3;
wire   [17:0] zext_ln94_11_fu_3965_p1;
wire   [17:0] sub_ln94_23_fu_3969_p2;
wire  signed [17:0] select_ln94_50_fu_3975_p3;
wire  signed [39:0] sext_ln94_34_fu_3981_p1;
wire   [0:0] tmp_63_fu_3997_p3;
wire   [0:0] tmp_64_fu_4005_p3;
wire   [0:0] tmp_62_fu_3985_p3;
wire   [0:0] or_ln94_22_fu_4013_p2;
wire   [0:0] xor_ln94_22_fu_4019_p2;
wire   [0:0] and_ln94_43_fu_4031_p2;
wire   [0:0] xor_ln94_23_fu_4037_p2;
wire   [0:0] and_ln94_22_fu_4025_p2;
wire   [0:0] and_ln94_23_fu_4043_p2;
wire   [0:0] or_ln94_23_fu_4057_p2;
wire   [23:0] select_ln94_22_fu_4049_p3;
wire  signed [23:0] sext_ln94_35_fu_3993_p1;
wire   [80:0] sub_ln94_24_fu_4071_p2;
wire   [16:0] tmp_361_cast_fu_4076_p4;
wire   [16:0] tmp_362_cast_fu_4086_p4;
wire   [16:0] select_ln94_52_fu_4095_p3;
wire   [17:0] zext_ln94_12_fu_4102_p1;
wire   [17:0] sub_ln94_25_fu_4106_p2;
wire  signed [17:0] select_ln94_53_fu_4112_p3;
wire  signed [39:0] sext_ln94_37_fu_4118_p1;
wire   [0:0] tmp_67_fu_4134_p3;
wire   [0:0] tmp_68_fu_4142_p3;
wire   [0:0] tmp_66_fu_4122_p3;
wire   [0:0] or_ln94_24_fu_4150_p2;
wire   [0:0] xor_ln94_24_fu_4156_p2;
wire   [0:0] and_ln94_44_fu_4168_p2;
wire   [0:0] xor_ln94_25_fu_4174_p2;
wire   [0:0] and_ln94_24_fu_4162_p2;
wire   [0:0] and_ln94_25_fu_4180_p2;
wire   [0:0] or_ln94_25_fu_4194_p2;
wire   [23:0] select_ln94_24_fu_4186_p3;
wire  signed [23:0] sext_ln94_38_fu_4130_p1;
wire   [80:0] sub_ln94_26_fu_4208_p2;
wire   [16:0] tmp_363_cast_fu_4213_p4;
wire   [16:0] tmp_364_cast_fu_4223_p4;
wire   [16:0] select_ln94_55_fu_4232_p3;
wire   [17:0] zext_ln94_13_fu_4239_p1;
wire   [17:0] sub_ln94_27_fu_4243_p2;
wire  signed [17:0] select_ln94_56_fu_4249_p3;
wire  signed [39:0] sext_ln94_40_fu_4255_p1;
wire   [0:0] tmp_71_fu_4271_p3;
wire   [0:0] tmp_72_fu_4279_p3;
wire   [0:0] tmp_70_fu_4259_p3;
wire   [0:0] or_ln94_26_fu_4287_p2;
wire   [0:0] xor_ln94_26_fu_4293_p2;
wire   [0:0] and_ln94_45_fu_4305_p2;
wire   [0:0] xor_ln94_27_fu_4311_p2;
wire   [0:0] and_ln94_26_fu_4299_p2;
wire   [0:0] and_ln94_27_fu_4317_p2;
wire   [0:0] or_ln94_27_fu_4331_p2;
wire   [23:0] select_ln94_26_fu_4323_p3;
wire  signed [23:0] sext_ln94_41_fu_4267_p1;
wire   [80:0] sub_ln94_28_fu_4345_p2;
wire   [16:0] tmp_365_cast_fu_4350_p4;
wire   [16:0] tmp_366_cast_fu_4360_p4;
wire   [16:0] select_ln94_58_fu_4369_p3;
wire   [17:0] zext_ln94_14_fu_4376_p1;
wire   [17:0] sub_ln94_29_fu_4380_p2;
wire  signed [17:0] select_ln94_59_fu_4386_p3;
wire  signed [39:0] sext_ln94_43_fu_4392_p1;
wire   [0:0] tmp_75_fu_4408_p3;
wire   [0:0] tmp_76_fu_4416_p3;
wire   [0:0] tmp_74_fu_4396_p3;
wire   [0:0] or_ln94_28_fu_4424_p2;
wire   [0:0] xor_ln94_28_fu_4430_p2;
wire   [0:0] and_ln94_46_fu_4442_p2;
wire   [0:0] xor_ln94_29_fu_4448_p2;
wire   [0:0] and_ln94_28_fu_4436_p2;
wire   [0:0] and_ln94_29_fu_4454_p2;
wire   [0:0] or_ln94_29_fu_4468_p2;
wire   [23:0] select_ln94_28_fu_4460_p3;
wire  signed [23:0] sext_ln94_44_fu_4404_p1;
wire   [80:0] sub_ln94_30_fu_4482_p2;
wire   [16:0] tmp_367_cast_fu_4487_p4;
wire   [16:0] tmp_368_cast_fu_4497_p4;
wire   [16:0] select_ln94_61_fu_4506_p3;
wire   [17:0] zext_ln94_15_fu_4513_p1;
wire   [17:0] sub_ln94_31_fu_4517_p2;
wire  signed [17:0] select_ln94_62_fu_4523_p3;
wire  signed [39:0] sext_ln94_46_fu_4529_p1;
wire   [0:0] tmp_79_fu_4545_p3;
wire   [0:0] tmp_80_fu_4553_p3;
wire   [0:0] tmp_78_fu_4533_p3;
wire   [0:0] or_ln94_30_fu_4561_p2;
wire   [0:0] xor_ln94_30_fu_4567_p2;
wire   [0:0] and_ln94_47_fu_4579_p2;
wire   [0:0] xor_ln94_31_fu_4585_p2;
wire   [0:0] and_ln94_30_fu_4573_p2;
wire   [0:0] and_ln94_31_fu_4591_p2;
wire   [0:0] or_ln94_31_fu_4605_p2;
wire   [23:0] select_ln94_30_fu_4597_p3;
wire  signed [23:0] sext_ln94_47_fu_4541_p1;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire   [5:0] tmp_fu_1526_p1;
wire   [5:0] tmp_fu_1526_p3;
wire  signed [5:0] tmp_fu_1526_p5;
wire  signed [5:0] tmp_fu_1526_p7;
wire   [5:0] tmp_4_fu_1581_p1;
wire   [5:0] tmp_4_fu_1581_p3;
wire  signed [5:0] tmp_4_fu_1581_p5;
wire  signed [5:0] tmp_4_fu_1581_p7;
wire   [5:0] tmp_8_fu_1636_p1;
wire   [5:0] tmp_8_fu_1636_p3;
wire  signed [5:0] tmp_8_fu_1636_p5;
wire  signed [5:0] tmp_8_fu_1636_p7;
wire   [5:0] tmp_s_fu_1691_p1;
wire   [5:0] tmp_s_fu_1691_p3;
wire  signed [5:0] tmp_s_fu_1691_p5;
wire  signed [5:0] tmp_s_fu_1691_p7;
wire   [5:0] tmp_11_fu_1746_p1;
wire   [5:0] tmp_11_fu_1746_p3;
wire  signed [5:0] tmp_11_fu_1746_p5;
wire  signed [5:0] tmp_11_fu_1746_p7;
wire   [5:0] tmp_15_fu_1801_p1;
wire   [5:0] tmp_15_fu_1801_p3;
wire  signed [5:0] tmp_15_fu_1801_p5;
wire  signed [5:0] tmp_15_fu_1801_p7;
wire   [5:0] tmp_19_fu_1856_p1;
wire   [5:0] tmp_19_fu_1856_p3;
wire  signed [5:0] tmp_19_fu_1856_p5;
wire  signed [5:0] tmp_19_fu_1856_p7;
wire   [5:0] tmp_23_fu_1911_p1;
wire   [5:0] tmp_23_fu_1911_p3;
wire  signed [5:0] tmp_23_fu_1911_p5;
wire  signed [5:0] tmp_23_fu_1911_p7;
wire   [5:0] tmp_27_fu_1966_p1;
wire   [5:0] tmp_27_fu_1966_p3;
wire  signed [5:0] tmp_27_fu_1966_p5;
wire  signed [5:0] tmp_27_fu_1966_p7;
wire   [5:0] tmp_31_fu_2021_p1;
wire   [5:0] tmp_31_fu_2021_p3;
wire  signed [5:0] tmp_31_fu_2021_p5;
wire  signed [5:0] tmp_31_fu_2021_p7;
wire   [5:0] tmp_35_fu_2076_p1;
wire   [5:0] tmp_35_fu_2076_p3;
wire  signed [5:0] tmp_35_fu_2076_p5;
wire  signed [5:0] tmp_35_fu_2076_p7;
wire   [5:0] tmp_39_fu_2131_p1;
wire   [5:0] tmp_39_fu_2131_p3;
wire  signed [5:0] tmp_39_fu_2131_p5;
wire  signed [5:0] tmp_39_fu_2131_p7;
wire   [5:0] tmp_43_fu_2186_p1;
wire   [5:0] tmp_43_fu_2186_p3;
wire  signed [5:0] tmp_43_fu_2186_p5;
wire  signed [5:0] tmp_43_fu_2186_p7;
wire   [5:0] tmp_47_fu_2241_p1;
wire   [5:0] tmp_47_fu_2241_p3;
wire  signed [5:0] tmp_47_fu_2241_p5;
wire  signed [5:0] tmp_47_fu_2241_p7;
wire   [5:0] tmp_51_fu_2296_p1;
wire   [5:0] tmp_51_fu_2296_p3;
wire  signed [5:0] tmp_51_fu_2296_p5;
wire  signed [5:0] tmp_51_fu_2296_p7;
wire   [5:0] tmp_55_fu_2351_p1;
wire   [5:0] tmp_55_fu_2351_p3;
wire  signed [5:0] tmp_55_fu_2351_p5;
wire  signed [5:0] tmp_55_fu_2351_p7;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 j_fu_334 = 7'd0;
#0 scale_fu_338 = 24'd0;
#0 scale_1_fu_342 = 24'd0;
#0 scale_2_fu_346 = 24'd0;
#0 scale_3_fu_350 = 24'd0;
#0 scale_4_fu_354 = 24'd0;
#0 scale_5_fu_358 = 24'd0;
#0 scale_6_fu_362 = 24'd0;
#0 scale_7_fu_366 = 24'd0;
#0 scale_8_fu_370 = 24'd0;
#0 scale_9_fu_374 = 24'd0;
#0 scale_10_fu_378 = 24'd0;
#0 scale_11_fu_382 = 24'd0;
#0 scale_12_fu_386 = 24'd0;
#0 scale_13_fu_390 = 24'd0;
#0 scale_14_fu_394 = 24'd0;
#0 scale_15_fu_398 = 24'd0;
#0 scale_16_fu_402 = 24'd0;
#0 scale_17_fu_406 = 24'd0;
#0 scale_18_fu_410 = 24'd0;
#0 scale_19_fu_414 = 24'd0;
#0 scale_20_fu_418 = 24'd0;
#0 scale_21_fu_422 = 24'd0;
#0 scale_22_fu_426 = 24'd0;
#0 scale_23_fu_430 = 24'd0;
#0 scale_24_fu_434 = 24'd0;
#0 scale_25_fu_438 = 24'd0;
#0 scale_26_fu_442 = 24'd0;
#0 scale_27_fu_446 = 24'd0;
#0 scale_28_fu_450 = 24'd0;
#0 scale_29_fu_454 = 24'd0;
#0 scale_30_fu_458 = 24'd0;
#0 scale_31_fu_462 = 24'd0;
#0 scale_32_fu_466 = 24'd0;
#0 scale_33_fu_470 = 24'd0;
#0 scale_34_fu_474 = 24'd0;
#0 scale_35_fu_478 = 24'd0;
#0 scale_36_fu_482 = 24'd0;
#0 scale_37_fu_486 = 24'd0;
#0 scale_38_fu_490 = 24'd0;
#0 scale_39_fu_494 = 24'd0;
#0 scale_40_fu_498 = 24'd0;
#0 scale_41_fu_502 = 24'd0;
#0 scale_42_fu_506 = 24'd0;
#0 scale_43_fu_510 = 24'd0;
#0 scale_44_fu_514 = 24'd0;
#0 scale_45_fu_518 = 24'd0;
#0 scale_46_fu_522 = 24'd0;
#0 scale_47_fu_526 = 24'd0;
#0 scale_48_fu_530 = 24'd0;
#0 scale_49_fu_534 = 24'd0;
#0 scale_50_fu_538 = 24'd0;
#0 scale_51_fu_542 = 24'd0;
#0 scale_52_fu_546 = 24'd0;
#0 scale_53_fu_550 = 24'd0;
#0 scale_54_fu_554 = 24'd0;
#0 scale_55_fu_558 = 24'd0;
#0 scale_56_fu_562 = 24'd0;
#0 scale_57_fu_566 = 24'd0;
#0 scale_58_fu_570 = 24'd0;
#0 scale_59_fu_574 = 24'd0;
#0 scale_60_fu_578 = 24'd0;
#0 scale_61_fu_582 = 24'd0;
#0 scale_62_fu_586 = 24'd0;
#0 scale_63_fu_590 = 24'd0;
#0 ap_done_reg = 1'b0;
end

top_kernel_mul_40s_42ns_81_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 40 ),
    .din1_WIDTH( 42 ),
    .dout_WIDTH( 81 ))
mul_40s_42ns_81_1_1_U279(
    .din0(shl_ln_fu_1550_p3),
    .din1(mul_ln94_fu_1426_p1),
    .dout(mul_ln94_fu_1426_p2)
);

top_kernel_mul_40s_42ns_81_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 40 ),
    .din1_WIDTH( 42 ),
    .dout_WIDTH( 81 ))
mul_40s_42ns_81_1_1_U280(
    .din0(shl_ln94_1_fu_1605_p3),
    .din1(mul_ln94_1_fu_1431_p1),
    .dout(mul_ln94_1_fu_1431_p2)
);

top_kernel_mul_40s_42ns_81_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 40 ),
    .din1_WIDTH( 42 ),
    .dout_WIDTH( 81 ))
mul_40s_42ns_81_1_1_U281(
    .din0(shl_ln94_2_fu_1660_p3),
    .din1(mul_ln94_2_fu_1436_p1),
    .dout(mul_ln94_2_fu_1436_p2)
);

top_kernel_mul_40s_42ns_81_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 40 ),
    .din1_WIDTH( 42 ),
    .dout_WIDTH( 81 ))
mul_40s_42ns_81_1_1_U282(
    .din0(shl_ln94_3_fu_1715_p3),
    .din1(mul_ln94_3_fu_1441_p1),
    .dout(mul_ln94_3_fu_1441_p2)
);

top_kernel_mul_40s_42ns_81_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 40 ),
    .din1_WIDTH( 42 ),
    .dout_WIDTH( 81 ))
mul_40s_42ns_81_1_1_U283(
    .din0(shl_ln94_4_fu_1770_p3),
    .din1(mul_ln94_4_fu_1446_p1),
    .dout(mul_ln94_4_fu_1446_p2)
);

top_kernel_mul_40s_42ns_81_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 40 ),
    .din1_WIDTH( 42 ),
    .dout_WIDTH( 81 ))
mul_40s_42ns_81_1_1_U284(
    .din0(shl_ln94_5_fu_1825_p3),
    .din1(mul_ln94_5_fu_1451_p1),
    .dout(mul_ln94_5_fu_1451_p2)
);

top_kernel_mul_40s_42ns_81_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 40 ),
    .din1_WIDTH( 42 ),
    .dout_WIDTH( 81 ))
mul_40s_42ns_81_1_1_U285(
    .din0(shl_ln94_6_fu_1880_p3),
    .din1(mul_ln94_6_fu_1456_p1),
    .dout(mul_ln94_6_fu_1456_p2)
);

top_kernel_mul_40s_42ns_81_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 40 ),
    .din1_WIDTH( 42 ),
    .dout_WIDTH( 81 ))
mul_40s_42ns_81_1_1_U286(
    .din0(shl_ln94_7_fu_1935_p3),
    .din1(mul_ln94_7_fu_1461_p1),
    .dout(mul_ln94_7_fu_1461_p2)
);

top_kernel_mul_40s_42ns_81_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 40 ),
    .din1_WIDTH( 42 ),
    .dout_WIDTH( 81 ))
mul_40s_42ns_81_1_1_U287(
    .din0(shl_ln94_8_fu_1990_p3),
    .din1(mul_ln94_8_fu_1466_p1),
    .dout(mul_ln94_8_fu_1466_p2)
);

top_kernel_mul_40s_42ns_81_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 40 ),
    .din1_WIDTH( 42 ),
    .dout_WIDTH( 81 ))
mul_40s_42ns_81_1_1_U288(
    .din0(shl_ln94_9_fu_2045_p3),
    .din1(mul_ln94_9_fu_1471_p1),
    .dout(mul_ln94_9_fu_1471_p2)
);

top_kernel_mul_40s_42ns_81_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 40 ),
    .din1_WIDTH( 42 ),
    .dout_WIDTH( 81 ))
mul_40s_42ns_81_1_1_U289(
    .din0(shl_ln94_s_fu_2100_p3),
    .din1(mul_ln94_10_fu_1476_p1),
    .dout(mul_ln94_10_fu_1476_p2)
);

top_kernel_mul_40s_42ns_81_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 40 ),
    .din1_WIDTH( 42 ),
    .dout_WIDTH( 81 ))
mul_40s_42ns_81_1_1_U290(
    .din0(shl_ln94_10_fu_2155_p3),
    .din1(mul_ln94_11_fu_1481_p1),
    .dout(mul_ln94_11_fu_1481_p2)
);

top_kernel_mul_40s_42ns_81_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 40 ),
    .din1_WIDTH( 42 ),
    .dout_WIDTH( 81 ))
mul_40s_42ns_81_1_1_U291(
    .din0(shl_ln94_11_fu_2210_p3),
    .din1(mul_ln94_12_fu_1486_p1),
    .dout(mul_ln94_12_fu_1486_p2)
);

top_kernel_mul_40s_42ns_81_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 40 ),
    .din1_WIDTH( 42 ),
    .dout_WIDTH( 81 ))
mul_40s_42ns_81_1_1_U292(
    .din0(shl_ln94_12_fu_2265_p3),
    .din1(mul_ln94_13_fu_1491_p1),
    .dout(mul_ln94_13_fu_1491_p2)
);

top_kernel_mul_40s_42ns_81_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 40 ),
    .din1_WIDTH( 42 ),
    .dout_WIDTH( 81 ))
mul_40s_42ns_81_1_1_U293(
    .din0(shl_ln94_13_fu_2320_p3),
    .din1(mul_ln94_14_fu_1496_p1),
    .dout(mul_ln94_14_fu_1496_p2)
);

top_kernel_mul_40s_42ns_81_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 40 ),
    .din1_WIDTH( 42 ),
    .dout_WIDTH( 81 ))
mul_40s_42ns_81_1_1_U294(
    .din0(shl_ln94_14_fu_2375_p3),
    .din1(mul_ln94_15_fu_1501_p1),
    .dout(mul_ln94_15_fu_1501_p2)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_9_6_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 6'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 6'h10 ),
    .din1_WIDTH( 24 ),
    .CASE2( 6'h20 ),
    .din2_WIDTH( 24 ),
    .CASE3( 6'h30 ),
    .din3_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 6 ),
    .dout_WIDTH( 24 ))
sparsemux_9_6_24_1_1_U295(
    .din0(col_sum_load),
    .din1(col_sum_16_load),
    .din2(col_sum_32_load),
    .din3(col_sum_48_load),
    .def(tmp_fu_1526_p9),
    .sel(trunc_ln89_fu_1522_p1),
    .dout(tmp_fu_1526_p11)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_9_6_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 6'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 6'h10 ),
    .din1_WIDTH( 24 ),
    .CASE2( 6'h20 ),
    .din2_WIDTH( 24 ),
    .CASE3( 6'h30 ),
    .din3_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 6 ),
    .dout_WIDTH( 24 ))
sparsemux_9_6_24_1_1_U296(
    .din0(col_sum_1_load),
    .din1(col_sum_17_load),
    .din2(col_sum_33_load),
    .din3(col_sum_49_load),
    .def(tmp_4_fu_1581_p9),
    .sel(trunc_ln89_fu_1522_p1),
    .dout(tmp_4_fu_1581_p11)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_9_6_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 6'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 6'h10 ),
    .din1_WIDTH( 24 ),
    .CASE2( 6'h20 ),
    .din2_WIDTH( 24 ),
    .CASE3( 6'h30 ),
    .din3_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 6 ),
    .dout_WIDTH( 24 ))
sparsemux_9_6_24_1_1_U297(
    .din0(col_sum_2_load),
    .din1(col_sum_18_load),
    .din2(col_sum_34_load),
    .din3(col_sum_50_load),
    .def(tmp_8_fu_1636_p9),
    .sel(trunc_ln89_fu_1522_p1),
    .dout(tmp_8_fu_1636_p11)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_9_6_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 6'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 6'h10 ),
    .din1_WIDTH( 24 ),
    .CASE2( 6'h20 ),
    .din2_WIDTH( 24 ),
    .CASE3( 6'h30 ),
    .din3_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 6 ),
    .dout_WIDTH( 24 ))
sparsemux_9_6_24_1_1_U298(
    .din0(col_sum_3_load),
    .din1(col_sum_19_load),
    .din2(col_sum_35_load),
    .din3(col_sum_51_load),
    .def(tmp_s_fu_1691_p9),
    .sel(trunc_ln89_fu_1522_p1),
    .dout(tmp_s_fu_1691_p11)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_9_6_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 6'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 6'h10 ),
    .din1_WIDTH( 24 ),
    .CASE2( 6'h20 ),
    .din2_WIDTH( 24 ),
    .CASE3( 6'h30 ),
    .din3_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 6 ),
    .dout_WIDTH( 24 ))
sparsemux_9_6_24_1_1_U299(
    .din0(col_sum_4_load),
    .din1(col_sum_20_load),
    .din2(col_sum_36_load),
    .din3(col_sum_52_load),
    .def(tmp_11_fu_1746_p9),
    .sel(trunc_ln89_fu_1522_p1),
    .dout(tmp_11_fu_1746_p11)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_9_6_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 6'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 6'h10 ),
    .din1_WIDTH( 24 ),
    .CASE2( 6'h20 ),
    .din2_WIDTH( 24 ),
    .CASE3( 6'h30 ),
    .din3_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 6 ),
    .dout_WIDTH( 24 ))
sparsemux_9_6_24_1_1_U300(
    .din0(col_sum_5_load),
    .din1(col_sum_21_load),
    .din2(col_sum_37_load),
    .din3(col_sum_53_load),
    .def(tmp_15_fu_1801_p9),
    .sel(trunc_ln89_fu_1522_p1),
    .dout(tmp_15_fu_1801_p11)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_9_6_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 6'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 6'h10 ),
    .din1_WIDTH( 24 ),
    .CASE2( 6'h20 ),
    .din2_WIDTH( 24 ),
    .CASE3( 6'h30 ),
    .din3_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 6 ),
    .dout_WIDTH( 24 ))
sparsemux_9_6_24_1_1_U301(
    .din0(col_sum_6_load),
    .din1(col_sum_22_load),
    .din2(col_sum_38_load),
    .din3(col_sum_54_load),
    .def(tmp_19_fu_1856_p9),
    .sel(trunc_ln89_fu_1522_p1),
    .dout(tmp_19_fu_1856_p11)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_9_6_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 6'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 6'h10 ),
    .din1_WIDTH( 24 ),
    .CASE2( 6'h20 ),
    .din2_WIDTH( 24 ),
    .CASE3( 6'h30 ),
    .din3_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 6 ),
    .dout_WIDTH( 24 ))
sparsemux_9_6_24_1_1_U302(
    .din0(col_sum_7_load),
    .din1(col_sum_23_load),
    .din2(col_sum_39_load),
    .din3(col_sum_55_load),
    .def(tmp_23_fu_1911_p9),
    .sel(trunc_ln89_fu_1522_p1),
    .dout(tmp_23_fu_1911_p11)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_9_6_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 6'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 6'h10 ),
    .din1_WIDTH( 24 ),
    .CASE2( 6'h20 ),
    .din2_WIDTH( 24 ),
    .CASE3( 6'h30 ),
    .din3_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 6 ),
    .dout_WIDTH( 24 ))
sparsemux_9_6_24_1_1_U303(
    .din0(col_sum_8_load),
    .din1(col_sum_24_load),
    .din2(col_sum_40_load),
    .din3(col_sum_56_load),
    .def(tmp_27_fu_1966_p9),
    .sel(trunc_ln89_fu_1522_p1),
    .dout(tmp_27_fu_1966_p11)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_9_6_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 6'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 6'h10 ),
    .din1_WIDTH( 24 ),
    .CASE2( 6'h20 ),
    .din2_WIDTH( 24 ),
    .CASE3( 6'h30 ),
    .din3_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 6 ),
    .dout_WIDTH( 24 ))
sparsemux_9_6_24_1_1_U304(
    .din0(col_sum_9_load),
    .din1(col_sum_25_load),
    .din2(col_sum_41_load),
    .din3(col_sum_57_load),
    .def(tmp_31_fu_2021_p9),
    .sel(trunc_ln89_fu_1522_p1),
    .dout(tmp_31_fu_2021_p11)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_9_6_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 6'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 6'h10 ),
    .din1_WIDTH( 24 ),
    .CASE2( 6'h20 ),
    .din2_WIDTH( 24 ),
    .CASE3( 6'h30 ),
    .din3_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 6 ),
    .dout_WIDTH( 24 ))
sparsemux_9_6_24_1_1_U305(
    .din0(col_sum_10_load),
    .din1(col_sum_26_load),
    .din2(col_sum_42_load),
    .din3(col_sum_58_load),
    .def(tmp_35_fu_2076_p9),
    .sel(trunc_ln89_fu_1522_p1),
    .dout(tmp_35_fu_2076_p11)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_9_6_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 6'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 6'h10 ),
    .din1_WIDTH( 24 ),
    .CASE2( 6'h20 ),
    .din2_WIDTH( 24 ),
    .CASE3( 6'h30 ),
    .din3_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 6 ),
    .dout_WIDTH( 24 ))
sparsemux_9_6_24_1_1_U306(
    .din0(col_sum_11_load),
    .din1(col_sum_27_load),
    .din2(col_sum_43_load),
    .din3(col_sum_59_load),
    .def(tmp_39_fu_2131_p9),
    .sel(trunc_ln89_fu_1522_p1),
    .dout(tmp_39_fu_2131_p11)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_9_6_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 6'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 6'h10 ),
    .din1_WIDTH( 24 ),
    .CASE2( 6'h20 ),
    .din2_WIDTH( 24 ),
    .CASE3( 6'h30 ),
    .din3_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 6 ),
    .dout_WIDTH( 24 ))
sparsemux_9_6_24_1_1_U307(
    .din0(col_sum_12_load),
    .din1(col_sum_28_load),
    .din2(col_sum_44_load),
    .din3(col_sum_60_load),
    .def(tmp_43_fu_2186_p9),
    .sel(trunc_ln89_fu_1522_p1),
    .dout(tmp_43_fu_2186_p11)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_9_6_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 6'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 6'h10 ),
    .din1_WIDTH( 24 ),
    .CASE2( 6'h20 ),
    .din2_WIDTH( 24 ),
    .CASE3( 6'h30 ),
    .din3_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 6 ),
    .dout_WIDTH( 24 ))
sparsemux_9_6_24_1_1_U308(
    .din0(col_sum_13_load),
    .din1(col_sum_29_load),
    .din2(col_sum_45_load),
    .din3(col_sum_61_load),
    .def(tmp_47_fu_2241_p9),
    .sel(trunc_ln89_fu_1522_p1),
    .dout(tmp_47_fu_2241_p11)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_9_6_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 6'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 6'h10 ),
    .din1_WIDTH( 24 ),
    .CASE2( 6'h20 ),
    .din2_WIDTH( 24 ),
    .CASE3( 6'h30 ),
    .din3_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 6 ),
    .dout_WIDTH( 24 ))
sparsemux_9_6_24_1_1_U309(
    .din0(col_sum_14_load),
    .din1(col_sum_30_load),
    .din2(col_sum_46_load),
    .din3(col_sum_62_load),
    .def(tmp_51_fu_2296_p9),
    .sel(trunc_ln89_fu_1522_p1),
    .dout(tmp_51_fu_2296_p11)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_9_6_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 6'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 6'h10 ),
    .din1_WIDTH( 24 ),
    .CASE2( 6'h20 ),
    .din2_WIDTH( 24 ),
    .CASE3( 6'h30 ),
    .din3_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 6 ),
    .dout_WIDTH( 24 ))
sparsemux_9_6_24_1_1_U310(
    .din0(col_sum_15_load),
    .din1(col_sum_31_load),
    .din2(col_sum_47_load),
    .din3(col_sum_63_load),
    .def(tmp_55_fu_2351_p9),
    .sel(trunc_ln89_fu_1522_p1),
    .dout(tmp_55_fu_2351_p11)
);

top_kernel_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((tmp_1_fu_1514_p3 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            j_fu_334 <= add_ln89_fu_2416_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            j_fu_334 <= 7'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mul_ln94_10_reg_5763 <= mul_ln94_10_fu_1476_p2;
        mul_ln94_11_reg_5780 <= mul_ln94_11_fu_1481_p2;
        mul_ln94_12_reg_5797 <= mul_ln94_12_fu_1486_p2;
        mul_ln94_13_reg_5814 <= mul_ln94_13_fu_1491_p2;
        mul_ln94_14_reg_5831 <= mul_ln94_14_fu_1496_p2;
        mul_ln94_15_reg_5848 <= mul_ln94_15_fu_1501_p2;
        mul_ln94_1_reg_5610 <= mul_ln94_1_fu_1431_p2;
        mul_ln94_2_reg_5627 <= mul_ln94_2_fu_1436_p2;
        mul_ln94_3_reg_5644 <= mul_ln94_3_fu_1441_p2;
        mul_ln94_4_reg_5661 <= mul_ln94_4_fu_1446_p2;
        mul_ln94_5_reg_5678 <= mul_ln94_5_fu_1451_p2;
        mul_ln94_6_reg_5695 <= mul_ln94_6_fu_1456_p2;
        mul_ln94_7_reg_5712 <= mul_ln94_7_fu_1461_p2;
        mul_ln94_8_reg_5729 <= mul_ln94_8_fu_1466_p2;
        mul_ln94_9_reg_5746 <= mul_ln94_9_fu_1471_p2;
        mul_ln94_reg_5593 <= mul_ln94_fu_1426_p2;
        tmp_13_reg_5633 <= tmp_8_fu_1636_p11[32'd23];
        tmp_18_reg_5650 <= tmp_s_fu_1691_p11[32'd23];
        tmp_24_reg_5667 <= tmp_11_fu_1746_p11[32'd23];
        tmp_29_reg_5684 <= tmp_15_fu_1801_p11[32'd23];
        tmp_2_reg_5599 <= tmp_fu_1526_p11[32'd23];
        tmp_338_cast1_reg_5605 <= {{mul_ln94_fu_1426_p2[80:63]}};
        tmp_340_cast2_reg_5622 <= {{mul_ln94_1_fu_1431_p2[80:63]}};
        tmp_342_cast3_reg_5639 <= {{mul_ln94_2_fu_1436_p2[80:63]}};
        tmp_344_cast4_reg_5656 <= {{mul_ln94_3_fu_1441_p2[80:63]}};
        tmp_346_cast5_reg_5673 <= {{mul_ln94_4_fu_1446_p2[80:63]}};
        tmp_348_cast6_reg_5690 <= {{mul_ln94_5_fu_1451_p2[80:63]}};
        tmp_34_reg_5701 <= tmp_19_fu_1856_p11[32'd23];
        tmp_350_cast7_reg_5707 <= {{mul_ln94_6_fu_1456_p2[80:63]}};
        tmp_352_cast8_reg_5724 <= {{mul_ln94_7_fu_1461_p2[80:63]}};
        tmp_354_cast9_reg_5741 <= {{mul_ln94_8_fu_1466_p2[80:63]}};
        tmp_356_cast1_reg_5758 <= {{mul_ln94_9_fu_1471_p2[80:63]}};
        tmp_358_cast1_reg_5775 <= {{mul_ln94_10_fu_1476_p2[80:63]}};
        tmp_360_cast1_reg_5792 <= {{mul_ln94_11_fu_1481_p2[80:63]}};
        tmp_362_cast1_reg_5809 <= {{mul_ln94_12_fu_1486_p2[80:63]}};
        tmp_364_cast1_reg_5826 <= {{mul_ln94_13_fu_1491_p2[80:63]}};
        tmp_366_cast1_reg_5843 <= {{mul_ln94_14_fu_1496_p2[80:63]}};
        tmp_368_cast1_reg_5860 <= {{mul_ln94_15_fu_1501_p2[80:63]}};
        tmp_40_reg_5718 <= tmp_23_fu_1911_p11[32'd23];
        tmp_45_reg_5735 <= tmp_27_fu_1966_p11[32'd23];
        tmp_50_reg_5752 <= tmp_31_fu_2021_p11[32'd23];
        tmp_56_reg_5769 <= tmp_35_fu_2076_p11[32'd23];
        tmp_61_reg_5786 <= tmp_39_fu_2131_p11[32'd23];
        tmp_65_reg_5803 <= tmp_43_fu_2186_p11[32'd23];
        tmp_69_reg_5820 <= tmp_47_fu_2241_p11[32'd23];
        tmp_73_reg_5837 <= tmp_51_fu_2296_p11[32'd23];
        tmp_77_reg_5854 <= tmp_55_fu_2351_p11[32'd23];
        tmp_7_reg_5616 <= tmp_4_fu_1581_p11[32'd23];
        trunc_ln89_reg_5589 <= trunc_ln89_fu_1522_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln89_reg_5589 == 6'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_10_fu_378 <= scale_74_fu_3926_p3;
        scale_11_fu_382 <= scale_75_fu_4063_p3;
        scale_12_fu_386 <= scale_76_fu_4200_p3;
        scale_13_fu_390 <= scale_77_fu_4337_p3;
        scale_14_fu_394 <= scale_78_fu_4474_p3;
        scale_15_fu_398 <= scale_79_fu_4611_p3;
        scale_1_fu_342 <= scale_65_fu_2693_p3;
        scale_2_fu_346 <= scale_66_fu_2830_p3;
        scale_3_fu_350 <= scale_67_fu_2967_p3;
        scale_4_fu_354 <= scale_68_fu_3104_p3;
        scale_5_fu_358 <= scale_69_fu_3241_p3;
        scale_6_fu_362 <= scale_70_fu_3378_p3;
        scale_7_fu_366 <= scale_71_fu_3515_p3;
        scale_8_fu_370 <= scale_72_fu_3652_p3;
        scale_9_fu_374 <= scale_73_fu_3789_p3;
        scale_fu_338 <= scale_64_fu_2556_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln89_reg_5589 == 6'd16) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_16_fu_402 <= scale_64_fu_2556_p3;
        scale_17_fu_406 <= scale_65_fu_2693_p3;
        scale_18_fu_410 <= scale_66_fu_2830_p3;
        scale_19_fu_414 <= scale_67_fu_2967_p3;
        scale_20_fu_418 <= scale_68_fu_3104_p3;
        scale_21_fu_422 <= scale_69_fu_3241_p3;
        scale_22_fu_426 <= scale_70_fu_3378_p3;
        scale_23_fu_430 <= scale_71_fu_3515_p3;
        scale_24_fu_434 <= scale_72_fu_3652_p3;
        scale_25_fu_438 <= scale_73_fu_3789_p3;
        scale_26_fu_442 <= scale_74_fu_3926_p3;
        scale_27_fu_446 <= scale_75_fu_4063_p3;
        scale_28_fu_450 <= scale_76_fu_4200_p3;
        scale_29_fu_454 <= scale_77_fu_4337_p3;
        scale_30_fu_458 <= scale_78_fu_4474_p3;
        scale_31_fu_462 <= scale_79_fu_4611_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln89_reg_5589 == 6'd32) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_32_fu_466 <= scale_64_fu_2556_p3;
        scale_33_fu_470 <= scale_65_fu_2693_p3;
        scale_34_fu_474 <= scale_66_fu_2830_p3;
        scale_35_fu_478 <= scale_67_fu_2967_p3;
        scale_36_fu_482 <= scale_68_fu_3104_p3;
        scale_37_fu_486 <= scale_69_fu_3241_p3;
        scale_38_fu_490 <= scale_70_fu_3378_p3;
        scale_39_fu_494 <= scale_71_fu_3515_p3;
        scale_40_fu_498 <= scale_72_fu_3652_p3;
        scale_41_fu_502 <= scale_73_fu_3789_p3;
        scale_42_fu_506 <= scale_74_fu_3926_p3;
        scale_43_fu_510 <= scale_75_fu_4063_p3;
        scale_44_fu_514 <= scale_76_fu_4200_p3;
        scale_45_fu_518 <= scale_77_fu_4337_p3;
        scale_46_fu_522 <= scale_78_fu_4474_p3;
        scale_47_fu_526 <= scale_79_fu_4611_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~(trunc_ln89_reg_5589 == 6'd32) & ~(trunc_ln89_reg_5589 == 6'd16) & ~(trunc_ln89_reg_5589 == 6'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_48_fu_530 <= scale_64_fu_2556_p3;
        scale_49_fu_534 <= scale_65_fu_2693_p3;
        scale_50_fu_538 <= scale_66_fu_2830_p3;
        scale_51_fu_542 <= scale_67_fu_2967_p3;
        scale_52_fu_546 <= scale_68_fu_3104_p3;
        scale_53_fu_550 <= scale_69_fu_3241_p3;
        scale_54_fu_554 <= scale_70_fu_3378_p3;
        scale_55_fu_558 <= scale_71_fu_3515_p3;
        scale_56_fu_562 <= scale_72_fu_3652_p3;
        scale_57_fu_566 <= scale_73_fu_3789_p3;
        scale_58_fu_570 <= scale_74_fu_3926_p3;
        scale_59_fu_574 <= scale_75_fu_4063_p3;
        scale_60_fu_578 <= scale_76_fu_4200_p3;
        scale_61_fu_582 <= scale_77_fu_4337_p3;
        scale_62_fu_586 <= scale_78_fu_4474_p3;
        scale_63_fu_590 <= scale_79_fu_4611_p3;
    end
end

always @ (*) begin
    if (((tmp_1_fu_1514_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_jb = 7'd0;
    end else begin
        ap_sig_allocacmp_jb = j_fu_334;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_1_fu_1514_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_10_out_ap_vld = 1'b1;
    end else begin
        scale_10_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_1_fu_1514_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_11_out_ap_vld = 1'b1;
    end else begin
        scale_11_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_1_fu_1514_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_12_out_ap_vld = 1'b1;
    end else begin
        scale_12_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_1_fu_1514_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_13_out_ap_vld = 1'b1;
    end else begin
        scale_13_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_1_fu_1514_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_14_out_ap_vld = 1'b1;
    end else begin
        scale_14_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_1_fu_1514_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_15_out_ap_vld = 1'b1;
    end else begin
        scale_15_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_1_fu_1514_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_16_out_ap_vld = 1'b1;
    end else begin
        scale_16_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_1_fu_1514_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_17_out_ap_vld = 1'b1;
    end else begin
        scale_17_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_1_fu_1514_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_18_out_ap_vld = 1'b1;
    end else begin
        scale_18_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_1_fu_1514_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_19_out_ap_vld = 1'b1;
    end else begin
        scale_19_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_1_fu_1514_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_1_out_ap_vld = 1'b1;
    end else begin
        scale_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_1_fu_1514_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_20_out_ap_vld = 1'b1;
    end else begin
        scale_20_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_1_fu_1514_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_21_out_ap_vld = 1'b1;
    end else begin
        scale_21_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_1_fu_1514_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_22_out_ap_vld = 1'b1;
    end else begin
        scale_22_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_1_fu_1514_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_23_out_ap_vld = 1'b1;
    end else begin
        scale_23_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_1_fu_1514_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_24_out_ap_vld = 1'b1;
    end else begin
        scale_24_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_1_fu_1514_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_25_out_ap_vld = 1'b1;
    end else begin
        scale_25_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_1_fu_1514_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_26_out_ap_vld = 1'b1;
    end else begin
        scale_26_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_1_fu_1514_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_27_out_ap_vld = 1'b1;
    end else begin
        scale_27_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_1_fu_1514_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_28_out_ap_vld = 1'b1;
    end else begin
        scale_28_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_1_fu_1514_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_29_out_ap_vld = 1'b1;
    end else begin
        scale_29_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_1_fu_1514_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_2_out_ap_vld = 1'b1;
    end else begin
        scale_2_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_1_fu_1514_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_30_out_ap_vld = 1'b1;
    end else begin
        scale_30_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_1_fu_1514_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_31_out_ap_vld = 1'b1;
    end else begin
        scale_31_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_1_fu_1514_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_32_out_ap_vld = 1'b1;
    end else begin
        scale_32_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_1_fu_1514_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_33_out_ap_vld = 1'b1;
    end else begin
        scale_33_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_1_fu_1514_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_34_out_ap_vld = 1'b1;
    end else begin
        scale_34_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_1_fu_1514_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_35_out_ap_vld = 1'b1;
    end else begin
        scale_35_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_1_fu_1514_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_36_out_ap_vld = 1'b1;
    end else begin
        scale_36_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_1_fu_1514_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_37_out_ap_vld = 1'b1;
    end else begin
        scale_37_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_1_fu_1514_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_38_out_ap_vld = 1'b1;
    end else begin
        scale_38_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_1_fu_1514_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_39_out_ap_vld = 1'b1;
    end else begin
        scale_39_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_1_fu_1514_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_3_out_ap_vld = 1'b1;
    end else begin
        scale_3_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_1_fu_1514_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_40_out_ap_vld = 1'b1;
    end else begin
        scale_40_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_1_fu_1514_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_41_out_ap_vld = 1'b1;
    end else begin
        scale_41_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_1_fu_1514_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_42_out_ap_vld = 1'b1;
    end else begin
        scale_42_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_1_fu_1514_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_43_out_ap_vld = 1'b1;
    end else begin
        scale_43_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_1_fu_1514_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_44_out_ap_vld = 1'b1;
    end else begin
        scale_44_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_1_fu_1514_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_45_out_ap_vld = 1'b1;
    end else begin
        scale_45_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_1_fu_1514_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_46_out_ap_vld = 1'b1;
    end else begin
        scale_46_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_1_fu_1514_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_47_out_ap_vld = 1'b1;
    end else begin
        scale_47_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_1_fu_1514_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_48_out_ap_vld = 1'b1;
    end else begin
        scale_48_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_1_fu_1514_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_49_out_ap_vld = 1'b1;
    end else begin
        scale_49_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_1_fu_1514_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_4_out_ap_vld = 1'b1;
    end else begin
        scale_4_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_1_fu_1514_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_50_out_ap_vld = 1'b1;
    end else begin
        scale_50_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_1_fu_1514_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_51_out_ap_vld = 1'b1;
    end else begin
        scale_51_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_1_fu_1514_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_52_out_ap_vld = 1'b1;
    end else begin
        scale_52_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_1_fu_1514_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_53_out_ap_vld = 1'b1;
    end else begin
        scale_53_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_1_fu_1514_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_54_out_ap_vld = 1'b1;
    end else begin
        scale_54_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_1_fu_1514_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_55_out_ap_vld = 1'b1;
    end else begin
        scale_55_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_1_fu_1514_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_56_out_ap_vld = 1'b1;
    end else begin
        scale_56_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_1_fu_1514_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_57_out_ap_vld = 1'b1;
    end else begin
        scale_57_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_1_fu_1514_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_58_out_ap_vld = 1'b1;
    end else begin
        scale_58_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_1_fu_1514_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_59_out_ap_vld = 1'b1;
    end else begin
        scale_59_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_1_fu_1514_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_5_out_ap_vld = 1'b1;
    end else begin
        scale_5_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_1_fu_1514_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_60_out_ap_vld = 1'b1;
    end else begin
        scale_60_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_1_fu_1514_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_61_out_ap_vld = 1'b1;
    end else begin
        scale_61_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_1_fu_1514_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_62_out_ap_vld = 1'b1;
    end else begin
        scale_62_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_1_fu_1514_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_63_out_ap_vld = 1'b1;
    end else begin
        scale_63_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_1_fu_1514_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_6_out_ap_vld = 1'b1;
    end else begin
        scale_6_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_1_fu_1514_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_7_out_ap_vld = 1'b1;
    end else begin
        scale_7_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_1_fu_1514_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_8_out_ap_vld = 1'b1;
    end else begin
        scale_8_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_1_fu_1514_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_9_out_ap_vld = 1'b1;
    end else begin
        scale_9_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (tmp_1_fu_1514_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_out_ap_vld = 1'b1;
    end else begin
        scale_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln89_fu_2416_p2 = (ap_sig_allocacmp_jb + 7'd16);

assign and_ln94_10_fu_3203_p2 = (xor_ln94_10_fu_3197_p2 & or_ln94_10_fu_3191_p2);

assign and_ln94_11_fu_3221_p2 = (xor_ln94_11_fu_3215_p2 & tmp_30_fu_3163_p3);

assign and_ln94_12_fu_3340_p2 = (xor_ln94_12_fu_3334_p2 & or_ln94_12_fu_3328_p2);

assign and_ln94_13_fu_3358_p2 = (xor_ln94_13_fu_3352_p2 & tmp_36_fu_3300_p3);

assign and_ln94_14_fu_3477_p2 = (xor_ln94_14_fu_3471_p2 & or_ln94_14_fu_3465_p2);

assign and_ln94_15_fu_3495_p2 = (xor_ln94_15_fu_3489_p2 & tmp_41_fu_3437_p3);

assign and_ln94_16_fu_3614_p2 = (xor_ln94_16_fu_3608_p2 & or_ln94_16_fu_3602_p2);

assign and_ln94_17_fu_3632_p2 = (xor_ln94_17_fu_3626_p2 & tmp_46_fu_3574_p3);

assign and_ln94_18_fu_3751_p2 = (xor_ln94_18_fu_3745_p2 & or_ln94_18_fu_3739_p2);

assign and_ln94_19_fu_3769_p2 = (xor_ln94_19_fu_3763_p2 & tmp_52_fu_3711_p3);

assign and_ln94_1_fu_2536_p2 = (xor_ln94_1_fu_2530_p2 & tmp_3_fu_2478_p3);

assign and_ln94_20_fu_3888_p2 = (xor_ln94_20_fu_3882_p2 & or_ln94_20_fu_3876_p2);

assign and_ln94_21_fu_3906_p2 = (xor_ln94_21_fu_3900_p2 & tmp_57_fu_3848_p3);

assign and_ln94_22_fu_4025_p2 = (xor_ln94_22_fu_4019_p2 & or_ln94_22_fu_4013_p2);

assign and_ln94_23_fu_4043_p2 = (xor_ln94_23_fu_4037_p2 & tmp_62_fu_3985_p3);

assign and_ln94_24_fu_4162_p2 = (xor_ln94_24_fu_4156_p2 & or_ln94_24_fu_4150_p2);

assign and_ln94_25_fu_4180_p2 = (xor_ln94_25_fu_4174_p2 & tmp_66_fu_4122_p3);

assign and_ln94_26_fu_4299_p2 = (xor_ln94_26_fu_4293_p2 & or_ln94_26_fu_4287_p2);

assign and_ln94_27_fu_4317_p2 = (xor_ln94_27_fu_4311_p2 & tmp_70_fu_4259_p3);

assign and_ln94_28_fu_4436_p2 = (xor_ln94_28_fu_4430_p2 & or_ln94_28_fu_4424_p2);

assign and_ln94_29_fu_4454_p2 = (xor_ln94_29_fu_4448_p2 & tmp_74_fu_4396_p3);

assign and_ln94_2_fu_2655_p2 = (xor_ln94_2_fu_2649_p2 & or_ln94_2_fu_2643_p2);

assign and_ln94_30_fu_4573_p2 = (xor_ln94_30_fu_4567_p2 & or_ln94_30_fu_4561_p2);

assign and_ln94_31_fu_4591_p2 = (xor_ln94_31_fu_4585_p2 & tmp_78_fu_4533_p3);

assign and_ln94_32_fu_2524_p2 = (tmp_6_fu_2498_p3 & tmp_5_fu_2490_p3);

assign and_ln94_33_fu_2661_p2 = (tmp_12_fu_2635_p3 & tmp_10_fu_2627_p3);

assign and_ln94_34_fu_2798_p2 = (tmp_17_fu_2772_p3 & tmp_16_fu_2764_p3);

assign and_ln94_35_fu_2935_p2 = (tmp_22_fu_2909_p3 & tmp_21_fu_2901_p3);

assign and_ln94_36_fu_3072_p2 = (tmp_28_fu_3046_p3 & tmp_26_fu_3038_p3);

assign and_ln94_37_fu_3209_p2 = (tmp_33_fu_3183_p3 & tmp_32_fu_3175_p3);

assign and_ln94_38_fu_3346_p2 = (tmp_38_fu_3320_p3 & tmp_37_fu_3312_p3);

assign and_ln94_39_fu_3483_p2 = (tmp_44_fu_3457_p3 & tmp_42_fu_3449_p3);

assign and_ln94_3_fu_2673_p2 = (xor_ln94_3_fu_2667_p2 & tmp_9_fu_2615_p3);

assign and_ln94_40_fu_3620_p2 = (tmp_49_fu_3594_p3 & tmp_48_fu_3586_p3);

assign and_ln94_41_fu_3757_p2 = (tmp_54_fu_3731_p3 & tmp_53_fu_3723_p3);

assign and_ln94_42_fu_3894_p2 = (tmp_60_fu_3868_p3 & tmp_58_fu_3860_p3);

assign and_ln94_43_fu_4031_p2 = (tmp_64_fu_4005_p3 & tmp_63_fu_3997_p3);

assign and_ln94_44_fu_4168_p2 = (tmp_68_fu_4142_p3 & tmp_67_fu_4134_p3);

assign and_ln94_45_fu_4305_p2 = (tmp_72_fu_4279_p3 & tmp_71_fu_4271_p3);

assign and_ln94_46_fu_4442_p2 = (tmp_76_fu_4416_p3 & tmp_75_fu_4408_p3);

assign and_ln94_47_fu_4579_p2 = (tmp_80_fu_4553_p3 & tmp_79_fu_4545_p3);

assign and_ln94_4_fu_2792_p2 = (xor_ln94_4_fu_2786_p2 & or_ln94_4_fu_2780_p2);

assign and_ln94_5_fu_2810_p2 = (xor_ln94_5_fu_2804_p2 & tmp_14_fu_2752_p3);

assign and_ln94_6_fu_2929_p2 = (xor_ln94_6_fu_2923_p2 & or_ln94_6_fu_2917_p2);

assign and_ln94_7_fu_2947_p2 = (xor_ln94_7_fu_2941_p2 & tmp_20_fu_2889_p3);

assign and_ln94_8_fu_3066_p2 = (xor_ln94_8_fu_3060_p2 & or_ln94_8_fu_3054_p2);

assign and_ln94_9_fu_3084_p2 = (xor_ln94_9_fu_3078_p2 & tmp_25_fu_3026_p3);

assign and_ln94_fu_2518_p2 = (xor_ln94_fu_2512_p2 & or_ln94_fu_2506_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = ap_ready_sig;

assign mul_ln94_10_fu_1476_p1 = 81'd1099511758849;

assign mul_ln94_11_fu_1481_p1 = 81'd1099511758849;

assign mul_ln94_12_fu_1486_p1 = 81'd1099511758849;

assign mul_ln94_13_fu_1491_p1 = 81'd1099511758849;

assign mul_ln94_14_fu_1496_p1 = 81'd1099511758849;

assign mul_ln94_15_fu_1501_p1 = 81'd1099511758849;

assign mul_ln94_1_fu_1431_p1 = 81'd1099511758849;

assign mul_ln94_2_fu_1436_p1 = 81'd1099511758849;

assign mul_ln94_3_fu_1441_p1 = 81'd1099511758849;

assign mul_ln94_4_fu_1446_p1 = 81'd1099511758849;

assign mul_ln94_5_fu_1451_p1 = 81'd1099511758849;

assign mul_ln94_6_fu_1456_p1 = 81'd1099511758849;

assign mul_ln94_7_fu_1461_p1 = 81'd1099511758849;

assign mul_ln94_8_fu_1466_p1 = 81'd1099511758849;

assign mul_ln94_9_fu_1471_p1 = 81'd1099511758849;

assign mul_ln94_fu_1426_p1 = 81'd1099511758849;

assign or_ln94_10_fu_3191_p2 = (tmp_33_fu_3183_p3 | tmp_32_fu_3175_p3);

assign or_ln94_11_fu_3235_p2 = (and_ln94_11_fu_3221_p2 | and_ln94_10_fu_3203_p2);

assign or_ln94_12_fu_3328_p2 = (tmp_38_fu_3320_p3 | tmp_37_fu_3312_p3);

assign or_ln94_13_fu_3372_p2 = (and_ln94_13_fu_3358_p2 | and_ln94_12_fu_3340_p2);

assign or_ln94_14_fu_3465_p2 = (tmp_44_fu_3457_p3 | tmp_42_fu_3449_p3);

assign or_ln94_15_fu_3509_p2 = (and_ln94_15_fu_3495_p2 | and_ln94_14_fu_3477_p2);

assign or_ln94_16_fu_3602_p2 = (tmp_49_fu_3594_p3 | tmp_48_fu_3586_p3);

assign or_ln94_17_fu_3646_p2 = (and_ln94_17_fu_3632_p2 | and_ln94_16_fu_3614_p2);

assign or_ln94_18_fu_3739_p2 = (tmp_54_fu_3731_p3 | tmp_53_fu_3723_p3);

assign or_ln94_19_fu_3783_p2 = (and_ln94_19_fu_3769_p2 | and_ln94_18_fu_3751_p2);

assign or_ln94_1_fu_2550_p2 = (and_ln94_fu_2518_p2 | and_ln94_1_fu_2536_p2);

assign or_ln94_20_fu_3876_p2 = (tmp_60_fu_3868_p3 | tmp_58_fu_3860_p3);

assign or_ln94_21_fu_3920_p2 = (and_ln94_21_fu_3906_p2 | and_ln94_20_fu_3888_p2);

assign or_ln94_22_fu_4013_p2 = (tmp_64_fu_4005_p3 | tmp_63_fu_3997_p3);

assign or_ln94_23_fu_4057_p2 = (and_ln94_23_fu_4043_p2 | and_ln94_22_fu_4025_p2);

assign or_ln94_24_fu_4150_p2 = (tmp_68_fu_4142_p3 | tmp_67_fu_4134_p3);

assign or_ln94_25_fu_4194_p2 = (and_ln94_25_fu_4180_p2 | and_ln94_24_fu_4162_p2);

assign or_ln94_26_fu_4287_p2 = (tmp_72_fu_4279_p3 | tmp_71_fu_4271_p3);

assign or_ln94_27_fu_4331_p2 = (and_ln94_27_fu_4317_p2 | and_ln94_26_fu_4299_p2);

assign or_ln94_28_fu_4424_p2 = (tmp_76_fu_4416_p3 | tmp_75_fu_4408_p3);

assign or_ln94_29_fu_4468_p2 = (and_ln94_29_fu_4454_p2 | and_ln94_28_fu_4436_p2);

assign or_ln94_2_fu_2643_p2 = (tmp_12_fu_2635_p3 | tmp_10_fu_2627_p3);

assign or_ln94_30_fu_4561_p2 = (tmp_80_fu_4553_p3 | tmp_79_fu_4545_p3);

assign or_ln94_31_fu_4605_p2 = (and_ln94_31_fu_4591_p2 | and_ln94_30_fu_4573_p2);

assign or_ln94_3_fu_2687_p2 = (and_ln94_3_fu_2673_p2 | and_ln94_2_fu_2655_p2);

assign or_ln94_4_fu_2780_p2 = (tmp_17_fu_2772_p3 | tmp_16_fu_2764_p3);

assign or_ln94_5_fu_2824_p2 = (and_ln94_5_fu_2810_p2 | and_ln94_4_fu_2792_p2);

assign or_ln94_6_fu_2917_p2 = (tmp_22_fu_2909_p3 | tmp_21_fu_2901_p3);

assign or_ln94_7_fu_2961_p2 = (and_ln94_7_fu_2947_p2 | and_ln94_6_fu_2929_p2);

assign or_ln94_8_fu_3054_p2 = (tmp_28_fu_3046_p3 | tmp_26_fu_3038_p3);

assign or_ln94_9_fu_3098_p2 = (and_ln94_9_fu_3084_p2 | and_ln94_8_fu_3066_p2);

assign or_ln94_fu_2506_p2 = (tmp_6_fu_2498_p3 | tmp_5_fu_2490_p3);

assign scale_10_out = scale_10_fu_378;

assign scale_11_out = scale_11_fu_382;

assign scale_12_out = scale_12_fu_386;

assign scale_13_out = scale_13_fu_390;

assign scale_14_out = scale_14_fu_394;

assign scale_15_out = scale_15_fu_398;

assign scale_16_out = scale_16_fu_402;

assign scale_17_out = scale_17_fu_406;

assign scale_18_out = scale_18_fu_410;

assign scale_19_out = scale_19_fu_414;

assign scale_1_out = scale_1_fu_342;

assign scale_20_out = scale_20_fu_418;

assign scale_21_out = scale_21_fu_422;

assign scale_22_out = scale_22_fu_426;

assign scale_23_out = scale_23_fu_430;

assign scale_24_out = scale_24_fu_434;

assign scale_25_out = scale_25_fu_438;

assign scale_26_out = scale_26_fu_442;

assign scale_27_out = scale_27_fu_446;

assign scale_28_out = scale_28_fu_450;

assign scale_29_out = scale_29_fu_454;

assign scale_2_out = scale_2_fu_346;

assign scale_30_out = scale_30_fu_458;

assign scale_31_out = scale_31_fu_462;

assign scale_32_out = scale_32_fu_466;

assign scale_33_out = scale_33_fu_470;

assign scale_34_out = scale_34_fu_474;

assign scale_35_out = scale_35_fu_478;

assign scale_36_out = scale_36_fu_482;

assign scale_37_out = scale_37_fu_486;

assign scale_38_out = scale_38_fu_490;

assign scale_39_out = scale_39_fu_494;

assign scale_3_out = scale_3_fu_350;

assign scale_40_out = scale_40_fu_498;

assign scale_41_out = scale_41_fu_502;

assign scale_42_out = scale_42_fu_506;

assign scale_43_out = scale_43_fu_510;

assign scale_44_out = scale_44_fu_514;

assign scale_45_out = scale_45_fu_518;

assign scale_46_out = scale_46_fu_522;

assign scale_47_out = scale_47_fu_526;

assign scale_48_out = scale_48_fu_530;

assign scale_49_out = scale_49_fu_534;

assign scale_4_out = scale_4_fu_354;

assign scale_50_out = scale_50_fu_538;

assign scale_51_out = scale_51_fu_542;

assign scale_52_out = scale_52_fu_546;

assign scale_53_out = scale_53_fu_550;

assign scale_54_out = scale_54_fu_554;

assign scale_55_out = scale_55_fu_558;

assign scale_56_out = scale_56_fu_562;

assign scale_57_out = scale_57_fu_566;

assign scale_58_out = scale_58_fu_570;

assign scale_59_out = scale_59_fu_574;

assign scale_5_out = scale_5_fu_358;

assign scale_60_out = scale_60_fu_578;

assign scale_61_out = scale_61_fu_582;

assign scale_62_out = scale_62_fu_586;

assign scale_63_out = scale_63_fu_590;

assign scale_64_fu_2556_p3 = ((or_ln94_1_fu_2550_p2[0:0] == 1'b1) ? select_ln94_fu_2542_p3 : sext_ln94_2_fu_2486_p1);

assign scale_65_fu_2693_p3 = ((or_ln94_3_fu_2687_p2[0:0] == 1'b1) ? select_ln94_2_fu_2679_p3 : sext_ln94_5_fu_2623_p1);

assign scale_66_fu_2830_p3 = ((or_ln94_5_fu_2824_p2[0:0] == 1'b1) ? select_ln94_4_fu_2816_p3 : sext_ln94_8_fu_2760_p1);

assign scale_67_fu_2967_p3 = ((or_ln94_7_fu_2961_p2[0:0] == 1'b1) ? select_ln94_6_fu_2953_p3 : sext_ln94_11_fu_2897_p1);

assign scale_68_fu_3104_p3 = ((or_ln94_9_fu_3098_p2[0:0] == 1'b1) ? select_ln94_8_fu_3090_p3 : sext_ln94_14_fu_3034_p1);

assign scale_69_fu_3241_p3 = ((or_ln94_11_fu_3235_p2[0:0] == 1'b1) ? select_ln94_10_fu_3227_p3 : sext_ln94_17_fu_3171_p1);

assign scale_6_out = scale_6_fu_362;

assign scale_70_fu_3378_p3 = ((or_ln94_13_fu_3372_p2[0:0] == 1'b1) ? select_ln94_12_fu_3364_p3 : sext_ln94_20_fu_3308_p1);

assign scale_71_fu_3515_p3 = ((or_ln94_15_fu_3509_p2[0:0] == 1'b1) ? select_ln94_14_fu_3501_p3 : sext_ln94_23_fu_3445_p1);

assign scale_72_fu_3652_p3 = ((or_ln94_17_fu_3646_p2[0:0] == 1'b1) ? select_ln94_16_fu_3638_p3 : sext_ln94_26_fu_3582_p1);

assign scale_73_fu_3789_p3 = ((or_ln94_19_fu_3783_p2[0:0] == 1'b1) ? select_ln94_18_fu_3775_p3 : sext_ln94_29_fu_3719_p1);

assign scale_74_fu_3926_p3 = ((or_ln94_21_fu_3920_p2[0:0] == 1'b1) ? select_ln94_20_fu_3912_p3 : sext_ln94_32_fu_3856_p1);

assign scale_75_fu_4063_p3 = ((or_ln94_23_fu_4057_p2[0:0] == 1'b1) ? select_ln94_22_fu_4049_p3 : sext_ln94_35_fu_3993_p1);

assign scale_76_fu_4200_p3 = ((or_ln94_25_fu_4194_p2[0:0] == 1'b1) ? select_ln94_24_fu_4186_p3 : sext_ln94_38_fu_4130_p1);

assign scale_77_fu_4337_p3 = ((or_ln94_27_fu_4331_p2[0:0] == 1'b1) ? select_ln94_26_fu_4323_p3 : sext_ln94_41_fu_4267_p1);

assign scale_78_fu_4474_p3 = ((or_ln94_29_fu_4468_p2[0:0] == 1'b1) ? select_ln94_28_fu_4460_p3 : sext_ln94_44_fu_4404_p1);

assign scale_79_fu_4611_p3 = ((or_ln94_31_fu_4605_p2[0:0] == 1'b1) ? select_ln94_30_fu_4597_p3 : sext_ln94_47_fu_4541_p1);

assign scale_7_out = scale_7_fu_366;

assign scale_8_out = scale_8_fu_370;

assign scale_9_out = scale_9_fu_374;

assign scale_out = scale_fu_338;

assign select_ln94_10_fu_3227_p3 = ((and_ln94_10_fu_3203_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln94_12_fu_3364_p3 = ((and_ln94_12_fu_3340_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln94_13_fu_2725_p3 = ((tmp_13_reg_5633[0:0] == 1'b1) ? tmp_341_cast_fu_2706_p4 : tmp_342_cast_fu_2716_p4);

assign select_ln94_14_fu_3501_p3 = ((and_ln94_14_fu_3477_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln94_15_fu_2742_p3 = ((tmp_13_reg_5633[0:0] == 1'b1) ? sub_ln94_5_fu_2736_p2 : tmp_342_cast3_reg_5639);

assign select_ln94_16_fu_3638_p3 = ((and_ln94_16_fu_3614_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln94_18_fu_3775_p3 = ((and_ln94_18_fu_3751_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln94_19_fu_2862_p3 = ((tmp_18_reg_5650[0:0] == 1'b1) ? tmp_343_cast_fu_2843_p4 : tmp_344_cast_fu_2853_p4);

assign select_ln94_1_fu_2451_p3 = ((tmp_2_reg_5599[0:0] == 1'b1) ? tmp_337_cast_fu_2432_p4 : tmp_338_cast_fu_2442_p4);

assign select_ln94_20_fu_3912_p3 = ((and_ln94_20_fu_3888_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln94_21_fu_2879_p3 = ((tmp_18_reg_5650[0:0] == 1'b1) ? sub_ln94_7_fu_2873_p2 : tmp_344_cast4_reg_5656);

assign select_ln94_22_fu_4049_p3 = ((and_ln94_22_fu_4025_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln94_24_fu_4186_p3 = ((and_ln94_24_fu_4162_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln94_25_fu_2999_p3 = ((tmp_24_reg_5667[0:0] == 1'b1) ? tmp_345_cast_fu_2980_p4 : tmp_346_cast_fu_2990_p4);

assign select_ln94_26_fu_4323_p3 = ((and_ln94_26_fu_4299_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln94_27_fu_3016_p3 = ((tmp_24_reg_5667[0:0] == 1'b1) ? sub_ln94_9_fu_3010_p2 : tmp_346_cast5_reg_5673);

assign select_ln94_28_fu_4460_p3 = ((and_ln94_28_fu_4436_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln94_2_fu_2679_p3 = ((and_ln94_2_fu_2655_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln94_30_fu_4597_p3 = ((and_ln94_30_fu_4573_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln94_31_fu_3136_p3 = ((tmp_29_reg_5684[0:0] == 1'b1) ? tmp_347_cast_fu_3117_p4 : tmp_348_cast_fu_3127_p4);

assign select_ln94_32_fu_3153_p3 = ((tmp_29_reg_5684[0:0] == 1'b1) ? sub_ln94_11_fu_3147_p2 : tmp_348_cast6_reg_5690);

assign select_ln94_34_fu_3273_p3 = ((tmp_34_reg_5701[0:0] == 1'b1) ? tmp_349_cast_fu_3254_p4 : tmp_350_cast_fu_3264_p4);

assign select_ln94_35_fu_3290_p3 = ((tmp_34_reg_5701[0:0] == 1'b1) ? sub_ln94_13_fu_3284_p2 : tmp_350_cast7_reg_5707);

assign select_ln94_37_fu_3410_p3 = ((tmp_40_reg_5718[0:0] == 1'b1) ? tmp_351_cast_fu_3391_p4 : tmp_352_cast_fu_3401_p4);

assign select_ln94_38_fu_3427_p3 = ((tmp_40_reg_5718[0:0] == 1'b1) ? sub_ln94_15_fu_3421_p2 : tmp_352_cast8_reg_5724);

assign select_ln94_3_fu_2468_p3 = ((tmp_2_reg_5599[0:0] == 1'b1) ? sub_ln94_1_fu_2462_p2 : tmp_338_cast1_reg_5605);

assign select_ln94_40_fu_3547_p3 = ((tmp_45_reg_5735[0:0] == 1'b1) ? tmp_353_cast_fu_3528_p4 : tmp_354_cast_fu_3538_p4);

assign select_ln94_41_fu_3564_p3 = ((tmp_45_reg_5735[0:0] == 1'b1) ? sub_ln94_17_fu_3558_p2 : tmp_354_cast9_reg_5741);

assign select_ln94_43_fu_3684_p3 = ((tmp_50_reg_5752[0:0] == 1'b1) ? tmp_355_cast_fu_3665_p4 : tmp_356_cast_fu_3675_p4);

assign select_ln94_44_fu_3701_p3 = ((tmp_50_reg_5752[0:0] == 1'b1) ? sub_ln94_19_fu_3695_p2 : tmp_356_cast1_reg_5758);

assign select_ln94_46_fu_3821_p3 = ((tmp_56_reg_5769[0:0] == 1'b1) ? tmp_357_cast_fu_3802_p4 : tmp_358_cast_fu_3812_p4);

assign select_ln94_47_fu_3838_p3 = ((tmp_56_reg_5769[0:0] == 1'b1) ? sub_ln94_21_fu_3832_p2 : tmp_358_cast1_reg_5775);

assign select_ln94_49_fu_3958_p3 = ((tmp_61_reg_5786[0:0] == 1'b1) ? tmp_359_cast_fu_3939_p4 : tmp_360_cast_fu_3949_p4);

assign select_ln94_4_fu_2816_p3 = ((and_ln94_4_fu_2792_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln94_50_fu_3975_p3 = ((tmp_61_reg_5786[0:0] == 1'b1) ? sub_ln94_23_fu_3969_p2 : tmp_360_cast1_reg_5792);

assign select_ln94_52_fu_4095_p3 = ((tmp_65_reg_5803[0:0] == 1'b1) ? tmp_361_cast_fu_4076_p4 : tmp_362_cast_fu_4086_p4);

assign select_ln94_53_fu_4112_p3 = ((tmp_65_reg_5803[0:0] == 1'b1) ? sub_ln94_25_fu_4106_p2 : tmp_362_cast1_reg_5809);

assign select_ln94_55_fu_4232_p3 = ((tmp_69_reg_5820[0:0] == 1'b1) ? tmp_363_cast_fu_4213_p4 : tmp_364_cast_fu_4223_p4);

assign select_ln94_56_fu_4249_p3 = ((tmp_69_reg_5820[0:0] == 1'b1) ? sub_ln94_27_fu_4243_p2 : tmp_364_cast1_reg_5826);

assign select_ln94_58_fu_4369_p3 = ((tmp_73_reg_5837[0:0] == 1'b1) ? tmp_365_cast_fu_4350_p4 : tmp_366_cast_fu_4360_p4);

assign select_ln94_59_fu_4386_p3 = ((tmp_73_reg_5837[0:0] == 1'b1) ? sub_ln94_29_fu_4380_p2 : tmp_366_cast1_reg_5843);

assign select_ln94_61_fu_4506_p3 = ((tmp_77_reg_5854[0:0] == 1'b1) ? tmp_367_cast_fu_4487_p4 : tmp_368_cast_fu_4497_p4);

assign select_ln94_62_fu_4523_p3 = ((tmp_77_reg_5854[0:0] == 1'b1) ? sub_ln94_31_fu_4517_p2 : tmp_368_cast1_reg_5860);

assign select_ln94_6_fu_2953_p3 = ((and_ln94_6_fu_2929_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln94_7_fu_2588_p3 = ((tmp_7_reg_5616[0:0] == 1'b1) ? tmp_339_cast_fu_2569_p4 : tmp_340_cast_fu_2579_p4);

assign select_ln94_8_fu_3090_p3 = ((and_ln94_8_fu_3066_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln94_9_fu_2605_p3 = ((tmp_7_reg_5616[0:0] == 1'b1) ? sub_ln94_3_fu_2599_p2 : tmp_340_cast2_reg_5622);

assign select_ln94_fu_2542_p3 = ((and_ln94_fu_2518_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign sext_ln94_10_fu_2885_p1 = select_ln94_21_fu_2879_p3;

assign sext_ln94_11_fu_2897_p1 = select_ln94_21_fu_2879_p3;

assign sext_ln94_13_fu_3022_p1 = select_ln94_27_fu_3016_p3;

assign sext_ln94_14_fu_3034_p1 = select_ln94_27_fu_3016_p3;

assign sext_ln94_16_fu_3159_p1 = select_ln94_32_fu_3153_p3;

assign sext_ln94_17_fu_3171_p1 = select_ln94_32_fu_3153_p3;

assign sext_ln94_19_fu_3296_p1 = select_ln94_35_fu_3290_p3;

assign sext_ln94_1_fu_2474_p1 = select_ln94_3_fu_2468_p3;

assign sext_ln94_20_fu_3308_p1 = select_ln94_35_fu_3290_p3;

assign sext_ln94_22_fu_3433_p1 = select_ln94_38_fu_3427_p3;

assign sext_ln94_23_fu_3445_p1 = select_ln94_38_fu_3427_p3;

assign sext_ln94_25_fu_3570_p1 = select_ln94_41_fu_3564_p3;

assign sext_ln94_26_fu_3582_p1 = select_ln94_41_fu_3564_p3;

assign sext_ln94_28_fu_3707_p1 = select_ln94_44_fu_3701_p3;

assign sext_ln94_29_fu_3719_p1 = select_ln94_44_fu_3701_p3;

assign sext_ln94_2_fu_2486_p1 = select_ln94_3_fu_2468_p3;

assign sext_ln94_31_fu_3844_p1 = select_ln94_47_fu_3838_p3;

assign sext_ln94_32_fu_3856_p1 = select_ln94_47_fu_3838_p3;

assign sext_ln94_34_fu_3981_p1 = select_ln94_50_fu_3975_p3;

assign sext_ln94_35_fu_3993_p1 = select_ln94_50_fu_3975_p3;

assign sext_ln94_37_fu_4118_p1 = select_ln94_53_fu_4112_p3;

assign sext_ln94_38_fu_4130_p1 = select_ln94_53_fu_4112_p3;

assign sext_ln94_40_fu_4255_p1 = select_ln94_56_fu_4249_p3;

assign sext_ln94_41_fu_4267_p1 = select_ln94_56_fu_4249_p3;

assign sext_ln94_43_fu_4392_p1 = select_ln94_59_fu_4386_p3;

assign sext_ln94_44_fu_4404_p1 = select_ln94_59_fu_4386_p3;

assign sext_ln94_46_fu_4529_p1 = select_ln94_62_fu_4523_p3;

assign sext_ln94_47_fu_4541_p1 = select_ln94_62_fu_4523_p3;

assign sext_ln94_4_fu_2611_p1 = select_ln94_9_fu_2605_p3;

assign sext_ln94_5_fu_2623_p1 = select_ln94_9_fu_2605_p3;

assign sext_ln94_7_fu_2748_p1 = select_ln94_15_fu_2742_p3;

assign sext_ln94_8_fu_2760_p1 = select_ln94_15_fu_2742_p3;

assign shl_ln94_10_fu_2155_p3 = {{tmp_39_fu_2131_p11}, {16'd0}};

assign shl_ln94_11_fu_2210_p3 = {{tmp_43_fu_2186_p11}, {16'd0}};

assign shl_ln94_12_fu_2265_p3 = {{tmp_47_fu_2241_p11}, {16'd0}};

assign shl_ln94_13_fu_2320_p3 = {{tmp_51_fu_2296_p11}, {16'd0}};

assign shl_ln94_14_fu_2375_p3 = {{tmp_55_fu_2351_p11}, {16'd0}};

assign shl_ln94_1_fu_1605_p3 = {{tmp_4_fu_1581_p11}, {16'd0}};

assign shl_ln94_2_fu_1660_p3 = {{tmp_8_fu_1636_p11}, {16'd0}};

assign shl_ln94_3_fu_1715_p3 = {{tmp_s_fu_1691_p11}, {16'd0}};

assign shl_ln94_4_fu_1770_p3 = {{tmp_11_fu_1746_p11}, {16'd0}};

assign shl_ln94_5_fu_1825_p3 = {{tmp_15_fu_1801_p11}, {16'd0}};

assign shl_ln94_6_fu_1880_p3 = {{tmp_19_fu_1856_p11}, {16'd0}};

assign shl_ln94_7_fu_1935_p3 = {{tmp_23_fu_1911_p11}, {16'd0}};

assign shl_ln94_8_fu_1990_p3 = {{tmp_27_fu_1966_p11}, {16'd0}};

assign shl_ln94_9_fu_2045_p3 = {{tmp_31_fu_2021_p11}, {16'd0}};

assign shl_ln94_s_fu_2100_p3 = {{tmp_35_fu_2076_p11}, {16'd0}};

assign shl_ln_fu_1550_p3 = {{tmp_fu_1526_p11}, {16'd0}};

assign sub_ln94_10_fu_3112_p2 = (81'd0 - mul_ln94_5_reg_5678);

assign sub_ln94_11_fu_3147_p2 = (18'd0 - zext_ln94_5_fu_3143_p1);

assign sub_ln94_12_fu_3249_p2 = (81'd0 - mul_ln94_6_reg_5695);

assign sub_ln94_13_fu_3284_p2 = (18'd0 - zext_ln94_6_fu_3280_p1);

assign sub_ln94_14_fu_3386_p2 = (81'd0 - mul_ln94_7_reg_5712);

assign sub_ln94_15_fu_3421_p2 = (18'd0 - zext_ln94_7_fu_3417_p1);

assign sub_ln94_16_fu_3523_p2 = (81'd0 - mul_ln94_8_reg_5729);

assign sub_ln94_17_fu_3558_p2 = (18'd0 - zext_ln94_8_fu_3554_p1);

assign sub_ln94_18_fu_3660_p2 = (81'd0 - mul_ln94_9_reg_5746);

assign sub_ln94_19_fu_3695_p2 = (18'd0 - zext_ln94_9_fu_3691_p1);

assign sub_ln94_1_fu_2462_p2 = (18'd0 - zext_ln94_fu_2458_p1);

assign sub_ln94_20_fu_3797_p2 = (81'd0 - mul_ln94_10_reg_5763);

assign sub_ln94_21_fu_3832_p2 = (18'd0 - zext_ln94_10_fu_3828_p1);

assign sub_ln94_22_fu_3934_p2 = (81'd0 - mul_ln94_11_reg_5780);

assign sub_ln94_23_fu_3969_p2 = (18'd0 - zext_ln94_11_fu_3965_p1);

assign sub_ln94_24_fu_4071_p2 = (81'd0 - mul_ln94_12_reg_5797);

assign sub_ln94_25_fu_4106_p2 = (18'd0 - zext_ln94_12_fu_4102_p1);

assign sub_ln94_26_fu_4208_p2 = (81'd0 - mul_ln94_13_reg_5814);

assign sub_ln94_27_fu_4243_p2 = (18'd0 - zext_ln94_13_fu_4239_p1);

assign sub_ln94_28_fu_4345_p2 = (81'd0 - mul_ln94_14_reg_5831);

assign sub_ln94_29_fu_4380_p2 = (18'd0 - zext_ln94_14_fu_4376_p1);

assign sub_ln94_2_fu_2564_p2 = (81'd0 - mul_ln94_1_reg_5610);

assign sub_ln94_30_fu_4482_p2 = (81'd0 - mul_ln94_15_reg_5848);

assign sub_ln94_31_fu_4517_p2 = (18'd0 - zext_ln94_15_fu_4513_p1);

assign sub_ln94_3_fu_2599_p2 = (18'd0 - zext_ln94_1_fu_2595_p1);

assign sub_ln94_4_fu_2701_p2 = (81'd0 - mul_ln94_2_reg_5627);

assign sub_ln94_5_fu_2736_p2 = (18'd0 - zext_ln94_2_fu_2732_p1);

assign sub_ln94_6_fu_2838_p2 = (81'd0 - mul_ln94_3_reg_5644);

assign sub_ln94_7_fu_2873_p2 = (18'd0 - zext_ln94_3_fu_2869_p1);

assign sub_ln94_8_fu_2975_p2 = (81'd0 - mul_ln94_4_reg_5661);

assign sub_ln94_9_fu_3010_p2 = (18'd0 - zext_ln94_4_fu_3006_p1);

assign sub_ln94_fu_2427_p2 = (81'd0 - mul_ln94_reg_5593);

assign tmp_10_fu_2627_p3 = sext_ln94_4_fu_2611_p1[32'd23];

assign tmp_11_fu_1746_p9 = 'bx;

assign tmp_12_fu_2635_p3 = select_ln94_9_fu_2605_p3[32'd17];

assign tmp_14_fu_2752_p3 = sext_ln94_7_fu_2748_p1[32'd39];

assign tmp_15_fu_1801_p9 = 'bx;

assign tmp_16_fu_2764_p3 = sext_ln94_7_fu_2748_p1[32'd23];

assign tmp_17_fu_2772_p3 = select_ln94_15_fu_2742_p3[32'd17];

assign tmp_19_fu_1856_p9 = 'bx;

assign tmp_1_fu_1514_p3 = ap_sig_allocacmp_jb[32'd6];

assign tmp_20_fu_2889_p3 = sext_ln94_10_fu_2885_p1[32'd39];

assign tmp_21_fu_2901_p3 = sext_ln94_10_fu_2885_p1[32'd23];

assign tmp_22_fu_2909_p3 = select_ln94_21_fu_2879_p3[32'd17];

assign tmp_23_fu_1911_p9 = 'bx;

assign tmp_25_fu_3026_p3 = sext_ln94_13_fu_3022_p1[32'd39];

assign tmp_26_fu_3038_p3 = sext_ln94_13_fu_3022_p1[32'd23];

assign tmp_27_fu_1966_p9 = 'bx;

assign tmp_28_fu_3046_p3 = select_ln94_27_fu_3016_p3[32'd17];

assign tmp_30_fu_3163_p3 = sext_ln94_16_fu_3159_p1[32'd39];

assign tmp_31_fu_2021_p9 = 'bx;

assign tmp_32_fu_3175_p3 = sext_ln94_16_fu_3159_p1[32'd23];

assign tmp_337_cast_fu_2432_p4 = {{sub_ln94_fu_2427_p2[79:63]}};

assign tmp_338_cast_fu_2442_p4 = {{mul_ln94_reg_5593[79:63]}};

assign tmp_339_cast_fu_2569_p4 = {{sub_ln94_2_fu_2564_p2[79:63]}};

assign tmp_33_fu_3183_p3 = select_ln94_32_fu_3153_p3[32'd17];

assign tmp_340_cast_fu_2579_p4 = {{mul_ln94_1_reg_5610[79:63]}};

assign tmp_341_cast_fu_2706_p4 = {{sub_ln94_4_fu_2701_p2[79:63]}};

assign tmp_342_cast_fu_2716_p4 = {{mul_ln94_2_reg_5627[79:63]}};

assign tmp_343_cast_fu_2843_p4 = {{sub_ln94_6_fu_2838_p2[79:63]}};

assign tmp_344_cast_fu_2853_p4 = {{mul_ln94_3_reg_5644[79:63]}};

assign tmp_345_cast_fu_2980_p4 = {{sub_ln94_8_fu_2975_p2[79:63]}};

assign tmp_346_cast_fu_2990_p4 = {{mul_ln94_4_reg_5661[79:63]}};

assign tmp_347_cast_fu_3117_p4 = {{sub_ln94_10_fu_3112_p2[79:63]}};

assign tmp_348_cast_fu_3127_p4 = {{mul_ln94_5_reg_5678[79:63]}};

assign tmp_349_cast_fu_3254_p4 = {{sub_ln94_12_fu_3249_p2[79:63]}};

assign tmp_350_cast_fu_3264_p4 = {{mul_ln94_6_reg_5695[79:63]}};

assign tmp_351_cast_fu_3391_p4 = {{sub_ln94_14_fu_3386_p2[79:63]}};

assign tmp_352_cast_fu_3401_p4 = {{mul_ln94_7_reg_5712[79:63]}};

assign tmp_353_cast_fu_3528_p4 = {{sub_ln94_16_fu_3523_p2[79:63]}};

assign tmp_354_cast_fu_3538_p4 = {{mul_ln94_8_reg_5729[79:63]}};

assign tmp_355_cast_fu_3665_p4 = {{sub_ln94_18_fu_3660_p2[79:63]}};

assign tmp_356_cast_fu_3675_p4 = {{mul_ln94_9_reg_5746[79:63]}};

assign tmp_357_cast_fu_3802_p4 = {{sub_ln94_20_fu_3797_p2[79:63]}};

assign tmp_358_cast_fu_3812_p4 = {{mul_ln94_10_reg_5763[79:63]}};

assign tmp_359_cast_fu_3939_p4 = {{sub_ln94_22_fu_3934_p2[79:63]}};

assign tmp_35_fu_2076_p9 = 'bx;

assign tmp_360_cast_fu_3949_p4 = {{mul_ln94_11_reg_5780[79:63]}};

assign tmp_361_cast_fu_4076_p4 = {{sub_ln94_24_fu_4071_p2[79:63]}};

assign tmp_362_cast_fu_4086_p4 = {{mul_ln94_12_reg_5797[79:63]}};

assign tmp_363_cast_fu_4213_p4 = {{sub_ln94_26_fu_4208_p2[79:63]}};

assign tmp_364_cast_fu_4223_p4 = {{mul_ln94_13_reg_5814[79:63]}};

assign tmp_365_cast_fu_4350_p4 = {{sub_ln94_28_fu_4345_p2[79:63]}};

assign tmp_366_cast_fu_4360_p4 = {{mul_ln94_14_reg_5831[79:63]}};

assign tmp_367_cast_fu_4487_p4 = {{sub_ln94_30_fu_4482_p2[79:63]}};

assign tmp_368_cast_fu_4497_p4 = {{mul_ln94_15_reg_5848[79:63]}};

assign tmp_36_fu_3300_p3 = sext_ln94_19_fu_3296_p1[32'd39];

assign tmp_37_fu_3312_p3 = sext_ln94_19_fu_3296_p1[32'd23];

assign tmp_38_fu_3320_p3 = select_ln94_35_fu_3290_p3[32'd17];

assign tmp_39_fu_2131_p9 = 'bx;

assign tmp_3_fu_2478_p3 = sext_ln94_1_fu_2474_p1[32'd39];

assign tmp_41_fu_3437_p3 = sext_ln94_22_fu_3433_p1[32'd39];

assign tmp_42_fu_3449_p3 = sext_ln94_22_fu_3433_p1[32'd23];

assign tmp_43_fu_2186_p9 = 'bx;

assign tmp_44_fu_3457_p3 = select_ln94_38_fu_3427_p3[32'd17];

assign tmp_46_fu_3574_p3 = sext_ln94_25_fu_3570_p1[32'd39];

assign tmp_47_fu_2241_p9 = 'bx;

assign tmp_48_fu_3586_p3 = sext_ln94_25_fu_3570_p1[32'd23];

assign tmp_49_fu_3594_p3 = select_ln94_41_fu_3564_p3[32'd17];

assign tmp_4_fu_1581_p9 = 'bx;

assign tmp_51_fu_2296_p9 = 'bx;

assign tmp_52_fu_3711_p3 = sext_ln94_28_fu_3707_p1[32'd39];

assign tmp_53_fu_3723_p3 = sext_ln94_28_fu_3707_p1[32'd23];

assign tmp_54_fu_3731_p3 = select_ln94_44_fu_3701_p3[32'd17];

assign tmp_55_fu_2351_p9 = 'bx;

assign tmp_57_fu_3848_p3 = sext_ln94_31_fu_3844_p1[32'd39];

assign tmp_58_fu_3860_p3 = sext_ln94_31_fu_3844_p1[32'd23];

assign tmp_5_fu_2490_p3 = sext_ln94_1_fu_2474_p1[32'd23];

assign tmp_60_fu_3868_p3 = select_ln94_47_fu_3838_p3[32'd17];

assign tmp_62_fu_3985_p3 = sext_ln94_34_fu_3981_p1[32'd39];

assign tmp_63_fu_3997_p3 = sext_ln94_34_fu_3981_p1[32'd23];

assign tmp_64_fu_4005_p3 = select_ln94_50_fu_3975_p3[32'd17];

assign tmp_66_fu_4122_p3 = sext_ln94_37_fu_4118_p1[32'd39];

assign tmp_67_fu_4134_p3 = sext_ln94_37_fu_4118_p1[32'd23];

assign tmp_68_fu_4142_p3 = select_ln94_53_fu_4112_p3[32'd17];

assign tmp_6_fu_2498_p3 = select_ln94_3_fu_2468_p3[32'd17];

assign tmp_70_fu_4259_p3 = sext_ln94_40_fu_4255_p1[32'd39];

assign tmp_71_fu_4271_p3 = sext_ln94_40_fu_4255_p1[32'd23];

assign tmp_72_fu_4279_p3 = select_ln94_56_fu_4249_p3[32'd17];

assign tmp_74_fu_4396_p3 = sext_ln94_43_fu_4392_p1[32'd39];

assign tmp_75_fu_4408_p3 = sext_ln94_43_fu_4392_p1[32'd23];

assign tmp_76_fu_4416_p3 = select_ln94_59_fu_4386_p3[32'd17];

assign tmp_78_fu_4533_p3 = sext_ln94_46_fu_4529_p1[32'd39];

assign tmp_79_fu_4545_p3 = sext_ln94_46_fu_4529_p1[32'd23];

assign tmp_80_fu_4553_p3 = select_ln94_62_fu_4523_p3[32'd17];

assign tmp_8_fu_1636_p9 = 'bx;

assign tmp_9_fu_2615_p3 = sext_ln94_4_fu_2611_p1[32'd39];

assign tmp_fu_1526_p9 = 'bx;

assign tmp_s_fu_1691_p9 = 'bx;

assign trunc_ln89_fu_1522_p1 = ap_sig_allocacmp_jb[5:0];

assign xor_ln94_10_fu_3197_p2 = (tmp_30_fu_3163_p3 ^ 1'd1);

assign xor_ln94_11_fu_3215_p2 = (1'd1 ^ and_ln94_37_fu_3209_p2);

assign xor_ln94_12_fu_3334_p2 = (tmp_36_fu_3300_p3 ^ 1'd1);

assign xor_ln94_13_fu_3352_p2 = (1'd1 ^ and_ln94_38_fu_3346_p2);

assign xor_ln94_14_fu_3471_p2 = (tmp_41_fu_3437_p3 ^ 1'd1);

assign xor_ln94_15_fu_3489_p2 = (1'd1 ^ and_ln94_39_fu_3483_p2);

assign xor_ln94_16_fu_3608_p2 = (tmp_46_fu_3574_p3 ^ 1'd1);

assign xor_ln94_17_fu_3626_p2 = (1'd1 ^ and_ln94_40_fu_3620_p2);

assign xor_ln94_18_fu_3745_p2 = (tmp_52_fu_3711_p3 ^ 1'd1);

assign xor_ln94_19_fu_3763_p2 = (1'd1 ^ and_ln94_41_fu_3757_p2);

assign xor_ln94_1_fu_2530_p2 = (1'd1 ^ and_ln94_32_fu_2524_p2);

assign xor_ln94_20_fu_3882_p2 = (tmp_57_fu_3848_p3 ^ 1'd1);

assign xor_ln94_21_fu_3900_p2 = (1'd1 ^ and_ln94_42_fu_3894_p2);

assign xor_ln94_22_fu_4019_p2 = (tmp_62_fu_3985_p3 ^ 1'd1);

assign xor_ln94_23_fu_4037_p2 = (1'd1 ^ and_ln94_43_fu_4031_p2);

assign xor_ln94_24_fu_4156_p2 = (tmp_66_fu_4122_p3 ^ 1'd1);

assign xor_ln94_25_fu_4174_p2 = (1'd1 ^ and_ln94_44_fu_4168_p2);

assign xor_ln94_26_fu_4293_p2 = (tmp_70_fu_4259_p3 ^ 1'd1);

assign xor_ln94_27_fu_4311_p2 = (1'd1 ^ and_ln94_45_fu_4305_p2);

assign xor_ln94_28_fu_4430_p2 = (tmp_74_fu_4396_p3 ^ 1'd1);

assign xor_ln94_29_fu_4448_p2 = (1'd1 ^ and_ln94_46_fu_4442_p2);

assign xor_ln94_2_fu_2649_p2 = (tmp_9_fu_2615_p3 ^ 1'd1);

assign xor_ln94_30_fu_4567_p2 = (tmp_78_fu_4533_p3 ^ 1'd1);

assign xor_ln94_31_fu_4585_p2 = (1'd1 ^ and_ln94_47_fu_4579_p2);

assign xor_ln94_3_fu_2667_p2 = (1'd1 ^ and_ln94_33_fu_2661_p2);

assign xor_ln94_4_fu_2786_p2 = (tmp_14_fu_2752_p3 ^ 1'd1);

assign xor_ln94_5_fu_2804_p2 = (1'd1 ^ and_ln94_34_fu_2798_p2);

assign xor_ln94_6_fu_2923_p2 = (tmp_20_fu_2889_p3 ^ 1'd1);

assign xor_ln94_7_fu_2941_p2 = (1'd1 ^ and_ln94_35_fu_2935_p2);

assign xor_ln94_8_fu_3060_p2 = (tmp_25_fu_3026_p3 ^ 1'd1);

assign xor_ln94_9_fu_3078_p2 = (1'd1 ^ and_ln94_36_fu_3072_p2);

assign xor_ln94_fu_2512_p2 = (tmp_3_fu_2478_p3 ^ 1'd1);

assign zext_ln94_10_fu_3828_p1 = select_ln94_46_fu_3821_p3;

assign zext_ln94_11_fu_3965_p1 = select_ln94_49_fu_3958_p3;

assign zext_ln94_12_fu_4102_p1 = select_ln94_52_fu_4095_p3;

assign zext_ln94_13_fu_4239_p1 = select_ln94_55_fu_4232_p3;

assign zext_ln94_14_fu_4376_p1 = select_ln94_58_fu_4369_p3;

assign zext_ln94_15_fu_4513_p1 = select_ln94_61_fu_4506_p3;

assign zext_ln94_1_fu_2595_p1 = select_ln94_7_fu_2588_p3;

assign zext_ln94_2_fu_2732_p1 = select_ln94_13_fu_2725_p3;

assign zext_ln94_3_fu_2869_p1 = select_ln94_19_fu_2862_p3;

assign zext_ln94_4_fu_3006_p1 = select_ln94_25_fu_2999_p3;

assign zext_ln94_5_fu_3143_p1 = select_ln94_31_fu_3136_p3;

assign zext_ln94_6_fu_3280_p1 = select_ln94_34_fu_3273_p3;

assign zext_ln94_7_fu_3417_p1 = select_ln94_37_fu_3410_p3;

assign zext_ln94_8_fu_3554_p1 = select_ln94_40_fu_3547_p3;

assign zext_ln94_9_fu_3691_p1 = select_ln94_43_fu_3684_p3;

assign zext_ln94_fu_2458_p1 = select_ln94_1_fu_2451_p3;

endmodule //top_kernel_top_kernel_Pipeline_VITIS_LOOP_89_7
