# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../../resources/ram-memory-axi4-lite.v" \
"../../../../../../riscv-steel-core.v" \
"../../../../../riscv-steel-core-unit-tests.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
