<profile>

<section name = "Vitis HLS Report for 'top_kernel'" level="0">
<item name = "Date">Mon Feb 23 00:30:01 2026
</item>
<item name = "Version">2025.1.1 (Build 6214317 on Sep 11 2025)</item>
<item name = "Project">project_1</item>
<item name = "Solution">hls (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu3eg-sbva484-1-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">65901, 65901, 0.659 ms, 0.659 ms, 65793, 65793, dataflow</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="entry_proc_U0">entry_proc, 0, 0, 0 ns, 0 ns, 0, 0, no</column>
<column name="read_input_U0">read_input, 65547, 65547, 0.655 ms, 0.655 ms, 65536, 65536, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="stencil_stage_1_U0">stencil_stage_1, 65797, 65797, 0.658 ms, 0.658 ms, 65793, 65793, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="stencil_stage_2_U0">stencil_stage_2, 65797, 65797, 0.658 ms, 0.658 ms, 65793, 65793, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="stencil_stage_3_U0">stencil_stage_3, 65797, 65797, 0.658 ms, 0.658 ms, 65793, 65793, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="stencil_stage_4_U0">stencil_stage_4, 65797, 65797, 0.658 ms, 0.658 ms, 65793, 65793, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="stencil_stage_5_U0">stencil_stage_5, 65797, 65797, 0.658 ms, 0.658 ms, 65793, 65793, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="stencil_stage_6_U0">stencil_stage_6, 65797, 65797, 0.658 ms, 0.658 ms, 65793, 65793, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="stencil_stage_7_U0">stencil_stage_7, 65797, 65797, 0.658 ms, 0.658 ms, 65793, 65793, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="stencil_stage_8_U0">stencil_stage_8, 65797, 65797, 0.658 ms, 0.658 ms, 65793, 65793, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="stencil_stage_9_U0">stencil_stage_9, 65797, 65797, 0.658 ms, 0.658 ms, 65793, 65793, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="stencil_stage_10_U0">stencil_stage_10, 65797, 65797, 0.658 ms, 0.658 ms, 65793, 65793, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="stencil_stage_11_U0">stencil_stage_11, 65797, 65797, 0.658 ms, 0.658 ms, 65793, 65793, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="stencil_stage_12_U0">stencil_stage_12, 65797, 65797, 0.658 ms, 0.658 ms, 65793, 65793, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="stencil_stage_13_U0">stencil_stage_13, 65797, 65797, 0.658 ms, 0.658 ms, 65793, 65793, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="stencil_stage_14_U0">stencil_stage_14, 65797, 65797, 0.658 ms, 0.658 ms, 65793, 65793, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="stencil_stage_15_U0">stencil_stage_15, 65797, 65797, 0.658 ms, 0.658 ms, 65793, 65793, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="stencil_stage_16_U0">stencil_stage_16, 65797, 65797, 0.658 ms, 0.658 ms, 65793, 65793, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="stencil_stage_17_U0">stencil_stage_17, 65797, 65797, 0.658 ms, 0.658 ms, 65793, 65793, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="stencil_stage_18_U0">stencil_stage_18, 65797, 65797, 0.658 ms, 0.658 ms, 65793, 65793, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="stencil_stage_19_U0">stencil_stage_19, 65797, 65797, 0.658 ms, 0.658 ms, 65793, 65793, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="stencil_stage_20_U0">stencil_stage_20, 65797, 65797, 0.658 ms, 0.658 ms, 65793, 65793, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="stencil_stage_21_U0">stencil_stage_21, 65797, 65797, 0.658 ms, 0.658 ms, 65793, 65793, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="stencil_stage_22_U0">stencil_stage_22, 65797, 65797, 0.658 ms, 0.658 ms, 65793, 65793, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="stencil_stage_23_U0">stencil_stage_23, 65797, 65797, 0.658 ms, 0.658 ms, 65793, 65793, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="stencil_stage_24_U0">stencil_stage_24, 65797, 65797, 0.658 ms, 0.658 ms, 65793, 65793, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="stencil_stage_25_U0">stencil_stage_25, 65797, 65797, 0.658 ms, 0.658 ms, 65793, 65793, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="stencil_stage_26_U0">stencil_stage_26, 65797, 65797, 0.658 ms, 0.658 ms, 65793, 65793, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="stencil_stage_27_U0">stencil_stage_27, 65797, 65797, 0.658 ms, 0.658 ms, 65793, 65793, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="stencil_stage_28_U0">stencil_stage_28, 65797, 65797, 0.658 ms, 0.658 ms, 65793, 65793, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="stencil_stage_29_U0">stencil_stage_29, 65797, 65797, 0.658 ms, 0.658 ms, 65793, 65793, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="stencil_stage_U0">stencil_stage, 65797, 65797, 0.658 ms, 0.658 ms, 65793, 65793, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="write_output_U0">write_output, 65545, 65545, 0.655 ms, 0.655 ms, 65536, 65536, loop auto-rewind stp (delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 12, -</column>
<column name="FIFO">66, -, 5144, 1751, -</column>
<column name="Instance">62, 180, 18246, 32856, 0</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 18, -</column>
<column name="Register">-, -, 2, -, -</column>
<specialColumn name="Available">432, 360, 141120, 70560, 0</specialColumn>
<specialColumn name="Utilization (%)">29, 50, 16, 49, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="control_s_axi_U">control_s_axi, 0, 0, 176, 296, 0</column>
<column name="entry_proc_U0">entry_proc, 0, 0, 3, 29, 0</column>
<column name="gmem0_m_axi_U">gmem0_m_axi, 2, 0, 671, 637, 0</column>
<column name="gmem1_m_axi_U">gmem1_m_axi, 0, 0, 611, 666, 0</column>
<column name="read_input_U0">read_input, 0, 0, 129, 130, 0</column>
<column name="stencil_stage_U0">stencil_stage, 2, 6, 548, 1022, 0</column>
<column name="stencil_stage_1_U0">stencil_stage_1, 2, 6, 549, 1031, 0</column>
<column name="stencil_stage_10_U0">stencil_stage_10, 2, 6, 549, 1031, 0</column>
<column name="stencil_stage_11_U0">stencil_stage_11, 2, 6, 549, 1031, 0</column>
<column name="stencil_stage_12_U0">stencil_stage_12, 2, 6, 549, 1031, 0</column>
<column name="stencil_stage_13_U0">stencil_stage_13, 2, 6, 549, 1031, 0</column>
<column name="stencil_stage_14_U0">stencil_stage_14, 2, 6, 549, 1031, 0</column>
<column name="stencil_stage_15_U0">stencil_stage_15, 2, 6, 549, 1031, 0</column>
<column name="stencil_stage_16_U0">stencil_stage_16, 2, 6, 549, 1031, 0</column>
<column name="stencil_stage_17_U0">stencil_stage_17, 2, 6, 549, 1031, 0</column>
<column name="stencil_stage_18_U0">stencil_stage_18, 2, 6, 549, 1031, 0</column>
<column name="stencil_stage_19_U0">stencil_stage_19, 2, 6, 549, 1031, 0</column>
<column name="stencil_stage_2_U0">stencil_stage_2, 2, 6, 549, 1031, 0</column>
<column name="stencil_stage_20_U0">stencil_stage_20, 2, 6, 549, 1031, 0</column>
<column name="stencil_stage_21_U0">stencil_stage_21, 2, 6, 549, 1031, 0</column>
<column name="stencil_stage_22_U0">stencil_stage_22, 2, 6, 549, 1031, 0</column>
<column name="stencil_stage_23_U0">stencil_stage_23, 2, 6, 549, 1031, 0</column>
<column name="stencil_stage_24_U0">stencil_stage_24, 2, 6, 549, 1031, 0</column>
<column name="stencil_stage_25_U0">stencil_stage_25, 2, 6, 549, 1031, 0</column>
<column name="stencil_stage_26_U0">stencil_stage_26, 2, 6, 549, 1031, 0</column>
<column name="stencil_stage_27_U0">stencil_stage_27, 2, 6, 549, 1031, 0</column>
<column name="stencil_stage_28_U0">stencil_stage_28, 2, 6, 549, 1031, 0</column>
<column name="stencil_stage_29_U0">stencil_stage_29, 2, 6, 549, 1031, 0</column>
<column name="stencil_stage_3_U0">stencil_stage_3, 2, 6, 549, 1031, 0</column>
<column name="stencil_stage_4_U0">stencil_stage_4, 2, 6, 549, 1031, 0</column>
<column name="stencil_stage_5_U0">stencil_stage_5, 2, 6, 549, 1031, 0</column>
<column name="stencil_stage_6_U0">stencil_stage_6, 2, 6, 549, 1031, 0</column>
<column name="stencil_stage_7_U0">stencil_stage_7, 2, 6, 549, 1031, 0</column>
<column name="stencil_stage_8_U0">stencil_stage_8, 2, 6, 549, 1031, 0</column>
<column name="stencil_stage_9_U0">stencil_stage_9, 2, 6, 549, 1031, 0</column>
<column name="write_output_U0">write_output, 0, 0, 187, 177, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
<column name="A_out_c_U">4, 153, 0, -, 33, 64, 2112</column>
<column name="inter_strm_10_U">2, 161, 0, -, 512, 24, 12288</column>
<column name="inter_strm_11_U">2, 161, 0, -, 512, 24, 12288</column>
<column name="inter_strm_12_U">2, 161, 0, -, 512, 24, 12288</column>
<column name="inter_strm_13_U">2, 161, 0, -, 512, 24, 12288</column>
<column name="inter_strm_14_U">2, 161, 0, -, 512, 24, 12288</column>
<column name="inter_strm_15_U">2, 161, 0, -, 512, 24, 12288</column>
<column name="inter_strm_16_U">2, 161, 0, -, 512, 24, 12288</column>
<column name="inter_strm_17_U">2, 161, 0, -, 512, 24, 12288</column>
<column name="inter_strm_18_U">2, 161, 0, -, 512, 24, 12288</column>
<column name="inter_strm_19_U">2, 161, 0, -, 512, 24, 12288</column>
<column name="inter_strm_1_U">2, 161, 0, -, 512, 24, 12288</column>
<column name="inter_strm_20_U">2, 161, 0, -, 512, 24, 12288</column>
<column name="inter_strm_21_U">2, 161, 0, -, 512, 24, 12288</column>
<column name="inter_strm_22_U">2, 161, 0, -, 512, 24, 12288</column>
<column name="inter_strm_23_U">2, 161, 0, -, 512, 24, 12288</column>
<column name="inter_strm_24_U">2, 161, 0, -, 512, 24, 12288</column>
<column name="inter_strm_25_U">2, 161, 0, -, 512, 24, 12288</column>
<column name="inter_strm_26_U">2, 161, 0, -, 512, 24, 12288</column>
<column name="inter_strm_27_U">2, 161, 0, -, 512, 24, 12288</column>
<column name="inter_strm_28_U">2, 161, 0, -, 512, 24, 12288</column>
<column name="inter_strm_29_U">2, 161, 0, -, 512, 24, 12288</column>
<column name="inter_strm_2_U">2, 161, 0, -, 512, 24, 12288</column>
<column name="inter_strm_30_U">2, 161, 0, -, 512, 24, 12288</column>
<column name="inter_strm_3_U">2, 161, 0, -, 512, 24, 12288</column>
<column name="inter_strm_4_U">2, 161, 0, -, 512, 24, 12288</column>
<column name="inter_strm_5_U">2, 161, 0, -, 512, 24, 12288</column>
<column name="inter_strm_6_U">2, 161, 0, -, 512, 24, 12288</column>
<column name="inter_strm_7_U">2, 161, 0, -, 512, 24, 12288</column>
<column name="inter_strm_8_U">2, 161, 0, -, 512, 24, 12288</column>
<column name="inter_strm_9_U">2, 161, 0, -, 512, 24, 12288</column>
<column name="inter_strm_U">2, 161, 0, -, 512, 24, 12288</column>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_idle">and, 0, 0, 2, 1, 1</column>
<column name="ap_sync_ready">and, 0, 0, 2, 1, 1</column>
<column name="entry_proc_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="read_input_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="ap_sync_entry_proc_U0_ap_ready">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_read_input_U0_ap_ready">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_sync_reg_entry_proc_U0_ap_ready">9, 2, 1, 2</column>
<column name="ap_sync_reg_read_input_U0_ap_ready">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_sync_reg_entry_proc_U0_ap_ready">1, 0, 1, 0</column>
<column name="ap_sync_reg_read_input_U0_ap_ready">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWADDR">in, 6, s_axi, control, scalar</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, scalar</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, scalar</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARADDR">in, 6, s_axi, control, scalar</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, scalar</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, scalar</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, top_kernel, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, top_kernel, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, top_kernel, return value</column>
<column name="m_axi_gmem0_AWVALID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWREADY">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWADDR">out, 64, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWLEN">out, 8, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWSIZE">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWBURST">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWLOCK">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWCACHE">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWPROT">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWQOS">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWREGION">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWUSER">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WVALID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WREADY">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WDATA">out, 32, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WSTRB">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WLAST">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WUSER">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARVALID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARREADY">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARADDR">out, 64, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARLEN">out, 8, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARSIZE">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARBURST">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARLOCK">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARCACHE">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARPROT">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARQOS">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARREGION">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARUSER">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RVALID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RREADY">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RDATA">in, 32, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RLAST">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RUSER">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RRESP">in, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BVALID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BREADY">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BRESP">in, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BUSER">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem1_AWVALID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWREADY">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWADDR">out, 64, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWLEN">out, 8, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWSIZE">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWBURST">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWLOCK">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWCACHE">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWPROT">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWQOS">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWREGION">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWUSER">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WVALID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WREADY">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WDATA">out, 32, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WSTRB">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WLAST">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WUSER">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARVALID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARREADY">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARADDR">out, 64, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARLEN">out, 8, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARSIZE">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARBURST">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARLOCK">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARCACHE">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARPROT">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARQOS">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARREGION">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARUSER">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RVALID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RREADY">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RDATA">in, 32, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RLAST">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RUSER">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RRESP">in, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BVALID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BREADY">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BRESP">in, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BUSER">in, 1, m_axi, gmem1, pointer</column>
</table>
</item>
</section>
</profile>
