// Seed: 157287737
module module_0 (
    input tri id_0,
    input supply1 id_1,
    output wor id_2
);
  assign id_2 = (1);
  assign module_1.id_5 = 0;
  assign id_2 = id_0;
  uwire id_4;
  assign id_4 = -1;
endmodule
module module_1 #(
    parameter id_4 = 32'd58
) (
    output uwire id_0
    , id_10,
    output wand void id_1,
    input uwire id_2,
    input tri id_3,
    input supply0 _id_4,
    output tri0 id_5,
    output tri1 id_6,
    input wor id_7,
    output supply1 id_8
);
  wire id_11;
  wire id_12 [id_4 : id_4];
  module_0 modCall_1 (
      id_2,
      id_7,
      id_1
  );
endmodule
