// Seed: 991407208
module module_0 (
    output supply0 id_0,
    input supply1 id_1,
    input supply1 id_2,
    output wire id_3,
    input wand id_4
);
  initial begin
    if (id_4) begin
      $display(1'b0);
    end
    id_0 = id_1;
  end
  assign id_3 = id_1;
  tri id_6, id_7 = id_1, id_8, id_9, id_10;
endmodule
module module_1 (
    input supply0 id_0,
    input tri0 id_1,
    output supply0 id_2,
    input wor id_3,
    input tri id_4,
    input wor id_5,
    output wand id_6,
    input wand id_7,
    input tri0 id_8,
    output tri0 id_9,
    output wand id_10,
    input tri1 id_11,
    input tri1 id_12,
    output wor id_13,
    input wand id_14,
    inout supply0 id_15,
    output logic id_16,
    input tri0 id_17,
    output supply0 id_18,
    input supply1 id_19
);
  id_21 :
  assert property (@(posedge id_15) 1 - 1) id_16 <= 1'b0;
  wire id_22, id_23;
  supply0 id_24 = 1 ** 1;
  module_0(
      id_2, id_4, id_17, id_13, id_12
  );
  integer id_25 (
      1'h0,
      1 == id_2,
      1'h0
  );
  wire id_26;
endmodule
